Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date             : Wed Apr 29 15:48:04 2020
| Host             : TELOPS250 running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file d:/Telops/fir-00257-Storage/reports/fir_00257_Storage_32_power.rpt
| Design           : fir_257_top
| Device           : xc7k160tfbg676-1
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 4.456 |
| Dynamic (W)              | 4.307 |
| Device Static (W)        | 0.149 |
| Total Off-Chip Power (W) | 1.599 |
| Effective TJA (C/W)      | 1.9   |
| Max Ambient (C)          | 91.6  |
| Junction Temperature (C) | 33.4  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.225 |      103 |       --- |             --- |
| Slice Logic              |     0.065 |   138332 |       --- |             --- |
|   LUT as Logic           |     0.053 |    41031 |    101400 |           40.46 |
|   LUT as Distributed RAM |     0.006 |     8548 |     35000 |           24.42 |
|   Register               |     0.004 |    62002 |    202800 |           30.57 |
|   CARRY4                 |     0.002 |      978 |     25350 |            3.86 |
|   LUT as Shift Register  |    <0.001 |     2035 |     35000 |            5.81 |
|   F7/F8 Muxes            |    <0.001 |      666 |    101400 |            0.66 |
|   Others                 |    <0.001 |     2849 |       --- |             --- |
| Signals                  |     0.127 |   106439 |       --- |             --- |
| Block RAM                |     0.078 |      107 |       325 |           32.92 |
| MMCM                     |     0.302 |        3 |         8 |           37.50 |
| PLL                      |     0.185 |        2 |         8 |           25.00 |
| DSPs                     |     0.003 |       16 |       600 |            2.67 |
| I/O                      |     2.024 |      260 |       400 |           65.00 |
| GTX                      |     0.512 |        2 |         8 |           25.00 |
| PHASER                   |     0.784 |       88 |       --- |             --- |
| XADC                     |     0.002 |        1 |       --- |             --- |
| Static Power             |     0.149 |          |           |                 |
| Total                    |     4.456 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.820 |       0.761 |      0.059 |
| Vccaux    |       1.800 |     1.028 |       1.009 |      0.019 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     1.894 |       1.893 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.008 |       0.004 |      0.004 |
| MGTAVcc   |       1.000 |     0.279 |       0.273 |      0.006 |
| MGTAVtt   |       1.200 |     0.179 |       0.173 |      0.005 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.021 |       0.001 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                       | Domain                                                                                                                                                                                                                                                                     | Constraint (ns) |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| CORE_BD/core_wrapper_i/core_i/MCU/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                                                             | CORE_BD/core_wrapper_i/core_i/MCU/mdm_1/U0/Use_E2.BSCAN_I/drck_i                                                                                                                                                                                                           |            33.3 |
| CORE_BD/core_wrapper_i/core_i/MCU/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                                                           | CORE_BD/core_wrapper_i/core_i/MCU/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                                                                                                                                                                                  |            33.3 |
| MGT/MGT/EXP/U0/gt_wrapper_i/exp_mgt_multi_gt_i/gt0_exp_mgt_i/gtxe2_i/TXOUTCLK                                                                               | MGT/MGT/EXP/U0/gt_wrapper_i/exp_mgt_multi_gt_i/gt0_exp_mgt_i/tx_out_clk                                                                                                                                                                                                    |            10.0 |
| MGT_CLK                                                                                                                                                     | RCLKC_P                                                                                                                                                                                                                                                                    |             8.0 |
| SYSCLK_0_P                                                                                                                                                  | SYSCLK_0_P                                                                                                                                                                                                                                                                 |             5.0 |
| SYSCLK_1_P                                                                                                                                                  | SYSCLK_1_P                                                                                                                                                                                                                                                                 |             5.0 |
| clk_out1_core_clk_wiz_1_0                                                                                                                                   | CORE_BD/core_wrapper_i/core_i/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                                      |            10.0 |
| clk_out1_core_clk_wiz_1_0                                                                                                                                   | CORE_BD/core_wrapper_i/core_i/clk_wiz_1/inst/clk_out1_core_clk_wiz_1_0                                                                                                                                                                                                     |            10.0 |
| clk_out2_core_clk_wiz_1_0                                                                                                                                   | CORE_BD/core_wrapper_i/core_i/clk_wiz_1/inst/clk_out2                                                                                                                                                                                                                      |            11.8 |
| clk_out2_core_clk_wiz_1_0                                                                                                                                   | CORE_BD/core_wrapper_i/core_i/clk_wiz_1/inst/clk_out2_core_clk_wiz_1_0                                                                                                                                                                                                     |            11.8 |
| clk_out3_core_clk_wiz_1_0                                                                                                                                   | CORE_BD/core_wrapper_i/core_i/clk_wiz_1/inst/clk_out3                                                                                                                                                                                                                      |            20.0 |
| clk_out3_core_clk_wiz_1_0                                                                                                                                   | CORE_BD/core_wrapper_i/core_i/clk_wiz_1/inst/clk_out3_core_clk_wiz_1_0                                                                                                                                                                                                     |            20.0 |
| clk_pll_i                                                                                                                                                   | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_ddr3_infrastructure/clk_pll_i                                                                                                                                                              |            10.0 |
| clk_pll_i_1                                                                                                                                                 | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_ddr3_infrastructure/clk_pll_i                                                                                                                                                              |            10.0 |
| clkfbout_core_clk_wiz_1_0                                                                                                                                   | CORE_BD/core_wrapper_i/core_i/clk_wiz_1/inst/clkfbout_core_clk_wiz_1_0                                                                                                                                                                                                     |            10.0 |
| freq_refclk                                                                                                                                                 | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                                                            |             1.3 |
| freq_refclk_1                                                                                                                                               | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                                                            |             1.3 |
| iserdes_clkdiv                                                                                                                                              | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv                                 |            10.0 |
| iserdes_clkdiv_1                                                                                                                                            | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv                                 |            10.0 |
| iserdes_clkdiv_10                                                                                                                                           | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv                                 |            10.0 |
| iserdes_clkdiv_11                                                                                                                                           | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv                                 |            10.0 |
| iserdes_clkdiv_12                                                                                                                                           | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv                                 |            10.0 |
| iserdes_clkdiv_13                                                                                                                                           | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv                                 |            10.0 |
| iserdes_clkdiv_14                                                                                                                                           | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv                                 |            10.0 |
| iserdes_clkdiv_15                                                                                                                                           | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv                                 |            10.0 |
| iserdes_clkdiv_2                                                                                                                                            | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv                                 |            10.0 |
| iserdes_clkdiv_3                                                                                                                                            | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv                                 |            10.0 |
| iserdes_clkdiv_4                                                                                                                                            | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv                                 |            10.0 |
| iserdes_clkdiv_5                                                                                                                                            | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv                                 |            10.0 |
| iserdes_clkdiv_6                                                                                                                                            | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv                                 |            10.0 |
| iserdes_clkdiv_7                                                                                                                                            | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv                                 |            10.0 |
| iserdes_clkdiv_8                                                                                                                                            | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv                                 |            10.0 |
| iserdes_clkdiv_9                                                                                                                                            | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv                                 |            10.0 |
| mem_refclk                                                                                                                                                  | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                                                             |             2.5 |
| mem_refclk_1                                                                                                                                                | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                                                             |             2.5 |
| oserdes_clk                                                                                                                                                 | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |             2.5 |
| oserdes_clk_1                                                                                                                                               | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             2.5 |
| oserdes_clk_10                                                                                                                                              | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |             2.5 |
| oserdes_clk_11                                                                                                                                              | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |             2.5 |
| oserdes_clk_12                                                                                                                                              | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             2.5 |
| oserdes_clk_13                                                                                                                                              | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             2.5 |
| oserdes_clk_14                                                                                                                                              | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |             2.5 |
| oserdes_clk_15                                                                                                                                              | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             2.5 |
| oserdes_clk_16                                                                                                                                              | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             2.5 |
| oserdes_clk_17                                                                                                                                              | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |             2.5 |
| oserdes_clk_18                                                                                                                                              | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |             2.5 |
| oserdes_clk_19                                                                                                                                              | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             2.5 |
| oserdes_clk_2                                                                                                                                               | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             2.5 |
| oserdes_clk_20                                                                                                                                              | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             2.5 |
| oserdes_clk_21                                                                                                                                              | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |             2.5 |
| oserdes_clk_3                                                                                                                                               | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |             2.5 |
| oserdes_clk_4                                                                                                                                               | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |             2.5 |
| oserdes_clk_5                                                                                                                                               | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             2.5 |
| oserdes_clk_6                                                                                                                                               | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             2.5 |
| oserdes_clk_7                                                                                                                                               | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |             2.5 |
| oserdes_clk_8                                                                                                                                               | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             2.5 |
| oserdes_clk_9                                                                                                                                               | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             2.5 |
| oserdes_clkdiv                                                                                                                                              | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |             5.0 |
| oserdes_clkdiv_1                                                                                                                                            | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |             5.0 |
| oserdes_clkdiv_10                                                                                                                                           | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |             5.0 |
| oserdes_clkdiv_11                                                                                                                                           | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |             5.0 |
| oserdes_clkdiv_12                                                                                                                                           | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |             5.0 |
| oserdes_clkdiv_13                                                                                                                                           | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |             5.0 |
| oserdes_clkdiv_14                                                                                                                                           | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |             5.0 |
| oserdes_clkdiv_15                                                                                                                                           | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |            10.0 |
| oserdes_clkdiv_16                                                                                                                                           | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |            10.0 |
| oserdes_clkdiv_17                                                                                                                                           | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |            10.0 |
| oserdes_clkdiv_18                                                                                                                                           | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |             5.0 |
| oserdes_clkdiv_19                                                                                                                                           | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |             5.0 |
| oserdes_clkdiv_2                                                                                                                                            | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |             5.0 |
| oserdes_clkdiv_20                                                                                                                                           | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |             5.0 |
| oserdes_clkdiv_21                                                                                                                                           | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |             5.0 |
| oserdes_clkdiv_3                                                                                                                                            | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |             5.0 |
| oserdes_clkdiv_4                                                                                                                                            | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |            10.0 |
| oserdes_clkdiv_5                                                                                                                                            | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |            10.0 |
| oserdes_clkdiv_6                                                                                                                                            | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |            10.0 |
| oserdes_clkdiv_7                                                                                                                                            | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |             5.0 |
| oserdes_clkdiv_8                                                                                                                                            | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |             5.0 |
| oserdes_clkdiv_9                                                                                                                                            | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |             5.0 |
| pll_clk3_out                                                                                                                                                | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_ddr3_infrastructure/pll_clk3_out                                                                                                                                                           |            10.0 |
| pll_clk3_out_1                                                                                                                                              | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_ddr3_infrastructure/pll_clk3_out                                                                                                                                                           |            10.0 |
| pll_clkfbout                                                                                                                                                | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_ddr3_infrastructure/pll_clkfbout                                                                                                                                                           |             5.0 |
| pll_clkfbout_1                                                                                                                                              | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_ddr3_infrastructure/pll_clkfbout                                                                                                                                                           |             5.0 |
| sync_pulse                                                                                                                                                  | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_ddr3_infrastructure/sync_pulse                                                                                                                                                             |            40.0 |
| sync_pulse_1                                                                                                                                                | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_ddr3_infrastructure/sync_pulse                                                                                                                                                             |            40.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk   | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             2.5 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1 | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             2.5 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk   | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             2.5 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk_1 | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             2.5 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk   | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             2.5 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1 | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             2.5 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk   | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             2.5 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk_1 | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             2.5 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk   | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             2.5 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1 | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             2.5 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk   | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             2.5 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk_1 | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             2.5 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk   | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             2.5 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1 | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             2.5 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk   | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm0_ctrl/u_core_dimm0_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             2.5 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk_1 | CORE_BD/core_wrapper_i/core_i/MemoryBuffer/dimm1_ctrl/u_core_dimm1_ctrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             2.5 |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                              | Power (W) |
+-------------------------------------------------------------------------------------------------------------------+-----------+
| fir_257_top                                                                                                       |     4.307 |
|   AXIL_DEMUX                                                                                                      |    <0.001 |
|   CORE_BD                                                                                                         |     3.750 |
|     core_wrapper_i                                                                                                |     3.750 |
|       core_i                                                                                                      |     3.750 |
|         INTC                                                                                                      |     0.001 |
|           microblaze_0_axi_intc                                                                                   |     0.001 |
|             U0                                                                                                    |     0.001 |
|               AXI_LITE_IPIF_I                                                                                     |    <0.001 |
|                 I_SLAVE_ATTACHMENT                                                                                |    <0.001 |
|                   I_DECODER                                                                                       |    <0.001 |
|               INTC_CORE_I                                                                                         |    <0.001 |
|                 IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I                                        |    <0.001 |
|                   ram_reg_0_15_0_0                                                                                |    <0.001 |
|                   ram_reg_0_15_10_10                                                                              |    <0.001 |
|                   ram_reg_0_15_11_11                                                                              |    <0.001 |
|                   ram_reg_0_15_12_12                                                                              |    <0.001 |
|                   ram_reg_0_15_13_13                                                                              |    <0.001 |
|                   ram_reg_0_15_14_14                                                                              |    <0.001 |
|                   ram_reg_0_15_15_15                                                                              |    <0.001 |
|                   ram_reg_0_15_16_16                                                                              |    <0.001 |
|                   ram_reg_0_15_17_17                                                                              |    <0.001 |
|                   ram_reg_0_15_18_18                                                                              |    <0.001 |
|                   ram_reg_0_15_19_19                                                                              |    <0.001 |
|                   ram_reg_0_15_1_1                                                                                |    <0.001 |
|                   ram_reg_0_15_20_20                                                                              |    <0.001 |
|                   ram_reg_0_15_21_21                                                                              |    <0.001 |
|                   ram_reg_0_15_22_22                                                                              |    <0.001 |
|                   ram_reg_0_15_23_23                                                                              |    <0.001 |
|                   ram_reg_0_15_24_24                                                                              |    <0.001 |
|                   ram_reg_0_15_25_25                                                                              |    <0.001 |
|                   ram_reg_0_15_26_26                                                                              |    <0.001 |
|                   ram_reg_0_15_27_27                                                                              |    <0.001 |
|                   ram_reg_0_15_28_28                                                                              |    <0.001 |
|                   ram_reg_0_15_29_29                                                                              |    <0.001 |
|                   ram_reg_0_15_2_2                                                                                |    <0.001 |
|                   ram_reg_0_15_30_30                                                                              |    <0.001 |
|                   ram_reg_0_15_31_31                                                                              |    <0.001 |
|                   ram_reg_0_15_3_3                                                                                |    <0.001 |
|                   ram_reg_0_15_4_4                                                                                |    <0.001 |
|                   ram_reg_0_15_5_5                                                                                |    <0.001 |
|                   ram_reg_0_15_6_6                                                                                |    <0.001 |
|                   ram_reg_0_15_7_7                                                                                |    <0.001 |
|                   ram_reg_0_15_8_8                                                                                |    <0.001 |
|                   ram_reg_0_15_9_9                                                                                |    <0.001 |
|           microblaze_0_xlconcat                                                                                   |     0.000 |
|         MCU                                                                                                       |     0.064 |
|           mdm_1                                                                                                   |     0.003 |
|             U0                                                                                                    |     0.003 |
|               MDM_Core_I1                                                                                         |     0.001 |
|                 JTAG_CONTROL_I                                                                                    |    <0.001 |
|                   FDC_I                                                                                           |    <0.001 |
|                   SYNC_FDRE                                                                                       |    <0.001 |
|                   Use_Config_SRL16E.SRL16E_1                                                                      |    <0.001 |
|                   Use_Config_SRL16E.SRL16E_2                                                                      |    <0.001 |
|                   Use_Config_SRL16E.Use_Ext_Config.SRL16E_3                                                       |    <0.001 |
|                   Use_ID_SRL16E.SRL16E_ID_1                                                                       |    <0.001 |
|                   Use_ID_SRL16E.SRL16E_ID_2                                                                       |    <0.001 |
|                   Use_UART.RX_FIFO_I                                                                              |    <0.001 |
|                     Addr_Counters[0].FDRE_I                                                                       |    <0.001 |
|                     Addr_Counters[0].Used_MuxCY.MUXCY_L_I                                                         |    <0.001 |
|                     Addr_Counters[1].FDRE_I                                                                       |    <0.001 |
|                     Addr_Counters[1].Used_MuxCY.MUXCY_L_I                                                         |     0.000 |
|                     Addr_Counters[2].FDRE_I                                                                       |    <0.001 |
|                     Addr_Counters[2].Used_MuxCY.MUXCY_L_I                                                         |     0.000 |
|                     Addr_Counters[3].FDRE_I                                                                       |    <0.001 |
|                     Addr_Counters[3].No_MuxCY.XORCY_I                                                             |     0.000 |
|                     FIFO_RAM[0].D16.SRL16E_I                                                                      |    <0.001 |
|                     FIFO_RAM[1].D16.SRL16E_I                                                                      |    <0.001 |
|                     FIFO_RAM[2].D16.SRL16E_I                                                                      |    <0.001 |
|                     FIFO_RAM[3].D16.SRL16E_I                                                                      |    <0.001 |
|                     FIFO_RAM[4].D16.SRL16E_I                                                                      |    <0.001 |
|                     FIFO_RAM[5].D16.SRL16E_I                                                                      |    <0.001 |
|                     FIFO_RAM[6].D16.SRL16E_I                                                                      |    <0.001 |
|                     FIFO_RAM[7].D16.SRL16E_I                                                                      |    <0.001 |
|                   Use_UART.TX_FIFO_I                                                                              |    <0.001 |
|                     Addr_Counters[0].FDRE_I                                                                       |    <0.001 |
|                     Addr_Counters[0].Used_MuxCY.MUXCY_L_I                                                         |    <0.001 |
|                     Addr_Counters[1].FDRE_I                                                                       |    <0.001 |
|                     Addr_Counters[1].Used_MuxCY.MUXCY_L_I                                                         |     0.000 |
|                     Addr_Counters[2].FDRE_I                                                                       |    <0.001 |
|                     Addr_Counters[2].Used_MuxCY.MUXCY_L_I                                                         |     0.000 |
|                     Addr_Counters[3].FDRE_I                                                                       |    <0.001 |
|                     Addr_Counters[3].No_MuxCY.XORCY_I                                                             |     0.000 |
|                     FIFO_RAM[0].D16.SRL16E_I                                                                      |    <0.001 |
|                     FIFO_RAM[1].D16.SRL16E_I                                                                      |    <0.001 |
|                     FIFO_RAM[2].D16.SRL16E_I                                                                      |    <0.001 |
|                     FIFO_RAM[3].D16.SRL16E_I                                                                      |    <0.001 |
|                     FIFO_RAM[4].D16.SRL16E_I                                                                      |    <0.001 |
|                     FIFO_RAM[5].D16.SRL16E_I                                                                      |    <0.001 |
|                     FIFO_RAM[6].D16.SRL16E_I                                                                      |    <0.001 |
|                     FIFO_RAM[7].D16.SRL16E_I                                                                      |    <0.001 |
|               No_Dbg_Reg_Access.BUFG_DRCK                                                                         |    <0.001 |
|               Use_AXI_IPIF.AXI_LITE_IPIF_I                                                                        |    <0.001 |
|                 I_SLAVE_ATTACHMENT                                                                                |    <0.001 |
|                   I_DECODER                                                                                       |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                 |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                 |    <0.001 |
|               Use_Bus_MASTER.bus_master_I                                                                         |     0.001 |
|                 Has_FIFO.Read_FIFO                                                                                |    <0.001 |
|                   Addr_Counters[0].FDRE_I                                                                         |    <0.001 |
|                   Addr_Counters[0].Used_MuxCY.MUXCY_L_I                                                           |    <0.001 |
|                   Addr_Counters[1].FDRE_I                                                                         |    <0.001 |
|                   Addr_Counters[1].Used_MuxCY.MUXCY_L_I                                                           |     0.000 |
|                   Addr_Counters[2].FDRE_I                                                                         |    <0.001 |
|                   Addr_Counters[2].Used_MuxCY.MUXCY_L_I                                                           |     0.000 |
|                   Addr_Counters[3].FDRE_I                                                                         |    <0.001 |
|                   Addr_Counters[3].Used_MuxCY.MUXCY_L_I                                                           |     0.000 |
|                   Addr_Counters[4].FDRE_I                                                                         |    <0.001 |
|                   Addr_Counters[4].No_MuxCY.XORCY_I                                                               |    <0.001 |
|                   FIFO_RAM[0].D32.SRLC32E_I                                                                       |    <0.001 |
|                   FIFO_RAM[10].D32.SRLC32E_I                                                                      |    <0.001 |
|                   FIFO_RAM[11].D32.SRLC32E_I                                                                      |    <0.001 |
|                   FIFO_RAM[12].D32.SRLC32E_I                                                                      |    <0.001 |
|                   FIFO_RAM[13].D32.SRLC32E_I                                                                      |    <0.001 |
|                   FIFO_RAM[14].D32.SRLC32E_I                                                                      |    <0.001 |
|                   FIFO_RAM[15].D32.SRLC32E_I                                                                      |    <0.001 |
|                   FIFO_RAM[16].D32.SRLC32E_I                                                                      |    <0.001 |
|                   FIFO_RAM[17].D32.SRLC32E_I                                                                      |    <0.001 |
|                   FIFO_RAM[18].D32.SRLC32E_I                                                                      |    <0.001 |
|                   FIFO_RAM[19].D32.SRLC32E_I                                                                      |    <0.001 |
|                   FIFO_RAM[1].D32.SRLC32E_I                                                                       |    <0.001 |
|                   FIFO_RAM[20].D32.SRLC32E_I                                                                      |    <0.001 |
|                   FIFO_RAM[21].D32.SRLC32E_I                                                                      |    <0.001 |
|                   FIFO_RAM[22].D32.SRLC32E_I                                                                      |    <0.001 |
|                   FIFO_RAM[23].D32.SRLC32E_I                                                                      |    <0.001 |
|                   FIFO_RAM[24].D32.SRLC32E_I                                                                      |    <0.001 |
|                   FIFO_RAM[25].D32.SRLC32E_I                                                                      |    <0.001 |
|                   FIFO_RAM[26].D32.SRLC32E_I                                                                      |    <0.001 |
|                   FIFO_RAM[27].D32.SRLC32E_I                                                                      |    <0.001 |
|                   FIFO_RAM[28].D32.SRLC32E_I                                                                      |    <0.001 |
|                   FIFO_RAM[29].D32.SRLC32E_I                                                                      |    <0.001 |
|                   FIFO_RAM[2].D32.SRLC32E_I                                                                       |    <0.001 |
|                   FIFO_RAM[30].D32.SRLC32E_I                                                                      |    <0.001 |
|                   FIFO_RAM[31].D32.SRLC32E_I                                                                      |    <0.001 |
|                   FIFO_RAM[3].D32.SRLC32E_I                                                                       |    <0.001 |
|                   FIFO_RAM[4].D32.SRLC32E_I                                                                       |    <0.001 |
|                   FIFO_RAM[5].D32.SRLC32E_I                                                                       |    <0.001 |
|                   FIFO_RAM[6].D32.SRLC32E_I                                                                       |    <0.001 |
|                   FIFO_RAM[7].D32.SRLC32E_I                                                                       |    <0.001 |
|                   FIFO_RAM[8].D32.SRLC32E_I                                                                       |    <0.001 |
|                   FIFO_RAM[9].D32.SRLC32E_I                                                                       |    <0.001 |
|                 Has_FIFO.Write_FIFO                                                                               |    <0.001 |
|                   Addr_Counters[0].FDRE_I                                                                         |    <0.001 |
|                   Addr_Counters[0].Used_MuxCY.MUXCY_L_I                                                           |    <0.001 |
|                   Addr_Counters[1].FDRE_I                                                                         |    <0.001 |
|                   Addr_Counters[1].Used_MuxCY.MUXCY_L_I                                                           |     0.000 |
|                   Addr_Counters[2].FDRE_I                                                                         |    <0.001 |
|                   Addr_Counters[2].Used_MuxCY.MUXCY_L_I                                                           |     0.000 |
|                   Addr_Counters[3].FDRE_I                                                                         |    <0.001 |
|                   Addr_Counters[3].Used_MuxCY.MUXCY_L_I                                                           |     0.000 |
|                   Addr_Counters[4].FDRE_I                                                                         |    <0.001 |
|                   Addr_Counters[4].No_MuxCY.XORCY_I                                                               |    <0.001 |
|                   FIFO_RAM[0].D32.SRLC32E_I                                                                       |    <0.001 |
|                   FIFO_RAM[10].D32.SRLC32E_I                                                                      |    <0.001 |
|                   FIFO_RAM[11].D32.SRLC32E_I                                                                      |    <0.001 |
|                   FIFO_RAM[12].D32.SRLC32E_I                                                                      |    <0.001 |
|                   FIFO_RAM[13].D32.SRLC32E_I                                                                      |    <0.001 |
|                   FIFO_RAM[14].D32.SRLC32E_I                                                                      |    <0.001 |
|                   FIFO_RAM[15].D32.SRLC32E_I                                                                      |    <0.001 |
|                   FIFO_RAM[16].D32.SRLC32E_I                                                                      |    <0.001 |
|                   FIFO_RAM[17].D32.SRLC32E_I                                                                      |    <0.001 |
|                   FIFO_RAM[18].D32.SRLC32E_I                                                                      |    <0.001 |
|                   FIFO_RAM[19].D32.SRLC32E_I                                                                      |    <0.001 |
|                   FIFO_RAM[1].D32.SRLC32E_I                                                                       |    <0.001 |
|                   FIFO_RAM[20].D32.SRLC32E_I                                                                      |    <0.001 |
|                   FIFO_RAM[21].D32.SRLC32E_I                                                                      |    <0.001 |
|                   FIFO_RAM[22].D32.SRLC32E_I                                                                      |    <0.001 |
|                   FIFO_RAM[23].D32.SRLC32E_I                                                                      |    <0.001 |
|                   FIFO_RAM[24].D32.SRLC32E_I                                                                      |    <0.001 |
|                   FIFO_RAM[25].D32.SRLC32E_I                                                                      |    <0.001 |
|                   FIFO_RAM[26].D32.SRLC32E_I                                                                      |    <0.001 |
|                   FIFO_RAM[27].D32.SRLC32E_I                                                                      |    <0.001 |
|                   FIFO_RAM[28].D32.SRLC32E_I                                                                      |    <0.001 |
|                   FIFO_RAM[29].D32.SRLC32E_I                                                                      |    <0.001 |
|                   FIFO_RAM[2].D32.SRLC32E_I                                                                       |    <0.001 |
|                   FIFO_RAM[30].D32.SRLC32E_I                                                                      |    <0.001 |
|                   FIFO_RAM[31].D32.SRLC32E_I                                                                      |    <0.001 |
|                   FIFO_RAM[3].D32.SRLC32E_I                                                                       |    <0.001 |
|                   FIFO_RAM[4].D32.SRLC32E_I                                                                       |    <0.001 |
|                   FIFO_RAM[5].D32.SRLC32E_I                                                                       |    <0.001 |
|                   FIFO_RAM[6].D32.SRLC32E_I                                                                       |    <0.001 |
|                   FIFO_RAM[7].D32.SRLC32E_I                                                                       |    <0.001 |
|                   FIFO_RAM[8].D32.SRLC32E_I                                                                       |    <0.001 |
|                   FIFO_RAM[9].D32.SRLC32E_I                                                                       |    <0.001 |
|               Use_E2.BSCAN_I                                                                                      |    <0.001 |
|           microblaze_0                                                                                            |     0.017 |
|             U0                                                                                                    |     0.017 |
|               MicroBlaze_Core_I                                                                                   |     0.017 |
|                 Performance.Core                                                                                  |     0.017 |
|                   Data_Flow_I                                                                                     |     0.007 |
|                     ALU_I                                                                                         |     0.001 |
|                       Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                                           |    <0.001 |
|                         Last_Bit.I_ALU_LUT_2                                                                      |    <0.001 |
|                         Last_Bit.I_ALU_LUT_V5                                                                     |    <0.001 |
|                         Last_Bit.MULT_AND_I                                                                       |    <0.001 |
|                         Last_Bit.MUXCY_XOR_I                                                                      |     0.000 |
|                       Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                                          |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                                       |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                                  |    <0.001 |
|                       Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                                          |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                                       |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                                  |     0.000 |
|                       Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                                          |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                                       |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                                  |     0.000 |
|                       Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                                          |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                                       |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                                  |     0.000 |
|                       Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                                          |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                                       |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                                  |    <0.001 |
|                       Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                                          |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                                       |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                                  |     0.000 |
|                       Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                                          |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                                       |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                                  |     0.000 |
|                       Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                                          |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                                       |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                                  |     0.000 |
|                       Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                                          |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                                       |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                                  |    <0.001 |
|                       Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                                          |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                                       |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                                  |     0.000 |
|                       Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                                           |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                                       |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                                  |     0.000 |
|                       Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                                          |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                                       |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                                  |     0.000 |
|                       Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                                          |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                                       |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                                  |     0.000 |
|                       Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                                          |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                                       |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                                  |    <0.001 |
|                       Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                                          |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                                       |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                                  |     0.000 |
|                       Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                                          |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                                       |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                                  |    <0.001 |
|                       Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                                          |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                                       |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                                  |    <0.001 |
|                       Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                                          |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                                       |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                                  |    <0.001 |
|                       Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                                          |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                                       |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                                  |     0.000 |
|                       Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                                          |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                                       |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                                  |     0.000 |
|                       Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                                          |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                                       |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                                  |    <0.001 |
|                       Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                                           |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                                       |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                                  |    <0.001 |
|                       Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                                          |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                                       |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                                  |    <0.001 |
|                       Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                                          |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                                       |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                                  |    <0.001 |
|                       Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                                           |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                                       |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                                  |     0.000 |
|                       Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                                           |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                                       |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                                  |     0.000 |
|                       Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                                           |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                                       |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                                  |     0.000 |
|                       Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                                           |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                                       |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                                  |    <0.001 |
|                       Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                                           |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                                       |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                                  |     0.000 |
|                       Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                                           |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                                       |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                                  |     0.000 |
|                       Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                                           |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                                       |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                                  |     0.000 |
|                     Byte_Doublet_Handle_gti_I                                                                     |    <0.001 |
|                     Data_Flow_Logic_I                                                                             |    <0.001 |
|                       Gen_Bits[0].MEM_EX_Result_Inst                                                              |    <0.001 |
|                       Gen_Bits[10].MEM_EX_Result_Inst                                                             |    <0.001 |
|                       Gen_Bits[11].MEM_EX_Result_Inst                                                             |    <0.001 |
|                       Gen_Bits[12].MEM_EX_Result_Inst                                                             |    <0.001 |
|                       Gen_Bits[13].MEM_EX_Result_Inst                                                             |    <0.001 |
|                       Gen_Bits[14].MEM_EX_Result_Inst                                                             |    <0.001 |
|                       Gen_Bits[15].MEM_EX_Result_Inst                                                             |    <0.001 |
|                       Gen_Bits[16].MEM_EX_Result_Inst                                                             |    <0.001 |
|                       Gen_Bits[17].MEM_EX_Result_Inst                                                             |    <0.001 |
|                       Gen_Bits[18].MEM_EX_Result_Inst                                                             |    <0.001 |
|                       Gen_Bits[19].MEM_EX_Result_Inst                                                             |    <0.001 |
|                       Gen_Bits[1].MEM_EX_Result_Inst                                                              |    <0.001 |
|                       Gen_Bits[20].MEM_EX_Result_Inst                                                             |    <0.001 |
|                       Gen_Bits[21].MEM_EX_Result_Inst                                                             |    <0.001 |
|                       Gen_Bits[22].MEM_EX_Result_Inst                                                             |    <0.001 |
|                       Gen_Bits[23].MEM_EX_Result_Inst                                                             |    <0.001 |
|                       Gen_Bits[24].MEM_EX_Result_Inst                                                             |    <0.001 |
|                       Gen_Bits[25].MEM_EX_Result_Inst                                                             |    <0.001 |
|                       Gen_Bits[26].MEM_EX_Result_Inst                                                             |    <0.001 |
|                       Gen_Bits[27].MEM_EX_Result_Inst                                                             |    <0.001 |
|                       Gen_Bits[28].MEM_EX_Result_Inst                                                             |    <0.001 |
|                       Gen_Bits[29].MEM_EX_Result_Inst                                                             |    <0.001 |
|                       Gen_Bits[2].MEM_EX_Result_Inst                                                              |    <0.001 |
|                       Gen_Bits[30].MEM_EX_Result_Inst                                                             |    <0.001 |
|                       Gen_Bits[31].MEM_EX_Result_Inst                                                             |    <0.001 |
|                       Gen_Bits[3].MEM_EX_Result_Inst                                                              |    <0.001 |
|                       Gen_Bits[4].MEM_EX_Result_Inst                                                              |    <0.001 |
|                       Gen_Bits[5].MEM_EX_Result_Inst                                                              |    <0.001 |
|                       Gen_Bits[6].MEM_EX_Result_Inst                                                              |    <0.001 |
|                       Gen_Bits[7].MEM_EX_Result_Inst                                                              |    <0.001 |
|                       Gen_Bits[8].MEM_EX_Result_Inst                                                              |    <0.001 |
|                       Gen_Bits[9].MEM_EX_Result_Inst                                                              |    <0.001 |
|                     Operand_Select_I                                                                              |     0.001 |
|                       Gen_Bit[0].MUXF7_I1                                                                         |    <0.001 |
|                       Gen_Bit[10].MUXF7_I1                                                                        |    <0.001 |
|                       Gen_Bit[11].MUXF7_I1                                                                        |    <0.001 |
|                       Gen_Bit[12].MUXF7_I1                                                                        |    <0.001 |
|                       Gen_Bit[13].MUXF7_I1                                                                        |    <0.001 |
|                       Gen_Bit[14].MUXF7_I1                                                                        |    <0.001 |
|                       Gen_Bit[15].MUXF7_I1                                                                        |    <0.001 |
|                       Gen_Bit[16].MUXF7_I1                                                                        |    <0.001 |
|                       Gen_Bit[17].MUXF7_I1                                                                        |    <0.001 |
|                       Gen_Bit[18].MUXF7_I1                                                                        |    <0.001 |
|                       Gen_Bit[19].MUXF7_I1                                                                        |    <0.001 |
|                       Gen_Bit[1].MUXF7_I1                                                                         |    <0.001 |
|                       Gen_Bit[20].MUXF7_I1                                                                        |    <0.001 |
|                       Gen_Bit[21].MUXF7_I1                                                                        |    <0.001 |
|                       Gen_Bit[22].MUXF7_I1                                                                        |    <0.001 |
|                       Gen_Bit[23].MUXF7_I1                                                                        |    <0.001 |
|                       Gen_Bit[24].MUXF7_I1                                                                        |    <0.001 |
|                       Gen_Bit[25].MUXF7_I1                                                                        |    <0.001 |
|                       Gen_Bit[26].MUXF7_I1                                                                        |    <0.001 |
|                       Gen_Bit[27].MUXF7_I1                                                                        |    <0.001 |
|                       Gen_Bit[28].MUXF7_I1                                                                        |    <0.001 |
|                       Gen_Bit[29].MUXF7_I1                                                                        |    <0.001 |
|                       Gen_Bit[2].MUXF7_I1                                                                         |    <0.001 |
|                       Gen_Bit[30].MUXF7_I1                                                                        |    <0.001 |
|                       Gen_Bit[31].MUXF7_I1                                                                        |    <0.001 |
|                       Gen_Bit[3].MUXF7_I1                                                                         |    <0.001 |
|                       Gen_Bit[4].MUXF7_I1                                                                         |    <0.001 |
|                       Gen_Bit[5].MUXF7_I1                                                                         |    <0.001 |
|                       Gen_Bit[6].MUXF7_I1                                                                         |    <0.001 |
|                       Gen_Bit[7].MUXF7_I1                                                                         |    <0.001 |
|                       Gen_Bit[8].MUXF7_I1                                                                         |    <0.001 |
|                       Gen_Bit[9].MUXF7_I1                                                                         |    <0.001 |
|                     Register_File_I                                                                               |    <0.001 |
|                       Using_LUT6.All_RAM32M[0].ram32m_i                                                           |    <0.001 |
|                         Using_FPGA.Native                                                                         |    <0.001 |
|                       Using_LUT6.All_RAM32M[10].ram32m_i                                                          |    <0.001 |
|                         Using_FPGA.Native                                                                         |    <0.001 |
|                       Using_LUT6.All_RAM32M[11].ram32m_i                                                          |    <0.001 |
|                         Using_FPGA.Native                                                                         |    <0.001 |
|                       Using_LUT6.All_RAM32M[12].ram32m_i                                                          |    <0.001 |
|                         Using_FPGA.Native                                                                         |    <0.001 |
|                       Using_LUT6.All_RAM32M[13].ram32m_i                                                          |    <0.001 |
|                         Using_FPGA.Native                                                                         |    <0.001 |
|                       Using_LUT6.All_RAM32M[14].ram32m_i                                                          |    <0.001 |
|                         Using_FPGA.Native                                                                         |    <0.001 |
|                       Using_LUT6.All_RAM32M[15].ram32m_i                                                          |    <0.001 |
|                         Using_FPGA.Native                                                                         |    <0.001 |
|                       Using_LUT6.All_RAM32M[1].ram32m_i                                                           |    <0.001 |
|                         Using_FPGA.Native                                                                         |    <0.001 |
|                       Using_LUT6.All_RAM32M[2].ram32m_i                                                           |    <0.001 |
|                         Using_FPGA.Native                                                                         |    <0.001 |
|                       Using_LUT6.All_RAM32M[3].ram32m_i                                                           |    <0.001 |
|                         Using_FPGA.Native                                                                         |    <0.001 |
|                       Using_LUT6.All_RAM32M[4].ram32m_i                                                           |    <0.001 |
|                         Using_FPGA.Native                                                                         |    <0.001 |
|                       Using_LUT6.All_RAM32M[5].ram32m_i                                                           |    <0.001 |
|                         Using_FPGA.Native                                                                         |    <0.001 |
|                       Using_LUT6.All_RAM32M[6].ram32m_i                                                           |    <0.001 |
|                         Using_FPGA.Native                                                                         |    <0.001 |
|                       Using_LUT6.All_RAM32M[7].ram32m_i                                                           |    <0.001 |
|                         Using_FPGA.Native                                                                         |    <0.001 |
|                       Using_LUT6.All_RAM32M[8].ram32m_i                                                           |    <0.001 |
|                         Using_FPGA.Native                                                                         |    <0.001 |
|                       Using_LUT6.All_RAM32M[9].ram32m_i                                                           |    <0.001 |
|                         Using_FPGA.Native                                                                         |    <0.001 |
|                     Shift_Logic_Module_I                                                                          |     0.000 |
|                     Using_DAXI_ALU_Carry.Direct_MUXCY_I                                                           |    <0.001 |
|                     Using_DAXI_ALU_Carry.Post_MUXCY_I                                                             |     0.000 |
|                     Using_DAXI_ALU_Carry.direct_lut_INST                                                          |     0.000 |
|                     Using_Stack_Protection.stack_protection_I                                                     |    <0.001 |
|                     Zero_Detect_I                                                                                 |    <0.001 |
|                       Part_Of_Zero_Carry_Start                                                                    |    <0.001 |
|                       Zero_Detecting[2].I_Part_Of_Zero_Detect                                                     |     0.000 |
|                       Zero_Detecting[3].I_Part_Of_Zero_Detect                                                     |    <0.001 |
|                     exception_registers_I1                                                                        |     0.002 |
|                       CarryIn_MUXCY                                                                               |    <0.001 |
|                       Use_LUT6.Mux_Inxt                                                                           |    <0.001 |
|                         Mux_Loop[0].I_MUX_LUT6                                                                    |    <0.001 |
|                           Using_FPGA.Native                                                                       |    <0.001 |
|                         Mux_Loop[10].I_MUX_LUT6                                                                   |    <0.001 |
|                           Using_FPGA.Native                                                                       |    <0.001 |
|                         Mux_Loop[11].I_MUX_LUT6                                                                   |    <0.001 |
|                           Using_FPGA.Native                                                                       |    <0.001 |
|                         Mux_Loop[12].I_MUX_LUT6                                                                   |    <0.001 |
|                           Using_FPGA.Native                                                                       |    <0.001 |
|                         Mux_Loop[13].I_MUX_LUT6                                                                   |    <0.001 |
|                           Using_FPGA.Native                                                                       |    <0.001 |
|                         Mux_Loop[14].I_MUX_LUT6                                                                   |    <0.001 |
|                           Using_FPGA.Native                                                                       |    <0.001 |
|                         Mux_Loop[15].I_MUX_LUT6                                                                   |    <0.001 |
|                           Using_FPGA.Native                                                                       |    <0.001 |
|                         Mux_Loop[1].I_MUX_LUT6                                                                    |    <0.001 |
|                           Using_FPGA.Native                                                                       |    <0.001 |
|                         Mux_Loop[2].I_MUX_LUT6                                                                    |    <0.001 |
|                           Using_FPGA.Native                                                                       |    <0.001 |
|                         Mux_Loop[3].I_MUX_LUT6                                                                    |    <0.001 |
|                           Using_FPGA.Native                                                                       |    <0.001 |
|                         Mux_Loop[4].I_MUX_LUT6                                                                    |    <0.001 |
|                           Using_FPGA.Native                                                                       |    <0.001 |
|                         Mux_Loop[5].I_MUX_LUT6                                                                    |    <0.001 |
|                           Using_FPGA.Native                                                                       |    <0.001 |
|                         Mux_Loop[6].I_MUX_LUT6                                                                    |    <0.001 |
|                           Using_FPGA.Native                                                                       |    <0.001 |
|                         Mux_Loop[7].I_MUX_LUT6                                                                    |    <0.001 |
|                           Using_FPGA.Native                                                                       |    <0.001 |
|                         Mux_Loop[8].I_MUX_LUT6                                                                    |    <0.001 |
|                           Using_FPGA.Native                                                                       |    <0.001 |
|                         Mux_Loop[9].I_MUX_LUT6                                                                    |    <0.001 |
|                           Using_FPGA.Native                                                                       |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                                               |    <0.001 |
|                         Using_FPGA.Native                                                                         |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I                                                 |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE                                                   |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                                              |    <0.001 |
|                         Using_FPGA.Native                                                                         |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I                                                |     0.000 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE                                                  |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                                              |    <0.001 |
|                         Using_FPGA.Native                                                                         |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I                                                |     0.000 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE                                                  |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                                              |    <0.001 |
|                         Using_FPGA.Native                                                                         |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I                                                |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE                                                  |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                                              |    <0.001 |
|                         Using_FPGA.Native                                                                         |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_XOR_I                                                |     0.000 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE                                                  |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                                              |    <0.001 |
|                         Using_FPGA.Native                                                                         |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I                                                |     0.000 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE                                                  |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                                              |    <0.001 |
|                         Using_FPGA.Native                                                                         |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I                                                |     0.000 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE                                                  |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                                              |    <0.001 |
|                         Using_FPGA.Native                                                                         |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I                                                |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE                                                  |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                                              |    <0.001 |
|                         Using_FPGA.Native                                                                         |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I                                                |     0.000 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE                                                  |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                                              |    <0.001 |
|                         Using_FPGA.Native                                                                         |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_XOR_I                                                |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE                                                  |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                                              |    <0.001 |
|                         Using_FPGA.Native                                                                         |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_XOR_I                                                |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE                                                  |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                                               |    <0.001 |
|                         Using_FPGA.Native                                                                         |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_XOR_I                                                 |     0.000 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE                                                   |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                                              |    <0.001 |
|                         Using_FPGA.Native                                                                         |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I                                                |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE                                                  |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                                              |    <0.001 |
|                         Using_FPGA.Native                                                                         |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_XOR_I                                                |     0.000 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE                                                  |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                                              |    <0.001 |
|                         Using_FPGA.Native                                                                         |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_XOR_I                                                |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE                                                  |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                                              |    <0.001 |
|                         Using_FPGA.Native                                                                         |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_XOR_I                                                |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE                                                  |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                                              |    <0.001 |
|                         Using_FPGA.Native                                                                         |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I                                                |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE                                                  |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                                              |    <0.001 |
|                         Using_FPGA.Native                                                                         |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_XOR_I                                                |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE                                                  |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                                              |    <0.001 |
|                         Using_FPGA.Native                                                                         |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_XOR_I                                                |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE                                                  |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                                              |    <0.001 |
|                         Using_FPGA.Native                                                                         |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_XOR_I                                                |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE                                                  |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                                              |    <0.001 |
|                         Using_FPGA.Native                                                                         |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I                                                |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE                                                  |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                                              |    <0.001 |
|                         Using_FPGA.Native                                                                         |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_XOR_I                                                |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE                                                  |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                                               |    <0.001 |
|                         Using_FPGA.Native                                                                         |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I                                                 |     0.000 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE                                                   |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                                              |    <0.001 |
|                         Using_FPGA.Native                                                                         |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_XOR_I                                                |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE                                                  |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                                              |    <0.001 |
|                         Using_FPGA.Native                                                                         |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_XOR_I                                                |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE                                                  |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                                               |    <0.001 |
|                         Using_FPGA.Native                                                                         |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I                                                 |     0.000 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE                                                   |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                                               |    <0.001 |
|                         Using_FPGA.Native                                                                         |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I                                                 |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE                                                   |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                                               |    <0.001 |
|                         Using_FPGA.Native                                                                         |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_XOR_I                                                 |     0.000 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE                                                   |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                                               |    <0.001 |
|                         Using_FPGA.Native                                                                         |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I                                                 |     0.000 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE                                                   |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                                               |    <0.001 |
|                         Using_FPGA.Native                                                                         |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I                                                 |     0.000 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE                                                   |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                                               |    <0.001 |
|                         Using_FPGA.Native                                                                         |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I                                                 |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE                                                   |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                                               |    <0.001 |
|                         Using_FPGA.Native                                                                         |    <0.001 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I                                                 |     0.000 |
|                       Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE                                                   |    <0.001 |
|                     msr_reg_i                                                                                     |    <0.001 |
|                       MEM_MSR_Bits[22].Using_FDR.MSR_I                                                            |    <0.001 |
|                       MEM_MSR_Bits[23].Using_FDR.MSR_I                                                            |    <0.001 |
|                       MEM_MSR_Bits[28].Using_FDR.MSR_I                                                            |    <0.001 |
|                       MEM_MSR_Bits[29].Using_FDR.MSR_I                                                            |    <0.001 |
|                       MEM_MSR_Bits[30].Using_FDR.MSR_I                                                            |    <0.001 |
|                       OF_EX_MSR_Bits[22].Using_FDR.MSR_ex_I                                                       |    <0.001 |
|                       OF_EX_MSR_Bits[22].Using_FDR.MSR_of_I                                                       |    <0.001 |
|                       OF_EX_MSR_Bits[23].Using_FDR.MSR_ex_I                                                       |    <0.001 |
|                       OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                                                       |    <0.001 |
|                       OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I                                                       |    <0.001 |
|                       OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                                                       |    <0.001 |
|                       OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                                                       |    <0.001 |
|                       OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I                                                       |    <0.001 |
|                   Decode_I                                                                                        |     0.008 |
|                     PC_Module_I                                                                                   |     0.001 |
|                       Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                                   |    <0.001 |
|                       Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                                                    |    <0.001 |
|                       Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                                  |    <0.001 |
|                       Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                                                   |    <0.001 |
|                       Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                                  |    <0.001 |
|                       Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                                                   |    <0.001 |
|                       Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                                  |    <0.001 |
|                       Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                                                   |    <0.001 |
|                       Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                                  |    <0.001 |
|                       Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                                                   |    <0.001 |
|                       Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                                  |    <0.001 |
|                       Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                                                   |    <0.001 |
|                       Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                                  |    <0.001 |
|                       Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                                                   |    <0.001 |
|                       Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                                  |    <0.001 |
|                       Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                                                   |    <0.001 |
|                       Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                                  |    <0.001 |
|                       Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                                                   |    <0.001 |
|                       Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                                  |    <0.001 |
|                       Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                                                   |    <0.001 |
|                       Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                                  |    <0.001 |
|                       Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                                                   |    <0.001 |
|                       Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                                   |    <0.001 |
|                       Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                                                    |    <0.001 |
|                       Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                                  |    <0.001 |
|                       Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                                                   |    <0.001 |
|                       Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                                  |    <0.001 |
|                       Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                                                   |    <0.001 |
|                       Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                                  |    <0.001 |
|                       Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                                                   |    <0.001 |
|                       Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                                  |    <0.001 |
|                       Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                                                   |    <0.001 |
|                       Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                                  |    <0.001 |
|                       Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                                                   |    <0.001 |
|                       Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                                  |    <0.001 |
|                       Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                                                   |    <0.001 |
|                       Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                                  |    <0.001 |
|                       Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                                                   |    <0.001 |
|                       Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                                  |    <0.001 |
|                       Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                                                   |    <0.001 |
|                       Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                                  |    <0.001 |
|                       Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                                                   |    <0.001 |
|                       Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                                  |    <0.001 |
|                       Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                                                   |    <0.001 |
|                       Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                                   |    <0.001 |
|                       Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                                                    |    <0.001 |
|                       Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                                  |    <0.001 |
|                       Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                                                   |    <0.001 |
|                       Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                                  |    <0.001 |
|                       Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                                                   |    <0.001 |
|                       Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                                   |    <0.001 |
|                       Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                                                    |    <0.001 |
|                       Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                                   |    <0.001 |
|                       Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                                                    |    <0.001 |
|                       Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                                   |    <0.001 |
|                       Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                                                    |    <0.001 |
|                       Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                                   |    <0.001 |
|                       Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                                                    |    <0.001 |
|                       Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                                   |    <0.001 |
|                       Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                                                    |    <0.001 |
|                       Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                                   |    <0.001 |
|                       Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                                                    |    <0.001 |
|                       Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                                   |    <0.001 |
|                       Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                                                    |    <0.001 |
|                       Using_FPGA.Incr_PC[0].MUXCY_XOR_I                                                           |    <0.001 |
|                       Using_FPGA.Incr_PC[10].MUXCY_XOR_I                                                          |     0.000 |
|                       Using_FPGA.Incr_PC[11].MUXCY_XOR_I                                                          |     0.000 |
|                       Using_FPGA.Incr_PC[12].MUXCY_XOR_I                                                          |    <0.001 |
|                       Using_FPGA.Incr_PC[13].MUXCY_XOR_I                                                          |     0.000 |
|                       Using_FPGA.Incr_PC[14].MUXCY_XOR_I                                                          |     0.000 |
|                       Using_FPGA.Incr_PC[15].MUXCY_XOR_I                                                          |     0.000 |
|                       Using_FPGA.Incr_PC[16].MUXCY_XOR_I                                                          |    <0.001 |
|                       Using_FPGA.Incr_PC[17].MUXCY_XOR_I                                                          |     0.000 |
|                       Using_FPGA.Incr_PC[18].MUXCY_XOR_I                                                          |     0.000 |
|                       Using_FPGA.Incr_PC[19].MUXCY_XOR_I                                                          |     0.000 |
|                       Using_FPGA.Incr_PC[1].MUXCY_XOR_I                                                           |     0.000 |
|                       Using_FPGA.Incr_PC[20].MUXCY_XOR_I                                                          |    <0.001 |
|                       Using_FPGA.Incr_PC[21].MUXCY_XOR_I                                                          |     0.000 |
|                       Using_FPGA.Incr_PC[22].MUXCY_XOR_I                                                          |     0.000 |
|                       Using_FPGA.Incr_PC[23].MUXCY_XOR_I                                                          |     0.000 |
|                       Using_FPGA.Incr_PC[24].MUXCY_XOR_I                                                          |    <0.001 |
|                       Using_FPGA.Incr_PC[25].MUXCY_XOR_I                                                          |     0.000 |
|                       Using_FPGA.Incr_PC[26].MUXCY_XOR_I                                                          |     0.000 |
|                       Using_FPGA.Incr_PC[27].MUXCY_XOR_I                                                          |     0.000 |
|                       Using_FPGA.Incr_PC[28].MUXCY_XOR_I                                                          |    <0.001 |
|                       Using_FPGA.Incr_PC[29].MUXCY_XOR_I                                                          |     0.000 |
|                       Using_FPGA.Incr_PC[2].MUXCY_XOR_I                                                           |     0.000 |
|                       Using_FPGA.Incr_PC[3].MUXCY_XOR_I                                                           |     0.000 |
|                       Using_FPGA.Incr_PC[4].MUXCY_XOR_I                                                           |    <0.001 |
|                       Using_FPGA.Incr_PC[5].MUXCY_XOR_I                                                           |     0.000 |
|                       Using_FPGA.Incr_PC[6].MUXCY_XOR_I                                                           |     0.000 |
|                       Using_FPGA.Incr_PC[7].MUXCY_XOR_I                                                           |     0.000 |
|                       Using_FPGA.Incr_PC[8].MUXCY_XOR_I                                                           |    <0.001 |
|                       Using_FPGA.Incr_PC[9].MUXCY_XOR_I                                                           |     0.000 |
|                     PreFetch_Buffer_I1                                                                            |     0.002 |
|                       Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                                          |    <0.001 |
|                       Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                                                      |    <0.001 |
|                       Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                                          |    <0.001 |
|                       Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                                                      |    <0.001 |
|                       Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                                          |    <0.001 |
|                       Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                                                      |    <0.001 |
|                       Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                                          |    <0.001 |
|                       Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                                                      |    <0.001 |
|                       Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6                             |    <0.001 |
|                       Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                                         |    <0.001 |
|                       Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                                   |    <0.001 |
|                       Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                                                 |    <0.001 |
|                       Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                                  |    <0.001 |
|                       Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                                                |    <0.001 |
|                       Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                                  |    <0.001 |
|                       Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                                                |    <0.001 |
|                       Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                                  |    <0.001 |
|                       Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                                                |    <0.001 |
|                       Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                                  |    <0.001 |
|                       Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                                                |    <0.001 |
|                       Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                                  |    <0.001 |
|                       Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                                                |    <0.001 |
|                       Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                                  |    <0.001 |
|                       Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                                                |    <0.001 |
|                       Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                                  |    <0.001 |
|                       Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                                                |    <0.001 |
|                       Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                                  |    <0.001 |
|                       Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                                                |    <0.001 |
|                       Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                                  |    <0.001 |
|                       Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                                                |    <0.001 |
|                       Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                                  |    <0.001 |
|                       Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                                                |    <0.001 |
|                       Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                                   |    <0.001 |
|                       Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                                                 |    <0.001 |
|                       Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                                  |    <0.001 |
|                       Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                                                |    <0.001 |
|                       Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                                  |    <0.001 |
|                       Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                                                |    <0.001 |
|                       Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                                  |    <0.001 |
|                       Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                                                |    <0.001 |
|                       Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                                  |    <0.001 |
|                       Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                                                |    <0.001 |
|                       Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                                  |    <0.001 |
|                       Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                                                |    <0.001 |
|                       Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                                  |    <0.001 |
|                       Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                                                |    <0.001 |
|                       Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                                  |    <0.001 |
|                       Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                                                |    <0.001 |
|                       Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                                  |    <0.001 |
|                       Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                                                |    <0.001 |
|                       Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                                  |    <0.001 |
|                       Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                                                |    <0.001 |
|                       Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                                  |    <0.001 |
|                       Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                                                |    <0.001 |
|                       Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                                   |    <0.001 |
|                       Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                                                 |    <0.001 |
|                       Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                                  |    <0.001 |
|                       Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                                                |    <0.001 |
|                       Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                                  |    <0.001 |
|                       Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                                                |    <0.001 |
|                       Instruction_Prefetch_Mux[32].Gen_Instr_DFF                                                  |    <0.001 |
|                       Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                                                |    <0.001 |
|                       Instruction_Prefetch_Mux[33].Gen_Instr_DFF                                                  |    <0.001 |
|                       Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                                                |    <0.001 |
|                       Instruction_Prefetch_Mux[34].Gen_Instr_DFF                                                  |    <0.001 |
|                       Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                                                |    <0.001 |
|                       Instruction_Prefetch_Mux[35].Gen_Instr_DFF                                                  |    <0.001 |
|                       Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                                                |    <0.001 |
|                       Instruction_Prefetch_Mux[36].Gen_Instr_DFF                                                  |    <0.001 |
|                       Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                                                |    <0.001 |
|                       Instruction_Prefetch_Mux[37].Gen_Instr_DFF                                                  |    <0.001 |
|                       Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                                                |    <0.001 |
|                       Instruction_Prefetch_Mux[38].Gen_Instr_DFF                                                  |    <0.001 |
|                       Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                                                |    <0.001 |
|                       Instruction_Prefetch_Mux[39].Gen_Instr_DFF                                                  |    <0.001 |
|                       Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                                                |    <0.001 |
|                       Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                                   |    <0.001 |
|                       Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                                                 |    <0.001 |
|                       Instruction_Prefetch_Mux[40].Gen_Instr_DFF                                                  |    <0.001 |
|                       Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                                                |    <0.001 |
|                       Instruction_Prefetch_Mux[41].Gen_Instr_DFF                                                  |    <0.001 |
|                       Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                                                |    <0.001 |
|                       Instruction_Prefetch_Mux[42].Gen_Instr_DFF                                                  |    <0.001 |
|                       Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                                                |    <0.001 |
|                       Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                                   |    <0.001 |
|                       Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                                                 |    <0.001 |
|                       Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                                   |    <0.001 |
|                       Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                                                 |    <0.001 |
|                       Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                                   |    <0.001 |
|                       Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                                                 |    <0.001 |
|                       Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                                   |    <0.001 |
|                       Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                                                 |    <0.001 |
|                       Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                                   |    <0.001 |
|                       Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                                                 |    <0.001 |
|                       Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                                   |    <0.001 |
|                       Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                                                 |    <0.001 |
|                       Last_Sel_DFF                                                                                |    <0.001 |
|                       Mux_Select_Empty_LUT6                                                                       |    <0.001 |
|                       Mux_Select_OF_Valid_LUT6                                                                    |    <0.001 |
|                       OF_Valid_DFF                                                                                |    <0.001 |
|                     Use_MuxCy[10].OF_Piperun_Stage                                                                |    <0.001 |
|                       MUXCY_I                                                                                     |    <0.001 |
|                     Use_MuxCy[11].OF_Piperun_Stage                                                                |    <0.001 |
|                       MUXCY_I                                                                                     |    <0.001 |
|                     Use_MuxCy[1].OF_Piperun_Stage                                                                 |     0.000 |
|                       MUXCY_I                                                                                     |     0.000 |
|                     Use_MuxCy[2].OF_Piperun_Stage                                                                 |    <0.001 |
|                       MUXCY_I                                                                                     |    <0.001 |
|                     Use_MuxCy[3].OF_Piperun_Stage                                                                 |    <0.001 |
|                       MUXCY_I                                                                                     |    <0.001 |
|                     Use_MuxCy[4].OF_Piperun_Stage                                                                 |     0.000 |
|                       MUXCY_I                                                                                     |     0.000 |
|                     Use_MuxCy[5].OF_Piperun_Stage                                                                 |     0.000 |
|                       MUXCY_I                                                                                     |     0.000 |
|                     Use_MuxCy[6].OF_Piperun_Stage                                                                 |    <0.001 |
|                       MUXCY_I                                                                                     |    <0.001 |
|                     Use_MuxCy[7].OF_Piperun_Stage                                                                 |     0.000 |
|                       MUXCY_I                                                                                     |     0.000 |
|                     Use_MuxCy[8].OF_Piperun_Stage                                                                 |     0.000 |
|                       MUXCY_I                                                                                     |     0.000 |
|                     Use_MuxCy[9].OF_Piperun_Stage                                                                 |     0.000 |
|                       MUXCY_I                                                                                     |     0.000 |
|                     Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst                                                    |    <0.001 |
|                     Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst                                                    |    <0.001 |
|                     Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst                                                    |    <0.001 |
|                     Using_FPGA_2.ex_byte_access_i_Inst                                                            |    <0.001 |
|                     Using_FPGA_2.ex_doublet_access_i_Inst                                                         |    <0.001 |
|                     Using_FPGA_2.ex_is_load_instr_Inst                                                            |    <0.001 |
|                     Using_FPGA_2.ex_is_lwx_instr_Inst                                                             |    <0.001 |
|                     Using_FPGA_2.ex_is_swx_instr_Inst                                                             |    <0.001 |
|                     Using_FPGA_2.ex_load_store_instr_Inst                                                         |    <0.001 |
|                     Using_FPGA_2.ex_reverse_mem_access_inst                                                       |    <0.001 |
|                     Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                                                      |    <0.001 |
|                     Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                                                       |    <0.001 |
|                     Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                                              |    <0.001 |
|                     Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                                              |    <0.001 |
|                     Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                                              |    <0.001 |
|                     Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                                              |    <0.001 |
|                     Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                                              |    <0.001 |
|                     Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                                              |    <0.001 |
|                     Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                                             |    <0.001 |
|                     Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                                             |    <0.001 |
|                     Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                                             |    <0.001 |
|                     Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                                             |    <0.001 |
|                     Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                                             |    <0.001 |
|                     Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                                             |    <0.001 |
|                     Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1                                              |     0.000 |
|                       MUXCY_I                                                                                     |     0.000 |
|                     if_pc_incr_carry_and_0                                                                        |    <0.001 |
|                       MUXCY_I                                                                                     |    <0.001 |
|                     if_pc_incr_carry_and_3                                                                        |     0.000 |
|                       MUXCY_I                                                                                     |     0.000 |
|                     jump_logic_I1                                                                                 |     0.003 |
|                       MUXCY_JUMP_CARRY                                                                            |    <0.001 |
|                       MUXCY_JUMP_CARRY2                                                                           |    <0.001 |
|                       MUXCY_JUMP_CARRY3                                                                           |    <0.001 |
|                       MUXCY_JUMP_CARRY4                                                                           |    <0.001 |
|                       MUXCY_JUMP_CARRY5                                                                           |     0.000 |
|                       MUXCY_JUMP_CARRY6                                                                           |     0.003 |
|                     mem_PipeRun_carry_and                                                                         |    <0.001 |
|                       MUXCY_I                                                                                     |    <0.001 |
|                     mem_wait_on_ready_N_carry_or                                                                  |    <0.001 |
|                       MUXCY_I                                                                                     |    <0.001 |
|                   Use_DBUS.DAXI_Interface_I1                                                                      |    <0.001 |
|                   Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                                                        |    <0.001 |
|                   Use_Debug_Logic.Master_Core.Debug_Perf                                                          |     0.001 |
|                     Serial_Dbg_Intf.SRL16E_1                                                                      |    <0.001 |
|                     Serial_Dbg_Intf.SRL16E_2                                                                      |    <0.001 |
|                     Serial_Dbg_Intf.SRL16E_3                                                                      |    <0.001 |
|                     Serial_Dbg_Intf.SRL16E_4                                                                      |    <0.001 |
|                     Serial_Dbg_Intf.SRL16E_7                                                                      |    <0.001 |
|                     Serial_Dbg_Intf.SRL16E_8                                                                      |    <0.001 |
|                     Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                                         |    <0.001 |
|                     Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                                         |    <0.001 |
|                     Serial_Dbg_Intf.The_Cache_Addresses[3].SRL16E_Cache_I                                         |    <0.001 |
|                     Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I                                         |    <0.001 |
|                     Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                                         |    <0.001 |
|                     Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                                         |    <0.001 |
|                     Serial_Dbg_Intf.The_Cache_Addresses[7].SRL16E_Cache_I                                         |    <0.001 |
|                     Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I                                         |    <0.001 |
|                     Serial_Dbg_Intf.sync_dbg_brk_hit                                                              |    <0.001 |
|                     Serial_Dbg_Intf.sync_dbg_hit                                                                  |    <0.001 |
|                       sync_bits[0].sync_bit                                                                       |    <0.001 |
|                     Serial_Dbg_Intf.sync_pause                                                                    |     0.000 |
|                     Serial_Dbg_Intf.sync_running_clock                                                            |    <0.001 |
|                     Serial_Dbg_Intf.sync_sample                                                                   |    <0.001 |
|                       sync_bits[0].sync_bit                                                                       |    <0.001 |
|                       sync_bits[1].sync_bit                                                                       |    <0.001 |
|                       sync_bits[2].sync_bit                                                                       |    <0.001 |
|                       sync_bits[3].sync_bit                                                                       |    <0.001 |
|                       sync_bits[4].sync_bit                                                                       |    <0.001 |
|                       sync_bits[5].sync_bit                                                                       |    <0.001 |
|                       sync_bits[6].sync_bit                                                                       |    <0.001 |
|                       sync_bits[9].sync_bit                                                                       |    <0.001 |
|                     Serial_Dbg_Intf.sync_sleep                                                                    |    <0.001 |
|                     Serial_Dbg_Intf.sync_stack_violation_occurence                                                |    <0.001 |
|                     Serial_Dbg_Intf.sync_stop_CPU                                                                 |    <0.001 |
|                     Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I                          |    <0.001 |
|                       Compare[0].MUXCY_I                                                                          |    <0.001 |
|                       Compare[0].SRLC16E_I                                                                        |    <0.001 |
|                       Compare[1].MUXCY_I                                                                          |     0.000 |
|                       Compare[1].SRLC16E_I                                                                        |    <0.001 |
|                       Compare[2].MUXCY_I                                                                          |     0.000 |
|                       Compare[2].SRLC16E_I                                                                        |    <0.001 |
|                       Compare[3].MUXCY_I                                                                          |     0.000 |
|                       Compare[3].SRLC16E_I                                                                        |    <0.001 |
|                       Compare[4].MUXCY_I                                                                          |    <0.001 |
|                       Compare[4].SRLC16E_I                                                                        |    <0.001 |
|                       Compare[5].MUXCY_I                                                                          |     0.000 |
|                       Compare[5].SRLC16E_I                                                                        |    <0.001 |
|                       Compare[6].MUXCY_I                                                                          |     0.000 |
|                       Compare[6].SRLC16E_I                                                                        |    <0.001 |
|                       Compare[7].MUXCY_I                                                                          |     0.000 |
|                       Compare[7].SRLC16E_I                                                                        |    <0.001 |
|                       The_First_BreakPoints.MUXCY_Post                                                            |    <0.001 |
|                     sync_trig_out_0                                                                               |    <0.001 |
|                   instr_mux_I                                                                                     |    <0.001 |
|                     Mux_LD.LD_inst                                                                                |    <0.001 |
|                       Mux_Loop[0].I_MUX_LUT6                                                                      |    <0.001 |
|                         Using_FPGA.Native                                                                         |    <0.001 |
|                       Mux_Loop[10].I_MUX_LUT6                                                                     |    <0.001 |
|                         Using_FPGA.Native                                                                         |    <0.001 |
|                       Mux_Loop[11].I_MUX_LUT6                                                                     |    <0.001 |
|                         Using_FPGA.Native                                                                         |    <0.001 |
|                       Mux_Loop[12].I_MUX_LUT6                                                                     |    <0.001 |
|                         Using_FPGA.Native                                                                         |    <0.001 |
|                       Mux_Loop[13].I_MUX_LUT6                                                                     |    <0.001 |
|                         Using_FPGA.Native                                                                         |    <0.001 |
|                       Mux_Loop[14].I_MUX_LUT6                                                                     |    <0.001 |
|                         Using_FPGA.Native                                                                         |    <0.001 |
|                       Mux_Loop[15].I_MUX_LUT6                                                                     |    <0.001 |
|                         Using_FPGA.Native                                                                         |    <0.001 |
|                       Mux_Loop[1].I_MUX_LUT6                                                                      |    <0.001 |
|                         Using_FPGA.Native                                                                         |    <0.001 |
|                       Mux_Loop[2].I_MUX_LUT6                                                                      |    <0.001 |
|                         Using_FPGA.Native                                                                         |    <0.001 |
|                       Mux_Loop[3].I_MUX_LUT6                                                                      |    <0.001 |
|                         Using_FPGA.Native                                                                         |    <0.001 |
|                       Mux_Loop[4].I_MUX_LUT6                                                                      |    <0.001 |
|                         Using_FPGA.Native                                                                         |    <0.001 |
|                       Mux_Loop[5].I_MUX_LUT6                                                                      |    <0.001 |
|                         Using_FPGA.Native                                                                         |    <0.001 |
|                       Mux_Loop[6].I_MUX_LUT6                                                                      |    <0.001 |
|                         Using_FPGA.Native                                                                         |    <0.001 |
|                       Mux_Loop[7].I_MUX_LUT6                                                                      |    <0.001 |
|                         Using_FPGA.Native                                                                         |    <0.001 |
|                       Mux_Loop[8].I_MUX_LUT6                                                                      |    <0.001 |
|                         Using_FPGA.Native                                                                         |    <0.001 |
|                       Mux_Loop[9].I_MUX_LUT6                                                                      |    <0.001 |
|                         Using_FPGA.Native                                                                         |    <0.001 |
|                   mem_databus_ready_sel_carry_or                                                                  |    <0.001 |
|                     MUXCY_I                                                                                       |    <0.001 |
|                 Reset_DFF                                                                                         |    <0.001 |
|           microblaze_0_local_memory                                                                               |     0.045 |
|             dlmb_bram_if_cntlr                                                                                    |     0.012 |
|               U0                                                                                                  |     0.012 |
|                 lmb_mux_I                                                                                         |     0.012 |
|             dlmb_v10                                                                                              |     0.000 |
|               U0                                                                                                  |     0.000 |
|             ilmb_bram_if_cntlr                                                                                    |    <0.001 |
|               U0                                                                                                  |    <0.001 |
|             ilmb_v10                                                                                              |     0.000 |
|               U0                                                                                                  |     0.000 |
|             lmb_bram                                                                                              |     0.033 |
|               U0                                                                                                  |     0.033 |
|                 inst_blk_mem_gen                                                                                  |     0.033 |
|                   gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                           |     0.033 |
|                     valid.cstr                                                                                    |     0.033 |
|                       ramloop[0].ram.r                                                                            |     0.001 |
|                         prim_noinit.ram                                                                           |     0.001 |
|                       ramloop[10].ram.r                                                                           |     0.001 |
|                         prim_noinit.ram                                                                           |     0.001 |
|                       ramloop[11].ram.r                                                                           |     0.001 |
|                         prim_noinit.ram                                                                           |     0.001 |
|                       ramloop[12].ram.r                                                                           |     0.001 |
|                         prim_noinit.ram                                                                           |     0.001 |
|                       ramloop[13].ram.r                                                                           |     0.001 |
|                         prim_noinit.ram                                                                           |     0.001 |
|                       ramloop[14].ram.r                                                                           |     0.001 |
|                         prim_noinit.ram                                                                           |     0.001 |
|                       ramloop[15].ram.r                                                                           |     0.001 |
|                         prim_noinit.ram                                                                           |     0.001 |
|                       ramloop[16].ram.r                                                                           |     0.001 |
|                         prim_noinit.ram                                                                           |     0.001 |
|                       ramloop[17].ram.r                                                                           |     0.001 |
|                         prim_noinit.ram                                                                           |     0.001 |
|                       ramloop[18].ram.r                                                                           |     0.001 |
|                         prim_noinit.ram                                                                           |     0.001 |
|                       ramloop[19].ram.r                                                                           |     0.001 |
|                         prim_noinit.ram                                                                           |     0.001 |
|                       ramloop[1].ram.r                                                                            |     0.001 |
|                         prim_noinit.ram                                                                           |     0.001 |
|                       ramloop[20].ram.r                                                                           |     0.001 |
|                         prim_noinit.ram                                                                           |     0.001 |
|                       ramloop[21].ram.r                                                                           |     0.001 |
|                         prim_noinit.ram                                                                           |     0.001 |
|                       ramloop[22].ram.r                                                                           |     0.001 |
|                         prim_noinit.ram                                                                           |     0.001 |
|                       ramloop[23].ram.r                                                                           |     0.001 |
|                         prim_noinit.ram                                                                           |     0.001 |
|                       ramloop[24].ram.r                                                                           |     0.001 |
|                         prim_noinit.ram                                                                           |     0.001 |
|                       ramloop[25].ram.r                                                                           |     0.001 |
|                         prim_noinit.ram                                                                           |     0.001 |
|                       ramloop[26].ram.r                                                                           |     0.001 |
|                         prim_noinit.ram                                                                           |     0.001 |
|                       ramloop[27].ram.r                                                                           |     0.001 |
|                         prim_noinit.ram                                                                           |     0.001 |
|                       ramloop[28].ram.r                                                                           |     0.001 |
|                         prim_noinit.ram                                                                           |     0.001 |
|                       ramloop[29].ram.r                                                                           |     0.001 |
|                         prim_noinit.ram                                                                           |     0.001 |
|                       ramloop[2].ram.r                                                                            |     0.001 |
|                         prim_noinit.ram                                                                           |     0.001 |
|                       ramloop[30].ram.r                                                                           |     0.001 |
|                         prim_noinit.ram                                                                           |     0.001 |
|                       ramloop[31].ram.r                                                                           |     0.001 |
|                         prim_noinit.ram                                                                           |     0.001 |
|                       ramloop[3].ram.r                                                                            |     0.001 |
|                         prim_noinit.ram                                                                           |     0.001 |
|                       ramloop[4].ram.r                                                                            |     0.001 |
|                         prim_noinit.ram                                                                           |     0.001 |
|                       ramloop[5].ram.r                                                                            |     0.001 |
|                         prim_noinit.ram                                                                           |     0.001 |
|                       ramloop[6].ram.r                                                                            |     0.001 |
|                         prim_noinit.ram                                                                           |     0.001 |
|                       ramloop[7].ram.r                                                                            |     0.001 |
|                         prim_noinit.ram                                                                           |     0.001 |
|                       ramloop[8].ram.r                                                                            |     0.001 |
|                         prim_noinit.ram                                                                           |     0.001 |
|                       ramloop[9].ram.r                                                                            |     0.001 |
|                         prim_noinit.ram                                                                           |     0.001 |
|             lmb_v10                                                                                               |     0.000 |
|               U0                                                                                                  |     0.000 |
|         MemoryBuffer                                                                                              |     3.540 |
|           axi_cdma_0                                                                                              |     0.013 |
|             U0                                                                                                    |     0.013 |
|               GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP                                                                  |     0.013 |
|                 GEN_DM_FULL.I_DATAMOVER_FULL                                                                      |     0.010 |
|                   GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                               |     0.004 |
|                     I_ADDR_CNTL                                                                                   |    <0.001 |
|                       GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                              |    <0.001 |
|                         USE_SRL_FIFO.I_SYNC_FIFO                                                                  |    <0.001 |
|                           I_SRL_FIFO_RBU_F                                                                        |    <0.001 |
|                             CNTR_INCR_DECR_ADDN_F_I                                                               |    <0.001 |
|                             DYNSHREG_F_I                                                                          |    <0.001 |
|                     I_CMD_STATUS                                                                                  |    <0.001 |
|                       GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                          |    <0.001 |
|                       I_CMD_FIFO                                                                                  |    <0.001 |
|                     I_MSTR_PCC                                                                                    |     0.002 |
|                       I_STRT_STRB_GEN                                                                             |    <0.001 |
|                     I_RD_DATA_CNTL                                                                                |    <0.001 |
|                       GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                         |    <0.001 |
|                         USE_SRL_FIFO.I_SYNC_FIFO                                                                  |    <0.001 |
|                           I_SRL_FIFO_RBU_F                                                                        |    <0.001 |
|                             CNTR_INCR_DECR_ADDN_F_I                                                               |    <0.001 |
|                             DYNSHREG_F_I                                                                          |    <0.001 |
|                     I_RD_STATUS_CNTLR                                                                             |    <0.001 |
|                     I_RESET                                                                                       |    <0.001 |
|                   GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                               |     0.007 |
|                     GEN_INCLUDE_PCC.I_MSTR_PCC                                                                    |     0.002 |
|                       I_STRT_STRB_GEN                                                                             |    <0.001 |
|                     I_ADDR_CNTL                                                                                   |    <0.001 |
|                       GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                              |    <0.001 |
|                         USE_SRL_FIFO.I_SYNC_FIFO                                                                  |    <0.001 |
|                           I_SRL_FIFO_RBU_F                                                                        |    <0.001 |
|                             CNTR_INCR_DECR_ADDN_F_I                                                               |    <0.001 |
|                             DYNSHREG_F_I                                                                          |    <0.001 |
|                     I_CMD_STATUS                                                                                  |    <0.001 |
|                       GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                          |    <0.001 |
|                       I_CMD_FIFO                                                                                  |    <0.001 |
|                     I_RESET                                                                                       |    <0.001 |
|                     I_S2MM_MMAP_SKID_BUF                                                                          |     0.003 |
|                     I_WR_DATA_CNTL                                                                                |    <0.001 |
|                       GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                         |    <0.001 |
|                         USE_SRL_FIFO.I_SYNC_FIFO                                                                  |    <0.001 |
|                           I_SRL_FIFO_RBU_F                                                                        |    <0.001 |
|                             CNTR_INCR_DECR_ADDN_F_I                                                               |    <0.001 |
|                             DYNSHREG_F_I                                                                          |    <0.001 |
|                     I_WR_STATUS_CNTLR                                                                             |    <0.001 |
|                       GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO                                                  |    <0.001 |
|                         USE_SRL_FIFO.I_SYNC_FIFO                                                                  |    <0.001 |
|                           I_SRL_FIFO_RBU_F                                                                        |    <0.001 |
|                             CNTR_INCR_DECR_ADDN_F_I                                                               |    <0.001 |
|                             DYNSHREG_F_I                                                                          |    <0.001 |
|                       I_WRESP_STATUS_FIFO                                                                         |    <0.001 |
|                         USE_SRL_FIFO.I_SYNC_FIFO                                                                  |    <0.001 |
|                           I_SRL_FIFO_RBU_F                                                                        |    <0.001 |
|                             CNTR_INCR_DECR_ADDN_F_I                                                               |    <0.001 |
|                             DYNSHREG_F_I                                                                          |    <0.001 |
|                 I_SIMPLE_DMA_CNTLR                                                                                |    <0.001 |
|                 I_SIMPLE_REG_MODULE                                                                               |     0.002 |
|                   GEN_IRPT_RESYNC.IMP_SYNC_IRPT_SYNC_REG                                                          |    <0.001 |
|                   I_AXI_LITE                                                                                      |     0.002 |
|                     GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK                                                           |    <0.001 |
|                     GEN_ASYNC_READ.REG_DATA2LITE_CLOCK                                                            |    <0.001 |
|                     GEN_ASYNC_READ.REG_RADDR_TO_IPCLK                                                             |    <0.001 |
|                     GEN_ASYNC_WRITE.AWVLD_CDC_TO                                                                  |    <0.001 |
|                     GEN_ASYNC_WRITE.REG2_WREADY                                                                   |    <0.001 |
|                     GEN_ASYNC_WRITE.REG3_WREADY                                                                   |    <0.001 |
|                     GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK                                                            |    <0.001 |
|                     GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1                                                           |    <0.001 |
|                     GEN_ASYNC_WRITE.WVLD_CDC_TO                                                                   |    <0.001 |
|                   I_REGISTER_BLOCK                                                                                |    <0.001 |
|                 I_SIMPLE_RST_MODULE                                                                               |    <0.001 |
|                   GEN_AXI_LITE_ASYNC2AXI.IMP_ALITE_RST_RESYNC                                                     |    <0.001 |
|                   GEN_AXI_LITE_ASYNC2AXI.IMP_AXI2LITE_RSYNC                                                       |    <0.001 |
|                   GEN_AXI_LITE_ASYNC2AXI.IMP_AXI_LITE_DELAY                                                       |    <0.001 |
|                   GEN_AXI_LITE_ASYNC2AXI.I_AXI_LITE_RST_RSYNC                                                     |    <0.001 |
|                     INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS                                                          |    <0.001 |
|                   GEN_AXI_LITE_ASYNC2AXI.I_AXI_RST_RSYNC                                                          |    <0.001 |
|                     INCLUDE_SYNCHRO_REGS.DO_SYNCHRO_REGS                                                          |    <0.001 |
|                   I_SOFT_RST_CLR_PULSE                                                                            |    <0.001 |
|                   I_SOFT_RST_POS_EDGE_DTCT                                                                        |    <0.001 |
|                   I_SOFT_RST_PULSEGEN                                                                             |    <0.001 |
|           axi_cdma_1                                                                                              |     0.011 |
|             U0                                                                                                    |     0.011 |
|               GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP                                                                  |     0.011 |
|                 GEN_DM_FULL.I_DATAMOVER_FULL                                                                      |     0.010 |
|                   GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                               |     0.003 |
|                     I_ADDR_CNTL                                                                                   |    <0.001 |
|                       GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                              |    <0.001 |
|                         USE_SRL_FIFO.I_SYNC_FIFO                                                                  |    <0.001 |
|                           I_SRL_FIFO_RBU_F                                                                        |    <0.001 |
|                             CNTR_INCR_DECR_ADDN_F_I                                                               |    <0.001 |
|                             DYNSHREG_F_I                                                                          |    <0.001 |
|                     I_CMD_STATUS                                                                                  |    <0.001 |
|                       GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                          |    <0.001 |
|                       I_CMD_FIFO                                                                                  |    <0.001 |
|                     I_MSTR_PCC                                                                                    |     0.002 |
|                       I_STRT_STRB_GEN                                                                             |    <0.001 |
|                     I_RD_DATA_CNTL                                                                                |    <0.001 |
|                       GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                         |    <0.001 |
|                         USE_SRL_FIFO.I_SYNC_FIFO                                                                  |    <0.001 |
|                           I_SRL_FIFO_RBU_F                                                                        |    <0.001 |
|                             CNTR_INCR_DECR_ADDN_F_I                                                               |    <0.001 |
|                             DYNSHREG_F_I                                                                          |    <0.001 |
|                     I_RD_STATUS_CNTLR                                                                             |    <0.001 |
|                     I_RESET                                                                                       |    <0.001 |
|                   GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                               |     0.007 |
|                     GEN_INCLUDE_PCC.I_MSTR_PCC                                                                    |     0.002 |
|                       I_STRT_STRB_GEN                                                                             |    <0.001 |
|                     I_ADDR_CNTL                                                                                   |    <0.001 |
|                       GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                              |    <0.001 |
|                         USE_SRL_FIFO.I_SYNC_FIFO                                                                  |    <0.001 |
|                           I_SRL_FIFO_RBU_F                                                                        |    <0.001 |
|                             CNTR_INCR_DECR_ADDN_F_I                                                               |    <0.001 |
|                             DYNSHREG_F_I                                                                          |    <0.001 |
|                     I_CMD_STATUS                                                                                  |    <0.001 |
|                       GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                          |    <0.001 |
|                       I_CMD_FIFO                                                                                  |    <0.001 |
|                     I_RESET                                                                                       |    <0.001 |
|                     I_S2MM_MMAP_SKID_BUF                                                                          |     0.003 |
|                     I_WR_DATA_CNTL                                                                                |    <0.001 |
|                       GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                         |    <0.001 |
|                         USE_SRL_FIFO.I_SYNC_FIFO                                                                  |    <0.001 |
|                           I_SRL_FIFO_RBU_F                                                                        |    <0.001 |
|                             CNTR_INCR_DECR_ADDN_F_I                                                               |    <0.001 |
|                             DYNSHREG_F_I                                                                          |    <0.001 |
|                     I_WR_STATUS_CNTLR                                                                             |    <0.001 |
|                       GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO                                                  |    <0.001 |
|                         USE_SRL_FIFO.I_SYNC_FIFO                                                                  |    <0.001 |
|                           I_SRL_FIFO_RBU_F                                                                        |    <0.001 |
|                             CNTR_INCR_DECR_ADDN_F_I                                                               |    <0.001 |
|                             DYNSHREG_F_I                                                                          |    <0.001 |
|                       I_WRESP_STATUS_FIFO                                                                         |    <0.001 |
|                         USE_SRL_FIFO.I_SYNC_FIFO                                                                  |    <0.001 |
|                           I_SRL_FIFO_RBU_F                                                                        |    <0.001 |
|                             CNTR_INCR_DECR_ADDN_F_I                                                               |    <0.001 |
|                             DYNSHREG_F_I                                                                          |    <0.001 |
|                 I_SIMPLE_DMA_CNTLR                                                                                |    <0.001 |
|                 I_SIMPLE_REG_MODULE                                                                               |    <0.001 |
|                   I_AXI_LITE                                                                                      |    <0.001 |
|                   I_REGISTER_BLOCK                                                                                |    <0.001 |
|                 I_SIMPLE_RST_MODULE                                                                               |    <0.001 |
|                   I_SOFT_RST_CLR_PULSE                                                                            |    <0.001 |
|                   I_SOFT_RST_POS_EDGE_DTCT                                                                        |    <0.001 |
|                   I_SOFT_RST_PULSEGEN                                                                             |    <0.001 |
|           axi_datamover_0                                                                                         |     0.011 |
|             U0                                                                                                    |     0.011 |
|               GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                                   |     0.003 |
|                 ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                                                  |    <0.001 |
|                 GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64                                                               |    <0.001 |
|                 GEN_INCLUDE_MM2S_SF.I_RD_SF                                                                       |     0.001 |
|                   INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO                                                                |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                                      |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                                            |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                                   |    <0.001 |
|                         DYNSHREG_F_I                                                                              |    <0.001 |
|                   I_DATA_FIFO                                                                                     |    <0.001 |
|                     BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                   |    <0.001 |
|                       FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                           |    <0.001 |
|                         inst_fifo_gen                                                                             |    <0.001 |
|                           gconvfifo.rf                                                                            |    <0.001 |
|                             grf.rf                                                                                |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                                            |    <0.001 |
|                                 gr1.gr1_int.rfwft                                                                 |    <0.001 |
|                                 grss.gdc.dc                                                                       |    <0.001 |
|                                   gsym_dc.dc                                                                      |    <0.001 |
|                                 grss.rsts                                                                         |    <0.001 |
|                                 rpntr                                                                             |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                                            |    <0.001 |
|                                 gwss.wsts                                                                         |    <0.001 |
|                                 wpntr                                                                             |    <0.001 |
|                               gntv_or_sync_fifo.mem                                                               |    <0.001 |
|                                 gbm.gbmg.gbmgb.ngecc.bmg                                                          |    <0.001 |
|                                   inst_blk_mem_gen                                                                |    <0.001 |
|                                     gnbram.gnativebmg.native_blk_mem_gen                                          |    <0.001 |
|                                       valid.cstr                                                                  |    <0.001 |
|                                         ramloop[0].ram.r                                                          |    <0.001 |
|                                           prim_noinit.ram                                                         |    <0.001 |
|                                         ramloop[1].ram.r                                                          |    <0.001 |
|                                           prim_noinit.ram                                                         |    <0.001 |
|                 I_ADDR_CNTL                                                                                       |    <0.001 |
|                   GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                                  |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                                      |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                                            |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                                   |    <0.001 |
|                         DYNSHREG_F_I                                                                              |    <0.001 |
|                 I_CMD_STATUS                                                                                      |    <0.001 |
|                   GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                              |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                                      |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                                            |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                                   |    <0.001 |
|                         DYNSHREG_F_I                                                                              |    <0.001 |
|                   I_CMD_FIFO                                                                                      |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                                      |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                                            |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                                   |    <0.001 |
|                         DYNSHREG_F_I                                                                              |    <0.001 |
|                 I_MSTR_PCC                                                                                        |    <0.001 |
|                 I_RD_DATA_CNTL                                                                                    |    <0.001 |
|                   GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                             |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                                      |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                                            |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                                   |    <0.001 |
|                         DYNSHREG_F_I                                                                              |    <0.001 |
|                 I_RD_STATUS_CNTLR                                                                                 |    <0.001 |
|                 I_RESET                                                                                           |    <0.001 |
|               GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                                   |     0.008 |
|                 ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                                             |    <0.001 |
|                 GEN_INCLUDE_GP_SF.I_S2MM_GP_SF                                                                    |     0.002 |
|                   I_DATA_FIFO                                                                                     |     0.002 |
|                     BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                   |     0.002 |
|                       FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                           |     0.002 |
|                         inst_fifo_gen                                                                             |     0.002 |
|                           gconvfifo.rf                                                                            |     0.002 |
|                             grf.rf                                                                                |     0.002 |
|                               gntv_or_sync_fifo.gl0.rd                                                            |    <0.001 |
|                                 gr1.gr1_int.rfwft                                                                 |    <0.001 |
|                                 grss.rsts                                                                         |    <0.001 |
|                                 rpntr                                                                             |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                                            |    <0.001 |
|                                 gwss.wsts                                                                         |    <0.001 |
|                                 wpntr                                                                             |    <0.001 |
|                               gntv_or_sync_fifo.mem                                                               |     0.001 |
|                                 gbm.gbmg.gbmgb.ngecc.bmg                                                          |     0.001 |
|                                   inst_blk_mem_gen                                                                |     0.001 |
|                                     gnbram.gnativebmg.native_blk_mem_gen                                          |     0.001 |
|                                       valid.cstr                                                                  |     0.001 |
|                                         ramloop[0].ram.r                                                          |     0.001 |
|                                           prim_noinit.ram                                                         |     0.001 |
|                   I_WR_LEN_FIFO                                                                                   |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                              |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                     |    <0.001 |
|                       DYNSHREG_F_I                                                                                |    <0.001 |
|                 GEN_INCLUDE_PCC.I_MSTR_PCC                                                                        |     0.001 |
|                 GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                            |     0.003 |
|                   GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK                                                                |     0.002 |
|                   GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                              |     0.001 |
|                     I_MSSAI_SKID_BUF                                                                              |    <0.001 |
|                     I_TSTRB_FIFO                                                                                  |    <0.001 |
|                       USE_SRL_FIFO.I_SYNC_FIFO                                                                    |    <0.001 |
|                         I_SRL_FIFO_RBU_F                                                                          |    <0.001 |
|                           CNTR_INCR_DECR_ADDN_F_I                                                                 |    <0.001 |
|                           DYNSHREG_F_I                                                                            |    <0.001 |
|                     SLICE_INSERTION                                                                               |    <0.001 |
|                   I_DRE_CNTL_FIFO                                                                                 |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                                      |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                                            |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                                   |    <0.001 |
|                         DYNSHREG_F_I                                                                              |    <0.001 |
|                 I_ADDR_CNTL                                                                                       |    <0.001 |
|                   GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                                  |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                                      |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                                            |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                                   |    <0.001 |
|                         DYNSHREG_F_I                                                                              |    <0.001 |
|                 I_CMD_STATUS                                                                                      |    <0.001 |
|                   GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                              |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                                      |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                                            |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                                   |    <0.001 |
|                         DYNSHREG_F_I                                                                              |    <0.001 |
|                   I_CMD_FIFO                                                                                      |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                                      |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                                            |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                                   |    <0.001 |
|                         DYNSHREG_F_I                                                                              |    <0.001 |
|                 I_RESET                                                                                           |    <0.001 |
|                 I_S2MM_MMAP_SKID_BUF                                                                              |    <0.001 |
|                 I_WR_DATA_CNTL                                                                                    |    <0.001 |
|                   GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                             |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                                      |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                                            |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                                   |    <0.001 |
|                         DYNSHREG_F_I                                                                              |    <0.001 |
|                 I_WR_STATUS_CNTLR                                                                                 |    <0.001 |
|                   GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO                                                      |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                                      |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                                            |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                                   |    <0.001 |
|                         DYNSHREG_F_I                                                                              |    <0.001 |
|                   I_WRESP_STATUS_FIFO                                                                             |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                                      |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                                            |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                                   |    <0.001 |
|                         DYNSHREG_F_I                                                                              |    <0.001 |
|           axi_interconnect_0                                                                                      |     0.017 |
|             m00_couplers                                                                                          |     0.012 |
|               m00_data_fifo                                                                                       |     0.012 |
|                 inst                                                                                              |     0.012 |
|                   gen_fifo.fifo_gen_inst                                                                          |     0.012 |
|                     inst_fifo_gen                                                                                 |     0.012 |
|                       gaxi_full_lite.gread_ch.grdch2.axi_rdch                                                     |     0.006 |
|                         grf.rf                                                                                    |     0.006 |
|                           gntv_or_sync_fifo.gl0.rd                                                                |    <0.001 |
|                             gr1.gr1_int.rfwft                                                                     |    <0.001 |
|                             grss.rsts                                                                             |    <0.001 |
|                             rpntr                                                                                 |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                |    <0.001 |
|                             gwss.wsts                                                                             |    <0.001 |
|                             wpntr                                                                                 |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                   |     0.005 |
|                             gdm.dm_gen.dm                                                                         |     0.003 |
|                               RAM_reg_0_31_0_5                                                                    |    <0.001 |
|                               RAM_reg_0_31_102_107                                                                |    <0.001 |
|                               RAM_reg_0_31_108_113                                                                |    <0.001 |
|                               RAM_reg_0_31_114_119                                                                |    <0.001 |
|                               RAM_reg_0_31_120_125                                                                |    <0.001 |
|                               RAM_reg_0_31_126_131                                                                |    <0.001 |
|                               RAM_reg_0_31_12_17                                                                  |    <0.001 |
|                               RAM_reg_0_31_132_137                                                                |    <0.001 |
|                               RAM_reg_0_31_138_143                                                                |    <0.001 |
|                               RAM_reg_0_31_144_149                                                                |    <0.001 |
|                               RAM_reg_0_31_150_155                                                                |    <0.001 |
|                               RAM_reg_0_31_156_161                                                                |    <0.001 |
|                               RAM_reg_0_31_162_167                                                                |    <0.001 |
|                               RAM_reg_0_31_168_173                                                                |    <0.001 |
|                               RAM_reg_0_31_174_179                                                                |    <0.001 |
|                               RAM_reg_0_31_180_185                                                                |    <0.001 |
|                               RAM_reg_0_31_186_191                                                                |    <0.001 |
|                               RAM_reg_0_31_18_23                                                                  |    <0.001 |
|                               RAM_reg_0_31_192_197                                                                |    <0.001 |
|                               RAM_reg_0_31_198_203                                                                |    <0.001 |
|                               RAM_reg_0_31_204_209                                                                |    <0.001 |
|                               RAM_reg_0_31_210_215                                                                |    <0.001 |
|                               RAM_reg_0_31_216_221                                                                |    <0.001 |
|                               RAM_reg_0_31_222_227                                                                |    <0.001 |
|                               RAM_reg_0_31_228_233                                                                |    <0.001 |
|                               RAM_reg_0_31_234_239                                                                |    <0.001 |
|                               RAM_reg_0_31_240_245                                                                |    <0.001 |
|                               RAM_reg_0_31_246_251                                                                |    <0.001 |
|                               RAM_reg_0_31_24_29                                                                  |    <0.001 |
|                               RAM_reg_0_31_252_257                                                                |    <0.001 |
|                               RAM_reg_0_31_258_263                                                                |    <0.001 |
|                               RAM_reg_0_31_264_269                                                                |    <0.001 |
|                               RAM_reg_0_31_270_275                                                                |    <0.001 |
|                               RAM_reg_0_31_276_281                                                                |    <0.001 |
|                               RAM_reg_0_31_282_287                                                                |    <0.001 |
|                               RAM_reg_0_31_288_293                                                                |    <0.001 |
|                               RAM_reg_0_31_294_299                                                                |    <0.001 |
|                               RAM_reg_0_31_300_305                                                                |    <0.001 |
|                               RAM_reg_0_31_306_311                                                                |    <0.001 |
|                               RAM_reg_0_31_30_35                                                                  |    <0.001 |
|                               RAM_reg_0_31_312_317                                                                |    <0.001 |
|                               RAM_reg_0_31_318_323                                                                |    <0.001 |
|                               RAM_reg_0_31_324_329                                                                |    <0.001 |
|                               RAM_reg_0_31_330_335                                                                |    <0.001 |
|                               RAM_reg_0_31_336_341                                                                |    <0.001 |
|                               RAM_reg_0_31_342_347                                                                |    <0.001 |
|                               RAM_reg_0_31_348_353                                                                |    <0.001 |
|                               RAM_reg_0_31_354_359                                                                |    <0.001 |
|                               RAM_reg_0_31_360_365                                                                |    <0.001 |
|                               RAM_reg_0_31_366_371                                                                |    <0.001 |
|                               RAM_reg_0_31_36_41                                                                  |    <0.001 |
|                               RAM_reg_0_31_372_377                                                                |    <0.001 |
|                               RAM_reg_0_31_378_383                                                                |    <0.001 |
|                               RAM_reg_0_31_384_389                                                                |    <0.001 |
|                               RAM_reg_0_31_390_395                                                                |    <0.001 |
|                               RAM_reg_0_31_396_401                                                                |    <0.001 |
|                               RAM_reg_0_31_402_407                                                                |    <0.001 |
|                               RAM_reg_0_31_408_413                                                                |    <0.001 |
|                               RAM_reg_0_31_414_419                                                                |    <0.001 |
|                               RAM_reg_0_31_420_425                                                                |    <0.001 |
|                               RAM_reg_0_31_426_431                                                                |    <0.001 |
|                               RAM_reg_0_31_42_47                                                                  |    <0.001 |
|                               RAM_reg_0_31_432_437                                                                |    <0.001 |
|                               RAM_reg_0_31_438_443                                                                |    <0.001 |
|                               RAM_reg_0_31_444_449                                                                |    <0.001 |
|                               RAM_reg_0_31_450_455                                                                |    <0.001 |
|                               RAM_reg_0_31_456_461                                                                |    <0.001 |
|                               RAM_reg_0_31_462_467                                                                |    <0.001 |
|                               RAM_reg_0_31_468_473                                                                |    <0.001 |
|                               RAM_reg_0_31_474_479                                                                |    <0.001 |
|                               RAM_reg_0_31_480_485                                                                |    <0.001 |
|                               RAM_reg_0_31_486_491                                                                |    <0.001 |
|                               RAM_reg_0_31_48_53                                                                  |    <0.001 |
|                               RAM_reg_0_31_492_497                                                                |    <0.001 |
|                               RAM_reg_0_31_498_503                                                                |    <0.001 |
|                               RAM_reg_0_31_504_509                                                                |    <0.001 |
|                               RAM_reg_0_31_510_515                                                                |    <0.001 |
|                               RAM_reg_0_31_516_518                                                                |    <0.001 |
|                               RAM_reg_0_31_54_59                                                                  |    <0.001 |
|                               RAM_reg_0_31_60_65                                                                  |    <0.001 |
|                               RAM_reg_0_31_66_71                                                                  |    <0.001 |
|                               RAM_reg_0_31_6_11                                                                   |    <0.001 |
|                               RAM_reg_0_31_72_77                                                                  |    <0.001 |
|                               RAM_reg_0_31_78_83                                                                  |    <0.001 |
|                               RAM_reg_0_31_84_89                                                                  |    <0.001 |
|                               RAM_reg_0_31_90_95                                                                  |    <0.001 |
|                               RAM_reg_0_31_96_101                                                                 |    <0.001 |
|                           rstblk                                                                                  |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                              |    <0.001 |
|                       gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                                    |     0.006 |
|                         grf.rf                                                                                    |     0.006 |
|                           gntv_or_sync_fifo.gl0.rd                                                                |    <0.001 |
|                             gr1.gr1_int.rfwft                                                                     |    <0.001 |
|                             grss.rsts                                                                             |    <0.001 |
|                             rpntr                                                                                 |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                |    <0.001 |
|                             gwss.wsts                                                                             |    <0.001 |
|                             wpntr                                                                                 |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                   |     0.005 |
|                             gdm.dm_gen.dm                                                                         |     0.004 |
|                               RAM_reg_0_31_0_5                                                                    |    <0.001 |
|                               RAM_reg_0_31_102_107                                                                |    <0.001 |
|                               RAM_reg_0_31_108_113                                                                |    <0.001 |
|                               RAM_reg_0_31_114_119                                                                |    <0.001 |
|                               RAM_reg_0_31_120_125                                                                |    <0.001 |
|                               RAM_reg_0_31_126_131                                                                |    <0.001 |
|                               RAM_reg_0_31_12_17                                                                  |    <0.001 |
|                               RAM_reg_0_31_132_137                                                                |    <0.001 |
|                               RAM_reg_0_31_138_143                                                                |    <0.001 |
|                               RAM_reg_0_31_144_149                                                                |    <0.001 |
|                               RAM_reg_0_31_150_155                                                                |    <0.001 |
|                               RAM_reg_0_31_156_161                                                                |    <0.001 |
|                               RAM_reg_0_31_162_167                                                                |    <0.001 |
|                               RAM_reg_0_31_168_173                                                                |    <0.001 |
|                               RAM_reg_0_31_174_179                                                                |    <0.001 |
|                               RAM_reg_0_31_180_185                                                                |    <0.001 |
|                               RAM_reg_0_31_186_191                                                                |    <0.001 |
|                               RAM_reg_0_31_18_23                                                                  |    <0.001 |
|                               RAM_reg_0_31_192_197                                                                |    <0.001 |
|                               RAM_reg_0_31_198_203                                                                |    <0.001 |
|                               RAM_reg_0_31_204_209                                                                |    <0.001 |
|                               RAM_reg_0_31_210_215                                                                |    <0.001 |
|                               RAM_reg_0_31_216_221                                                                |    <0.001 |
|                               RAM_reg_0_31_222_227                                                                |    <0.001 |
|                               RAM_reg_0_31_228_233                                                                |    <0.001 |
|                               RAM_reg_0_31_234_239                                                                |    <0.001 |
|                               RAM_reg_0_31_240_245                                                                |    <0.001 |
|                               RAM_reg_0_31_246_251                                                                |    <0.001 |
|                               RAM_reg_0_31_24_29                                                                  |    <0.001 |
|                               RAM_reg_0_31_252_257                                                                |    <0.001 |
|                               RAM_reg_0_31_258_263                                                                |    <0.001 |
|                               RAM_reg_0_31_264_269                                                                |    <0.001 |
|                               RAM_reg_0_31_270_275                                                                |    <0.001 |
|                               RAM_reg_0_31_276_281                                                                |    <0.001 |
|                               RAM_reg_0_31_282_287                                                                |    <0.001 |
|                               RAM_reg_0_31_288_293                                                                |    <0.001 |
|                               RAM_reg_0_31_294_299                                                                |    <0.001 |
|                               RAM_reg_0_31_300_305                                                                |    <0.001 |
|                               RAM_reg_0_31_306_311                                                                |    <0.001 |
|                               RAM_reg_0_31_30_35                                                                  |    <0.001 |
|                               RAM_reg_0_31_312_317                                                                |    <0.001 |
|                               RAM_reg_0_31_318_323                                                                |    <0.001 |
|                               RAM_reg_0_31_324_329                                                                |    <0.001 |
|                               RAM_reg_0_31_330_335                                                                |    <0.001 |
|                               RAM_reg_0_31_336_341                                                                |    <0.001 |
|                               RAM_reg_0_31_342_347                                                                |    <0.001 |
|                               RAM_reg_0_31_348_353                                                                |    <0.001 |
|                               RAM_reg_0_31_354_359                                                                |    <0.001 |
|                               RAM_reg_0_31_360_365                                                                |    <0.001 |
|                               RAM_reg_0_31_366_371                                                                |    <0.001 |
|                               RAM_reg_0_31_36_41                                                                  |    <0.001 |
|                               RAM_reg_0_31_372_377                                                                |    <0.001 |
|                               RAM_reg_0_31_378_383                                                                |    <0.001 |
|                               RAM_reg_0_31_384_389                                                                |    <0.001 |
|                               RAM_reg_0_31_390_395                                                                |    <0.001 |
|                               RAM_reg_0_31_396_401                                                                |    <0.001 |
|                               RAM_reg_0_31_402_407                                                                |    <0.001 |
|                               RAM_reg_0_31_408_413                                                                |    <0.001 |
|                               RAM_reg_0_31_414_419                                                                |    <0.001 |
|                               RAM_reg_0_31_420_425                                                                |    <0.001 |
|                               RAM_reg_0_31_426_431                                                                |    <0.001 |
|                               RAM_reg_0_31_42_47                                                                  |    <0.001 |
|                               RAM_reg_0_31_432_437                                                                |    <0.001 |
|                               RAM_reg_0_31_438_443                                                                |    <0.001 |
|                               RAM_reg_0_31_444_449                                                                |    <0.001 |
|                               RAM_reg_0_31_450_455                                                                |    <0.001 |
|                               RAM_reg_0_31_456_461                                                                |    <0.001 |
|                               RAM_reg_0_31_462_467                                                                |    <0.001 |
|                               RAM_reg_0_31_468_473                                                                |    <0.001 |
|                               RAM_reg_0_31_474_479                                                                |    <0.001 |
|                               RAM_reg_0_31_480_485                                                                |    <0.001 |
|                               RAM_reg_0_31_486_491                                                                |    <0.001 |
|                               RAM_reg_0_31_48_53                                                                  |    <0.001 |
|                               RAM_reg_0_31_492_497                                                                |    <0.001 |
|                               RAM_reg_0_31_498_503                                                                |    <0.001 |
|                               RAM_reg_0_31_504_509                                                                |    <0.001 |
|                               RAM_reg_0_31_510_515                                                                |    <0.001 |
|                               RAM_reg_0_31_516_521                                                                |    <0.001 |
|                               RAM_reg_0_31_522_527                                                                |    <0.001 |
|                               RAM_reg_0_31_528_533                                                                |    <0.001 |
|                               RAM_reg_0_31_534_539                                                                |    <0.001 |
|                               RAM_reg_0_31_540_545                                                                |    <0.001 |
|                               RAM_reg_0_31_546_551                                                                |    <0.001 |
|                               RAM_reg_0_31_54_59                                                                  |    <0.001 |
|                               RAM_reg_0_31_552_557                                                                |    <0.001 |
|                               RAM_reg_0_31_558_563                                                                |    <0.001 |
|                               RAM_reg_0_31_564_569                                                                |    <0.001 |
|                               RAM_reg_0_31_570_575                                                                |    <0.001 |
|                               RAM_reg_0_31_576_577                                                                |    <0.001 |
|                               RAM_reg_0_31_60_65                                                                  |    <0.001 |
|                               RAM_reg_0_31_66_71                                                                  |    <0.001 |
|                               RAM_reg_0_31_6_11                                                                   |    <0.001 |
|                               RAM_reg_0_31_72_77                                                                  |    <0.001 |
|                               RAM_reg_0_31_78_83                                                                  |    <0.001 |
|                               RAM_reg_0_31_84_89                                                                  |    <0.001 |
|                               RAM_reg_0_31_90_95                                                                  |    <0.001 |
|                               RAM_reg_0_31_96_101                                                                 |    <0.001 |
|                           rstblk                                                                                  |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                              |    <0.001 |
|             xbar                                                                                                  |     0.005 |
|               inst                                                                                                |     0.005 |
|                 gen_samd.crossbar_samd                                                                            |     0.005 |
|                   addr_arbiter_ar                                                                                 |    <0.001 |
|                     gen_arbiter.mux_mesg                                                                          |    <0.001 |
|                   addr_arbiter_aw                                                                                 |    <0.001 |
|                     gen_arbiter.mux_mesg                                                                          |    <0.001 |
|                   gen_decerr_slave.decerr_slave_inst                                                              |    <0.001 |
|                   gen_master_slots[0].gen_mi_write.wdata_mux_w                                                    |    <0.001 |
|                     gen_wmux.mux_w                                                                                |    <0.001 |
|                     gen_wmux.wmux_aw_fifo                                                                         |    <0.001 |
|                       gen_srls[0].gen_rep[0].srl_nx1                                                              |    <0.001 |
|                   gen_master_slots[0].reg_slice_mi                                                                |     0.004 |
|                     b_pipe                                                                                        |    <0.001 |
|                     r_pipe                                                                                        |     0.004 |
|                   gen_master_slots[1].gen_mi_read.gen_rid_decoder.rid_decoder_inst                                |    <0.001 |
|                   gen_master_slots[1].gen_mi_write.gen_bid_decoder.bid_decoder_inst                               |    <0.001 |
|                   gen_master_slots[1].gen_mi_write.wdata_mux_w                                                    |    <0.001 |
|                     gen_wmux.wmux_aw_fifo                                                                         |    <0.001 |
|                       gen_srls[0].gen_rep[0].srl_nx1                                                              |    <0.001 |
|                   gen_master_slots[1].reg_slice_mi                                                                |    <0.001 |
|                     b_pipe                                                                                        |    <0.001 |
|                     r_pipe                                                                                        |    <0.001 |
|                   gen_slave_slots[0].gen_si_read.si_transactor_ar                                                 |    <0.001 |
|                     gen_multi_thread.arbiter_resp_inst                                                            |    <0.001 |
|                   gen_slave_slots[0].gen_si_write.si_transactor_aw                                                |    <0.001 |
|                     gen_multi_thread.arbiter_resp_inst                                                            |    <0.001 |
|                   gen_slave_slots[0].gen_si_write.splitter_aw_si                                                  |    <0.001 |
|                   gen_slave_slots[0].gen_si_write.wdata_router_w                                                  |    <0.001 |
|                     wrouter_aw_fifo                                                                               |    <0.001 |
|                       gen_srls[0].gen_rep[0].srl_nx1                                                              |    <0.001 |
|                   gen_slave_slots[1].gen_si_read.si_transactor_ar                                                 |    <0.001 |
|                   gen_slave_slots[1].gen_si_write.si_transactor_aw                                                |    <0.001 |
|                   gen_slave_slots[1].gen_si_write.splitter_aw_si                                                  |    <0.001 |
|                   gen_slave_slots[1].gen_si_write.wdata_router_w                                                  |    <0.001 |
|                     wrouter_aw_fifo                                                                               |    <0.001 |
|                       gen_srls[0].gen_rep[0].srl_nx1                                                              |    <0.001 |
|                   splitter_aw_mi                                                                                  |    <0.001 |
|           axi_interconnect_1                                                                                      |     0.016 |
|             m00_couplers                                                                                          |     0.012 |
|               m00_data_fifo                                                                                       |     0.012 |
|                 inst                                                                                              |     0.012 |
|                   gen_fifo.fifo_gen_inst                                                                          |     0.012 |
|                     inst_fifo_gen                                                                                 |     0.012 |
|                       gaxi_full_lite.gread_ch.grdch2.axi_rdch                                                     |     0.006 |
|                         grf.rf                                                                                    |     0.006 |
|                           gntv_or_sync_fifo.gl0.rd                                                                |    <0.001 |
|                             gr1.gr1_int.rfwft                                                                     |    <0.001 |
|                             grss.rsts                                                                             |    <0.001 |
|                             rpntr                                                                                 |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                |    <0.001 |
|                             gwss.wsts                                                                             |    <0.001 |
|                             wpntr                                                                                 |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                   |     0.005 |
|                             gdm.dm_gen.dm                                                                         |     0.003 |
|                               RAM_reg_0_31_0_5                                                                    |    <0.001 |
|                               RAM_reg_0_31_102_107                                                                |    <0.001 |
|                               RAM_reg_0_31_108_113                                                                |    <0.001 |
|                               RAM_reg_0_31_114_119                                                                |    <0.001 |
|                               RAM_reg_0_31_120_125                                                                |    <0.001 |
|                               RAM_reg_0_31_126_131                                                                |    <0.001 |
|                               RAM_reg_0_31_12_17                                                                  |    <0.001 |
|                               RAM_reg_0_31_132_137                                                                |    <0.001 |
|                               RAM_reg_0_31_138_143                                                                |    <0.001 |
|                               RAM_reg_0_31_144_149                                                                |    <0.001 |
|                               RAM_reg_0_31_150_155                                                                |    <0.001 |
|                               RAM_reg_0_31_156_161                                                                |    <0.001 |
|                               RAM_reg_0_31_162_167                                                                |    <0.001 |
|                               RAM_reg_0_31_168_173                                                                |    <0.001 |
|                               RAM_reg_0_31_174_179                                                                |    <0.001 |
|                               RAM_reg_0_31_180_185                                                                |    <0.001 |
|                               RAM_reg_0_31_186_191                                                                |    <0.001 |
|                               RAM_reg_0_31_18_23                                                                  |    <0.001 |
|                               RAM_reg_0_31_192_197                                                                |    <0.001 |
|                               RAM_reg_0_31_198_203                                                                |    <0.001 |
|                               RAM_reg_0_31_204_209                                                                |    <0.001 |
|                               RAM_reg_0_31_210_215                                                                |    <0.001 |
|                               RAM_reg_0_31_216_221                                                                |    <0.001 |
|                               RAM_reg_0_31_222_227                                                                |    <0.001 |
|                               RAM_reg_0_31_228_233                                                                |    <0.001 |
|                               RAM_reg_0_31_234_239                                                                |    <0.001 |
|                               RAM_reg_0_31_240_245                                                                |    <0.001 |
|                               RAM_reg_0_31_246_251                                                                |    <0.001 |
|                               RAM_reg_0_31_24_29                                                                  |    <0.001 |
|                               RAM_reg_0_31_252_257                                                                |    <0.001 |
|                               RAM_reg_0_31_258_263                                                                |    <0.001 |
|                               RAM_reg_0_31_264_269                                                                |    <0.001 |
|                               RAM_reg_0_31_270_275                                                                |    <0.001 |
|                               RAM_reg_0_31_276_281                                                                |    <0.001 |
|                               RAM_reg_0_31_282_287                                                                |    <0.001 |
|                               RAM_reg_0_31_288_293                                                                |    <0.001 |
|                               RAM_reg_0_31_294_299                                                                |    <0.001 |
|                               RAM_reg_0_31_300_305                                                                |    <0.001 |
|                               RAM_reg_0_31_306_311                                                                |    <0.001 |
|                               RAM_reg_0_31_30_35                                                                  |    <0.001 |
|                               RAM_reg_0_31_312_317                                                                |    <0.001 |
|                               RAM_reg_0_31_318_323                                                                |    <0.001 |
|                               RAM_reg_0_31_324_329                                                                |    <0.001 |
|                               RAM_reg_0_31_330_335                                                                |    <0.001 |
|                               RAM_reg_0_31_336_341                                                                |    <0.001 |
|                               RAM_reg_0_31_342_347                                                                |    <0.001 |
|                               RAM_reg_0_31_348_353                                                                |    <0.001 |
|                               RAM_reg_0_31_354_359                                                                |    <0.001 |
|                               RAM_reg_0_31_360_365                                                                |    <0.001 |
|                               RAM_reg_0_31_366_371                                                                |    <0.001 |
|                               RAM_reg_0_31_36_41                                                                  |    <0.001 |
|                               RAM_reg_0_31_372_377                                                                |    <0.001 |
|                               RAM_reg_0_31_378_383                                                                |    <0.001 |
|                               RAM_reg_0_31_384_389                                                                |    <0.001 |
|                               RAM_reg_0_31_390_395                                                                |    <0.001 |
|                               RAM_reg_0_31_396_401                                                                |    <0.001 |
|                               RAM_reg_0_31_402_407                                                                |    <0.001 |
|                               RAM_reg_0_31_408_413                                                                |    <0.001 |
|                               RAM_reg_0_31_414_419                                                                |    <0.001 |
|                               RAM_reg_0_31_420_425                                                                |    <0.001 |
|                               RAM_reg_0_31_426_431                                                                |    <0.001 |
|                               RAM_reg_0_31_42_47                                                                  |    <0.001 |
|                               RAM_reg_0_31_432_437                                                                |    <0.001 |
|                               RAM_reg_0_31_438_443                                                                |    <0.001 |
|                               RAM_reg_0_31_444_449                                                                |    <0.001 |
|                               RAM_reg_0_31_450_455                                                                |    <0.001 |
|                               RAM_reg_0_31_456_461                                                                |    <0.001 |
|                               RAM_reg_0_31_462_467                                                                |    <0.001 |
|                               RAM_reg_0_31_468_473                                                                |    <0.001 |
|                               RAM_reg_0_31_474_479                                                                |    <0.001 |
|                               RAM_reg_0_31_480_485                                                                |    <0.001 |
|                               RAM_reg_0_31_486_491                                                                |    <0.001 |
|                               RAM_reg_0_31_48_53                                                                  |    <0.001 |
|                               RAM_reg_0_31_492_497                                                                |    <0.001 |
|                               RAM_reg_0_31_498_503                                                                |    <0.001 |
|                               RAM_reg_0_31_504_509                                                                |    <0.001 |
|                               RAM_reg_0_31_510_515                                                                |    <0.001 |
|                               RAM_reg_0_31_516_518                                                                |    <0.001 |
|                               RAM_reg_0_31_54_59                                                                  |    <0.001 |
|                               RAM_reg_0_31_60_65                                                                  |    <0.001 |
|                               RAM_reg_0_31_66_71                                                                  |    <0.001 |
|                               RAM_reg_0_31_6_11                                                                   |    <0.001 |
|                               RAM_reg_0_31_72_77                                                                  |    <0.001 |
|                               RAM_reg_0_31_78_83                                                                  |    <0.001 |
|                               RAM_reg_0_31_84_89                                                                  |    <0.001 |
|                               RAM_reg_0_31_90_95                                                                  |    <0.001 |
|                               RAM_reg_0_31_96_101                                                                 |    <0.001 |
|                           rstblk                                                                                  |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                              |    <0.001 |
|                       gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                                    |     0.006 |
|                         grf.rf                                                                                    |     0.006 |
|                           gntv_or_sync_fifo.gl0.rd                                                                |    <0.001 |
|                             gr1.gr1_int.rfwft                                                                     |    <0.001 |
|                             grss.rsts                                                                             |    <0.001 |
|                             rpntr                                                                                 |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                |    <0.001 |
|                             gwss.wsts                                                                             |    <0.001 |
|                             wpntr                                                                                 |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                   |     0.005 |
|                             gdm.dm_gen.dm                                                                         |     0.003 |
|                               RAM_reg_0_31_0_5                                                                    |    <0.001 |
|                               RAM_reg_0_31_102_107                                                                |    <0.001 |
|                               RAM_reg_0_31_108_113                                                                |    <0.001 |
|                               RAM_reg_0_31_114_119                                                                |    <0.001 |
|                               RAM_reg_0_31_120_125                                                                |    <0.001 |
|                               RAM_reg_0_31_126_131                                                                |    <0.001 |
|                               RAM_reg_0_31_12_17                                                                  |    <0.001 |
|                               RAM_reg_0_31_132_137                                                                |    <0.001 |
|                               RAM_reg_0_31_138_143                                                                |    <0.001 |
|                               RAM_reg_0_31_144_149                                                                |    <0.001 |
|                               RAM_reg_0_31_150_155                                                                |    <0.001 |
|                               RAM_reg_0_31_156_161                                                                |    <0.001 |
|                               RAM_reg_0_31_162_167                                                                |    <0.001 |
|                               RAM_reg_0_31_168_173                                                                |    <0.001 |
|                               RAM_reg_0_31_174_179                                                                |    <0.001 |
|                               RAM_reg_0_31_180_185                                                                |    <0.001 |
|                               RAM_reg_0_31_186_191                                                                |    <0.001 |
|                               RAM_reg_0_31_18_23                                                                  |    <0.001 |
|                               RAM_reg_0_31_192_197                                                                |    <0.001 |
|                               RAM_reg_0_31_198_203                                                                |    <0.001 |
|                               RAM_reg_0_31_204_209                                                                |    <0.001 |
|                               RAM_reg_0_31_210_215                                                                |    <0.001 |
|                               RAM_reg_0_31_216_221                                                                |    <0.001 |
|                               RAM_reg_0_31_222_227                                                                |    <0.001 |
|                               RAM_reg_0_31_228_233                                                                |    <0.001 |
|                               RAM_reg_0_31_234_239                                                                |    <0.001 |
|                               RAM_reg_0_31_240_245                                                                |    <0.001 |
|                               RAM_reg_0_31_246_251                                                                |    <0.001 |
|                               RAM_reg_0_31_24_29                                                                  |    <0.001 |
|                               RAM_reg_0_31_252_257                                                                |    <0.001 |
|                               RAM_reg_0_31_258_263                                                                |    <0.001 |
|                               RAM_reg_0_31_264_269                                                                |    <0.001 |
|                               RAM_reg_0_31_270_275                                                                |    <0.001 |
|                               RAM_reg_0_31_276_281                                                                |    <0.001 |
|                               RAM_reg_0_31_282_287                                                                |    <0.001 |
|                               RAM_reg_0_31_288_293                                                                |    <0.001 |
|                               RAM_reg_0_31_294_299                                                                |    <0.001 |
|                               RAM_reg_0_31_300_305                                                                |    <0.001 |
|                               RAM_reg_0_31_306_311                                                                |    <0.001 |
|                               RAM_reg_0_31_30_35                                                                  |    <0.001 |
|                               RAM_reg_0_31_312_317                                                                |    <0.001 |
|                               RAM_reg_0_31_318_323                                                                |    <0.001 |
|                               RAM_reg_0_31_324_329                                                                |    <0.001 |
|                               RAM_reg_0_31_330_335                                                                |    <0.001 |
|                               RAM_reg_0_31_336_341                                                                |    <0.001 |
|                               RAM_reg_0_31_342_347                                                                |    <0.001 |
|                               RAM_reg_0_31_348_353                                                                |    <0.001 |
|                               RAM_reg_0_31_354_359                                                                |    <0.001 |
|                               RAM_reg_0_31_360_365                                                                |    <0.001 |
|                               RAM_reg_0_31_366_371                                                                |    <0.001 |
|                               RAM_reg_0_31_36_41                                                                  |    <0.001 |
|                               RAM_reg_0_31_372_377                                                                |    <0.001 |
|                               RAM_reg_0_31_378_383                                                                |    <0.001 |
|                               RAM_reg_0_31_384_389                                                                |    <0.001 |
|                               RAM_reg_0_31_390_395                                                                |    <0.001 |
|                               RAM_reg_0_31_396_401                                                                |    <0.001 |
|                               RAM_reg_0_31_402_407                                                                |    <0.001 |
|                               RAM_reg_0_31_408_413                                                                |    <0.001 |
|                               RAM_reg_0_31_414_419                                                                |    <0.001 |
|                               RAM_reg_0_31_420_425                                                                |    <0.001 |
|                               RAM_reg_0_31_426_431                                                                |    <0.001 |
|                               RAM_reg_0_31_42_47                                                                  |    <0.001 |
|                               RAM_reg_0_31_432_437                                                                |    <0.001 |
|                               RAM_reg_0_31_438_443                                                                |    <0.001 |
|                               RAM_reg_0_31_444_449                                                                |    <0.001 |
|                               RAM_reg_0_31_450_455                                                                |    <0.001 |
|                               RAM_reg_0_31_456_461                                                                |    <0.001 |
|                               RAM_reg_0_31_462_467                                                                |    <0.001 |
|                               RAM_reg_0_31_468_473                                                                |    <0.001 |
|                               RAM_reg_0_31_474_479                                                                |    <0.001 |
|                               RAM_reg_0_31_480_485                                                                |    <0.001 |
|                               RAM_reg_0_31_486_491                                                                |    <0.001 |
|                               RAM_reg_0_31_48_53                                                                  |    <0.001 |
|                               RAM_reg_0_31_492_497                                                                |    <0.001 |
|                               RAM_reg_0_31_498_503                                                                |    <0.001 |
|                               RAM_reg_0_31_504_509                                                                |    <0.001 |
|                               RAM_reg_0_31_510_515                                                                |    <0.001 |
|                               RAM_reg_0_31_516_521                                                                |    <0.001 |
|                               RAM_reg_0_31_522_527                                                                |    <0.001 |
|                               RAM_reg_0_31_528_533                                                                |    <0.001 |
|                               RAM_reg_0_31_534_539                                                                |    <0.001 |
|                               RAM_reg_0_31_540_545                                                                |    <0.001 |
|                               RAM_reg_0_31_546_551                                                                |    <0.001 |
|                               RAM_reg_0_31_54_59                                                                  |    <0.001 |
|                               RAM_reg_0_31_552_557                                                                |    <0.001 |
|                               RAM_reg_0_31_558_563                                                                |    <0.001 |
|                               RAM_reg_0_31_564_569                                                                |    <0.001 |
|                               RAM_reg_0_31_570_575                                                                |    <0.001 |
|                               RAM_reg_0_31_576_577                                                                |    <0.001 |
|                               RAM_reg_0_31_60_65                                                                  |    <0.001 |
|                               RAM_reg_0_31_66_71                                                                  |    <0.001 |
|                               RAM_reg_0_31_6_11                                                                   |    <0.001 |
|                               RAM_reg_0_31_72_77                                                                  |    <0.001 |
|                               RAM_reg_0_31_78_83                                                                  |    <0.001 |
|                               RAM_reg_0_31_84_89                                                                  |    <0.001 |
|                               RAM_reg_0_31_90_95                                                                  |    <0.001 |
|                               RAM_reg_0_31_96_101                                                                 |    <0.001 |
|                           rstblk                                                                                  |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                              |    <0.001 |
|             xbar                                                                                                  |     0.005 |
|               inst                                                                                                |     0.005 |
|                 gen_samd.crossbar_samd                                                                            |     0.005 |
|                   addr_arbiter_ar                                                                                 |    <0.001 |
|                     gen_arbiter.mux_mesg                                                                          |    <0.001 |
|                   addr_arbiter_aw                                                                                 |    <0.001 |
|                     gen_arbiter.mux_mesg                                                                          |    <0.001 |
|                   gen_decerr_slave.decerr_slave_inst                                                              |    <0.001 |
|                   gen_master_slots[0].gen_mi_write.wdata_mux_w                                                    |    <0.001 |
|                     gen_wmux.mux_w                                                                                |    <0.001 |
|                     gen_wmux.wmux_aw_fifo                                                                         |    <0.001 |
|                       gen_srls[0].gen_rep[0].srl_nx1                                                              |    <0.001 |
|                   gen_master_slots[0].reg_slice_mi                                                                |     0.004 |
|                     b_pipe                                                                                        |    <0.001 |
|                     r_pipe                                                                                        |     0.004 |
|                   gen_master_slots[1].gen_mi_read.gen_rid_decoder.rid_decoder_inst                                |    <0.001 |
|                   gen_master_slots[1].gen_mi_write.gen_bid_decoder.bid_decoder_inst                               |    <0.001 |
|                   gen_master_slots[1].gen_mi_write.wdata_mux_w                                                    |    <0.001 |
|                     gen_wmux.wmux_aw_fifo                                                                         |    <0.001 |
|                       gen_srls[0].gen_rep[0].srl_nx1                                                              |    <0.001 |
|                   gen_master_slots[1].reg_slice_mi                                                                |    <0.001 |
|                     b_pipe                                                                                        |    <0.001 |
|                     r_pipe                                                                                        |    <0.001 |
|                   gen_slave_slots[0].gen_si_read.si_transactor_ar                                                 |    <0.001 |
|                     gen_multi_thread.arbiter_resp_inst                                                            |    <0.001 |
|                   gen_slave_slots[0].gen_si_write.si_transactor_aw                                                |    <0.001 |
|                     gen_multi_thread.arbiter_resp_inst                                                            |    <0.001 |
|                   gen_slave_slots[0].gen_si_write.splitter_aw_si                                                  |    <0.001 |
|                   gen_slave_slots[0].gen_si_write.wdata_router_w                                                  |    <0.001 |
|                     wrouter_aw_fifo                                                                               |    <0.001 |
|                       gen_srls[0].gen_rep[0].srl_nx1                                                              |    <0.001 |
|                   gen_slave_slots[1].gen_si_read.si_transactor_ar                                                 |    <0.001 |
|                   gen_slave_slots[1].gen_si_write.si_transactor_aw                                                |    <0.001 |
|                   gen_slave_slots[1].gen_si_write.splitter_aw_si                                                  |    <0.001 |
|                   gen_slave_slots[1].gen_si_write.wdata_router_w                                                  |    <0.001 |
|                     wrouter_aw_fifo                                                                               |    <0.001 |
|                       gen_srls[0].gen_rep[0].srl_nx1                                                              |    <0.001 |
|                   splitter_aw_mi                                                                                  |    <0.001 |
|           buffer_interconnect_0                                                                                   |     0.125 |
|             m00_couplers                                                                                          |     0.028 |
|               auto_cc                                                                                             |     0.013 |
|                 inst                                                                                              |     0.013 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi                                                     |     0.013 |
|                     inst_fifo_gen                                                                                 |     0.013 |
|                       gaxi_full_lite.gread_ch.grach2.axi_rach                                                     |     0.001 |
|                         grf.rf                                                                                    |     0.001 |
|                           gntv_or_sync_fifo.gcx.clkx                                                              |    <0.001 |
|                             gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                  |    <0.001 |
|                             gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                  |    <0.001 |
|                             gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                  |    <0.001 |
|                             gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                  |    <0.001 |
|                             gnxpm_cdc.gsync_stage[3].rd_stg_inst                                                  |    <0.001 |
|                             gnxpm_cdc.gsync_stage[3].wr_stg_inst                                                  |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                                |    <0.001 |
|                             gr1.gr1_int.rfwft                                                                     |    <0.001 |
|                             gras.rsts                                                                             |    <0.001 |
|                             rpntr                                                                                 |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                |    <0.001 |
|                             gwas.wsts                                                                             |    <0.001 |
|                             wpntr                                                                                 |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                   |    <0.001 |
|                             gdm.dm_gen.dm                                                                         |    <0.001 |
|                               RAM_reg_0_15_0_5                                                                    |    <0.001 |
|                               RAM_reg_0_15_12_17                                                                  |    <0.001 |
|                               RAM_reg_0_15_18_23                                                                  |    <0.001 |
|                               RAM_reg_0_15_24_29                                                                  |    <0.001 |
|                               RAM_reg_0_15_30_35                                                                  |    <0.001 |
|                               RAM_reg_0_15_36_41                                                                  |    <0.001 |
|                               RAM_reg_0_15_42_47                                                                  |    <0.001 |
|                               RAM_reg_0_15_48_53                                                                  |    <0.001 |
|                               RAM_reg_0_15_54_59                                                                  |    <0.001 |
|                               RAM_reg_0_15_60_65                                                                  |    <0.001 |
|                               RAM_reg_0_15_66_71                                                                  |    <0.001 |
|                               RAM_reg_0_15_6_11                                                                   |    <0.001 |
|                               RAM_reg_0_15_72_77                                                                  |    <0.001 |
|                               RAM_reg_0_15_78_83                                                                  |    <0.001 |
|                               RAM_reg_0_15_84_89                                                                  |    <0.001 |
|                               RAM_reg_0_15_90_94                                                                  |    <0.001 |
|                           rstblk                                                                                  |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                              |    <0.001 |
|                       gaxi_full_lite.gread_ch.grdch2.axi_rdch                                                     |     0.005 |
|                         grf.rf                                                                                    |     0.005 |
|                           gntv_or_sync_fifo.gcx.clkx                                                              |    <0.001 |
|                             gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                  |    <0.001 |
|                             gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                  |    <0.001 |
|                             gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                  |    <0.001 |
|                             gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                  |    <0.001 |
|                             gnxpm_cdc.gsync_stage[3].rd_stg_inst                                                  |    <0.001 |
|                             gnxpm_cdc.gsync_stage[3].wr_stg_inst                                                  |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                                |    <0.001 |
|                             gr1.gr1_int.rfwft                                                                     |    <0.001 |
|                             gras.rsts                                                                             |    <0.001 |
|                             rpntr                                                                                 |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                |    <0.001 |
|                             gwas.wsts                                                                             |    <0.001 |
|                             wpntr                                                                                 |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                   |     0.005 |
|                             gdm.dm_gen.dm                                                                         |     0.004 |
|                               RAM_reg_0_15_0_5                                                                    |    <0.001 |
|                               RAM_reg_0_15_102_107                                                                |    <0.001 |
|                               RAM_reg_0_15_108_113                                                                |    <0.001 |
|                               RAM_reg_0_15_114_119                                                                |    <0.001 |
|                               RAM_reg_0_15_120_125                                                                |    <0.001 |
|                               RAM_reg_0_15_126_131                                                                |    <0.001 |
|                               RAM_reg_0_15_12_17                                                                  |    <0.001 |
|                               RAM_reg_0_15_132_137                                                                |    <0.001 |
|                               RAM_reg_0_15_138_143                                                                |    <0.001 |
|                               RAM_reg_0_15_144_149                                                                |    <0.001 |
|                               RAM_reg_0_15_150_155                                                                |    <0.001 |
|                               RAM_reg_0_15_156_161                                                                |    <0.001 |
|                               RAM_reg_0_15_162_167                                                                |    <0.001 |
|                               RAM_reg_0_15_168_173                                                                |    <0.001 |
|                               RAM_reg_0_15_174_179                                                                |    <0.001 |
|                               RAM_reg_0_15_180_185                                                                |    <0.001 |
|                               RAM_reg_0_15_186_191                                                                |    <0.001 |
|                               RAM_reg_0_15_18_23                                                                  |    <0.001 |
|                               RAM_reg_0_15_192_197                                                                |    <0.001 |
|                               RAM_reg_0_15_198_203                                                                |    <0.001 |
|                               RAM_reg_0_15_204_209                                                                |    <0.001 |
|                               RAM_reg_0_15_210_215                                                                |    <0.001 |
|                               RAM_reg_0_15_216_221                                                                |    <0.001 |
|                               RAM_reg_0_15_222_227                                                                |    <0.001 |
|                               RAM_reg_0_15_228_233                                                                |    <0.001 |
|                               RAM_reg_0_15_234_239                                                                |    <0.001 |
|                               RAM_reg_0_15_240_245                                                                |    <0.001 |
|                               RAM_reg_0_15_246_251                                                                |    <0.001 |
|                               RAM_reg_0_15_24_29                                                                  |    <0.001 |
|                               RAM_reg_0_15_252_257                                                                |    <0.001 |
|                               RAM_reg_0_15_258_263                                                                |    <0.001 |
|                               RAM_reg_0_15_264_269                                                                |    <0.001 |
|                               RAM_reg_0_15_270_275                                                                |    <0.001 |
|                               RAM_reg_0_15_276_281                                                                |    <0.001 |
|                               RAM_reg_0_15_282_287                                                                |    <0.001 |
|                               RAM_reg_0_15_288_293                                                                |    <0.001 |
|                               RAM_reg_0_15_294_299                                                                |    <0.001 |
|                               RAM_reg_0_15_300_305                                                                |    <0.001 |
|                               RAM_reg_0_15_306_311                                                                |    <0.001 |
|                               RAM_reg_0_15_30_35                                                                  |    <0.001 |
|                               RAM_reg_0_15_312_317                                                                |    <0.001 |
|                               RAM_reg_0_15_318_323                                                                |    <0.001 |
|                               RAM_reg_0_15_324_329                                                                |    <0.001 |
|                               RAM_reg_0_15_330_335                                                                |    <0.001 |
|                               RAM_reg_0_15_336_341                                                                |    <0.001 |
|                               RAM_reg_0_15_342_347                                                                |    <0.001 |
|                               RAM_reg_0_15_348_353                                                                |    <0.001 |
|                               RAM_reg_0_15_354_359                                                                |    <0.001 |
|                               RAM_reg_0_15_360_365                                                                |    <0.001 |
|                               RAM_reg_0_15_366_371                                                                |    <0.001 |
|                               RAM_reg_0_15_36_41                                                                  |    <0.001 |
|                               RAM_reg_0_15_372_377                                                                |    <0.001 |
|                               RAM_reg_0_15_378_383                                                                |    <0.001 |
|                               RAM_reg_0_15_384_389                                                                |    <0.001 |
|                               RAM_reg_0_15_390_395                                                                |    <0.001 |
|                               RAM_reg_0_15_396_401                                                                |    <0.001 |
|                               RAM_reg_0_15_402_407                                                                |    <0.001 |
|                               RAM_reg_0_15_408_413                                                                |    <0.001 |
|                               RAM_reg_0_15_414_419                                                                |    <0.001 |
|                               RAM_reg_0_15_420_425                                                                |    <0.001 |
|                               RAM_reg_0_15_426_431                                                                |    <0.001 |
|                               RAM_reg_0_15_42_47                                                                  |    <0.001 |
|                               RAM_reg_0_15_432_437                                                                |    <0.001 |
|                               RAM_reg_0_15_438_443                                                                |    <0.001 |
|                               RAM_reg_0_15_444_449                                                                |    <0.001 |
|                               RAM_reg_0_15_450_455                                                                |    <0.001 |
|                               RAM_reg_0_15_456_461                                                                |    <0.001 |
|                               RAM_reg_0_15_462_467                                                                |    <0.001 |
|                               RAM_reg_0_15_468_473                                                                |    <0.001 |
|                               RAM_reg_0_15_474_479                                                                |    <0.001 |
|                               RAM_reg_0_15_480_485                                                                |    <0.001 |
|                               RAM_reg_0_15_486_491                                                                |    <0.001 |
|                               RAM_reg_0_15_48_53                                                                  |    <0.001 |
|                               RAM_reg_0_15_492_497                                                                |    <0.001 |
|                               RAM_reg_0_15_498_503                                                                |    <0.001 |
|                               RAM_reg_0_15_504_509                                                                |    <0.001 |
|                               RAM_reg_0_15_510_515                                                                |    <0.001 |
|                               RAM_reg_0_15_516_516                                                                |    <0.001 |
|                               RAM_reg_0_15_54_59                                                                  |    <0.001 |
|                               RAM_reg_0_15_60_65                                                                  |    <0.001 |
|                               RAM_reg_0_15_66_71                                                                  |    <0.001 |
|                               RAM_reg_0_15_6_11                                                                   |    <0.001 |
|                               RAM_reg_0_15_72_77                                                                  |    <0.001 |
|                               RAM_reg_0_15_78_83                                                                  |    <0.001 |
|                               RAM_reg_0_15_84_89                                                                  |    <0.001 |
|                               RAM_reg_0_15_90_95                                                                  |    <0.001 |
|                               RAM_reg_0_15_96_101                                                                 |    <0.001 |
|                           rstblk                                                                                  |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                              |    <0.001 |
|                       gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                                    |    <0.001 |
|                         grf.rf                                                                                    |    <0.001 |
|                           gntv_or_sync_fifo.gcx.clkx                                                              |    <0.001 |
|                             gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                  |    <0.001 |
|                             gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                  |    <0.001 |
|                             gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                  |    <0.001 |
|                             gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                  |    <0.001 |
|                             gnxpm_cdc.gsync_stage[3].rd_stg_inst                                                  |    <0.001 |
|                             gnxpm_cdc.gsync_stage[3].wr_stg_inst                                                  |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                                |    <0.001 |
|                             gr1.gr1_int.rfwft                                                                     |    <0.001 |
|                             gras.rsts                                                                             |    <0.001 |
|                             rpntr                                                                                 |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                |    <0.001 |
|                             gwas.wsts                                                                             |    <0.001 |
|                             wpntr                                                                                 |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                   |    <0.001 |
|                             gdm.dm_gen.dm                                                                         |    <0.001 |
|                               RAM_reg_0_15_0_5                                                                    |    <0.001 |
|                               RAM_reg_0_15_12_17                                                                  |    <0.001 |
|                               RAM_reg_0_15_18_23                                                                  |    <0.001 |
|                               RAM_reg_0_15_24_29                                                                  |    <0.001 |
|                               RAM_reg_0_15_30_35                                                                  |    <0.001 |
|                               RAM_reg_0_15_36_41                                                                  |    <0.001 |
|                               RAM_reg_0_15_42_47                                                                  |    <0.001 |
|                               RAM_reg_0_15_48_53                                                                  |    <0.001 |
|                               RAM_reg_0_15_54_59                                                                  |    <0.001 |
|                               RAM_reg_0_15_60_65                                                                  |    <0.001 |
|                               RAM_reg_0_15_66_71                                                                  |    <0.001 |
|                               RAM_reg_0_15_6_11                                                                   |    <0.001 |
|                               RAM_reg_0_15_72_77                                                                  |    <0.001 |
|                               RAM_reg_0_15_78_83                                                                  |    <0.001 |
|                               RAM_reg_0_15_84_89                                                                  |    <0.001 |
|                               RAM_reg_0_15_90_94                                                                  |    <0.001 |
|                           rstblk                                                                                  |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                              |    <0.001 |
|                       gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                                    |     0.005 |
|                         grf.rf                                                                                    |     0.005 |
|                           gntv_or_sync_fifo.gcx.clkx                                                              |    <0.001 |
|                             gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                  |    <0.001 |
|                             gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                  |    <0.001 |
|                             gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                  |    <0.001 |
|                             gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                  |    <0.001 |
|                             gnxpm_cdc.gsync_stage[3].rd_stg_inst                                                  |    <0.001 |
|                             gnxpm_cdc.gsync_stage[3].wr_stg_inst                                                  |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                                |    <0.001 |
|                             gr1.gr1_int.rfwft                                                                     |    <0.001 |
|                             gras.rsts                                                                             |    <0.001 |
|                             rpntr                                                                                 |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                |    <0.001 |
|                             gwas.wsts                                                                             |    <0.001 |
|                             wpntr                                                                                 |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                   |     0.004 |
|                             gdm.dm_gen.dm                                                                         |     0.003 |
|                               RAM_reg_0_15_0_5                                                                    |    <0.001 |
|                               RAM_reg_0_15_102_107                                                                |    <0.001 |
|                               RAM_reg_0_15_108_113                                                                |    <0.001 |
|                               RAM_reg_0_15_114_119                                                                |    <0.001 |
|                               RAM_reg_0_15_120_125                                                                |    <0.001 |
|                               RAM_reg_0_15_126_131                                                                |    <0.001 |
|                               RAM_reg_0_15_12_17                                                                  |    <0.001 |
|                               RAM_reg_0_15_132_137                                                                |    <0.001 |
|                               RAM_reg_0_15_138_143                                                                |    <0.001 |
|                               RAM_reg_0_15_144_149                                                                |    <0.001 |
|                               RAM_reg_0_15_150_155                                                                |    <0.001 |
|                               RAM_reg_0_15_156_161                                                                |    <0.001 |
|                               RAM_reg_0_15_162_167                                                                |    <0.001 |
|                               RAM_reg_0_15_168_173                                                                |    <0.001 |
|                               RAM_reg_0_15_174_179                                                                |    <0.001 |
|                               RAM_reg_0_15_180_185                                                                |    <0.001 |
|                               RAM_reg_0_15_186_191                                                                |    <0.001 |
|                               RAM_reg_0_15_18_23                                                                  |    <0.001 |
|                               RAM_reg_0_15_192_197                                                                |    <0.001 |
|                               RAM_reg_0_15_198_203                                                                |    <0.001 |
|                               RAM_reg_0_15_204_209                                                                |    <0.001 |
|                               RAM_reg_0_15_210_215                                                                |    <0.001 |
|                               RAM_reg_0_15_216_221                                                                |    <0.001 |
|                               RAM_reg_0_15_222_227                                                                |    <0.001 |
|                               RAM_reg_0_15_228_233                                                                |    <0.001 |
|                               RAM_reg_0_15_234_239                                                                |    <0.001 |
|                               RAM_reg_0_15_240_245                                                                |    <0.001 |
|                               RAM_reg_0_15_246_251                                                                |    <0.001 |
|                               RAM_reg_0_15_24_29                                                                  |    <0.001 |
|                               RAM_reg_0_15_252_257                                                                |    <0.001 |
|                               RAM_reg_0_15_258_263                                                                |    <0.001 |
|                               RAM_reg_0_15_264_269                                                                |    <0.001 |
|                               RAM_reg_0_15_270_275                                                                |    <0.001 |
|                               RAM_reg_0_15_276_281                                                                |    <0.001 |
|                               RAM_reg_0_15_282_287                                                                |    <0.001 |
|                               RAM_reg_0_15_288_293                                                                |    <0.001 |
|                               RAM_reg_0_15_294_299                                                                |    <0.001 |
|                               RAM_reg_0_15_300_305                                                                |    <0.001 |
|                               RAM_reg_0_15_306_311                                                                |    <0.001 |
|                               RAM_reg_0_15_30_35                                                                  |    <0.001 |
|                               RAM_reg_0_15_312_317                                                                |    <0.001 |
|                               RAM_reg_0_15_318_323                                                                |    <0.001 |
|                               RAM_reg_0_15_324_329                                                                |    <0.001 |
|                               RAM_reg_0_15_330_335                                                                |    <0.001 |
|                               RAM_reg_0_15_336_341                                                                |    <0.001 |
|                               RAM_reg_0_15_342_347                                                                |    <0.001 |
|                               RAM_reg_0_15_348_353                                                                |    <0.001 |
|                               RAM_reg_0_15_354_359                                                                |    <0.001 |
|                               RAM_reg_0_15_360_365                                                                |    <0.001 |
|                               RAM_reg_0_15_366_371                                                                |    <0.001 |
|                               RAM_reg_0_15_36_41                                                                  |    <0.001 |
|                               RAM_reg_0_15_372_377                                                                |    <0.001 |
|                               RAM_reg_0_15_378_383                                                                |    <0.001 |
|                               RAM_reg_0_15_384_389                                                                |    <0.001 |
|                               RAM_reg_0_15_390_395                                                                |    <0.001 |
|                               RAM_reg_0_15_396_401                                                                |    <0.001 |
|                               RAM_reg_0_15_402_407                                                                |    <0.001 |
|                               RAM_reg_0_15_408_413                                                                |    <0.001 |
|                               RAM_reg_0_15_414_419                                                                |    <0.001 |
|                               RAM_reg_0_15_420_425                                                                |    <0.001 |
|                               RAM_reg_0_15_426_431                                                                |    <0.001 |
|                               RAM_reg_0_15_42_47                                                                  |    <0.001 |
|                               RAM_reg_0_15_432_437                                                                |    <0.001 |
|                               RAM_reg_0_15_438_443                                                                |    <0.001 |
|                               RAM_reg_0_15_444_449                                                                |    <0.001 |
|                               RAM_reg_0_15_450_455                                                                |    <0.001 |
|                               RAM_reg_0_15_456_461                                                                |    <0.001 |
|                               RAM_reg_0_15_462_467                                                                |    <0.001 |
|                               RAM_reg_0_15_468_473                                                                |    <0.001 |
|                               RAM_reg_0_15_474_479                                                                |    <0.001 |
|                               RAM_reg_0_15_480_485                                                                |    <0.001 |
|                               RAM_reg_0_15_486_491                                                                |    <0.001 |
|                               RAM_reg_0_15_48_53                                                                  |    <0.001 |
|                               RAM_reg_0_15_492_497                                                                |    <0.001 |
|                               RAM_reg_0_15_498_503                                                                |    <0.001 |
|                               RAM_reg_0_15_504_509                                                                |    <0.001 |
|                               RAM_reg_0_15_510_515                                                                |    <0.001 |
|                               RAM_reg_0_15_516_521                                                                |    <0.001 |
|                               RAM_reg_0_15_522_527                                                                |    <0.001 |
|                               RAM_reg_0_15_528_533                                                                |    <0.001 |
|                               RAM_reg_0_15_534_539                                                                |    <0.001 |
|                               RAM_reg_0_15_540_545                                                                |    <0.001 |
|                               RAM_reg_0_15_546_551                                                                |    <0.001 |
|                               RAM_reg_0_15_54_59                                                                  |    <0.001 |
|                               RAM_reg_0_15_552_557                                                                |    <0.001 |
|                               RAM_reg_0_15_558_563                                                                |    <0.001 |
|                               RAM_reg_0_15_564_569                                                                |    <0.001 |
|                               RAM_reg_0_15_570_575                                                                |    <0.001 |
|                               RAM_reg_0_15_576_576                                                                |    <0.001 |
|                               RAM_reg_0_15_60_65                                                                  |    <0.001 |
|                               RAM_reg_0_15_66_71                                                                  |    <0.001 |
|                               RAM_reg_0_15_6_11                                                                   |    <0.001 |
|                               RAM_reg_0_15_72_77                                                                  |    <0.001 |
|                               RAM_reg_0_15_78_83                                                                  |    <0.001 |
|                               RAM_reg_0_15_84_89                                                                  |    <0.001 |
|                               RAM_reg_0_15_90_95                                                                  |    <0.001 |
|                               RAM_reg_0_15_96_101                                                                 |    <0.001 |
|                           rstblk                                                                                  |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                              |    <0.001 |
|                       gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch                                                    |    <0.001 |
|                         grf.rf                                                                                    |    <0.001 |
|                           gntv_or_sync_fifo.gcx.clkx                                                              |    <0.001 |
|                             gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                  |    <0.001 |
|                             gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                  |    <0.001 |
|                             gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                  |    <0.001 |
|                             gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                  |    <0.001 |
|                             gnxpm_cdc.gsync_stage[3].rd_stg_inst                                                  |    <0.001 |
|                             gnxpm_cdc.gsync_stage[3].wr_stg_inst                                                  |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                                |    <0.001 |
|                             gr1.gr1_int.rfwft                                                                     |    <0.001 |
|                             gras.rsts                                                                             |    <0.001 |
|                             rpntr                                                                                 |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                |    <0.001 |
|                             gwas.wsts                                                                             |    <0.001 |
|                             wpntr                                                                                 |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                   |    <0.001 |
|                             gdm.dm_gen.dm                                                                         |    <0.001 |
|                               RAM_reg_0_15_0_3                                                                    |    <0.001 |
|                           rstblk                                                                                  |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                              |    <0.001 |
|               m00_data_fifo                                                                                       |     0.007 |
|                 inst                                                                                              |     0.007 |
|                   gen_fifo.fifo_gen_inst                                                                          |     0.007 |
|                     inst_fifo_gen                                                                                 |     0.007 |
|                       gaxi_full_lite.gread_ch.grdch2.axi_rdch                                                     |     0.003 |
|                         grf.rf                                                                                    |     0.003 |
|                           gntv_or_sync_fifo.gl0.rd                                                                |    <0.001 |
|                             gr1.gr1_int.rfwft                                                                     |    <0.001 |
|                             grss.rsts                                                                             |    <0.001 |
|                             rpntr                                                                                 |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                |    <0.001 |
|                             gwss.wsts                                                                             |    <0.001 |
|                             wpntr                                                                                 |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                   |     0.003 |
|                             gdm.dm_gen.dm                                                                         |     0.002 |
|                               RAM_reg_0_31_0_5                                                                    |    <0.001 |
|                               RAM_reg_0_31_102_107                                                                |    <0.001 |
|                               RAM_reg_0_31_108_113                                                                |    <0.001 |
|                               RAM_reg_0_31_114_119                                                                |    <0.001 |
|                               RAM_reg_0_31_120_125                                                                |    <0.001 |
|                               RAM_reg_0_31_126_131                                                                |    <0.001 |
|                               RAM_reg_0_31_12_17                                                                  |    <0.001 |
|                               RAM_reg_0_31_132_137                                                                |    <0.001 |
|                               RAM_reg_0_31_138_143                                                                |    <0.001 |
|                               RAM_reg_0_31_144_149                                                                |    <0.001 |
|                               RAM_reg_0_31_150_155                                                                |    <0.001 |
|                               RAM_reg_0_31_156_161                                                                |    <0.001 |
|                               RAM_reg_0_31_162_167                                                                |    <0.001 |
|                               RAM_reg_0_31_168_173                                                                |    <0.001 |
|                               RAM_reg_0_31_174_179                                                                |    <0.001 |
|                               RAM_reg_0_31_180_185                                                                |    <0.001 |
|                               RAM_reg_0_31_186_191                                                                |    <0.001 |
|                               RAM_reg_0_31_18_23                                                                  |    <0.001 |
|                               RAM_reg_0_31_192_197                                                                |    <0.001 |
|                               RAM_reg_0_31_198_203                                                                |    <0.001 |
|                               RAM_reg_0_31_204_209                                                                |    <0.001 |
|                               RAM_reg_0_31_210_215                                                                |    <0.001 |
|                               RAM_reg_0_31_216_221                                                                |    <0.001 |
|                               RAM_reg_0_31_222_227                                                                |    <0.001 |
|                               RAM_reg_0_31_228_233                                                                |    <0.001 |
|                               RAM_reg_0_31_234_239                                                                |    <0.001 |
|                               RAM_reg_0_31_240_245                                                                |    <0.001 |
|                               RAM_reg_0_31_246_251                                                                |    <0.001 |
|                               RAM_reg_0_31_24_29                                                                  |    <0.001 |
|                               RAM_reg_0_31_252_257                                                                |    <0.001 |
|                               RAM_reg_0_31_258_263                                                                |    <0.001 |
|                               RAM_reg_0_31_264_269                                                                |    <0.001 |
|                               RAM_reg_0_31_270_275                                                                |    <0.001 |
|                               RAM_reg_0_31_276_281                                                                |    <0.001 |
|                               RAM_reg_0_31_282_287                                                                |    <0.001 |
|                               RAM_reg_0_31_288_293                                                                |    <0.001 |
|                               RAM_reg_0_31_294_299                                                                |    <0.001 |
|                               RAM_reg_0_31_300_305                                                                |    <0.001 |
|                               RAM_reg_0_31_306_311                                                                |    <0.001 |
|                               RAM_reg_0_31_30_35                                                                  |    <0.001 |
|                               RAM_reg_0_31_312_317                                                                |    <0.001 |
|                               RAM_reg_0_31_318_323                                                                |    <0.001 |
|                               RAM_reg_0_31_324_329                                                                |    <0.001 |
|                               RAM_reg_0_31_330_335                                                                |    <0.001 |
|                               RAM_reg_0_31_336_341                                                                |    <0.001 |
|                               RAM_reg_0_31_342_347                                                                |    <0.001 |
|                               RAM_reg_0_31_348_353                                                                |    <0.001 |
|                               RAM_reg_0_31_354_359                                                                |    <0.001 |
|                               RAM_reg_0_31_360_365                                                                |    <0.001 |
|                               RAM_reg_0_31_366_371                                                                |    <0.001 |
|                               RAM_reg_0_31_36_41                                                                  |    <0.001 |
|                               RAM_reg_0_31_372_377                                                                |    <0.001 |
|                               RAM_reg_0_31_378_383                                                                |    <0.001 |
|                               RAM_reg_0_31_384_389                                                                |    <0.001 |
|                               RAM_reg_0_31_390_395                                                                |    <0.001 |
|                               RAM_reg_0_31_396_401                                                                |    <0.001 |
|                               RAM_reg_0_31_402_407                                                                |    <0.001 |
|                               RAM_reg_0_31_408_413                                                                |    <0.001 |
|                               RAM_reg_0_31_414_419                                                                |    <0.001 |
|                               RAM_reg_0_31_420_425                                                                |    <0.001 |
|                               RAM_reg_0_31_426_431                                                                |    <0.001 |
|                               RAM_reg_0_31_42_47                                                                  |    <0.001 |
|                               RAM_reg_0_31_432_437                                                                |    <0.001 |
|                               RAM_reg_0_31_438_443                                                                |    <0.001 |
|                               RAM_reg_0_31_444_449                                                                |    <0.001 |
|                               RAM_reg_0_31_450_455                                                                |    <0.001 |
|                               RAM_reg_0_31_456_461                                                                |    <0.001 |
|                               RAM_reg_0_31_462_467                                                                |    <0.001 |
|                               RAM_reg_0_31_468_473                                                                |    <0.001 |
|                               RAM_reg_0_31_474_479                                                                |    <0.001 |
|                               RAM_reg_0_31_480_485                                                                |    <0.001 |
|                               RAM_reg_0_31_486_491                                                                |    <0.001 |
|                               RAM_reg_0_31_48_53                                                                  |    <0.001 |
|                               RAM_reg_0_31_492_497                                                                |    <0.001 |
|                               RAM_reg_0_31_498_503                                                                |    <0.001 |
|                               RAM_reg_0_31_504_509                                                                |    <0.001 |
|                               RAM_reg_0_31_510_515                                                                |    <0.001 |
|                               RAM_reg_0_31_516_517                                                                |    <0.001 |
|                               RAM_reg_0_31_54_59                                                                  |    <0.001 |
|                               RAM_reg_0_31_60_65                                                                  |    <0.001 |
|                               RAM_reg_0_31_66_71                                                                  |    <0.001 |
|                               RAM_reg_0_31_6_11                                                                   |    <0.001 |
|                               RAM_reg_0_31_72_77                                                                  |    <0.001 |
|                               RAM_reg_0_31_78_83                                                                  |    <0.001 |
|                               RAM_reg_0_31_84_89                                                                  |    <0.001 |
|                               RAM_reg_0_31_90_95                                                                  |    <0.001 |
|                               RAM_reg_0_31_96_101                                                                 |    <0.001 |
|                           rstblk                                                                                  |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                              |    <0.001 |
|                       gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                                    |     0.005 |
|                         grf.rf                                                                                    |     0.005 |
|                           gntv_or_sync_fifo.gl0.rd                                                                |     0.001 |
|                             gr1.gr1_int.rfwft                                                                     |    <0.001 |
|                             grss.rsts                                                                             |    <0.001 |
|                             rpntr                                                                                 |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                |    <0.001 |
|                             gwss.wsts                                                                             |    <0.001 |
|                             wpntr                                                                                 |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                   |     0.003 |
|                             gdm.dm_gen.dm                                                                         |     0.002 |
|                               RAM_reg_0_31_0_5                                                                    |    <0.001 |
|                               RAM_reg_0_31_102_107                                                                |    <0.001 |
|                               RAM_reg_0_31_108_113                                                                |    <0.001 |
|                               RAM_reg_0_31_114_119                                                                |    <0.001 |
|                               RAM_reg_0_31_120_125                                                                |    <0.001 |
|                               RAM_reg_0_31_126_131                                                                |    <0.001 |
|                               RAM_reg_0_31_12_17                                                                  |    <0.001 |
|                               RAM_reg_0_31_132_137                                                                |    <0.001 |
|                               RAM_reg_0_31_138_143                                                                |    <0.001 |
|                               RAM_reg_0_31_144_149                                                                |    <0.001 |
|                               RAM_reg_0_31_150_155                                                                |    <0.001 |
|                               RAM_reg_0_31_156_161                                                                |    <0.001 |
|                               RAM_reg_0_31_162_167                                                                |    <0.001 |
|                               RAM_reg_0_31_168_173                                                                |    <0.001 |
|                               RAM_reg_0_31_174_179                                                                |    <0.001 |
|                               RAM_reg_0_31_180_185                                                                |    <0.001 |
|                               RAM_reg_0_31_186_191                                                                |    <0.001 |
|                               RAM_reg_0_31_18_23                                                                  |    <0.001 |
|                               RAM_reg_0_31_192_197                                                                |    <0.001 |
|                               RAM_reg_0_31_198_203                                                                |    <0.001 |
|                               RAM_reg_0_31_204_209                                                                |    <0.001 |
|                               RAM_reg_0_31_210_215                                                                |    <0.001 |
|                               RAM_reg_0_31_216_221                                                                |    <0.001 |
|                               RAM_reg_0_31_222_227                                                                |    <0.001 |
|                               RAM_reg_0_31_228_233                                                                |    <0.001 |
|                               RAM_reg_0_31_234_239                                                                |    <0.001 |
|                               RAM_reg_0_31_240_245                                                                |    <0.001 |
|                               RAM_reg_0_31_246_251                                                                |    <0.001 |
|                               RAM_reg_0_31_24_29                                                                  |    <0.001 |
|                               RAM_reg_0_31_252_257                                                                |    <0.001 |
|                               RAM_reg_0_31_258_263                                                                |    <0.001 |
|                               RAM_reg_0_31_264_269                                                                |    <0.001 |
|                               RAM_reg_0_31_270_275                                                                |    <0.001 |
|                               RAM_reg_0_31_276_281                                                                |    <0.001 |
|                               RAM_reg_0_31_282_287                                                                |    <0.001 |
|                               RAM_reg_0_31_288_293                                                                |    <0.001 |
|                               RAM_reg_0_31_294_299                                                                |    <0.001 |
|                               RAM_reg_0_31_300_305                                                                |    <0.001 |
|                               RAM_reg_0_31_306_311                                                                |    <0.001 |
|                               RAM_reg_0_31_30_35                                                                  |    <0.001 |
|                               RAM_reg_0_31_312_317                                                                |    <0.001 |
|                               RAM_reg_0_31_318_323                                                                |    <0.001 |
|                               RAM_reg_0_31_324_329                                                                |    <0.001 |
|                               RAM_reg_0_31_330_335                                                                |    <0.001 |
|                               RAM_reg_0_31_336_341                                                                |    <0.001 |
|                               RAM_reg_0_31_342_347                                                                |    <0.001 |
|                               RAM_reg_0_31_348_353                                                                |    <0.001 |
|                               RAM_reg_0_31_354_359                                                                |    <0.001 |
|                               RAM_reg_0_31_360_365                                                                |    <0.001 |
|                               RAM_reg_0_31_366_371                                                                |    <0.001 |
|                               RAM_reg_0_31_36_41                                                                  |    <0.001 |
|                               RAM_reg_0_31_372_377                                                                |    <0.001 |
|                               RAM_reg_0_31_378_383                                                                |    <0.001 |
|                               RAM_reg_0_31_384_389                                                                |    <0.001 |
|                               RAM_reg_0_31_390_395                                                                |    <0.001 |
|                               RAM_reg_0_31_396_401                                                                |    <0.001 |
|                               RAM_reg_0_31_402_407                                                                |    <0.001 |
|                               RAM_reg_0_31_408_413                                                                |    <0.001 |
|                               RAM_reg_0_31_414_419                                                                |    <0.001 |
|                               RAM_reg_0_31_420_425                                                                |    <0.001 |
|                               RAM_reg_0_31_426_431                                                                |    <0.001 |
|                               RAM_reg_0_31_42_47                                                                  |    <0.001 |
|                               RAM_reg_0_31_432_437                                                                |    <0.001 |
|                               RAM_reg_0_31_438_443                                                                |    <0.001 |
|                               RAM_reg_0_31_444_449                                                                |    <0.001 |
|                               RAM_reg_0_31_450_455                                                                |    <0.001 |
|                               RAM_reg_0_31_456_461                                                                |    <0.001 |
|                               RAM_reg_0_31_462_467                                                                |    <0.001 |
|                               RAM_reg_0_31_468_473                                                                |    <0.001 |
|                               RAM_reg_0_31_474_479                                                                |    <0.001 |
|                               RAM_reg_0_31_480_485                                                                |    <0.001 |
|                               RAM_reg_0_31_486_491                                                                |    <0.001 |
|                               RAM_reg_0_31_48_53                                                                  |    <0.001 |
|                               RAM_reg_0_31_492_497                                                                |    <0.001 |
|                               RAM_reg_0_31_498_503                                                                |    <0.001 |
|                               RAM_reg_0_31_504_509                                                                |    <0.001 |
|                               RAM_reg_0_31_510_515                                                                |    <0.001 |
|                               RAM_reg_0_31_516_521                                                                |    <0.001 |
|                               RAM_reg_0_31_522_527                                                                |    <0.001 |
|                               RAM_reg_0_31_528_533                                                                |    <0.001 |
|                               RAM_reg_0_31_534_539                                                                |    <0.001 |
|                               RAM_reg_0_31_540_545                                                                |    <0.001 |
|                               RAM_reg_0_31_546_551                                                                |    <0.001 |
|                               RAM_reg_0_31_54_59                                                                  |    <0.001 |
|                               RAM_reg_0_31_552_557                                                                |    <0.001 |
|                               RAM_reg_0_31_558_563                                                                |    <0.001 |
|                               RAM_reg_0_31_564_569                                                                |    <0.001 |
|                               RAM_reg_0_31_570_575                                                                |    <0.001 |
|                               RAM_reg_0_31_576_577                                                                |    <0.001 |
|                               RAM_reg_0_31_60_65                                                                  |    <0.001 |
|                               RAM_reg_0_31_66_71                                                                  |    <0.001 |
|                               RAM_reg_0_31_6_11                                                                   |    <0.001 |
|                               RAM_reg_0_31_72_77                                                                  |    <0.001 |
|                               RAM_reg_0_31_78_83                                                                  |    <0.001 |
|                               RAM_reg_0_31_84_89                                                                  |    <0.001 |
|                               RAM_reg_0_31_90_95                                                                  |    <0.001 |
|                               RAM_reg_0_31_96_101                                                                 |    <0.001 |
|                           rstblk                                                                                  |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                              |    <0.001 |
|               m00_regslice                                                                                        |     0.008 |
|                 inst                                                                                              |     0.008 |
|                   ar_pipe                                                                                         |    <0.001 |
|                   aw_pipe                                                                                         |    <0.001 |
|                   b_pipe                                                                                          |    <0.001 |
|                   r_pipe                                                                                          |     0.004 |
|                   w_pipe                                                                                          |     0.003 |
|             m01_couplers                                                                                          |     0.028 |
|               auto_cc                                                                                             |     0.013 |
|                 inst                                                                                              |     0.013 |
|                   gen_clock_conv.gen_async_conv.asyncfifo_axi                                                     |     0.013 |
|                     inst_fifo_gen                                                                                 |     0.013 |
|                       gaxi_full_lite.gread_ch.grach2.axi_rach                                                     |     0.001 |
|                         grf.rf                                                                                    |     0.001 |
|                           gntv_or_sync_fifo.gcx.clkx                                                              |    <0.001 |
|                             gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                  |    <0.001 |
|                             gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                  |    <0.001 |
|                             gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                  |    <0.001 |
|                             gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                  |    <0.001 |
|                             gnxpm_cdc.gsync_stage[3].rd_stg_inst                                                  |    <0.001 |
|                             gnxpm_cdc.gsync_stage[3].wr_stg_inst                                                  |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                                |    <0.001 |
|                             gr1.gr1_int.rfwft                                                                     |    <0.001 |
|                             gras.rsts                                                                             |    <0.001 |
|                             rpntr                                                                                 |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                |    <0.001 |
|                             gwas.wsts                                                                             |    <0.001 |
|                             wpntr                                                                                 |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                   |    <0.001 |
|                             gdm.dm_gen.dm                                                                         |    <0.001 |
|                               RAM_reg_0_15_0_5                                                                    |    <0.001 |
|                               RAM_reg_0_15_12_17                                                                  |    <0.001 |
|                               RAM_reg_0_15_18_23                                                                  |    <0.001 |
|                               RAM_reg_0_15_24_29                                                                  |    <0.001 |
|                               RAM_reg_0_15_30_35                                                                  |    <0.001 |
|                               RAM_reg_0_15_36_41                                                                  |    <0.001 |
|                               RAM_reg_0_15_42_47                                                                  |    <0.001 |
|                               RAM_reg_0_15_48_53                                                                  |    <0.001 |
|                               RAM_reg_0_15_54_59                                                                  |    <0.001 |
|                               RAM_reg_0_15_60_65                                                                  |    <0.001 |
|                               RAM_reg_0_15_66_71                                                                  |    <0.001 |
|                               RAM_reg_0_15_6_11                                                                   |    <0.001 |
|                               RAM_reg_0_15_72_77                                                                  |    <0.001 |
|                               RAM_reg_0_15_78_83                                                                  |    <0.001 |
|                               RAM_reg_0_15_84_89                                                                  |    <0.001 |
|                               RAM_reg_0_15_90_94                                                                  |    <0.001 |
|                           rstblk                                                                                  |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                              |    <0.001 |
|                       gaxi_full_lite.gread_ch.grdch2.axi_rdch                                                     |     0.006 |
|                         grf.rf                                                                                    |     0.006 |
|                           gntv_or_sync_fifo.gcx.clkx                                                              |    <0.001 |
|                             gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                  |    <0.001 |
|                             gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                  |    <0.001 |
|                             gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                  |    <0.001 |
|                             gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                  |    <0.001 |
|                             gnxpm_cdc.gsync_stage[3].rd_stg_inst                                                  |    <0.001 |
|                             gnxpm_cdc.gsync_stage[3].wr_stg_inst                                                  |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                                |    <0.001 |
|                             gr1.gr1_int.rfwft                                                                     |    <0.001 |
|                             gras.rsts                                                                             |    <0.001 |
|                             rpntr                                                                                 |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                |    <0.001 |
|                             gwas.wsts                                                                             |    <0.001 |
|                             wpntr                                                                                 |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                   |     0.005 |
|                             gdm.dm_gen.dm                                                                         |     0.004 |
|                               RAM_reg_0_15_0_5                                                                    |    <0.001 |
|                               RAM_reg_0_15_102_107                                                                |    <0.001 |
|                               RAM_reg_0_15_108_113                                                                |    <0.001 |
|                               RAM_reg_0_15_114_119                                                                |    <0.001 |
|                               RAM_reg_0_15_120_125                                                                |    <0.001 |
|                               RAM_reg_0_15_126_131                                                                |    <0.001 |
|                               RAM_reg_0_15_12_17                                                                  |    <0.001 |
|                               RAM_reg_0_15_132_137                                                                |    <0.001 |
|                               RAM_reg_0_15_138_143                                                                |    <0.001 |
|                               RAM_reg_0_15_144_149                                                                |    <0.001 |
|                               RAM_reg_0_15_150_155                                                                |    <0.001 |
|                               RAM_reg_0_15_156_161                                                                |    <0.001 |
|                               RAM_reg_0_15_162_167                                                                |    <0.001 |
|                               RAM_reg_0_15_168_173                                                                |    <0.001 |
|                               RAM_reg_0_15_174_179                                                                |    <0.001 |
|                               RAM_reg_0_15_180_185                                                                |    <0.001 |
|                               RAM_reg_0_15_186_191                                                                |    <0.001 |
|                               RAM_reg_0_15_18_23                                                                  |    <0.001 |
|                               RAM_reg_0_15_192_197                                                                |    <0.001 |
|                               RAM_reg_0_15_198_203                                                                |    <0.001 |
|                               RAM_reg_0_15_204_209                                                                |    <0.001 |
|                               RAM_reg_0_15_210_215                                                                |    <0.001 |
|                               RAM_reg_0_15_216_221                                                                |    <0.001 |
|                               RAM_reg_0_15_222_227                                                                |    <0.001 |
|                               RAM_reg_0_15_228_233                                                                |    <0.001 |
|                               RAM_reg_0_15_234_239                                                                |    <0.001 |
|                               RAM_reg_0_15_240_245                                                                |    <0.001 |
|                               RAM_reg_0_15_246_251                                                                |    <0.001 |
|                               RAM_reg_0_15_24_29                                                                  |    <0.001 |
|                               RAM_reg_0_15_252_257                                                                |    <0.001 |
|                               RAM_reg_0_15_258_263                                                                |    <0.001 |
|                               RAM_reg_0_15_264_269                                                                |    <0.001 |
|                               RAM_reg_0_15_270_275                                                                |    <0.001 |
|                               RAM_reg_0_15_276_281                                                                |    <0.001 |
|                               RAM_reg_0_15_282_287                                                                |    <0.001 |
|                               RAM_reg_0_15_288_293                                                                |    <0.001 |
|                               RAM_reg_0_15_294_299                                                                |    <0.001 |
|                               RAM_reg_0_15_300_305                                                                |    <0.001 |
|                               RAM_reg_0_15_306_311                                                                |    <0.001 |
|                               RAM_reg_0_15_30_35                                                                  |    <0.001 |
|                               RAM_reg_0_15_312_317                                                                |    <0.001 |
|                               RAM_reg_0_15_318_323                                                                |    <0.001 |
|                               RAM_reg_0_15_324_329                                                                |    <0.001 |
|                               RAM_reg_0_15_330_335                                                                |    <0.001 |
|                               RAM_reg_0_15_336_341                                                                |    <0.001 |
|                               RAM_reg_0_15_342_347                                                                |    <0.001 |
|                               RAM_reg_0_15_348_353                                                                |    <0.001 |
|                               RAM_reg_0_15_354_359                                                                |    <0.001 |
|                               RAM_reg_0_15_360_365                                                                |    <0.001 |
|                               RAM_reg_0_15_366_371                                                                |    <0.001 |
|                               RAM_reg_0_15_36_41                                                                  |    <0.001 |
|                               RAM_reg_0_15_372_377                                                                |    <0.001 |
|                               RAM_reg_0_15_378_383                                                                |    <0.001 |
|                               RAM_reg_0_15_384_389                                                                |    <0.001 |
|                               RAM_reg_0_15_390_395                                                                |    <0.001 |
|                               RAM_reg_0_15_396_401                                                                |    <0.001 |
|                               RAM_reg_0_15_402_407                                                                |    <0.001 |
|                               RAM_reg_0_15_408_413                                                                |    <0.001 |
|                               RAM_reg_0_15_414_419                                                                |    <0.001 |
|                               RAM_reg_0_15_420_425                                                                |    <0.001 |
|                               RAM_reg_0_15_426_431                                                                |    <0.001 |
|                               RAM_reg_0_15_42_47                                                                  |    <0.001 |
|                               RAM_reg_0_15_432_437                                                                |    <0.001 |
|                               RAM_reg_0_15_438_443                                                                |    <0.001 |
|                               RAM_reg_0_15_444_449                                                                |    <0.001 |
|                               RAM_reg_0_15_450_455                                                                |    <0.001 |
|                               RAM_reg_0_15_456_461                                                                |    <0.001 |
|                               RAM_reg_0_15_462_467                                                                |    <0.001 |
|                               RAM_reg_0_15_468_473                                                                |    <0.001 |
|                               RAM_reg_0_15_474_479                                                                |    <0.001 |
|                               RAM_reg_0_15_480_485                                                                |    <0.001 |
|                               RAM_reg_0_15_486_491                                                                |    <0.001 |
|                               RAM_reg_0_15_48_53                                                                  |    <0.001 |
|                               RAM_reg_0_15_492_497                                                                |    <0.001 |
|                               RAM_reg_0_15_498_503                                                                |    <0.001 |
|                               RAM_reg_0_15_504_509                                                                |    <0.001 |
|                               RAM_reg_0_15_510_515                                                                |    <0.001 |
|                               RAM_reg_0_15_516_516                                                                |    <0.001 |
|                               RAM_reg_0_15_54_59                                                                  |    <0.001 |
|                               RAM_reg_0_15_60_65                                                                  |    <0.001 |
|                               RAM_reg_0_15_66_71                                                                  |    <0.001 |
|                               RAM_reg_0_15_6_11                                                                   |    <0.001 |
|                               RAM_reg_0_15_72_77                                                                  |    <0.001 |
|                               RAM_reg_0_15_78_83                                                                  |    <0.001 |
|                               RAM_reg_0_15_84_89                                                                  |    <0.001 |
|                               RAM_reg_0_15_90_95                                                                  |    <0.001 |
|                               RAM_reg_0_15_96_101                                                                 |    <0.001 |
|                           rstblk                                                                                  |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                              |    <0.001 |
|                       gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                                    |    <0.001 |
|                         grf.rf                                                                                    |    <0.001 |
|                           gntv_or_sync_fifo.gcx.clkx                                                              |    <0.001 |
|                             gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                  |    <0.001 |
|                             gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                  |    <0.001 |
|                             gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                  |    <0.001 |
|                             gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                  |    <0.001 |
|                             gnxpm_cdc.gsync_stage[3].rd_stg_inst                                                  |    <0.001 |
|                             gnxpm_cdc.gsync_stage[3].wr_stg_inst                                                  |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                                |    <0.001 |
|                             gr1.gr1_int.rfwft                                                                     |    <0.001 |
|                             gras.rsts                                                                             |    <0.001 |
|                             rpntr                                                                                 |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                |    <0.001 |
|                             gwas.wsts                                                                             |    <0.001 |
|                             wpntr                                                                                 |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                   |    <0.001 |
|                             gdm.dm_gen.dm                                                                         |    <0.001 |
|                               RAM_reg_0_15_0_5                                                                    |    <0.001 |
|                               RAM_reg_0_15_12_17                                                                  |    <0.001 |
|                               RAM_reg_0_15_18_23                                                                  |    <0.001 |
|                               RAM_reg_0_15_24_29                                                                  |    <0.001 |
|                               RAM_reg_0_15_30_35                                                                  |    <0.001 |
|                               RAM_reg_0_15_36_41                                                                  |    <0.001 |
|                               RAM_reg_0_15_42_47                                                                  |    <0.001 |
|                               RAM_reg_0_15_48_53                                                                  |    <0.001 |
|                               RAM_reg_0_15_54_59                                                                  |    <0.001 |
|                               RAM_reg_0_15_60_65                                                                  |    <0.001 |
|                               RAM_reg_0_15_66_71                                                                  |    <0.001 |
|                               RAM_reg_0_15_6_11                                                                   |    <0.001 |
|                               RAM_reg_0_15_72_77                                                                  |    <0.001 |
|                               RAM_reg_0_15_78_83                                                                  |    <0.001 |
|                               RAM_reg_0_15_84_89                                                                  |    <0.001 |
|                               RAM_reg_0_15_90_94                                                                  |    <0.001 |
|                           rstblk                                                                                  |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                              |    <0.001 |
|                       gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                                    |     0.005 |
|                         grf.rf                                                                                    |     0.005 |
|                           gntv_or_sync_fifo.gcx.clkx                                                              |    <0.001 |
|                             gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                  |    <0.001 |
|                             gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                  |    <0.001 |
|                             gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                  |    <0.001 |
|                             gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                  |    <0.001 |
|                             gnxpm_cdc.gsync_stage[3].rd_stg_inst                                                  |    <0.001 |
|                             gnxpm_cdc.gsync_stage[3].wr_stg_inst                                                  |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                                |    <0.001 |
|                             gr1.gr1_int.rfwft                                                                     |    <0.001 |
|                             gras.rsts                                                                             |    <0.001 |
|                             rpntr                                                                                 |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                |    <0.001 |
|                             gwas.wsts                                                                             |    <0.001 |
|                             wpntr                                                                                 |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                   |     0.004 |
|                             gdm.dm_gen.dm                                                                         |     0.003 |
|                               RAM_reg_0_15_0_5                                                                    |    <0.001 |
|                               RAM_reg_0_15_102_107                                                                |    <0.001 |
|                               RAM_reg_0_15_108_113                                                                |    <0.001 |
|                               RAM_reg_0_15_114_119                                                                |    <0.001 |
|                               RAM_reg_0_15_120_125                                                                |    <0.001 |
|                               RAM_reg_0_15_126_131                                                                |    <0.001 |
|                               RAM_reg_0_15_12_17                                                                  |    <0.001 |
|                               RAM_reg_0_15_132_137                                                                |    <0.001 |
|                               RAM_reg_0_15_138_143                                                                |    <0.001 |
|                               RAM_reg_0_15_144_149                                                                |    <0.001 |
|                               RAM_reg_0_15_150_155                                                                |    <0.001 |
|                               RAM_reg_0_15_156_161                                                                |    <0.001 |
|                               RAM_reg_0_15_162_167                                                                |    <0.001 |
|                               RAM_reg_0_15_168_173                                                                |    <0.001 |
|                               RAM_reg_0_15_174_179                                                                |    <0.001 |
|                               RAM_reg_0_15_180_185                                                                |    <0.001 |
|                               RAM_reg_0_15_186_191                                                                |    <0.001 |
|                               RAM_reg_0_15_18_23                                                                  |    <0.001 |
|                               RAM_reg_0_15_192_197                                                                |    <0.001 |
|                               RAM_reg_0_15_198_203                                                                |    <0.001 |
|                               RAM_reg_0_15_204_209                                                                |    <0.001 |
|                               RAM_reg_0_15_210_215                                                                |    <0.001 |
|                               RAM_reg_0_15_216_221                                                                |    <0.001 |
|                               RAM_reg_0_15_222_227                                                                |    <0.001 |
|                               RAM_reg_0_15_228_233                                                                |    <0.001 |
|                               RAM_reg_0_15_234_239                                                                |    <0.001 |
|                               RAM_reg_0_15_240_245                                                                |    <0.001 |
|                               RAM_reg_0_15_246_251                                                                |    <0.001 |
|                               RAM_reg_0_15_24_29                                                                  |    <0.001 |
|                               RAM_reg_0_15_252_257                                                                |    <0.001 |
|                               RAM_reg_0_15_258_263                                                                |    <0.001 |
|                               RAM_reg_0_15_264_269                                                                |    <0.001 |
|                               RAM_reg_0_15_270_275                                                                |    <0.001 |
|                               RAM_reg_0_15_276_281                                                                |    <0.001 |
|                               RAM_reg_0_15_282_287                                                                |    <0.001 |
|                               RAM_reg_0_15_288_293                                                                |    <0.001 |
|                               RAM_reg_0_15_294_299                                                                |    <0.001 |
|                               RAM_reg_0_15_300_305                                                                |    <0.001 |
|                               RAM_reg_0_15_306_311                                                                |    <0.001 |
|                               RAM_reg_0_15_30_35                                                                  |    <0.001 |
|                               RAM_reg_0_15_312_317                                                                |    <0.001 |
|                               RAM_reg_0_15_318_323                                                                |    <0.001 |
|                               RAM_reg_0_15_324_329                                                                |    <0.001 |
|                               RAM_reg_0_15_330_335                                                                |    <0.001 |
|                               RAM_reg_0_15_336_341                                                                |    <0.001 |
|                               RAM_reg_0_15_342_347                                                                |    <0.001 |
|                               RAM_reg_0_15_348_353                                                                |    <0.001 |
|                               RAM_reg_0_15_354_359                                                                |    <0.001 |
|                               RAM_reg_0_15_360_365                                                                |    <0.001 |
|                               RAM_reg_0_15_366_371                                                                |    <0.001 |
|                               RAM_reg_0_15_36_41                                                                  |    <0.001 |
|                               RAM_reg_0_15_372_377                                                                |    <0.001 |
|                               RAM_reg_0_15_378_383                                                                |    <0.001 |
|                               RAM_reg_0_15_384_389                                                                |    <0.001 |
|                               RAM_reg_0_15_390_395                                                                |    <0.001 |
|                               RAM_reg_0_15_396_401                                                                |    <0.001 |
|                               RAM_reg_0_15_402_407                                                                |    <0.001 |
|                               RAM_reg_0_15_408_413                                                                |    <0.001 |
|                               RAM_reg_0_15_414_419                                                                |    <0.001 |
|                               RAM_reg_0_15_420_425                                                                |    <0.001 |
|                               RAM_reg_0_15_426_431                                                                |    <0.001 |
|                               RAM_reg_0_15_42_47                                                                  |    <0.001 |
|                               RAM_reg_0_15_432_437                                                                |    <0.001 |
|                               RAM_reg_0_15_438_443                                                                |    <0.001 |
|                               RAM_reg_0_15_444_449                                                                |    <0.001 |
|                               RAM_reg_0_15_450_455                                                                |    <0.001 |
|                               RAM_reg_0_15_456_461                                                                |    <0.001 |
|                               RAM_reg_0_15_462_467                                                                |    <0.001 |
|                               RAM_reg_0_15_468_473                                                                |    <0.001 |
|                               RAM_reg_0_15_474_479                                                                |    <0.001 |
|                               RAM_reg_0_15_480_485                                                                |    <0.001 |
|                               RAM_reg_0_15_486_491                                                                |    <0.001 |
|                               RAM_reg_0_15_48_53                                                                  |    <0.001 |
|                               RAM_reg_0_15_492_497                                                                |    <0.001 |
|                               RAM_reg_0_15_498_503                                                                |    <0.001 |
|                               RAM_reg_0_15_504_509                                                                |    <0.001 |
|                               RAM_reg_0_15_510_515                                                                |    <0.001 |
|                               RAM_reg_0_15_516_521                                                                |    <0.001 |
|                               RAM_reg_0_15_522_527                                                                |    <0.001 |
|                               RAM_reg_0_15_528_533                                                                |    <0.001 |
|                               RAM_reg_0_15_534_539                                                                |    <0.001 |
|                               RAM_reg_0_15_540_545                                                                |    <0.001 |
|                               RAM_reg_0_15_546_551                                                                |    <0.001 |
|                               RAM_reg_0_15_54_59                                                                  |    <0.001 |
|                               RAM_reg_0_15_552_557                                                                |    <0.001 |
|                               RAM_reg_0_15_558_563                                                                |    <0.001 |
|                               RAM_reg_0_15_564_569                                                                |    <0.001 |
|                               RAM_reg_0_15_570_575                                                                |    <0.001 |
|                               RAM_reg_0_15_576_576                                                                |    <0.001 |
|                               RAM_reg_0_15_60_65                                                                  |    <0.001 |
|                               RAM_reg_0_15_66_71                                                                  |    <0.001 |
|                               RAM_reg_0_15_6_11                                                                   |    <0.001 |
|                               RAM_reg_0_15_72_77                                                                  |    <0.001 |
|                               RAM_reg_0_15_78_83                                                                  |    <0.001 |
|                               RAM_reg_0_15_84_89                                                                  |    <0.001 |
|                               RAM_reg_0_15_90_95                                                                  |    <0.001 |
|                               RAM_reg_0_15_96_101                                                                 |    <0.001 |
|                           rstblk                                                                                  |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                              |    <0.001 |
|                       gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch                                                    |    <0.001 |
|                         grf.rf                                                                                    |    <0.001 |
|                           gntv_or_sync_fifo.gcx.clkx                                                              |    <0.001 |
|                             gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                  |    <0.001 |
|                             gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                  |    <0.001 |
|                             gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                  |    <0.001 |
|                             gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                  |    <0.001 |
|                             gnxpm_cdc.gsync_stage[3].rd_stg_inst                                                  |    <0.001 |
|                             gnxpm_cdc.gsync_stage[3].wr_stg_inst                                                  |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                                |    <0.001 |
|                             gr1.gr1_int.rfwft                                                                     |    <0.001 |
|                             gras.rsts                                                                             |    <0.001 |
|                             rpntr                                                                                 |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                |    <0.001 |
|                             gwas.wsts                                                                             |    <0.001 |
|                             wpntr                                                                                 |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                   |    <0.001 |
|                             gdm.dm_gen.dm                                                                         |    <0.001 |
|                               RAM_reg_0_15_0_3                                                                    |    <0.001 |
|                           rstblk                                                                                  |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                              |    <0.001 |
|               m01_data_fifo                                                                                       |     0.007 |
|                 inst                                                                                              |     0.007 |
|                   gen_fifo.fifo_gen_inst                                                                          |     0.007 |
|                     inst_fifo_gen                                                                                 |     0.007 |
|                       gaxi_full_lite.gread_ch.grdch2.axi_rdch                                                     |     0.003 |
|                         grf.rf                                                                                    |     0.003 |
|                           gntv_or_sync_fifo.gl0.rd                                                                |    <0.001 |
|                             gr1.gr1_int.rfwft                                                                     |    <0.001 |
|                             grss.rsts                                                                             |    <0.001 |
|                             rpntr                                                                                 |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                |    <0.001 |
|                             gwss.wsts                                                                             |    <0.001 |
|                             wpntr                                                                                 |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                   |     0.003 |
|                             gdm.dm_gen.dm                                                                         |     0.002 |
|                               RAM_reg_0_31_0_5                                                                    |    <0.001 |
|                               RAM_reg_0_31_102_107                                                                |    <0.001 |
|                               RAM_reg_0_31_108_113                                                                |    <0.001 |
|                               RAM_reg_0_31_114_119                                                                |    <0.001 |
|                               RAM_reg_0_31_120_125                                                                |    <0.001 |
|                               RAM_reg_0_31_126_131                                                                |    <0.001 |
|                               RAM_reg_0_31_12_17                                                                  |    <0.001 |
|                               RAM_reg_0_31_132_137                                                                |    <0.001 |
|                               RAM_reg_0_31_138_143                                                                |    <0.001 |
|                               RAM_reg_0_31_144_149                                                                |    <0.001 |
|                               RAM_reg_0_31_150_155                                                                |    <0.001 |
|                               RAM_reg_0_31_156_161                                                                |    <0.001 |
|                               RAM_reg_0_31_162_167                                                                |    <0.001 |
|                               RAM_reg_0_31_168_173                                                                |    <0.001 |
|                               RAM_reg_0_31_174_179                                                                |    <0.001 |
|                               RAM_reg_0_31_180_185                                                                |    <0.001 |
|                               RAM_reg_0_31_186_191                                                                |    <0.001 |
|                               RAM_reg_0_31_18_23                                                                  |    <0.001 |
|                               RAM_reg_0_31_192_197                                                                |    <0.001 |
|                               RAM_reg_0_31_198_203                                                                |    <0.001 |
|                               RAM_reg_0_31_204_209                                                                |    <0.001 |
|                               RAM_reg_0_31_210_215                                                                |    <0.001 |
|                               RAM_reg_0_31_216_221                                                                |    <0.001 |
|                               RAM_reg_0_31_222_227                                                                |    <0.001 |
|                               RAM_reg_0_31_228_233                                                                |    <0.001 |
|                               RAM_reg_0_31_234_239                                                                |    <0.001 |
|                               RAM_reg_0_31_240_245                                                                |    <0.001 |
|                               RAM_reg_0_31_246_251                                                                |    <0.001 |
|                               RAM_reg_0_31_24_29                                                                  |    <0.001 |
|                               RAM_reg_0_31_252_257                                                                |    <0.001 |
|                               RAM_reg_0_31_258_263                                                                |    <0.001 |
|                               RAM_reg_0_31_264_269                                                                |    <0.001 |
|                               RAM_reg_0_31_270_275                                                                |    <0.001 |
|                               RAM_reg_0_31_276_281                                                                |    <0.001 |
|                               RAM_reg_0_31_282_287                                                                |    <0.001 |
|                               RAM_reg_0_31_288_293                                                                |    <0.001 |
|                               RAM_reg_0_31_294_299                                                                |    <0.001 |
|                               RAM_reg_0_31_300_305                                                                |    <0.001 |
|                               RAM_reg_0_31_306_311                                                                |    <0.001 |
|                               RAM_reg_0_31_30_35                                                                  |    <0.001 |
|                               RAM_reg_0_31_312_317                                                                |    <0.001 |
|                               RAM_reg_0_31_318_323                                                                |    <0.001 |
|                               RAM_reg_0_31_324_329                                                                |    <0.001 |
|                               RAM_reg_0_31_330_335                                                                |    <0.001 |
|                               RAM_reg_0_31_336_341                                                                |    <0.001 |
|                               RAM_reg_0_31_342_347                                                                |    <0.001 |
|                               RAM_reg_0_31_348_353                                                                |    <0.001 |
|                               RAM_reg_0_31_354_359                                                                |    <0.001 |
|                               RAM_reg_0_31_360_365                                                                |    <0.001 |
|                               RAM_reg_0_31_366_371                                                                |    <0.001 |
|                               RAM_reg_0_31_36_41                                                                  |    <0.001 |
|                               RAM_reg_0_31_372_377                                                                |    <0.001 |
|                               RAM_reg_0_31_378_383                                                                |    <0.001 |
|                               RAM_reg_0_31_384_389                                                                |    <0.001 |
|                               RAM_reg_0_31_390_395                                                                |    <0.001 |
|                               RAM_reg_0_31_396_401                                                                |    <0.001 |
|                               RAM_reg_0_31_402_407                                                                |    <0.001 |
|                               RAM_reg_0_31_408_413                                                                |    <0.001 |
|                               RAM_reg_0_31_414_419                                                                |    <0.001 |
|                               RAM_reg_0_31_420_425                                                                |    <0.001 |
|                               RAM_reg_0_31_426_431                                                                |    <0.001 |
|                               RAM_reg_0_31_42_47                                                                  |    <0.001 |
|                               RAM_reg_0_31_432_437                                                                |    <0.001 |
|                               RAM_reg_0_31_438_443                                                                |    <0.001 |
|                               RAM_reg_0_31_444_449                                                                |    <0.001 |
|                               RAM_reg_0_31_450_455                                                                |    <0.001 |
|                               RAM_reg_0_31_456_461                                                                |    <0.001 |
|                               RAM_reg_0_31_462_467                                                                |    <0.001 |
|                               RAM_reg_0_31_468_473                                                                |    <0.001 |
|                               RAM_reg_0_31_474_479                                                                |    <0.001 |
|                               RAM_reg_0_31_480_485                                                                |    <0.001 |
|                               RAM_reg_0_31_486_491                                                                |    <0.001 |
|                               RAM_reg_0_31_48_53                                                                  |    <0.001 |
|                               RAM_reg_0_31_492_497                                                                |    <0.001 |
|                               RAM_reg_0_31_498_503                                                                |    <0.001 |
|                               RAM_reg_0_31_504_509                                                                |    <0.001 |
|                               RAM_reg_0_31_510_515                                                                |    <0.001 |
|                               RAM_reg_0_31_516_517                                                                |    <0.001 |
|                               RAM_reg_0_31_54_59                                                                  |    <0.001 |
|                               RAM_reg_0_31_60_65                                                                  |    <0.001 |
|                               RAM_reg_0_31_66_71                                                                  |    <0.001 |
|                               RAM_reg_0_31_6_11                                                                   |    <0.001 |
|                               RAM_reg_0_31_72_77                                                                  |    <0.001 |
|                               RAM_reg_0_31_78_83                                                                  |    <0.001 |
|                               RAM_reg_0_31_84_89                                                                  |    <0.001 |
|                               RAM_reg_0_31_90_95                                                                  |    <0.001 |
|                               RAM_reg_0_31_96_101                                                                 |    <0.001 |
|                           rstblk                                                                                  |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                              |    <0.001 |
|                       gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                                    |     0.004 |
|                         grf.rf                                                                                    |     0.004 |
|                           gntv_or_sync_fifo.gl0.rd                                                                |     0.001 |
|                             gr1.gr1_int.rfwft                                                                     |    <0.001 |
|                             grss.rsts                                                                             |    <0.001 |
|                             rpntr                                                                                 |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                |    <0.001 |
|                             gwss.wsts                                                                             |    <0.001 |
|                             wpntr                                                                                 |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                   |     0.003 |
|                             gdm.dm_gen.dm                                                                         |     0.002 |
|                               RAM_reg_0_31_0_5                                                                    |    <0.001 |
|                               RAM_reg_0_31_102_107                                                                |    <0.001 |
|                               RAM_reg_0_31_108_113                                                                |    <0.001 |
|                               RAM_reg_0_31_114_119                                                                |    <0.001 |
|                               RAM_reg_0_31_120_125                                                                |    <0.001 |
|                               RAM_reg_0_31_126_131                                                                |    <0.001 |
|                               RAM_reg_0_31_12_17                                                                  |    <0.001 |
|                               RAM_reg_0_31_132_137                                                                |    <0.001 |
|                               RAM_reg_0_31_138_143                                                                |    <0.001 |
|                               RAM_reg_0_31_144_149                                                                |    <0.001 |
|                               RAM_reg_0_31_150_155                                                                |    <0.001 |
|                               RAM_reg_0_31_156_161                                                                |    <0.001 |
|                               RAM_reg_0_31_162_167                                                                |    <0.001 |
|                               RAM_reg_0_31_168_173                                                                |    <0.001 |
|                               RAM_reg_0_31_174_179                                                                |    <0.001 |
|                               RAM_reg_0_31_180_185                                                                |    <0.001 |
|                               RAM_reg_0_31_186_191                                                                |    <0.001 |
|                               RAM_reg_0_31_18_23                                                                  |    <0.001 |
|                               RAM_reg_0_31_192_197                                                                |    <0.001 |
|                               RAM_reg_0_31_198_203                                                                |    <0.001 |
|                               RAM_reg_0_31_204_209                                                                |    <0.001 |
|                               RAM_reg_0_31_210_215                                                                |    <0.001 |
|                               RAM_reg_0_31_216_221                                                                |    <0.001 |
|                               RAM_reg_0_31_222_227                                                                |    <0.001 |
|                               RAM_reg_0_31_228_233                                                                |    <0.001 |
|                               RAM_reg_0_31_234_239                                                                |    <0.001 |
|                               RAM_reg_0_31_240_245                                                                |    <0.001 |
|                               RAM_reg_0_31_246_251                                                                |    <0.001 |
|                               RAM_reg_0_31_24_29                                                                  |    <0.001 |
|                               RAM_reg_0_31_252_257                                                                |    <0.001 |
|                               RAM_reg_0_31_258_263                                                                |    <0.001 |
|                               RAM_reg_0_31_264_269                                                                |    <0.001 |
|                               RAM_reg_0_31_270_275                                                                |    <0.001 |
|                               RAM_reg_0_31_276_281                                                                |    <0.001 |
|                               RAM_reg_0_31_282_287                                                                |    <0.001 |
|                               RAM_reg_0_31_288_293                                                                |    <0.001 |
|                               RAM_reg_0_31_294_299                                                                |    <0.001 |
|                               RAM_reg_0_31_300_305                                                                |    <0.001 |
|                               RAM_reg_0_31_306_311                                                                |    <0.001 |
|                               RAM_reg_0_31_30_35                                                                  |    <0.001 |
|                               RAM_reg_0_31_312_317                                                                |    <0.001 |
|                               RAM_reg_0_31_318_323                                                                |    <0.001 |
|                               RAM_reg_0_31_324_329                                                                |    <0.001 |
|                               RAM_reg_0_31_330_335                                                                |    <0.001 |
|                               RAM_reg_0_31_336_341                                                                |    <0.001 |
|                               RAM_reg_0_31_342_347                                                                |    <0.001 |
|                               RAM_reg_0_31_348_353                                                                |    <0.001 |
|                               RAM_reg_0_31_354_359                                                                |    <0.001 |
|                               RAM_reg_0_31_360_365                                                                |    <0.001 |
|                               RAM_reg_0_31_366_371                                                                |    <0.001 |
|                               RAM_reg_0_31_36_41                                                                  |    <0.001 |
|                               RAM_reg_0_31_372_377                                                                |    <0.001 |
|                               RAM_reg_0_31_378_383                                                                |    <0.001 |
|                               RAM_reg_0_31_384_389                                                                |    <0.001 |
|                               RAM_reg_0_31_390_395                                                                |    <0.001 |
|                               RAM_reg_0_31_396_401                                                                |    <0.001 |
|                               RAM_reg_0_31_402_407                                                                |    <0.001 |
|                               RAM_reg_0_31_408_413                                                                |    <0.001 |
|                               RAM_reg_0_31_414_419                                                                |    <0.001 |
|                               RAM_reg_0_31_420_425                                                                |    <0.001 |
|                               RAM_reg_0_31_426_431                                                                |    <0.001 |
|                               RAM_reg_0_31_42_47                                                                  |    <0.001 |
|                               RAM_reg_0_31_432_437                                                                |    <0.001 |
|                               RAM_reg_0_31_438_443                                                                |    <0.001 |
|                               RAM_reg_0_31_444_449                                                                |    <0.001 |
|                               RAM_reg_0_31_450_455                                                                |    <0.001 |
|                               RAM_reg_0_31_456_461                                                                |    <0.001 |
|                               RAM_reg_0_31_462_467                                                                |    <0.001 |
|                               RAM_reg_0_31_468_473                                                                |    <0.001 |
|                               RAM_reg_0_31_474_479                                                                |    <0.001 |
|                               RAM_reg_0_31_480_485                                                                |    <0.001 |
|                               RAM_reg_0_31_486_491                                                                |    <0.001 |
|                               RAM_reg_0_31_48_53                                                                  |    <0.001 |
|                               RAM_reg_0_31_492_497                                                                |    <0.001 |
|                               RAM_reg_0_31_498_503                                                                |    <0.001 |
|                               RAM_reg_0_31_504_509                                                                |    <0.001 |
|                               RAM_reg_0_31_510_515                                                                |    <0.001 |
|                               RAM_reg_0_31_516_521                                                                |    <0.001 |
|                               RAM_reg_0_31_522_527                                                                |    <0.001 |
|                               RAM_reg_0_31_528_533                                                                |    <0.001 |
|                               RAM_reg_0_31_534_539                                                                |    <0.001 |
|                               RAM_reg_0_31_540_545                                                                |    <0.001 |
|                               RAM_reg_0_31_546_551                                                                |    <0.001 |
|                               RAM_reg_0_31_54_59                                                                  |    <0.001 |
|                               RAM_reg_0_31_552_557                                                                |    <0.001 |
|                               RAM_reg_0_31_558_563                                                                |    <0.001 |
|                               RAM_reg_0_31_564_569                                                                |    <0.001 |
|                               RAM_reg_0_31_570_575                                                                |    <0.001 |
|                               RAM_reg_0_31_576_577                                                                |    <0.001 |
|                               RAM_reg_0_31_60_65                                                                  |    <0.001 |
|                               RAM_reg_0_31_66_71                                                                  |    <0.001 |
|                               RAM_reg_0_31_6_11                                                                   |    <0.001 |
|                               RAM_reg_0_31_72_77                                                                  |    <0.001 |
|                               RAM_reg_0_31_78_83                                                                  |    <0.001 |
|                               RAM_reg_0_31_84_89                                                                  |    <0.001 |
|                               RAM_reg_0_31_90_95                                                                  |    <0.001 |
|                               RAM_reg_0_31_96_101                                                                 |    <0.001 |
|                           rstblk                                                                                  |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                              |    <0.001 |
|               m01_regslice                                                                                        |     0.007 |
|                 inst                                                                                              |     0.007 |
|                   ar_pipe                                                                                         |    <0.001 |
|                   aw_pipe                                                                                         |    <0.001 |
|                   b_pipe                                                                                          |    <0.001 |
|                   r_pipe                                                                                          |     0.004 |
|                   w_pipe                                                                                          |     0.003 |
|             s00_couplers                                                                                          |     0.015 |
|               auto_us_df                                                                                          |     0.015 |
|                 inst                                                                                              |     0.015 |
|                   gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                                   |     0.015 |
|                     USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst                                         |     0.014 |
|                       dw_fifogen_ar                                                                               |    <0.001 |
|                         inst_fifo_gen                                                                             |    <0.001 |
|                           gaxi_full_lite.gread_ch.grach2.axi_rach                                                 |    <0.001 |
|                             grf.rf                                                                                |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                                            |    <0.001 |
|                                 gr1.gr1_int.rfwft                                                                 |    <0.001 |
|                                 grss.rsts                                                                         |    <0.001 |
|                                 rpntr                                                                             |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                                            |    <0.001 |
|                                 gwss.wsts                                                                         |    <0.001 |
|                                 wpntr                                                                             |    <0.001 |
|                               gntv_or_sync_fifo.mem                                                               |    <0.001 |
|                                 gdm.dm_gen.dm                                                                     |    <0.001 |
|                                   RAM_reg_0_31_0_5                                                                |    <0.001 |
|                                   RAM_reg_0_31_12_17                                                              |    <0.001 |
|                                   RAM_reg_0_31_18_23                                                              |    <0.001 |
|                                   RAM_reg_0_31_24_29                                                              |    <0.001 |
|                                   RAM_reg_0_31_30_35                                                              |    <0.001 |
|                                   RAM_reg_0_31_36_41                                                              |    <0.001 |
|                                   RAM_reg_0_31_42_47                                                              |    <0.001 |
|                                   RAM_reg_0_31_48_53                                                              |    <0.001 |
|                                   RAM_reg_0_31_54_59                                                              |    <0.001 |
|                                   RAM_reg_0_31_60_65                                                              |    <0.001 |
|                                   RAM_reg_0_31_66_71                                                              |    <0.001 |
|                                   RAM_reg_0_31_6_11                                                               |    <0.001 |
|                                   RAM_reg_0_31_72_77                                                              |    <0.001 |
|                                   RAM_reg_0_31_78_83                                                              |    <0.001 |
|                                   RAM_reg_0_31_84_89                                                              |    <0.001 |
|                                   RAM_reg_0_31_90_92                                                              |    <0.001 |
|                               rstblk                                                                              |    <0.001 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                          |    <0.001 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                          |    <0.001 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                          |    <0.001 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                          |    <0.001 |
|                       dw_fifogen_rresp                                                                            |    <0.001 |
|                         inst_fifo_gen                                                                             |    <0.001 |
|                           gconvfifo.rf                                                                            |    <0.001 |
|                             grf.rf                                                                                |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                                            |    <0.001 |
|                                 gr1.gr1_int.rfwft                                                                 |    <0.001 |
|                                 grss.rsts                                                                         |    <0.001 |
|                                   c1                                                                              |    <0.001 |
|                                   c2                                                                              |    <0.001 |
|                                 rpntr                                                                             |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                                            |    <0.001 |
|                                 gwss.wsts                                                                         |    <0.001 |
|                                   c0                                                                              |    <0.001 |
|                                   c1                                                                              |    <0.001 |
|                                 wpntr                                                                             |    <0.001 |
|                               gntv_or_sync_fifo.mem                                                               |    <0.001 |
|                                 gdm.dm_gen.dm                                                                     |    <0.001 |
|                                   RAM_reg_0_63_0_2                                                                |    <0.001 |
|                                   RAM_reg_128_191_0_2                                                             |    <0.001 |
|                                   RAM_reg_192_255_0_2                                                             |    <0.001 |
|                                   RAM_reg_256_319_0_2                                                             |    <0.001 |
|                                   RAM_reg_320_383_0_2                                                             |    <0.001 |
|                                   RAM_reg_384_447_0_2                                                             |    <0.001 |
|                                   RAM_reg_448_511_0_2                                                             |    <0.001 |
|                                   RAM_reg_64_127_0_2                                                              |    <0.001 |
|                       m_cmd_fifo                                                                                  |    <0.001 |
|                         inst_fifo_gen                                                                             |    <0.001 |
|                           gconvfifo.rf                                                                            |    <0.001 |
|                             grf.rf                                                                                |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                                            |    <0.001 |
|                                 gr1.gr1_int.rfwft                                                                 |    <0.001 |
|                                 grss.rsts                                                                         |    <0.001 |
|                                 rpntr                                                                             |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                                            |    <0.001 |
|                                 gwss.wsts                                                                         |    <0.001 |
|                                 wpntr                                                                             |    <0.001 |
|                               gntv_or_sync_fifo.mem                                                               |    <0.001 |
|                                 gdm.dm_gen.dm                                                                     |    <0.001 |
|                                   RAM_reg_0_31_0_5                                                                |    <0.001 |
|                                   RAM_reg_0_31_12_17                                                              |    <0.001 |
|                                   RAM_reg_0_31_18_22                                                              |    <0.001 |
|                                   RAM_reg_0_31_6_11                                                               |    <0.001 |
|                       s_cmd_fifo                                                                                  |    <0.001 |
|                         inst_fifo_gen                                                                             |    <0.001 |
|                           gconvfifo.rf                                                                            |    <0.001 |
|                             grf.rf                                                                                |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                                            |    <0.001 |
|                                 gr1.gr1_int.rfwft                                                                 |    <0.001 |
|                                 grss.rsts                                                                         |    <0.001 |
|                                 rpntr                                                                             |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                                            |    <0.001 |
|                                 gwss.wsts                                                                         |    <0.001 |
|                                 wpntr                                                                             |    <0.001 |
|                               gntv_or_sync_fifo.mem                                                               |    <0.001 |
|                                 gdm.dm_gen.dm                                                                     |    <0.001 |
|                                   RAM_reg_0_31_0_5                                                                |    <0.001 |
|                                   RAM_reg_0_31_12_17                                                              |    <0.001 |
|                                   RAM_reg_0_31_18_23                                                              |    <0.001 |
|                                   RAM_reg_0_31_24_29                                                              |    <0.001 |
|                                   RAM_reg_0_31_30_33                                                              |    <0.001 |
|                                   RAM_reg_0_31_6_11                                                               |    <0.001 |
|                     USE_READ.read_addr_inst                                                                       |    <0.001 |
|                     si_register_slice_inst                                                                        |    <0.001 |
|                       ar_pipe                                                                                     |    <0.001 |
|               s00_regslice                                                                                        |    <0.001 |
|                 inst                                                                                              |    <0.001 |
|                   ar_pipe                                                                                         |    <0.001 |
|                   r_pipe                                                                                          |    <0.001 |
|             s01_couplers                                                                                          |     0.014 |
|               auto_us_df                                                                                          |     0.014 |
|                 inst                                                                                              |     0.014 |
|                   gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                                   |     0.014 |
|                     USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst                                       |     0.014 |
|                       dw_fifogen_aw                                                                               |    <0.001 |
|                         inst_fifo_gen                                                                             |    <0.001 |
|                           gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                                |    <0.001 |
|                             grf.rf                                                                                |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                                            |    <0.001 |
|                                 gr1.gr1_int.rfwft                                                                 |    <0.001 |
|                                 grss.rsts                                                                         |    <0.001 |
|                                 rpntr                                                                             |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                                            |    <0.001 |
|                                 gwss.wsts                                                                         |    <0.001 |
|                                 wpntr                                                                             |    <0.001 |
|                               gntv_or_sync_fifo.mem                                                               |    <0.001 |
|                                 gdm.dm_gen.dm                                                                     |    <0.001 |
|                                   RAM_reg_0_31_0_5                                                                |    <0.001 |
|                                   RAM_reg_0_31_12_17                                                              |    <0.001 |
|                                   RAM_reg_0_31_18_23                                                              |    <0.001 |
|                                   RAM_reg_0_31_24_29                                                              |    <0.001 |
|                                   RAM_reg_0_31_30_35                                                              |    <0.001 |
|                                   RAM_reg_0_31_36_41                                                              |    <0.001 |
|                                   RAM_reg_0_31_42_47                                                              |    <0.001 |
|                                   RAM_reg_0_31_48_53                                                              |    <0.001 |
|                                   RAM_reg_0_31_54_59                                                              |    <0.001 |
|                                   RAM_reg_0_31_60_65                                                              |    <0.001 |
|                                   RAM_reg_0_31_66_71                                                              |    <0.001 |
|                                   RAM_reg_0_31_6_11                                                               |    <0.001 |
|                                   RAM_reg_0_31_72_77                                                              |    <0.001 |
|                                   RAM_reg_0_31_78_83                                                              |    <0.001 |
|                                   RAM_reg_0_31_84_89                                                              |    <0.001 |
|                                   RAM_reg_0_31_90_95                                                              |    <0.001 |
|                                   RAM_reg_0_31_96_98                                                              |    <0.001 |
|                               rstblk                                                                              |    <0.001 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                          |    <0.001 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                          |    <0.001 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                          |    <0.001 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                          |    <0.001 |
|                       s_aw_reg                                                                                    |    <0.001 |
|                         aw_pipe                                                                                   |    <0.001 |
|                       w_buffer                                                                                    |     0.008 |
|                         inst_blk_mem_gen                                                                          |     0.008 |
|                           gnbram.gnativebmg.native_blk_mem_gen                                                    |     0.008 |
|                             valid.cstr                                                                            |     0.008 |
|                               ramloop[0].ram.r                                                                    |     0.001 |
|                                 prim_noinit.ram                                                                   |     0.001 |
|                               ramloop[1].ram.r                                                                    |     0.001 |
|                                 prim_noinit.ram                                                                   |     0.001 |
|                               ramloop[2].ram.r                                                                    |     0.001 |
|                                 prim_noinit.ram                                                                   |     0.001 |
|                               ramloop[3].ram.r                                                                    |     0.001 |
|                                 prim_noinit.ram                                                                   |     0.001 |
|                               ramloop[4].ram.r                                                                    |     0.001 |
|                                 prim_noinit.ram                                                                   |     0.001 |
|                               ramloop[5].ram.r                                                                    |     0.001 |
|                                 prim_noinit.ram                                                                   |     0.001 |
|                               ramloop[6].ram.r                                                                    |     0.001 |
|                                 prim_noinit.ram                                                                   |     0.001 |
|                               ramloop[7].ram.r                                                                    |     0.001 |
|                                 prim_noinit.ram                                                                   |     0.001 |
|                     USE_WRITE.write_addr_inst                                                                     |    <0.001 |
|                       gen_id_queue.id_queue                                                                       |    <0.001 |
|                     si_register_slice_inst                                                                        |    <0.001 |
|                       aw_pipe                                                                                     |    <0.001 |
|               s01_regslice                                                                                        |    <0.001 |
|                 inst                                                                                              |    <0.001 |
|                   aw_pipe                                                                                         |    <0.001 |
|                   b_pipe                                                                                          |    <0.001 |
|                   w_pipe                                                                                          |    <0.001 |
|             s02_couplers                                                                                          |     0.034 |
|               auto_pc                                                                                             |     0.000 |
|                 inst                                                                                              |     0.000 |
|               auto_us_cc_df                                                                                       |     0.032 |
|                 inst                                                                                              |     0.032 |
|                   gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                                   |     0.032 |
|                     USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst                                         |     0.020 |
|                       dw_fifogen_ar                                                                               |     0.002 |
|                         inst_fifo_gen                                                                             |     0.002 |
|                           gaxi_full_lite.gread_ch.grach2.axi_rach                                                 |     0.002 |
|                             grf.rf                                                                                |     0.002 |
|                               gntv_or_sync_fifo.gcx.clkx                                                          |    <0.001 |
|                                 gnxpm_cdc.gsync_stage[1].rd_stg_inst                                              |    <0.001 |
|                                 gnxpm_cdc.gsync_stage[1].wr_stg_inst                                              |    <0.001 |
|                                 gnxpm_cdc.gsync_stage[2].rd_stg_inst                                              |    <0.001 |
|                                 gnxpm_cdc.gsync_stage[2].wr_stg_inst                                              |    <0.001 |
|                                 gnxpm_cdc.gsync_stage[3].rd_stg_inst                                              |    <0.001 |
|                                 gnxpm_cdc.gsync_stage[3].wr_stg_inst                                              |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                                            |    <0.001 |
|                                 gr1.gr1_int.rfwft                                                                 |    <0.001 |
|                                 gras.rsts                                                                         |    <0.001 |
|                                 rpntr                                                                             |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                                            |    <0.001 |
|                                 gwas.wsts                                                                         |    <0.001 |
|                                 wpntr                                                                             |    <0.001 |
|                               gntv_or_sync_fifo.mem                                                               |     0.001 |
|                                 gdm.dm_gen.dm                                                                     |     0.001 |
|                                   RAM_reg_0_31_0_5                                                                |    <0.001 |
|                                   RAM_reg_0_31_12_17                                                              |    <0.001 |
|                                   RAM_reg_0_31_18_23                                                              |    <0.001 |
|                                   RAM_reg_0_31_24_29                                                              |    <0.001 |
|                                   RAM_reg_0_31_30_35                                                              |    <0.001 |
|                                   RAM_reg_0_31_36_41                                                              |    <0.001 |
|                                   RAM_reg_0_31_42_47                                                              |    <0.001 |
|                                   RAM_reg_0_31_48_53                                                              |    <0.001 |
|                                   RAM_reg_0_31_54_59                                                              |    <0.001 |
|                                   RAM_reg_0_31_60_65                                                              |    <0.001 |
|                                   RAM_reg_0_31_66_71                                                              |    <0.001 |
|                                   RAM_reg_0_31_6_11                                                               |    <0.001 |
|                                   RAM_reg_0_31_72_77                                                              |    <0.001 |
|                                   RAM_reg_0_31_78_83                                                              |    <0.001 |
|                                   RAM_reg_0_31_84_89                                                              |    <0.001 |
|                                   RAM_reg_0_31_90_92                                                              |    <0.001 |
|                               rstblk                                                                              |    <0.001 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                          |    <0.001 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                          |    <0.001 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                          |    <0.001 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                          |    <0.001 |
|                       dw_fifogen_rresp                                                                            |    <0.001 |
|                         inst_fifo_gen                                                                             |    <0.001 |
|                           gconvfifo.rf                                                                            |    <0.001 |
|                             grf.rf                                                                                |    <0.001 |
|                               gntv_or_sync_fifo.gcx.clkx                                                          |    <0.001 |
|                                 gnxpm_cdc.gsync_stage[1].rd_stg_inst                                              |    <0.001 |
|                                 gnxpm_cdc.gsync_stage[1].wr_stg_inst                                              |    <0.001 |
|                                 gnxpm_cdc.gsync_stage[2].rd_stg_inst                                              |    <0.001 |
|                                 gnxpm_cdc.gsync_stage[2].wr_stg_inst                                              |    <0.001 |
|                                 gnxpm_cdc.gsync_stage[3].rd_stg_inst                                              |    <0.001 |
|                                 gnxpm_cdc.gsync_stage[3].wr_stg_inst                                              |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                                            |    <0.001 |
|                                 gr1.gr1_int.rfwft                                                                 |    <0.001 |
|                                 gras.rsts                                                                         |    <0.001 |
|                                   c0                                                                              |    <0.001 |
|                                   c1                                                                              |    <0.001 |
|                                 rpntr                                                                             |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                                            |    <0.001 |
|                                 gwas.wsts                                                                         |    <0.001 |
|                                   c1                                                                              |    <0.001 |
|                                   c2                                                                              |    <0.001 |
|                                 wpntr                                                                             |    <0.001 |
|                               rstblk                                                                              |    <0.001 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                          |    <0.001 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                          |    <0.001 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                          |    <0.001 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                          |    <0.001 |
|                       m_cmd_fifo                                                                                  |    <0.001 |
|                         inst_fifo_gen                                                                             |    <0.001 |
|                           gconvfifo.rf                                                                            |    <0.001 |
|                             grf.rf                                                                                |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                                            |    <0.001 |
|                                 gr1.gr1_int.rfwft                                                                 |    <0.001 |
|                                 grss.rsts                                                                         |    <0.001 |
|                                 rpntr                                                                             |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                                            |    <0.001 |
|                                 gwss.wsts                                                                         |    <0.001 |
|                                 wpntr                                                                             |    <0.001 |
|                               gntv_or_sync_fifo.mem                                                               |    <0.001 |
|                                 gdm.dm_gen.dm                                                                     |    <0.001 |
|                                   RAM_reg_0_31_0_5                                                                |    <0.001 |
|                                   RAM_reg_0_31_12_17                                                              |    <0.001 |
|                                   RAM_reg_0_31_18_22                                                              |    <0.001 |
|                                   RAM_reg_0_31_6_11                                                               |    <0.001 |
|                       s_cmd_fifo                                                                                  |    <0.001 |
|                         inst_fifo_gen                                                                             |    <0.001 |
|                           gconvfifo.rf                                                                            |    <0.001 |
|                             grf.rf                                                                                |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                                            |    <0.001 |
|                                 gr1.gr1_int.rfwft                                                                 |    <0.001 |
|                                 grss.rsts                                                                         |    <0.001 |
|                                 rpntr                                                                             |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                                            |    <0.001 |
|                                 gwss.wsts                                                                         |    <0.001 |
|                                 wpntr                                                                             |    <0.001 |
|                               gntv_or_sync_fifo.mem                                                               |    <0.001 |
|                                 gdm.dm_gen.dm                                                                     |    <0.001 |
|                                   RAM_reg_0_31_0_5                                                                |    <0.001 |
|                                   RAM_reg_0_31_12_17                                                              |    <0.001 |
|                                   RAM_reg_0_31_18_23                                                              |    <0.001 |
|                                   RAM_reg_0_31_24_29                                                              |    <0.001 |
|                                   RAM_reg_0_31_6_11                                                               |    <0.001 |
|                     USE_READ.read_addr_inst                                                                       |    <0.001 |
|                     USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async                                  |    <0.001 |
|                       inst_fifo_gen                                                                               |    <0.001 |
|                         gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch                                                  |    <0.001 |
|                           grf.rf                                                                                  |    <0.001 |
|                             gntv_or_sync_fifo.gcx.clkx                                                            |    <0.001 |
|                               gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                |    <0.001 |
|                               gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                |    <0.001 |
|                               gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                |    <0.001 |
|                               gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                |    <0.001 |
|                               gnxpm_cdc.gsync_stage[3].rd_stg_inst                                                |    <0.001 |
|                               gnxpm_cdc.gsync_stage[3].wr_stg_inst                                                |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                              |    <0.001 |
|                               gr1.gr1_int.rfwft                                                                   |    <0.001 |
|                               gras.rsts                                                                           |    <0.001 |
|                               rpntr                                                                               |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                              |    <0.001 |
|                               gwas.wsts                                                                           |    <0.001 |
|                               wpntr                                                                               |    <0.001 |
|                             rstblk                                                                                |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                            |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                            |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                            |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                            |    <0.001 |
|                     USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst                                       |     0.010 |
|                       dw_fifogen_aw                                                                               |     0.001 |
|                         inst_fifo_gen                                                                             |     0.001 |
|                           gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                                |     0.001 |
|                             grf.rf                                                                                |     0.001 |
|                               gntv_or_sync_fifo.gcx.clkx                                                          |    <0.001 |
|                                 gnxpm_cdc.gsync_stage[1].rd_stg_inst                                              |    <0.001 |
|                                 gnxpm_cdc.gsync_stage[1].wr_stg_inst                                              |    <0.001 |
|                                 gnxpm_cdc.gsync_stage[2].rd_stg_inst                                              |    <0.001 |
|                                 gnxpm_cdc.gsync_stage[2].wr_stg_inst                                              |    <0.001 |
|                                 gnxpm_cdc.gsync_stage[3].rd_stg_inst                                              |    <0.001 |
|                                 gnxpm_cdc.gsync_stage[3].wr_stg_inst                                              |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                                            |    <0.001 |
|                                 gr1.gr1_int.rfwft                                                                 |    <0.001 |
|                                 gras.rsts                                                                         |    <0.001 |
|                                 rpntr                                                                             |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                                            |    <0.001 |
|                                 gwas.wsts                                                                         |    <0.001 |
|                                 wpntr                                                                             |    <0.001 |
|                               gntv_or_sync_fifo.mem                                                               |     0.001 |
|                                 gdm.dm_gen.dm                                                                     |    <0.001 |
|                                   RAM_reg_0_31_0_5                                                                |    <0.001 |
|                                   RAM_reg_0_31_12_17                                                              |    <0.001 |
|                                   RAM_reg_0_31_18_23                                                              |    <0.001 |
|                                   RAM_reg_0_31_24_29                                                              |    <0.001 |
|                                   RAM_reg_0_31_30_35                                                              |    <0.001 |
|                                   RAM_reg_0_31_36_41                                                              |    <0.001 |
|                                   RAM_reg_0_31_42_47                                                              |    <0.001 |
|                                   RAM_reg_0_31_48_53                                                              |    <0.001 |
|                                   RAM_reg_0_31_54_59                                                              |    <0.001 |
|                                   RAM_reg_0_31_60_65                                                              |    <0.001 |
|                                   RAM_reg_0_31_66_71                                                              |    <0.001 |
|                                   RAM_reg_0_31_6_11                                                               |    <0.001 |
|                                   RAM_reg_0_31_72_77                                                              |    <0.001 |
|                                   RAM_reg_0_31_78_83                                                              |    <0.001 |
|                                   RAM_reg_0_31_84_89                                                              |    <0.001 |
|                                   RAM_reg_0_31_90_95                                                              |    <0.001 |
|                                   RAM_reg_0_31_96_98                                                              |    <0.001 |
|                               rstblk                                                                              |    <0.001 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                          |    <0.001 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                          |    <0.001 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                          |    <0.001 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                          |    <0.001 |
|                       gen_awpop_fifo.dw_fifogen_awpop                                                             |    <0.001 |
|                         inst_fifo_gen                                                                             |    <0.001 |
|                           gconvfifo.rf                                                                            |    <0.001 |
|                             grf.rf                                                                                |    <0.001 |
|                               gntv_or_sync_fifo.gcx.clkx                                                          |    <0.001 |
|                                 gnxpm_cdc.gsync_stage[1].rd_stg_inst                                              |    <0.001 |
|                                 gnxpm_cdc.gsync_stage[1].wr_stg_inst                                              |    <0.001 |
|                                 gnxpm_cdc.gsync_stage[2].rd_stg_inst                                              |    <0.001 |
|                                 gnxpm_cdc.gsync_stage[2].wr_stg_inst                                              |    <0.001 |
|                                 gnxpm_cdc.gsync_stage[3].rd_stg_inst                                              |    <0.001 |
|                                 gnxpm_cdc.gsync_stage[3].wr_stg_inst                                              |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                                            |    <0.001 |
|                                 gr1.gr1_int.rfwft                                                                 |    <0.001 |
|                                 gras.rsts                                                                         |    <0.001 |
|                                 rpntr                                                                             |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                                            |    <0.001 |
|                                 gwas.wsts                                                                         |    <0.001 |
|                                 wpntr                                                                             |    <0.001 |
|                               rstblk                                                                              |    <0.001 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                          |    <0.001 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                          |    <0.001 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                          |    <0.001 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                          |    <0.001 |
|                       s_aw_reg                                                                                    |    <0.001 |
|                         aw_pipe                                                                                   |    <0.001 |
|                       w_buffer                                                                                    |     0.005 |
|                         inst_blk_mem_gen                                                                          |     0.005 |
|                           gnbram.gnativebmg.native_blk_mem_gen                                                    |     0.005 |
|                             valid.cstr                                                                            |     0.005 |
|                               ramloop[0].ram.r                                                                    |    <0.001 |
|                                 prim_noinit.ram                                                                   |    <0.001 |
|                               ramloop[1].ram.r                                                                    |    <0.001 |
|                                 prim_noinit.ram                                                                   |    <0.001 |
|                               ramloop[2].ram.r                                                                    |    <0.001 |
|                                 prim_noinit.ram                                                                   |    <0.001 |
|                               ramloop[3].ram.r                                                                    |    <0.001 |
|                                 prim_noinit.ram                                                                   |    <0.001 |
|                               ramloop[4].ram.r                                                                    |    <0.001 |
|                                 prim_noinit.ram                                                                   |    <0.001 |
|                               ramloop[5].ram.r                                                                    |    <0.001 |
|                                 prim_noinit.ram                                                                   |    <0.001 |
|                               ramloop[6].ram.r                                                                    |    <0.001 |
|                                 prim_noinit.ram                                                                   |    <0.001 |
|                               ramloop[7].ram.r                                                                    |    <0.001 |
|                                 prim_noinit.ram                                                                   |    <0.001 |
|                     USE_WRITE.write_addr_inst                                                                     |    <0.001 |
|                     si_register_slice_inst                                                                        |     0.001 |
|                       ar_pipe                                                                                     |    <0.001 |
|                       aw_pipe                                                                                     |    <0.001 |
|               s02_regslice                                                                                        |     0.002 |
|                 inst                                                                                              |     0.002 |
|                   ar_pipe                                                                                         |    <0.001 |
|                   aw_pipe                                                                                         |    <0.001 |
|                   b_pipe                                                                                          |    <0.001 |
|                   r_pipe                                                                                          |    <0.001 |
|                   w_pipe                                                                                          |    <0.001 |
|             xbar                                                                                                  |     0.005 |
|               inst                                                                                                |     0.005 |
|                 gen_samd.crossbar_samd                                                                            |     0.005 |
|                   addr_arbiter_ar                                                                                 |    <0.001 |
|                   addr_arbiter_aw                                                                                 |    <0.001 |
|                   gen_decerr_slave.decerr_slave_inst                                                              |    <0.001 |
|                   gen_master_slots[0].gen_mi_write.wdata_mux_w                                                    |    <0.001 |
|                     gen_wmux.mux_w                                                                                |    <0.001 |
|                     gen_wmux.wmux_aw_fifo                                                                         |    <0.001 |
|                       gen_srls[0].gen_rep[0].srl_nx1                                                              |    <0.001 |
|                       gen_srls[0].gen_rep[1].srl_nx1                                                              |    <0.001 |
|                   gen_master_slots[0].reg_slice_mi                                                                |     0.002 |
|                     b_pipe                                                                                        |    <0.001 |
|                     r_pipe                                                                                        |     0.002 |
|                   gen_master_slots[1].gen_mi_write.wdata_mux_w                                                    |    <0.001 |
|                     gen_wmux.mux_w                                                                                |    <0.001 |
|                     gen_wmux.wmux_aw_fifo                                                                         |    <0.001 |
|                       gen_srls[0].gen_rep[0].srl_nx1                                                              |    <0.001 |
|                       gen_srls[0].gen_rep[1].srl_nx1                                                              |    <0.001 |
|                   gen_master_slots[1].reg_slice_mi                                                                |     0.002 |
|                     b_pipe                                                                                        |    <0.001 |
|                     r_pipe                                                                                        |     0.002 |
|                   gen_master_slots[2].gen_mi_write.wdata_mux_w                                                    |    <0.001 |
|                     gen_wmux.wmux_aw_fifo                                                                         |    <0.001 |
|                       gen_srls[0].gen_rep[0].srl_nx1                                                              |    <0.001 |
|                       gen_srls[0].gen_rep[1].srl_nx1                                                              |    <0.001 |
|                   gen_master_slots[2].reg_slice_mi                                                                |    <0.001 |
|                     b_pipe                                                                                        |    <0.001 |
|                     r_pipe                                                                                        |    <0.001 |
|                   gen_slave_slots[0].gen_si_read.si_transactor_ar                                                 |    <0.001 |
|                   gen_slave_slots[1].gen_si_write.si_transactor_aw                                                |    <0.001 |
|                   gen_slave_slots[1].gen_si_write.splitter_aw_si                                                  |    <0.001 |
|                   gen_slave_slots[1].gen_si_write.wdata_router_w                                                  |    <0.001 |
|                     wrouter_aw_fifo                                                                               |    <0.001 |
|                       gen_srls[0].gen_rep[0].srl_nx1                                                              |    <0.001 |
|                       gen_srls[0].gen_rep[1].srl_nx1                                                              |    <0.001 |
|                   gen_slave_slots[2].gen_si_read.si_transactor_ar                                                 |    <0.001 |
|                   gen_slave_slots[2].gen_si_write.si_transactor_aw                                                |    <0.001 |
|                   gen_slave_slots[2].gen_si_write.splitter_aw_si                                                  |    <0.001 |
|                   gen_slave_slots[2].gen_si_write.wdata_router_w                                                  |    <0.001 |
|                     wrouter_aw_fifo                                                                               |    <0.001 |
|                       gen_srls[0].gen_rep[0].srl_nx1                                                              |    <0.001 |
|                       gen_srls[0].gen_rep[1].srl_nx1                                                              |    <0.001 |
|                   splitter_aw_mi                                                                                  |    <0.001 |
|           dimm0_ctrl                                                                                              |     1.659 |
|             u_core_dimm0_ctrl_0_mig                                                                               |     1.659 |
|               temp_mon_enabled.u_tempmon                                                                          |    <0.001 |
|               u_ddr3_clk_ibuf                                                                                     |    <0.001 |
|               u_ddr3_infrastructure                                                                               |     0.188 |
|               u_iodelay_ctrl                                                                                      |     0.002 |
|               u_memc_ui_top_axi                                                                                   |     1.468 |
|                 mem_intfc0                                                                                        |     1.445 |
|                   ddr_phy_top0                                                                                    |     1.437 |
|                     u_ddr_calib_top                                                                               |     0.030 |
|                       ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl                                                 |     0.004 |
|                       ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl                                                           |     0.004 |
|                       ddr_phy_tempmon_0                                                                           |    <0.001 |
|                       dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr                                               |     0.001 |
|                       mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay                                                   |    <0.001 |
|                       mb_wrlvl_inst.u_ddr_phy_wrlvl                                                               |     0.005 |
|                       u_ddr_phy_init                                                                              |     0.011 |
|                       u_ddr_phy_wrcal                                                                             |     0.002 |
|                       u_ddr_prbs_gen                                                                              |     0.001 |
|                     u_ddr_mc_phy_wrapper                                                                          |     1.407 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq                                                  |     0.008 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq                                                 |     0.008 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq                                                 |     0.008 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq                                                 |     0.008 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq                                                 |     0.008 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq                                                 |     0.008 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq                                                 |     0.008 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[16].u_iobuf_dq                                                 |     0.008 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[17].u_iobuf_dq                                                 |     0.008 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[18].u_iobuf_dq                                                 |     0.008 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[19].u_iobuf_dq                                                 |     0.008 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq                                                  |     0.008 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[20].u_iobuf_dq                                                 |     0.008 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[21].u_iobuf_dq                                                 |     0.008 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[22].u_iobuf_dq                                                 |     0.008 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[23].u_iobuf_dq                                                 |     0.008 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[24].u_iobuf_dq                                                 |     0.008 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[25].u_iobuf_dq                                                 |     0.008 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[26].u_iobuf_dq                                                 |     0.008 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[27].u_iobuf_dq                                                 |     0.008 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[28].u_iobuf_dq                                                 |     0.008 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[29].u_iobuf_dq                                                 |     0.008 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq                                                  |     0.008 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[30].u_iobuf_dq                                                 |     0.008 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[31].u_iobuf_dq                                                 |     0.008 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[32].u_iobuf_dq                                                 |     0.008 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[33].u_iobuf_dq                                                 |     0.008 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[34].u_iobuf_dq                                                 |     0.008 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[35].u_iobuf_dq                                                 |     0.008 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[36].u_iobuf_dq                                                 |     0.008 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[37].u_iobuf_dq                                                 |     0.008 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[38].u_iobuf_dq                                                 |     0.008 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[39].u_iobuf_dq                                                 |     0.008 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq                                                  |     0.008 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[40].u_iobuf_dq                                                 |     0.008 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[41].u_iobuf_dq                                                 |     0.008 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[42].u_iobuf_dq                                                 |     0.008 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[43].u_iobuf_dq                                                 |     0.008 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[44].u_iobuf_dq                                                 |     0.008 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[45].u_iobuf_dq                                                 |     0.008 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[46].u_iobuf_dq                                                 |     0.008 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[47].u_iobuf_dq                                                 |     0.008 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[48].u_iobuf_dq                                                 |     0.008 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[49].u_iobuf_dq                                                 |     0.008 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq                                                  |     0.008 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[50].u_iobuf_dq                                                 |     0.008 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[51].u_iobuf_dq                                                 |     0.008 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[52].u_iobuf_dq                                                 |     0.008 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[53].u_iobuf_dq                                                 |     0.008 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[54].u_iobuf_dq                                                 |     0.008 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[55].u_iobuf_dq                                                 |     0.008 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[56].u_iobuf_dq                                                 |     0.008 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[57].u_iobuf_dq                                                 |     0.008 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[58].u_iobuf_dq                                                 |     0.008 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[59].u_iobuf_dq                                                 |     0.008 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq                                                  |     0.008 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[60].u_iobuf_dq                                                 |     0.008 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[61].u_iobuf_dq                                                 |     0.008 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[62].u_iobuf_dq                                                 |     0.008 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[63].u_iobuf_dq                                                 |     0.008 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq                                                  |     0.008 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq                                                  |     0.008 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq                                                  |     0.008 |
|                       gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq                                                  |     0.008 |
|                       gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs                                  |     0.018 |
|                         OBUFTDS                                                                                   |     0.006 |
|                       gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs                                  |     0.018 |
|                         OBUFTDS                                                                                   |     0.006 |
|                       gen_dqs_iobuf_HR.gen_dqs_iobuf[2].gen_dqs_diff.u_iobuf_dqs                                  |     0.018 |
|                         OBUFTDS                                                                                   |     0.006 |
|                       gen_dqs_iobuf_HR.gen_dqs_iobuf[3].gen_dqs_diff.u_iobuf_dqs                                  |     0.018 |
|                         OBUFTDS                                                                                   |     0.006 |
|                       gen_dqs_iobuf_HR.gen_dqs_iobuf[4].gen_dqs_diff.u_iobuf_dqs                                  |     0.018 |
|                         OBUFTDS                                                                                   |     0.006 |
|                       gen_dqs_iobuf_HR.gen_dqs_iobuf[5].gen_dqs_diff.u_iobuf_dqs                                  |     0.018 |
|                         OBUFTDS                                                                                   |     0.006 |
|                       gen_dqs_iobuf_HR.gen_dqs_iobuf[6].gen_dqs_diff.u_iobuf_dqs                                  |     0.018 |
|                         OBUFTDS                                                                                   |     0.006 |
|                       gen_dqs_iobuf_HR.gen_dqs_iobuf[7].gen_dqs_diff.u_iobuf_dqs                                  |     0.018 |
|                         OBUFTDS                                                                                   |     0.006 |
|                       u_ddr_mc_phy                                                                                |     0.698 |
|                         ddr_phy_4lanes_0.u_ddr_phy_4lanes                                                         |     0.273 |
|                           ddr_byte_lane_A.ddr_byte_lane_A                                                         |     0.055 |
|                             ddr_byte_group_io                                                                     |     0.031 |
|                             dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                         |    <0.001 |
|                               mem_reg_0_3_0_5                                                                     |    <0.001 |
|                               mem_reg_0_3_12_17                                                                   |    <0.001 |
|                               mem_reg_0_3_18_23                                                                   |    <0.001 |
|                               mem_reg_0_3_24_29                                                                   |    <0.001 |
|                               mem_reg_0_3_30_35                                                                   |    <0.001 |
|                               mem_reg_0_3_36_41                                                                   |    <0.001 |
|                               mem_reg_0_3_42_47                                                                   |    <0.001 |
|                               mem_reg_0_3_48_53                                                                   |    <0.001 |
|                               mem_reg_0_3_54_59                                                                   |    <0.001 |
|                               mem_reg_0_3_60_65                                                                   |    <0.001 |
|                               mem_reg_0_3_6_11                                                                    |    <0.001 |
|                             of_pre_fifo_gen.u_ddr_of_pre_fifo                                                     |    <0.001 |
|                               mem_reg_0_15_0_5                                                                    |    <0.001 |
|                               mem_reg_0_15_12_17                                                                  |    <0.001 |
|                               mem_reg_0_15_18_23                                                                  |    <0.001 |
|                               mem_reg_0_15_24_29                                                                  |    <0.001 |
|                               mem_reg_0_15_30_35                                                                  |    <0.001 |
|                               mem_reg_0_15_36_41                                                                  |    <0.001 |
|                               mem_reg_0_15_42_47                                                                  |    <0.001 |
|                               mem_reg_0_15_48_53                                                                  |    <0.001 |
|                               mem_reg_0_15_54_59                                                                  |    <0.001 |
|                               mem_reg_0_15_60_65                                                                  |    <0.001 |
|                               mem_reg_0_15_66_71                                                                  |    <0.001 |
|                               mem_reg_0_15_6_11                                                                   |    <0.001 |
|                               mem_reg_0_15_72_77                                                                  |    <0.001 |
|                               mem_reg_0_15_78_79                                                                  |    <0.001 |
|                           ddr_byte_lane_B.ddr_byte_lane_B                                                         |     0.055 |
|                             ddr_byte_group_io                                                                     |     0.031 |
|                             dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                         |    <0.001 |
|                               mem_reg_0_3_12_17                                                                   |    <0.001 |
|                               mem_reg_0_3_18_23                                                                   |    <0.001 |
|                               mem_reg_0_3_24_29                                                                   |    <0.001 |
|                               mem_reg_0_3_30_35                                                                   |    <0.001 |
|                               mem_reg_0_3_36_41                                                                   |    <0.001 |
|                               mem_reg_0_3_48_53                                                                   |    <0.001 |
|                               mem_reg_0_3_54_59                                                                   |    <0.001 |
|                               mem_reg_0_3_60_65                                                                   |    <0.001 |
|                               mem_reg_0_3_66_71                                                                   |    <0.001 |
|                               mem_reg_0_3_6_11                                                                    |    <0.001 |
|                               mem_reg_0_3_72_77                                                                   |    <0.001 |
|                               mem_reg_0_3_78_79                                                                   |    <0.001 |
|                             of_pre_fifo_gen.u_ddr_of_pre_fifo                                                     |    <0.001 |
|                               mem_reg_0_15_0_5                                                                    |    <0.001 |
|                               mem_reg_0_15_12_17                                                                  |    <0.001 |
|                               mem_reg_0_15_18_23                                                                  |    <0.001 |
|                               mem_reg_0_15_24_29                                                                  |    <0.001 |
|                               mem_reg_0_15_30_35                                                                  |    <0.001 |
|                               mem_reg_0_15_36_41                                                                  |    <0.001 |
|                               mem_reg_0_15_42_47                                                                  |    <0.001 |
|                               mem_reg_0_15_48_53                                                                  |    <0.001 |
|                               mem_reg_0_15_54_59                                                                  |    <0.001 |
|                               mem_reg_0_15_60_65                                                                  |    <0.001 |
|                               mem_reg_0_15_66_71                                                                  |    <0.001 |
|                               mem_reg_0_15_6_11                                                                   |    <0.001 |
|                               mem_reg_0_15_72_77                                                                  |    <0.001 |
|                               mem_reg_0_15_78_79                                                                  |    <0.001 |
|                           ddr_byte_lane_C.ddr_byte_lane_C                                                         |     0.055 |
|                             ddr_byte_group_io                                                                     |     0.031 |
|                             dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                         |    <0.001 |
|                               mem_reg_0_3_12_17                                                                   |    <0.001 |
|                               mem_reg_0_3_18_23                                                                   |    <0.001 |
|                               mem_reg_0_3_24_29                                                                   |    <0.001 |
|                               mem_reg_0_3_30_35                                                                   |    <0.001 |
|                               mem_reg_0_3_36_41                                                                   |    <0.001 |
|                               mem_reg_0_3_42_47                                                                   |    <0.001 |
|                               mem_reg_0_3_48_53                                                                   |    <0.001 |
|                               mem_reg_0_3_54_59                                                                   |    <0.001 |
|                               mem_reg_0_3_60_65                                                                   |    <0.001 |
|                               mem_reg_0_3_66_71                                                                   |    <0.001 |
|                               mem_reg_0_3_6_11                                                                    |    <0.001 |
|                             of_pre_fifo_gen.u_ddr_of_pre_fifo                                                     |    <0.001 |
|                               mem_reg_0_15_0_5                                                                    |    <0.001 |
|                               mem_reg_0_15_12_17                                                                  |    <0.001 |
|                               mem_reg_0_15_18_23                                                                  |    <0.001 |
|                               mem_reg_0_15_24_29                                                                  |    <0.001 |
|                               mem_reg_0_15_30_35                                                                  |    <0.001 |
|                               mem_reg_0_15_36_41                                                                  |    <0.001 |
|                               mem_reg_0_15_42_47                                                                  |    <0.001 |
|                               mem_reg_0_15_48_53                                                                  |    <0.001 |
|                               mem_reg_0_15_54_59                                                                  |    <0.001 |
|                               mem_reg_0_15_60_65                                                                  |    <0.001 |
|                               mem_reg_0_15_66_71                                                                  |    <0.001 |
|                               mem_reg_0_15_6_11                                                                   |    <0.001 |
|                               mem_reg_0_15_72_77                                                                  |    <0.001 |
|                               mem_reg_0_15_78_79                                                                  |    <0.001 |
|                           ddr_byte_lane_D.ddr_byte_lane_D                                                         |     0.055 |
|                             ddr_byte_group_io                                                                     |     0.031 |
|                             dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                         |    <0.001 |
|                               mem_reg_0_3_12_17                                                                   |    <0.001 |
|                               mem_reg_0_3_18_23                                                                   |    <0.001 |
|                               mem_reg_0_3_24_29                                                                   |    <0.001 |
|                               mem_reg_0_3_30_35                                                                   |    <0.001 |
|                               mem_reg_0_3_36_41                                                                   |    <0.001 |
|                               mem_reg_0_3_42_47                                                                   |    <0.001 |
|                               mem_reg_0_3_48_53                                                                   |    <0.001 |
|                               mem_reg_0_3_54_59                                                                   |    <0.001 |
|                               mem_reg_0_3_60_65                                                                   |    <0.001 |
|                               mem_reg_0_3_66_71                                                                   |    <0.001 |
|                               mem_reg_0_3_6_11                                                                    |    <0.001 |
|                             of_pre_fifo_gen.u_ddr_of_pre_fifo                                                     |    <0.001 |
|                               mem_reg_0_15_0_5                                                                    |    <0.001 |
|                               mem_reg_0_15_12_17                                                                  |    <0.001 |
|                               mem_reg_0_15_18_23                                                                  |    <0.001 |
|                               mem_reg_0_15_24_29                                                                  |    <0.001 |
|                               mem_reg_0_15_30_35                                                                  |    <0.001 |
|                               mem_reg_0_15_36_41                                                                  |    <0.001 |
|                               mem_reg_0_15_42_47                                                                  |    <0.001 |
|                               mem_reg_0_15_48_53                                                                  |    <0.001 |
|                               mem_reg_0_15_54_59                                                                  |    <0.001 |
|                               mem_reg_0_15_60_65                                                                  |    <0.001 |
|                               mem_reg_0_15_66_71                                                                  |    <0.001 |
|                               mem_reg_0_15_6_11                                                                   |    <0.001 |
|                               mem_reg_0_15_72_77                                                                  |    <0.001 |
|                               mem_reg_0_15_78_79                                                                  |    <0.001 |
|                         ddr_phy_4lanes_1.u_ddr_phy_4lanes                                                         |     0.152 |
|                           ddr_byte_lane_A.ddr_byte_lane_A                                                         |     0.060 |
|                             ddr_byte_group_io                                                                     |    <0.001 |
|                             ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf                                             |     0.020 |
|                             ddr_ck_gen_loop[1].ddr_ck_gen.ddr_ck_obuf                                             |     0.020 |
|                             of_pre_fifo_gen.u_ddr_of_pre_fifo                                                     |    <0.001 |
|                               mem_reg_0_15_36_41                                                                  |    <0.001 |
|                               mem_reg_0_15_42_47                                                                  |    <0.001 |
|                               mem_reg_0_15_48_53                                                                  |    <0.001 |
|                               mem_reg_0_15_54_59                                                                  |    <0.001 |
|                               mem_reg_0_15_6_11                                                                   |    <0.001 |
|                           ddr_byte_lane_B.ddr_byte_lane_B                                                         |     0.020 |
|                             ddr_byte_group_io                                                                     |    <0.001 |
|                             of_pre_fifo_gen.u_ddr_of_pre_fifo                                                     |    <0.001 |
|                               mem_reg_0_15_0_5                                                                    |    <0.001 |
|                               mem_reg_0_15_12_17                                                                  |    <0.001 |
|                               mem_reg_0_15_18_23                                                                  |    <0.001 |
|                               mem_reg_0_15_24_29                                                                  |    <0.001 |
|                               mem_reg_0_15_30_35                                                                  |    <0.001 |
|                               mem_reg_0_15_36_41                                                                  |    <0.001 |
|                               mem_reg_0_15_42_47                                                                  |    <0.001 |
|                               mem_reg_0_15_48_53                                                                  |    <0.001 |
|                               mem_reg_0_15_54_59                                                                  |    <0.001 |
|                               mem_reg_0_15_60_65                                                                  |    <0.001 |
|                               mem_reg_0_15_66_71                                                                  |    <0.001 |
|                               mem_reg_0_15_6_11                                                                   |    <0.001 |
|                               mem_reg_0_15_72_77                                                                  |    <0.001 |
|                               mem_reg_0_15_78_79                                                                  |    <0.001 |
|                           ddr_byte_lane_C.ddr_byte_lane_C                                                         |     0.020 |
|                             ddr_byte_group_io                                                                     |    <0.001 |
|                             of_pre_fifo_gen.u_ddr_of_pre_fifo                                                     |    <0.001 |
|                               mem_reg_0_15_0_5                                                                    |    <0.001 |
|                               mem_reg_0_15_12_17                                                                  |    <0.001 |
|                               mem_reg_0_15_18_23                                                                  |    <0.001 |
|                               mem_reg_0_15_24_29                                                                  |    <0.001 |
|                               mem_reg_0_15_30_35                                                                  |    <0.001 |
|                               mem_reg_0_15_36_41                                                                  |    <0.001 |
|                               mem_reg_0_15_42_47                                                                  |    <0.001 |
|                               mem_reg_0_15_48_53                                                                  |    <0.001 |
|                               mem_reg_0_15_54_59                                                                  |    <0.001 |
|                               mem_reg_0_15_60_65                                                                  |    <0.001 |
|                               mem_reg_0_15_66_71                                                                  |    <0.001 |
|                               mem_reg_0_15_6_11                                                                   |    <0.001 |
|                               mem_reg_0_15_72_77                                                                  |    <0.001 |
|                               mem_reg_0_15_78_79                                                                  |    <0.001 |
|                         ddr_phy_4lanes_2.u_ddr_phy_4lanes                                                         |     0.273 |
|                           ddr_byte_lane_A.ddr_byte_lane_A                                                         |     0.055 |
|                             ddr_byte_group_io                                                                     |     0.031 |
|                             dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                         |    <0.001 |
|                               mem_reg_0_3_0_5                                                                     |    <0.001 |
|                               mem_reg_0_3_12_17                                                                   |    <0.001 |
|                               mem_reg_0_3_18_23                                                                   |    <0.001 |
|                               mem_reg_0_3_24_29                                                                   |    <0.001 |
|                               mem_reg_0_3_30_35                                                                   |    <0.001 |
|                               mem_reg_0_3_36_41                                                                   |    <0.001 |
|                               mem_reg_0_3_42_47                                                                   |    <0.001 |
|                               mem_reg_0_3_48_53                                                                   |    <0.001 |
|                               mem_reg_0_3_54_59                                                                   |    <0.001 |
|                               mem_reg_0_3_60_65                                                                   |    <0.001 |
|                               mem_reg_0_3_6_11                                                                    |    <0.001 |
|                             of_pre_fifo_gen.u_ddr_of_pre_fifo                                                     |    <0.001 |
|                               mem_reg_0_15_0_5                                                                    |    <0.001 |
|                               mem_reg_0_15_12_17                                                                  |    <0.001 |
|                               mem_reg_0_15_18_23                                                                  |    <0.001 |
|                               mem_reg_0_15_24_29                                                                  |    <0.001 |
|                               mem_reg_0_15_30_35                                                                  |    <0.001 |
|                               mem_reg_0_15_36_41                                                                  |    <0.001 |
|                               mem_reg_0_15_42_47                                                                  |    <0.001 |
|                               mem_reg_0_15_48_53                                                                  |    <0.001 |
|                               mem_reg_0_15_54_59                                                                  |    <0.001 |
|                               mem_reg_0_15_60_65                                                                  |    <0.001 |
|                               mem_reg_0_15_66_71                                                                  |    <0.001 |
|                               mem_reg_0_15_6_11                                                                   |    <0.001 |
|                               mem_reg_0_15_72_77                                                                  |    <0.001 |
|                               mem_reg_0_15_78_79                                                                  |    <0.001 |
|                           ddr_byte_lane_B.ddr_byte_lane_B                                                         |     0.055 |
|                             ddr_byte_group_io                                                                     |     0.031 |
|                             dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                         |    <0.001 |
|                               mem_reg_0_3_12_17                                                                   |    <0.001 |
|                               mem_reg_0_3_18_23                                                                   |    <0.001 |
|                               mem_reg_0_3_24_29                                                                   |    <0.001 |
|                               mem_reg_0_3_30_35                                                                   |    <0.001 |
|                               mem_reg_0_3_36_41                                                                   |    <0.001 |
|                               mem_reg_0_3_48_53                                                                   |    <0.001 |
|                               mem_reg_0_3_54_59                                                                   |    <0.001 |
|                               mem_reg_0_3_60_65                                                                   |    <0.001 |
|                               mem_reg_0_3_66_71                                                                   |    <0.001 |
|                               mem_reg_0_3_6_11                                                                    |    <0.001 |
|                               mem_reg_0_3_72_77                                                                   |    <0.001 |
|                               mem_reg_0_3_78_79                                                                   |    <0.001 |
|                             of_pre_fifo_gen.u_ddr_of_pre_fifo                                                     |    <0.001 |
|                               mem_reg_0_15_0_5                                                                    |    <0.001 |
|                               mem_reg_0_15_12_17                                                                  |    <0.001 |
|                               mem_reg_0_15_18_23                                                                  |    <0.001 |
|                               mem_reg_0_15_24_29                                                                  |    <0.001 |
|                               mem_reg_0_15_30_35                                                                  |    <0.001 |
|                               mem_reg_0_15_36_41                                                                  |    <0.001 |
|                               mem_reg_0_15_42_47                                                                  |    <0.001 |
|                               mem_reg_0_15_48_53                                                                  |    <0.001 |
|                               mem_reg_0_15_54_59                                                                  |    <0.001 |
|                               mem_reg_0_15_60_65                                                                  |    <0.001 |
|                               mem_reg_0_15_66_71                                                                  |    <0.001 |
|                               mem_reg_0_15_6_11                                                                   |    <0.001 |
|                               mem_reg_0_15_72_77                                                                  |    <0.001 |
|                               mem_reg_0_15_78_79                                                                  |    <0.001 |
|                           ddr_byte_lane_C.ddr_byte_lane_C                                                         |     0.055 |
|                             ddr_byte_group_io                                                                     |     0.031 |
|                             dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                         |    <0.001 |
|                               mem_reg_0_3_12_17                                                                   |    <0.001 |
|                               mem_reg_0_3_18_23                                                                   |    <0.001 |
|                               mem_reg_0_3_24_29                                                                   |    <0.001 |
|                               mem_reg_0_3_30_35                                                                   |    <0.001 |
|                               mem_reg_0_3_36_41                                                                   |    <0.001 |
|                               mem_reg_0_3_42_47                                                                   |    <0.001 |
|                               mem_reg_0_3_48_53                                                                   |    <0.001 |
|                               mem_reg_0_3_54_59                                                                   |    <0.001 |
|                               mem_reg_0_3_60_65                                                                   |    <0.001 |
|                               mem_reg_0_3_66_71                                                                   |    <0.001 |
|                               mem_reg_0_3_6_11                                                                    |    <0.001 |
|                             of_pre_fifo_gen.u_ddr_of_pre_fifo                                                     |    <0.001 |
|                               mem_reg_0_15_0_5                                                                    |    <0.001 |
|                               mem_reg_0_15_12_17                                                                  |    <0.001 |
|                               mem_reg_0_15_18_23                                                                  |    <0.001 |
|                               mem_reg_0_15_24_29                                                                  |    <0.001 |
|                               mem_reg_0_15_30_35                                                                  |    <0.001 |
|                               mem_reg_0_15_36_41                                                                  |    <0.001 |
|                               mem_reg_0_15_42_47                                                                  |    <0.001 |
|                               mem_reg_0_15_48_53                                                                  |    <0.001 |
|                               mem_reg_0_15_54_59                                                                  |    <0.001 |
|                               mem_reg_0_15_60_65                                                                  |    <0.001 |
|                               mem_reg_0_15_66_71                                                                  |    <0.001 |
|                               mem_reg_0_15_6_11                                                                   |    <0.001 |
|                               mem_reg_0_15_72_77                                                                  |    <0.001 |
|                               mem_reg_0_15_78_79                                                                  |    <0.001 |
|                           ddr_byte_lane_D.ddr_byte_lane_D                                                         |     0.055 |
|                             ddr_byte_group_io                                                                     |     0.031 |
|                             dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                         |    <0.001 |
|                               mem_reg_0_3_12_17                                                                   |    <0.001 |
|                               mem_reg_0_3_18_23                                                                   |    <0.001 |
|                               mem_reg_0_3_24_29                                                                   |    <0.001 |
|                               mem_reg_0_3_30_35                                                                   |    <0.001 |
|                               mem_reg_0_3_36_41                                                                   |    <0.001 |
|                               mem_reg_0_3_42_47                                                                   |    <0.001 |
|                               mem_reg_0_3_48_53                                                                   |    <0.001 |
|                               mem_reg_0_3_54_59                                                                   |    <0.001 |
|                               mem_reg_0_3_60_65                                                                   |    <0.001 |
|                               mem_reg_0_3_66_71                                                                   |    <0.001 |
|                               mem_reg_0_3_6_11                                                                    |    <0.001 |
|                             of_pre_fifo_gen.u_ddr_of_pre_fifo                                                     |    <0.001 |
|                               mem_reg_0_15_0_5                                                                    |    <0.001 |
|                               mem_reg_0_15_12_17                                                                  |    <0.001 |
|                               mem_reg_0_15_18_23                                                                  |    <0.001 |
|                               mem_reg_0_15_24_29                                                                  |    <0.001 |
|                               mem_reg_0_15_30_35                                                                  |    <0.001 |
|                               mem_reg_0_15_36_41                                                                  |    <0.001 |
|                               mem_reg_0_15_42_47                                                                  |    <0.001 |
|                               mem_reg_0_15_48_53                                                                  |    <0.001 |
|                               mem_reg_0_15_54_59                                                                  |    <0.001 |
|                               mem_reg_0_15_60_65                                                                  |    <0.001 |
|                               mem_reg_0_15_66_71                                                                  |    <0.001 |
|                               mem_reg_0_15_6_11                                                                   |    <0.001 |
|                               mem_reg_0_15_72_77                                                                  |    <0.001 |
|                               mem_reg_0_15_78_79                                                                  |    <0.001 |
|                   mc0                                                                                             |     0.008 |
|                     bank_mach0                                                                                    |     0.003 |
|                       arb_mux0                                                                                    |    <0.001 |
|                         arb_row_col0                                                                              |    <0.001 |
|                           col_arb0                                                                                |    <0.001 |
|                           config_arb0                                                                             |    <0.001 |
|                           pre_4_1_1T_arb.pre_arb0                                                                 |    <0.001 |
|                           row_arb0                                                                                |    <0.001 |
|                         arb_select0                                                                               |    <0.001 |
|                       bank_cntrl[0].bank0                                                                         |    <0.001 |
|                         bank_compare0                                                                             |    <0.001 |
|                         bank_queue0                                                                               |    <0.001 |
|                         bank_state0                                                                               |    <0.001 |
|                       bank_cntrl[1].bank0                                                                         |    <0.001 |
|                         bank_compare0                                                                             |    <0.001 |
|                         bank_queue0                                                                               |    <0.001 |
|                         bank_state0                                                                               |    <0.001 |
|                       bank_cntrl[2].bank0                                                                         |    <0.001 |
|                         bank_compare0                                                                             |    <0.001 |
|                         bank_queue0                                                                               |    <0.001 |
|                         bank_state0                                                                               |    <0.001 |
|                       bank_cntrl[3].bank0                                                                         |    <0.001 |
|                         bank_compare0                                                                             |    <0.001 |
|                         bank_queue0                                                                               |    <0.001 |
|                         bank_state0                                                                               |    <0.001 |
|                       bank_common0                                                                                |    <0.001 |
|                     col_mach0                                                                                     |     0.001 |
|                       read_fifo.fifo_ram[0].RAM32M0                                                               |    <0.001 |
|                       read_fifo.fifo_ram[1].RAM32M0                                                               |    <0.001 |
|                     rank_mach0                                                                                    |    <0.001 |
|                       rank_cntrl[0].rank_cntrl0                                                                   |    <0.001 |
|                       rank_cntrl[1].rank_cntrl0                                                                   |    <0.001 |
|                       rank_common0                                                                                |    <0.001 |
|                         maintenance_request.maint_arb0                                                            |    <0.001 |
|                         periodic_read_request.periodic_rd_arb0                                                    |    <0.001 |
|                 u_axi_mc                                                                                          |     0.008 |
|                   axi_mc_ar_channel_0                                                                             |    <0.001 |
|                     ar_cmd_fsm_0                                                                                  |    <0.001 |
|                     axi_mc_cmd_translator_0                                                                       |    <0.001 |
|                       axi_mc_incr_cmd_0                                                                           |    <0.001 |
|                       axi_mc_wrap_cmd_0                                                                           |    <0.001 |
|                   axi_mc_aw_channel_0                                                                             |    <0.001 |
|                     aw_cmd_fsm_0                                                                                  |    <0.001 |
|                     axi_mc_cmd_translator_0                                                                       |    <0.001 |
|                       axi_mc_incr_cmd_0                                                                           |    <0.001 |
|                       axi_mc_wrap_cmd_0                                                                           |    <0.001 |
|                   axi_mc_b_channel_0                                                                              |    <0.001 |
|                     bid_fifo_0                                                                                    |    <0.001 |
|                   axi_mc_cmd_arbiter_0                                                                            |    <0.001 |
|                   axi_mc_r_channel_0                                                                              |     0.003 |
|                     rd_data_fifo_0                                                                                |     0.003 |
|                     transaction_fifo_0                                                                            |    <0.001 |
|                   axi_mc_w_channel_0                                                                              |     0.005 |
|                 u_ui_top                                                                                          |     0.014 |
|                   ui_cmd0                                                                                         |    <0.001 |
|                   ui_rd_data0                                                                                     |     0.006 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0                                               |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0                                               |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[21].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[22].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[23].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[24].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[25].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[26].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[27].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[28].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[29].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0                                               |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[30].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[31].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[32].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[33].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[34].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[35].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[36].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[37].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[38].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[39].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0                                               |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[40].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[41].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[42].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[43].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[44].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[45].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[46].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[47].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[48].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[49].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0                                               |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[50].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[51].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[52].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[53].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[54].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[55].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[56].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[57].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[58].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[59].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0                                               |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[60].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[61].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[62].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[63].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[64].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[65].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[66].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[67].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[68].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[69].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0                                               |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[70].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[71].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[72].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[73].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[74].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[75].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[76].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[77].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[78].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[79].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0                                               |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[80].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[81].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[82].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[83].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[84].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[85].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0                                               |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0                                               |    <0.001 |
|                     not_strict_mode.status_ram.RAM32M0                                                            |    <0.001 |
|                   ui_wr_data0                                                                                     |     0.008 |
|                     pointer_ram.rams[0].RAM32M0                                                                   |    <0.001 |
|                     pointer_ram.rams[1].RAM32M0                                                                   |    <0.001 |
|                     write_buffer.wr_buffer_ram[0].RAM32M0                                                         |    <0.001 |
|                     write_buffer.wr_buffer_ram[10].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[11].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[12].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[13].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[14].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[15].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[16].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[17].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[18].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[19].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[1].RAM32M0                                                         |    <0.001 |
|                     write_buffer.wr_buffer_ram[20].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[21].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[22].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[23].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[24].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[25].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[26].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[27].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[28].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[29].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[2].RAM32M0                                                         |    <0.001 |
|                     write_buffer.wr_buffer_ram[30].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[31].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[32].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[33].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[34].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[35].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[36].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[37].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[38].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[39].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[3].RAM32M0                                                         |    <0.001 |
|                     write_buffer.wr_buffer_ram[40].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[41].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[42].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[43].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[44].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[45].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[46].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[47].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[48].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[49].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[4].RAM32M0                                                         |    <0.001 |
|                     write_buffer.wr_buffer_ram[50].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[51].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[52].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[53].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[54].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[55].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[56].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[57].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[58].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[59].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[5].RAM32M0                                                         |    <0.001 |
|                     write_buffer.wr_buffer_ram[60].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[61].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[62].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[63].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[64].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[65].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[66].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[67].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[68].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[69].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[6].RAM32M0                                                         |    <0.001 |
|                     write_buffer.wr_buffer_ram[70].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[71].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[72].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[73].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[74].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[75].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[76].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[77].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[78].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[79].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[7].RAM32M0                                                         |    <0.001 |
|                     write_buffer.wr_buffer_ram[80].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[81].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[82].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[83].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[84].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[85].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[86].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[87].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[88].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[89].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[8].RAM32M0                                                         |    <0.001 |
|                     write_buffer.wr_buffer_ram[90].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[91].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[92].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[93].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[94].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[95].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[9].RAM32M0                                                         |    <0.001 |
|           dimm1_ctrl                                                                                              |     1.688 |
|             u_core_dimm1_ctrl_0_mig                                                                               |     1.688 |
|               temp_mon_enabled.u_tempmon                                                                          |    <0.001 |
|               u_ddr3_clk_ibuf                                                                                     |     0.007 |
|               u_ddr3_infrastructure                                                                               |     0.188 |
|               u_iodelay_ctrl                                                                                      |     0.002 |
|               u_memc_ui_top_axi                                                                                   |     1.490 |
|                 mem_intfc0                                                                                        |     1.466 |
|                   ddr_phy_top0                                                                                    |     1.458 |
|                     u_ddr_calib_top                                                                               |     0.031 |
|                       ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl                                                 |     0.004 |
|                       ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl                                                           |     0.004 |
|                       ddr_phy_tempmon_0                                                                           |    <0.001 |
|                       dqsfind_calib_right.u_ddr_phy_dqs_found_cal                                                 |     0.002 |
|                       mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay                                                   |    <0.001 |
|                       mb_wrlvl_inst.u_ddr_phy_wrlvl                                                               |     0.005 |
|                       u_ddr_phy_init                                                                              |     0.012 |
|                       u_ddr_phy_wrcal                                                                             |     0.002 |
|                       u_ddr_prbs_gen                                                                              |     0.001 |
|                     u_ddr_mc_phy_wrapper                                                                          |     1.427 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[0].u_iobuf_dq                                                  |     0.009 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[10].u_iobuf_dq                                                 |     0.009 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[11].u_iobuf_dq                                                 |     0.009 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[12].u_iobuf_dq                                                 |     0.009 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[13].u_iobuf_dq                                                 |     0.009 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[14].u_iobuf_dq                                                 |     0.009 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[15].u_iobuf_dq                                                 |     0.009 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[16].u_iobuf_dq                                                 |     0.009 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[17].u_iobuf_dq                                                 |     0.009 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[18].u_iobuf_dq                                                 |     0.009 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[19].u_iobuf_dq                                                 |     0.009 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[1].u_iobuf_dq                                                  |     0.009 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[20].u_iobuf_dq                                                 |     0.009 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[21].u_iobuf_dq                                                 |     0.009 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[22].u_iobuf_dq                                                 |     0.009 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[23].u_iobuf_dq                                                 |     0.009 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[24].u_iobuf_dq                                                 |     0.009 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[25].u_iobuf_dq                                                 |     0.009 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[26].u_iobuf_dq                                                 |     0.009 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[27].u_iobuf_dq                                                 |     0.009 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[28].u_iobuf_dq                                                 |     0.009 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[29].u_iobuf_dq                                                 |     0.009 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[2].u_iobuf_dq                                                  |     0.009 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[30].u_iobuf_dq                                                 |     0.009 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[31].u_iobuf_dq                                                 |     0.009 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[32].u_iobuf_dq                                                 |     0.009 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[33].u_iobuf_dq                                                 |     0.009 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[34].u_iobuf_dq                                                 |     0.009 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[35].u_iobuf_dq                                                 |     0.009 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[36].u_iobuf_dq                                                 |     0.009 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[37].u_iobuf_dq                                                 |     0.009 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[38].u_iobuf_dq                                                 |     0.009 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[39].u_iobuf_dq                                                 |     0.009 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[3].u_iobuf_dq                                                  |     0.009 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[40].u_iobuf_dq                                                 |     0.009 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[41].u_iobuf_dq                                                 |     0.009 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[42].u_iobuf_dq                                                 |     0.009 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[43].u_iobuf_dq                                                 |     0.009 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[44].u_iobuf_dq                                                 |     0.009 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[45].u_iobuf_dq                                                 |     0.009 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[46].u_iobuf_dq                                                 |     0.009 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[47].u_iobuf_dq                                                 |     0.009 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[48].u_iobuf_dq                                                 |     0.009 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[49].u_iobuf_dq                                                 |     0.009 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[4].u_iobuf_dq                                                  |     0.009 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[50].u_iobuf_dq                                                 |     0.009 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[51].u_iobuf_dq                                                 |     0.009 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[52].u_iobuf_dq                                                 |     0.009 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[53].u_iobuf_dq                                                 |     0.009 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[54].u_iobuf_dq                                                 |     0.009 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[55].u_iobuf_dq                                                 |     0.009 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[56].u_iobuf_dq                                                 |     0.009 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[57].u_iobuf_dq                                                 |     0.009 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[58].u_iobuf_dq                                                 |     0.009 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[59].u_iobuf_dq                                                 |     0.009 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[5].u_iobuf_dq                                                  |     0.009 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[60].u_iobuf_dq                                                 |     0.009 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[61].u_iobuf_dq                                                 |     0.009 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[62].u_iobuf_dq                                                 |     0.009 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[63].u_iobuf_dq                                                 |     0.009 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[6].u_iobuf_dq                                                  |     0.009 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[7].u_iobuf_dq                                                  |     0.009 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[8].u_iobuf_dq                                                  |     0.009 |
|                       gen_dq_iobuf_HP.gen_dq_iobuf[9].u_iobuf_dq                                                  |     0.009 |
|                       gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs                                  |     0.016 |
|                         OBUFTDS                                                                                   |     0.003 |
|                       gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs                                  |     0.016 |
|                         OBUFTDS                                                                                   |     0.003 |
|                       gen_dqs_iobuf_HP.gen_dqs_iobuf[2].gen_dqs_diff.u_iobuf_dqs                                  |     0.016 |
|                         OBUFTDS                                                                                   |     0.003 |
|                       gen_dqs_iobuf_HP.gen_dqs_iobuf[3].gen_dqs_diff.u_iobuf_dqs                                  |     0.016 |
|                         OBUFTDS                                                                                   |     0.003 |
|                       gen_dqs_iobuf_HP.gen_dqs_iobuf[4].gen_dqs_diff.u_iobuf_dqs                                  |     0.016 |
|                         OBUFTDS                                                                                   |     0.003 |
|                       gen_dqs_iobuf_HP.gen_dqs_iobuf[5].gen_dqs_diff.u_iobuf_dqs                                  |     0.016 |
|                         OBUFTDS                                                                                   |     0.003 |
|                       gen_dqs_iobuf_HP.gen_dqs_iobuf[6].gen_dqs_diff.u_iobuf_dqs                                  |     0.016 |
|                         OBUFTDS                                                                                   |     0.003 |
|                       gen_dqs_iobuf_HP.gen_dqs_iobuf[7].gen_dqs_diff.u_iobuf_dqs                                  |     0.016 |
|                         OBUFTDS                                                                                   |     0.003 |
|                       u_ddr_mc_phy                                                                                |     0.676 |
|                         ddr_phy_4lanes_0.u_ddr_phy_4lanes                                                         |     0.273 |
|                           ddr_byte_lane_A.ddr_byte_lane_A                                                         |     0.055 |
|                             ddr_byte_group_io                                                                     |     0.031 |
|                             dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                         |    <0.001 |
|                               mem_reg_0_3_0_5                                                                     |    <0.001 |
|                               mem_reg_0_3_12_17                                                                   |    <0.001 |
|                               mem_reg_0_3_18_23                                                                   |    <0.001 |
|                               mem_reg_0_3_24_29                                                                   |    <0.001 |
|                               mem_reg_0_3_30_35                                                                   |    <0.001 |
|                               mem_reg_0_3_36_41                                                                   |    <0.001 |
|                               mem_reg_0_3_42_47                                                                   |    <0.001 |
|                               mem_reg_0_3_48_53                                                                   |    <0.001 |
|                               mem_reg_0_3_54_59                                                                   |    <0.001 |
|                               mem_reg_0_3_60_65                                                                   |    <0.001 |
|                               mem_reg_0_3_6_11                                                                    |    <0.001 |
|                             of_pre_fifo_gen.u_ddr_of_pre_fifo                                                     |    <0.001 |
|                               mem_reg_0_15_0_5                                                                    |    <0.001 |
|                               mem_reg_0_15_12_17                                                                  |    <0.001 |
|                               mem_reg_0_15_18_23                                                                  |    <0.001 |
|                               mem_reg_0_15_24_29                                                                  |    <0.001 |
|                               mem_reg_0_15_30_35                                                                  |    <0.001 |
|                               mem_reg_0_15_36_41                                                                  |    <0.001 |
|                               mem_reg_0_15_42_47                                                                  |    <0.001 |
|                               mem_reg_0_15_48_53                                                                  |    <0.001 |
|                               mem_reg_0_15_54_59                                                                  |    <0.001 |
|                               mem_reg_0_15_60_65                                                                  |    <0.001 |
|                               mem_reg_0_15_66_71                                                                  |    <0.001 |
|                               mem_reg_0_15_6_11                                                                   |    <0.001 |
|                               mem_reg_0_15_72_77                                                                  |    <0.001 |
|                               mem_reg_0_15_78_79                                                                  |    <0.001 |
|                           ddr_byte_lane_B.ddr_byte_lane_B                                                         |     0.055 |
|                             ddr_byte_group_io                                                                     |     0.031 |
|                             dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                         |    <0.001 |
|                               mem_reg_0_3_12_17                                                                   |    <0.001 |
|                               mem_reg_0_3_18_23                                                                   |    <0.001 |
|                               mem_reg_0_3_24_29                                                                   |    <0.001 |
|                               mem_reg_0_3_30_35                                                                   |    <0.001 |
|                               mem_reg_0_3_36_41                                                                   |    <0.001 |
|                               mem_reg_0_3_48_53                                                                   |    <0.001 |
|                               mem_reg_0_3_54_59                                                                   |    <0.001 |
|                               mem_reg_0_3_60_65                                                                   |    <0.001 |
|                               mem_reg_0_3_66_71                                                                   |    <0.001 |
|                               mem_reg_0_3_6_11                                                                    |    <0.001 |
|                               mem_reg_0_3_72_77                                                                   |    <0.001 |
|                               mem_reg_0_3_78_79                                                                   |    <0.001 |
|                             of_pre_fifo_gen.u_ddr_of_pre_fifo                                                     |    <0.001 |
|                               mem_reg_0_15_0_5                                                                    |    <0.001 |
|                               mem_reg_0_15_12_17                                                                  |    <0.001 |
|                               mem_reg_0_15_18_23                                                                  |    <0.001 |
|                               mem_reg_0_15_24_29                                                                  |    <0.001 |
|                               mem_reg_0_15_30_35                                                                  |    <0.001 |
|                               mem_reg_0_15_36_41                                                                  |    <0.001 |
|                               mem_reg_0_15_42_47                                                                  |    <0.001 |
|                               mem_reg_0_15_48_53                                                                  |    <0.001 |
|                               mem_reg_0_15_54_59                                                                  |    <0.001 |
|                               mem_reg_0_15_60_65                                                                  |    <0.001 |
|                               mem_reg_0_15_66_71                                                                  |    <0.001 |
|                               mem_reg_0_15_6_11                                                                   |    <0.001 |
|                               mem_reg_0_15_72_77                                                                  |    <0.001 |
|                               mem_reg_0_15_78_79                                                                  |    <0.001 |
|                           ddr_byte_lane_C.ddr_byte_lane_C                                                         |     0.055 |
|                             ddr_byte_group_io                                                                     |     0.031 |
|                             dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                         |    <0.001 |
|                               mem_reg_0_3_12_17                                                                   |    <0.001 |
|                               mem_reg_0_3_18_23                                                                   |    <0.001 |
|                               mem_reg_0_3_24_29                                                                   |    <0.001 |
|                               mem_reg_0_3_30_35                                                                   |    <0.001 |
|                               mem_reg_0_3_36_41                                                                   |    <0.001 |
|                               mem_reg_0_3_42_47                                                                   |    <0.001 |
|                               mem_reg_0_3_48_53                                                                   |    <0.001 |
|                               mem_reg_0_3_54_59                                                                   |    <0.001 |
|                               mem_reg_0_3_60_65                                                                   |    <0.001 |
|                               mem_reg_0_3_66_71                                                                   |    <0.001 |
|                               mem_reg_0_3_6_11                                                                    |    <0.001 |
|                             of_pre_fifo_gen.u_ddr_of_pre_fifo                                                     |    <0.001 |
|                               mem_reg_0_15_0_5                                                                    |    <0.001 |
|                               mem_reg_0_15_12_17                                                                  |    <0.001 |
|                               mem_reg_0_15_18_23                                                                  |    <0.001 |
|                               mem_reg_0_15_24_29                                                                  |    <0.001 |
|                               mem_reg_0_15_30_35                                                                  |    <0.001 |
|                               mem_reg_0_15_36_41                                                                  |    <0.001 |
|                               mem_reg_0_15_42_47                                                                  |    <0.001 |
|                               mem_reg_0_15_48_53                                                                  |    <0.001 |
|                               mem_reg_0_15_54_59                                                                  |    <0.001 |
|                               mem_reg_0_15_60_65                                                                  |    <0.001 |
|                               mem_reg_0_15_66_71                                                                  |    <0.001 |
|                               mem_reg_0_15_6_11                                                                   |    <0.001 |
|                               mem_reg_0_15_72_77                                                                  |    <0.001 |
|                               mem_reg_0_15_78_79                                                                  |    <0.001 |
|                           ddr_byte_lane_D.ddr_byte_lane_D                                                         |     0.055 |
|                             ddr_byte_group_io                                                                     |     0.031 |
|                             dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                         |    <0.001 |
|                               mem_reg_0_3_12_17                                                                   |    <0.001 |
|                               mem_reg_0_3_18_23                                                                   |    <0.001 |
|                               mem_reg_0_3_24_29                                                                   |    <0.001 |
|                               mem_reg_0_3_30_35                                                                   |    <0.001 |
|                               mem_reg_0_3_36_41                                                                   |    <0.001 |
|                               mem_reg_0_3_42_47                                                                   |    <0.001 |
|                               mem_reg_0_3_48_53                                                                   |    <0.001 |
|                               mem_reg_0_3_54_59                                                                   |    <0.001 |
|                               mem_reg_0_3_60_65                                                                   |    <0.001 |
|                               mem_reg_0_3_66_71                                                                   |    <0.001 |
|                               mem_reg_0_3_6_11                                                                    |    <0.001 |
|                             of_pre_fifo_gen.u_ddr_of_pre_fifo                                                     |    <0.001 |
|                               mem_reg_0_15_0_5                                                                    |    <0.001 |
|                               mem_reg_0_15_12_17                                                                  |    <0.001 |
|                               mem_reg_0_15_18_23                                                                  |    <0.001 |
|                               mem_reg_0_15_24_29                                                                  |    <0.001 |
|                               mem_reg_0_15_30_35                                                                  |    <0.001 |
|                               mem_reg_0_15_36_41                                                                  |    <0.001 |
|                               mem_reg_0_15_42_47                                                                  |    <0.001 |
|                               mem_reg_0_15_48_53                                                                  |    <0.001 |
|                               mem_reg_0_15_54_59                                                                  |    <0.001 |
|                               mem_reg_0_15_60_65                                                                  |    <0.001 |
|                               mem_reg_0_15_66_71                                                                  |    <0.001 |
|                               mem_reg_0_15_6_11                                                                   |    <0.001 |
|                               mem_reg_0_15_72_77                                                                  |    <0.001 |
|                               mem_reg_0_15_78_79                                                                  |    <0.001 |
|                         ddr_phy_4lanes_1.u_ddr_phy_4lanes                                                         |     0.129 |
|                           ddr_byte_lane_B.ddr_byte_lane_B                                                         |     0.020 |
|                             ddr_byte_group_io                                                                     |    <0.001 |
|                             of_pre_fifo_gen.u_ddr_of_pre_fifo                                                     |    <0.001 |
|                               mem_reg_0_15_0_5                                                                    |    <0.001 |
|                               mem_reg_0_15_12_17                                                                  |    <0.001 |
|                               mem_reg_0_15_18_23                                                                  |    <0.001 |
|                               mem_reg_0_15_24_29                                                                  |    <0.001 |
|                               mem_reg_0_15_30_35                                                                  |    <0.001 |
|                               mem_reg_0_15_36_41                                                                  |    <0.001 |
|                               mem_reg_0_15_42_47                                                                  |    <0.001 |
|                               mem_reg_0_15_48_53                                                                  |    <0.001 |
|                               mem_reg_0_15_54_59                                                                  |    <0.001 |
|                               mem_reg_0_15_6_11                                                                   |    <0.001 |
|                           ddr_byte_lane_C.ddr_byte_lane_C                                                         |     0.020 |
|                             ddr_byte_group_io                                                                     |    <0.001 |
|                             of_pre_fifo_gen.u_ddr_of_pre_fifo                                                     |    <0.001 |
|                               mem_reg_0_15_0_5                                                                    |    <0.001 |
|                               mem_reg_0_15_12_17                                                                  |    <0.001 |
|                               mem_reg_0_15_18_23                                                                  |    <0.001 |
|                               mem_reg_0_15_24_29                                                                  |    <0.001 |
|                               mem_reg_0_15_30_35                                                                  |    <0.001 |
|                               mem_reg_0_15_36_41                                                                  |    <0.001 |
|                               mem_reg_0_15_42_47                                                                  |    <0.001 |
|                               mem_reg_0_15_48_53                                                                  |    <0.001 |
|                               mem_reg_0_15_54_59                                                                  |    <0.001 |
|                               mem_reg_0_15_60_65                                                                  |    <0.001 |
|                               mem_reg_0_15_66_71                                                                  |    <0.001 |
|                               mem_reg_0_15_6_11                                                                   |    <0.001 |
|                               mem_reg_0_15_72_77                                                                  |    <0.001 |
|                               mem_reg_0_15_78_79                                                                  |    <0.001 |
|                           ddr_byte_lane_D.ddr_byte_lane_D                                                         |     0.038 |
|                             ddr_byte_group_io                                                                     |    <0.001 |
|                             ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf                                             |     0.009 |
|                             ddr_ck_gen_loop[1].ddr_ck_gen.ddr_ck_obuf                                             |     0.009 |
|                             of_pre_fifo_gen.u_ddr_of_pre_fifo                                                     |    <0.001 |
|                               mem_reg_0_15_0_5                                                                    |    <0.001 |
|                               mem_reg_0_15_12_17                                                                  |    <0.001 |
|                               mem_reg_0_15_18_23                                                                  |    <0.001 |
|                               mem_reg_0_15_24_29                                                                  |    <0.001 |
|                               mem_reg_0_15_30_35                                                                  |    <0.001 |
|                               mem_reg_0_15_36_41                                                                  |    <0.001 |
|                               mem_reg_0_15_42_47                                                                  |    <0.001 |
|                               mem_reg_0_15_48_53                                                                  |    <0.001 |
|                               mem_reg_0_15_54_59                                                                  |    <0.001 |
|                               mem_reg_0_15_60_65                                                                  |    <0.001 |
|                               mem_reg_0_15_6_11                                                                   |    <0.001 |
|                         ddr_phy_4lanes_2.u_ddr_phy_4lanes                                                         |     0.273 |
|                           ddr_byte_lane_A.ddr_byte_lane_A                                                         |     0.055 |
|                             ddr_byte_group_io                                                                     |     0.031 |
|                             dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                         |    <0.001 |
|                               mem_reg_0_3_0_5                                                                     |    <0.001 |
|                               mem_reg_0_3_12_17                                                                   |    <0.001 |
|                               mem_reg_0_3_18_23                                                                   |    <0.001 |
|                               mem_reg_0_3_24_29                                                                   |    <0.001 |
|                               mem_reg_0_3_30_35                                                                   |    <0.001 |
|                               mem_reg_0_3_36_41                                                                   |    <0.001 |
|                               mem_reg_0_3_42_47                                                                   |    <0.001 |
|                               mem_reg_0_3_48_53                                                                   |    <0.001 |
|                               mem_reg_0_3_54_59                                                                   |    <0.001 |
|                               mem_reg_0_3_60_65                                                                   |    <0.001 |
|                               mem_reg_0_3_6_11                                                                    |    <0.001 |
|                             of_pre_fifo_gen.u_ddr_of_pre_fifo                                                     |    <0.001 |
|                               mem_reg_0_15_0_5                                                                    |    <0.001 |
|                               mem_reg_0_15_12_17                                                                  |    <0.001 |
|                               mem_reg_0_15_18_23                                                                  |    <0.001 |
|                               mem_reg_0_15_24_29                                                                  |    <0.001 |
|                               mem_reg_0_15_30_35                                                                  |    <0.001 |
|                               mem_reg_0_15_36_41                                                                  |    <0.001 |
|                               mem_reg_0_15_42_47                                                                  |    <0.001 |
|                               mem_reg_0_15_48_53                                                                  |    <0.001 |
|                               mem_reg_0_15_54_59                                                                  |    <0.001 |
|                               mem_reg_0_15_60_65                                                                  |    <0.001 |
|                               mem_reg_0_15_66_71                                                                  |    <0.001 |
|                               mem_reg_0_15_6_11                                                                   |    <0.001 |
|                               mem_reg_0_15_72_77                                                                  |    <0.001 |
|                               mem_reg_0_15_78_79                                                                  |    <0.001 |
|                           ddr_byte_lane_B.ddr_byte_lane_B                                                         |     0.055 |
|                             ddr_byte_group_io                                                                     |     0.031 |
|                             dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                         |    <0.001 |
|                               mem_reg_0_3_12_17                                                                   |    <0.001 |
|                               mem_reg_0_3_18_23                                                                   |    <0.001 |
|                               mem_reg_0_3_24_29                                                                   |    <0.001 |
|                               mem_reg_0_3_30_35                                                                   |    <0.001 |
|                               mem_reg_0_3_36_41                                                                   |    <0.001 |
|                               mem_reg_0_3_48_53                                                                   |    <0.001 |
|                               mem_reg_0_3_54_59                                                                   |    <0.001 |
|                               mem_reg_0_3_60_65                                                                   |    <0.001 |
|                               mem_reg_0_3_66_71                                                                   |    <0.001 |
|                               mem_reg_0_3_6_11                                                                    |    <0.001 |
|                               mem_reg_0_3_72_77                                                                   |    <0.001 |
|                               mem_reg_0_3_78_79                                                                   |    <0.001 |
|                             of_pre_fifo_gen.u_ddr_of_pre_fifo                                                     |    <0.001 |
|                               mem_reg_0_15_0_5                                                                    |    <0.001 |
|                               mem_reg_0_15_12_17                                                                  |    <0.001 |
|                               mem_reg_0_15_18_23                                                                  |    <0.001 |
|                               mem_reg_0_15_24_29                                                                  |    <0.001 |
|                               mem_reg_0_15_30_35                                                                  |    <0.001 |
|                               mem_reg_0_15_36_41                                                                  |    <0.001 |
|                               mem_reg_0_15_42_47                                                                  |    <0.001 |
|                               mem_reg_0_15_48_53                                                                  |    <0.001 |
|                               mem_reg_0_15_54_59                                                                  |    <0.001 |
|                               mem_reg_0_15_60_65                                                                  |    <0.001 |
|                               mem_reg_0_15_66_71                                                                  |    <0.001 |
|                               mem_reg_0_15_6_11                                                                   |    <0.001 |
|                               mem_reg_0_15_72_77                                                                  |    <0.001 |
|                               mem_reg_0_15_78_79                                                                  |    <0.001 |
|                           ddr_byte_lane_C.ddr_byte_lane_C                                                         |     0.055 |
|                             ddr_byte_group_io                                                                     |     0.031 |
|                             dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                         |    <0.001 |
|                               mem_reg_0_3_12_17                                                                   |    <0.001 |
|                               mem_reg_0_3_18_23                                                                   |    <0.001 |
|                               mem_reg_0_3_24_29                                                                   |    <0.001 |
|                               mem_reg_0_3_30_35                                                                   |    <0.001 |
|                               mem_reg_0_3_36_41                                                                   |    <0.001 |
|                               mem_reg_0_3_42_47                                                                   |    <0.001 |
|                               mem_reg_0_3_48_53                                                                   |    <0.001 |
|                               mem_reg_0_3_54_59                                                                   |    <0.001 |
|                               mem_reg_0_3_60_65                                                                   |    <0.001 |
|                               mem_reg_0_3_66_71                                                                   |    <0.001 |
|                               mem_reg_0_3_6_11                                                                    |    <0.001 |
|                             of_pre_fifo_gen.u_ddr_of_pre_fifo                                                     |    <0.001 |
|                               mem_reg_0_15_0_5                                                                    |    <0.001 |
|                               mem_reg_0_15_12_17                                                                  |    <0.001 |
|                               mem_reg_0_15_18_23                                                                  |    <0.001 |
|                               mem_reg_0_15_24_29                                                                  |    <0.001 |
|                               mem_reg_0_15_30_35                                                                  |    <0.001 |
|                               mem_reg_0_15_36_41                                                                  |    <0.001 |
|                               mem_reg_0_15_42_47                                                                  |    <0.001 |
|                               mem_reg_0_15_48_53                                                                  |    <0.001 |
|                               mem_reg_0_15_54_59                                                                  |    <0.001 |
|                               mem_reg_0_15_60_65                                                                  |    <0.001 |
|                               mem_reg_0_15_66_71                                                                  |    <0.001 |
|                               mem_reg_0_15_6_11                                                                   |    <0.001 |
|                               mem_reg_0_15_72_77                                                                  |    <0.001 |
|                               mem_reg_0_15_78_79                                                                  |    <0.001 |
|                           ddr_byte_lane_D.ddr_byte_lane_D                                                         |     0.055 |
|                             ddr_byte_group_io                                                                     |     0.031 |
|                             dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                         |    <0.001 |
|                               mem_reg_0_3_12_17                                                                   |    <0.001 |
|                               mem_reg_0_3_18_23                                                                   |    <0.001 |
|                               mem_reg_0_3_24_29                                                                   |    <0.001 |
|                               mem_reg_0_3_30_35                                                                   |    <0.001 |
|                               mem_reg_0_3_36_41                                                                   |    <0.001 |
|                               mem_reg_0_3_42_47                                                                   |    <0.001 |
|                               mem_reg_0_3_48_53                                                                   |    <0.001 |
|                               mem_reg_0_3_54_59                                                                   |    <0.001 |
|                               mem_reg_0_3_60_65                                                                   |    <0.001 |
|                               mem_reg_0_3_66_71                                                                   |    <0.001 |
|                               mem_reg_0_3_6_11                                                                    |    <0.001 |
|                             of_pre_fifo_gen.u_ddr_of_pre_fifo                                                     |    <0.001 |
|                               mem_reg_0_15_0_5                                                                    |    <0.001 |
|                               mem_reg_0_15_12_17                                                                  |    <0.001 |
|                               mem_reg_0_15_18_23                                                                  |    <0.001 |
|                               mem_reg_0_15_24_29                                                                  |    <0.001 |
|                               mem_reg_0_15_30_35                                                                  |    <0.001 |
|                               mem_reg_0_15_36_41                                                                  |    <0.001 |
|                               mem_reg_0_15_42_47                                                                  |    <0.001 |
|                               mem_reg_0_15_48_53                                                                  |    <0.001 |
|                               mem_reg_0_15_54_59                                                                  |    <0.001 |
|                               mem_reg_0_15_60_65                                                                  |    <0.001 |
|                               mem_reg_0_15_66_71                                                                  |    <0.001 |
|                               mem_reg_0_15_6_11                                                                   |    <0.001 |
|                               mem_reg_0_15_72_77                                                                  |    <0.001 |
|                               mem_reg_0_15_78_79                                                                  |    <0.001 |
|                   mc0                                                                                             |     0.008 |
|                     bank_mach0                                                                                    |     0.003 |
|                       arb_mux0                                                                                    |    <0.001 |
|                         arb_row_col0                                                                              |    <0.001 |
|                           col_arb0                                                                                |    <0.001 |
|                           config_arb0                                                                             |    <0.001 |
|                           pre_4_1_1T_arb.pre_arb0                                                                 |    <0.001 |
|                           row_arb0                                                                                |    <0.001 |
|                         arb_select0                                                                               |    <0.001 |
|                       bank_cntrl[0].bank0                                                                         |    <0.001 |
|                         bank_compare0                                                                             |    <0.001 |
|                         bank_queue0                                                                               |    <0.001 |
|                         bank_state0                                                                               |    <0.001 |
|                       bank_cntrl[1].bank0                                                                         |    <0.001 |
|                         bank_compare0                                                                             |    <0.001 |
|                         bank_queue0                                                                               |    <0.001 |
|                         bank_state0                                                                               |    <0.001 |
|                       bank_cntrl[2].bank0                                                                         |    <0.001 |
|                         bank_compare0                                                                             |    <0.001 |
|                         bank_queue0                                                                               |    <0.001 |
|                         bank_state0                                                                               |    <0.001 |
|                       bank_cntrl[3].bank0                                                                         |    <0.001 |
|                         bank_compare0                                                                             |    <0.001 |
|                         bank_queue0                                                                               |    <0.001 |
|                         bank_state0                                                                               |    <0.001 |
|                       bank_common0                                                                                |    <0.001 |
|                     col_mach0                                                                                     |     0.001 |
|                       read_fifo.fifo_ram[0].RAM32M0                                                               |    <0.001 |
|                       read_fifo.fifo_ram[1].RAM32M0                                                               |    <0.001 |
|                     rank_mach0                                                                                    |    <0.001 |
|                       rank_cntrl[0].rank_cntrl0                                                                   |    <0.001 |
|                       rank_cntrl[1].rank_cntrl0                                                                   |    <0.001 |
|                       rank_common0                                                                                |    <0.001 |
|                         maintenance_request.maint_arb0                                                            |    <0.001 |
|                         periodic_read_request.periodic_rd_arb0                                                    |    <0.001 |
|                 u_axi_mc                                                                                          |     0.010 |
|                   axi_mc_ar_channel_0                                                                             |    <0.001 |
|                     ar_cmd_fsm_0                                                                                  |    <0.001 |
|                     axi_mc_cmd_translator_0                                                                       |    <0.001 |
|                       axi_mc_incr_cmd_0                                                                           |    <0.001 |
|                       axi_mc_wrap_cmd_0                                                                           |    <0.001 |
|                   axi_mc_aw_channel_0                                                                             |    <0.001 |
|                     aw_cmd_fsm_0                                                                                  |    <0.001 |
|                     axi_mc_cmd_translator_0                                                                       |    <0.001 |
|                       axi_mc_incr_cmd_0                                                                           |    <0.001 |
|                       axi_mc_wrap_cmd_0                                                                           |    <0.001 |
|                   axi_mc_b_channel_0                                                                              |    <0.001 |
|                     bid_fifo_0                                                                                    |    <0.001 |
|                   axi_mc_cmd_arbiter_0                                                                            |    <0.001 |
|                   axi_mc_r_channel_0                                                                              |     0.003 |
|                     rd_data_fifo_0                                                                                |     0.003 |
|                     transaction_fifo_0                                                                            |    <0.001 |
|                   axi_mc_w_channel_0                                                                              |     0.006 |
|                 u_ui_top                                                                                          |     0.015 |
|                   ui_cmd0                                                                                         |    <0.001 |
|                   ui_rd_data0                                                                                     |     0.006 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0                                               |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0                                               |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[21].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[22].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[23].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[24].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[25].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[26].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[27].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[28].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[29].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0                                               |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[30].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[31].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[32].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[33].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[34].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[35].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[36].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[37].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[38].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[39].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0                                               |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[40].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[41].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[42].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[43].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[44].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[45].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[46].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[47].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[48].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[49].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0                                               |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[50].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[51].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[52].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[53].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[54].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[55].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[56].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[57].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[58].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[59].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0                                               |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[60].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[61].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[62].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[63].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[64].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[65].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[66].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[67].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[68].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[69].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0                                               |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[70].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[71].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[72].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[73].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[74].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[75].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[76].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[77].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[78].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[79].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0                                               |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[80].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[81].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[82].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[83].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[84].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[85].RAM32M0                                              |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0                                               |    <0.001 |
|                     not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0                                               |    <0.001 |
|                     not_strict_mode.status_ram.RAM32M0                                                            |    <0.001 |
|                   ui_wr_data0                                                                                     |     0.008 |
|                     pointer_ram.rams[0].RAM32M0                                                                   |    <0.001 |
|                     pointer_ram.rams[1].RAM32M0                                                                   |    <0.001 |
|                     write_buffer.wr_buffer_ram[0].RAM32M0                                                         |    <0.001 |
|                     write_buffer.wr_buffer_ram[10].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[11].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[12].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[13].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[14].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[15].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[16].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[17].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[18].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[19].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[1].RAM32M0                                                         |    <0.001 |
|                     write_buffer.wr_buffer_ram[20].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[21].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[22].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[23].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[24].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[25].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[26].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[27].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[28].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[29].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[2].RAM32M0                                                         |    <0.001 |
|                     write_buffer.wr_buffer_ram[30].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[31].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[32].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[33].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[34].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[35].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[36].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[37].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[38].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[39].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[3].RAM32M0                                                         |    <0.001 |
|                     write_buffer.wr_buffer_ram[40].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[41].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[42].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[43].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[44].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[45].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[46].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[47].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[48].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[49].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[4].RAM32M0                                                         |    <0.001 |
|                     write_buffer.wr_buffer_ram[50].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[51].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[52].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[53].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[54].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[55].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[56].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[57].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[58].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[59].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[5].RAM32M0                                                         |    <0.001 |
|                     write_buffer.wr_buffer_ram[60].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[61].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[62].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[63].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[64].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[65].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[66].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[67].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[68].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[69].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[6].RAM32M0                                                         |    <0.001 |
|                     write_buffer.wr_buffer_ram[70].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[71].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[72].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[73].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[74].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[75].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[76].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[77].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[78].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[79].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[7].RAM32M0                                                         |    <0.001 |
|                     write_buffer.wr_buffer_ram[80].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[81].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[82].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[83].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[84].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[85].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[86].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[87].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[88].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[89].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[8].RAM32M0                                                         |    <0.001 |
|                     write_buffer.wr_buffer_ram[90].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[91].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[92].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[93].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[94].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[95].RAM32M0                                                        |    <0.001 |
|                     write_buffer.wr_buffer_ram[9].RAM32M0                                                         |    <0.001 |
|         axi_gpio                                                                                                  |    <0.001 |
|           U0                                                                                                      |    <0.001 |
|             AXI_LITE_IPIF_I                                                                                       |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                                                  |    <0.001 |
|                 I_DECODER                                                                                         |    <0.001 |
|             gpio_core_1                                                                                           |    <0.001 |
|         axi_hwicap_0                                                                                              |     0.008 |
|           U0                                                                                                      |     0.008 |
|             ICAP_NOT_SHARED.HWICAP_CTRL_I                                                                         |     0.007 |
|               GEN_BUS2ICAP_RESET                                                                                  |    <0.001 |
|               IPIC_IF_I                                                                                           |     0.005 |
|                 BUS2ICAP_SIZE_REGISTER_PROCESS                                                                    |    <0.001 |
|                 ICAP2BUS_STATUS_REGISTER_PROCESS                                                                  |    <0.001 |
|                 ICAP2PLB_SYNCH1                                                                                   |    <0.001 |
|                 ICAP2PLB_SYNCH2                                                                                   |    <0.001 |
|                 ICAP2PLB_SYNCH3                                                                                   |    <0.001 |
|                 ICAP2PLB_SYNCH4                                                                                   |    <0.001 |
|                 ICAP2PLB_SYNCH5                                                                                   |    <0.001 |
|                 PLB2ICAP_SYNCH1                                                                                   |    <0.001 |
|                 PLB2ICAP_SYNCH2                                                                                   |    <0.001 |
|                 PLB2ICAP_SYNCH3                                                                                   |    <0.001 |
|                 RD_FIFO.RDDATA_FIFO_I                                                                             |     0.002 |
|                   USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                                                  |     0.002 |
|                     inst_fifo_gen                                                                                 |     0.002 |
|                       gconvfifo.rf                                                                                |     0.002 |
|                         grf.rf                                                                                    |     0.002 |
|                           gntv_or_sync_fifo.gcx.clkx                                                              |    <0.001 |
|                             gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                  |    <0.001 |
|                             gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                  |    <0.001 |
|                             gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                  |    <0.001 |
|                             gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                  |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                                |    <0.001 |
|                             gras.grdc1.rdc                                                                        |    <0.001 |
|                             gras.rsts                                                                             |    <0.001 |
|                             rpntr                                                                                 |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                |    <0.001 |
|                             gwas.gwdc0.wdc                                                                        |    <0.001 |
|                             gwas.wsts                                                                             |    <0.001 |
|                             wpntr                                                                                 |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                   |    <0.001 |
|                             gbm.gbmg.gbmga.ngecc.bmg                                                              |    <0.001 |
|                               inst_blk_mem_gen                                                                    |    <0.001 |
|                                 gnbram.gnativebmg.native_blk_mem_gen                                              |    <0.001 |
|                                   valid.cstr                                                                      |    <0.001 |
|                                     ramloop[0].ram.r                                                              |    <0.001 |
|                                       prim_noinit.ram                                                             |    <0.001 |
|                           rstblk                                                                                  |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst                        |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst                        |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst                        |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst                        |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_inst                |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_wr_inst             |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].wr_rst_ext_inst            |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_inst                |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_wr_inst             |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].wr_rst_ext_inst            |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst                |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_wr_inst             |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].wr_rst_ext_inst            |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst             |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].wr_rst_ext_inst            |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst                              |    <0.001 |
|                 RD_FIFO.RDFULL_SYNCH                                                                              |    <0.001 |
|                 WRFIFO.WRDATA_FIFO_I                                                                              |     0.001 |
|                   USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                                                  |     0.001 |
|                     inst_fifo_gen                                                                                 |     0.001 |
|                       gconvfifo.rf                                                                                |     0.001 |
|                         grf.rf                                                                                    |     0.001 |
|                           gntv_or_sync_fifo.gcx.clkx                                                              |    <0.001 |
|                             gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                  |    <0.001 |
|                             gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                  |    <0.001 |
|                             gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                  |    <0.001 |
|                             gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                  |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                                |    <0.001 |
|                             gras.rsts                                                                             |    <0.001 |
|                             rpntr                                                                                 |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                |    <0.001 |
|                             gwas.gwdc0.wdc                                                                        |    <0.001 |
|                             gwas.wsts                                                                             |    <0.001 |
|                             wpntr                                                                                 |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                   |    <0.001 |
|                             gbm.gbmg.gbmga.ngecc.bmg                                                              |    <0.001 |
|                               inst_blk_mem_gen                                                                    |    <0.001 |
|                                 gnbram.gnativebmg.native_blk_mem_gen                                              |    <0.001 |
|                                   valid.cstr                                                                      |    <0.001 |
|                                     ramloop[0].ram.r                                                              |    <0.001 |
|                                       prim_noinit.ram                                                             |    <0.001 |
|                           rstblk                                                                                  |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst                        |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst                        |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst                        |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst                        |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_inst                |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_wr_inst             |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].wr_rst_ext_inst            |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_inst                |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_wr_inst             |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].wr_rst_ext_inst            |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst                |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_wr_inst             |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].wr_rst_ext_inst            |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst             |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].wr_rst_ext_inst            |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst                              |    <0.001 |
|                 WRFIFO.WREMPTY_SYNCH                                                                              |    <0.001 |
|               icap_statemachine_I1                                                                                |     0.002 |
|             INTERRUPT_CONTROL_I                                                                                   |    <0.001 |
|             XI4_LITE_I                                                                                            |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                                                  |    <0.001 |
|                 I_DECODER                                                                                         |    <0.001 |
|         axi_iic_0                                                                                                 |     0.003 |
|           U0                                                                                                      |     0.003 |
|             X_IIC                                                                                                 |     0.003 |
|               DYN_MASTER_I                                                                                        |    <0.001 |
|               FILTER_I                                                                                            |    <0.001 |
|                 SCL_DEBOUNCE                                                                                      |    <0.001 |
|                   INPUT_DOUBLE_REGS                                                                               |    <0.001 |
|                 SDA_DEBOUNCE                                                                                      |    <0.001 |
|                   INPUT_DOUBLE_REGS                                                                               |    <0.001 |
|               IIC_CONTROL_I                                                                                       |     0.001 |
|                 BITCNT                                                                                            |    <0.001 |
|                 CLKCNT                                                                                            |    <0.001 |
|                 I2CDATA_REG                                                                                       |    <0.001 |
|                 I2CHEADER_REG                                                                                     |    <0.001 |
|                 SETUP_CNT                                                                                         |    <0.001 |
|               READ_FIFO_I                                                                                         |    <0.001 |
|               REG_INTERFACE_I                                                                                     |    <0.001 |
|               WRITE_FIFO_CTRL_I                                                                                   |    <0.001 |
|               WRITE_FIFO_I                                                                                        |    <0.001 |
|               X_AXI_IPIF_SSP1                                                                                     |    <0.001 |
|                 AXI_LITE_IPIF_I                                                                                   |    <0.001 |
|                   I_SLAVE_ATTACHMENT                                                                              |    <0.001 |
|                     I_DECODER                                                                                     |    <0.001 |
|                 X_INTERRUPT_CONTROL                                                                               |    <0.001 |
|                 X_SOFT_RESET                                                                                      |    <0.001 |
|         axi_interconnect_0                                                                                        |     0.006 |
|           s00_couplers                                                                                            |     0.002 |
|             s00_regslice                                                                                          |     0.002 |
|               inst                                                                                                |     0.002 |
|                 ar_pipe                                                                                           |    <0.001 |
|                 aw_pipe                                                                                           |    <0.001 |
|                 b_pipe                                                                                            |    <0.001 |
|                 r_pipe                                                                                            |    <0.001 |
|                 w_pipe                                                                                            |    <0.001 |
|           xbar                                                                                                    |     0.005 |
|             inst                                                                                                  |     0.005 |
|               gen_sasd.crossbar_sasd_0                                                                            |     0.005 |
|                 addr_arbiter_inst                                                                                 |     0.003 |
|                 gen_decerr.decerr_slave_inst                                                                      |    <0.001 |
|                 reg_slice_r                                                                                       |     0.001 |
|                 splitter_ar                                                                                       |    <0.001 |
|                 splitter_aw                                                                                       |    <0.001 |
|         axi_quad_spi_0                                                                                            |     0.003 |
|           U0                                                                                                      |     0.003 |
|             NO_DUAL_QUAD_MODE.QSPI_NORMAL                                                                         |     0.003 |
|               QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I                                                                  |    <0.001 |
|                 I_SLAVE_ATTACHMENT                                                                                |    <0.001 |
|                   I_DECODER                                                                                       |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                 |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I                                |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I                                |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I                                |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[13].MULTIPLE_CES_THIS_CS_GEN.CE_I                                |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[14].MULTIPLE_CES_THIS_CS_GEN.CE_I                                |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                                 |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                 |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                                 |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                                 |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                                 |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                                 |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                                 |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I                                 |    <0.001 |
|                     MEM_DECODE_GEN[0].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I                                 |    <0.001 |
|                     MEM_DECODE_GEN[1].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                 |    <0.001 |
|                     MEM_DECODE_GEN[1].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                                 |    <0.001 |
|                     MEM_DECODE_GEN[2].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                 |    <0.001 |
|                     MEM_DECODE_GEN[2].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                                 |    <0.001 |
|               QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I                                                            |     0.003 |
|                 CONTROL_REG_I                                                                                     |    <0.001 |
|                 FIFO_EXISTS.CLK_CROSS_I                                                                           |    <0.001 |
|                   LOGIC_GENERATION_CDC.CMD_ERR_S2AX_1                                                             |    <0.001 |
|                   LOGIC_GENERATION_CDC.DRR_OVERRUN_S2AX_1                                                         |    <0.001 |
|                   LOGIC_GENERATION_CDC.MODF_STROBE_S2AX_1                                                         |    <0.001 |
|                   LOGIC_GENERATION_CDC.RX_FIFO_RST_AX2S_1                                                         |    <0.001 |
|                   LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1                                                         |    <0.001 |
|                   LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1                                                   |    <0.001 |
|                   LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1                                                        |    <0.001 |
|                   LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1                                                        |    <0.001 |
|                   LOGIC_GENERATION_CDC.SPICR_5_TXFIFO_AX2S_1                                                      |    <0.001 |
|                   LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1                                                  |    <0.001 |
|                   LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC                   |    <0.001 |
|                   LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC                   |    <0.001 |
|                   LOGIC_GENERATION_CDC.SPISEL_D1_REG_S2AX_1                                                       |    <0.001 |
|                   LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC[0].SPISSR_AX2S_1_CDC                                   |    <0.001 |
|                   LOGIC_GENERATION_CDC.SR_3_MODF_AX2S_1                                                           |    <0.001 |
|                   LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1                                                   |    <0.001 |
|                   LOGIC_GENERATION_CDC.TX_EMPT_4_SPISR_S2AX_1                                                     |    <0.001 |
|                 FIFO_EXISTS.FIFO_IF_MODULE_I                                                                      |    <0.001 |
|                 FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC                                                      |    <0.001 |
|                 FIFO_EXISTS.RX_FIFO_FULL_CNTR_I                                                                   |    <0.001 |
|                 FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC                                                     |    <0.001 |
|                 FIFO_EXISTS.RX_FIFO_II                                                                            |    <0.001 |
|                   USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                                                  |    <0.001 |
|                     inst_fifo_gen                                                                                 |    <0.001 |
|                       gconvfifo.rf                                                                                |    <0.001 |
|                         grf.rf                                                                                    |    <0.001 |
|                           gntv_or_sync_fifo.gcx.clkx                                                              |    <0.001 |
|                             gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                  |    <0.001 |
|                             gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                  |    <0.001 |
|                             gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                  |    <0.001 |
|                             gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                  |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                                |    <0.001 |
|                             gr1.gr1_int.rfwft                                                                     |    <0.001 |
|                             gras.rsts                                                                             |    <0.001 |
|                             rpntr                                                                                 |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                |    <0.001 |
|                             gwas.wsts                                                                             |    <0.001 |
|                             wpntr                                                                                 |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                   |    <0.001 |
|                             gdm.dm_gen.dm                                                                         |    <0.001 |
|                               RAM_reg_0_15_0_5                                                                    |    <0.001 |
|                               RAM_reg_0_15_6_7                                                                    |    <0.001 |
|                           rstblk                                                                                  |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                              |    <0.001 |
|                 FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I                                                                  |    <0.001 |
|                 FIFO_EXISTS.TX_FIFO_II                                                                            |    <0.001 |
|                   USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                                                  |    <0.001 |
|                     inst_fifo_gen                                                                                 |    <0.001 |
|                       gconvfifo.rf                                                                                |    <0.001 |
|                         grf.rf                                                                                    |    <0.001 |
|                           gntv_or_sync_fifo.gcx.clkx                                                              |    <0.001 |
|                             gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                  |    <0.001 |
|                             gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                  |    <0.001 |
|                             gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                  |    <0.001 |
|                             gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                  |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                                |    <0.001 |
|                             gr1.gr1_int.rfwft                                                                     |    <0.001 |
|                             gras.rsts                                                                             |    <0.001 |
|                             rpntr                                                                                 |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                |    <0.001 |
|                             gwas.wsts                                                                             |    <0.001 |
|                             wpntr                                                                                 |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                   |    <0.001 |
|                             gdm.dm_gen.dm                                                                         |    <0.001 |
|                               RAM_reg_0_15_0_5                                                                    |    <0.001 |
|                               RAM_reg_0_15_6_7                                                                    |    <0.001 |
|                           rstblk                                                                                  |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                              |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                              |    <0.001 |
|                 INTERRUPT_CONTROL_I                                                                               |    <0.001 |
|                 LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I                                    |    <0.001 |
|                 LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I                                                        |    <0.001 |
|                   QSPI_LOOK_UP_MODE_2_MEMORY_1.dist_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.C_SPI_MODE_1_MIXED_ROM_I |    <0.001 |
|                     synth_options.dist_mem_inst                                                                   |    <0.001 |
|                       gen_rom.rom_inst                                                                            |    <0.001 |
|                 LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I                                                      |    <0.001 |
|                 RESET_SYNC_AXI_SPI_CLK_INST                                                                       |    <0.001 |
|                 SOFT_RESET_I                                                                                      |    <0.001 |
|                 STATUS_REG_MODE_12_GEN.STATUS_SLAVE_SEL_REG_I                                                     |    <0.001 |
|         axi_timer_0                                                                                               |     0.004 |
|           U0                                                                                                      |     0.004 |
|             AXI4_LITE_I                                                                                           |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                                                  |    <0.001 |
|                 I_DECODER                                                                                         |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                   |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                   |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                                   |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                                   |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                                   |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                                   |    <0.001 |
|             TC_CORE_I                                                                                             |     0.003 |
|               COUNTER_0_I                                                                                         |     0.001 |
|                 COUNTER_I                                                                                         |     0.001 |
|               GEN_SECOND_TIMER.COUNTER_1_I                                                                        |     0.002 |
|                 COUNTER_I                                                                                         |     0.001 |
|               READ_MUX_I                                                                                          |     0.000 |
|               TIMER_CONTROL_I                                                                                     |    <0.001 |
|                 INPUT_DOUBLE_REGS3                                                                                |    <0.001 |
|         axi_uart_fpga_output                                                                                      |     0.002 |
|           U0                                                                                                      |     0.002 |
|             AXI_LITE_IPIF_I                                                                                       |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                                                  |    <0.001 |
|                 I_DECODER                                                                                         |    <0.001 |
|             XUART_I_1                                                                                             |     0.002 |
|               IPIC_IF_I_1                                                                                         |    <0.001 |
|               UART16550_I_1                                                                                       |     0.002 |
|                 GENERATING_FIFOS.rx_fifo_block_1                                                                  |    <0.001 |
|                   rx_fifo_control_1                                                                               |    <0.001 |
|                   srl_fifo_rbu_f_i1                                                                               |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                       |    <0.001 |
|                     DYNSHREG_F_I                                                                                  |    <0.001 |
|                 GENERATING_FIFOS.tx_fifo_block_1                                                                  |    <0.001 |
|                   srl_fifo_rbu_f_i1                                                                               |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                       |    <0.001 |
|                     DYNSHREG_F_I                                                                                  |    <0.001 |
|                 rx16550_1                                                                                         |    <0.001 |
|                 tx16550_1                                                                                         |    <0.001 |
|                 xuart_tx_load_sm_1                                                                                |    <0.001 |
|         clk_wiz_1                                                                                                 |     0.113 |
|           inst                                                                                                    |     0.113 |
|         rst_clk_wiz_1_100M                                                                                        |    <0.001 |
|           U0                                                                                                      |    <0.001 |
|             EXT_LPF                                                                                               |    <0.001 |
|               ACTIVE_LOW_EXT.ACT_LO_EXT                                                                           |    <0.001 |
|             SEQ                                                                                                   |    <0.001 |
|               SEQ_COUNTER                                                                                         |    <0.001 |
|         xadc_wiz_0                                                                                                |     0.005 |
|           U0                                                                                                      |     0.005 |
|             AXI_LITE_IPIF_I                                                                                       |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                                                  |    <0.001 |
|                 I_DECODER                                                                                         |    <0.001 |
|             AXI_XADC_CORE_I                                                                                       |     0.004 |
|               Inst_drp_arbiter                                                                                    |    <0.001 |
|               temperature_update_inst                                                                             |    <0.001 |
|             INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I                                                                  |    <0.001 |
|             SOFT_RESET_I                                                                                          |    <0.001 |
|       iic_scl_iobuf                                                                                               |     0.000 |
|       iic_sda_iobuf                                                                                               |     0.000 |
|       qspi_io0_iobuf                                                                                              |    <0.001 |
|       qspi_io1_iobuf                                                                                              |    <0.001 |
|       qspi_io2_iobuf                                                                                              |    <0.001 |
|       qspi_io3_iobuf                                                                                              |    <0.001 |
|       qspi_ss_iobuf_0                                                                                             |     0.000 |
|   MGT                                                                                                             |     0.532 |
|     FROM_PROC_FIFO                                                                                                |     0.005 |
|       agen_d512.t_axi4_stream64_afifo_d512_inst                                                                   |     0.005 |
|         U0                                                                                                        |     0.005 |
|           inst_fifo_gen                                                                                           |     0.005 |
|             gaxis_fifo.gaxisf.axisf                                                                               |     0.005 |
|               grf.rf                                                                                              |     0.005 |
|                 gntv_or_sync_fifo.gcx.clkx                                                                        |    <0.001 |
|                   gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                            |    <0.001 |
|                   gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                            |    <0.001 |
|                   gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                            |    <0.001 |
|                   gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                            |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                                                          |    <0.001 |
|                   gr1.gr1_int.rfwft                                                                               |    <0.001 |
|                   gras.rsts                                                                                       |    <0.001 |
|                     c0                                                                                            |    <0.001 |
|                     c1                                                                                            |    <0.001 |
|                   rpntr                                                                                           |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                                          |    <0.001 |
|                   gwas.wsts                                                                                       |    <0.001 |
|                     c1                                                                                            |    <0.001 |
|                     c2                                                                                            |    <0.001 |
|                   wpntr                                                                                           |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                                             |     0.004 |
|                   gbm.gbmg.gbmgb.ngecc.bmg                                                                        |     0.004 |
|                     inst_blk_mem_gen                                                                              |     0.004 |
|                       gnbram.gnativebmg.native_blk_mem_gen                                                        |     0.004 |
|                         valid.cstr                                                                                |     0.004 |
|                           ramloop[0].ram.r                                                                        |     0.001 |
|                             prim_noinit.ram                                                                       |     0.001 |
|                           ramloop[1].ram.r                                                                        |     0.003 |
|                             prim_noinit.ram                                                                       |     0.003 |
|                 rstblk                                                                                            |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst                                  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst                                  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst                                  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst                                  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_inst                          |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_wr_inst                       |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].wr_rst_ext_inst                      |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_inst                          |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_wr_inst                       |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].wr_rst_ext_inst                      |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst                          |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_wr_inst                       |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].wr_rst_ext_inst                      |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst                       |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].wr_rst_ext_inst                      |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                        |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                        |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                        |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                        |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                                        |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                                        |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst                                        |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst                                        |    <0.001 |
|     MGT                                                                                                           |     0.527 |
|       CTRL                                                                                                        |    <0.001 |
|         core_sync                                                                                                 |    <0.001 |
|         exp_loopback_sync                                                                                         |    <0.001 |
|         exp_pwrdown_sync                                                                                          |    <0.001 |
|         pll_sync                                                                                                  |    <0.001 |
|         sync_resetn_inst                                                                                          |    <0.001 |
|       EXP                                                                                                         |     0.525 |
|         U0                                                                                                        |     0.525 |
|           axi_to_ll_pdu_i                                                                                         |    <0.001 |
|           core_reset_logic_i                                                                                      |    <0.001 |
|             link_reset_cdc_sync                                                                                   |    <0.001 |
|             tx_lock_cdc_sync                                                                                      |    <0.001 |
|           exp_mgt_aurora_lane_4byte_0_i                                                                           |     0.002 |
|             exp_mgt_err_detect_4byte_i                                                                            |    <0.001 |
|             exp_mgt_hotplug_i                                                                                     |    <0.001 |
|               rx_cc_cdc_sync                                                                                      |    <0.001 |
|             exp_mgt_lane_init_sm_4byte_i                                                                          |    <0.001 |
|             exp_mgt_sym_dec_4byte_i                                                                               |     0.001 |
|             exp_mgt_sym_gen_4byte_i                                                                               |    <0.001 |
|           exp_mgt_aurora_lane_4byte_1_i                                                                           |     0.002 |
|             exp_mgt_err_detect_4byte_i                                                                            |    <0.001 |
|             exp_mgt_hotplug_i                                                                                     |    <0.001 |
|               rx_cc_cdc_sync                                                                                      |    <0.001 |
|             exp_mgt_lane_init_sm_4byte_i                                                                          |    <0.001 |
|             exp_mgt_sym_dec_4byte_i                                                                               |     0.001 |
|             exp_mgt_sym_gen_4byte_i                                                                               |    <0.001 |
|           exp_mgt_global_logic_i                                                                                  |    <0.001 |
|             channel_err_detect_i                                                                                  |    <0.001 |
|             channel_init_sm_i                                                                                     |    <0.001 |
|             idle_and_ver_gen_i                                                                                    |    <0.001 |
|           exp_mgt_rx_ll_i                                                                                         |     0.003 |
|             rx_ll_pdu_datapath_i                                                                                  |     0.003 |
|               output_mux_i                                                                                        |    <0.001 |
|               sideband_output_i                                                                                   |    <0.001 |
|               stage_1_rx_ll_deframer_i                                                                            |    <0.001 |
|               stage_2_left_align_control_i                                                                        |    <0.001 |
|               stage_2_valid_data_counter_i                                                                        |    <0.001 |
|               stage_3_left_align_datapath_mux_i                                                                   |    <0.001 |
|               stage_3_output_switch_control_i                                                                     |    <0.001 |
|               stage_3_storage_ce_control_i                                                                        |    <0.001 |
|               stage_3_storage_count_control_i                                                                     |    <0.001 |
|               stage_3_storage_switch_control_i                                                                    |    <0.001 |
|               stage_4_storage_mux_i                                                                               |    <0.001 |
|           exp_mgt_tx_ll_i                                                                                         |     0.001 |
|             tx_ll_control_i                                                                                       |    <0.001 |
|             tx_ll_datapath_i                                                                                      |     0.001 |
|           gt_reset_cdc_sync                                                                                       |    <0.001 |
|           gt_wrapper_i                                                                                            |     0.515 |
|             exp_mgt_multi_gt_i                                                                                    |     0.513 |
|               gt0_exp_mgt_i                                                                                       |     0.257 |
|               gt1_exp_mgt_i                                                                                       |     0.257 |
|             gt_rxresetfsm_i                                                                                       |    <0.001 |
|               sync_CPLLLOCK_cdc_sync                                                                              |    <0.001 |
|               sync_RXRESETDONE_cdc_sync                                                                           |    <0.001 |
|               sync_mmcm_lock_reclocked_cdc_sync                                                                   |    <0.001 |
|               sync_run_phase_alignment_int_cdc_sync                                                               |    <0.001 |
|               sync_rx_fsm_reset_done_int_cdc_sync                                                                 |    <0.001 |
|               sync_time_out_wait_bypass_cdc_sync                                                                  |    <0.001 |
|             gt_txresetfsm_i                                                                                       |    <0.001 |
|               sync_CPLLLOCK_cdc_sync                                                                              |    <0.001 |
|               sync_TXRESETDONE_cdc_sync                                                                           |    <0.001 |
|               sync_mmcm_lock_reclocked_cdc_sync                                                                   |    <0.001 |
|               sync_run_phase_alignment_int_cdc_sync                                                               |    <0.001 |
|               sync_time_out_wait_bypass_cdc_sync                                                                  |    <0.001 |
|               sync_tx_fsm_reset_done_int_cdc_sync                                                                 |    <0.001 |
|             gtrxreset_cdc_sync                                                                                    |    <0.001 |
|           hpcnt_reset_cdc_sync                                                                                    |    <0.001 |
|           ll_to_axi_pdu_i                                                                                         |    <0.001 |
|           reset_sync_user_clk_cdc_sync                                                                            |    <0.001 |
|           standard_cc_module_i                                                                                    |    <0.001 |
|       EXP_CLOCK                                                                                                   |    <0.001 |
|       EXP_COMMON                                                                                                  |    <0.001 |
|       EXP_RESET                                                                                                   |    <0.001 |
|         gt_rst_r_cdc_sync                                                                                         |    <0.001 |
|     TO_PROC_FIFO                                                                                                  |    <0.001 |
|       agen_d16.t_axi4_stream64_afifo_d16_inst                                                                     |    <0.001 |
|         U0                                                                                                        |    <0.001 |
|           inst_fifo_gen                                                                                           |    <0.001 |
|             gaxis_fifo.gaxisf.axisf                                                                               |    <0.001 |
|               grf.rf                                                                                              |    <0.001 |
|                 gntv_or_sync_fifo.gcx.clkx                                                                        |    <0.001 |
|                   gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                            |    <0.001 |
|                   gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                            |    <0.001 |
|                   gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                            |    <0.001 |
|                   gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                            |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                                                          |    <0.001 |
|                   gr1.gr1_int.rfwft                                                                               |    <0.001 |
|                   gras.rsts                                                                                       |    <0.001 |
|                   rpntr                                                                                           |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                                          |    <0.001 |
|                   gwas.wsts                                                                                       |    <0.001 |
|                   wpntr                                                                                           |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                                             |    <0.001 |
|                   gbm.gbmg.gbmgb.ngecc.bmg                                                                        |    <0.001 |
|                     inst_blk_mem_gen                                                                              |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                                                        |    <0.001 |
|                         valid.cstr                                                                                |    <0.001 |
|                           ramloop[0].ram.r                                                                        |    <0.001 |
|                             prim_noinit.ram                                                                       |    <0.001 |
|                           ramloop[1].ram.r                                                                        |    <0.001 |
|                             prim_noinit.ram                                                                       |    <0.001 |
|                 rstblk                                                                                            |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst                                  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst                                  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst                                  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst                                  |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_inst                          |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_wr_inst                       |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].wr_rst_ext_inst                      |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_inst                          |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_wr_inst                       |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].wr_rst_ext_inst                      |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst                          |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_wr_inst                       |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].wr_rst_ext_inst                      |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst                       |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].wr_rst_ext_inst                      |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                        |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                        |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                        |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                        |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                                        |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                                        |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst                                        |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst                                        |    <0.001 |
|   U1                                                                                                              |     0.015 |
|     AXIL_MEM                                                                                                      |    <0.001 |
|     U1                                                                                                            |    <0.001 |
|       U1                                                                                                          |    <0.001 |
|     U2                                                                                                            |     0.015 |
|       BUF_CTRL                                                                                                    |     0.002 |
|         U0A                                                                                                       |    <0.001 |
|         U1B                                                                                                       |    <0.001 |
|         U1C                                                                                                       |    <0.001 |
|         U1D                                                                                                       |    <0.001 |
|         U1E                                                                                                       |    <0.001 |
|         U3B                                                                                                       |    <0.001 |
|         U3D                                                                                                       |    <0.001 |
|       FSM                                                                                                         |     0.009 |
|         WL_sync                                                                                                   |    <0.001 |
|         inst_sync_reset                                                                                           |    <0.001 |
|       U11                                                                                                         |    <0.001 |
|         sync_reset_inst                                                                                           |    <0.001 |
|       U16                                                                                                         |     0.001 |
|         U1                                                                                                        |    <0.001 |
|         U2                                                                                                        |     0.001 |
|           U0                                                                                                      |    <0.001 |
|         detect_eof.detect_frame_done0                                                                             |    <0.001 |
|           U1                                                                                                      |    <0.001 |
|       U2                                                                                                          |    <0.001 |
|         U1                                                                                                        |    <0.001 |
|           inst                                                                                                    |    <0.001 |
|             gen_upsizer_conversion.axisc_upsizer_0                                                                |    <0.001 |
|       U27                                                                                                         |    <0.001 |
|         r0                                                                                                        |    <0.001 |
|       U4                                                                                                          |    <0.001 |
|         U0                                                                                                        |    <0.001 |
|           inst_blk_mem_gen                                                                                        |    <0.001 |
|             gnbram.gnativebmg.native_blk_mem_gen                                                                  |    <0.001 |
|               valid.cstr                                                                                          |    <0.001 |
|                 ramloop[0].ram.r                                                                                  |    <0.001 |
|                   prim_noinit.ram                                                                                 |    <0.001 |
|                 ramloop[1].ram.r                                                                                  |    <0.001 |
|                   prim_noinit.ram                                                                                 |    <0.001 |
|                 ramloop[2].ram.r                                                                                  |    <0.001 |
|                   prim_noinit.ram                                                                                 |    <0.001 |
|       U7                                                                                                          |    <0.001 |
|       U8                                                                                                          |     0.002 |
|         sgen_d128.t_axi4_stream64_sfifo_d128_inst                                                                 |     0.002 |
|           U0                                                                                                      |     0.002 |
|             inst_fifo_gen                                                                                         |     0.002 |
|               gaxis_fifo.gaxisf.axisf                                                                             |     0.002 |
|                 grf.rf                                                                                            |     0.002 |
|                   gntv_or_sync_fifo.gl0.rd                                                                        |    <0.001 |
|                     gr1.gr1_int.rfwft                                                                             |    <0.001 |
|                     grss.rsts                                                                                     |    <0.001 |
|                     rpntr                                                                                         |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                                                        |    <0.001 |
|                     gwss.wsts                                                                                     |    <0.001 |
|                     wpntr                                                                                         |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                                           |     0.002 |
|                     gbm.gbmg.gbmgb.ngecc.bmg                                                                      |     0.002 |
|                       inst_blk_mem_gen                                                                            |     0.002 |
|                         gnbram.gnativebmg.native_blk_mem_gen                                                      |     0.002 |
|                           valid.cstr                                                                              |     0.002 |
|                             ramloop[0].ram.r                                                                      |    <0.001 |
|                               prim_noinit.ram                                                                     |    <0.001 |
|                             ramloop[1].ram.r                                                                      |     0.001 |
|                               prim_noinit.ram                                                                     |     0.001 |
|                   rstblk                                                                                          |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst                                |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst                                |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst                                |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[1].rd_rst_wr_inst                     |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[2].rd_rst_wr_inst                     |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                      |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                      |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                      |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                      |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                                      |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                                      |    <0.001 |
+-------------------------------------------------------------------------------------------------------------------+-----------+


