#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x55af5d1cf4a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55af5d2b95a0 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
v0x55af5d2d9870_0 .net "bflag", 0 0, v0x55af5d2d8670_0;  1 drivers
v0x55af5d2d9930_0 .var "funct", 5 0;
v0x55af5d2d99f0_0 .net "hi", 31 0, v0x55af5d2d8810_0;  1 drivers
v0x55af5d2d9a90_0 .var "imm", 15 0;
v0x55af5d2d9b50_0 .var "imm_instr", 31 0;
v0x55af5d2d9c30_0 .var "instword", 31 0;
v0x55af5d2d9cf0_0 .net "lo", 31 0, v0x55af5d2d89d0_0;  1 drivers
v0x55af5d2d9dc0_0 .var "opA", 31 0;
v0x55af5d2d9e60_0 .var "opB", 31 0;
v0x55af5d2d9f20_0 .var "opcode", 5 0;
v0x55af5d2da000_0 .net "result", 31 0, v0x55af5d2d8f10_0;  1 drivers
v0x55af5d2da0f0_0 .var "rs", 4 0;
v0x55af5d2da1b0_0 .var "rt", 4 0;
v0x55af5d2da290_0 .var "word", 31 6;
S_0x55af5d2a6d80 .scope module, "dut" "alu" 3 70, 4 1 0, S_0x55af5d2b95a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x55af5d2b5bf0_0 .net *"_ivl_10", 15 0, L_0x55af5d2ea4e0;  1 drivers
L_0x7ff3a0364018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55af5d2ba320_0 .net/2u *"_ivl_14", 15 0, L_0x7ff3a0364018;  1 drivers
v0x55af5d2bf5e0_0 .net *"_ivl_17", 15 0, L_0x55af5d2fa790;  1 drivers
v0x55af5d2bf910_0 .net *"_ivl_5", 0 0, L_0x55af5d2ea0f0;  1 drivers
v0x55af5d2c0a20_0 .net *"_ivl_6", 15 0, L_0x55af5d2ea220;  1 drivers
v0x55af5d2c2a40_0 .net *"_ivl_9", 15 0, L_0x55af5d2ea440;  1 drivers
v0x55af5d2d8590_0 .net "addr_rt", 4 0, L_0x55af5d2faac0;  1 drivers
v0x55af5d2d8670_0 .var "b_flag", 0 0;
v0x55af5d2d8730_0 .net "funct", 5 0, L_0x55af5d2ea050;  1 drivers
v0x55af5d2d8810_0 .var "hi", 31 0;
v0x55af5d2d88f0_0 .net "instructionword", 31 0, v0x55af5d2d9c30_0;  1 drivers
v0x55af5d2d89d0_0 .var "lo", 31 0;
v0x55af5d2d8ab0_0 .var "memaddroffset", 31 0;
v0x55af5d2d8b90_0 .var "multresult", 63 0;
v0x55af5d2d8c70_0 .net "op1", 31 0, v0x55af5d2d9dc0_0;  1 drivers
v0x55af5d2d8d50_0 .net "op2", 31 0, v0x55af5d2d9e60_0;  1 drivers
v0x55af5d2d8e30_0 .net "opcode", 5 0, L_0x55af5d2e9f60;  1 drivers
v0x55af5d2d8f10_0 .var "result", 31 0;
v0x55af5d2d8ff0_0 .net "shamt", 4 0, L_0x55af5d2fa9c0;  1 drivers
v0x55af5d2d90d0_0 .net/s "sign_op1", 31 0, v0x55af5d2d9dc0_0;  alias, 1 drivers
v0x55af5d2d9190_0 .net/s "sign_op2", 31 0, v0x55af5d2d9e60_0;  alias, 1 drivers
v0x55af5d2d9230_0 .net "simmediatedata", 31 0, L_0x55af5d2ea5f0;  1 drivers
v0x55af5d2d92f0_0 .net "simmediatedatas", 31 0, L_0x55af5d2ea5f0;  alias, 1 drivers
v0x55af5d2d93b0_0 .net "uimmediatedata", 31 0, L_0x55af5d2fa880;  1 drivers
v0x55af5d2d9470_0 .net "unsign_op1", 31 0, v0x55af5d2d9dc0_0;  alias, 1 drivers
v0x55af5d2d9530_0 .net "unsign_op2", 31 0, v0x55af5d2d9e60_0;  alias, 1 drivers
v0x55af5d2d9640_0 .var "unsigned_result", 31 0;
E_0x55af5d21a480/0 .event anyedge, v0x55af5d2d8e30_0, v0x55af5d2d8730_0, v0x55af5d2d8d50_0, v0x55af5d2d8ff0_0;
E_0x55af5d21a480/1 .event anyedge, v0x55af5d2d8c70_0, v0x55af5d2d8b90_0, v0x55af5d2d8590_0, v0x55af5d2d9230_0;
E_0x55af5d21a480/2 .event anyedge, v0x55af5d2d93b0_0, v0x55af5d2d9640_0;
E_0x55af5d21a480 .event/or E_0x55af5d21a480/0, E_0x55af5d21a480/1, E_0x55af5d21a480/2;
L_0x55af5d2e9f60 .part v0x55af5d2d9c30_0, 26, 6;
L_0x55af5d2ea050 .part v0x55af5d2d9c30_0, 0, 6;
L_0x55af5d2ea0f0 .part v0x55af5d2d9c30_0, 15, 1;
LS_0x55af5d2ea220_0_0 .concat [ 1 1 1 1], L_0x55af5d2ea0f0, L_0x55af5d2ea0f0, L_0x55af5d2ea0f0, L_0x55af5d2ea0f0;
LS_0x55af5d2ea220_0_4 .concat [ 1 1 1 1], L_0x55af5d2ea0f0, L_0x55af5d2ea0f0, L_0x55af5d2ea0f0, L_0x55af5d2ea0f0;
LS_0x55af5d2ea220_0_8 .concat [ 1 1 1 1], L_0x55af5d2ea0f0, L_0x55af5d2ea0f0, L_0x55af5d2ea0f0, L_0x55af5d2ea0f0;
LS_0x55af5d2ea220_0_12 .concat [ 1 1 1 1], L_0x55af5d2ea0f0, L_0x55af5d2ea0f0, L_0x55af5d2ea0f0, L_0x55af5d2ea0f0;
L_0x55af5d2ea220 .concat [ 4 4 4 4], LS_0x55af5d2ea220_0_0, LS_0x55af5d2ea220_0_4, LS_0x55af5d2ea220_0_8, LS_0x55af5d2ea220_0_12;
L_0x55af5d2ea440 .part v0x55af5d2d9c30_0, 0, 16;
L_0x55af5d2ea4e0 .concat [ 16 0 0 0], L_0x55af5d2ea440;
L_0x55af5d2ea5f0 .concat [ 16 16 0 0], L_0x55af5d2ea4e0, L_0x55af5d2ea220;
L_0x55af5d2fa790 .part v0x55af5d2d9c30_0, 0, 16;
L_0x55af5d2fa880 .concat [ 16 16 0 0], L_0x55af5d2fa790, L_0x7ff3a0364018;
L_0x55af5d2fa9c0 .part v0x55af5d2d9c30_0, 6, 5;
L_0x55af5d2faac0 .part v0x55af5d2d9c30_0, 16, 5;
S_0x55af5d293c30 .scope module, "data_ram" "data_ram" 5 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7ff3a03ad708 .functor BUFZ 1, C4<z>; HiZ drive
v0x55af5d2da370_0 .net "clk", 0 0, o0x7ff3a03ad708;  0 drivers
o0x7ff3a03ad738 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55af5d2da450_0 .net "data_address", 31 0, o0x7ff3a03ad738;  0 drivers
o0x7ff3a03ad768 .functor BUFZ 1, C4<z>; HiZ drive
v0x55af5d2da530_0 .net "data_read", 0 0, o0x7ff3a03ad768;  0 drivers
v0x55af5d2da600_0 .var "data_readdata", 31 0;
o0x7ff3a03ad7c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55af5d2da6e0_0 .net "data_write", 0 0, o0x7ff3a03ad7c8;  0 drivers
o0x7ff3a03ad7f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55af5d2da7a0_0 .net "data_writedata", 31 0, o0x7ff3a03ad7f8;  0 drivers
S_0x55af5d2a6580 .scope module, "instruction_ram" "instruction_ram" 6 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7ff3a03ad948 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55af5d2da940_0 .net "instr_address", 31 0, o0x7ff3a03ad948;  0 drivers
v0x55af5d2daa40_0 .var "instr_readdata", 31 0;
S_0x55af5d2a6950 .scope module, "or_tb" "or_tb" 7 1;
 .timescale 0 0;
v0x55af5d2e9580_0 .net "active", 0 0, L_0x55af5d304680;  1 drivers
v0x55af5d2e9640_0 .var "clk", 0 0;
v0x55af5d2e96e0_0 .var "clk_enable", 0 0;
v0x55af5d2e97d0_0 .net "data_address", 31 0, L_0x55af5d302250;  1 drivers
v0x55af5d2e9870_0 .net "data_read", 0 0, L_0x55af5d2ffdd0;  1 drivers
v0x55af5d2e9960_0 .var "data_readdata", 31 0;
v0x55af5d2e9a30_0 .net "data_write", 0 0, L_0x55af5d2ffbf0;  1 drivers
v0x55af5d2e9b00_0 .net "data_writedata", 31 0, L_0x55af5d301f40;  1 drivers
v0x55af5d2e9bd0_0 .net "instr_address", 31 0, L_0x55af5d3035b0;  1 drivers
v0x55af5d2e9d30_0 .var "instr_readdata", 31 0;
v0x55af5d2e9dd0_0 .net "register_v0", 31 0, L_0x55af5d301ed0;  1 drivers
v0x55af5d2e9ec0_0 .var "reset", 0 0;
S_0x55af5d2b91d0 .scope begin, "$unm_blk_3" "$unm_blk_3" 7 36, 7 36 0, S_0x55af5d2a6950;
 .timescale 0 0;
v0x55af5d2dac10_0 .var "expected", 31 0;
v0x55af5d2dad10_0 .var "funct", 5 0;
v0x55af5d2dadf0_0 .var "i", 4 0;
v0x55af5d2daeb0_0 .var "imm", 15 0;
v0x55af5d2daf90_0 .var "imm_instr", 31 0;
v0x55af5d2db0c0_0 .var "opcode", 5 0;
v0x55af5d2db1a0_0 .var "r_instr", 31 0;
v0x55af5d2db280_0 .var "rd", 4 0;
v0x55af5d2db360_0 .var "rs", 4 0;
v0x55af5d2db4d0_0 .var "rt", 4 0;
v0x55af5d2db5b0_0 .var "shamt", 4 0;
v0x55af5d2db690_0 .var "test", 31 0;
E_0x55af5d217790 .event posedge, v0x55af5d2dd940_0;
S_0x55af5d2db770 .scope module, "dut" "mips_cpu_harvard" 7 125, 8 1 0, S_0x55af5d2a6950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x55af5d2b5ad0 .functor OR 1, L_0x55af5d2fb280, L_0x55af5d2fb5c0, C4<0>, C4<0>;
L_0x55af5d279a20 .functor BUFZ 1, L_0x55af5d2fadd0, C4<0>, C4<0>, C4<0>;
L_0x55af5d2bf7f0 .functor BUFZ 1, L_0x55af5d2faf70, C4<0>, C4<0>, C4<0>;
L_0x55af5d2c0880 .functor BUFZ 1, L_0x55af5d2faf70, C4<0>, C4<0>, C4<0>;
L_0x55af5d2fba70 .functor AND 1, L_0x55af5d2fadd0, L_0x55af5d2fbe80, C4<1>, C4<1>;
L_0x55af5d2c2920 .functor OR 1, L_0x55af5d2fba70, L_0x55af5d2fb900, C4<0>, C4<0>;
L_0x55af5d24f540 .functor OR 1, L_0x55af5d2c2920, L_0x55af5d2fbc90, C4<0>, C4<0>;
L_0x55af5d2fc120 .functor OR 1, L_0x55af5d24f540, L_0x55af5d2fd780, C4<0>, C4<0>;
L_0x55af5d2fc230 .functor OR 1, L_0x55af5d2fc120, L_0x55af5d2fcff0, C4<0>, C4<0>;
L_0x55af5d2fc2f0 .functor BUFZ 1, L_0x55af5d2fb0b0, C4<0>, C4<0>, C4<0>;
L_0x55af5d2fcee0 .functor AND 1, L_0x55af5d2fc840, L_0x55af5d2fccb0, C4<1>, C4<1>;
L_0x55af5d2fcff0 .functor OR 1, L_0x55af5d2fc540, L_0x55af5d2fcee0, C4<0>, C4<0>;
L_0x55af5d2fd780 .functor AND 1, L_0x55af5d2fd2b0, L_0x55af5d2fd560, C4<1>, C4<1>;
L_0x55af5d2fdf30 .functor OR 1, L_0x55af5d2fd9d0, L_0x55af5d2fdcf0, C4<0>, C4<0>;
L_0x55af5d2fd150 .functor OR 1, L_0x55af5d2fe4a0, L_0x55af5d2fe7a0, C4<0>, C4<0>;
L_0x55af5d2fe680 .functor AND 1, L_0x55af5d2fe1b0, L_0x55af5d2fd150, C4<1>, C4<1>;
L_0x55af5d2fefa0 .functor OR 1, L_0x55af5d2fec30, L_0x55af5d2feeb0, C4<0>, C4<0>;
L_0x55af5d2ff2a0 .functor OR 1, L_0x55af5d2fefa0, L_0x55af5d2ff0b0, C4<0>, C4<0>;
L_0x55af5d2ff450 .functor AND 1, L_0x55af5d2fadd0, L_0x55af5d2ff2a0, C4<1>, C4<1>;
L_0x55af5d2ff600 .functor AND 1, L_0x55af5d2fadd0, L_0x55af5d2ff510, C4<1>, C4<1>;
L_0x55af5d2ffb30 .functor AND 1, L_0x55af5d2fadd0, L_0x55af5d2ff3b0, C4<1>, C4<1>;
L_0x55af5d2ffdd0 .functor BUFZ 1, L_0x55af5d2bf7f0, C4<0>, C4<0>, C4<0>;
L_0x55af5d300a60 .functor AND 1, L_0x55af5d304680, L_0x55af5d2fc230, C4<1>, C4<1>;
L_0x55af5d300b70 .functor OR 1, L_0x55af5d2fcff0, L_0x55af5d2fd780, C4<0>, C4<0>;
L_0x55af5d301f40 .functor BUFZ 32, L_0x55af5d301dc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55af5d302000 .functor BUFZ 32, L_0x55af5d300d50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55af5d302150 .functor BUFZ 32, L_0x55af5d301dc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55af5d302250 .functor BUFZ 32, v0x55af5d2dc970_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55af5d303250 .functor AND 1, v0x55af5d2e96e0_0, L_0x55af5d2ff450, C4<1>, C4<1>;
L_0x55af5d3032c0 .functor AND 1, L_0x55af5d303250, v0x55af5d2e6710_0, C4<1>, C4<1>;
L_0x55af5d3035b0 .functor BUFZ 32, v0x55af5d2dda00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55af5d304680 .functor BUFZ 1, v0x55af5d2e6710_0, C4<0>, C4<0>, C4<0>;
L_0x55af5d304800 .functor AND 1, v0x55af5d2e96e0_0, v0x55af5d2e6710_0, C4<1>, C4<1>;
v0x55af5d2e0800_0 .net *"_ivl_100", 31 0, L_0x55af5d2fd1c0;  1 drivers
L_0x7ff3a03644e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55af5d2e0900_0 .net *"_ivl_103", 25 0, L_0x7ff3a03644e0;  1 drivers
L_0x7ff3a0364528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55af5d2e09e0_0 .net/2u *"_ivl_104", 31 0, L_0x7ff3a0364528;  1 drivers
v0x55af5d2e0aa0_0 .net *"_ivl_106", 0 0, L_0x55af5d2fd2b0;  1 drivers
v0x55af5d2e0b60_0 .net *"_ivl_109", 5 0, L_0x55af5d2fd4c0;  1 drivers
L_0x7ff3a0364570 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55af5d2e0c40_0 .net/2u *"_ivl_110", 5 0, L_0x7ff3a0364570;  1 drivers
v0x55af5d2e0d20_0 .net *"_ivl_112", 0 0, L_0x55af5d2fd560;  1 drivers
v0x55af5d2e0de0_0 .net *"_ivl_116", 31 0, L_0x55af5d2fd8e0;  1 drivers
L_0x7ff3a03645b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55af5d2e0ec0_0 .net *"_ivl_119", 25 0, L_0x7ff3a03645b8;  1 drivers
L_0x7ff3a03640f0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x55af5d2e0fa0_0 .net/2u *"_ivl_12", 5 0, L_0x7ff3a03640f0;  1 drivers
L_0x7ff3a0364600 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55af5d2e1080_0 .net/2u *"_ivl_120", 31 0, L_0x7ff3a0364600;  1 drivers
v0x55af5d2e1160_0 .net *"_ivl_122", 0 0, L_0x55af5d2fd9d0;  1 drivers
v0x55af5d2e1220_0 .net *"_ivl_124", 31 0, L_0x55af5d2fdc00;  1 drivers
L_0x7ff3a0364648 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55af5d2e1300_0 .net *"_ivl_127", 25 0, L_0x7ff3a0364648;  1 drivers
L_0x7ff3a0364690 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55af5d2e13e0_0 .net/2u *"_ivl_128", 31 0, L_0x7ff3a0364690;  1 drivers
v0x55af5d2e14c0_0 .net *"_ivl_130", 0 0, L_0x55af5d2fdcf0;  1 drivers
v0x55af5d2e1580_0 .net *"_ivl_134", 31 0, L_0x55af5d2fe0c0;  1 drivers
L_0x7ff3a03646d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55af5d2e1770_0 .net *"_ivl_137", 25 0, L_0x7ff3a03646d8;  1 drivers
L_0x7ff3a0364720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55af5d2e1850_0 .net/2u *"_ivl_138", 31 0, L_0x7ff3a0364720;  1 drivers
v0x55af5d2e1930_0 .net *"_ivl_140", 0 0, L_0x55af5d2fe1b0;  1 drivers
v0x55af5d2e19f0_0 .net *"_ivl_143", 5 0, L_0x55af5d2fe400;  1 drivers
L_0x7ff3a0364768 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55af5d2e1ad0_0 .net/2u *"_ivl_144", 5 0, L_0x7ff3a0364768;  1 drivers
v0x55af5d2e1bb0_0 .net *"_ivl_146", 0 0, L_0x55af5d2fe4a0;  1 drivers
v0x55af5d2e1c70_0 .net *"_ivl_149", 5 0, L_0x55af5d2fe700;  1 drivers
L_0x7ff3a03647b0 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x55af5d2e1d50_0 .net/2u *"_ivl_150", 5 0, L_0x7ff3a03647b0;  1 drivers
v0x55af5d2e1e30_0 .net *"_ivl_152", 0 0, L_0x55af5d2fe7a0;  1 drivers
v0x55af5d2e1ef0_0 .net *"_ivl_155", 0 0, L_0x55af5d2fd150;  1 drivers
v0x55af5d2e1fb0_0 .net *"_ivl_159", 1 0, L_0x55af5d2feb40;  1 drivers
L_0x7ff3a0364138 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x55af5d2e2090_0 .net/2u *"_ivl_16", 5 0, L_0x7ff3a0364138;  1 drivers
L_0x7ff3a03647f8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x55af5d2e2170_0 .net/2u *"_ivl_160", 1 0, L_0x7ff3a03647f8;  1 drivers
v0x55af5d2e2250_0 .net *"_ivl_162", 0 0, L_0x55af5d2fec30;  1 drivers
L_0x7ff3a0364840 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x55af5d2e2310_0 .net/2u *"_ivl_164", 5 0, L_0x7ff3a0364840;  1 drivers
v0x55af5d2e23f0_0 .net *"_ivl_166", 0 0, L_0x55af5d2feeb0;  1 drivers
v0x55af5d2e26c0_0 .net *"_ivl_169", 0 0, L_0x55af5d2fefa0;  1 drivers
L_0x7ff3a0364888 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x55af5d2e2780_0 .net/2u *"_ivl_170", 5 0, L_0x7ff3a0364888;  1 drivers
v0x55af5d2e2860_0 .net *"_ivl_172", 0 0, L_0x55af5d2ff0b0;  1 drivers
v0x55af5d2e2920_0 .net *"_ivl_175", 0 0, L_0x55af5d2ff2a0;  1 drivers
L_0x7ff3a03648d0 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x55af5d2e29e0_0 .net/2u *"_ivl_178", 5 0, L_0x7ff3a03648d0;  1 drivers
v0x55af5d2e2ac0_0 .net *"_ivl_180", 0 0, L_0x55af5d2ff510;  1 drivers
L_0x7ff3a0364918 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x55af5d2e2b80_0 .net/2u *"_ivl_184", 5 0, L_0x7ff3a0364918;  1 drivers
v0x55af5d2e2c60_0 .net *"_ivl_186", 0 0, L_0x55af5d2ff3b0;  1 drivers
L_0x7ff3a0364960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55af5d2e2d20_0 .net/2u *"_ivl_190", 0 0, L_0x7ff3a0364960;  1 drivers
v0x55af5d2e2e00_0 .net *"_ivl_20", 31 0, L_0x55af5d2fb190;  1 drivers
L_0x7ff3a03649a8 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x55af5d2e2ee0_0 .net/2u *"_ivl_200", 4 0, L_0x7ff3a03649a8;  1 drivers
v0x55af5d2e2fc0_0 .net *"_ivl_203", 4 0, L_0x55af5d3002f0;  1 drivers
v0x55af5d2e30a0_0 .net *"_ivl_205", 4 0, L_0x55af5d300510;  1 drivers
v0x55af5d2e3180_0 .net *"_ivl_206", 4 0, L_0x55af5d3005b0;  1 drivers
v0x55af5d2e3260_0 .net *"_ivl_213", 0 0, L_0x55af5d300b70;  1 drivers
L_0x7ff3a03649f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55af5d2e3320_0 .net/2u *"_ivl_214", 31 0, L_0x7ff3a03649f0;  1 drivers
v0x55af5d2e3400_0 .net *"_ivl_216", 31 0, L_0x55af5d300cb0;  1 drivers
v0x55af5d2e34e0_0 .net *"_ivl_218", 31 0, L_0x55af5d300f60;  1 drivers
v0x55af5d2e35c0_0 .net *"_ivl_220", 31 0, L_0x55af5d3010f0;  1 drivers
v0x55af5d2e36a0_0 .net *"_ivl_222", 31 0, L_0x55af5d301430;  1 drivers
L_0x7ff3a0364180 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55af5d2e3780_0 .net *"_ivl_23", 25 0, L_0x7ff3a0364180;  1 drivers
v0x55af5d2e3860_0 .net *"_ivl_235", 0 0, L_0x55af5d303250;  1 drivers
L_0x7ff3a0364b10 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55af5d2e3920_0 .net/2u *"_ivl_238", 31 0, L_0x7ff3a0364b10;  1 drivers
L_0x7ff3a03641c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55af5d2e3a00_0 .net/2u *"_ivl_24", 31 0, L_0x7ff3a03641c8;  1 drivers
v0x55af5d2e3ae0_0 .net *"_ivl_243", 15 0, L_0x55af5d303710;  1 drivers
v0x55af5d2e3bc0_0 .net *"_ivl_244", 17 0, L_0x55af5d303980;  1 drivers
L_0x7ff3a0364b58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55af5d2e3ca0_0 .net *"_ivl_247", 1 0, L_0x7ff3a0364b58;  1 drivers
v0x55af5d2e3d80_0 .net *"_ivl_250", 15 0, L_0x55af5d303ac0;  1 drivers
L_0x7ff3a0364ba0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55af5d2e3e60_0 .net *"_ivl_252", 1 0, L_0x7ff3a0364ba0;  1 drivers
v0x55af5d2e3f40_0 .net *"_ivl_255", 0 0, L_0x55af5d303ed0;  1 drivers
L_0x7ff3a0364be8 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x55af5d2e4020_0 .net/2u *"_ivl_256", 13 0, L_0x7ff3a0364be8;  1 drivers
L_0x7ff3a0364c30 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x55af5d2e4100_0 .net/2u *"_ivl_258", 13 0, L_0x7ff3a0364c30;  1 drivers
v0x55af5d2e45f0_0 .net *"_ivl_26", 0 0, L_0x55af5d2fb280;  1 drivers
v0x55af5d2e46b0_0 .net *"_ivl_260", 13 0, L_0x55af5d3041b0;  1 drivers
v0x55af5d2e4790_0 .net *"_ivl_28", 31 0, L_0x55af5d2fb440;  1 drivers
L_0x7ff3a0364210 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55af5d2e4870_0 .net *"_ivl_31", 25 0, L_0x7ff3a0364210;  1 drivers
L_0x7ff3a0364258 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55af5d2e4950_0 .net/2u *"_ivl_32", 31 0, L_0x7ff3a0364258;  1 drivers
v0x55af5d2e4a30_0 .net *"_ivl_34", 0 0, L_0x55af5d2fb5c0;  1 drivers
v0x55af5d2e4af0_0 .net *"_ivl_4", 31 0, L_0x55af5d2faca0;  1 drivers
v0x55af5d2e4bd0_0 .net *"_ivl_45", 2 0, L_0x55af5d2fb860;  1 drivers
L_0x7ff3a03642a0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55af5d2e4cb0_0 .net/2u *"_ivl_46", 2 0, L_0x7ff3a03642a0;  1 drivers
v0x55af5d2e4d90_0 .net *"_ivl_51", 2 0, L_0x55af5d2fbae0;  1 drivers
L_0x7ff3a03642e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x55af5d2e4e70_0 .net/2u *"_ivl_52", 2 0, L_0x7ff3a03642e8;  1 drivers
v0x55af5d2e4f50_0 .net *"_ivl_57", 0 0, L_0x55af5d2fbe80;  1 drivers
v0x55af5d2e5010_0 .net *"_ivl_59", 0 0, L_0x55af5d2fba70;  1 drivers
v0x55af5d2e50d0_0 .net *"_ivl_61", 0 0, L_0x55af5d2c2920;  1 drivers
v0x55af5d2e5190_0 .net *"_ivl_63", 0 0, L_0x55af5d24f540;  1 drivers
v0x55af5d2e5250_0 .net *"_ivl_65", 0 0, L_0x55af5d2fc120;  1 drivers
L_0x7ff3a0364060 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55af5d2e5310_0 .net *"_ivl_7", 25 0, L_0x7ff3a0364060;  1 drivers
v0x55af5d2e53f0_0 .net *"_ivl_70", 31 0, L_0x55af5d2fc410;  1 drivers
L_0x7ff3a0364330 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55af5d2e54d0_0 .net *"_ivl_73", 25 0, L_0x7ff3a0364330;  1 drivers
L_0x7ff3a0364378 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55af5d2e55b0_0 .net/2u *"_ivl_74", 31 0, L_0x7ff3a0364378;  1 drivers
v0x55af5d2e5690_0 .net *"_ivl_76", 0 0, L_0x55af5d2fc540;  1 drivers
v0x55af5d2e5750_0 .net *"_ivl_78", 31 0, L_0x55af5d2fc6b0;  1 drivers
L_0x7ff3a03640a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55af5d2e5830_0 .net/2u *"_ivl_8", 31 0, L_0x7ff3a03640a8;  1 drivers
L_0x7ff3a03643c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55af5d2e5910_0 .net *"_ivl_81", 25 0, L_0x7ff3a03643c0;  1 drivers
L_0x7ff3a0364408 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55af5d2e59f0_0 .net/2u *"_ivl_82", 31 0, L_0x7ff3a0364408;  1 drivers
v0x55af5d2e5ad0_0 .net *"_ivl_84", 0 0, L_0x55af5d2fc840;  1 drivers
v0x55af5d2e5b90_0 .net *"_ivl_87", 0 0, L_0x55af5d2fc9b0;  1 drivers
v0x55af5d2e5c70_0 .net *"_ivl_88", 31 0, L_0x55af5d2fc750;  1 drivers
L_0x7ff3a0364450 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55af5d2e5d50_0 .net *"_ivl_91", 30 0, L_0x7ff3a0364450;  1 drivers
L_0x7ff3a0364498 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55af5d2e5e30_0 .net/2u *"_ivl_92", 31 0, L_0x7ff3a0364498;  1 drivers
v0x55af5d2e5f10_0 .net *"_ivl_94", 0 0, L_0x55af5d2fccb0;  1 drivers
v0x55af5d2e5fd0_0 .net *"_ivl_97", 0 0, L_0x55af5d2fcee0;  1 drivers
v0x55af5d2e6090_0 .net "active", 0 0, L_0x55af5d304680;  alias, 1 drivers
v0x55af5d2e6150_0 .net "alu_op1", 31 0, L_0x55af5d302000;  1 drivers
v0x55af5d2e6210_0 .net "alu_op2", 31 0, L_0x55af5d302150;  1 drivers
v0x55af5d2e62d0_0 .net "alui_instr", 0 0, L_0x55af5d2fb900;  1 drivers
v0x55af5d2e6390_0 .net "b_flag", 0 0, v0x55af5d2dc4a0_0;  1 drivers
v0x55af5d2e6430_0 .net "b_imm", 17 0, L_0x55af5d303d90;  1 drivers
v0x55af5d2e64f0_0 .net "b_offset", 31 0, L_0x55af5d304340;  1 drivers
v0x55af5d2e65d0_0 .net "clk", 0 0, v0x55af5d2e9640_0;  1 drivers
v0x55af5d2e6670_0 .net "clk_enable", 0 0, v0x55af5d2e96e0_0;  1 drivers
v0x55af5d2e6710_0 .var "cpu_active", 0 0;
v0x55af5d2e67b0_0 .net "curr_addr", 31 0, v0x55af5d2dda00_0;  1 drivers
v0x55af5d2e68a0_0 .net "curr_addr_p4", 31 0, L_0x55af5d303510;  1 drivers
v0x55af5d2e6960_0 .net "data_address", 31 0, L_0x55af5d302250;  alias, 1 drivers
v0x55af5d2e6a40_0 .net "data_read", 0 0, L_0x55af5d2ffdd0;  alias, 1 drivers
v0x55af5d2e6b00_0 .net "data_readdata", 31 0, v0x55af5d2e9960_0;  1 drivers
v0x55af5d2e6be0_0 .net "data_write", 0 0, L_0x55af5d2ffbf0;  alias, 1 drivers
v0x55af5d2e6ca0_0 .net "data_writedata", 31 0, L_0x55af5d301f40;  alias, 1 drivers
v0x55af5d2e6d80_0 .net "funct_code", 5 0, L_0x55af5d2fac00;  1 drivers
v0x55af5d2e6e60_0 .net "hi_out", 31 0, v0x55af5d2de0f0_0;  1 drivers
v0x55af5d2e6f50_0 .net "hl_reg_enable", 0 0, L_0x55af5d3032c0;  1 drivers
v0x55af5d2e6ff0_0 .net "instr_address", 31 0, L_0x55af5d3035b0;  alias, 1 drivers
v0x55af5d2e70b0_0 .net "instr_opcode", 5 0, L_0x55af5d2fab60;  1 drivers
v0x55af5d2e7190_0 .net "instr_readdata", 31 0, v0x55af5d2e9d30_0;  1 drivers
v0x55af5d2e7250_0 .net "j_imm", 0 0, L_0x55af5d2fdf30;  1 drivers
v0x55af5d2e72f0_0 .net "j_reg", 0 0, L_0x55af5d2fe680;  1 drivers
v0x55af5d2e73b0_0 .net "l_type", 0 0, L_0x55af5d2fbc90;  1 drivers
v0x55af5d2e7470_0 .net "link_const", 0 0, L_0x55af5d2fcff0;  1 drivers
v0x55af5d2e7530_0 .net "link_reg", 0 0, L_0x55af5d2fd780;  1 drivers
v0x55af5d2e75f0_0 .net "lo_out", 31 0, v0x55af5d2de940_0;  1 drivers
v0x55af5d2e76e0_0 .net "lw", 0 0, L_0x55af5d2faf70;  1 drivers
v0x55af5d2e7780_0 .net "mem_read", 0 0, L_0x55af5d2bf7f0;  1 drivers
v0x55af5d2e7840_0 .net "mem_to_reg", 0 0, L_0x55af5d2c0880;  1 drivers
v0x55af5d2e8110_0 .net "mem_write", 0 0, L_0x55af5d2fc2f0;  1 drivers
v0x55af5d2e81d0_0 .net "memaddroffset", 31 0, v0x55af5d2dc970_0;  1 drivers
v0x55af5d2e82c0_0 .net "mfhi", 0 0, L_0x55af5d2ff600;  1 drivers
v0x55af5d2e8360_0 .net "mflo", 0 0, L_0x55af5d2ffb30;  1 drivers
v0x55af5d2e8420_0 .net "movefrom", 0 0, L_0x55af5d2b5ad0;  1 drivers
v0x55af5d2e84e0_0 .net "muldiv", 0 0, L_0x55af5d2ff450;  1 drivers
v0x55af5d2e85a0_0 .var "next_instr_addr", 31 0;
v0x55af5d2e8690_0 .net "pc_enable", 0 0, L_0x55af5d304800;  1 drivers
v0x55af5d2e8760_0 .net "r_format", 0 0, L_0x55af5d2fadd0;  1 drivers
v0x55af5d2e8800_0 .net "reg_a_read_data", 31 0, L_0x55af5d300d50;  1 drivers
v0x55af5d2e88d0_0 .net "reg_a_read_index", 4 0, L_0x55af5d2fffa0;  1 drivers
v0x55af5d2e89a0_0 .net "reg_b_read_data", 31 0, L_0x55af5d301dc0;  1 drivers
v0x55af5d2e8a70_0 .net "reg_b_read_index", 4 0, L_0x55af5d300200;  1 drivers
v0x55af5d2e8b40_0 .net "reg_dst", 0 0, L_0x55af5d279a20;  1 drivers
v0x55af5d2e8be0_0 .net "reg_write", 0 0, L_0x55af5d2fc230;  1 drivers
v0x55af5d2e8ca0_0 .net "reg_write_data", 31 0, L_0x55af5d3015c0;  1 drivers
v0x55af5d2e8d90_0 .net "reg_write_enable", 0 0, L_0x55af5d300a60;  1 drivers
v0x55af5d2e8e60_0 .net "reg_write_index", 4 0, L_0x55af5d3008d0;  1 drivers
v0x55af5d2e8f30_0 .net "register_v0", 31 0, L_0x55af5d301ed0;  alias, 1 drivers
v0x55af5d2e9000_0 .net "reset", 0 0, v0x55af5d2e9ec0_0;  1 drivers
v0x55af5d2e9130_0 .net "result", 31 0, v0x55af5d2dcdd0_0;  1 drivers
v0x55af5d2e9200_0 .net "result_hi", 31 0, v0x55af5d2dc6d0_0;  1 drivers
v0x55af5d2e92a0_0 .net "result_lo", 31 0, v0x55af5d2dc890_0;  1 drivers
v0x55af5d2e9340_0 .net "sw", 0 0, L_0x55af5d2fb0b0;  1 drivers
E_0x55af5d2193d0/0 .event anyedge, v0x55af5d2dc4a0_0, v0x55af5d2e68a0_0, v0x55af5d2e64f0_0, v0x55af5d2e7250_0;
E_0x55af5d2193d0/1 .event anyedge, v0x55af5d2dc7b0_0, v0x55af5d2e72f0_0, v0x55af5d2df840_0;
E_0x55af5d2193d0 .event/or E_0x55af5d2193d0/0, E_0x55af5d2193d0/1;
L_0x55af5d2fab60 .part v0x55af5d2e9d30_0, 26, 6;
L_0x55af5d2fac00 .part v0x55af5d2e9d30_0, 0, 6;
L_0x55af5d2faca0 .concat [ 6 26 0 0], L_0x55af5d2fab60, L_0x7ff3a0364060;
L_0x55af5d2fadd0 .cmp/eq 32, L_0x55af5d2faca0, L_0x7ff3a03640a8;
L_0x55af5d2faf70 .cmp/eq 6, L_0x55af5d2fab60, L_0x7ff3a03640f0;
L_0x55af5d2fb0b0 .cmp/eq 6, L_0x55af5d2fab60, L_0x7ff3a0364138;
L_0x55af5d2fb190 .concat [ 6 26 0 0], L_0x55af5d2fab60, L_0x7ff3a0364180;
L_0x55af5d2fb280 .cmp/eq 32, L_0x55af5d2fb190, L_0x7ff3a03641c8;
L_0x55af5d2fb440 .concat [ 6 26 0 0], L_0x55af5d2fab60, L_0x7ff3a0364210;
L_0x55af5d2fb5c0 .cmp/eq 32, L_0x55af5d2fb440, L_0x7ff3a0364258;
L_0x55af5d2fb860 .part L_0x55af5d2fab60, 3, 3;
L_0x55af5d2fb900 .cmp/eq 3, L_0x55af5d2fb860, L_0x7ff3a03642a0;
L_0x55af5d2fbae0 .part L_0x55af5d2fab60, 3, 3;
L_0x55af5d2fbc90 .cmp/eq 3, L_0x55af5d2fbae0, L_0x7ff3a03642e8;
L_0x55af5d2fbe80 .reduce/nor L_0x55af5d2ff450;
L_0x55af5d2fc410 .concat [ 6 26 0 0], L_0x55af5d2fab60, L_0x7ff3a0364330;
L_0x55af5d2fc540 .cmp/eq 32, L_0x55af5d2fc410, L_0x7ff3a0364378;
L_0x55af5d2fc6b0 .concat [ 6 26 0 0], L_0x55af5d2fab60, L_0x7ff3a03643c0;
L_0x55af5d2fc840 .cmp/eq 32, L_0x55af5d2fc6b0, L_0x7ff3a0364408;
L_0x55af5d2fc9b0 .part v0x55af5d2e9d30_0, 20, 1;
L_0x55af5d2fc750 .concat [ 1 31 0 0], L_0x55af5d2fc9b0, L_0x7ff3a0364450;
L_0x55af5d2fccb0 .cmp/eq 32, L_0x55af5d2fc750, L_0x7ff3a0364498;
L_0x55af5d2fd1c0 .concat [ 6 26 0 0], L_0x55af5d2fab60, L_0x7ff3a03644e0;
L_0x55af5d2fd2b0 .cmp/eq 32, L_0x55af5d2fd1c0, L_0x7ff3a0364528;
L_0x55af5d2fd4c0 .part v0x55af5d2e9d30_0, 0, 6;
L_0x55af5d2fd560 .cmp/eq 6, L_0x55af5d2fd4c0, L_0x7ff3a0364570;
L_0x55af5d2fd8e0 .concat [ 6 26 0 0], L_0x55af5d2fab60, L_0x7ff3a03645b8;
L_0x55af5d2fd9d0 .cmp/eq 32, L_0x55af5d2fd8e0, L_0x7ff3a0364600;
L_0x55af5d2fdc00 .concat [ 6 26 0 0], L_0x55af5d2fab60, L_0x7ff3a0364648;
L_0x55af5d2fdcf0 .cmp/eq 32, L_0x55af5d2fdc00, L_0x7ff3a0364690;
L_0x55af5d2fe0c0 .concat [ 6 26 0 0], L_0x55af5d2fab60, L_0x7ff3a03646d8;
L_0x55af5d2fe1b0 .cmp/eq 32, L_0x55af5d2fe0c0, L_0x7ff3a0364720;
L_0x55af5d2fe400 .part v0x55af5d2e9d30_0, 0, 6;
L_0x55af5d2fe4a0 .cmp/eq 6, L_0x55af5d2fe400, L_0x7ff3a0364768;
L_0x55af5d2fe700 .part v0x55af5d2e9d30_0, 0, 6;
L_0x55af5d2fe7a0 .cmp/eq 6, L_0x55af5d2fe700, L_0x7ff3a03647b0;
L_0x55af5d2feb40 .part L_0x55af5d2fac00, 3, 2;
L_0x55af5d2fec30 .cmp/eq 2, L_0x55af5d2feb40, L_0x7ff3a03647f8;
L_0x55af5d2feeb0 .cmp/eq 6, L_0x55af5d2fac00, L_0x7ff3a0364840;
L_0x55af5d2ff0b0 .cmp/eq 6, L_0x55af5d2fac00, L_0x7ff3a0364888;
L_0x55af5d2ff510 .cmp/eq 6, L_0x55af5d2fac00, L_0x7ff3a03648d0;
L_0x55af5d2ff3b0 .cmp/eq 6, L_0x55af5d2fac00, L_0x7ff3a0364918;
L_0x55af5d2ffbf0 .functor MUXZ 1, L_0x7ff3a0364960, L_0x55af5d2fc2f0, L_0x55af5d304680, C4<>;
L_0x55af5d2fffa0 .part v0x55af5d2e9d30_0, 21, 5;
L_0x55af5d300200 .part v0x55af5d2e9d30_0, 16, 5;
L_0x55af5d3002f0 .part v0x55af5d2e9d30_0, 11, 5;
L_0x55af5d300510 .part v0x55af5d2e9d30_0, 16, 5;
L_0x55af5d3005b0 .functor MUXZ 5, L_0x55af5d300510, L_0x55af5d3002f0, L_0x55af5d279a20, C4<>;
L_0x55af5d3008d0 .functor MUXZ 5, L_0x55af5d3005b0, L_0x7ff3a03649a8, L_0x55af5d2fcff0, C4<>;
L_0x55af5d300cb0 .arith/sum 32, L_0x55af5d303510, L_0x7ff3a03649f0;
L_0x55af5d300f60 .functor MUXZ 32, v0x55af5d2dcdd0_0, v0x55af5d2e9960_0, L_0x55af5d2c0880, C4<>;
L_0x55af5d3010f0 .functor MUXZ 32, L_0x55af5d300f60, v0x55af5d2de940_0, L_0x55af5d2ffb30, C4<>;
L_0x55af5d301430 .functor MUXZ 32, L_0x55af5d3010f0, v0x55af5d2de0f0_0, L_0x55af5d2ff600, C4<>;
L_0x55af5d3015c0 .functor MUXZ 32, L_0x55af5d301430, L_0x55af5d300cb0, L_0x55af5d300b70, C4<>;
L_0x55af5d303510 .arith/sum 32, v0x55af5d2dda00_0, L_0x7ff3a0364b10;
L_0x55af5d303710 .part v0x55af5d2e9d30_0, 0, 16;
L_0x55af5d303980 .concat [ 16 2 0 0], L_0x55af5d303710, L_0x7ff3a0364b58;
L_0x55af5d303ac0 .part L_0x55af5d303980, 0, 16;
L_0x55af5d303d90 .concat [ 2 16 0 0], L_0x7ff3a0364ba0, L_0x55af5d303ac0;
L_0x55af5d303ed0 .part L_0x55af5d303d90, 17, 1;
L_0x55af5d3041b0 .functor MUXZ 14, L_0x7ff3a0364c30, L_0x7ff3a0364be8, L_0x55af5d303ed0, C4<>;
L_0x55af5d304340 .concat [ 18 14 0 0], L_0x55af5d303d90, L_0x55af5d3041b0;
S_0x55af5d2dba90 .scope module, "cpu_alu" "alu" 8 158, 4 1 0, S_0x55af5d2db770;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x55af5d2dbe30_0 .net *"_ivl_10", 15 0, L_0x55af5d302c10;  1 drivers
L_0x7ff3a0364ac8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55af5d2dbf30_0 .net/2u *"_ivl_14", 15 0, L_0x7ff3a0364ac8;  1 drivers
v0x55af5d2dc010_0 .net *"_ivl_17", 15 0, L_0x55af5d302e80;  1 drivers
v0x55af5d2dc0d0_0 .net *"_ivl_5", 0 0, L_0x55af5d3024f0;  1 drivers
v0x55af5d2dc1b0_0 .net *"_ivl_6", 15 0, L_0x55af5d302590;  1 drivers
v0x55af5d2dc2e0_0 .net *"_ivl_9", 15 0, L_0x55af5d302960;  1 drivers
v0x55af5d2dc3c0_0 .net "addr_rt", 4 0, L_0x55af5d3031b0;  1 drivers
v0x55af5d2dc4a0_0 .var "b_flag", 0 0;
v0x55af5d2dc560_0 .net "funct", 5 0, L_0x55af5d302450;  1 drivers
v0x55af5d2dc6d0_0 .var "hi", 31 0;
v0x55af5d2dc7b0_0 .net "instructionword", 31 0, v0x55af5d2e9d30_0;  alias, 1 drivers
v0x55af5d2dc890_0 .var "lo", 31 0;
v0x55af5d2dc970_0 .var "memaddroffset", 31 0;
v0x55af5d2dca50_0 .var "multresult", 63 0;
v0x55af5d2dcb30_0 .net "op1", 31 0, L_0x55af5d302000;  alias, 1 drivers
v0x55af5d2dcc10_0 .net "op2", 31 0, L_0x55af5d302150;  alias, 1 drivers
v0x55af5d2dccf0_0 .net "opcode", 5 0, L_0x55af5d3023b0;  1 drivers
v0x55af5d2dcdd0_0 .var "result", 31 0;
v0x55af5d2dceb0_0 .net "shamt", 4 0, L_0x55af5d3030b0;  1 drivers
v0x55af5d2dcf90_0 .net/s "sign_op1", 31 0, L_0x55af5d302000;  alias, 1 drivers
v0x55af5d2dd050_0 .net/s "sign_op2", 31 0, L_0x55af5d302150;  alias, 1 drivers
v0x55af5d2dd120_0 .net "simmediatedata", 31 0, L_0x55af5d302cf0;  1 drivers
v0x55af5d2dd1e0_0 .net "simmediatedatas", 31 0, L_0x55af5d302cf0;  alias, 1 drivers
v0x55af5d2dd2d0_0 .net "uimmediatedata", 31 0, L_0x55af5d302f70;  1 drivers
v0x55af5d2dd390_0 .net "unsign_op1", 31 0, L_0x55af5d302000;  alias, 1 drivers
v0x55af5d2dd450_0 .net "unsign_op2", 31 0, L_0x55af5d302150;  alias, 1 drivers
v0x55af5d2dd560_0 .var "unsigned_result", 31 0;
E_0x55af5d1f16f0/0 .event anyedge, v0x55af5d2dccf0_0, v0x55af5d2dc560_0, v0x55af5d2dcc10_0, v0x55af5d2dceb0_0;
E_0x55af5d1f16f0/1 .event anyedge, v0x55af5d2dcb30_0, v0x55af5d2dca50_0, v0x55af5d2dc3c0_0, v0x55af5d2dd120_0;
E_0x55af5d1f16f0/2 .event anyedge, v0x55af5d2dd2d0_0, v0x55af5d2dd560_0;
E_0x55af5d1f16f0 .event/or E_0x55af5d1f16f0/0, E_0x55af5d1f16f0/1, E_0x55af5d1f16f0/2;
L_0x55af5d3023b0 .part v0x55af5d2e9d30_0, 26, 6;
L_0x55af5d302450 .part v0x55af5d2e9d30_0, 0, 6;
L_0x55af5d3024f0 .part v0x55af5d2e9d30_0, 15, 1;
LS_0x55af5d302590_0_0 .concat [ 1 1 1 1], L_0x55af5d3024f0, L_0x55af5d3024f0, L_0x55af5d3024f0, L_0x55af5d3024f0;
LS_0x55af5d302590_0_4 .concat [ 1 1 1 1], L_0x55af5d3024f0, L_0x55af5d3024f0, L_0x55af5d3024f0, L_0x55af5d3024f0;
LS_0x55af5d302590_0_8 .concat [ 1 1 1 1], L_0x55af5d3024f0, L_0x55af5d3024f0, L_0x55af5d3024f0, L_0x55af5d3024f0;
LS_0x55af5d302590_0_12 .concat [ 1 1 1 1], L_0x55af5d3024f0, L_0x55af5d3024f0, L_0x55af5d3024f0, L_0x55af5d3024f0;
L_0x55af5d302590 .concat [ 4 4 4 4], LS_0x55af5d302590_0_0, LS_0x55af5d302590_0_4, LS_0x55af5d302590_0_8, LS_0x55af5d302590_0_12;
L_0x55af5d302960 .part v0x55af5d2e9d30_0, 0, 16;
L_0x55af5d302c10 .concat [ 16 0 0 0], L_0x55af5d302960;
L_0x55af5d302cf0 .concat [ 16 16 0 0], L_0x55af5d302c10, L_0x55af5d302590;
L_0x55af5d302e80 .part v0x55af5d2e9d30_0, 0, 16;
L_0x55af5d302f70 .concat [ 16 16 0 0], L_0x55af5d302e80, L_0x7ff3a0364ac8;
L_0x55af5d3030b0 .part v0x55af5d2e9d30_0, 6, 5;
L_0x55af5d3031b0 .part v0x55af5d2e9d30_0, 16, 5;
S_0x55af5d2dd790 .scope module, "cpu_pc" "pc" 8 235, 9 1 0, S_0x55af5d2db770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x55af5d2dd940_0 .net "clk", 0 0, v0x55af5d2e9640_0;  alias, 1 drivers
v0x55af5d2dda00_0 .var "curr_addr", 31 0;
v0x55af5d2ddae0_0 .net "enable", 0 0, L_0x55af5d304800;  alias, 1 drivers
v0x55af5d2ddb80_0 .net "next_addr", 31 0, v0x55af5d2e85a0_0;  1 drivers
v0x55af5d2ddc60_0 .net "reset", 0 0, v0x55af5d2e9ec0_0;  alias, 1 drivers
S_0x55af5d2dde10 .scope module, "hi" "hl_reg" 8 185, 10 1 0, S_0x55af5d2db770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55af5d2de020_0 .net "clk", 0 0, v0x55af5d2e9640_0;  alias, 1 drivers
v0x55af5d2de0f0_0 .var "data", 31 0;
v0x55af5d2de1b0_0 .net "data_in", 31 0, v0x55af5d2dc6d0_0;  alias, 1 drivers
v0x55af5d2de2b0_0 .net "data_out", 31 0, v0x55af5d2de0f0_0;  alias, 1 drivers
v0x55af5d2de370_0 .net "enable", 0 0, L_0x55af5d3032c0;  alias, 1 drivers
v0x55af5d2de480_0 .net "reset", 0 0, v0x55af5d2e9ec0_0;  alias, 1 drivers
S_0x55af5d2de5d0 .scope module, "lo" "hl_reg" 8 177, 10 1 0, S_0x55af5d2db770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55af5d2de830_0 .net "clk", 0 0, v0x55af5d2e9640_0;  alias, 1 drivers
v0x55af5d2de940_0 .var "data", 31 0;
v0x55af5d2dea20_0 .net "data_in", 31 0, v0x55af5d2dc890_0;  alias, 1 drivers
v0x55af5d2deaf0_0 .net "data_out", 31 0, v0x55af5d2de940_0;  alias, 1 drivers
v0x55af5d2debb0_0 .net "enable", 0 0, L_0x55af5d3032c0;  alias, 1 drivers
v0x55af5d2deca0_0 .net "reset", 0 0, v0x55af5d2e9ec0_0;  alias, 1 drivers
S_0x55af5d2dee10 .scope module, "register" "regfile" 8 124, 11 1 0, S_0x55af5d2db770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x55af5d300d50 .functor BUFZ 32, L_0x55af5d301960, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55af5d301dc0 .functor BUFZ 32, L_0x55af5d301be0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55af5d2dfca0_2 .array/port v0x55af5d2dfca0, 2;
L_0x55af5d301ed0 .functor BUFZ 32, v0x55af5d2dfca0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55af5d2df150_0 .net *"_ivl_0", 31 0, L_0x55af5d301960;  1 drivers
v0x55af5d2df250_0 .net *"_ivl_10", 6 0, L_0x55af5d301c80;  1 drivers
L_0x7ff3a0364a80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55af5d2df330_0 .net *"_ivl_13", 1 0, L_0x7ff3a0364a80;  1 drivers
v0x55af5d2df3f0_0 .net *"_ivl_2", 6 0, L_0x55af5d301a00;  1 drivers
L_0x7ff3a0364a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55af5d2df4d0_0 .net *"_ivl_5", 1 0, L_0x7ff3a0364a38;  1 drivers
v0x55af5d2df600_0 .net *"_ivl_8", 31 0, L_0x55af5d301be0;  1 drivers
v0x55af5d2df6e0_0 .net "r_clk", 0 0, v0x55af5d2e9640_0;  alias, 1 drivers
v0x55af5d2df780_0 .net "r_clk_enable", 0 0, v0x55af5d2e96e0_0;  alias, 1 drivers
v0x55af5d2df840_0 .net "read_data1", 31 0, L_0x55af5d300d50;  alias, 1 drivers
v0x55af5d2df920_0 .net "read_data2", 31 0, L_0x55af5d301dc0;  alias, 1 drivers
v0x55af5d2dfa00_0 .net "read_reg1", 4 0, L_0x55af5d2fffa0;  alias, 1 drivers
v0x55af5d2dfae0_0 .net "read_reg2", 4 0, L_0x55af5d300200;  alias, 1 drivers
v0x55af5d2dfbc0_0 .net "register_v0", 31 0, L_0x55af5d301ed0;  alias, 1 drivers
v0x55af5d2dfca0 .array "registers", 0 31, 31 0;
v0x55af5d2e0270_0 .net "reset", 0 0, v0x55af5d2e9ec0_0;  alias, 1 drivers
v0x55af5d2e0310_0 .net "write_control", 0 0, L_0x55af5d300a60;  alias, 1 drivers
v0x55af5d2e03d0_0 .net "write_data", 31 0, L_0x55af5d3015c0;  alias, 1 drivers
v0x55af5d2e05c0_0 .net "write_reg", 4 0, L_0x55af5d3008d0;  alias, 1 drivers
L_0x55af5d301960 .array/port v0x55af5d2dfca0, L_0x55af5d301a00;
L_0x55af5d301a00 .concat [ 5 2 0 0], L_0x55af5d2fffa0, L_0x7ff3a0364a38;
L_0x55af5d301be0 .array/port v0x55af5d2dfca0, L_0x55af5d301c80;
L_0x55af5d301c80 .concat [ 5 2 0 0], L_0x55af5d300200, L_0x7ff3a0364a80;
    .scope S_0x55af5d2a6d80;
T_0 ;
    %wait E_0x55af5d21a480;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55af5d2d8670_0, 0, 1;
    %load/vec4 v0x55af5d2d8e30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %jmp T_0.22;
T_0.0 ;
    %load/vec4 v0x55af5d2d8730_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_0.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_0.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_0.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_0.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_0.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_0.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_0.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_0.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.43, 6;
    %jmp T_0.44;
T_0.23 ;
    %load/vec4 v0x55af5d2d9190_0;
    %ix/getv 4, v0x55af5d2d8ff0_0;
    %shiftl 4;
    %store/vec4 v0x55af5d2d9640_0, 0, 32;
    %jmp T_0.44;
T_0.24 ;
    %load/vec4 v0x55af5d2d9190_0;
    %ix/getv 4, v0x55af5d2d8ff0_0;
    %shiftr 4;
    %store/vec4 v0x55af5d2d9640_0, 0, 32;
    %jmp T_0.44;
T_0.25 ;
    %load/vec4 v0x55af5d2d9190_0;
    %ix/getv 4, v0x55af5d2d8ff0_0;
    %shiftr/s 4;
    %store/vec4 v0x55af5d2d9640_0, 0, 32;
    %jmp T_0.44;
T_0.26 ;
    %load/vec4 v0x55af5d2d9190_0;
    %load/vec4 v0x55af5d2d9470_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x55af5d2d9640_0, 0, 32;
    %jmp T_0.44;
T_0.27 ;
    %load/vec4 v0x55af5d2d9190_0;
    %load/vec4 v0x55af5d2d9470_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x55af5d2d9640_0, 0, 32;
    %jmp T_0.44;
T_0.28 ;
    %load/vec4 v0x55af5d2d9190_0;
    %load/vec4 v0x55af5d2d9470_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x55af5d2d9640_0, 0, 32;
    %jmp T_0.44;
T_0.29 ;
    %load/vec4 v0x55af5d2d90d0_0;
    %pad/s 64;
    %load/vec4 v0x55af5d2d9190_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x55af5d2d8b90_0, 0, 64;
    %load/vec4 v0x55af5d2d8b90_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55af5d2d8810_0, 0, 32;
    %load/vec4 v0x55af5d2d8b90_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55af5d2d89d0_0, 0, 32;
    %jmp T_0.44;
T_0.30 ;
    %load/vec4 v0x55af5d2d9470_0;
    %pad/u 64;
    %load/vec4 v0x55af5d2d9530_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x55af5d2d8b90_0, 0, 64;
    %load/vec4 v0x55af5d2d8b90_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55af5d2d8810_0, 0, 32;
    %load/vec4 v0x55af5d2d8b90_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55af5d2d89d0_0, 0, 32;
    %jmp T_0.44;
T_0.31 ;
    %load/vec4 v0x55af5d2d90d0_0;
    %load/vec4 v0x55af5d2d9190_0;
    %mod/s;
    %store/vec4 v0x55af5d2d8810_0, 0, 32;
    %load/vec4 v0x55af5d2d90d0_0;
    %load/vec4 v0x55af5d2d9190_0;
    %div/s;
    %store/vec4 v0x55af5d2d89d0_0, 0, 32;
    %jmp T_0.44;
T_0.32 ;
    %load/vec4 v0x55af5d2d9470_0;
    %load/vec4 v0x55af5d2d9530_0;
    %mod;
    %store/vec4 v0x55af5d2d8810_0, 0, 32;
    %load/vec4 v0x55af5d2d9470_0;
    %load/vec4 v0x55af5d2d9530_0;
    %div;
    %store/vec4 v0x55af5d2d89d0_0, 0, 32;
    %jmp T_0.44;
T_0.33 ;
    %load/vec4 v0x55af5d2d8c70_0;
    %store/vec4 v0x55af5d2d8810_0, 0, 32;
    %jmp T_0.44;
T_0.34 ;
    %load/vec4 v0x55af5d2d8c70_0;
    %store/vec4 v0x55af5d2d89d0_0, 0, 32;
    %jmp T_0.44;
T_0.35 ;
    %load/vec4 v0x55af5d2d90d0_0;
    %load/vec4 v0x55af5d2d9190_0;
    %add;
    %store/vec4 v0x55af5d2d9640_0, 0, 32;
    %jmp T_0.44;
T_0.36 ;
    %load/vec4 v0x55af5d2d9470_0;
    %load/vec4 v0x55af5d2d9530_0;
    %add;
    %store/vec4 v0x55af5d2d9640_0, 0, 32;
    %jmp T_0.44;
T_0.37 ;
    %load/vec4 v0x55af5d2d9470_0;
    %load/vec4 v0x55af5d2d9530_0;
    %sub;
    %store/vec4 v0x55af5d2d9640_0, 0, 32;
    %jmp T_0.44;
T_0.38 ;
    %load/vec4 v0x55af5d2d9470_0;
    %load/vec4 v0x55af5d2d9530_0;
    %and;
    %store/vec4 v0x55af5d2d9640_0, 0, 32;
    %jmp T_0.44;
T_0.39 ;
    %load/vec4 v0x55af5d2d9470_0;
    %load/vec4 v0x55af5d2d9530_0;
    %or;
    %store/vec4 v0x55af5d2d9640_0, 0, 32;
    %jmp T_0.44;
T_0.40 ;
    %load/vec4 v0x55af5d2d9470_0;
    %load/vec4 v0x55af5d2d9530_0;
    %xor;
    %store/vec4 v0x55af5d2d9640_0, 0, 32;
    %jmp T_0.44;
T_0.41 ;
    %load/vec4 v0x55af5d2d9470_0;
    %load/vec4 v0x55af5d2d9530_0;
    %or;
    %inv;
    %store/vec4 v0x55af5d2d9640_0, 0, 32;
    %jmp T_0.44;
T_0.42 ;
    %load/vec4 v0x55af5d2d90d0_0;
    %load/vec4 v0x55af5d2d9190_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_0.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.46, 8;
T_0.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.46, 8;
 ; End of false expr.
    %blend;
T_0.46;
    %store/vec4 v0x55af5d2d9640_0, 0, 32;
    %jmp T_0.44;
T_0.43 ;
    %load/vec4 v0x55af5d2d9470_0;
    %load/vec4 v0x55af5d2d9530_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.48, 8;
T_0.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.48, 8;
 ; End of false expr.
    %blend;
T_0.48;
    %store/vec4 v0x55af5d2d9640_0, 0, 32;
    %jmp T_0.44;
T_0.44 ;
    %pop/vec4 1;
    %jmp T_0.22;
T_0.1 ;
    %load/vec4 v0x55af5d2d8590_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_0.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_0.52, 6;
    %jmp T_0.53;
T_0.49 ;
    %load/vec4 v0x55af5d2d90d0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55af5d2d8670_0, 0, 1;
    %jmp T_0.55;
T_0.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55af5d2d8670_0, 0, 1;
T_0.55 ;
    %jmp T_0.53;
T_0.50 ;
    %load/vec4 v0x55af5d2d90d0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55af5d2d8670_0, 0, 1;
    %jmp T_0.57;
T_0.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55af5d2d8670_0, 0, 1;
T_0.57 ;
    %jmp T_0.53;
T_0.51 ;
    %load/vec4 v0x55af5d2d90d0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_0.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55af5d2d8670_0, 0, 1;
    %jmp T_0.59;
T_0.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55af5d2d8670_0, 0, 1;
T_0.59 ;
    %jmp T_0.53;
T_0.52 ;
    %load/vec4 v0x55af5d2d90d0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_0.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55af5d2d8670_0, 0, 1;
    %jmp T_0.61;
T_0.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55af5d2d8670_0, 0, 1;
T_0.61 ;
    %jmp T_0.53;
T_0.53 ;
    %pop/vec4 1;
    %jmp T_0.22;
T_0.2 ;
    %load/vec4 v0x55af5d2d90d0_0;
    %load/vec4 v0x55af5d2d9190_0;
    %cmp/e;
    %jmp/0xz  T_0.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55af5d2d8670_0, 0, 1;
    %jmp T_0.63;
T_0.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55af5d2d8670_0, 0, 1;
T_0.63 ;
    %jmp T_0.22;
T_0.3 ;
    %load/vec4 v0x55af5d2d90d0_0;
    %load/vec4 v0x55af5d2d8d50_0;
    %cmp/ne;
    %jmp/0xz  T_0.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55af5d2d8670_0, 0, 1;
    %jmp T_0.65;
T_0.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55af5d2d8670_0, 0, 1;
T_0.65 ;
    %jmp T_0.22;
T_0.4 ;
    %load/vec4 v0x55af5d2d90d0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55af5d2d8670_0, 0, 1;
    %jmp T_0.67;
T_0.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55af5d2d8670_0, 0, 1;
T_0.67 ;
    %jmp T_0.22;
T_0.5 ;
    %load/vec4 v0x55af5d2d90d0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55af5d2d8670_0, 0, 1;
    %jmp T_0.69;
T_0.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55af5d2d8670_0, 0, 1;
T_0.69 ;
    %jmp T_0.22;
T_0.6 ;
    %load/vec4 v0x55af5d2d90d0_0;
    %load/vec4 v0x55af5d2d9230_0;
    %add;
    %store/vec4 v0x55af5d2d9640_0, 0, 32;
    %jmp T_0.22;
T_0.7 ;
    %load/vec4 v0x55af5d2d9470_0;
    %load/vec4 v0x55af5d2d9230_0;
    %add;
    %store/vec4 v0x55af5d2d9640_0, 0, 32;
    %jmp T_0.22;
T_0.8 ;
    %load/vec4 v0x55af5d2d90d0_0;
    %load/vec4 v0x55af5d2d9230_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.71, 8;
T_0.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.71, 8;
 ; End of false expr.
    %blend;
T_0.71;
    %store/vec4 v0x55af5d2d9640_0, 0, 32;
    %jmp T_0.22;
T_0.9 ;
    %load/vec4 v0x55af5d2d9470_0;
    %load/vec4 v0x55af5d2d92f0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.73, 8;
T_0.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.73, 8;
 ; End of false expr.
    %blend;
T_0.73;
    %store/vec4 v0x55af5d2d9640_0, 0, 32;
    %jmp T_0.22;
T_0.10 ;
    %load/vec4 v0x55af5d2d9470_0;
    %load/vec4 v0x55af5d2d93b0_0;
    %and;
    %store/vec4 v0x55af5d2d9640_0, 0, 32;
    %jmp T_0.22;
T_0.11 ;
    %load/vec4 v0x55af5d2d9470_0;
    %load/vec4 v0x55af5d2d93b0_0;
    %or;
    %store/vec4 v0x55af5d2d9640_0, 0, 32;
    %jmp T_0.22;
T_0.12 ;
    %load/vec4 v0x55af5d2d9470_0;
    %load/vec4 v0x55af5d2d93b0_0;
    %xor;
    %store/vec4 v0x55af5d2d9640_0, 0, 32;
    %jmp T_0.22;
T_0.13 ;
    %load/vec4 v0x55af5d2d93b0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55af5d2d9640_0, 0, 32;
    %jmp T_0.22;
T_0.14 ;
    %load/vec4 v0x55af5d2d90d0_0;
    %load/vec4 v0x55af5d2d9230_0;
    %add;
    %store/vec4 v0x55af5d2d8ab0_0, 0, 32;
    %jmp T_0.22;
T_0.15 ;
    %load/vec4 v0x55af5d2d90d0_0;
    %load/vec4 v0x55af5d2d9230_0;
    %add;
    %store/vec4 v0x55af5d2d8ab0_0, 0, 32;
    %jmp T_0.22;
T_0.16 ;
    %load/vec4 v0x55af5d2d90d0_0;
    %load/vec4 v0x55af5d2d9230_0;
    %add;
    %store/vec4 v0x55af5d2d8ab0_0, 0, 32;
    %jmp T_0.22;
T_0.17 ;
    %load/vec4 v0x55af5d2d90d0_0;
    %load/vec4 v0x55af5d2d9230_0;
    %add;
    %store/vec4 v0x55af5d2d8ab0_0, 0, 32;
    %jmp T_0.22;
T_0.18 ;
    %load/vec4 v0x55af5d2d90d0_0;
    %load/vec4 v0x55af5d2d9230_0;
    %add;
    %store/vec4 v0x55af5d2d8ab0_0, 0, 32;
    %jmp T_0.22;
T_0.19 ;
    %load/vec4 v0x55af5d2d90d0_0;
    %load/vec4 v0x55af5d2d9230_0;
    %add;
    %store/vec4 v0x55af5d2d8ab0_0, 0, 32;
    %jmp T_0.22;
T_0.20 ;
    %load/vec4 v0x55af5d2d90d0_0;
    %load/vec4 v0x55af5d2d9230_0;
    %add;
    %store/vec4 v0x55af5d2d8ab0_0, 0, 32;
    %jmp T_0.22;
T_0.21 ;
    %load/vec4 v0x55af5d2d90d0_0;
    %load/vec4 v0x55af5d2d9230_0;
    %add;
    %store/vec4 v0x55af5d2d8ab0_0, 0, 32;
    %jmp T_0.22;
T_0.22 ;
    %pop/vec4 1;
    %load/vec4 v0x55af5d2d9640_0;
    %store/vec4 v0x55af5d2d8f10_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55af5d2b95a0;
T_1 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x55af5d2d9f20_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55af5d2da0f0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55af5d2da1b0_0, 0, 5;
    %pushi/vec4 65534, 0, 16;
    %store/vec4 v0x55af5d2d9a90_0, 0, 16;
    %load/vec4 v0x55af5d2d9f20_0;
    %load/vec4 v0x55af5d2da0f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55af5d2da1b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55af5d2d9a90_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55af5d2d9b50_0, 0, 32;
    %vpi_call/w 3 33 "$display", "%b", v0x55af5d2d9b50_0 {0 0 0};
    %load/vec4 v0x55af5d2d9b50_0;
    %store/vec4 v0x55af5d2d9c30_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x55af5d2d9dc0_0, 0, 32;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x55af5d2d9e60_0, 0, 32;
    %delay 1, 0;
    %vpi_call/w 3 38 "$display", "-------------------------------------" {0 0 0};
    %vpi_call/w 3 39 "$display", "%h", v0x55af5d2da000_0 {0 0 0};
    %pushi/vec4 0, 0, 26;
    %store/vec4 v0x55af5d2da290_0, 0, 26;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0x55af5d2d9930_0, 0, 6;
    %load/vec4 v0x55af5d2da290_0;
    %load/vec4 v0x55af5d2d9930_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55af5d2d9c30_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55af5d2da0f0_0, 0, 5;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x55af5d2da1b0_0, 0, 5;
    %delay 1, 0;
    %vpi_call/w 3 48 "$display", "-------------------------------------" {0 0 0};
    %vpi_call/w 3 49 "$display", "unsigned of result = %d", v0x55af5d2da000_0 {0 0 0};
    %load/vec4 v0x55af5d2da000_0;
    %vpi_call/w 3 50 "$display", "signed of result = %d", S<0,vec4,s32> {1 0 0};
    %load/vec4 v0x55af5d2d99f0_0;
    %load/vec4 v0x55af5d2d9cf0_0;
    %vpi_call/w 3 51 "$display", "hi=%h, lo = %h", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 52 "$display", "b flag is %b", v0x55af5d2d9870_0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x55af5d2dee10;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55af5d2dfca0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55af5d2dfca0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55af5d2dfca0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55af5d2dfca0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55af5d2dfca0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55af5d2dfca0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55af5d2dfca0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55af5d2dfca0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55af5d2dfca0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55af5d2dfca0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55af5d2dfca0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55af5d2dfca0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55af5d2dfca0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55af5d2dfca0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55af5d2dfca0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55af5d2dfca0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55af5d2dfca0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55af5d2dfca0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55af5d2dfca0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55af5d2dfca0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55af5d2dfca0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55af5d2dfca0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55af5d2dfca0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55af5d2dfca0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55af5d2dfca0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55af5d2dfca0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55af5d2dfca0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55af5d2dfca0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55af5d2dfca0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55af5d2dfca0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55af5d2dfca0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55af5d2dfca0, 4, 0;
    %end;
    .thread T_2;
    .scope S_0x55af5d2dee10;
T_3 ;
    %wait E_0x55af5d217790;
    %load/vec4 v0x55af5d2e0270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55af5d2dfca0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55af5d2dfca0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55af5d2dfca0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55af5d2dfca0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55af5d2dfca0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55af5d2dfca0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55af5d2dfca0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55af5d2dfca0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55af5d2dfca0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55af5d2dfca0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55af5d2dfca0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55af5d2dfca0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55af5d2dfca0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55af5d2dfca0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55af5d2dfca0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55af5d2dfca0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55af5d2dfca0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55af5d2dfca0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55af5d2dfca0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55af5d2dfca0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55af5d2dfca0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55af5d2dfca0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55af5d2dfca0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55af5d2dfca0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55af5d2dfca0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55af5d2dfca0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55af5d2dfca0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55af5d2dfca0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55af5d2dfca0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55af5d2dfca0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55af5d2dfca0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55af5d2dfca0, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55af5d2df780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x55af5d2e0310_0;
    %load/vec4 v0x55af5d2e05c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x55af5d2e03d0_0;
    %load/vec4 v0x55af5d2e05c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55af5d2dfca0, 0, 4;
T_3.4 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55af5d2dba90;
T_4 ;
    %wait E_0x55af5d1f16f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55af5d2dc4a0_0, 0, 1;
    %load/vec4 v0x55af5d2dccf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %jmp T_4.22;
T_4.0 ;
    %load/vec4 v0x55af5d2dc560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_4.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_4.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.43, 6;
    %jmp T_4.44;
T_4.23 ;
    %load/vec4 v0x55af5d2dd050_0;
    %ix/getv 4, v0x55af5d2dceb0_0;
    %shiftl 4;
    %store/vec4 v0x55af5d2dd560_0, 0, 32;
    %jmp T_4.44;
T_4.24 ;
    %load/vec4 v0x55af5d2dd050_0;
    %ix/getv 4, v0x55af5d2dceb0_0;
    %shiftr 4;
    %store/vec4 v0x55af5d2dd560_0, 0, 32;
    %jmp T_4.44;
T_4.25 ;
    %load/vec4 v0x55af5d2dd050_0;
    %ix/getv 4, v0x55af5d2dceb0_0;
    %shiftr/s 4;
    %store/vec4 v0x55af5d2dd560_0, 0, 32;
    %jmp T_4.44;
T_4.26 ;
    %load/vec4 v0x55af5d2dd050_0;
    %load/vec4 v0x55af5d2dd390_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x55af5d2dd560_0, 0, 32;
    %jmp T_4.44;
T_4.27 ;
    %load/vec4 v0x55af5d2dd050_0;
    %load/vec4 v0x55af5d2dd390_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x55af5d2dd560_0, 0, 32;
    %jmp T_4.44;
T_4.28 ;
    %load/vec4 v0x55af5d2dd050_0;
    %load/vec4 v0x55af5d2dd390_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x55af5d2dd560_0, 0, 32;
    %jmp T_4.44;
T_4.29 ;
    %load/vec4 v0x55af5d2dcf90_0;
    %pad/s 64;
    %load/vec4 v0x55af5d2dd050_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x55af5d2dca50_0, 0, 64;
    %load/vec4 v0x55af5d2dca50_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55af5d2dc6d0_0, 0, 32;
    %load/vec4 v0x55af5d2dca50_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55af5d2dc890_0, 0, 32;
    %jmp T_4.44;
T_4.30 ;
    %load/vec4 v0x55af5d2dd390_0;
    %pad/u 64;
    %load/vec4 v0x55af5d2dd450_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x55af5d2dca50_0, 0, 64;
    %load/vec4 v0x55af5d2dca50_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55af5d2dc6d0_0, 0, 32;
    %load/vec4 v0x55af5d2dca50_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55af5d2dc890_0, 0, 32;
    %jmp T_4.44;
T_4.31 ;
    %load/vec4 v0x55af5d2dcf90_0;
    %load/vec4 v0x55af5d2dd050_0;
    %mod/s;
    %store/vec4 v0x55af5d2dc6d0_0, 0, 32;
    %load/vec4 v0x55af5d2dcf90_0;
    %load/vec4 v0x55af5d2dd050_0;
    %div/s;
    %store/vec4 v0x55af5d2dc890_0, 0, 32;
    %jmp T_4.44;
T_4.32 ;
    %load/vec4 v0x55af5d2dd390_0;
    %load/vec4 v0x55af5d2dd450_0;
    %mod;
    %store/vec4 v0x55af5d2dc6d0_0, 0, 32;
    %load/vec4 v0x55af5d2dd390_0;
    %load/vec4 v0x55af5d2dd450_0;
    %div;
    %store/vec4 v0x55af5d2dc890_0, 0, 32;
    %jmp T_4.44;
T_4.33 ;
    %load/vec4 v0x55af5d2dcb30_0;
    %store/vec4 v0x55af5d2dc6d0_0, 0, 32;
    %jmp T_4.44;
T_4.34 ;
    %load/vec4 v0x55af5d2dcb30_0;
    %store/vec4 v0x55af5d2dc890_0, 0, 32;
    %jmp T_4.44;
T_4.35 ;
    %load/vec4 v0x55af5d2dcf90_0;
    %load/vec4 v0x55af5d2dd050_0;
    %add;
    %store/vec4 v0x55af5d2dd560_0, 0, 32;
    %jmp T_4.44;
T_4.36 ;
    %load/vec4 v0x55af5d2dd390_0;
    %load/vec4 v0x55af5d2dd450_0;
    %add;
    %store/vec4 v0x55af5d2dd560_0, 0, 32;
    %jmp T_4.44;
T_4.37 ;
    %load/vec4 v0x55af5d2dd390_0;
    %load/vec4 v0x55af5d2dd450_0;
    %sub;
    %store/vec4 v0x55af5d2dd560_0, 0, 32;
    %jmp T_4.44;
T_4.38 ;
    %load/vec4 v0x55af5d2dd390_0;
    %load/vec4 v0x55af5d2dd450_0;
    %and;
    %store/vec4 v0x55af5d2dd560_0, 0, 32;
    %jmp T_4.44;
T_4.39 ;
    %load/vec4 v0x55af5d2dd390_0;
    %load/vec4 v0x55af5d2dd450_0;
    %or;
    %store/vec4 v0x55af5d2dd560_0, 0, 32;
    %jmp T_4.44;
T_4.40 ;
    %load/vec4 v0x55af5d2dd390_0;
    %load/vec4 v0x55af5d2dd450_0;
    %xor;
    %store/vec4 v0x55af5d2dd560_0, 0, 32;
    %jmp T_4.44;
T_4.41 ;
    %load/vec4 v0x55af5d2dd390_0;
    %load/vec4 v0x55af5d2dd450_0;
    %or;
    %inv;
    %store/vec4 v0x55af5d2dd560_0, 0, 32;
    %jmp T_4.44;
T_4.42 ;
    %load/vec4 v0x55af5d2dcf90_0;
    %load/vec4 v0x55af5d2dd050_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_4.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.46, 8;
T_4.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.46, 8;
 ; End of false expr.
    %blend;
T_4.46;
    %store/vec4 v0x55af5d2dd560_0, 0, 32;
    %jmp T_4.44;
T_4.43 ;
    %load/vec4 v0x55af5d2dd390_0;
    %load/vec4 v0x55af5d2dd450_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.48, 8;
T_4.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.48, 8;
 ; End of false expr.
    %blend;
T_4.48;
    %store/vec4 v0x55af5d2dd560_0, 0, 32;
    %jmp T_4.44;
T_4.44 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.1 ;
    %load/vec4 v0x55af5d2dc3c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_4.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_4.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_4.52, 6;
    %jmp T_4.53;
T_4.49 ;
    %load/vec4 v0x55af5d2dcf90_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55af5d2dc4a0_0, 0, 1;
    %jmp T_4.55;
T_4.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55af5d2dc4a0_0, 0, 1;
T_4.55 ;
    %jmp T_4.53;
T_4.50 ;
    %load/vec4 v0x55af5d2dcf90_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55af5d2dc4a0_0, 0, 1;
    %jmp T_4.57;
T_4.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55af5d2dc4a0_0, 0, 1;
T_4.57 ;
    %jmp T_4.53;
T_4.51 ;
    %load/vec4 v0x55af5d2dcf90_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55af5d2dc4a0_0, 0, 1;
    %jmp T_4.59;
T_4.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55af5d2dc4a0_0, 0, 1;
T_4.59 ;
    %jmp T_4.53;
T_4.52 ;
    %load/vec4 v0x55af5d2dcf90_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55af5d2dc4a0_0, 0, 1;
    %jmp T_4.61;
T_4.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55af5d2dc4a0_0, 0, 1;
T_4.61 ;
    %jmp T_4.53;
T_4.53 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.2 ;
    %load/vec4 v0x55af5d2dcf90_0;
    %load/vec4 v0x55af5d2dd050_0;
    %cmp/e;
    %jmp/0xz  T_4.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55af5d2dc4a0_0, 0, 1;
    %jmp T_4.63;
T_4.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55af5d2dc4a0_0, 0, 1;
T_4.63 ;
    %jmp T_4.22;
T_4.3 ;
    %load/vec4 v0x55af5d2dcf90_0;
    %load/vec4 v0x55af5d2dcc10_0;
    %cmp/ne;
    %jmp/0xz  T_4.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55af5d2dc4a0_0, 0, 1;
    %jmp T_4.65;
T_4.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55af5d2dc4a0_0, 0, 1;
T_4.65 ;
    %jmp T_4.22;
T_4.4 ;
    %load/vec4 v0x55af5d2dcf90_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_4.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55af5d2dc4a0_0, 0, 1;
    %jmp T_4.67;
T_4.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55af5d2dc4a0_0, 0, 1;
T_4.67 ;
    %jmp T_4.22;
T_4.5 ;
    %load/vec4 v0x55af5d2dcf90_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55af5d2dc4a0_0, 0, 1;
    %jmp T_4.69;
T_4.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55af5d2dc4a0_0, 0, 1;
T_4.69 ;
    %jmp T_4.22;
T_4.6 ;
    %load/vec4 v0x55af5d2dcf90_0;
    %load/vec4 v0x55af5d2dd120_0;
    %add;
    %store/vec4 v0x55af5d2dd560_0, 0, 32;
    %jmp T_4.22;
T_4.7 ;
    %load/vec4 v0x55af5d2dd390_0;
    %load/vec4 v0x55af5d2dd120_0;
    %add;
    %store/vec4 v0x55af5d2dd560_0, 0, 32;
    %jmp T_4.22;
T_4.8 ;
    %load/vec4 v0x55af5d2dcf90_0;
    %load/vec4 v0x55af5d2dd120_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.71, 8;
T_4.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.71, 8;
 ; End of false expr.
    %blend;
T_4.71;
    %store/vec4 v0x55af5d2dd560_0, 0, 32;
    %jmp T_4.22;
T_4.9 ;
    %load/vec4 v0x55af5d2dd390_0;
    %load/vec4 v0x55af5d2dd1e0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.73, 8;
T_4.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.73, 8;
 ; End of false expr.
    %blend;
T_4.73;
    %store/vec4 v0x55af5d2dd560_0, 0, 32;
    %jmp T_4.22;
T_4.10 ;
    %load/vec4 v0x55af5d2dd390_0;
    %load/vec4 v0x55af5d2dd2d0_0;
    %and;
    %store/vec4 v0x55af5d2dd560_0, 0, 32;
    %jmp T_4.22;
T_4.11 ;
    %load/vec4 v0x55af5d2dd390_0;
    %load/vec4 v0x55af5d2dd2d0_0;
    %or;
    %store/vec4 v0x55af5d2dd560_0, 0, 32;
    %jmp T_4.22;
T_4.12 ;
    %load/vec4 v0x55af5d2dd390_0;
    %load/vec4 v0x55af5d2dd2d0_0;
    %xor;
    %store/vec4 v0x55af5d2dd560_0, 0, 32;
    %jmp T_4.22;
T_4.13 ;
    %load/vec4 v0x55af5d2dd2d0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55af5d2dd560_0, 0, 32;
    %jmp T_4.22;
T_4.14 ;
    %load/vec4 v0x55af5d2dcf90_0;
    %load/vec4 v0x55af5d2dd120_0;
    %add;
    %store/vec4 v0x55af5d2dc970_0, 0, 32;
    %jmp T_4.22;
T_4.15 ;
    %load/vec4 v0x55af5d2dcf90_0;
    %load/vec4 v0x55af5d2dd120_0;
    %add;
    %store/vec4 v0x55af5d2dc970_0, 0, 32;
    %jmp T_4.22;
T_4.16 ;
    %load/vec4 v0x55af5d2dcf90_0;
    %load/vec4 v0x55af5d2dd120_0;
    %add;
    %store/vec4 v0x55af5d2dc970_0, 0, 32;
    %jmp T_4.22;
T_4.17 ;
    %load/vec4 v0x55af5d2dcf90_0;
    %load/vec4 v0x55af5d2dd120_0;
    %add;
    %store/vec4 v0x55af5d2dc970_0, 0, 32;
    %jmp T_4.22;
T_4.18 ;
    %load/vec4 v0x55af5d2dcf90_0;
    %load/vec4 v0x55af5d2dd120_0;
    %add;
    %store/vec4 v0x55af5d2dc970_0, 0, 32;
    %jmp T_4.22;
T_4.19 ;
    %load/vec4 v0x55af5d2dcf90_0;
    %load/vec4 v0x55af5d2dd120_0;
    %add;
    %store/vec4 v0x55af5d2dc970_0, 0, 32;
    %jmp T_4.22;
T_4.20 ;
    %load/vec4 v0x55af5d2dcf90_0;
    %load/vec4 v0x55af5d2dd120_0;
    %add;
    %store/vec4 v0x55af5d2dc970_0, 0, 32;
    %jmp T_4.22;
T_4.21 ;
    %load/vec4 v0x55af5d2dcf90_0;
    %load/vec4 v0x55af5d2dd120_0;
    %add;
    %store/vec4 v0x55af5d2dc970_0, 0, 32;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %load/vec4 v0x55af5d2dd560_0;
    %store/vec4 v0x55af5d2dcdd0_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55af5d2de5d0;
T_5 ;
    %wait E_0x55af5d217790;
    %load/vec4 v0x55af5d2deca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55af5d2de940_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55af5d2debb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55af5d2dea20_0;
    %assign/vec4 v0x55af5d2de940_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55af5d2dde10;
T_6 ;
    %wait E_0x55af5d217790;
    %load/vec4 v0x55af5d2de480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55af5d2de0f0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55af5d2de370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x55af5d2de1b0_0;
    %assign/vec4 v0x55af5d2de0f0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55af5d2dd790;
T_7 ;
    %wait E_0x55af5d217790;
    %load/vec4 v0x55af5d2ddc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x55af5d2dda00_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55af5d2ddae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x55af5d2ddb80_0;
    %assign/vec4 v0x55af5d2dda00_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55af5d2db770;
T_8 ;
    %wait E_0x55af5d217790;
    %vpi_call/w 8 115 "$display", "reset=%h", v0x55af5d2e9000_0 {0 0 0};
    %vpi_call/w 8 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x55af5d2e7190_0, v0x55af5d2e6090_0, v0x55af5d2e8be0_0 {0 0 0};
    %vpi_call/w 8 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x55af5d2e88d0_0, v0x55af5d2e8a70_0 {0 0 0};
    %vpi_call/w 8 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x55af5d2e8800_0, v0x55af5d2e89a0_0 {0 0 0};
    %vpi_call/w 8 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x55af5d2e8ca0_0, v0x55af5d2e9130_0, v0x55af5d2e8e60_0 {0 0 0};
    %vpi_call/w 8 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x55af5d2e84e0_0, v0x55af5d2e92a0_0, v0x55af5d2e9200_0, v0x55af5d2e75f0_0, v0x55af5d2e6e60_0 {0 0 0};
    %vpi_call/w 8 121 "$display", "pc=%h", v0x55af5d2e67b0_0 {0 0 0};
    %jmp T_8;
    .thread T_8;
    .scope S_0x55af5d2db770;
T_9 ;
    %wait E_0x55af5d2193d0;
    %load/vec4 v0x55af5d2e6390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x55af5d2e68a0_0;
    %load/vec4 v0x55af5d2e64f0_0;
    %add;
    %store/vec4 v0x55af5d2e85a0_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55af5d2e7250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x55af5d2e68a0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x55af5d2e7190_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x55af5d2e85a0_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x55af5d2e72f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x55af5d2e8800_0;
    %store/vec4 v0x55af5d2e85a0_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x55af5d2e68a0_0;
    %store/vec4 v0x55af5d2e85a0_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55af5d2db770;
T_10 ;
    %wait E_0x55af5d217790;
    %load/vec4 v0x55af5d2e9000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55af5d2e6710_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55af5d2e67b0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x55af5d2e6710_0, 0, 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55af5d2a6950;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55af5d2e9640_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x55af5d2e9640_0;
    %inv;
    %store/vec4 v0x55af5d2e9640_0, 0, 1;
    %delay 4, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x55af5d2a6950;
T_12 ;
    %fork t_1, S_0x55af5d2b91d0;
    %jmp t_0;
    .scope S_0x55af5d2b91d0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55af5d2e9ec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55af5d2e96e0_0, 0, 1;
    %wait E_0x55af5d217790;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55af5d2e9ec0_0, 0, 1;
    %wait E_0x55af5d217790;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55af5d2dadf0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x55af5d2e9960_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x55af5d2db0c0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55af5d2db360_0, 0, 5;
    %load/vec4 v0x55af5d2dadf0_0;
    %store/vec4 v0x55af5d2db4d0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55af5d2daeb0_0, 0, 16;
    %load/vec4 v0x55af5d2db0c0_0;
    %load/vec4 v0x55af5d2db360_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55af5d2db4d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55af5d2daeb0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55af5d2daf90_0, 0, 32;
    %load/vec4 v0x55af5d2daf90_0;
    %store/vec4 v0x55af5d2e9d30_0, 0, 32;
    %load/vec4 v0x55af5d2e9960_0;
    %load/vec4 v0x55af5d2dadf0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x55af5d2e9960_0, 0, 32;
    %wait E_0x55af5d217790;
    %delay 2, 0;
    %load/vec4 v0x55af5d2e9a30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 7 79 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.3 ;
    %load/vec4 v0x55af5d2e9870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 7 80 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.5 ;
    %load/vec4 v0x55af5d2dadf0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55af5d2dadf0_0, 0, 5;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55af5d2dadf0_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_12.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.7, 5;
    %jmp/1 T_12.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55af5d2db0c0_0, 0, 6;
    %pushi/vec4 37, 0, 6;
    %store/vec4 v0x55af5d2dad10_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55af5d2db5b0_0, 0, 5;
    %load/vec4 v0x55af5d2dadf0_0;
    %subi 1, 0, 5;
    %store/vec4 v0x55af5d2db360_0, 0, 5;
    %load/vec4 v0x55af5d2dadf0_0;
    %store/vec4 v0x55af5d2db4d0_0, 0, 5;
    %load/vec4 v0x55af5d2dadf0_0;
    %addi 15, 0, 5;
    %store/vec4 v0x55af5d2db280_0, 0, 5;
    %load/vec4 v0x55af5d2db0c0_0;
    %load/vec4 v0x55af5d2db360_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55af5d2db4d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55af5d2db280_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55af5d2db5b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55af5d2dad10_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55af5d2db1a0_0, 0, 32;
    %load/vec4 v0x55af5d2db1a0_0;
    %store/vec4 v0x55af5d2e9d30_0, 0, 32;
    %wait E_0x55af5d217790;
    %delay 2, 0;
    %load/vec4 v0x55af5d2dadf0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55af5d2dadf0_0, 0, 5;
    %jmp T_12.6;
T_12.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55af5d2dadf0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x55af5d2db690_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_12.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.9, 5;
    %jmp/1 T_12.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x55af5d2db0c0_0, 0, 6;
    %load/vec4 v0x55af5d2dadf0_0;
    %addi 15, 0, 5;
    %store/vec4 v0x55af5d2db360_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55af5d2db4d0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55af5d2daeb0_0, 0, 16;
    %load/vec4 v0x55af5d2db0c0_0;
    %load/vec4 v0x55af5d2db360_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55af5d2db4d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55af5d2daeb0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55af5d2daf90_0, 0, 32;
    %load/vec4 v0x55af5d2daf90_0;
    %store/vec4 v0x55af5d2e9d30_0, 0, 32;
    %wait E_0x55af5d217790;
    %delay 2, 0;
    %load/vec4 v0x55af5d2dadf0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.10, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_12.11, 8;
T_12.10 ; End of true expr.
    %load/vec4 v0x55af5d2db690_0;
    %jmp/0 T_12.11, 8;
 ; End of false expr.
    %blend;
T_12.11;
    %load/vec4 v0x55af5d2db690_0;
    %load/vec4 v0x55af5d2dadf0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %or;
    %store/vec4 v0x55af5d2dac10_0, 0, 32;
    %load/vec4 v0x55af5d2db690_0;
    %load/vec4 v0x55af5d2dadf0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x55af5d2db690_0, 0, 32;
    %load/vec4 v0x55af5d2e9dd0_0;
    %load/vec4 v0x55af5d2dac10_0;
    %cmp/e;
    %jmp/0xz  T_12.12, 4;
    %jmp T_12.13;
T_12.12 ;
    %vpi_call/w 7 120 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x55af5d2dac10_0, v0x55af5d2e9dd0_0 {0 0 0};
T_12.13 ;
    %load/vec4 v0x55af5d2dadf0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55af5d2dadf0_0, 0, 5;
    %jmp T_12.8;
T_12.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x55af5d2a6950;
t_0 %join;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/or_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
