// Seed: 1711648121
module module_0 (
    id_1
);
  output wire id_1;
  assign id_1 = -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd4,
    parameter id_8 = 32'd73
) (
    input supply1 id_0,
    input tri1 id_1,
    output supply0 _id_2,
    input wand id_3,
    output supply0 id_4,
    input tri0 id_5,
    output uwire id_6,
    output supply1 id_7,
    output wand _id_8,
    output wire id_9,
    input supply0 id_10
    , id_13,
    input uwire id_11
);
  wire id_14;
  logic [-1 : id_2] id_15;
  logic [id_8 : 1] id_16 = id_11;
  assign id_13 = id_1;
  module_0 modCall_1 (id_16);
  assign modCall_1.id_1 = 0;
endmodule
