<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/noobermin/s/i/ntu/tangtry/Gowin-FPGA-Stopwatch/Stopwatch/src/StopwatchModule.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88PC8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Mar 31 22:57:54 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>stopwatch</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 2s, Elapsed time = 0h 0m 2s, Peak memory usage = 437.434MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.427s, Elapsed time = 0h 0m 0.42s, Peak memory usage = 437.434MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.088s, Peak memory usage = 437.434MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.311s, Elapsed time = 0h 0m 0.308s, Peak memory usage = 437.434MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.091s, Elapsed time = 0h 0m 0.084s, Peak memory usage = 437.434MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.038s, Elapsed time = 0h 0m 0.035s, Peak memory usage = 437.434MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.019s, Elapsed time = 0h 0m 0.017s, Peak memory usage = 437.434MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.017s, Elapsed time = 0h 0m 0.013s, Peak memory usage = 437.434MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.485s, Elapsed time = 0h 0m 0.478s, Peak memory usage = 437.434MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.065s, Elapsed time = 0h 0m 0.061s, Peak memory usage = 437.434MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.092s, Elapsed time = 0h 0m 0.088s, Peak memory usage = 437.434MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 1m 3s, Elapsed time = 0h 1m 3s, Peak memory usage = 437.434MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.1s, Elapsed time = 0h 0m 0.094s, Peak memory usage = 437.434MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.373s, Elapsed time = 0h 0m 0.37s, Peak memory usage = 437.434MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 1m 7s, Elapsed time = 0h 1m 7s, Peak memory usage = 437.434MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>21</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>21</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>18</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>121</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>11</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>32</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>67</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>670</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>81</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>146</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>443</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>62</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>62</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>6</td>
</tr>
<tr>
<td class="label"><b>DSP </b></td>
<td></td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULTALU36X18</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>738(676 LUT, 62 ALU) / 20736</td>
<td>4%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>121 / 15750</td>
<td><1%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 15750</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>121 / 15750</td>
<td><1%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>0 / 46</td>
<td>0%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>sys_clk_ibuf/I </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk</td>
<td>100.000(MHz)</td>
<td>30.987(MHz)</td>
<td>32</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-22.272</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>stopWatchCtr_sec_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>segLED_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>stopWatchCtr_sec_30_s0/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>stopWatchCtr_sec_30_s0/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s535/I1</td>
</tr>
<tr>
<td>1.621</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>n528_s535/F</td>
</tr>
<tr>
<td>2.095</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s561/I1</td>
</tr>
<tr>
<td>2.650</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n528_s561/F</td>
</tr>
<tr>
<td>3.124</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s619/I0</td>
</tr>
<tr>
<td>3.641</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n528_s619/F</td>
</tr>
<tr>
<td>4.115</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s500/I1</td>
</tr>
<tr>
<td>4.670</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>n528_s500/F</td>
</tr>
<tr>
<td>5.144</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s510/I0</td>
</tr>
<tr>
<td>5.661</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n528_s510/F</td>
</tr>
<tr>
<td>6.135</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s472/I1</td>
</tr>
<tr>
<td>6.690</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>n528_s472/F</td>
</tr>
<tr>
<td>7.164</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s476/I1</td>
</tr>
<tr>
<td>7.719</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>n528_s476/F</td>
</tr>
<tr>
<td>8.193</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s448/I1</td>
</tr>
<tr>
<td>8.748</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n528_s448/F</td>
</tr>
<tr>
<td>9.222</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s419/I0</td>
</tr>
<tr>
<td>9.739</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>n528_s419/F</td>
</tr>
<tr>
<td>10.213</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s411/I1</td>
</tr>
<tr>
<td>10.768</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n528_s411/F</td>
</tr>
<tr>
<td>11.242</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s375/I1</td>
</tr>
<tr>
<td>11.797</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>n528_s375/F</td>
</tr>
<tr>
<td>12.271</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s339/I1</td>
</tr>
<tr>
<td>12.826</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>n528_s339/F</td>
</tr>
<tr>
<td>13.300</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s324/I1</td>
</tr>
<tr>
<td>13.855</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n528_s324/F</td>
</tr>
<tr>
<td>14.329</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s297/I1</td>
</tr>
<tr>
<td>14.884</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>n528_s297/F</td>
</tr>
<tr>
<td>15.358</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s290/I0</td>
</tr>
<tr>
<td>15.875</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n528_s290/F</td>
</tr>
<tr>
<td>16.349</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s260/I1</td>
</tr>
<tr>
<td>16.904</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>n528_s260/F</td>
</tr>
<tr>
<td>17.378</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s218/I1</td>
</tr>
<tr>
<td>17.933</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>n528_s218/F</td>
</tr>
<tr>
<td>18.407</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s251/I1</td>
</tr>
<tr>
<td>18.962</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n528_s251/F</td>
</tr>
<tr>
<td>19.436</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s209/I0</td>
</tr>
<tr>
<td>19.953</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>n528_s209/F</td>
</tr>
<tr>
<td>20.427</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s166/I1</td>
</tr>
<tr>
<td>20.982</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n528_s166/F</td>
</tr>
<tr>
<td>21.456</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s135/I1</td>
</tr>
<tr>
<td>22.011</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>n528_s135/F</td>
</tr>
<tr>
<td>22.485</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s131/I1</td>
</tr>
<tr>
<td>23.040</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>n528_s131/F</td>
</tr>
<tr>
<td>23.514</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s198/I0</td>
</tr>
<tr>
<td>24.031</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n528_s198/F</td>
</tr>
<tr>
<td>24.505</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s147/I1</td>
</tr>
<tr>
<td>25.060</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n528_s147/F</td>
</tr>
<tr>
<td>25.534</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s102/I1</td>
</tr>
<tr>
<td>26.089</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n528_s102/F</td>
</tr>
<tr>
<td>26.563</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s67/I1</td>
</tr>
<tr>
<td>27.118</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>n528_s67/F</td>
</tr>
<tr>
<td>27.592</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s98/I0</td>
</tr>
<tr>
<td>28.109</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n528_s98/F</td>
</tr>
<tr>
<td>28.583</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s58/I1</td>
</tr>
<tr>
<td>29.138</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n528_s58/F</td>
</tr>
<tr>
<td>29.612</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s35/I1</td>
</tr>
<tr>
<td>30.167</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n528_s35/F</td>
</tr>
<tr>
<td>30.641</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s28/I2</td>
</tr>
<tr>
<td>31.094</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>n528_s28/F</td>
</tr>
<tr>
<td>31.568</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s26/I1</td>
</tr>
<tr>
<td>32.123</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n528_s26/F</td>
</tr>
<tr>
<td>32.597</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>segLED_4_s2/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>segLED_4_s2/CLK</td>
</tr>
<tr>
<td>10.325</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>segLED_4_s2</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>32</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 16.837, 52.228%; route: 15.168, 47.052%; tC2Q: 0.232, 0.720%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-22.272</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>stopWatchCtr_sec_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>segLED_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>stopWatchCtr_sec_30_s0/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>stopWatchCtr_sec_30_s0/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s535/I1</td>
</tr>
<tr>
<td>1.621</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>n528_s535/F</td>
</tr>
<tr>
<td>2.095</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s561/I1</td>
</tr>
<tr>
<td>2.650</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n528_s561/F</td>
</tr>
<tr>
<td>3.124</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s619/I0</td>
</tr>
<tr>
<td>3.641</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n528_s619/F</td>
</tr>
<tr>
<td>4.115</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s500/I1</td>
</tr>
<tr>
<td>4.670</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>n528_s500/F</td>
</tr>
<tr>
<td>5.144</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s510/I0</td>
</tr>
<tr>
<td>5.661</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n528_s510/F</td>
</tr>
<tr>
<td>6.135</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s472/I1</td>
</tr>
<tr>
<td>6.690</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>n528_s472/F</td>
</tr>
<tr>
<td>7.164</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s476/I1</td>
</tr>
<tr>
<td>7.719</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>n528_s476/F</td>
</tr>
<tr>
<td>8.193</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s448/I1</td>
</tr>
<tr>
<td>8.748</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n528_s448/F</td>
</tr>
<tr>
<td>9.222</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s419/I0</td>
</tr>
<tr>
<td>9.739</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>n528_s419/F</td>
</tr>
<tr>
<td>10.213</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s411/I1</td>
</tr>
<tr>
<td>10.768</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n528_s411/F</td>
</tr>
<tr>
<td>11.242</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s375/I1</td>
</tr>
<tr>
<td>11.797</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>n528_s375/F</td>
</tr>
<tr>
<td>12.271</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s339/I1</td>
</tr>
<tr>
<td>12.826</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>n528_s339/F</td>
</tr>
<tr>
<td>13.300</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s324/I1</td>
</tr>
<tr>
<td>13.855</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n528_s324/F</td>
</tr>
<tr>
<td>14.329</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s297/I1</td>
</tr>
<tr>
<td>14.884</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>n528_s297/F</td>
</tr>
<tr>
<td>15.358</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s290/I0</td>
</tr>
<tr>
<td>15.875</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n528_s290/F</td>
</tr>
<tr>
<td>16.349</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s260/I1</td>
</tr>
<tr>
<td>16.904</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>n528_s260/F</td>
</tr>
<tr>
<td>17.378</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s218/I1</td>
</tr>
<tr>
<td>17.933</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>n528_s218/F</td>
</tr>
<tr>
<td>18.407</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s251/I1</td>
</tr>
<tr>
<td>18.962</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n528_s251/F</td>
</tr>
<tr>
<td>19.436</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s209/I0</td>
</tr>
<tr>
<td>19.953</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>n528_s209/F</td>
</tr>
<tr>
<td>20.427</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s166/I1</td>
</tr>
<tr>
<td>20.982</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n528_s166/F</td>
</tr>
<tr>
<td>21.456</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s135/I1</td>
</tr>
<tr>
<td>22.011</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>n528_s135/F</td>
</tr>
<tr>
<td>22.485</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s131/I1</td>
</tr>
<tr>
<td>23.040</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>n528_s131/F</td>
</tr>
<tr>
<td>23.514</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s83/I1</td>
</tr>
<tr>
<td>24.069</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>n528_s83/F</td>
</tr>
<tr>
<td>24.543</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s91/I1</td>
</tr>
<tr>
<td>25.098</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>n528_s91/F</td>
</tr>
<tr>
<td>25.572</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s139/I1</td>
</tr>
<tr>
<td>26.127</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n528_s139/F</td>
</tr>
<tr>
<td>26.601</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s93/I0</td>
</tr>
<tr>
<td>27.118</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n528_s93/F</td>
</tr>
<tr>
<td>27.592</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s55/I2</td>
</tr>
<tr>
<td>28.045</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n528_s55/F</td>
</tr>
<tr>
<td>28.519</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s43/I0</td>
</tr>
<tr>
<td>29.036</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n528_s43/F</td>
</tr>
<tr>
<td>29.510</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s31/I1</td>
</tr>
<tr>
<td>30.065</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n528_s31/F</td>
</tr>
<tr>
<td>30.539</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s27/I1</td>
</tr>
<tr>
<td>31.094</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>n528_s27/F</td>
</tr>
<tr>
<td>31.568</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n529_s24/I1</td>
</tr>
<tr>
<td>32.123</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n529_s24/F</td>
</tr>
<tr>
<td>32.597</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>segLED_3_s2/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>segLED_3_s2/CLK</td>
</tr>
<tr>
<td>10.325</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>segLED_3_s2</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>32</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 16.837, 52.228%; route: 15.168, 47.052%; tC2Q: 0.232, 0.720%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-22.272</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>stopWatchCtr_sec_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>segLED_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>stopWatchCtr_sec_30_s0/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>stopWatchCtr_sec_30_s0/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s535/I1</td>
</tr>
<tr>
<td>1.621</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>n528_s535/F</td>
</tr>
<tr>
<td>2.095</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s561/I1</td>
</tr>
<tr>
<td>2.650</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n528_s561/F</td>
</tr>
<tr>
<td>3.124</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s619/I0</td>
</tr>
<tr>
<td>3.641</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n528_s619/F</td>
</tr>
<tr>
<td>4.115</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s500/I1</td>
</tr>
<tr>
<td>4.670</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>n528_s500/F</td>
</tr>
<tr>
<td>5.144</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s510/I0</td>
</tr>
<tr>
<td>5.661</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n528_s510/F</td>
</tr>
<tr>
<td>6.135</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s472/I1</td>
</tr>
<tr>
<td>6.690</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>n528_s472/F</td>
</tr>
<tr>
<td>7.164</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s476/I1</td>
</tr>
<tr>
<td>7.719</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>n528_s476/F</td>
</tr>
<tr>
<td>8.193</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s448/I1</td>
</tr>
<tr>
<td>8.748</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n528_s448/F</td>
</tr>
<tr>
<td>9.222</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s419/I0</td>
</tr>
<tr>
<td>9.739</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>n528_s419/F</td>
</tr>
<tr>
<td>10.213</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s411/I1</td>
</tr>
<tr>
<td>10.768</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n528_s411/F</td>
</tr>
<tr>
<td>11.242</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s375/I1</td>
</tr>
<tr>
<td>11.797</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>n528_s375/F</td>
</tr>
<tr>
<td>12.271</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s339/I1</td>
</tr>
<tr>
<td>12.826</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>n528_s339/F</td>
</tr>
<tr>
<td>13.300</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s324/I1</td>
</tr>
<tr>
<td>13.855</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n528_s324/F</td>
</tr>
<tr>
<td>14.329</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s297/I1</td>
</tr>
<tr>
<td>14.884</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>n528_s297/F</td>
</tr>
<tr>
<td>15.358</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s290/I0</td>
</tr>
<tr>
<td>15.875</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n528_s290/F</td>
</tr>
<tr>
<td>16.349</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s260/I1</td>
</tr>
<tr>
<td>16.904</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>n528_s260/F</td>
</tr>
<tr>
<td>17.378</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s218/I1</td>
</tr>
<tr>
<td>17.933</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>n528_s218/F</td>
</tr>
<tr>
<td>18.407</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s251/I1</td>
</tr>
<tr>
<td>18.962</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n528_s251/F</td>
</tr>
<tr>
<td>19.436</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s209/I0</td>
</tr>
<tr>
<td>19.953</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>n528_s209/F</td>
</tr>
<tr>
<td>20.427</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s166/I1</td>
</tr>
<tr>
<td>20.982</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n528_s166/F</td>
</tr>
<tr>
<td>21.456</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s135/I1</td>
</tr>
<tr>
<td>22.011</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>n528_s135/F</td>
</tr>
<tr>
<td>22.485</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s131/I1</td>
</tr>
<tr>
<td>23.040</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>n528_s131/F</td>
</tr>
<tr>
<td>23.514</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s198/I0</td>
</tr>
<tr>
<td>24.031</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n528_s198/F</td>
</tr>
<tr>
<td>24.505</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s147/I1</td>
</tr>
<tr>
<td>25.060</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n528_s147/F</td>
</tr>
<tr>
<td>25.534</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s102/I1</td>
</tr>
<tr>
<td>26.089</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n528_s102/F</td>
</tr>
<tr>
<td>26.563</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s67/I1</td>
</tr>
<tr>
<td>27.118</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>n528_s67/F</td>
</tr>
<tr>
<td>27.592</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s98/I0</td>
</tr>
<tr>
<td>28.109</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n528_s98/F</td>
</tr>
<tr>
<td>28.583</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s58/I1</td>
</tr>
<tr>
<td>29.138</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n528_s58/F</td>
</tr>
<tr>
<td>29.612</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s35/I1</td>
</tr>
<tr>
<td>30.167</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n528_s35/F</td>
</tr>
<tr>
<td>30.641</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s28/I2</td>
</tr>
<tr>
<td>31.094</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>n528_s28/F</td>
</tr>
<tr>
<td>31.568</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n530_s22/I1</td>
</tr>
<tr>
<td>32.123</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n530_s22/F</td>
</tr>
<tr>
<td>32.597</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>segLED_2_s2/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>segLED_2_s2/CLK</td>
</tr>
<tr>
<td>10.325</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>segLED_2_s2</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>32</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 16.837, 52.228%; route: 15.168, 47.052%; tC2Q: 0.232, 0.720%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-22.272</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>stopWatchCtr_sec_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>segLED_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>stopWatchCtr_sec_30_s0/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>stopWatchCtr_sec_30_s0/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s535/I1</td>
</tr>
<tr>
<td>1.621</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>n528_s535/F</td>
</tr>
<tr>
<td>2.095</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s561/I1</td>
</tr>
<tr>
<td>2.650</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n528_s561/F</td>
</tr>
<tr>
<td>3.124</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s619/I0</td>
</tr>
<tr>
<td>3.641</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n528_s619/F</td>
</tr>
<tr>
<td>4.115</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s500/I1</td>
</tr>
<tr>
<td>4.670</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>n528_s500/F</td>
</tr>
<tr>
<td>5.144</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s510/I0</td>
</tr>
<tr>
<td>5.661</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n528_s510/F</td>
</tr>
<tr>
<td>6.135</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s472/I1</td>
</tr>
<tr>
<td>6.690</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>n528_s472/F</td>
</tr>
<tr>
<td>7.164</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s476/I1</td>
</tr>
<tr>
<td>7.719</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>n528_s476/F</td>
</tr>
<tr>
<td>8.193</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s448/I1</td>
</tr>
<tr>
<td>8.748</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n528_s448/F</td>
</tr>
<tr>
<td>9.222</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s419/I0</td>
</tr>
<tr>
<td>9.739</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>n528_s419/F</td>
</tr>
<tr>
<td>10.213</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s411/I1</td>
</tr>
<tr>
<td>10.768</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n528_s411/F</td>
</tr>
<tr>
<td>11.242</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s375/I1</td>
</tr>
<tr>
<td>11.797</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>n528_s375/F</td>
</tr>
<tr>
<td>12.271</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s339/I1</td>
</tr>
<tr>
<td>12.826</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>n528_s339/F</td>
</tr>
<tr>
<td>13.300</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s324/I1</td>
</tr>
<tr>
<td>13.855</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n528_s324/F</td>
</tr>
<tr>
<td>14.329</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s297/I1</td>
</tr>
<tr>
<td>14.884</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>n528_s297/F</td>
</tr>
<tr>
<td>15.358</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s290/I0</td>
</tr>
<tr>
<td>15.875</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n528_s290/F</td>
</tr>
<tr>
<td>16.349</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s260/I1</td>
</tr>
<tr>
<td>16.904</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>n528_s260/F</td>
</tr>
<tr>
<td>17.378</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s218/I1</td>
</tr>
<tr>
<td>17.933</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>n528_s218/F</td>
</tr>
<tr>
<td>18.407</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s251/I1</td>
</tr>
<tr>
<td>18.962</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n528_s251/F</td>
</tr>
<tr>
<td>19.436</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s209/I0</td>
</tr>
<tr>
<td>19.953</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>n528_s209/F</td>
</tr>
<tr>
<td>20.427</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s166/I1</td>
</tr>
<tr>
<td>20.982</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n528_s166/F</td>
</tr>
<tr>
<td>21.456</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s135/I1</td>
</tr>
<tr>
<td>22.011</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>n528_s135/F</td>
</tr>
<tr>
<td>22.485</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s131/I1</td>
</tr>
<tr>
<td>23.040</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>n528_s131/F</td>
</tr>
<tr>
<td>23.514</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s83/I1</td>
</tr>
<tr>
<td>24.069</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>n528_s83/F</td>
</tr>
<tr>
<td>24.543</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s91/I1</td>
</tr>
<tr>
<td>25.098</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>n528_s91/F</td>
</tr>
<tr>
<td>25.572</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s139/I1</td>
</tr>
<tr>
<td>26.127</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n528_s139/F</td>
</tr>
<tr>
<td>26.601</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s93/I0</td>
</tr>
<tr>
<td>27.118</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n528_s93/F</td>
</tr>
<tr>
<td>27.592</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s55/I2</td>
</tr>
<tr>
<td>28.045</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n528_s55/F</td>
</tr>
<tr>
<td>28.519</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s43/I0</td>
</tr>
<tr>
<td>29.036</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n528_s43/F</td>
</tr>
<tr>
<td>29.510</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s31/I1</td>
</tr>
<tr>
<td>30.065</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n528_s31/F</td>
</tr>
<tr>
<td>30.539</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s27/I1</td>
</tr>
<tr>
<td>31.094</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>n528_s27/F</td>
</tr>
<tr>
<td>31.568</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n531_s21/I1</td>
</tr>
<tr>
<td>32.123</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n531_s21/F</td>
</tr>
<tr>
<td>32.597</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>segLED_1_s2/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>segLED_1_s2/CLK</td>
</tr>
<tr>
<td>10.325</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>segLED_1_s2</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>32</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 16.837, 52.228%; route: 15.168, 47.052%; tC2Q: 0.232, 0.720%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-22.272</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>stopWatchCtr_sec_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>segLED_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>stopWatchCtr_sec_30_s0/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>stopWatchCtr_sec_30_s0/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s535/I1</td>
</tr>
<tr>
<td>1.621</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>n528_s535/F</td>
</tr>
<tr>
<td>2.095</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s561/I1</td>
</tr>
<tr>
<td>2.650</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n528_s561/F</td>
</tr>
<tr>
<td>3.124</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s619/I0</td>
</tr>
<tr>
<td>3.641</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n528_s619/F</td>
</tr>
<tr>
<td>4.115</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s500/I1</td>
</tr>
<tr>
<td>4.670</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>n528_s500/F</td>
</tr>
<tr>
<td>5.144</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s510/I0</td>
</tr>
<tr>
<td>5.661</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n528_s510/F</td>
</tr>
<tr>
<td>6.135</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s472/I1</td>
</tr>
<tr>
<td>6.690</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>n528_s472/F</td>
</tr>
<tr>
<td>7.164</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s476/I1</td>
</tr>
<tr>
<td>7.719</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>n528_s476/F</td>
</tr>
<tr>
<td>8.193</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s448/I1</td>
</tr>
<tr>
<td>8.748</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n528_s448/F</td>
</tr>
<tr>
<td>9.222</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s419/I0</td>
</tr>
<tr>
<td>9.739</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>n528_s419/F</td>
</tr>
<tr>
<td>10.213</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s411/I1</td>
</tr>
<tr>
<td>10.768</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n528_s411/F</td>
</tr>
<tr>
<td>11.242</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s375/I1</td>
</tr>
<tr>
<td>11.797</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>n528_s375/F</td>
</tr>
<tr>
<td>12.271</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s339/I1</td>
</tr>
<tr>
<td>12.826</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>n528_s339/F</td>
</tr>
<tr>
<td>13.300</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s324/I1</td>
</tr>
<tr>
<td>13.855</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n528_s324/F</td>
</tr>
<tr>
<td>14.329</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s297/I1</td>
</tr>
<tr>
<td>14.884</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>n528_s297/F</td>
</tr>
<tr>
<td>15.358</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s290/I0</td>
</tr>
<tr>
<td>15.875</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n528_s290/F</td>
</tr>
<tr>
<td>16.349</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s260/I1</td>
</tr>
<tr>
<td>16.904</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>n528_s260/F</td>
</tr>
<tr>
<td>17.378</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s218/I1</td>
</tr>
<tr>
<td>17.933</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>n528_s218/F</td>
</tr>
<tr>
<td>18.407</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s251/I1</td>
</tr>
<tr>
<td>18.962</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n528_s251/F</td>
</tr>
<tr>
<td>19.436</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s209/I0</td>
</tr>
<tr>
<td>19.953</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>n528_s209/F</td>
</tr>
<tr>
<td>20.427</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s166/I1</td>
</tr>
<tr>
<td>20.982</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n528_s166/F</td>
</tr>
<tr>
<td>21.456</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s135/I1</td>
</tr>
<tr>
<td>22.011</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>n528_s135/F</td>
</tr>
<tr>
<td>22.485</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s131/I1</td>
</tr>
<tr>
<td>23.040</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>n528_s131/F</td>
</tr>
<tr>
<td>23.514</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s198/I0</td>
</tr>
<tr>
<td>24.031</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n528_s198/F</td>
</tr>
<tr>
<td>24.505</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s147/I1</td>
</tr>
<tr>
<td>25.060</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n528_s147/F</td>
</tr>
<tr>
<td>25.534</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s102/I1</td>
</tr>
<tr>
<td>26.089</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n528_s102/F</td>
</tr>
<tr>
<td>26.563</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s67/I1</td>
</tr>
<tr>
<td>27.118</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>n528_s67/F</td>
</tr>
<tr>
<td>27.592</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s98/I0</td>
</tr>
<tr>
<td>28.109</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n528_s98/F</td>
</tr>
<tr>
<td>28.583</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s58/I1</td>
</tr>
<tr>
<td>29.138</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n528_s58/F</td>
</tr>
<tr>
<td>29.612</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s35/I1</td>
</tr>
<tr>
<td>30.167</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n528_s35/F</td>
</tr>
<tr>
<td>30.641</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n528_s28/I2</td>
</tr>
<tr>
<td>31.094</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>n528_s28/F</td>
</tr>
<tr>
<td>31.568</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n532_s22/I1</td>
</tr>
<tr>
<td>32.123</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n532_s22/F</td>
</tr>
<tr>
<td>32.597</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>segLED_0_s2/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>segLED_0_s2/CLK</td>
</tr>
<tr>
<td>10.325</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>segLED_0_s2</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>32</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 16.837, 52.228%; route: 15.168, 47.052%; tC2Q: 0.232, 0.720%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
