INFO-FLOW: Workspace C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1 opened at Fri Oct 15 15:53:56 +0800 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.104 sec.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.433 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg400:-1 
Execute         import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.191 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.672 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 2.034 sec.
Execute   set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7z020clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_library_info -library zynq_slow 
Execute       config_library_info -family zynq 
Execute       config_library_info -part xc7z020:-clg400:-1 
Execute       import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.105 sec.
Command     add_library done; 0.168 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.217 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./zynq_lab_2_2020_be/solution1/directives.tcl 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 191.542 MB.
INFO: [HLS 200-10] Analyzing design file '../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.cpp -foptimization-record-file=C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/clang.xfft2real.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/xfft2real.pp.0.cpp > C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/clang.xfft2real.cpp.out.log 2> C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/clang.xfft2real.cpp.err.log 
Command       ap_eval done; 0.66 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.7 seconds per iteration
Execute       set_directive_top hls_xfft2real -name=hls_xfft2real 
INFO-FLOW: Setting directive 'TOP' name=hls_xfft2real 
INFO-FLOW: Setting directive 'TOP' name=hls_xfft2real 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=hls_xfft2real 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/xfft2real.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/xfft2real.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.828 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/xfft2real.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/xfft2real.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.222 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/xfft2real.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/xfft2real.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.896 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/xfft2real.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/clang-tidy.xfft2real.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/xfft2real.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/clang-tidy.xfft2real.pp.0.cpp.out.log 2> C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/clang-tidy.xfft2real.pp.0.cpp.err.log 
Command         ap_eval done; 1.402 sec.
Execute         source C:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 1.432 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/xilinx-dataflow-lawyer.xfft2real.pp.0.cpp.diag.yml C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/xfft2real.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/xilinx-dataflow-lawyer.xfft2real.pp.0.cpp.out.log 2> C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/xilinx-dataflow-lawyer.xfft2real.pp.0.cpp.err.log 
Command       ap_eval done; 0.814 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/clang.xfft2real.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/xfft2real.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/xfft2real.bc > C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/clang.xfft2real.pp.0.cpp.out.log 2> C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/clang.xfft2real.pp.0.cpp.err.log 
Command       ap_eval done; 1.367 sec.
WARNING: [HLS 207-5496] the pragma is not supported and will be ignored: ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.cpp:57:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.393 seconds; current allocated memory: 192.907 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/xfft2real.g.bc"  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/xfft2real.g.bc -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/a.g.ld.0.bc > C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2020.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2020.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2020.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2020.2/win64/lib/libhlsmc++_39.bc -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.257 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.259 sec.
Execute       run_link_or_opt -opt -out C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=hls_xfft2real -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=hls_xfft2real -reflow-float-conversion -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.897 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.899 sec.
Execute       run_link_or_opt -out C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2020.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2020.2/win64/lib/libfloatconversion_39.bc -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Command       run_link_or_opt done; 0.101 sec.
Execute       run_link_or_opt -opt -out C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=hls_xfft2real 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=hls_xfft2real -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=hls_xfft2real -mllvm -hls-db-dir -mllvm C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/a.g.lto.bc > C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 8.687 sec.
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1497:650)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:793:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator==<32, false>(ap_int_base<32, false> const&) const' into 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:767:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:767:49)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator==<32, false>(ap_int_base<32, false> const&) const' into 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:759:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:759:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:754:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:541:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base(int)' into 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:183:59)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:341)
INFO: [HLS 214-131] Inlining function 'ap_int<65>::ap_int<65, true>(ap_int_base<65, true> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(long)' into 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1463:1548)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' into 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1463:1546)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:341)
INFO: [HLS 214-131] Inlining function 'ap_int<55>::ap_int<55, true>(ap_int_base<55, true> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base<54, true>(ap_int_base<54, true> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<54, true>::operator-() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:746:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' into 'ap_int_base<54, true>::operator-() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:746:37)
INFO: [HLS 214-131] Inlining function 'ap_uint<54>::ap_uint<54, false>(ap_int_base<54, false> const&)' into 'ap_int_base<54, false>::RType<54, false>::arg1 operator>><54, false>(ap_int_base<54, false> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1497:650)
INFO: [HLS 214-131] Inlining function 'doubleToRawBits(double)' into 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:556:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:665:9)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<54, false>::operator==<54, false>(ap_int_base<54, false> const&) const' into 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:636:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, false>::RType<54, false>::arg1 operator>><54, false>(ap_int_base<54, false> const&, int)' into 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:636:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, false>::ap_int_base(int)' into 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:629:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>& ap_int_base<54, true>::operator=<55, true>(ap_int_base<55, true> const&)' into 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:570:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>::operator-() const' into 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:570:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator=<65, true>(ap_int_base<65, true> const&)' into 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:563:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' into 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:563:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>::read(xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >&)' into 'hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<9, false>::ap_range_ref(ap_int_base<9, false>*, int, int)' into 'ap_int_base<9, false>::range(int, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:899:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<9, false>::get() const' into 'ap_int_base<9, false>::ap_int_base<9, false>(ap_range_ref<9, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::ap_int_base<9, false>(ap_range_ref<9, false> const&)' into 'ap_uint<9>::ap_uint<9, false>(ap_range_ref<9, false> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int.h:237:92)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<17, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<17, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 1, true>::plus ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:330)
INFO: [HLS 214-131] Inlining function 'ap_fixed<17, 2, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 1, true>::plus ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 1, true>::plus ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<17, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<17, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<17, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<17, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 1, true>::minus ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:332)
INFO: [HLS 214-131] Inlining function 'ap_fixed<17, 2, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 1, true>::minus ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:384)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 1, true>::minus ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:344)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1252:47)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-() const' into 'std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> > std::conj<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >(std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> > const&)' (C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\complex:678:39)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> > std::conj<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >(std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> > const&)' (C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\complex:678:39)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 3, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<18, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<18, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<17, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<17, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1177:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<17, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<17, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:2808)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<17, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<17, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<17, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:2797)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<18, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<18, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<18, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<18, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<18, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<18, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<18, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<18, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<18, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<17, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<18, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<17, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<17, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<17, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<17, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-() const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1252:47)
INFO: [HLS 214-131] Inlining function 'ap_fixed<19, 4, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<19, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<18, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1177:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<18, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<18, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:2808)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<18, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<18, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<18, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<18, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:2797)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<19, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<19, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<19, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<19, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<19, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 1, true, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 1, true, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<16, 1, true, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<16, 1, true, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0> >(std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0> > const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_special.h:106:38)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<16, 1, true, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0> >(std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0> > const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_special.h:106:59)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 2, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 1, true>::mult ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1119:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<33, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 2, true>::minus ap_fixed_base<32, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<32, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:332)
INFO: [HLS 214-131] Inlining function 'ap_fixed<33, 3, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 2, true>::minus ap_fixed_base<32, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<32, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:384)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 2, true>::minus ap_fixed_base<32, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<32, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:344)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 2, true>::plus ap_fixed_base<32, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<32, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:330)
INFO: [HLS 214-131] Inlining function 'ap_fixed<33, 3, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 2, true>::plus ap_fixed_base<32, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<32, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 2, true>::plus ap_fixed_base<32, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<32, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 1, true>::mult ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >& std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator*=<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >(std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> > const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_special.h:190:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >& std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator*=<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >(std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> > const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_special.h:191:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 2, true>::plus ap_fixed_base<32, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<32, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >& std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator*=<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >(std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> > const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_special.h:191:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 1, true>::mult ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >& std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator*=<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >(std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> > const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_special.h:191:46)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 1, true>::mult ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >& std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator*=<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >(std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> > const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_special.h:190:52)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 1, true>::mult ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >& std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator*=<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >(std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> > const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_special.h:191:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 2, true>::minus ap_fixed_base<32, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<32, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >& std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator*=<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >(std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> > const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_special.h:190:42)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >& std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator*=<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >(std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> > const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_special.h:190:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 1, true>::plus ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<17, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >& std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator+=<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >(std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> > const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_special.h:172:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >& std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator+=<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >(std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> > const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_special.h:173:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 1, true>::minus ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-=<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1213:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<17, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-=<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1213:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-=<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >& std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator-=<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >(std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> > const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_special.h:181:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-=<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >& std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator-=<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >(std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> > const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_special.h:182:13)
INFO: [HLS 214-131] Inlining function 'ap_fixed<17, 2, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1177:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:2808)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<32, 32, true>::div ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:2797)
INFO: [HLS 214-131] Inlining function 'hls::stream<std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>::write(std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> > const&)' into 'hls::stream<std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>::operator<<(std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> > const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>::read(std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >&)' into 'hls::stream<std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>::read()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>::write(xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> > const&)' into 'hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>::operator<<(xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> > const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>::stream(char const*)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:66:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>::operator<<(xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> > const&)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:131:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(int)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:129:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>::read()' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:128:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>::read()' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:126:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>::operator<<(std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> > const&)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:119:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>::stream(char const*)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:67:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:114:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:114:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(int)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:1:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:114:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:114:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(int)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:1:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>::operator<<(std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> > const&)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:112:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:2:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:2:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:3:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:3:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:4:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:4:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:5:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:5:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:6:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:6:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:7:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:7:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:8:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:8:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:9:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:9:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:10:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:10:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:11:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:11:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:12:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:12:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:13:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:13:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:14:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:14:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:15:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:15:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:16:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:16:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:17:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:17:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:18:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:18:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:19:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:19:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:20:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:20:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:21:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:21:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:22:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:22:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:23:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:23:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:24:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:24:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:25:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:25:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:26:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:26:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:27:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:27:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:28:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:28:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:29:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:29:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:30:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:30:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:31:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:31:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:32:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:32:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:33:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:33:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:34:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:34:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:35:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:35:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:36:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:36:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:37:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:37:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:38:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:38:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:39:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:39:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:40:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:40:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:41:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:41:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:42:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:42:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:43:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:43:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:44:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:44:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:45:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:45:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:46:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:46:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:47:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:47:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:48:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:48:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:49:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:49:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:50:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:50:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:51:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:51:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:52:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:52:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:53:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:53:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:54:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:54:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:55:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:55:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:56:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:56:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:57:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:57:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:58:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:58:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:59:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:59:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:60:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:60:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:61:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:61:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:62:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:62:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:63:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:63:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:64:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:64:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:65:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:65:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:66:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:66:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:67:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:67:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:68:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:68:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:69:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:69:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:70:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:70:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:71:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:71:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:72:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:72:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:73:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:73:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:74:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:74:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:75:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:75:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:76:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:76:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:77:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:77:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:78:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:78:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:79:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:79:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:80:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:80:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:81:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:81:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:82:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:82:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:83:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:83:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:84:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:84:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:85:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:85:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:86:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:86:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:87:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:87:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:88:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:88:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:89:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:89:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:90:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:90:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:91:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:91:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:92:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:92:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:93:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:93:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:94:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:94:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:95:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:95:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:96:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:96:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:97:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:97:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:98:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:98:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:99:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:99:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:100:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:100:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:101:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:101:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:102:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:102:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:103:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:103:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:104:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:104:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:105:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:105:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:106:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:106:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:107:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:107:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:108:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:108:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:109:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:109:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:110:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:110:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:111:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:111:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:112:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:112:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:113:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:113:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:114:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:114:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:115:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:115:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:116:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:116:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:117:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:117:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:118:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:118:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:119:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:119:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:120:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:120:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:121:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:121:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:122:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:122:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:123:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:123:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:124:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:124:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:125:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:125:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:126:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:126:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:127:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:127:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:128:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:128:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:129:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:129:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:130:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:130:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:131:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:131:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:132:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:132:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:133:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:133:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:134:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:134:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:135:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:135:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:136:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:136:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:137:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:137:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:138:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:138:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:139:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:139:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:140:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:140:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:141:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:141:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:142:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:142:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:143:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:143:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:144:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:144:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:145:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:145:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:146:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:146:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:147:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:147:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:148:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:148:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:149:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:149:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:150:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:150:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:151:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:151:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:152:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:152:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:153:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:153:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:154:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:154:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:155:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:155:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:156:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:156:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:157:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:157:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:158:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:158:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:159:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:159:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:160:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:160:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:161:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:161:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:162:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:162:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:163:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:163:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:164:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:164:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:165:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:165:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:166:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:166:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:167:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:167:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:168:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:168:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:169:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:169:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:170:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:170:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:171:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:171:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:172:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:172:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:173:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:173:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:174:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:174:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:175:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:175:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:176:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:176:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:177:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:177:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:178:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:178:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:179:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:179:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:180:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:180:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:181:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:181:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:182:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:182:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:183:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:183:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:184:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:184:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:185:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:185:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:186:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:186:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:187:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:187:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:188:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:188:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:189:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:189:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:190:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:190:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:191:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:191:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:192:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:192:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:193:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:193:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:194:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:194:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:195:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:195:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:196:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:196:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:197:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:197:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:198:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:198:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:199:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:199:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:200:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:200:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:201:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:201:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:202:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:202:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:203:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:203:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:204:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:204:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:205:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:205:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:206:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:206:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:207:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:207:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:208:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:208:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:209:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:209:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:210:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:210:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:211:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:211:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:212:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:212:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:213:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:213:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:214:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:214:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:215:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:215:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:216:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:216:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:217:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:217:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:218:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:218:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:219:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:219:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:220:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:220:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:221:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:221:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:222:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:222:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:223:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:223:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:224:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:224:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:225:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:225:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:226:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:226:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:227:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:227:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:228:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:228:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:229:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:229:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:230:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:230:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:231:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:231:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:232:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:232:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:233:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:233:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:234:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:234:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:235:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:235:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:236:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:236:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:237:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:237:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:238:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:238:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:239:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:239:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:240:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:240:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:241:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:241:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:242:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:242:32)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:243:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:243:32)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:244:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:244:32)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:245:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:245:32)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:246:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:246:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:247:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:247:32)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:248:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:248:32)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:249:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:249:32)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:250:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:250:32)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:251:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:251:32)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:252:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:252:32)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:253:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:253:32)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:254:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:254:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:255:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:255:32)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:256:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:256:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>::read()' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:82:32)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:112:58)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:112:72)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:83:42)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:112:39)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:112:53)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::range(int, int)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:85:30)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_range_ref<9, false> const&)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:85:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:86:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 1, true>::plus ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:94:44)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:94:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 1, true>::minus ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:95:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:95:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 1, true>::plus ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:100:39)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:105:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<17, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:100:52)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed(double)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:105:46)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<18, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<18, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:100:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 1, true>::plus ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:101:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<18, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<18, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:103:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<17, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:103:44)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 1, true>::minus ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:103:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<17, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:101:43)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<18, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<18, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:101:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<19, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:102:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<18, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<18, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&, int)' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:102:52)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 2, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-() const' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:102:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 1, true>::minus ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator-<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:102:39)
INFO: [HLS 214-131] Inlining function 'void xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' into 'hls_xfft2real(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.cpp:61:2)
INFO: [HLS 214-178] Inlining function 'std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::real() const (.61)' into 'std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> > std::conj<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >(std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> > const&)' (C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\complex:678:0)
INFO: [HLS 214-178] Inlining function 'std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::imag() const (.58)' into 'std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> > std::conj<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >(std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> > const&)' (C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\complex:678:0)
INFO: [HLS 214-178] Inlining function 'std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::complex(ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> const&, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> const&) (.3.6.10.69)' into 'std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> > std::conj<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >(std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> > const&)' (C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\complex:678:0)
INFO: [HLS 214-178] Inlining function 'std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0> >::real() const (.180)' into 'std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0> >(std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0> > const&) (.130)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_special.h:106:0)
INFO: [HLS 214-178] Inlining function 'std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0> >::imag() const (.183)' into 'std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0> >(std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0> > const&) (.130)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_special.h:106:0)
INFO: [HLS 214-178] Inlining function 'std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::real() const (.61)' into 'std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >& std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator*=<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >(std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> > const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_special.h:189:0)
INFO: [HLS 214-178] Inlining function 'std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::imag() const (.58)' into 'std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >& std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator*=<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >(std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> > const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_special.h:189:0)
INFO: [HLS 214-178] Inlining function 'std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >& std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator*=<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >(std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> > const&)' into 'std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> > std::operator*<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >(std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> > const&, std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> > const&)' (C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\complex:387:0)
INFO: [HLS 214-178] Inlining function 'std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::real() const (.61)' into 'std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >& std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator+=<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >(std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> > const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_special.h:171:0)
INFO: [HLS 214-178] Inlining function 'std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::imag() const (.58)' into 'std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >& std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator+=<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >(std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> > const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_special.h:171:0)
INFO: [HLS 214-178] Inlining function 'std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >& std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator+=<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >(std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> > const&)' into 'std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> > std::operator+<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >(std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> > const&, std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> > const&)' (C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\complex:327:0)
INFO: [HLS 214-178] Inlining function 'std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::real() const (.61)' into 'std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >& std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator-=<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >(std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> > const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_special.h:180:0)
INFO: [HLS 214-178] Inlining function 'std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::imag() const (.58)' into 'std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >& std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator-=<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >(std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> > const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_special.h:180:0)
INFO: [HLS 214-178] Inlining function 'std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >& std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator-=<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >(std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> > const&)' into 'std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> > std::operator-<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >(std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> > const&, std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> > const&)' (C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\complex:357:0)
INFO: [HLS 214-178] Inlining function 'std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::real() const (.61)' into 'std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> > std::conj<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >(std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> > const&) (.55)' (C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\complex:678:0)
INFO: [HLS 214-178] Inlining function 'std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::imag() const (.58)' into 'std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> > std::conj<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >(std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> > const&) (.55)' (C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\complex:678:0)
INFO: [HLS 214-178] Inlining function 'std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::complex(ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> const&, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> const&) (.3.6.10.69.75.81.87.93.99.105)' into 'std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> > std::conj<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >(std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> > const&) (.55)' (C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\complex:678:0)
INFO: [HLS 214-178] Inlining function 'std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::real() const (.61)' into 'hls_xfft2real(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::imag() const (.58)' into 'hls_xfft2real(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::complex(ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> const&, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> const&) (.3.6.14.17.44.207.218)' into 'hls_xfft2real(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> > std::conj<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >(std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> > const&)' into 'hls_xfft2real(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0> >(std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)0, 0> > const&) (.130)' into 'hls_xfft2real(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> > std::operator*<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >(std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> > const&, std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> > const&)' into 'hls_xfft2real(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> > std::operator+<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >(std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> > const&, std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> > const&)' into 'hls_xfft2real(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> > std::operator-<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >(std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> > const&, std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> > const&)' into 'hls_xfft2real(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> > std::conj<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >(std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> > const&) (.55)' into 'hls_xfft2real(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.cpp:54:0)
WARNING: [HLS 214-167] The program may have out of bound array access (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
WARNING: [HLS 214-167] The program may have out of bound array access (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_class.std::complexs' into 'hls_xfft2real(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i48.s_class.xfft_axis_ts' into 'hls_xfft2real(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_class.std::complexs' into 'hls_xfft2real(hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<xfft_axis_t<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 8 seconds. CPU system time: 1 seconds. Elapsed time: 25.23 seconds; current allocated memory: 204.359 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 204.360 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top hls_xfft2real -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/a.g.0.bc -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 2.476 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.601 seconds; current allocated memory: 252.334 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/a.g.1.bc -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.177 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command         transform done; 0.127 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.423 seconds; current allocated memory: 266.841 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/a.g.1.bc to C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/a.o.1.bc -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-101] Partitioning array 'descramble_buf._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:65) in dimension 1 with a block factor 2.
INFO: [XFORM 203-101] Partitioning array 'descramble_buf._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:65) in dimension 1 with a block factor 2.
INFO: [XFORM 203-721] Changing loop 'Loop_realfft_be_buffer_proc' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) to a process function for dataflow in function 'hls_xfft2real'.
INFO: [XFORM 203-721] Changing loop 'Loop_realfft_be_descramble_proc' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:91) to a process function for dataflow in function 'hls_xfft2real'.
INFO: [XFORM 203-721] Changing loop 'Loop_realfft_be_rev_real_hi_proc' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:119) to a process function for dataflow in function 'hls_xfft2real'.
INFO: [XFORM 203-721] Changing loop 'Loop_realfft_be_stream_output_proc' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:125) to a process function for dataflow in function 'hls_xfft2real'.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'hls_xfft2real' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.cpp:52)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'hls_xfft2real' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.cpp:52), detected/extracted 5 process function(s): 
	 'Block__ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i125_proc'
	 'Loop_realfft_be_buffer_proc3'
	 'Loop_realfft_be_descramble_proc4'
	 'Loop_realfft_be_rev_real_hi_proc5'
	 'Loop_realfft_be_stream_output_proc6'.
Command         transform done; 0.609 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:91:19) to (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:89:4) in function 'Loop_realfft_be_descramble_proc4'... converting 4 basic blocks.
Command         transform done; 0.268 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.992 seconds; current allocated memory: 327.973 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/a.o.2.bc -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'real_spectrum_hi_buf._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:113:65)
INFO: [HLS 200-472] Inferring partial write operation for 'descramble_buf[0]._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:86:32)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:1:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:1:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:2:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:2:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:3:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:3:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:4:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:4:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:5:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:5:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:6:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:6:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:7:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:7:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:8:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:8:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:9:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:9:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:10:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:10:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:11:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:11:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:12:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:12:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:13:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:13:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:14:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:14:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:15:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:15:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:16:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:16:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:17:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:17:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:18:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:18:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:19:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:19:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:20:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:20:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:21:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:21:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:22:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:22:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:23:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:23:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:24:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:24:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:25:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:25:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:26:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:26:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:27:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:27:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:28:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:28:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:29:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:29:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:30:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:30:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:31:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:31:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:32:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:32:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:33:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:33:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:34:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:34:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:35:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:35:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:36:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:36:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:37:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:37:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:38:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:38:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:39:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:39:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:40:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:40:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:41:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:41:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:42:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:42:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:43:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:43:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:44:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:44:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:45:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:45:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:46:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:46:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:47:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:47:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:48:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:48:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:49:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:49:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:50:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:50:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:51:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:51:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:52:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:52:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:53:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:53:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:54:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:54:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:55:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:55:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:56:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:56:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:57:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:57:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:58:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:58:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:59:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:59:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:60:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:60:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:61:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:61:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:62:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:62:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:63:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:63:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:64:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:64:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:65:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:65:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:66:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:66:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:67:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:67:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:68:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:68:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:69:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:69:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:70:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:70:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:71:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:71:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:72:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:72:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:73:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:73:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:74:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:74:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:75:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:75:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:76:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:76:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:77:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:77:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:78:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:78:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:79:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:79:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:80:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:80:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:81:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:81:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:82:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:82:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:83:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:83:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:84:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:84:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:85:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:85:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:86:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:86:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:87:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:87:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:88:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:88:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:89:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:89:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:90:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:90:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:91:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:91:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:92:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:92:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:93:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:93:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:94:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:94:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:95:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:95:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:96:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:96:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:97:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:97:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:98:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:98:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:99:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:99:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:100:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:100:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:101:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:101:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:102:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:102:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:103:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:103:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:104:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:104:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:105:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:105:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:106:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:106:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:107:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:107:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:108:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:108:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:109:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:109:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:110:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:110:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:111:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:111:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:112:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:112:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:113:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:113:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:114:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:114:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:115:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:115:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:116:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:116:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:117:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:117:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:118:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:118:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:119:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:119:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:120:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:120:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:121:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:121:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:122:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:122:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:123:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:123:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:124:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:124:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:125:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:125:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:126:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:126:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:127:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:127:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:128:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:128:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:129:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:129:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:130:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:130:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:131:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:131:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:132:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:132:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:133:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:133:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:134:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:134:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:135:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:135:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:136:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:136:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:137:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:137:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:138:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:138:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:139:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:139:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:140:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:140:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:141:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:141:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:142:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:142:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:143:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:143:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:144:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:144:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:145:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:145:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:146:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:146:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:147:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:147:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:148:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:148:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:149:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:149:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:150:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:150:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:151:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:151:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:152:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:152:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:153:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:153:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:154:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:154:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:155:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:155:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:156:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:156:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:157:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:157:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:158:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:158:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:159:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:159:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:160:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:160:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:161:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:161:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:162:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:162:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:163:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:163:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:164:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:164:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:165:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:165:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:166:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:166:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:167:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:167:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:168:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:168:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:169:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:169:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:170:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:170:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:171:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:171:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:172:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:172:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:173:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:173:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:174:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:174:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:175:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:175:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:176:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:176:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:177:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:177:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:178:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:178:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:179:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:179:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:180:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:180:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:181:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:181:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:182:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:182:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:183:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:183:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:184:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:184:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:185:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:185:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:186:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:186:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:187:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:187:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:188:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:188:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:189:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:189:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:190:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:190:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:191:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:191:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:192:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:192:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:193:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:193:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:194:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:194:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:195:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:195:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:196:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:196:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:197:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:197:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:198:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:198:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:199:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:199:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:200:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:200:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:201:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:201:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:202:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:202:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:203:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:203:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:204:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:204:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:205:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:205:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:206:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:206:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:207:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:207:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:208:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:208:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:209:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:209:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:210:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:210:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:211:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:211:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:212:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:212:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:213:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:213:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:214:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:214:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:215:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:215:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:216:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:216:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:217:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:217:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:218:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:218:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:219:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:219:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:220:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:220:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:221:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:221:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:222:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:222:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:223:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:223:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:224:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:224:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:225:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:225:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:226:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:226:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:227:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:227:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:228:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:228:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:229:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:229:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:230:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:230:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:231:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:231:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:232:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:232:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:233:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:233:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:234:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:234:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:235:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:235:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:236:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:236:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:237:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:237:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:238:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:238:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:239:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:239:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:240:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:240:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:241:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:241:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:242:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:242:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:243:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:243:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:244:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:244:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:245:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:245:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:246:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:246:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:247:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:247:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:248:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:248:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:249:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:249:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:250:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:250:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:251:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:251:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:252:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:252:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:253:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:253:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:254:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:254:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:255:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:255:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_real.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:256:1)
INFO: [HLS 200-472] Inferring partial write operation for 'twid_rom._M_imag.V' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:256:1)
INFO: [XFORM 203-531] Rewinding loop 'realfft_be_stream_output' (../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:125) in function 'Loop_realfft_be_stream_output_proc6'.
INFO: [XFORM 203-531] Rewinding loop 'realfft_be_buffer' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Loop_realfft_be_buffer_proc3'.
Command         transform done; 16.342 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 9 seconds. CPU system time: 1 seconds. Elapsed time: 16.454 seconds; current allocated memory: 390.750 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 20.529 sec.
Command     elaborate done; 53.419 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'hls_xfft2real' ...
Execute       ap_set_top_model hls_xfft2real 
WARNING: [SYN 201-103] Legalizing function name 'Block__ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i125_proc' to 'Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i125_proc'.
Execute       get_model_list hls_xfft2real -filter all-wo-channel -topdown 
Execute       preproc_iomode -model hls_xfft2real 
Execute       preproc_iomode -model Loop_realfft_be_stream_output_proc6 
Execute       preproc_iomode -model Loop_realfft_be_rev_real_hi_proc5 
Execute       preproc_iomode -model Loop_realfft_be_descramble_proc4 
Execute       preproc_iomode -model Loop_realfft_be_buffer_proc3 
Execute       preproc_iomode -model Block__ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i125_proc 
Execute       get_model_list hls_xfft2real -filter all-wo-channel 
INFO-FLOW: Model list for configure: Block__ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i125_proc Loop_realfft_be_buffer_proc3 Loop_realfft_be_descramble_proc4 Loop_realfft_be_rev_real_hi_proc5 Loop_realfft_be_stream_output_proc6 hls_xfft2real
INFO-FLOW: Configuring Module : Block__ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i125_proc ...
Execute       set_default_model Block__ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i125_proc 
Execute       apply_spec_resource_limit Block__ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i125_proc 
INFO-FLOW: Configuring Module : Loop_realfft_be_buffer_proc3 ...
Execute       set_default_model Loop_realfft_be_buffer_proc3 
Execute       apply_spec_resource_limit Loop_realfft_be_buffer_proc3 
INFO-FLOW: Configuring Module : Loop_realfft_be_descramble_proc4 ...
Execute       set_default_model Loop_realfft_be_descramble_proc4 
Execute       apply_spec_resource_limit Loop_realfft_be_descramble_proc4 
INFO-FLOW: Configuring Module : Loop_realfft_be_rev_real_hi_proc5 ...
Execute       set_default_model Loop_realfft_be_rev_real_hi_proc5 
Execute       apply_spec_resource_limit Loop_realfft_be_rev_real_hi_proc5 
INFO-FLOW: Configuring Module : Loop_realfft_be_stream_output_proc6 ...
Execute       set_default_model Loop_realfft_be_stream_output_proc6 
Execute       apply_spec_resource_limit Loop_realfft_be_stream_output_proc6 
INFO-FLOW: Configuring Module : hls_xfft2real ...
Execute       set_default_model hls_xfft2real 
Execute       apply_spec_resource_limit hls_xfft2real 
INFO-FLOW: Model list for preprocess: Block__ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i125_proc Loop_realfft_be_buffer_proc3 Loop_realfft_be_descramble_proc4 Loop_realfft_be_rev_real_hi_proc5 Loop_realfft_be_stream_output_proc6 hls_xfft2real
INFO-FLOW: Preprocessing Module: Block__ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i125_proc ...
Execute       set_default_model Block__ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i125_proc 
Execute       cdfg_preprocess -model Block__ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i125_proc 
Execute       rtl_gen_preprocess Block__ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i125_proc 
INFO-FLOW: Preprocessing Module: Loop_realfft_be_buffer_proc3 ...
Execute       set_default_model Loop_realfft_be_buffer_proc3 
Execute       cdfg_preprocess -model Loop_realfft_be_buffer_proc3 
Execute       rtl_gen_preprocess Loop_realfft_be_buffer_proc3 
INFO-FLOW: Preprocessing Module: Loop_realfft_be_descramble_proc4 ...
Execute       set_default_model Loop_realfft_be_descramble_proc4 
Execute       cdfg_preprocess -model Loop_realfft_be_descramble_proc4 
Execute       rtl_gen_preprocess Loop_realfft_be_descramble_proc4 
INFO-FLOW: Preprocessing Module: Loop_realfft_be_rev_real_hi_proc5 ...
Execute       set_default_model Loop_realfft_be_rev_real_hi_proc5 
Execute       cdfg_preprocess -model Loop_realfft_be_rev_real_hi_proc5 
Execute       rtl_gen_preprocess Loop_realfft_be_rev_real_hi_proc5 
INFO-FLOW: Preprocessing Module: Loop_realfft_be_stream_output_proc6 ...
Execute       set_default_model Loop_realfft_be_stream_output_proc6 
Execute       cdfg_preprocess -model Loop_realfft_be_stream_output_proc6 
Execute       rtl_gen_preprocess Loop_realfft_be_stream_output_proc6 
INFO-FLOW: Preprocessing Module: hls_xfft2real ...
Execute       set_default_model hls_xfft2real 
Execute       cdfg_preprocess -model hls_xfft2real 
Execute       rtl_gen_preprocess hls_xfft2real 
INFO-FLOW: Model list for synthesis: Block__ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i125_proc Loop_realfft_be_buffer_proc3 Loop_realfft_be_descramble_proc4 Loop_realfft_be_rev_real_hi_proc5 Loop_realfft_be_stream_output_proc6 hls_xfft2real
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i125_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Block__ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i125_proc 
Execute       schedule -model Block__ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i125_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.667 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.052 seconds; current allocated memory: 393.872 MB.
Execute       syn_report -verbosereport -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i125_proc.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.344 sec.
Execute       db_write -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i125_proc.sched.adb -f 
Command       db_write done; 0.146 sec.
INFO-FLOW: Finish scheduling Block__ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i125_proc.
Execute       set_default_model Block__ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i125_proc 
Execute       bind -model Block__ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i125_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.334 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.944 seconds; current allocated memory: 396.960 MB.
Execute       syn_report -verbosereport -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i125_proc.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.165 sec.
Execute       db_write -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i125_proc.bind.adb -f 
Command       db_write done; 0.169 sec.
INFO-FLOW: Finish binding Block__ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i125_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_realfft_be_buffer_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Loop_realfft_be_buffer_proc3 
Execute       schedule -model Loop_realfft_be_buffer_proc3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'realfft_be_buffer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'realfft_be_buffer'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.124 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.664 seconds; current allocated memory: 397.075 MB.
Execute       syn_report -verbosereport -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Loop_realfft_be_buffer_proc3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Loop_realfft_be_buffer_proc3.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_realfft_be_buffer_proc3.
Execute       set_default_model Loop_realfft_be_buffer_proc3 
Execute       bind -model Loop_realfft_be_buffer_proc3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.221 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.353 seconds; current allocated memory: 397.196 MB.
Execute       syn_report -verbosereport -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Loop_realfft_be_buffer_proc3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Loop_realfft_be_buffer_proc3.bind.adb -f 
INFO-FLOW: Finish binding Loop_realfft_be_buffer_proc3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_realfft_be_descramble_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Loop_realfft_be_descramble_proc4 
Execute       schedule -model Loop_realfft_be_descramble_proc4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1193) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'realfft_be_descramble'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'realfft_be_descramble'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.3 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.524 seconds; current allocated memory: 397.635 MB.
Execute       syn_report -verbosereport -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Loop_realfft_be_descramble_proc4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Loop_realfft_be_descramble_proc4.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_realfft_be_descramble_proc4.
Execute       set_default_model Loop_realfft_be_descramble_proc4 
Execute       bind -model Loop_realfft_be_descramble_proc4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.173 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.368 seconds; current allocated memory: 398.150 MB.
Execute       syn_report -verbosereport -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Loop_realfft_be_descramble_proc4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.123 sec.
Execute       db_write -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Loop_realfft_be_descramble_proc4.bind.adb -f 
INFO-FLOW: Finish binding Loop_realfft_be_descramble_proc4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_realfft_be_rev_real_hi_proc5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Loop_realfft_be_rev_real_hi_proc5 
Execute       schedule -model Loop_realfft_be_rev_real_hi_proc5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'realfft_be_rev_real_hi'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'realfft_be_rev_real_hi'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.133 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 398.258 MB.
Execute       syn_report -verbosereport -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Loop_realfft_be_rev_real_hi_proc5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Loop_realfft_be_rev_real_hi_proc5.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_realfft_be_rev_real_hi_proc5.
Execute       set_default_model Loop_realfft_be_rev_real_hi_proc5 
Execute       bind -model Loop_realfft_be_rev_real_hi_proc5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.145 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 398.349 MB.
Execute       syn_report -verbosereport -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Loop_realfft_be_rev_real_hi_proc5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Loop_realfft_be_rev_real_hi_proc5.bind.adb -f 
INFO-FLOW: Finish binding Loop_realfft_be_rev_real_hi_proc5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_realfft_be_stream_output_proc6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Loop_realfft_be_stream_output_proc6 
Execute       schedule -model Loop_realfft_be_stream_output_proc6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'realfft_be_stream_output'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'realfft_be_stream_output'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.131 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.343 seconds; current allocated memory: 398.432 MB.
Execute       syn_report -verbosereport -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Loop_realfft_be_stream_output_proc6.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Loop_realfft_be_stream_output_proc6.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_realfft_be_stream_output_proc6.
Execute       set_default_model Loop_realfft_be_stream_output_proc6 
Execute       bind -model Loop_realfft_be_stream_output_proc6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.141 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.291 seconds; current allocated memory: 398.545 MB.
Execute       syn_report -verbosereport -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Loop_realfft_be_stream_output_proc6.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Loop_realfft_be_stream_output_proc6.bind.adb -f 
INFO-FLOW: Finish binding Loop_realfft_be_stream_output_proc6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_xfft2real' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model hls_xfft2real 
Execute       schedule -model hls_xfft2real 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.362 seconds; current allocated memory: 398.635 MB.
Execute       syn_report -verbosereport -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.sched.adb -f 
INFO-FLOW: Finish scheduling hls_xfft2real.
Execute       set_default_model hls_xfft2real 
Execute       bind -model hls_xfft2real 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.331 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 398.789 MB.
Execute       syn_report -verbosereport -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.101 sec.
Execute       db_write -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.bind.adb -f 
INFO-FLOW: Finish binding hls_xfft2real.
Execute       get_model_list hls_xfft2real -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Block__ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i125_proc 
Execute       rtl_gen_preprocess Loop_realfft_be_buffer_proc3 
Execute       rtl_gen_preprocess Loop_realfft_be_descramble_proc4 
Execute       rtl_gen_preprocess Loop_realfft_be_rev_real_hi_proc5 
Execute       rtl_gen_preprocess Loop_realfft_be_stream_output_proc6 
Execute       rtl_gen_preprocess hls_xfft2real 
INFO-FLOW: Model list for RTL generation: Block__ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i125_proc Loop_realfft_be_buffer_proc3 Loop_realfft_be_descramble_proc4 Loop_realfft_be_rev_real_hi_proc5 Loop_realfft_be_stream_output_proc6 hls_xfft2real
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i125_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Block__ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i125_proc -top_prefix hls_xfft2real_ -sub_prefix hls_xfft2real_ -mg_file C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i125_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i125_proc'.
Command       create_rtl_model done; 0.282 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.612 seconds; current allocated memory: 402.106 MB.
Execute       source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.rtl_wrap.cfg.tcl 
Execute       gen_rtl Block__ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i125_proc -style xilinx -f -lang vhdl -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/syn/vhdl/hls_xfft2real_Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i125_proc 
Execute       gen_rtl Block__ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i125_proc -style xilinx -f -lang vlog -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/syn/verilog/hls_xfft2real_Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i125_proc 
Execute       syn_report -csynth -model Block__ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i125_proc -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/syn/report/Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i125_proc_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Block__ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i125_proc -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/syn/report/Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i125_proc_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Block__ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i125_proc -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i125_proc.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.16 sec.
Execute       db_write -model Block__ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i125_proc -f -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i125_proc.adb 
Command       db_write done; 0.17 sec.
Execute       gen_tb_info Block__ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i125_proc -p C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i125_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_realfft_be_buffer_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Loop_realfft_be_buffer_proc3 -top_prefix hls_xfft2real_ -sub_prefix hls_xfft2real_ -mg_file C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Loop_realfft_be_buffer_proc3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_realfft_be_buffer_proc3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 2.275 seconds; current allocated memory: 413.973 MB.
Execute       source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.rtl_wrap.cfg.tcl 
Execute       gen_rtl Loop_realfft_be_buffer_proc3 -style xilinx -f -lang vhdl -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/syn/vhdl/hls_xfft2real_Loop_realfft_be_buffer_proc3 
Execute       gen_rtl Loop_realfft_be_buffer_proc3 -style xilinx -f -lang vlog -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/syn/verilog/hls_xfft2real_Loop_realfft_be_buffer_proc3 
Execute       syn_report -csynth -model Loop_realfft_be_buffer_proc3 -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/syn/report/Loop_realfft_be_buffer_proc3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Loop_realfft_be_buffer_proc3 -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/syn/report/Loop_realfft_be_buffer_proc3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Loop_realfft_be_buffer_proc3 -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Loop_realfft_be_buffer_proc3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Loop_realfft_be_buffer_proc3 -f -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Loop_realfft_be_buffer_proc3.adb 
Execute       gen_tb_info Loop_realfft_be_buffer_proc3 -p C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Loop_realfft_be_buffer_proc3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_realfft_be_descramble_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Loop_realfft_be_descramble_proc4 -top_prefix hls_xfft2real_ -sub_prefix hls_xfft2real_ -mg_file C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Loop_realfft_be_descramble_proc4.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_31s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_mulsub_16s_16s_31s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_15ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_realfft_be_descramble_proc4'.
Command       create_rtl_model done; 0.166 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.485 seconds; current allocated memory: 415.462 MB.
Execute       source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.rtl_wrap.cfg.tcl 
Execute       gen_rtl Loop_realfft_be_descramble_proc4 -style xilinx -f -lang vhdl -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/syn/vhdl/hls_xfft2real_Loop_realfft_be_descramble_proc4 
Execute       gen_rtl Loop_realfft_be_descramble_proc4 -style xilinx -f -lang vlog -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/syn/verilog/hls_xfft2real_Loop_realfft_be_descramble_proc4 
Execute       syn_report -csynth -model Loop_realfft_be_descramble_proc4 -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/syn/report/Loop_realfft_be_descramble_proc4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Loop_realfft_be_descramble_proc4 -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/syn/report/Loop_realfft_be_descramble_proc4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Loop_realfft_be_descramble_proc4 -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Loop_realfft_be_descramble_proc4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.157 sec.
Execute       db_write -model Loop_realfft_be_descramble_proc4 -f -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Loop_realfft_be_descramble_proc4.adb 
Execute       gen_tb_info Loop_realfft_be_descramble_proc4 -p C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Loop_realfft_be_descramble_proc4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_realfft_be_rev_real_hi_proc5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Loop_realfft_be_rev_real_hi_proc5 -top_prefix hls_xfft2real_ -sub_prefix hls_xfft2real_ -mg_file C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Loop_realfft_be_rev_real_hi_proc5.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_realfft_be_rev_real_hi_proc5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.79 seconds; current allocated memory: 417.365 MB.
Execute       source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.rtl_wrap.cfg.tcl 
Execute       gen_rtl Loop_realfft_be_rev_real_hi_proc5 -style xilinx -f -lang vhdl -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/syn/vhdl/hls_xfft2real_Loop_realfft_be_rev_real_hi_proc5 
Execute       gen_rtl Loop_realfft_be_rev_real_hi_proc5 -style xilinx -f -lang vlog -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/syn/verilog/hls_xfft2real_Loop_realfft_be_rev_real_hi_proc5 
Execute       syn_report -csynth -model Loop_realfft_be_rev_real_hi_proc5 -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/syn/report/Loop_realfft_be_rev_real_hi_proc5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Loop_realfft_be_rev_real_hi_proc5 -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/syn/report/Loop_realfft_be_rev_real_hi_proc5_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Loop_realfft_be_rev_real_hi_proc5 -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Loop_realfft_be_rev_real_hi_proc5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Loop_realfft_be_rev_real_hi_proc5 -f -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Loop_realfft_be_rev_real_hi_proc5.adb 
Execute       gen_tb_info Loop_realfft_be_rev_real_hi_proc5 -p C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Loop_realfft_be_rev_real_hi_proc5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_realfft_be_stream_output_proc6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Loop_realfft_be_stream_output_proc6 -top_prefix hls_xfft2real_ -sub_prefix hls_xfft2real_ -mg_file C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Loop_realfft_be_stream_output_proc6.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_realfft_be_stream_output_proc6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.329 seconds; current allocated memory: 417.934 MB.
Execute       source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.rtl_wrap.cfg.tcl 
Execute       gen_rtl Loop_realfft_be_stream_output_proc6 -style xilinx -f -lang vhdl -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/syn/vhdl/hls_xfft2real_Loop_realfft_be_stream_output_proc6 
Execute       gen_rtl Loop_realfft_be_stream_output_proc6 -style xilinx -f -lang vlog -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/syn/verilog/hls_xfft2real_Loop_realfft_be_stream_output_proc6 
Execute       syn_report -csynth -model Loop_realfft_be_stream_output_proc6 -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/syn/report/Loop_realfft_be_stream_output_proc6_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Loop_realfft_be_stream_output_proc6 -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/syn/report/Loop_realfft_be_stream_output_proc6_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Loop_realfft_be_stream_output_proc6 -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Loop_realfft_be_stream_output_proc6.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Loop_realfft_be_stream_output_proc6 -f -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Loop_realfft_be_stream_output_proc6.adb 
Execute       gen_tb_info Loop_realfft_be_stream_output_proc6 -p C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Loop_realfft_be_stream_output_proc6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_xfft2real' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model hls_xfft2real -top_prefix  -sub_prefix hls_xfft2real_ -mg_file C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_xfft2real/din_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_xfft2real/dout_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_xfft2real' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_xfft2real'.
Command       create_rtl_model done; 0.253 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.592 seconds; current allocated memory: 419.470 MB.
Execute       source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.rtl_wrap.cfg.tcl 
Execute       gen_rtl hls_xfft2real -istop -style xilinx -f -lang vhdl -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/syn/vhdl/hls_xfft2real 
Execute       gen_rtl hls_xfft2real -istop -style xilinx -f -lang vlog -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/syn/verilog/hls_xfft2real 
Execute       syn_report -csynth -model hls_xfft2real -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/syn/report/hls_xfft2real_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model hls_xfft2real -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/syn/report/hls_xfft2real_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model hls_xfft2real -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.124 sec.
Execute       db_write -model hls_xfft2real -f -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.adb 
Execute       gen_tb_info hls_xfft2real -p C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real 
Execute       export_constraint_db -f -tool general -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.constraint.tcl 
Execute       syn_report -designview -model hls_xfft2real -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.design.xml 
Command       syn_report done; 0.15 sec.
Execute       syn_report -csynthDesign -model hls_xfft2real -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model hls_xfft2real -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model hls_xfft2real -o C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks hls_xfft2real 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain hls_xfft2real 
INFO-FLOW: Model list for RTL component generation: Block__ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i125_proc Loop_realfft_be_buffer_proc3 Loop_realfft_be_descramble_proc4 Loop_realfft_be_rev_real_hi_proc5 Loop_realfft_be_stream_output_proc6 hls_xfft2real
INFO-FLOW: Handling components in module [Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i125_proc] ... 
Execute       source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i125_proc.compgen.tcl 
INFO-FLOW: Handling components in module [Loop_realfft_be_buffer_proc3] ... 
Execute       source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Loop_realfft_be_buffer_proc3.compgen.tcl 
INFO-FLOW: Found component hls_xfft2real_regslice_both.
INFO-FLOW: Append model hls_xfft2real_regslice_both
INFO-FLOW: Handling components in module [Loop_realfft_be_descramble_proc4] ... 
Execute       source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Loop_realfft_be_descramble_proc4.compgen.tcl 
INFO-FLOW: Found component hls_xfft2real_mul_mul_16s_15ns_31_4_1.
INFO-FLOW: Append model hls_xfft2real_mul_mul_16s_15ns_31_4_1
INFO-FLOW: Found component hls_xfft2real_mul_mul_16s_16s_31_4_1.
INFO-FLOW: Append model hls_xfft2real_mul_mul_16s_16s_31_4_1
INFO-FLOW: Found component hls_xfft2real_mac_muladd_16s_15ns_31s_31_4_1.
INFO-FLOW: Append model hls_xfft2real_mac_muladd_16s_15ns_31s_31_4_1
INFO-FLOW: Found component hls_xfft2real_mac_mulsub_16s_16s_31s_31_4_1.
INFO-FLOW: Append model hls_xfft2real_mac_mulsub_16s_16s_31s_31_4_1
INFO-FLOW: Handling components in module [Loop_realfft_be_rev_real_hi_proc5] ... 
Execute       source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Loop_realfft_be_rev_real_hi_proc5.compgen.tcl 
INFO-FLOW: Handling components in module [Loop_realfft_be_stream_output_proc6] ... 
Execute       source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Loop_realfft_be_stream_output_proc6.compgen.tcl 
INFO-FLOW: Found component hls_xfft2real_regslice_both.
INFO-FLOW: Append model hls_xfft2real_regslice_both
INFO-FLOW: Handling components in module [hls_xfft2real] ... 
Execute       source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.compgen.tcl 
INFO-FLOW: Found component hls_xfft2real_fifo_w32_d8_S.
INFO-FLOW: Append model hls_xfft2real_fifo_w32_d8_S
INFO-FLOW: Found component hls_xfft2real_fifo_w32_d8_S.
INFO-FLOW: Append model hls_xfft2real_fifo_w32_d8_S
INFO-FLOW: Found component hls_xfft2real_start_for_Loop_realfft_be_stream_output_proc6_U0.
INFO-FLOW: Append model hls_xfft2real_start_for_Loop_realfft_be_stream_output_proc6_U0
INFO-FLOW: Append model Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i125_proc
INFO-FLOW: Append model Loop_realfft_be_buffer_proc3
INFO-FLOW: Append model Loop_realfft_be_descramble_proc4
INFO-FLOW: Append model Loop_realfft_be_rev_real_hi_proc5
INFO-FLOW: Append model Loop_realfft_be_stream_output_proc6
INFO-FLOW: Append model hls_xfft2real
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: hls_xfft2real_regslice_both hls_xfft2real_mul_mul_16s_15ns_31_4_1 hls_xfft2real_mul_mul_16s_16s_31_4_1 hls_xfft2real_mac_muladd_16s_15ns_31s_31_4_1 hls_xfft2real_mac_mulsub_16s_16s_31s_31_4_1 hls_xfft2real_regslice_both hls_xfft2real_fifo_w32_d8_S hls_xfft2real_fifo_w32_d8_S hls_xfft2real_start_for_Loop_realfft_be_stream_output_proc6_U0 Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i125_proc Loop_realfft_be_buffer_proc3 Loop_realfft_be_descramble_proc4 Loop_realfft_be_rev_real_hi_proc5 Loop_realfft_be_stream_output_proc6 hls_xfft2real
INFO-FLOW: To file: write model hls_xfft2real_regslice_both
INFO-FLOW: To file: write model hls_xfft2real_mul_mul_16s_15ns_31_4_1
INFO-FLOW: To file: write model hls_xfft2real_mul_mul_16s_16s_31_4_1
INFO-FLOW: To file: write model hls_xfft2real_mac_muladd_16s_15ns_31s_31_4_1
INFO-FLOW: To file: write model hls_xfft2real_mac_mulsub_16s_16s_31s_31_4_1
INFO-FLOW: To file: write model hls_xfft2real_regslice_both
INFO-FLOW: To file: write model hls_xfft2real_fifo_w32_d8_S
INFO-FLOW: To file: write model hls_xfft2real_fifo_w32_d8_S
INFO-FLOW: To file: write model hls_xfft2real_start_for_Loop_realfft_be_stream_output_proc6_U0
INFO-FLOW: To file: write model Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i125_proc
INFO-FLOW: To file: write model Loop_realfft_be_buffer_proc3
INFO-FLOW: To file: write model Loop_realfft_be_descramble_proc4
INFO-FLOW: To file: write model Loop_realfft_be_rev_real_hi_proc5
INFO-FLOW: To file: write model Loop_realfft_be_stream_output_proc6
INFO-FLOW: To file: write model hls_xfft2real
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): hls_xfft2real
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i125_proc.compgen.tcl 
Execute       source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Loop_realfft_be_buffer_proc3.compgen.tcl 
Execute       source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Loop_realfft_be_descramble_proc4.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Command       ap_source done; 0.219 sec.
Execute       source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Loop_realfft_be_rev_real_hi_proc5.compgen.tcl 
Execute       source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Loop_realfft_be_stream_output_proc6.compgen.tcl 
Execute       source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.compgen.tcl 
Execute         send_msg_by_id INFO @200-741@%s hls_xfft2real_descramble_buf_0_M_real_V_memcore 
INFO: [HLS 200-741] Implementing PIPO hls_xfft2real_descramble_buf_0_M_real_V_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'hls_xfft2real_descramble_buf_0_M_real_V_memcore_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         send_msg_by_id INFO @200-740@%s hls_xfft2real_twid_rom_M_real_V_memcore 
INFO: [HLS 200-740] Implementing PIPO hls_xfft2real_twid_rom_M_real_V_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'hls_xfft2real_twid_rom_M_real_V_memcore_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         send_msg_by_id INFO @200-740@%s hls_xfft2real_twid_rom_M_imag_V_memcore 
INFO: [HLS 200-740] Implementing PIPO hls_xfft2real_twid_rom_M_imag_V_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'hls_xfft2real_twid_rom_M_imag_V_memcore_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'real_spectrum_lo_U(hls_xfft2real_fifo_w32_d8_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'real_spectrum_hi_U(hls_xfft2real_fifo_w32_d8_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_realfft_be_stream_output_proc6_U0_U(hls_xfft2real_start_for_Loop_realfft_be_stream_output_proc6_U0)' using Shift Registers.
Command       ap_source done; 0.473 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=hls_xfft2real xml_exists=0
Execute       source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.rtl_wrap.cfg.tcl 
Execute       source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.rtl_wrap.cfg.tcl 
Execute       source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.rtl_wrap.cfg.tcl 
Execute       source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.tbgen.tcl 
Execute       source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i125_proc.compgen.tcl 
Execute       source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Loop_realfft_be_buffer_proc3.compgen.tcl 
Execute       source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Loop_realfft_be_descramble_proc4.compgen.tcl 
Execute       source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Loop_realfft_be_rev_real_hi_proc5.compgen.tcl 
Execute       source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Loop_realfft_be_stream_output_proc6.compgen.tcl 
Execute       source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.compgen.tcl 
Execute         send_msg_by_id INFO @200-741@%s hls_xfft2real_descramble_buf_0_M_real_V_memcore 
INFO: [HLS 200-741] Implementing PIPO hls_xfft2real_descramble_buf_0_M_real_V_memcore using a single memory for all blocks
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         send_msg_by_id INFO @200-740@%s hls_xfft2real_twid_rom_M_real_V_memcore 
INFO: [HLS 200-740] Implementing PIPO hls_xfft2real_twid_rom_M_real_V_memcore using a separate memory for each block
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         send_msg_by_id INFO @200-740@%s hls_xfft2real_twid_rom_M_imag_V_memcore 
INFO: [HLS 200-740] Implementing PIPO hls_xfft2real_twid_rom_M_imag_V_memcore using a separate memory for each block
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.214 sec.
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i125_proc.compgen.tcl 
Execute       source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Loop_realfft_be_buffer_proc3.compgen.tcl 
Execute       source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Loop_realfft_be_descramble_proc4.compgen.tcl 
Execute       source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Loop_realfft_be_rev_real_hi_proc5.compgen.tcl 
Execute       source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Loop_realfft_be_stream_output_proc6.compgen.tcl 
Execute       source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.138 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i125_proc.compgen.tcl 
Execute       source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Loop_realfft_be_buffer_proc3.compgen.tcl 
Execute       source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Loop_realfft_be_descramble_proc4.compgen.tcl 
Execute       source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Loop_realfft_be_rev_real_hi_proc5.compgen.tcl 
Execute       source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Loop_realfft_be_stream_output_proc6.compgen.tcl 
Execute       source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.compgen.tcl 
Execute         send_msg_by_id INFO @200-741@%s hls_xfft2real_descramble_buf_0_M_real_V_memcore 
INFO: [HLS 200-741] Implementing PIPO hls_xfft2real_descramble_buf_0_M_real_V_memcore using a single memory for all blocks
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         send_msg_by_id INFO @200-740@%s hls_xfft2real_twid_rom_M_real_V_memcore 
INFO: [HLS 200-740] Implementing PIPO hls_xfft2real_twid_rom_M_real_V_memcore using a separate memory for each block
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         send_msg_by_id INFO @200-740@%s hls_xfft2real_twid_rom_M_imag_V_memcore 
INFO: [HLS 200-740] Implementing PIPO hls_xfft2real_twid_rom_M_imag_V_memcore using a separate memory for each block
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.203 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.constraint.tcl 
Execute       source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=15 #gSsdmPorts=6
Execute       source C:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.tbgen.tcl 
Execute       source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.rtl_wrap.cfg.tcl 
Execute       source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i125_proc.tbgen.tcl 
Execute       source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Loop_realfft_be_buffer_proc3.tbgen.tcl 
Execute       source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Loop_realfft_be_descramble_proc4.tbgen.tcl 
Execute       source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Loop_realfft_be_rev_real_hi_proc5.tbgen.tcl 
Execute       source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Loop_realfft_be_stream_output_proc6.tbgen.tcl 
Execute       source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.tbgen.tcl 
Execute       source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.constraint.tcl 
Execute       sc_get_clocks hls_xfft2real 
Execute       source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.762 seconds; current allocated memory: 423.650 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for hls_xfft2real.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_xfft2real.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model hls_xfft2real -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 140.08 MHz
Command     autosyn done; 15.52 sec.
Command   csynth_design done; 68.951 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 32 seconds. CPU system time: 5 seconds. Elapsed time: 69.077 seconds; current allocated memory: 424.098 MB.
Command ap_source done; 71.409 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1 opened at Fri Oct 15 15:56:39 +0800 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.118 sec.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xc7z020clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.469 sec.
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg400:-1 
Execute         import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.173 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.707 sec.
Execute     ap_part_info -data single -name xc7z020clg400-1 
Execute     ap_part_info -name xc7z020clg400-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.993 sec.
Execute   set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7z020clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_library_info -library zynq_slow 
Execute       config_library_info -family zynq 
Execute       config_library_info -part xc7z020:-clg400:-1 
Execute       import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.107 sec.
Command     add_library done; 0.169 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.213 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   source ./zynq_lab_2_2020_be/solution1/directives.tcl 
Execute   cosim_design -trace_level all 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.rtl_wrap.cfg.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.tbgen.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.tbgen.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: C:/Users/ethan_kvm/Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/real2xfft.cpp C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/./sim/autowrap/testbench/real2xfft.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/./sim/autowrap/testbench/real2xfft.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/./sim/autowrap/testbench/real2xfft.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.905 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: C:/Users/ethan_kvm/Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/hls_realfft_test.cpp C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/./sim/autowrap/testbench/hls_realfft_test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/./sim/autowrap/testbench/hls_realfft_test.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/./sim/autowrap/testbench/hls_realfft_test.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 2.056 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: C:/Users/ethan_kvm/Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.cpp C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/./sim/autowrap/testbench/xfft2real.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/./sim/autowrap/testbench/xfft2real.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/./sim/autowrap/testbench/xfft2real.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.963 sec.
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.rtl_wrap.cfg.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.rtl_wrap.cfg.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.rtl_wrap.cfg.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.tbgen.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 1.281 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.tbgen.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.tbgen.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.tbgen.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.tbgen.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.tbgen.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.tbgen.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.tbgen.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.tbgen.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.tbgen.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.tbgen.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.tbgen.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.tbgen.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.tbgen.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.tbgen.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.tbgen.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.tbgen.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.tbgen.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.tbgen.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.tbgen.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.tbgen.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.tbgen.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.tbgen.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.tbgen.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.tbgen.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.tbgen.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.tbgen.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.tbgen.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.tbgen.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.tbgen.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 25.506 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
Command   cosim_design done; 52.082 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 52.168 seconds; current allocated memory: 197.644 MB.
Command ap_source done; 54.436 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1 opened at Fri Oct 15 16:00:01 +0800 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.105 sec.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xc7z020clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.311 sec.
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg400:-1 
Execute         import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.188 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.54 sec.
Execute     ap_part_info -data single -name xc7z020clg400-1 
Execute     ap_part_info -name xc7z020clg400-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.805 sec.
Execute   set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7z020clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_library_info -library zynq_slow 
Execute       config_library_info -family zynq 
Execute       config_library_info -part xc7z020:-clg400:-1 
Execute       import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.138 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.189 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   source ./zynq_lab_2_2020_be/solution1/directives.tcl 
Execute   export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -output 
Execute     get_config_export -qor_test 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): hls_xfft2real
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -rtl verilog
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=hls_xfft2real xml_exists=1
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.rtl_wrap.cfg.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.rtl_wrap.cfg.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.rtl_wrap.cfg.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.tbgen.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i125_proc.compgen.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Loop_realfft_be_buffer_proc3.compgen.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Loop_realfft_be_descramble_proc4.compgen.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Loop_realfft_be_rev_real_hi_proc5.compgen.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Loop_realfft_be_stream_output_proc6.compgen.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.compgen.tcl 
Execute       send_msg_by_id INFO @200-741@%s hls_xfft2real_descramble_buf_0_M_real_V_memcore 
INFO: [HLS 200-741] Implementing PIPO hls_xfft2real_descramble_buf_0_M_real_V_memcore using a single memory for all blocks
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       send_msg_by_id INFO @200-740@%s hls_xfft2real_twid_rom_M_real_V_memcore 
INFO: [HLS 200-740] Implementing PIPO hls_xfft2real_twid_rom_M_real_V_memcore using a separate memory for each block
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       send_msg_by_id INFO @200-740@%s hls_xfft2real_twid_rom_M_imag_V_memcore 
INFO: [HLS 200-740] Implementing PIPO hls_xfft2real_twid_rom_M_imag_V_memcore using a separate memory for each block
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command     ap_source done; 0.168 sec.
Execute     get_config_export -disable_deadlock_detection 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:CMD:       cosim_export_main adding deadlock detection to hls_xfft2real
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i125_proc.compgen.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Loop_realfft_be_buffer_proc3.compgen.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Loop_realfft_be_descramble_proc4.compgen.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Loop_realfft_be_rev_real_hi_proc5.compgen.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Loop_realfft_be_stream_output_proc6.compgen.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command     ap_source done; 0.147 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i125_proc.compgen.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Loop_realfft_be_buffer_proc3.compgen.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Loop_realfft_be_descramble_proc4.compgen.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Loop_realfft_be_rev_real_hi_proc5.compgen.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/Loop_realfft_be_stream_output_proc6.compgen.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.compgen.tcl 
Execute       send_msg_by_id INFO @200-741@%s hls_xfft2real_descramble_buf_0_M_real_V_memcore 
INFO: [HLS 200-741] Implementing PIPO hls_xfft2real_descramble_buf_0_M_real_V_memcore using a single memory for all blocks
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       send_msg_by_id INFO @200-740@%s hls_xfft2real_twid_rom_M_real_V_memcore 
INFO: [HLS 200-740] Implementing PIPO hls_xfft2real_twid_rom_M_real_V_memcore using a separate memory for each block
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       send_msg_by_id INFO @200-740@%s hls_xfft2real_twid_rom_M_imag_V_memcore 
INFO: [HLS 200-740] Implementing PIPO hls_xfft2real_twid_rom_M_imag_V_memcore using a separate memory for each block
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command     ap_source done; 0.137 sec.
Execute     get_config_export -disable_deadlock_detection 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:CMD:       cosim_export_main adding deadlock detection to hls_xfft2real
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.constraint.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD:       copying IP vlog from C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/impl/vhdl
Execute     get_config_export -format 
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=6 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.tbgen.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.tbgen.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=hls_xfft2real
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.rtl_wrap.cfg.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.rtl_wrap.cfg.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.rtl_wrap.cfg.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.tbgen.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.tbgen.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=hls_xfft2real
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.rtl_wrap.cfg.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.rtl_wrap.cfg.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.rtl_wrap.cfg.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.tbgen.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.tbgen.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.constraint.tcl 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/hls_xfft2real.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-files C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/impl/.verilog/sim_tbs
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020_be/solution1/impl/ip/pack.bat
Execute     get_config_export -output 
Execute     send_msg_by_id INFO @200-802@%s zynq_lab_2_2020_be/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file zynq_lab_2_2020_be/solution1/impl/export.zip
Command   export_design done; 10.721 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 10.805 seconds; current allocated memory: 200.281 MB.
Command ap_source done; 12.855 sec.
Execute cleanup_all 
