<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d1024_A' is changed to 'fifo_w8_d1024_A_x' due to conflict." projectName="HLS_RECEIVER_FLOAT" solutionName="solution1" date="2021-03-25T13:03:04.691+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Reset signal 'reset' was already created" projectName="HLS_RECEIVER_FLOAT" solutionName="solution1" date="2021-03-25T13:03:04.684+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Reset signal 'reset' was already created" projectName="HLS_RECEIVER_FLOAT" solutionName="solution1" date="2021-03-25T13:03:04.680+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Reset signal 'reset' was already created" projectName="HLS_RECEIVER_FLOAT" solutionName="solution1" date="2021-03-25T13:03:04.676+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Reset signal 'reset' was already created" projectName="HLS_RECEIVER_FLOAT" solutionName="solution1" date="2021-03-25T13:03:04.671+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Reset signal 'reset' was already created" projectName="HLS_RECEIVER_FLOAT" solutionName="solution1" date="2021-03-25T13:03:04.667+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Reset signal 'reset' was already created" projectName="HLS_RECEIVER_FLOAT" solutionName="solution1" date="2021-03-25T13:03:04.662+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Reset signal 'reset' was already created" projectName="HLS_RECEIVER_FLOAT" solutionName="solution1" date="2021-03-25T13:03:04.658+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Reset signal 'reset' was already created" projectName="HLS_RECEIVER_FLOAT" solutionName="solution1" date="2021-03-25T13:03:01.711+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Reset signal 'reset' was already created" projectName="HLS_RECEIVER_FLOAT" solutionName="solution1" date="2021-03-25T13:03:01.708+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Reset signal 'reset' was already created" projectName="HLS_RECEIVER_FLOAT" solutionName="solution1" date="2021-03-25T13:03:01.705+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] The critical path in module 'CRCCheck_do_gen' consists of the following:&#xA;&#x9;'select' operation ('select_ln49_3', systemc/src/CRCCheck.hpp:49) [65]  (0.995 ns)&#xA;&#x9;'select' operation ('select_ln49_4', systemc/src/CRCCheck.hpp:49) [70]  (0.995 ns)&#xA;&#x9;'select' operation ('select_ln49_5', systemc/src/CRCCheck.hpp:49) [75]  (0.995 ns)&#xA;&#x9;'select' operation ('select_ln49_6', systemc/src/CRCCheck.hpp:49) [80]  (0.995 ns)&#xA;&#x9;'select' operation ('select_ln49_7', systemc/src/CRCCheck.hpp:49) [85]  (0.995 ns)&#xA;&#x9;'phi' operation ('R_0', systemc/src/CRCCheck.hpp:49) with incoming values : ('select_ln49_7', systemc/src/CRCCheck.hpp:49) [29]  (0 ns)&#xA;&#x9;'xor' operation ('R', systemc/src/CRCCheck.hpp:46) [45]  (0.995 ns)&#xA;&#x9;'select' operation ('select_ln49', systemc/src/CRCCheck.hpp:49) [50]  (0.995 ns)&#xA;&#x9;'select' operation ('select_ln49_1', systemc/src/CRCCheck.hpp:49) [55]  (0.995 ns)&#xA;&#x9;'select' operation ('select_ln49_2', systemc/src/CRCCheck.hpp:49) [60]  (0.995 ns)" projectName="HLS_RECEIVER_FLOAT" solutionName="solution1" date="2021-03-25T13:02:58.290+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (8.955ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns)." projectName="HLS_RECEIVER_FLOAT" solutionName="solution1" date="2021-03-25T13:02:58.288+0100" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/BitDecider.hpp:42:9) in function 'BitDecider::do_gen' is an infinite loop." projectName="HLS_RECEIVER_FLOAT" solutionName="solution1" date="2021-03-25T13:02:57.077+0100" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/BitsToBytes.hpp:37:32) in function 'BitsToBytes::do_gen' is an infinite loop." projectName="HLS_RECEIVER_FLOAT" solutionName="solution1" date="2021-03-25T13:02:56.378+0100" type="Warning"/>
        <logs message="WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (systemc/src/CRCCheck.hpp:41:32) in function 'CRCCheck::do_gen' : &#xA;&#xA;&#xA;more than one sub loop." projectName="HLS_RECEIVER_FLOAT" solutionName="solution1" date="2021-03-25T13:02:56.376+0100" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/CRCCheck.hpp:41:32) in function 'CRCCheck::do_gen' is an infinite loop." projectName="HLS_RECEIVER_FLOAT" solutionName="solution1" date="2021-03-25T13:02:56.373+0100" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/Doubleur_uint.hpp:41:9) in function 'DOUBLEUR_U::do_gen' is an infinite loop." projectName="HLS_RECEIVER_FLOAT" solutionName="solution1" date="2021-03-25T13:02:56.371+0100" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/DownSampling.hpp:42:9) in function 'DownSampling::do_gen' is an infinite loop." projectName="HLS_RECEIVER_FLOAT" solutionName="solution1" date="2021-03-25T13:02:56.369+0100" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/FrameProcessing.hpp:51:13) in function 'FrameProcessing::do_gen' is an infinite loop." projectName="HLS_RECEIVER_FLOAT" solutionName="solution1" date="2021-03-25T13:02:56.367+0100" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/ModuleCompute_old.hpp:70:13) in function 'ModuleCompute::do_gen' is an infinite loop." projectName="HLS_RECEIVER_FLOAT" solutionName="solution1" date="2021-03-25T13:02:56.364+0100" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/Seuil_calc1.hpp:79:9) in function 'Seuil_calc1::do_gen' is an infinite loop." projectName="HLS_RECEIVER_FLOAT" solutionName="solution1" date="2021-03-25T13:02:56.354+0100" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] 'Loop-1' (systemc/src/trames_separ1.hpp:47:13) in function 'trames_separ1::do_gen' is an infinite loop." projectName="HLS_RECEIVER_FLOAT" solutionName="solution1" date="2021-03-25T13:02:56.352+0100" type="Warning"/>
        <logs message="WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-2.1.1' (systemc/src/CRCCheck.hpp:47) in function 'CRCCheck::do_gen()': multiple loop unroll directives in one loop, use the first one and ignore the rest." projectName="HLS_RECEIVER_FLOAT" solutionName="solution1" date="2021-03-25T13:02:52.081+0100" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;clock&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="HLS_RECEIVER_FLOAT" solutionName="solution1" date="2021-03-25T13:07:01.886+0100" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;clock&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="HLS_RECEIVER_FLOAT" solutionName="solution1" date="2021-03-25T13:06:52.201+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;e_empty_n&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;e_empty_n&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xA;Phase 1 Build RT Design | Checksum: 5924a39d&#xA;&#xA;&#xA;Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2867.797 ; gain = 0.000 ; free physical = 318 ; free virtual = 35604&#xA;Post Restoration Checksum: NetGraph: 763a25a NumContArr: 51c10143 Constraints: 0 Timing: 0&#xA;&#xA;&#xA;Phase 2 Router Initialization&#xA;&#xA;&#xA;Phase 2.1 Create Timer&#xA;Phase 2.1 Create Timer | Checksum: 5924a39d&#xA;&#xA;&#xA;Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2867.797 ; gain = 0.000 ; free physical = 317 ; free virtual = 35603&#xA;&#xA;&#xA;Phase 2.2 Fix Topology Constraints&#xA;Phase 2.2 Fix Topology Constraints | Checksum: 5924a39d&#xA;&#xA;&#xA;Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2867.797 ; gain = 0.000 ; free physical = 284 ; free virtual = 35571&#xA;&#xA;&#xA;Phase 2.3 Pre Route Cleanup&#xA;Phase 2.3 Pre Route Cleanup | Checksum: 5924a39d&#xA;&#xA;&#xA;Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2867.797 ; gain = 0.000 ; free physical = 284 ; free virtual = 35571&#xA; Number of Nodes with overlaps = 0&#xA;&#xA;&#xA;Phase 2.4 Update Timing&#xA;Phase 2.4 Update Timing | Checksum: 1e32b0a5d&#xA;&#xA;&#xA;Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2867.797 ; gain = 0.000 ; free physical = 290 ; free virtual = 35565" projectName="HLS_RECEIVER_FLOAT" solutionName="solution1" date="2021-03-25T13:06:47.193+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;rgbv_full_n&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;rgbv_full_n&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS_RECEIVER_FLOAT" solutionName="solution1" date="2021-03-25T13:06:27.251+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;addr_full_n&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;addr_full_n&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS_RECEIVER_FLOAT" solutionName="solution1" date="2021-03-25T13:06:27.244+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;reset&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;reset&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS_RECEIVER_FLOAT" solutionName="solution1" date="2021-03-25T13:06:27.238+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-197] Clock port &quot;clock&quot; does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement." projectName="HLS_RECEIVER_FLOAT" solutionName="solution1" date="2021-03-25T13:06:27.232+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;e_rd_data[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;e_rd_data[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS_RECEIVER_FLOAT" solutionName="solution1" date="2021-03-25T13:06:27.226+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;e_rd_data[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;e_rd_data[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS_RECEIVER_FLOAT" solutionName="solution1" date="2021-03-25T13:06:27.219+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;e_rd_data[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;e_rd_data[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS_RECEIVER_FLOAT" solutionName="solution1" date="2021-03-25T13:06:27.212+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;e_rd_data[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;e_rd_data[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS_RECEIVER_FLOAT" solutionName="solution1" date="2021-03-25T13:06:27.207+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;e_rd_data[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;e_rd_data[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS_RECEIVER_FLOAT" solutionName="solution1" date="2021-03-25T13:06:27.200+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;e_rd_data[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;e_rd_data[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS_RECEIVER_FLOAT" solutionName="solution1" date="2021-03-25T13:06:27.196+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;e_rd_data[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;e_rd_data[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS_RECEIVER_FLOAT" solutionName="solution1" date="2021-03-25T13:06:27.188+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;e_rd_data[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;e_rd_data[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HLS_RECEIVER_FLOAT" solutionName="solution1" date="2021-03-25T13:06:27.183+0100" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;clock&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xA;report_timing_summary: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2505.578 ; gain = 289.004 ; free physical = 1447 ; free virtual = 36948&#xA;Contents of report file './report/my_module1_timing_synth.rpt' is as follows:&#xA;Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.&#xA;------------------------------------------------------------------------------------&#xA;| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020&#xA;| Date         : Thu Mar 25 13:05:31 2021&#xA;| Host         : JARVIS running 64-bit Ubuntu 20.04.2 LTS&#xA;| Command      : report_timing_summary -file ./report/my_module1_timing_synth.rpt&#xA;| Design       : bd_0_wrapper&#xA;| Device       : 7a100t-csg324&#xA;| Speed File   : -1  PRODUCTION 1.23 2018-06-13&#xA;------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Timing Summary Report&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Timer Settings&#xA;| --------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;  Enable Multi Corner Analysis               :  Yes&#xA;  Enable Pessimism Removal                   :  Yes&#xA;  Pessimism Removal Resolution               :  Nearest Common Node&#xA;  Enable Input Delay Default Clock           :  No&#xA;  Enable Preset / Clear Arcs                 :  No&#xA;  Disable Flight Delays                      :  No&#xA;  Ignore I/O Paths                           :  No&#xA;  Timing Early Launch at Borrowing Latches   :  No&#xA;  Borrow Time for Max Delay Exceptions       :  Yes&#xA;  Merge Timing Exceptions                    :  Yes&#xA;&#xA;&#xA;  Corner  Analyze    Analyze    &#xA;  Name    Max Paths  Min Paths  &#xA;  ------  ---------  ---------  &#xA;  Slow    Yes        Yes        &#xA;  Fast    Yes        Yes        &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;check_timing report&#xA;&#xA;&#xA;Table of Contents&#xA;-----------------&#xA;1. checking no_clock (0)&#xA;2. checking constant_clock (0)&#xA;3. checking pulse_width_clock (0)&#xA;4. checking unconstrained_internal_endpoints (0)&#xA;5. checking no_input_delay (12)&#xA;6. checking no_output_delay (53)&#xA;7. checking multiple_clock (0)&#xA;8. checking generated_clocks (0)&#xA;9. checking loops (0)&#xA;10. checking partial_input_delay (0)&#xA;11. checking partial_output_delay (0)&#xA;12. checking latch_loops (0)&#xA;&#xA;&#xA;1. checking no_clock (0)&#xA;------------------------&#xA; There are 0 register/latch pins with no clock.&#xA;&#xA;&#xA;&#xA;&#xA;2. checking constant_clock (0)&#xA;------------------------------&#xA; There are 0 register/latch pins with constant_clock.&#xA;&#xA;&#xA;&#xA;&#xA;3. checking pulse_width_clock (0)&#xA;---------------------------------&#xA; There are 0 register/latch pins which need pulse_width check&#xA;&#xA;&#xA;&#xA;&#xA;4. checking unconstrained_internal_endpoints (0)&#xA;------------------------------------------------&#xA; There are 0 pins that are not constrained for maximum delay.&#xA;&#xA;&#xA; There are 0 pins that are not constrained for maximum delay due to constant clock.&#xA;&#xA;&#xA;&#xA;&#xA;5. checking no_input_delay (12)&#xA;-------------------------------&#xA; There are 12 input ports with no input delay specified. (HIGH)&#xA;&#xA;&#xA; There are 0 input ports with no input delay but user has a false path constraint.&#xA;&#xA;&#xA;&#xA;&#xA;6. checking no_output_delay (53)&#xA;--------------------------------&#xA; There are 53 ports with no output delay specified. (HIGH)&#xA;&#xA;&#xA; There are 0 ports with no output delay but user has a false path constraint&#xA;&#xA;&#xA; There are 0 ports with no output delay but with a timing clock defined on it or propagating through it&#xA;&#xA;&#xA;&#xA;&#xA;7. checking multiple_clock (0)&#xA;------------------------------&#xA; There are 0 register/latch pins with multiple clocks.&#xA;&#xA;&#xA;&#xA;&#xA;8. checking generated_clocks (0)&#xA;--------------------------------&#xA; There are 0 generated clocks that are not connected to a clock source.&#xA;&#xA;&#xA;&#xA;&#xA;9. checking loops (0)&#xA;---------------------&#xA; There are 0 combinational loops in the design.&#xA;&#xA;&#xA;&#xA;&#xA;10. checking partial_input_delay (0)&#xA;------------------------------------&#xA; There are 0 input ports with partial input delay specified.&#xA;&#xA;&#xA;&#xA;&#xA;11. checking partial_output_delay (0)&#xA;-------------------------------------&#xA; There are 0 ports with partial output delay specified.&#xA;&#xA;&#xA;&#xA;&#xA;12. checking latch_loops (0)&#xA;----------------------------&#xA; There are 0 combinational latch loops in the design through latch input&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Design Timing Summary&#xA;| ---------------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xA;    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xA;      2.075        0.000                      0                 3708        0.193        0.000                      0                 3708        3.750        0.000                       0                  1138  &#xA;&#xA;&#xA;&#xA;&#xA;All user specified timing constraints are met.&#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Clock Summary&#xA;| -------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Clock  Waveform(ns)       Period(ns)      Frequency(MHz)&#xA;-----  ------------       ----------      --------------&#xA;clock  {0.000 5.000}      10.000          100.000         &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Intra Clock Table&#xA;| -----------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xA;-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xA;clock               2.075        0.000                      0                 3708        0.193        0.000                      0                 3708        3.750        0.000                       0                  1138  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Inter Clock Table&#xA;| -----------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xA;----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Other Path Groups Table&#xA;| -----------------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xA;----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Timing Details&#xA;| --------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;&#xA;&#xA;---------------------------------------------------------------------------------------------------&#xA;From Clock:  clock&#xA;  To Clock:  clock&#xA;&#xA;&#xA;Setup :            0  Failing Endpoints,  Worst Slack        2.075ns,  Total Violation        0.000ns&#xA;Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns&#xA;PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns&#xA;---------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;&#xA;&#xA;Max Delay Paths&#xA;--------------------------------------------------------------------------------------&#xA;Slack (MET) :             2.075ns  (required time - arrival time)&#xA;  Source:                 bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/val_V_3_reg_196_reg[2]/C&#xA;                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})&#xA;  Destination:            bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U66/ModuleCompute_macg8j_DSP48_3_U/p/C[15]&#xA;                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})&#xA;  Path Group:             clock&#xA;  Path Type:              Setup (Max at Slow Process Corner)&#xA;  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)&#xA;  Data Path Delay:        5.965ns  (logic 2.782ns (46.640%)  route 3.183ns (53.360%))&#xA;  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT6=2)&#xA;  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)&#xA;    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) &#xA;    Source Clock Delay      (SCD):    0.973ns&#xA;    Clock Pessimism Removal (CPR):    0.000ns&#xA;  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE&#xA;    Total System Jitter     (TSJ):    0.071ns&#xA;    Total Input Jitter      (TIJ):    0.000ns&#xA;    Discrete Jitter          (DJ):    0.000ns&#xA;    Phase Error              (PE):    0.000ns&#xA;&#xA;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         (clock clock rise edge)      0.000     0.000 r  &#xA;                                                      0.000     0.000 r  clock (IN)&#xA;                         net (fo=1138, unset)         0.973     0.973    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/clock&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/val_V_3_reg_196_reg[2]/C&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/val_V_3_reg_196_reg[2]/Q&#xA;                         net (fo=22, unplaced)        1.027     2.478    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/val_V_3_reg_196[2]&#xA;                         LUT6 (Prop_lut6_I0_O)        0.295     2.773 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_72/O&#xA;                         net (fo=2, unplaced)         0.430     3.203    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_72_n_8&#xA;                         LUT6 (Prop_lut6_I0_O)        0.124     3.327 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_76/O&#xA;                         net (fo=1, unplaced)         0.000     3.327    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_76_n_8&#xA;                         CARRY4 (Prop_carry4_S[1]_O[2])&#xA;                                                      0.578     3.905 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_41/O[2]&#xA;                         net (fo=2, unplaced)         0.463     4.368    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_41_n_13&#xA;                         LUT3 (Prop_lut3_I2_O)        0.301     4.669 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_17/O&#xA;                         net (fo=2, unplaced)         0.460     5.129    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_17_n_8&#xA;                         LUT4 (Prop_lut4_I3_O)        0.124     5.253 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_21/O&#xA;                         net (fo=1, unplaced)         0.000     5.253    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_21_n_8&#xA;                         CARRY4 (Prop_carry4_S[1]_CO[3])&#xA;                                                      0.533     5.786 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_4/CO[3]&#xA;                         net (fo=1, unplaced)         0.000     5.786    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_4_n_8&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xA;                                                      0.117     5.903 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_3/CO[3]&#xA;                         net (fo=1, unplaced)         0.000     5.903    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_3_n_8&#xA;                         CARRY4 (Prop_carry4_CI_O[0])&#xA;                                                      0.232     6.135 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_2/O[0]&#xA;                         net (fo=33, unplaced)        0.803     6.938    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U66/ModuleCompute_macg8j_DSP48_3_U/C[14]&#xA;                         DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U66/ModuleCompute_macg8j_DSP48_3_U/p/C[15]&#xA;  -------------------------------------------------------------------    -------------------&#xA;&#xA;&#xA;                         (clock clock rise edge)     10.000    10.000 r  &#xA;                                                      0.000    10.000 r  clock (IN)&#xA;                         net (fo=1138, unset)         0.924    10.924    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U66/ModuleCompute_macg8j_DSP48_3_U/clock&#xA;                         DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U66/ModuleCompute_macg8j_DSP48_3_U/p/CLK&#xA;                         clock pessimism              0.000    10.924    &#xA;                         clock uncertainty           -0.035    10.889    &#xA;                         DSP48E1 (Setup_dsp48e1_CLK_C[15])&#xA;                                                     -1.876     9.013    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U66/ModuleCompute_macg8j_DSP48_3_U/p&#xA;  -------------------------------------------------------------------&#xA;                         required time                          9.013    &#xA;                         arrival time                          -6.938    &#xA;  -------------------------------------------------------------------&#xA;                         slack                                  2.075    &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;Min Delay Paths&#xA;--------------------------------------------------------------------------------------&#xA;Slack (MET) :             0.193ns  (arrival time - required time)&#xA;  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/detect_1_fifo_U/U_fifo_w1_d1024_A_shiftReg/SRL_SIG_reg[1023][0]_srl32__9/CLK&#xA;                            (rising edge-triggered cell SRLC32E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})&#xA;  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/detect_1_fifo_U/U_fifo_w1_d1024_A_shiftReg/SRL_SIG_reg[1023][0]_srl32__10/D&#xA;                            (rising edge-triggered cell SRLC32E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})&#xA;  Path Group:             clock&#xA;  Path Type:              Hold (Min at Fast Process Corner)&#xA;  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)&#xA;  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))&#xA;  Logic Levels:           0  &#xA;  Clock Path Skew:        0.022ns (DCD - SCD - CPR)&#xA;    Destination Clock Delay (DCD):    0.432ns&#xA;    Source Clock Delay      (SCD):    0.410ns&#xA;    Clock Pessimism Removal (CPR):    -0.000ns&#xA;&#xA;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         (clock clock rise edge)      0.000     0.000 r  &#xA;                                                      0.000     0.000 r  clock (IN)&#xA;                         net (fo=1138, unset)         0.410     0.410    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/detect_1_fifo_U/U_fifo_w1_d1024_A_shiftReg/clock&#xA;                         SRLC32E                                      r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/detect_1_fifo_U/U_fifo_w1_d1024_A_shiftReg/SRL_SIG_reg[1023][0]_srl32__9/CLK&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         SRLC32E (Prop_srlc32e_CLK_Q31)&#xA;                                                      0.332     0.742 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/detect_1_fifo_U/U_fifo_w1_d1024_A_shiftReg/SRL_SIG_reg[1023][0]_srl32__9/Q31&#xA;                         net (fo=1, unplaced)         0.000     0.742    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/detect_1_fifo_U/U_fifo_w1_d1024_A_shiftReg/SRL_SIG_reg[1023][0]_srl32__9_n_9&#xA;                         SRLC32E                                      r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/detect_1_fifo_U/U_fifo_w1_d1024_A_shiftReg/SRL_SIG_reg[1023][0]_srl32__10/D&#xA;  -------------------------------------------------------------------    -------------------&#xA;&#xA;&#xA;                         (clock clock rise edge)      0.000     0.000 r  &#xA;                                                      0.000     0.000 r  clock (IN)&#xA;                         net (fo=1138, unset)         0.432     0.432    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/detect_1_fifo_U/U_fifo_w1_d1024_A_shiftReg/clock&#xA;                         SRLC32E                                      r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/detect_1_fifo_U/U_fifo_w1_d1024_A_shiftReg/SRL_SIG_reg[1023][0]_srl32__10/CLK&#xA;                         clock pessimism              0.000     0.432    &#xA;                         SRLC32E (Hold_srlc32e_CLK_D)&#xA;                                                      0.117     0.549    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/detect_1_fifo_U/U_fifo_w1_d1024_A_shiftReg/SRL_SIG_reg[1023][0]_srl32__10&#xA;  -------------------------------------------------------------------&#xA;                         required time                         -0.549    &#xA;                         arrival time                           0.742    &#xA;  -------------------------------------------------------------------&#xA;                         slack                                  0.193    &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;Pulse Width Checks&#xA;--------------------------------------------------------------------------------------&#xA;Clock Name:         clock&#xA;Waveform(ns):       { 0.000 5.000 }&#xA;Period(ns):         10.000&#xA;Sources:            { clock }&#xA;&#xA;&#xA;Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin&#xA;Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116                bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/Seuil_calc1_mac_mdEe_U25/Seuil_calc1_mac_mdEe_DSP48_0_U/p/CLK&#xA;Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750                bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0/SP/CLK&#xA;High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750                bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0/SP/CLK&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;" projectName="HLS_RECEIVER_FLOAT" solutionName="solution1" date="2021-03-25T13:05:31.403+0100" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
