Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Reg_Adder_Subtractor_TB_behav xil_defaultlib.Reg_Adder_Subtractor_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'GLOBAL_OUT_SEG' [Z:/Documents/git/CPE-133/Lab-5-Segment-Adder-Subtractor-Register/Lab-5-Segment-Adder-Subtractor-Register/Lab-5-Segment-Adder-Subtractor-Register.srcs/sim_1/new/Reg_Adder_Subtractor_TB.sv:45]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'set' [Z:/Documents/git/CPE-133/Lab-5-Segment-Adder-Subtractor-Register/Lab-5-Segment-Adder-Subtractor-Register/Lab-5-Segment-Adder-Subtractor-Register.srcs/sources_1/imports/new/Reg_Adder_Subtractor.sv:82]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.RCA_FA
Compiling module xil_defaultlib.Validity_Check
Compiling module xil_defaultlib.REG4b
Compiling module xil_defaultlib.REG
Compiling module xil_defaultlib.cnt_convert_14b
Compiling module xil_defaultlib.cnt_convert_7b
Compiling module xil_defaultlib.clk_divder
Compiling module xil_defaultlib.univ_sseg
Compiling module xil_defaultlib.Reg_Adder_Subtractor
Compiling module xil_defaultlib.Reg_Adder_Subtractor_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Reg_Adder_Subtractor_TB_behav
