Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Dec 12 15:34:36 2023
| Host         : K4des running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_projet_timing_summary_routed.rpt -pb top_level_projet_timing_summary_routed.pb -rpx top_level_projet_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level_projet
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   11          
TIMING-20  Warning   Non-clocked latch               38          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (570)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (46)
5. checking no_input_delay (5)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (570)
--------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: Control_servo/ce/s_count_val_2000k_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Control_servo/ce/s_count_val_2000k_reg[10]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Control_servo/ce/s_count_val_2000k_reg[11]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Control_servo/ce/s_count_val_2000k_reg[12]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Control_servo/ce/s_count_val_2000k_reg[13]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Control_servo/ce/s_count_val_2000k_reg[14]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Control_servo/ce/s_count_val_2000k_reg[15]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Control_servo/ce/s_count_val_2000k_reg[16]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Control_servo/ce/s_count_val_2000k_reg[17]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Control_servo/ce/s_count_val_2000k_reg[18]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Control_servo/ce/s_count_val_2000k_reg[19]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Control_servo/ce/s_count_val_2000k_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Control_servo/ce/s_count_val_2000k_reg[20]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Control_servo/ce/s_count_val_2000k_reg[21]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Control_servo/ce/s_count_val_2000k_reg[22]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Control_servo/ce/s_count_val_2000k_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Control_servo/ce/s_count_val_2000k_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Control_servo/ce/s_count_val_2000k_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Control_servo/ce/s_count_val_2000k_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Control_servo/ce/s_count_val_2000k_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Control_servo/ce/s_count_val_2000k_reg[7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Control_servo/ce/s_count_val_2000k_reg[8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Control_servo/ce/s_count_val_2000k_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: FSM1/FSM_sequential_curent_state_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: FSM1/FSM_sequential_curent_state_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (46)
-------------------------------------------------
 There are 46 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.807        0.000                      0                  600        0.103        0.000                      0                  600        4.020        0.000                       0                   309  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.807        0.000                      0                  600        0.103        0.000                      0                  600        4.020        0.000                       0                   309  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.807ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.807ns  (required time - arrival time)
  Source:                 Control_servo/ce/s_count_val_2000k_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_servo/largeur/s_count_val_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.711ns  (logic 1.146ns (24.326%)  route 3.565ns (75.674%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.630     5.233    Control_servo/ce/clk_IBUF_BUFG
    SLICE_X50Y89         FDCE                                         r  Control_servo/ce/s_count_val_2000k_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDCE (Prop_fdce_C_Q)         0.518     5.751 f  Control_servo/ce/s_count_val_2000k_reg[0]/Q
                         net (fo=3, routed)           1.005     6.756    Control_servo/ce/s_count_val_2000k[0]
    SLICE_X51Y89         LUT4 (Prop_lut4_I3_O)        0.152     6.908 r  Control_servo/ce/data_save_reg[17]_i_6/O
                         net (fo=1, routed)           0.575     7.483    Control_servo/ce/data_save_reg[17]_i_6_n_0
    SLICE_X51Y90         LUT6 (Prop_lut6_I1_O)        0.326     7.809 r  Control_servo/ce/data_save_reg[17]_i_4/O
                         net (fo=46, routed)          1.182     8.991    Control_servo/ce/s_count_val_2000k_reg[14]_0
    SLICE_X49Y93         LUT2 (Prop_lut2_I0_O)        0.150     9.141 r  Control_servo/ce/s_count_val[0]_i_1/O
                         net (fo=18, routed)          0.802     9.944    Control_servo/largeur/s_count_val_reg[17]_0
    SLICE_X48Y89         FDCE                                         r  Control_servo/largeur/s_count_val_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.511    14.934    Control_servo/largeur/clk_IBUF_BUFG
    SLICE_X48Y89         FDCE                                         r  Control_servo/largeur/s_count_val_reg[4]/C
                         clock pessimism              0.259    15.193    
                         clock uncertainty           -0.035    15.157    
    SLICE_X48Y89         FDCE (Setup_fdce_C_CE)      -0.407    14.750    Control_servo/largeur/s_count_val_reg[4]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                          -9.944    
  -------------------------------------------------------------------
                         slack                                  4.807    

Slack (MET) :             4.807ns  (required time - arrival time)
  Source:                 Control_servo/ce/s_count_val_2000k_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_servo/largeur/s_count_val_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.711ns  (logic 1.146ns (24.326%)  route 3.565ns (75.674%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.630     5.233    Control_servo/ce/clk_IBUF_BUFG
    SLICE_X50Y89         FDCE                                         r  Control_servo/ce/s_count_val_2000k_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDCE (Prop_fdce_C_Q)         0.518     5.751 f  Control_servo/ce/s_count_val_2000k_reg[0]/Q
                         net (fo=3, routed)           1.005     6.756    Control_servo/ce/s_count_val_2000k[0]
    SLICE_X51Y89         LUT4 (Prop_lut4_I3_O)        0.152     6.908 r  Control_servo/ce/data_save_reg[17]_i_6/O
                         net (fo=1, routed)           0.575     7.483    Control_servo/ce/data_save_reg[17]_i_6_n_0
    SLICE_X51Y90         LUT6 (Prop_lut6_I1_O)        0.326     7.809 r  Control_servo/ce/data_save_reg[17]_i_4/O
                         net (fo=46, routed)          1.182     8.991    Control_servo/ce/s_count_val_2000k_reg[14]_0
    SLICE_X49Y93         LUT2 (Prop_lut2_I0_O)        0.150     9.141 r  Control_servo/ce/s_count_val[0]_i_1/O
                         net (fo=18, routed)          0.802     9.944    Control_servo/largeur/s_count_val_reg[17]_0
    SLICE_X48Y89         FDCE                                         r  Control_servo/largeur/s_count_val_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.511    14.934    Control_servo/largeur/clk_IBUF_BUFG
    SLICE_X48Y89         FDCE                                         r  Control_servo/largeur/s_count_val_reg[5]/C
                         clock pessimism              0.259    15.193    
                         clock uncertainty           -0.035    15.157    
    SLICE_X48Y89         FDCE (Setup_fdce_C_CE)      -0.407    14.750    Control_servo/largeur/s_count_val_reg[5]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                          -9.944    
  -------------------------------------------------------------------
                         slack                                  4.807    

Slack (MET) :             4.807ns  (required time - arrival time)
  Source:                 Control_servo/ce/s_count_val_2000k_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_servo/largeur/s_count_val_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.711ns  (logic 1.146ns (24.326%)  route 3.565ns (75.674%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.630     5.233    Control_servo/ce/clk_IBUF_BUFG
    SLICE_X50Y89         FDCE                                         r  Control_servo/ce/s_count_val_2000k_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDCE (Prop_fdce_C_Q)         0.518     5.751 f  Control_servo/ce/s_count_val_2000k_reg[0]/Q
                         net (fo=3, routed)           1.005     6.756    Control_servo/ce/s_count_val_2000k[0]
    SLICE_X51Y89         LUT4 (Prop_lut4_I3_O)        0.152     6.908 r  Control_servo/ce/data_save_reg[17]_i_6/O
                         net (fo=1, routed)           0.575     7.483    Control_servo/ce/data_save_reg[17]_i_6_n_0
    SLICE_X51Y90         LUT6 (Prop_lut6_I1_O)        0.326     7.809 r  Control_servo/ce/data_save_reg[17]_i_4/O
                         net (fo=46, routed)          1.182     8.991    Control_servo/ce/s_count_val_2000k_reg[14]_0
    SLICE_X49Y93         LUT2 (Prop_lut2_I0_O)        0.150     9.141 r  Control_servo/ce/s_count_val[0]_i_1/O
                         net (fo=18, routed)          0.802     9.944    Control_servo/largeur/s_count_val_reg[17]_0
    SLICE_X48Y89         FDCE                                         r  Control_servo/largeur/s_count_val_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.511    14.934    Control_servo/largeur/clk_IBUF_BUFG
    SLICE_X48Y89         FDCE                                         r  Control_servo/largeur/s_count_val_reg[6]/C
                         clock pessimism              0.259    15.193    
                         clock uncertainty           -0.035    15.157    
    SLICE_X48Y89         FDCE (Setup_fdce_C_CE)      -0.407    14.750    Control_servo/largeur/s_count_val_reg[6]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                          -9.944    
  -------------------------------------------------------------------
                         slack                                  4.807    

Slack (MET) :             4.807ns  (required time - arrival time)
  Source:                 Control_servo/ce/s_count_val_2000k_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_servo/largeur/s_count_val_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.711ns  (logic 1.146ns (24.326%)  route 3.565ns (75.674%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.630     5.233    Control_servo/ce/clk_IBUF_BUFG
    SLICE_X50Y89         FDCE                                         r  Control_servo/ce/s_count_val_2000k_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDCE (Prop_fdce_C_Q)         0.518     5.751 f  Control_servo/ce/s_count_val_2000k_reg[0]/Q
                         net (fo=3, routed)           1.005     6.756    Control_servo/ce/s_count_val_2000k[0]
    SLICE_X51Y89         LUT4 (Prop_lut4_I3_O)        0.152     6.908 r  Control_servo/ce/data_save_reg[17]_i_6/O
                         net (fo=1, routed)           0.575     7.483    Control_servo/ce/data_save_reg[17]_i_6_n_0
    SLICE_X51Y90         LUT6 (Prop_lut6_I1_O)        0.326     7.809 r  Control_servo/ce/data_save_reg[17]_i_4/O
                         net (fo=46, routed)          1.182     8.991    Control_servo/ce/s_count_val_2000k_reg[14]_0
    SLICE_X49Y93         LUT2 (Prop_lut2_I0_O)        0.150     9.141 r  Control_servo/ce/s_count_val[0]_i_1/O
                         net (fo=18, routed)          0.802     9.944    Control_servo/largeur/s_count_val_reg[17]_0
    SLICE_X48Y89         FDCE                                         r  Control_servo/largeur/s_count_val_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.511    14.934    Control_servo/largeur/clk_IBUF_BUFG
    SLICE_X48Y89         FDCE                                         r  Control_servo/largeur/s_count_val_reg[7]/C
                         clock pessimism              0.259    15.193    
                         clock uncertainty           -0.035    15.157    
    SLICE_X48Y89         FDCE (Setup_fdce_C_CE)      -0.407    14.750    Control_servo/largeur/s_count_val_reg[7]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                          -9.944    
  -------------------------------------------------------------------
                         slack                                  4.807    

Slack (MET) :             4.946ns  (required time - arrival time)
  Source:                 Control_servo/ce/s_count_val_2000k_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_servo/largeur/s_count_val_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.571ns  (logic 1.146ns (25.070%)  route 3.425ns (74.930%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.630     5.233    Control_servo/ce/clk_IBUF_BUFG
    SLICE_X50Y89         FDCE                                         r  Control_servo/ce/s_count_val_2000k_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDCE (Prop_fdce_C_Q)         0.518     5.751 f  Control_servo/ce/s_count_val_2000k_reg[0]/Q
                         net (fo=3, routed)           1.005     6.756    Control_servo/ce/s_count_val_2000k[0]
    SLICE_X51Y89         LUT4 (Prop_lut4_I3_O)        0.152     6.908 r  Control_servo/ce/data_save_reg[17]_i_6/O
                         net (fo=1, routed)           0.575     7.483    Control_servo/ce/data_save_reg[17]_i_6_n_0
    SLICE_X51Y90         LUT6 (Prop_lut6_I1_O)        0.326     7.809 r  Control_servo/ce/data_save_reg[17]_i_4/O
                         net (fo=46, routed)          1.182     8.991    Control_servo/ce/s_count_val_2000k_reg[14]_0
    SLICE_X49Y93         LUT2 (Prop_lut2_I0_O)        0.150     9.141 r  Control_servo/ce/s_count_val[0]_i_1/O
                         net (fo=18, routed)          0.663     9.804    Control_servo/largeur/s_count_val_reg[17]_0
    SLICE_X48Y90         FDCE                                         r  Control_servo/largeur/s_count_val_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.511    14.934    Control_servo/largeur/clk_IBUF_BUFG
    SLICE_X48Y90         FDCE                                         r  Control_servo/largeur/s_count_val_reg[10]/C
                         clock pessimism              0.259    15.193    
                         clock uncertainty           -0.035    15.157    
    SLICE_X48Y90         FDCE (Setup_fdce_C_CE)      -0.407    14.750    Control_servo/largeur/s_count_val_reg[10]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                          -9.804    
  -------------------------------------------------------------------
                         slack                                  4.946    

Slack (MET) :             4.946ns  (required time - arrival time)
  Source:                 Control_servo/ce/s_count_val_2000k_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_servo/largeur/s_count_val_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.571ns  (logic 1.146ns (25.070%)  route 3.425ns (74.930%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.630     5.233    Control_servo/ce/clk_IBUF_BUFG
    SLICE_X50Y89         FDCE                                         r  Control_servo/ce/s_count_val_2000k_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDCE (Prop_fdce_C_Q)         0.518     5.751 f  Control_servo/ce/s_count_val_2000k_reg[0]/Q
                         net (fo=3, routed)           1.005     6.756    Control_servo/ce/s_count_val_2000k[0]
    SLICE_X51Y89         LUT4 (Prop_lut4_I3_O)        0.152     6.908 r  Control_servo/ce/data_save_reg[17]_i_6/O
                         net (fo=1, routed)           0.575     7.483    Control_servo/ce/data_save_reg[17]_i_6_n_0
    SLICE_X51Y90         LUT6 (Prop_lut6_I1_O)        0.326     7.809 r  Control_servo/ce/data_save_reg[17]_i_4/O
                         net (fo=46, routed)          1.182     8.991    Control_servo/ce/s_count_val_2000k_reg[14]_0
    SLICE_X49Y93         LUT2 (Prop_lut2_I0_O)        0.150     9.141 r  Control_servo/ce/s_count_val[0]_i_1/O
                         net (fo=18, routed)          0.663     9.804    Control_servo/largeur/s_count_val_reg[17]_0
    SLICE_X48Y90         FDCE                                         r  Control_servo/largeur/s_count_val_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.511    14.934    Control_servo/largeur/clk_IBUF_BUFG
    SLICE_X48Y90         FDCE                                         r  Control_servo/largeur/s_count_val_reg[11]/C
                         clock pessimism              0.259    15.193    
                         clock uncertainty           -0.035    15.157    
    SLICE_X48Y90         FDCE (Setup_fdce_C_CE)      -0.407    14.750    Control_servo/largeur/s_count_val_reg[11]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                          -9.804    
  -------------------------------------------------------------------
                         slack                                  4.946    

Slack (MET) :             4.946ns  (required time - arrival time)
  Source:                 Control_servo/ce/s_count_val_2000k_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_servo/largeur/s_count_val_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.571ns  (logic 1.146ns (25.070%)  route 3.425ns (74.930%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.630     5.233    Control_servo/ce/clk_IBUF_BUFG
    SLICE_X50Y89         FDCE                                         r  Control_servo/ce/s_count_val_2000k_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDCE (Prop_fdce_C_Q)         0.518     5.751 f  Control_servo/ce/s_count_val_2000k_reg[0]/Q
                         net (fo=3, routed)           1.005     6.756    Control_servo/ce/s_count_val_2000k[0]
    SLICE_X51Y89         LUT4 (Prop_lut4_I3_O)        0.152     6.908 r  Control_servo/ce/data_save_reg[17]_i_6/O
                         net (fo=1, routed)           0.575     7.483    Control_servo/ce/data_save_reg[17]_i_6_n_0
    SLICE_X51Y90         LUT6 (Prop_lut6_I1_O)        0.326     7.809 r  Control_servo/ce/data_save_reg[17]_i_4/O
                         net (fo=46, routed)          1.182     8.991    Control_servo/ce/s_count_val_2000k_reg[14]_0
    SLICE_X49Y93         LUT2 (Prop_lut2_I0_O)        0.150     9.141 r  Control_servo/ce/s_count_val[0]_i_1/O
                         net (fo=18, routed)          0.663     9.804    Control_servo/largeur/s_count_val_reg[17]_0
    SLICE_X48Y90         FDCE                                         r  Control_servo/largeur/s_count_val_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.511    14.934    Control_servo/largeur/clk_IBUF_BUFG
    SLICE_X48Y90         FDCE                                         r  Control_servo/largeur/s_count_val_reg[8]/C
                         clock pessimism              0.259    15.193    
                         clock uncertainty           -0.035    15.157    
    SLICE_X48Y90         FDCE (Setup_fdce_C_CE)      -0.407    14.750    Control_servo/largeur/s_count_val_reg[8]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                          -9.804    
  -------------------------------------------------------------------
                         slack                                  4.946    

Slack (MET) :             4.946ns  (required time - arrival time)
  Source:                 Control_servo/ce/s_count_val_2000k_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_servo/largeur/s_count_val_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.571ns  (logic 1.146ns (25.070%)  route 3.425ns (74.930%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.630     5.233    Control_servo/ce/clk_IBUF_BUFG
    SLICE_X50Y89         FDCE                                         r  Control_servo/ce/s_count_val_2000k_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDCE (Prop_fdce_C_Q)         0.518     5.751 f  Control_servo/ce/s_count_val_2000k_reg[0]/Q
                         net (fo=3, routed)           1.005     6.756    Control_servo/ce/s_count_val_2000k[0]
    SLICE_X51Y89         LUT4 (Prop_lut4_I3_O)        0.152     6.908 r  Control_servo/ce/data_save_reg[17]_i_6/O
                         net (fo=1, routed)           0.575     7.483    Control_servo/ce/data_save_reg[17]_i_6_n_0
    SLICE_X51Y90         LUT6 (Prop_lut6_I1_O)        0.326     7.809 r  Control_servo/ce/data_save_reg[17]_i_4/O
                         net (fo=46, routed)          1.182     8.991    Control_servo/ce/s_count_val_2000k_reg[14]_0
    SLICE_X49Y93         LUT2 (Prop_lut2_I0_O)        0.150     9.141 r  Control_servo/ce/s_count_val[0]_i_1/O
                         net (fo=18, routed)          0.663     9.804    Control_servo/largeur/s_count_val_reg[17]_0
    SLICE_X48Y90         FDCE                                         r  Control_servo/largeur/s_count_val_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.511    14.934    Control_servo/largeur/clk_IBUF_BUFG
    SLICE_X48Y90         FDCE                                         r  Control_servo/largeur/s_count_val_reg[9]/C
                         clock pessimism              0.259    15.193    
                         clock uncertainty           -0.035    15.157    
    SLICE_X48Y90         FDCE (Setup_fdce_C_CE)      -0.407    14.750    Control_servo/largeur/s_count_val_reg[9]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                          -9.804    
  -------------------------------------------------------------------
                         slack                                  4.946    

Slack (MET) :             5.052ns  (required time - arrival time)
  Source:                 Control_servo/ce/s_count_val_2000k_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_servo/largeur/s_count_val_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.464ns  (logic 1.146ns (25.671%)  route 3.318ns (74.329%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.630     5.233    Control_servo/ce/clk_IBUF_BUFG
    SLICE_X50Y89         FDCE                                         r  Control_servo/ce/s_count_val_2000k_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDCE (Prop_fdce_C_Q)         0.518     5.751 f  Control_servo/ce/s_count_val_2000k_reg[0]/Q
                         net (fo=3, routed)           1.005     6.756    Control_servo/ce/s_count_val_2000k[0]
    SLICE_X51Y89         LUT4 (Prop_lut4_I3_O)        0.152     6.908 r  Control_servo/ce/data_save_reg[17]_i_6/O
                         net (fo=1, routed)           0.575     7.483    Control_servo/ce/data_save_reg[17]_i_6_n_0
    SLICE_X51Y90         LUT6 (Prop_lut6_I1_O)        0.326     7.809 r  Control_servo/ce/data_save_reg[17]_i_4/O
                         net (fo=46, routed)          1.182     8.991    Control_servo/ce/s_count_val_2000k_reg[14]_0
    SLICE_X49Y93         LUT2 (Prop_lut2_I0_O)        0.150     9.141 r  Control_servo/ce/s_count_val[0]_i_1/O
                         net (fo=18, routed)          0.556     9.697    Control_servo/largeur/s_count_val_reg[17]_0
    SLICE_X48Y88         FDCE                                         r  Control_servo/largeur/s_count_val_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.510    14.933    Control_servo/largeur/clk_IBUF_BUFG
    SLICE_X48Y88         FDCE                                         r  Control_servo/largeur/s_count_val_reg[0]/C
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.156    
    SLICE_X48Y88         FDCE (Setup_fdce_C_CE)      -0.407    14.749    Control_servo/largeur/s_count_val_reg[0]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                          -9.697    
  -------------------------------------------------------------------
                         slack                                  5.052    

Slack (MET) :             5.052ns  (required time - arrival time)
  Source:                 Control_servo/ce/s_count_val_2000k_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_servo/largeur/s_count_val_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.464ns  (logic 1.146ns (25.671%)  route 3.318ns (74.329%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.630     5.233    Control_servo/ce/clk_IBUF_BUFG
    SLICE_X50Y89         FDCE                                         r  Control_servo/ce/s_count_val_2000k_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDCE (Prop_fdce_C_Q)         0.518     5.751 f  Control_servo/ce/s_count_val_2000k_reg[0]/Q
                         net (fo=3, routed)           1.005     6.756    Control_servo/ce/s_count_val_2000k[0]
    SLICE_X51Y89         LUT4 (Prop_lut4_I3_O)        0.152     6.908 r  Control_servo/ce/data_save_reg[17]_i_6/O
                         net (fo=1, routed)           0.575     7.483    Control_servo/ce/data_save_reg[17]_i_6_n_0
    SLICE_X51Y90         LUT6 (Prop_lut6_I1_O)        0.326     7.809 r  Control_servo/ce/data_save_reg[17]_i_4/O
                         net (fo=46, routed)          1.182     8.991    Control_servo/ce/s_count_val_2000k_reg[14]_0
    SLICE_X49Y93         LUT2 (Prop_lut2_I0_O)        0.150     9.141 r  Control_servo/ce/s_count_val[0]_i_1/O
                         net (fo=18, routed)          0.556     9.697    Control_servo/largeur/s_count_val_reg[17]_0
    SLICE_X48Y88         FDCE                                         r  Control_servo/largeur/s_count_val_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.510    14.933    Control_servo/largeur/clk_IBUF_BUFG
    SLICE_X48Y88         FDCE                                         r  Control_servo/largeur/s_count_val_reg[1]/C
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.156    
    SLICE_X48Y88         FDCE (Setup_fdce_C_CE)      -0.407    14.749    Control_servo/largeur/s_count_val_reg[1]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                          -9.697    
  -------------------------------------------------------------------
                         slack                                  5.052    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 accelerometre/Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][5]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.140%)  route 0.115ns (44.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.566     1.485    accelerometre/Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/clk_IBUF_BUFG
    SLICE_X40Y88         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Dout_reg[5]/Q
                         net (fo=1, routed)           0.115     1.741    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Dout[5]
    SLICE_X42Y88         SRL16E                                       r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][5]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.836     2.001    accelerometre/Inst_AccelerometerCtl/ADXL_Control/clk_IBUF_BUFG
    SLICE_X42Y88         SRL16E                                       r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][5]_srl2/CLK
                         clock pessimism             -0.479     1.521    
    SLICE_X42Y88         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.638    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][5]_srl2
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 accelerometre/Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][6]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.920%)  route 0.116ns (45.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.566     1.485    accelerometre/Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/clk_IBUF_BUFG
    SLICE_X40Y88         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Dout_reg[6]/Q
                         net (fo=1, routed)           0.116     1.742    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Dout[6]
    SLICE_X42Y88         SRL16E                                       r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][6]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.836     2.001    accelerometre/Inst_AccelerometerCtl/ADXL_Control/clk_IBUF_BUFG
    SLICE_X42Y88         SRL16E                                       r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][6]_srl2/CLK
                         clock pessimism             -0.479     1.521    
    SLICE_X42Y88         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.636    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][6]_srl2
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 accelerometre/Inst_AccelerometerCtl/ADXL_Control/ACCEL_X_SUM_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerometre/Inst_AccelerometerCtl/ADXL_Control/ACCEL_X_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.988%)  route 0.120ns (46.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.565     1.484    accelerometre/Inst_AccelerometerCtl/ADXL_Control/clk_IBUF_BUFG
    SLICE_X41Y87         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/ACCEL_X_SUM_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/ACCEL_X_SUM_reg[7]/Q
                         net (fo=2, routed)           0.120     1.745    accelerometre/Inst_AccelerometerCtl/ADXL_Control/ACCEL_X_SUM_reg[7]
    SLICE_X42Y87         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/ACCEL_X_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.834     1.999    accelerometre/Inst_AccelerometerCtl/ADXL_Control/clk_IBUF_BUFG
    SLICE_X42Y87         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/ACCEL_X_reg[3]/C
                         clock pessimism             -0.479     1.519    
    SLICE_X42Y87         FDRE (Hold_fdre_C_D)         0.076     1.595    accelerometre/Inst_AccelerometerCtl/ADXL_Control/ACCEL_X_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 accelerometre/Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerometre/Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[2][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.537%)  route 0.113ns (44.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.570     1.489    accelerometre/Inst_AccelerometerCtl/ADXL_Control/clk_IBUF_BUFG
    SLICE_X33Y91         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[1][4]/Q
                         net (fo=1, routed)           0.113     1.743    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[1][4]
    SLICE_X34Y90         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.840     2.005    accelerometre/Inst_AccelerometerCtl/ADXL_Control/clk_IBUF_BUFG
    SLICE_X34Y90         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[2][4]/C
                         clock pessimism             -0.479     1.525    
    SLICE_X34Y90         FDRE (Hold_fdre_C_D)         0.063     1.588    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[2][4]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 accelerometre/Inst_AccelerometerCtl/ADXL_Control/ACCEL_X_SUM_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerometre/Inst_AccelerometerCtl/ADXL_Control/ACCEL_X_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.417%)  route 0.128ns (47.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.565     1.484    accelerometre/Inst_AccelerometerCtl/ADXL_Control/clk_IBUF_BUFG
    SLICE_X41Y87         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/ACCEL_X_SUM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/ACCEL_X_SUM_reg[4]/Q
                         net (fo=2, routed)           0.128     1.753    accelerometre/Inst_AccelerometerCtl/ADXL_Control/ACCEL_X_SUM_reg[4]
    SLICE_X42Y87         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/ACCEL_X_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.834     1.999    accelerometre/Inst_AccelerometerCtl/ADXL_Control/clk_IBUF_BUFG
    SLICE_X42Y87         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/ACCEL_X_reg[0]/C
                         clock pessimism             -0.479     1.519    
    SLICE_X42Y87         FDRE (Hold_fdre_C_D)         0.075     1.594    accelerometre/Inst_AccelerometerCtl/ADXL_Control/ACCEL_X_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 accelerometre/Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[1][1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerometre/Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[2][1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.754%)  route 0.117ns (45.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.570     1.489    accelerometre/Inst_AccelerometerCtl/ADXL_Control/clk_IBUF_BUFG
    SLICE_X32Y91         FDSE                                         r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDSE (Prop_fdse_C_Q)         0.141     1.630 r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[1][1]/Q
                         net (fo=1, routed)           0.117     1.747    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[1][1]
    SLICE_X34Y90         FDSE                                         r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.840     2.005    accelerometre/Inst_AccelerometerCtl/ADXL_Control/clk_IBUF_BUFG
    SLICE_X34Y90         FDSE                                         r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[2][1]/C
                         clock pessimism             -0.479     1.525    
    SLICE_X34Y90         FDSE (Hold_fdse_C_D)         0.059     1.584    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.564     1.483    accelerometre/Inst_AccelerometerCtl/ADXL_Control/clk_IBUF_BUFG
    SLICE_X39Y86         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[3][0]/Q
                         net (fo=1, routed)           0.116     1.741    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[3][0]
    SLICE_X42Y86         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.833     1.998    accelerometre/Inst_AccelerometerCtl/ADXL_Control/clk_IBUF_BUFG
    SLICE_X42Y86         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[4][0]/C
                         clock pessimism             -0.479     1.518    
    SLICE_X42Y86         FDRE (Hold_fdre_C_D)         0.059     1.577    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[4][0]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 accelerometre/Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.317%)  route 0.170ns (54.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.566     1.485    accelerometre/Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/clk_IBUF_BUFG
    SLICE_X39Y89         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Dout_reg[2]/Q
                         net (fo=1, routed)           0.170     1.796    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Dout[2]
    SLICE_X42Y88         SRL16E                                       r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.836     2.001    accelerometre/Inst_AccelerometerCtl/ADXL_Control/clk_IBUF_BUFG
    SLICE_X42Y88         SRL16E                                       r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][2]_srl2/CLK
                         clock pessimism             -0.479     1.521    
    SLICE_X42Y88         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.630    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][2]_srl2
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 accelerometre/Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MISO_REG_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerometre/Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MISO_REG_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.048%)  route 0.135ns (48.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.565     1.484    accelerometre/Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/clk_IBUF_BUFG
    SLICE_X40Y87         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MISO_REG_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MISO_REG_reg[6]/Q
                         net (fo=2, routed)           0.135     1.761    accelerometre/Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MISO_REG[6]
    SLICE_X37Y88         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MISO_REG_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.839     2.004    accelerometre/Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/clk_IBUF_BUFG
    SLICE_X37Y88         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MISO_REG_reg[7]/C
                         clock pessimism             -0.479     1.524    
    SLICE_X37Y88         FDRE (Hold_fdre_C_D)         0.070     1.594    accelerometre/Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MISO_REG_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 accelerometre/Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][4]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.317%)  route 0.170ns (54.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.566     1.485    accelerometre/Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/clk_IBUF_BUFG
    SLICE_X39Y89         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Dout_reg[4]/Q
                         net (fo=1, routed)           0.170     1.796    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Dout[4]
    SLICE_X42Y88         SRL16E                                       r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][4]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.836     2.001    accelerometre/Inst_AccelerometerCtl/ADXL_Control/clk_IBUF_BUFG
    SLICE_X42Y88         SRL16E                                       r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][4]_srl2/CLK
                         clock pessimism             -0.479     1.521    
    SLICE_X42Y88         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.629    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][4]_srl2
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X44Y88    BTN_L/data_out_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X45Y87    BTN_L/enable_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X44Y88    BTN_R/data_out_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X44Y87    BTN_R/enable_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X50Y89    Control_servo/ce/s_count_val_2000k_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X51Y92    Control_servo/ce/s_count_val_2000k_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X51Y91    Control_servo/ce/s_count_val_2000k_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X49Y91    Control_servo/ce/s_count_val_2000k_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X51Y92    Control_servo/ce/s_count_val_2000k_reg[13]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y88    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y88    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y88    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y88    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y88    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y88    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y88    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y88    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][4]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y88    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][5]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y88    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][5]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y88    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y88    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y88    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y88    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y88    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y88    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y88    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y88    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y88    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][5]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y88    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][5]_srl2/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Control_servo/registre/data_save_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.908ns  (logic 1.480ns (30.144%)  route 3.429ns (69.856%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=86, routed)          3.429     4.908    Control_servo/registre/rst_IBUF
    SLICE_X43Y92         LDCE                                         f  Control_servo/registre/data_save_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Control_servo/registre/data_save_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.908ns  (logic 1.480ns (30.144%)  route 3.429ns (69.856%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=86, routed)          3.429     4.908    Control_servo/registre/rst_IBUF
    SLICE_X43Y92         LDCE                                         f  Control_servo/registre/data_save_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Control_servo/registre/data_save_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.908ns  (logic 1.480ns (30.144%)  route 3.429ns (69.856%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=86, routed)          3.429     4.908    Control_servo/registre/rst_IBUF
    SLICE_X43Y92         LDCE                                         f  Control_servo/registre/data_save_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Control_servo/registre/data_save_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.908ns  (logic 1.480ns (30.144%)  route 3.429ns (69.856%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=86, routed)          3.429     4.908    Control_servo/registre/rst_IBUF
    SLICE_X43Y92         LDCE                                         f  Control_servo/registre/data_save_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Control_servo/registre/data_save_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.454ns  (logic 1.480ns (33.216%)  route 2.975ns (66.784%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=86, routed)          2.975     4.454    Control_servo/registre/rst_IBUF
    SLICE_X44Y92         LDCE                                         f  Control_servo/registre/data_save_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Control_servo/registre/data_save_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.454ns  (logic 1.480ns (33.216%)  route 2.975ns (66.784%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=86, routed)          2.975     4.454    Control_servo/registre/rst_IBUF
    SLICE_X44Y92         LDCE                                         f  Control_servo/registre/data_save_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Control_servo/registre/data_save_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.454ns  (logic 1.480ns (33.216%)  route 2.975ns (66.784%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=86, routed)          2.975     4.454    Control_servo/registre/rst_IBUF
    SLICE_X44Y92         LDCE                                         f  Control_servo/registre/data_save_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Control_servo/registre/data_save_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.454ns  (logic 1.480ns (33.216%)  route 2.975ns (66.784%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=86, routed)          2.975     4.454    Control_servo/registre/rst_IBUF
    SLICE_X44Y92         LDCE                                         f  Control_servo/registre/data_save_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Control_servo/registre/data_save_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            Control_servo/largeur/data_save_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.871ns  (logic 0.807ns (20.849%)  route 3.064ns (79.151%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         LDCE                         0.000     0.000 r  Control_servo/registre/data_save_reg[4]/G
    SLICE_X43Y92         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Control_servo/registre/data_save_reg[4]/Q
                         net (fo=25, routed)          1.702     2.261    Control_servo/conversion/Q[4]
    SLICE_X45Y92         LUT6 (Prop_lut6_I0_O)        0.124     2.385 r  Control_servo/conversion/data_save_reg[13]_i_3/O
                         net (fo=1, routed)           0.879     3.264    Control_servo/conversion/data_save_reg[13]_i_3_n_0
    SLICE_X45Y92         LUT5 (Prop_lut5_I2_O)        0.124     3.388 r  Control_servo/conversion/data_save_reg[13]_i_1/O
                         net (fo=1, routed)           0.483     3.871    Control_servo/largeur/D[9]
    SLICE_X46Y91         LDCE                                         r  Control_servo/largeur/data_save_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Control_servo/registre/data_save_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            Control_servo/largeur/data_save_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.797ns  (logic 0.807ns (21.254%)  route 2.990ns (78.746%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         LDCE                         0.000     0.000 r  Control_servo/registre/data_save_reg[4]/G
    SLICE_X43Y92         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  Control_servo/registre/data_save_reg[4]/Q
                         net (fo=25, routed)          1.692     2.251    Control_servo/conversion/Q[4]
    SLICE_X44Y92         LUT6 (Prop_lut6_I0_O)        0.124     2.375 r  Control_servo/conversion/data_save_reg[12]_i_2/O
                         net (fo=1, routed)           0.670     3.045    Control_servo/conversion/data_save_reg[12]_i_2_n_0
    SLICE_X44Y92         LUT5 (Prop_lut5_I0_O)        0.124     3.169 r  Control_servo/conversion/data_save_reg[12]_i_1/O
                         net (fo=1, routed)           0.628     3.797    Control_servo/largeur/D[8]
    SLICE_X49Y90         LDCE                                         r  Control_servo/largeur/data_save_reg[12]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM1/data_out_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            Control_servo/registre/data_save_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.220ns (66.089%)  route 0.113ns (33.911%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         LDCE                         0.000     0.000 r  FSM1/data_out_reg[6]/G
    SLICE_X41Y92         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  FSM1/data_out_reg[6]/Q
                         net (fo=1, routed)           0.113     0.333    Control_servo/registre/data_save_reg[4]_i_1[6]
    SLICE_X43Y92         LDCE                                         r  Control_servo/registre/data_save_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM1/data_out_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            Control_servo/registre/data_save_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.220ns (65.076%)  route 0.118ns (34.924%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         LDCE                         0.000     0.000 r  FSM1/data_out_reg[2]/G
    SLICE_X40Y92         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  FSM1/data_out_reg[2]/Q
                         net (fo=1, routed)           0.118     0.338    Control_servo/registre/data_save_reg[4]_i_1[2]
    SLICE_X44Y92         LDCE                                         r  Control_servo/registre/data_save_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM1/data_out_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Control_servo/registre/data_save_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.220ns (64.308%)  route 0.122ns (35.692%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         LDCE                         0.000     0.000 r  FSM1/data_out_reg[1]/G
    SLICE_X41Y92         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  FSM1/data_out_reg[1]/Q
                         net (fo=1, routed)           0.122     0.342    Control_servo/registre/data_save_reg[4]_i_1[1]
    SLICE_X44Y92         LDCE                                         r  Control_servo/registre/data_save_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Control_servo/registre/data_save_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            Control_servo/largeur/data_save_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.203ns (56.763%)  route 0.155ns (43.237%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         LDCE                         0.000     0.000 r  Control_servo/registre/data_save_reg[6]/G
    SLICE_X43Y92         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Control_servo/registre/data_save_reg[6]/Q
                         net (fo=15, routed)          0.155     0.313    Control_servo/conversion/Q[6]
    SLICE_X44Y91         LUT6 (Prop_lut6_I2_O)        0.045     0.358 r  Control_servo/conversion/data_save_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     0.358    Control_servo/largeur/D[4]
    SLICE_X44Y91         LDCE                                         r  Control_servo/largeur/data_save_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM1/data_out_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            Control_servo/registre/data_save_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.220ns (56.126%)  route 0.172ns (43.874%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         LDCE                         0.000     0.000 r  FSM1/data_out_reg[7]/G
    SLICE_X40Y92         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  FSM1/data_out_reg[7]/Q
                         net (fo=1, routed)           0.172     0.392    Control_servo/registre/data_save_reg[4]_i_1[7]
    SLICE_X43Y92         LDCE                                         r  Control_servo/registre/data_save_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM1/data_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            Control_servo/registre/data_save_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.220ns (56.049%)  route 0.173ns (43.951%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         LDCE                         0.000     0.000 r  FSM1/data_out_reg[0]/G
    SLICE_X40Y92         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  FSM1/data_out_reg[0]/Q
                         net (fo=1, routed)           0.173     0.393    Control_servo/registre/data_save_reg[4]_i_1[0]
    SLICE_X43Y92         LDCE                                         r  Control_servo/registre/data_save_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM1/data_out_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            Control_servo/registre/data_save_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.220ns (55.024%)  route 0.180ns (44.976%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         LDCE                         0.000     0.000 r  FSM1/data_out_reg[4]/G
    SLICE_X40Y92         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  FSM1/data_out_reg[4]/Q
                         net (fo=1, routed)           0.180     0.400    Control_servo/registre/data_save_reg[4]_i_1[4]
    SLICE_X43Y92         LDCE                                         r  Control_servo/registre/data_save_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM1/data_out_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            Control_servo/registre/data_save_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.434ns  (logic 0.220ns (50.727%)  route 0.214ns (49.273%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         LDCE                         0.000     0.000 r  FSM1/data_out_reg[3]/G
    SLICE_X41Y92         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  FSM1/data_out_reg[3]/Q
                         net (fo=1, routed)           0.214     0.434    Control_servo/registre/data_save_reg[4]_i_1[3]
    SLICE_X44Y92         LDCE                                         r  Control_servo/registre/data_save_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM1/data_out_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            Control_servo/registre/data_save_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.439ns  (logic 0.220ns (50.142%)  route 0.219ns (49.858%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         LDCE                         0.000     0.000 r  FSM1/data_out_reg[5]/G
    SLICE_X41Y92         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  FSM1/data_out_reg[5]/Q
                         net (fo=1, routed)           0.219     0.439    Control_servo/registre/data_save_reg[4]_i_1[5]
    SLICE_X44Y92         LDCE                                         r  Control_servo/registre/data_save_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Control_servo/registre/data_save_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            Control_servo/largeur/data_save_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.460ns  (logic 0.203ns (44.165%)  route 0.257ns (55.835%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         LDCE                         0.000     0.000 r  Control_servo/registre/data_save_reg[6]/G
    SLICE_X43Y92         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Control_servo/registre/data_save_reg[6]/Q
                         net (fo=15, routed)          0.257     0.415    Control_servo/conversion/Q[6]
    SLICE_X46Y91         LUT6 (Prop_lut6_I3_O)        0.045     0.460 r  Control_servo/conversion/data_save_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.460    Control_servo/largeur/D[3]
    SLICE_X46Y91         LDCE                                         r  Control_servo/largeur/data_save_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 accelerometre/Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/SCLK_INT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.640ns  (logic 4.482ns (51.875%)  route 4.158ns (48.125%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.639     5.242    accelerometre/Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/clk_IBUF_BUFG
    SLICE_X32Y89         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/SCLK_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDRE (Prop_fdre_C_Q)         0.419     5.661 r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/SCLK_INT_reg/Q
                         net (fo=8, routed)           0.847     6.507    accelerometre/Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/SCLK_INT
    SLICE_X32Y90         LUT3 (Prop_lut3_I0_O)        0.327     6.834 r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/sclk_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.311    10.145    sclk_OBUF
    F15                  OBUF (Prop_obuf_I_O)         3.736    13.881 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000    13.881    sclk
    F15                                                               r  sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accelerometre/Inst_AccelerometerCtl/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.600ns  (logic 4.256ns (49.488%)  route 4.344ns (50.512%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.639     5.242    accelerometre/Inst_AccelerometerCtl/ADXL_Control/clk_IBUF_BUFG
    SLICE_X32Y90         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.419     5.661 r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[1]/Q
                         net (fo=15, routed)          0.951     6.612    accelerometre/Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/StC_Spi_Trans[1]
    SLICE_X32Y91         LUT6 (Prop_lut6_I3_O)        0.299     6.911 r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/ss_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.393    10.304    ss_OBUF
    D15                  OBUF (Prop_obuf_I_O)         3.538    13.842 r  ss_OBUF_inst/O
                         net (fo=0)                   0.000    13.842    ss
    D15                                                               r  ss (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM1/FSM_sequential_curent_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.955ns  (logic 4.358ns (54.789%)  route 3.596ns (45.211%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.634     5.237    FSM1/clk_IBUF_BUFG
    SLICE_X42Y91         FDCE                                         r  FSM1/FSM_sequential_curent_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDCE (Prop_fdce_C_Q)         0.518     5.755 f  FSM1/FSM_sequential_curent_state_reg[0]/Q
                         net (fo=13, routed)          0.483     6.237    FSM1/curent_state[0]
    SLICE_X40Y92         LUT1 (Prop_lut1_I0_O)        0.118     6.355 r  FSM1/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.114     9.469    led_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.722    13.192 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.192    led[0]
    H17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accelerometre/Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MOSI_REG_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.910ns  (logic 4.136ns (52.291%)  route 3.774ns (47.709%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.639     5.242    accelerometre/Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/clk_IBUF_BUFG
    SLICE_X33Y90         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MOSI_REG_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.419     5.661 r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MOSI_REG_reg[7]/Q
                         net (fo=1, routed)           3.774     9.435    mosi_OBUF
    F14                  OBUF (Prop_obuf_I_O)         3.717    13.152 r  mosi_OBUF_inst/O
                         net (fo=0)                   0.000    13.152    mosi
    F14                                                               r  mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM1/FSM_sequential_curent_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.829ns  (logic 4.308ns (55.029%)  route 3.521ns (44.971%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.634     5.237    FSM1/clk_IBUF_BUFG
    SLICE_X42Y91         FDCE                                         r  FSM1/FSM_sequential_curent_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDCE (Prop_fdce_C_Q)         0.478     5.715 f  FSM1/FSM_sequential_curent_state_reg[1]/Q
                         net (fo=13, routed)          0.664     6.379    FSM1/curent_state[1]
    SLICE_X40Y92         LUT1 (Prop_lut1_I0_O)        0.295     6.674 r  FSM1/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.857     9.531    led_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    13.066 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.066    led[1]
    K15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Control_servo/largeur/sortie_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.441ns  (logic 3.983ns (53.531%)  route 3.458ns (46.469%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.634     5.237    Control_servo/largeur/clk_IBUF_BUFG
    SLICE_X49Y93         FDRE                                         r  Control_servo/largeur/sortie_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDRE (Prop_fdre_C_Q)         0.456     5.693 r  Control_servo/largeur/sortie_reg/Q
                         net (fo=1, routed)           3.458     9.150    PWM_OBUF
    H14                  OBUF (Prop_obuf_I_O)         3.527    12.677 r  PWM_OBUF_inst/O
                         net (fo=0)                   0.000    12.677    PWM
    H14                                                               r  PWM (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM1/data_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.664ns  (logic 1.126ns (24.145%)  route 3.538ns (75.855%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.637     5.240    accelerometre/Inst_AccelerometerCtl/Accel_Calculation/clk_IBUF_BUFG
    SLICE_X38Y89         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDRE (Prop_fdre_C_Q)         0.518     5.758 f  accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[4]/Q
                         net (fo=15, routed)          1.498     7.256    accelerometre/convertion_accelerometre_degres/Q[4]
    SLICE_X40Y91         LUT5 (Prop_lut5_I1_O)        0.152     7.408 r  accelerometre/convertion_accelerometre_degres/data_in_save_reg[7]_i_3/O
                         net (fo=2, routed)           0.804     8.212    accelerometre/convertion_accelerometre_degres/data_in_save_reg[7]_i_3_n_0
    SLICE_X41Y92         LUT4 (Prop_lut4_I3_O)        0.332     8.544 r  accelerometre/convertion_accelerometre_degres/data_in_save_reg[6]_i_1/O
                         net (fo=2, routed)           0.673     9.218    FSM1/D[6]
    SLICE_X42Y92         LUT4 (Prop_lut4_I0_O)        0.124     9.342 r  FSM1/data_out_reg[6]_i_1/O
                         net (fo=1, routed)           0.562     9.903    FSM1/data_out_reg[6]_i_1_n_0
    SLICE_X41Y92         LDCE                                         r  FSM1/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM1/data_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.404ns  (logic 1.120ns (25.430%)  route 3.284ns (74.570%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.637     5.240    accelerometre/Inst_AccelerometerCtl/Accel_Calculation/clk_IBUF_BUFG
    SLICE_X38Y89         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDRE (Prop_fdre_C_Q)         0.518     5.758 r  accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[4]/Q
                         net (fo=15, routed)          1.515     7.273    accelerometre/convertion_accelerometre_degres/Q[4]
    SLICE_X40Y91         LUT5 (Prop_lut5_I0_O)        0.152     7.425 r  accelerometre/convertion_accelerometre_degres/data_in_save_reg[2]_i_4/O
                         net (fo=1, routed)           0.441     7.866    accelerometre/convertion_accelerometre_degres/data_in_save_reg[2]_i_4_n_0
    SLICE_X40Y91         LUT6 (Prop_lut6_I5_O)        0.326     8.192 r  accelerometre/convertion_accelerometre_degres/data_in_save_reg[2]_i_1/O
                         net (fo=2, routed)           0.809     9.001    FSM1/D[2]
    SLICE_X40Y92         LUT4 (Prop_lut4_I0_O)        0.124     9.125 r  FSM1/data_out_reg[2]_i_1/O
                         net (fo=1, routed)           0.519     9.644    FSM1/data_out_reg[2]_i_1_n_0
    SLICE_X40Y92         LDCE                                         r  FSM1/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM1/data_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.300ns  (logic 1.142ns (26.557%)  route 3.158ns (73.443%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.637     5.240    accelerometre/Inst_AccelerometerCtl/Accel_Calculation/clk_IBUF_BUFG
    SLICE_X38Y89         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDRE (Prop_fdre_C_Q)         0.518     5.758 r  accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[4]/Q
                         net (fo=15, routed)          1.158     6.916    accelerometre/convertion_accelerometre_degres/Q[4]
    SLICE_X42Y91         LUT5 (Prop_lut5_I1_O)        0.152     7.068 f  accelerometre/convertion_accelerometre_degres/data_in_save_reg[1]_i_3/O
                         net (fo=1, routed)           0.977     8.045    accelerometre/convertion_accelerometre_degres/data_in_save_reg[1]_i_3_n_0
    SLICE_X42Y92         LUT6 (Prop_lut6_I3_O)        0.348     8.393 r  accelerometre/convertion_accelerometre_degres/data_in_save_reg[1]_i_1/O
                         net (fo=2, routed)           1.023     9.416    FSM1/D[1]
    SLICE_X41Y92         LUT4 (Prop_lut4_I0_O)        0.124     9.540 r  FSM1/data_out_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     9.540    FSM1/data_out_reg[1]_i_1_n_0
    SLICE_X41Y92         LDCE                                         r  FSM1/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM1/data_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.075ns  (logic 1.061ns (26.037%)  route 3.014ns (73.963%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.637     5.240    accelerometre/Inst_AccelerometerCtl/Accel_Calculation/clk_IBUF_BUFG
    SLICE_X39Y90         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDRE (Prop_fdre_C_Q)         0.456     5.696 r  accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[2]/Q
                         net (fo=13, routed)          0.841     6.537    accelerometre/convertion_accelerometre_degres/Q[2]
    SLICE_X41Y91         LUT2 (Prop_lut2_I0_O)        0.154     6.691 f  accelerometre/convertion_accelerometre_degres/data_out_reg[7]_i_4/O
                         net (fo=3, routed)           0.840     7.531    accelerometre/Inst_AccelerometerCtl/Accel_Calculation/data_out_reg[7]_i_1
    SLICE_X41Y92         LUT6 (Prop_lut6_I4_O)        0.327     7.858 f  accelerometre/Inst_AccelerometerCtl/Accel_Calculation/data_out_reg[7]_i_3/O
                         net (fo=1, routed)           0.706     8.564    FSM1/data_out_reg[7]_1
    SLICE_X40Y92         LUT5 (Prop_lut5_I0_O)        0.124     8.688 r  FSM1/data_out_reg[7]_i_1/O
                         net (fo=1, routed)           0.627     9.315    FSM1/data_out_reg[7]_i_1_n_0
    SLICE_X40Y92         LDCE                                         r  FSM1/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM1/FSM_sequential_curent_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM1/data_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.468ns  (logic 0.209ns (44.681%)  route 0.259ns (55.319%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.567     1.486    FSM1/clk_IBUF_BUFG
    SLICE_X42Y91         FDCE                                         r  FSM1/FSM_sequential_curent_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  FSM1/FSM_sequential_curent_state_reg[0]/Q
                         net (fo=13, routed)          0.259     1.909    FSM1/curent_state[0]
    SLICE_X41Y92         LUT4 (Prop_lut4_I1_O)        0.045     1.954 r  FSM1/data_out_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.954    FSM1/data_out_reg[1]_i_1_n_0
    SLICE_X41Y92         LDCE                                         r  FSM1/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM1/data_in_save_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.508ns  (logic 0.248ns (48.828%)  route 0.260ns (51.172%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.567     1.486    accelerometre/Inst_AccelerometerCtl/Accel_Calculation/clk_IBUF_BUFG
    SLICE_X39Y90         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[3]/Q
                         net (fo=15, routed)          0.260     1.887    accelerometre/convertion_accelerometre_degres/Q[3]
    SLICE_X41Y91         LUT6 (Prop_lut6_I4_O)        0.045     1.932 r  accelerometre/convertion_accelerometre_degres/data_out_reg[3]_i_2/O
                         net (fo=2, routed)           0.000     1.932    accelerometre/convertion_accelerometre_degres/ACCEL_X_CLIP_reg[7]
    SLICE_X41Y91         MUXF7 (Prop_muxf7_I0_O)      0.062     1.994 r  accelerometre/convertion_accelerometre_degres/data_in_save_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.994    FSM1/D[3]
    SLICE_X41Y91         LDCE                                         r  FSM1/data_in_save_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM1/FSM_sequential_curent_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM1/data_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.578ns  (logic 0.209ns (36.163%)  route 0.369ns (63.837%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.567     1.486    FSM1/clk_IBUF_BUFG
    SLICE_X42Y91         FDCE                                         r  FSM1/FSM_sequential_curent_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  FSM1/FSM_sequential_curent_state_reg[0]/Q
                         net (fo=13, routed)          0.200     1.850    FSM1/curent_state[0]
    SLICE_X40Y92         LUT4 (Prop_lut4_I1_O)        0.045     1.895 r  FSM1/data_out_reg[2]_i_1/O
                         net (fo=1, routed)           0.169     2.064    FSM1/data_out_reg[2]_i_1_n_0
    SLICE_X40Y92         LDCE                                         r  FSM1/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM1/data_in_save_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.585ns  (logic 0.246ns (42.058%)  route 0.339ns (57.942%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.566     1.485    accelerometre/Inst_AccelerometerCtl/Accel_Calculation/clk_IBUF_BUFG
    SLICE_X38Y89         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDRE (Prop_fdre_C_Q)         0.148     1.633 r  accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[8]/Q
                         net (fo=10, routed)          0.339     1.972    accelerometre/convertion_accelerometre_degres/Q[8]
    SLICE_X42Y92         LUT6 (Prop_lut6_I0_O)        0.098     2.070 r  accelerometre/convertion_accelerometre_degres/data_in_save_reg[1]_i_1/O
                         net (fo=2, routed)           0.000     2.070    FSM1/D[1]
    SLICE_X42Y92         LDCE                                         r  FSM1/data_in_save_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM1/FSM_sequential_curent_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM1/data_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.607ns  (logic 0.246ns (40.501%)  route 0.361ns (59.499%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.567     1.486    FSM1/clk_IBUF_BUFG
    SLICE_X42Y91         FDCE                                         r  FSM1/FSM_sequential_curent_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDCE (Prop_fdce_C_Q)         0.148     1.634 r  FSM1/FSM_sequential_curent_state_reg[1]/Q
                         net (fo=13, routed)          0.245     1.879    FSM1/curent_state[1]
    SLICE_X42Y92         LUT4 (Prop_lut4_I2_O)        0.098     1.977 r  FSM1/data_out_reg[5]_i_1/O
                         net (fo=1, routed)           0.116     2.094    FSM1/data_out_reg[5]_i_1_n_0
    SLICE_X41Y92         LDCE                                         r  FSM1/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM1/FSM_sequential_curent_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM1/data_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.621ns  (logic 0.246ns (39.627%)  route 0.375ns (60.373%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.567     1.486    FSM1/clk_IBUF_BUFG
    SLICE_X42Y91         FDCE                                         r  FSM1/FSM_sequential_curent_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDCE (Prop_fdce_C_Q)         0.148     1.634 r  FSM1/FSM_sequential_curent_state_reg[1]/Q
                         net (fo=13, routed)          0.259     1.893    FSM1/curent_state[1]
    SLICE_X40Y92         LUT4 (Prop_lut4_I2_O)        0.098     1.991 r  FSM1/data_out_reg[4]_i_1/O
                         net (fo=1, routed)           0.116     2.107    FSM1/data_out_reg[4]_i_1_n_0
    SLICE_X40Y92         LDCE                                         r  FSM1/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM1/FSM_sequential_curent_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM1/data_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.631ns  (logic 0.246ns (38.976%)  route 0.385ns (61.024%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.567     1.486    FSM1/clk_IBUF_BUFG
    SLICE_X42Y91         FDCE                                         r  FSM1/FSM_sequential_curent_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDCE (Prop_fdce_C_Q)         0.148     1.634 r  FSM1/FSM_sequential_curent_state_reg[1]/Q
                         net (fo=13, routed)          0.197     1.831    FSM1/curent_state[1]
    SLICE_X42Y92         LUT4 (Prop_lut4_I2_O)        0.098     1.929 r  FSM1/data_out_reg[6]_i_1/O
                         net (fo=1, routed)           0.189     2.117    FSM1/data_out_reg[6]_i_1_n_0
    SLICE_X41Y92         LDCE                                         r  FSM1/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM1/FSM_sequential_curent_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM1/data_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.636ns  (logic 0.246ns (38.666%)  route 0.390ns (61.334%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.567     1.486    FSM1/clk_IBUF_BUFG
    SLICE_X42Y91         FDCE                                         r  FSM1/FSM_sequential_curent_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDCE (Prop_fdce_C_Q)         0.148     1.634 r  FSM1/FSM_sequential_curent_state_reg[1]/Q
                         net (fo=13, routed)          0.265     1.899    FSM1/curent_state[1]
    SLICE_X40Y92         LUT4 (Prop_lut4_I2_O)        0.098     1.997 r  FSM1/data_out_reg[0]_i_1/O
                         net (fo=1, routed)           0.125     2.123    FSM1/data_out_reg[0]_i_1_n_0
    SLICE_X40Y92         LDCE                                         r  FSM1/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM1/data_in_save_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.639ns  (logic 0.246ns (38.482%)  route 0.393ns (61.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.566     1.485    accelerometre/Inst_AccelerometerCtl/Accel_Calculation/clk_IBUF_BUFG
    SLICE_X38Y89         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDRE (Prop_fdre_C_Q)         0.148     1.633 r  accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[7]/Q
                         net (fo=10, routed)          0.139     1.772    accelerometre/convertion_accelerometre_degres/Q[7]
    SLICE_X41Y90         LUT6 (Prop_lut6_I2_O)        0.098     1.870 r  accelerometre/convertion_accelerometre_degres/data_in_save_reg[0]_i_1/O
                         net (fo=2, routed)           0.254     2.125    FSM1/D[0]
    SLICE_X38Y92         LDCE                                         r  FSM1/data_in_save_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM1/data_in_save_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.688ns  (logic 0.209ns (30.366%)  route 0.479ns (69.634%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.566     1.485    accelerometre/Inst_AccelerometerCtl/Accel_Calculation/clk_IBUF_BUFG
    SLICE_X38Y89         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[6]/Q
                         net (fo=10, routed)          0.353     2.002    accelerometre/convertion_accelerometre_degres/Q[6]
    SLICE_X41Y92         LUT4 (Prop_lut4_I2_O)        0.045     2.047 r  accelerometre/convertion_accelerometre_degres/data_in_save_reg[6]_i_1/O
                         net (fo=2, routed)           0.126     2.174    FSM1/D[6]
    SLICE_X42Y92         LDCE                                         r  FSM1/data_in_save_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           112 Endpoints
Min Delay           112 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Control_servo/largeur/sortie_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.057ns  (logic 1.604ns (26.476%)  route 4.453ns (73.524%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=86, routed)          4.066     5.546    Control_servo/largeur/rst_IBUF
    SLICE_X49Y93         LUT3 (Prop_lut3_I2_O)        0.124     5.670 r  Control_servo/largeur/sortie_i_1/O
                         net (fo=1, routed)           0.387     6.057    Control_servo/largeur/sortie0
    SLICE_X49Y93         FDRE                                         r  Control_servo/largeur/sortie_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.513     4.936    Control_servo/largeur/clk_IBUF_BUFG
    SLICE_X49Y93         FDRE                                         r  Control_servo/largeur/sortie_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Control_servo/largeur/sortie_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.702ns  (logic 1.632ns (28.614%)  route 4.070ns (71.386%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=86, routed)          3.593     5.072    Control_servo/ce/rst_IBUF
    SLICE_X49Y92         LUT2 (Prop_lut2_I0_O)        0.152     5.224 r  Control_servo/ce/sortie_i_2/O
                         net (fo=1, routed)           0.478     5.702    Control_servo/largeur/sortie02_out
    SLICE_X49Y93         FDRE                                         r  Control_servo/largeur/sortie_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.513     4.936    Control_servo/largeur/clk_IBUF_BUFG
    SLICE_X49Y93         FDRE                                         r  Control_servo/largeur/sortie_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Control_servo/ce/s_count_val_2000k_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.224ns  (logic 1.480ns (28.324%)  route 3.744ns (71.676%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=86, routed)          3.744     5.224    Control_servo/ce/rst_IBUF
    SLICE_X50Y89         FDCE                                         f  Control_servo/ce/s_count_val_2000k_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.509     4.932    Control_servo/ce/clk_IBUF_BUFG
    SLICE_X50Y89         FDCE                                         r  Control_servo/ce/s_count_val_2000k_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Control_servo/ce/s_count_val_2000k_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.224ns  (logic 1.480ns (28.324%)  route 3.744ns (71.676%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=86, routed)          3.744     5.224    Control_servo/ce/rst_IBUF
    SLICE_X51Y89         FDCE                                         f  Control_servo/ce/s_count_val_2000k_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.509     4.932    Control_servo/ce/clk_IBUF_BUFG
    SLICE_X51Y89         FDCE                                         r  Control_servo/ce/s_count_val_2000k_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Control_servo/ce/s_count_val_2000k_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.224ns  (logic 1.480ns (28.324%)  route 3.744ns (71.676%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=86, routed)          3.744     5.224    Control_servo/ce/rst_IBUF
    SLICE_X51Y89         FDCE                                         f  Control_servo/ce/s_count_val_2000k_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.509     4.932    Control_servo/ce/clk_IBUF_BUFG
    SLICE_X51Y89         FDCE                                         r  Control_servo/ce/s_count_val_2000k_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Control_servo/ce/s_count_val_2000k_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.224ns  (logic 1.480ns (28.324%)  route 3.744ns (71.676%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=86, routed)          3.744     5.224    Control_servo/ce/rst_IBUF
    SLICE_X51Y89         FDCE                                         f  Control_servo/ce/s_count_val_2000k_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.509     4.932    Control_servo/ce/clk_IBUF_BUFG
    SLICE_X51Y89         FDCE                                         r  Control_servo/ce/s_count_val_2000k_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Control_servo/ce/s_count_val_2000k_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.224ns  (logic 1.480ns (28.324%)  route 3.744ns (71.676%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=86, routed)          3.744     5.224    Control_servo/ce/rst_IBUF
    SLICE_X51Y89         FDCE                                         f  Control_servo/ce/s_count_val_2000k_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.509     4.932    Control_servo/ce/clk_IBUF_BUFG
    SLICE_X51Y89         FDCE                                         r  Control_servo/ce/s_count_val_2000k_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Control_servo/ce/s_count_val_2000k_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.220ns  (logic 1.480ns (28.346%)  route 3.740ns (71.654%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=86, routed)          3.740     5.220    Control_servo/ce/rst_IBUF
    SLICE_X51Y91         FDCE                                         f  Control_servo/ce/s_count_val_2000k_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.510     4.933    Control_servo/ce/clk_IBUF_BUFG
    SLICE_X51Y91         FDCE                                         r  Control_servo/ce/s_count_val_2000k_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Control_servo/ce/s_count_val_2000k_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.220ns  (logic 1.480ns (28.346%)  route 3.740ns (71.654%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=86, routed)          3.740     5.220    Control_servo/ce/rst_IBUF
    SLICE_X51Y91         FDCE                                         f  Control_servo/ce/s_count_val_2000k_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.510     4.933    Control_servo/ce/clk_IBUF_BUFG
    SLICE_X51Y91         FDCE                                         r  Control_servo/ce/s_count_val_2000k_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Control_servo/ce/s_count_val_2000k_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.220ns  (logic 1.480ns (28.346%)  route 3.740ns (71.654%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=86, routed)          3.740     5.220    Control_servo/ce/rst_IBUF
    SLICE_X51Y91         FDCE                                         f  Control_servo/ce/s_count_val_2000k_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.510     4.933    Control_servo/ce/clk_IBUF_BUFG
    SLICE_X51Y91         FDCE                                         r  Control_servo/ce/s_count_val_2000k_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Control_servo/largeur/data_save_reg[17]/G
                            (positive level-sensitive latch)
  Destination:            Control_servo/largeur/sortie_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.808ns  (logic 0.420ns (51.966%)  route 0.388ns (48.034%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         LDCE                         0.000     0.000 r  Control_servo/largeur/data_save_reg[17]/G
    SLICE_X44Y91         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  Control_servo/largeur/data_save_reg[17]/Q
                         net (fo=2, routed)           0.146     0.304    Control_servo/largeur/data_save[17]
    SLICE_X49Y91         LUT4 (Prop_lut4_I1_O)        0.048     0.352 r  Control_servo/largeur/s_count_val1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.352    Control_servo/largeur/s_count_val1_carry__1_i_1_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.088     0.440 r  Control_servo/largeur/s_count_val1_carry__1/CO[0]
                         net (fo=2, routed)           0.123     0.563    Control_servo/largeur/CO[0]
    SLICE_X49Y93         LUT3 (Prop_lut3_I0_O)        0.126     0.689 r  Control_servo/largeur/sortie_i_1/O
                         net (fo=1, routed)           0.119     0.808    Control_servo/largeur/sortie0
    SLICE_X49Y93         FDRE                                         r  Control_servo/largeur/sortie_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.837     2.002    Control_servo/largeur/clk_IBUF_BUFG
    SLICE_X49Y93         FDRE                                         r  Control_servo/largeur/sortie_reg/C

Slack:                    inf
  Source:                 Control_servo/largeur/data_save_reg[17]/G
                            (positive level-sensitive latch)
  Destination:            Control_servo/largeur/s_count_val_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.995ns  (logic 0.417ns (41.922%)  route 0.578ns (58.078%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         LDCE                         0.000     0.000 r  Control_servo/largeur/data_save_reg[17]/G
    SLICE_X44Y91         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  Control_servo/largeur/data_save_reg[17]/Q
                         net (fo=2, routed)           0.146     0.304    Control_servo/largeur/data_save[17]
    SLICE_X49Y91         LUT4 (Prop_lut4_I1_O)        0.048     0.352 r  Control_servo/largeur/s_count_val1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.352    Control_servo/largeur/s_count_val1_carry__1_i_1_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.088     0.440 f  Control_servo/largeur/s_count_val1_carry__1/CO[0]
                         net (fo=2, routed)           0.290     0.730    Control_servo/ce/CO[0]
    SLICE_X49Y93         LUT2 (Prop_lut2_I1_O)        0.123     0.853 r  Control_servo/ce/s_count_val[0]_i_1/O
                         net (fo=18, routed)          0.142     0.995    Control_servo/largeur/s_count_val_reg[17]_0
    SLICE_X48Y92         FDCE                                         r  Control_servo/largeur/s_count_val_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.836     2.001    Control_servo/largeur/clk_IBUF_BUFG
    SLICE_X48Y92         FDCE                                         r  Control_servo/largeur/s_count_val_reg[16]/C

Slack:                    inf
  Source:                 Control_servo/largeur/data_save_reg[17]/G
                            (positive level-sensitive latch)
  Destination:            Control_servo/largeur/s_count_val_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.995ns  (logic 0.417ns (41.922%)  route 0.578ns (58.078%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         LDCE                         0.000     0.000 r  Control_servo/largeur/data_save_reg[17]/G
    SLICE_X44Y91         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  Control_servo/largeur/data_save_reg[17]/Q
                         net (fo=2, routed)           0.146     0.304    Control_servo/largeur/data_save[17]
    SLICE_X49Y91         LUT4 (Prop_lut4_I1_O)        0.048     0.352 r  Control_servo/largeur/s_count_val1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.352    Control_servo/largeur/s_count_val1_carry__1_i_1_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.088     0.440 f  Control_servo/largeur/s_count_val1_carry__1/CO[0]
                         net (fo=2, routed)           0.290     0.730    Control_servo/ce/CO[0]
    SLICE_X49Y93         LUT2 (Prop_lut2_I1_O)        0.123     0.853 r  Control_servo/ce/s_count_val[0]_i_1/O
                         net (fo=18, routed)          0.142     0.995    Control_servo/largeur/s_count_val_reg[17]_0
    SLICE_X48Y92         FDCE                                         r  Control_servo/largeur/s_count_val_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.836     2.001    Control_servo/largeur/clk_IBUF_BUFG
    SLICE_X48Y92         FDCE                                         r  Control_servo/largeur/s_count_val_reg[17]/C

Slack:                    inf
  Source:                 Control_servo/largeur/data_save_reg[17]/G
                            (positive level-sensitive latch)
  Destination:            Control_servo/largeur/s_count_val_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.057ns  (logic 0.417ns (39.435%)  route 0.640ns (60.565%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         LDCE                         0.000     0.000 r  Control_servo/largeur/data_save_reg[17]/G
    SLICE_X44Y91         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  Control_servo/largeur/data_save_reg[17]/Q
                         net (fo=2, routed)           0.146     0.304    Control_servo/largeur/data_save[17]
    SLICE_X49Y91         LUT4 (Prop_lut4_I1_O)        0.048     0.352 r  Control_servo/largeur/s_count_val1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.352    Control_servo/largeur/s_count_val1_carry__1_i_1_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.088     0.440 f  Control_servo/largeur/s_count_val1_carry__1/CO[0]
                         net (fo=2, routed)           0.290     0.730    Control_servo/ce/CO[0]
    SLICE_X49Y93         LUT2 (Prop_lut2_I1_O)        0.123     0.853 r  Control_servo/ce/s_count_val[0]_i_1/O
                         net (fo=18, routed)          0.205     1.057    Control_servo/largeur/s_count_val_reg[17]_0
    SLICE_X48Y91         FDCE                                         r  Control_servo/largeur/s_count_val_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.836     2.001    Control_servo/largeur/clk_IBUF_BUFG
    SLICE_X48Y91         FDCE                                         r  Control_servo/largeur/s_count_val_reg[12]/C

Slack:                    inf
  Source:                 Control_servo/largeur/data_save_reg[17]/G
                            (positive level-sensitive latch)
  Destination:            Control_servo/largeur/s_count_val_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.057ns  (logic 0.417ns (39.435%)  route 0.640ns (60.565%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         LDCE                         0.000     0.000 r  Control_servo/largeur/data_save_reg[17]/G
    SLICE_X44Y91         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  Control_servo/largeur/data_save_reg[17]/Q
                         net (fo=2, routed)           0.146     0.304    Control_servo/largeur/data_save[17]
    SLICE_X49Y91         LUT4 (Prop_lut4_I1_O)        0.048     0.352 r  Control_servo/largeur/s_count_val1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.352    Control_servo/largeur/s_count_val1_carry__1_i_1_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.088     0.440 f  Control_servo/largeur/s_count_val1_carry__1/CO[0]
                         net (fo=2, routed)           0.290     0.730    Control_servo/ce/CO[0]
    SLICE_X49Y93         LUT2 (Prop_lut2_I1_O)        0.123     0.853 r  Control_servo/ce/s_count_val[0]_i_1/O
                         net (fo=18, routed)          0.205     1.057    Control_servo/largeur/s_count_val_reg[17]_0
    SLICE_X48Y91         FDCE                                         r  Control_servo/largeur/s_count_val_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.836     2.001    Control_servo/largeur/clk_IBUF_BUFG
    SLICE_X48Y91         FDCE                                         r  Control_servo/largeur/s_count_val_reg[13]/C

Slack:                    inf
  Source:                 Control_servo/largeur/data_save_reg[17]/G
                            (positive level-sensitive latch)
  Destination:            Control_servo/largeur/s_count_val_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.057ns  (logic 0.417ns (39.435%)  route 0.640ns (60.565%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         LDCE                         0.000     0.000 r  Control_servo/largeur/data_save_reg[17]/G
    SLICE_X44Y91         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  Control_servo/largeur/data_save_reg[17]/Q
                         net (fo=2, routed)           0.146     0.304    Control_servo/largeur/data_save[17]
    SLICE_X49Y91         LUT4 (Prop_lut4_I1_O)        0.048     0.352 r  Control_servo/largeur/s_count_val1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.352    Control_servo/largeur/s_count_val1_carry__1_i_1_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.088     0.440 f  Control_servo/largeur/s_count_val1_carry__1/CO[0]
                         net (fo=2, routed)           0.290     0.730    Control_servo/ce/CO[0]
    SLICE_X49Y93         LUT2 (Prop_lut2_I1_O)        0.123     0.853 r  Control_servo/ce/s_count_val[0]_i_1/O
                         net (fo=18, routed)          0.205     1.057    Control_servo/largeur/s_count_val_reg[17]_0
    SLICE_X48Y91         FDCE                                         r  Control_servo/largeur/s_count_val_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.836     2.001    Control_servo/largeur/clk_IBUF_BUFG
    SLICE_X48Y91         FDCE                                         r  Control_servo/largeur/s_count_val_reg[14]/C

Slack:                    inf
  Source:                 Control_servo/largeur/data_save_reg[17]/G
                            (positive level-sensitive latch)
  Destination:            Control_servo/largeur/s_count_val_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.057ns  (logic 0.417ns (39.435%)  route 0.640ns (60.565%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         LDCE                         0.000     0.000 r  Control_servo/largeur/data_save_reg[17]/G
    SLICE_X44Y91         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  Control_servo/largeur/data_save_reg[17]/Q
                         net (fo=2, routed)           0.146     0.304    Control_servo/largeur/data_save[17]
    SLICE_X49Y91         LUT4 (Prop_lut4_I1_O)        0.048     0.352 r  Control_servo/largeur/s_count_val1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.352    Control_servo/largeur/s_count_val1_carry__1_i_1_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.088     0.440 f  Control_servo/largeur/s_count_val1_carry__1/CO[0]
                         net (fo=2, routed)           0.290     0.730    Control_servo/ce/CO[0]
    SLICE_X49Y93         LUT2 (Prop_lut2_I1_O)        0.123     0.853 r  Control_servo/ce/s_count_val[0]_i_1/O
                         net (fo=18, routed)          0.205     1.057    Control_servo/largeur/s_count_val_reg[17]_0
    SLICE_X48Y91         FDCE                                         r  Control_servo/largeur/s_count_val_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.836     2.001    Control_servo/largeur/clk_IBUF_BUFG
    SLICE_X48Y91         FDCE                                         r  Control_servo/largeur/s_count_val_reg[15]/C

Slack:                    inf
  Source:                 Control_servo/largeur/data_save_reg[17]/G
                            (positive level-sensitive latch)
  Destination:            Control_servo/largeur/s_count_val_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.071ns  (logic 0.417ns (38.925%)  route 0.654ns (61.075%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         LDCE                         0.000     0.000 r  Control_servo/largeur/data_save_reg[17]/G
    SLICE_X44Y91         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  Control_servo/largeur/data_save_reg[17]/Q
                         net (fo=2, routed)           0.146     0.304    Control_servo/largeur/data_save[17]
    SLICE_X49Y91         LUT4 (Prop_lut4_I1_O)        0.048     0.352 r  Control_servo/largeur/s_count_val1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.352    Control_servo/largeur/s_count_val1_carry__1_i_1_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.088     0.440 f  Control_servo/largeur/s_count_val1_carry__1/CO[0]
                         net (fo=2, routed)           0.290     0.730    Control_servo/ce/CO[0]
    SLICE_X49Y93         LUT2 (Prop_lut2_I1_O)        0.123     0.853 r  Control_servo/ce/s_count_val[0]_i_1/O
                         net (fo=18, routed)          0.219     1.071    Control_servo/largeur/s_count_val_reg[17]_0
    SLICE_X48Y88         FDCE                                         r  Control_servo/largeur/s_count_val_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.835     2.000    Control_servo/largeur/clk_IBUF_BUFG
    SLICE_X48Y88         FDCE                                         r  Control_servo/largeur/s_count_val_reg[0]/C

Slack:                    inf
  Source:                 Control_servo/largeur/data_save_reg[17]/G
                            (positive level-sensitive latch)
  Destination:            Control_servo/largeur/s_count_val_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.071ns  (logic 0.417ns (38.925%)  route 0.654ns (61.075%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         LDCE                         0.000     0.000 r  Control_servo/largeur/data_save_reg[17]/G
    SLICE_X44Y91         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  Control_servo/largeur/data_save_reg[17]/Q
                         net (fo=2, routed)           0.146     0.304    Control_servo/largeur/data_save[17]
    SLICE_X49Y91         LUT4 (Prop_lut4_I1_O)        0.048     0.352 r  Control_servo/largeur/s_count_val1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.352    Control_servo/largeur/s_count_val1_carry__1_i_1_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.088     0.440 f  Control_servo/largeur/s_count_val1_carry__1/CO[0]
                         net (fo=2, routed)           0.290     0.730    Control_servo/ce/CO[0]
    SLICE_X49Y93         LUT2 (Prop_lut2_I1_O)        0.123     0.853 r  Control_servo/ce/s_count_val[0]_i_1/O
                         net (fo=18, routed)          0.219     1.071    Control_servo/largeur/s_count_val_reg[17]_0
    SLICE_X48Y88         FDCE                                         r  Control_servo/largeur/s_count_val_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.835     2.000    Control_servo/largeur/clk_IBUF_BUFG
    SLICE_X48Y88         FDCE                                         r  Control_servo/largeur/s_count_val_reg[1]/C

Slack:                    inf
  Source:                 Control_servo/largeur/data_save_reg[17]/G
                            (positive level-sensitive latch)
  Destination:            Control_servo/largeur/s_count_val_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.071ns  (logic 0.417ns (38.925%)  route 0.654ns (61.075%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         LDCE                         0.000     0.000 r  Control_servo/largeur/data_save_reg[17]/G
    SLICE_X44Y91         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  Control_servo/largeur/data_save_reg[17]/Q
                         net (fo=2, routed)           0.146     0.304    Control_servo/largeur/data_save[17]
    SLICE_X49Y91         LUT4 (Prop_lut4_I1_O)        0.048     0.352 r  Control_servo/largeur/s_count_val1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.352    Control_servo/largeur/s_count_val1_carry__1_i_1_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.088     0.440 f  Control_servo/largeur/s_count_val1_carry__1/CO[0]
                         net (fo=2, routed)           0.290     0.730    Control_servo/ce/CO[0]
    SLICE_X49Y93         LUT2 (Prop_lut2_I1_O)        0.123     0.853 r  Control_servo/ce/s_count_val[0]_i_1/O
                         net (fo=18, routed)          0.219     1.071    Control_servo/largeur/s_count_val_reg[17]_0
    SLICE_X48Y88         FDCE                                         r  Control_servo/largeur/s_count_val_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.835     2.000    Control_servo/largeur/clk_IBUF_BUFG
    SLICE_X48Y88         FDCE                                         r  Control_servo/largeur/s_count_val_reg[2]/C





