|TEST
re1 <= UART_TEST:inst.re
clk => UART_TEST:inst.clk
clk => UART_TEST:inst1.clk
we1 => UART_TEST:inst.we
we2 => UART_TEST:inst1.we
dat_in2[0] => UART_TEST:inst1.dat_in[0]
dat_in2[1] => UART_TEST:inst1.dat_in[1]
dat_in2[2] => UART_TEST:inst1.dat_in[2]
dat_in2[3] => UART_TEST:inst1.dat_in[3]
dat_in2[4] => UART_TEST:inst1.dat_in[4]
dat_in2[5] => UART_TEST:inst1.dat_in[5]
dat_in2[6] => UART_TEST:inst1.dat_in[6]
dat_in2[7] => UART_TEST:inst1.dat_in[7]
dat_in1[0] => UART_TEST:inst.dat_in[0]
dat_in1[1] => UART_TEST:inst.dat_in[1]
dat_in1[2] => UART_TEST:inst.dat_in[2]
dat_in1[3] => UART_TEST:inst.dat_in[3]
dat_in1[4] => UART_TEST:inst.dat_in[4]
dat_in1[5] => UART_TEST:inst.dat_in[5]
dat_in1[6] => UART_TEST:inst.dat_in[6]
dat_in1[7] => UART_TEST:inst.dat_in[7]
finish1 <= <GND>
re2 <= UART_TEST:inst1.re
finish2 <= UART_TEST:inst1.finish
dat_out1[0] <= UART_TEST:inst.dat_out[0]
dat_out1[1] <= UART_TEST:inst.dat_out[1]
dat_out1[2] <= UART_TEST:inst.dat_out[2]
dat_out1[3] <= UART_TEST:inst.dat_out[3]
dat_out1[4] <= UART_TEST:inst.dat_out[4]
dat_out1[5] <= UART_TEST:inst.dat_out[5]
dat_out1[6] <= UART_TEST:inst.dat_out[6]
dat_out1[7] <= UART_TEST:inst.dat_out[7]
dat_out2[0] <= UART_TEST:inst1.dat_out[0]
dat_out2[1] <= UART_TEST:inst1.dat_out[1]
dat_out2[2] <= UART_TEST:inst1.dat_out[2]
dat_out2[3] <= UART_TEST:inst1.dat_out[3]
dat_out2[4] <= UART_TEST:inst1.dat_out[4]
dat_out2[5] <= UART_TEST:inst1.dat_out[5]
dat_out2[6] <= UART_TEST:inst1.dat_out[6]
dat_out2[7] <= UART_TEST:inst1.dat_out[7]


|TEST|UART_TEST:inst
clk => \cdiv:cnt[4].CLK
clk => \cdiv:cnt[3].CLK
clk => \cdiv:cnt[2].CLK
clk => \cdiv:cnt[1].CLK
clk => \cdiv:cnt[0].CLK
clk => clk_out.CLK
clk => finish~reg0.CLK
clk => start.CLK
clk => start2.CLK
clk => en.CLK
clk => re~reg0.CLK
ce => mode.waiting~0.OUTPUTSELECT
ce => mode.send~0.OUTPUTSELECT
ce => mode.receive~0.OUTPUTSELECT
ce => finish~reg0.ENA
ce => start.ENA
ce => start2.ENA
ce => en.ENA
ce => re~reg0.ENA
we => nx_s~0.DATAA
we => finish~0.DATAA
re <= re~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_in[0] => dat[1].ADATA
dat_in[1] => dat[2].ADATA
dat_in[2] => dat[3].ADATA
dat_in[3] => dat[4].ADATA
dat_in[4] => dat[5].ADATA
dat_in[5] => dat[6].ADATA
dat_in[6] => dat[7].ADATA
dat_in[7] => dat[8].ADATA
dat_out[0] <= dat_o[1].DB_MAX_OUTPUT_PORT_TYPE
dat_out[1] <= dat_o[2].DB_MAX_OUTPUT_PORT_TYPE
dat_out[2] <= dat_o[3].DB_MAX_OUTPUT_PORT_TYPE
dat_out[3] <= dat_o[4].DB_MAX_OUTPUT_PORT_TYPE
dat_out[4] <= dat_o[5].DB_MAX_OUTPUT_PORT_TYPE
dat_out[5] <= dat_o[6].DB_MAX_OUTPUT_PORT_TYPE
dat_out[6] <= dat_o[7].DB_MAX_OUTPUT_PORT_TYPE
dat_out[7] <= dat_o[8].DB_MAX_OUTPUT_PORT_TYPE
rx => \sen:count[3].CLK
rx => \sen:count[2].CLK
rx => \sen:count[1].CLK
rx => \sen:count[0].CLK
rx => timed2.CLK
rx => t.CLK
rx => dat[8].CLK
rx => dat[7].CLK
rx => dat[6].CLK
rx => dat[5].CLK
rx => dat[4].CLK
rx => dat[3].CLK
rx => dat[2].CLK
rx => dat[1].CLK
rx => dat[0].CLK
rx => Selector10.IN2
rx => Selector8.IN3
rx => Selector6.IN2
rx => Selector4.IN2
rx => Selector3.IN2
rx => nx_s~0.OUTPUTSELECT
rx => finish~0.OUTPUTSELECT
rx => Selector7.IN2
rx => dat_o[0].DATAIN
tx <= tx~1.DB_MAX_OUTPUT_PORT_TYPE
finish <= finish~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TEST|UART_TEST:inst1
clk => \cdiv:cnt[4].CLK
clk => \cdiv:cnt[3].CLK
clk => \cdiv:cnt[2].CLK
clk => \cdiv:cnt[1].CLK
clk => \cdiv:cnt[0].CLK
clk => clk_out.CLK
clk => finish~reg0.CLK
clk => start.CLK
clk => start2.CLK
clk => en.CLK
clk => re~reg0.CLK
ce => mode.waiting~0.OUTPUTSELECT
ce => mode.send~0.OUTPUTSELECT
ce => mode.receive~0.OUTPUTSELECT
ce => finish~reg0.ENA
ce => start.ENA
ce => start2.ENA
ce => en.ENA
ce => re~reg0.ENA
we => nx_s~0.DATAA
we => finish~0.DATAA
re <= re~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_in[0] => dat[1].ADATA
dat_in[1] => dat[2].ADATA
dat_in[2] => dat[3].ADATA
dat_in[3] => dat[4].ADATA
dat_in[4] => dat[5].ADATA
dat_in[5] => dat[6].ADATA
dat_in[6] => dat[7].ADATA
dat_in[7] => dat[8].ADATA
dat_out[0] <= dat_o[1].DB_MAX_OUTPUT_PORT_TYPE
dat_out[1] <= dat_o[2].DB_MAX_OUTPUT_PORT_TYPE
dat_out[2] <= dat_o[3].DB_MAX_OUTPUT_PORT_TYPE
dat_out[3] <= dat_o[4].DB_MAX_OUTPUT_PORT_TYPE
dat_out[4] <= dat_o[5].DB_MAX_OUTPUT_PORT_TYPE
dat_out[5] <= dat_o[6].DB_MAX_OUTPUT_PORT_TYPE
dat_out[6] <= dat_o[7].DB_MAX_OUTPUT_PORT_TYPE
dat_out[7] <= dat_o[8].DB_MAX_OUTPUT_PORT_TYPE
rx => \sen:count[3].CLK
rx => \sen:count[2].CLK
rx => \sen:count[1].CLK
rx => \sen:count[0].CLK
rx => timed2.CLK
rx => t.CLK
rx => dat[8].CLK
rx => dat[7].CLK
rx => dat[6].CLK
rx => dat[5].CLK
rx => dat[4].CLK
rx => dat[3].CLK
rx => dat[2].CLK
rx => dat[1].CLK
rx => dat[0].CLK
rx => Selector10.IN2
rx => Selector8.IN3
rx => Selector6.IN2
rx => Selector4.IN2
rx => Selector3.IN2
rx => nx_s~0.OUTPUTSELECT
rx => finish~0.OUTPUTSELECT
rx => Selector7.IN2
rx => dat_o[0].DATAIN
tx <= tx~1.DB_MAX_OUTPUT_PORT_TYPE
finish <= finish~reg0.DB_MAX_OUTPUT_PORT_TYPE


