<div id="pf26f" class="pf w2 h11" data-page-no="26f"><div class="pc pc26f w2 h11"><img class="bi x0 y0 w1 h1" alt="" src="csapp/bg26f.png"/><div class="t m5 x14 h28 y9b ffe fs1e fc2 sc0 ls0 ws0">622<span class="_ _1b"> </span><span class="ff6 fs1f">Chapter<span class="_ _10"> </span>6<span class="_ _3d"> </span>The<span class="_ _10"> </span>Memory<span class="_ _10"> </span>Hierarchy</span></div><div class="t m5 xcd h26 ye7 ff7 fs19 fc2 sc0 ls0 ws0">CAS<span class="_ _3"></span>.<span class="_ _11"> </span>The<span class="_ _11"> </span>next<span class="_ _11"> </span>three<span class="_ _16"> </span>supercells<span class="_ _11"> </span>are<span class="_ _11"> </span>served<span class="_ _16"> </span>directly<span class="_ _11"> </span>from<span class="_ _16"> </span>the<span class="_ _11"> </span>row<span class="_ _11"> </span>buffer,</div><div class="t m5 xcd h26 y2a7 ff7 fs19 fc2 sc0 ls0 ws0">and<span class="_"> </span>thus<span class="_"> </span>are<span class="_"> </span>returned<span class="_"> </span>more<span class="_"> </span>quickly<span class="_"> </span>than<span class="_"> </span>the<span class="_"> </span>initial<span class="_"> </span>supercell.</div><div class="t m5 x75 h26 y52e9 ffa fs19 fc2 sc0 ls0 ws0">Extended<span class="_ _23"> </span>data<span class="_ _25"> </span>out<span class="_ _23"> </span>DRAM<span class="_ _23"> </span>(EDO<span class="_ _25"> </span>DRAM).<span class="_ _15"> </span><span class="ff7">An<span class="_ _25"> </span>enhanced<span class="_ _23"> </span>form<span class="_ _23"> </span>of<span class="_ _25"> </span>FPM</span></div><div class="t m5 xcd h26 y3a97 ff7 fs19 fc2 sc0 ls0 ws0">DRAM<span class="_ _14"> </span>that<span class="_ _15"> </span>allows<span class="_ _14"> </span>the<span class="_ _15"> </span>individual<span class="_ _15"> </span>CAS<span class="_ _14"> </span>signals<span class="_ _14"> </span>to<span class="_ _15"> </span>be<span class="_ _14"> </span>spaced<span class="_ _15"> </span>closer<span class="_ _14"> </span>to-</div><div class="t m5 xcd h26 y3a98 ff7 fs19 fc2 sc0 ls0 ws0">gether<span class="_"> </span>in<span class="_"> </span>time<span class="_ _1"></span>.</div><div class="t m5 x75 h26 y3bfe ffa fs19 fc2 sc0 ls0 ws0">Synchronous<span class="_"> </span>DRAM<span class="_ _11"> </span>(SDRAM).<span class="_ _21"> </span><span class="ff7">Conventional,<span class="_ _11"> </span>FPM,<span class="_ _11"> </span>and<span class="_ _11"> </span>EDO<span class="_ _11"> </span>DRAMs<span class="_ _11"> </span>are</span></div><div class="t m5 xcd h26 y3bff ff7 fs19 fc2 sc0 ls0 ws0">asynchronous<span class="_"> </span>in<span class="_"> </span>the<span class="_"> </span>sense<span class="_"> </span>that<span class="_"> </span>they<span class="_"> </span>communicate<span class="_"> </span>with<span class="_"> </span>the<span class="_ _13"> </span>memory<span class="_"> </span>con-</div><div class="t m5 xcd h26 y3c00 ff7 fs19 fc2 sc0 ls0 ws0">troller<span class="_ _16"> </span>using<span class="_ _16"> </span>a<span class="_ _16"> </span>set<span class="_ _16"> </span>of<span class="_ _16"> </span>explicit<span class="_ _16"> </span>control<span class="_ _11"> </span>signals<span class="_ _0"></span>.<span class="_ _16"> </span>SDRAM<span class="_ _16"> </span>replaces<span class="_ _16"> </span>many<span class="_ _16"> </span>of</div><div class="t m5 xcd h26 y3c01 ff7 fs19 fc2 sc0 ls0 ws0">these<span class="_"> </span>control<span class="_"> </span>signals<span class="_"> </span>with<span class="_"> </span>the<span class="_"> </span>rising<span class="_"> </span>edges<span class="_"> </span>of<span class="_"> </span>the<span class="_"> </span>same<span class="_"> </span>external<span class="_"> </span>clock<span class="_"> </span>sig-</div><div class="t m5 xcd h26 y4001 ff7 fs19 fc2 sc0 ls0 ws0">nal<span class="_"> </span>that<span class="_"> </span>drives<span class="_ _11"> </span>the<span class="_"> </span>memory<span class="_"> </span>controller.<span class="_"> </span>Without<span class="_"> </span>going<span class="_"> </span>into<span class="_"> </span>detail,<span class="_"> </span>the<span class="_ _11"> </span>net</div><div class="t m5 xcd h26 y218 ff7 fs19 fc2 sc0 ls0 ws0">effect<span class="_ _16"> </span>is<span class="_ _14"> </span>that<span class="_ _14"> </span>an<span class="_ _14"> </span>SDRAM<span class="_ _14"> </span>can<span class="_ _14"> </span>output<span class="_ _14"> </span>the<span class="_ _16"> </span>contents<span class="_ _14"> </span>of<span class="_ _14"> </span>its<span class="_ _14"> </span>supercells<span class="_ _14"> </span>at<span class="_ _14"> </span>a</div><div class="t m5 xcd h26 y52ea ff7 fs19 fc2 sc0 ls0 ws0">faster<span class="_"> </span>rate<span class="_"> </span>than<span class="_"> </span>its<span class="_"> </span>asynchronous<span class="_"> </span>counterparts<span class="_ _1"></span>.</div><div class="t m5 x75 h26 y52eb ffa fs19 fc2 sc0 ls0 ws0">Double<span class="_ _13"> </span>Data-Rate<span class="_ _13"> </span>Sync<span class="_ _0"></span>hronous<span class="_ _13"> </span>DRAM<span class="_ _13"> </span>(DDR<span class="_ _13"> </span>SDRAM).<span class="_ _15"> </span><span class="ff7">DDR<span class="_ _13"> </span>SDRAM<span class="_ _13"> </span>is<span class="_ _13"> </span>an</span></div><div class="t m5 xcd h26 y52ec ff7 fs19 fc2 sc0 ls0 ws0">enhancement<span class="_"> </span>of<span class="_ _13"> </span>SDRAM<span class="_"> </span>that<span class="_ _13"> </span>doubles<span class="_"> </span>the<span class="_ _13"> </span>speed<span class="_"> </span>of<span class="_"> </span>the<span class="_ _13"> </span>DRAM<span class="_"> </span>by<span class="_ _13"> </span>using</div><div class="t m5 xcd h26 y3aa1 ff7 fs19 fc2 sc0 ls0 ws0">both<span class="_ _16"> </span>clock<span class="_ _14"> </span>edges<span class="_ _14"> </span>as<span class="_ _14"> </span>control<span class="_ _14"> </span>signals<span class="_ _1"></span>.<span class="_ _14"> </span>Different<span class="_ _16"> </span>types<span class="_ _14"> </span>of<span class="_ _14"> </span>DDR<span class="_ _14"> </span>SDRAMs</div><div class="t m5 xcd h26 y21d ff7 fs19 fc2 sc0 ls0 ws0">are<span class="_"> </span>characterized<span class="_"> </span>by<span class="_"> </span>the<span class="_ _13"> </span>size<span class="_"> </span>of<span class="_"> </span>a<span class="_"> </span>small<span class="_"> </span>prefetch<span class="_"> </span>buffer<span class="_"> </span>that<span class="_ _13"> </span>increases<span class="_"> </span>the</div><div class="t m5 xcd h26 y52ed ff7 fs19 fc2 sc0 ls0 ws0">effective<span class="_"> </span>bandwidth:<span class="_"> </span>DDR<span class="_"> </span>(2<span class="_"> </span>bits),<span class="_"> </span>DDR2<span class="_"> </span>(4<span class="_"> </span>bits),<span class="_"> </span>and<span class="_"> </span>DDR3<span class="_"> </span>(8<span class="_"> </span>bits).</div><div class="t m5 x75 h26 y306 ffa fs19 fc2 sc0 ls0 ws0">V<span class="_ _1"></span>ideo<span class="_ _11"> </span>RAM<span class="_ _11"> </span>(VRAM).<span class="_ _21"> </span><span class="ff7">Used<span class="_ _11"> </span>in<span class="_ _11"> </span>the<span class="_ _11"> </span>frame<span class="_ _11"> </span>buffers<span class="_ _11"> </span>of<span class="_ _11"> </span>graphics<span class="_ _11"> </span>systems<span class="_ _1"></span>.<span class="_ _11"> </span>VRAM</span></div><div class="t m5 xcd h26 y307 ff7 fs19 fc2 sc0 ls0 ws0">is<span class="_ _14"> </span>similar<span class="_ _14"> </span>in<span class="_ _15"> </span>spirit<span class="_ _14"> </span>to<span class="_ _15"> </span>FPM<span class="_ _14"> </span>DRAM.<span class="_ _14"> </span>T<span class="_ _3"></span>wo<span class="_ _14"> </span>major<span class="_ _14"> </span>differences<span class="_ _15"> </span>are<span class="_ _14"> </span>that<span class="_ _14"> </span>(1)</div><div class="t m5 xcd h26 y308 ff7 fs19 fc2 sc0 ls0 ws0">VRAM<span class="_"> </span>output<span class="_"> </span>is<span class="_ _13"> </span>produced<span class="_"> </span>by<span class="_"> </span>shifting<span class="_"> </span>the<span class="_ _13"> </span>entire<span class="_"> </span>contents<span class="_"> </span>of<span class="_"> </span>the<span class="_"> </span>internal</div><div class="t m5 xcd h26 y52ee ff7 fs19 fc2 sc0 ls0 ws0">buffer<span class="_"> </span>in<span class="_ _13"> </span>sequence<span class="_"> </span>and<span class="_"> </span>(2)<span class="_ _13"> </span>VRAM<span class="_"> </span>allows<span class="_"> </span>concurrent<span class="_ _13"> </span>reads<span class="_"> </span>and<span class="_"> </span>writes<span class="_ _13"> </span>to</div><div class="t m5 xcd h26 y223 ff7 fs19 fc2 sc0 ls0 ws0">the<span class="_ _11"> </span>memory<span class="_ _3"></span>.<span class="_"> </span>Thus<span class="_ _3"></span>,<span class="_ _11"> </span>the<span class="_ _11"> </span>system<span class="_ _11"> </span>can<span class="_ _11"> </span>be<span class="_ _11"> </span>painting<span class="_ _11"> </span>the<span class="_ _11"> </span>screen<span class="_ _16"> </span>with<span class="_"> </span>the<span class="_ _11"> </span>pixels</div><div class="t m5 xcd h26 y52ef ff7 fs19 fc2 sc0 ls0 ws0">in<span class="_"> </span>the<span class="_ _13"> </span>frame<span class="_"> </span>buffer<span class="_"> </span>(reads)<span class="_"> </span>while<span class="_ _13"> </span>concurrently<span class="_"> </span>writing<span class="_"> </span>new<span class="_ _13"> </span>values<span class="_"> </span>for<span class="_"> </span>the</div><div class="t m5 xcd h26 y52f0 ff7 fs19 fc2 sc0 ls0 ws0">next<span class="_"> </span>update<span class="_"> </span>(writes).</div><div class="t m5 x1d h42 y52f1 ff6 fs29 fc6 sc0 ls0 ws0">Nonvolatile<span class="_ _11"> </span>Memor<span class="_ _2"></span>y</div><div class="t m5 x1d h26 y52f2 ff7 fs19 fc1 sc0 ls0 ws0">DRAMs<span class="_ _6"> </span>and<span class="_ _6"> </span>SRAMs<span class="_ _13"> </span>are<span class="_ _6"> </span><span class="ffa">volatile<span class="_ _6"> </span></span>in<span class="_ _13"> </span>the<span class="_ _a"> </span>sense<span class="_ _13"> </span>that<span class="_ _a"> </span>they<span class="_ _13"> </span>lose<span class="_ _6"> </span>their<span class="_ _6"> </span>information<span class="_ _6"> </span>if<span class="_ _13"> </span>the</div><div class="t m5 x1d h26 y52f3 ff7 fs19 fc1 sc0 ls0 ws0">supply<span class="_ _13"> </span>voltage<span class="_ _13"> </span>is<span class="_"> </span>turned<span class="_ _13"> </span>off<span class="_ _1"></span>.<span class="_ _13"> </span><span class="ffa">Nonvolatile<span class="_ _13"> </span>memories</span>,<span class="_"> </span>on<span class="_ _13"> </span>the<span class="_ _13"> </span>other<span class="_ _13"> </span>hand,<span class="_"> </span>retain<span class="_ _13"> </span>their</div><div class="t m5 x1d h26 y52f4 ff7 fs19 fc1 sc0 ls0 ws0">information<span class="_ _11"> </span>even<span class="_ _16"> </span>when<span class="_ _11"> </span>they<span class="_ _16"> </span>are<span class="_ _11"> </span>powered<span class="_ _11"> </span>off<span class="_ _0"></span>.<span class="_ _11"> </span>There<span class="_"> </span>are<span class="_ _16"> </span>a<span class="_ _11"> </span>variety<span class="_ _16"> </span>of<span class="_ _11"> </span>nonvolatile</div><div class="t m5 x1d h26 y52f5 ff7 fs19 fc1 sc0 ls0 ws0">memories<span class="_ _1"></span>.<span class="_ _15"> </span>F<span class="_ _1"></span>or<span class="_ _15"> </span>historical<span class="_ _15"> </span>reasons<span class="_ _1"></span>,<span class="_ _21"> </span>they<span class="_ _15"> </span>are<span class="_ _14"> </span>referred<span class="_ _15"> </span>to<span class="_ _15"> </span>collectively<span class="_ _15"> </span>as<span class="_ _15"> </span><span class="ffa">read-only</span></div><div class="t m5 x1d h26 y52f6 ffa fs19 fc1 sc0 ls0 ws0">memories<span class="_ _13"> </span><span class="ff7">(ROMs),<span class="_"> </span>even<span class="_ _13"> </span>though<span class="_ _13"> </span>some<span class="_"> </span>types<span class="_ _13"> </span>of<span class="_"> </span>R<span class="_ _1"></span>OMs<span class="_"> </span>can<span class="_ _13"> </span>be<span class="_"> </span>written<span class="_ _13"> </span>to<span class="_ _13"> </span>as<span class="_"> </span>well<span class="_ _13"> </span>as</span></div><div class="t m5 x1d h26 y52f7 ff7 fs19 fc1 sc0 ls0 ws0">read.<span class="_ _13"> </span>ROMs<span class="_ _13"> </span>are<span class="_ _13"> </span>distinguished<span class="_"> </span>by<span class="_ _13"> </span>the<span class="_ _13"> </span>number<span class="_ _13"> </span>of<span class="_"> </span>times<span class="_ _13"> </span>they<span class="_ _13"> </span>can<span class="_"> </span>be<span class="_ _13"> </span>reprogrammed</div><div class="t m5 x1d h26 y52f8 ff7 fs19 fc1 sc0 ls0 ws0">(written<span class="_"> </span>to)<span class="_"> </span>and<span class="_"> </span>by<span class="_"> </span>the<span class="_"> </span>mechanism<span class="_"> </span>for<span class="_"> </span>reprogramming<span class="_"> </span>them.</div><div class="t m5 x28 h2a y52f9 fff fs1c fc2 sc0 ls0 ws0">Aside<span class="_ _1b"> </span><span class="ff6 fs19">Historical<span class="_ _11"> </span>popularity<span class="_ _11"> </span>of<span class="_ _11"> </span>DRAM<span class="_ _16"> </span>technologies</span></div><div class="t m5 x28 h2b y52fa ff7 fs1e fc2 sc0 ls0 ws0">Until<span class="_ _13"> </span>1995,<span class="_"> </span>most<span class="_ _13"> </span>PCs<span class="_ _13"> </span>were<span class="_"> </span>built<span class="_ _13"> </span>with<span class="_ _13"> </span>FPM<span class="_"> </span>DRAMs<span class="_ _3"></span>.<span class="_"> </span>F<span class="_ _1"></span>rom<span class="_"> </span>1996<span class="_ _13"> </span>to<span class="_ _13"> </span>1999,<span class="_"> </span>EDO<span class="_ _13"> </span>DRAMs<span class="_ _13"> </span>dominated<span class="_"> </span>the</div><div class="t m5 x28 h2b y52fb ff7 fs1e fc2 sc0 ls0 ws0">market,<span class="_ _13"> </span>while<span class="_"> </span>FPM<span class="_ _13"> </span>DRAMs<span class="_ _13"> </span>all<span class="_ _13"> </span>but<span class="_ _13"> </span>disappeared.<span class="_ _13"> </span>SDRAMs<span class="_ _13"> </span>ﬁrst<span class="_ _13"> </span>appeared<span class="_ _13"> </span>in<span class="_"> </span>1995<span class="_ _13"> </span>in<span class="_ _13"> </span>high-end<span class="_ _13"> </span>systems<span class="_ _1"></span>,</div><div class="t m5 x28 h2b y52fc ff7 fs1e fc2 sc0 ls0 ws0">and<span class="_ _6"> </span>by<span class="_ _13"> </span>2002<span class="_ _6"> </span>most<span class="_ _13"> </span>PCs<span class="_ _6"> </span>were<span class="_ _6"> </span>built<span class="_ _13"> </span>with<span class="_ _6"> </span>SDRAMs<span class="_ _13"> </span>and<span class="_ _a"> </span>DDR<span class="_ _13"> </span>SDRAMs<span class="_ _1"></span>.<span class="_ _6"> </span>By<span class="_ _13"> </span>2010,<span class="_ _6"> </span>most<span class="_ _13"> </span>server<span class="_ _6"> </span>and<span class="_ _13"> </span>desktop</div><div class="t m5 x28 h2b y52fd ff7 fs1e fc2 sc0 ls0 ws0">systems<span class="_"> </span>were<span class="_"> </span>built<span class="_"> </span>with<span class="_"> </span>DDR3<span class="_"> </span>SDRAMs<span class="_ _1"></span>.<span class="_"> </span>In<span class="_"> </span>fact,<span class="_"> </span>the<span class="_"> </span>Intel<span class="_"> </span>Core<span class="_"> </span>i7<span class="_"> </span>supports<span class="_"> </span>only<span class="_"> </span>DDR3<span class="_"> </span>SDRAM.</div></div><div class="pi" data-data='{"ctm":[2.000000,0.000000,0.000000,2.000000,0.000000,0.000000]}'></div></div>
