{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1495098338667 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1495098338668 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 18 17:05:38 2017 " "Processing started: Thu May 18 17:05:38 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1495098338668 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1495098338668 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1495098338668 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1495098338989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test-example " "Found design unit 1: test-example" {  } { { "test.vhd" "" { Text "C:/Users/Hypo/OneDrive/VHDL/test_1/test.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495098339415 ""} { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.vhd" "" { Text "C:/Users/Hypo/OneDrive/VHDL/test_1/test.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495098339415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495098339415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder8_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encoder8_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Encoder8_3-example " "Found design unit 1: Encoder8_3-example" {  } { { "Encoder8_3.vhd" "" { Text "C:/Users/Hypo/OneDrive/VHDL/test_1/Encoder8_3.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495098339417 ""} { "Info" "ISGN_ENTITY_NAME" "1 Encoder8_3 " "Found entity 1: Encoder8_3" {  } { { "Encoder8_3.vhd" "" { Text "C:/Users/Hypo/OneDrive/VHDL/test_1/Encoder8_3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495098339417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495098339417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7led.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seg7led.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg7led-example " "Found design unit 1: seg7led-example" {  } { { "seg7led.vhd" "" { Text "C:/Users/Hypo/OneDrive/VHDL/test_1/seg7led.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495098339419 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg7led " "Found entity 1: seg7led" {  } { { "seg7led.vhd" "" { Text "C:/Users/Hypo/OneDrive/VHDL/test_1/seg7led.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495098339419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495098339419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clkdiv-div " "Found design unit 1: clkdiv-div" {  } { { "clkdiv.vhd" "" { Text "C:/Users/Hypo/OneDrive/VHDL/test_1/clkdiv.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495098339421 ""} { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "clkdiv.vhd" "" { Text "C:/Users/Hypo/OneDrive/VHDL/test_1/clkdiv.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495098339421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495098339421 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1495098339446 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tmp_sig_s test.vhd(36) " "Verilog HDL or VHDL warning at test.vhd(36): object \"tmp_sig_s\" assigned a value but never read" {  } { { "test.vhd" "" { Text "C:/Users/Hypo/OneDrive/VHDL/test_1/test.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1495098339448 "|test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tmp_sig_h test.vhd(39) " "Verilog HDL or VHDL warning at test.vhd(39): object \"tmp_sig_h\" assigned a value but never read" {  } { { "test.vhd" "" { Text "C:/Users/Hypo/OneDrive/VHDL/test_1/test.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1495098339448 "|test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tmp_sig_50ms test.vhd(40) " "Verilog HDL or VHDL warning at test.vhd(40): object \"tmp_sig_50ms\" assigned a value but never read" {  } { { "test.vhd" "" { Text "C:/Users/Hypo/OneDrive/VHDL/test_1/test.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1495098339448 "|test"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "data_time_nightin_high test.vhd(56) " "VHDL Signal Declaration warning at test.vhd(56): used explicit default value for signal \"data_time_nightin_high\" because signal was never assigned a value" {  } { { "test.vhd" "" { Text "C:/Users/Hypo/OneDrive/VHDL/test_1/test.vhd" 56 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1495098339448 "|test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_signal test.vhd(121) " "VHDL Process Statement warning at test.vhd(121): signal \"key_signal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test.vhd" "" { Text "C:/Users/Hypo/OneDrive/VHDL/test_1/test.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495098339449 "|test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_mode test.vhd(122) " "VHDL Process Statement warning at test.vhd(122): signal \"data_mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test.vhd" "" { Text "C:/Users/Hypo/OneDrive/VHDL/test_1/test.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495098339449 "|test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_mode test.vhd(124) " "VHDL Process Statement warning at test.vhd(124): signal \"data_mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test.vhd" "" { Text "C:/Users/Hypo/OneDrive/VHDL/test_1/test.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495098339449 "|test"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_mode test.vhd(119) " "VHDL Process Statement warning at test.vhd(119): inferring latch(es) for signal or variable \"data_mode\", which holds its previous value in one or more paths through the process" {  } { { "test.vhd" "" { Text "C:/Users/Hypo/OneDrive/VHDL/test_1/test.vhd" 119 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1495098339450 "|test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_signal test.vhd(133) " "VHDL Process Statement warning at test.vhd(133): signal \"key_signal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test.vhd" "" { Text "C:/Users/Hypo/OneDrive/VHDL/test_1/test.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495098339450 "|test"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_time_nightin_low test.vhd(131) " "VHDL Process Statement warning at test.vhd(131): inferring latch(es) for signal or variable \"data_time_nightin_low\", which holds its previous value in one or more paths through the process" {  } { { "test.vhd" "" { Text "C:/Users/Hypo/OneDrive/VHDL/test_1/test.vhd" 131 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1495098339450 "|test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_mode test.vhd(158) " "VHDL Process Statement warning at test.vhd(158): signal \"data_mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test.vhd" "" { Text "C:/Users/Hypo/OneDrive/VHDL/test_1/test.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495098339450 "|test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_mode test.vhd(172) " "VHDL Process Statement warning at test.vhd(172): signal \"data_mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test.vhd" "" { Text "C:/Users/Hypo/OneDrive/VHDL/test_1/test.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495098339450 "|test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_time_nightin_low test.vhd(195) " "VHDL Process Statement warning at test.vhd(195): signal \"data_time_nightin_low\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test.vhd" "" { Text "C:/Users/Hypo/OneDrive/VHDL/test_1/test.vhd" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495098339450 "|test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_time_nightin_high test.vhd(198) " "VHDL Process Statement warning at test.vhd(198): signal \"data_time_nightin_high\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test.vhd" "" { Text "C:/Users/Hypo/OneDrive/VHDL/test_1/test.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495098339450 "|test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_sig_min test.vhd(207) " "VHDL Process Statement warning at test.vhd(207): signal \"tmp_sig_min\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test.vhd" "" { Text "C:/Users/Hypo/OneDrive/VHDL/test_1/test.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495098339451 "|test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_h test.vhd(227) " "VHDL Process Statement warning at test.vhd(227): signal \"data_h\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test.vhd" "" { Text "C:/Users/Hypo/OneDrive/VHDL/test_1/test.vhd" 227 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495098339451 "|test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_time_nightin_low\[0\] test.vhd(131) " "Inferred latch for \"data_time_nightin_low\[0\]\" at test.vhd(131)" {  } { { "test.vhd" "" { Text "C:/Users/Hypo/OneDrive/VHDL/test_1/test.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495098339453 "|test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_time_nightin_low\[1\] test.vhd(131) " "Inferred latch for \"data_time_nightin_low\[1\]\" at test.vhd(131)" {  } { { "test.vhd" "" { Text "C:/Users/Hypo/OneDrive/VHDL/test_1/test.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495098339453 "|test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_time_nightin_low\[2\] test.vhd(131) " "Inferred latch for \"data_time_nightin_low\[2\]\" at test.vhd(131)" {  } { { "test.vhd" "" { Text "C:/Users/Hypo/OneDrive/VHDL/test_1/test.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495098339454 "|test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_time_nightin_low\[3\] test.vhd(131) " "Inferred latch for \"data_time_nightin_low\[3\]\" at test.vhd(131)" {  } { { "test.vhd" "" { Text "C:/Users/Hypo/OneDrive/VHDL/test_1/test.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495098339454 "|test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_time_nightin_low\[4\] test.vhd(131) " "Inferred latch for \"data_time_nightin_low\[4\]\" at test.vhd(131)" {  } { { "test.vhd" "" { Text "C:/Users/Hypo/OneDrive/VHDL/test_1/test.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495098339454 "|test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_time_nightin_low\[5\] test.vhd(131) " "Inferred latch for \"data_time_nightin_low\[5\]\" at test.vhd(131)" {  } { { "test.vhd" "" { Text "C:/Users/Hypo/OneDrive/VHDL/test_1/test.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495098339454 "|test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_time_nightin_low\[6\] test.vhd(131) " "Inferred latch for \"data_time_nightin_low\[6\]\" at test.vhd(131)" {  } { { "test.vhd" "" { Text "C:/Users/Hypo/OneDrive/VHDL/test_1/test.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495098339454 "|test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mode\[0\] test.vhd(119) " "Inferred latch for \"data_mode\[0\]\" at test.vhd(119)" {  } { { "test.vhd" "" { Text "C:/Users/Hypo/OneDrive/VHDL/test_1/test.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495098339454 "|test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mode\[1\] test.vhd(119) " "Inferred latch for \"data_mode\[1\]\" at test.vhd(119)" {  } { { "test.vhd" "" { Text "C:/Users/Hypo/OneDrive/VHDL/test_1/test.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495098339454 "|test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mode\[2\] test.vhd(119) " "Inferred latch for \"data_mode\[2\]\" at test.vhd(119)" {  } { { "test.vhd" "" { Text "C:/Users/Hypo/OneDrive/VHDL/test_1/test.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495098339454 "|test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mode\[3\] test.vhd(119) " "Inferred latch for \"data_mode\[3\]\" at test.vhd(119)" {  } { { "test.vhd" "" { Text "C:/Users/Hypo/OneDrive/VHDL/test_1/test.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495098339454 "|test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv clkdiv:div " "Elaborating entity \"clkdiv\" for hierarchy \"clkdiv:div\"" {  } { { "test.vhd" "div" { Text "C:/Users/Hypo/OneDrive/VHDL/test_1/test.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495098339469 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q_ms clkdiv.vhd(38) " "VHDL Process Statement warning at clkdiv.vhd(38): signal \"Q_ms\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clkdiv.vhd" "" { Text "C:/Users/Hypo/OneDrive/VHDL/test_1/clkdiv.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495098339470 "|test|clkdiv:div"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q_50ms clkdiv.vhd(52) " "VHDL Process Statement warning at clkdiv.vhd(52): signal \"Q_50ms\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clkdiv.vhd" "" { Text "C:/Users/Hypo/OneDrive/VHDL/test_1/clkdiv.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495098339470 "|test|clkdiv:div"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q_s clkdiv.vhd(66) " "VHDL Process Statement warning at clkdiv.vhd(66): signal \"Q_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clkdiv.vhd" "" { Text "C:/Users/Hypo/OneDrive/VHDL/test_1/clkdiv.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495098339470 "|test|clkdiv:div"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q_min clkdiv.vhd(79) " "VHDL Process Statement warning at clkdiv.vhd(79): signal \"Q_min\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clkdiv.vhd" "" { Text "C:/Users/Hypo/OneDrive/VHDL/test_1/clkdiv.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495098339471 "|test|clkdiv:div"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q_h clkdiv.vhd(92) " "VHDL Process Statement warning at clkdiv.vhd(92): signal \"Q_h\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clkdiv.vhd" "" { Text "C:/Users/Hypo/OneDrive/VHDL/test_1/clkdiv.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495098339471 "|test|clkdiv:div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7led seg7led:dis " "Elaborating entity \"seg7led\" for hierarchy \"seg7led:dis\"" {  } { { "test.vhd" "dis" { Text "C:/Users/Hypo/OneDrive/VHDL/test_1/test.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495098339472 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg7data\[7\] VCC " "Pin \"seg7data\[7\]\" is stuck at VCC" {  } { { "test.vhd" "" { Text "C:/Users/Hypo/OneDrive/VHDL/test_1/test.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495098340003 "|test|seg7data[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1495098340003 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1495098340272 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495098340272 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key3 " "No output dependent on input pin \"key3\"" {  } { { "test.vhd" "" { Text "C:/Users/Hypo/OneDrive/VHDL/test_1/test.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495098340321 "|test|key3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key4 " "No output dependent on input pin \"key4\"" {  } { { "test.vhd" "" { Text "C:/Users/Hypo/OneDrive/VHDL/test_1/test.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495098340321 "|test|key4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key5 " "No output dependent on input pin \"key5\"" {  } { { "test.vhd" "" { Text "C:/Users/Hypo/OneDrive/VHDL/test_1/test.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495098340321 "|test|key5"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1495098340321 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "343 " "Implemented 343 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1495098340321 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1495098340321 ""} { "Info" "ICUT_CUT_TM_LCELLS" "325 " "Implemented 325 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1495098340321 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1495098340321 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "531 " "Peak virtual memory: 531 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1495098340340 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 18 17:05:40 2017 " "Processing ended: Thu May 18 17:05:40 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1495098340340 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1495098340340 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1495098340340 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1495098340340 ""}
