// Seed: 3078004971
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_0 = 32'd79
) (
    input supply0 _id_0,
    input uwire id_1,
    input uwire id_2,
    output wand id_3,
    output supply1 id_4,
    output tri1 id_5,
    output wand id_6,
    output tri1 id_7
);
  logic [id_0 : -1  ==  1] id_9;
  assign id_3 = id_1;
  logic id_10;
  ;
  assign id_4 = id_10;
  logic id_11;
  ;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_10,
      id_9,
      id_9,
      id_9
  );
  wire id_12;
endmodule
