C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\bin64\syn_nfilter.exe  -link  -top  sccb_design  -multisrs  C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\synthesis\synwork\sccb_design_comp.srs  -osyn  C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\synthesis\synwork\sccb_design_mult.srs  -log  C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\synthesis\synlog\sccb_design_multi_srs_gen.srr 
relcom:..\..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.3\SynplifyPro\bin64\syn_nfilter.exe -link -top sccb_design -multisrs ..\synwork\sccb_design_comp.srs -osyn ..\synwork\sccb_design_mult.srs -log ..\synlog\sccb_design_multi_srs_gen.srr
rc:0 success:1 runtime:0
file:..\synwork\sccb_design_comp.srs|io:i|time:1612241531|size:19763|exec:0|csum:068395EE7C51188AE3B87492315273F0
file:..\synwork\sccb_design_mult.srs|io:o|time:1612241532|size:3739|exec:0|csum:
file:..\synlog\sccb_design_multi_srs_gen.srr|io:o|time:1612241532|size:1229|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.3\SynplifyPro\bin64\syn_nfilter.exe|io:i|time:1562075633|size:8810496|exec:1|csum:20DB59B568B25441B8251D61083745CC
