# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/rom/rom.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:52:55 on Nov 08,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/rom/rom.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom
# -- Compiling architecture SYN of rom
# End time: 05:52:56 on Nov 08,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/ram/ram.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:53:00 on Nov 08,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/ram/ram.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity ram
# -- Compiling architecture SYN of ram
# End time: 05:53:00 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:53:06 on Nov 08,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory_interface
# -- Compiling architecture rtl of memory_interface
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd(168): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd(170): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd(192): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd(194): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# End time: 05:53:06 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:53:14 on Nov 08,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory_interface_1
# -- Compiling architecture rtl of memory_interface_1
# End time: 05:53:14 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:53:16 on Nov 08,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control_unit
# -- Compiling architecture rtl of control_unit
# End time: 05:53:16 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_mem.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:53:18 on Nov 08,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uut_mem
# -- Compiling architecture rtl of uut_mem
# End time: 05:53:18 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_fetch.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:53:19 on Nov 08,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uut_fetch
# -- Compiling architecture rtl of uut_fetch
# End time: 05:53:19 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_fetch.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:53:19 on Nov 08,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uut_fetch
# -- Compiling architecture rtl of uut_fetch
# End time: 05:53:19 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:53:20 on Nov 08,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity uut_decode
# -- Compiling architecture rtl of uut_decode
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd(51): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd(52): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd(53): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd(54): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd(55): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd(56): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# End time: 05:53:20 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_alu.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:53:24 on Nov 08,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity uut_alu
# -- Compiling architecture rtl of uut_alu
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_alu.vhd(108): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_alu.vhd(115): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# End time: 05:53:24 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_register.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:53:26 on Nov 08,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package registers
# -- Compiling entity uut_register
# -- Compiling architecture rtl of uut_register
# End time: 05:53:26 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/registers.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:53:28 on Nov 08,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/registers.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling package registers
# -- Compiling package body registers
# -- Loading package registers
# End time: 05:53:28 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:53:30 on Nov 08,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package registers
# -- Compiling entity main
# -- Compiling architecture rtl of main
# End time: 05:53:30 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.main
# vsim -voptargs="+acc" work.main 
# Start time: 05:53:45 on Nov 08,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "memory_interface(rtl)".
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "memory_interface_1(rtl)".
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "control_unit(rtl)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.registers(body)
# Loading work.main(rtl)#1
# Loading work.uut_fetch(rtl)#1
# Loading work.memory_interface_1(rtl)#1
# Loading altera_mf.altera_mf_components
# Loading work.rom(syn)#1
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
# Loading synopsys.attributes
# Loading ieee.std_logic_misc(body)
# Loading work.uut_decode(rtl)#1
# Loading work.uut_register(rtl)#1
# Loading work.uut_alu(rtl)#1
# Loading work.uut_mem(rtl)#1
# Loading work.memory_interface(rtl)#1
# Loading work.ram(syn)#1
# Loading altera_mf.altsyncram(translated)#2
# Loading work.control_unit(rtl)#1
add wave -position insertpoint sim:/main/*
force -freeze sim:/main/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/main/start 1 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 06:05:21 on Nov 08,2022, Elapsed time: 0:11:36
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/test.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 06:05:30 on Nov 08,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package registers
# -- Compiling entity test
# -- Compiling architecture rtl of test
# End time: 06:05:30 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.test
# vsim -voptargs="+acc" work.test 
# Start time: 06:05:44 on Nov 08,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "memory_interface(rtl)".
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "control_unit(rtl)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.registers(body)
# Loading work.test(rtl)#1
# Loading work.uut_mem(rtl)#1
# Loading work.memory_interface(rtl)#1
# Loading altera_mf.altera_mf_components
# Loading work.ram(syn)#1
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
# Loading work.uut_register(rtl)#1
# Loading work.control_unit(rtl)#1
add wave -position insertpoint sim:/test/*
force -freeze sim:/test/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/test/start 1 0
force -freeze sim:/test/ALU_MEM_WB_EN 0 0
force -freeze sim:/test/ALU_MEM_wb_selector 2'h0 0
force -freeze sim:/test/ALU_MEM_FUNCTION3 3'h2 0
force -freeze sim:/test/ID_rs1_address 5'h01 0
force -freeze sim:/test/ID_rs2_address 5'h02 0
force -freeze sim:/test/ALU_MEM_rd_address 5'h03 0
force -freeze sim:/test/ALU_MEM_alu_output 32'h12345678 0
force -freeze sim:/test/ALU_MEM_pc4 32'h01234567 0
force -freeze sim:/test/ALU_MEM_RS2 32'h00123456 0
run
run
run
run
run
run
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/test.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 06:09:06 on Nov 08,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package registers
# -- Compiling entity test
# -- Compiling architecture rtl of test
# End time: 06:09:06 on Nov 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
quit -sim
# End time: 06:09:15 on Nov 08,2022, Elapsed time: 0:03:31
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.test
# vsim -voptargs="+acc" work.test 
# Start time: 06:09:25 on Nov 08,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.registers(body)
# Loading work.test(rtl)#1
# Loading work.uut_mem(rtl)#1
# Loading work.memory_interface(rtl)#1
# Loading altera_mf.altera_mf_components
# Loading work.ram(syn)#1
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
# Loading work.uut_register(rtl)#1
# Loading work.control_unit(rtl)#1
add wave -position insertpoint sim:/test/*
force -freeze sim:/test/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/test/start 1 0
force -freeze sim:/test/ALU_MEM_WB_EN 0 0
force -freeze sim:/test/ALU_MEM_wb_selector 2'h0 0
force -freeze sim:/test/ALU_MEM_FUNCTION3 3'h2 0
force -freeze sim:/test/ID_rs1_address 5'h01 0
force -freeze sim:/test/ID_rs2_address 5'h02 0
force -freeze sim:/test/ALU_MEM_rd_address 5'h03 0
force -freeze sim:/test/ALU_MEM_alu_output 32'h12345678 0
force -freeze sim:/test/ALU_MEM_pc4 32'h01234567 0
force -freeze sim:/test/ALU_MEM_RS2 32'h00123456 0
run
run
run
run
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt2
force -freeze sim:/test/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/test/start 1 0
force -freeze sim:/test/ALU_MEM_WB_EN 0 0
force -freeze sim:/test/ALU_MEM_wb_selector 2'h0 0
force -freeze sim:/test/ALU_MEM_FUNCTION3 3'h2 0
force -freeze sim:/test/ID_rs1_address 5'h01 0
force -freeze sim:/test/ID_rs2_address 5'h02 0
force -freeze sim:/test/ALU_MEM_rd_address 5'h03 0
force -freeze sim:/test/ALU_MEM_alu_output 32'h12345678 0
force -freeze sim:/test/ALU_MEM_pc4 32'h01234567 0
force -freeze sim:/test/ALU_MEM_RS2 32'h00123456 0
force -freeze sim:/test/MEM_mem_en 1 0
run
run
run
run
noforce sim:/test/MEM_mem_en
run
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt2
force -freeze sim:/test/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/test/start 1 0
force -freeze sim:/test/ALU_MEM_WB_EN 0 0
force -freeze sim:/test/ALU_MEM_wb_selector 2'h0 0
force -freeze sim:/test/ALU_MEM_FUNCTION3 3'h2 0
force -freeze sim:/test/ID_rs1_address 5'h01 0
force -freeze sim:/test/ID_rs2_address 5'h02 0
force -freeze sim:/test/ALU_MEM_rd_address 5'h03 0
force -freeze sim:/test/ALU_MEM_alu_output 32'h12345678 0
force -freeze sim:/test/ALU_MEM_pc4 32'h01234567 0
force -freeze sim:/test/ALU_MEM_RS2 32'h00123456 0
force -freeze sim:/test/ALU_mem_en 1 0
run
run
run
run
run
run
run
run
force -freeze sim:/test/ALU_MEM_WB_EN 1 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
