08:37:41 DEBUG : Logs will be stored at 'C:/DevWorks/UDP/Vitis_tcp/IDE.log'.
08:37:44 INFO  : Registering command handlers for Vitis TCF services
08:37:44 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\DevWorks\UDP\Vitis_tcp\temp_xsdb_launch_script.tcl
08:37:44 INFO  : Platform repository initialization has completed.
08:37:45 ERROR : (XSDB Server)'\gnu\microblaze\lin\bin\' is not recognized as an internal or external command,
operable program or batch file.

08:37:45 ERROR : (XSDB Server)'\gnu\microblaze\nt\bin\' is not recognized as an internal or external command,
operable program or batch file.

08:37:45 ERROR : (XSDB Server)'\gnuwin\bin\' is not recognized as an internal or external command,
operable program or batch file.

08:37:50 INFO  : XSCT server has started successfully.
08:37:50 INFO  : Successfully done setting XSCT server connection channel  
08:37:50 INFO  : plnx-install-location is set to ''
08:37:57 INFO  : Successfully done setting workspace for the tool. 
08:37:57 INFO  : Successfully done query RDI_DATADIR 
08:39:16 INFO  : Result from executing command 'getProjects': UDP
08:39:16 INFO  : Result from executing command 'getPlatforms': 
08:39:16 WARN  : An unexpected exception occurred in the module 'platform project logging'
08:39:17 INFO  : Platform 'UDP' is added to custom repositories.
08:39:30 INFO  : Platform 'UDP' is added to custom repositories.
08:40:23 INFO  : Result from executing command 'getProjects': UDP
08:40:23 INFO  : Result from executing command 'getPlatforms': UDP|C:/DevWorks/UDP/Vitis_tcp/UDP/export/UDP/UDP.xpfm
08:41:11 INFO  : Checking for BSP changes to sync application flags for project 'TCP_Stream_App'...
08:42:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:42:12 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
08:42:12 INFO  : 'jtag frequency' command is executed.
08:42:12 INFO  : Context for 'APU' is selected.
08:42:12 INFO  : System reset is completed.
08:42:15 INFO  : 'after 3000' command is executed.
08:42:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
08:42:18 INFO  : Device configured successfully with "C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/bitstream/UDP.bit"
08:42:18 INFO  : Context for 'APU' is selected.
08:42:18 INFO  : Hardware design and registers information is loaded from 'C:/DevWorks/UDP/Vitis_tcp/UDP/export/UDP/hw/UDP.xsa'.
08:42:18 INFO  : 'configparams force-mem-access 1' command is executed.
08:42:18 INFO  : Context for 'APU' is selected.
08:42:18 INFO  : Sourcing of 'C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/psinit/ps7_init.tcl' is done.
08:42:18 INFO  : 'ps7_init' command is executed.
08:42:18 INFO  : 'ps7_post_config' command is executed.
08:42:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:42:19 INFO  : The application 'C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/Debug/TCP_Stream_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:42:19 INFO  : 'configparams force-mem-access 0' command is executed.
08:42:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/bitstream/UDP.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/DevWorks/UDP/Vitis_tcp/UDP/export/UDP/hw/UDP.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/Debug/TCP_Stream_App.elf
configparams force-mem-access 0
----------------End of Script----------------

08:42:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:42:19 INFO  : 'con' command is executed.
08:42:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:42:19 INFO  : Launch script is exported to file 'C:\DevWorks\UDP\Vitis_tcp\TCP_Stream_App_system\_ide\scripts\debugger_tcp_stream_app-default.tcl'
09:25:01 INFO  : Disconnected from the channel tcfchan#2.
09:25:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:25:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:25:11 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:25:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:25:24 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
09:25:24 INFO  : 'jtag frequency' command is executed.
09:25:24 INFO  : Context for 'APU' is selected.
09:25:24 INFO  : System reset is completed.
09:25:27 INFO  : 'after 3000' command is executed.
09:25:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
09:25:29 INFO  : Device configured successfully with "C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/bitstream/UDP.bit"
09:25:29 INFO  : Context for 'APU' is selected.
09:25:29 INFO  : Hardware design and registers information is loaded from 'C:/DevWorks/UDP/Vitis_tcp/UDP/export/UDP/hw/UDP.xsa'.
09:25:29 INFO  : 'configparams force-mem-access 1' command is executed.
09:25:29 INFO  : Context for 'APU' is selected.
09:25:29 INFO  : Sourcing of 'C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/psinit/ps7_init.tcl' is done.
09:25:30 INFO  : 'ps7_init' command is executed.
09:25:30 INFO  : 'ps7_post_config' command is executed.
09:25:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:25:30 INFO  : The application 'C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/Debug/TCP_Stream_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:25:30 INFO  : 'configparams force-mem-access 0' command is executed.
09:25:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/bitstream/UDP.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/DevWorks/UDP/Vitis_tcp/UDP/export/UDP/hw/UDP.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/Debug/TCP_Stream_App.elf
configparams force-mem-access 0
----------------End of Script----------------

09:25:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:25:30 INFO  : 'con' command is executed.
09:25:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:25:30 INFO  : Launch script is exported to file 'C:\DevWorks\UDP\Vitis_tcp\TCP_Stream_App_system\_ide\scripts\debugger_tcp_stream_app-default.tcl'
09:30:14 INFO  : Checking for BSP changes to sync application flags for project 'TCP_Stream_App'...
09:30:27 INFO  : Disconnected from the channel tcfchan#3.
09:30:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:30:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:30:37 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:30:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:30:46 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
09:30:46 INFO  : 'jtag frequency' command is executed.
09:30:46 INFO  : Context for 'APU' is selected.
09:30:46 INFO  : System reset is completed.
09:30:49 INFO  : 'after 3000' command is executed.
09:30:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
09:30:51 INFO  : Device configured successfully with "C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/bitstream/UDP.bit"
09:30:51 INFO  : Context for 'APU' is selected.
09:30:51 INFO  : Hardware design and registers information is loaded from 'C:/DevWorks/UDP/Vitis_tcp/UDP/export/UDP/hw/UDP.xsa'.
09:30:51 INFO  : 'configparams force-mem-access 1' command is executed.
09:30:51 INFO  : Context for 'APU' is selected.
09:30:51 INFO  : Sourcing of 'C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/psinit/ps7_init.tcl' is done.
09:30:52 INFO  : 'ps7_init' command is executed.
09:30:52 INFO  : 'ps7_post_config' command is executed.
09:30:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:30:52 INFO  : The application 'C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/Debug/TCP_Stream_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:30:52 INFO  : 'configparams force-mem-access 0' command is executed.
09:30:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/bitstream/UDP.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/DevWorks/UDP/Vitis_tcp/UDP/export/UDP/hw/UDP.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/Debug/TCP_Stream_App.elf
configparams force-mem-access 0
----------------End of Script----------------

09:30:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:30:52 INFO  : 'con' command is executed.
09:30:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:30:52 INFO  : Launch script is exported to file 'C:\DevWorks\UDP\Vitis_tcp\TCP_Stream_App_system\_ide\scripts\debugger_tcp_stream_app-default.tcl'
09:34:49 INFO  : Checking for BSP changes to sync application flags for project 'TCP_Stream_App'...
09:35:04 INFO  : Disconnected from the channel tcfchan#4.
09:35:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:35:07 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
09:35:07 INFO  : 'jtag frequency' command is executed.
09:35:07 INFO  : Context for 'APU' is selected.
09:35:07 INFO  : System reset is completed.
09:35:10 INFO  : 'after 3000' command is executed.
09:35:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
09:35:12 INFO  : Device configured successfully with "C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/bitstream/UDP.bit"
09:35:12 INFO  : Context for 'APU' is selected.
09:35:12 INFO  : Hardware design and registers information is loaded from 'C:/DevWorks/UDP/Vitis_tcp/UDP/export/UDP/hw/UDP.xsa'.
09:35:12 INFO  : 'configparams force-mem-access 1' command is executed.
09:35:12 INFO  : Context for 'APU' is selected.
09:35:12 INFO  : Sourcing of 'C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/psinit/ps7_init.tcl' is done.
09:35:13 INFO  : 'ps7_init' command is executed.
09:35:13 INFO  : 'ps7_post_config' command is executed.
09:35:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:35:13 INFO  : The application 'C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/Debug/TCP_Stream_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:35:13 INFO  : 'configparams force-mem-access 0' command is executed.
09:35:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/bitstream/UDP.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/DevWorks/UDP/Vitis_tcp/UDP/export/UDP/hw/UDP.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/Debug/TCP_Stream_App.elf
configparams force-mem-access 0
----------------End of Script----------------

09:35:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:35:13 INFO  : 'con' command is executed.
09:35:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:35:13 INFO  : Launch script is exported to file 'C:\DevWorks\UDP\Vitis_tcp\TCP_Stream_App_system\_ide\scripts\debugger_tcp_stream_app-default.tcl'
10:17:47 INFO  : Checking for BSP changes to sync application flags for project 'TCP_Stream_App'...
10:24:03 INFO  : Checking for BSP changes to sync application flags for project 'TCP_Stream_App'...
10:25:32 INFO  : Disconnected from the channel tcfchan#5.
10:25:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:25:33 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
10:25:33 INFO  : 'jtag frequency' command is executed.
10:25:33 INFO  : Context for 'APU' is selected.
10:25:33 INFO  : System reset is completed.
10:25:36 INFO  : 'after 3000' command is executed.
10:25:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
10:25:39 INFO  : Device configured successfully with "C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/bitstream/UDP.bit"
10:25:39 INFO  : Context for 'APU' is selected.
10:25:39 INFO  : Hardware design and registers information is loaded from 'C:/DevWorks/UDP/Vitis_tcp/UDP/export/UDP/hw/UDP.xsa'.
10:25:39 INFO  : 'configparams force-mem-access 1' command is executed.
10:25:39 INFO  : Context for 'APU' is selected.
10:25:39 INFO  : Sourcing of 'C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/psinit/ps7_init.tcl' is done.
10:25:39 INFO  : 'ps7_init' command is executed.
10:25:39 INFO  : 'ps7_post_config' command is executed.
10:25:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:25:39 INFO  : The application 'C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/Debug/TCP_Stream_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:25:39 INFO  : 'configparams force-mem-access 0' command is executed.
10:25:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/bitstream/UDP.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/DevWorks/UDP/Vitis_tcp/UDP/export/UDP/hw/UDP.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/Debug/TCP_Stream_App.elf
configparams force-mem-access 0
----------------End of Script----------------

10:25:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:25:39 INFO  : 'con' command is executed.
10:25:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:25:39 INFO  : Launch script is exported to file 'C:\DevWorks\UDP\Vitis_tcp\TCP_Stream_App_system\_ide\scripts\debugger_tcp_stream_app-default.tcl'
11:09:06 INFO  : Disconnected from the channel tcfchan#6.
11:09:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:09:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:09:16 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
11:09:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:09:30 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
11:09:30 INFO  : 'jtag frequency' command is executed.
11:09:30 INFO  : Context for 'APU' is selected.
11:09:30 INFO  : System reset is completed.
11:09:33 INFO  : 'after 3000' command is executed.
11:09:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
11:09:35 INFO  : Device configured successfully with "C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/bitstream/UDP.bit"
11:09:35 INFO  : Context for 'APU' is selected.
11:09:35 INFO  : Hardware design and registers information is loaded from 'C:/DevWorks/UDP/Vitis_tcp/UDP/export/UDP/hw/UDP.xsa'.
11:09:35 INFO  : 'configparams force-mem-access 1' command is executed.
11:09:35 INFO  : Context for 'APU' is selected.
11:09:35 INFO  : Sourcing of 'C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/psinit/ps7_init.tcl' is done.
11:09:36 INFO  : 'ps7_init' command is executed.
11:09:36 INFO  : 'ps7_post_config' command is executed.
11:09:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:09:36 INFO  : The application 'C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/Debug/TCP_Stream_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:09:36 INFO  : 'configparams force-mem-access 0' command is executed.
11:09:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/bitstream/UDP.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/DevWorks/UDP/Vitis_tcp/UDP/export/UDP/hw/UDP.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/Debug/TCP_Stream_App.elf
configparams force-mem-access 0
----------------End of Script----------------

11:09:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:09:36 INFO  : 'con' command is executed.
11:09:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:09:36 INFO  : Launch script is exported to file 'C:\DevWorks\UDP\Vitis_tcp\TCP_Stream_App_system\_ide\scripts\debugger_tcp_stream_app-default.tcl'
11:21:45 INFO  : Checking for BSP changes to sync application flags for project 'TCP_Stream_App'...
11:22:30 INFO  : Checking for BSP changes to sync application flags for project 'TCP_Stream_App'...
11:24:53 INFO  : Checking for BSP changes to sync application flags for project 'TCP_Stream_App'...
11:26:03 INFO  : Checking for BSP changes to sync application flags for project 'TCP_Stream_App'...
11:26:10 INFO  : Disconnected from the channel tcfchan#7.
11:26:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:26:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:26:20 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
11:26:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:26:25 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
11:26:25 INFO  : 'jtag frequency' command is executed.
11:26:25 INFO  : Context for 'APU' is selected.
11:26:25 INFO  : System reset is completed.
11:26:28 INFO  : 'after 3000' command is executed.
11:26:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
11:26:31 INFO  : Device configured successfully with "C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/bitstream/UDP.bit"
11:26:31 INFO  : Context for 'APU' is selected.
11:26:31 INFO  : Hardware design and registers information is loaded from 'C:/DevWorks/UDP/Vitis_tcp/UDP/export/UDP/hw/UDP.xsa'.
11:26:31 INFO  : 'configparams force-mem-access 1' command is executed.
11:26:31 INFO  : Context for 'APU' is selected.
11:26:31 INFO  : Sourcing of 'C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/psinit/ps7_init.tcl' is done.
11:26:31 INFO  : 'ps7_init' command is executed.
11:26:31 INFO  : 'ps7_post_config' command is executed.
11:26:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:26:31 INFO  : The application 'C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/Debug/TCP_Stream_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:26:31 INFO  : 'configparams force-mem-access 0' command is executed.
11:26:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/bitstream/UDP.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/DevWorks/UDP/Vitis_tcp/UDP/export/UDP/hw/UDP.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/Debug/TCP_Stream_App.elf
configparams force-mem-access 0
----------------End of Script----------------

11:26:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:26:31 INFO  : 'con' command is executed.
11:26:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:26:31 INFO  : Launch script is exported to file 'C:\DevWorks\UDP\Vitis_tcp\TCP_Stream_App_system\_ide\scripts\debugger_tcp_stream_app-default.tcl'
11:37:16 INFO  : Checking for BSP changes to sync application flags for project 'TCP_Stream_App'...
11:37:34 INFO  : Checking for BSP changes to sync application flags for project 'TCP_Stream_App'...
11:37:58 INFO  : Checking for BSP changes to sync application flags for project 'TCP_Stream_App'...
11:38:02 INFO  : Disconnected from the channel tcfchan#8.
11:38:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:38:03 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
11:38:03 INFO  : 'jtag frequency' command is executed.
11:38:03 INFO  : Context for 'APU' is selected.
11:38:03 INFO  : System reset is completed.
11:38:06 INFO  : 'after 3000' command is executed.
11:38:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
11:38:09 INFO  : Device configured successfully with "C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/bitstream/UDP.bit"
11:38:09 INFO  : Context for 'APU' is selected.
11:38:09 INFO  : Hardware design and registers information is loaded from 'C:/DevWorks/UDP/Vitis_tcp/UDP/export/UDP/hw/UDP.xsa'.
11:38:09 INFO  : 'configparams force-mem-access 1' command is executed.
11:38:09 INFO  : Context for 'APU' is selected.
11:38:09 INFO  : Sourcing of 'C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/psinit/ps7_init.tcl' is done.
11:38:09 INFO  : 'ps7_init' command is executed.
11:38:09 INFO  : 'ps7_post_config' command is executed.
11:38:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:38:09 INFO  : The application 'C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/Debug/TCP_Stream_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:38:09 INFO  : 'configparams force-mem-access 0' command is executed.
11:38:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/bitstream/UDP.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/DevWorks/UDP/Vitis_tcp/UDP/export/UDP/hw/UDP.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/Debug/TCP_Stream_App.elf
configparams force-mem-access 0
----------------End of Script----------------

11:38:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:38:10 INFO  : 'con' command is executed.
11:38:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:38:10 INFO  : Launch script is exported to file 'C:\DevWorks\UDP\Vitis_tcp\TCP_Stream_App_system\_ide\scripts\debugger_tcp_stream_app-default.tcl'
11:43:01 INFO  : Checking for BSP changes to sync application flags for project 'TCP_Stream_App'...
11:43:26 INFO  : Checking for BSP changes to sync application flags for project 'TCP_Stream_App'...
11:43:31 INFO  : Disconnected from the channel tcfchan#9.
11:43:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:43:32 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
11:43:32 INFO  : 'jtag frequency' command is executed.
11:43:32 INFO  : Context for 'APU' is selected.
11:43:32 INFO  : System reset is completed.
11:43:35 INFO  : 'after 3000' command is executed.
11:43:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
11:43:38 INFO  : Device configured successfully with "C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/bitstream/UDP.bit"
11:43:38 INFO  : Context for 'APU' is selected.
11:43:38 INFO  : Hardware design and registers information is loaded from 'C:/DevWorks/UDP/Vitis_tcp/UDP/export/UDP/hw/UDP.xsa'.
11:43:38 INFO  : 'configparams force-mem-access 1' command is executed.
11:43:38 INFO  : Context for 'APU' is selected.
11:43:38 INFO  : Sourcing of 'C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/psinit/ps7_init.tcl' is done.
11:43:38 INFO  : 'ps7_init' command is executed.
11:43:38 INFO  : 'ps7_post_config' command is executed.
11:43:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:43:38 INFO  : The application 'C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/Debug/TCP_Stream_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:43:38 INFO  : 'configparams force-mem-access 0' command is executed.
11:43:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/bitstream/UDP.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/DevWorks/UDP/Vitis_tcp/UDP/export/UDP/hw/UDP.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/Debug/TCP_Stream_App.elf
configparams force-mem-access 0
----------------End of Script----------------

11:43:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:43:38 INFO  : 'con' command is executed.
11:43:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:43:38 INFO  : Launch script is exported to file 'C:\DevWorks\UDP\Vitis_tcp\TCP_Stream_App_system\_ide\scripts\debugger_tcp_stream_app-default.tcl'
11:57:12 INFO  : Checking for BSP changes to sync application flags for project 'TCP_Stream_App'...
11:57:25 INFO  : Disconnected from the channel tcfchan#10.
11:57:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:57:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:57:35 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
11:57:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:57:43 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
11:57:43 INFO  : 'jtag frequency' command is executed.
11:57:43 INFO  : Context for 'APU' is selected.
11:57:43 INFO  : System reset is completed.
11:57:46 INFO  : 'after 3000' command is executed.
11:57:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
11:57:48 INFO  : Device configured successfully with "C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/bitstream/UDP.bit"
11:57:48 INFO  : Context for 'APU' is selected.
11:57:48 INFO  : Hardware design and registers information is loaded from 'C:/DevWorks/UDP/Vitis_tcp/UDP/export/UDP/hw/UDP.xsa'.
11:57:48 INFO  : 'configparams force-mem-access 1' command is executed.
11:57:48 INFO  : Context for 'APU' is selected.
11:57:48 INFO  : Sourcing of 'C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/psinit/ps7_init.tcl' is done.
11:57:48 INFO  : 'ps7_init' command is executed.
11:57:48 INFO  : 'ps7_post_config' command is executed.
11:57:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:57:49 INFO  : The application 'C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/Debug/TCP_Stream_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:57:49 INFO  : 'configparams force-mem-access 0' command is executed.
11:57:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/bitstream/UDP.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/DevWorks/UDP/Vitis_tcp/UDP/export/UDP/hw/UDP.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/Debug/TCP_Stream_App.elf
configparams force-mem-access 0
----------------End of Script----------------

11:57:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:57:49 INFO  : 'con' command is executed.
11:57:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:57:49 INFO  : Launch script is exported to file 'C:\DevWorks\UDP\Vitis_tcp\TCP_Stream_App_system\_ide\scripts\debugger_tcp_stream_app-default.tcl'
11:59:10 INFO  : Checking for BSP changes to sync application flags for project 'TCP_Stream_App'...
11:59:14 INFO  : Disconnected from the channel tcfchan#11.
11:59:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:59:15 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
11:59:15 INFO  : 'jtag frequency' command is executed.
11:59:15 INFO  : Context for 'APU' is selected.
11:59:15 INFO  : System reset is completed.
11:59:18 INFO  : 'after 3000' command is executed.
11:59:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
11:59:21 INFO  : Device configured successfully with "C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/bitstream/UDP.bit"
11:59:21 INFO  : Context for 'APU' is selected.
11:59:21 INFO  : Hardware design and registers information is loaded from 'C:/DevWorks/UDP/Vitis_tcp/UDP/export/UDP/hw/UDP.xsa'.
11:59:21 INFO  : 'configparams force-mem-access 1' command is executed.
11:59:21 INFO  : Context for 'APU' is selected.
11:59:21 INFO  : Sourcing of 'C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/psinit/ps7_init.tcl' is done.
11:59:21 INFO  : 'ps7_init' command is executed.
11:59:21 INFO  : 'ps7_post_config' command is executed.
11:59:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:59:21 INFO  : The application 'C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/Debug/TCP_Stream_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:59:21 INFO  : 'configparams force-mem-access 0' command is executed.
11:59:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/bitstream/UDP.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/DevWorks/UDP/Vitis_tcp/UDP/export/UDP/hw/UDP.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/Debug/TCP_Stream_App.elf
configparams force-mem-access 0
----------------End of Script----------------

11:59:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:59:21 INFO  : 'con' command is executed.
11:59:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:59:21 INFO  : Launch script is exported to file 'C:\DevWorks\UDP\Vitis_tcp\TCP_Stream_App_system\_ide\scripts\debugger_tcp_stream_app-default.tcl'
12:02:26 INFO  : Checking for BSP changes to sync application flags for project 'TCP_Stream_App'...
12:02:31 INFO  : Disconnected from the channel tcfchan#12.
12:02:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:02:32 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
12:02:32 INFO  : 'jtag frequency' command is executed.
12:02:32 INFO  : Context for 'APU' is selected.
12:02:32 INFO  : System reset is completed.
12:02:35 INFO  : 'after 3000' command is executed.
12:02:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
12:02:38 INFO  : Device configured successfully with "C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/bitstream/UDP.bit"
12:02:38 INFO  : Context for 'APU' is selected.
12:02:38 INFO  : Hardware design and registers information is loaded from 'C:/DevWorks/UDP/Vitis_tcp/UDP/export/UDP/hw/UDP.xsa'.
12:02:38 INFO  : 'configparams force-mem-access 1' command is executed.
12:02:38 INFO  : Context for 'APU' is selected.
12:02:38 INFO  : Sourcing of 'C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/psinit/ps7_init.tcl' is done.
12:02:38 INFO  : 'ps7_init' command is executed.
12:02:38 INFO  : 'ps7_post_config' command is executed.
12:02:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:02:39 INFO  : The application 'C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/Debug/TCP_Stream_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:02:39 INFO  : 'configparams force-mem-access 0' command is executed.
12:02:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/bitstream/UDP.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/DevWorks/UDP/Vitis_tcp/UDP/export/UDP/hw/UDP.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/Debug/TCP_Stream_App.elf
configparams force-mem-access 0
----------------End of Script----------------

12:02:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:02:39 INFO  : 'con' command is executed.
12:02:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:02:39 INFO  : Launch script is exported to file 'C:\DevWorks\UDP\Vitis_tcp\TCP_Stream_App_system\_ide\scripts\debugger_tcp_stream_app-default.tcl'
12:18:29 INFO  : Disconnected from the channel tcfchan#13.
14:29:59 DEBUG : Logs will be stored at 'C:/DevWorks/UDP/Vitis_tcp/IDE.log'.
14:30:00 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\DevWorks\UDP\Vitis_tcp\temp_xsdb_launch_script.tcl
14:30:01 ERROR : (XSDB Server)'\gnu\microblaze\lin\bin\' is not recognized as an internal or external command,
operable program or batch file.

14:30:01 ERROR : (XSDB Server)'\gnu\microblaze\nt\bin\' is not recognized as an internal or external command,
operable program or batch file.

14:30:01 ERROR : (XSDB Server)'\gnuwin\bin\' is not recognized as an internal or external command,
operable program or batch file.

14:30:04 INFO  : Registering command handlers for Vitis TCF services
14:30:04 INFO  : Platform repository initialization has completed.
14:30:05 INFO  : XSCT server has started successfully.
14:30:10 INFO  : plnx-install-location is set to ''
14:30:10 INFO  : Successfully done setting XSCT server connection channel  
14:30:10 INFO  : Successfully done query RDI_DATADIR 
14:30:10 INFO  : Successfully done setting workspace for the tool. 
14:31:36 INFO  : Checking for BSP changes to sync application flags for project 'TCP_Stream_App'...
15:09:07 INFO  : Checking for BSP changes to sync application flags for project 'TCP_Stream_App'...
15:09:22 INFO  : Checking for BSP changes to sync application flags for project 'TCP_Stream_App'...
15:09:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:09:44 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
15:09:44 INFO  : 'jtag frequency' command is executed.
15:09:44 INFO  : Context for 'APU' is selected.
15:09:44 INFO  : System reset is completed.
15:09:47 INFO  : 'after 3000' command is executed.
15:09:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
15:09:50 INFO  : Device configured successfully with "C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/bitstream/UDP.bit"
15:09:50 INFO  : Context for 'APU' is selected.
15:09:50 INFO  : Hardware design and registers information is loaded from 'C:/DevWorks/UDP/Vitis_tcp/UDP/export/UDP/hw/UDP.xsa'.
15:09:50 INFO  : 'configparams force-mem-access 1' command is executed.
15:09:50 INFO  : Context for 'APU' is selected.
15:09:50 INFO  : Sourcing of 'C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/psinit/ps7_init.tcl' is done.
15:09:50 INFO  : 'ps7_init' command is executed.
15:09:50 INFO  : 'ps7_post_config' command is executed.
15:09:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:09:51 INFO  : The application 'C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/Debug/TCP_Stream_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:09:51 INFO  : 'configparams force-mem-access 0' command is executed.
15:09:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/bitstream/UDP.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/DevWorks/UDP/Vitis_tcp/UDP/export/UDP/hw/UDP.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/Debug/TCP_Stream_App.elf
configparams force-mem-access 0
----------------End of Script----------------

15:09:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:09:51 INFO  : 'con' command is executed.
15:09:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:09:51 INFO  : Launch script is exported to file 'C:\DevWorks\UDP\Vitis_tcp\TCP_Stream_App_system\_ide\scripts\debugger_tcp_stream_app-default.tcl'
15:19:41 INFO  : Checking for BSP changes to sync application flags for project 'TCP_Stream_App'...
15:21:08 INFO  : Checking for BSP changes to sync application flags for project 'TCP_Stream_App'...
15:21:27 INFO  : Disconnected from the channel tcfchan#1.
15:21:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:21:28 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
15:21:28 INFO  : 'jtag frequency' command is executed.
15:21:28 INFO  : Context for 'APU' is selected.
15:21:28 INFO  : System reset is completed.
15:21:31 INFO  : 'after 3000' command is executed.
15:21:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
15:21:33 INFO  : Device configured successfully with "C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/bitstream/UDP.bit"
15:21:33 INFO  : Context for 'APU' is selected.
15:21:36 INFO  : Hardware design and registers information is loaded from 'C:/DevWorks/UDP/Vitis_tcp/UDP/export/UDP/hw/UDP.xsa'.
15:21:36 INFO  : 'configparams force-mem-access 1' command is executed.
15:21:36 INFO  : Context for 'APU' is selected.
15:21:36 INFO  : Sourcing of 'C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/psinit/ps7_init.tcl' is done.
15:21:36 INFO  : 'ps7_init' command is executed.
15:21:36 INFO  : 'ps7_post_config' command is executed.
15:21:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:36 INFO  : The application 'C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/Debug/TCP_Stream_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:21:36 INFO  : 'configparams force-mem-access 0' command is executed.
15:21:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/bitstream/UDP.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/DevWorks/UDP/Vitis_tcp/UDP/export/UDP/hw/UDP.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/Debug/TCP_Stream_App.elf
configparams force-mem-access 0
----------------End of Script----------------

15:21:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:37 INFO  : 'con' command is executed.
15:21:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:21:37 INFO  : Launch script is exported to file 'C:\DevWorks\UDP\Vitis_tcp\TCP_Stream_App_system\_ide\scripts\debugger_tcp_stream_app-default.tcl'
15:37:59 INFO  : Checking for BSP changes to sync application flags for project 'TCP_Stream_App'...
15:43:50 INFO  : Checking for BSP changes to sync application flags for project 'TCP_Stream_App'...
15:43:56 INFO  : Disconnected from the channel tcfchan#2.
15:43:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:43:57 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
15:43:57 INFO  : 'jtag frequency' command is executed.
15:43:57 INFO  : Context for 'APU' is selected.
15:43:58 INFO  : System reset is completed.
15:44:01 INFO  : 'after 3000' command is executed.
15:44:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
15:44:03 INFO  : Device configured successfully with "C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/bitstream/UDP.bit"
15:44:03 INFO  : Context for 'APU' is selected.
15:44:06 INFO  : Hardware design and registers information is loaded from 'C:/DevWorks/UDP/Vitis_tcp/UDP/export/UDP/hw/UDP.xsa'.
15:44:06 INFO  : 'configparams force-mem-access 1' command is executed.
15:44:06 INFO  : Context for 'APU' is selected.
15:44:06 INFO  : Sourcing of 'C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/psinit/ps7_init.tcl' is done.
15:44:06 INFO  : 'ps7_init' command is executed.
15:44:06 INFO  : 'ps7_post_config' command is executed.
15:44:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:07 INFO  : The application 'C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/Debug/TCP_Stream_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:44:07 INFO  : 'configparams force-mem-access 0' command is executed.
15:44:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/bitstream/UDP.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/DevWorks/UDP/Vitis_tcp/UDP/export/UDP/hw/UDP.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/Debug/TCP_Stream_App.elf
configparams force-mem-access 0
----------------End of Script----------------

15:44:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:07 INFO  : 'con' command is executed.
15:44:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:44:07 INFO  : Launch script is exported to file 'C:\DevWorks\UDP\Vitis_tcp\TCP_Stream_App_system\_ide\scripts\debugger_tcp_stream_app-default.tcl'
15:45:36 INFO  : Checking for BSP changes to sync application flags for project 'TCP_Stream_App'...
15:45:46 INFO  : Disconnected from the channel tcfchan#3.
15:45:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:45:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:45:56 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:46:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:46:00 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
15:46:00 INFO  : 'jtag frequency' command is executed.
15:46:00 INFO  : Context for 'APU' is selected.
15:46:00 INFO  : System reset is completed.
15:46:03 INFO  : 'after 3000' command is executed.
15:46:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
15:46:05 INFO  : Device configured successfully with "C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/bitstream/UDP.bit"
15:46:05 INFO  : Context for 'APU' is selected.
15:46:08 INFO  : Hardware design and registers information is loaded from 'C:/DevWorks/UDP/Vitis_tcp/UDP/export/UDP/hw/UDP.xsa'.
15:46:08 INFO  : 'configparams force-mem-access 1' command is executed.
15:46:08 INFO  : Context for 'APU' is selected.
15:46:08 INFO  : Sourcing of 'C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/psinit/ps7_init.tcl' is done.
15:46:08 INFO  : 'ps7_init' command is executed.
15:46:08 INFO  : 'ps7_post_config' command is executed.
15:46:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:46:09 INFO  : The application 'C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/Debug/TCP_Stream_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:46:09 INFO  : 'configparams force-mem-access 0' command is executed.
15:46:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/bitstream/UDP.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/DevWorks/UDP/Vitis_tcp/UDP/export/UDP/hw/UDP.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/Debug/TCP_Stream_App.elf
configparams force-mem-access 0
----------------End of Script----------------

15:46:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:46:09 INFO  : 'con' command is executed.
15:46:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:46:09 INFO  : Launch script is exported to file 'C:\DevWorks\UDP\Vitis_tcp\TCP_Stream_App_system\_ide\scripts\debugger_tcp_stream_app-default.tcl'
17:21:29 INFO  : Checking for BSP changes to sync application flags for project 'TCP_Stream_App'...
17:22:04 INFO  : Checking for BSP changes to sync application flags for project 'TCP_Stream_App'...
17:25:08 INFO  : Checking for BSP changes to sync application flags for project 'TCP_Stream_App'...
17:25:59 INFO  : Checking for BSP changes to sync application flags for project 'TCP_Stream_App'...
17:36:44 INFO  : Checking for BSP changes to sync application flags for project 'TCP_Stream_App'...
17:36:50 INFO  : Checking for BSP changes to sync application flags for project 'TCP_Stream_App'...
17:41:16 INFO  : Checking for BSP changes to sync application flags for project 'TCP_Stream_App'...
17:42:06 INFO  : Disconnected from the channel tcfchan#4.
17:42:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:42:16 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:42:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:21 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
17:42:21 INFO  : 'jtag frequency' command is executed.
17:42:21 INFO  : Context for 'APU' is selected.
17:42:21 INFO  : System reset is completed.
17:42:24 INFO  : 'after 3000' command is executed.
17:42:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
17:42:27 INFO  : Device configured successfully with "C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/bitstream/UDP.bit"
17:42:27 INFO  : Context for 'APU' is selected.
17:42:28 INFO  : Hardware design and registers information is loaded from 'C:/DevWorks/UDP/Vitis_tcp/UDP/export/UDP/hw/UDP.xsa'.
17:42:28 INFO  : 'configparams force-mem-access 1' command is executed.
17:42:28 INFO  : Context for 'APU' is selected.
17:42:28 INFO  : Sourcing of 'C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/psinit/ps7_init.tcl' is done.
17:42:29 INFO  : 'ps7_init' command is executed.
17:42:29 INFO  : 'ps7_post_config' command is executed.
17:42:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:29 INFO  : The application 'C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/Debug/TCP_Stream_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:42:29 INFO  : 'configparams force-mem-access 0' command is executed.
17:42:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/bitstream/UDP.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/DevWorks/UDP/Vitis_tcp/UDP/export/UDP/hw/UDP.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/Debug/TCP_Stream_App.elf
configparams force-mem-access 0
----------------End of Script----------------

17:42:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:29 INFO  : 'con' command is executed.
17:42:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:42:29 INFO  : Launch script is exported to file 'C:\DevWorks\UDP\Vitis_tcp\TCP_Stream_App_system\_ide\scripts\debugger_tcp_stream_app-default.tcl'
17:44:49 INFO  : Checking for BSP changes to sync application flags for project 'TCP_Stream_App'...
17:44:57 INFO  : Disconnected from the channel tcfchan#5.
17:44:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:44:58 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
17:44:58 INFO  : 'jtag frequency' command is executed.
17:44:58 INFO  : Context for 'APU' is selected.
17:44:58 INFO  : System reset is completed.
17:45:01 INFO  : 'after 3000' command is executed.
17:45:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
17:45:04 INFO  : Device configured successfully with "C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/bitstream/UDP.bit"
17:45:04 INFO  : Context for 'APU' is selected.
17:45:07 INFO  : Hardware design and registers information is loaded from 'C:/DevWorks/UDP/Vitis_tcp/UDP/export/UDP/hw/UDP.xsa'.
17:45:07 INFO  : 'configparams force-mem-access 1' command is executed.
17:45:07 INFO  : Context for 'APU' is selected.
17:45:07 INFO  : Sourcing of 'C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/psinit/ps7_init.tcl' is done.
17:45:07 INFO  : 'ps7_init' command is executed.
17:45:07 INFO  : 'ps7_post_config' command is executed.
17:45:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:08 INFO  : The application 'C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/Debug/TCP_Stream_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:45:08 INFO  : 'configparams force-mem-access 0' command is executed.
17:45:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/bitstream/UDP.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/DevWorks/UDP/Vitis_tcp/UDP/export/UDP/hw/UDP.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/Debug/TCP_Stream_App.elf
configparams force-mem-access 0
----------------End of Script----------------

17:45:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:08 INFO  : 'con' command is executed.
17:45:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:45:08 INFO  : Launch script is exported to file 'C:\DevWorks\UDP\Vitis_tcp\TCP_Stream_App_system\_ide\scripts\debugger_tcp_stream_app-default.tcl'
17:54:22 INFO  : Checking for BSP changes to sync application flags for project 'TCP_Stream_App'...
17:54:35 INFO  : Checking for BSP changes to sync application flags for project 'TCP_Stream_App'...
17:54:41 INFO  : Disconnected from the channel tcfchan#6.
17:54:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:54:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:54:51 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:54:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:54:55 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
17:54:55 INFO  : 'jtag frequency' command is executed.
17:54:55 INFO  : Context for 'APU' is selected.
17:54:55 INFO  : System reset is completed.
17:54:58 INFO  : 'after 3000' command is executed.
17:54:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
17:55:01 INFO  : Device configured successfully with "C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/bitstream/UDP.bit"
17:55:01 INFO  : Context for 'APU' is selected.
17:55:03 INFO  : Hardware design and registers information is loaded from 'C:/DevWorks/UDP/Vitis_tcp/UDP/export/UDP/hw/UDP.xsa'.
17:55:03 INFO  : 'configparams force-mem-access 1' command is executed.
17:55:03 INFO  : Context for 'APU' is selected.
17:55:03 INFO  : Sourcing of 'C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/psinit/ps7_init.tcl' is done.
17:55:03 INFO  : 'ps7_init' command is executed.
17:55:03 INFO  : 'ps7_post_config' command is executed.
17:55:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:04 INFO  : The application 'C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/Debug/TCP_Stream_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:55:04 INFO  : 'configparams force-mem-access 0' command is executed.
17:55:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/bitstream/UDP.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/DevWorks/UDP/Vitis_tcp/UDP/export/UDP/hw/UDP.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/Debug/TCP_Stream_App.elf
configparams force-mem-access 0
----------------End of Script----------------

17:55:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:04 INFO  : 'con' command is executed.
17:55:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:55:04 INFO  : Launch script is exported to file 'C:\DevWorks\UDP\Vitis_tcp\TCP_Stream_App_system\_ide\scripts\debugger_tcp_stream_app-default.tcl'
17:59:32 INFO  : Checking for BSP changes to sync application flags for project 'TCP_Stream_App'...
18:00:12 INFO  : Disconnected from the channel tcfchan#7.
18:00:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:00:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:00:22 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:00:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:00:30 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
18:00:30 INFO  : 'jtag frequency' command is executed.
18:00:30 INFO  : Context for 'APU' is selected.
18:00:30 INFO  : System reset is completed.
18:00:33 INFO  : 'after 3000' command is executed.
18:00:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
18:00:35 INFO  : Device configured successfully with "C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/bitstream/UDP.bit"
18:00:35 INFO  : Context for 'APU' is selected.
18:00:37 INFO  : Hardware design and registers information is loaded from 'C:/DevWorks/UDP/Vitis_tcp/UDP/export/UDP/hw/UDP.xsa'.
18:00:37 INFO  : 'configparams force-mem-access 1' command is executed.
18:00:37 INFO  : Context for 'APU' is selected.
18:00:37 INFO  : Sourcing of 'C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/psinit/ps7_init.tcl' is done.
18:00:38 INFO  : 'ps7_init' command is executed.
18:00:38 INFO  : 'ps7_post_config' command is executed.
18:00:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:00:38 INFO  : The application 'C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/Debug/TCP_Stream_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:00:38 INFO  : 'configparams force-mem-access 0' command is executed.
18:00:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/bitstream/UDP.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/DevWorks/UDP/Vitis_tcp/UDP/export/UDP/hw/UDP.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/Debug/TCP_Stream_App.elf
configparams force-mem-access 0
----------------End of Script----------------

18:00:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:00:38 INFO  : 'con' command is executed.
18:00:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:00:38 INFO  : Launch script is exported to file 'C:\DevWorks\UDP\Vitis_tcp\TCP_Stream_App_system\_ide\scripts\debugger_tcp_stream_app-default.tcl'
18:04:08 INFO  : Checking for BSP changes to sync application flags for project 'TCP_Stream_App'...
18:04:13 INFO  : Disconnected from the channel tcfchan#8.
18:04:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:04:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:04:17 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:04:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:04:21 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
18:04:21 INFO  : 'jtag frequency' command is executed.
18:04:21 INFO  : Context for 'APU' is selected.
18:04:21 INFO  : System reset is completed.
18:04:24 INFO  : 'after 3000' command is executed.
18:04:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
18:04:27 INFO  : Device configured successfully with "C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/bitstream/UDP.bit"
18:04:27 INFO  : Context for 'APU' is selected.
18:04:29 INFO  : Hardware design and registers information is loaded from 'C:/DevWorks/UDP/Vitis_tcp/UDP/export/UDP/hw/UDP.xsa'.
18:04:29 INFO  : 'configparams force-mem-access 1' command is executed.
18:04:29 INFO  : Context for 'APU' is selected.
18:04:29 INFO  : Sourcing of 'C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/psinit/ps7_init.tcl' is done.
18:04:29 INFO  : 'ps7_init' command is executed.
18:04:29 INFO  : 'ps7_post_config' command is executed.
18:04:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:30 INFO  : The application 'C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/Debug/TCP_Stream_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:04:30 INFO  : 'configparams force-mem-access 0' command is executed.
18:04:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/bitstream/UDP.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/DevWorks/UDP/Vitis_tcp/UDP/export/UDP/hw/UDP.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/Debug/TCP_Stream_App.elf
configparams force-mem-access 0
----------------End of Script----------------

18:04:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:30 INFO  : 'con' command is executed.
18:04:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:04:30 INFO  : Launch script is exported to file 'C:\DevWorks\UDP\Vitis_tcp\TCP_Stream_App_system\_ide\scripts\debugger_tcp_stream_app-default.tcl'
18:09:05 INFO  : Disconnected from the channel tcfchan#9.
18:09:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:09:06 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
18:09:06 INFO  : 'jtag frequency' command is executed.
18:09:06 INFO  : Context for 'APU' is selected.
18:09:06 INFO  : System reset is completed.
18:09:09 INFO  : 'after 3000' command is executed.
18:09:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
18:09:11 INFO  : Device configured successfully with "C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/bitstream/UDP.bit"
18:09:11 INFO  : Context for 'APU' is selected.
18:09:13 INFO  : Hardware design and registers information is loaded from 'C:/DevWorks/UDP/Vitis_tcp/UDP/export/UDP/hw/UDP.xsa'.
18:09:13 INFO  : 'configparams force-mem-access 1' command is executed.
18:09:13 INFO  : Context for 'APU' is selected.
18:09:13 INFO  : Sourcing of 'C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/psinit/ps7_init.tcl' is done.
18:09:14 INFO  : 'ps7_init' command is executed.
18:09:14 INFO  : 'ps7_post_config' command is executed.
18:09:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:09:14 INFO  : The application 'C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/Debug/TCP_Stream_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:09:14 INFO  : 'configparams force-mem-access 0' command is executed.
18:09:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/bitstream/UDP.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/DevWorks/UDP/Vitis_tcp/UDP/export/UDP/hw/UDP.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/Debug/TCP_Stream_App.elf
configparams force-mem-access 0
----------------End of Script----------------

18:09:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:09:14 INFO  : 'con' command is executed.
18:09:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:09:14 INFO  : Launch script is exported to file 'C:\DevWorks\UDP\Vitis_tcp\TCP_Stream_App_system\_ide\scripts\debugger_tcp_stream_app-default.tcl'
18:12:32 INFO  : Disconnected from the channel tcfchan#10.
18:12:47 INFO  : Checking for BSP changes to sync application flags for project 'TCP_Stream_App'...
18:12:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:12:56 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
18:12:56 INFO  : 'jtag frequency' command is executed.
18:12:56 INFO  : Context for 'APU' is selected.
18:12:56 INFO  : System reset is completed.
18:12:59 INFO  : 'after 3000' command is executed.
18:12:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
18:13:02 INFO  : Device configured successfully with "C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/bitstream/UDP.bit"
18:13:02 INFO  : Context for 'APU' is selected.
18:13:02 INFO  : Hardware design and registers information is loaded from 'C:/DevWorks/UDP/Vitis_tcp/UDP/export/UDP/hw/UDP.xsa'.
18:13:02 INFO  : 'configparams force-mem-access 1' command is executed.
18:13:02 INFO  : Context for 'APU' is selected.
18:13:02 INFO  : Sourcing of 'C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/psinit/ps7_init.tcl' is done.
18:13:02 INFO  : 'ps7_init' command is executed.
18:13:02 INFO  : 'ps7_post_config' command is executed.
18:13:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:03 INFO  : The application 'C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/Debug/TCP_Stream_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:13:03 INFO  : 'configparams force-mem-access 0' command is executed.
18:13:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/bitstream/UDP.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/DevWorks/UDP/Vitis_tcp/UDP/export/UDP/hw/UDP.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/Debug/TCP_Stream_App.elf
configparams force-mem-access 0
----------------End of Script----------------

18:13:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:03 INFO  : 'con' command is executed.
18:13:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:13:03 INFO  : Launch script is exported to file 'C:\DevWorks\UDP\Vitis_tcp\TCP_Stream_App_system\_ide\scripts\debugger_tcp_stream_app-default.tcl'
18:14:26 INFO  : Disconnected from the channel tcfchan#11.
18:14:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:14:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:14:36 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:15:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:15:18 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
18:15:18 INFO  : 'jtag frequency' command is executed.
18:15:18 INFO  : Context for 'APU' is selected.
18:15:18 INFO  : System reset is completed.
18:15:21 INFO  : 'after 3000' command is executed.
18:15:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
18:15:23 INFO  : Device configured successfully with "C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/bitstream/UDP.bit"
18:15:23 INFO  : Context for 'APU' is selected.
18:15:25 INFO  : Hardware design and registers information is loaded from 'C:/DevWorks/UDP/Vitis_tcp/UDP/export/UDP/hw/UDP.xsa'.
18:15:25 INFO  : 'configparams force-mem-access 1' command is executed.
18:15:25 INFO  : Context for 'APU' is selected.
18:15:25 INFO  : Sourcing of 'C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/psinit/ps7_init.tcl' is done.
18:15:26 INFO  : 'ps7_init' command is executed.
18:15:26 INFO  : 'ps7_post_config' command is executed.
18:15:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:26 INFO  : The application 'C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/Debug/TCP_Stream_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:15:26 INFO  : 'configparams force-mem-access 0' command is executed.
18:15:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/bitstream/UDP.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/DevWorks/UDP/Vitis_tcp/UDP/export/UDP/hw/UDP.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/Debug/TCP_Stream_App.elf
configparams force-mem-access 0
----------------End of Script----------------

18:15:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:26 INFO  : 'con' command is executed.
18:15:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:15:26 INFO  : Launch script is exported to file 'C:\DevWorks\UDP\Vitis_tcp\TCP_Stream_App_system\_ide\scripts\debugger_tcp_stream_app-default.tcl'
18:18:41 INFO  : Checking for BSP changes to sync application flags for project 'TCP_Stream_App'...
18:18:54 INFO  : Disconnected from the channel tcfchan#12.
18:18:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:19:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:19:04 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:19:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:19:09 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
18:19:09 INFO  : 'jtag frequency' command is executed.
18:19:09 INFO  : Context for 'APU' is selected.
18:19:09 INFO  : System reset is completed.
18:19:12 INFO  : 'after 3000' command is executed.
18:19:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
18:19:14 INFO  : Device configured successfully with "C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/bitstream/UDP.bit"
18:19:14 INFO  : Context for 'APU' is selected.
18:19:17 INFO  : Hardware design and registers information is loaded from 'C:/DevWorks/UDP/Vitis_tcp/UDP/export/UDP/hw/UDP.xsa'.
18:19:17 INFO  : 'configparams force-mem-access 1' command is executed.
18:19:17 INFO  : Context for 'APU' is selected.
18:19:17 INFO  : Sourcing of 'C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/psinit/ps7_init.tcl' is done.
18:19:17 INFO  : 'ps7_init' command is executed.
18:19:17 INFO  : 'ps7_post_config' command is executed.
18:19:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:17 INFO  : The application 'C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/Debug/TCP_Stream_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:19:17 INFO  : 'configparams force-mem-access 0' command is executed.
18:19:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/bitstream/UDP.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/DevWorks/UDP/Vitis_tcp/UDP/export/UDP/hw/UDP.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/Debug/TCP_Stream_App.elf
configparams force-mem-access 0
----------------End of Script----------------

18:19:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:17 INFO  : 'con' command is executed.
18:19:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:19:17 INFO  : Launch script is exported to file 'C:\DevWorks\UDP\Vitis_tcp\TCP_Stream_App_system\_ide\scripts\debugger_tcp_stream_app-default.tcl'
18:21:18 INFO  : Checking for BSP changes to sync application flags for project 'TCP_Stream_App'...
18:21:29 INFO  : Disconnected from the channel tcfchan#13.
18:21:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:21:30 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
18:21:30 INFO  : 'jtag frequency' command is executed.
18:21:30 INFO  : Context for 'APU' is selected.
18:21:30 INFO  : System reset is completed.
18:21:33 INFO  : 'after 3000' command is executed.
18:21:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
18:21:36 INFO  : Device configured successfully with "C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/bitstream/UDP.bit"
18:21:36 INFO  : Context for 'APU' is selected.
18:21:38 INFO  : Hardware design and registers information is loaded from 'C:/DevWorks/UDP/Vitis_tcp/UDP/export/UDP/hw/UDP.xsa'.
18:21:38 INFO  : 'configparams force-mem-access 1' command is executed.
18:21:38 INFO  : Context for 'APU' is selected.
18:21:38 INFO  : Sourcing of 'C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/psinit/ps7_init.tcl' is done.
18:21:38 INFO  : 'ps7_init' command is executed.
18:21:38 INFO  : 'ps7_post_config' command is executed.
18:21:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:39 INFO  : The application 'C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/Debug/TCP_Stream_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:21:39 INFO  : 'configparams force-mem-access 0' command is executed.
18:21:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/bitstream/UDP.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/DevWorks/UDP/Vitis_tcp/UDP/export/UDP/hw/UDP.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/Debug/TCP_Stream_App.elf
configparams force-mem-access 0
----------------End of Script----------------

18:21:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:39 INFO  : 'con' command is executed.
18:21:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:21:39 INFO  : Launch script is exported to file 'C:\DevWorks\UDP\Vitis_tcp\TCP_Stream_App_system\_ide\scripts\debugger_tcp_stream_app-default.tcl'
18:24:15 INFO  : Checking for BSP changes to sync application flags for project 'TCP_Stream_App'...
18:24:20 INFO  : Disconnected from the channel tcfchan#14.
18:24:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:24:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:24:30 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:24:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:24:35 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
18:24:35 INFO  : 'jtag frequency' command is executed.
18:24:35 INFO  : Context for 'APU' is selected.
18:24:35 INFO  : System reset is completed.
18:24:38 INFO  : 'after 3000' command is executed.
18:24:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
18:24:40 INFO  : Device configured successfully with "C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/bitstream/UDP.bit"
18:24:40 INFO  : Context for 'APU' is selected.
18:24:42 INFO  : Hardware design and registers information is loaded from 'C:/DevWorks/UDP/Vitis_tcp/UDP/export/UDP/hw/UDP.xsa'.
18:24:42 INFO  : 'configparams force-mem-access 1' command is executed.
18:24:43 INFO  : Context for 'APU' is selected.
18:24:43 INFO  : Sourcing of 'C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/psinit/ps7_init.tcl' is done.
18:24:43 INFO  : 'ps7_init' command is executed.
18:24:43 INFO  : 'ps7_post_config' command is executed.
18:24:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:43 INFO  : The application 'C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/Debug/TCP_Stream_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:24:43 INFO  : 'configparams force-mem-access 0' command is executed.
18:24:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/bitstream/UDP.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/DevWorks/UDP/Vitis_tcp/UDP/export/UDP/hw/UDP.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/Debug/TCP_Stream_App.elf
configparams force-mem-access 0
----------------End of Script----------------

18:24:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:43 INFO  : 'con' command is executed.
18:24:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:24:43 INFO  : Launch script is exported to file 'C:\DevWorks\UDP\Vitis_tcp\TCP_Stream_App_system\_ide\scripts\debugger_tcp_stream_app-default.tcl'
18:34:42 INFO  : Checking for BSP changes to sync application flags for project 'TCP_Stream_App'...
18:35:01 INFO  : Checking for BSP changes to sync application flags for project 'TCP_Stream_App'...
18:38:40 INFO  : Checking for BSP changes to sync application flags for project 'TCP_Stream_App'...
18:38:45 INFO  : Disconnected from the channel tcfchan#15.
18:38:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:38:46 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
18:38:46 INFO  : 'jtag frequency' command is executed.
18:38:46 INFO  : Context for 'APU' is selected.
18:38:46 INFO  : System reset is completed.
18:38:49 INFO  : 'after 3000' command is executed.
18:38:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
18:38:52 INFO  : Device configured successfully with "C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/bitstream/UDP.bit"
18:38:52 INFO  : Context for 'APU' is selected.
18:38:54 INFO  : Hardware design and registers information is loaded from 'C:/DevWorks/UDP/Vitis_tcp/UDP/export/UDP/hw/UDP.xsa'.
18:38:54 INFO  : 'configparams force-mem-access 1' command is executed.
18:38:54 INFO  : Context for 'APU' is selected.
18:38:54 INFO  : Sourcing of 'C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/psinit/ps7_init.tcl' is done.
18:38:54 INFO  : 'ps7_init' command is executed.
18:38:54 INFO  : 'ps7_post_config' command is executed.
18:38:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:55 INFO  : The application 'C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/Debug/TCP_Stream_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:38:55 INFO  : 'configparams force-mem-access 0' command is executed.
18:38:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/bitstream/UDP.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/DevWorks/UDP/Vitis_tcp/UDP/export/UDP/hw/UDP.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/Debug/TCP_Stream_App.elf
configparams force-mem-access 0
----------------End of Script----------------

18:38:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:55 INFO  : 'con' command is executed.
18:38:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:38:55 INFO  : Launch script is exported to file 'C:\DevWorks\UDP\Vitis_tcp\TCP_Stream_App_system\_ide\scripts\debugger_tcp_stream_app-default.tcl'
18:49:23 INFO  : Checking for BSP changes to sync application flags for project 'TCP_Stream_App'...
18:49:27 INFO  : Disconnected from the channel tcfchan#16.
18:49:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:49:29 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
18:49:29 INFO  : 'jtag frequency' command is executed.
18:49:29 INFO  : Context for 'APU' is selected.
18:49:29 INFO  : System reset is completed.
18:49:32 INFO  : 'after 3000' command is executed.
18:49:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
18:49:34 INFO  : Device configured successfully with "C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/bitstream/UDP.bit"
18:49:34 INFO  : Context for 'APU' is selected.
18:49:36 INFO  : Hardware design and registers information is loaded from 'C:/DevWorks/UDP/Vitis_tcp/UDP/export/UDP/hw/UDP.xsa'.
18:49:36 INFO  : 'configparams force-mem-access 1' command is executed.
18:49:36 INFO  : Context for 'APU' is selected.
18:49:36 INFO  : Sourcing of 'C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/psinit/ps7_init.tcl' is done.
18:49:36 INFO  : 'ps7_init' command is executed.
18:49:37 INFO  : 'ps7_post_config' command is executed.
18:49:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:37 INFO  : The application 'C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/Debug/TCP_Stream_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:49:37 INFO  : 'configparams force-mem-access 0' command is executed.
18:49:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/bitstream/UDP.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/DevWorks/UDP/Vitis_tcp/UDP/export/UDP/hw/UDP.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/Debug/TCP_Stream_App.elf
configparams force-mem-access 0
----------------End of Script----------------

18:49:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:37 INFO  : 'con' command is executed.
18:49:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:49:37 INFO  : Launch script is exported to file 'C:\DevWorks\UDP\Vitis_tcp\TCP_Stream_App_system\_ide\scripts\debugger_tcp_stream_app-default.tcl'
18:52:31 INFO  : Checking for BSP changes to sync application flags for project 'TCP_Stream_App'...
18:52:58 INFO  : Disconnected from the channel tcfchan#17.
18:52:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:53:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:53:01 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:53:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:53:07 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
18:53:08 INFO  : 'jtag frequency' command is executed.
18:53:08 INFO  : Context for 'APU' is selected.
18:53:08 INFO  : System reset is completed.
18:53:11 INFO  : 'after 3000' command is executed.
18:53:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
18:53:13 INFO  : Device configured successfully with "C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/bitstream/UDP.bit"
18:53:13 INFO  : Context for 'APU' is selected.
18:53:15 INFO  : Hardware design and registers information is loaded from 'C:/DevWorks/UDP/Vitis_tcp/UDP/export/UDP/hw/UDP.xsa'.
18:53:15 INFO  : 'configparams force-mem-access 1' command is executed.
18:53:15 INFO  : Context for 'APU' is selected.
18:53:16 INFO  : Sourcing of 'C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/psinit/ps7_init.tcl' is done.
18:53:16 INFO  : 'ps7_init' command is executed.
18:53:16 INFO  : 'ps7_post_config' command is executed.
18:53:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:16 INFO  : The application 'C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/Debug/TCP_Stream_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:53:16 INFO  : 'configparams force-mem-access 0' command is executed.
18:53:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/bitstream/UDP.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/DevWorks/UDP/Vitis_tcp/UDP/export/UDP/hw/UDP.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/Debug/TCP_Stream_App.elf
configparams force-mem-access 0
----------------End of Script----------------

18:53:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:16 INFO  : 'con' command is executed.
18:53:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:53:16 INFO  : Launch script is exported to file 'C:\DevWorks\UDP\Vitis_tcp\TCP_Stream_App_system\_ide\scripts\debugger_tcp_stream_app-default.tcl'
19:01:49 INFO  : Checking for BSP changes to sync application flags for project 'TCP_Stream_App'...
19:01:55 INFO  : Disconnected from the channel tcfchan#18.
19:01:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:01:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:01:57 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:02:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:02:01 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
19:02:01 INFO  : 'jtag frequency' command is executed.
19:02:01 INFO  : Context for 'APU' is selected.
19:02:01 INFO  : System reset is completed.
19:02:04 INFO  : 'after 3000' command is executed.
19:02:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
19:02:07 INFO  : Device configured successfully with "C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/bitstream/UDP.bit"
19:02:07 INFO  : Context for 'APU' is selected.
19:02:09 INFO  : Hardware design and registers information is loaded from 'C:/DevWorks/UDP/Vitis_tcp/UDP/export/UDP/hw/UDP.xsa'.
19:02:09 INFO  : 'configparams force-mem-access 1' command is executed.
19:02:09 INFO  : Context for 'APU' is selected.
19:02:09 INFO  : Sourcing of 'C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/psinit/ps7_init.tcl' is done.
19:02:09 INFO  : 'ps7_init' command is executed.
19:02:09 INFO  : 'ps7_post_config' command is executed.
19:02:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:02:10 INFO  : The application 'C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/Debug/TCP_Stream_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:02:10 INFO  : 'configparams force-mem-access 0' command is executed.
19:02:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/bitstream/UDP.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/DevWorks/UDP/Vitis_tcp/UDP/export/UDP/hw/UDP.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/Debug/TCP_Stream_App.elf
configparams force-mem-access 0
----------------End of Script----------------

19:02:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:02:10 INFO  : 'con' command is executed.
19:02:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:02:10 INFO  : Launch script is exported to file 'C:\DevWorks\UDP\Vitis_tcp\TCP_Stream_App_system\_ide\scripts\debugger_tcp_stream_app-default.tcl'
19:05:41 INFO  : Checking for BSP changes to sync application flags for project 'TCP_Stream_App'...
19:06:03 INFO  : Disconnected from the channel tcfchan#19.
19:06:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:06:04 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
19:06:04 INFO  : 'jtag frequency' command is executed.
19:06:04 INFO  : Context for 'APU' is selected.
19:06:04 INFO  : System reset is completed.
19:06:07 INFO  : 'after 3000' command is executed.
19:06:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
19:06:10 INFO  : Device configured successfully with "C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/bitstream/UDP.bit"
19:06:10 INFO  : Context for 'APU' is selected.
19:06:12 INFO  : Hardware design and registers information is loaded from 'C:/DevWorks/UDP/Vitis_tcp/UDP/export/UDP/hw/UDP.xsa'.
19:06:12 INFO  : 'configparams force-mem-access 1' command is executed.
19:06:12 INFO  : Context for 'APU' is selected.
19:06:12 INFO  : Sourcing of 'C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/psinit/ps7_init.tcl' is done.
19:06:12 INFO  : 'ps7_init' command is executed.
19:06:12 INFO  : 'ps7_post_config' command is executed.
19:06:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:13 INFO  : The application 'C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/Debug/TCP_Stream_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:06:13 INFO  : 'configparams force-mem-access 0' command is executed.
19:06:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/bitstream/UDP.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/DevWorks/UDP/Vitis_tcp/UDP/export/UDP/hw/UDP.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/Debug/TCP_Stream_App.elf
configparams force-mem-access 0
----------------End of Script----------------

19:06:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:13 INFO  : 'con' command is executed.
19:06:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:06:13 INFO  : Launch script is exported to file 'C:\DevWorks\UDP\Vitis_tcp\TCP_Stream_App_system\_ide\scripts\debugger_tcp_stream_app-default.tcl'
19:11:16 INFO  : Checking for BSP changes to sync application flags for project 'TCP_Stream_App'...
19:11:23 INFO  : Disconnected from the channel tcfchan#20.
19:11:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:11:26 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
19:11:26 INFO  : 'jtag frequency' command is executed.
19:11:26 INFO  : Context for 'APU' is selected.
19:11:26 INFO  : System reset is completed.
19:11:29 INFO  : 'after 3000' command is executed.
19:11:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
19:11:32 INFO  : Device configured successfully with "C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/bitstream/UDP.bit"
19:11:32 INFO  : Context for 'APU' is selected.
19:11:35 INFO  : Hardware design and registers information is loaded from 'C:/DevWorks/UDP/Vitis_tcp/UDP/export/UDP/hw/UDP.xsa'.
19:11:35 INFO  : 'configparams force-mem-access 1' command is executed.
19:11:35 INFO  : Context for 'APU' is selected.
19:11:35 INFO  : Sourcing of 'C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/psinit/ps7_init.tcl' is done.
19:11:35 INFO  : 'ps7_init' command is executed.
19:11:35 INFO  : 'ps7_post_config' command is executed.
19:11:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:35 INFO  : The application 'C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/Debug/TCP_Stream_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:11:35 INFO  : 'configparams force-mem-access 0' command is executed.
19:11:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/bitstream/UDP.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/DevWorks/UDP/Vitis_tcp/UDP/export/UDP/hw/UDP.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/Debug/TCP_Stream_App.elf
configparams force-mem-access 0
----------------End of Script----------------

19:11:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:36 INFO  : 'con' command is executed.
19:11:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:11:36 INFO  : Launch script is exported to file 'C:\DevWorks\UDP\Vitis_tcp\TCP_Stream_App_system\_ide\scripts\debugger_tcp_stream_app-default.tcl'
19:15:09 INFO  : Disconnected from the channel tcfchan#21.
19:15:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:15:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:15:19 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:15:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:15:24 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
19:15:24 INFO  : 'jtag frequency' command is executed.
19:15:24 INFO  : Context for 'APU' is selected.
19:15:24 INFO  : System reset is completed.
19:15:27 INFO  : 'after 3000' command is executed.
19:15:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
19:15:29 INFO  : Device configured successfully with "C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/bitstream/UDP.bit"
19:15:29 INFO  : Context for 'APU' is selected.
19:15:33 INFO  : Hardware design and registers information is loaded from 'C:/DevWorks/UDP/Vitis_tcp/UDP/export/UDP/hw/UDP.xsa'.
19:15:33 INFO  : 'configparams force-mem-access 1' command is executed.
19:15:33 INFO  : Context for 'APU' is selected.
19:15:33 INFO  : Sourcing of 'C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/psinit/ps7_init.tcl' is done.
19:15:33 INFO  : 'ps7_init' command is executed.
19:15:33 INFO  : 'ps7_post_config' command is executed.
19:15:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:15:33 INFO  : The application 'C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/Debug/TCP_Stream_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:15:33 INFO  : 'configparams force-mem-access 0' command is executed.
19:15:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/bitstream/UDP.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/DevWorks/UDP/Vitis_tcp/UDP/export/UDP/hw/UDP.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/Debug/TCP_Stream_App.elf
configparams force-mem-access 0
----------------End of Script----------------

19:15:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:15:34 INFO  : 'con' command is executed.
19:15:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:15:34 INFO  : Launch script is exported to file 'C:\DevWorks\UDP\Vitis_tcp\TCP_Stream_App_system\_ide\scripts\debugger_tcp_stream_app-default.tcl'
19:21:42 INFO  : Checking for BSP changes to sync application flags for project 'TCP_Stream_App'...
19:22:24 INFO  : Checking for BSP changes to sync application flags for project 'TCP_Stream_App'...
19:22:56 INFO  : Checking for BSP changes to sync application flags for project 'TCP_Stream_App'...
19:23:07 INFO  : Disconnected from the channel tcfchan#22.
19:23:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:23:08 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
19:23:08 INFO  : 'jtag frequency' command is executed.
19:23:08 INFO  : Context for 'APU' is selected.
19:23:08 INFO  : System reset is completed.
19:23:11 INFO  : 'after 3000' command is executed.
19:23:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
19:23:13 INFO  : Device configured successfully with "C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/bitstream/UDP.bit"
19:23:13 INFO  : Context for 'APU' is selected.
19:23:15 INFO  : Hardware design and registers information is loaded from 'C:/DevWorks/UDP/Vitis_tcp/UDP/export/UDP/hw/UDP.xsa'.
19:23:15 INFO  : 'configparams force-mem-access 1' command is executed.
19:23:15 INFO  : Context for 'APU' is selected.
19:23:15 INFO  : Sourcing of 'C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/psinit/ps7_init.tcl' is done.
19:23:16 INFO  : 'ps7_init' command is executed.
19:23:16 INFO  : 'ps7_post_config' command is executed.
19:23:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:16 INFO  : The application 'C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/Debug/TCP_Stream_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:23:16 INFO  : 'configparams force-mem-access 0' command is executed.
19:23:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/bitstream/UDP.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/DevWorks/UDP/Vitis_tcp/UDP/export/UDP/hw/UDP.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/Debug/TCP_Stream_App.elf
configparams force-mem-access 0
----------------End of Script----------------

19:23:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:16 INFO  : 'con' command is executed.
19:23:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:23:16 INFO  : Launch script is exported to file 'C:\DevWorks\UDP\Vitis_tcp\TCP_Stream_App_system\_ide\scripts\debugger_tcp_stream_app-default.tcl'
19:27:33 INFO  : Checking for BSP changes to sync application flags for project 'TCP_Stream_App'...
19:27:38 INFO  : Disconnected from the channel tcfchan#23.
19:27:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:27:39 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
19:27:39 INFO  : 'jtag frequency' command is executed.
19:27:39 INFO  : Context for 'APU' is selected.
19:27:39 INFO  : System reset is completed.
19:27:42 INFO  : 'after 3000' command is executed.
19:27:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
19:27:45 INFO  : Device configured successfully with "C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/bitstream/UDP.bit"
19:27:45 INFO  : Context for 'APU' is selected.
19:27:48 INFO  : Hardware design and registers information is loaded from 'C:/DevWorks/UDP/Vitis_tcp/UDP/export/UDP/hw/UDP.xsa'.
19:27:48 INFO  : 'configparams force-mem-access 1' command is executed.
19:27:48 INFO  : Context for 'APU' is selected.
19:27:48 INFO  : Sourcing of 'C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/psinit/ps7_init.tcl' is done.
19:27:48 INFO  : 'ps7_init' command is executed.
19:27:48 INFO  : 'ps7_post_config' command is executed.
19:27:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:49 INFO  : The application 'C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/Debug/TCP_Stream_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:27:49 INFO  : 'configparams force-mem-access 0' command is executed.
19:27:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/bitstream/UDP.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/DevWorks/UDP/Vitis_tcp/UDP/export/UDP/hw/UDP.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/Debug/TCP_Stream_App.elf
configparams force-mem-access 0
----------------End of Script----------------

19:27:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:49 INFO  : 'con' command is executed.
19:27:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:27:49 INFO  : Launch script is exported to file 'C:\DevWorks\UDP\Vitis_tcp\TCP_Stream_App_system\_ide\scripts\debugger_tcp_stream_app-default.tcl'
19:35:34 INFO  : Checking for BSP changes to sync application flags for project 'TCP_Stream_App'...
19:36:07 INFO  : Checking for BSP changes to sync application flags for project 'TCP_Stream_App'...
19:36:27 INFO  : Disconnected from the channel tcfchan#24.
19:36:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:36:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:36:37 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:36:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:36:41 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT2232H 1234-tulA' is selected.
19:36:41 INFO  : 'jtag frequency' command is executed.
19:36:41 INFO  : Context for 'APU' is selected.
19:36:41 INFO  : System reset is completed.
19:36:44 INFO  : 'after 3000' command is executed.
19:36:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}' command is executed.
19:36:47 INFO  : Device configured successfully with "C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/bitstream/UDP.bit"
19:36:47 INFO  : Context for 'APU' is selected.
19:36:49 INFO  : Hardware design and registers information is loaded from 'C:/DevWorks/UDP/Vitis_tcp/UDP/export/UDP/hw/UDP.xsa'.
19:36:49 INFO  : 'configparams force-mem-access 1' command is executed.
19:36:49 INFO  : Context for 'APU' is selected.
19:36:49 INFO  : Sourcing of 'C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/psinit/ps7_init.tcl' is done.
19:36:49 INFO  : 'ps7_init' command is executed.
19:36:49 INFO  : 'ps7_post_config' command is executed.
19:36:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:50 INFO  : The application 'C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/Debug/TCP_Stream_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:36:50 INFO  : 'configparams force-mem-access 0' command is executed.
19:36:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}
fpga -file C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/bitstream/UDP.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/DevWorks/UDP/Vitis_tcp/UDP/export/UDP/hw/UDP.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/DevWorks/UDP/Vitis_tcp/TCP_Stream_App/Debug/TCP_Stream_App.elf
configparams force-mem-access 0
----------------End of Script----------------

19:36:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:50 INFO  : 'con' command is executed.
19:36:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:36:50 INFO  : Launch script is exported to file 'C:\DevWorks\UDP\Vitis_tcp\TCP_Stream_App_system\_ide\scripts\debugger_tcp_stream_app-default.tcl'
