===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 116.0341 seconds

  ----User Time----  ----Wall Time----  ----Name----
    8.2116 (  6.3%)    8.2116 (  7.1%)  FIR Parser
   97.9452 ( 75.1%)   87.7844 ( 75.7%)  'firrtl.circuit' Pipeline
   74.2149 ( 56.9%)   74.2149 ( 64.0%)    LowerFIRRTLTypes
   18.2961 ( 14.0%)    9.8816 (  8.5%)    'firrtl.module' Pipeline
    4.2022 (  3.2%)    2.2552 (  1.9%)      ExpandWhens
    5.7242 (  4.4%)    3.0918 (  2.7%)      CSE
    0.1581 (  0.1%)    0.0861 (  0.1%)        (A) DominanceInfo
    8.3697 (  6.4%)    4.5345 (  3.9%)      SimpleCanonicalizer
    1.4684 (  1.1%)    1.4684 (  1.3%)    IMConstProp
    0.5993 (  0.5%)    0.5993 (  0.5%)    BlackBoxReader
    0.6208 (  0.5%)    0.3416 (  0.3%)    'firrtl.module' Pipeline
    0.6208 (  0.5%)    0.3416 (  0.3%)      CheckWidths
    3.2181 (  2.5%)    3.2181 (  2.8%)  LowerFIRRTLToHW
    2.3866 (  1.8%)    2.3866 (  2.1%)  HWMemSimImpl
    7.0785 (  5.4%)    3.7722 (  3.3%)  'hw.module' Pipeline
    2.0161 (  1.5%)    1.0454 (  0.9%)    HWCleanup
    2.5885 (  2.0%)    1.4456 (  1.2%)    CSE
    0.0617 (  0.0%)    0.0393 (  0.0%)      (A) DominanceInfo
    2.4282 (  1.9%)    1.3325 (  1.1%)    SimpleCanonicalizer
    2.2158 (  1.7%)    2.2158 (  1.9%)  HWLegalizeNames
    1.9031 (  1.5%)    0.9763 (  0.8%)  'hw.module' Pipeline
    1.8824 (  1.4%)    0.9659 (  0.8%)    PrettifyVerilog
    2.8731 (  2.2%)    2.8731 (  2.5%)  Output
    0.0039 (  0.0%)    0.0039 (  0.0%)  Rest
  130.4279 (100.0%)  116.0341 (100.0%)  Total

{
  totalTime: 116.117,
  maxMemory: 6264066048
}
