$date
	Mon Mar 16 09:16:48 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 4 ! q [3:0] $end
$var reg 1 " clk $end
$var reg 1 # r $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
b0 !
$end
#5
b1 !
1"
#10
0"
#15
b10 !
1"
#20
0"
#25
b11 !
1"
#30
0"
#35
b100 !
1"
#40
0"
#45
b101 !
1"
#50
0"
#55
b110 !
1"
#60
0"
#65
b111 !
1"
#70
0"
#75
b1000 !
1"
#80
0"
#85
b1001 !
1"
#90
0"
#95
b0 !
1"
#100
0"
#105
b1 !
1"
#110
0"
#115
b10 !
1"
#120
0"
#125
b11 !
1"
#130
0"
#131
b0 !
1#
#132
0#
#135
b1 !
1"
#140
0"
#145
b10 !
1"
#150
0"
#155
b11 !
1"
#160
0"
#165
b100 !
1"
#170
0"
#175
b101 !
1"
#180
0"
#185
b110 !
1"
#190
0"
#195
b111 !
1"
#200
0"
