RISCV 3.LB+addr+addr+ctrl
"DpAddrdW Rfe DpAddrdW Rfe DpCtrldW Rfe"
Cycle=Rfe DpAddrdW Rfe DpAddrdW Rfe DpCtrldW
Relax=
Safe=Rfe DpAddrdW DpCtrldW
Generator=diy7 (version 7.55)
Prefetch=0:x=F,0:y=W,1:y=F,1:z=W,2:z=F,2:x=W
Com=Rf Rf Rf
Orig=DpAddrdW Rfe DpAddrdW Rfe DpCtrldW Rfe
{
uint64_t z; uint64_t y; uint64_t x; uint64_t 2:x5; uint64_t 1:x5; uint64_t 0:x5;

0:x6=x; 0:x8=1; 0:x9=y;
1:x6=y; 1:x8=1; 1:x9=z;
2:x6=z; 2:x7=1; 2:x8=x;
}
 P0            | P1            | P2             ;
 ld x5,0(x6)   | ld x5,0(x6)   | ld x5,0(x6)    ;
 xor x7,x5,x5  | xor x7,x5,x5  | bne x5,x0,LC00 ;
 add x10,x9,x7 | add x10,x9,x7 | LC00:          ;
 sd x8,0(x10)  | sd x8,0(x10)  | sd x7,0(x8)    ;
exists (0:x5=1 /\ 1:x5=1 /\ 2:x5=1)
