INFO:sim:172 - Generating IP...
Resolving generics for 'bram_32b_512w'...
Applying external generics to 'bram_32b_512w'...
Delivering associated files for 'bram_32b_512w'...
Delivering EJava files for 'bram_32b_512w'...
Generating implementation netlist for 'bram_32b_512w'...
INFO:sim - Pre-processing HDL files for 'bram_32b_512w'...
Running synthesis for 'bram_32b_512w'
Running ngcbuild...
Writing VEO instantiation template for 'bram_32b_512w'...
Writing Verilog behavioral simulation model for 'bram_32b_512w'...
WARNING:sim - Overwriting existing file
   /home/aom/Work/fpga_project/AtlysProjectAom/cputest/test2/wishbonetest/ipcore
   _dir/tmp/_cg/bram_32b_512w/doc/blk_mem_gen_v7_3_vinfo.html with file from
   view xilinx_documentation
Delivered 1 file into directory
/home/aom/Work/fpga_project/AtlysProjectAom/cputest/test2/wishbonetest/ipcore_di
r/tmp/_cg/bram_32b_512w
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'bram_32b_512w'...
Generating metadata file...
Generating ISE project file for 'bram_32b_512w'...
Generating ISE project...
XCO file found: bram_32b_512w.xco
XMDF file found: bram_32b_512w_xmdf.tcl
Adding
/home/aom/Work/fpga_project/AtlysProjectAom/cputest/test2/wishbonetest/ipcore_di
r/tmp/_cg/bram_32b_512w.asy -view all -origin_type imported
Adding
/home/aom/Work/fpga_project/AtlysProjectAom/cputest/test2/wishbonetest/ipcore_di
r/tmp/_cg/bram_32b_512w.ngc -view all -origin_type created
Checking file
"/home/aom/Work/fpga_project/AtlysProjectAom/cputest/test2/wishbonetest/ipcore_d
ir/tmp/_cg/bram_32b_512w.ngc" for project device match ...
File
"/home/aom/Work/fpga_project/AtlysProjectAom/cputest/test2/wishbonetest/ipcore_d
ir/tmp/_cg/bram_32b_512w.ngc" device information matches project device.
Adding
/home/aom/Work/fpga_project/AtlysProjectAom/cputest/test2/wishbonetest/ipcore_di
r/tmp/_cg/bram_32b_512w.sym -view all -origin_type imported
Adding
/home/aom/Work/fpga_project/AtlysProjectAom/cputest/test2/wishbonetest/ipcore_di
r/tmp/_cg/bram_32b_512w.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/aom/Work/fpga_project/AtlysProjectAom/cputest/test2/wishbonetest/ipcor
   e_dir/tmp/_cg/bram_32b_512w.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/aom/Work/fpga_project/AtlysProjectAom/cputest/test2/wishbonetest/ipcore_di
r/tmp/_cg/bram_32b_512w.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/bram_32b_512w"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'bram_32b_512w'.
