vendor_name = ModelSim
source_file = 1, C:/intelFPGA_lite/quartusprojects/riscv_top/riscv_top.v
source_file = 1, C:/intelFPGA_lite/quartusprojects/riscv_top/defination.v
source_file = 1, C:/intelFPGA_lite/quartusprojects/riscv_top/Control_E.v
source_file = 1, C:/intelFPGA_lite/quartusprojects/riscv_top/ALU.v
source_file = 1, C:/intelFPGA_lite/quartusprojects/riscv_top/PC.v
source_file = 1, C:/intelFPGA_lite/quartusprojects/riscv_top/mux4.v
source_file = 1, C:/intelFPGA_lite/quartusprojects/riscv_top/regfile.v
source_file = 1, C:/intelFPGA_lite/quartusprojects/riscv_top/rom.v
source_file = 1, C:/intelFPGA_lite/quartusprojects/riscv_top/EXT.v
source_file = 1, C:/intelFPGA_lite/quartusprojects/riscv_top/ram.v
source_file = 1, C:/intelFPGA_lite/quartusprojects/riscv_top/HazardUnit.v
source_file = 1, C:/intelFPGA_lite/quartusprojects/riscv_top/Reg.v
source_file = 1, C:/intelFPGA_lite/quartusprojects/riscv_top/RD.v
source_file = 1, C:/intelFPGA_lite/quartusprojects/riscv_top/db/riscv_top.cbx.xml
design_name = riscv_top
instance = comp, \clk~input , clk~input, riscv_top, 1
instance = comp, \rst_n~input , rst_n~input, riscv_top, 1
