;redcode
;assert 1
	SPL 0, <336
	CMP -207, <-130
	MOV -1, <-26
	MOV -11, <-20
	DJN -1, @-20
	JMN 270, 5
	JMN 270, 5
	DJN @104, 12
	JMZ 80, <62
	ADD #270, <401
	ADD #270, <401
	SLT #4, 40
	ADD #270, <401
	SLT #4, 40
	DJN -1, @-20
	CMP 3, 20
	CMP @121, 103
	SUB @-700, 4
	JMP <-4, @-23
	SUB @-700, 4
	ADD -1, <-20
	ADD -1, <-20
	SPL 0, <336
	SUB -12, @10
	ADD 30, 8
	SUB 20, @12
	SPL @804, 12
	ADD #4, -40
	SUB 804, 12
	SUB 20, @12
	ADD 30, 8
	ADD 30, 8
	ADD 30, 8
	SUB <-30, 9
	SUB @121, 103
	DJN -1, @-20
	SUB @121, 103
	ADD #270, <401
	CMP @-700, @4
	SUB 104, 12
	SUB @-700, 4
	JMN 0, <402
	JMN 0, <402
	SPL 0, <336
	DJN -1, @-20
	SUB @-700, 4
	SUB 804, 12
	CMP @121, 103
	ADD 30, 8
	ADD 30, 8
	DJN -1, @-20
	ADD 30, 8
