reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/branch.m2s
writing file ./../../../../../tmp/990240/spice/branch.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/localblock.m2s
writing file ./../../../../../tmp/990240/spice/localblock.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/globalblock.m2s
writing file ./../../../../../tmp/990240/spice/globalblock.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/SpiceFile.m2s
writing file ./../../../../../tmp/990240/spice/SpiceFile.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/parameters.m2s
writing file ./../../../../../tmp/990240/spice/parameters.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/drivers.m2s
writing file ./../../../../../tmp/990240/spice/drivers.sp

Cadence (R) Virtuoso (R) Spectre (R) Circuit Simulator
Version 11.1.0.509.isr14 64bit -- 14 Aug 2012
Copyright (C) 1989-2012 Cadence Design Systems, Inc. All rights reserved
        worldwide. Cadence, Virtuoso and Spectre are registered trademarks of
        Cadence Design Systems, Inc. All others are the property of their
        respective holders.

Protected by U.S. Patents: 
        5,610,847; 5,790,436; 5,812,431; 5,859,785; 5,949,992; 5,987,238; 
        6,088,523; 6,101,323; 6,151,698; 6,181,754; 6,260,176; 6,278,964; 
        6,349,272; 6,374,390; 6,493,849; 6,504,885; 6,618,837; 6,636,839; 
        6,778,025; 6,832,358; 6,851,097; 6,928,626; 7,024,652; 7,035,782; 
        7,085,700; 7,143,021; 7,493,240; 7,571,401.

Includes RSA BSAFE(R) Cryptographic or Security Protocol Software from RSA
        Security, Inc.

User: s0211331   Host: spchcl21.esat.kuleuven.be   HostID: 210A8C85   PID:
        10129
Memory  available: 574.7384 MB  physical: 541.9348 GB
CPU Type: Intel(R) Xeon(R) CPU E5-2670 0 @ 2.60GHz
          Processor PhysicalID CoreID Frequency
              0         0        0     2600.1
              1         1        0     2600.1
              2         0        1     2600.1
              3         1        1     2600.1
              4         0        2     2600.1
              5         1        2     2600.1
              6         0        3     2600.1
              7         1        3     2600.1
              8         0        4     2600.1
              9         1        4     2600.1
             10         0        5     2600.1
             11         1        5     2600.1
             12         0        6     2600.1
             13         1        6     2600.1
             14         0        7     2600.1
             15         1        7     2600.1
             16         0        0     2600.1
             17         1        0     2600.1
             18         0        1     2600.1
             19         1        1     2600.1
             20         0        2     2600.1
             21         1        2     2600.1
             22         0        3     2600.1
             23         1        3     2600.1
             24         0        4     2600.1
             25         1        4     2600.1
             26         0        5     2600.1
             27         1        5     2600.1
             28         0        6     2600.1
             29         1        6     2600.1
             30         0        7     2600.1
             31         1        7     2600.1


Simulating `../../../../../tmp/990240/spice/SpiceFile.sp' on
        spchcl21.esat.kuleuven.be at 9:52:45 AM, Sun Mar 30, 2014 (process id:
        10129).
Current working directory:
        /users/start2012/s0211331/Thesis-Design-of-RRam/Design.

Time for NDB Parsing: CPU = 1.78473 s, elapsed = 421.122 ms.
Time accumulated: CPU = 1.78473 s, elapsed = 421.122 ms.
Peak resident memory used = 36.8 Mbytes.


Time for Elaboration: CPU = 543.918 ms, elapsed = 565.088 ms.
Time accumulated: CPU = 2.32965 s, elapsed = 986.353 ms.
Peak resident memory used = 77.7 Mbytes.


Time for EDB Visiting: CPU = 301.954 ms, elapsed = 301.825 ms.
Time accumulated: CPU = 2.6316 s, elapsed = 1.28834 s.
Peak resident memory used = 110 Mbytes.


Circuit inventory:
              nodes 11981
              bsim4 4362  
          capacitor 194   
               cccs 4360  
             iprobe 4360  
           resistor 2112  
            vsource 4383  


Notice from spectre during initial setup.
    APS Enabled.
    Multithreading Enabled: 8 threads on system with 32 available processors.
        


Time for parsing: CPU = 2.05269 s, elapsed = 2.14923 s.
Time accumulated: CPU = 4.68429 s, elapsed = 3.43772 s.
Peak resident memory used = 158 Mbytes.


*************************************************
Monte Carlo Analysis `mymc': iteration = (1 -> 1)
*************************************************
Important parameter values:
    seed = 1234
    numbins = 1
    sampling = standard
    variations = mismatch
    firstrun = 1
    numruns = 1
    donominal = no

Notice from spectre during Monte Carlo analysis `mymc'.
    Out of 4 defined mismatch parameters, 0 is not referenced. There are 8720
        mismatch instances.


**** Performing monte carlo loop for `mymc'


***********************************************************
Transient Analysis `mymc-001_mytran': time = (0 s -> 12 ns)
***********************************************************

Notice from spectre during IC analysis, during transient analysis
        `mymc-001_mytran', during Monte Carlo analysis `mymc'.
    There are 1 IC nodes defined.
    GminDC = 1 pS is large enough to noticeably affect the DC solution.
        dV(xGB0.BLout_1) = 9.42526 uV
        Use the `gmin_check' option to eliminate or expand this report.

Important parameter values:
    start = 0 s
    outputstart = 0 s
    stop = 12 ns
    step = 12 ps
    maxstep = 240 ps
    ic = all
    useprevic = no
    skipdc = no
    reltol = 1e-03
    abstol(V) = 1 uV
    abstol(I) = 1 pA
    temp = 27 C
    tnom = 27 C
    tempeffects = all
    errpreset = moderate
    method = trap
    lteratio = 3.5
    relref = sigglobal
    cmin = 0 F
    gmin = 1 pS
    rabsshort = 1 mOhm

......9......8......7......6......5......4......3......2......1......0
Number of accepted tran steps =             397
Initial condition solution time: CPU = 2.33665 s, elapsed = 658.46 ms.
Intrinsic tran analysis time:    CPU = 21.3068 s, elapsed = 3.56041 s.
Total time required for tran analysis `mymc-001_mytran': CPU = 23.7364 s,
        elapsed = 4.28244 s.
Time accumulated: CPU = 28.9166 s, elapsed = 8.24985 s.
Peak resident memory used = 274 Mbytes.

Total time required for montecarlo analysis `mymc': CPU = 24.6692 s, elapsed =
        5.24863 s.
Time accumulated: CPU = 29.3535 s, elapsed = 8.68666 s.
Peak resident memory used = 274 Mbytes.


Aggregate audit (9:52:54 AM, Sun Mar 30, 2014):
Time used: CPU = 29.5 s, elapsed = 8.89 s, util. = 332%.
Time spent in licensing: elapsed = 135 ms.
Peak memory used = 274 Mbytes.
Simulation started at: 9:52:45 AM, Sun Mar 30, 2014, ended at: 9:52:54 AM, Sun
        Mar 30, 2014, with elapsed time (wall clock): 8.89 s.
spectre completes with 0 errors, 0 warnings, and 5 notices.

ans = 

               NoWLpB: 32
              NoBLpLB: 32
                 NoGB: 1
             NoreelGB: 512
    PercentageHighRef: 0.5000
    PercentageUsedRef: 0.2500
            WChargeBL: 3.0000e-07
            LChargeBL: 1.9500e-07
         WDischargeBL: 1.0000e-07
         WDischargeSL: 5.0000e-07
                  PWn: 1.0000e-07
                  PWp: 1.0000e-07
            PWpenable: 1.0000e-07
            PWnenable: 1.0000e-07
             PWMmuxLB: 2.0000e-07
             PWMmuxGB: 2.0000e-07
                  vdd: 1
           MismatchOn: 0
              numruns: 1
            simlength: 1.2000e-08
       randomizecells: 0
             refcells: [1x32 double]
            RMEMvalue: 'RMEMLow'
                thold: 2.0000e-10
              wavesin: {13x1 cell}
                SA_SH: [1x55 char]
               en_SAN: '[0 0 9e-09 0 9.1e-09 1 1.45e-08 1]'
               en_SAP: '[0 1 9e-09 1 9.05e-09 0 1.45e-08 0]'
           rnddirname: '990240'

reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/branch.m2s
writing file ./../../../../../tmp/994468/spice/branch.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/localblock.m2s
writing file ./../../../../../tmp/994468/spice/localblock.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/globalblock.m2s
writing file ./../../../../../tmp/994468/spice/globalblock.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/SpiceFile.m2s
writing file ./../../../../../tmp/994468/spice/SpiceFile.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/parameters.m2s
writing file ./../../../../../tmp/994468/spice/parameters.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/drivers.m2s
writing file ./../../../../../tmp/994468/spice/drivers.sp

Cadence (R) Virtuoso (R) Spectre (R) Circuit Simulator
Version 11.1.0.509.isr14 64bit -- 14 Aug 2012
Copyright (C) 1989-2012 Cadence Design Systems, Inc. All rights reserved
        worldwide. Cadence, Virtuoso and Spectre are registered trademarks of
        Cadence Design Systems, Inc. All others are the property of their
        respective holders.

Protected by U.S. Patents: 
        5,610,847; 5,790,436; 5,812,431; 5,859,785; 5,949,992; 5,987,238; 
        6,088,523; 6,101,323; 6,151,698; 6,181,754; 6,260,176; 6,278,964; 
        6,349,272; 6,374,390; 6,493,849; 6,504,885; 6,618,837; 6,636,839; 
        6,778,025; 6,832,358; 6,851,097; 6,928,626; 7,024,652; 7,035,782; 
        7,085,700; 7,143,021; 7,493,240; 7,571,401.

Includes RSA BSAFE(R) Cryptographic or Security Protocol Software from RSA
        Security, Inc.

User: s0211331   Host: spchcl21.esat.kuleuven.be   HostID: 210A8C85   PID:
        10188
Memory  available: 645.9555 MB  physical: 541.9348 GB
CPU Type: Intel(R) Xeon(R) CPU E5-2670 0 @ 2.60GHz
          Processor PhysicalID CoreID Frequency
              0         0        0     2600.1
              1         1        0     2600.1
              2         0        1     2600.1
              3         1        1     2600.1
              4         0        2     2600.1
              5         1        2     2600.1
              6         0        3     2600.1
              7         1        3     2600.1
              8         0        4     2600.1
              9         1        4     2600.1
             10         0        5     2600.1
             11         1        5     2600.1
             12         0        6     2600.1
             13         1        6     2600.1
             14         0        7     2600.1
             15         1        7     2600.1
             16         0        0     2600.1
             17         1        0     2600.1
             18         0        1     2600.1
             19         1        1     2600.1
             20         0        2     2600.1
             21         1        2     2600.1
             22         0        3     2600.1
             23         1        3     2600.1
             24         0        4     2600.1
             25         1        4     2600.1
             26         0        5     2600.1
             27         1        5     2600.1
             28         0        6     2600.1
             29         1        6     2600.1
             30         0        7     2600.1
             31         1        7     2600.1


Simulating `../../../../../tmp/994468/spice/SpiceFile.sp' on
        spchcl21.esat.kuleuven.be at 9:53:00 AM, Sun Mar 30, 2014 (process id:
        10188).
Current working directory:
        /users/start2012/s0211331/Thesis-Design-of-RRam/Design.

Time for NDB Parsing: CPU = 491.924 ms, elapsed = 141.654 ms.
Time accumulated: CPU = 491.924 ms, elapsed = 141.654 ms.
Peak resident memory used = 36.8 Mbytes.


Time for Elaboration: CPU = 544.917 ms, elapsed = 546.582 ms.
Time accumulated: CPU = 1.03684 s, elapsed = 688.364 ms.
Peak resident memory used = 78 Mbytes.


Time for EDB Visiting: CPU = 311.953 ms, elapsed = 312.023 ms.
Time accumulated: CPU = 1.34979 s, elapsed = 1.00078 s.
Peak resident memory used = 110 Mbytes.


Circuit inventory:
              nodes 12045
              bsim4 4394  
          capacitor 194   
               cccs 4392  
             iprobe 4392  
           resistor 2080  
            vsource 4415  


Notice from spectre during initial setup.
    APS Enabled.
    Multithreading Enabled: 8 threads on system with 32 available processors.
        


Time for parsing: CPU = 2.6426 s, elapsed = 2.71325 s.
Time accumulated: CPU = 3.99239 s, elapsed = 3.71418 s.
Peak resident memory used = 160 Mbytes.


*************************************************
Monte Carlo Analysis `mymc': iteration = (1 -> 1)
*************************************************
Important parameter values:
    seed = 1234
    numbins = 1
    sampling = standard
    variations = mismatch
    firstrun = 1
    numruns = 1
    donominal = no

Notice from spectre during Monte Carlo analysis `mymc'.
    Out of 4 defined mismatch parameters, 0 is not referenced. There are 8784
        mismatch instances.


**** Performing monte carlo loop for `mymc'


***********************************************************
Transient Analysis `mymc-001_mytran': time = (0 s -> 12 ns)
***********************************************************

Notice from spectre during IC analysis, during transient analysis
        `mymc-001_mytran', during Monte Carlo analysis `mymc'.
    There are 1 IC nodes defined.
    GminDC = 1 pS is large enough to noticeably affect the DC solution.
        dV(xGB0.xSA.xM1.mpmos:int_g) = 85.9891 uV
        Use the `gmin_check' option to eliminate or expand this report.

Important parameter values:
    start = 0 s
    outputstart = 0 s
    stop = 12 ns
    step = 12 ps
    maxstep = 240 ps
    ic = all
    useprevic = no
    skipdc = no
    reltol = 1e-03
    abstol(V) = 1 uV
    abstol(I) = 1 pA
    temp = 27 C
    tnom = 27 C
    tempeffects = all
    errpreset = moderate
    method = trap
    lteratio = 3.5
    relref = sigglobal
    cmin = 0 F
    gmin = 1 pS
    rabsshort = 1 mOhm

......9......8......7......6......5......4......3......2......1......0
Number of accepted tran steps =             389
Initial condition solution time: CPU = 3.06453 s, elapsed = 819.543 ms.
Intrinsic tran analysis time:    CPU = 27.4408 s, elapsed = 4.75673 s.
Total time required for tran analysis `mymc-001_mytran': CPU = 30.6253 s,
        elapsed = 5.65912 s.
Time accumulated: CPU = 35.1307 s, elapsed = 9.91504 s.
Peak resident memory used = 277 Mbytes.

Total time required for montecarlo analysis `mymc': CPU = 31.6272 s, elapsed =
        6.68935 s.
Time accumulated: CPU = 35.6196 s, elapsed = 10.4038 s.
Peak resident memory used = 277 Mbytes.


Aggregate audit (9:53:11 AM, Sun Mar 30, 2014):
Time used: CPU = 35.8 s, elapsed = 10.6 s, util. = 338%.
Time spent in licensing: elapsed = 112 ms.
Peak memory used = 277 Mbytes.
Simulation started at: 9:53:00 AM, Sun Mar 30, 2014, ended at: 9:53:11 AM, Sun
        Mar 30, 2014, with elapsed time (wall clock): 10.6 s.
spectre completes with 0 errors, 0 warnings, and 5 notices.

ans = 

               NoWLpB: 64
              NoBLpLB: 16
                 NoGB: 1
             NoreelGB: 512
    PercentageHighRef: 0.5000
    PercentageUsedRef: 0.5000
            WChargeBL: 3.0000e-07
            LChargeBL: 1.9500e-07
         WDischargeBL: 1.0000e-07
         WDischargeSL: 5.0000e-07
                  PWn: 1.0000e-07
                  PWp: 1.0000e-07
            PWpenable: 1.0000e-07
            PWnenable: 1.0000e-07
             PWMmuxLB: 2.0000e-07
             PWMmuxGB: 2.0000e-07
                  vdd: 1
           MismatchOn: 0
              numruns: 1
            simlength: 1.2000e-08
       randomizecells: 0
             refcells: [1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0]
            RMEMvalue: 'RMEMLow'
                thold: 2.0000e-10
              wavesin: {13x1 cell}
                SA_SH: [1x55 char]
               en_SAN: '[0 0 9e-09 0 9.1e-09 1 1.45e-08 1]'
               en_SAP: '[0 1 9e-09 1 9.05e-09 0 1.45e-08 0]'
           rnddirname: '994468'

reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/branch.m2s
writing file ./../../../../../tmp/136476/spice/branch.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/localblock.m2s
writing file ./../../../../../tmp/136476/spice/localblock.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/globalblock.m2s
writing file ./../../../../../tmp/136476/spice/globalblock.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/SpiceFile.m2s
writing file ./../../../../../tmp/136476/spice/SpiceFile.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/parameters.m2s
writing file ./../../../../../tmp/136476/spice/parameters.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/drivers.m2s
writing file ./../../../../../tmp/136476/spice/drivers.sp

Cadence (R) Virtuoso (R) Spectre (R) Circuit Simulator
Version 11.1.0.509.isr14 64bit -- 14 Aug 2012
Copyright (C) 1989-2012 Cadence Design Systems, Inc. All rights reserved
        worldwide. Cadence, Virtuoso and Spectre are registered trademarks of
        Cadence Design Systems, Inc. All others are the property of their
        respective holders.

Protected by U.S. Patents: 
        5,610,847; 5,790,436; 5,812,431; 5,859,785; 5,949,992; 5,987,238; 
        6,088,523; 6,101,323; 6,151,698; 6,181,754; 6,260,176; 6,278,964; 
        6,349,272; 6,374,390; 6,493,849; 6,504,885; 6,618,837; 6,636,839; 
        6,778,025; 6,832,358; 6,851,097; 6,928,626; 7,024,652; 7,035,782; 
        7,085,700; 7,143,021; 7,493,240; 7,571,401.

Includes RSA BSAFE(R) Cryptographic or Security Protocol Software from RSA
        Security, Inc.

User: s0211331   Host: spchcl21.esat.kuleuven.be   HostID: 210A8C85   PID:
        10291
Memory  available: 622.3134 MB  physical: 541.9348 GB
CPU Type: Intel(R) Xeon(R) CPU E5-2670 0 @ 2.60GHz
          Processor PhysicalID CoreID Frequency
              0         0        0     2600.1
              1         1        0     2600.1
              2         0        1     2600.1
              3         1        1     2600.1
              4         0        2     2600.1
              5         1        2     2600.1
              6         0        3     2600.1
              7         1        3     2600.1
              8         0        4     2600.1
              9         1        4     2600.1
             10         0        5     2600.1
             11         1        5     2600.1
             12         0        6     2600.1
             13         1        6     2600.1
             14         0        7     2600.1
             15         1        7     2600.1
             16         0        0     2600.1
             17         1        0     2600.1
             18         0        1     2600.1
             19         1        1     2600.1
             20         0        2     2600.1
             21         1        2     2600.1
             22         0        3     2600.1
             23         1        3     2600.1
             24         0        4     2600.1
             25         1        4     2600.1
             26         0        5     2600.1
             27         1        5     2600.1
             28         0        6     2600.1
             29         1        6     2600.1
             30         0        7     2600.1
             31         1        7     2600.1


Simulating `../../../../../tmp/136476/spice/SpiceFile.sp' on
        spchcl21.esat.kuleuven.be at 9:53:21 AM, Sun Mar 30, 2014 (process id:
        10291).
Current working directory:
        /users/start2012/s0211331/Thesis-Design-of-RRam/Design.

Time for NDB Parsing: CPU = 462.929 ms, elapsed = 163.628 ms.
Time accumulated: CPU = 462.929 ms, elapsed = 163.628 ms.
Peak resident memory used = 38.2 Mbytes.


Time for Elaboration: CPU = 908.862 ms, elapsed = 910.819 ms.
Time accumulated: CPU = 1.37179 s, elapsed = 1.07459 s.
Peak resident memory used = 104 Mbytes.


Time for EDB Visiting: CPU = 533.918 ms, elapsed = 533.756 ms.
Time accumulated: CPU = 1.90571 s, elapsed = 1.6085 s.
Peak resident memory used = 156 Mbytes.


Circuit inventory:
              nodes 19741
              bsim4 7056  
          capacitor 258   
               cccs 7054  
             iprobe 7054  
           resistor 4160  
            vsource 7078  


Notice from spectre during initial setup.
    APS Enabled.
    Multithreading Enabled: 8 threads on system with 32 available processors.
        


Time for parsing: CPU = 5.2842 s, elapsed = 5.3499 s.
Time accumulated: CPU = 7.18991 s, elapsed = 6.95856 s.
Peak resident memory used = 235 Mbytes.


*************************************************
Monte Carlo Analysis `mymc': iteration = (1 -> 1)
*************************************************
Important parameter values:
    seed = 1234
    numbins = 1
    sampling = standard
    variations = mismatch
    firstrun = 1
    numruns = 1
    donominal = no

Notice from spectre during Monte Carlo analysis `mymc'.
    Out of 4 defined mismatch parameters, 0 is not referenced. There are 14108
        mismatch instances.


**** Performing monte carlo loop for `mymc'


***********************************************************
Transient Analysis `mymc-001_mytran': time = (0 s -> 12 ns)
***********************************************************

Notice from spectre during IC analysis, during transient analysis
        `mymc-001_mytran', during Monte Carlo analysis `mymc'.
    There are 1 IC nodes defined.
    GminDC = 1 pS is large enough to noticeably affect the DC solution.
        dV(xGB0.BLout_1) = 9.43265 uV
        Use the `gmin_check' option to eliminate or expand this report.

Important parameter values:
    start = 0 s
    outputstart = 0 s
    stop = 12 ns
    step = 12 ps
    maxstep = 240 ps
    ic = all
    useprevic = no
    skipdc = no
    reltol = 1e-03
    abstol(V) = 1 uV
    abstol(I) = 1 pA
    temp = 27 C
    tnom = 27 C
    tempeffects = all
    errpreset = moderate
    method = trap
    lteratio = 3.5
    relref = sigglobal
    cmin = 0 F
    gmin = 1 pS
    rabsshort = 1 mOhm

......9......8......7......6......5......4......3......2......1......0
Number of accepted tran steps =             398
Initial condition solution time: CPU = 5.55616 s, elapsed = 1.61555 s.
Intrinsic tran analysis time:    CPU = 36.8514 s, elapsed = 6.02029 s.
Total time required for tran analysis `mymc-001_mytran': CPU = 42.6215 s,
        elapsed = 7.77699 s.
Time accumulated: CPU = 50.6483 s, elapsed = 15.6077 s.
Peak resident memory used = 426 Mbytes.

Total time required for montecarlo analysis `mymc': CPU = 44.1533 s, elapsed =
        9.34408 s.
Time accumulated: CPU = 51.3432 s, elapsed = 16.3029 s.
Peak resident memory used = 426 Mbytes.


Aggregate audit (9:53:38 AM, Sun Mar 30, 2014):
Time used: CPU = 51.6 s, elapsed = 16.5 s, util. = 312%.
Time spent in licensing: elapsed = 116 ms.
Peak memory used = 426 Mbytes.
Simulation started at: 9:53:21 AM, Sun Mar 30, 2014, ended at: 9:53:38 AM, Sun
        Mar 30, 2014, with elapsed time (wall clock): 16.5 s.
spectre completes with 0 errors, 0 warnings, and 5 notices.

ans = 

               NoWLpB: 64
              NoBLpLB: 32
                 NoGB: 1
             NoreelGB: 256
    PercentageHighRef: 0.5000
    PercentageUsedRef: 0.2500
            WChargeBL: 3.0000e-07
            LChargeBL: 1.9500e-07
         WDischargeBL: 1.0000e-07
         WDischargeSL: 5.0000e-07
                  PWn: 1.0000e-07
                  PWp: 1.0000e-07
            PWpenable: 1.0000e-07
            PWnenable: 1.0000e-07
             PWMmuxLB: 2.0000e-07
             PWMmuxGB: 2.0000e-07
                  vdd: 1
           MismatchOn: 0
              numruns: 1
            simlength: 1.2000e-08
       randomizecells: 0
             refcells: [1x32 double]
            RMEMvalue: 'RMEMLow'
                thold: 2.0000e-10
              wavesin: {14x1 cell}
                SA_SH: [1x55 char]
               en_SAN: '[0 0 9e-09 0 9.1e-09 1 1.45e-08 1]'
               en_SAP: '[0 1 9e-09 1 9.05e-09 0 1.45e-08 0]'
           rnddirname: '136476'

reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/branch.m2s
writing file ./../../../../../tmp/481384/spice/branch.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/localblock.m2s
writing file ./../../../../../tmp/481384/spice/localblock.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/globalblock.m2s
writing file ./../../../../../tmp/481384/spice/globalblock.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/SpiceFile.m2s
writing file ./../../../../../tmp/481384/spice/SpiceFile.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/parameters.m2s
writing file ./../../../../../tmp/481384/spice/parameters.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/drivers.m2s
writing file ./../../../../../tmp/481384/spice/drivers.sp

Cadence (R) Virtuoso (R) Spectre (R) Circuit Simulator
Version 11.1.0.509.isr14 64bit -- 14 Aug 2012
Copyright (C) 1989-2012 Cadence Design Systems, Inc. All rights reserved
        worldwide. Cadence, Virtuoso and Spectre are registered trademarks of
        Cadence Design Systems, Inc. All others are the property of their
        respective holders.

Protected by U.S. Patents: 
        5,610,847; 5,790,436; 5,812,431; 5,859,785; 5,949,992; 5,987,238; 
        6,088,523; 6,101,323; 6,151,698; 6,181,754; 6,260,176; 6,278,964; 
        6,349,272; 6,374,390; 6,493,849; 6,504,885; 6,618,837; 6,636,839; 
        6,778,025; 6,832,358; 6,851,097; 6,928,626; 7,024,652; 7,035,782; 
        7,085,700; 7,143,021; 7,493,240; 7,571,401.

Includes RSA BSAFE(R) Cryptographic or Security Protocol Software from RSA
        Security, Inc.

User: s0211331   Host: spchcl21.esat.kuleuven.be   HostID: 210A8C85   PID:
        10358
Memory  available: 587.2803 MB  physical: 541.9348 GB
CPU Type: Intel(R) Xeon(R) CPU E5-2670 0 @ 2.60GHz
          Processor PhysicalID CoreID Frequency
              0         0        0     2600.1
              1         1        0     2600.1
              2         0        1     2600.1
              3         1        1     2600.1
              4         0        2     2600.1
              5         1        2     2600.1
              6         0        3     2600.1
              7         1        3     2600.1
              8         0        4     2600.1
              9         1        4     2600.1
             10         0        5     2600.1
             11         1        5     2600.1
             12         0        6     2600.1
             13         1        6     2600.1
             14         0        7     2600.1
             15         1        7     2600.1
             16         0        0     2600.1
             17         1        0     2600.1
             18         0        1     2600.1
             19         1        1     2600.1
             20         0        2     2600.1
             21         1        2     2600.1
             22         0        3     2600.1
             23         1        3     2600.1
             24         0        4     2600.1
             25         1        4     2600.1
             26         0        5     2600.1
             27         1        5     2600.1
             28         0        6     2600.1
             29         1        6     2600.1
             30         0        7     2600.1
             31         1        7     2600.1


Simulating `../../../../../tmp/481384/spice/SpiceFile.sp' on
        spchcl21.esat.kuleuven.be at 9:53:56 AM, Sun Mar 30, 2014 (process id:
        10358).
Current working directory:
        /users/start2012/s0211331/Thesis-Design-of-RRam/Design.

Time for NDB Parsing: CPU = 384.94 ms, elapsed = 190.643 ms.
Time accumulated: CPU = 384.94 ms, elapsed = 190.643 ms.
Peak resident memory used = 41 Mbytes.


Time for Elaboration: CPU = 1.59476 s, elapsed = 1.59587 s.
Time accumulated: CPU = 1.9797 s, elapsed = 1.78667 s.
Peak resident memory used = 156 Mbytes.


Time for EDB Visiting: CPU = 1.12583 s, elapsed = 1.12523 s.
Time accumulated: CPU = 3.10553 s, elapsed = 2.91207 s.
Peak resident memory used = 246 Mbytes.


Circuit inventory:
              nodes 34797
              bsim4 12246 
          capacitor 386   
               cccs 12244 
             iprobe 12244 
           resistor 8320  
            vsource 12269 


Notice from spectre during initial setup.
    APS Enabled.
    Multithreading Enabled: 8 threads on system with 32 available processors.
        


Time for parsing: CPU = 8.60969 s, elapsed = 8.69445 s.
Time accumulated: CPU = 11.7152 s, elapsed = 11.6067 s.
Peak resident memory used = 382 Mbytes.


*************************************************
Monte Carlo Analysis `mymc': iteration = (1 -> 1)
*************************************************
Important parameter values:
    seed = 1234
    numbins = 1
    sampling = standard
    variations = mismatch
    firstrun = 1
    numruns = 1
    donominal = no

Notice from spectre during Monte Carlo analysis `mymc'.
    Out of 4 defined mismatch parameters, 0 is not referenced. There are 24488
        mismatch instances.


**** Performing monte carlo loop for `mymc'


***********************************************************
Transient Analysis `mymc-001_mytran': time = (0 s -> 12 ns)
***********************************************************

Notice from spectre during IC analysis, during transient analysis
        `mymc-001_mytran', during Monte Carlo analysis `mymc'.
    There are 1 IC nodes defined.

Finding DC approximate solution failed. Try again with try_fast_op set to no.

Notice from spectre during IC analysis, during transient analysis
        `mymc-001_mytran', during Monte Carlo analysis `mymc'.
    GminDC = 1 pS is large enough to noticeably affect the DC solution.
        dV(xGB0.BLout_1) = 4.63537 uV
        Use the `gmin_check' option to eliminate or expand this report.

Important parameter values:
    start = 0 s
    outputstart = 0 s
    stop = 12 ns
    step = 12 ps
    maxstep = 240 ps
    ic = all
    useprevic = no
    skipdc = no
    reltol = 1e-03
    abstol(V) = 1 uV
    abstol(I) = 1 pA
    temp = 27 C
    tnom = 27 C
    tempeffects = all
    errpreset = moderate
    method = trap
    lteratio = 3.5
    relref = sigglobal
    cmin = 0 F
    gmin = 1 pS
    rabsshort = 1 mOhm

......9......8......7......6......5......4......3......2......1......0
Number of accepted tran steps =             407
Initial condition solution time: CPU = 11.2093 s, elapsed = 4.82501 s.
Intrinsic tran analysis time:    CPU = 82.7854 s, elapsed = 12.5238 s.
Total time required for tran analysis `mymc-001_mytran': CPU = 94.3487 s (1m 
        34.3s), elapsed = 17.5917 s.
Time accumulated: CPU = 107.556 s (1m  47.6s), elapsed = 30.717 s.
Peak resident memory used = 721 Mbytes.

Total time required for montecarlo analysis `mymc': CPU = 97.1312 s (1m 
        37.1s), elapsed = 20.4016 s.
Time accumulated: CPU = 108.848 s (1m  48.8s), elapsed = 32.01 s.
Peak resident memory used = 721 Mbytes.


Aggregate audit (9:54:29 AM, Sun Mar 30, 2014):
Time used: CPU = 109 s (1m  49.2s), elapsed = 32.4 s, util. = 337%.
Time spent in licensing: elapsed = 129 ms.
Peak memory used = 721 Mbytes.
Simulation started at: 9:53:56 AM, Sun Mar 30, 2014, ended at: 9:54:29 AM, Sun
        Mar 30, 2014, with elapsed time (wall clock): 32.4 s.
spectre completes with 0 errors, 0 warnings, and 5 notices.

ans = 

               NoWLpB: 64
              NoBLpLB: 64
                 NoGB: 1
             NoreelGB: 128
    PercentageHighRef: 0.5000
    PercentageUsedRef: 0.1250
            WChargeBL: 3.0000e-07
            LChargeBL: 1.9500e-07
         WDischargeBL: 1.0000e-07
         WDischargeSL: 5.0000e-07
                  PWn: 1.0000e-07
                  PWp: 1.0000e-07
            PWpenable: 1.0000e-07
            PWnenable: 1.0000e-07
             PWMmuxLB: 2.0000e-07
             PWMmuxGB: 2.0000e-07
                  vdd: 1
           MismatchOn: 0
              numruns: 1
            simlength: 1.2000e-08
       randomizecells: 0
             refcells: [1x64 double]
            RMEMvalue: 'RMEMLow'
                thold: 2.0000e-10
              wavesin: {15x1 cell}
                SA_SH: [1x55 char]
               en_SAN: '[0 0 9e-09 0 9.1e-09 1 1.45e-08 1]'
               en_SAP: '[0 1 9e-09 1 9.05e-09 0 1.45e-08 0]'
           rnddirname: '481384'

reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/branch.m2s
writing file ./../../../../../tmp/111448/spice/branch.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/localblock.m2s
writing file ./../../../../../tmp/111448/spice/localblock.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/globalblock.m2s
writing file ./../../../../../tmp/111448/spice/globalblock.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/SpiceFile.m2s
writing file ./../../../../../tmp/111448/spice/SpiceFile.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/parameters.m2s
writing file ./../../../../../tmp/111448/spice/parameters.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/drivers.m2s
writing file ./../../../../../tmp/111448/spice/drivers.sp

Cadence (R) Virtuoso (R) Spectre (R) Circuit Simulator
Version 11.1.0.509.isr14 64bit -- 14 Aug 2012
Copyright (C) 1989-2012 Cadence Design Systems, Inc. All rights reserved
        worldwide. Cadence, Virtuoso and Spectre are registered trademarks of
        Cadence Design Systems, Inc. All others are the property of their
        respective holders.

Protected by U.S. Patents: 
        5,610,847; 5,790,436; 5,812,431; 5,859,785; 5,949,992; 5,987,238; 
        6,088,523; 6,101,323; 6,151,698; 6,181,754; 6,260,176; 6,278,964; 
        6,349,272; 6,374,390; 6,493,849; 6,504,885; 6,618,837; 6,636,839; 
        6,778,025; 6,832,358; 6,851,097; 6,928,626; 7,024,652; 7,035,782; 
        7,085,700; 7,143,021; 7,493,240; 7,571,401.

Includes RSA BSAFE(R) Cryptographic or Security Protocol Software from RSA
        Security, Inc.

User: s0211331   Host: spchcl21.esat.kuleuven.be   HostID: 210A8C85   PID:
        10483
Memory  available: 891.9203 MB  physical: 541.9348 GB
CPU Type: Intel(R) Xeon(R) CPU E5-2670 0 @ 2.60GHz
          Processor PhysicalID CoreID Frequency
              0         0        0     2600.1
              1         1        0     2600.1
              2         0        1     2600.1
              3         1        1     2600.1
              4         0        2     2600.1
              5         1        2     2600.1
              6         0        3     2600.1
              7         1        3     2600.1
              8         0        4     2600.1
              9         1        4     2600.1
             10         0        5     2600.1
             11         1        5     2600.1
             12         0        6     2600.1
             13         1        6     2600.1
             14         0        7     2600.1
             15         1        7     2600.1
             16         0        0     2600.1
             17         1        0     2600.1
             18         0        1     2600.1
             19         1        1     2600.1
             20         0        2     2600.1
             21         1        2     2600.1
             22         0        3     2600.1
             23         1        3     2600.1
             24         0        4     2600.1
             25         1        4     2600.1
             26         0        5     2600.1
             27         1        5     2600.1
             28         0        6     2600.1
             29         1        6     2600.1
             30         0        7     2600.1
             31         1        7     2600.1


Simulating `../../../../../tmp/111448/spice/SpiceFile.sp' on
        spchcl21.esat.kuleuven.be at 9:54:34 AM, Sun Mar 30, 2014 (process id:
        10483).
Current working directory:
        /users/start2012/s0211331/Thesis-Design-of-RRam/Design.

Time for NDB Parsing: CPU = 313.952 ms, elapsed = 146.302 ms.
Time accumulated: CPU = 313.952 ms, elapsed = 146.302 ms.
Peak resident memory used = 36.9 Mbytes.


Time for Elaboration: CPU = 670.898 ms, elapsed = 672.176 ms.
Time accumulated: CPU = 985.849 ms, elapsed = 818.614 ms.
Peak resident memory used = 87.2 Mbytes.


Time for EDB Visiting: CPU = 386.941 ms, elapsed = 387.436 ms.
Time accumulated: CPU = 1.37279 s, elapsed = 1.20621 s.
Peak resident memory used = 128 Mbytes.


Circuit inventory:
              nodes 15357
              bsim4 5722  
          capacitor 290   
               cccs 5720  
             iprobe 5720  
           resistor 2064  
            vsource 5743  


Notice from spectre during initial setup.
    APS Enabled.
    Multithreading Enabled: 8 threads on system with 32 available processors.
        


Time for parsing: CPU = 2.6406 s, elapsed = 2.71941 s.
Time accumulated: CPU = 4.01339 s, elapsed = 3.92578 s.
Peak resident memory used = 192 Mbytes.


*************************************************
Monte Carlo Analysis `mymc': iteration = (1 -> 1)
*************************************************
Important parameter values:
    seed = 1234
    numbins = 1
    sampling = standard
    variations = mismatch
    firstrun = 1
    numruns = 1
    donominal = no

Notice from spectre during Monte Carlo analysis `mymc'.
    Out of 4 defined mismatch parameters, 0 is not referenced. There are 11440
        mismatch instances.


**** Performing monte carlo loop for `mymc'


***********************************************************
Transient Analysis `mymc-001_mytran': time = (0 s -> 12 ns)
***********************************************************

Notice from spectre during IC analysis, during transient analysis
        `mymc-001_mytran', during Monte Carlo analysis `mymc'.
    There are 1 IC nodes defined.
    GminDC = 1 pS is large enough to noticeably affect the DC solution.
        dV(xGB0.xLB0.xdecWL.xnor_6_3_1.n2) = 20.0027 mV
        Use the `gmin_check' option to eliminate or expand this report.

Important parameter values:
    start = 0 s
    outputstart = 0 s
    stop = 12 ns
    step = 12 ps
    maxstep = 240 ps
    ic = all
    useprevic = no
    skipdc = no
    reltol = 1e-03
    abstol(V) = 1 uV
    abstol(I) = 1 pA
    temp = 27 C
    tnom = 27 C
    tempeffects = all
    errpreset = moderate
    method = trap
    lteratio = 3.5
    relref = sigglobal
    cmin = 0 F
    gmin = 1 pS
    rabsshort = 1 mOhm

......9......8......7......6......5......4......3......2......1......0
Number of accepted tran steps =             410
Initial condition solution time: CPU = 3.50947 s, elapsed = 955.911 ms.
Intrinsic tran analysis time:    CPU = 38.3642 s, elapsed = 6.13352 s.
Total time required for tran analysis `mymc-001_mytran': CPU = 42.0306 s,
        elapsed = 7.18717 s.
Time accumulated: CPU = 46.6629 s, elapsed = 11.7752 s.
Peak resident memory used = 342 Mbytes.

Total time required for montecarlo analysis `mymc': CPU = 43.1494 s, elapsed =
        8.34963 s.
Time accumulated: CPU = 47.1628 s, elapsed = 12.2757 s.
Peak resident memory used = 342 Mbytes.


Aggregate audit (9:54:47 AM, Sun Mar 30, 2014):
Time used: CPU = 47.3 s, elapsed = 12.5 s, util. = 380%.
Time spent in licensing: elapsed = 118 ms.
Peak memory used = 342 Mbytes.
Simulation started at: 9:54:34 AM, Sun Mar 30, 2014, ended at: 9:54:47 AM, Sun
        Mar 30, 2014, with elapsed time (wall clock): 12.5 s.
spectre completes with 0 errors, 0 warnings, and 5 notices.

ans = 

               NoWLpB: 128
              NoBLpLB: 8
                 NoGB: 1
             NoreelGB: 512
    PercentageHighRef: 0.5000
    PercentageUsedRef: 1
            WChargeBL: 3.0000e-07
            LChargeBL: 1.9500e-07
         WDischargeBL: 1.0000e-07
         WDischargeSL: 5.0000e-07
                  PWn: 1.0000e-07
                  PWp: 1.0000e-07
            PWpenable: 1.0000e-07
            PWnenable: 1.0000e-07
             PWMmuxLB: 2.0000e-07
             PWMmuxGB: 2.0000e-07
                  vdd: 1
           MismatchOn: 0
              numruns: 1
            simlength: 1.2000e-08
       randomizecells: 0
             refcells: [1 1 1 1 0 0 0 0]
            RMEMvalue: 'RMEMLow'
                thold: 2.0000e-10
              wavesin: {13x1 cell}
                SA_SH: [1x55 char]
               en_SAN: '[0 0 9e-09 0 9.1e-09 1 1.45e-08 1]'
               en_SAP: '[0 1 9e-09 1 9.05e-09 0 1.45e-08 0]'
           rnddirname: '111448'

reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/branch.m2s
writing file ./../../../../../tmp/893401/spice/branch.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/localblock.m2s
writing file ./../../../../../tmp/893401/spice/localblock.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/globalblock.m2s
writing file ./../../../../../tmp/893401/spice/globalblock.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/SpiceFile.m2s
writing file ./../../../../../tmp/893401/spice/SpiceFile.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/parameters.m2s
writing file ./../../../../../tmp/893401/spice/parameters.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/drivers.m2s
writing file ./../../../../../tmp/893401/spice/drivers.sp

Cadence (R) Virtuoso (R) Spectre (R) Circuit Simulator
Version 11.1.0.509.isr14 64bit -- 14 Aug 2012
Copyright (C) 1989-2012 Cadence Design Systems, Inc. All rights reserved
        worldwide. Cadence, Virtuoso and Spectre are registered trademarks of
        Cadence Design Systems, Inc. All others are the property of their
        respective holders.

Protected by U.S. Patents: 
        5,610,847; 5,790,436; 5,812,431; 5,859,785; 5,949,992; 5,987,238; 
        6,088,523; 6,101,323; 6,151,698; 6,181,754; 6,260,176; 6,278,964; 
        6,349,272; 6,374,390; 6,493,849; 6,504,885; 6,618,837; 6,636,839; 
        6,778,025; 6,832,358; 6,851,097; 6,928,626; 7,024,652; 7,035,782; 
        7,085,700; 7,143,021; 7,493,240; 7,571,401.

Includes RSA BSAFE(R) Cryptographic or Security Protocol Software from RSA
        Security, Inc.

User: s0211331   Host: spchcl21.esat.kuleuven.be   HostID: 210A8C85   PID:
        11089
Memory  available: 640.3604 MB  physical: 541.9348 GB
CPU Type: Intel(R) Xeon(R) CPU E5-2670 0 @ 2.60GHz
          Processor PhysicalID CoreID Frequency
              0         0        0     2600.1
              1         1        0     2600.1
              2         0        1     2600.1
              3         1        1     2600.1
              4         0        2     2600.1
              5         1        2     2600.1
              6         0        3     2600.1
              7         1        3     2600.1
              8         0        4     2600.1
              9         1        4     2600.1
             10         0        5     2600.1
             11         1        5     2600.1
             12         0        6     2600.1
             13         1        6     2600.1
             14         0        7     2600.1
             15         1        7     2600.1
             16         0        0     2600.1
             17         1        0     2600.1
             18         0        1     2600.1
             19         1        1     2600.1
             20         0        2     2600.1
             21         1        2     2600.1
             22         0        3     2600.1
             23         1        3     2600.1
             24         0        4     2600.1
             25         1        4     2600.1
             26         0        5     2600.1
             27         1        5     2600.1
             28         0        6     2600.1
             29         1        6     2600.1
             30         0        7     2600.1
             31         1        7     2600.1


Simulating `../../../../../tmp/893401/spice/SpiceFile.sp' on
        spchcl21.esat.kuleuven.be at 9:54:56 AM, Sun Mar 30, 2014 (process id:
        11089).
Current working directory:
        /users/start2012/s0211331/Thesis-Design-of-RRam/Design.

Time for NDB Parsing: CPU = 143.977 ms, elapsed = 160.586 ms.
Time accumulated: CPU = 143.977 ms, elapsed = 160.586 ms.
Peak resident memory used = 38.3 Mbytes.


Time for Elaboration: CPU = 1.20182 s, elapsed = 1.22411 s.
Time accumulated: CPU = 1.34579 s, elapsed = 1.38486 s.
Peak resident memory used = 111 Mbytes.


Time for EDB Visiting: CPU = 604.909 ms, elapsed = 603.984 ms.
Time accumulated: CPU = 1.9507 s, elapsed = 1.98901 s.
Peak resident memory used = 170 Mbytes.


Circuit inventory:
              nodes 22325
              bsim4 8096  
          capacitor 322   
               cccs 8094  
             iprobe 8094  
           resistor 4128  
            vsource 8118  


Notice from spectre during initial setup.
    APS Enabled.
    Multithreading Enabled: 8 threads on system with 32 available processors.
        


Time for parsing: CPU = 3.9244 s, elapsed = 4.01115 s.
Time accumulated: CPU = 5.87511 s, elapsed = 6.00032 s.
Peak resident memory used = 263 Mbytes.


*************************************************
Monte Carlo Analysis `mymc': iteration = (1 -> 1)
*************************************************
Important parameter values:
    seed = 1234
    numbins = 1
    sampling = standard
    variations = mismatch
    firstrun = 1
    numruns = 1
    donominal = no

Notice from spectre during Monte Carlo analysis `mymc'.
    Out of 4 defined mismatch parameters, 0 is not referenced. There are 16188
        mismatch instances.


**** Performing monte carlo loop for `mymc'


***********************************************************
Transient Analysis `mymc-001_mytran': time = (0 s -> 12 ns)
***********************************************************

Notice from spectre during IC analysis, during transient analysis
        `mymc-001_mytran', during Monte Carlo analysis `mymc'.
    There are 1 IC nodes defined.
    GminDC = 1 pS is large enough to noticeably affect the DC solution.
        dV(xGB0.xSA.xM1.mpmos:int_g) = 85.9891 uV
        Use the `gmin_check' option to eliminate or expand this report.

Important parameter values:
    start = 0 s
    outputstart = 0 s
    stop = 12 ns
    step = 12 ps
    maxstep = 240 ps
    ic = all
    useprevic = no
    skipdc = no
    reltol = 1e-03
    abstol(V) = 1 uV
    abstol(I) = 1 pA
    temp = 27 C
    tnom = 27 C
    tempeffects = all
    errpreset = moderate
    method = trap
    lteratio = 3.5
    relref = sigglobal
    cmin = 0 F
    gmin = 1 pS
    rabsshort = 1 mOhm

......9......8......7......6......5......4......3......2......1......0
Number of accepted tran steps =             409
Initial condition solution time: CPU = 8.22275 s, elapsed = 2.41209 s.
Intrinsic tran analysis time:    CPU = 55.6525 s, elapsed = 8.47493 s.
Total time required for tran analysis `mymc-001_mytran': CPU = 64.1143 s (1m 
        4.1s), elapsed = 11.0575 s.
Time accumulated: CPU = 70.9232 s (1m  10.9s), elapsed = 18.0222 s.
Peak resident memory used = 478 Mbytes.

Total time required for montecarlo analysis `mymc': CPU = 65.891 s (1m  5.9s),
        elapsed = 12.8646 s.
Time accumulated: CPU = 71.7661 s (1m  11.8s), elapsed = 18.8653 s.
Peak resident memory used = 478 Mbytes.


Aggregate audit (9:55:16 AM, Sun Mar 30, 2014):
Time used: CPU = 72.1 s (1m  12.1s), elapsed = 19.2 s, util. = 375%.
Time spent in licensing: elapsed = 114 ms.
Peak memory used = 478 Mbytes.
Simulation started at: 9:54:56 AM, Sun Mar 30, 2014, ended at: 9:55:16 AM, Sun
        Mar 30, 2014, with elapsed time (wall clock): 19.2 s.
spectre completes with 0 errors, 0 warnings, and 5 notices.

ans = 

               NoWLpB: 128
              NoBLpLB: 16
                 NoGB: 1
             NoreelGB: 256
    PercentageHighRef: 0.5000
    PercentageUsedRef: 0.5000
            WChargeBL: 3.0000e-07
            LChargeBL: 1.9500e-07
         WDischargeBL: 1.0000e-07
         WDischargeSL: 5.0000e-07
                  PWn: 1.0000e-07
                  PWp: 1.0000e-07
            PWpenable: 1.0000e-07
            PWnenable: 1.0000e-07
             PWMmuxLB: 2.0000e-07
             PWMmuxGB: 2.0000e-07
                  vdd: 1
           MismatchOn: 0
              numruns: 1
            simlength: 1.2000e-08
       randomizecells: 0
             refcells: [1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0]
            RMEMvalue: 'RMEMLow'
                thold: 2.0000e-10
              wavesin: {14x1 cell}
                SA_SH: [1x55 char]
               en_SAN: '[0 0 9e-09 0 9.1e-09 1 1.45e-08 1]'
               en_SAP: '[0 1 9e-09 1 9.05e-09 0 1.45e-08 0]'
           rnddirname: '893401'

reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/branch.m2s
writing file ./../../../../../tmp/563108/spice/branch.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/localblock.m2s
writing file ./../../../../../tmp/563108/spice/localblock.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/globalblock.m2s
writing file ./../../../../../tmp/563108/spice/globalblock.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/SpiceFile.m2s
writing file ./../../../../../tmp/563108/spice/SpiceFile.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/parameters.m2s
writing file ./../../../../../tmp/563108/spice/parameters.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/drivers.m2s
writing file ./../../../../../tmp/563108/spice/drivers.sp

Cadence (R) Virtuoso (R) Spectre (R) Circuit Simulator
Version 11.1.0.509.isr14 64bit -- 14 Aug 2012
Copyright (C) 1989-2012 Cadence Design Systems, Inc. All rights reserved
        worldwide. Cadence, Virtuoso and Spectre are registered trademarks of
        Cadence Design Systems, Inc. All others are the property of their
        respective holders.

Protected by U.S. Patents: 
        5,610,847; 5,790,436; 5,812,431; 5,859,785; 5,949,992; 5,987,238; 
        6,088,523; 6,101,323; 6,151,698; 6,181,754; 6,260,176; 6,278,964; 
        6,349,272; 6,374,390; 6,493,849; 6,504,885; 6,618,837; 6,636,839; 
        6,778,025; 6,832,358; 6,851,097; 6,928,626; 7,024,652; 7,035,782; 
        7,085,700; 7,143,021; 7,493,240; 7,571,401.

Includes RSA BSAFE(R) Cryptographic or Security Protocol Software from RSA
        Security, Inc.

User: s0211331   Host: spchcl21.esat.kuleuven.be   HostID: 210A8C85   PID:
        11548
Memory  available: 576.3072 MB  physical: 541.9348 GB
CPU Type: Intel(R) Xeon(R) CPU E5-2670 0 @ 2.60GHz
          Processor PhysicalID CoreID Frequency
              0         0        0     2600.1
              1         1        0     2600.1
              2         0        1     2600.1
              3         1        1     2600.1
              4         0        2     2600.1
              5         1        2     2600.1
              6         0        3     2600.1
              7         1        3     2600.1
              8         0        4     2600.1
              9         1        4     2600.1
             10         0        5     2600.1
             11         1        5     2600.1
             12         0        6     2600.1
             13         1        6     2600.1
             14         0        7     2600.1
             15         1        7     2600.1
             16         0        0     2600.1
             17         1        0     2600.1
             18         0        1     2600.1
             19         1        1     2600.1
             20         0        2     2600.1
             21         1        2     2600.1
             22         0        3     2600.1
             23         1        3     2600.1
             24         0        4     2600.1
             25         1        4     2600.1
             26         0        5     2600.1
             27         1        5     2600.1
             28         0        6     2600.1
             29         1        6     2600.1
             30         0        7     2600.1
             31         1        7     2600.1


Simulating `../../../../../tmp/563108/spice/SpiceFile.sp' on
        spchcl21.esat.kuleuven.be at 9:55:33 AM, Sun Mar 30, 2014 (process id:
        11548).
Current working directory:
        /users/start2012/s0211331/Thesis-Design-of-RRam/Design.

Time for NDB Parsing: CPU = 162.974 ms, elapsed = 202.217 ms.
Time accumulated: CPU = 162.974 ms, elapsed = 202.217 ms.
Peak resident memory used = 41.1 Mbytes.


Time for Elaboration: CPU = 1.63775 s, elapsed = 1.63781 s.
Time accumulated: CPU = 1.80072 s, elapsed = 1.8402 s.
Peak resident memory used = 159 Mbytes.


Time for EDB Visiting: CPU = 954.855 ms, elapsed = 954.714 ms.
Time accumulated: CPU = 2.75558 s, elapsed = 2.79507 s.
Peak resident memory used = 254 Mbytes.


Circuit inventory:
              nodes 36165
              bsim4 12806 
          capacitor 386   
               cccs 12804 
             iprobe 12804 
           resistor 8256  
            vsource 12829 


Notice from spectre during initial setup.
    APS Enabled.
    Multithreading Enabled: 8 threads on system with 32 available processors.
        


Time for parsing: CPU = 7.96479 s, elapsed = 8.0396 s.
Time accumulated: CPU = 10.7204 s, elapsed = 10.8348 s.
Peak resident memory used = 394 Mbytes.


*************************************************
Monte Carlo Analysis `mymc': iteration = (1 -> 1)
*************************************************
Important parameter values:
    seed = 1234
    numbins = 1
    sampling = standard
    variations = mismatch
    firstrun = 1
    numruns = 1
    donominal = no

Notice from spectre during Monte Carlo analysis `mymc'.
    Out of 4 defined mismatch parameters, 0 is not referenced. There are 25608
        mismatch instances.


**** Performing monte carlo loop for `mymc'


***********************************************************
Transient Analysis `mymc-001_mytran': time = (0 s -> 12 ns)
***********************************************************

Notice from spectre during IC analysis, during transient analysis
        `mymc-001_mytran', during Monte Carlo analysis `mymc'.
    There are 1 IC nodes defined.

Finding DC approximate solution failed. Try again with try_fast_op set to no.

Notice from spectre during IC analysis, during transient analysis
        `mymc-001_mytran', during Monte Carlo analysis `mymc'.
    GminDC = 1 pS is large enough to noticeably affect the DC solution.
        dV(xGB0.BLout_1) = 9.43257 uV
        Use the `gmin_check' option to eliminate or expand this report.

Important parameter values:
    start = 0 s
    outputstart = 0 s
    stop = 12 ns
    step = 12 ps
    maxstep = 240 ps
    ic = all
    useprevic = no
    skipdc = no
    reltol = 1e-03
    abstol(V) = 1 uV
    abstol(I) = 1 pA
    temp = 27 C
    tnom = 27 C
    tempeffects = all
    errpreset = moderate
    method = trap
    lteratio = 3.5
    relref = sigglobal
    cmin = 0 F
    gmin = 1 pS
    rabsshort = 1 mOhm

......9......8......7......6......5......4......3......2......1......0
Number of accepted tran steps =             412
Initial condition solution time: CPU = 15.7116 s, elapsed = 5.57708 s.
Intrinsic tran analysis time:    CPU = 91.5751 s, elapsed = 13.82 s.
Total time required for tran analysis `mymc-001_mytran': CPU = 107.701 s (1m 
        47.7s), elapsed = 19.6696 s.
Time accumulated: CPU = 120.029 s (2m  0.0s), elapsed = 32.1433 s.
Peak resident memory used = 757 Mbytes.

Total time required for montecarlo analysis `mymc': CPU = 110.523 s (1m 
        50.5s), elapsed = 22.5224 s.
Time accumulated: CPU = 121.25 s (2m  1.2s), elapsed = 33.3634 s.
Peak resident memory used = 757 Mbytes.


Aggregate audit (9:56:07 AM, Sun Mar 30, 2014):
Time used: CPU = 122 s (2m  1.7s), elapsed = 33.9 s, util. = 359%.
Time spent in licensing: elapsed = 123 ms.
Peak memory used = 757 Mbytes.
Simulation started at: 9:55:33 AM, Sun Mar 30, 2014, ended at: 9:56:07 AM, Sun
        Mar 30, 2014, with elapsed time (wall clock): 33.9 s.
spectre completes with 0 errors, 0 warnings, and 5 notices.

ans = 

               NoWLpB: 128
              NoBLpLB: 32
                 NoGB: 1
             NoreelGB: 128
    PercentageHighRef: 0.5000
    PercentageUsedRef: 0.2500
            WChargeBL: 3.0000e-07
            LChargeBL: 1.9500e-07
         WDischargeBL: 1.0000e-07
         WDischargeSL: 5.0000e-07
                  PWn: 1.0000e-07
                  PWp: 1.0000e-07
            PWpenable: 1.0000e-07
            PWnenable: 1.0000e-07
             PWMmuxLB: 2.0000e-07
             PWMmuxGB: 2.0000e-07
                  vdd: 1
           MismatchOn: 0
              numruns: 1
            simlength: 1.2000e-08
       randomizecells: 0
             refcells: [1x32 double]
            RMEMvalue: 'RMEMLow'
                thold: 2.0000e-10
              wavesin: {15x1 cell}
                SA_SH: [1x55 char]
               en_SAN: '[0 0 9e-09 0 9.1e-09 1 1.45e-08 1]'
               en_SAP: '[0 1 9e-09 1 9.05e-09 0 1.45e-08 0]'
           rnddirname: '563108'

reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/branch.m2s
writing file ./../../../../../tmp/934909/spice/branch.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/localblock.m2s
writing file ./../../../../../tmp/934909/spice/localblock.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/globalblock.m2s
writing file ./../../../../../tmp/934909/spice/globalblock.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/SpiceFile.m2s
writing file ./../../../../../tmp/934909/spice/SpiceFile.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/parameters.m2s
writing file ./../../../../../tmp/934909/spice/parameters.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/drivers.m2s
writing file ./../../../../../tmp/934909/spice/drivers.sp

Cadence (R) Virtuoso (R) Spectre (R) Circuit Simulator
Version 11.1.0.509.isr14 64bit -- 14 Aug 2012
Copyright (C) 1989-2012 Cadence Design Systems, Inc. All rights reserved
        worldwide. Cadence, Virtuoso and Spectre are registered trademarks of
        Cadence Design Systems, Inc. All others are the property of their
        respective holders.

Protected by U.S. Patents: 
        5,610,847; 5,790,436; 5,812,431; 5,859,785; 5,949,992; 5,987,238; 
        6,088,523; 6,101,323; 6,151,698; 6,181,754; 6,260,176; 6,278,964; 
        6,349,272; 6,374,390; 6,493,849; 6,504,885; 6,618,837; 6,636,839; 
        6,778,025; 6,832,358; 6,851,097; 6,928,626; 7,024,652; 7,035,782; 
        7,085,700; 7,143,021; 7,493,240; 7,571,401.

Includes RSA BSAFE(R) Cryptographic or Security Protocol Software from RSA
        Security, Inc.

User: s0211331   Host: spchcl21.esat.kuleuven.be   HostID: 210A8C85   PID:
        11702
Memory  available: 710.1276 MB  physical: 541.9348 GB
CPU Type: Intel(R) Xeon(R) CPU E5-2670 0 @ 2.60GHz
          Processor PhysicalID CoreID Frequency
              0         0        0     2600.1
              1         1        0     2600.1
              2         0        1     2600.1
              3         1        1     2600.1
              4         0        2     2600.1
              5         1        2     2600.1
              6         0        3     2600.1
              7         1        3     2600.1
              8         0        4     2600.1
              9         1        4     2600.1
             10         0        5     2600.1
             11         1        5     2600.1
             12         0        6     2600.1
             13         1        6     2600.1
             14         0        7     2600.1
             15         1        7     2600.1
             16         0        0     2600.1
             17         1        0     2600.1
             18         0        1     2600.1
             19         1        1     2600.1
             20         0        2     2600.1
             21         1        2     2600.1
             22         0        3     2600.1
             23         1        3     2600.1
             24         0        4     2600.1
             25         1        4     2600.1
             26         0        5     2600.1
             27         1        5     2600.1
             28         0        6     2600.1
             29         1        6     2600.1
             30         0        7     2600.1
             31         1        7     2600.1


Simulating `../../../../../tmp/934909/spice/SpiceFile.sp' on
        spchcl21.esat.kuleuven.be at 9:56:52 AM, Sun Mar 30, 2014 (process id:
        11702).
Current working directory:
        /users/start2012/s0211331/Thesis-Design-of-RRam/Design.

Time for NDB Parsing: CPU = 1.39179 s, elapsed = 259.395 ms.
Time accumulated: CPU = 1.39179 s, elapsed = 259.395 ms.
Peak resident memory used = 46.6 Mbytes.


Time for Elaboration: CPU = 3.01654 s, elapsed = 3.01858 s.
Time accumulated: CPU = 4.40933 s, elapsed = 3.27817 s.
Peak resident memory used = 253 Mbytes.


Time for EDB Visiting: CPU = 1.76373 s, elapsed = 1.76249 s.
Time accumulated: CPU = 6.17306 s, elapsed = 5.04083 s.
Peak resident memory used = 418 Mbytes.


Circuit inventory:
              nodes 63509
              bsim4 22092 
          capacitor 514   
               cccs 22090 
             iprobe 22090 
           resistor 16512 
            vsource 22116 


Notice from spectre during initial setup.
    APS Enabled.
    Multithreading Enabled: 8 threads on system with 32 available processors.
        


Time for parsing: CPU = 25.1142 s, elapsed = 25.156 s.
Time accumulated: CPU = 31.2872 s, elapsed = 30.197 s.
Peak resident memory used = 660 Mbytes.


*************************************************
Monte Carlo Analysis `mymc': iteration = (1 -> 1)
*************************************************
Important parameter values:
    seed = 1234
    numbins = 1
    sampling = standard
    variations = mismatch
    firstrun = 1
    numruns = 1
    donominal = no

Notice from spectre during Monte Carlo analysis `mymc'.
    Out of 4 defined mismatch parameters, 0 is not referenced. There are 44180
        mismatch instances.


**** Performing monte carlo loop for `mymc'


***********************************************************
Transient Analysis `mymc-001_mytran': time = (0 s -> 12 ns)
***********************************************************

Notice from spectre during IC analysis, during transient analysis
        `mymc-001_mytran', during Monte Carlo analysis `mymc'.
    There are 1 IC nodes defined.

Finding DC approximate solution failed. Try again with try_fast_op set to no.

Notice from spectre during IC analysis, during transient analysis
        `mymc-001_mytran', during Monte Carlo analysis `mymc'.
    GminDC = 1 pS is large enough to noticeably affect the DC solution.
        dV(xGB0.BLout_1) = 4.63943 uV
        Use the `gmin_check' option to eliminate or expand this report.

Important parameter values:
    start = 0 s
    outputstart = 0 s
    stop = 12 ns
    step = 12 ps
    maxstep = 240 ps
    ic = all
    useprevic = no
    skipdc = no
    reltol = 1e-03
    abstol(V) = 1 uV
    abstol(I) = 1 pA
    temp = 27 C
    tnom = 27 C
    tempeffects = all
    errpreset = moderate
    method = trap
    lteratio = 3.5
    relref = sigglobal
    cmin = 0 F
    gmin = 1 pS
    rabsshort = 1 mOhm

......9......8......7......6......5......4......3......2......1......0
Number of accepted tran steps =             424
Initial condition solution time: CPU = 26.362 s, elapsed = 9.62235 s.
Intrinsic tran analysis time:    CPU = 162.503 s, elapsed = 23.7899 s.
Total time required for tran analysis `mymc-001_mytran': CPU = 189.629 s (3m 
        9.6s), elapsed = 33.9465 s.
Time accumulated: CPU = 223.776 s (3m  43.8s), elapsed = 67.0357 s (1m  7.0s).
Peak resident memory used = 1.23 Gbytes.

Total time required for montecarlo analysis `mymc': CPU = 194.792 s (3m 
        14.8s), elapsed = 39.1414 s.
Time accumulated: CPU = 226.081 s (3m  46.1s), elapsed = 69.3401 s (1m  9.3s).
Peak resident memory used = 1.23 Gbytes.


Aggregate audit (9:58:02 AM, Sun Mar 30, 2014):
Time used: CPU = 227 s (3m  46.9s), elapsed = 70.2 s (1m  10.2s), util. =
        323%.
Time spent in licensing: elapsed = 129 ms.
Peak memory used = 1.23 Gbytes.
Simulation started at: 9:56:52 AM, Sun Mar 30, 2014, ended at: 9:58:02 AM, Sun
        Mar 30, 2014, with elapsed time (wall clock): 70.2 s (1m  10.2s).
spectre completes with 0 errors, 0 warnings, and 5 notices.

ans = 

               NoWLpB: 128
              NoBLpLB: 64
                 NoGB: 1
             NoreelGB: 64
    PercentageHighRef: 0.5000
    PercentageUsedRef: 0.1250
            WChargeBL: 3.0000e-07
            LChargeBL: 1.9500e-07
         WDischargeBL: 1.0000e-07
         WDischargeSL: 5.0000e-07
                  PWn: 1.0000e-07
                  PWp: 1.0000e-07
            PWpenable: 1.0000e-07
            PWnenable: 1.0000e-07
             PWMmuxLB: 2.0000e-07
             PWMmuxGB: 2.0000e-07
                  vdd: 1
           MismatchOn: 0
              numruns: 1
            simlength: 1.2000e-08
       randomizecells: 0
             refcells: [1x64 double]
            RMEMvalue: 'RMEMLow'
                thold: 2.0000e-10
              wavesin: {16x1 cell}
                SA_SH: [1x55 char]
               en_SAN: '[0 0 9e-09 0 9.1e-09 1 1.45e-08 1]'
               en_SAP: '[0 1 9e-09 1 9.05e-09 0 1.45e-08 0]'
           rnddirname: '934909'

reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/branch.m2s
writing file ./../../../../../tmp/87606/spice/branch.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/localblock.m2s
writing file ./../../../../../tmp/87606/spice/localblock.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/globalblock.m2s
writing file ./../../../../../tmp/87606/spice/globalblock.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/SpiceFile.m2s
writing file ./../../../../../tmp/87606/spice/SpiceFile.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/parameters.m2s
writing file ./../../../../../tmp/87606/spice/parameters.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/drivers.m2s
writing file ./../../../../../tmp/87606/spice/drivers.sp

Cadence (R) Virtuoso (R) Spectre (R) Circuit Simulator
Version 11.1.0.509.isr14 64bit -- 14 Aug 2012
Copyright (C) 1989-2012 Cadence Design Systems, Inc. All rights reserved
        worldwide. Cadence, Virtuoso and Spectre are registered trademarks of
        Cadence Design Systems, Inc. All others are the property of their
        respective holders.

Protected by U.S. Patents: 
        5,610,847; 5,790,436; 5,812,431; 5,859,785; 5,949,992; 5,987,238; 
        6,088,523; 6,101,323; 6,151,698; 6,181,754; 6,260,176; 6,278,964; 
        6,349,272; 6,374,390; 6,493,849; 6,504,885; 6,618,837; 6,636,839; 
        6,778,025; 6,832,358; 6,851,097; 6,928,626; 7,024,652; 7,035,782; 
        7,085,700; 7,143,021; 7,493,240; 7,571,401.

Includes RSA BSAFE(R) Cryptographic or Security Protocol Software from RSA
        Security, Inc.

User: s0211331   Host: spchcl21.esat.kuleuven.be   HostID: 210A8C85   PID:
        12036
Memory  available: 1.7746 GB  physical: 541.9348 GB
CPU Type: Intel(R) Xeon(R) CPU E5-2670 0 @ 2.60GHz
          Processor PhysicalID CoreID Frequency
              0         0        0     2600.1
              1         1        0     2600.1
              2         0        1     2600.1
              3         1        1     2600.1
              4         0        2     2600.1
              5         1        2     2600.1
              6         0        3     2600.1
              7         1        3     2600.1
              8         0        4     2600.1
              9         1        4     2600.1
             10         0        5     2600.1
             11         1        5     2600.1
             12         0        6     2600.1
             13         1        6     2600.1
             14         0        7     2600.1
             15         1        7     2600.1
             16         0        0     2600.1
             17         1        0     2600.1
             18         0        1     2600.1
             19         1        1     2600.1
             20         0        2     2600.1
             21         1        2     2600.1
             22         0        3     2600.1
             23         1        3     2600.1
             24         0        4     2600.1
             25         1        4     2600.1
             26         0        5     2600.1
             27         1        5     2600.1
             28         0        6     2600.1
             29         1        6     2600.1
             30         0        7     2600.1
             31         1        7     2600.1


Simulating `../../../../../tmp/87606/spice/SpiceFile.sp' on
        spchcl21.esat.kuleuven.be at 9:59:58 AM, Sun Mar 30, 2014 (process id:
        12036).
Current working directory:
        /users/start2012/s0211331/Thesis-Design-of-RRam/Design.

Time for NDB Parsing: CPU = 395.939 ms, elapsed = 399.686 ms.
Time accumulated: CPU = 395.939 ms, elapsed = 399.686 ms.
Peak resident memory used = 58.3 Mbytes.


Time for Elaboration: CPU = 5.55715 s, elapsed = 5.55788 s.
Time accumulated: CPU = 5.95309 s, elapsed = 5.95775 s.
Peak resident memory used = 444 Mbytes.


Time for EDB Visiting: CPU = 4.65729 s, elapsed = 4.65669 s.
Time accumulated: CPU = 10.6114 s, elapsed = 10.6159 s.
Peak resident memory used = 750 Mbytes.


Circuit inventory:
              nodes 119101
              bsim4 41026 
          capacitor 770   
               cccs 41024 
             iprobe 41024 
           resistor 33024 
            vsource 41051 


Notice from spectre during initial setup.
    APS Enabled.
    Multithreading Enabled: 8 threads on system with 32 available processors.
        


Time for parsing: CPU = 41.6117 s, elapsed = 41.5869 s.
Time accumulated: CPU = 52.2291 s, elapsed = 52.209 s.
Peak resident memory used = 1.17 Gbytes.


*************************************************
Monte Carlo Analysis `mymc': iteration = (1 -> 1)
*************************************************
Important parameter values:
    seed = 1234
    numbins = 1
    sampling = standard
    variations = mismatch
    firstrun = 1
    numruns = 1
    donominal = no

Notice from spectre during Monte Carlo analysis `mymc'.
    Out of 4 defined mismatch parameters, 0 is not referenced. There are 82048
        mismatch instances.


**** Performing monte carlo loop for `mymc'


***********************************************************
Transient Analysis `mymc-001_mytran': time = (0 s -> 12 ns)
***********************************************************

Notice from spectre during IC analysis, during transient analysis
        `mymc-001_mytran', during Monte Carlo analysis `mymc'.
    There are 1 IC nodes defined.

Trying `homotopy = gmin' for initial conditions.

Notice from spectre during IC analysis, during transient analysis
        `mymc-001_mytran', during Monte Carlo analysis `mymc'.
    GminDC = 1 pS is large enough to noticeably affect the DC solution.
        dV(xGB0.BLout_1) = 2.30547 uV
        Use the `gmin_check' option to eliminate or expand this report.

Important parameter values:
    start = 0 s
    outputstart = 0 s
    stop = 12 ns
    step = 12 ps
    maxstep = 240 ps
    ic = all
    useprevic = no
    skipdc = no
    reltol = 1e-03
    abstol(V) = 1 uV
    abstol(I) = 1 pA
    temp = 27 C
    tnom = 27 C
    tempeffects = all
    errpreset = moderate
    method = trap
    lteratio = 3.5
    relref = sigglobal
    cmin = 0 F
    gmin = 1 pS
    rabsshort = 1 mOhm

......9......8......7......6......5......4......3......2......1......0
Number of accepted tran steps =             442
Initial condition solution time: CPU = 206.698 s, elapsed = 49.032 s.
Intrinsic tran analysis time:    CPU = 318.031 s, elapsed = 44.5124 s.
Total time required for tran analysis `mymc-001_mytran': CPU = 526.273 s (8m 
        46.3s), elapsed = 94.6556 s (1m  34.7s).
Time accumulated: CPU = 583.83 s (9m  43.8s), elapsed = 152.213 s (2m  32.2s).
Peak resident memory used = 2.24 Gbytes.

Total time required for montecarlo analysis `mymc': CPU = 535.967 s (8m 
        56.0s), elapsed = 104.368 s (1m  44.4s).
Time accumulated: CPU = 588.196 s (9m  48.2s), elapsed = 156.577 s (2m 
        36.6s).
Peak resident memory used = 2.24 Gbytes.


Aggregate audit (10:02:37 AM, Sun Mar 30, 2014):
Time used: CPU = 590 s (9m  49.9s), elapsed = 158 s (2m  38.3s), util. = 373%.
Time spent in licensing: elapsed = 129 ms.
Peak memory used = 2.24 Gbytes.
Simulation started at: 9:59:58 AM, Sun Mar 30, 2014, ended at: 10:02:37 AM, Sun
        Mar 30, 2014, with elapsed time (wall clock): 158 s (2m  38.3s).
spectre completes with 0 errors, 0 warnings, and 5 notices.

ans = 

               NoWLpB: 128
              NoBLpLB: 128
                 NoGB: 1
             NoreelGB: 32
    PercentageHighRef: 0.5000
    PercentageUsedRef: 0.0625
            WChargeBL: 3.0000e-07
            LChargeBL: 1.9500e-07
         WDischargeBL: 1.0000e-07
         WDischargeSL: 5.0000e-07
                  PWn: 1.0000e-07
                  PWp: 1.0000e-07
            PWpenable: 1.0000e-07
            PWnenable: 1.0000e-07
             PWMmuxLB: 2.0000e-07
             PWMmuxGB: 2.0000e-07
                  vdd: 1
           MismatchOn: 0
              numruns: 1
            simlength: 1.2000e-08
       randomizecells: 0
             refcells: [1x128 double]
            RMEMvalue: 'RMEMLow'
                thold: 2.0000e-10
              wavesin: {17x1 cell}
                SA_SH: [1x55 char]
               en_SAN: '[0 0 9e-09 0 9.1e-09 1 1.45e-08 1]'
               en_SAP: '[0 1 9e-09 1 9.05e-09 0 1.45e-08 0]'
           rnddirname: '87606'

reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/branch.m2s
writing file ./../../../../../tmp/467664/spice/branch.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/localblock.m2s
writing file ./../../../../../tmp/467664/spice/localblock.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/globalblock.m2s
writing file ./../../../../../tmp/467664/spice/globalblock.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/SpiceFile.m2s
writing file ./../../../../../tmp/467664/spice/SpiceFile.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/parameters.m2s
writing file ./../../../../../tmp/467664/spice/parameters.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/drivers.m2s
writing file ./../../../../../tmp/467664/spice/drivers.sp

Cadence (R) Virtuoso (R) Spectre (R) Circuit Simulator
Version 11.1.0.509.isr14 64bit -- 14 Aug 2012
Copyright (C) 1989-2012 Cadence Design Systems, Inc. All rights reserved
        worldwide. Cadence, Virtuoso and Spectre are registered trademarks of
        Cadence Design Systems, Inc. All others are the property of their
        respective holders.

Protected by U.S. Patents: 
        5,610,847; 5,790,436; 5,812,431; 5,859,785; 5,949,992; 5,987,238; 
        6,088,523; 6,101,323; 6,151,698; 6,181,754; 6,260,176; 6,278,964; 
        6,349,272; 6,374,390; 6,493,849; 6,504,885; 6,618,837; 6,636,839; 
        6,778,025; 6,832,358; 6,851,097; 6,928,626; 7,024,652; 7,035,782; 
        7,085,700; 7,143,021; 7,493,240; 7,571,401.

Includes RSA BSAFE(R) Cryptographic or Security Protocol Software from RSA
        Security, Inc.

User: s0211331   Host: spchcl21.esat.kuleuven.be   HostID: 210A8C85   PID:
        12406
Memory  available: 4.4217 GB  physical: 541.9348 GB
CPU Type: Intel(R) Xeon(R) CPU E5-2670 0 @ 2.60GHz
          Processor PhysicalID CoreID Frequency
              0         0        0     2600.1
              1         1        0     2600.1
              2         0        1     2600.1
              3         1        1     2600.1
              4         0        2     2600.1
              5         1        2     2600.1
              6         0        3     2600.1
              7         1        3     2600.1
              8         0        4     2600.1
              9         1        4     2600.1
             10         0        5     2600.1
             11         1        5     2600.1
             12         0        6     2600.1
             13         1        6     2600.1
             14         0        7     2600.1
             15         1        7     2600.1
             16         0        0     2600.1
             17         1        0     2600.1
             18         0        1     2600.1
             19         1        1     2600.1
             20         0        2     2600.1
             21         1        2     2600.1
             22         0        3     2600.1
             23         1        3     2600.1
             24         0        4     2600.1
             25         1        4     2600.1
             26         0        5     2600.1
             27         1        5     2600.1
             28         0        6     2600.1
             29         1        6     2600.1
             30         0        7     2600.1
             31         1        7     2600.1


Simulating `../../../../../tmp/467664/spice/SpiceFile.sp' on
        spchcl21.esat.kuleuven.be at 10:02:51 AM, Sun Mar 30, 2014 (process id:
        12406).
Current working directory:
        /users/start2012/s0211331/Thesis-Design-of-RRam/Design.

Time for NDB Parsing: CPU = 148.976 ms, elapsed = 165.936 ms.
Time accumulated: CPU = 148.976 ms, elapsed = 165.936 ms.
Peak resident memory used = 38.5 Mbytes.


Time for Elaboration: CPU = 1.19682 s, elapsed = 1.19888 s.
Time accumulated: CPU = 1.34679 s, elapsed = 1.365 s.
Peak resident memory used = 128 Mbytes.


Time for EDB Visiting: CPU = 691.896 ms, elapsed = 691.197 ms.
Time accumulated: CPU = 2.03869 s, elapsed = 2.05635 s.
Peak resident memory used = 205 Mbytes.


Circuit inventory:
              nodes 28317
              bsim4 10496 
          capacitor 546   
               cccs 10494 
             iprobe 10494 
           resistor 4112  
            vsource 10518 


Notice from spectre during initial setup.
    APS Enabled.
    Multithreading Enabled: 8 threads on system with 32 available processors.
        


Time for parsing: CPU = 4.30635 s, elapsed = 4.38278 s.
Time accumulated: CPU = 6.34504 s, elapsed = 6.4393 s.
Peak resident memory used = 318 Mbytes.


*************************************************
Monte Carlo Analysis `mymc': iteration = (1 -> 1)
*************************************************
Important parameter values:
    seed = 1234
    numbins = 1
    sampling = standard
    variations = mismatch
    firstrun = 1
    numruns = 1
    donominal = no

Notice from spectre during Monte Carlo analysis `mymc'.
    Out of 4 defined mismatch parameters, 0 is not referenced. There are 20988
        mismatch instances.


**** Performing monte carlo loop for `mymc'


***********************************************************
Transient Analysis `mymc-001_mytran': time = (0 s -> 12 ns)
***********************************************************

Notice from spectre during IC analysis, during transient analysis
        `mymc-001_mytran', during Monte Carlo analysis `mymc'.
    There are 1 IC nodes defined.
    GminDC = 1 pS is large enough to noticeably affect the DC solution.
        dV(xGB0.xSA.xM1.mpmos:int_g) = 194.758 uV
        Use the `gmin_check' option to eliminate or expand this report.

Important parameter values:
    start = 0 s
    outputstart = 0 s
    stop = 12 ns
    step = 12 ps
    maxstep = 240 ps
    ic = all
    useprevic = no
    skipdc = no
    reltol = 1e-03
    abstol(V) = 1 uV
    abstol(I) = 1 pA
    temp = 27 C
    tnom = 27 C
    tempeffects = all
    errpreset = moderate
    method = trap
    lteratio = 3.5
    relref = sigglobal
    cmin = 0 F
    gmin = 1 pS
    rabsshort = 1 mOhm

......9......8......7......6......5......4......3......2......1......0
Number of accepted tran steps =             404
Initial condition solution time: CPU = 6.33904 s, elapsed = 1.75188 s.
Intrinsic tran analysis time:    CPU = 74.1967 s, elapsed = 10.6807 s.
Total time required for tran analysis `mymc-001_mytran': CPU = 80.8287 s (1m 
        20.8s), elapsed = 12.6282 s.
Time accumulated: CPU = 88.2986 s (1m  28.3s), elapsed = 20.2179 s.
Peak resident memory used = 594 Mbytes.

Total time required for montecarlo analysis `mymc': CPU = 82.8584 s (1m 
        22.9s), elapsed = 14.6832 s.
Time accumulated: CPU = 89.2034 s (1m  29.2s), elapsed = 21.1233 s.
Peak resident memory used = 594 Mbytes.


Aggregate audit (10:03:12 AM, Sun Mar 30, 2014):
Time used: CPU = 89.5 s (1m  29.5s), elapsed = 21.4 s, util. = 418%.
Time spent in licensing: elapsed = 116 ms.
Peak memory used = 594 Mbytes.
Simulation started at: 10:02:51 AM, Sun Mar 30, 2014, ended at: 10:03:12 AM,
        Sun Mar 30, 2014, with elapsed time (wall clock): 21.4 s.
spectre completes with 0 errors, 0 warnings, and 5 notices.

ans = 

               NoWLpB: 256
              NoBLpLB: 8
                 NoGB: 1
             NoreelGB: 256
    PercentageHighRef: 0.5000
    PercentageUsedRef: 1
            WChargeBL: 3.0000e-07
            LChargeBL: 1.9500e-07
         WDischargeBL: 1.0000e-07
         WDischargeSL: 5.0000e-07
                  PWn: 1.0000e-07
                  PWp: 1.0000e-07
            PWpenable: 1.0000e-07
            PWnenable: 1.0000e-07
             PWMmuxLB: 2.0000e-07
             PWMmuxGB: 2.0000e-07
                  vdd: 1
           MismatchOn: 0
              numruns: 1
            simlength: 1.2000e-08
       randomizecells: 0
             refcells: [1 1 1 1 0 0 0 0]
            RMEMvalue: 'RMEMLow'
                thold: 2.0000e-10
              wavesin: {14x1 cell}
                SA_SH: [1x55 char]
               en_SAN: '[0 0 9e-09 0 9.1e-09 1 1.45e-08 1]'
               en_SAP: '[0 1 9e-09 1 9.05e-09 0 1.45e-08 0]'
           rnddirname: '467664'

reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/branch.m2s
writing file ./../../../../../tmp/597201/spice/branch.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/localblock.m2s
writing file ./../../../../../tmp/597201/spice/localblock.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/globalblock.m2s
writing file ./../../../../../tmp/597201/spice/globalblock.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/SpiceFile.m2s
writing file ./../../../../../tmp/597201/spice/SpiceFile.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/parameters.m2s
writing file ./../../../../../tmp/597201/spice/parameters.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/drivers.m2s
writing file ./../../../../../tmp/597201/spice/drivers.sp

Cadence (R) Virtuoso (R) Spectre (R) Circuit Simulator
Version 11.1.0.509.isr14 64bit -- 14 Aug 2012
Copyright (C) 1989-2012 Cadence Design Systems, Inc. All rights reserved
        worldwide. Cadence, Virtuoso and Spectre are registered trademarks of
        Cadence Design Systems, Inc. All others are the property of their
        respective holders.

Protected by U.S. Patents: 
        5,610,847; 5,790,436; 5,812,431; 5,859,785; 5,949,992; 5,987,238; 
        6,088,523; 6,101,323; 6,151,698; 6,181,754; 6,260,176; 6,278,964; 
        6,349,272; 6,374,390; 6,493,849; 6,504,885; 6,618,837; 6,636,839; 
        6,778,025; 6,832,358; 6,851,097; 6,928,626; 7,024,652; 7,035,782; 
        7,085,700; 7,143,021; 7,493,240; 7,571,401.

Includes RSA BSAFE(R) Cryptographic or Security Protocol Software from RSA
        Security, Inc.

User: s0211331   Host: spchcl21.esat.kuleuven.be   HostID: 210A8C85   PID:
        12523
Memory  available: 3.6903 GB  physical: 541.9348 GB
CPU Type: Intel(R) Xeon(R) CPU E5-2670 0 @ 2.60GHz
          Processor PhysicalID CoreID Frequency
              0         0        0     2600.1
              1         1        0     2600.1
              2         0        1     2600.1
              3         1        1     2600.1
              4         0        2     2600.1
              5         1        2     2600.1
              6         0        3     2600.1
              7         1        3     2600.1
              8         0        4     2600.1
              9         1        4     2600.1
             10         0        5     2600.1
             11         1        5     2600.1
             12         0        6     2600.1
             13         1        6     2600.1
             14         0        7     2600.1
             15         1        7     2600.1
             16         0        0     2600.1
             17         1        0     2600.1
             18         0        1     2600.1
             19         1        1     2600.1
             20         0        2     2600.1
             21         1        2     2600.1
             22         0        3     2600.1
             23         1        3     2600.1
             24         0        4     2600.1
             25         1        4     2600.1
             26         0        5     2600.1
             27         1        5     2600.1
             28         0        6     2600.1
             29         1        6     2600.1
             30         0        7     2600.1
             31         1        7     2600.1


Simulating `../../../../../tmp/597201/spice/SpiceFile.sp' on
        spchcl21.esat.kuleuven.be at 10:03:37 AM, Sun Mar 30, 2014 (process id:
        12523).
Current working directory:
        /users/start2012/s0211331/Thesis-Design-of-RRam/Design.

Time for NDB Parsing: CPU = 171.973 ms, elapsed = 196.945 ms.
Time accumulated: CPU = 171.973 ms, elapsed = 196.945 ms.
Peak resident memory used = 41.3 Mbytes.


Time for Elaboration: CPU = 1.83272 s, elapsed = 1.83318 s.
Time accumulated: CPU = 2.00469 s, elapsed = 2.03031 s.
Peak resident memory used = 174 Mbytes.


Time for EDB Visiting: CPU = 1.06484 s, elapsed = 1.06474 s.
Time accumulated: CPU = 3.06953 s, elapsed = 3.09522 s.
Peak resident memory used = 283 Mbytes.


Circuit inventory:
              nodes 41429
              bsim4 14918 
          capacitor 578   
               cccs 14916 
             iprobe 14916 
           resistor 8224  
            vsource 14941 


Notice from spectre during initial setup.
    APS Enabled.
    Multithreading Enabled: 8 threads on system with 32 available processors.
        


Time for parsing: CPU = 6.13907 s, elapsed = 6.21382 s.
Time accumulated: CPU = 9.2086 s, elapsed = 9.3092 s.
Peak resident memory used = 448 Mbytes.


*************************************************
Monte Carlo Analysis `mymc': iteration = (1 -> 1)
*************************************************
Important parameter values:
    seed = 1234
    numbins = 1
    sampling = standard
    variations = mismatch
    firstrun = 1
    numruns = 1
    donominal = no

Notice from spectre during Monte Carlo analysis `mymc'.
    Out of 4 defined mismatch parameters, 0 is not referenced. There are 29832
        mismatch instances.


**** Performing monte carlo loop for `mymc'


***********************************************************
Transient Analysis `mymc-001_mytran': time = (0 s -> 12 ns)
***********************************************************

Notice from spectre during IC analysis, during transient analysis
        `mymc-001_mytran', during Monte Carlo analysis `mymc'.
    There are 1 IC nodes defined.
    GminDC = 1 pS is large enough to noticeably affect the DC solution.
        dV(xGB0.xSA.xM1.mpmos:int_g) = 85.9726 uV
        Use the `gmin_check' option to eliminate or expand this report.

Important parameter values:
    start = 0 s
    outputstart = 0 s
    stop = 12 ns
    step = 12 ps
    maxstep = 240 ps
    ic = all
    useprevic = no
    skipdc = no
    reltol = 1e-03
    abstol(V) = 1 uV
    abstol(I) = 1 pA
    temp = 27 C
    tnom = 27 C
    tempeffects = all
    errpreset = moderate
    method = trap
    lteratio = 3.5
    relref = sigglobal
    cmin = 0 F
    gmin = 1 pS
    rabsshort = 1 mOhm

......9......8......7......6......5......4......3......2......1......0
Number of accepted tran steps =             411
Initial condition solution time: CPU = 12.7371 s, elapsed = 3.80432 s.
Intrinsic tran analysis time:    CPU = 111.459 s, elapsed = 16.2226 s.
Total time required for tran analysis `mymc-001_mytran': CPU = 124.639 s (2m 
        4.6s), elapsed = 20.3401 s.
Time accumulated: CPU = 135.542 s (2m  15.5s), elapsed = 31.3771 s.
Peak resident memory used = 848 Mbytes.

Total time required for montecarlo analysis `mymc': CPU = 127.719 s (2m  7.7s),
        elapsed = 23.4517 s.
Time accumulated: CPU = 136.927 s (2m  16.9s), elapsed = 32.7612 s.
Peak resident memory used = 848 Mbytes.


Aggregate audit (10:04:11 AM, Sun Mar 30, 2014):
Time used: CPU = 137 s (2m  17.4s), elapsed = 33.2 s, util. = 413%.
Time spent in licensing: elapsed = 118 ms.
Peak memory used = 848 Mbytes.
Simulation started at: 10:03:37 AM, Sun Mar 30, 2014, ended at: 10:04:11 AM,
        Sun Mar 30, 2014, with elapsed time (wall clock): 33.2 s.
spectre completes with 0 errors, 0 warnings, and 5 notices.

ans = 

               NoWLpB: 256
              NoBLpLB: 16
                 NoGB: 1
             NoreelGB: 128
    PercentageHighRef: 0.5000
    PercentageUsedRef: 0.5000
            WChargeBL: 3.0000e-07
            LChargeBL: 1.9500e-07
         WDischargeBL: 1.0000e-07
         WDischargeSL: 5.0000e-07
                  PWn: 1.0000e-07
                  PWp: 1.0000e-07
            PWpenable: 1.0000e-07
            PWnenable: 1.0000e-07
             PWMmuxLB: 2.0000e-07
             PWMmuxGB: 2.0000e-07
                  vdd: 1
           MismatchOn: 0
              numruns: 1
            simlength: 1.2000e-08
       randomizecells: 0
             refcells: [1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0]
            RMEMvalue: 'RMEMLow'
                thold: 2.0000e-10
              wavesin: {15x1 cell}
                SA_SH: [1x55 char]
               en_SAN: '[0 0 9e-09 0 9.1e-09 1 1.45e-08 1]'
               en_SAP: '[0 1 9e-09 1 9.05e-09 0 1.45e-08 0]'
           rnddirname: '597201'

reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/branch.m2s
writing file ./../../../../../tmp/50658/spice/branch.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/localblock.m2s
writing file ./../../../../../tmp/50658/spice/localblock.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/globalblock.m2s
writing file ./../../../../../tmp/50658/spice/globalblock.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/SpiceFile.m2s
writing file ./../../../../../tmp/50658/spice/SpiceFile.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/parameters.m2s
writing file ./../../../../../tmp/50658/spice/parameters.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/drivers.m2s
writing file ./../../../../../tmp/50658/spice/drivers.sp

Cadence (R) Virtuoso (R) Spectre (R) Circuit Simulator
Version 11.1.0.509.isr14 64bit -- 14 Aug 2012
Copyright (C) 1989-2012 Cadence Design Systems, Inc. All rights reserved
        worldwide. Cadence, Virtuoso and Spectre are registered trademarks of
        Cadence Design Systems, Inc. All others are the property of their
        respective holders.

Protected by U.S. Patents: 
        5,610,847; 5,790,436; 5,812,431; 5,859,785; 5,949,992; 5,987,238; 
        6,088,523; 6,101,323; 6,151,698; 6,181,754; 6,260,176; 6,278,964; 
        6,349,272; 6,374,390; 6,493,849; 6,504,885; 6,618,837; 6,636,839; 
        6,778,025; 6,832,358; 6,851,097; 6,928,626; 7,024,652; 7,035,782; 
        7,085,700; 7,143,021; 7,493,240; 7,571,401.

Includes RSA BSAFE(R) Cryptographic or Security Protocol Software from RSA
        Security, Inc.

User: s0211331   Host: spchcl21.esat.kuleuven.be   HostID: 210A8C85   PID:
        12682
Memory  available: 1.9980 GB  physical: 541.9348 GB
CPU Type: Intel(R) Xeon(R) CPU E5-2670 0 @ 2.60GHz
          Processor PhysicalID CoreID Frequency
              0         0        0     2600.1
              1         1        0     2600.1
              2         0        1     2600.1
              3         1        1     2600.1
              4         0        2     2600.1
              5         1        2     2600.1
              6         0        3     2600.1
              7         1        3     2600.1
              8         0        4     2600.1
              9         1        4     2600.1
             10         0        5     2600.1
             11         1        5     2600.1
             12         0        6     2600.1
             13         1        6     2600.1
             14         0        7     2600.1
             15         1        7     2600.1
             16         0        0     2600.1
             17         1        0     2600.1
             18         0        1     2600.1
             19         1        1     2600.1
             20         0        2     2600.1
             21         1        2     2600.1
             22         0        3     2600.1
             23         1        3     2600.1
             24         0        4     2600.1
             25         1        4     2600.1
             26         0        5     2600.1
             27         1        5     2600.1
             28         0        6     2600.1
             29         1        6     2600.1
             30         0        7     2600.1
             31         1        7     2600.1


Simulating `../../../../../tmp/50658/spice/SpiceFile.sp' on
        spchcl21.esat.kuleuven.be at 10:05:02 AM, Sun Mar 30, 2014 (process id:
        12682).
Current working directory:
        /users/start2012/s0211331/Thesis-Design-of-RRam/Design.

Time for NDB Parsing: CPU = 218.966 ms, elapsed = 347.736 ms.
Time accumulated: CPU = 218.966 ms, elapsed = 347.736 ms.
Peak resident memory used = 46.7 Mbytes.


Time for Elaboration: CPU = 3.01154 s, elapsed = 3.01215 s.
Time accumulated: CPU = 3.23051 s, elapsed = 3.36006 s.
Peak resident memory used = 265 Mbytes.


Time for EDB Visiting: CPU = 1.75173 s, elapsed = 1.75196 s.
Time accumulated: CPU = 4.98624 s, elapsed = 5.11637 s.
Peak resident memory used = 444 Mbytes.


Circuit inventory:
              nodes 67557
              bsim4 23724 
          capacitor 642   
               cccs 23722 
             iprobe 23722 
           resistor 16448 
            vsource 23748 


Notice from spectre during initial setup.
    APS Enabled.
    Multithreading Enabled: 8 threads on system with 32 available processors.
        


Time for parsing: CPU = 11.8632 s, elapsed = 11.9225 s.
Time accumulated: CPU = 16.8504 s, elapsed = 17.04 s.
Peak resident memory used = 707 Mbytes.


*************************************************
Monte Carlo Analysis `mymc': iteration = (1 -> 1)
*************************************************
Important parameter values:
    seed = 1234
    numbins = 1
    sampling = standard
    variations = mismatch
    firstrun = 1
    numruns = 1
    donominal = no

Notice from spectre during Monte Carlo analysis `mymc'.
    Out of 4 defined mismatch parameters, 0 is not referenced. There are 47444
        mismatch instances.


**** Performing monte carlo loop for `mymc'


***********************************************************
Transient Analysis `mymc-001_mytran': time = (0 s -> 12 ns)
***********************************************************

Notice from spectre during IC analysis, during transient analysis
        `mymc-001_mytran', during Monte Carlo analysis `mymc'.
    There are 1 IC nodes defined.

Finding DC approximate solution failed. Try again with try_fast_op set to no.

Notice from spectre during IC analysis, during transient analysis
        `mymc-001_mytran', during Monte Carlo analysis `mymc'.
    GminDC = 1 pS is large enough to noticeably affect the DC solution.
        dV(xGB0.BLout_1) = 9.4326 uV
        Use the `gmin_check' option to eliminate or expand this report.

Important parameter values:
    start = 0 s
    outputstart = 0 s
    stop = 12 ns
    step = 12 ps
    maxstep = 240 ps
    ic = all
    useprevic = no
    skipdc = no
    reltol = 1e-03
    abstol(V) = 1 uV
    abstol(I) = 1 pA
    temp = 27 C
    tnom = 27 C
    tempeffects = all
    errpreset = moderate
    method = trap
    lteratio = 3.5
    relref = sigglobal
    cmin = 0 F
    gmin = 1 pS
    rabsshort = 1 mOhm

......9......8......7......6......5......4......3......2......1......0
Number of accepted tran steps =             412
Initial condition solution time: CPU = 31.5552 s, elapsed = 11.3503 s.
Intrinsic tran analysis time:    CPU = 188.27 s, elapsed = 27.8618 s.
Total time required for tran analysis `mymc-001_mytran': CPU = 220.609 s (3m 
        40.6s), elapsed = 39.728 s.
Time accumulated: CPU = 240.255 s (4m  0.3s), elapsed = 59.5901 s.
Peak resident memory used = 1.36 Gbytes.

Total time required for montecarlo analysis `mymc': CPU = 225.689 s (3m 
        45.7s), elapsed = 44.8336 s.
Time accumulated: CPU = 242.539 s (4m  2.5s), elapsed = 61.8739 s (1m  1.9s).
Peak resident memory used = 1.36 Gbytes.


Aggregate audit (10:06:04 AM, Sun Mar 30, 2014):
Time used: CPU = 243 s (4m  3.4s), elapsed = 62.7 s (1m  2.7s), util. = 388%.
Time spent in licensing: elapsed = 210 ms.
Peak memory used = 1.36 Gbytes.
Simulation started at: 10:05:02 AM, Sun Mar 30, 2014, ended at: 10:06:04 AM,
        Sun Mar 30, 2014, with elapsed time (wall clock): 62.7 s (1m  2.7s).
spectre completes with 0 errors, 0 warnings, and 5 notices.

ans = 

               NoWLpB: 256
              NoBLpLB: 32
                 NoGB: 1
             NoreelGB: 64
    PercentageHighRef: 0.5000
    PercentageUsedRef: 0.2500
            WChargeBL: 3.0000e-07
            LChargeBL: 1.9500e-07
         WDischargeBL: 1.0000e-07
         WDischargeSL: 5.0000e-07
                  PWn: 1.0000e-07
                  PWp: 1.0000e-07
            PWpenable: 1.0000e-07
            PWnenable: 1.0000e-07
             PWMmuxLB: 2.0000e-07
             PWMmuxGB: 2.0000e-07
                  vdd: 1
           MismatchOn: 0
              numruns: 1
            simlength: 1.2000e-08
       randomizecells: 0
             refcells: [1x32 double]
            RMEMvalue: 'RMEMLow'
                thold: 2.0000e-10
              wavesin: {16x1 cell}
                SA_SH: [1x55 char]
               en_SAN: '[0 0 9e-09 0 9.1e-09 1 1.45e-08 1]'
               en_SAP: '[0 1 9e-09 1 9.05e-09 0 1.45e-08 0]'
           rnddirname: '50658'

reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/branch.m2s
writing file ./../../../../../tmp/257545/spice/branch.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/localblock.m2s
writing file ./../../../../../tmp/257545/spice/localblock.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/globalblock.m2s
writing file ./../../../../../tmp/257545/spice/globalblock.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/SpiceFile.m2s
writing file ./../../../../../tmp/257545/spice/SpiceFile.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/parameters.m2s
writing file ./../../../../../tmp/257545/spice/parameters.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/drivers.m2s
writing file ./../../../../../tmp/257545/spice/drivers.sp

Cadence (R) Virtuoso (R) Spectre (R) Circuit Simulator
Version 11.1.0.509.isr14 64bit -- 14 Aug 2012
Copyright (C) 1989-2012 Cadence Design Systems, Inc. All rights reserved
        worldwide. Cadence, Virtuoso and Spectre are registered trademarks of
        Cadence Design Systems, Inc. All others are the property of their
        respective holders.

Protected by U.S. Patents: 
        5,610,847; 5,790,436; 5,812,431; 5,859,785; 5,949,992; 5,987,238; 
        6,088,523; 6,101,323; 6,151,698; 6,181,754; 6,260,176; 6,278,964; 
        6,349,272; 6,374,390; 6,493,849; 6,504,885; 6,618,837; 6,636,839; 
        6,778,025; 6,832,358; 6,851,097; 6,928,626; 7,024,652; 7,035,782; 
        7,085,700; 7,143,021; 7,493,240; 7,571,401.

Includes RSA BSAFE(R) Cryptographic or Security Protocol Software from RSA
        Security, Inc.

User: s0211331   Host: spchcl21.esat.kuleuven.be   HostID: 210A8C85   PID:
        13034
Memory  available: 2.8790 GB  physical: 541.9348 GB
CPU Type: Intel(R) Xeon(R) CPU E5-2670 0 @ 2.60GHz
          Processor PhysicalID CoreID Frequency
              0         0        0     2600.1
              1         1        0     2600.1
              2         0        1     2600.1
              3         1        1     2600.1
              4         0        2     2600.1
              5         1        2     2600.1
              6         0        3     2600.1
              7         1        3     2600.1
              8         0        4     2600.1
              9         1        4     2600.1
             10         0        5     2600.1
             11         1        5     2600.1
             12         0        6     2600.1
             13         1        6     2600.1
             14         0        7     2600.1
             15         1        7     2600.1
             16         0        0     2600.1
             17         1        0     2600.1
             18         0        1     2600.1
             19         1        1     2600.1
             20         0        2     2600.1
             21         1        2     2600.1
             22         0        3     2600.1
             23         1        3     2600.1
             24         0        4     2600.1
             25         1        4     2600.1
             26         0        5     2600.1
             27         1        5     2600.1
             28         0        6     2600.1
             29         1        6     2600.1
             30         0        7     2600.1
             31         1        7     2600.1


Simulating `../../../../../tmp/257545/spice/SpiceFile.sp' on
        spchcl21.esat.kuleuven.be at 10:08:05 AM, Sun Mar 30, 2014 (process id:
        13034).
Current working directory:
        /users/start2012/s0211331/Thesis-Design-of-RRam/Design.

Time for NDB Parsing: CPU = 394.939 ms, elapsed = 399.47 ms.
Time accumulated: CPU = 394.939 ms, elapsed = 399.47 ms.
Peak resident memory used = 58.4 Mbytes.


Time for Elaboration: CPU = 5.60015 s, elapsed = 5.60163 s.
Time accumulated: CPU = 6.00109 s, elapsed = 6.00662 s.
Peak resident memory used = 445 Mbytes.


Time for EDB Visiting: CPU = 3.3085 s, elapsed = 3.30753 s.
Time accumulated: CPU = 9.30958 s, elapsed = 9.31432 s.
Peak resident memory used = 752 Mbytes.


Circuit inventory:
              nodes 119477
              bsim4 41202 
          capacitor 770   
               cccs 41200 
             iprobe 41200 
           resistor 32896 
            vsource 41227 


Notice from spectre during initial setup.
    APS Enabled.
    Multithreading Enabled: 8 threads on system with 32 available processors.
        


Time for parsing: CPU = 21.7597 s, elapsed = 21.7725 s.
Time accumulated: CPU = 31.0693 s, elapsed = 31.0872 s.
Peak resident memory used = 1.19 Gbytes.


*************************************************
Monte Carlo Analysis `mymc': iteration = (1 -> 1)
*************************************************
Important parameter values:
    seed = 1234
    numbins = 1
    sampling = standard
    variations = mismatch
    firstrun = 1
    numruns = 1
    donominal = no

Notice from spectre during Monte Carlo analysis `mymc'.
    Out of 4 defined mismatch parameters, 0 is not referenced. There are 82400
        mismatch instances.


**** Performing monte carlo loop for `mymc'


***********************************************************
Transient Analysis `mymc-001_mytran': time = (0 s -> 12 ns)
***********************************************************

Notice from spectre during IC analysis, during transient analysis
        `mymc-001_mytran', during Monte Carlo analysis `mymc'.
    There are 1 IC nodes defined.

Finding DC approximate solution failed. Try again with try_fast_op set to no.

Notice from spectre during IC analysis, during transient analysis
        `mymc-001_mytran', during Monte Carlo analysis `mymc'.
    GminDC = 1 pS is large enough to noticeably affect the DC solution.
        dV(xGB0.BLout_1) = 4.63948 uV
        Use the `gmin_check' option to eliminate or expand this report.

Important parameter values:
    start = 0 s
    outputstart = 0 s
    stop = 12 ns
    step = 12 ps
    maxstep = 240 ps
    ic = all
    useprevic = no
    skipdc = no
    reltol = 1e-03
    abstol(V) = 1 uV
    abstol(I) = 1 pA
    temp = 27 C
    tnom = 27 C
    tempeffects = all
    errpreset = moderate
    method = trap
    lteratio = 3.5
    relref = sigglobal
    cmin = 0 F
    gmin = 1 pS
    rabsshort = 1 mOhm

......9......8......7......6......5......4......3......2......1......0
Number of accepted tran steps =             423
Initial condition solution time: CPU = 82.2735 s, elapsed = 36.9851 s.
Intrinsic tran analysis time:    CPU = 380.263 s, elapsed = 64.9042 s.
Total time required for tran analysis `mymc-001_mytran': CPU = 464.343 s (7m 
        44.3s), elapsed = 103.197 s (1m  43.2s).
Time accumulated: CPU = 500.896 s (8m  20.9s), elapsed = 139.788 s (2m 
        19.8s).
Peak resident memory used = 2.55 Gbytes.

Total time required for montecarlo analysis `mymc': CPU = 474.231 s (7m 
        54.2s), elapsed = 113.105 s (1m  53.1s).
Time accumulated: CPU = 505.3 s (8m  25.3s), elapsed = 144.193 s (2m  24.2s).
Peak resident memory used = 2.55 Gbytes.


Aggregate audit (10:10:31 AM, Sun Mar 30, 2014):
Time used: CPU = 507 s (8m  27.2s), elapsed = 146 s (2m  26.2s), util. = 347%.
Time spent in licensing: elapsed = 119 ms.
Peak memory used = 2.55 Gbytes.
Simulation started at: 10:08:05 AM, Sun Mar 30, 2014, ended at: 10:10:31 AM,
        Sun Mar 30, 2014, with elapsed time (wall clock): 146 s (2m  26.2s).
spectre completes with 0 errors, 0 warnings, and 5 notices.

ans = 

               NoWLpB: 256
              NoBLpLB: 64
                 NoGB: 1
             NoreelGB: 32
    PercentageHighRef: 0.5000
    PercentageUsedRef: 0.1250
            WChargeBL: 3.0000e-07
            LChargeBL: 1.9500e-07
         WDischargeBL: 1.0000e-07
         WDischargeSL: 5.0000e-07
                  PWn: 1.0000e-07
                  PWp: 1.0000e-07
            PWpenable: 1.0000e-07
            PWnenable: 1.0000e-07
             PWMmuxLB: 2.0000e-07
             PWMmuxGB: 2.0000e-07
                  vdd: 1
           MismatchOn: 0
              numruns: 1
            simlength: 1.2000e-08
       randomizecells: 0
             refcells: [1x64 double]
            RMEMvalue: 'RMEMLow'
                thold: 2.0000e-10
              wavesin: {17x1 cell}
                SA_SH: [1x55 char]
               en_SAN: '[0 0 9e-09 0 9.1e-09 1 1.45e-08 1]'
               en_SAP: '[0 1 9e-09 1 9.05e-09 0 1.45e-08 0]'
           rnddirname: '257545'

reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/branch.m2s
writing file ./../../../../../tmp/370991/spice/branch.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/localblock.m2s
writing file ./../../../../../tmp/370991/spice/localblock.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/globalblock.m2s
writing file ./../../../../../tmp/370991/spice/globalblock.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/SpiceFile.m2s
writing file ./../../../../../tmp/370991/spice/SpiceFile.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/parameters.m2s
writing file ./../../../../../tmp/370991/spice/parameters.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/drivers.m2s
writing file ./../../../../../tmp/370991/spice/drivers.sp

Cadence (R) Virtuoso (R) Spectre (R) Circuit Simulator
Version 11.1.0.509.isr14 64bit -- 14 Aug 2012
Copyright (C) 1989-2012 Cadence Design Systems, Inc. All rights reserved
        worldwide. Cadence, Virtuoso and Spectre are registered trademarks of
        Cadence Design Systems, Inc. All others are the property of their
        respective holders.

Protected by U.S. Patents: 
        5,610,847; 5,790,436; 5,812,431; 5,859,785; 5,949,992; 5,987,238; 
        6,088,523; 6,101,323; 6,151,698; 6,181,754; 6,260,176; 6,278,964; 
        6,349,272; 6,374,390; 6,493,849; 6,504,885; 6,618,837; 6,636,839; 
        6,778,025; 6,832,358; 6,851,097; 6,928,626; 7,024,652; 7,035,782; 
        7,085,700; 7,143,021; 7,493,240; 7,571,401.

Includes RSA BSAFE(R) Cryptographic or Security Protocol Software from RSA
        Security, Inc.

User: s0211331   Host: spchcl21.esat.kuleuven.be   HostID: 210A8C85   PID:
        13845
Memory  available: 19.3601 GB  physical: 541.9348 GB
CPU Type: Intel(R) Xeon(R) CPU E5-2670 0 @ 2.60GHz
          Processor PhysicalID CoreID Frequency
              0         0        0     2600.1
              1         1        0     2600.1
              2         0        1     2600.1
              3         1        1     2600.1
              4         0        2     2600.1
              5         1        2     2600.1
              6         0        3     2600.1
              7         1        3     2600.1
              8         0        4     2600.1
              9         1        4     2600.1
             10         0        5     2600.1
             11         1        5     2600.1
             12         0        6     2600.1
             13         1        6     2600.1
             14         0        7     2600.1
             15         1        7     2600.1
             16         0        0     2600.1
             17         1        0     2600.1
             18         0        1     2600.1
             19         1        1     2600.1
             20         0        2     2600.1
             21         1        2     2600.1
             22         0        3     2600.1
             23         1        3     2600.1
             24         0        4     2600.1
             25         1        4     2600.1
             26         0        5     2600.1
             27         1        5     2600.1
             28         0        6     2600.1
             29         1        6     2600.1
             30         0        7     2600.1
             31         1        7     2600.1


Simulating `../../../../../tmp/370991/spice/SpiceFile.sp' on
        spchcl21.esat.kuleuven.be at 10:15:59 AM, Sun Mar 30, 2014 (process id:
        13845).
Current working directory:
        /users/start2012/s0211331/Thesis-Design-of-RRam/Design.

Time for NDB Parsing: CPU = 729.888 ms, elapsed = 703.512 ms.
Time accumulated: CPU = 729.888 ms, elapsed = 703.512 ms.
Peak resident memory used = 79.8 Mbytes.


Time for Elaboration: CPU = 10.6724 s, elapsed = 10.6725 s.
Time accumulated: CPU = 11.4023 s, elapsed = 11.3763 s.
Peak resident memory used = 807 Mbytes.


Time for EDB Visiting: CPU = 5.9161 s, elapsed = 5.91475 s.
Time accumulated: CPU = 17.3244 s, elapsed = 17.2965 s.
Peak resident memory used = 1.35 Gbytes.


Circuit inventory:
              nodes 224221
              bsim4 76520 
          capacitor 1026  
               cccs 76518 
             iprobe 76518 
           resistor 65792 
            vsource 76546 


Notice from spectre during initial setup.
    APS Enabled.
    Multithreading Enabled: 8 threads on system with 32 available processors.
        


Time for parsing: CPU = 50.4543 s, elapsed = 50.414 s.
Time accumulated: CPU = 67.7787 s (1m  7.8s), elapsed = 67.7106 s (1m  7.7s).
Peak resident memory used = 2.18 Gbytes.


*************************************************
Monte Carlo Analysis `mymc': iteration = (1 -> 1)
*************************************************
Important parameter values:
    seed = 1234
    numbins = 1
    sampling = standard
    variations = mismatch
    firstrun = 1
    numruns = 1
    donominal = no

Notice from spectre during Monte Carlo analysis `mymc'.
    Out of 4 defined mismatch parameters, 0 is not referenced. There are 153036
        mismatch instances.


**** Performing monte carlo loop for `mymc'


***********************************************************
Transient Analysis `mymc-001_mytran': time = (0 s -> 12 ns)
***********************************************************

Notice from spectre during IC analysis, during transient analysis
        `mymc-001_mytran', during Monte Carlo analysis `mymc'.
    There are 1 IC nodes defined.

Finding DC approximate solution failed. Try again with try_fast_op set to no.

Notice from spectre during IC analysis, during transient analysis
        `mymc-001_mytran', during Monte Carlo analysis `mymc'.
    GminDC = 1 pS is large enough to noticeably affect the DC solution.
        dV(xGB0.BLout_1) = 2.30545 uV
        Use the `gmin_check' option to eliminate or expand this report.

Important parameter values:
    start = 0 s
    outputstart = 0 s
    stop = 12 ns
    step = 12 ps
    maxstep = 240 ps
    ic = all
    useprevic = no
    skipdc = no
    reltol = 1e-03
    abstol(V) = 1 uV
    abstol(I) = 1 pA
    temp = 27 C
    tnom = 27 C
    tempeffects = all
    errpreset = moderate
    method = trap
    lteratio = 3.5
    relref = sigglobal
    cmin = 0 F
    gmin = 1 pS
    rabsshort = 1 mOhm

......9......8......7......6......5......4......3......2......1......0
Number of accepted tran steps =             437
Initial condition solution time: CPU = 230.232 s, elapsed = 97.5095 s.
Intrinsic tran analysis time:    CPU = 654.116 s, elapsed = 95.3392 s.
Total time required for tran analysis `mymc-001_mytran': CPU = 887.727 s (14m 
        47.7s), elapsed = 194.95 s (3m  15.0s).
Time accumulated: CPU = 965.448 s (16m  5.4s), elapsed = 272.609 s (4m 
        32.6s).
Peak resident memory used = 4.59 Gbytes.

Total time required for montecarlo analysis `mymc': CPU = 905.62 s (15m  5.6s),
        elapsed = 212.847 s (3m  32.8s).
Time accumulated: CPU = 973.4 s (16m  13.4s), elapsed = 280.559 s (4m  40.6s).
Peak resident memory used = 4.59 Gbytes.


Aggregate audit (10:20:42 AM, Sun Mar 30, 2014):
Time used: CPU = 976 s (16m  16.3s), elapsed = 283 s (4m  43.5s), util. =
        344%.
Time spent in licensing: elapsed = 131 ms.
Peak memory used = 4.59 Gbytes.
Simulation started at: 10:15:59 AM, Sun Mar 30, 2014, ended at: 10:20:42 AM,
        Sun Mar 30, 2014, with elapsed time (wall clock): 283 s (4m  43.5s).
spectre completes with 0 errors, 0 warnings, and 5 notices.

ans = 

               NoWLpB: 256
              NoBLpLB: 128
                 NoGB: 1
             NoreelGB: 16
    PercentageHighRef: 0.5000
    PercentageUsedRef: 0.0625
            WChargeBL: 3.0000e-07
            LChargeBL: 1.9500e-07
         WDischargeBL: 1.0000e-07
         WDischargeSL: 5.0000e-07
                  PWn: 1.0000e-07
                  PWp: 1.0000e-07
            PWpenable: 1.0000e-07
            PWnenable: 1.0000e-07
             PWMmuxLB: 2.0000e-07
             PWMmuxGB: 2.0000e-07
                  vdd: 1
           MismatchOn: 0
              numruns: 1
            simlength: 1.2000e-08
       randomizecells: 0
             refcells: [1x128 double]
            RMEMvalue: 'RMEMLow'
                thold: 2.0000e-10
              wavesin: {18x1 cell}
                SA_SH: [1x55 char]
               en_SAN: '[0 0 9e-09 0 9.1e-09 1 1.45e-08 1]'
               en_SAP: '[0 1 9e-09 1 9.05e-09 0 1.45e-08 0]'
           rnddirname: '370991'

reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/branch.m2s
writing file ./../../../../../tmp/436002/spice/branch.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/localblock.m2s
writing file ./../../../../../tmp/436002/spice/localblock.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/globalblock.m2s
writing file ./../../../../../tmp/436002/spice/globalblock.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/SpiceFile.m2s
writing file ./../../../../../tmp/436002/spice/SpiceFile.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/parameters.m2s
writing file ./../../../../../tmp/436002/spice/parameters.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/drivers.m2s
writing file ./../../../../../tmp/436002/spice/drivers.sp

Cadence (R) Virtuoso (R) Spectre (R) Circuit Simulator
Version 11.1.0.509.isr14 64bit -- 14 Aug 2012
Copyright (C) 1989-2012 Cadence Design Systems, Inc. All rights reserved
        worldwide. Cadence, Virtuoso and Spectre are registered trademarks of
        Cadence Design Systems, Inc. All others are the property of their
        respective holders.

Protected by U.S. Patents: 
        5,610,847; 5,790,436; 5,812,431; 5,859,785; 5,949,992; 5,987,238; 
        6,088,523; 6,101,323; 6,151,698; 6,181,754; 6,260,176; 6,278,964; 
        6,349,272; 6,374,390; 6,493,849; 6,504,885; 6,618,837; 6,636,839; 
        6,778,025; 6,832,358; 6,851,097; 6,928,626; 7,024,652; 7,035,782; 
        7,085,700; 7,143,021; 7,493,240; 7,571,401.

Includes RSA BSAFE(R) Cryptographic or Security Protocol Software from RSA
        Security, Inc.

User: s0211331   Host: spchcl21.esat.kuleuven.be   HostID: 210A8C85   PID:
        16306
Memory  available: 144.6527 GB  physical: 541.9348 GB
CPU Type: Intel(R) Xeon(R) CPU E5-2670 0 @ 2.60GHz
          Processor PhysicalID CoreID Frequency
              0         0        0     2600.1
              1         1        0     2600.1
              2         0        1     2600.1
              3         1        1     2600.1
              4         0        2     2600.1
              5         1        2     2600.1
              6         0        3     2600.1
              7         1        3     2600.1
              8         0        4     2600.1
              9         1        4     2600.1
             10         0        5     2600.1
             11         1        5     2600.1
             12         0        6     2600.1
             13         1        6     2600.1
             14         0        7     2600.1
             15         1        7     2600.1
             16         0        0     2600.1
             17         1        0     2600.1
             18         0        1     2600.1
             19         1        1     2600.1
             20         0        2     2600.1
             21         1        2     2600.1
             22         0        3     2600.1
             23         1        3     2600.1
             24         0        4     2600.1
             25         1        4     2600.1
             26         0        5     2600.1
             27         1        5     2600.1
             28         0        6     2600.1
             29         1        6     2600.1
             30         0        7     2600.1
             31         1        7     2600.1


Simulating `../../../../../tmp/436002/spice/SpiceFile.sp' on
        spchcl21.esat.kuleuven.be at 10:31:18 AM, Sun Mar 30, 2014 (process id:
        16306).
Current working directory:
        /users/start2012/s0211331/Thesis-Design-of-RRam/Design.

Time for NDB Parsing: CPU = 1.17882 s, elapsed = 1.21791 s.
Time accumulated: CPU = 1.17882 s, elapsed = 1.21791 s.
Peak resident memory used = 122 Mbytes.


Time for Elaboration: CPU = 20.3679 s, elapsed = 20.3667 s.
Time accumulated: CPU = 21.5467 s, elapsed = 21.5848 s.
Peak resident memory used = 1.49 Gbytes.


Time for EDB Visiting: CPU = 11.3743 s, elapsed = 11.372 s.
Time accumulated: CPU = 32.921 s, elapsed = 32.957 s.
Peak resident memory used = 2.56 Gbytes.


Circuit inventory:
              nodes 432253
              bsim4 146574
          capacitor 1538  
               cccs 146572
             iprobe 146572
           resistor 131584
            vsource 146601


Notice from spectre during initial setup.
    APS Enabled.
    Multithreading Enabled: 8 threads on system with 32 available processors.
        


Time for parsing: CPU = 124.001 s (2m  4.0s), elapsed = 123.818 s (2m  3.8s).
Time accumulated: CPU = 156.922 s (2m  36.9s), elapsed = 156.775 s (2m 
        36.8s).
Peak resident memory used = 4.16 Gbytes.


*************************************************
Monte Carlo Analysis `mymc': iteration = (1 -> 1)
*************************************************
Important parameter values:
    seed = 1234
    numbins = 1
    sampling = standard
    variations = mismatch
    firstrun = 1
    numruns = 1
    donominal = no

Notice from spectre during Monte Carlo analysis `mymc'.
    Out of 4 defined mismatch parameters, 0 is not referenced. There are 293144
        mismatch instances.


**** Performing monte carlo loop for `mymc'


***********************************************************
Transient Analysis `mymc-001_mytran': time = (0 s -> 12 ns)
***********************************************************

Notice from spectre during IC analysis, during transient analysis
        `mymc-001_mytran', during Monte Carlo analysis `mymc'.
    There are 1 IC nodes defined.

Finding DC approximate solution failed. Try again with try_fast_op set to no.
Important parameter values:
    start = 0 s
    outputstart = 0 s
    stop = 12 ns
    step = 12 ps
    maxstep = 240 ps
    ic = all
    useprevic = no
    skipdc = no
    reltol = 1e-03
    abstol(V) = 1 uV
    abstol(I) = 1 pA
    temp = 27 C
    tnom = 27 C
    tempeffects = all
    errpreset = moderate
    method = trap
    lteratio = 3.5
    relref = sigglobal
    cmin = 0 F
    gmin = 1 pS
    rabsshort = 1 mOhm


Warning from spectre during transient analysis `mymc-001_mytran', during Monte
        Carlo analysis `mymc'.
    WARNING (SPECTRE-11011): Pivot/Max is less than relative threshold.
    WARNING (SPECTRE-11011): Pivot/Max is less than relative threshold.

......9......8......7......6......5......4......3......2......1......0
Number of accepted tran steps =             447
Initial condition solution time: CPU = 502.623 s, elapsed = 187.724 s.
Intrinsic tran analysis time:    CPU = 1.1541 ks, elapsed = 161.019 s.
Total time required for tran analysis `mymc-001_mytran': CPU = 1.66442 ks (27m 
        44.4s), elapsed = 352.737 s (5m  52.7s).
Time accumulated: CPU = 1.84073 ks (30m  40.7s), elapsed = 528.893 s (8m 
        48.9s).
Peak resident memory used = 8.16 Gbytes.

Total time required for montecarlo analysis `mymc': CPU = 1.69991 ks (28m 
        19.9s), elapsed = 388.215 s (6m  28.2s).
Time accumulated: CPU = 1.85683 ks (30m  56.8s), elapsed = 544.992 s (9m 
        5.0s).
Peak resident memory used = 8.16 Gbytes.


Aggregate audit (10:40:29 AM, Sun Mar 30, 2014):
Time used: CPU = 1.86 ks (31m  2.8s), elapsed = 551 s (9m  11.0s), util. =
        338%.
Time spent in licensing: elapsed = 132 ms.
Peak memory used = 8.16 Gbytes.
Simulation started at: 10:31:18 AM, Sun Mar 30, 2014, ended at: 10:40:29 AM,
        Sun Mar 30, 2014, with elapsed time (wall clock): 551 s (9m  11.0s).
spectre completes with 0 errors, 2 warnings, and 4 notices.

ans = 

               NoWLpB: 256
              NoBLpLB: 256
                 NoGB: 1
             NoreelGB: 8
    PercentageHighRef: 0.5000
    PercentageUsedRef: 0.0312
            WChargeBL: 3.0000e-07
            LChargeBL: 1.9500e-07
         WDischargeBL: 1.0000e-07
         WDischargeSL: 5.0000e-07
                  PWn: 1.0000e-07
                  PWp: 1.0000e-07
            PWpenable: 1.0000e-07
            PWnenable: 1.0000e-07
             PWMmuxLB: 2.0000e-07
             PWMmuxGB: 2.0000e-07
                  vdd: 1
           MismatchOn: 0
              numruns: 1
            simlength: 1.2000e-08
       randomizecells: 0
             refcells: [1x256 double]
            RMEMvalue: 'RMEMLow'
                thold: 2.0000e-10
              wavesin: {19x1 cell}
                SA_SH: [1x55 char]
               en_SAN: '[0 0 9e-09 0 9.1e-09 1 1.45e-08 1]'
               en_SAP: '[0 1 9e-09 1 9.05e-09 0 1.45e-08 0]'
           rnddirname: '436002'

reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/branch.m2s
writing file ./../../../../../tmp/474288/spice/branch.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/localblock.m2s
writing file ./../../../../../tmp/474288/spice/localblock.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/globalblock.m2s
writing file ./../../../../../tmp/474288/spice/globalblock.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/SpiceFile.m2s
writing file ./../../../../../tmp/474288/spice/SpiceFile.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/parameters.m2s
writing file ./../../../../../tmp/474288/spice/parameters.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/drivers.m2s
writing file ./../../../../../tmp/474288/spice/drivers.sp

Cadence (R) Virtuoso (R) Spectre (R) Circuit Simulator
Version 11.1.0.509.isr14 64bit -- 14 Aug 2012
Copyright (C) 1989-2012 Cadence Design Systems, Inc. All rights reserved
        worldwide. Cadence, Virtuoso and Spectre are registered trademarks of
        Cadence Design Systems, Inc. All others are the property of their
        respective holders.

Protected by U.S. Patents: 
        5,610,847; 5,790,436; 5,812,431; 5,859,785; 5,949,992; 5,987,238; 
        6,088,523; 6,101,323; 6,151,698; 6,181,754; 6,260,176; 6,278,964; 
        6,349,272; 6,374,390; 6,493,849; 6,504,885; 6,618,837; 6,636,839; 
        6,778,025; 6,832,358; 6,851,097; 6,928,626; 7,024,652; 7,035,782; 
        7,085,700; 7,143,021; 7,493,240; 7,571,401.

Includes RSA BSAFE(R) Cryptographic or Security Protocol Software from RSA
        Security, Inc.

User: s0211331   Host: spchcl21.esat.kuleuven.be   HostID: 210A8C85   PID:
        17255
Memory  available: 4.4538 GB  physical: 541.9348 GB
CPU Type: Intel(R) Xeon(R) CPU E5-2670 0 @ 2.60GHz
          Processor PhysicalID CoreID Frequency
              0         0        0     2600.1
              1         1        0     2600.1
              2         0        1     2600.1
              3         1        1     2600.1
              4         0        2     2600.1
              5         1        2     2600.1
              6         0        3     2600.1
              7         1        3     2600.1
              8         0        4     2600.1
              9         1        4     2600.1
             10         0        5     2600.1
             11         1        5     2600.1
             12         0        6     2600.1
             13         1        6     2600.1
             14         0        7     2600.1
             15         1        7     2600.1
             16         0        0     2600.1
             17         1        0     2600.1
             18         0        1     2600.1
             19         1        1     2600.1
             20         0        2     2600.1
             21         1        2     2600.1
             22         0        3     2600.1
             23         1        3     2600.1
             24         0        4     2600.1
             25         1        4     2600.1
             26         0        5     2600.1
             27         1        5     2600.1
             28         0        6     2600.1
             29         1        6     2600.1
             30         0        7     2600.1
             31         1        7     2600.1


Simulating `../../../../../tmp/474288/spice/SpiceFile.sp' on
        spchcl21.esat.kuleuven.be at 10:40:47 AM, Sun Mar 30, 2014 (process id:
        17255).
Current working directory:
        /users/start2012/s0211331/Thesis-Design-of-RRam/Design.

Time for NDB Parsing: CPU = 192.969 ms, elapsed = 211.385 ms.
Time accumulated: CPU = 192.969 ms, elapsed = 211.385 ms.
Peak resident memory used = 41.7 Mbytes.


Time for Elaboration: CPU = 2.34664 s, elapsed = 2.34849 s.
Time accumulated: CPU = 2.53961 s, elapsed = 2.56005 s.
Peak resident memory used = 209 Mbytes.


Time for EDB Visiting: CPU = 1.3518 s, elapsed = 1.35063 s.
Time accumulated: CPU = 3.89141 s, elapsed = 3.91083 s.
Peak resident memory used = 354 Mbytes.


Circuit inventory:
              nodes 53821
              bsim4 19878 
          capacitor 1058  
               cccs 19876 
             iprobe 19876 
           resistor 8208  
            vsource 19901 


Notice from spectre during initial setup.
    APS Enabled.
    Multithreading Enabled: 8 threads on system with 32 available processors.
        


Time for parsing: CPU = 8.30474 s, elapsed = 8.3435 s.
Time accumulated: CPU = 12.1961 s, elapsed = 12.2545 s.
Peak resident memory used = 570 Mbytes.


*************************************************
Monte Carlo Analysis `mymc': iteration = (1 -> 1)
*************************************************
Important parameter values:
    seed = 1234
    numbins = 1
    sampling = standard
    variations = mismatch
    firstrun = 1
    numruns = 1
    donominal = no

Notice from spectre during Monte Carlo analysis `mymc'.
    Out of 4 defined mismatch parameters, 0 is not referenced. There are 39752
        mismatch instances.


**** Performing monte carlo loop for `mymc'


***********************************************************
Transient Analysis `mymc-001_mytran': time = (0 s -> 12 ns)
***********************************************************

Notice from spectre during IC analysis, during transient analysis
        `mymc-001_mytran', during Monte Carlo analysis `mymc'.
    There are 1 IC nodes defined.
    GminDC = 1 pS is large enough to noticeably affect the DC solution.
        dV(xGB0.xSA.xM1.mpmos:int_g) = 194.758 uV
        Use the `gmin_check' option to eliminate or expand this report.

Important parameter values:
    start = 0 s
    outputstart = 0 s
    stop = 12 ns
    step = 12 ps
    maxstep = 240 ps
    ic = all
    useprevic = no
    skipdc = no
    reltol = 1e-03
    abstol(V) = 1 uV
    abstol(I) = 1 pA
    temp = 27 C
    tnom = 27 C
    tempeffects = all
    errpreset = moderate
    method = trap
    lteratio = 3.5
    relref = sigglobal
    cmin = 0 F
    gmin = 1 pS
    rabsshort = 1 mOhm

......9......8......7......6......5......4......3......2......1......0
Number of accepted tran steps =             410
Initial condition solution time: CPU = 11.5542 s, elapsed = 3.21044 s.
Intrinsic tran analysis time:    CPU = 130.81 s, elapsed = 18.4044 s.
Total time required for tran analysis `mymc-001_mytran': CPU = 142.973 s (2m 
        23.0s), elapsed = 22.0267 s.
Time accumulated: CPU = 157.333 s (2m  37.3s), elapsed = 36.4849 s.
Peak resident memory used = 1.07 Gbytes.

Total time required for montecarlo analysis `mymc': CPU = 146.839 s (2m 
        26.8s), elapsed = 25.9323 s.
Time accumulated: CPU = 159.035 s (2m  39.0s), elapsed = 38.1871 s.
Peak resident memory used = 1.07 Gbytes.


Aggregate audit (10:41:26 AM, Sun Mar 30, 2014):
Time used: CPU = 160 s (2m  39.7s), elapsed = 38.8 s, util. = 411%.
Time spent in licensing: elapsed = 113 ms.
Peak memory used = 1.07 Gbytes.
Simulation started at: 10:40:47 AM, Sun Mar 30, 2014, ended at: 10:41:26 AM,
        Sun Mar 30, 2014, with elapsed time (wall clock): 38.8 s.
spectre completes with 0 errors, 0 warnings, and 5 notices.

ans = 

               NoWLpB: 512
              NoBLpLB: 8
                 NoGB: 1
             NoreelGB: 128
    PercentageHighRef: 0.5000
    PercentageUsedRef: 1
            WChargeBL: 3.0000e-07
            LChargeBL: 1.9500e-07
         WDischargeBL: 1.0000e-07
         WDischargeSL: 5.0000e-07
                  PWn: 1.0000e-07
                  PWp: 1.0000e-07
            PWpenable: 1.0000e-07
            PWnenable: 1.0000e-07
             PWMmuxLB: 2.0000e-07
             PWMmuxGB: 2.0000e-07
                  vdd: 1
           MismatchOn: 0
              numruns: 1
            simlength: 1.2000e-08
       randomizecells: 0
             refcells: [1 1 1 1 0 0 0 0]
            RMEMvalue: 'RMEMLow'
                thold: 2.0000e-10
              wavesin: {15x1 cell}
                SA_SH: [1x55 char]
               en_SAN: '[0 0 9e-09 0 9.1e-09 1 1.45e-08 1]'
               en_SAP: '[0 1 9e-09 1 9.05e-09 0 1.45e-08 0]'
           rnddirname: '474288'

reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/branch.m2s
writing file ./../../../../../tmp/321090/spice/branch.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/localblock.m2s
writing file ./../../../../../tmp/321090/spice/localblock.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/globalblock.m2s
writing file ./../../../../../tmp/321090/spice/globalblock.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/SpiceFile.m2s
writing file ./../../../../../tmp/321090/spice/SpiceFile.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/parameters.m2s
writing file ./../../../../../tmp/321090/spice/parameters.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/drivers.m2s
writing file ./../../../../../tmp/321090/spice/drivers.sp

Cadence (R) Virtuoso (R) Spectre (R) Circuit Simulator
Version 11.1.0.509.isr14 64bit -- 14 Aug 2012
Copyright (C) 1989-2012 Cadence Design Systems, Inc. All rights reserved
        worldwide. Cadence, Virtuoso and Spectre are registered trademarks of
        Cadence Design Systems, Inc. All others are the property of their
        respective holders.

Protected by U.S. Patents: 
        5,610,847; 5,790,436; 5,812,431; 5,859,785; 5,949,992; 5,987,238; 
        6,088,523; 6,101,323; 6,151,698; 6,181,754; 6,260,176; 6,278,964; 
        6,349,272; 6,374,390; 6,493,849; 6,504,885; 6,618,837; 6,636,839; 
        6,778,025; 6,832,358; 6,851,097; 6,928,626; 7,024,652; 7,035,782; 
        7,085,700; 7,143,021; 7,493,240; 7,571,401.

Includes RSA BSAFE(R) Cryptographic or Security Protocol Software from RSA
        Security, Inc.

User: s0211331   Host: spchcl21.esat.kuleuven.be   HostID: 210A8C85   PID:
        17407
Memory  available: 3.3200 GB  physical: 541.9348 GB
CPU Type: Intel(R) Xeon(R) CPU E5-2670 0 @ 2.60GHz
          Processor PhysicalID CoreID Frequency
              0         0        0     2600.1
              1         1        0     2600.1
              2         0        1     2600.1
              3         1        1     2600.1
              4         0        2     2600.1
              5         1        2     2600.1
              6         0        3     2600.1
              7         1        3     2600.1
              8         0        4     2600.1
              9         1        4     2600.1
             10         0        5     2600.1
             11         1        5     2600.1
             12         0        6     2600.1
             13         1        6     2600.1
             14         0        7     2600.1
             15         1        7     2600.1
             16         0        0     2600.1
             17         1        0     2600.1
             18         0        1     2600.1
             19         1        1     2600.1
             20         0        2     2600.1
             21         1        2     2600.1
             22         0        3     2600.1
             23         1        3     2600.1
             24         0        4     2600.1
             25         1        4     2600.1
             26         0        5     2600.1
             27         1        5     2600.1
             28         0        6     2600.1
             29         1        6     2600.1
             30         0        7     2600.1
             31         1        7     2600.1


Simulating `../../../../../tmp/321090/spice/SpiceFile.sp' on
        spchcl21.esat.kuleuven.be at 10:42:02 AM, Sun Mar 30, 2014 (process id:
        17407).
Current working directory:
        /users/start2012/s0211331/Thesis-Design-of-RRam/Design.

Time for NDB Parsing: CPU = 215.966 ms, elapsed = 256.292 ms.
Time accumulated: CPU = 215.966 ms, elapsed = 256.292 ms.
Peak resident memory used = 47.2 Mbytes.


Time for Elaboration: CPU = 3.44848 s, elapsed = 3.45039 s.
Time accumulated: CPU = 3.66444 s, elapsed = 3.70685 s.
Peak resident memory used = 298 Mbytes.


Time for EDB Visiting: CPU = 1.90371 s, elapsed = 1.90317 s.
Time accumulated: CPU = 5.57415 s, elapsed = 5.61603 s.
Peak resident memory used = 508 Mbytes.


Circuit inventory:
              nodes 79221
              bsim4 28396 
          capacitor 1090  
               cccs 28394 
             iprobe 28394 
           resistor 16416 
            vsource 28420 


Notice from spectre during initial setup.
    APS Enabled.
    Multithreading Enabled: 8 threads on system with 32 available processors.
        


Time for parsing: CPU = 14.1239 s, elapsed = 14.1632 s.
Time accumulated: CPU = 19.699 s, elapsed = 19.7801 s.
Peak resident memory used = 813 Mbytes.


*************************************************
Monte Carlo Analysis `mymc': iteration = (1 -> 1)
*************************************************
Important parameter values:
    seed = 1234
    numbins = 1
    sampling = standard
    variations = mismatch
    firstrun = 1
    numruns = 1
    donominal = no

Notice from spectre during Monte Carlo analysis `mymc'.
    Out of 4 defined mismatch parameters, 0 is not referenced. There are 56788
        mismatch instances.


**** Performing monte carlo loop for `mymc'


***********************************************************
Transient Analysis `mymc-001_mytran': time = (0 s -> 12 ns)
***********************************************************

Notice from spectre during IC analysis, during transient analysis
        `mymc-001_mytran', during Monte Carlo analysis `mymc'.
    There are 1 IC nodes defined.
    GminDC = 1 pS is large enough to noticeably affect the DC solution.
        dV(xGB0.xSA.xM1.mpmos:int_g) = 86.5956 uV
        Use the `gmin_check' option to eliminate or expand this report.

Important parameter values:
    start = 0 s
    outputstart = 0 s
    stop = 12 ns
    step = 12 ps
    maxstep = 240 ps
    ic = all
    useprevic = no
    skipdc = no
    reltol = 1e-03
    abstol(V) = 1 uV
    abstol(I) = 1 pA
    temp = 27 C
    tnom = 27 C
    tempeffects = all
    errpreset = moderate
    method = trap
    lteratio = 3.5
    relref = sigglobal
    cmin = 0 F
    gmin = 1 pS
    rabsshort = 1 mOhm

......9......8......7......6......5......4......3......2......1......0
Number of accepted tran steps =             407
Initial condition solution time: CPU = 27.5858 s, elapsed = 7.13891 s.
Intrinsic tran analysis time:    CPU = 207.196 s, elapsed = 28.7969 s.
Total time required for tran analysis `mymc-001_mytran': CPU = 235.703 s (3m 
        55.7s), elapsed = 36.5597 s.
Time accumulated: CPU = 258.592 s (4m  18.6s), elapsed = 59.5547 s.
Peak resident memory used = 1.51 Gbytes.

Total time required for montecarlo analysis `mymc': CPU = 241.498 s (4m  1.5s),
        elapsed = 42.3792 s.
Time accumulated: CPU = 261.197 s (4m  21.2s), elapsed = 62.1597 s (1m  2.2s).
Peak resident memory used = 1.51 Gbytes.


Aggregate audit (10:43:05 AM, Sun Mar 30, 2014):
Time used: CPU = 262 s (4m  22.2s), elapsed = 63.2 s (1m  3.2s), util. = 415%.
Time spent in licensing: elapsed = 136 ms.
Peak memory used = 1.51 Gbytes.
Simulation started at: 10:42:02 AM, Sun Mar 30, 2014, ended at: 10:43:05 AM,
        Sun Mar 30, 2014, with elapsed time (wall clock): 63.2 s (1m  3.2s).
spectre completes with 0 errors, 0 warnings, and 5 notices.

ans = 

               NoWLpB: 512
              NoBLpLB: 16
                 NoGB: 1
             NoreelGB: 64
    PercentageHighRef: 0.5000
    PercentageUsedRef: 0.5000
            WChargeBL: 3.0000e-07
            LChargeBL: 1.9500e-07
         WDischargeBL: 1.0000e-07
         WDischargeSL: 5.0000e-07
                  PWn: 1.0000e-07
                  PWp: 1.0000e-07
            PWpenable: 1.0000e-07
            PWnenable: 1.0000e-07
             PWMmuxLB: 2.0000e-07
             PWMmuxGB: 2.0000e-07
                  vdd: 1
           MismatchOn: 0
              numruns: 1
            simlength: 1.2000e-08
       randomizecells: 0
             refcells: [1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0]
            RMEMvalue: 'RMEMLow'
                thold: 2.0000e-10
              wavesin: {16x1 cell}
                SA_SH: [1x55 char]
               en_SAN: '[0 0 9e-09 0 9.1e-09 1 1.45e-08 1]'
               en_SAP: '[0 1 9e-09 1 9.05e-09 0 1.45e-08 0]'
           rnddirname: '321090'

reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/branch.m2s
writing file ./../../../../../tmp/133166/spice/branch.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/localblock.m2s
writing file ./../../../../../tmp/133166/spice/localblock.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/globalblock.m2s
writing file ./../../../../../tmp/133166/spice/globalblock.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/SpiceFile.m2s
writing file ./../../../../../tmp/133166/spice/SpiceFile.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/parameters.m2s
writing file ./../../../../../tmp/133166/spice/parameters.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/drivers.m2s
writing file ./../../../../../tmp/133166/spice/drivers.sp

Cadence (R) Virtuoso (R) Spectre (R) Circuit Simulator
Version 11.1.0.509.isr14 64bit -- 14 Aug 2012
Copyright (C) 1989-2012 Cadence Design Systems, Inc. All rights reserved
        worldwide. Cadence, Virtuoso and Spectre are registered trademarks of
        Cadence Design Systems, Inc. All others are the property of their
        respective holders.

Protected by U.S. Patents: 
        5,610,847; 5,790,436; 5,812,431; 5,859,785; 5,949,992; 5,987,238; 
        6,088,523; 6,101,323; 6,151,698; 6,181,754; 6,260,176; 6,278,964; 
        6,349,272; 6,374,390; 6,493,849; 6,504,885; 6,618,837; 6,636,839; 
        6,778,025; 6,832,358; 6,851,097; 6,928,626; 7,024,652; 7,035,782; 
        7,085,700; 7,143,021; 7,493,240; 7,571,401.

Includes RSA BSAFE(R) Cryptographic or Security Protocol Software from RSA
        Security, Inc.

User: s0211331   Host: spchcl21.esat.kuleuven.be   HostID: 210A8C85   PID:
        17709
Memory  available: 3.3379 GB  physical: 541.9348 GB
CPU Type: Intel(R) Xeon(R) CPU E5-2670 0 @ 2.60GHz
          Processor PhysicalID CoreID Frequency
              0         0        0     2600.1
              1         1        0     2600.1
              2         0        1     2600.1
              3         1        1     2600.1
              4         0        2     2600.1
              5         1        2     2600.1
              6         0        3     2600.1
              7         1        3     2600.1
              8         0        4     2600.1
              9         1        4     2600.1
             10         0        5     2600.1
             11         1        5     2600.1
             12         0        6     2600.1
             13         1        6     2600.1
             14         0        7     2600.1
             15         1        7     2600.1
             16         0        0     2600.1
             17         1        0     2600.1
             18         0        1     2600.1
             19         1        1     2600.1
             20         0        2     2600.1
             21         1        2     2600.1
             22         0        3     2600.1
             23         1        3     2600.1
             24         0        4     2600.1
             25         1        4     2600.1
             26         0        5     2600.1
             27         1        5     2600.1
             28         0        6     2600.1
             29         1        6     2600.1
             30         0        7     2600.1
             31         1        7     2600.1


Simulating `../../../../../tmp/133166/spice/SpiceFile.sp' on
        spchcl21.esat.kuleuven.be at 10:44:25 AM, Sun Mar 30, 2014 (process id:
        17709).
Current working directory:
        /users/start2012/s0211331/Thesis-Design-of-RRam/Design.

Time for NDB Parsing: CPU = 362.943 ms, elapsed = 389.859 ms.
Time accumulated: CPU = 362.943 ms, elapsed = 389.859 ms.
Peak resident memory used = 58.7 Mbytes.


Time for Elaboration: CPU = 5.86711 s, elapsed = 5.86707 s.
Time accumulated: CPU = 6.23005 s, elapsed = 6.25712 s.
Peak resident memory used = 475 Mbytes.


Time for EDB Visiting: CPU = 3.3155 s, elapsed = 3.31459 s.
Time accumulated: CPU = 9.54555 s, elapsed = 9.57188 s.
Peak resident memory used = 814 Mbytes.


Circuit inventory:
              nodes 129925
              bsim4 45394 
          capacitor 1154  
               cccs 45392 
             iprobe 45392 
           resistor 32832 
            vsource 45419 


Notice from spectre during initial setup.
    APS Enabled.
    Multithreading Enabled: 8 threads on system with 32 available processors.
        


Time for parsing: CPU = 22.1676 s, elapsed = 22.1708 s.
Time accumulated: CPU = 31.7132 s, elapsed = 31.7428 s.
Peak resident memory used = 1.28 Gbytes.


*************************************************
Monte Carlo Analysis `mymc': iteration = (1 -> 1)
*************************************************
Important parameter values:
    seed = 1234
    numbins = 1
    sampling = standard
    variations = mismatch
    firstrun = 1
    numruns = 1
    donominal = no

Notice from spectre during Monte Carlo analysis `mymc'.
    Out of 4 defined mismatch parameters, 0 is not referenced. There are 90784
        mismatch instances.


**** Performing monte carlo loop for `mymc'


***********************************************************
Transient Analysis `mymc-001_mytran': time = (0 s -> 12 ns)
***********************************************************

Notice from spectre during IC analysis, during transient analysis
        `mymc-001_mytran', during Monte Carlo analysis `mymc'.
    There are 1 IC nodes defined.

Finding DC approximate solution failed. Try again with try_fast_op set to no.

Notice from spectre during IC analysis, during transient analysis
        `mymc-001_mytran', during Monte Carlo analysis `mymc'.
    GminDC = 1 pS is large enough to noticeably affect the DC solution.
        dV(xGB0.BLout_1) = 9.43459 uV
        Use the `gmin_check' option to eliminate or expand this report.

Important parameter values:
    start = 0 s
    outputstart = 0 s
    stop = 12 ns
    step = 12 ps
    maxstep = 240 ps
    ic = all
    useprevic = no
    skipdc = no
    reltol = 1e-03
    abstol(V) = 1 uV
    abstol(I) = 1 pA
    temp = 27 C
    tnom = 27 C
    tempeffects = all
    errpreset = moderate
    method = trap
    lteratio = 3.5
    relref = sigglobal
    cmin = 0 F
    gmin = 1 pS
    rabsshort = 1 mOhm

......9......8......7......6......5......4......3......2......1......0
Number of accepted tran steps =             415
Initial condition solution time: CPU = 56.9213 s, elapsed = 20.7671 s.
Intrinsic tran analysis time:    CPU = 340.16 s, elapsed = 49.4164 s.
Total time required for tran analysis `mymc-001_mytran': CPU = 399.328 s (6m 
        39.3s), elapsed = 71.9871 s (1m  12.0s).
Time accumulated: CPU = 436.507 s (7m  16.5s), elapsed = 109.218 s (1m 
        49.2s).
Peak resident memory used = 2.56 Gbytes.

Total time required for montecarlo analysis `mymc': CPU = 409.111 s (6m 
        49.1s), elapsed = 81.7922 s (1m  21.8s).
Time accumulated: CPU = 440.824 s (7m  20.8s), elapsed = 113.535 s (1m 
        53.5s).
Peak resident memory used = 2.56 Gbytes.


Aggregate audit (10:46:21 AM, Sun Mar 30, 2014):
Time used: CPU = 442 s (7m  22.5s), elapsed = 115 s (1m  55.2s), util. = 384%.
Time spent in licensing: elapsed = 115 ms.
Peak memory used = 2.56 Gbytes.
Simulation started at: 10:44:25 AM, Sun Mar 30, 2014, ended at: 10:46:21 AM,
        Sun Mar 30, 2014, with elapsed time (wall clock): 115 s (1m  55.2s).
spectre completes with 0 errors, 0 warnings, and 5 notices.

ans = 

               NoWLpB: 512
              NoBLpLB: 32
                 NoGB: 1
             NoreelGB: 32
    PercentageHighRef: 0.5000
    PercentageUsedRef: 0.2500
            WChargeBL: 3.0000e-07
            LChargeBL: 1.9500e-07
         WDischargeBL: 1.0000e-07
         WDischargeSL: 5.0000e-07
                  PWn: 1.0000e-07
                  PWp: 1.0000e-07
            PWpenable: 1.0000e-07
            PWnenable: 1.0000e-07
             PWMmuxLB: 2.0000e-07
             PWMmuxGB: 2.0000e-07
                  vdd: 1
           MismatchOn: 0
              numruns: 1
            simlength: 1.2000e-08
       randomizecells: 0
             refcells: [1x32 double]
            RMEMvalue: 'RMEMLow'
                thold: 2.0000e-10
              wavesin: {17x1 cell}
                SA_SH: [1x55 char]
               en_SAN: '[0 0 9e-09 0 9.1e-09 1 1.45e-08 1]'
               en_SAP: '[0 1 9e-09 1 9.05e-09 0 1.45e-08 0]'
           rnddirname: '133166'

reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/branch.m2s
writing file ./../../../../../tmp/853269/spice/branch.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/localblock.m2s
writing file ./../../../../../tmp/853269/spice/localblock.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/globalblock.m2s
writing file ./../../../../../tmp/853269/spice/globalblock.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/SpiceFile.m2s
writing file ./../../../../../tmp/853269/spice/SpiceFile.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/parameters.m2s
writing file ./../../../../../tmp/853269/spice/parameters.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/drivers.m2s
writing file ./../../../../../tmp/853269/spice/drivers.sp

Cadence (R) Virtuoso (R) Spectre (R) Circuit Simulator
Version 11.1.0.509.isr14 64bit -- 14 Aug 2012
Copyright (C) 1989-2012 Cadence Design Systems, Inc. All rights reserved
        worldwide. Cadence, Virtuoso and Spectre are registered trademarks of
        Cadence Design Systems, Inc. All others are the property of their
        respective holders.

Protected by U.S. Patents: 
        5,610,847; 5,790,436; 5,812,431; 5,859,785; 5,949,992; 5,987,238; 
        6,088,523; 6,101,323; 6,151,698; 6,181,754; 6,260,176; 6,278,964; 
        6,349,272; 6,374,390; 6,493,849; 6,504,885; 6,618,837; 6,636,839; 
        6,778,025; 6,832,358; 6,851,097; 6,928,626; 7,024,652; 7,035,782; 
        7,085,700; 7,143,021; 7,493,240; 7,571,401.

Includes RSA BSAFE(R) Cryptographic or Security Protocol Software from RSA
        Security, Inc.

User: s0211331   Host: spchcl21.esat.kuleuven.be   HostID: 210A8C85   PID:
        18258
Memory  available: 1.7810 GB  physical: 541.9348 GB
CPU Type: Intel(R) Xeon(R) CPU E5-2670 0 @ 2.60GHz
          Processor PhysicalID CoreID Frequency
              0         0        0     2600.1
              1         1        0     2600.1
              2         0        1     2600.1
              3         1        1     2600.1
              4         0        2     2600.1
              5         1        2     2600.1
              6         0        3     2600.1
              7         1        3     2600.1
              8         0        4     2600.1
              9         1        4     2600.1
             10         0        5     2600.1
             11         1        5     2600.1
             12         0        6     2600.1
             13         1        6     2600.1
             14         0        7     2600.1
             15         1        7     2600.1
             16         0        0     2600.1
             17         1        0     2600.1
             18         0        1     2600.1
             19         1        1     2600.1
             20         0        2     2600.1
             21         1        2     2600.1
             22         0        3     2600.1
             23         1        3     2600.1
             24         0        4     2600.1
             25         1        4     2600.1
             26         0        5     2600.1
             27         1        5     2600.1
             28         0        6     2600.1
             29         1        6     2600.1
             30         0        7     2600.1
             31         1        7     2600.1


Simulating `../../../../../tmp/853269/spice/SpiceFile.sp' on
        spchcl21.esat.kuleuven.be at 10:49:48 AM, Sun Mar 30, 2014 (process id:
        18258).
Current working directory:
        /users/start2012/s0211331/Thesis-Design-of-RRam/Design.

Time for NDB Parsing: CPU = 657.899 ms, elapsed = 680.439 ms.
Time accumulated: CPU = 657.899 ms, elapsed = 680.439 ms.
Peak resident memory used = 80.1 Mbytes.


Time for Elaboration: CPU = 10.6004 s, elapsed = 10.6006 s.
Time accumulated: CPU = 11.2583 s, elapsed = 11.2813 s.
Peak resident memory used = 827 Mbytes.


Time for EDB Visiting: CPU = 11.4703 s, elapsed = 11.4675 s.
Time accumulated: CPU = 22.7285 s, elapsed = 22.749 s.
Peak resident memory used = 1.39 Gbytes.


Circuit inventory:
              nodes 230997
              bsim4 79256 
          capacitor 1282  
               cccs 79254 
             iprobe 79254 
           resistor 65664 
            vsource 79282 


Notice from spectre during initial setup.
    APS Enabled.
    Multithreading Enabled: 8 threads on system with 32 available processors.
        


Time for parsing: CPU = 46.9889 s, elapsed = 47.0308 s.
Time accumulated: CPU = 69.7224 s (1m  9.7s), elapsed = 69.785 s (1m  9.8s).
Peak resident memory used = 2.24 Gbytes.


*************************************************
Monte Carlo Analysis `mymc': iteration = (1 -> 1)
*************************************************
Important parameter values:
    seed = 1234
    numbins = 1
    sampling = standard
    variations = mismatch
    firstrun = 1
    numruns = 1
    donominal = no

Notice from spectre during Monte Carlo analysis `mymc'.
    Out of 4 defined mismatch parameters, 0 is not referenced. There are 158508
        mismatch instances.


**** Performing monte carlo loop for `mymc'


***********************************************************
Transient Analysis `mymc-001_mytran': time = (0 s -> 12 ns)
***********************************************************

Notice from spectre during IC analysis, during transient analysis
        `mymc-001_mytran', during Monte Carlo analysis `mymc'.
    There are 1 IC nodes defined.

Finding DC approximate solution failed. Try again with try_fast_op set to no.

Notice from spectre during IC analysis, during transient analysis
        `mymc-001_mytran', during Monte Carlo analysis `mymc'.
    GminDC = 1 pS is large enough to noticeably affect the DC solution.
        dV(xGB0.BLout_1) = 4.63948 uV
        Use the `gmin_check' option to eliminate or expand this report.

Important parameter values:
    start = 0 s
    outputstart = 0 s
    stop = 12 ns
    step = 12 ps
    maxstep = 240 ps
    ic = all
    useprevic = no
    skipdc = no
    reltol = 1e-03
    abstol(V) = 1 uV
    abstol(I) = 1 pA
    temp = 27 C
    tnom = 27 C
    tempeffects = all
    errpreset = moderate
    method = trap
    lteratio = 3.5
    relref = sigglobal
    cmin = 0 F
    gmin = 1 pS
    rabsshort = 1 mOhm

......9......8......7......6......5......4......3......2......1......0
Number of accepted tran steps =             420
Initial condition solution time: CPU = 136.013 s, elapsed = 59.2778 s.
Intrinsic tran analysis time:    CPU = 662.965 s, elapsed = 102.412 s.
Total time required for tran analysis `mymc-001_mytran': CPU = 802.575 s (13m 
        22.6s), elapsed = 164.039 s (2m  44.0s).
Time accumulated: CPU = 882.865 s (14m  42.9s), elapsed = 244.399 s (4m 
        4.4s).
Peak resident memory used = 4.72 Gbytes.

Total time required for montecarlo analysis `mymc': CPU = 821.474 s (13m 
        41.5s), elapsed = 182.944 s (3m  2.9s).
Time accumulated: CPU = 891.197 s (14m  51.2s), elapsed = 252.729 s (4m 
        12.7s).
Peak resident memory used = 4.72 Gbytes.


Aggregate audit (10:54:04 AM, Sun Mar 30, 2014):
Time used: CPU = 894 s (14m  54.4s), elapsed = 256 s (4m  15.9s), util. =
        349%.
Time spent in licensing: elapsed = 131 ms.
Peak memory used = 4.72 Gbytes.
Simulation started at: 10:49:48 AM, Sun Mar 30, 2014, ended at: 10:54:04 AM,
        Sun Mar 30, 2014, with elapsed time (wall clock): 256 s (4m  15.9s).
spectre completes with 0 errors, 0 warnings, and 5 notices.

ans = 

               NoWLpB: 512
              NoBLpLB: 64
                 NoGB: 1
             NoreelGB: 16
    PercentageHighRef: 0.5000
    PercentageUsedRef: 0.1250
            WChargeBL: 3.0000e-07
            LChargeBL: 1.9500e-07
         WDischargeBL: 1.0000e-07
         WDischargeSL: 5.0000e-07
                  PWn: 1.0000e-07
                  PWp: 1.0000e-07
            PWpenable: 1.0000e-07
            PWnenable: 1.0000e-07
             PWMmuxLB: 2.0000e-07
             PWMmuxGB: 2.0000e-07
                  vdd: 1
           MismatchOn: 0
              numruns: 1
            simlength: 1.2000e-08
       randomizecells: 0
             refcells: [1x64 double]
            RMEMvalue: 'RMEMLow'
                thold: 2.0000e-10
              wavesin: {18x1 cell}
                SA_SH: [1x55 char]
               en_SAN: '[0 0 9e-09 0 9.1e-09 1 1.45e-08 1]'
               en_SAP: '[0 1 9e-09 1 9.05e-09 0 1.45e-08 0]'
           rnddirname: '853269'

reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/branch.m2s
writing file ./../../../../../tmp/64736/spice/branch.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/localblock.m2s
writing file ./../../../../../tmp/64736/spice/localblock.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/globalblock.m2s
writing file ./../../../../../tmp/64736/spice/globalblock.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/SpiceFile.m2s
writing file ./../../../../../tmp/64736/spice/SpiceFile.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/parameters.m2s
writing file ./../../../../../tmp/64736/spice/parameters.sp
reading file ~/Thesis-Design-of-RRam/Design/ArchitectureDesign/drivers.m2s
writing file ./../../../../../tmp/64736/spice/drivers.sp

Cadence (R) Virtuoso (R) Spectre (R) Circuit Simulator
Version 11.1.0.509.isr14 64bit -- 14 Aug 2012
Copyright (C) 1989-2012 Cadence Design Systems, Inc. All rights reserved
        worldwide. Cadence, Virtuoso and Spectre are registered trademarks of
        Cadence Design Systems, Inc. All others are the property of their
        respective holders.

Protected by U.S. Patents: 
        5,610,847; 5,790,436; 5,812,431; 5,859,785; 5,949,992; 5,987,238; 
        6,088,523; 6,101,323; 6,151,698; 6,181,754; 6,260,176; 6,278,964; 
        6,349,272; 6,374,390; 6,493,849; 6,504,885; 6,618,837; 6,636,839; 
        6,778,025; 6,832,358; 6,851,097; 6,928,626; 7,024,652; 7,035,782; 
        7,085,700; 7,143,021; 7,493,240; 7,571,401.

Includes RSA BSAFE(R) Cryptographic or Security Protocol Software from RSA
        Security, Inc.

User: s0211331   Host: spchcl21.esat.kuleuven.be   HostID: 210A8C85   PID:
        21197
Memory  available: 342.2820 GB  physical: 541.9348 GB
CPU Type: Intel(R) Xeon(R) CPU E5-2670 0 @ 2.60GHz
          Processor PhysicalID CoreID Frequency
              0         0        0     2600.1
              1         1        0     2600.1
              2         0        1     2600.1
              3         1        1     2600.1
              4         0        2     2600.1
              5         1        2     2600.1
              6         0        3     2600.1
              7         1        3     2600.1
              8         0        4     2600.1
              9         1        4     2600.1
             10         0        5     2600.1
             11         1        5     2600.1
             12         0        6     2600.1
             13         1        6     2600.1
             14         0        7     2600.1
             15         1        7     2600.1
             16         0        0     2600.1
             17         1        0     2600.1
             18         0        1     2600.1
             19         1        1     2600.1
             20         0        2     2600.1
             21         1        2     2600.1
             22         0        3     2600.1
             23         1        3     2600.1
             24         0        4     2600.1
             25         1        4     2600.1
             26         0        5     2600.1
             27         1        5     2600.1
             28         0        6     2600.1
             29         1        6     2600.1
             30         0        7     2600.1
             31         1        7     2600.1


Simulating `../../../../../tmp/64736/spice/SpiceFile.sp' on
        spchcl21.esat.kuleuven.be at 11:05:35 AM, Sun Mar 30, 2014 (process id:
        21197).
Current working directory:
        /users/start2012/s0211331/Thesis-Design-of-RRam/Design.

Time for NDB Parsing: CPU = 2.09268 s, elapsed = 2.10094 s.
Time accumulated: CPU = 2.09268 s, elapsed = 2.10094 s.
Peak resident memory used = 122 Mbytes.


Time for Elaboration: CPU = 25.4621 s, elapsed = 25.4598 s.
Time accumulated: CPU = 27.5548 s, elapsed = 27.561 s.
Peak resident memory used = 1.49 Gbytes.


Time for EDB Visiting: CPU = 12.0962 s, elapsed = 12.0922 s.
Time accumulated: CPU = 39.651 s, elapsed = 39.6534 s.
Peak resident memory used = 2.57 Gbytes.


Circuit inventory:
              nodes 434045
              bsim4 147342
          capacitor 1538  
               cccs 147340
             iprobe 147340
           resistor 131328
            vsource 147369


Notice from spectre during initial setup.
    APS Enabled.
    Multithreading Enabled: 8 threads on system with 32 available processors.
        


Time for parsing: CPU = 128.67 s (2m  8.7s), elapsed = 128.338 s (2m  8.3s).
Time accumulated: CPU = 168.326 s (2m  48.3s), elapsed = 167.996 s (2m 
        48.0s).
Peak resident memory used = 4.18 Gbytes.


*************************************************
Monte Carlo Analysis `mymc': iteration = (1 -> 1)
*************************************************
Important parameter values:
    seed = 1234
    numbins = 1
    sampling = standard
    variations = mismatch
    firstrun = 1
    numruns = 1
    donominal = no

Notice from spectre during Monte Carlo analysis `mymc'.
    Out of 4 defined mismatch parameters, 0 is not referenced. There are 294680
        mismatch instances.


**** Performing monte carlo loop for `mymc'


***********************************************************
Transient Analysis `mymc-001_mytran': time = (0 s -> 12 ns)
***********************************************************

Notice from spectre during IC analysis, during transient analysis
        `mymc-001_mytran', during Monte Carlo analysis `mymc'.
    There are 1 IC nodes defined.

Finding DC approximate solution failed. Try again with try_fast_op set to no.

Notice from spectre during IC analysis, during transient analysis
        `mymc-001_mytran', during Monte Carlo analysis `mymc'.
    GminDC = 1 pS is large enough to noticeably affect the DC solution.
        dV(xGB0.xLB0.xBranch127.SourceLine) = 122.07 uV
        Use the `gmin_check' option to eliminate or expand this report.

Important parameter values:
    start = 0 s
    outputstart = 0 s
    stop = 12 ns
    step = 12 ps
    maxstep = 240 ps
    ic = all
    useprevic = no
    skipdc = no
    reltol = 1e-03
    abstol(V) = 1 uV
    abstol(I) = 1 pA
    temp = 27 C
    tnom = 27 C
    tempeffects = all
    errpreset = moderate
    method = trap
    lteratio = 3.5
    relref = sigglobal
    cmin = 0 F
    gmin = 1 pS
    rabsshort = 1 mOhm


Warning from spectre during transient analysis `mymc-001_mytran', during Monte
        Carlo analysis `mymc'.
    WARNING (SPECTRE-11011): Pivot/Max is less than relative threshold.
    WARNING (SPECTRE-11011): Pivot/Max is less than relative threshold.

......9......8......7......6......5......4......3......2......1......0
Number of accepted tran steps =             440
Initial condition solution time: CPU = 589.492 s, elapsed = 290.728 s.
Intrinsic tran analysis time:    CPU = 1.55186 ks, elapsed = 231.337 s.
Total time required for tran analysis `mymc-001_mytran': CPU = 2.15181 ks (35m 
        51.8s), elapsed = 527.995 s (8m  48.0s).
Time accumulated: CPU = 2.34714 ks (39m  7.1s), elapsed = 723.007 s (12m 
        3.0s).
Peak resident memory used = 10.1 Gbytes.

Total time required for montecarlo analysis `mymc': CPU = 2.1945 ks (36m 
        34.5s), elapsed = 570.694 s (9m  30.7s).
Time accumulated: CPU = 2.36282 ks (39m  22.8s), elapsed = 738.692 s (12m 
        18.7s).
Peak resident memory used = 10.1 Gbytes.


Aggregate audit (11:18:08 AM, Sun Mar 30, 2014):
Time used: CPU = 2.38 ks (39m  35.6s), elapsed = 753 s (12m  32.5s), util. =
        316%.
Time spent in licensing: elapsed = 155 ms.
Peak memory used = 10.1 Gbytes.
Simulation started at: 11:05:35 AM, Sun Mar 30, 2014, ended at: 11:18:08 AM,
        Sun Mar 30, 2014, with elapsed time (wall clock): 753 s (12m  32.5s).
spectre completes with 0 errors, 2 warnings, and 5 notices.

ans = 

               NoWLpB: 512
              NoBLpLB: 128
                 NoGB: 1
             NoreelGB: 8
    PercentageHighRef: 0.5000
    PercentageUsedRef: 0.0625
            WChargeBL: 3.0000e-07
            LChargeBL: 1.9500e-07
         WDischargeBL: 1.0000e-07
         WDischargeSL: 5.0000e-07
                  PWn: 1.0000e-07
                  PWp: 1.0000e-07
            PWpenable: 1.0000e-07
            PWnenable: 1.0000e-07
             PWMmuxLB: 2.0000e-07
             PWMmuxGB: 2.0000e-07
                  vdd: 1
           MismatchOn: 0
              numruns: 1
            simlength: 1.2000e-08
       randomizecells: 0
             refcells: [1x128 double]
            RMEMvalue: 'RMEMLow'
                thold: 2.0000e-10
              wavesin: {19x1 cell}
                SA_SH: [1x55 char]
               en_SAN: '[0 0 9e-09 0 9.1e-09 1 1.45e-08 1]'
               en_SAP: '[0 1 9e-09 1 9.05e-09 0 1.45e-08 0]'
           rnddirname: '64736'


all_solutions =

    32    32   512     8     0     0     0
    64    16   512     8     0     0     0
    64    32   256     8     0     0     0
    64    64   128     8     0     0     0
   128     8   512     8     0     0     0
   128    16   256     8     0     0     0
   128    32   128     8     0     0     0
   128    64    64     8     0     0     0
   128   128    32     8     0     0     0
   256     8   256     8     0     0     0
   256    16   128     8     0     0     0
   256    32    64     8     0     0     0
   256    64    32     8     0     0     0
   256   128    16     8     0     0     0
   256   256     8     8     0     0     0
   512     8   128     8     0     0     0
   512    16    64     8     0     0     0
   512    32    32     8     0     0     0
   512    64    16     8     0     0     0
   512   128     8     8     0     0     0

