{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1721679173832 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721679173832 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 22 17:12:53 2024 " "Processing started: Mon Jul 22 17:12:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721679173832 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721679173832 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off selena_gomes -c selena_gomes " "Command: quartus_map --read_settings_files=on --write_settings_files=off selena_gomes -c selena_gomes" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721679173832 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1721679173943 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1721679173943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721679179048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721679179048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divisor " "Found entity 1: clock_divisor" {  } { { "divisor_clock.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/divisor_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721679179048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721679179048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nivel_caixa.v 1 1 " "Found 1 design units, including 1 entities, in source file nivel_caixa.v" { { "Info" "ISGN_ENTITY_NAME" "1 nivel_caixa " "Found entity 1: nivel_caixa" {  } { { "nivel_caixa.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/nivel_caixa.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721679179049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721679179049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop_t.v 1 1 " "Found 1 design units, including 1 entities, in source file flipflop_t.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflop_t " "Found entity 1: flipflop_t" {  } { { "flipflop_t.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/flipflop_t.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721679179049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721679179049 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rega REGA MEF1.v(1) " "Verilog HDL Declaration information at MEF1.v(1): object \"rega\" differs only in case from object \"REGA\" in the same scope" {  } { { "MEF1.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/MEF1.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721679179050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MEF1.v 1 1 " "Found 1 design units, including 1 entities, in source file MEF1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEF1 " "Found entity 1: MEF1" {  } { { "MEF1.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/MEF1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721679179050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721679179050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MEF2.v 1 1 " "Found 1 design units, including 1 entities, in source file MEF2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEF2 " "Found entity 1: MEF2" {  } { { "MEF2.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/MEF2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721679179050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721679179050 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "adb ADB limp_register.v(1) " "Verilog HDL Declaration information at limp_register.v(1): object \"adb\" differs only in case from object \"ADB\" in the same scope" {  } { { "limp_register.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/limp_register.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721679179050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "limp_register.v 1 1 " "Found 1 design units, including 1 entities, in source file limp_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 limp_register " "Found entity 1: limp_register" {  } { { "limp_register.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/limp_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721679179051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721679179051 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting a direction valida_rega.v(8) " "Verilog HDL syntax error at valida_rega.v(8) near text: \")\";  expecting a direction. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "valida_rega.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/valida_rega.v" 8 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1721679179051 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "valida_rega valida_rega.v(1) " "Ignored design unit \"valida_rega\" at valida_rega.v(1) due to previous errors" {  } { { "valida_rega.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/valida_rega.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1721679179051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "valida_rega.v 0 0 " "Found 0 design units, including 0 entities, in source file valida_rega.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721679179051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "column_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file column_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 column_selector " "Found entity 1: column_selector" {  } { { "column_selector.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/column_selector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721679179051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721679179051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_alternate_display_mode.v 1 1 " "Found 1 design units, including 1 entities, in source file matrix_alternate_display_mode.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_alternate_display_mode " "Found entity 1: matrix_alternate_display_mode" {  } { { "matrix_alternate_display_mode.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/matrix_alternate_display_mode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721679179052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721679179052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_column_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file matrix_column_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_column_selector " "Found entity 1: matrix_column_selector" {  } { { "matrix_column_selector.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/matrix_column_selector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721679179052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721679179052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_image_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file matrix_image_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_image_selector " "Found entity 1: matrix_image_selector" {  } { { "matrix_image_selector.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/matrix_image_selector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721679179052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721679179052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_caixa_dagua.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_caixa_dagua.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_caixa_dagua " "Found entity 1: decoder_caixa_dagua" {  } { { "decoder_caixa_dagua.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/decoder_caixa_dagua.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721679179053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721679179053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop_d.v 1 1 " "Found 1 design units, including 1 entities, in source file flipflop_d.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflop_d " "Found entity 1: flipflop_d" {  } { { "flipflop_d.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/flipflop_d.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721679179053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721679179053 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clock_selector.v(18) " "Verilog HDL information at clock_selector.v(18): always construct contains both blocking and non-blocking assignments" {  } { { "output_files/clock_selector.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/output_files/clock_selector.v" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1721679179053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/clock_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/clock_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_selector " "Found entity 1: clock_selector" {  } { { "output_files/clock_selector.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/output_files/clock_selector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721679179054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721679179054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "little_clock_divisor.v 1 1 " "Found 1 design units, including 1 entities, in source file little_clock_divisor.v" { { "Info" "ISGN_ENTITY_NAME" "1 little_clock_divisor " "Found entity 1: little_clock_divisor" {  } { { "little_clock_divisor.v" "" { Text "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/little_clock_divisor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721679179054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721679179054 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/output_files/selena_gomes.map.smsg " "Generated suppressed messages file /home/aluno/PBL3_2teste/pbl3-finite-state-machine-Paulo1302-patch-2/output_files/selena_gomes.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721679179061 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "326 " "Peak virtual memory: 326 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721679179064 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jul 22 17:12:59 2024 " "Processing ended: Mon Jul 22 17:12:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721679179064 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721679179064 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721679179064 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1721679179064 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1721679179153 ""}
