// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition"

// DATE "06/21/2017 20:09:57"

// 
// Device: Altera 5CGXFC7C7F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module proyecto2 (
	Mclk,
	nReset,
	Data_Available,
	BUS_IN,
	Read_RQ,
	BUS_OUT,
	SPI_clk,
	SPI_CS,
	SPI_MOSI,
	SPI_MISO,
	Address,
	rst_clk);
input 	Mclk;
input 	nReset;
input 	Data_Available;
input 	[7:0] BUS_IN;
input 	Read_RQ;
output 	[120:0] BUS_OUT;
output 	SPI_clk;
output 	SPI_CS;
output 	SPI_MOSI;
input 	SPI_MISO;
input 	[7:0] Address;
input 	rst_clk;

// Design Ports Information
// Read_RQ	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[0]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[1]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[2]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[3]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[4]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[5]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[6]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[7]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[8]	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[9]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[10]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[11]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[12]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[13]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[14]	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[15]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[16]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[17]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[18]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[19]	=>  Location: PIN_K20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[20]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[21]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[22]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[23]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[24]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[25]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[26]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[27]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[28]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[29]	=>  Location: PIN_E20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[30]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[31]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[32]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[33]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[34]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[35]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[36]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[37]	=>  Location: PIN_H18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[38]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[39]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[40]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[41]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[42]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[43]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[44]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[45]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[46]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[47]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[48]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[49]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[50]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[51]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[52]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[53]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[54]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[55]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[56]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[57]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[58]	=>  Location: PIN_V19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[59]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[60]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[61]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[62]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[63]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[64]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[65]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[66]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[67]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[68]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[69]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[70]	=>  Location: PIN_H9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[71]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[72]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[73]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[74]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[75]	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[76]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[77]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[78]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[79]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[80]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[81]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[82]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[83]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[84]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[85]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[86]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[87]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[88]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[89]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[90]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[91]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[92]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[93]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[94]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[95]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[96]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[97]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[98]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[99]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[100]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[101]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[102]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[103]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[104]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[105]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[106]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[107]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[108]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[109]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[110]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[111]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[112]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[113]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[114]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[115]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[116]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[117]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[118]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[119]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_OUT[120]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SPI_clk	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SPI_CS	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SPI_MOSI	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SPI_MISO	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nReset	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address[0]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Mclk	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst_clk	=>  Location: PIN_L19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address[1]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_IN[0]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address[2]	=>  Location: PIN_L17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_IN[1]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data_Available	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address[3]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_IN[2]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address[4]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_IN[3]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address[5]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_IN[4]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address[6]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_IN[5]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address[7]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_IN[6]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_IN[7]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama0~PORTBDATAOUT1 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama0~PORTBDATAOUT2 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama0~PORTBDATAOUT3 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama0~PORTBDATAOUT4 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama0~PORTBDATAOUT5 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama0~PORTBDATAOUT6 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama0~PORTBDATAOUT7 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama0~PORTBDATAOUT8 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama0~PORTBDATAOUT9 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama0~PORTBDATAOUT10 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama0~PORTBDATAOUT11 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama0~PORTBDATAOUT12 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama0~PORTBDATAOUT13 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama0~PORTBDATAOUT14 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama0~PORTBDATAOUT15 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama0~PORTBDATAOUT16 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama0~PORTBDATAOUT17 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama0~PORTBDATAOUT18 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama0~PORTBDATAOUT19 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama1~PORTBDATAOUT1 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama1~PORTBDATAOUT2 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama1~PORTBDATAOUT3 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama1~PORTBDATAOUT4 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama1~PORTBDATAOUT5 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama1~PORTBDATAOUT6 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama1~PORTBDATAOUT7 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama1~PORTBDATAOUT8 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama1~PORTBDATAOUT9 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama1~PORTBDATAOUT10 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama1~PORTBDATAOUT11 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama1~PORTBDATAOUT12 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama1~PORTBDATAOUT13 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama1~PORTBDATAOUT14 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama1~PORTBDATAOUT15 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama1~PORTBDATAOUT16 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama1~PORTBDATAOUT17 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama1~PORTBDATAOUT18 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama1~PORTBDATAOUT19 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama2~PORTBDATAOUT1 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama2~PORTBDATAOUT2 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama2~PORTBDATAOUT3 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama2~PORTBDATAOUT4 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama2~PORTBDATAOUT5 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama2~PORTBDATAOUT6 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama2~PORTBDATAOUT7 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama2~PORTBDATAOUT8 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama2~PORTBDATAOUT9 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama2~PORTBDATAOUT10 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama2~PORTBDATAOUT11 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama2~PORTBDATAOUT12 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama2~PORTBDATAOUT13 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama2~PORTBDATAOUT14 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama2~PORTBDATAOUT15 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama2~PORTBDATAOUT16 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama2~PORTBDATAOUT17 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama2~PORTBDATAOUT18 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama2~PORTBDATAOUT19 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama3~PORTBDATAOUT1 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama3~PORTBDATAOUT2 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama3~PORTBDATAOUT3 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama3~PORTBDATAOUT4 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama3~PORTBDATAOUT5 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama3~PORTBDATAOUT6 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama3~PORTBDATAOUT7 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama3~PORTBDATAOUT8 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama3~PORTBDATAOUT9 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama3~PORTBDATAOUT10 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama3~PORTBDATAOUT11 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama3~PORTBDATAOUT12 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama3~PORTBDATAOUT13 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama3~PORTBDATAOUT14 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama3~PORTBDATAOUT15 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama3~PORTBDATAOUT16 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama3~PORTBDATAOUT17 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama3~PORTBDATAOUT18 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama3~PORTBDATAOUT19 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama4~PORTBDATAOUT1 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama4~PORTBDATAOUT2 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama4~PORTBDATAOUT3 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama4~PORTBDATAOUT4 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama4~PORTBDATAOUT5 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama4~PORTBDATAOUT6 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama4~PORTBDATAOUT7 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama4~PORTBDATAOUT8 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama4~PORTBDATAOUT9 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama4~PORTBDATAOUT10 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama4~PORTBDATAOUT11 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama4~PORTBDATAOUT12 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama4~PORTBDATAOUT13 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama4~PORTBDATAOUT14 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama4~PORTBDATAOUT15 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama4~PORTBDATAOUT16 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama4~PORTBDATAOUT17 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama4~PORTBDATAOUT18 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama4~PORTBDATAOUT19 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama5~PORTBDATAOUT1 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama5~PORTBDATAOUT2 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama5~PORTBDATAOUT3 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama5~PORTBDATAOUT4 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama5~PORTBDATAOUT5 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama5~PORTBDATAOUT6 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama5~PORTBDATAOUT7 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama5~PORTBDATAOUT8 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama5~PORTBDATAOUT9 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama5~PORTBDATAOUT10 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama5~PORTBDATAOUT11 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama5~PORTBDATAOUT12 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama5~PORTBDATAOUT13 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama5~PORTBDATAOUT14 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama5~PORTBDATAOUT15 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama5~PORTBDATAOUT16 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama5~PORTBDATAOUT17 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama5~PORTBDATAOUT18 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama5~PORTBDATAOUT19 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama6~PORTBDATAOUT1 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama6~PORTBDATAOUT2 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama6~PORTBDATAOUT3 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama6~PORTBDATAOUT4 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama6~PORTBDATAOUT5 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama6~PORTBDATAOUT6 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama6~PORTBDATAOUT7 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama6~PORTBDATAOUT8 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama6~PORTBDATAOUT9 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama6~PORTBDATAOUT10 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama6~PORTBDATAOUT11 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama6~PORTBDATAOUT12 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama6~PORTBDATAOUT13 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama6~PORTBDATAOUT14 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama6~PORTBDATAOUT15 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama6~PORTBDATAOUT16 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama6~PORTBDATAOUT17 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama6~PORTBDATAOUT18 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama6~PORTBDATAOUT19 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama7~PORTBDATAOUT1 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama7~PORTBDATAOUT2 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama7~PORTBDATAOUT3 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama7~PORTBDATAOUT4 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama7~PORTBDATAOUT5 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama7~PORTBDATAOUT6 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama7~PORTBDATAOUT7 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama7~PORTBDATAOUT8 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama7~PORTBDATAOUT9 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama7~PORTBDATAOUT10 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama7~PORTBDATAOUT11 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama7~PORTBDATAOUT12 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama7~PORTBDATAOUT13 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama7~PORTBDATAOUT14 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama7~PORTBDATAOUT15 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama7~PORTBDATAOUT16 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama7~PORTBDATAOUT17 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama7~PORTBDATAOUT18 ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama7~PORTBDATAOUT19 ;
wire \Read_RQ~input_o ;
wire \SPI_MISO~input_o ;
wire \Mclk~input_o ;
wire \Mclk~inputCLKENA0_outclk ;
wire \U4|Add0~9_sumout ;
wire \rst_clk~input_o ;
wire \U4|Equal0~1_combout ;
wire \U4|Equal0~0_combout ;
wire \U4|div_cont[0]~0_combout ;
wire \U4|Add0~10 ;
wire \U4|Add0~13_sumout ;
wire \U4|Add0~14 ;
wire \U4|Add0~17_sumout ;
wire \U4|Add0~18 ;
wire \U4|Add0~21_sumout ;
wire \U4|Add0~22 ;
wire \U4|Add0~25_sumout ;
wire \U4|Add0~26 ;
wire \U4|Add0~1_sumout ;
wire \U4|Add0~2 ;
wire \U4|Add0~29_sumout ;
wire \U4|Add0~30 ;
wire \U4|Add0~33_sumout ;
wire \U4|Add0~34 ;
wire \U4|Add0~37_sumout ;
wire \U4|Add0~38 ;
wire \U4|Add0~41_sumout ;
wire \U4|Add0~42 ;
wire \U4|Add0~45_sumout ;
wire \U4|Add0~46 ;
wire \U4|Add0~5_sumout ;
wire \U4|csi_clk~0_combout ;
wire \U4|csi_clk~q ;
wire \nReset~input_o ;
wire \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout ;
wire \sclr~feeder_combout ;
wire \sclr~q ;
wire \U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE_q ;
wire \Data_Available~input_o ;
wire \U0|old_data~q ;
wire \U0|always0~0_combout ;
wire \U0|fifo_wrreq~q ;
wire \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout ;
wire \U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ;
wire \U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ;
wire \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ;
wire \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ;
wire \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout ;
wire \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ;
wire \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout ;
wire \U1|scfifo_component|auto_generated|dffe_af~1_combout ;
wire \U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ;
wire \U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ;
wire \U1|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq~combout ;
wire \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout ;
wire \U1|scfifo_component|auto_generated|dffe_af~DUPLICATE_q ;
wire \U1|scfifo_component|auto_generated|dffe_af~0_combout ;
wire \U1|scfifo_component|auto_generated|dffe_af~q ;
wire \U2|Selector9~0_combout ;
wire \U2|Selector8~0_combout ;
wire \U2|Selector7~1_combout ;
wire \U2|reg_fstate~1_combout ;
wire \U2|reg_fstate.B~0_combout ;
wire \U2|fstate.B~q ;
wire \U2|Selector7~0_combout ;
wire \U2|csa_changes[1]~0_combout ;
wire \U2|Selector0~0_combout ;
wire \U2|reg_fstate~0_combout ;
wire \U2|reg_fstate.A~0_combout ;
wire \U2|fstate.A~q ;
wire \U2|Selector4~0_combout ;
wire \U2|csa_old~0_combout ;
wire \U2|csa_old~combout ;
wire \U2|reg_fstate.C~0_combout ;
wire \U2|fstate.C~q ;
wire \U2|reg_fstate.D~0_combout ;
wire \U2|fstate.D~q ;
wire \U2|reg_fstate.IDLE~0_combout ;
wire \U2|fstate.IDLE~q ;
wire \Address[7]~input_o ;
wire \BUS_IN[7]~input_o ;
wire \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ;
wire \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ;
wire \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ;
wire \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[0]~0_combout ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[1]~1_combout ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[2]~2_combout ;
wire \U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[3]~3_combout ;
wire \U3|current_data~7_combout ;
wire \Address[6]~input_o ;
wire \U2|data_sel~0_combout ;
wire \U2|tx_load~1_combout ;
wire \BUS_IN[6]~input_o ;
wire \U3|current_data~6_combout ;
wire \Address[5]~input_o ;
wire \BUS_IN[5]~input_o ;
wire \U3|current_data~5_combout ;
wire \Address[4]~input_o ;
wire \BUS_IN[4]~input_o ;
wire \U3|current_data~4_combout ;
wire \Address[3]~input_o ;
wire \BUS_IN[3]~input_o ;
wire \U3|current_data~3_combout ;
wire \Address[2]~input_o ;
wire \BUS_IN[2]~input_o ;
wire \U3|current_data~2_combout ;
wire \Address[1]~input_o ;
wire \BUS_IN[1]~input_o ;
wire \U3|current_data~1_combout ;
wire \Address[0]~input_o ;
wire \BUS_IN[0]~input_o ;
wire \U3|current_data~0_combout ;
wire \U3|data_out~0_combout ;
wire \U3|data_out~reg0_q ;
wire \U2|tx_load~0_combout ;
wire \U3|data_out~en_q ;
wire [7:0] \U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire ;
wire [3:0] \U2|csa_changes ;
wire [3:0] \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit ;
wire [11:0] \U4|div_cont ;
wire [3:0] \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [7:0] \U3|current_data ;
wire [3:0] \U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg ;

wire [0:0] \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama0_PORTBDATAOUT_bus ;
wire [0:0] \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama1_PORTBDATAOUT_bus ;
wire [0:0] \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama2_PORTBDATAOUT_bus ;
wire [0:0] \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama3_PORTBDATAOUT_bus ;
wire [0:0] \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama4_PORTBDATAOUT_bus ;
wire [0:0] \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama5_PORTBDATAOUT_bus ;
wire [0:0] \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama6_PORTBDATAOUT_bus ;
wire [0:0] \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama7_PORTBDATAOUT_bus ;

assign \U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [0] = \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama0_PORTBDATAOUT_bus [0];

assign \U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [1] = \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama1_PORTBDATAOUT_bus [0];

assign \U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [2] = \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama2_PORTBDATAOUT_bus [0];

assign \U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [3] = \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama3_PORTBDATAOUT_bus [0];

assign \U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [4] = \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama4_PORTBDATAOUT_bus [0];

assign \U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [5] = \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama5_PORTBDATAOUT_bus [0];

assign \U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [6] = \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama6_PORTBDATAOUT_bus [0];

assign \U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [7] = \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama7_PORTBDATAOUT_bus [0];

// Location: IOOBUF_X89_Y38_N22
cyclonev_io_obuf \SPI_MOSI~output (
	.i(\U3|data_out~reg0_q ),
	.oe(\U3|data_out~en_q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SPI_MOSI),
	.obar());
// synopsys translate_off
defparam \SPI_MOSI~output .bus_hold = "false";
defparam \SPI_MOSI~output .open_drain_output = "false";
defparam \SPI_MOSI~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y81_N36
cyclonev_io_obuf \BUS_OUT[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[0]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[0]~output .bus_hold = "false";
defparam \BUS_OUT[0]~output .open_drain_output = "false";
defparam \BUS_OUT[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \BUS_OUT[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[1]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[1]~output .bus_hold = "false";
defparam \BUS_OUT[1]~output .open_drain_output = "false";
defparam \BUS_OUT[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \BUS_OUT[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[2]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[2]~output .bus_hold = "false";
defparam \BUS_OUT[2]~output .open_drain_output = "false";
defparam \BUS_OUT[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \BUS_OUT[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[3]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[3]~output .bus_hold = "false";
defparam \BUS_OUT[3]~output .open_drain_output = "false";
defparam \BUS_OUT[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y81_N37
cyclonev_io_obuf \BUS_OUT[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[4]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[4]~output .bus_hold = "false";
defparam \BUS_OUT[4]~output .open_drain_output = "false";
defparam \BUS_OUT[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N76
cyclonev_io_obuf \BUS_OUT[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[5]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[5]~output .bus_hold = "false";
defparam \BUS_OUT[5]~output .open_drain_output = "false";
defparam \BUS_OUT[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \BUS_OUT[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[6]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[6]~output .bus_hold = "false";
defparam \BUS_OUT[6]~output .open_drain_output = "false";
defparam \BUS_OUT[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y81_N53
cyclonev_io_obuf \BUS_OUT[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[7]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[7]~output .bus_hold = "false";
defparam \BUS_OUT[7]~output .open_drain_output = "false";
defparam \BUS_OUT[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \BUS_OUT[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[8]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[8]~output .bus_hold = "false";
defparam \BUS_OUT[8]~output .open_drain_output = "false";
defparam \BUS_OUT[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y81_N36
cyclonev_io_obuf \BUS_OUT[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[9]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[9]~output .bus_hold = "false";
defparam \BUS_OUT[9]~output .open_drain_output = "false";
defparam \BUS_OUT[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y81_N2
cyclonev_io_obuf \BUS_OUT[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[10]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[10]~output .bus_hold = "false";
defparam \BUS_OUT[10]~output .open_drain_output = "false";
defparam \BUS_OUT[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \BUS_OUT[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[11]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[11]~output .bus_hold = "false";
defparam \BUS_OUT[11]~output .open_drain_output = "false";
defparam \BUS_OUT[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N53
cyclonev_io_obuf \BUS_OUT[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[12]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[12]~output .bus_hold = "false";
defparam \BUS_OUT[12]~output .open_drain_output = "false";
defparam \BUS_OUT[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \BUS_OUT[13]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[13]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[13]~output .bus_hold = "false";
defparam \BUS_OUT[13]~output .open_drain_output = "false";
defparam \BUS_OUT[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y81_N53
cyclonev_io_obuf \BUS_OUT[14]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[14]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[14]~output .bus_hold = "false";
defparam \BUS_OUT[14]~output .open_drain_output = "false";
defparam \BUS_OUT[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \BUS_OUT[15]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[15]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[15]~output .bus_hold = "false";
defparam \BUS_OUT[15]~output .open_drain_output = "false";
defparam \BUS_OUT[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y81_N59
cyclonev_io_obuf \BUS_OUT[16]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[16]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[16]~output .bus_hold = "false";
defparam \BUS_OUT[16]~output .open_drain_output = "false";
defparam \BUS_OUT[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \BUS_OUT[17]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[17]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[17]~output .bus_hold = "false";
defparam \BUS_OUT[17]~output .open_drain_output = "false";
defparam \BUS_OUT[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y81_N42
cyclonev_io_obuf \BUS_OUT[18]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[18]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[18]~output .bus_hold = "false";
defparam \BUS_OUT[18]~output .open_drain_output = "false";
defparam \BUS_OUT[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y81_N2
cyclonev_io_obuf \BUS_OUT[19]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[19]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[19]~output .bus_hold = "false";
defparam \BUS_OUT[19]~output .open_drain_output = "false";
defparam \BUS_OUT[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y81_N76
cyclonev_io_obuf \BUS_OUT[20]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[20]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[20]~output .bus_hold = "false";
defparam \BUS_OUT[20]~output .open_drain_output = "false";
defparam \BUS_OUT[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N53
cyclonev_io_obuf \BUS_OUT[21]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[21]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[21]~output .bus_hold = "false";
defparam \BUS_OUT[21]~output .open_drain_output = "false";
defparam \BUS_OUT[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y81_N76
cyclonev_io_obuf \BUS_OUT[22]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[22]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[22]~output .bus_hold = "false";
defparam \BUS_OUT[22]~output .open_drain_output = "false";
defparam \BUS_OUT[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N2
cyclonev_io_obuf \BUS_OUT[23]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[23]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[23]~output .bus_hold = "false";
defparam \BUS_OUT[23]~output .open_drain_output = "false";
defparam \BUS_OUT[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y81_N19
cyclonev_io_obuf \BUS_OUT[24]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[24]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[24]~output .bus_hold = "false";
defparam \BUS_OUT[24]~output .open_drain_output = "false";
defparam \BUS_OUT[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N2
cyclonev_io_obuf \BUS_OUT[25]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[25]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[25]~output .bus_hold = "false";
defparam \BUS_OUT[25]~output .open_drain_output = "false";
defparam \BUS_OUT[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y81_N54
cyclonev_io_obuf \BUS_OUT[26]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[26]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[26]~output .bus_hold = "false";
defparam \BUS_OUT[26]~output .open_drain_output = "false";
defparam \BUS_OUT[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y81_N36
cyclonev_io_obuf \BUS_OUT[27]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[27]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[27]~output .bus_hold = "false";
defparam \BUS_OUT[27]~output .open_drain_output = "false";
defparam \BUS_OUT[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y81_N2
cyclonev_io_obuf \BUS_OUT[28]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[28]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[28]~output .bus_hold = "false";
defparam \BUS_OUT[28]~output .open_drain_output = "false";
defparam \BUS_OUT[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y81_N36
cyclonev_io_obuf \BUS_OUT[29]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[29]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[29]~output .bus_hold = "false";
defparam \BUS_OUT[29]~output .open_drain_output = "false";
defparam \BUS_OUT[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \BUS_OUT[30]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[30]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[30]~output .bus_hold = "false";
defparam \BUS_OUT[30]~output .open_drain_output = "false";
defparam \BUS_OUT[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y81_N2
cyclonev_io_obuf \BUS_OUT[31]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[31]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[31]~output .bus_hold = "false";
defparam \BUS_OUT[31]~output .open_drain_output = "false";
defparam \BUS_OUT[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \BUS_OUT[32]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[32]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[32]~output .bus_hold = "false";
defparam \BUS_OUT[32]~output .open_drain_output = "false";
defparam \BUS_OUT[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N36
cyclonev_io_obuf \BUS_OUT[33]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[33]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[33]~output .bus_hold = "false";
defparam \BUS_OUT[33]~output .open_drain_output = "false";
defparam \BUS_OUT[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \BUS_OUT[34]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[34]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[34]~output .bus_hold = "false";
defparam \BUS_OUT[34]~output .open_drain_output = "false";
defparam \BUS_OUT[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y81_N93
cyclonev_io_obuf \BUS_OUT[35]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[35]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[35]~output .bus_hold = "false";
defparam \BUS_OUT[35]~output .open_drain_output = "false";
defparam \BUS_OUT[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y81_N2
cyclonev_io_obuf \BUS_OUT[36]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[36]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[36]~output .bus_hold = "false";
defparam \BUS_OUT[36]~output .open_drain_output = "false";
defparam \BUS_OUT[36]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y81_N19
cyclonev_io_obuf \BUS_OUT[37]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[37]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[37]~output .bus_hold = "false";
defparam \BUS_OUT[37]~output .open_drain_output = "false";
defparam \BUS_OUT[37]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y81_N2
cyclonev_io_obuf \BUS_OUT[38]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[38]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[38]~output .bus_hold = "false";
defparam \BUS_OUT[38]~output .open_drain_output = "false";
defparam \BUS_OUT[38]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N76
cyclonev_io_obuf \BUS_OUT[39]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[39]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[39]~output .bus_hold = "false";
defparam \BUS_OUT[39]~output .open_drain_output = "false";
defparam \BUS_OUT[39]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y81_N53
cyclonev_io_obuf \BUS_OUT[40]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[40]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[40]~output .bus_hold = "false";
defparam \BUS_OUT[40]~output .open_drain_output = "false";
defparam \BUS_OUT[40]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \BUS_OUT[41]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[41]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[41]~output .bus_hold = "false";
defparam \BUS_OUT[41]~output .open_drain_output = "false";
defparam \BUS_OUT[41]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \BUS_OUT[42]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[42]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[42]~output .bus_hold = "false";
defparam \BUS_OUT[42]~output .open_drain_output = "false";
defparam \BUS_OUT[42]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \BUS_OUT[43]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[43]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[43]~output .bus_hold = "false";
defparam \BUS_OUT[43]~output .open_drain_output = "false";
defparam \BUS_OUT[43]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \BUS_OUT[44]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[44]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[44]~output .bus_hold = "false";
defparam \BUS_OUT[44]~output .open_drain_output = "false";
defparam \BUS_OUT[44]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y81_N20
cyclonev_io_obuf \BUS_OUT[45]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[45]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[45]~output .bus_hold = "false";
defparam \BUS_OUT[45]~output .open_drain_output = "false";
defparam \BUS_OUT[45]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y81_N59
cyclonev_io_obuf \BUS_OUT[46]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[46]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[46]~output .bus_hold = "false";
defparam \BUS_OUT[46]~output .open_drain_output = "false";
defparam \BUS_OUT[46]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \BUS_OUT[47]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[47]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[47]~output .bus_hold = "false";
defparam \BUS_OUT[47]~output .open_drain_output = "false";
defparam \BUS_OUT[47]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y81_N19
cyclonev_io_obuf \BUS_OUT[48]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[48]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[48]~output .bus_hold = "false";
defparam \BUS_OUT[48]~output .open_drain_output = "false";
defparam \BUS_OUT[48]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \BUS_OUT[49]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[49]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[49]~output .bus_hold = "false";
defparam \BUS_OUT[49]~output .open_drain_output = "false";
defparam \BUS_OUT[49]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \BUS_OUT[50]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[50]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[50]~output .bus_hold = "false";
defparam \BUS_OUT[50]~output .open_drain_output = "false";
defparam \BUS_OUT[50]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y81_N76
cyclonev_io_obuf \BUS_OUT[51]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[51]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[51]~output .bus_hold = "false";
defparam \BUS_OUT[51]~output .open_drain_output = "false";
defparam \BUS_OUT[51]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \BUS_OUT[52]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[52]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[52]~output .bus_hold = "false";
defparam \BUS_OUT[52]~output .open_drain_output = "false";
defparam \BUS_OUT[52]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y81_N93
cyclonev_io_obuf \BUS_OUT[53]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[53]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[53]~output .bus_hold = "false";
defparam \BUS_OUT[53]~output .open_drain_output = "false";
defparam \BUS_OUT[53]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y81_N42
cyclonev_io_obuf \BUS_OUT[54]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[54]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[54]~output .bus_hold = "false";
defparam \BUS_OUT[54]~output .open_drain_output = "false";
defparam \BUS_OUT[54]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N42
cyclonev_io_obuf \BUS_OUT[55]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[55]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[55]~output .bus_hold = "false";
defparam \BUS_OUT[55]~output .open_drain_output = "false";
defparam \BUS_OUT[55]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N2
cyclonev_io_obuf \BUS_OUT[56]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[56]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[56]~output .bus_hold = "false";
defparam \BUS_OUT[56]~output .open_drain_output = "false";
defparam \BUS_OUT[56]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \BUS_OUT[57]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[57]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[57]~output .bus_hold = "false";
defparam \BUS_OUT[57]~output .open_drain_output = "false";
defparam \BUS_OUT[57]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \BUS_OUT[58]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[58]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[58]~output .bus_hold = "false";
defparam \BUS_OUT[58]~output .open_drain_output = "false";
defparam \BUS_OUT[58]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y81_N59
cyclonev_io_obuf \BUS_OUT[59]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[59]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[59]~output .bus_hold = "false";
defparam \BUS_OUT[59]~output .open_drain_output = "false";
defparam \BUS_OUT[59]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y81_N93
cyclonev_io_obuf \BUS_OUT[60]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[60]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[60]~output .bus_hold = "false";
defparam \BUS_OUT[60]~output .open_drain_output = "false";
defparam \BUS_OUT[60]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y81_N93
cyclonev_io_obuf \BUS_OUT[61]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[61]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[61]~output .bus_hold = "false";
defparam \BUS_OUT[61]~output .open_drain_output = "false";
defparam \BUS_OUT[61]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y81_N42
cyclonev_io_obuf \BUS_OUT[62]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[62]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[62]~output .bus_hold = "false";
defparam \BUS_OUT[62]~output .open_drain_output = "false";
defparam \BUS_OUT[62]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \BUS_OUT[63]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[63]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[63]~output .bus_hold = "false";
defparam \BUS_OUT[63]~output .open_drain_output = "false";
defparam \BUS_OUT[63]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y81_N19
cyclonev_io_obuf \BUS_OUT[64]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[64]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[64]~output .bus_hold = "false";
defparam \BUS_OUT[64]~output .open_drain_output = "false";
defparam \BUS_OUT[64]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N2
cyclonev_io_obuf \BUS_OUT[65]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[65]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[65]~output .bus_hold = "false";
defparam \BUS_OUT[65]~output .open_drain_output = "false";
defparam \BUS_OUT[65]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \BUS_OUT[66]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[66]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[66]~output .bus_hold = "false";
defparam \BUS_OUT[66]~output .open_drain_output = "false";
defparam \BUS_OUT[66]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \BUS_OUT[67]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[67]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[67]~output .bus_hold = "false";
defparam \BUS_OUT[67]~output .open_drain_output = "false";
defparam \BUS_OUT[67]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y81_N2
cyclonev_io_obuf \BUS_OUT[68]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[68]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[68]~output .bus_hold = "false";
defparam \BUS_OUT[68]~output .open_drain_output = "false";
defparam \BUS_OUT[68]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \BUS_OUT[69]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[69]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[69]~output .bus_hold = "false";
defparam \BUS_OUT[69]~output .open_drain_output = "false";
defparam \BUS_OUT[69]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \BUS_OUT[70]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[70]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[70]~output .bus_hold = "false";
defparam \BUS_OUT[70]~output .open_drain_output = "false";
defparam \BUS_OUT[70]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \BUS_OUT[71]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[71]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[71]~output .bus_hold = "false";
defparam \BUS_OUT[71]~output .open_drain_output = "false";
defparam \BUS_OUT[71]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \BUS_OUT[72]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[72]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[72]~output .bus_hold = "false";
defparam \BUS_OUT[72]~output .open_drain_output = "false";
defparam \BUS_OUT[72]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y81_N2
cyclonev_io_obuf \BUS_OUT[73]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[73]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[73]~output .bus_hold = "false";
defparam \BUS_OUT[73]~output .open_drain_output = "false";
defparam \BUS_OUT[73]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y81_N53
cyclonev_io_obuf \BUS_OUT[74]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[74]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[74]~output .bus_hold = "false";
defparam \BUS_OUT[74]~output .open_drain_output = "false";
defparam \BUS_OUT[74]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \BUS_OUT[75]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[75]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[75]~output .bus_hold = "false";
defparam \BUS_OUT[75]~output .open_drain_output = "false";
defparam \BUS_OUT[75]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \BUS_OUT[76]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[76]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[76]~output .bus_hold = "false";
defparam \BUS_OUT[76]~output .open_drain_output = "false";
defparam \BUS_OUT[76]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N36
cyclonev_io_obuf \BUS_OUT[77]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[77]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[77]~output .bus_hold = "false";
defparam \BUS_OUT[77]~output .open_drain_output = "false";
defparam \BUS_OUT[77]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N19
cyclonev_io_obuf \BUS_OUT[78]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[78]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[78]~output .bus_hold = "false";
defparam \BUS_OUT[78]~output .open_drain_output = "false";
defparam \BUS_OUT[78]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y81_N36
cyclonev_io_obuf \BUS_OUT[79]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[79]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[79]~output .bus_hold = "false";
defparam \BUS_OUT[79]~output .open_drain_output = "false";
defparam \BUS_OUT[79]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \BUS_OUT[80]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[80]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[80]~output .bus_hold = "false";
defparam \BUS_OUT[80]~output .open_drain_output = "false";
defparam \BUS_OUT[80]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N19
cyclonev_io_obuf \BUS_OUT[81]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[81]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[81]~output .bus_hold = "false";
defparam \BUS_OUT[81]~output .open_drain_output = "false";
defparam \BUS_OUT[81]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N93
cyclonev_io_obuf \BUS_OUT[82]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[82]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[82]~output .bus_hold = "false";
defparam \BUS_OUT[82]~output .open_drain_output = "false";
defparam \BUS_OUT[82]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y81_N53
cyclonev_io_obuf \BUS_OUT[83]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[83]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[83]~output .bus_hold = "false";
defparam \BUS_OUT[83]~output .open_drain_output = "false";
defparam \BUS_OUT[83]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \BUS_OUT[84]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[84]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[84]~output .bus_hold = "false";
defparam \BUS_OUT[84]~output .open_drain_output = "false";
defparam \BUS_OUT[84]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \BUS_OUT[85]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[85]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[85]~output .bus_hold = "false";
defparam \BUS_OUT[85]~output .open_drain_output = "false";
defparam \BUS_OUT[85]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \BUS_OUT[86]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[86]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[86]~output .bus_hold = "false";
defparam \BUS_OUT[86]~output .open_drain_output = "false";
defparam \BUS_OUT[86]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \BUS_OUT[87]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[87]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[87]~output .bus_hold = "false";
defparam \BUS_OUT[87]~output .open_drain_output = "false";
defparam \BUS_OUT[87]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N2
cyclonev_io_obuf \BUS_OUT[88]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[88]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[88]~output .bus_hold = "false";
defparam \BUS_OUT[88]~output .open_drain_output = "false";
defparam \BUS_OUT[88]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y81_N53
cyclonev_io_obuf \BUS_OUT[89]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[89]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[89]~output .bus_hold = "false";
defparam \BUS_OUT[89]~output .open_drain_output = "false";
defparam \BUS_OUT[89]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \BUS_OUT[90]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[90]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[90]~output .bus_hold = "false";
defparam \BUS_OUT[90]~output .open_drain_output = "false";
defparam \BUS_OUT[90]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N19
cyclonev_io_obuf \BUS_OUT[91]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[91]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[91]~output .bus_hold = "false";
defparam \BUS_OUT[91]~output .open_drain_output = "false";
defparam \BUS_OUT[91]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y81_N19
cyclonev_io_obuf \BUS_OUT[92]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[92]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[92]~output .bus_hold = "false";
defparam \BUS_OUT[92]~output .open_drain_output = "false";
defparam \BUS_OUT[92]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y81_N19
cyclonev_io_obuf \BUS_OUT[93]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[93]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[93]~output .bus_hold = "false";
defparam \BUS_OUT[93]~output .open_drain_output = "false";
defparam \BUS_OUT[93]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y81_N19
cyclonev_io_obuf \BUS_OUT[94]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[94]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[94]~output .bus_hold = "false";
defparam \BUS_OUT[94]~output .open_drain_output = "false";
defparam \BUS_OUT[94]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \BUS_OUT[95]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[95]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[95]~output .bus_hold = "false";
defparam \BUS_OUT[95]~output .open_drain_output = "false";
defparam \BUS_OUT[95]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \BUS_OUT[96]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[96]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[96]~output .bus_hold = "false";
defparam \BUS_OUT[96]~output .open_drain_output = "false";
defparam \BUS_OUT[96]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y81_N53
cyclonev_io_obuf \BUS_OUT[97]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[97]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[97]~output .bus_hold = "false";
defparam \BUS_OUT[97]~output .open_drain_output = "false";
defparam \BUS_OUT[97]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \BUS_OUT[98]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[98]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[98]~output .bus_hold = "false";
defparam \BUS_OUT[98]~output .open_drain_output = "false";
defparam \BUS_OUT[98]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N59
cyclonev_io_obuf \BUS_OUT[99]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[99]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[99]~output .bus_hold = "false";
defparam \BUS_OUT[99]~output .open_drain_output = "false";
defparam \BUS_OUT[99]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N93
cyclonev_io_obuf \BUS_OUT[100]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[100]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[100]~output .bus_hold = "false";
defparam \BUS_OUT[100]~output .open_drain_output = "false";
defparam \BUS_OUT[100]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \BUS_OUT[101]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[101]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[101]~output .bus_hold = "false";
defparam \BUS_OUT[101]~output .open_drain_output = "false";
defparam \BUS_OUT[101]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y81_N36
cyclonev_io_obuf \BUS_OUT[102]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[102]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[102]~output .bus_hold = "false";
defparam \BUS_OUT[102]~output .open_drain_output = "false";
defparam \BUS_OUT[102]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \BUS_OUT[103]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[103]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[103]~output .bus_hold = "false";
defparam \BUS_OUT[103]~output .open_drain_output = "false";
defparam \BUS_OUT[103]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y81_N53
cyclonev_io_obuf \BUS_OUT[104]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[104]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[104]~output .bus_hold = "false";
defparam \BUS_OUT[104]~output .open_drain_output = "false";
defparam \BUS_OUT[104]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \BUS_OUT[105]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[105]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[105]~output .bus_hold = "false";
defparam \BUS_OUT[105]~output .open_drain_output = "false";
defparam \BUS_OUT[105]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \BUS_OUT[106]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[106]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[106]~output .bus_hold = "false";
defparam \BUS_OUT[106]~output .open_drain_output = "false";
defparam \BUS_OUT[106]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y81_N2
cyclonev_io_obuf \BUS_OUT[107]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[107]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[107]~output .bus_hold = "false";
defparam \BUS_OUT[107]~output .open_drain_output = "false";
defparam \BUS_OUT[107]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N36
cyclonev_io_obuf \BUS_OUT[108]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[108]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[108]~output .bus_hold = "false";
defparam \BUS_OUT[108]~output .open_drain_output = "false";
defparam \BUS_OUT[108]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \BUS_OUT[109]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[109]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[109]~output .bus_hold = "false";
defparam \BUS_OUT[109]~output .open_drain_output = "false";
defparam \BUS_OUT[109]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y81_N53
cyclonev_io_obuf \BUS_OUT[110]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[110]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[110]~output .bus_hold = "false";
defparam \BUS_OUT[110]~output .open_drain_output = "false";
defparam \BUS_OUT[110]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y81_N53
cyclonev_io_obuf \BUS_OUT[111]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[111]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[111]~output .bus_hold = "false";
defparam \BUS_OUT[111]~output .open_drain_output = "false";
defparam \BUS_OUT[111]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y81_N36
cyclonev_io_obuf \BUS_OUT[112]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[112]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[112]~output .bus_hold = "false";
defparam \BUS_OUT[112]~output .open_drain_output = "false";
defparam \BUS_OUT[112]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y81_N76
cyclonev_io_obuf \BUS_OUT[113]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[113]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[113]~output .bus_hold = "false";
defparam \BUS_OUT[113]~output .open_drain_output = "false";
defparam \BUS_OUT[113]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y81_N59
cyclonev_io_obuf \BUS_OUT[114]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[114]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[114]~output .bus_hold = "false";
defparam \BUS_OUT[114]~output .open_drain_output = "false";
defparam \BUS_OUT[114]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N36
cyclonev_io_obuf \BUS_OUT[115]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[115]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[115]~output .bus_hold = "false";
defparam \BUS_OUT[115]~output .open_drain_output = "false";
defparam \BUS_OUT[115]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N2
cyclonev_io_obuf \BUS_OUT[116]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[116]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[116]~output .bus_hold = "false";
defparam \BUS_OUT[116]~output .open_drain_output = "false";
defparam \BUS_OUT[116]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \BUS_OUT[117]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[117]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[117]~output .bus_hold = "false";
defparam \BUS_OUT[117]~output .open_drain_output = "false";
defparam \BUS_OUT[117]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \BUS_OUT[118]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[118]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[118]~output .bus_hold = "false";
defparam \BUS_OUT[118]~output .open_drain_output = "false";
defparam \BUS_OUT[118]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \BUS_OUT[119]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[119]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[119]~output .bus_hold = "false";
defparam \BUS_OUT[119]~output .open_drain_output = "false";
defparam \BUS_OUT[119]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y81_N36
cyclonev_io_obuf \BUS_OUT[120]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_OUT[120]),
	.obar());
// synopsys translate_off
defparam \BUS_OUT[120]~output .bus_hold = "false";
defparam \BUS_OUT[120]~output .open_drain_output = "false";
defparam \BUS_OUT[120]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \SPI_clk~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SPI_clk),
	.obar());
// synopsys translate_off
defparam \SPI_clk~output .bus_hold = "false";
defparam \SPI_clk~output .open_drain_output = "false";
defparam \SPI_clk~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \SPI_CS~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SPI_CS),
	.obar());
// synopsys translate_off
defparam \SPI_CS~output .bus_hold = "false";
defparam \SPI_CS~output .open_drain_output = "false";
defparam \SPI_CS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N61
cyclonev_io_ibuf \Mclk~input (
	.i(Mclk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Mclk~input_o ));
// synopsys translate_off
defparam \Mclk~input .bus_hold = "false";
defparam \Mclk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \Mclk~inputCLKENA0 (
	.inclk(\Mclk~input_o ),
	.ena(vcc),
	.outclk(\Mclk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \Mclk~inputCLKENA0 .clock_type = "global clock";
defparam \Mclk~inputCLKENA0 .disable_mode = "low";
defparam \Mclk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \Mclk~inputCLKENA0 .ena_register_power_up = "high";
defparam \Mclk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X88_Y38_N0
cyclonev_lcell_comb \U4|Add0~9 (
// Equation(s):
// \U4|Add0~9_sumout  = SUM(( \U4|div_cont [0] ) + ( VCC ) + ( !VCC ))
// \U4|Add0~10  = CARRY(( \U4|div_cont [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U4|div_cont [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add0~9_sumout ),
	.cout(\U4|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \U4|Add0~9 .extended_lut = "off";
defparam \U4|Add0~9 .lut_mask = 64'h00000000000000FF;
defparam \U4|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y38_N4
cyclonev_io_ibuf \rst_clk~input (
	.i(rst_clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rst_clk~input_o ));
// synopsys translate_off
defparam \rst_clk~input .bus_hold = "false";
defparam \rst_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X88_Y38_N42
cyclonev_lcell_comb \U4|Equal0~1 (
// Equation(s):
// \U4|Equal0~1_combout  = ( !\U4|div_cont [7] & ( !\U4|div_cont [8] & ( (!\U4|div_cont [6] & (\U4|div_cont [9] & !\U4|div_cont [10])) ) ) )

	.dataa(!\U4|div_cont [6]),
	.datab(gnd),
	.datac(!\U4|div_cont [9]),
	.datad(!\U4|div_cont [10]),
	.datae(!\U4|div_cont [7]),
	.dataf(!\U4|div_cont [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|Equal0~1 .extended_lut = "off";
defparam \U4|Equal0~1 .lut_mask = 64'h0A00000000000000;
defparam \U4|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y38_N48
cyclonev_lcell_comb \U4|Equal0~0 (
// Equation(s):
// \U4|Equal0~0_combout  = ( !\U4|div_cont [1] & ( !\U4|div_cont [4] & ( (!\U4|div_cont [3] & (!\U4|div_cont [0] & !\U4|div_cont [2])) ) ) )

	.dataa(gnd),
	.datab(!\U4|div_cont [3]),
	.datac(!\U4|div_cont [0]),
	.datad(!\U4|div_cont [2]),
	.datae(!\U4|div_cont [1]),
	.dataf(!\U4|div_cont [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|Equal0~0 .extended_lut = "off";
defparam \U4|Equal0~0 .lut_mask = 64'hC000000000000000;
defparam \U4|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y38_N36
cyclonev_lcell_comb \U4|div_cont[0]~0 (
// Equation(s):
// \U4|div_cont[0]~0_combout  = ( \U4|Equal0~0_combout  & ( ((!\U4|div_cont [11] & (!\U4|div_cont [5] & \U4|Equal0~1_combout ))) # (\rst_clk~input_o ) ) ) # ( !\U4|Equal0~0_combout  & ( \rst_clk~input_o  ) )

	.dataa(!\U4|div_cont [11]),
	.datab(!\U4|div_cont [5]),
	.datac(!\rst_clk~input_o ),
	.datad(!\U4|Equal0~1_combout ),
	.datae(!\U4|Equal0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|div_cont[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|div_cont[0]~0 .extended_lut = "off";
defparam \U4|div_cont[0]~0 .lut_mask = 64'h0F0F0F8F0F0F0F8F;
defparam \U4|div_cont[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y38_N2
dffeas \U4|div_cont[0] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U4|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|div_cont[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|div_cont [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|div_cont[0] .is_wysiwyg = "true";
defparam \U4|div_cont[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y38_N3
cyclonev_lcell_comb \U4|Add0~13 (
// Equation(s):
// \U4|Add0~13_sumout  = SUM(( \U4|div_cont [1] ) + ( GND ) + ( \U4|Add0~10  ))
// \U4|Add0~14  = CARRY(( \U4|div_cont [1] ) + ( GND ) + ( \U4|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U4|div_cont [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U4|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add0~13_sumout ),
	.cout(\U4|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \U4|Add0~13 .extended_lut = "off";
defparam \U4|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \U4|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y38_N5
dffeas \U4|div_cont[1] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U4|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|div_cont[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|div_cont [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|div_cont[1] .is_wysiwyg = "true";
defparam \U4|div_cont[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y38_N6
cyclonev_lcell_comb \U4|Add0~17 (
// Equation(s):
// \U4|Add0~17_sumout  = SUM(( \U4|div_cont [2] ) + ( GND ) + ( \U4|Add0~14  ))
// \U4|Add0~18  = CARRY(( \U4|div_cont [2] ) + ( GND ) + ( \U4|Add0~14  ))

	.dataa(gnd),
	.datab(!\U4|div_cont [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U4|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add0~17_sumout ),
	.cout(\U4|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \U4|Add0~17 .extended_lut = "off";
defparam \U4|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \U4|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y38_N8
dffeas \U4|div_cont[2] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U4|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|div_cont[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|div_cont [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|div_cont[2] .is_wysiwyg = "true";
defparam \U4|div_cont[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y38_N9
cyclonev_lcell_comb \U4|Add0~21 (
// Equation(s):
// \U4|Add0~21_sumout  = SUM(( \U4|div_cont [3] ) + ( GND ) + ( \U4|Add0~18  ))
// \U4|Add0~22  = CARRY(( \U4|div_cont [3] ) + ( GND ) + ( \U4|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U4|div_cont [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U4|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add0~21_sumout ),
	.cout(\U4|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \U4|Add0~21 .extended_lut = "off";
defparam \U4|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U4|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y38_N11
dffeas \U4|div_cont[3] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U4|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|div_cont[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|div_cont [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|div_cont[3] .is_wysiwyg = "true";
defparam \U4|div_cont[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y38_N12
cyclonev_lcell_comb \U4|Add0~25 (
// Equation(s):
// \U4|Add0~25_sumout  = SUM(( \U4|div_cont [4] ) + ( GND ) + ( \U4|Add0~22  ))
// \U4|Add0~26  = CARRY(( \U4|div_cont [4] ) + ( GND ) + ( \U4|Add0~22  ))

	.dataa(gnd),
	.datab(!\U4|div_cont [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U4|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add0~25_sumout ),
	.cout(\U4|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \U4|Add0~25 .extended_lut = "off";
defparam \U4|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \U4|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y38_N14
dffeas \U4|div_cont[4] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U4|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|div_cont[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|div_cont [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|div_cont[4] .is_wysiwyg = "true";
defparam \U4|div_cont[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y38_N15
cyclonev_lcell_comb \U4|Add0~1 (
// Equation(s):
// \U4|Add0~1_sumout  = SUM(( \U4|div_cont [5] ) + ( GND ) + ( \U4|Add0~26  ))
// \U4|Add0~2  = CARRY(( \U4|div_cont [5] ) + ( GND ) + ( \U4|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U4|div_cont [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U4|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add0~1_sumout ),
	.cout(\U4|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \U4|Add0~1 .extended_lut = "off";
defparam \U4|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U4|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y38_N17
dffeas \U4|div_cont[5] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U4|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|div_cont[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|div_cont [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|div_cont[5] .is_wysiwyg = "true";
defparam \U4|div_cont[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y38_N18
cyclonev_lcell_comb \U4|Add0~29 (
// Equation(s):
// \U4|Add0~29_sumout  = SUM(( \U4|div_cont [6] ) + ( GND ) + ( \U4|Add0~2  ))
// \U4|Add0~30  = CARRY(( \U4|div_cont [6] ) + ( GND ) + ( \U4|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U4|div_cont [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U4|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add0~29_sumout ),
	.cout(\U4|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \U4|Add0~29 .extended_lut = "off";
defparam \U4|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U4|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y38_N20
dffeas \U4|div_cont[6] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U4|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|div_cont[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|div_cont [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|div_cont[6] .is_wysiwyg = "true";
defparam \U4|div_cont[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y38_N21
cyclonev_lcell_comb \U4|Add0~33 (
// Equation(s):
// \U4|Add0~33_sumout  = SUM(( \U4|div_cont [7] ) + ( GND ) + ( \U4|Add0~30  ))
// \U4|Add0~34  = CARRY(( \U4|div_cont [7] ) + ( GND ) + ( \U4|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U4|div_cont [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U4|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add0~33_sumout ),
	.cout(\U4|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \U4|Add0~33 .extended_lut = "off";
defparam \U4|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \U4|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y38_N23
dffeas \U4|div_cont[7] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U4|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|div_cont[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|div_cont [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|div_cont[7] .is_wysiwyg = "true";
defparam \U4|div_cont[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y38_N24
cyclonev_lcell_comb \U4|Add0~37 (
// Equation(s):
// \U4|Add0~37_sumout  = SUM(( \U4|div_cont [8] ) + ( GND ) + ( \U4|Add0~34  ))
// \U4|Add0~38  = CARRY(( \U4|div_cont [8] ) + ( GND ) + ( \U4|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U4|div_cont [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U4|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add0~37_sumout ),
	.cout(\U4|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \U4|Add0~37 .extended_lut = "off";
defparam \U4|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U4|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y38_N26
dffeas \U4|div_cont[8] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U4|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|div_cont[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|div_cont [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|div_cont[8] .is_wysiwyg = "true";
defparam \U4|div_cont[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y38_N27
cyclonev_lcell_comb \U4|Add0~41 (
// Equation(s):
// \U4|Add0~41_sumout  = SUM(( \U4|div_cont [9] ) + ( GND ) + ( \U4|Add0~38  ))
// \U4|Add0~42  = CARRY(( \U4|div_cont [9] ) + ( GND ) + ( \U4|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U4|div_cont [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U4|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add0~41_sumout ),
	.cout(\U4|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \U4|Add0~41 .extended_lut = "off";
defparam \U4|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \U4|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y38_N29
dffeas \U4|div_cont[9] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U4|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|div_cont[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|div_cont [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|div_cont[9] .is_wysiwyg = "true";
defparam \U4|div_cont[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y38_N30
cyclonev_lcell_comb \U4|Add0~45 (
// Equation(s):
// \U4|Add0~45_sumout  = SUM(( \U4|div_cont [10] ) + ( GND ) + ( \U4|Add0~42  ))
// \U4|Add0~46  = CARRY(( \U4|div_cont [10] ) + ( GND ) + ( \U4|Add0~42  ))

	.dataa(gnd),
	.datab(!\U4|div_cont [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U4|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add0~45_sumout ),
	.cout(\U4|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \U4|Add0~45 .extended_lut = "off";
defparam \U4|Add0~45 .lut_mask = 64'h0000FFFF00003333;
defparam \U4|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y38_N32
dffeas \U4|div_cont[10] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U4|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|div_cont[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|div_cont [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|div_cont[10] .is_wysiwyg = "true";
defparam \U4|div_cont[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y38_N33
cyclonev_lcell_comb \U4|Add0~5 (
// Equation(s):
// \U4|Add0~5_sumout  = SUM(( \U4|div_cont [11] ) + ( GND ) + ( \U4|Add0~46  ))

	.dataa(!\U4|div_cont [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U4|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U4|Add0~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|Add0~5 .extended_lut = "off";
defparam \U4|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \U4|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y38_N35
dffeas \U4|div_cont[11] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U4|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U4|div_cont[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|div_cont [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U4|div_cont[11] .is_wysiwyg = "true";
defparam \U4|div_cont[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y38_N54
cyclonev_lcell_comb \U4|csi_clk~0 (
// Equation(s):
// \U4|csi_clk~0_combout  = ( \U4|Equal0~1_combout  & ( \U4|Equal0~0_combout  & ( (!\rst_clk~input_o  & (!\U4|csi_clk~q  $ (((\U4|div_cont [5]) # (\U4|div_cont [11]))))) ) ) ) # ( !\U4|Equal0~1_combout  & ( \U4|Equal0~0_combout  & ( (\U4|csi_clk~q  & 
// !\rst_clk~input_o ) ) ) ) # ( \U4|Equal0~1_combout  & ( !\U4|Equal0~0_combout  & ( (\U4|csi_clk~q  & !\rst_clk~input_o ) ) ) ) # ( !\U4|Equal0~1_combout  & ( !\U4|Equal0~0_combout  & ( (\U4|csi_clk~q  & !\rst_clk~input_o ) ) ) )

	.dataa(!\U4|div_cont [11]),
	.datab(!\U4|div_cont [5]),
	.datac(!\U4|csi_clk~q ),
	.datad(!\rst_clk~input_o ),
	.datae(!\U4|Equal0~1_combout ),
	.dataf(!\U4|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|csi_clk~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|csi_clk~0 .extended_lut = "off";
defparam \U4|csi_clk~0 .lut_mask = 64'h0F000F000F008700;
defparam \U4|csi_clk~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y38_N41
dffeas \U4|csi_clk (
	.clk(\Mclk~input_o ),
	.d(gnd),
	.asdata(\U4|csi_clk~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4|csi_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U4|csi_clk .is_wysiwyg = "true";
defparam \U4|csi_clk .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y38_N38
cyclonev_io_ibuf \nReset~input (
	.i(nReset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\nReset~input_o ));
// synopsys translate_off
defparam \nReset~input .bus_hold = "false";
defparam \nReset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X83_Y38_N0
cyclonev_lcell_comb \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 (
// Equation(s):
// \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout  = SUM(( \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  = CARRY(( \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout ),
	.cout(\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .extended_lut = "off";
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y38_N39
cyclonev_lcell_comb \sclr~feeder (
// Equation(s):
// \sclr~feeder_combout  = ( \nReset~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nReset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sclr~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sclr~feeder .extended_lut = "off";
defparam \sclr~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sclr~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y38_N41
dffeas sclr(
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\sclr~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sclr~q ),
	.prn(vcc));
// synopsys translate_off
defparam sclr.is_wysiwyg = "true";
defparam sclr.power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y38_N49
dffeas \U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE .is_wysiwyg = "true";
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N38
cyclonev_io_ibuf \Data_Available~input (
	.i(Data_Available),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Data_Available~input_o ));
// synopsys translate_off
defparam \Data_Available~input .bus_hold = "false";
defparam \Data_Available~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y38_N16
dffeas \U0|old_data (
	.clk(!\Mclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Data_Available~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U0|old_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U0|old_data .is_wysiwyg = "true";
defparam \U0|old_data .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y38_N48
cyclonev_lcell_comb \U0|always0~0 (
// Equation(s):
// \U0|always0~0_combout  = (!\U0|old_data~q  & \Data_Available~input_o )

	.dataa(gnd),
	.datab(!\U0|old_data~q ),
	.datac(!\Data_Available~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|always0~0 .extended_lut = "off";
defparam \U0|always0~0 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \U0|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y38_N50
dffeas \U0|fifo_wrreq (
	.clk(!\Mclk~inputCLKENA0_outclk ),
	.d(\U0|always0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U0|fifo_wrreq~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U0|fifo_wrreq .is_wysiwyg = "true";
defparam \U0|fifo_wrreq .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y38_N12
cyclonev_lcell_comb \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0 (
// Equation(s):
// \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout  = ( \U0|fifo_wrreq~q  & ( (!\U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE_q ) # (\sclr~q ) ) ) # ( !\U0|fifo_wrreq~q  & ( \sclr~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE_q ),
	.datad(!\sclr~q ),
	.datae(gnd),
	.dataf(!\U0|fifo_wrreq~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0 .extended_lut = "off";
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0 .lut_mask = 64'h00FF00FFF0FFF0FF;
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y38_N2
dffeas \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sclr~q ),
	.sload(gnd),
	.ena(\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y38_N51
cyclonev_lcell_comb \U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 (
// Equation(s):
// \U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout  = ( \U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  ) # ( !\U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  & ( 
// (\U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ) # (\U0|fifo_wrreq~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U0|fifo_wrreq~q ),
	.datad(!\U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datae(gnd),
	.dataf(!\U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 .extended_lut = "off";
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 .lut_mask = 64'h0FFF0FFFFFFFFFFF;
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y38_N53
dffeas \U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sclr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty .is_wysiwyg = "true";
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y38_N3
cyclonev_lcell_comb \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 (
// Equation(s):
// \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout  = SUM(( \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] ) + ( 
// !\U1|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq~combout  ) + ( \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  ))
// \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  = CARRY(( \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] ) + ( 
// !\U1|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq~combout  ) + ( \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq~combout ),
	.datad(!\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout ),
	.cout(\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .extended_lut = "off";
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .lut_mask = 64'h00000F0F000000FF;
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y38_N6
cyclonev_lcell_comb \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 (
// Equation(s):
// \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout  = SUM(( \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) + ( 
// !\U1|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq~combout  ) + ( \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  ))
// \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  = CARRY(( \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) + ( 
// !\U1|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq~combout  ) + ( \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(!\U1|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq~combout ),
	.datac(gnd),
	.datad(!\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout ),
	.cout(\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .extended_lut = "off";
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .lut_mask = 64'h00003333000000FF;
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y38_N8
dffeas \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sclr~q ),
	.sload(gnd),
	.ena(\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y38_N9
cyclonev_lcell_comb \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 (
// Equation(s):
// \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout  = SUM(( \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] ) + ( 
// !\U1|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq~combout  ) + ( \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(!\U1|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq~combout ),
	.datac(gnd),
	.datad(!\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .extended_lut = "off";
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .lut_mask = 64'h00003333000000FF;
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y38_N11
dffeas \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sclr~q ),
	.sload(gnd),
	.ena(\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y38_N51
cyclonev_lcell_comb \U1|scfifo_component|auto_generated|dffe_af~1 (
// Equation(s):
// \U1|scfifo_component|auto_generated|dffe_af~1_combout  = ( \U0|fifo_wrreq~q  & ( (\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & (\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit 
// [2] & \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3])) ) )

	.dataa(!\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datab(gnd),
	.datac(!\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datad(!\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(!\U0|fifo_wrreq~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|scfifo_component|auto_generated|dffe_af~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dffe_af~1 .extended_lut = "off";
defparam \U1|scfifo_component|auto_generated|dffe_af~1 .lut_mask = 64'h0000000000050005;
defparam \U1|scfifo_component|auto_generated|dffe_af~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y38_N48
cyclonev_lcell_comb \U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 (
// Equation(s):
// \U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout  = ( \U1|scfifo_component|auto_generated|dffe_af~1_combout  & ( (!\sclr~q  & (((\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & 
// \U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q )) # (\U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ))) ) ) # ( !\U1|scfifo_component|auto_generated|dffe_af~1_combout  & ( (!\sclr~q  & 
// \U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ) ) )

	.dataa(!\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datab(!\sclr~q ),
	.datac(!\U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datad(!\U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datae(gnd),
	.dataf(!\U1|scfifo_component|auto_generated|dffe_af~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 .extended_lut = "off";
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 .lut_mask = 64'h00CC00CC04CC04CC;
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y38_N50
dffeas \U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full .is_wysiwyg = "true";
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y38_N15
cyclonev_lcell_comb \U1|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq (
// Equation(s):
// \U1|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq~combout  = ( \U0|fifo_wrreq~q  & ( !\U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U0|fifo_wrreq~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq .extended_lut = "off";
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq .lut_mask = 64'h00000000F0F0F0F0;
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y38_N4
dffeas \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sclr~q ),
	.sload(gnd),
	.ena(\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y38_N46
dffeas \U1|scfifo_component|auto_generated|dffe_af~DUPLICATE (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U1|scfifo_component|auto_generated|dffe_af~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sclr~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|scfifo_component|auto_generated|dffe_af~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dffe_af~DUPLICATE .is_wysiwyg = "true";
defparam \U1|scfifo_component|auto_generated|dffe_af~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y38_N18
cyclonev_lcell_comb \U1|scfifo_component|auto_generated|dffe_af~0 (
// Equation(s):
// \U1|scfifo_component|auto_generated|dffe_af~0_combout  = ( \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & ( \U0|fifo_wrreq~q  & ( \U1|scfifo_component|auto_generated|dffe_af~DUPLICATE_q  ) ) ) # ( 
// !\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & ( \U0|fifo_wrreq~q  & ( ((\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & 
// (\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]))) # (\U1|scfifo_component|auto_generated|dffe_af~DUPLICATE_q ) ) ) ) # ( 
// \U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & ( !\U0|fifo_wrreq~q  & ( \U1|scfifo_component|auto_generated|dffe_af~DUPLICATE_q  ) ) ) # ( 
// !\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & ( !\U0|fifo_wrreq~q  & ( \U1|scfifo_component|auto_generated|dffe_af~DUPLICATE_q  ) ) )

	.dataa(!\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datab(!\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(!\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datad(!\U1|scfifo_component|auto_generated|dffe_af~DUPLICATE_q ),
	.datae(!\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.dataf(!\U0|fifo_wrreq~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|scfifo_component|auto_generated|dffe_af~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dffe_af~0 .extended_lut = "off";
defparam \U1|scfifo_component|auto_generated|dffe_af~0 .lut_mask = 64'h00FF00FF01FF00FF;
defparam \U1|scfifo_component|auto_generated|dffe_af~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y38_N47
dffeas \U1|scfifo_component|auto_generated|dffe_af (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U1|scfifo_component|auto_generated|dffe_af~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sclr~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|scfifo_component|auto_generated|dffe_af~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dffe_af .is_wysiwyg = "true";
defparam \U1|scfifo_component|auto_generated|dffe_af .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y38_N27
cyclonev_lcell_comb \U2|Selector9~0 (
// Equation(s):
// \U2|Selector9~0_combout  = ( \U2|fstate.IDLE~q  & ( (!\U2|fstate.B~q  & (!\U2|csa_changes [0] $ (!\U2|csa_changes [1]))) ) )

	.dataa(!\U2|csa_changes [0]),
	.datab(!\U2|csa_changes [1]),
	.datac(!\U2|fstate.B~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|fstate.IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|Selector9~0 .extended_lut = "off";
defparam \U2|Selector9~0 .lut_mask = 64'h0000000060606060;
defparam \U2|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y38_N24
cyclonev_lcell_comb \U2|csa_changes[1] (
// Equation(s):
// \U2|csa_changes [1] = ( \U2|Selector9~0_combout  & ( (\U2|csa_changes[1]~0_combout ) # (\U2|csa_changes [1]) ) ) # ( !\U2|Selector9~0_combout  & ( (\U2|csa_changes [1] & !\U2|csa_changes[1]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2|csa_changes [1]),
	.datad(!\U2|csa_changes[1]~0_combout ),
	.datae(gnd),
	.dataf(!\U2|Selector9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|csa_changes [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|csa_changes[1] .extended_lut = "off";
defparam \U2|csa_changes[1] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \U2|csa_changes[1] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y38_N36
cyclonev_lcell_comb \U2|Selector8~0 (
// Equation(s):
// \U2|Selector8~0_combout  = ( \U2|fstate.IDLE~q  & ( (!\U2|fstate.B~q  & (!\U2|csa_changes [2] $ (((!\U2|csa_changes [1]) # (!\U2|csa_changes [0]))))) ) )

	.dataa(!\U2|csa_changes [2]),
	.datab(!\U2|csa_changes [1]),
	.datac(!\U2|csa_changes [0]),
	.datad(!\U2|fstate.B~q ),
	.datae(gnd),
	.dataf(!\U2|fstate.IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|Selector8~0 .extended_lut = "off";
defparam \U2|Selector8~0 .lut_mask = 64'h0000000056005600;
defparam \U2|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y38_N39
cyclonev_lcell_comb \U2|csa_changes[2] (
// Equation(s):
// \U2|csa_changes [2] = ( \U2|Selector8~0_combout  & ( (\U2|csa_changes[1]~0_combout ) # (\U2|csa_changes [2]) ) ) # ( !\U2|Selector8~0_combout  & ( (\U2|csa_changes [2] & !\U2|csa_changes[1]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2|csa_changes [2]),
	.datad(!\U2|csa_changes[1]~0_combout ),
	.datae(gnd),
	.dataf(!\U2|Selector8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|csa_changes [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|csa_changes[2] .extended_lut = "off";
defparam \U2|csa_changes[2] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \U2|csa_changes[2] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y38_N30
cyclonev_lcell_comb \U2|Selector7~1 (
// Equation(s):
// \U2|Selector7~1_combout  = ( \U2|csa_changes [0] & ( \U2|csa_changes [2] & ( (\U2|fstate.IDLE~q  & (!\U2|fstate.B~q  & (!\U2|csa_changes [3] $ (!\U2|csa_changes [1])))) ) ) ) # ( !\U2|csa_changes [0] & ( \U2|csa_changes [2] & ( (\U2|csa_changes [3] & 
// (\U2|fstate.IDLE~q  & !\U2|fstate.B~q )) ) ) ) # ( \U2|csa_changes [0] & ( !\U2|csa_changes [2] & ( (\U2|csa_changes [3] & (\U2|fstate.IDLE~q  & !\U2|fstate.B~q )) ) ) ) # ( !\U2|csa_changes [0] & ( !\U2|csa_changes [2] & ( (\U2|csa_changes [3] & 
// (\U2|fstate.IDLE~q  & !\U2|fstate.B~q )) ) ) )

	.dataa(!\U2|csa_changes [3]),
	.datab(!\U2|csa_changes [1]),
	.datac(!\U2|fstate.IDLE~q ),
	.datad(!\U2|fstate.B~q ),
	.datae(!\U2|csa_changes [0]),
	.dataf(!\U2|csa_changes [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|Selector7~1 .extended_lut = "off";
defparam \U2|Selector7~1 .lut_mask = 64'h0500050005000600;
defparam \U2|Selector7~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y38_N51
cyclonev_lcell_comb \U2|csa_changes[3] (
// Equation(s):
// \U2|csa_changes [3] = ( \U2|Selector7~1_combout  & ( (\U2|csa_changes[1]~0_combout ) # (\U2|csa_changes [3]) ) ) # ( !\U2|Selector7~1_combout  & ( (\U2|csa_changes [3] & !\U2|csa_changes[1]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2|csa_changes [3]),
	.datad(!\U2|csa_changes[1]~0_combout ),
	.datae(gnd),
	.dataf(!\U2|Selector7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|csa_changes [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|csa_changes[3] .extended_lut = "off";
defparam \U2|csa_changes[3] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \U2|csa_changes[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y38_N6
cyclonev_lcell_comb \U2|reg_fstate~1 (
// Equation(s):
// \U2|reg_fstate~1_combout  = ( !\U2|csa_changes [2] & ( (!\U2|csa_changes [0] & (!\U2|csa_changes [1] & \U2|csa_changes [3])) ) )

	.dataa(!\U2|csa_changes [0]),
	.datab(!\U2|csa_changes [1]),
	.datac(!\U2|csa_changes [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|csa_changes [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|reg_fstate~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|reg_fstate~1 .extended_lut = "off";
defparam \U2|reg_fstate~1 .lut_mask = 64'h0808080800000000;
defparam \U2|reg_fstate~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y38_N12
cyclonev_lcell_comb \U2|reg_fstate.B~0 (
// Equation(s):
// \U2|reg_fstate.B~0_combout  = ( !\nReset~input_o  & ( (\U2|reg_fstate~1_combout  & (\U2|fstate.A~q  & ((!\U4|csi_clk~q ) # (\U2|csa_old~combout )))) ) )

	.dataa(!\U2|csa_old~combout ),
	.datab(!\U2|reg_fstate~1_combout ),
	.datac(!\U2|fstate.A~q ),
	.datad(!\U4|csi_clk~q ),
	.datae(gnd),
	.dataf(!\nReset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|reg_fstate.B~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|reg_fstate.B~0 .extended_lut = "off";
defparam \U2|reg_fstate.B~0 .lut_mask = 64'h0301030100000000;
defparam \U2|reg_fstate.B~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y38_N14
dffeas \U2|fstate.B (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U2|reg_fstate.B~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|fstate.B~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|fstate.B .is_wysiwyg = "true";
defparam \U2|fstate.B .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y38_N9
cyclonev_lcell_comb \U2|Selector7~0 (
// Equation(s):
// \U2|Selector7~0_combout  = ( \U2|fstate.IDLE~q  & ( !\U2|fstate.B~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2|fstate.B~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|fstate.IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|Selector7~0 .extended_lut = "off";
defparam \U2|Selector7~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \U2|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y38_N0
cyclonev_lcell_comb \U2|csa_changes[1]~0 (
// Equation(s):
// \U2|csa_changes[1]~0_combout  = ( !\U2|csa_old~combout  & ( \U2|Selector7~0_combout  & ( (\U4|csi_clk~q  & (!\nReset~input_o  & ((\U2|fstate.D~q ) # (\U2|fstate.A~q )))) ) ) ) # ( \U2|csa_old~combout  & ( !\U2|Selector7~0_combout  & ( !\nReset~input_o  ) 
// ) ) # ( !\U2|csa_old~combout  & ( !\U2|Selector7~0_combout  & ( !\nReset~input_o  ) ) )

	.dataa(!\U2|fstate.A~q ),
	.datab(!\U2|fstate.D~q ),
	.datac(!\U4|csi_clk~q ),
	.datad(!\nReset~input_o ),
	.datae(!\U2|csa_old~combout ),
	.dataf(!\U2|Selector7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|csa_changes[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|csa_changes[1]~0 .extended_lut = "off";
defparam \U2|csa_changes[1]~0 .lut_mask = 64'hFF00FF0007000000;
defparam \U2|csa_changes[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y38_N21
cyclonev_lcell_comb \U2|Selector0~0 (
// Equation(s):
// \U2|Selector0~0_combout  = ( \U2|fstate.B~q  ) # ( !\U2|fstate.B~q  & ( (!\U2|fstate.IDLE~q ) # (\U2|csa_changes [0]) ) )

	.dataa(!\U2|fstate.IDLE~q ),
	.datab(gnd),
	.datac(!\U2|csa_changes [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|fstate.B~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|Selector0~0 .extended_lut = "off";
defparam \U2|Selector0~0 .lut_mask = 64'hAFAFAFAFFFFFFFFF;
defparam \U2|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y38_N15
cyclonev_lcell_comb \U2|csa_changes[0] (
// Equation(s):
// \U2|csa_changes [0] = ( \U2|Selector0~0_combout  & ( (\U2|csa_changes [0] & !\U2|csa_changes[1]~0_combout ) ) ) # ( !\U2|Selector0~0_combout  & ( (\U2|csa_changes[1]~0_combout ) # (\U2|csa_changes [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2|csa_changes [0]),
	.datad(!\U2|csa_changes[1]~0_combout ),
	.datae(gnd),
	.dataf(!\U2|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|csa_changes [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|csa_changes[0] .extended_lut = "off";
defparam \U2|csa_changes[0] .lut_mask = 64'h0FFF0FFF0F000F00;
defparam \U2|csa_changes[0] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y38_N54
cyclonev_lcell_comb \U2|reg_fstate~0 (
// Equation(s):
// \U2|reg_fstate~0_combout  = ( !\U2|csa_changes [2] & ( \U2|csa_changes [3] & ( (!\U2|csa_changes [0] & (!\U2|csa_changes [1] & ((!\U4|csi_clk~q ) # (\U2|csa_old~combout )))) ) ) )

	.dataa(!\U2|csa_changes [0]),
	.datab(!\U2|csa_changes [1]),
	.datac(!\U2|csa_old~combout ),
	.datad(!\U4|csi_clk~q ),
	.datae(!\U2|csa_changes [2]),
	.dataf(!\U2|csa_changes [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|reg_fstate~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|reg_fstate~0 .extended_lut = "off";
defparam \U2|reg_fstate~0 .lut_mask = 64'h0000000088080000;
defparam \U2|reg_fstate~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y38_N18
cyclonev_lcell_comb \U2|reg_fstate.A~0 (
// Equation(s):
// \U2|reg_fstate.A~0_combout  = ( !\nReset~input_o  & ( (!\U2|fstate.IDLE~q  & (((!\U2|reg_fstate~0_combout  & \U2|fstate.A~q )) # (\U1|scfifo_component|auto_generated|dffe_af~q ))) # (\U2|fstate.IDLE~q  & (((!\U2|reg_fstate~0_combout  & \U2|fstate.A~q )))) 
// ) )

	.dataa(!\U2|fstate.IDLE~q ),
	.datab(!\U1|scfifo_component|auto_generated|dffe_af~q ),
	.datac(!\U2|reg_fstate~0_combout ),
	.datad(!\U2|fstate.A~q ),
	.datae(gnd),
	.dataf(!\nReset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|reg_fstate.A~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|reg_fstate.A~0 .extended_lut = "off";
defparam \U2|reg_fstate.A~0 .lut_mask = 64'h22F222F200000000;
defparam \U2|reg_fstate.A~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y38_N20
dffeas \U2|fstate.A (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U2|reg_fstate.A~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|fstate.A~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|fstate.A .is_wysiwyg = "true";
defparam \U2|fstate.A .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y38_N54
cyclonev_lcell_comb \U2|Selector4~0 (
// Equation(s):
// \U2|Selector4~0_combout  = ( \U4|csi_clk~q  & ( \U2|fstate.A~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U2|fstate.A~q ),
	.datae(gnd),
	.dataf(!\U4|csi_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|Selector4~0 .extended_lut = "off";
defparam \U2|Selector4~0 .lut_mask = 64'h0000000000FF00FF;
defparam \U2|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y38_N24
cyclonev_lcell_comb \U2|csa_old~0 (
// Equation(s):
// \U2|csa_old~0_combout  = ( \nReset~input_o  ) # ( !\nReset~input_o  & ( (!\U2|fstate.A~q  & \U2|fstate.IDLE~q ) ) )

	.dataa(gnd),
	.datab(!\U2|fstate.A~q ),
	.datac(!\U2|fstate.IDLE~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nReset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|csa_old~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|csa_old~0 .extended_lut = "off";
defparam \U2|csa_old~0 .lut_mask = 64'h0C0C0C0CFFFFFFFF;
defparam \U2|csa_old~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y38_N45
cyclonev_lcell_comb \U2|csa_old (
// Equation(s):
// \U2|csa_old~combout  = ( \U2|csa_old~0_combout  & ( \U2|csa_old~combout  ) ) # ( !\U2|csa_old~0_combout  & ( \U2|Selector4~0_combout  ) )

	.dataa(gnd),
	.datab(!\U2|Selector4~0_combout ),
	.datac(gnd),
	.datad(!\U2|csa_old~combout ),
	.datae(gnd),
	.dataf(!\U2|csa_old~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|csa_old~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|csa_old .extended_lut = "off";
defparam \U2|csa_old .lut_mask = 64'h3333333300FF00FF;
defparam \U2|csa_old .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y38_N42
cyclonev_lcell_comb \U2|reg_fstate.C~0 (
// Equation(s):
// \U2|reg_fstate.C~0_combout  = ( !\nReset~input_o  & ( ((\U2|fstate.C~q  & ((!\U2|csa_old~combout ) # (\U4|csi_clk~q )))) # (\U2|fstate.B~q ) ) )

	.dataa(!\U2|csa_old~combout ),
	.datab(!\U4|csi_clk~q ),
	.datac(!\U2|fstate.B~q ),
	.datad(!\U2|fstate.C~q ),
	.datae(gnd),
	.dataf(!\nReset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|reg_fstate.C~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|reg_fstate.C~0 .extended_lut = "off";
defparam \U2|reg_fstate.C~0 .lut_mask = 64'h0FBF0FBF00000000;
defparam \U2|reg_fstate.C~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y38_N44
dffeas \U2|fstate.C (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U2|reg_fstate.C~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|fstate.C~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|fstate.C .is_wysiwyg = "true";
defparam \U2|fstate.C .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y38_N42
cyclonev_lcell_comb \U2|reg_fstate.D~0 (
// Equation(s):
// \U2|reg_fstate.D~0_combout  = ( \U2|fstate.D~q  & ( !\nReset~input_o  & ( (!\U2|reg_fstate~1_combout ) # ((!\U2|csa_old~combout  & (\U4|csi_clk~q )) # (\U2|csa_old~combout  & (!\U4|csi_clk~q  & \U2|fstate.C~q ))) ) ) ) # ( !\U2|fstate.D~q  & ( 
// !\nReset~input_o  & ( (\U2|csa_old~combout  & (!\U4|csi_clk~q  & \U2|fstate.C~q )) ) ) )

	.dataa(!\U2|csa_old~combout ),
	.datab(!\U2|reg_fstate~1_combout ),
	.datac(!\U4|csi_clk~q ),
	.datad(!\U2|fstate.C~q ),
	.datae(!\U2|fstate.D~q ),
	.dataf(!\nReset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|reg_fstate.D~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|reg_fstate.D~0 .extended_lut = "off";
defparam \U2|reg_fstate.D~0 .lut_mask = 64'h0050CEDE00000000;
defparam \U2|reg_fstate.D~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y38_N44
dffeas \U2|fstate.D (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U2|reg_fstate.D~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|fstate.D~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|fstate.D .is_wysiwyg = "true";
defparam \U2|fstate.D .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y38_N48
cyclonev_lcell_comb \U2|reg_fstate.IDLE~0 (
// Equation(s):
// \U2|reg_fstate.IDLE~0_combout  = ( !\nReset~input_o  & ( (!\U1|scfifo_component|auto_generated|dffe_af~q  & (\U2|fstate.IDLE~q  & ((!\U2|fstate.D~q ) # (!\U2|reg_fstate~0_combout )))) # (\U1|scfifo_component|auto_generated|dffe_af~q  & ((!\U2|fstate.D~q ) 
// # ((!\U2|reg_fstate~0_combout )))) ) )

	.dataa(!\U1|scfifo_component|auto_generated|dffe_af~q ),
	.datab(!\U2|fstate.D~q ),
	.datac(!\U2|reg_fstate~0_combout ),
	.datad(!\U2|fstate.IDLE~q ),
	.datae(gnd),
	.dataf(!\nReset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|reg_fstate.IDLE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|reg_fstate.IDLE~0 .extended_lut = "off";
defparam \U2|reg_fstate.IDLE~0 .lut_mask = 64'h54FC54FC00000000;
defparam \U2|reg_fstate.IDLE~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y38_N50
dffeas \U2|fstate.IDLE (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U2|reg_fstate.IDLE~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|fstate.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|fstate.IDLE .is_wysiwyg = "true";
defparam \U2|fstate.IDLE .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y37_N55
cyclonev_io_ibuf \Address[7]~input (
	.i(Address[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Address[7]~input_o ));
// synopsys translate_off
defparam \Address[7]~input .bus_hold = "false";
defparam \Address[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N55
cyclonev_io_ibuf \BUS_IN[7]~input (
	.i(BUS_IN[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BUS_IN[7]~input_o ));
// synopsys translate_off
defparam \BUS_IN[7]~input .bus_hold = "false";
defparam \BUS_IN[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X83_Y38_N30
cyclonev_lcell_comb \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout  = SUM(( \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(( \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.cout(\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .extended_lut = "off";
defparam \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y38_N31
dffeas \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sclr~q ),
	.sload(gnd),
	.ena(\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y38_N33
cyclonev_lcell_comb \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout  = SUM(( \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))
// \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY(( \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.cout(\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .extended_lut = "off";
defparam \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y38_N34
dffeas \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sclr~q ),
	.sload(gnd),
	.ena(\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y38_N36
cyclonev_lcell_comb \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout  = SUM(( \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))
// \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY(( \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.cout(\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .extended_lut = "off";
defparam \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y38_N37
dffeas \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sclr~q ),
	.sload(gnd),
	.ena(\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y38_N39
cyclonev_lcell_comb \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout  = SUM(( \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .extended_lut = "off";
defparam \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y38_N40
dffeas \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sclr~q ),
	.sload(gnd),
	.ena(\U1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y40_N12
cyclonev_lcell_comb \U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[0]~0 (
// Equation(s):
// \U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[0]~0_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[0]~0 .extended_lut = "off";
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[0]~0 .lut_mask = 64'h0000000000000000;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y38_N23
dffeas \U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[0] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sclr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[0] .is_wysiwyg = "true";
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y38_N42
cyclonev_lcell_comb \U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[1]~1 (
// Equation(s):
// \U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[1]~1_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[1]~1 .extended_lut = "off";
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[1]~1 .lut_mask = 64'h0000000000000000;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y38_N44
dffeas \U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[1] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sclr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[1] .is_wysiwyg = "true";
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y38_N27
cyclonev_lcell_comb \U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[2]~2 (
// Equation(s):
// \U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[2]~2_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[2]~2 .extended_lut = "off";
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[2]~2 .lut_mask = 64'h0000000000000000;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y38_N29
dffeas \U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[2] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sclr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[2] .is_wysiwyg = "true";
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y38_N57
cyclonev_lcell_comb \U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[3]~3 (
// Equation(s):
// \U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[3]~3_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[3]~3 .extended_lut = "off";
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[3]~3 .lut_mask = 64'h0000000000000000;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y38_N59
dffeas \U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[3] (
	.clk(\Mclk~inputCLKENA0_outclk ),
	.d(\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sclr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[3] .is_wysiwyg = "true";
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y38_N0
cyclonev_mlab_cell \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama7 (
	.clk0(\Mclk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.clr(gnd),
	.portadatain({\BUS_IN[7]~input_o }),
	.portaaddr({\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbaddr({\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg [3],\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg [2],\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg [1],\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portbdataout(\U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama7 .address_width = 4;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama7 .data_width = 1;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama7 .first_address = 0;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama7 .first_bit_number = 7;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama7 .init_file = "none";
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama7 .last_address = 15;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama7 .logical_ram_depth = 16;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama7 .logical_ram_name = "fifo:u1|scfifo:scfifo_component|scfifo_k4i1:auto_generated|a_dpfifo_smc1:dpfifo|altsyncram_0ou1:fiforam|altdpram_instance";
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama7 .logical_ram_width = 8;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama7 .mixed_port_feed_through_mode = "dont care";
// synopsys translate_on

// Location: LABCELL_X85_Y38_N18
cyclonev_lcell_comb \U3|current_data~7 (
// Equation(s):
// \U3|current_data~7_combout  = ( \U2|fstate.D~q  & ( \U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [7] & ( (!\nReset~input_o  & ((!\U2|fstate.IDLE~q ) # (\U2|fstate.C~q ))) ) ) ) # ( !\U2|fstate.D~q  & ( 
// \U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [7] & ( (!\nReset~input_o  & (((!\U2|fstate.IDLE~q  & \Address[7]~input_o )) # (\U2|fstate.C~q ))) ) ) ) # ( !\U2|fstate.D~q  & ( 
// !\U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [7] & ( (!\U2|fstate.IDLE~q  & (!\nReset~input_o  & (\Address[7]~input_o  & !\U2|fstate.C~q ))) ) ) )

	.dataa(!\U2|fstate.IDLE~q ),
	.datab(!\nReset~input_o ),
	.datac(!\Address[7]~input_o ),
	.datad(!\U2|fstate.C~q ),
	.datae(!\U2|fstate.D~q ),
	.dataf(!\U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|current_data~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|current_data~7 .extended_lut = "off";
defparam \U3|current_data~7 .lut_mask = 64'h0800000008CC88CC;
defparam \U3|current_data~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y38_N20
dffeas \U3|current_data[7] (
	.clk(\U4|csi_clk~q ),
	.d(\U3|current_data~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|current_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|current_data[7] .is_wysiwyg = "true";
defparam \U3|current_data[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y37_N38
cyclonev_io_ibuf \Address[6]~input (
	.i(Address[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Address[6]~input_o ));
// synopsys translate_off
defparam \Address[6]~input .bus_hold = "false";
defparam \Address[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X85_Y38_N27
cyclonev_lcell_comb \U2|data_sel~0 (
// Equation(s):
// \U2|data_sel~0_combout  = (!\U2|fstate.C~q  & !\U2|fstate.D~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2|fstate.C~q ),
	.datad(!\U2|fstate.D~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|data_sel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|data_sel~0 .extended_lut = "off";
defparam \U2|data_sel~0 .lut_mask = 64'hF000F000F000F000;
defparam \U2|data_sel~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y38_N45
cyclonev_lcell_comb \U2|tx_load~1 (
// Equation(s):
// \U2|tx_load~1_combout  = ( \U2|fstate.IDLE~q  & ( !\U2|fstate.C~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2|fstate.C~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U2|fstate.IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|tx_load~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|tx_load~1 .extended_lut = "off";
defparam \U2|tx_load~1 .lut_mask = 64'h00000000F0F0F0F0;
defparam \U2|tx_load~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N44
cyclonev_io_ibuf \BUS_IN[6]~input (
	.i(BUS_IN[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BUS_IN[6]~input_o ));
// synopsys translate_off
defparam \BUS_IN[6]~input .bus_hold = "false";
defparam \BUS_IN[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X84_Y38_N24
cyclonev_mlab_cell \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama6 (
	.clk0(\Mclk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.clr(gnd),
	.portadatain({\BUS_IN[6]~input_o }),
	.portaaddr({\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbaddr({\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg [3],\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg [2],\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg [1],\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portbdataout(\U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama6 .address_width = 4;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama6 .data_width = 1;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama6 .first_address = 0;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama6 .first_bit_number = 6;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama6 .init_file = "none";
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama6 .last_address = 15;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama6 .logical_ram_depth = 16;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama6 .logical_ram_name = "fifo:u1|scfifo:scfifo_component|scfifo_k4i1:auto_generated|a_dpfifo_smc1:dpfifo|altsyncram_0ou1:fiforam|altdpram_instance";
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama6 .logical_ram_width = 8;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama6 .mixed_port_feed_through_mode = "dont care";
// synopsys translate_on

// Location: LABCELL_X85_Y38_N0
cyclonev_lcell_comb \U3|current_data~6 (
// Equation(s):
// \U3|current_data~6_combout  = ( \U2|tx_load~1_combout  & ( \U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [6] & ( \U3|current_data [7] ) ) ) # ( !\U2|tx_load~1_combout  & ( \U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire 
// [6] & ( (!\nReset~input_o  & (((!\U2|data_sel~0_combout ) # (\Address[6]~input_o )))) # (\nReset~input_o  & (\U3|current_data [7])) ) ) ) # ( \U2|tx_load~1_combout  & ( !\U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [6] & ( 
// \U3|current_data [7] ) ) ) # ( !\U2|tx_load~1_combout  & ( !\U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [6] & ( (!\nReset~input_o  & (((\Address[6]~input_o  & \U2|data_sel~0_combout )))) # (\nReset~input_o  & (\U3|current_data [7])) ) 
// ) )

	.dataa(!\U3|current_data [7]),
	.datab(!\nReset~input_o ),
	.datac(!\Address[6]~input_o ),
	.datad(!\U2|data_sel~0_combout ),
	.datae(!\U2|tx_load~1_combout ),
	.dataf(!\U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|current_data~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|current_data~6 .extended_lut = "off";
defparam \U3|current_data~6 .lut_mask = 64'h111D5555DD1D5555;
defparam \U3|current_data~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y38_N2
dffeas \U3|current_data[6] (
	.clk(\U4|csi_clk~q ),
	.d(\U3|current_data~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|current_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|current_data[6] .is_wysiwyg = "true";
defparam \U3|current_data[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y37_N4
cyclonev_io_ibuf \Address[5]~input (
	.i(Address[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Address[5]~input_o ));
// synopsys translate_off
defparam \Address[5]~input .bus_hold = "false";
defparam \Address[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y36_N38
cyclonev_io_ibuf \BUS_IN[5]~input (
	.i(BUS_IN[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BUS_IN[5]~input_o ));
// synopsys translate_off
defparam \BUS_IN[5]~input .bus_hold = "false";
defparam \BUS_IN[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X84_Y38_N54
cyclonev_mlab_cell \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama5 (
	.clk0(\Mclk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.clr(gnd),
	.portadatain({\BUS_IN[5]~input_o }),
	.portaaddr({\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbaddr({\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg [3],\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg [2],\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg [1],\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portbdataout(\U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama5 .address_width = 4;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama5 .data_width = 1;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama5 .first_address = 0;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama5 .first_bit_number = 5;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama5 .init_file = "none";
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama5 .last_address = 15;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama5 .logical_ram_depth = 16;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama5 .logical_ram_name = "fifo:u1|scfifo:scfifo_component|scfifo_k4i1:auto_generated|a_dpfifo_smc1:dpfifo|altsyncram_0ou1:fiforam|altdpram_instance";
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama5 .logical_ram_width = 8;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama5 .mixed_port_feed_through_mode = "dont care";
// synopsys translate_on

// Location: LABCELL_X85_Y38_N48
cyclonev_lcell_comb \U3|current_data~5 (
// Equation(s):
// \U3|current_data~5_combout  = ( \U2|tx_load~1_combout  & ( \U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [5] & ( \U3|current_data [6] ) ) ) # ( !\U2|tx_load~1_combout  & ( \U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire 
// [5] & ( (!\nReset~input_o  & (((!\U2|data_sel~0_combout ) # (\Address[5]~input_o )))) # (\nReset~input_o  & (\U3|current_data [6])) ) ) ) # ( \U2|tx_load~1_combout  & ( !\U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [5] & ( 
// \U3|current_data [6] ) ) ) # ( !\U2|tx_load~1_combout  & ( !\U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [5] & ( (!\nReset~input_o  & (((\U2|data_sel~0_combout  & \Address[5]~input_o )))) # (\nReset~input_o  & (\U3|current_data [6])) ) 
// ) )

	.dataa(!\U3|current_data [6]),
	.datab(!\nReset~input_o ),
	.datac(!\U2|data_sel~0_combout ),
	.datad(!\Address[5]~input_o ),
	.datae(!\U2|tx_load~1_combout ),
	.dataf(!\U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|current_data~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|current_data~5 .extended_lut = "off";
defparam \U3|current_data~5 .lut_mask = 64'h111D5555D1DD5555;
defparam \U3|current_data~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y38_N49
dffeas \U3|current_data[5] (
	.clk(\U4|csi_clk~q ),
	.d(\U3|current_data~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|current_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|current_data[5] .is_wysiwyg = "true";
defparam \U3|current_data[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y38_N55
cyclonev_io_ibuf \Address[4]~input (
	.i(Address[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Address[4]~input_o ));
// synopsys translate_off
defparam \Address[4]~input .bus_hold = "false";
defparam \Address[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y81_N52
cyclonev_io_ibuf \BUS_IN[4]~input (
	.i(BUS_IN[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BUS_IN[4]~input_o ));
// synopsys translate_off
defparam \BUS_IN[4]~input .bus_hold = "false";
defparam \BUS_IN[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X84_Y38_N30
cyclonev_mlab_cell \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama4 (
	.clk0(\Mclk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.clr(gnd),
	.portadatain({\BUS_IN[4]~input_o }),
	.portaaddr({\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbaddr({\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg [3],\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg [2],\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg [1],\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portbdataout(\U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama4 .address_width = 4;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama4 .data_width = 1;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama4 .first_address = 0;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama4 .first_bit_number = 4;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama4 .init_file = "none";
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama4 .last_address = 15;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama4 .logical_ram_depth = 16;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama4 .logical_ram_name = "fifo:u1|scfifo:scfifo_component|scfifo_k4i1:auto_generated|a_dpfifo_smc1:dpfifo|altsyncram_0ou1:fiforam|altdpram_instance";
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama4 .logical_ram_width = 8;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama4 .mixed_port_feed_through_mode = "dont care";
// synopsys translate_on

// Location: LABCELL_X85_Y38_N36
cyclonev_lcell_comb \U3|current_data~4 (
// Equation(s):
// \U3|current_data~4_combout  = ( \U2|tx_load~1_combout  & ( \U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [4] & ( \U3|current_data [5] ) ) ) # ( !\U2|tx_load~1_combout  & ( \U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire 
// [4] & ( (!\nReset~input_o  & (((!\U2|data_sel~0_combout ) # (\Address[4]~input_o )))) # (\nReset~input_o  & (\U3|current_data [5])) ) ) ) # ( \U2|tx_load~1_combout  & ( !\U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [4] & ( 
// \U3|current_data [5] ) ) ) # ( !\U2|tx_load~1_combout  & ( !\U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [4] & ( (!\nReset~input_o  & (((\U2|data_sel~0_combout  & \Address[4]~input_o )))) # (\nReset~input_o  & (\U3|current_data [5])) ) 
// ) )

	.dataa(!\U3|current_data [5]),
	.datab(!\nReset~input_o ),
	.datac(!\U2|data_sel~0_combout ),
	.datad(!\Address[4]~input_o ),
	.datae(!\U2|tx_load~1_combout ),
	.dataf(!\U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|current_data~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|current_data~4 .extended_lut = "off";
defparam \U3|current_data~4 .lut_mask = 64'h111D5555D1DD5555;
defparam \U3|current_data~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y38_N38
dffeas \U3|current_data[4] (
	.clk(\U4|csi_clk~q ),
	.d(\U3|current_data~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|current_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|current_data[4] .is_wysiwyg = "true";
defparam \U3|current_data[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y36_N21
cyclonev_io_ibuf \Address[3]~input (
	.i(Address[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Address[3]~input_o ));
// synopsys translate_off
defparam \Address[3]~input .bus_hold = "false";
defparam \Address[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N95
cyclonev_io_ibuf \BUS_IN[3]~input (
	.i(BUS_IN[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BUS_IN[3]~input_o ));
// synopsys translate_off
defparam \BUS_IN[3]~input .bus_hold = "false";
defparam \BUS_IN[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X84_Y38_N36
cyclonev_mlab_cell \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama3 (
	.clk0(\Mclk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.clr(gnd),
	.portadatain({\BUS_IN[3]~input_o }),
	.portaaddr({\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbaddr({\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg [3],\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg [2],\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg [1],\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portbdataout(\U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama3 .address_width = 4;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama3 .data_width = 1;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama3 .first_address = 0;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama3 .first_bit_number = 3;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama3 .init_file = "none";
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama3 .last_address = 15;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama3 .logical_ram_depth = 16;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama3 .logical_ram_name = "fifo:u1|scfifo:scfifo_component|scfifo_k4i1:auto_generated|a_dpfifo_smc1:dpfifo|altsyncram_0ou1:fiforam|altdpram_instance";
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama3 .logical_ram_width = 8;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama3 .mixed_port_feed_through_mode = "dont care";
// synopsys translate_on

// Location: LABCELL_X85_Y38_N6
cyclonev_lcell_comb \U3|current_data~3 (
// Equation(s):
// \U3|current_data~3_combout  = ( \U2|tx_load~1_combout  & ( \U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [3] & ( \U3|current_data [4] ) ) ) # ( !\U2|tx_load~1_combout  & ( \U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire 
// [3] & ( (!\nReset~input_o  & (((!\U2|data_sel~0_combout ) # (\Address[3]~input_o )))) # (\nReset~input_o  & (\U3|current_data [4])) ) ) ) # ( \U2|tx_load~1_combout  & ( !\U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [3] & ( 
// \U3|current_data [4] ) ) ) # ( !\U2|tx_load~1_combout  & ( !\U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [3] & ( (!\nReset~input_o  & (((\Address[3]~input_o  & \U2|data_sel~0_combout )))) # (\nReset~input_o  & (\U3|current_data [4])) ) 
// ) )

	.dataa(!\U3|current_data [4]),
	.datab(!\nReset~input_o ),
	.datac(!\Address[3]~input_o ),
	.datad(!\U2|data_sel~0_combout ),
	.datae(!\U2|tx_load~1_combout ),
	.dataf(!\U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|current_data~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|current_data~3 .extended_lut = "off";
defparam \U3|current_data~3 .lut_mask = 64'h111D5555DD1D5555;
defparam \U3|current_data~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y38_N7
dffeas \U3|current_data[3] (
	.clk(\U4|csi_clk~q ),
	.d(\U3|current_data~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|current_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|current_data[3] .is_wysiwyg = "true";
defparam \U3|current_data[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y37_N21
cyclonev_io_ibuf \Address[2]~input (
	.i(Address[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Address[2]~input_o ));
// synopsys translate_off
defparam \Address[2]~input .bus_hold = "false";
defparam \Address[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N21
cyclonev_io_ibuf \BUS_IN[2]~input (
	.i(BUS_IN[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BUS_IN[2]~input_o ));
// synopsys translate_off
defparam \BUS_IN[2]~input .bus_hold = "false";
defparam \BUS_IN[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X84_Y38_N12
cyclonev_mlab_cell \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama2 (
	.clk0(\Mclk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.clr(gnd),
	.portadatain({\BUS_IN[2]~input_o }),
	.portaaddr({\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbaddr({\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg [3],\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg [2],\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg [1],\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portbdataout(\U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama2 .address_width = 4;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama2 .data_width = 1;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama2 .first_address = 0;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama2 .first_bit_number = 2;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama2 .init_file = "none";
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama2 .last_address = 15;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama2 .logical_ram_depth = 16;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama2 .logical_ram_name = "fifo:u1|scfifo:scfifo_component|scfifo_k4i1:auto_generated|a_dpfifo_smc1:dpfifo|altsyncram_0ou1:fiforam|altdpram_instance";
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama2 .logical_ram_width = 8;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama2 .mixed_port_feed_through_mode = "dont care";
// synopsys translate_on

// Location: LABCELL_X85_Y38_N30
cyclonev_lcell_comb \U3|current_data~2 (
// Equation(s):
// \U3|current_data~2_combout  = ( \U2|tx_load~1_combout  & ( \U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [2] & ( \U3|current_data [3] ) ) ) # ( !\U2|tx_load~1_combout  & ( \U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire 
// [2] & ( (!\nReset~input_o  & (((!\U2|data_sel~0_combout ) # (\Address[2]~input_o )))) # (\nReset~input_o  & (\U3|current_data [3])) ) ) ) # ( \U2|tx_load~1_combout  & ( !\U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [2] & ( 
// \U3|current_data [3] ) ) ) # ( !\U2|tx_load~1_combout  & ( !\U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [2] & ( (!\nReset~input_o  & (((\Address[2]~input_o  & \U2|data_sel~0_combout )))) # (\nReset~input_o  & (\U3|current_data [3])) ) 
// ) )

	.dataa(!\nReset~input_o ),
	.datab(!\U3|current_data [3]),
	.datac(!\Address[2]~input_o ),
	.datad(!\U2|data_sel~0_combout ),
	.datae(!\U2|tx_load~1_combout ),
	.dataf(!\U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|current_data~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|current_data~2 .extended_lut = "off";
defparam \U3|current_data~2 .lut_mask = 64'h111B3333BB1B3333;
defparam \U3|current_data~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y38_N32
dffeas \U3|current_data[2] (
	.clk(\U4|csi_clk~q ),
	.d(\U3|current_data~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|current_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|current_data[2] .is_wysiwyg = "true";
defparam \U3|current_data[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y36_N55
cyclonev_io_ibuf \Address[1]~input (
	.i(Address[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Address[1]~input_o ));
// synopsys translate_off
defparam \Address[1]~input .bus_hold = "false";
defparam \Address[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N78
cyclonev_io_ibuf \BUS_IN[1]~input (
	.i(BUS_IN[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BUS_IN[1]~input_o ));
// synopsys translate_off
defparam \BUS_IN[1]~input .bus_hold = "false";
defparam \BUS_IN[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X84_Y38_N42
cyclonev_mlab_cell \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama1 (
	.clk0(\Mclk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.clr(gnd),
	.portadatain({\BUS_IN[1]~input_o }),
	.portaaddr({\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbaddr({\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg [3],\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg [2],\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg [1],\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portbdataout(\U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama1 .address_width = 4;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama1 .data_width = 1;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama1 .first_address = 0;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama1 .first_bit_number = 1;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama1 .init_file = "none";
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama1 .last_address = 15;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama1 .logical_ram_depth = 16;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama1 .logical_ram_name = "fifo:u1|scfifo:scfifo_component|scfifo_k4i1:auto_generated|a_dpfifo_smc1:dpfifo|altsyncram_0ou1:fiforam|altdpram_instance";
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama1 .logical_ram_width = 8;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama1 .mixed_port_feed_through_mode = "dont care";
// synopsys translate_on

// Location: LABCELL_X85_Y38_N54
cyclonev_lcell_comb \U3|current_data~1 (
// Equation(s):
// \U3|current_data~1_combout  = ( \U2|tx_load~1_combout  & ( \U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [1] & ( \U3|current_data [2] ) ) ) # ( !\U2|tx_load~1_combout  & ( \U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire 
// [1] & ( (!\nReset~input_o  & (((!\U2|data_sel~0_combout ) # (\Address[1]~input_o )))) # (\nReset~input_o  & (\U3|current_data [2])) ) ) ) # ( \U2|tx_load~1_combout  & ( !\U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [1] & ( 
// \U3|current_data [2] ) ) ) # ( !\U2|tx_load~1_combout  & ( !\U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [1] & ( (!\nReset~input_o  & (((\U2|data_sel~0_combout  & \Address[1]~input_o )))) # (\nReset~input_o  & (\U3|current_data [2])) ) 
// ) )

	.dataa(!\U3|current_data [2]),
	.datab(!\nReset~input_o ),
	.datac(!\U2|data_sel~0_combout ),
	.datad(!\Address[1]~input_o ),
	.datae(!\U2|tx_load~1_combout ),
	.dataf(!\U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|current_data~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|current_data~1 .extended_lut = "off";
defparam \U3|current_data~1 .lut_mask = 64'h111D5555D1DD5555;
defparam \U3|current_data~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y38_N55
dffeas \U3|current_data[1] (
	.clk(\U4|csi_clk~q ),
	.d(\U3|current_data~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|current_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|current_data[1] .is_wysiwyg = "true";
defparam \U3|current_data[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y36_N4
cyclonev_io_ibuf \Address[0]~input (
	.i(Address[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Address[0]~input_o ));
// synopsys translate_off
defparam \Address[0]~input .bus_hold = "false";
defparam \Address[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N4
cyclonev_io_ibuf \BUS_IN[0]~input (
	.i(BUS_IN[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BUS_IN[0]~input_o ));
// synopsys translate_off
defparam \BUS_IN[0]~input .bus_hold = "false";
defparam \BUS_IN[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X84_Y38_N18
cyclonev_mlab_cell \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama0 (
	.clk0(\Mclk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\U1|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.clr(gnd),
	.portadatain({\BUS_IN[0]~input_o }),
	.portaaddr({\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\U1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbaddr({\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg [3],\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg [2],\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg [1],\U1|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portbdataout(\U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama0 .address_width = 4;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama0 .data_width = 1;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama0 .first_address = 0;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama0 .first_bit_number = 0;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama0 .init_file = "none";
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama0 .last_address = 15;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama0 .logical_ram_depth = 16;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama0 .logical_ram_name = "fifo:u1|scfifo:scfifo_component|scfifo_k4i1:auto_generated|a_dpfifo_smc1:dpfifo|altsyncram_0ou1:fiforam|altdpram_instance";
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama0 .logical_ram_width = 8;
defparam \U1|scfifo_component|auto_generated|dpfifo|FIFOram|lutrama0 .mixed_port_feed_through_mode = "dont care";
// synopsys translate_on

// Location: LABCELL_X85_Y38_N12
cyclonev_lcell_comb \U3|current_data~0 (
// Equation(s):
// \U3|current_data~0_combout  = ( \U2|tx_load~1_combout  & ( \U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [0] & ( \U3|current_data [1] ) ) ) # ( !\U2|tx_load~1_combout  & ( \U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire 
// [0] & ( (!\nReset~input_o  & (((!\U2|data_sel~0_combout ) # (\Address[0]~input_o )))) # (\nReset~input_o  & (\U3|current_data [1])) ) ) ) # ( \U2|tx_load~1_combout  & ( !\U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [0] & ( 
// \U3|current_data [1] ) ) ) # ( !\U2|tx_load~1_combout  & ( !\U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [0] & ( (!\nReset~input_o  & (((\U2|data_sel~0_combout  & \Address[0]~input_o )))) # (\nReset~input_o  & (\U3|current_data [1])) ) 
// ) )

	.dataa(!\U3|current_data [1]),
	.datab(!\nReset~input_o ),
	.datac(!\U2|data_sel~0_combout ),
	.datad(!\Address[0]~input_o ),
	.datae(!\U2|tx_load~1_combout ),
	.dataf(!\U1|scfifo_component|auto_generated|dpfifo|FIFOram|dataout_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|current_data~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|current_data~0 .extended_lut = "off";
defparam \U3|current_data~0 .lut_mask = 64'h111D5555D1DD5555;
defparam \U3|current_data~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y38_N14
dffeas \U3|current_data[0] (
	.clk(\U4|csi_clk~q ),
	.d(\U3|current_data~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|current_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|current_data[0] .is_wysiwyg = "true";
defparam \U3|current_data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y38_N24
cyclonev_lcell_comb \U3|data_out~0 (
// Equation(s):
// \U3|data_out~0_combout  = ( \nReset~input_o  & ( \U3|current_data [0] ) ) # ( !\nReset~input_o  & ( (\U3|current_data [0] & (\U2|fstate.IDLE~q  & !\U2|fstate.C~q )) ) )

	.dataa(gnd),
	.datab(!\U3|current_data [0]),
	.datac(!\U2|fstate.IDLE~q ),
	.datad(!\U2|fstate.C~q ),
	.datae(gnd),
	.dataf(!\nReset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|data_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|data_out~0 .extended_lut = "off";
defparam \U3|data_out~0 .lut_mask = 64'h0300030033333333;
defparam \U3|data_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y38_N25
dffeas \U3|data_out~reg0 (
	.clk(\U4|csi_clk~q ),
	.d(\U3|data_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|data_out~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U3|data_out~reg0 .is_wysiwyg = "true";
defparam \U3|data_out~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y38_N54
cyclonev_lcell_comb \U2|tx_load~0 (
// Equation(s):
// \U2|tx_load~0_combout  = ( \U2|fstate.IDLE~q  & ( \nReset~input_o  ) ) # ( !\U2|fstate.IDLE~q  & ( \nReset~input_o  ) ) # ( \U2|fstate.IDLE~q  & ( !\nReset~input_o  & ( !\U2|fstate.C~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2|fstate.C~q ),
	.datad(gnd),
	.datae(!\U2|fstate.IDLE~q ),
	.dataf(!\nReset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|tx_load~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|tx_load~0 .extended_lut = "off";
defparam \U2|tx_load~0 .lut_mask = 64'h0000F0F0FFFFFFFF;
defparam \U2|tx_load~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y38_N55
dffeas \U3|data_out~en (
	.clk(\U4|csi_clk~q ),
	.d(\U2|tx_load~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|data_out~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U3|data_out~en .is_wysiwyg = "true";
defparam \U3|data_out~en .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N35
cyclonev_io_ibuf \Read_RQ~input (
	.i(Read_RQ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Read_RQ~input_o ));
// synopsys translate_off
defparam \Read_RQ~input .bus_hold = "false";
defparam \Read_RQ~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y81_N2
cyclonev_io_ibuf \SPI_MISO~input (
	.i(SPI_MISO),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SPI_MISO~input_o ));
// synopsys translate_off
defparam \SPI_MISO~input .bus_hold = "false";
defparam \SPI_MISO~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
