v 4
file / "/home/pedro-zoz/Materiais/SD/neander/sim/mux2x8.vhdl" "67d3fc69d4d70eb0db45124d106e36f84ea6afe3" "20220629131255.871":
  entity mux2x8 at 1( 0) + 0 on 2121;
  architecture roger of mux2x8 at 13( 260) + 0 on 2122;
file / "/home/pedro-zoz/Materiais/SD/neander/sim/tb_as_ram.vhdl" "bfefe731229ad8ce9415f071d736bf321b0ab039" "20220629131255.873":
  entity tb_as_ram at 1( 0) + 0 on 2131;
  architecture tb_behavior of tb_as_ram at 9( 126) + 0 on 2132;
file / "/home/pedro-zoz/Materiais/SD/neander/sim/ANDmod.vhdl" "e50dff938cba3e69e3a00915144299af87868432" "20220629131255.867":
  entity andmod at 1( 0) + 0 on 2103;
  architecture comuta of andmod at 12( 222) + 0 on 2104;
file / "/home/pedro-zoz/Materiais/SD/neander/sim/ORmod.vhdl" "b8283a5f2e50fed4c5cd0b4f693e238bfdcdea6c" "20220629131255.868":
  entity ormod at 1( 0) + 0 on 2111;
  architecture comuta of ormod at 12( 220) + 0 on 2112;
file / "/home/pedro-zoz/Materiais/SD/neander/sim/NOTmod.vhdl" "e90d8f1bedac989c857754d6b6cf47cd97ae954a" "20220629131255.868":
  entity notmod at 1( 0) + 0 on 2109;
  architecture comuta of notmod at 11( 177) + 0 on 2110;
file / "/home/pedro-zoz/Materiais/SD/neander/sim/ulaalu.vhdl" "069b6b3c7c397ca24bdaef4d686ce1099419cedb" "20220629131255.875":
  entity ulaalu at 2( 15) + 0 on 2139;
  architecture super_calculator of ulaalu at 20( 358) + 0 on 2140;
file / "/home/pedro-zoz/Materiais/SD/neander/sim/regCarga2bit.vhdl" "c5aadade6940a82e5fda4fa1fba711ce7e1366de" "20220629131255.872":
  entity regcarga2bit at 1( 0) + 0 on 2127;
  architecture reg2bit of regcarga2bit at 14( 271) + 0 on 2128;
file / "/home/pedro-zoz/Materiais/SD/neander/sim/tb_ula.vhdl" "b3ed060777509a87e8fd51524e007f23f6f9206f" "20220629131255.874":
  entity tb_ula at 1( 0) + 0 on 2133;
  architecture rogerio of tb_ula at 7( 74) + 0 on 2134;
file / "/home/pedro-zoz/Materiais/SD/neander/sim/regCarga8bit.vhdl" "60a680f7975333cbd829f215c1d4bb9097559258" "20220629131255.873":
  entity regcarga8bit at 1( 0) + 0 on 2129;
  architecture reg1bit of regcarga8bit at 14( 271) + 0 on 2130;
file / "/home/pedro-zoz/Materiais/SD/neander/sim/FFD.vhdl" "23bf764b8c32ff789a871977b3736a22df8387d5" "20220629131255.867":
  entity ffd at 1( 0) + 0 on 2105;
  architecture ff of ffd at 13( 182) + 0 on 2106;
file / "/home/pedro-zoz/Materiais/SD/neander/sim/mux2x1.vhdl" "18ee76e5afaea3914efbafad72a1450274ce37bc" "20220629131255.871":
  entity mux2x1 at 1( 0) + 0 on 2119;
  architecture bhvr of mux2x1 at 13( 186) + 0 on 2120;
file / "/home/pedro-zoz/Materiais/SD/neander/sim/FFJK.vhdl" "90a92bcaa8e58c254ccc1efc34a749061c7a66e0" "20220629131255.867":
  entity ffjk at 1( 0) + 0 on 2107;
  architecture ff of ffjk at 13( 184) + 0 on 2108;
file / "/home/pedro-zoz/Materiais/SD/neander/sim/regCarga1bit.vhdl" "ec0ccc75a5ff503b2dd15fc98c4e3de7fd09418d" "20220629131255.872":
  entity regcarga1bit at 1( 0) + 0 on 2125;
  architecture reg1bit of regcarga1bit at 14( 224) + 0 on 2126;
file / "/home/pedro-zoz/Materiais/SD/neander/sim/ula.vhdl" "302856d7df61e17df3ba6c8de4a2513ffa6924b7" "20220629131255.875":
  entity ula at 2( 15) + 0 on 2137;
  architecture calculator of ula at 23( 417) + 0 on 2138;
file / "/home/pedro-zoz/Materiais/SD/neander/sim/tb_ulaalu.vhdl" "6743b6b65d97a3dde1ec40e1c269911ab32c76ec" "20220629131255.874":
  entity tb_ulaalu at 1( 0) + 0 on 2135;
  architecture banana of tb_ulaalu at 7( 77) + 0 on 2136;
file / "/home/pedro-zoz/Materiais/SD/neander/sim/ADDmod.vhdl" "fe5770b4715730b8c16d6c7668e9437eb220a1bf" "20220629131255.867":
  entity addmod at 1( 0) + 0 on 2101;
  architecture comuta of addmod at 14( 256) + 0 on 2102;
file / "/home/pedro-zoz/Materiais/SD/neander/sim/mux5x8.vhdl" "13a44eb72089a52c6b3c3d3d5ed8550f75cd8fac" "20220629131255.872":
  entity mux5x8 at 1( 0) + 0 on 2123;
  architecture jorge of mux5x8 at 16( 392) + 0 on 2124;
file / "/home/pedro-zoz/Materiais/SD/neander/sim/f_ADDER.vhdl" "d91313bfb7270e44cee463604ea3b271f67f3723" "20220629131255.870":
  entity f_adder at 1( 0) + 0 on 2115;
  architecture comuta of f_adder at 14( 185) + 0 on 2116;
file / "/home/pedro-zoz/Materiais/SD/neander/sim/as_ram.vhdl" "3f73ba77f28abe495e9836860db5e4964f04d021" "20220629131255.870":
  entity as_ram at 2( 42) + 0 on 2113;
  architecture behavior of as_ram at 16( 325) + 0 on 2114;
file / "/home/pedro-zoz/Materiais/SD/neander/sim/memory.vhdl" "6bf5e2919477bdcb42234b1a082e3ac59a27054b" "20220629131255.871":
  entity memory at 1( 0) + 0 on 2117;
  architecture george of memory at 18( 414) + 0 on 2118;
