// SPDX-License-Identifier: BSD-2-Clause
/*
 * Copyright (c) 2021 MediaTek Inc.
 */

/*! \file   soc5_0.c
*    \brief  Internal driver stack will export
*    the required procedures here for GLUE Layer.
*
*    This file contains all routines which are exported
     from MediaTek 802.11 Wireless LAN driver stack to GLUE Layer.
*/

#ifdef SOC5_0

#include "precomp.h"
#include "soc5_0.h"
#include "coda/soc5_0/conn_bus_cr.h"
#include "coda/soc5_0/conn_mcu_bus_cr.h"
#include "coda/soc5_0/wf_wfdma_host_dma0.h"
#include "coda/soc5_0/wf_wfdma_mcu_dma0.h"
#include "coda/soc5_0/wf_pse_top.h"
#include "hal_dmashdl_soc5_0.h"

#define CFG_SUPPORT_VCODE_VDFS 0

#if (CFG_SUPPORT_VCODE_VDFS == 1)
#include <linux/pm_qos.h>
#endif /*#ifndef CFG_SUPPORT_VCODE_VDFS*/

/*******************************************************************************
*                         C O M P I L E R   F L A G S
********************************************************************************
*/

/*******************************************************************************
*                              C O N S T A N T S
********************************************************************************
*/

/*******************************************************************************
*                                 M A C R O S
********************************************************************************
*/

/*******************************************************************************
*                   F U N C T I O N   D E C L A R A T I O N S
********************************************************************************
*/
static void soc5_0_ConstructFirmwarePrio(struct GLUE_INFO *prGlueInfo,
	uint8_t **apucNameTable, uint8_t **apucName,
	uint8_t *pucNameIdx, uint8_t ucMaxNameIdx);
static void soc5_0_ConstructRomName(struct GLUE_INFO *prGlueInfo,
	enum ENUM_IMG_DL_IDX_T eDlIdx,
	uint8_t **apucName, uint8_t *pucNameIdx);

static uint8_t soc5_0SetRxRingHwAddr(struct RTMP_RX_RING *prRxRing,
		struct BUS_INFO *prBusInfo, uint32_t u4SwRingIdx);

static bool soc5_0WfdmaAllocRxRing(struct GLUE_INFO *prGlueInfo,
		bool fgAllocMem);

static void soc5_0asicConnac2xProcessTxInterrupt(
		struct ADAPTER *prAdapter);

static void soc5_0asicConnac2xProcessRxInterrupt(
	struct ADAPTER *prAdapter);

static void soc5_0asicConnac2xWfdmaManualPrefetch(
	struct GLUE_INFO *prGlueInfo);

static void soc5_0ReadIntStatus(struct ADAPTER *prAdapter,
		uint32_t *pu4IntStatus);

static void configIntMask(struct GLUE_INFO *prGlueInfo,
		u_int8_t enable);

static void soc5_0asicConnac2xWpdmaConfig(struct GLUE_INFO *prGlueInfo,
		u_int8_t enable, bool fgResetHif);

static void soc5_0_triggerInt(struct GLUE_INFO *prGlueInfo);
static void soc5_0_getIntSta(struct GLUE_INFO *prGlueInfo,  uint32_t *pu4Sta);

static int soc5_0_CheckBusHang(void *adapter, uint8_t ucWfResetEnable);
static void soc5_0_DumpBusHangCr(struct ADAPTER *prAdapter);
static u_int8_t soc5_0_get_sw_interrupt_status(struct ADAPTER *prAdapter,
	uint32_t *status);
static uint32_t soc5_0_SetupRomEmi(struct ADAPTER *prAdapter);
static void soc5_0_SetupFwDateInfo(struct ADAPTER *prAdapter,
	enum ENUM_IMG_DL_IDX_T eDlIdx,
	uint8_t *pucDate);
static int wf_pwr_on_consys_mcu(struct ADAPTER *prAdapter);
static int wf_pwr_off_consys_mcu(struct ADAPTER *prAdapter);
static uint32_t soc5_0_McuInit(struct ADAPTER *prAdapter);
static void soc5_0_McuDeInit(struct ADAPTER *prAdapter);
static void soc5_0clearEvtRingTillCmdRingEmpty(
	struct ADAPTER *prAdapter);


/*******************************************************************************
*                              F U N C T I O N S
********************************************************************************
*/

/*******************************************************************************
*                            P U B L I C   D A T A
********************************************************************************
*/
bool gCoAntVFE28En = FALSE;

#if (CFG_SUPPORT_VCODE_VDFS == 1)
static struct pm_qos_request wifi_req;
#endif /*#if (CFG_SUPPORT_VCODE_VDFS == 1)*/

struct ECO_INFO soc5_0_eco_table[] = {
	/* HW version,  ROM version,    Factory version */
	{0x00, 0x00, 0xA, 0x1},	/* E1 */
	{0x00, 0x00, 0x0, 0x0}	/* End of table */
};

uint8_t *apucsoc5_0FwName[] = {
	(uint8_t *) CFG_FW_FILENAME "_soc5_0",
	NULL
};

#if defined(_HIF_PCIE)
struct PCIE_CHIP_CR_MAPPING soc5_0_bus2chip_cr_mapping[] = {
	/* chip addr, bus addr, range */
	{0x830c0000, 0x00000, 0x1000}, /* WF_MCU_BUS_CR_REMAP */
	{0x54000000, 0x02000, 0x1000},  /* WFDMA PCIE0 MCU DMA0 */
	{0x55000000, 0x03000, 0x1000},  /* WFDMA PCIE0 MCU DMA1 */
	{0x56000000, 0x04000, 0x1000},  /* WFDMA reserved */
	{0x57000000, 0x05000, 0x1000},  /* WFDMA MCU wrap CR */
	{0x58000000, 0x06000, 0x1000},  /* WFDMA PCIE1 MCU DMA0 (MEM_DMA) */
	{0x59000000, 0x07000, 0x1000},  /* WFDMA PCIE1 MCU DMA1 */
	{0x820c0000, 0x08000, 0x4000},  /* WF_UMAC_TOP (PLE) */
	{0x820c8000, 0x0c000, 0x2000},  /* WF_UMAC_TOP (PSE) */
	{0x820cc000, 0x0e000, 0x2000},  /* WF_UMAC_TOP (PP) */
	{0x820e0000, 0x20000, 0x0400},  /* WF_LMAC_TOP BN0 (WF_CFG) */
	{0x820e1000, 0x20400, 0x0200},  /* WF_LMAC_TOP BN0 (WF_TRB) */
	{0x820e2000, 0x20800, 0x0400},  /* WF_LMAC_TOP BN0 (WF_AGG) */
	{0x820e3000, 0x20c00, 0x0400},  /* WF_LMAC_TOP BN0 (WF_ARB) */
	{0x820e4000, 0x21000, 0x0400},  /* WF_LMAC_TOP BN0 (WF_TMAC) */
	{0x820e5000, 0x21400, 0x0800},  /* WF_LMAC_TOP BN0 (WF_RMAC) */
	{0x820ce000, 0x21c00, 0x0200},  /* WF_LMAC_TOP (WF_SEC) */
	{0x820e7000, 0x21e00, 0x0200},  /* WF_LMAC_TOP BN0 (WF_DMA) */
	{0x820cf000, 0x22000, 0x1000},  /* WF_LMAC_TOP (WF_PF) */
	{0x820e9000, 0x23400, 0x0200},  /* WF_LMAC_TOP BN0 (WF_WTBLOFF) */
	{0x820ea000, 0x24000, 0x0200},  /* WF_LMAC_TOP BN0 (WF_ETBF) */
	{0x820eb000, 0x24200, 0x0400},  /* WF_LMAC_TOP BN0 (WF_LPON) */
	{0x820ec000, 0x24600, 0x0200},  /* WF_LMAC_TOP BN0 (WF_INT) */
	{0x820ed000, 0x24800, 0x0800},  /* WF_LMAC_TOP BN0 (WF_MIB) */
	{0x820ca000, 0x26000, 0x2000},  /* WF_LMAC_TOP BN0 (WF_MUCOP) */
	{0x820d0000, 0x30000, 0x10000}, /* WF_LMAC_TOP (WF_WTBLON) */
	{0x40000000, 0x70000, 0x10000}, /* WF_UMAC_SYSRAM */
	{0x00400000, 0x80000, 0x10000}, /* WF_MCU_SYSRAM */
	{0x00410000, 0x90000, 0x10000}, /* WF_MCU_SYSRAM (configure register) */
	{0x820f0000, 0xa0000, 0x0400},  /* WF_LMAC_TOP BN1 (WF_CFG) */
	{0x820f1000, 0xa0600, 0x0200},  /* WF_LMAC_TOP BN1 (WF_TRB) */
	{0x820f2000, 0xa0800, 0x0400},  /* WF_LMAC_TOP BN1 (WF_AGG) */
	{0x820f3000, 0xa0c00, 0x0400},  /* WF_LMAC_TOP BN1 (WF_ARB) */
	{0x820f4000, 0xa1000, 0x0400},  /* WF_LMAC_TOP BN1 (WF_TMAC) */
	{0x820f5000, 0xa1400, 0x0800},  /* WF_LMAC_TOP BN1 (WF_RMAC) */
	{0x820f7000, 0xa1e00, 0x0200},  /* WF_LMAC_TOP BN1 (WF_DMA) */
	{0x820f9000, 0xa3400, 0x0200},  /* WF_LMAC_TOP BN1 (WF_WTBLOFF) */
	{0x820fa000, 0xa4000, 0x0200},  /* WF_LMAC_TOP BN1 (WF_ETBF) */
	{0x820fb000, 0xa4200, 0x0400},  /* WF_LMAC_TOP BN1 (WF_LPON) */
	{0x820fc000, 0xa4600, 0x0200},  /* WF_LMAC_TOP BN1 (WF_INT) */
	{0x820fd000, 0xa4800, 0x0800},  /* WF_LMAC_TOP BN1 (WF_MIB) */
	{0x820cc000, 0xa5000, 0x2000},  /* WF_LMAC_TOP BN1 (WF_MUCOP) */
	{0x820c4000, 0xa8000, 0x4000},  /* WF_LMAC_TOP BN1 (WF_MUCOP) */
	{0x820b0000, 0xae000, 0x1000},  /* [APB2] WFSYS_ON */
	{0x80020000, 0xb0000, 0x10000}, /* WF_TOP_MISC_OFF */
	{0x81020000, 0xc0000, 0x10000}, /* WF_TOP_MISC_ON */
	{0x7c020000, 0xd0000, 0x10000}, /* CONN_INFRA, wfdma */
	{0x7c500000, SOC5_0_PCIE2AP_REMAP_BASE_ADDR, 0x2000000}, /* remap */
	{0x7c060000, 0xe0000, 0x10000}, /* CONN_INFRA, conn_host_csr_top */
	{0x7c000000, 0xf0000, 0x10000}, /* CONN_INFRA */
	{0x74030000, 0x10000, 0x10000},
	{0x7c400000, 0x00000, 0x10000},
	{0x0, 0x0, 0x0} /* End */
};
#elif defined(_HIF_AXI)
/*
 * HIF only ioremap 700k range in axiCsrIoremap (refer to dts)
 * The address we can use is 0x18000000 ~ 0x186FFFFF
 */
struct PCIE_CHIP_CR_MAPPING soc5_0_bus2chip_cr_mapping[] = {
	/*
	 * For example:
	 * WF_MCU_BUS_CR_REMAP:
	 *   {0x830c0000, 0x830c0FFF} => {0x18400000, 0x18400FFF}
	 */
	/* chip addr, bus addr, range */
	{0x830c0000, 0x400000, 0x1000},    /* WF_MCU_BUS_CR_REMAP */
	{0x54000000, 0x402000, 0x1000},    /* WFDMA PCIE0 MCU DMA0 */
	{0x55000000, 0x403000, 0x1000},    /* WFDMA PCIE0 MCU DMA1 */
	{0x56000000, 0x404000, 0x1000},    /* WFDMA reserved */
	{0x57000000, 0x405000, 0x1000},    /* WFDMA MCU wrap CR */
	{0x58000000, 0x406000, 0x1000},    /* WFDMA PCIE1 MCU DMA0 (MEM_DMA) */
	{0x59000000, 0x407000, 0x1000},    /* WFDMA PCIE1 MCU DMA1 */
	{0x820c0000, 0x408000, 0x4000},    /* WF_UMAC_TOP (PLE) */
	{0x820c8000, 0x40c000, 0x2000},    /* WF_UMAC_TOP (PSE) */
	{0x820cc000, 0x40e000, 0x2000},    /* WF_UMAC_TOP (PP) */
	{0x83000000, 0x410000, 0x10000},   /* WF_PHY_MAP3 */
	{0x820e0000, 0x420000, 0x0400},    /* WF_LMAC_TOP BN0 (WF_CFG) */
	{0x820e1000, 0x420400, 0x0200},    /* WF_LMAC_TOP BN0 (WF_TRB) */
	{0x820e2000, 0x420800, 0x0400},    /* WF_LMAC_TOP BN0 (WF_AGG) */
	{0x820e3000, 0x420c00, 0x0400},    /* WF_LMAC_TOP BN0 (WF_ARB) */
	{0x820e4000, 0x421000, 0x0400},    /* WF_LMAC_TOP BN0 (WF_TMAC) */
	{0x820e5000, 0x421400, 0x0800},    /* WF_LMAC_TOP BN0 (WF_RMAC) */
	{0x820ce000, 0x421c00, 0x0200},    /* WF_LMAC_TOP (WF_SEC) */
	{0x820e7000, 0x421e00, 0x0200},    /* WF_LMAC_TOP BN0 (WF_DMA) */
	{0x820cf000, 0x422000, 0x1000},    /* WF_LMAC_TOP (WF_PF) */
	{0x820e9000, 0x423400, 0x0200},    /* WF_LMAC_TOP BN0 (WF_WTBLOFF) */
	{0x820ea000, 0x424000, 0x0200},    /* WF_LMAC_TOP BN0 (WF_ETBF) */
	{0x820eb000, 0x424200, 0x0400},    /* WF_LMAC_TOP BN0 (WF_LPON) */
	{0x820ec000, 0x424600, 0x0200},    /* WF_LMAC_TOP BN0 (WF_INT) */
	{0x820ed000, 0x424800, 0x0800},    /* WF_LMAC_TOP BN0 (WF_MIB) */
	{0x820ca000, 0x426000, 0x2000},    /* WF_LMAC_TOP BN0 (WF_MUCOP) */
	{0x820d0000, 0x430000, 0x10000},   /* WF_LMAC_TOP (WF_WTBLON) */
	{0x83080000, 0x450000, 0x10000},   /* WF_PHY_MAP1 */
	{0x83090000, 0x460000, 0x10000},   /* WF_PHY_MAP2 */
	{0xE0200000, 0x470000, 0x10000},   /* WF_UMAC_SYSRAM */
	{0x00400000, 0x480000, 0x10000},   /* WF_MCU_SYSRAM */
	{0x00410000, 0x490000, 0x10000},   /* WF_MCU_SYSRAM (config register) */
	{0x820f0000, 0x4a0000, 0x0400},    /* WF_LMAC_TOP BN1 (WF_CFG) */
	{0x820f1000, 0x4a0600, 0x0200},    /* WF_LMAC_TOP BN1 (WF_TRB) */
	{0x820f2000, 0x4a0800, 0x0400},    /* WF_LMAC_TOP BN1 (WF_AGG) */
	{0x820f3000, 0x4a0c00, 0x0400},    /* WF_LMAC_TOP BN1 (WF_ARB) */
	{0x820f4000, 0x4a1000, 0x0400},    /* WF_LMAC_TOP BN1 (WF_TMAC) */
	{0x820f5000, 0x4a1400, 0x0800},    /* WF_LMAC_TOP BN1 (WF_RMAC) */
	{0x820f7000, 0x4a1e00, 0x0200},    /* WF_LMAC_TOP BN1 (WF_DMA) */
	{0x820f9000, 0x4a3400, 0x0200},    /* WF_LMAC_TOP BN1 (WF_WTBLOFF) */
	{0x820fa000, 0x4a4000, 0x0200},    /* WF_LMAC_TOP BN1 (WF_ETBF) */
	{0x820fb000, 0x4a4200, 0x0400},    /* WF_LMAC_TOP BN1 (WF_LPON) */
	{0x820fc000, 0x4a4600, 0x0200},    /* WF_LMAC_TOP BN1 (WF_INT) */
	{0x820fd000, 0x4a4800, 0x0800},    /* WF_LMAC_TOP BN1 (WF_MIB) */
	{0x820cc000, 0x4a5000, 0x2000},    /* WF_LMAC_TOP BN1 (WF_MUCOP) */
	{0x820c4000, 0x4a8000, 0x4000},    /* WF_LMAC_TOP BN1 (WF_MIB) */
	{0x820b0000, 0x4ae000, 0x1000},    /* [APB2] WFSYS_ON */
	{0x80020000, 0x4b0000, 0x10000},   /* WF_TOP_MISC_OFF */
	{0x81020000, 0x4c0000, 0x10000},   /* WF_TOP_MISC_ON */
	{0x80010000, 0x4d4000, 0x1000},    /* WF_AXIDMA */
	{0x83010000, 0x4e0000, 0x10000},   /* WF_PHY_MAP4 */
	{0x88000000, 0x4f0000, 0x10000},   /* WF_MCU_CFG_LS */
	{0x7c000000, 0x000000, 0x100000},  /* CONN_INFRA */
	{0x7c500000, 0x500000, 0x200000},  /* remap, for fwdl */
	{0x0, 0x0, 0x0} /* End */
};
#endif

#if defined(_HIF_PCIE)
struct pcie2ap_remap soc5_0_pcie2ap_remap = {
	.reg_base = CONN_BUS_CR_PCIE2AP_REMAP_2_R_PCIE2AP_PUBLIC_REMAPPING_5_ADDR,
	.reg_mask = CONN_BUS_CR_PCIE2AP_REMAP_2_R_PCIE2AP_PUBLIC_REMAPPING_5_MASK,
	.reg_shift = CONN_BUS_CR_PCIE2AP_REMAP_2_R_PCIE2AP_PUBLIC_REMAPPING_5_SHFT,
	.base_addr = SOC5_0_PCIE2AP_REMAP_BASE_ADDR
};
#endif

struct ap2wf_remap soc5_0_ap2wf_remap = {
	.reg_base = CONN_MCU_BUS_CR_AP2WF_REMAP_1_R_AP2WF_PUBLIC_REMAPPING_0_START_ADDRESS_ADDR,
	.reg_mask = CONN_MCU_BUS_CR_AP2WF_REMAP_1_R_AP2WF_PUBLIC_REMAPPING_0_START_ADDRESS_MASK,
	.reg_shift = CONN_MCU_BUS_CR_AP2WF_REMAP_1_R_AP2WF_PUBLIC_REMAPPING_0_START_ADDRESS_SHFT,
	.base_addr = SOC5_0_REMAP_BASE_ADDR
};

struct PCIE_CHIP_CR_REMAPPING soc5_0_bus2chip_cr_remap = {
#if defined(_HIF_PCIE)
	.pcie2ap = &soc5_0_pcie2ap_remap,
#endif
	.ap2wf = &soc5_0_ap2wf_remap,
};

struct wfdma_group_info soc5_0_wfmda_host_tx_group[] = {
	{"P0T0:AP DATA0", WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_CTRL0_ADDR, true},
	{"P0T1:AP DATA1", WF_WFDMA_HOST_DMA0_WPDMA_TX_RING1_CTRL0_ADDR, true},
	{"P0T2:AP DATA2", WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_CTRL0_ADDR, true},
	{"P0T3:AP MGMT", WF_WFDMA_HOST_DMA0_WPDMA_TX_RING3_CTRL0_ADDR, true},
	{"P0T17:AP CMD", WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_CTRL0_ADDR, true},
	{"P0T16:FWDL", WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_CTRL0_ADDR, true},
	{"P0T8:MD DATA0", WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_CTRL0_ADDR},
	{"P0T9:MD DATA1", WF_WFDMA_HOST_DMA0_WPDMA_TX_RING9_CTRL0_ADDR},
	{"P0T10:MD DATA2", WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_CTRL0_ADDR},
	{"P0T18:MD CMD", WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_CTRL0_ADDR},
};

struct wfdma_group_info soc5_0_wfmda_host_rx_group[] = {
	{"P0R2:AP DATA0", WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_CTRL0_ADDR, true},
	{"P0R0:AP EVENT", WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL0_ADDR, true},
	{"P0R3:AP DATA1", WF_WFDMA_HOST_DMA0_WPDMA_RX_RING3_CTRL0_ADDR, true},
	{"P0R4:AP TDONE0", WF_WFDMA_HOST_DMA0_WPDMA_RX_RING4_CTRL0_ADDR},
	{"P0R5:AP TDONE1", WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_CTRL0_ADDR},
	{"P0R4:MD DATA0", WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_CTRL0_ADDR},
	{"P0R5:MD DATA1", WF_WFDMA_HOST_DMA0_WPDMA_RX_RING7_CTRL0_ADDR},
	{"P0R6:MD TDONE0", WF_WFDMA_HOST_DMA0_WPDMA_RX_RING8_CTRL0_ADDR},
	{"P0R7:MD TDONE1", WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_CTRL0_ADDR},
	{"P0R1:MD EVENT", WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_CTRL0_ADDR},
};

struct wfdma_group_info soc5_0_wfmda_wm_tx_group[] = {
	{"P0T0:AP EVENT", WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_CTRL0_ADDR},
	{"P0T2:DATA", WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_CTRL0_ADDR},
	{"P0T3:SW TX CMD", WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_CTRL0_ADDR},
};

struct wfdma_group_info soc5_0_wfmda_wm_rx_group[] = {
	{"P0R0:FWDL", WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_CTRL0_ADDR},
	{"P0R1:AP CMD", WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_CTRL0_ADDR},
	{"P0R3:DATA", WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_CTRL0_ADDR},
	{"P0R4:TXDONE", WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_CTRL0_ADDR},
	{"P0R5:RPT", WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_CTRL0_ADDR},
};

struct pse_group_info rSoc5_0_pse_group[] = {
	{"HIF0(TX data)", WF_PSE_TOP_PG_HIF0_GROUP_ADDR,
		WF_PSE_TOP_HIF0_PG_INFO_ADDR},
	{"HIF1(Talos CMD)", WF_PSE_TOP_PG_HIF1_GROUP_ADDR,
		WF_PSE_TOP_HIF1_PG_INFO_ADDR},
#if 0
	{"HIF2", WF_PSE_TOP_PG_HIF2_GROUP_ADDR,
		WF_PSE_TOP_HIF2_PG_INFO_ADDR},
#endif
	{"CPU(I/O r/w)",  WF_PSE_TOP_PG_CPU_GROUP_ADDR,
		WF_PSE_TOP_CPU_PG_INFO_ADDR},
	{"PLE(host report)",  WF_PSE_TOP_PG_PLE_GROUP_ADDR,
		WF_PSE_TOP_PLE_PG_INFO_ADDR},
	{"LMAC0(RX data)", WF_PSE_TOP_PG_LMAC0_GROUP_ADDR,
			WF_PSE_TOP_LMAC0_PG_INFO_ADDR},
	{"LMAC1(RX_VEC)", WF_PSE_TOP_PG_LMAC1_GROUP_ADDR,
			WF_PSE_TOP_LMAC1_PG_INFO_ADDR},
	{"LMAC2(TXS)", WF_PSE_TOP_PG_LMAC2_GROUP_ADDR,
			WF_PSE_TOP_LMAC2_PG_INFO_ADDR},
	{"LMAC3(TXCMD/RXRPT)", WF_PSE_TOP_PG_LMAC3_GROUP_ADDR,
			WF_PSE_TOP_LMAC3_PG_INFO_ADDR},
	{"MDP",  WF_PSE_TOP_PG_MDP_GROUP_ADDR,
			WF_PSE_TOP_MDP_PG_INFO_ADDR},
#if 0
	{"MDP1", WF_PSE_TOP_PG_MDP1_GROUP_ADDR,
		WF_PSE_TOP_MDP1_PG_INFO_ADDR},
	{"MDP2", WF_PSE_TOP_PG_MDP2_GROUP_ADDR,
		WF_PSE_TOP_MDP2_PG_INFO_ADDR},
#endif
};

struct BUS_INFO soc5_0_bus_info = {
#if defined(_HIF_PCIE) || defined(_HIF_AXI)
	.top_cfg_base = SOC5_0_TOP_CFG_BASE,

	/* host_dma0 for TXP */
	.host_dma0_base = WF_WFDMA_HOST_DMA0_BASE,
	.host_int_status_addr = WF_WFDMA_HOST_DMA0_HOST_INT_STA_ADDR,

	.host_int_txdone_bits =
		(CONNAC2X_WFDMA_TX_DONE_INT0 | CONNAC2X_WFDMA_TX_DONE_INT1 |
		CONNAC2X_WFDMA_TX_DONE_INT2 | CONNAC2X_WFDMA_TX_DONE_INT3 |
		CONNAC2X_WFDMA_TX_DONE_INT4 | CONNAC2X_WFDMA_TX_DONE_INT5 |
		CONNAC2X_WFDMA_TX_DONE_INT6 | CONNAC2X_WFDMA_TX_DONE_INT16 |
		CONNAC2X_WFDMA_TX_DONE_INT17),
	.host_int_rxdone_bits =
		(CONNAC2X_WFDMA_RX_DONE_INT0 | CONNAC2X_WFDMA_RX_DONE_INT0 |
		 CONNAC2X_WFDMA_RX_DONE_INT2 | CONNAC2X_WFDMA_RX_DONE_INT3 |
		 CONNAC2X_WFDMA_RX_DONE_INT4 | CONNAC2X_WFDMA_RX_DONE_INT5),

	.host_tx_ring_base = WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_CTRL0_ADDR,
	.host_tx_ring_ext_ctrl_base =
		WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_EXT_CTRL_ADDR,
	.host_tx_ring_cidx_addr = WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_CTRL2_ADDR,
	.host_tx_ring_didx_addr = WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_CTRL3_ADDR,
	.host_tx_ring_cnt_addr = WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_CTRL1_ADDR,

	.host_rx_ring_base = WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL0_ADDR,
	.host_rx_ring_ext_ctrl_base =
		WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_EXT_CTRL_ADDR,
	.host_rx_ring_cidx_addr = WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL2_ADDR,
	.host_rx_ring_didx_addr = WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL3_ADDR,
	.host_rx_ring_cnt_addr = WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_CTRL1_ADDR,

	.bus2chip = soc5_0_bus2chip_cr_mapping,
	.bus2chip_remap = &soc5_0_bus2chip_cr_remap,
	.max_static_map_addr = 0x00100000,

	.tx_ring_fwdl_idx = CONNAC2X_FWDL_TX_RING_IDX,
	.tx_ring_cmd_idx = CONNAC2X_CMD_TX_RING_IDX,
	.tx_ring0_data_idx = 0,
	.tx_ring1_data_idx = 1,
	.tx_prio_data_idx = 2,
	.rx_data_ring_num = 2,
	.rx_evt_ring_num = 3,
	.rx_data_ring_size = 1024,
	.rx_evt_ring_size = 16,
	.rx_data_ring_prealloc_size = 1024,
	.fw_own_clear_addr = CONNAC2X_BN0_IRQ_STAT_ADDR,
	.fw_own_clear_bit = PCIE_LPCR_FW_CLR_OWN,
	.fgCheckDriverOwnInt = FALSE,
	.u4DmaMask = 32,
	.wfmda_host_tx_group = soc5_0_wfmda_host_tx_group,
	.wfmda_host_tx_group_len = ARRAY_SIZE(soc5_0_wfmda_host_tx_group),
	.wfmda_host_rx_group = soc5_0_wfmda_host_rx_group,
	.wfmda_host_rx_group_len = ARRAY_SIZE(soc5_0_wfmda_host_rx_group),
	.wfmda_wm_tx_group = soc5_0_wfmda_wm_tx_group,
	.wfmda_wm_tx_group_len = ARRAY_SIZE(soc5_0_wfmda_wm_tx_group),
	.wfmda_wm_rx_group = soc5_0_wfmda_wm_rx_group,
	.wfmda_wm_rx_group_len = ARRAY_SIZE(soc5_0_wfmda_wm_rx_group),
	.prDmashdlCfg = &rSOC5_0_DmashdlCfg,
	.prPleTopCr = &rSoc5_0_PleTopCr,
	.prPseTopCr = &rSoc5_0_PseTopCr,
	.prPpTopCr = &rSoc5_0_PpTopCr,
	.prPseGroup = rSoc5_0_pse_group,
	.u4PseGroupLen = ARRAY_SIZE(rSoc5_0_pse_group),
	.pdmaSetup = soc5_0asicConnac2xWpdmaConfig,
	.enableInterrupt = asicConnac2xEnablePlatformIRQ,
	.disableInterrupt = asicConnac2xDisablePlatformIRQ,
#if defined(_HIF_AXI)
	.disableSwInterrupt = asicConnac2xDisablePlatformSwIRQ,
#endif
	.processTxInterrupt = soc5_0asicConnac2xProcessTxInterrupt,
	.processRxInterrupt = soc5_0asicConnac2xProcessRxInterrupt,
	.tx_ring_ext_ctrl = asicConnac2xWfdmaTxRingExtCtrl,
	.rx_ring_ext_ctrl = asicConnac2xWfdmaRxRingExtCtrl,
	/* null wfdmaManualPrefetch if want to disable manual mode */
	.wfdmaManualPrefetch = soc5_0asicConnac2xWfdmaManualPrefetch,
	.lowPowerOwnRead = asicConnac2xLowPowerOwnRead,
	.lowPowerOwnSet = asicConnac2xLowPowerOwnSet,
	.lowPowerOwnClear = asicConnac2xLowPowerOwnClear,
	.wakeUpWiFi = asicWakeUpWiFi,
	.processSoftwareInterrupt = asicConnac2xProcessSoftwareInterrupt,
	.softwareInterruptMcu = asicConnac2xSoftwareInterruptMcu,
	.hifRst = asicConnac2xHifRst,
#if defined(_HIF_PCIE)
	.initPcieInt = NULL,
#endif
	.devReadIntStatus = soc5_0ReadIntStatus,
	.DmaShdlInit = soc5_0DmashdlInit,
	.DmaShdlReInit = NULL,
	.setRxRingHwAddr = soc5_0SetRxRingHwAddr,
	.wfdmaAllocRxRing = soc5_0WfdmaAllocRxRing,
	.clearEvtRingTillCmdRingEmpty =
		soc5_0clearEvtRingTillCmdRingEmpty,

#if CFG_MTK_WIFI_SW_WFDMA
	.rSwWfdmaInfo = {
		.rOps = {
			.init = halSwWfdmaInit,
			.uninit = halSwWfdmaUninit,
			.enable = halSwWfdmaEn,
			.reset = halSwWfdmaReset,
			.backup = halSwWfdmaBackup,
			.restore = halSwWfdmaRestore,
			.getCidx = halSwWfdmaGetCidx,
			.setCidx = halSwWfdmaSetCidx,
			.getDidx = halSwWfdmaGetDidx,
			.writeCmd = halSwWfdmaWriteCmd,
			.processDmaDone = halSwWfdmaProcessDmaDone,
			.triggerInt = soc5_0_triggerInt,
			.getIntSta = soc5_0_getIntSta,
			.dumpDebugLog = halSwWfdmaDumpDebugLog,
		},
		.fgIsEnSwWfdma = true,
		.fgIsEnAfterFwdl = false,
		.u4EmiOffsetAddr = 0x7c0537fc,
		.u4EmiOffsetBase = 0,
		.u4EmiOffsetMask = 0xFFFFFF,
		.u4EmiOffset = 0x2bcc00,
		.u4CcifStartAddr = 0x3D008,
		.u4CcifTchnumAddr = 0x3D00C,
		.u4CcifChlNum = 3,
		.u4CpuIdx = 0,
		.u4DmaIdx = 0,
		.u4MaxCnt = TX_RING_CMD_SIZE,
	},
#endif
#endif /*_HIF_PCIE || _HIF_AXI */
};

#if CFG_ENABLE_FW_DOWNLOAD
struct FWDL_OPS_T soc5_0_fw_dl_ops = {
	.constructFirmwarePrio = soc5_0_ConstructFirmwarePrio,
	.constructPatchName = NULL,
	.downloadPatch = NULL,
	.downloadFirmware = wlanConnacFormatDownload,
#if (CFG_DOWNLOAD_DYN_MEMORY_MAP == 1)
	.downloadByDynMemMap = downloadImgByDynMemMap,
#else
	.downloadByDynMemMap = NULL,
#endif
	.getFwInfo = wlanGetConnacFwInfo,
	.getFwDlInfo = asicGetFwDlInfo,
#if (CFG_SUPPORT_PRE_ON_PHY_ACTION == 1)
	.phyAction = wlanPhyAction,
#else
	.phyAction = NULL,
#endif
	.downloadEMI = wlanDownloadEMISection,
	.mcu_init = soc5_0_McuInit,
	.mcu_deinit = soc5_0_McuDeInit,
	.constructRomName = soc5_0_ConstructRomName,
	.setup_date_info = soc5_0_SetupFwDateInfo,
};
#endif /* CFG_ENABLE_FW_DOWNLOAD */

struct TX_DESC_OPS_T soc5_0_TxDescOps = {
	.fillNicAppend = fillNicTxDescAppend,
	.fillHifAppend = fillTxDescAppendByHostV2,
	.fillTxByteCount = fillConnac2xTxDescTxByteCount,
};

struct RX_DESC_OPS_T soc5_0_RxDescOps = {};

struct CHIP_DBG_OPS soc5_0_DebugOps = {
	.showPdmaInfo = connac2x_show_wfdma_info,
	.showPseInfo = connac2x_show_pse_info,
	.showPleInfo = connac2x_show_ple_info,
	.showTxdInfo = connac2x_show_txd_Info,
	.showWtblInfo = connac2x_show_wtbl_info,
	.showUmacWtblInfo = connac2x_show_umac_wtbl_info,
	.get_rssi_from_wtbl = connac2x_get_rssi_from_wtbl,
	.showCsrInfo = NULL,
	.showDmaschInfo = connac2x_show_dmashdl_info,
	.getFwDebug = connac2x_get_ple_int,
	.setFwDebug = connac2x_set_ple_int,
	.showHifInfo = NULL,
	.printHifDbgInfo = NULL,
	.show_rx_rate_info = connac2x_show_rx_rate_info,
	.show_rx_rssi_info = connac2x_show_rx_rssi_info,
	.show_stat_info = connac2x_show_stat_info,
#if CFG_SUPPORT_LINK_QUALITY_MONITOR
	.get_rx_rate_info = soc5_0_get_rx_rate_info,
#endif
	.show_wfdma_dbg_probe_info = soc5_0_show_wfdma_dbg_probe_info,
	.show_wfdma_wrapper_info = soc5_0_show_wfdma_wrapper_info,
	.dumpMacInfo = soc5_0_dump_mac_info,
	.dumpTxdInfo = connac2x_dump_tmac_info,
#if CFG_SUPPORT_LLS
	.get_rx_link_stats = soc5_0_get_rx_link_stats,
#endif
	.show_mcu_debug_info = NULL,
	.dumpBusHangCr = soc5_0_DumpBusHangCr,
};

#if CFG_SUPPORT_QA_TOOL
struct ATE_OPS_T soc5_0_AteOps = {
	/* ICapStart phase out , wlan_service instead */
	.setICapStart = connacSetICapStart,
	/* ICapStatus phase out , wlan_service instead */
	.getICapStatus = connacGetICapStatus,
	/* CapIQData phase out , wlan_service instead */
	.getICapIQData = connacGetICapIQData,
	.getRbistDataDumpEvent = nicExtEventICapIQData,
	.icapRiseVcoreClockRate = soc5_0_icapRiseVcoreClockRate,
	.icapDownVcoreClockRate = soc5_0_icapDownVcoreClockRate,
	.u4EnBitWidth = 0, /* 32 bit */
	.u4Architech = 1,  /* 1:on-the-fly */
	.u4PhyIdx = 0,
	.u4EmiStartAddress = 0,
	.u4EmiEndAddress = 0,
	.u4EmiMsbAddress = 0,
};
#endif /* CFG_SUPPORT_QA_TOOL */

static struct FW_LOG_OPS soc5_0_fw_log_ops = {
	.handler = fw_log_wifi_irq_handler,
};

struct mt66xx_chip_info mt66xx_chip_info_soc5_0 = {
	.bus_info = &soc5_0_bus_info,
#if CFG_ENABLE_FW_DOWNLOAD
	.fw_dl_ops = &soc5_0_fw_dl_ops,
#endif /* CFG_ENABLE_FW_DOWNLOAD */
#if CFG_SUPPORT_QA_TOOL
	.prAteOps = &soc5_0_AteOps,
#endif /* CFG_SUPPORT_QA_TOOL */
	.prTxDescOps = &soc5_0_TxDescOps,
	.prRxDescOps = &soc5_0_RxDescOps,
	.prDebugOps = &soc5_0_DebugOps,
	.chip_id = SOC5_0_CHIP_ID,
	.should_verify_chip_id = FALSE,
	.sw_sync0 = CONNAC2x_CONN_CFG_ON_CONN_ON_MISC_ADDR,
	.sw_ready_bits = WIFI_FUNC_NO_CR4_READY_BITS,
	.sw_ready_bit_offset =
		CONNAC2x_CONN_CFG_ON_CONN_ON_MISC_DRV_FM_STAT_SYNC_SHFT,
	.patch_addr = SOC5_0_PATCH_START_ADDR,
	.is_support_cr4 = FALSE,
	.is_support_wacpu = FALSE,
	.sw_sync_emi_info = NULL,
	.txd_append_size = SOC5_0_TX_DESC_APPEND_LENGTH,
	.rxd_size = SOC5_0_RX_DESC_LENGTH,
	.init_evt_rxd_size = SOC5_0_RX_DESC_LENGTH,
	.pse_header_length = CONNAC2X_NIC_TX_PSE_HEADER_LENGTH,
	.init_event_size = CONNAC2X_RX_INIT_EVENT_LENGTH,
	.eco_info = soc5_0_eco_table,
	.isNicCapV1 = FALSE,
	.top_hcr = CONNAC2X_TOP_HCR,
	.top_hvr = CONNAC2X_TOP_HVR,
	.top_fvr = CONNAC2X_TOP_FVR,
	.arb_ac_mode_addr = SOC5_0_ARB_AC_MODE_ADDR,
	.custom_oid_interface_version = MTK_CUSTOM_OID_INTERFACE_VERSION,
	.em_interface_version = MTK_EM_INTERFACE_VERSION,
	.asicCapInit = asicConnac2xCapInit,
#if CFG_ENABLE_FW_DOWNLOAD
	.asicEnableFWDownload = NULL,
#endif /* CFG_ENABLE_FW_DOWNLOAD */
	.asicGetChipID = asicGetChipID,
	.downloadBufferBin = NULL,
	.is_support_hw_amsdu = TRUE,
	.is_support_asic_lp = TRUE,
	.is_support_wfdma1 = FALSE,
	.is_support_nvram_fragment = TRUE,
	.asicWfdmaReInit = asicConnac2xWfdmaReInit,
	.asicWfdmaReInit_handshakeInit = asicConnac2xWfdmaDummyCrWrite,
	.group5_size = sizeof(struct HW_MAC_RX_STS_GROUP_5),
	.u4LmacWtblDUAddr = CONNAC2X_WIFI_LWTBL_BASE,
	.u4UmacWtblDUAddr = CONNAC2X_WIFI_UWTBL_BASE,
	.trigger_fw_assert = soc5_0_Trigger_fw_assert,
	.coantVFE28En = wlanCoAntVFE28En,
	.coantVFE28Dis = wlanCoAntVFE28Dis,
#if (CFG_SUPPORT_CONNINFRA == 1)
	.coexpccifon = wlanConnacPccifon,
	.coexpccifoff = wlanConnacPccifoff,
	.get_sw_interrupt_status = soc5_0_get_sw_interrupt_status,
	.chip_capability = BIT(CHIP_CAPA_FW_LOG_TIME_SYNC),
#endif
	.checkbushang = soc5_0_CheckBusHang,
#if (CFG_SUPPORT_PRE_ON_PHY_ACTION == 1)
	.calDebugCmd = wlanCalDebugCmd,
#endif
	.cmd_max_pkt_size = CFG_TX_MAX_PKT_SIZE, /* size 1600 */
#if CFG_MTK_ANDROID_WMT
	.rEmiInfo = {
		.type = EMI_ALLOC_TYPE_CONNINFRA,
	},
#endif
	.fw_log_info = {
		.ops = &soc5_0_fw_log_ops,
	},
};

struct mt66xx_hif_driver_data mt66xx_driver_data_soc5_0 = {
	.chip_info = &mt66xx_chip_info_soc5_0,
};

void soc5_0_icapRiseVcoreClockRate(void)
{

#if (CFG_SUPPORT_VCODE_VDFS == 1)
	int value = 0;
	/* Enable VCore to 0.725 */

	/* init */
	if (!pm_qos_request_active(&wifi_req))
		pm_qos_add_request(&wifi_req, PM_QOS_VCORE_OPP,
						PM_QOS_VCORE_OPP_DEFAULT_VALUE);

	/* update Vcore */
	pm_qos_update_request(&wifi_req, 0);

	DBGLOG(HAL, STATE, "icapRiseVcoreClockRate done\n");

	/* Seq2: update clock rate sel bus clock to 213MHz */

	/* 0x1800_9a00[22:20]=3'b111 */
	wf_ioremap_read(WF_CONN_INFA_BUS_CLOCK_RATE, &value);
	value |= 0x00700000;
	wf_ioremap_write(WF_CONN_INFA_BUS_CLOCK_RATE, value);

	/* Seq3: enable clock select sw mode */

	/* 0x1800_9a00[23]=1'b1 */
	wf_ioremap_read(WF_CONN_INFA_BUS_CLOCK_RATE, &value);
	value |= 0x00800000;
	wf_ioremap_write(WF_CONN_INFA_BUS_CLOCK_RATE, value);

#else
	DBGLOG(HAL, STATE, "icapRiseVcoreClockRate skip\n");
#endif  /*#ifndef CFG_BUILD_X86_PLATFORM*/
}

void soc5_0_icapDownVcoreClockRate(void)
{

#if (CFG_SUPPORT_VCODE_VDFS == 1)
	int value = 0;

	/*init*/
	if (!pm_qos_request_active(&wifi_req))
		pm_qos_add_request(&wifi_req, PM_QOS_VCORE_OPP,
						PM_QOS_VCORE_OPP_DEFAULT_VALUE);

	/*restore to default Vcore*/
	pm_qos_update_request(&wifi_req,
		PM_QOS_VCORE_OPP_DEFAULT_VALUE);

	/*disable VCore to normal setting*/
	DBGLOG(HAL, STATE, "icapDownVcoreClockRate done!\n");

	/* Seq2: update clock rate sel bus clock to default value */

	/* 0x1800_9a00[22:20]=3'b000 */
	wf_ioremap_read(WF_CONN_INFA_BUS_CLOCK_RATE, &value);
	value &= ~(0x00700000);
	wf_ioremap_write(WF_CONN_INFA_BUS_CLOCK_RATE, value);

	/* Seq3: disble clock select sw mode */

	/* 0x1800_9a00[23]=1'b0 */
	wf_ioremap_read(WF_CONN_INFA_BUS_CLOCK_RATE, &value);
	value &= ~(0x00800000);
	wf_ioremap_write(WF_CONN_INFA_BUS_CLOCK_RATE, value);

#else
	DBGLOG(HAL, STATE, "icapDownVcoreClockRate skip\n");
#endif  /*#ifndef CFG_BUILD_X86_PLATFORM*/
}


static void soc5_0_ConstructFirmwarePrio(struct GLUE_INFO *prGlueInfo,
	uint8_t **apucNameTable, uint8_t **apucName,
	uint8_t *pucNameIdx, uint8_t ucMaxNameIdx)
{
	int ret = 0;
	uint8_t ucIdx = 0;
	uint8_t aucFlavor[2] = {0};

	kalGetFwFlavor(&aucFlavor[0]);

	for (ucIdx = 0; apucsoc5_0FwName[ucIdx]; ucIdx++) {
		if ((*pucNameIdx + 3) >= ucMaxNameIdx) {
			/* the table is not large enough */
			DBGLOG(INIT, ERROR,
				"kalFirmwareImageMapping >> file name array is not enough.\n");
			ASSERT(0);
			continue;
		}

		/* Type 1. WIFI_RAM_CODE_soc5_0_1_1.bin */
		ret = kalSnprintf(*(apucName + (*pucNameIdx)),
				CFG_FW_NAME_MAX_LEN, "%s_%u%s_1.bin",
				apucsoc5_0FwName[ucIdx],
				CFG_WIFI_IP_SET,
				aucFlavor);
		if (ret >= 0 && ret < CFG_FW_NAME_MAX_LEN)
			(*pucNameIdx) += 1;
		else
			DBGLOG(INIT, ERROR,
					"[%u] kalSnprintf failed, ret: %d\n",
					__LINE__, ret);
	}
}

static void soc5_0_ConstructRomName(struct GLUE_INFO *prGlueInfo,
	enum ENUM_IMG_DL_IDX_T eDlIdx,
	uint8_t **apucName, uint8_t *pucNameIdx)
{
	int ret = 0;
	uint8_t aucFlavor[2] = {0};

	kalGetFwFlavor(&aucFlavor[0]);

	if (eDlIdx == IMG_DL_IDX_MCU_ROM_EMI) {
		/* construct the file name for MCU ROM EMI */
		/* soc5_0_patch_wmmcu_1_1_hdr.bin */
		ret = kalSnprintf(*(apucName + (*pucNameIdx)),
			CFG_FW_NAME_MAX_LEN,
			"soc5_0_ram_wmmcu_%u%s_%x_hdr.bin",
			CFG_WIFI_IP_SET,
			aucFlavor,
			wlanGetEcoVersion(prGlueInfo->prAdapter));

		if (ret < 0 || ret >= CFG_FW_NAME_MAX_LEN)
			DBGLOG(INIT, ERROR,
				"kalSnprintf failed, ret: %d\n",
				ret);
		else
			(*pucNameIdx) += 1;
	}
}

static uint8_t soc5_0SetRxRingHwAddr(struct RTMP_RX_RING *prRxRing,
		struct BUS_INFO *prBusInfo, uint32_t u4SwRingIdx)
{
	uint32_t offset = 0;

	/*
	 * RX_RING_EVT     (RX_Ring0) - Rx Event
	 * RX_RING_DATA0    (RX_Ring2) - Band0 Rx Data
	 * RX_RING_DATA1   (RX_Ring3) - Band1 Rx Data
	 * RX_RING_TXDONE0 (RX_Ring4) - Band0 Tx Free Done Event
	 * RX_RING_TXDONE1 (RX_Ring5) - Band1 Tx Free Done Event
	*/
	switch (u4SwRingIdx) {
	case RX_RING_EVT:
		offset = 0;
		break;
	case RX_RING_DATA0:
		offset = RX_DATA_RING_BASE_IDX;
		break;
	case RX_RING_DATA1:
	case RX_RING_TXDONE0:
	case RX_RING_TXDONE1:
		offset = u4SwRingIdx + 1;
		break;
	default:
		return FALSE;
	}

	halSetRxRingHwAddr(prRxRing, prBusInfo, offset);

	return TRUE;
}

static bool soc5_0WfdmaAllocRxRing(struct GLUE_INFO *prGlueInfo,
		bool fgAllocMem)
{
	struct GL_HIF_INFO *prHifInfo = &prGlueInfo->rHifInfo;

	/* Band1 Data Rx path */
	if (!halWpdmaAllocRxRing(prGlueInfo,
			RX_RING_DATA1, prHifInfo->u4RxDataRingSize,
			RXD_SIZE, CFG_RX_MAX_PKT_SIZE, fgAllocMem)) {
		DBGLOG(HAL, ERROR, "AllocRxRing[0] fail\n");
		return false;
	}
	/* Band0 Tx Free Done Event */
	if (!halWpdmaAllocRxRing(prGlueInfo,
			RX_RING_TXDONE0, prHifInfo->u4RxEvtRingSize,
			RXD_SIZE, RX_BUFFER_AGGRESIZE, fgAllocMem)) {
		DBGLOG(HAL, ERROR, "AllocRxRing[1] fail\n");
		return false;
	}
	/* Band1 Tx Free Done Event */
	if (!halWpdmaAllocRxRing(prGlueInfo,
			RX_RING_TXDONE1, prHifInfo->u4RxEvtRingSize,
			RXD_SIZE, RX_BUFFER_AGGRESIZE, fgAllocMem)) {
		DBGLOG(HAL, ERROR, "AllocRxRing[2] fail\n");
		return false;
	}
	return true;
}

static void soc5_0asicConnac2xProcessTxInterrupt(
		struct ADAPTER *prAdapter)
{
	struct GL_HIF_INFO *prHifInfo = &prAdapter->prGlueInfo->rHifInfo;
	struct BUS_INFO *prBusInfo = prAdapter->chip_info->bus_info;
	struct SW_WFDMA_INFO *prSwWfdmaInfo = &prBusInfo->rSwWfdmaInfo;
	union WPDMA_INT_STA_STRUCT rIntrStatus;

	if (KAL_TEST_AND_CLEAR_BIT(HIF_FLAG_SW_WFDMA_INT_BIT,
			       prHifInfo->ulIntFlag)) {
		if (prSwWfdmaInfo->rOps.processDmaDone)
			prSwWfdmaInfo->rOps.
				processDmaDone(prAdapter->prGlueInfo);
		else
			DBGLOG(HAL, ERROR, "SwWfdma ops unsupported!");
	}

	rIntrStatus = (union WPDMA_INT_STA_STRUCT)prHifInfo->u4IntStatus;
	if (rIntrStatus.field_conn2x_single.wfdma0_tx_done_16)
		halWpdmaProcessCmdDmaDone(
			prAdapter->prGlueInfo, TX_RING_FWDL);

	if (rIntrStatus.field_conn2x_single.wfdma0_tx_done_17)
		halWpdmaProcessCmdDmaDone(
			prAdapter->prGlueInfo, TX_RING_CMD);

	if (rIntrStatus.field_conn2x_single.wfdma0_tx_done_0) {
		halWpdmaProcessDataDmaDone(
			prAdapter->prGlueInfo, TX_RING_DATA0);
		kalSetTxEvent2Hif(prAdapter->prGlueInfo);
	}

	if (rIntrStatus.field_conn2x_single.wfdma0_tx_done_1) {
		halWpdmaProcessDataDmaDone(
			prAdapter->prGlueInfo, TX_RING_DATA1);
		kalSetTxEvent2Hif(prAdapter->prGlueInfo);
	}

	if (rIntrStatus.field_conn2x_single.wfdma0_tx_done_2) {
		halWpdmaProcessDataDmaDone(
			prAdapter->prGlueInfo, TX_RING_DATA_PRIO);
		kalSetTxEvent2Hif(prAdapter->prGlueInfo);
	}
}

static uint8_t soc5_0acisConnac2xIsRxRingNotEmpty(
	struct GLUE_INFO *prGlueInfo, uint8_t ucRingNum)
{
	if (halWpdmaGetRxDmaDoneCnt(prGlueInfo, ucRingNum) > 0)
		return TRUE;
	else
		return FALSE;
}

static void soc5_0asicConnac2xProcessRxInterrupt(
	struct ADAPTER *prAdapter)
{
	struct GL_HIF_INFO *prHifInfo = &prAdapter->prGlueInfo->rHifInfo;
	union WPDMA_INT_STA_STRUCT rIntrStatus;

	rIntrStatus = (union WPDMA_INT_STA_STRUCT)prHifInfo->u4IntStatus;
	if (rIntrStatus.field_conn2x_single.wfdma0_rx_done_0 ||
	    (KAL_TEST_BIT(RX_RING_EVT, prAdapter->ulNoMoreRfb)) ||
	    soc5_0acisConnac2xIsRxRingNotEmpty(prAdapter->prGlueInfo,
			RX_RING_EVT))
		halRxReceiveRFBs(prAdapter, RX_RING_EVT, FALSE);

	if (rIntrStatus.field_conn2x_single.wfdma0_rx_done_2 ||
	    (KAL_TEST_BIT(RX_RING_DATA0, prAdapter->ulNoMoreRfb)) ||
	    soc5_0acisConnac2xIsRxRingNotEmpty(prAdapter->prGlueInfo,
			RX_RING_DATA0))
		halRxReceiveRFBs(prAdapter, RX_RING_DATA0, TRUE);

	if (rIntrStatus.field_conn2x_single.wfdma0_rx_done_3 ||
	    (KAL_TEST_BIT(RX_RING_DATA1, prAdapter->ulNoMoreRfb)) ||
	    soc5_0acisConnac2xIsRxRingNotEmpty(prAdapter->prGlueInfo,
			RX_RING_DATA1))
		halRxReceiveRFBs(prAdapter, RX_RING_DATA1, TRUE);

	if (rIntrStatus.field_conn2x_single.wfdma0_rx_done_4 ||
	    (KAL_TEST_BIT(RX_RING_TXDONE0, prAdapter->ulNoMoreRfb)) ||
	    soc5_0acisConnac2xIsRxRingNotEmpty(prAdapter->prGlueInfo,
			RX_RING_TXDONE0))
		halRxReceiveRFBs(prAdapter, RX_RING_TXDONE0, TRUE);

	if (rIntrStatus.field_conn2x_single.wfdma0_rx_done_5 ||
	    (KAL_TEST_BIT(RX_RING_TXDONE1, prAdapter->ulNoMoreRfb)) ||
	    soc5_0acisConnac2xIsRxRingNotEmpty(prAdapter->prGlueInfo,
			RX_RING_TXDONE1))
		halRxReceiveRFBs(prAdapter, RX_RING_TXDONE1, TRUE);
}

static void soc5_0SetMDRXRingPriorityInterrupt(struct ADAPTER *prAdapter)
{
	u_int32_t val = 0;

	HAL_MCR_RD(prAdapter,
		WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_ADDR, &val);
	val |= BIT(1) | BITS(6, 9);
	HAL_MCR_WR(prAdapter,
		WF_WFDMA_HOST_DMA0_WPDMA_INT_RX_PRI_SEL_ADDR, val);
}

static void soc5_0asicConnac2xWfdmaManualPrefetch(
	struct GLUE_INFO *prGlueInfo)
{
	struct ADAPTER *prAdapter = prGlueInfo->prAdapter;
	u_int32_t val = 0;
	uint32_t u4WrVal = 0x00000004, u4Addr = 0;

	HAL_MCR_RD(prAdapter, WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_ADDR, &val);
	/* disable prefetch offset calculation auto-mode */
	val &=
	~WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_CSR_DISP_BASE_PTR_CHAIN_EN_MASK;
	HAL_MCR_WR(prAdapter, WF_WFDMA_HOST_DMA0_WPDMA_GLO_CFG_ADDR, val);

	/* Rx ring */
	HAL_MCR_WR(prAdapter, WF_WFDMA_HOST_DMA0_WPDMA_RX_RING0_EXT_CTRL_ADDR,
		   u4WrVal);
	u4WrVal += 0x00400000;
	for (u4Addr = WF_WFDMA_HOST_DMA0_WPDMA_RX_RING2_EXT_CTRL_ADDR;
	     u4Addr <= WF_WFDMA_HOST_DMA0_WPDMA_RX_RING5_EXT_CTRL_ADDR;
	     u4Addr += 0x4) {
		HAL_MCR_WR(prAdapter, u4Addr, u4WrVal);
		u4WrVal += 0x00400000;
	}

	/* MD Rx ring */
	HAL_MCR_WR(prAdapter,
		   WF_WFDMA_HOST_DMA0_WPDMA_RX_RING1_EXT_CTRL_ADDR,
		   u4WrVal);
	u4WrVal += 0x00400000;
	for (u4Addr = WF_WFDMA_HOST_DMA0_WPDMA_RX_RING6_EXT_CTRL_ADDR;
	     u4Addr <= WF_WFDMA_HOST_DMA0_WPDMA_RX_RING9_EXT_CTRL_ADDR;
	     u4Addr += 0x4) {
		HAL_MCR_WR(prAdapter, u4Addr, u4WrVal);
		u4WrVal += 0x00400000;
	}

	/* Tx ring */
	for (u4Addr = WF_WFDMA_HOST_DMA0_WPDMA_TX_RING0_EXT_CTRL_ADDR;
	     u4Addr <= WF_WFDMA_HOST_DMA0_WPDMA_TX_RING2_EXT_CTRL_ADDR;
	     u4Addr += 0x4) {
		HAL_MCR_WR(prAdapter, u4Addr, u4WrVal);
		u4WrVal += 0x00400000;
	}

	for (u4Addr = WF_WFDMA_HOST_DMA0_WPDMA_TX_RING16_EXT_CTRL_ADDR;
	     u4Addr <= WF_WFDMA_HOST_DMA0_WPDMA_TX_RING17_EXT_CTRL_ADDR;
	     u4Addr += 0x4) {
		HAL_MCR_WR(prAdapter, u4Addr, u4WrVal);
		u4WrVal += 0x00400000;
	}

	/* MD Tx ring */
	for (u4Addr = WF_WFDMA_HOST_DMA0_WPDMA_TX_RING8_EXT_CTRL_ADDR;
	     u4Addr <= WF_WFDMA_HOST_DMA0_WPDMA_TX_RING10_EXT_CTRL_ADDR;
	     u4Addr += 0x4) {
		HAL_MCR_WR(prAdapter, u4Addr, u4WrVal);
		u4WrVal += 0x00400000;
	}
	HAL_MCR_WR(prAdapter,
		   WF_WFDMA_HOST_DMA0_WPDMA_TX_RING18_EXT_CTRL_ADDR,
		   0x04000004);
	u4WrVal += 0x00400000;

	/* fill last dummy ring */
	HAL_MCR_WR(prAdapter, WF_WFDMA_HOST_DMA0_WPDMA_TX_RING19_EXT_CTRL_ADDR,
		   u4WrVal);

	soc5_0SetMDRXRingPriorityInterrupt(prAdapter);

	/* reset dma TRX idx */
	HAL_MCR_WR(prAdapter,
		WF_WFDMA_HOST_DMA0_WPDMA_RST_DTX_PTR_ADDR, 0xFFFFFFFF);
	HAL_MCR_WR(prAdapter,
		WF_WFDMA_HOST_DMA0_WPDMA_RST_DRX_PTR_ADDR, 0xFFFFFFFF);
}

static void soc5_0ReadIntStatus(struct ADAPTER *prAdapter,
		uint32_t *pu4IntStatus)
{
	uint32_t u4RegValue = 0, u4WrValue = 0;
	struct GL_HIF_INFO *prHifInfo = &prAdapter->prGlueInfo->rHifInfo;
	struct BUS_INFO *prBusInfo = prAdapter->chip_info->bus_info;

	*pu4IntStatus = 0;

	HAL_MCR_RD(prAdapter,
		WF_WFDMA_HOST_DMA0_HOST_INT_STA_ADDR, &u4RegValue);

	if (HAL_IS_CONNAC2X_EXT_RX_DONE_INTR(
		    u4RegValue, prBusInfo->host_int_rxdone_bits)) {
		*pu4IntStatus |= WHISR_RX0_DONE_INT;
		u4WrValue |= (u4RegValue & prBusInfo->host_int_rxdone_bits);
	}

	if (HAL_IS_CONNAC2X_EXT_TX_DONE_INTR(
		    u4RegValue, prBusInfo->host_int_txdone_bits)) {
		*pu4IntStatus |= WHISR_TX_DONE_INT;
		u4WrValue |= (u4RegValue & prBusInfo->host_int_txdone_bits);
	}

	if (prHifInfo->ulIntFlag & HIF_FLAG_SW_WFDMA_INT)
		*pu4IntStatus |= WHISR_TX_DONE_INT;

	if (u4RegValue & CONNAC_MCU_SW_INT) {
		*pu4IntStatus |= WHISR_D2H_SW_INT;
		u4WrValue |= (u4RegValue & CONNAC_MCU_SW_INT);
	}

	prHifInfo->u4IntStatus = u4RegValue;

	/* clear interrupt */
	HAL_MCR_WR(prAdapter,
		WF_WFDMA_HOST_DMA0_HOST_INT_STA_ADDR, u4WrValue);
}

static void configIntMask(struct GLUE_INFO *prGlueInfo,
		u_int8_t enable)
{
	union WPDMA_INT_MASK IntMask;
	uint32_t u4Addr = 0, u4Val = 0;

	u4Addr = enable ? WF_WFDMA_HOST_DMA0_HOST_INT_ENA_SET_ADDR :
		WF_WFDMA_HOST_DMA0_HOST_INT_ENA_CLR_ADDR;

	IntMask.word = 0;
	IntMask.field_conn2x_single.wfdma0_rx_done_0 = 1;
	IntMask.field_conn2x_single.wfdma0_rx_done_2 = 1;
	IntMask.field_conn2x_single.wfdma0_rx_done_3 = 1;
	IntMask.field_conn2x_single.wfdma0_rx_done_4 = 1;
	IntMask.field_conn2x_single.wfdma0_rx_done_5 = 1;
	IntMask.field_conn2x_single.wfdma0_tx_done_0 = 1;
	IntMask.field_conn2x_single.wfdma0_tx_done_1 = 1;
	IntMask.field_conn2x_single.wfdma0_tx_done_2 = 1;
	IntMask.field_conn2x_single.wfdma0_tx_done_16 = 1;
	IntMask.field_conn2x_single.wfdma0_tx_done_17 = 1;
	IntMask.field_conn2x_single.wfdma0_mcu2host_sw_int_en = 1;

	HAL_MCR_WR(prGlueInfo->prAdapter, u4Addr, IntMask.word);

	HAL_MCR_RD(prGlueInfo->prAdapter,
		   WF_WFDMA_HOST_DMA0_HOST_INT_ENA_ADDR, &u4Val);

	DBGLOG(HAL, TRACE,
	       "HOST_INT_ENA(0x%08x):0x%08x, En:%u, Word:0x%08x\n",
	       WF_WFDMA_HOST_DMA0_HOST_INT_ENA_ADDR,
	       u4Val,
	       enable,
	       IntMask.word);
}

static void configWfdmaRxRingThreshold(struct ADAPTER *prAdapter)
{
	uint32_t u4OldVal = 0, u4NewVal = 0;

	if (!prAdapter)
		return;

	HAL_MCR_RD(prAdapter, WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH10_ADDR,
		&u4OldVal);
	u4NewVal = u4OldVal &
		WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH10_RX_DMAD_TH1_MASK;
	u4NewVal += (4 <<
		WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH10_RX_DMAD_TH0_SHFT);
	HAL_MCR_WR(prAdapter, WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH10_ADDR,
		u4NewVal);
	DBGLOG(HAL, TRACE, "RX_RING[0, 1] TH(0x%x) from 0x%x to 0x%x\n",
			WF_WFDMA_HOST_DMA0_WPDMA_PAUSE_RX_Q_TH10_ADDR,
			u4OldVal,
			u4NewVal);
}

static void soc5_0clearEvtRingTillCmdRingEmpty(
	struct ADAPTER *prAdapter)
{
	struct GL_HIF_INFO *prHifInfo = NULL;
	struct BUS_INFO *prBusInfo = NULL;
	uint32_t u4Retry = 0;
	struct RTMP_TX_RING *prTxRing;
	uint32_t u4CpuIdx = 0, u4DmaIdx = 0;

	prHifInfo = &prAdapter->prGlueInfo->rHifInfo;
	prBusInfo = prAdapter->chip_info->bus_info;

	u4Retry = 0;
	prTxRing = &prHifInfo->TxRing[TX_RING_CMD];
	kalDevRegRead(prAdapter->prGlueInfo, prTxRing->hw_cidx_addr, &u4CpuIdx);
	kalDevRegRead(prAdapter->prGlueInfo, prTxRing->hw_didx_addr, &u4DmaIdx);
	while (u4CpuIdx != u4DmaIdx) {
		if (u4Retry >= HIF_CMD_POWER_OFF_RETRY_COUNT)
			break;
		kalMsleep(HIF_CMD_POWER_OFF_RETRY_TIME);
		u4Retry++;
		nicProcessISTWithSpecifiedCount(prAdapter, 1);
		DBGLOG_LIMITED(INIT, INFO,
		       "cmd ring cidx[%lu] != didx[%lu] try to clear event ring, retry: %lu\n",
		       u4CpuIdx, u4DmaIdx, u4Retry);
		kalDevRegRead(prAdapter->prGlueInfo,
			      prTxRing->hw_didx_addr, &u4DmaIdx);
	}
}

static void soc5_0asicConnac2xWpdmaConfig(struct GLUE_INFO *prGlueInfo,
		u_int8_t enable, bool fgResetHif)
{
	struct ADAPTER *prAdapter = prGlueInfo->prAdapter;
	union WPDMA_GLO_CFG_STRUCT GloCfg;
	uint32_t u4DmaCfgCr;
	struct BUS_INFO *prBusInfo =
			prGlueInfo->prAdapter->chip_info->bus_info;

	asicConnac2xWfdmaControl(prGlueInfo, 0, enable);
	u4DmaCfgCr = asicConnac2xWfdmaCfgAddrGet(prGlueInfo, 0);
	HAL_MCR_RD(prAdapter, u4DmaCfgCr, &GloCfg.word);

	configIntMask(prGlueInfo, enable);

	if (enable) {
		u4DmaCfgCr = asicConnac2xWfdmaCfgAddrGet(prGlueInfo, 0);
		GloCfg.field_conn2x.tx_dma_en = 1;
		GloCfg.field_conn2x.rx_dma_en = 1;
		GloCfg.field_conn2x.pdma_addr_ext_en =
			(prBusInfo->u4DmaMask > 32) ? 1 : 0;
		HAL_MCR_WR(prAdapter, u4DmaCfgCr, GloCfg.word);
		configWfdmaRxRingThreshold(prAdapter);
	}
}

int soc5_0_Trigger_fw_assert(struct ADAPTER *prAdapter)
{
	int ret = 0;
	int value = 0;

	if (g_IsWfsysBusHang == TRUE) {
		DBGLOG(HAL, INFO,
			"Already trigger conninfra whole chip reset.\n");
		return -EBUSY;
	}
	DBGLOG(HAL, INFO, "Trigger fw assert start.\n");
	wf_ioremap_read(WF_TRIGGER_AP2CONN_EINT, &value);
	value &= 0xFFFFFF7F;
	wf_ioremap_write(WF_TRIGGER_AP2CONN_EINT, value);

	ret = reset_wait_for_trigger_completion();

	wf_ioremap_read(WF_TRIGGER_AP2CONN_EINT, &value);
	value |= 0x80;
	wf_ioremap_write(WF_TRIGGER_AP2CONN_EINT, value);

	return ret;
}

static int wf_pwr_on_consys_mcu(struct ADAPTER *prAdapter)
{
	int check;
	int value = 0;
	int ret = 0;
	unsigned int polling_count;

	DBGLOG(INIT, INFO, "wmmcu power-on start.\n");
	/* Wakeup conn_infra off write 0x180601A4[0] = 1'b1 */
	wf_ioremap_read(CONN_INFRA_WAKEUP_WF_ADDR, &value);
	value |= 0x00000001;
	wf_ioremap_write(CONN_INFRA_WAKEUP_WF_ADDR, value);

	/* Check CONNSYS version ID
	 * (polling "10 times" and each polling interval is "1ms")
	 * Address: 0x1800_1000[31:0]
	 * Data: 0x02060002
	 * Action: polling
	 */
	wf_ioremap_read(CONN_HW_VER_ADDR, &value);
	check = 0;
	polling_count = 0;
	while (value != CONNSYS_VERSION_ID) {
		if (polling_count > 10) {
			check = -1;
			ret = -1;
			break;
		}
		udelay(1000);
		wf_ioremap_read(CONN_HW_VER_ADDR, &value);
		polling_count++;
	}
	if (check != 0) {
		DBGLOG(INIT, ERROR, "Polling CONNSYS version ID fail.\n");
		return ret;
	}

	/* Assert CONNSYS WM CPU SW reset write 0x18000120[0] = 1'b0*/
	wf_ioremap_read(WFSYS_CPU_SW_RST_B_ADDR, &value);
	value &= 0xFFFFFFFE;
	wf_ioremap_write(WFSYS_CPU_SW_RST_B_ADDR, value);

	/* Turn off "conn_infra to wfsys"/wfsys to conn_infra/wfdma2conn" bus
	 * sleep protect 0x18001540[0] = 1'b0
	 */
	wf_ioremap_read(CONN_INFRA_WF_SLP_CTRL, &value);
	value &= 0xFFFFFFFE;
	wf_ioremap_write(CONN_INFRA_WF_SLP_CTRL, value);

	/* Turn on wfsys_top_on
	 * 0x18000010[31:16] = 0x57460000,
	 * 0x18000010[7] = 1'b1
	 */
	wf_ioremap_read(WFSYS_ON_TOP_PWR_CTL_ADDR, &value);
	value &= 0x0000FF7F;
	value |= 0x57460080;
	wf_ioremap_write(WFSYS_ON_TOP_PWR_CTL_ADDR, value);

	/* Polling wfsys_rgu_off_hreset_rst_b
	 * (polling "10 times" and each polling interval is "0.5ms")
	 * Address: 0x1806_02CC[30] (TOP_DBG_DUMMY_3_CONNSYS_PWR_STATUS[30])
	 * Data: 1'b1
	 * Action: polling
	 */
	wf_ioremap_read(TOP_DBG_DUMMY_3_CONNSYS_PWR_STATUS_ADDR, &value);
	check = 0;
	polling_count = 0;
	while ((value & 0x40000000) == 0) {
		if (polling_count > 10) {
			check = -1;
			ret = -1;
			break;
		}
		udelay(500);
		wf_ioremap_read(TOP_DBG_DUMMY_3_CONNSYS_PWR_STATUS_ADDR,
				&value);
		polling_count++;
	}
	if (check != 0) {
		DBGLOG(INIT, ERROR,
			"Polling wfsys rgu off fail. (0x%x)\n",
			value);
		return ret;
	}

	/* Polling WF_SLP_STATUS ready
	 * (polling "100 times" and each polling interval is "0.5ms")
	 * Address: 0x1800_1544[29] (CONN_INFRA_WF_SLP_STATUS[29])
	 * Address: 0x1800_1544[31] (CONN_INFRA_WF_SLP_STATUS[31])
	 * Data: 1'b0
	 * Action: polling
	 */
	wf_ioremap_read(CONN_INFRA_WF_SLP_STATUS, &value);
	check = 0;
	polling_count = 0;
	while ((value & 0xa0000000) != 0) {
		if (polling_count > 100) {
			check = -1;
			ret = -1;
			break;
		}
		udelay(500);
		wf_ioremap_read(CONN_INFRA_WF_SLP_STATUS, &value);
		polling_count++;
		DBGLOG(INIT, ERROR, "CONN_INFRA_WF_SLP_STATUS (0x%x) (%d)\n",
			value,
			polling_count);
	}
	if (check != 0) {
		DBGLOG(INIT, ERROR,
			"Polling WFSYS TO CONNINFRA SLEEP PROTECT fail. (0x%x)\n",
			value);
		return ret;
	}

	/* Polling WF_TOP_SLPPROT_ON_STATUS_READ_ro_slpprot_en_source_1
	 * (polling "100 times" and each polling interval is "0.5ms")
	 * Address: 0x184C_300C[23] (WF_TOP_SLPPROT_ON_STATUS[23])
	 * Data: 1'b0
	 * Action: polling
	 */
	wf_ioremap_read(WF_TOP_SLPPROT_ON_STATUS, &value);
	check = 0;
	polling_count = 0;
	while ((value & 0x00800000) != 0) {
		if (polling_count > 100) {
			check = -1;
			ret = -1;
			break;
		}
		udelay(500);
		wf_ioremap_read(WF_TOP_SLPPROT_ON_STATUS, &value);
		polling_count++;
		DBGLOG(INIT, ERROR, "WF_TOP_SLPPROT_ON_STATUS 1 (0x%x) (%d)\n",
			value,
			polling_count);
	}
	if (check != 0) {
		DBGLOG(INIT, ERROR,
			"Polling WFDMA TO CONNINFRA SLEEP PROTECT EN 1 fail. (0x%x)\n",
			value);
		return ret;
	}

	/* Polling WF_TOP_SLPPROT_ON_STATUS_READ_ro_slpprot_en_source_2
	 * (polling "100 times" and each polling interval is "0.5ms")
	 * Address: 0x184C_300C[21] (WF_TOP_SLPPROT_ON_STATUS[21])
	 * Data: 1'b0
	 * Action: polling
	 */
	wf_ioremap_read(WF_TOP_SLPPROT_ON_STATUS, &value);
	check = 0;
	polling_count = 0;
	while ((value & 0x00200000) != 0) {
		if (polling_count > 100) {
			check = -1;
			ret = -1;
			break;
		}
		udelay(500);
		wf_ioremap_read(WF_TOP_SLPPROT_ON_STATUS, &value);
		polling_count++;
		DBGLOG(INIT, ERROR, "WF_TOP_SLPPROT_ON_STATUS 2 (0x%x) (%d)\n",
			value,
			polling_count);
	}
	if (check != 0) {
		DBGLOG(INIT, ERROR,
			"Polling WFDMA TO CONNINFRA SLEEP PROTECT EN 2 fail. (0x%x)\n",
			value);
		return ret;
	}

	/* Check WFSYS version ID (Polling) */
	wf_ioremap_read(WFSYS_VERSION_ID_ADDR, &value);
	check = 0;
	polling_count = 0;
	while (value != WFSYS_VERSION_ID) {
		if (polling_count > 10) {
			check = -1;
			ret = -1;
			break;
		}
		udelay(500);
		wf_ioremap_read(WFSYS_VERSION_ID_ADDR, &value);
		polling_count++;
	}
	if (check != 0) {
		DBGLOG(INIT, ERROR, "Polling WFSYS version ID fail.\n");
		return ret;
	}

	/* set wfsys bus timeout value (ahb apb timeout)
	 * 0x184F_0440[7:0] = 8'h03
	 */
	wf_ioremap_read(BUSHANGCR_BUS_HANG, &value);
	value &= 0xFFFFFF00;
	value |= 0x00000003;
	wf_ioremap_write(BUSHANGCR_BUS_HANG, value);

	/* enable wfsys bus timeout (ahb apb timeout)
	 * 0x184F_0440[28] = 1'b1
	 * 0x184F_0440[31] = 1'b1
	 */
	wf_ioremap_read(BUSHANGCR_BUS_HANG, &value);
	value |= 0x90000000;
	wf_ioremap_write(BUSHANGCR_BUS_HANG, value);

	/* set conn2wf remapping window to wf debug_ctrl_ao CR
	 * 0x1840_0120 = 32'h810F0000
	 */
	wf_ioremap_write(WF_MCU_BUS_CR_AP2WF_REMAP_1,
		WF_MCUSYS_INFRA_BUS_FULL_U_DEBUG_CTRL_AO_BASE);

	/* enable debug clock (debug ctrl ao)
	 * 0x1850_0000[3] = 1'b1
	 */
	wf_ioremap_read(DEBUG_CTRL_AO_WFMCU_PWA_CTRL0, &value);
	value |= 0x00000008;
	wf_ioremap_write(DEBUG_CTRL_AO_WFMCU_PWA_CTRL0, value);

	/* rest wfsys bus timeout value (debug ctrl ao)
	 * 0x1850_0000[9] = 1'b1
	 * 0x1850_0000[9] = 1'b0
	 */
	wf_ioremap_read(DEBUG_CTRL_AO_WFMCU_PWA_CTRL0, &value);
	value |= 0x00000200;
	wf_ioremap_write(DEBUG_CTRL_AO_WFMCU_PWA_CTRL0, value);
	wf_ioremap_read(DEBUG_CTRL_AO_WFMCU_PWA_CTRL0, &value);
	value &= 0xFFFFFDFF;
	wf_ioremap_write(DEBUG_CTRL_AO_WFMCU_PWA_CTRL0, value);

	/* set wfsys bus timeout value (debug ctrl ao)
	 * 0x1850_0000[31:16] = 16'h04F5
	 */
	wf_ioremap_read(DEBUG_CTRL_AO_WFMCU_PWA_CTRL0, &value);
	value &= 0x0000FFFF;
	value |= 0x04F50000;
	wf_ioremap_write(DEBUG_CTRL_AO_WFMCU_PWA_CTRL0, value);

	/* mask wfdma+umac busy signal (debug ctrl ao)
	 * 0x1850_000C[16] = 1'b1
	 */
	wf_ioremap_read(DEBUG_CTRL_AO_WFMCU_PWA_CTRL3, &value);
	value |= 0x00010000;
	wf_ioremap_write(DEBUG_CTRL_AO_WFMCU_PWA_CTRL3, value);

	/* enable wfsys bus timeout (debug ctrl ao)
	 * 0x1850_0000[4] = 1'b1
	 * 0x1850_0000[3] = 1'b1
	 * 0x1850_0000[2] = 1'b1
	 */
	wf_ioremap_read(DEBUG_CTRL_AO_WFMCU_PWA_CTRL0, &value);
	value |= 0x0000001C;
	wf_ioremap_write(DEBUG_CTRL_AO_WFMCU_PWA_CTRL0, value);

	/* enable debug control bus timeout feature (axi layer)
	 * 0x1801_D000[9] = 1'b1
	 * 0x1801_D000[31:16] = 16'h30E0
	 * 0x1801_D000[2] = 1'b1
	 * 0x1801_D000[3] = 1'b1
	 * 0x1801_D000[4] = 1'b1
	 * 0x1801_D000[9] = 1'b0
	 */
	wf_ioremap_read(DEBUG_CTRL_AO_CONN_INFRA_CTRL0, &value);
	value |= 0x00000200;
	wf_ioremap_write(DEBUG_CTRL_AO_CONN_INFRA_CTRL0, value);
	wf_ioremap_read(DEBUG_CTRL_AO_CONN_INFRA_CTRL0, &value);
	value &= 0x0000FFFF;
	value |= 0x30E00000;
	wf_ioremap_write(DEBUG_CTRL_AO_CONN_INFRA_CTRL0, value);
	wf_ioremap_read(DEBUG_CTRL_AO_CONN_INFRA_CTRL0, &value);
	value |= 0x00000004;
	wf_ioremap_write(DEBUG_CTRL_AO_CONN_INFRA_CTRL0, value);
	wf_ioremap_read(DEBUG_CTRL_AO_CONN_INFRA_CTRL0, &value);
	value |= 0x00000008;
	wf_ioremap_write(DEBUG_CTRL_AO_CONN_INFRA_CTRL0, value);
	wf_ioremap_read(DEBUG_CTRL_AO_CONN_INFRA_CTRL0, &value);
	value |= 0x00000010;
	wf_ioremap_write(DEBUG_CTRL_AO_CONN_INFRA_CTRL0, value);
	wf_ioremap_read(DEBUG_CTRL_AO_CONN_INFRA_CTRL0, &value);
	value &= 0xFFFFFDFF;
	wf_ioremap_write(DEBUG_CTRL_AO_CONN_INFRA_CTRL0, value);

	/* Setup CONNSYS firmware in EMI */
	soc5_0_SetupRomEmi(prAdapter);

	/* De-assert WFSYS CPU SW reset 0x18000120[0] = 1'b1 */
	wf_ioremap_read(WFSYS_CPU_SW_RST_B_ADDR, &value);
	value |= 0x00000001;
	wf_ioremap_write(WFSYS_CPU_SW_RST_B_ADDR, value);

	/* Check CONNSYS power-on completion
	 * Polling "1000 times" and each polling interval is "1ms"
	 * Polling 0x18060260[31:0] = 0x00001D1E
	 */
	check = 0;
	polling_count = 0;
	while (TRUE) {
		if (polling_count > 1000) {
			check = -1;
			ret = -1;
			break;
		}
		wf_ioremap_read(CONNAC2X_MAILBOX_DBG_ADDR, &value);
		if (value == CONNSYS_ROM_DONE_CHECK)
			break;
		polling_count++;
		udelay(1000);
	}
	if (check != 0) {
		DBGLOG(INIT, ERROR,
			"Check CONNSYS power-on completion fail, value=0x%08x\n",
			value);
		return ret;
	}

	/* Disable conn_infra off domain force on 0x180601A4[0] = 1'b0 */
	wf_ioremap_read(CONN_INFRA_WAKEUP_WF_ADDR, &value);
	value &= 0xFFFFFFFE;
	wf_ioremap_write(CONN_INFRA_WAKEUP_WF_ADDR, value);
	DBGLOG(INIT, INFO, "wmmcu power-on done.\n");
	return ret;
}

static int wf_pwr_off_consys_mcu(struct ADAPTER *prAdapter)
{
#define MAX_WAIT_COREDUMP_COUNT 10

	int check;
	int value = 0;
	int ret = 0;
	int polling_count;
#if (CFG_WIFI_COREDUMP_SUPPORT == 1)
	int retryCount = 0;
#endif

#if (CFG_WIFI_COREDUMP_SUPPORT == 1)
	while (g_IsNeedWaitCoredump) {
		if (kalIsResetting() == FALSE)
			break;
		kalMsleep(100);
		retryCount++;
		if (retryCount >= MAX_WAIT_COREDUMP_COUNT) {
			DBGLOG(INIT, WARN,
				"Coredump spend long time, retryCount = %d\n",
				retryCount);
		}
	}
#endif

	DBGLOG(INIT, INFO, "wmmcu power-off start.\n");
	/* Wakeup conn_infra off write 0x180601A4[0] = 1'b1 */
	wf_ioremap_read(CONN_INFRA_WAKEUP_WF_ADDR, &value);
	value |= 0x00000001;
	wf_ioremap_write(CONN_INFRA_WAKEUP_WF_ADDR, value);

	/* Check CONNSYS version ID
	 * (polling "10 times" and each polling interval is "1ms")
	 * Address: 0x1800_1000[31:0]
	 * Data: 0x02060002
	 * Action: polling
	 */
	wf_ioremap_read(CONN_HW_VER_ADDR, &value);
	check = 0;
	polling_count = 0;
	while (value != CONNSYS_VERSION_ID) {
		if (polling_count > 10) {
			check = -1;
			ret = -1;
			break;
		}
		udelay(1000);
		wf_ioremap_read(CONN_HW_VER_ADDR, &value);
		polling_count++;
	}
	if (check != 0) {
		DBGLOG(INIT, ERROR, "Polling CONNSYS version ID fail.\n");
		return ret;
	}

	/* Turn on "conn_infra to wfsys"/wfsys to conn_infra/wfdma2conn" bus
	 * sleep protect 0x18001540[0] = 1'b1
	 */
	wf_ioremap_read(CONN_INFRA_WF_SLP_CTRL, &value);
	value |= 0x00000001;
	wf_ioremap_write(CONN_INFRA_WF_SLP_CTRL, value);

	/* Polling WF_SLP_STATUS_WFDMA2CONN_SLP_PROT_RDY
	 * (polling "100 times" and each polling interval is "0.5ms")
	 * Address: 0x1800_1544[25] (CONN_INFRA_WF_SLP_STATUS[25])
	 * Data: 1'b1
	 * Action: polling
	 */
	wf_ioremap_read(CONN_INFRA_WF_SLP_STATUS, &value);
	check = 0;
	polling_count = 0;
	while ((value & 0x02000000) == 0) {
		if (polling_count > 100) {
			check = -1;
			ret = -1;
			break;
		}
		udelay(500);
		wf_ioremap_read(CONN_INFRA_WF_SLP_STATUS, &value);
		polling_count++;
		DBGLOG(INIT, ERROR, "CONN_INFRA_WF_SLP_STATUS (0x%x) (%d)\n",
			value,
			polling_count);
	}
	if (check != 0) {
		DBGLOG(INIT, ERROR,
			"Polling WFDMA TO CONNINFRA SLP PROT fail. (0x%x)\n",
			value);
	}

	/* Polling WF_SLP_STATUS ready
	 * (polling "100 times" and each polling interval is "0.5ms")
	 * Address: 0x1800_1544[29] (CONN_INFRA_WF_SLP_STATUS[29])
	 * Address: 0x1800_1544[31] (CONN_INFRA_WF_SLP_STATUS[31])
	 * Data: 1'b1
	 * Action: polling
	 */
	wf_ioremap_read(CONN_INFRA_WF_SLP_STATUS, &value);
	check = 0;
	polling_count = 0;
	while ((value & 0xa0000000) == 0) {
		if (polling_count > 100) {
			check = -1;
			ret = -1;
			break;
		}
		udelay(500);
		wf_ioremap_read(CONN_INFRA_WF_SLP_STATUS, &value);
		polling_count++;
		DBGLOG(INIT, ERROR, "CONN_INFRA_WF_SLP_STATUS (0x%x) (%d)\n",
			value,
			polling_count);
	}
	if (check != 0) {
		DBGLOG(INIT, ERROR,
			"Polling WFSYS TO CONNINFRA SLP PROT fail. (0x%x)\n",
			value);
	}

	/* Turn off wfsys_top_on
	 * 0x18000010[31:16] = 0x57460000,
	 * 0x18000010[7] = 1'b0
	 */
	wf_ioremap_read(WFSYS_ON_TOP_PWR_CTL_ADDR, &value);
	value &= 0x0000FF7F;
	value |= 0x57460000;
	wf_ioremap_write(WFSYS_ON_TOP_PWR_CTL_ADDR, value);

	/* Polling wfsys_rgu_off_hreset_rst_b
	 * (polling "10 times" and each polling interval is "0.5ms")
	 * Address: 0x1806_02CC[30] (TOP_DBG_DUMMY_3_CONNSYS_PWR_STATUS[30])
	 * Data: 1'b0
	 * Action: polling
	 */
	wf_ioremap_read(TOP_DBG_DUMMY_3_CONNSYS_PWR_STATUS_ADDR, &value);
	check = 0;
	polling_count = 0;
	while ((value & 0x40000000) != 0) {
		if (polling_count > 10) {
			check = -1;
			ret = -1;
			break;
		}
		udelay(500);
		wf_ioremap_read(TOP_DBG_DUMMY_3_CONNSYS_PWR_STATUS_ADDR,
				&value);
		polling_count++;
	}
	if (check != 0) {
		DBGLOG(INIT, ERROR,
			"Polling wfsys rgu off fail. (0x%x)\n",
			value);
		return ret;
	}

	/* Reset WFSYS semaphore 0x18000140[0] = 1'b0 */
	wf_ioremap_read(WFSYS_SW_RST_B_ADDR, &value);
	value &= 0xFFFFFFFE;
	wf_ioremap_write(WFSYS_SW_RST_B_ADDR, value);

	/* de-assert reset WFSYS semaphore 0x18000140[0] = 1'b1 */
	wf_ioremap_read(WFSYS_SW_RST_B_ADDR, &value);
	value |= 0x00000001;
	wf_ioremap_write(WFSYS_SW_RST_B_ADDR, value);

	/* Disable A-die top_ck_en_1
	 * 0x18005124[0] == 1'b0
	 */
	wf_ioremap_read(WB_SLP_TOP_CK_1, &value);
	value &= 0xFFFFFFFE;
	wf_ioremap_write(WB_SLP_TOP_CK_1, value);

	/* Polling A-die top_ck_en_1 finish status
	 * (polling "100 times" and each polling interval is "0.5ms")
	 * Address: 0x18005124[1]
	 * Data: 1'b0
	 * Action: polling
	 */
	wf_ioremap_read(WB_SLP_TOP_CK_1, &value);
	check = 0;
	polling_count = 0;
	while ((value & 0x00000002) != 0) {
		if (polling_count > 100) {
			check = -1;
			ret = -1;
			break;
		}
		udelay(500);
		wf_ioremap_read(WB_SLP_TOP_CK_1, &value);
		polling_count++;
		DBGLOG(INIT, ERROR, "WB_SLP_TOP_CK_1 (0x%x) (%d)\n",
			value,
			polling_count);
	}
	if (check != 0) {
		DBGLOG(INIT, ERROR,
			"Polling A-die top_ck_en_1 off fail. (0x%x)\n",
			value);
	}

	/* Toggle wf_emi_req 0x18001414[0] = 1'b1 -> 1'b0 */
	wf_ioremap_read(CONN_INFRA_WFSYS_EMI_REQ_ADDR, &value);
	value |= 0x00000001;
	wf_ioremap_write(CONN_INFRA_WFSYS_EMI_REQ_ADDR, value);
	value &= 0xFFFFFFFE;
	wf_ioremap_write(CONN_INFRA_WFSYS_EMI_REQ_ADDR, value);

	/* Toggle wf_infra_req 0x18001414[5] = 1'b1 -> 1'b0 */
	wf_ioremap_read(CONN_INFRA_WFSYS_EMI_REQ_ADDR, &value);
	value |= 0x00000020;
	wf_ioremap_write(CONN_INFRA_WFSYS_EMI_REQ_ADDR, value);
	value &= 0xFFFFFFDF;
	wf_ioremap_write(CONN_INFRA_WFSYS_EMI_REQ_ADDR, value);

	udelay(50);
	wf_ioremap_read(0x18005120, &value);
	DBGLOG(INIT, INFO, "0x18005120=[%x]\n", value);
	wf_ioremap_read(0x18005124, &value);
	DBGLOG(INIT, INFO, "0x18005124=[%x]\n", value);
	wf_ioremap_read(0x18005128, &value);
	DBGLOG(INIT, INFO, "0x18005128=[%x]\n", value);
	wf_ioremap_read(0x1800512C, &value);
	DBGLOG(INIT, INFO, "0x1800512C=[%x]\n", value);
	wf_ioremap_read(0x18005130, &value);
	DBGLOG(INIT, INFO, "0x18005130=[%x]\n", value);
	wf_ioremap_read(0x18005134, &value);
	DBGLOG(INIT, INFO, "0x18005134=[%x]\n", value);
	wf_ioremap_read(0x180050A8, &value);
	DBGLOG(INIT, INFO, "0x180050A8=[%x]\n", value);

	/* Disable conn_infra off domain force on 0x180601A4[0] = 1'b0 */
	wf_ioremap_read(CONN_INFRA_WAKEUP_WF_ADDR, &value);
	value &= 0xFFFFFFFE;
	wf_ioremap_write(CONN_INFRA_WAKEUP_WF_ADDR, value);
	return ret;
}

static uint32_t soc5_0_McuInit(struct ADAPTER *prAdapter)
{
	u_int8_t result;
	int ret = 0;

	ret = wf_pwr_on_consys_mcu(prAdapter);
	if (ret) {
		DBGLOG(INIT, INFO,
			"wf_pwr_on_consys_mcu failed, ret=%d\n",
			ret);
		soc5_0_DumpBusHangCr(prAdapter);
		goto exit;
	}

	/* set FW own after power on consys mcu to
	 * keep Driver/FW/HW state sync
	 */
	HAL_LP_OWN_RD(prAdapter, &result);
	if (result) {
		DBGLOG(INIT, INFO, "set fw own after mcu idle loop.\n");
		HAL_LP_OWN_SET(prAdapter, &result);
	}

	if (prAdapter->chip_info->coantVFE28En)
		prAdapter->chip_info->coantVFE28En(prAdapter);

	if (prAdapter->chip_info->coexpccifon)
		prAdapter->chip_info->coexpccifon(prAdapter);

exit:
	return ret == 0 ? WLAN_STATUS_SUCCESS : WLAN_STATUS_FAILURE;
}

static void soc5_0_McuDeInit(struct ADAPTER *prAdapter)
{
	int ret = 0;

	if (prAdapter->chip_info->coexpccifoff)
		prAdapter->chip_info->coexpccifoff(prAdapter);

	if (prAdapter->chip_info->coantVFE28Dis)
		prAdapter->chip_info->coantVFE28Dis();

	ret = wf_pwr_off_consys_mcu(prAdapter);
	if (ret) {
		DBGLOG(INIT, INFO,
			"wf_pwr_off_consys_mcu failed, ret=%d\n",
			ret);
		soc5_0_DumpBusHangCr(prAdapter);
	}
}

void wlanCoAntVFE28En(struct ADAPTER *prAdapter)
{
	struct WIFI_CFG_PARAM_STRUCT *prNvramSettings;
	u_int8_t fgCoAnt;

	if (g_NvramFsm != NVRAM_STATE_READY) {
		DBGLOG(INIT, INFO, "CoAntVFE28 NVRAM Not ready\n");
		return;
	}

	ASSERT(prAdapter);
	prNvramSettings =
		(struct WIFI_CFG_PARAM_STRUCT *)&g_aucNvram[0];

	fgCoAnt = prNvramSettings->ucSupportCoAnt;

	if (fgCoAnt) {
		if (gCoAntVFE28En == FALSE) {
			kalPmicCtrl(TRUE);
			DBGLOG(INIT, INFO, "CoAntVFE28 PMIC Enable\n");
			gCoAntVFE28En = TRUE;
		} else {
			DBGLOG(INIT, INFO, "CoAntVFE28 PMIC Already Enable\n");
		}
	} else {
		DBGLOG(INIT, INFO, "Not Support CoAnt Enable\n");
	}
}

void wlanCoAntVFE28Dis(void)
{
	if (gCoAntVFE28En == TRUE) {
		kalPmicCtrl(FALSE);
		DBGLOG(INIT, INFO, "CoAntVFE28 PMIC Disable\n");
		gCoAntVFE28En = FALSE;
	} else {
		DBGLOG(INIT, INFO, "CoAntVFE28 PMIC Already Disable\n");
	}
}

#if (CFG_SUPPORT_CONNINFRA == 1)
int wlanConnacPccifon(struct ADAPTER *prAdapter)
{
	int ret = 0;

	/*reset WiFi power on status to MD*/
	wf_ioremap_write(0x10003220, 0x00);
       /*
	*Ccif4 (ccif_md2conn_wf):
	*write cg gate 0x1000_10C0[28] & [29] (write 1 set)
	*write cg gate 0x1000_10C4[28] & [29] (write 1 clear)
	*Connsys/AP is used bit 28,md is used bit 29
	*default value is 0,clk enable
	*Set cg must set both bit[28] [29], and clk turn off
	*Clr cg set either bit[28][29], and clk turn on

       *Enable PCCIF4 clock
       *HW auto control, so no need to turn on or turn off
	*wf_ioremap_read(0x100010c4, &reg);
	*reg |= BIT(28);
	*ret = wf_ioremap_write(0x100010c4,reg);
	*/
	return ret;
}

int wlanConnacPccifoff(struct ADAPTER *prAdapter)
{
	int ret = 0;

	/*reset WiFi power on status to MD*/
	ret = wf_ioremap_write(0x10003220, 0x00);
	/*reset WiFi power on status to MD*/
	ret = wf_ioremap_write(0x1024c014, 0x0ff);

	/*
	*Ccif4 (ccif_md2conn_wf):
	*write cg gate 0x1000_10C0[28] & [29] (write 1 set)
	*write cg gate 0x1000_10C4[28] & [29] (write 1 clear)
	*Connsys/AP is used bit 28, md is used bit 29
	*default value is 0, clk enable
	*Set cg must set both bit[28] [29], and clk turn off
	*Clr cg set either bit[28][29], and clk turn on

       *Disable PCCIF4 clock
	*HW auto control, so no need to turn on or turn off
	*wf_ioremap_read(0x100010c0, &reg);
	*reg |= BIT(28);
	*ret = wf_ioremap_write(0x100010c0,reg);
	*/
	return ret;
}
#endif

static uint32_t soc5_0_SetupRomEmi(struct ADAPTER *prAdapter)
{
	void *prFwBuffer = NULL;
	uint32_t u4FwSize = 0;
	u_int8_t fgIsDynamicMemMap;
	uint32_t u4Status = WLAN_STATUS_SUCCESS;

	/* Download MCU ROM EMI*/
	kalFirmwareImageMapping(prAdapter->prGlueInfo,
		&prFwBuffer, &u4FwSize, IMG_DL_IDX_MCU_ROM_EMI);

	if (prFwBuffer == NULL) {
		DBGLOG(INIT, WARN, "FW[%u] load error!\n",
		       IMG_DL_IDX_MCU_ROM_EMI);
		u4Status = WLAN_STATUS_FAILURE;
		goto exit;
	}

	u4Status = wlanImageSectionDownloadStage(prAdapter,
						 NULL,
						 prFwBuffer,
						 u4FwSize,
						 1,
						 IMG_DL_IDX_MCU_ROM_EMI,
						 &fgIsDynamicMemMap);

	kalFirmwareImageUnmapping(
		prAdapter->prGlueInfo, NULL, prFwBuffer);

exit:
	if (u4Status != WLAN_STATUS_SUCCESS)
		DBGLOG(INIT, INFO, "u4Status = %u\n", u4Status);

	return u4Status;
}

static void soc5_0_SetupFwDateInfo(struct ADAPTER *prAdapter,
	enum ENUM_IMG_DL_IDX_T eDlIdx,
	uint8_t *pucDate)
{
	uint32_t u4Addr;

	switch (eDlIdx) {
	case IMG_DL_IDX_MCU_ROM_EMI:
		u4Addr = WMMCU_MCU_ROM_EMI_DATE_ADDR;
		break;
	default:
		return;
	}

	emi_mem_write(prAdapter->chip_info, u4Addr, pucDate, DATE_CODE_SIZE);
}

static void soc5_0_triggerInt(struct GLUE_INFO *prGlueInfo)
{
	struct mt66xx_chip_info *prChipInfo;
	struct BUS_INFO *prBusInfo;
	struct SW_WFDMA_INFO *prSwWfdmaInfo;

	prChipInfo = prGlueInfo->prAdapter->chip_info;
	prBusInfo = prChipInfo->bus_info;
	prSwWfdmaInfo = &prBusInfo->rSwWfdmaInfo;

	HAL_MCR_WR(prGlueInfo->prAdapter,
		   prSwWfdmaInfo->u4CcifTchnumAddr,
		   prSwWfdmaInfo->u4CcifChlNum);
}

static void soc5_0_getIntSta(struct GLUE_INFO *prGlueInfo,  uint32_t *pu4Sta)
{
	struct mt66xx_chip_info *prChipInfo;
	struct BUS_INFO *prBusInfo;
	struct SW_WFDMA_INFO *prSwWfdmaInfo;

	prChipInfo = prGlueInfo->prAdapter->chip_info;
	prBusInfo = prChipInfo->bus_info;
	prSwWfdmaInfo = &prBusInfo->rSwWfdmaInfo;

	HAL_MCR_RD(prGlueInfo->prAdapter,
		   prSwWfdmaInfo->u4CcifStartAddr,
		   pu4Sta);
}

static void soc5_0_DumpPcLrLog(struct ADAPTER *prAdapter)
{
#define	HANG_PC_LOG_NUM			32
	uint32_t u4Cr, u4Index, i;
	uint32_t u4Value = 0;
	uint32_t RegValue = 0;
	uint32_t log[HANG_PC_LOG_NUM];

	DBGLOG(HAL, LOUD,
		"Host_CSR - dump PC log / LR log");

	memset(log, 0, HANG_PC_LOG_NUM);

	/* PC log
	* dbg_pc_log_sel	Write	0x1806_0090 [7:2]	6'h20
	*  choose 33th pc log buffer to read current pc log buffer index
	* read pc from host CR	Read	0x1806_0204 [21:17]
	*  read current pc log buffer index
	* dbg_pc_log_sel	Write	0x1806_0090 [7:2]	index
	*  set pc log buffer index to read pc log
	* read pc from host CR	Read	0x1806_0204 [31:0]
	*  read pc log of the specific index
	*/

	u4Cr = 0x18060090;
	connac2x_DbgCrRead(prAdapter, u4Cr, &u4Value);
	RegValue = (0x20<<2) | (u4Value&BITS(0, 1)) | (u4Value&BITS(8, 31));
	connac2x_DbgCrWrite(prAdapter, u4Cr, RegValue);

	u4Cr = 0x18060204;
	connac2x_DbgCrRead(prAdapter, u4Cr, &u4Value);
	u4Index = (u4Value&BITS(17, 21)) >> 17;

	for (i = 0; i < HANG_PC_LOG_NUM; i++) {

		u4Index++;

		if (u4Index == HANG_PC_LOG_NUM)
			u4Index = 0;

		u4Cr = 0x18060090;
		connac2x_DbgCrRead(prAdapter, u4Cr, &u4Value);
		RegValue = (u4Index<<2) | (u4Value&BITS(0, 1)) |
			(u4Value&BITS(8, 31));
		connac2x_DbgCrWrite(prAdapter, u4Cr, RegValue);

		u4Cr = 0x18060204;
		connac2x_DbgCrRead(prAdapter, u4Cr, &log[i]);
	}

	/* restore */
	u4Cr = 0x18060090;
	connac2x_DbgCrRead(prAdapter, u4Cr, &u4Value);
	RegValue = (0x3F<<2) | (u4Value&BITS(0, 1)) | (u4Value&BITS(8, 31));
	connac2x_DbgCrWrite(prAdapter, u4Cr, RegValue);

	connac2x_dump_format_memory32(log, HANG_PC_LOG_NUM, "PC log");

	/* GPR log */

	u4Cr = 0x18060090;
	connac2x_DbgCrRead(prAdapter, u4Cr, &u4Value);
	RegValue = (0x20<<8) | (u4Value&BITS(0, 7)) | (u4Value&BITS(14, 31));
	connac2x_DbgCrWrite(prAdapter, u4Cr, RegValue);

	u4Cr = 0x18060208;
	connac2x_DbgCrRead(prAdapter, u4Cr, &u4Value);
	u4Index = (u4Value&BITS(17, 21)) >> 17;

	for (i = 0; i < HANG_PC_LOG_NUM; i++) {

		u4Index++;

		if (u4Index == HANG_PC_LOG_NUM)
			u4Index = 0;

		u4Cr = 0x18060090;
		connac2x_DbgCrRead(prAdapter, u4Cr, &u4Value);
		RegValue = (u4Index<<8) | (u4Value&BITS(0, 7)) |
			(u4Value&BITS(14, 31));
		connac2x_DbgCrWrite(prAdapter, u4Cr, RegValue);

		u4Cr = 0x18060208;
		connac2x_DbgCrRead(prAdapter, u4Cr, &log[i]);
	}

	/* restore */
	u4Cr = 0x18060090;
	connac2x_DbgCrRead(prAdapter, u4Cr, &u4Value);
	RegValue = (0x3F<<8) | (u4Value&BITS(0, 7)) | (u4Value&BITS(14, 31));
	connac2x_DbgCrWrite(prAdapter, u4Cr, RegValue);

	connac2x_dump_format_memory32(log, HANG_PC_LOG_NUM, "GPR log");
}

static void soc5_0_DumpN10CoreReg(struct ADAPTER *prAdapter)
{
#define	HANG_N10_CORE_LOG_NUM	38
	uint32_t u4Cr, i;
	uint32_t u4Value = 0;
	uint32_t RegValue = 0;
	uint32_t log[HANG_N10_CORE_LOG_NUM];

	DBGLOG(HAL, LOUD,
		"Host_CSR - read N10 core register");

	memset(log, 0, HANG_N10_CORE_LOG_NUM);

/*
*	[31:26]: gpr_index_sel (set different sets of gpr) = 0
*	[13:8]: gpr buffer index setting
*		(set as 0x3F to select the current selected GPR)
*/
	u4Cr = 0x18060090;
	connac2x_DbgCrRead(prAdapter, u4Cr, &u4Value);

	u4Value = (0x3F << 8) | (u4Value&BITS(0, 7)) | (u4Value&BITS(14, 31));

	for (i = 0; i < HANG_N10_CORE_LOG_NUM; i++) {

		RegValue = (i << 26) | (u4Value&BITS(0, 25));

		u4Cr = 0x18060090;
		connac2x_DbgCrWrite(prAdapter, u4Cr, RegValue);

		u4Cr = 0x18060208;
		connac2x_DbgCrRead(prAdapter, u4Cr, &log[i]);
	}

	/* restore */
	u4Cr = 0x18060090;
	RegValue = (30 << 26) | (u4Value&BITS(0, 25));
	connac2x_DbgCrWrite(prAdapter, u4Cr, RegValue);

	connac2x_dump_format_memory32(
		log, HANG_N10_CORE_LOG_NUM, "N10 core register");
}

static void soc5_0_DumpDebugCtrlCr(struct ADAPTER *prAdapter)
{
	uint32_t u4Val = 0, u4Addr = 0, u4Idx;

	/* CONN2WF remapping
	 * 0x1840_0120 = 32'h810F0000
	 */
	wf_ioremap_write(WF_MCU_BUS_CR_AP2WF_REMAP_1,
			 WF_MCUSYS_INFRA_BUS_FULL_U_DEBUG_CTRL_AO_BASE);
	/* READ debug information from debug_ctrl_ao CR
	 * dump DEBUG_CTRL_RESULT_2~19 (0x1850_0408~0x1850_044C)
	 */
	u4Addr = 0x18500408;
	for (u4Idx = 2; u4Idx <= 19; u4Idx++) {
		connac2x_DbgCrRead(prAdapter, u4Addr, &u4Val);
		DBGLOG(HAL, ERROR, "0x%08x=[0x%08x]\n", u4Addr, u4Val);
		u4Addr += 0x04;
	}
}

static void soc5_0_DumpOtherCr(struct ADAPTER *prAdapter)
{
#define	HANG_OTHER_LOG_NUM		2
	uint32_t u4WrVal = 0, u4Val = 0, u4Idx;

	DBGLOG(HAL, INFO,
		"Host_CSR - mailbox and other CRs");

	connac2x_DbgCrRead(NULL, 0x18060010, &u4Val);
	DBGLOG(INIT, INFO, "0x18060010=[0x%08x]\n", u4Val);
	connac2x_DbgCrRead(NULL, 0x180600f0, &u4Val);
	DBGLOG(INIT, INFO, "0x180600f0=[0x%08x]\n", u4Val);

	connac2x_DbgCrRead(NULL,
		CONNAC2X_MAILBOX_DBG_ADDR, &u4Val);
	DBGLOG(INIT, INFO, "0x%08x=[0x%08x]\n",
		CONNAC2X_MAILBOX_DBG_ADDR, u4Val);

	connac2x_DumpCrRange(NULL, 0x18060260, HANG_OTHER_LOG_NUM,
		"mailbox and other CRs");
	connac2x_DumpCrRange(NULL, 0x180602c0, 8, "DBG_DUMMY");
	connac2x_DumpCrRange(NULL, 0x180602e0, 4, "BT_CSR_DUMMY");
	connac2x_DumpCrRange(NULL, 0x180602f0, 4, "WF_CSR_DUMMY");
	connac2x_DumpCrRange(NULL, 0x18052900, 16, "conninfra Sysram BT");
	connac2x_DumpCrRange(NULL, 0x18053000, 16, "conninfra Sysram WF");

	/* 1. Driver dump CRs of sheet "Debug ctrl setting */
	connac2x_DbgCrWrite(prAdapter, 0x18060164, u4WrVal);

	/* READ debug information from HOST CSR */
	DBGLOG(HAL, ERROR, "Dump 0x1806_0164\n");
	u4WrVal = 0x00010001;
	for (u4Idx = 0; u4Idx < 16; u4Idx++) {
		connac2x_DbgCrWrite(prAdapter, 0x18060164, u4WrVal);
		connac2x_DbgCrRead(prAdapter, 0x18060168, &u4Val);
		DBGLOG(HAL, ERROR,
		       "\tW 0x18060164=[0x%08x], 0x18060168=[0x%08x]\n",
		       u4WrVal, u4Val);
		u4WrVal += 0x00010000;
	}
	u4WrVal = 0x00010002;
	connac2x_DbgCrWrite(prAdapter, 0x18060164, u4WrVal);
	connac2x_DbgCrRead(prAdapter, 0x18060168, &u4Val);
	DBGLOG(HAL, ERROR,
	       "\tW0x18060164=[0x%08x], 0x18060168=[0x%08x]\n",
	       u4WrVal, u4Val);
	u4WrVal = 0x00010003;
	connac2x_DbgCrWrite(prAdapter, 0x18060164, u4WrVal);
	connac2x_DbgCrRead(prAdapter, 0x18060168, &u4Val);
	DBGLOG(HAL, ERROR,
	       "\tW0x18060164=[0x%08x], 0x18060168=[0x%08x]\n",
	       u4WrVal, u4Val);

	/* 2. Driver dump conn2wf sleep protect */
	connac2x_DbgCrRead(prAdapter, 0x18001504, &u4Val);
	DBGLOG(HAL, ERROR, "0x18001504=[0x%08x]\n", u4Val);
	connac2x_DbgCrRead(prAdapter, 0x18001514, &u4Val);
	DBGLOG(HAL, ERROR, "0x18001514=[0x%08x]\n", u4Val);
	connac2x_DbgCrRead(prAdapter, 0x18001524, &u4Val);
	DBGLOG(HAL, ERROR, "0x18001524=[0x%08x]\n", u4Val);
	connac2x_DbgCrRead(prAdapter, 0x18001534, &u4Val);
	DBGLOG(HAL, ERROR, "0x18001534=[0x%08x]\n", u4Val);
	connac2x_DbgCrRead(prAdapter, 0x18001544, &u4Val);
	DBGLOG(HAL, ERROR, "0x18001544=[0x%08x]\n", u4Val);
	connac2x_DbgCrRead(prAdapter, 0x1800E2A0, &u4Val);
	DBGLOG(HAL, ERROR, "0x1800E2A0=[0x%08x]\n", u4Val);
	connac2x_DbgCrRead(prAdapter, 0x1800E2A4, &u4Val);
	DBGLOG(HAL, ERROR, "0x1800E2A4=[0x%08x]\n", u4Val);

	/* 3. Driver dump wfsys bus clock state/OSC */
	connac2x_DbgCrRead(prAdapter, 0x18060000, &u4Val);
	DBGLOG(HAL, ERROR, "0x18060000=[0x%08x]\n", u4Val);
	connac2x_DbgCrRead(prAdapter, 0x18060220, &u4Val);
	DBGLOG(HAL, ERROR, "0x18060220=[0x%08x]\n", u4Val);
	connac2x_DbgCrRead(prAdapter, 0x1800130C, &u4Val);
	DBGLOG(HAL, ERROR, "0x1800130C=[0x%08x]\n", u4Val);
	connac2x_DbgCrRead(prAdapter, 0x18003000, &u4Val);
	DBGLOG(HAL, ERROR, "0x18003000=[0x%08x]\n", u4Val);
	connac2x_DbgCrRead(prAdapter, 0x18003004, &u4Val);
	DBGLOG(HAL, ERROR, "0x18003004=[0x%08x]\n", u4Val);
	connac2x_DbgCrRead(prAdapter, 0x18003008, &u4Val);
	DBGLOG(HAL, ERROR, "0x18003008=[0x%08x]\n", u4Val);
	connac2x_DbgCrRead(prAdapter, 0x18003124, &u4Val);
	DBGLOG(HAL, ERROR, "0x18003124=[0x%08x]\n", u4Val);

	/* Check wfsys osc_en status to classify which module don't sleep */
	u4WrVal = 0x00100000;
	connac2x_DbgCrWrite(prAdapter, 0x18060094, u4WrVal);
	connac2x_DbgCrRead(prAdapter, 0x1806021C, &u4Val);
	DBGLOG(HAL, ERROR,
	       "W 0x18060094=[0x%08x], 0x1806021C=[0x%08x]\n",
	       u4WrVal, u4Val);
	u4WrVal = 0x00100001;
	connac2x_DbgCrWrite(prAdapter, 0x18060094, u4WrVal);
	connac2x_DbgCrRead(prAdapter, 0x1806021C, &u4Val);
	DBGLOG(HAL, ERROR,
	       "W 0x18060094=[0x%08x], 0x1806021C=[0x%08x]\n",
	       u4WrVal, u4Val);
	u4WrVal = 0x00100010;
	connac2x_DbgCrWrite(prAdapter, 0x18060094, u4WrVal);
	connac2x_DbgCrRead(prAdapter, 0x1806021C, &u4Val);
	DBGLOG(HAL, ERROR,
	       "W 0x18060094=[0x%08x], 0x1806021C=[0x%08x]\n",
	       u4WrVal, u4Val);
	u4WrVal = 0x00100017;
	connac2x_DbgCrWrite(prAdapter, 0x18060094, u4WrVal);
	connac2x_DbgCrRead(prAdapter, 0x1806021C, &u4Val);
	DBGLOG(HAL, ERROR,
	       "W 0x18060094=[0x%08x], 0x1806021C=[0x%08x]\n",
	       u4WrVal, u4Val);
	u4WrVal = 0x0010001D;
	connac2x_DbgCrWrite(prAdapter, 0x18060094, u4WrVal);
	connac2x_DbgCrRead(prAdapter, 0x1806021C, &u4Val);
	DBGLOG(HAL, ERROR,
	       "W 0x18060094=[0x%08x], 0x1806021C=[0x%08x]\n",
	       u4WrVal, u4Val);

	/* WF_SYSSTRAP_RD_DBG */
	connac2x_DbgCrRead(prAdapter, 0x18060200, &u4Val);
	DBGLOG(HAL, ERROR, "0x18060200=[0x%08x]\n", u4Val);

	/* infra registers */
	/* Connsys power ctrl error
	 * a. Read 0x1000_6178[0] should be 1’b1 (connsys_on_domain_pwr_ack)
	 * b. Read 0x1000_6EF4[1] should be 1’b1 (connsys_on_domain_pwr_ack_s)
	 * c. Read 0x1000_6E04[1] should be 1’b0 (connsys_iso_en)
	 *
	 * host ck
	 * Read 0x1000_6E04[4] should be 1’b0 (conn_clk_dis)
	 */
	connac2x_DbgCrRead(NULL, 0x10006178, &u4Val);
	DBGLOG(INIT, INFO, "0x10006178=[%x]\n", u4Val);
	connac2x_DbgCrRead(NULL, 0x10006EF4, &u4Val);
	DBGLOG(INIT, INFO, "0x10006EF4=[%x]\n", u4Val);
	connac2x_DbgCrRead(NULL, 0x10006E04, &u4Val);
	DBGLOG(INIT, INFO, "0x10006E04=[%x]\n", u4Val);

	/* Connsys reset status
	 * a. Read 0x1000_7200[9] should be 1’b0
	 *    Read 0x1000_7200[31:24] should be 8’h88  (ap_sw_rst_b)
	 * b. Read 0x1000_6E04[0] should be 1’b1 (ap_sw_rst_b)
	 */
	connac2x_DbgCrRead(NULL, 0x10007200, &u4Val);
	DBGLOG(INIT, INFO, "0x10007200=[%x]\n", u4Val);

	/* Sleep protect status
	 * a. Read 0x1000_1228[19] should be 1’b0 (ap2conn_slpprot_rx_rdy)
	 * b. Read 0x1000_1228[13] should be 1’b0 (ap2conn_slpprot_tx_rdy)
	 */
	connac2x_DbgCrRead(NULL, 0x10001228, &u4Val);
	DBGLOG(INIT, INFO, "0x10001228=[%x]\n", u4Val);

	/* Infra bus hang status
	 * a. Read 0x1002_3000 ([8] should be 1’b0) (infra bus timeout irq)
	 * b. Read 0x1002_3408 ~ 0x1002_3474
	 */
	connac2x_DbgCrRead(NULL, 0x10023000, &u4Val);
	DBGLOG(INIT, INFO, "0x10023000=[%x]\n", u4Val);
	connac2x_DumpCrRange(NULL, 0x10023408, 27, "Infra bus hang status");

	/* MCIF_MD_STATUS_CR */
	connac2x_DbgCrRead(NULL, 0x10003200, &u4Val);
	DBGLOG(INIT, INFO, "MCIF_MD_STATUS 0x10003200=[%x]\n", u4Val);
}

/* need to dump AXI Master related CR 0x1802750C ~ 0x18027530*/
static void soc5_0_DumpAXIMasterDebugCr(struct ADAPTER *prAdapter)
{
#define AXI_MASTER_DUMP_CR_START 0x1802750C
#define	AXI_MASTER_DUMP_CR_NUM 10

	uint32_t ReadRegValue = 0;
	uint32_t u4Value[AXI_MASTER_DUMP_CR_NUM] = {0};
	uint32_t i;

	ReadRegValue = AXI_MASTER_DUMP_CR_START;
	for (i = 0 ; i < AXI_MASTER_DUMP_CR_NUM; i++) {
		connac2x_DbgCrRead(prAdapter, ReadRegValue, &u4Value[i]);
		ReadRegValue += 4;
	}

	connac2x_dump_format_memory32(u4Value,
		AXI_MASTER_DUMP_CR_NUM,
		"HW AXI BUS debug CR start[0x1802750C]");

} /* soc5_0_DumpAXIMasterDebugCr */

void soc5_0_DumpWFUMACCr(struct ADAPTER *prAdapter)
{
	connac2xDumpPPDebugCr(prAdapter);
	connac2x_show_ple_info(prAdapter, FALSE);
	connac2x_show_pse_info(prAdapter);
	connac2x_show_dmashdl_info(prAdapter);
}

/* Dump Flow :
 *	1) dump WFDMA / AXI Master CR
 */
void soc5_0_DumpWFDMACr(struct ADAPTER *prAdapter)
{
	/* Dump Host side WFDMACR */
	connac2x_show_wfdma_info_by_type(prAdapter, WFDMA_TYPE_HOST, 1);
	connac2x_show_wfdma_dbg_flag_log(prAdapter, WFDMA_TYPE_HOST, 1);
	soc5_0_DumpAXIMasterDebugCr(prAdapter);
} /* soc5_0_DumpWFDMAHostCr */

static void soc5_0_DumpHostCr(struct ADAPTER *prAdapter)
{
	connac2x_DumpWfsyscpupcr(prAdapter);	/* first dump */
	soc5_0_DumpPcLrLog(prAdapter);
	soc5_0_DumpN10CoreReg(prAdapter);
	soc5_0_DumpOtherCr(prAdapter);
	soc5_0_DumpWFDMACr(prAdapter);
	soc5_0_DumpWFUMACCr(prAdapter);
}

static void soc5_0_DumpBusHangCr(struct ADAPTER *prAdapter)
{
	conninfra_is_bus_hang();
	soc5_0_DumpHostCr(prAdapter);
}

static int soc5_0_CheckBusHang(void *adapter, uint8_t ucWfResetEnable)
{
	struct ADAPTER *prAdapter = (struct ADAPTER *) adapter;
	int ret = 1;
	int conninfra_read_ret = 0;
	int conninfra_hang_ret = 0;
	uint8_t conninfra_reset = FALSE;
	uint32_t u4Value = 0;

	if (prAdapter == NULL)
		DBGLOG(HAL, INFO, "prAdapter NULL\n");
	do {
/*
 * 1. Check "AP2CONN_INFRA ON step is ok"
 *   & Check "AP2CONN_INFRA OFF step is ok"
 */
		conninfra_read_ret = conninfra_reg_readable();
		conninfra_hang_ret = conninfra_is_bus_hang();
		if (!conninfra_read_ret) {
			DBGLOG(HAL, ERROR,
				"conninfra_reg_readable fail(%d)\n",
				conninfra_read_ret);

			if (conninfra_hang_ret > 0) {
				conninfra_reset = TRUE;

				DBGLOG(HAL, ERROR,
					"conninfra_is_bus_hang, Chip reset\n");
			} else {
				/*
				* not readable, but no_hang or rst_ongoing
				* => no reset and return fail
				*/
				ucWfResetEnable = FALSE;
			}

			break;
		}
/*
 * 2. Check conn2wf sleep protect
` *  - 0x1800_1544[31] (sleep protect enable ready), should be 1'b0
 */
		connac2x_DbgCrRead(prAdapter, 0x18001544, &u4Value);
		if (u4Value & BIT(31)) {
			DBGLOG(HAL, ERROR, "0x18001544[31]=1'b1\n");
			break;
		}
/*
 * 3. Read WF IP version
` *  - Read 184F_0000 = 02050000
 */
		wf_ioremap_read(WF_MCU_CFG_LS_BASE_ADDR, &u4Value);
		if (u4Value != 0x02050000) {
			DBGLOG(HAL, ERROR, "184F_0000 != 02050000\n");
			break;
		}
/*
 * 4. Check wf_mcusys bus hang irq status
` *  - 0x1806_016C[0] =1'b0
 */
		connac2x_DbgCrRead(prAdapter, 0x1806016c, &u4Value);
		if (u4Value & BIT(0)) {
			DBGLOG(HAL, ERROR, "0x1806_016C[0]=1'b1\n");
			soc5_0_DumpDebugCtrlCr(prAdapter);
			break;
		}

		DBGLOG(HAL, TRACE, "Bus hang check: Done\n");

		ret = 0;
	} while (FALSE);

	if (ret > 0) {
		if (conninfra_reg_readable_for_coredump() == 1 ||
			((conninfra_hang_ret != CONNINFRA_ERR_RST_ONGOING) &&
			(conninfra_hang_ret != CONNINFRA_INFRA_BUS_HANG) &&
			(conninfra_hang_ret !=
				CONNINFRA_AP2CONN_RX_SLP_PROT_ERR) &&
			(conninfra_hang_ret !=
				CONNINFRA_AP2CONN_TX_SLP_PROT_ERR) &&
			(conninfra_hang_ret != CONNINFRA_AP2CONN_CLK_ERR)))
			soc5_0_DumpHostCr(prAdapter);

		if (conninfra_reset) {
			g_IsWfsysBusHang = TRUE;
			glResetWholeChipResetTrigger("bus hang");
		} else if (ucWfResetEnable) {
			g_IsWfsysBusHang = TRUE;
			glResetWholeChipResetTrigger("wifi bus hang");
		}
	}

	return ret;
}

static u_int8_t soc5_0_get_sw_interrupt_status(struct ADAPTER *prAdapter,
	uint32_t *status)
{
#define MAX_POLLING_CNT 10

	int check = 0;
	uint32_t value = 0;
	uint32_t sw_int_value = 0;
	uint32_t polling_count = 0;

	/* Wakeup conn_infra off write 0x180601A4[0] = 1'b1 */
	wf_ioremap_read(CONN_INFRA_WAKEUP_WF_ADDR, &value);
	value |= 0x00000001;
	wf_ioremap_write(CONN_INFRA_WAKEUP_WF_ADDR, value);

	/* Check CONNSYS version ID
	 * (polling "10 times" and each polling interval is "1ms")
	 * Address: 0x1800_1000[31:0]
	 * Data: 0x02060002
	 * Action: polling
	 */
	wf_ioremap_read(CONN_HW_VER_ADDR, &value);
	check = 0;
	polling_count = 0;
	while (value != CONNSYS_VERSION_ID) {
		if (polling_count > MAX_POLLING_CNT) {
			check = -1;
			DBGLOG(HAL, ERROR,
				"Polling CONNSYS version ID fail.\n");
			break;
		}
		udelay(1000);
		wf_ioremap_read(CONN_HW_VER_ADDR, &value);
		polling_count++;
	}
	if (check != 0) {
		if (!conninfra_reg_readable()) {
			DBGLOG(HAL, ERROR,
				"conninfra_reg_readable fail\n");
			return FALSE;
		}
	}

	wf_ioremap_read(AP2WF_PCCIF_RCHNUM, &sw_int_value);
	wf_ioremap_write(AP2WF_PCCIF_ACK, sw_int_value);

	/* Disable conn_infra off domain force on 0x180601A4[0] = 1'b0 */
	wf_ioremap_read(CONN_INFRA_WAKEUP_WF_ADDR, &value);
	value &= 0xFFFFFFFE;
	wf_ioremap_write(CONN_INFRA_WAKEUP_WF_ADDR, value);

	*status = sw_int_value;
	return TRUE;
}

#endif  /* soc5_0 */
