module rtc #
(
  parameter         C_IS_EVAL            = 1,
  parameter         C_SIMULATION_MODE    = 0,
  parameter         C_XDEVICEFAMILY      = "Virtex7",
  parameter         C_S_AXI_ADDR_WIDTH   = 32
)

(

  
  input                                rtc_reset,
  input                                rtc_clk,

  //è°ƒæ•´åçš„æ—¶é’Ÿ
  output [31:0]                        rtc_nanosec_field,
  output [31:0]                        rtc_sec_field,
  output [15:0]                        rtc_epoch_field,

  //åŸºæœ¬æ—¶é’Ÿ
  output [31:0]                        syntonised_nanosec_field,
  output [31:0]                        syntonised_sec_field,
  output [15:0]                        syntonised_epoch_field,

  //æ›´æ–°å‚æ•°
  input [31:0] syntonised_nanosec_field_r,
  input [31:0] syntonised_sec_field_r,
  input [15:0] syntonised_epoch_field_r,
  
  input [29:0] nanosec_offset ,
  input [31:0] sec_offset,//åˆå§‹å€¼ä¸€å®šè¦ä¸?0
  input [15:0] epoch_offset  ,
  
  input [25:0] rtc_increment,//åˆå?¼ä¸ºæœ?å°è‡ªå¢é‡
  
  input gptp_vaild,
  output rtc_ready,
  
  input gptp_sw //1æ›´æ–°offset 0æ›´æ–°åŸºæœ¬æ—¶é’Ÿ vaildçš„åŒæ—¶ç»™å‡?

);


  wire rejust_fundement_f= (~gptp_vaild|gptp_sw);//0è¡¨ç¤ºè¦ä¿®æ”¹åŸºæœ¬æ—¶é’?


  //åŸºæœ¬æ—¶é’Ÿ
  reg  [28:0]    rtc_syntonised_subnano;     
  reg  [31:0]    rtc_syntonised_nano;        
  reg  [47:0]    rtc_syntonised_sec;         
  reg            rtc_syntonised_nano_wrap;//è¡¨ç¤ºçº³ç§’åŸŸçš„è¿›ä½

  
  //wire [25:0]    rtc_increment;//äºšçº³ç§’åŸŸåç§»
  wire [25:0]    rtc_increment_int;
  assign rtc_increment_int = rtc_increment;
  
  //åŒæ­¥åçš„æ—¶é’Ÿ
  reg  [31:0]    rtc_synchronized_nano;      
  reg  [47:0]    rtc_synchronized_sec;       
  reg  [31:0]    rtc_synchronized_nano_reg1;//rtc_synchronized_nanoå»¶è¿Ÿä¸?ä¸ªå‘¨æœ?
  wire           inc_rtc_seconds;//è¡¨ç¤ºçº³ç§’åŸŸæœ‰è¿›ä½
  reg  [31:0]    rtc_nano_plus_offset;

  wire           offset_update;//æ§åˆ¶ç§’åŸŸæ›´æ–°
  reg            offset_update_reg1;
  reg            offset_update_reg2;

  //wire [29:0]    nanosec_offset;//åç§»
  //wire [31:0]    sec_offset;
  //wire [15:0]    epoch_offset;

 
  
  always @(posedge rtc_clk)//åŸºæœ¬æ—¶é’Ÿä¿®æ­£
  begin
    if (rtc_reset == 0 ) begin
      rtc_syntonised_subnano   <= 29'h0;
      rtc_syntonised_nano[8:0] <= 9'h0;
    end
    else if (rejust_fundement_f) begin
      rtc_syntonised_subnano   <= rtc_syntonised_subnano +
                               {3'b0, rtc_increment_int};//äºšçº³ç§’åŸŸä¿®æ­£
      rtc_syntonised_nano[8:0] <= rtc_syntonised_subnano[28:20];//äºšçº³ç§’å‘çº³ç§’çš„è¿›ä½ï¼Œé‡‡ç”¨é”™ä½èµ‹å?¼çš„æ–¹æ³•
 
    end
	 else begin
     rtc_syntonised_nano[8:0] <=syntonised_nanosec_field_r[8:0];
	 rtc_syntonised_subnano[28:20] <= 9'b0;//syx:å¯¹çº³ç§’åŸŸä¿®æ­£æ˜¯ä¸æ˜¯å¾—è€ƒè™‘äºšçº³ç§’åŸŸçš„é”™ä½åŒæ—¶èµ‹ä¸?0
	 end
  end




  always @(posedge rtc_clk)
  begin
    if (rtc_reset == 0) begin
      rtc_syntonised_nano_wrap <= 1'b0;
    end

    else begin

      if (rtc_syntonised_nano[31:9] == 23'h1DCD64) begin//åˆ¤æ–­çº³ç§’æ˜¯å¦è¿›ä½
        rtc_syntonised_nano_wrap <= 1'b1;
      end
      else begin
        rtc_syntonised_nano_wrap <= 1'b0;
      end

    end
  end



  always @(posedge rtc_clk)
  begin
    if (rtc_reset == 0) begin
       rtc_syntonised_nano[31:9] <= 23'h0;
    end
    else if ((!rtc_syntonised_subnano[28] & rtc_syntonised_nano[8])&rejust_fundement_f) begin

      if (rtc_syntonised_nano_wrap) begin//æœ‰è¿›ä½åˆ™æ¸…é›¶
        rtc_syntonised_nano[31:9] <= 23'h0;
      end
      else begin//å¦åˆ™æŒ‰è¿›ä½æ—¶é—´è‡ªå¢?
        rtc_syntonised_nano[31:9] <= rtc_syntonised_nano[31:9] + 1'b1;
      end

    end
	 else if(~rejust_fundement_f)
	 begin
	  rtc_syntonised_nano[31:9] <=syntonised_nanosec_field_r[31:9];
	 end
  end



  always @(posedge rtc_clk)//åŸºæœ¬æ—¶é’Ÿä¿®æ­£
  begin
    if (rtc_reset == 0) begin
      rtc_syntonised_sec <= 48'b0;
    end
    else if ((!rtc_syntonised_subnano[28] & rtc_syntonised_nano[8])&rejust_fundement_f) begin

      if (rtc_syntonised_nano_wrap) begin
        rtc_syntonised_sec <= rtc_syntonised_sec + 1'b1;//å½“çº³ç§’è¿›ä½æ—¶ï¼Œç§’åŸŸè‡ªå¢?
      end
    end
	 else if(~rejust_fundement_f)
	 begin
	   rtc_syntonised_sec[31:0]<=syntonised_sec_field_r[31:0];
	   rtc_syntonised_sec[47:32]<=syntonised_epoch_field_r[15:0];
	 end
  end





  always @(posedge rtc_clk)
  begin
    if (rtc_reset == 0) begin
      rtc_nano_plus_offset        <= 32'b0;
      rtc_synchronized_nano       <= 32'b0;
    end
    else begin
	 rtc_nano_plus_offset    <= rtc_syntonised_nano + {2'b0, nanosec_offset};//äº§ç”Ÿçº³ç§’åŸŸä¿®æ­£å??

  
      if (rtc_nano_plus_offset > 32'h3B9AC9FF) begin//32'h3B9AC9FFä¸ºçº³ç§’åŸŸæœ?å¤§å?¼ï¼Œè¶…è¿‡è¦å‡å?
        rtc_synchronized_nano <= rtc_nano_plus_offset - 32'h3B9ACA00;
      end

      else begin
        rtc_synchronized_nano <= rtc_nano_plus_offset;
      end

    end
  end



  always @(posedge rtc_clk)
  begin
    if (rtc_reset == 0 ) begin
      rtc_synchronized_nano_reg1  <= 32'b0;
    end
    else begin
      rtc_synchronized_nano_reg1  <= rtc_synchronized_nano;//ä¿®æ­£åçš„çº³ç§’åŸŸå?¼å»¶è¿Ÿä¸€ä¸ªclk
    end
  end




  assign inc_rtc_seconds = rtc_synchronized_nano_reg1[29] &
                           !rtc_synchronized_nano[29];//åˆ¤æ–­ä¿®æ­£åçš„çº³ç§’åŸŸå?¼æ˜¯å¦è¶…è¿‡æœ€å¤§å?¼ï¼Œè¶…è¿‡ç§’åŸŸéœ?è¦è‡ªå¢?




  always @(posedge rtc_clk)
  begin
    if (rtc_reset == 0 ) begin
      rtc_synchronized_sec <= 48'b0;
    end
    else begin
      if (offset_update_reg2) begin//ä¿®æ­£ä½¿èƒ½ä¿¡å·è¦å»¶è¿?2ä¸ªclkæ˜¯å› ä¸ºéœ€è¦ç­‰å¾…çº³ç§’åŸŸçš„ä¿®æ­£ï¼Œä¸åé¢è‡ªå¢?1åˆ†å¼€æ‰§è¡Œ
        rtc_synchronized_sec <= rtc_syntonised_sec +//ä¿®æ­£ä½¿èƒ½åˆ°æ¥åï¼Œä¿®æ­£ç§’åŸŸ
                                {epoch_offset, sec_offset};
      end
      else if (inc_rtc_seconds) begin
        rtc_synchronized_sec <= rtc_synchronized_sec + 1'b1;
      end
    end
  end
   
     
	  //é‡‡æ ·è¾“å‡º
  assign rtc_nanosec_field = rtc_synchronized_nano_reg1;
  assign rtc_sec_field     = rtc_synchronized_sec[31:0];
  assign rtc_epoch_field   = rtc_synchronized_sec[47:32];

    
	 //è¾“å‡ºåŸºæœ¬æ—¶é’Ÿ
  assign syntonised_nanosec_field = rtc_syntonised_nano;
  assign syntonised_sec_field     = rtc_syntonised_sec[31:0];
  assign syntonised_epoch_field   = rtc_syntonised_sec[47:32];




  always @(posedge rtc_clk)//ç§’åŸŸä¿®æ­£ä½¿èƒ½å»¶è¿Ÿä¸¤ä¸ªå‘¨æœŸ
  begin
    if (rtc_reset == 0 ) begin
      offset_update_reg1     <= 1'b0;
      offset_update_reg2     <= 1'b0;
    end
    else begin
      offset_update_reg1     <= gptp_vaild&gptp_sw;
      offset_update_reg2     <= offset_update_reg1;
      end
    end
 





endmodule
