digraph manager_compiler_graph {
prf_v2_Input_Generator[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="inputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="input_vector" ROWSPAN="1" COLSPAN="1">input_vector<BR/>clk=STREAM (100MHz)<BR/>width=768<BR/>PULL el=1 ael=2</TD></TR></TABLE></TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">Kernel : prf_v2_Input_Generator</TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="outputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="input_data_arr0_0" ROWSPAN="1" COLSPAN="1">input_data_arr0_0<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PUSH 5</TD><TD BGCOLOR="white" BORDER="1" PORT="input_data_arr0_1" ROWSPAN="1" COLSPAN="1">input_data_arr0_1<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PUSH 5</TD><TD BGCOLOR="white" BORDER="1" PORT="input_data_arr0_2" ROWSPAN="1" COLSPAN="1">input_data_arr0_2<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PUSH 5</TD><TD BGCOLOR="white" BORDER="1" PORT="input_data_arr0_3" ROWSPAN="1" COLSPAN="1">input_data_arr0_3<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PUSH 5</TD><TD BGCOLOR="white" BORDER="1" PORT="input_data_arr1_0" ROWSPAN="1" COLSPAN="1">input_data_arr1_0<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PUSH 5</TD><TD BGCOLOR="white" BORDER="1" PORT="input_data_arr1_1" ROWSPAN="1" COLSPAN="1">input_data_arr1_1<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PUSH 5</TD><TD BGCOLOR="white" BORDER="1" PORT="input_data_arr1_2" ROWSPAN="1" COLSPAN="1">input_data_arr1_2<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PUSH 5</TD><TD BGCOLOR="white" BORDER="1" PORT="input_data_arr1_3" ROWSPAN="1" COLSPAN="1">input_data_arr1_3<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PUSH 5</TD><TD BGCOLOR="white" BORDER="1" PORT="index_i" ROWSPAN="1" COLSPAN="1">index_i<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PUSH 5</TD><TD BGCOLOR="white" BORDER="1" PORT="index_j" ROWSPAN="1" COLSPAN="1">index_j<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PUSH 5</TD><TD BGCOLOR="white" BORDER="1" PORT="acc_type" ROWSPAN="1" COLSPAN="1">acc_type<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PUSH 5</TD><TD BGCOLOR="white" BORDER="1" PORT="write_enable" ROWSPAN="1" COLSPAN="1">write_enable<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PUSH 5</TD></TR></TABLE></TD></TR></TABLE>>];
prf_v2_Input_Generator_assign -> prf_v2_Kernel_assign[color=green headport="assignment_405" tailport="assignment_420"];
prf_v2_Input_Generator_assign -> prf_v2_Kernel_assign[color=green headport="assignment_405" tailport="assignment_420"];
prf_v2_Input_Generator_assign -> prf_v2_Kernel_assign[color=green headport="assignment_405" tailport="assignment_420"];
prf_v2_Input_Generator_assign -> prf_v2_Kernel_assign[color=green headport="assignment_405" tailport="assignment_420"];
prf_v2_Input_Generator_assign -> prf_v2_Kernel_assign[color=green headport="assignment_405" tailport="assignment_420"];
prf_v2_Input_Generator_assign -> prf_v2_Kernel_assign[color=green headport="assignment_405" tailport="assignment_420"];
prf_v2_Input_Generator_assign -> prf_v2_Kernel_assign[color=green headport="assignment_405" tailport="assignment_420"];
prf_v2_Input_Generator_assign -> prf_v2_Kernel_assign[color=green headport="assignment_405" tailport="assignment_420"];
prf_v2_Input_Generator_assign -> prf_v2_Kernel_assign[color=green headport="assignment_405" tailport="assignment_420"];
prf_v2_Input_Generator_assign -> prf_v2_Kernel_assign[color=green headport="assignment_405" tailport="assignment_420"];
prf_v2_Input_Generator_assign -> prf_v2_Kernel_assign[color=green headport="assignment_405" tailport="assignment_420"];
prf_v2_Input_Generator_assign -> prf_v2_Kernel_assign[color=green headport="assignment_405" tailport="assignment_420"];
prf_v2_Input_Generator_assign[shape=plaintext, label=<<TABLE  BORDER="0" CELLPADDING="0" CELLSPACING="0"><TR><TD BGCOLOR="green" BORDER="1" PORT="assignment_420" ROWSPAN="1" COLSPAN="1">4915200 : width_in_input_vector=768 width_out_input_data_arr0_0=64 width_out_input_data_arr0_1=64 width_out_input_data_arr0_2=64 width_out_input_data_arr0_3=64 width_out_input_data_arr1_0=64 width_out_input_data_arr1_1=64 width_out_input_data_arr1_2=64 width_out_input_data_arr1_3=64 width_out_index_i=64 width_out_index_j=64 width_out_acc_type=64 width_out_write_enable=64 clk=STREAM </TD></TR></TABLE>>];
prf_v2_Input_Generator_assign -> prf_v2_Input_Generator[color=gray];
PRFOutputGen[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="inputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="o_0_0" ROWSPAN="1" COLSPAN="1">o_0_0<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PULL el=1 ael=2</TD><TD BGCOLOR="white" BORDER="1" PORT="o_0_1" ROWSPAN="1" COLSPAN="1">o_0_1<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PULL el=1 ael=2</TD><TD BGCOLOR="white" BORDER="1" PORT="o_0_2" ROWSPAN="1" COLSPAN="1">o_0_2<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PULL el=1 ael=2</TD><TD BGCOLOR="white" BORDER="1" PORT="o_0_3" ROWSPAN="1" COLSPAN="1">o_0_3<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PULL el=1 ael=2</TD><TD BGCOLOR="white" BORDER="1" PORT="o_1_0" ROWSPAN="1" COLSPAN="1">o_1_0<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PULL el=1 ael=2</TD><TD BGCOLOR="white" BORDER="1" PORT="o_1_1" ROWSPAN="1" COLSPAN="1">o_1_1<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PULL el=1 ael=2</TD><TD BGCOLOR="white" BORDER="1" PORT="o_1_2" ROWSPAN="1" COLSPAN="1">o_1_2<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PULL el=1 ael=2</TD><TD BGCOLOR="white" BORDER="1" PORT="o_1_3" ROWSPAN="1" COLSPAN="1">o_1_3<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PULL el=1 ael=2</TD></TR></TABLE></TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">Kernel : PRFOutputGen</TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="outputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="output" ROWSPAN="1" COLSPAN="1">output<BR/>clk=STREAM (100MHz)<BR/>width=512<BR/>PUSH 5</TD></TR></TABLE></TD></TR></TABLE>>];
PRFOutputGen_assign -> output_assign[color=green headport="assignment_354" tailport="assignment_365"];
PRFOutputGen_assign[shape=plaintext, label=<<TABLE  BORDER="0" CELLPADDING="0" CELLSPACING="0"><TR><TD BGCOLOR="green" BORDER="1" PORT="assignment_365" ROWSPAN="1" COLSPAN="1">51200 : width_in_o_0_0=64 width_in_o_0_1=64 width_in_o_0_2=64 width_in_o_0_3=64 width_in_o_1_0=64 width_in_o_1_1=64 width_in_o_1_2=64 width_in_o_1_3=64 width_out_output=512 clk=STREAM </TD></TR></TABLE>>];
PRFOutputGen_assign -> PRFOutputGen[color=gray];
prf_v2_Kernel[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="inputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="index_i" ROWSPAN="1" COLSPAN="1">index_i<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PULL el=1 ael=2</TD><TD BGCOLOR="white" BORDER="1" PORT="index_j" ROWSPAN="1" COLSPAN="1">index_j<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PULL el=1 ael=2</TD><TD BGCOLOR="white" BORDER="1" PORT="acc_type" ROWSPAN="1" COLSPAN="1">acc_type<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PULL el=1 ael=2</TD><TD BGCOLOR="white" BORDER="1" PORT="write_enable" ROWSPAN="1" COLSPAN="1">write_enable<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PULL el=1 ael=2</TD><TD BGCOLOR="white" BORDER="1" PORT="input_data_arr0_0" ROWSPAN="1" COLSPAN="1">input_data_arr0_0<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PULL el=1 ael=2</TD><TD BGCOLOR="white" BORDER="1" PORT="input_data_arr0_1" ROWSPAN="1" COLSPAN="1">input_data_arr0_1<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PULL el=1 ael=2</TD><TD BGCOLOR="white" BORDER="1" PORT="input_data_arr0_2" ROWSPAN="1" COLSPAN="1">input_data_arr0_2<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PULL el=1 ael=2</TD><TD BGCOLOR="white" BORDER="1" PORT="input_data_arr0_3" ROWSPAN="1" COLSPAN="1">input_data_arr0_3<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PULL el=1 ael=2</TD><TD BGCOLOR="white" BORDER="1" PORT="input_data_arr1_0" ROWSPAN="1" COLSPAN="1">input_data_arr1_0<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PULL el=1 ael=2</TD><TD BGCOLOR="white" BORDER="1" PORT="input_data_arr1_1" ROWSPAN="1" COLSPAN="1">input_data_arr1_1<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PULL el=1 ael=2</TD><TD BGCOLOR="white" BORDER="1" PORT="input_data_arr1_2" ROWSPAN="1" COLSPAN="1">input_data_arr1_2<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PULL el=1 ael=2</TD><TD BGCOLOR="white" BORDER="1" PORT="input_data_arr1_3" ROWSPAN="1" COLSPAN="1">input_data_arr1_3<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PULL el=1 ael=2</TD></TR></TABLE></TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">Kernel : prf_v2_Kernel</TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="outputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="o_0_0" ROWSPAN="1" COLSPAN="1">o_0_0<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PUSH 5</TD><TD BGCOLOR="white" BORDER="1" PORT="o_0_1" ROWSPAN="1" COLSPAN="1">o_0_1<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PUSH 5</TD><TD BGCOLOR="white" BORDER="1" PORT="o_0_2" ROWSPAN="1" COLSPAN="1">o_0_2<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PUSH 5</TD><TD BGCOLOR="white" BORDER="1" PORT="o_0_3" ROWSPAN="1" COLSPAN="1">o_0_3<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PUSH 5</TD><TD BGCOLOR="white" BORDER="1" PORT="o_1_0" ROWSPAN="1" COLSPAN="1">o_1_0<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PUSH 5</TD><TD BGCOLOR="white" BORDER="1" PORT="o_1_1" ROWSPAN="1" COLSPAN="1">o_1_1<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PUSH 5</TD><TD BGCOLOR="white" BORDER="1" PORT="o_1_2" ROWSPAN="1" COLSPAN="1">o_1_2<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PUSH 5</TD><TD BGCOLOR="white" BORDER="1" PORT="o_1_3" ROWSPAN="1" COLSPAN="1">o_1_3<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PUSH 5</TD></TR></TABLE></TD></TR></TABLE>>];
prf_v2_Kernel_assign -> PRFOutputGen_assign[color=green headport="assignment_365" tailport="assignment_405"];
prf_v2_Kernel_assign -> PRFOutputGen_assign[color=green headport="assignment_365" tailport="assignment_405"];
prf_v2_Kernel_assign -> PRFOutputGen_assign[color=green headport="assignment_365" tailport="assignment_405"];
prf_v2_Kernel_assign -> PRFOutputGen_assign[color=green headport="assignment_365" tailport="assignment_405"];
prf_v2_Kernel_assign -> PRFOutputGen_assign[color=green headport="assignment_365" tailport="assignment_405"];
prf_v2_Kernel_assign -> PRFOutputGen_assign[color=green headport="assignment_365" tailport="assignment_405"];
prf_v2_Kernel_assign -> PRFOutputGen_assign[color=green headport="assignment_365" tailport="assignment_405"];
prf_v2_Kernel_assign -> PRFOutputGen_assign[color=green headport="assignment_365" tailport="assignment_405"];
prf_v2_Kernel_assign -> watch_prf_v2_Kernel_assign[color=green headport="assignment_380" tailport="assignment_405"];
prf_v2_Kernel_assign -> watch_prf_v2_Kernel_assign[color=green headport="assignment_380" tailport="assignment_405"];
prf_v2_Kernel_assign -> watch_prf_v2_Kernel_assign[color=green headport="assignment_380" tailport="assignment_405"];
prf_v2_Kernel_assign[shape=plaintext, label=<<TABLE  BORDER="0" CELLPADDING="0" CELLSPACING="0"><TR><TD BGCOLOR="green" BORDER="1" PORT="assignment_405" ROWSPAN="1" COLSPAN="1">409600 : width_in_index_i=64 width_in_index_j=64 width_in_acc_type=64 width_in_write_enable=64 width_in_input_data_arr0_0=64 width_in_input_data_arr0_1=64 width_in_input_data_arr0_2=64 width_in_input_data_arr0_3=64 width_in_input_data_arr1_0=64 width_in_input_data_arr1_1=64 width_in_input_data_arr1_2=64 width_in_input_data_arr1_3=64 width_out_o_0_0=64 width_out_o_0_1=64 width_out_o_0_2=64 width_out_o_0_3=64 width_out_o_1_0=64 width_out_o_1_1=64 width_out_o_1_2=64 width_out_o_1_3=64 width_watch_internal_watch_compute_b_output=32 width_watch_internal_watch_compute_bla_output=32 width_watch_internal_watch_compute_eq_output=1 clk=STREAM </TD></TR></TABLE>>];
prf_v2_Kernel_assign -> prf_v2_Kernel[color=gray];
input_vector[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">PCIe_From_Host_fwd : input_vector</TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="outputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="input_vector" ROWSPAN="1" COLSPAN="1">input_vector<BR/>clk=STREAM (100MHz)<BR/>width=128<BR/>PULL el=1 ael=8</TD></TR></TABLE></TD></TR></TABLE>>];
input_vector_assign -> prf_v2_Input_Generator_assign[color=green headport="assignment_420" tailport="assignment_423"];
input_vector_assign[shape=plaintext, label=<<TABLE  BORDER="0" CELLPADDING="0" CELLSPACING="0"><TR><TD BGCOLOR="green" BORDER="1" PORT="assignment_423" ROWSPAN="1" COLSPAN="1">4928000 : width=128 clk=STREAM </TD></TR></TABLE>>];
input_vector_assign -> input_vector[color=gray];
output[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="inputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="output" ROWSPAN="1" COLSPAN="1">output<BR/>clk=STREAM (100MHz)<BR/>width=128<BR/>PUSH 64</TD></TR></TABLE></TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">PCIe_To_Host_fwd : output</TD></TR></TABLE>>];
output_assign[shape=plaintext, label=<<TABLE  BORDER="0" CELLPADDING="0" CELLSPACING="0"><TR><TD BGCOLOR="green" BORDER="1" PORT="assignment_354" ROWSPAN="1" COLSPAN="1">0 : width=128 clk=STREAM </TD></TR></TABLE>>];
output_assign -> output[color=gray];
input_vector -> prf_v2_Input_Generator [headport="input_vector" tailport="input_vector" label="{D{data:1}}"]
prf_v2_Input_Generator -> prf_v2_Kernel [headport="index_i" tailport="index_i" label="{D{data:1}}"]
prf_v2_Input_Generator -> prf_v2_Kernel [headport="index_j" tailport="index_j" label="{D{data:1}}"]
prf_v2_Input_Generator -> prf_v2_Kernel [headport="acc_type" tailport="acc_type" label="{D{data:1}}"]
prf_v2_Input_Generator -> prf_v2_Kernel [headport="write_enable" tailport="write_enable" label="{D{data:1}}"]
prf_v2_Input_Generator -> prf_v2_Kernel [headport="input_data_arr0_0" tailport="input_data_arr0_0" label="{D{data:1}}"]
prf_v2_Kernel -> PRFOutputGen [headport="o_0_0" tailport="o_0_0" label="{D{data:1}}"]
prf_v2_Input_Generator -> prf_v2_Kernel [headport="input_data_arr0_1" tailport="input_data_arr0_1" label="{D{data:1}}"]
prf_v2_Kernel -> PRFOutputGen [headport="o_0_1" tailport="o_0_1" label="{D{data:1}}"]
prf_v2_Input_Generator -> prf_v2_Kernel [headport="input_data_arr0_2" tailport="input_data_arr0_2" label="{D{data:1}}"]
prf_v2_Kernel -> PRFOutputGen [headport="o_0_2" tailport="o_0_2" label="{D{data:1}}"]
prf_v2_Input_Generator -> prf_v2_Kernel [headport="input_data_arr0_3" tailport="input_data_arr0_3" label="{D{data:1}}"]
prf_v2_Kernel -> PRFOutputGen [headport="o_0_3" tailport="o_0_3" label="{D{data:1}}"]
prf_v2_Input_Generator -> prf_v2_Kernel [headport="input_data_arr1_0" tailport="input_data_arr1_0" label="{D{data:1}}"]
prf_v2_Kernel -> PRFOutputGen [headport="o_1_0" tailport="o_1_0" label="{D{data:1}}"]
prf_v2_Input_Generator -> prf_v2_Kernel [headport="input_data_arr1_1" tailport="input_data_arr1_1" label="{D{data:1}}"]
prf_v2_Kernel -> PRFOutputGen [headport="o_1_1" tailport="o_1_1" label="{D{data:1}}"]
prf_v2_Input_Generator -> prf_v2_Kernel [headport="input_data_arr1_2" tailport="input_data_arr1_2" label="{D{data:1}}"]
prf_v2_Kernel -> PRFOutputGen [headport="o_1_2" tailport="o_1_2" label="{D{data:1}}"]
prf_v2_Input_Generator -> prf_v2_Kernel [headport="input_data_arr1_3" tailport="input_data_arr1_3" label="{D{data:1}}"]
prf_v2_Kernel -> PRFOutputGen [headport="o_1_3" tailport="o_1_3" label="{D{data:1}}"]
PRFOutputGen -> output [headport="output" tailport="output" label="{D{data:1}}"]
}
