<!doctype html>
<html>
<head>
<title>PCFGQOS0_0 (DDRC) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___ddrc.html")>DDRC Module</a> &gt; PCFGQOS0_0 (DDRC) Register</p><h1>PCFGQOS0_0 (DDRC) Register</h1>
<h2>PCFGQOS0_0 (DDRC) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>PCFGQOS0_0</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000494</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD070494 (DDRC)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">rw<span class="tooltiptext">Normal read/write</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00000000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>Port 0 Read QoS Configuration Register 0</td></tr>
</table>
<p>This register is quasi-dynamic group 3. Group 3 registers can only be written when the controller is empty.</p>
<h2>PCFGQOS0_0 (DDRC) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>rqos_map_region1</td><td class="center">21:20</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>This bitfield indicates the traffic class of region 1.<br/>Valid values are:<br/>0: LPR, 1: VPR, 2: HPR.<br/>For dual address queue configurations, region1 maps to the blue address queue.<br/>In this case, valid values are<br/>0: LPR and 1: VPR only.</td></tr>
<tr valign=top><td>rqos_map_region0</td><td class="center">17:16</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>This bitfield indicates the traffic class of region 0.<br/>Valid values are:<br/>0: LPR, 1: VPR, 2: HPR.<br/>For dual address queue configurations, region 0 maps to the blue address queue.<br/>In this case, valid values are:<br/>0: LPR and 1: VPR only.</td></tr>
<tr valign=top><td>rqos_map_level1</td><td class="center"> 3:0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Separation level1 indicating the end of region0 mapping; start of region0 is 0. Possible values for level1 are 0 to 13 (for dual RAQ) or 0 to 14 (for single RAQ) which corresponds to arqos.<br/>Note that for PA, arqos values are used directly as port priorities, where the higher the value corresponds to higher port priority.<br/>All of the map_level* registers must be set to distinct values.</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>