var searchData=
[
  ['s_5fqa',['s_qA',['../misc__math_8h.html#a08410681ba3bf94f28eb292acd2e8455',1,'misc_math.h']]],
  ['s_5fqn',['s_qN',['../misc__math_8h.html#a7f9f456b2e7089ff6280025ed9fc46e1',1,'misc_math.h']]],
  ['s_5fqp',['s_qP',['../misc__math_8h.html#a5da054c0df014f54c84ea22657f0e625',1,'misc_math.h']]],
  ['sdio_5firqhandler',['SDIO_IRQHandler',['../_s_t_m32_f4xx_2inc_2pios__chibios__transition__priv_8h.html#a44b56def4842b9f9ba6ce93e4dfe6361',1,'pios_chibios_transition_priv.h']]],
  ['semaphore_5fmagic',['SEMAPHORE_MAGIC',['../posix_2pios__semaphore_8c.html#a684d0877e4215a721d813d64a6f199fe',1,'pios_semaphore.c']]],
  ['set_5fbits',['SET_BITS',['../_s_t_m32_2pios__servo_8c.html#a03428792c8dfab8bf1671ba455af007e',1,'pios_servo.c']]],
  ['sha1_5fblock_5fsize',['SHA1_BLOCK_SIZE',['../sha1_8h.html#a4be887a15639aa78e6a129b9c8f4d2b9',1,'sha1.h']]],
  ['smoothcontrol_5fchamfer_5fstart',['SMOOTHCONTROL_CHAMFER_START',['../smoothcontrol_8h.html#a05d4df3b3a13a12bd8ae4ca788cb307c',1,'smoothcontrol.h']]],
  ['smoothcontrol_5fduty_5fcycle',['SMOOTHCONTROL_DUTY_CYCLE',['../smoothcontrol_8h.html#a4cfe64fc9d6e9a8f05f9d84de471d127',1,'smoothcontrol.h']]],
  ['smoothcontrol_5fextended_5fduty_5fcycle',['SMOOTHCONTROL_EXTENDED_DUTY_CYCLE',['../smoothcontrol_8h.html#a5a5b6c0a93ab47c510abc5ad987f7bc8',1,'smoothcontrol.h']]],
  ['smoothcontrol_5fpredictor_5fslope',['SMOOTHCONTROL_PREDICTOR_SLOPE',['../smoothcontrol_8h.html#a46b5627b43a6823c675b29edaaad5f00',1,'smoothcontrol.h']]],
  ['smoothcontrol_5ftimebomb',['SMOOTHCONTROL_TIMEBOMB',['../smoothcontrol_8h.html#abb523eb30c3d86933d2cd4a4e1f71fb7',1,'smoothcontrol.h']]],
  ['sphsn',['SPHSN',['../tranmerc_8c.html#a9db8790397c162fd7050c1092891234a',1,'tranmerc.c']]],
  ['sphsr',['SPHSR',['../tranmerc_8c.html#a2ec7555af537ec6ef77216bc0bc7820d',1,'tranmerc.c']]],
  ['sphtmd',['SPHTMD',['../tranmerc_8c.html#ae9bee3f7c0b17fd637de646ceef253ce',1,'tranmerc.c']]],
  ['spi1_5firqhandler',['SPI1_IRQHandler',['../_s_t_m32_f10x_2pios__chibios__transition__priv_8h.html#adc38983c3ec1357840b21472ff1a2147',1,'SPI1_IRQHandler():&#160;pios_chibios_transition_priv.h'],['../_s_t_m32_f30x_2inc_2pios__chibios__transition__priv_8h.html#adc38983c3ec1357840b21472ff1a2147',1,'SPI1_IRQHandler():&#160;pios_chibios_transition_priv.h'],['../_s_t_m32_f4xx_2inc_2pios__chibios__transition__priv_8h.html#adc38983c3ec1357840b21472ff1a2147',1,'SPI1_IRQHandler():&#160;pios_chibios_transition_priv.h']]],
  ['spi2_5firqhandler',['SPI2_IRQHandler',['../_s_t_m32_f10x_2pios__chibios__transition__priv_8h.html#aaace6fa425ba2038de9ce01755070057',1,'SPI2_IRQHandler():&#160;pios_chibios_transition_priv.h'],['../_s_t_m32_f30x_2inc_2pios__chibios__transition__priv_8h.html#aaace6fa425ba2038de9ce01755070057',1,'SPI2_IRQHandler():&#160;pios_chibios_transition_priv.h'],['../_s_t_m32_f4xx_2inc_2pios__chibios__transition__priv_8h.html#aaace6fa425ba2038de9ce01755070057',1,'SPI2_IRQHandler():&#160;pios_chibios_transition_priv.h']]],
  ['spi3_5firqhandler',['SPI3_IRQHandler',['../_s_t_m32_f10x_2pios__chibios__transition__priv_8h.html#ad9e1203f13593d969234331ceb55d7d2',1,'SPI3_IRQHandler():&#160;pios_chibios_transition_priv.h'],['../_s_t_m32_f30x_2inc_2pios__chibios__transition__priv_8h.html#ad9e1203f13593d969234331ceb55d7d2',1,'SPI3_IRQHandler():&#160;pios_chibios_transition_priv.h'],['../_s_t_m32_f4xx_2inc_2pios__chibios__transition__priv_8h.html#ad9e1203f13593d969234331ceb55d7d2',1,'SPI3_IRQHandler():&#160;pios_chibios_transition_priv.h']]],
  ['spi_5fmax_5fsubdev',['SPI_MAX_SUBDEV',['../pios__spi__posix__priv_8h.html#af46b4c50b3b72e504155b2a23ab1cc7a',1,'pios_spi_posix_priv.h']]],
  ['stm32_5fhse_5fenabled',['STM32_HSE_ENABLED',['../pipxtreme_2fw_2mcuconf_8h.html#ad94c4a0da6c8c7a3d0b800fdc0dbebfa',1,'mcuconf.h']]],
  ['stm32_5fhsi_5fenabled',['STM32_HSI_ENABLED',['../pipxtreme_2fw_2mcuconf_8h.html#a2044f0288f2c20b27d6eee1e1a1e6256',1,'mcuconf.h']]],
  ['stm32_5flse_5fenabled',['STM32_LSE_ENABLED',['../pipxtreme_2fw_2mcuconf_8h.html#a05b49e91f478558d33b2b862718758fa',1,'mcuconf.h']]],
  ['stm32_5flsi_5fenabled',['STM32_LSI_ENABLED',['../pipxtreme_2fw_2mcuconf_8h.html#a02b4e3e6222baab7ee448cbbb2273370',1,'mcuconf.h']]],
  ['stm32_5fno_5finit',['STM32_NO_INIT',['../pipxtreme_2fw_2mcuconf_8h.html#affb519ca907542b6bff9104700c0009d',1,'mcuconf.h']]],
  ['stm32_5fpllmul_5fvalue',['STM32_PLLMUL_VALUE',['../pipxtreme_2fw_2mcuconf_8h.html#a0015fc8f73017358a7025ba57a265a11',1,'mcuconf.h']]],
  ['stm32_5fpllsrc',['STM32_PLLSRC',['../pipxtreme_2fw_2mcuconf_8h.html#a811cfbd049f0ab00976def9593849d32',1,'mcuconf.h']]],
  ['stm32_5fpls',['STM32_PLS',['../pipxtreme_2fw_2mcuconf_8h.html#a6f4f9c19c6b1a1c3694278a542e3c60d',1,'mcuconf.h']]],
  ['stm32_5fprediv_5fvalue',['STM32_PREDIV_VALUE',['../pipxtreme_2fw_2mcuconf_8h.html#a6a1dc0d1f404db00250eee320ee70b60',1,'mcuconf.h']]],
  ['stm32_5fpvd_5fenable',['STM32_PVD_ENABLE',['../pipxtreme_2fw_2mcuconf_8h.html#ab70d9b5c3764aac6282d594d8f6a88ec',1,'mcuconf.h']]],
  ['stm32_5fsw',['STM32_SW',['../pipxtreme_2fw_2mcuconf_8h.html#a29204b81c265dd6e124fbcf12a2c8d6f',1,'mcuconf.h']]],
  ['stm32f103_5fmcuconf',['STM32F103_MCUCONF',['../pipxtreme_2fw_2mcuconf_8h.html#ad7b7b19561ee40d868f200677e7fef02',1,'mcuconf.h']]],
  ['str_5fbuf_5flen',['STR_BUF_LEN',['../logging_8c.html#a54a5d71f269fa06fe95f90cce7c27dc6',1,'logging.c']]]
];
