<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="0">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/uart_loopback_0/inst/u2/rxbuf[7]"/>
        <net name="design_1_i/uart_loopback_0/inst/u2/rxbuf[6]"/>
        <net name="design_1_i/uart_loopback_0/inst/u2/rxbuf[5]"/>
        <net name="design_1_i/uart_loopback_0/inst/u2/rxbuf[4]"/>
        <net name="design_1_i/uart_loopback_0/inst/u2/rxbuf[3]"/>
        <net name="design_1_i/uart_loopback_0/inst/u2/rxbuf[2]"/>
        <net name="design_1_i/uart_loopback_0/inst/u2/rxbuf[1]"/>
        <net name="design_1_i/uart_loopback_0/inst/u2/rxbuf[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/uart_loopback_0/inst/u2/counter_reg[31]"/>
        <net name="design_1_i/uart_loopback_0/inst/u2/counter_reg[30]"/>
        <net name="design_1_i/uart_loopback_0/inst/u2/counter_reg[29]"/>
        <net name="design_1_i/uart_loopback_0/inst/u2/counter_reg[28]"/>
        <net name="design_1_i/uart_loopback_0/inst/u2/counter_reg[27]"/>
        <net name="design_1_i/uart_loopback_0/inst/u2/counter_reg[26]"/>
        <net name="design_1_i/uart_loopback_0/inst/u2/counter_reg[25]"/>
        <net name="design_1_i/uart_loopback_0/inst/u2/counter_reg[24]"/>
        <net name="design_1_i/uart_loopback_0/inst/u2/counter_reg[23]"/>
        <net name="design_1_i/uart_loopback_0/inst/u2/counter_reg[22]"/>
        <net name="design_1_i/uart_loopback_0/inst/u2/counter_reg[21]"/>
        <net name="design_1_i/uart_loopback_0/inst/u2/counter_reg[20]"/>
        <net name="design_1_i/uart_loopback_0/inst/u2/counter_reg[19]"/>
        <net name="design_1_i/uart_loopback_0/inst/u2/counter_reg[18]"/>
        <net name="design_1_i/uart_loopback_0/inst/u2/counter_reg[17]"/>
        <net name="design_1_i/uart_loopback_0/inst/u2/counter_reg[16]"/>
        <net name="design_1_i/uart_loopback_0/inst/u2/counter_reg[15]"/>
        <net name="design_1_i/uart_loopback_0/inst/u2/counter_reg[14]"/>
        <net name="design_1_i/uart_loopback_0/inst/u2/counter_reg[13]"/>
        <net name="design_1_i/uart_loopback_0/inst/u2/counter_reg[12]"/>
        <net name="design_1_i/uart_loopback_0/inst/u2/counter_reg[11]"/>
        <net name="design_1_i/uart_loopback_0/inst/u2/counter_reg[10]"/>
        <net name="design_1_i/uart_loopback_0/inst/u2/counter_reg[9]"/>
        <net name="design_1_i/uart_loopback_0/inst/u2/counter_reg[8]"/>
        <net name="design_1_i/uart_loopback_0/inst/u2/counter_reg[7]"/>
        <net name="design_1_i/uart_loopback_0/inst/u2/counter_reg[6]"/>
        <net name="design_1_i/uart_loopback_0/inst/u2/counter_reg[5]"/>
        <net name="design_1_i/uart_loopback_0/inst/u2/counter_reg[4]"/>
        <net name="design_1_i/uart_loopback_0/inst/u2/counter_reg[3]"/>
        <net name="design_1_i/uart_loopback_0/inst/u2/counter_reg[2]"/>
        <net name="design_1_i/uart_loopback_0/inst/u2/counter_reg[1]"/>
        <net name="design_1_i/uart_loopback_0/inst/u2/counter_reg[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/uart_loopback_0/inst/u2/rxd"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/uart_loopback_0/inst/u2/status"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/uart_loopback_0/inst/u2/next"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/uart_loopback_0/inst/u2/watch"/>
      </nets>
    </probe>
  </probeset>
</probeData>
