{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1713649095930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_1.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_1 " "Found entity 1: lab3_1" {  } { { "lab3_1.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/5th semester/lab3/lab3_1/lab3_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713649101819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713649101819 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab3_1 " "Elaborating entity \"lab3_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1713649101830 ""}
