INFO: [VRFC 10-2263] Analyzing Verilog file "C:/minisys1/minisys1.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/minisys1/minisys1.srcs/sources_1/imports/minisys/ifetc32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetc32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/minisys1_classfiles/minisys/sim/ifetc32_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifetc32_sim
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/minisys1_classfiles/minisys/sim/ifetc32_sim.v:46]
