# Day 1 – 2-Input AND Gate

### 🔍 Description:
Created a basic 2-input AND gate using Verilog and simulated it with a testbench.

### 📁 Files:
- design.sv – Verilog module
- testbench.sv – Testbench
- waveform.png – Simulation waveform

### ⚙ Simulation Output:
