{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1765933274548 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition " "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765933274549 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 16 19:01:14 2025 " "Processing started: Tue Dec 16 19:01:14 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765933274549 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765933274549 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off restador4Bits -c restador4Bits " "Command: quartus_map --read_settings_files=on --write_settings_files=off restador4Bits -c restador4Bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765933274549 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1765933274906 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1765933274906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restador4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file restador4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 restador4Bits-componentes " "Found design unit 1: restador4Bits-componentes" {  } { { "restador4Bits.vhd" "" { Text "C:/Apli/Res_comp/restador4Bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765933284378 ""} { "Info" "ISGN_ENTITY_NAME" "1 restador4Bits " "Found entity 1: restador4Bits" {  } { { "restador4Bits.vhd" "" { Text "C:/Apli/Res_comp/restador4Bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765933284378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765933284378 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "restador4Bits " "Elaborating entity \"restador4Bits\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1765933284419 ""}
{ "Warning" "WSGN_SEARCH_FILE" "semirestador.vhd 2 1 " "Using design file semirestador.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 semiRestador-Ecuacion " "Found design unit 1: semiRestador-Ecuacion" {  } { { "semirestador.vhd" "" { Text "C:/Apli/Res_comp/semirestador.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765933284432 ""} { "Info" "ISGN_ENTITY_NAME" "1 semiRestador " "Found entity 1: semiRestador" {  } { { "semirestador.vhd" "" { Text "C:/Apli/Res_comp/semirestador.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765933284432 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1765933284432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "semiRestador semiRestador:INST_semiS " "Elaborating entity \"semiRestador\" for hierarchy \"semiRestador:INST_semiS\"" {  } { { "restador4Bits.vhd" "INST_semiS" { Text "C:/Apli/Res_comp/restador4Bits.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765933284433 ""}
{ "Warning" "WSGN_SEARCH_FILE" "restadorcompleto.vhd 2 1 " "Using design file restadorcompleto.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 restadorCompleto-Ecuacion " "Found design unit 1: restadorCompleto-Ecuacion" {  } { { "restadorcompleto.vhd" "" { Text "C:/Apli/Res_comp/restadorcompleto.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765933284446 ""} { "Info" "ISGN_ENTITY_NAME" "1 restadorCompleto " "Found entity 1: restadorCompleto" {  } { { "restadorcompleto.vhd" "" { Text "C:/Apli/Res_comp/restadorcompleto.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765933284446 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1765933284446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restadorCompleto restadorCompleto:INST_restadorC " "Elaborating entity \"restadorCompleto\" for hierarchy \"restadorCompleto:INST_restadorC\"" {  } { { "restador4Bits.vhd" "INST_restadorC" { Text "C:/Apli/Res_comp/restador4Bits.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765933284446 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25 " "Implemented 25 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1765933284737 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1765933284737 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Implemented 9 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1765933284737 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1765933284737 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765933284771 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 16 19:01:24 2025 " "Processing ended: Tue Dec 16 19:01:24 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765933284771 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765933284771 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765933284771 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1765933284771 ""}
