Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Dec 16 02:17:27 2025
| Host         : mike-laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file NEXYS4_DDR_timing_summary_routed.rpt -pb NEXYS4_DDR_timing_summary_routed.pb -rpx NEXYS4_DDR_timing_summary_routed.rpx -warn_on_violation
| Design       : NEXYS4_DDR
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 2768 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.414      -12.236                    109                 7860        0.061        0.000                      0                 7860        3.000        0.000                       0                  2770  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
CLK100MHZ             {0.000 5.000}        10.000          100.000         
  clk_out1_sys_clk    {0.000 3.571}        7.143           140.000         
  clkfbout_sys_clk    {0.000 25.000}       50.000          20.000          
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_sys_clk_1  {0.000 3.571}        7.143           140.000         
  clkfbout_sys_clk_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_sys_clk         -0.414      -12.236                    109                 7860        0.181        0.000                      0                 7860        3.071        0.000                       0                  2766  
  clkfbout_sys_clk                                                                                                                                                     48.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_sys_clk_1       -0.412      -12.009                    109                 7860        0.181        0.000                      0                 7860        3.071        0.000                       0                  2766  
  clkfbout_sys_clk_1                                                                                                                                                   48.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_sys_clk_1  clk_out1_sys_clk         -0.414      -12.236                    109                 7860        0.061        0.000                      0                 7860  
clk_out1_sys_clk    clk_out1_sys_clk_1       -0.414      -12.236                    109                 7860        0.061        0.000                      0                 7860  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk

Setup :          109  Failing Endpoints,  Worst Slack       -0.414ns,  Total Violation      -12.236ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.414ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.903ns  (logic 2.622ns (37.984%)  route 4.281ns (62.016%))
  Logic Levels:           8  (LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 6.375 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.297    -0.320    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.526 f  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.744     2.271    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X11Y97         LUT6 (Prop_lut6_I0_O)        0.097     2.368 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4/O
                         net (fo=10, routed)          0.777     3.145    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I0_O)        0.097     3.242 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27/O
                         net (fo=1, routed)           0.205     3.447    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I1_O)        0.097     3.544 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16/O
                         net (fo=4, routed)           0.701     4.245    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16_n_0
    SLICE_X28Y97         LUT2 (Prop_lut2_I0_O)        0.097     4.342 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=3, routed)           0.115     4.458    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I5_O)        0.097     4.555 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=5, routed)           0.613     5.168    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I3_O)        0.097     5.265 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_2/O
                         net (fo=38, routed)          0.258     5.522    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_2_n_0
    SLICE_X12Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.619 f  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_3/O
                         net (fo=133, routed)         0.380     6.000    sigma/sigma_tile/sfr/genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY
    SLICE_X13Y96         LUT2 (Prop_lut2_I1_O)        0.097     6.097 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_1/O
                         net (fo=36, routed)          0.487     6.583    sigma/sigma_tile/riscv/SR[0]
    SLICE_X12Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.136     6.375    sigma/sigma_tile/riscv/clk_out1
    SLICE_X12Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][30]/C
                         clock pessimism              0.287     6.662    
                         clock uncertainty           -0.120     6.542    
    SLICE_X12Y100        FDRE (Setup_fdre_C_R)       -0.373     6.169    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][30]
  -------------------------------------------------------------------
                         required time                          6.169    
                         arrival time                          -6.583    
  -------------------------------------------------------------------
                         slack                                 -0.414    

Slack (VIOLATED) :        -0.308ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.878ns  (logic 2.622ns (38.124%)  route 4.256ns (61.876%))
  Logic Levels:           8  (LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 6.396 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.297    -0.320    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.526 f  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.744     2.271    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X11Y97         LUT6 (Prop_lut6_I0_O)        0.097     2.368 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4/O
                         net (fo=10, routed)          0.777     3.145    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I0_O)        0.097     3.242 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27/O
                         net (fo=1, routed)           0.205     3.447    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I1_O)        0.097     3.544 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16/O
                         net (fo=4, routed)           0.701     4.245    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16_n_0
    SLICE_X28Y97         LUT2 (Prop_lut2_I0_O)        0.097     4.342 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=3, routed)           0.115     4.458    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I5_O)        0.097     4.555 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=5, routed)           0.613     5.168    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I3_O)        0.097     5.265 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_2/O
                         net (fo=38, routed)          0.258     5.522    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_2_n_0
    SLICE_X12Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.619 f  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_3/O
                         net (fo=133, routed)         0.380     6.000    sigma/sigma_tile/sfr/genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY
    SLICE_X13Y96         LUT2 (Prop_lut2_I1_O)        0.097     6.097 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_1/O
                         net (fo=36, routed)          0.461     6.558    sigma/sigma_tile/riscv/SR[0]
    SLICE_X14Y99         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.157     6.396    sigma/sigma_tile/riscv/clk_out1
    SLICE_X14Y99         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][12]/C
                         clock pessimism              0.348     6.743    
                         clock uncertainty           -0.120     6.623    
    SLICE_X14Y99         FDRE (Setup_fdre_C_R)       -0.373     6.250    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][12]
  -------------------------------------------------------------------
                         required time                          6.250    
                         arrival time                          -6.558    
  -------------------------------------------------------------------
                         slack                                 -0.308    

Slack (VIOLATED) :        -0.231ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        7.116ns  (logic 2.622ns (36.846%)  route 4.494ns (63.154%))
  Logic Levels:           8  (LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 6.369 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.297    -0.320    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.526 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.744     2.271    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X11Y97         LUT6 (Prop_lut6_I0_O)        0.097     2.368 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4/O
                         net (fo=10, routed)          0.777     3.145    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I0_O)        0.097     3.242 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27/O
                         net (fo=1, routed)           0.205     3.447    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I1_O)        0.097     3.544 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16/O
                         net (fo=4, routed)           0.701     4.245    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16_n_0
    SLICE_X28Y97         LUT2 (Prop_lut2_I0_O)        0.097     4.342 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=3, routed)           0.344     4.686    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X30Y95         LUT2 (Prop_lut2_I0_O)        0.097     4.783 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][0]_i_7/O
                         net (fo=30, routed)          0.858     5.641    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][0]_i_7_n_0
    SLICE_X33Y101        LUT5 (Prop_lut5_I2_O)        0.097     5.738 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][14]_i_5/O
                         net (fo=1, routed)           0.355     6.093    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][14]_i_5_n_0
    SLICE_X28Y107        LUT6 (Prop_lut6_I1_O)        0.097     6.190 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][14]_i_2/O
                         net (fo=1, routed)           0.510     6.700    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][14]_i_2_n_0
    SLICE_X28Y110        LUT6 (Prop_lut6_I0_O)        0.097     6.797 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][14]_i_1/O
                         net (fo=1, routed)           0.000     6.797    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][alu_op1_wide][14]
    SLICE_X28Y110        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.130     6.369    sigma/sigma_tile/riscv/clk_out1
    SLICE_X28Y110        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][14]/C
                         clock pessimism              0.287     6.656    
                         clock uncertainty           -0.120     6.536    
    SLICE_X28Y110        FDRE (Setup_fdre_C_D)        0.030     6.566    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][14]
  -------------------------------------------------------------------
                         required time                          6.566    
                         arrival time                          -6.797    
  -------------------------------------------------------------------
                         slack                                 -0.231    

Slack (VIOLATED) :        -0.220ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.790ns  (logic 2.622ns (38.616%)  route 4.168ns (61.384%))
  Logic Levels:           8  (LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 6.396 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.297    -0.320    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.526 f  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.744     2.271    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X11Y97         LUT6 (Prop_lut6_I0_O)        0.097     2.368 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4/O
                         net (fo=10, routed)          0.777     3.145    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I0_O)        0.097     3.242 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27/O
                         net (fo=1, routed)           0.205     3.447    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I1_O)        0.097     3.544 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16/O
                         net (fo=4, routed)           0.701     4.245    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16_n_0
    SLICE_X28Y97         LUT2 (Prop_lut2_I0_O)        0.097     4.342 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=3, routed)           0.115     4.458    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I5_O)        0.097     4.555 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=5, routed)           0.613     5.168    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I3_O)        0.097     5.265 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_2/O
                         net (fo=38, routed)          0.258     5.522    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_2_n_0
    SLICE_X12Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.619 f  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_3/O
                         net (fo=133, routed)         0.380     6.000    sigma/sigma_tile/sfr/genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY
    SLICE_X13Y96         LUT2 (Prop_lut2_I1_O)        0.097     6.097 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_1/O
                         net (fo=36, routed)          0.374     6.470    sigma/sigma_tile/riscv/SR[0]
    SLICE_X12Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.157     6.396    sigma/sigma_tile/riscv/clk_out1
    SLICE_X12Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][18]/C
                         clock pessimism              0.348     6.743    
                         clock uncertainty           -0.120     6.623    
    SLICE_X12Y95         FDRE (Setup_fdre_C_R)       -0.373     6.250    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][18]
  -------------------------------------------------------------------
                         required time                          6.250    
                         arrival time                          -6.470    
  -------------------------------------------------------------------
                         slack                                 -0.220    

Slack (VIOLATED) :        -0.220ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.790ns  (logic 2.622ns (38.616%)  route 4.168ns (61.384%))
  Logic Levels:           8  (LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 6.396 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.297    -0.320    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.526 f  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.744     2.271    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X11Y97         LUT6 (Prop_lut6_I0_O)        0.097     2.368 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4/O
                         net (fo=10, routed)          0.777     3.145    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I0_O)        0.097     3.242 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27/O
                         net (fo=1, routed)           0.205     3.447    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I1_O)        0.097     3.544 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16/O
                         net (fo=4, routed)           0.701     4.245    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16_n_0
    SLICE_X28Y97         LUT2 (Prop_lut2_I0_O)        0.097     4.342 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=3, routed)           0.115     4.458    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I5_O)        0.097     4.555 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=5, routed)           0.613     5.168    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I3_O)        0.097     5.265 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_2/O
                         net (fo=38, routed)          0.258     5.522    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_2_n_0
    SLICE_X12Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.619 f  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_3/O
                         net (fo=133, routed)         0.380     6.000    sigma/sigma_tile/sfr/genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY
    SLICE_X13Y96         LUT2 (Prop_lut2_I1_O)        0.097     6.097 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_1/O
                         net (fo=36, routed)          0.374     6.470    sigma/sigma_tile/riscv/SR[0]
    SLICE_X12Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.157     6.396    sigma/sigma_tile/riscv/clk_out1
    SLICE_X12Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][26]/C
                         clock pessimism              0.348     6.743    
                         clock uncertainty           -0.120     6.623    
    SLICE_X12Y95         FDRE (Setup_fdre_C_R)       -0.373     6.250    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][26]
  -------------------------------------------------------------------
                         required time                          6.250    
                         arrival time                          -6.470    
  -------------------------------------------------------------------
                         slack                                 -0.220    

Slack (VIOLATED) :        -0.220ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.790ns  (logic 2.622ns (38.616%)  route 4.168ns (61.384%))
  Logic Levels:           8  (LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 6.396 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.297    -0.320    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.526 f  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.744     2.271    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X11Y97         LUT6 (Prop_lut6_I0_O)        0.097     2.368 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4/O
                         net (fo=10, routed)          0.777     3.145    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I0_O)        0.097     3.242 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27/O
                         net (fo=1, routed)           0.205     3.447    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I1_O)        0.097     3.544 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16/O
                         net (fo=4, routed)           0.701     4.245    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16_n_0
    SLICE_X28Y97         LUT2 (Prop_lut2_I0_O)        0.097     4.342 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=3, routed)           0.115     4.458    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I5_O)        0.097     4.555 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=5, routed)           0.613     5.168    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I3_O)        0.097     5.265 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_2/O
                         net (fo=38, routed)          0.258     5.522    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_2_n_0
    SLICE_X12Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.619 f  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_3/O
                         net (fo=133, routed)         0.380     6.000    sigma/sigma_tile/sfr/genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY
    SLICE_X13Y96         LUT2 (Prop_lut2_I1_O)        0.097     6.097 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_1/O
                         net (fo=36, routed)          0.374     6.470    sigma/sigma_tile/riscv/SR[0]
    SLICE_X12Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.157     6.396    sigma/sigma_tile/riscv/clk_out1
    SLICE_X12Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][29]/C
                         clock pessimism              0.348     6.743    
                         clock uncertainty           -0.120     6.623    
    SLICE_X12Y95         FDRE (Setup_fdre_C_R)       -0.373     6.250    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][29]
  -------------------------------------------------------------------
                         required time                          6.250    
                         arrival time                          -6.470    
  -------------------------------------------------------------------
                         slack                                 -0.220    

Slack (VIOLATED) :        -0.220ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.790ns  (logic 2.622ns (38.616%)  route 4.168ns (61.384%))
  Logic Levels:           8  (LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 6.396 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.297    -0.320    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.526 f  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.744     2.271    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X11Y97         LUT6 (Prop_lut6_I0_O)        0.097     2.368 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4/O
                         net (fo=10, routed)          0.777     3.145    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I0_O)        0.097     3.242 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27/O
                         net (fo=1, routed)           0.205     3.447    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I1_O)        0.097     3.544 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16/O
                         net (fo=4, routed)           0.701     4.245    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16_n_0
    SLICE_X28Y97         LUT2 (Prop_lut2_I0_O)        0.097     4.342 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=3, routed)           0.115     4.458    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I5_O)        0.097     4.555 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=5, routed)           0.613     5.168    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I3_O)        0.097     5.265 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_2/O
                         net (fo=38, routed)          0.258     5.522    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_2_n_0
    SLICE_X12Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.619 f  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_3/O
                         net (fo=133, routed)         0.380     6.000    sigma/sigma_tile/sfr/genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY
    SLICE_X13Y96         LUT2 (Prop_lut2_I1_O)        0.097     6.097 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_1/O
                         net (fo=36, routed)          0.374     6.470    sigma/sigma_tile/riscv/SR[0]
    SLICE_X12Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.157     6.396    sigma/sigma_tile/riscv/clk_out1
    SLICE_X12Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][3]/C
                         clock pessimism              0.348     6.743    
                         clock uncertainty           -0.120     6.623    
    SLICE_X12Y95         FDRE (Setup_fdre_C_R)       -0.373     6.250    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][3]
  -------------------------------------------------------------------
                         required time                          6.250    
                         arrival time                          -6.470    
  -------------------------------------------------------------------
                         slack                                 -0.220    

Slack (VIOLATED) :        -0.220ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.790ns  (logic 2.622ns (38.616%)  route 4.168ns (61.384%))
  Logic Levels:           8  (LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 6.396 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.297    -0.320    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.526 f  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.744     2.271    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X11Y97         LUT6 (Prop_lut6_I0_O)        0.097     2.368 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4/O
                         net (fo=10, routed)          0.777     3.145    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I0_O)        0.097     3.242 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27/O
                         net (fo=1, routed)           0.205     3.447    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I1_O)        0.097     3.544 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16/O
                         net (fo=4, routed)           0.701     4.245    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16_n_0
    SLICE_X28Y97         LUT2 (Prop_lut2_I0_O)        0.097     4.342 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=3, routed)           0.115     4.458    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I5_O)        0.097     4.555 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=5, routed)           0.613     5.168    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I3_O)        0.097     5.265 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_2/O
                         net (fo=38, routed)          0.258     5.522    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_2_n_0
    SLICE_X12Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.619 f  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_3/O
                         net (fo=133, routed)         0.380     6.000    sigma/sigma_tile/sfr/genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY
    SLICE_X13Y96         LUT2 (Prop_lut2_I1_O)        0.097     6.097 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_1/O
                         net (fo=36, routed)          0.374     6.470    sigma/sigma_tile/riscv/SR[0]
    SLICE_X12Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.157     6.396    sigma/sigma_tile/riscv/clk_out1
    SLICE_X12Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][4]/C
                         clock pessimism              0.348     6.743    
                         clock uncertainty           -0.120     6.623    
    SLICE_X12Y95         FDRE (Setup_fdre_C_R)       -0.373     6.250    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][4]
  -------------------------------------------------------------------
                         required time                          6.250    
                         arrival time                          -6.470    
  -------------------------------------------------------------------
                         slack                                 -0.220    

Slack (VIOLATED) :        -0.220ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.790ns  (logic 2.622ns (38.616%)  route 4.168ns (61.384%))
  Logic Levels:           8  (LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 6.396 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.297    -0.320    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.526 f  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.744     2.271    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X11Y97         LUT6 (Prop_lut6_I0_O)        0.097     2.368 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4/O
                         net (fo=10, routed)          0.777     3.145    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I0_O)        0.097     3.242 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27/O
                         net (fo=1, routed)           0.205     3.447    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I1_O)        0.097     3.544 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16/O
                         net (fo=4, routed)           0.701     4.245    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16_n_0
    SLICE_X28Y97         LUT2 (Prop_lut2_I0_O)        0.097     4.342 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=3, routed)           0.115     4.458    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I5_O)        0.097     4.555 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=5, routed)           0.613     5.168    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I3_O)        0.097     5.265 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_2/O
                         net (fo=38, routed)          0.258     5.522    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_2_n_0
    SLICE_X12Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.619 f  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_3/O
                         net (fo=133, routed)         0.380     6.000    sigma/sigma_tile/sfr/genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY
    SLICE_X13Y96         LUT2 (Prop_lut2_I1_O)        0.097     6.097 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_1/O
                         net (fo=36, routed)          0.374     6.470    sigma/sigma_tile/riscv/SR[0]
    SLICE_X12Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.157     6.396    sigma/sigma_tile/riscv/clk_out1
    SLICE_X12Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][5]/C
                         clock pessimism              0.348     6.743    
                         clock uncertainty           -0.120     6.623    
    SLICE_X12Y95         FDRE (Setup_fdre_C_R)       -0.373     6.250    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][5]
  -------------------------------------------------------------------
                         required time                          6.250    
                         arrival time                          -6.470    
  -------------------------------------------------------------------
                         slack                                 -0.220    

Slack (VIOLATED) :        -0.220ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.790ns  (logic 2.622ns (38.616%)  route 4.168ns (61.384%))
  Logic Levels:           8  (LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 6.396 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.297    -0.320    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.526 f  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.744     2.271    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X11Y97         LUT6 (Prop_lut6_I0_O)        0.097     2.368 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4/O
                         net (fo=10, routed)          0.777     3.145    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I0_O)        0.097     3.242 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27/O
                         net (fo=1, routed)           0.205     3.447    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I1_O)        0.097     3.544 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16/O
                         net (fo=4, routed)           0.701     4.245    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16_n_0
    SLICE_X28Y97         LUT2 (Prop_lut2_I0_O)        0.097     4.342 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=3, routed)           0.115     4.458    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I5_O)        0.097     4.555 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=5, routed)           0.613     5.168    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I3_O)        0.097     5.265 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_2/O
                         net (fo=38, routed)          0.258     5.522    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_2_n_0
    SLICE_X12Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.619 f  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_3/O
                         net (fo=133, routed)         0.380     6.000    sigma/sigma_tile/sfr/genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY
    SLICE_X13Y96         LUT2 (Prop_lut2_I1_O)        0.097     6.097 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_1/O
                         net (fo=36, routed)          0.374     6.470    sigma/sigma_tile/riscv/SR[0]
    SLICE_X12Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.157     6.396    sigma/sigma_tile/riscv/clk_out1
    SLICE_X12Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][6]/C
                         clock pessimism              0.348     6.743    
                         clock uncertainty           -0.120     6.623    
    SLICE_X12Y95         FDRE (Setup_fdre_C_R)       -0.373     6.250    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][6]
  -------------------------------------------------------------------
                         required time                          6.250    
                         arrival time                          -6.470    
  -------------------------------------------------------------------
                         slack                                 -0.220    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 sigma/udm/uart_tx/databuf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/uart_tx/tx_o_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.481%)  route 0.102ns (35.519%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.600    -0.564    sigma/udm/uart_tx/clk_out1
    SLICE_X3Y63          FDRE                                         r  sigma/udm/uart_tx/databuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  sigma/udm/uart_tx/databuf_reg[0]/Q
                         net (fo=1, routed)           0.102    -0.321    sigma/udm/uart_tx/databuf_reg_n_0_[0]
    SLICE_X3Y62          LUT6 (Prop_lut6_I0_O)        0.045    -0.276 r  sigma/udm/uart_tx/tx_o_i_2/O
                         net (fo=1, routed)           0.000    -0.276    sigma/udm/uart_tx/tx_o_i_2_n_0
    SLICE_X3Y62          FDSE                                         r  sigma/udm/uart_tx/tx_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.873    -0.800    sigma/udm/uart_tx/clk_out1
    SLICE_X3Y62          FDSE                                         r  sigma/udm/uart_tx/tx_o_reg/C
                         clock pessimism              0.252    -0.548    
    SLICE_X3Y62          FDSE (Hold_fdse_C_D)         0.091    -0.457    sigma/udm/uart_tx/tx_o_reg
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 sigma/gpio_bi_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/csr_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.187ns (57.361%)  route 0.139ns (42.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.570    -0.594    sigma/clk_out1
    SLICE_X13Y83         FDRE                                         r  sigma/gpio_bi_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  sigma/gpio_bi_reg_reg[15]/Q
                         net (fo=1, routed)           0.139    -0.314    sigma/sigma_tile/riscv/csr_rdata_reg[23]_0[7]
    SLICE_X12Y83         LUT3 (Prop_lut3_I2_O)        0.046    -0.268 r  sigma/sigma_tile/riscv/csr_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    sigma/csr_rdata[15]
    SLICE_X12Y83         FDRE                                         r  sigma/csr_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.839    -0.834    sigma/clk_out1
    SLICE_X12Y83         FDRE                                         r  sigma/csr_rdata_reg[15]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X12Y83         FDRE (Hold_fdre_C_D)         0.131    -0.450    sigma/csr_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_dout_bo_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/uart_tx/databuf_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.209ns (65.150%)  route 0.112ns (34.850%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.600    -0.564    sigma/udm/udm_controller/clk_out1
    SLICE_X2Y65          FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  sigma/udm/udm_controller/tx_dout_bo_reg[4]/Q
                         net (fo=1, routed)           0.112    -0.288    sigma/udm/uart_tx/tx_dout_bo_0[4]
    SLICE_X2Y63          LUT4 (Prop_lut4_I3_O)        0.045    -0.243 r  sigma/udm/uart_tx/databuf[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    sigma/udm/uart_tx/databuf[4]
    SLICE_X2Y63          FDRE                                         r  sigma/udm/uart_tx/databuf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.872    -0.801    sigma/udm/uart_tx/clk_out1
    SLICE_X2Y63          FDRE                                         r  sigma/udm/uart_tx/databuf_reg[4]/C
                         clock pessimism              0.252    -0.549    
    SLICE_X2Y63          FDRE (Hold_fdre_C_D)         0.121    -0.428    sigma/udm/uart_tx/databuf_reg[4]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.115%)  route 0.104ns (35.885%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.564    -0.600    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X41Y65         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[1]/Q
                         net (fo=3, routed)           0.104    -0.355    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[1]
    SLICE_X40Y65         LUT2 (Prop_lut2_I0_O)        0.045    -0.310 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[1]_i_1_n_0
    SLICE_X40Y65         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.834    -0.839    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X40Y65         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[1]/C
                         clock pessimism              0.252    -0.587    
    SLICE_X40Y65         FDRE (Hold_fdre_C_D)         0.092    -0.495    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/irq_timer_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/irq_adapter/irq_buf0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.209ns (72.067%)  route 0.081ns (27.933%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.603    -0.561    sigma/sigma_tile/sfr/clk_out1
    SLICE_X2Y90          FDRE                                         r  sigma/sigma_tile/sfr/irq_timer_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  sigma/sigma_tile/sfr/irq_timer_reg/Q
                         net (fo=1, routed)           0.081    -0.316    sigma/sigma_tile/irq_timer
    SLICE_X3Y90          LUT2 (Prop_lut2_I0_O)        0.045    -0.271 r  sigma/sigma_tile/irq_buf0[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    sigma/sigma_tile/irq_adapter/irq_buf0_reg[3]_0[0]
    SLICE_X3Y90          FDRE                                         r  sigma/sigma_tile/irq_adapter/irq_buf0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.876    -0.797    sigma/sigma_tile/irq_adapter/clk_out1
    SLICE_X3Y90          FDRE                                         r  sigma/sigma_tile/irq_adapter/irq_buf0_reg[1]/C
                         clock pessimism              0.249    -0.548    
    SLICE_X3Y90          FDRE (Hold_fdre_C_D)         0.091    -0.457    sigma/sigma_tile/irq_adapter/irq_buf0_reg[1]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 sigma/udm/uart_tx/databuf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/uart_tx/databuf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.209ns (72.067%)  route 0.081ns (27.933%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.600    -0.564    sigma/udm/uart_tx/clk_out1
    SLICE_X2Y63          FDRE                                         r  sigma/udm/uart_tx/databuf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  sigma/udm/uart_tx/databuf_reg[2]/Q
                         net (fo=1, routed)           0.081    -0.319    sigma/udm/uart_tx/in13[1]
    SLICE_X3Y63          LUT4 (Prop_lut4_I0_O)        0.045    -0.274 r  sigma/udm/uart_tx/databuf[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    sigma/udm/uart_tx/databuf[1]
    SLICE_X3Y63          FDRE                                         r  sigma/udm/uart_tx/databuf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.872    -0.801    sigma/udm/uart_tx/clk_out1
    SLICE_X3Y63          FDRE                                         r  sigma/udm/uart_tx/databuf_reg[1]/C
                         clock pessimism              0.250    -0.551    
    SLICE_X3Y63          FDRE (Hold_fdre_C_D)         0.091    -0.460    sigma/udm/uart_tx/databuf_reg[1]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/csr_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.778%)  route 0.110ns (40.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.569    -0.595    sigma/clk_out1
    SLICE_X8Y82          FDRE                                         r  sigma/gpio_bo_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  sigma/gpio_bo_reg_reg[29]/Q
                         net (fo=1, routed)           0.110    -0.321    sigma/gpio_bo_reg_reg_n_0_[29]
    SLICE_X9Y82          FDRE                                         r  sigma/csr_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.838    -0.835    sigma/clk_out1
    SLICE_X9Y82          FDRE                                         r  sigma/csr_rdata_reg[29]/C
                         clock pessimism              0.253    -0.582    
    SLICE_X9Y82          FDRE (Hold_fdre_C_D)         0.075    -0.507    sigma/csr_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/csr_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.128ns (56.910%)  route 0.097ns (43.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.566    -0.598    sigma/clk_out1
    SLICE_X13Y79         FDRE                                         r  sigma/gpio_bo_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  sigma/gpio_bo_reg_reg[24]/Q
                         net (fo=1, routed)           0.097    -0.373    sigma/gpio_bo_reg_reg_n_0_[24]
    SLICE_X14Y80         FDRE                                         r  sigma/csr_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.836    -0.837    sigma/clk_out1
    SLICE_X14Y80         FDRE                                         r  sigma/csr_rdata_reg[24]/C
                         clock pessimism              0.254    -0.583    
    SLICE_X14Y80         FDRE (Hold_fdre_C_D)         0.022    -0.561    sigma/csr_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.176%)  route 0.117ns (35.824%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.565    -0.599    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X30Y67         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[47]/Q
                         net (fo=2, routed)           0.117    -0.319    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg_n_0_[47]
    SLICE_X30Y66         LUT6 (Prop_lut6_I0_O)        0.045    -0.274 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q[46]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q[46]_i_1_n_0
    SLICE_X30Y66         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.835    -0.838    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X30Y66         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[46]/C
                         clock pessimism              0.254    -0.584    
    SLICE_X30Y66         FDRE (Hold_fdre_C_D)         0.121    -0.463    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[46]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.226ns (64.954%)  route 0.122ns (35.046%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.563    -0.601    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X41Y66         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.473 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[9]/Q
                         net (fo=3, routed)           0.122    -0.351    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[9]
    SLICE_X42Y65         LUT2 (Prop_lut2_I0_O)        0.098    -0.253 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[9]_i_1_n_0
    SLICE_X42Y65         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.832    -0.841    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X42Y65         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[9]/C
                         clock pessimism              0.275    -0.566    
    SLICE_X42Y65         FDRE (Hold_fdre_C_D)         0.121    -0.445    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk
Waveform(ns):       { 0.000 3.571 }
Period(ns):         7.143
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.143       4.909      RAMB36_X0Y16     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.143       4.909      RAMB36_X0Y16     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.143       4.909      RAMB36_X0Y17     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.143       4.909      RAMB36_X0Y17     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.143       4.909      RAMB36_X1Y17     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.143       4.909      RAMB36_X1Y17     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.143       4.909      RAMB36_X0Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.143       4.909      RAMB36_X0Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.143       4.909      RAMB36_X1Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.143       4.909      RAMB36_X1Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       7.143       206.217    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X46Y96     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[23][11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X48Y99     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[23][15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X46Y96     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[23][18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X43Y91     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[23][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X52Y88     sigma/sigma_tile/riscv/gensticky_genmcopipe_coproc_custom0_if_full_flag_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X41Y89     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[23][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X46Y96     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[23][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X46Y96     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[23][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X52Y87     sigma/sigma_tile/riscv/gensticky_genmcopipe_coproc_custom0_if_rd_ptr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X52Y88     sigma/sigma_tile/riscv/gensticky_genmcopipe_coproc_custom0_if_rd_ptr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X52Y88     sigma/sigma_tile/riscv/gensticky_genmcopipe_coproc_custom0_if_full_flag_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X52Y88     sigma/sigma_tile/riscv/gensticky_genmcopipe_coproc_custom0_if_rd_ptr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X52Y89     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[25][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X6Y71      sigma/gpio_bi_reg_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X6Y71      sigma/gpio_bi_reg_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X29Y79     sigma/sigma_tile/ram/bus1_addr_buf_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X29Y65     sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[39]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X29Y65     sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[40]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X29Y65     sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[41]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X42Y65     sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk
  To Clock:  clkfbout_sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk_1

Setup :          109  Failing Endpoints,  Worst Slack       -0.412ns,  Total Violation      -12.009ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.412ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.903ns  (logic 2.622ns (37.984%)  route 4.281ns (62.016%))
  Logic Levels:           8  (LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 6.375 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.297    -0.320    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.526 f  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.744     2.271    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X11Y97         LUT6 (Prop_lut6_I0_O)        0.097     2.368 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4/O
                         net (fo=10, routed)          0.777     3.145    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I0_O)        0.097     3.242 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27/O
                         net (fo=1, routed)           0.205     3.447    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I1_O)        0.097     3.544 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16/O
                         net (fo=4, routed)           0.701     4.245    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16_n_0
    SLICE_X28Y97         LUT2 (Prop_lut2_I0_O)        0.097     4.342 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=3, routed)           0.115     4.458    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I5_O)        0.097     4.555 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=5, routed)           0.613     5.168    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I3_O)        0.097     5.265 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_2/O
                         net (fo=38, routed)          0.258     5.522    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_2_n_0
    SLICE_X12Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.619 f  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_3/O
                         net (fo=133, routed)         0.380     6.000    sigma/sigma_tile/sfr/genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY
    SLICE_X13Y96         LUT2 (Prop_lut2_I1_O)        0.097     6.097 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_1/O
                         net (fo=36, routed)          0.487     6.583    sigma/sigma_tile/riscv/SR[0]
    SLICE_X12Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.136     6.375    sigma/sigma_tile/riscv/clk_out1
    SLICE_X12Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][30]/C
                         clock pessimism              0.287     6.662    
                         clock uncertainty           -0.118     6.544    
    SLICE_X12Y100        FDRE (Setup_fdre_C_R)       -0.373     6.171    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][30]
  -------------------------------------------------------------------
                         required time                          6.171    
                         arrival time                          -6.583    
  -------------------------------------------------------------------
                         slack                                 -0.412    

Slack (VIOLATED) :        -0.306ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.878ns  (logic 2.622ns (38.124%)  route 4.256ns (61.876%))
  Logic Levels:           8  (LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 6.396 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.297    -0.320    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.526 f  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.744     2.271    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X11Y97         LUT6 (Prop_lut6_I0_O)        0.097     2.368 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4/O
                         net (fo=10, routed)          0.777     3.145    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I0_O)        0.097     3.242 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27/O
                         net (fo=1, routed)           0.205     3.447    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I1_O)        0.097     3.544 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16/O
                         net (fo=4, routed)           0.701     4.245    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16_n_0
    SLICE_X28Y97         LUT2 (Prop_lut2_I0_O)        0.097     4.342 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=3, routed)           0.115     4.458    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I5_O)        0.097     4.555 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=5, routed)           0.613     5.168    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I3_O)        0.097     5.265 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_2/O
                         net (fo=38, routed)          0.258     5.522    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_2_n_0
    SLICE_X12Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.619 f  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_3/O
                         net (fo=133, routed)         0.380     6.000    sigma/sigma_tile/sfr/genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY
    SLICE_X13Y96         LUT2 (Prop_lut2_I1_O)        0.097     6.097 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_1/O
                         net (fo=36, routed)          0.461     6.558    sigma/sigma_tile/riscv/SR[0]
    SLICE_X14Y99         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.157     6.396    sigma/sigma_tile/riscv/clk_out1
    SLICE_X14Y99         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][12]/C
                         clock pessimism              0.348     6.743    
                         clock uncertainty           -0.118     6.625    
    SLICE_X14Y99         FDRE (Setup_fdre_C_R)       -0.373     6.252    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][12]
  -------------------------------------------------------------------
                         required time                          6.252    
                         arrival time                          -6.558    
  -------------------------------------------------------------------
                         slack                                 -0.306    

Slack (VIOLATED) :        -0.228ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        7.116ns  (logic 2.622ns (36.846%)  route 4.494ns (63.154%))
  Logic Levels:           8  (LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 6.369 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.297    -0.320    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.526 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.744     2.271    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X11Y97         LUT6 (Prop_lut6_I0_O)        0.097     2.368 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4/O
                         net (fo=10, routed)          0.777     3.145    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I0_O)        0.097     3.242 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27/O
                         net (fo=1, routed)           0.205     3.447    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I1_O)        0.097     3.544 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16/O
                         net (fo=4, routed)           0.701     4.245    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16_n_0
    SLICE_X28Y97         LUT2 (Prop_lut2_I0_O)        0.097     4.342 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=3, routed)           0.344     4.686    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X30Y95         LUT2 (Prop_lut2_I0_O)        0.097     4.783 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][0]_i_7/O
                         net (fo=30, routed)          0.858     5.641    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][0]_i_7_n_0
    SLICE_X33Y101        LUT5 (Prop_lut5_I2_O)        0.097     5.738 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][14]_i_5/O
                         net (fo=1, routed)           0.355     6.093    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][14]_i_5_n_0
    SLICE_X28Y107        LUT6 (Prop_lut6_I1_O)        0.097     6.190 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][14]_i_2/O
                         net (fo=1, routed)           0.510     6.700    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][14]_i_2_n_0
    SLICE_X28Y110        LUT6 (Prop_lut6_I0_O)        0.097     6.797 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][14]_i_1/O
                         net (fo=1, routed)           0.000     6.797    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][alu_op1_wide][14]
    SLICE_X28Y110        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.130     6.369    sigma/sigma_tile/riscv/clk_out1
    SLICE_X28Y110        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][14]/C
                         clock pessimism              0.287     6.656    
                         clock uncertainty           -0.118     6.538    
    SLICE_X28Y110        FDRE (Setup_fdre_C_D)        0.030     6.568    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][14]
  -------------------------------------------------------------------
                         required time                          6.568    
                         arrival time                          -6.797    
  -------------------------------------------------------------------
                         slack                                 -0.228    

Slack (VIOLATED) :        -0.218ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.790ns  (logic 2.622ns (38.616%)  route 4.168ns (61.384%))
  Logic Levels:           8  (LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 6.396 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.297    -0.320    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.526 f  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.744     2.271    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X11Y97         LUT6 (Prop_lut6_I0_O)        0.097     2.368 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4/O
                         net (fo=10, routed)          0.777     3.145    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I0_O)        0.097     3.242 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27/O
                         net (fo=1, routed)           0.205     3.447    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I1_O)        0.097     3.544 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16/O
                         net (fo=4, routed)           0.701     4.245    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16_n_0
    SLICE_X28Y97         LUT2 (Prop_lut2_I0_O)        0.097     4.342 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=3, routed)           0.115     4.458    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I5_O)        0.097     4.555 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=5, routed)           0.613     5.168    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I3_O)        0.097     5.265 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_2/O
                         net (fo=38, routed)          0.258     5.522    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_2_n_0
    SLICE_X12Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.619 f  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_3/O
                         net (fo=133, routed)         0.380     6.000    sigma/sigma_tile/sfr/genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY
    SLICE_X13Y96         LUT2 (Prop_lut2_I1_O)        0.097     6.097 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_1/O
                         net (fo=36, routed)          0.374     6.470    sigma/sigma_tile/riscv/SR[0]
    SLICE_X12Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.157     6.396    sigma/sigma_tile/riscv/clk_out1
    SLICE_X12Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][18]/C
                         clock pessimism              0.348     6.743    
                         clock uncertainty           -0.118     6.625    
    SLICE_X12Y95         FDRE (Setup_fdre_C_R)       -0.373     6.252    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][18]
  -------------------------------------------------------------------
                         required time                          6.252    
                         arrival time                          -6.470    
  -------------------------------------------------------------------
                         slack                                 -0.218    

Slack (VIOLATED) :        -0.218ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.790ns  (logic 2.622ns (38.616%)  route 4.168ns (61.384%))
  Logic Levels:           8  (LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 6.396 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.297    -0.320    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.526 f  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.744     2.271    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X11Y97         LUT6 (Prop_lut6_I0_O)        0.097     2.368 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4/O
                         net (fo=10, routed)          0.777     3.145    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I0_O)        0.097     3.242 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27/O
                         net (fo=1, routed)           0.205     3.447    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I1_O)        0.097     3.544 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16/O
                         net (fo=4, routed)           0.701     4.245    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16_n_0
    SLICE_X28Y97         LUT2 (Prop_lut2_I0_O)        0.097     4.342 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=3, routed)           0.115     4.458    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I5_O)        0.097     4.555 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=5, routed)           0.613     5.168    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I3_O)        0.097     5.265 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_2/O
                         net (fo=38, routed)          0.258     5.522    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_2_n_0
    SLICE_X12Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.619 f  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_3/O
                         net (fo=133, routed)         0.380     6.000    sigma/sigma_tile/sfr/genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY
    SLICE_X13Y96         LUT2 (Prop_lut2_I1_O)        0.097     6.097 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_1/O
                         net (fo=36, routed)          0.374     6.470    sigma/sigma_tile/riscv/SR[0]
    SLICE_X12Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.157     6.396    sigma/sigma_tile/riscv/clk_out1
    SLICE_X12Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][26]/C
                         clock pessimism              0.348     6.743    
                         clock uncertainty           -0.118     6.625    
    SLICE_X12Y95         FDRE (Setup_fdre_C_R)       -0.373     6.252    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][26]
  -------------------------------------------------------------------
                         required time                          6.252    
                         arrival time                          -6.470    
  -------------------------------------------------------------------
                         slack                                 -0.218    

Slack (VIOLATED) :        -0.218ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.790ns  (logic 2.622ns (38.616%)  route 4.168ns (61.384%))
  Logic Levels:           8  (LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 6.396 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.297    -0.320    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.526 f  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.744     2.271    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X11Y97         LUT6 (Prop_lut6_I0_O)        0.097     2.368 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4/O
                         net (fo=10, routed)          0.777     3.145    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I0_O)        0.097     3.242 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27/O
                         net (fo=1, routed)           0.205     3.447    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I1_O)        0.097     3.544 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16/O
                         net (fo=4, routed)           0.701     4.245    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16_n_0
    SLICE_X28Y97         LUT2 (Prop_lut2_I0_O)        0.097     4.342 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=3, routed)           0.115     4.458    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I5_O)        0.097     4.555 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=5, routed)           0.613     5.168    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I3_O)        0.097     5.265 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_2/O
                         net (fo=38, routed)          0.258     5.522    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_2_n_0
    SLICE_X12Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.619 f  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_3/O
                         net (fo=133, routed)         0.380     6.000    sigma/sigma_tile/sfr/genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY
    SLICE_X13Y96         LUT2 (Prop_lut2_I1_O)        0.097     6.097 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_1/O
                         net (fo=36, routed)          0.374     6.470    sigma/sigma_tile/riscv/SR[0]
    SLICE_X12Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.157     6.396    sigma/sigma_tile/riscv/clk_out1
    SLICE_X12Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][29]/C
                         clock pessimism              0.348     6.743    
                         clock uncertainty           -0.118     6.625    
    SLICE_X12Y95         FDRE (Setup_fdre_C_R)       -0.373     6.252    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][29]
  -------------------------------------------------------------------
                         required time                          6.252    
                         arrival time                          -6.470    
  -------------------------------------------------------------------
                         slack                                 -0.218    

Slack (VIOLATED) :        -0.218ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.790ns  (logic 2.622ns (38.616%)  route 4.168ns (61.384%))
  Logic Levels:           8  (LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 6.396 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.297    -0.320    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.526 f  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.744     2.271    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X11Y97         LUT6 (Prop_lut6_I0_O)        0.097     2.368 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4/O
                         net (fo=10, routed)          0.777     3.145    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I0_O)        0.097     3.242 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27/O
                         net (fo=1, routed)           0.205     3.447    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I1_O)        0.097     3.544 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16/O
                         net (fo=4, routed)           0.701     4.245    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16_n_0
    SLICE_X28Y97         LUT2 (Prop_lut2_I0_O)        0.097     4.342 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=3, routed)           0.115     4.458    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I5_O)        0.097     4.555 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=5, routed)           0.613     5.168    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I3_O)        0.097     5.265 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_2/O
                         net (fo=38, routed)          0.258     5.522    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_2_n_0
    SLICE_X12Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.619 f  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_3/O
                         net (fo=133, routed)         0.380     6.000    sigma/sigma_tile/sfr/genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY
    SLICE_X13Y96         LUT2 (Prop_lut2_I1_O)        0.097     6.097 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_1/O
                         net (fo=36, routed)          0.374     6.470    sigma/sigma_tile/riscv/SR[0]
    SLICE_X12Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.157     6.396    sigma/sigma_tile/riscv/clk_out1
    SLICE_X12Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][3]/C
                         clock pessimism              0.348     6.743    
                         clock uncertainty           -0.118     6.625    
    SLICE_X12Y95         FDRE (Setup_fdre_C_R)       -0.373     6.252    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][3]
  -------------------------------------------------------------------
                         required time                          6.252    
                         arrival time                          -6.470    
  -------------------------------------------------------------------
                         slack                                 -0.218    

Slack (VIOLATED) :        -0.218ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.790ns  (logic 2.622ns (38.616%)  route 4.168ns (61.384%))
  Logic Levels:           8  (LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 6.396 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.297    -0.320    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.526 f  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.744     2.271    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X11Y97         LUT6 (Prop_lut6_I0_O)        0.097     2.368 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4/O
                         net (fo=10, routed)          0.777     3.145    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I0_O)        0.097     3.242 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27/O
                         net (fo=1, routed)           0.205     3.447    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I1_O)        0.097     3.544 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16/O
                         net (fo=4, routed)           0.701     4.245    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16_n_0
    SLICE_X28Y97         LUT2 (Prop_lut2_I0_O)        0.097     4.342 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=3, routed)           0.115     4.458    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I5_O)        0.097     4.555 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=5, routed)           0.613     5.168    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I3_O)        0.097     5.265 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_2/O
                         net (fo=38, routed)          0.258     5.522    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_2_n_0
    SLICE_X12Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.619 f  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_3/O
                         net (fo=133, routed)         0.380     6.000    sigma/sigma_tile/sfr/genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY
    SLICE_X13Y96         LUT2 (Prop_lut2_I1_O)        0.097     6.097 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_1/O
                         net (fo=36, routed)          0.374     6.470    sigma/sigma_tile/riscv/SR[0]
    SLICE_X12Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.157     6.396    sigma/sigma_tile/riscv/clk_out1
    SLICE_X12Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][4]/C
                         clock pessimism              0.348     6.743    
                         clock uncertainty           -0.118     6.625    
    SLICE_X12Y95         FDRE (Setup_fdre_C_R)       -0.373     6.252    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][4]
  -------------------------------------------------------------------
                         required time                          6.252    
                         arrival time                          -6.470    
  -------------------------------------------------------------------
                         slack                                 -0.218    

Slack (VIOLATED) :        -0.218ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.790ns  (logic 2.622ns (38.616%)  route 4.168ns (61.384%))
  Logic Levels:           8  (LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 6.396 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.297    -0.320    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.526 f  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.744     2.271    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X11Y97         LUT6 (Prop_lut6_I0_O)        0.097     2.368 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4/O
                         net (fo=10, routed)          0.777     3.145    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I0_O)        0.097     3.242 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27/O
                         net (fo=1, routed)           0.205     3.447    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I1_O)        0.097     3.544 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16/O
                         net (fo=4, routed)           0.701     4.245    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16_n_0
    SLICE_X28Y97         LUT2 (Prop_lut2_I0_O)        0.097     4.342 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=3, routed)           0.115     4.458    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I5_O)        0.097     4.555 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=5, routed)           0.613     5.168    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I3_O)        0.097     5.265 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_2/O
                         net (fo=38, routed)          0.258     5.522    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_2_n_0
    SLICE_X12Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.619 f  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_3/O
                         net (fo=133, routed)         0.380     6.000    sigma/sigma_tile/sfr/genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY
    SLICE_X13Y96         LUT2 (Prop_lut2_I1_O)        0.097     6.097 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_1/O
                         net (fo=36, routed)          0.374     6.470    sigma/sigma_tile/riscv/SR[0]
    SLICE_X12Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.157     6.396    sigma/sigma_tile/riscv/clk_out1
    SLICE_X12Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][5]/C
                         clock pessimism              0.348     6.743    
                         clock uncertainty           -0.118     6.625    
    SLICE_X12Y95         FDRE (Setup_fdre_C_R)       -0.373     6.252    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][5]
  -------------------------------------------------------------------
                         required time                          6.252    
                         arrival time                          -6.470    
  -------------------------------------------------------------------
                         slack                                 -0.218    

Slack (VIOLATED) :        -0.218ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.790ns  (logic 2.622ns (38.616%)  route 4.168ns (61.384%))
  Logic Levels:           8  (LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 6.396 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.297    -0.320    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.526 f  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.744     2.271    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X11Y97         LUT6 (Prop_lut6_I0_O)        0.097     2.368 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4/O
                         net (fo=10, routed)          0.777     3.145    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I0_O)        0.097     3.242 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27/O
                         net (fo=1, routed)           0.205     3.447    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I1_O)        0.097     3.544 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16/O
                         net (fo=4, routed)           0.701     4.245    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16_n_0
    SLICE_X28Y97         LUT2 (Prop_lut2_I0_O)        0.097     4.342 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=3, routed)           0.115     4.458    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I5_O)        0.097     4.555 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=5, routed)           0.613     5.168    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I3_O)        0.097     5.265 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_2/O
                         net (fo=38, routed)          0.258     5.522    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_2_n_0
    SLICE_X12Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.619 f  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_3/O
                         net (fo=133, routed)         0.380     6.000    sigma/sigma_tile/sfr/genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY
    SLICE_X13Y96         LUT2 (Prop_lut2_I1_O)        0.097     6.097 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_1/O
                         net (fo=36, routed)          0.374     6.470    sigma/sigma_tile/riscv/SR[0]
    SLICE_X12Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.157     6.396    sigma/sigma_tile/riscv/clk_out1
    SLICE_X12Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][6]/C
                         clock pessimism              0.348     6.743    
                         clock uncertainty           -0.118     6.625    
    SLICE_X12Y95         FDRE (Setup_fdre_C_R)       -0.373     6.252    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][6]
  -------------------------------------------------------------------
                         required time                          6.252    
                         arrival time                          -6.470    
  -------------------------------------------------------------------
                         slack                                 -0.218    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 sigma/udm/uart_tx/databuf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/uart_tx/tx_o_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.481%)  route 0.102ns (35.519%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.600    -0.564    sigma/udm/uart_tx/clk_out1
    SLICE_X3Y63          FDRE                                         r  sigma/udm/uart_tx/databuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  sigma/udm/uart_tx/databuf_reg[0]/Q
                         net (fo=1, routed)           0.102    -0.321    sigma/udm/uart_tx/databuf_reg_n_0_[0]
    SLICE_X3Y62          LUT6 (Prop_lut6_I0_O)        0.045    -0.276 r  sigma/udm/uart_tx/tx_o_i_2/O
                         net (fo=1, routed)           0.000    -0.276    sigma/udm/uart_tx/tx_o_i_2_n_0
    SLICE_X3Y62          FDSE                                         r  sigma/udm/uart_tx/tx_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.873    -0.800    sigma/udm/uart_tx/clk_out1
    SLICE_X3Y62          FDSE                                         r  sigma/udm/uart_tx/tx_o_reg/C
                         clock pessimism              0.252    -0.548    
    SLICE_X3Y62          FDSE (Hold_fdse_C_D)         0.091    -0.457    sigma/udm/uart_tx/tx_o_reg
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 sigma/gpio_bi_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/csr_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.187ns (57.361%)  route 0.139ns (42.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.570    -0.594    sigma/clk_out1
    SLICE_X13Y83         FDRE                                         r  sigma/gpio_bi_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  sigma/gpio_bi_reg_reg[15]/Q
                         net (fo=1, routed)           0.139    -0.314    sigma/sigma_tile/riscv/csr_rdata_reg[23]_0[7]
    SLICE_X12Y83         LUT3 (Prop_lut3_I2_O)        0.046    -0.268 r  sigma/sigma_tile/riscv/csr_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    sigma/csr_rdata[15]
    SLICE_X12Y83         FDRE                                         r  sigma/csr_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.839    -0.834    sigma/clk_out1
    SLICE_X12Y83         FDRE                                         r  sigma/csr_rdata_reg[15]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X12Y83         FDRE (Hold_fdre_C_D)         0.131    -0.450    sigma/csr_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_dout_bo_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/uart_tx/databuf_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.209ns (65.150%)  route 0.112ns (34.850%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.600    -0.564    sigma/udm/udm_controller/clk_out1
    SLICE_X2Y65          FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  sigma/udm/udm_controller/tx_dout_bo_reg[4]/Q
                         net (fo=1, routed)           0.112    -0.288    sigma/udm/uart_tx/tx_dout_bo_0[4]
    SLICE_X2Y63          LUT4 (Prop_lut4_I3_O)        0.045    -0.243 r  sigma/udm/uart_tx/databuf[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    sigma/udm/uart_tx/databuf[4]
    SLICE_X2Y63          FDRE                                         r  sigma/udm/uart_tx/databuf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.872    -0.801    sigma/udm/uart_tx/clk_out1
    SLICE_X2Y63          FDRE                                         r  sigma/udm/uart_tx/databuf_reg[4]/C
                         clock pessimism              0.252    -0.549    
    SLICE_X2Y63          FDRE (Hold_fdre_C_D)         0.121    -0.428    sigma/udm/uart_tx/databuf_reg[4]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.115%)  route 0.104ns (35.885%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.564    -0.600    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X41Y65         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[1]/Q
                         net (fo=3, routed)           0.104    -0.355    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[1]
    SLICE_X40Y65         LUT2 (Prop_lut2_I0_O)        0.045    -0.310 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[1]_i_1_n_0
    SLICE_X40Y65         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.834    -0.839    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X40Y65         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[1]/C
                         clock pessimism              0.252    -0.587    
    SLICE_X40Y65         FDRE (Hold_fdre_C_D)         0.092    -0.495    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/irq_timer_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/irq_adapter/irq_buf0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.209ns (72.067%)  route 0.081ns (27.933%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.603    -0.561    sigma/sigma_tile/sfr/clk_out1
    SLICE_X2Y90          FDRE                                         r  sigma/sigma_tile/sfr/irq_timer_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  sigma/sigma_tile/sfr/irq_timer_reg/Q
                         net (fo=1, routed)           0.081    -0.316    sigma/sigma_tile/irq_timer
    SLICE_X3Y90          LUT2 (Prop_lut2_I0_O)        0.045    -0.271 r  sigma/sigma_tile/irq_buf0[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    sigma/sigma_tile/irq_adapter/irq_buf0_reg[3]_0[0]
    SLICE_X3Y90          FDRE                                         r  sigma/sigma_tile/irq_adapter/irq_buf0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.876    -0.797    sigma/sigma_tile/irq_adapter/clk_out1
    SLICE_X3Y90          FDRE                                         r  sigma/sigma_tile/irq_adapter/irq_buf0_reg[1]/C
                         clock pessimism              0.249    -0.548    
    SLICE_X3Y90          FDRE (Hold_fdre_C_D)         0.091    -0.457    sigma/sigma_tile/irq_adapter/irq_buf0_reg[1]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 sigma/udm/uart_tx/databuf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/uart_tx/databuf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.209ns (72.067%)  route 0.081ns (27.933%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.600    -0.564    sigma/udm/uart_tx/clk_out1
    SLICE_X2Y63          FDRE                                         r  sigma/udm/uart_tx/databuf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  sigma/udm/uart_tx/databuf_reg[2]/Q
                         net (fo=1, routed)           0.081    -0.319    sigma/udm/uart_tx/in13[1]
    SLICE_X3Y63          LUT4 (Prop_lut4_I0_O)        0.045    -0.274 r  sigma/udm/uart_tx/databuf[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    sigma/udm/uart_tx/databuf[1]
    SLICE_X3Y63          FDRE                                         r  sigma/udm/uart_tx/databuf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.872    -0.801    sigma/udm/uart_tx/clk_out1
    SLICE_X3Y63          FDRE                                         r  sigma/udm/uart_tx/databuf_reg[1]/C
                         clock pessimism              0.250    -0.551    
    SLICE_X3Y63          FDRE (Hold_fdre_C_D)         0.091    -0.460    sigma/udm/uart_tx/databuf_reg[1]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/csr_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.778%)  route 0.110ns (40.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.569    -0.595    sigma/clk_out1
    SLICE_X8Y82          FDRE                                         r  sigma/gpio_bo_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  sigma/gpio_bo_reg_reg[29]/Q
                         net (fo=1, routed)           0.110    -0.321    sigma/gpio_bo_reg_reg_n_0_[29]
    SLICE_X9Y82          FDRE                                         r  sigma/csr_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.838    -0.835    sigma/clk_out1
    SLICE_X9Y82          FDRE                                         r  sigma/csr_rdata_reg[29]/C
                         clock pessimism              0.253    -0.582    
    SLICE_X9Y82          FDRE (Hold_fdre_C_D)         0.075    -0.507    sigma/csr_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/csr_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.128ns (56.910%)  route 0.097ns (43.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.566    -0.598    sigma/clk_out1
    SLICE_X13Y79         FDRE                                         r  sigma/gpio_bo_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  sigma/gpio_bo_reg_reg[24]/Q
                         net (fo=1, routed)           0.097    -0.373    sigma/gpio_bo_reg_reg_n_0_[24]
    SLICE_X14Y80         FDRE                                         r  sigma/csr_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.836    -0.837    sigma/clk_out1
    SLICE_X14Y80         FDRE                                         r  sigma/csr_rdata_reg[24]/C
                         clock pessimism              0.254    -0.583    
    SLICE_X14Y80         FDRE (Hold_fdre_C_D)         0.022    -0.561    sigma/csr_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.176%)  route 0.117ns (35.824%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.565    -0.599    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X30Y67         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[47]/Q
                         net (fo=2, routed)           0.117    -0.319    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg_n_0_[47]
    SLICE_X30Y66         LUT6 (Prop_lut6_I0_O)        0.045    -0.274 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q[46]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q[46]_i_1_n_0
    SLICE_X30Y66         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.835    -0.838    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X30Y66         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[46]/C
                         clock pessimism              0.254    -0.584    
    SLICE_X30Y66         FDRE (Hold_fdre_C_D)         0.121    -0.463    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[46]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.226ns (64.954%)  route 0.122ns (35.046%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.563    -0.601    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X41Y66         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.473 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[9]/Q
                         net (fo=3, routed)           0.122    -0.351    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[9]
    SLICE_X42Y65         LUT2 (Prop_lut2_I0_O)        0.098    -0.253 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[9]_i_1_n_0
    SLICE_X42Y65         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.832    -0.841    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X42Y65         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[9]/C
                         clock pessimism              0.275    -0.566    
    SLICE_X42Y65         FDRE (Hold_fdre_C_D)         0.121    -0.445    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk_1
Waveform(ns):       { 0.000 3.571 }
Period(ns):         7.143
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.143       4.909      RAMB36_X0Y16     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.143       4.909      RAMB36_X0Y16     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.143       4.909      RAMB36_X0Y17     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.143       4.909      RAMB36_X0Y17     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.143       4.909      RAMB36_X1Y17     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.143       4.909      RAMB36_X1Y17     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.143       4.909      RAMB36_X0Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.143       4.909      RAMB36_X0Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.143       4.909      RAMB36_X1Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.143       4.909      RAMB36_X1Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       7.143       206.217    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X46Y96     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[23][11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X48Y99     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[23][15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X46Y96     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[23][18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X43Y91     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[23][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X52Y88     sigma/sigma_tile/riscv/gensticky_genmcopipe_coproc_custom0_if_full_flag_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X41Y89     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[23][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X46Y96     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[23][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X46Y96     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[23][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X52Y87     sigma/sigma_tile/riscv/gensticky_genmcopipe_coproc_custom0_if_rd_ptr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X52Y88     sigma/sigma_tile/riscv/gensticky_genmcopipe_coproc_custom0_if_rd_ptr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X52Y88     sigma/sigma_tile/riscv/gensticky_genmcopipe_coproc_custom0_if_full_flag_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X52Y88     sigma/sigma_tile/riscv/gensticky_genmcopipe_coproc_custom0_if_rd_ptr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X52Y89     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[25][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X6Y71      sigma/gpio_bi_reg_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X6Y71      sigma/gpio_bi_reg_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X29Y79     sigma/sigma_tile/ram/bus1_addr_buf_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X29Y65     sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[39]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X29Y65     sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[40]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X29Y65     sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[41]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X42Y65     sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk_1
  To Clock:  clkfbout_sys_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk

Setup :          109  Failing Endpoints,  Worst Slack       -0.414ns,  Total Violation      -12.236ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.414ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.903ns  (logic 2.622ns (37.984%)  route 4.281ns (62.016%))
  Logic Levels:           8  (LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 6.375 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.297    -0.320    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.526 f  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.744     2.271    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X11Y97         LUT6 (Prop_lut6_I0_O)        0.097     2.368 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4/O
                         net (fo=10, routed)          0.777     3.145    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I0_O)        0.097     3.242 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27/O
                         net (fo=1, routed)           0.205     3.447    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I1_O)        0.097     3.544 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16/O
                         net (fo=4, routed)           0.701     4.245    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16_n_0
    SLICE_X28Y97         LUT2 (Prop_lut2_I0_O)        0.097     4.342 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=3, routed)           0.115     4.458    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I5_O)        0.097     4.555 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=5, routed)           0.613     5.168    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I3_O)        0.097     5.265 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_2/O
                         net (fo=38, routed)          0.258     5.522    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_2_n_0
    SLICE_X12Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.619 f  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_3/O
                         net (fo=133, routed)         0.380     6.000    sigma/sigma_tile/sfr/genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY
    SLICE_X13Y96         LUT2 (Prop_lut2_I1_O)        0.097     6.097 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_1/O
                         net (fo=36, routed)          0.487     6.583    sigma/sigma_tile/riscv/SR[0]
    SLICE_X12Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.136     6.375    sigma/sigma_tile/riscv/clk_out1
    SLICE_X12Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][30]/C
                         clock pessimism              0.287     6.662    
                         clock uncertainty           -0.120     6.542    
    SLICE_X12Y100        FDRE (Setup_fdre_C_R)       -0.373     6.169    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][30]
  -------------------------------------------------------------------
                         required time                          6.169    
                         arrival time                          -6.583    
  -------------------------------------------------------------------
                         slack                                 -0.414    

Slack (VIOLATED) :        -0.308ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.878ns  (logic 2.622ns (38.124%)  route 4.256ns (61.876%))
  Logic Levels:           8  (LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 6.396 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.297    -0.320    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.526 f  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.744     2.271    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X11Y97         LUT6 (Prop_lut6_I0_O)        0.097     2.368 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4/O
                         net (fo=10, routed)          0.777     3.145    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I0_O)        0.097     3.242 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27/O
                         net (fo=1, routed)           0.205     3.447    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I1_O)        0.097     3.544 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16/O
                         net (fo=4, routed)           0.701     4.245    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16_n_0
    SLICE_X28Y97         LUT2 (Prop_lut2_I0_O)        0.097     4.342 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=3, routed)           0.115     4.458    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I5_O)        0.097     4.555 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=5, routed)           0.613     5.168    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I3_O)        0.097     5.265 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_2/O
                         net (fo=38, routed)          0.258     5.522    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_2_n_0
    SLICE_X12Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.619 f  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_3/O
                         net (fo=133, routed)         0.380     6.000    sigma/sigma_tile/sfr/genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY
    SLICE_X13Y96         LUT2 (Prop_lut2_I1_O)        0.097     6.097 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_1/O
                         net (fo=36, routed)          0.461     6.558    sigma/sigma_tile/riscv/SR[0]
    SLICE_X14Y99         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.157     6.396    sigma/sigma_tile/riscv/clk_out1
    SLICE_X14Y99         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][12]/C
                         clock pessimism              0.348     6.743    
                         clock uncertainty           -0.120     6.623    
    SLICE_X14Y99         FDRE (Setup_fdre_C_R)       -0.373     6.250    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][12]
  -------------------------------------------------------------------
                         required time                          6.250    
                         arrival time                          -6.558    
  -------------------------------------------------------------------
                         slack                                 -0.308    

Slack (VIOLATED) :        -0.231ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        7.116ns  (logic 2.622ns (36.846%)  route 4.494ns (63.154%))
  Logic Levels:           8  (LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 6.369 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.297    -0.320    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.526 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.744     2.271    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X11Y97         LUT6 (Prop_lut6_I0_O)        0.097     2.368 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4/O
                         net (fo=10, routed)          0.777     3.145    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I0_O)        0.097     3.242 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27/O
                         net (fo=1, routed)           0.205     3.447    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I1_O)        0.097     3.544 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16/O
                         net (fo=4, routed)           0.701     4.245    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16_n_0
    SLICE_X28Y97         LUT2 (Prop_lut2_I0_O)        0.097     4.342 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=3, routed)           0.344     4.686    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X30Y95         LUT2 (Prop_lut2_I0_O)        0.097     4.783 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][0]_i_7/O
                         net (fo=30, routed)          0.858     5.641    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][0]_i_7_n_0
    SLICE_X33Y101        LUT5 (Prop_lut5_I2_O)        0.097     5.738 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][14]_i_5/O
                         net (fo=1, routed)           0.355     6.093    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][14]_i_5_n_0
    SLICE_X28Y107        LUT6 (Prop_lut6_I1_O)        0.097     6.190 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][14]_i_2/O
                         net (fo=1, routed)           0.510     6.700    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][14]_i_2_n_0
    SLICE_X28Y110        LUT6 (Prop_lut6_I0_O)        0.097     6.797 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][14]_i_1/O
                         net (fo=1, routed)           0.000     6.797    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][alu_op1_wide][14]
    SLICE_X28Y110        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.130     6.369    sigma/sigma_tile/riscv/clk_out1
    SLICE_X28Y110        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][14]/C
                         clock pessimism              0.287     6.656    
                         clock uncertainty           -0.120     6.536    
    SLICE_X28Y110        FDRE (Setup_fdre_C_D)        0.030     6.566    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][14]
  -------------------------------------------------------------------
                         required time                          6.566    
                         arrival time                          -6.797    
  -------------------------------------------------------------------
                         slack                                 -0.231    

Slack (VIOLATED) :        -0.220ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.790ns  (logic 2.622ns (38.616%)  route 4.168ns (61.384%))
  Logic Levels:           8  (LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 6.396 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.297    -0.320    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.526 f  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.744     2.271    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X11Y97         LUT6 (Prop_lut6_I0_O)        0.097     2.368 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4/O
                         net (fo=10, routed)          0.777     3.145    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I0_O)        0.097     3.242 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27/O
                         net (fo=1, routed)           0.205     3.447    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I1_O)        0.097     3.544 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16/O
                         net (fo=4, routed)           0.701     4.245    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16_n_0
    SLICE_X28Y97         LUT2 (Prop_lut2_I0_O)        0.097     4.342 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=3, routed)           0.115     4.458    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I5_O)        0.097     4.555 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=5, routed)           0.613     5.168    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I3_O)        0.097     5.265 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_2/O
                         net (fo=38, routed)          0.258     5.522    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_2_n_0
    SLICE_X12Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.619 f  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_3/O
                         net (fo=133, routed)         0.380     6.000    sigma/sigma_tile/sfr/genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY
    SLICE_X13Y96         LUT2 (Prop_lut2_I1_O)        0.097     6.097 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_1/O
                         net (fo=36, routed)          0.374     6.470    sigma/sigma_tile/riscv/SR[0]
    SLICE_X12Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.157     6.396    sigma/sigma_tile/riscv/clk_out1
    SLICE_X12Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][18]/C
                         clock pessimism              0.348     6.743    
                         clock uncertainty           -0.120     6.623    
    SLICE_X12Y95         FDRE (Setup_fdre_C_R)       -0.373     6.250    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][18]
  -------------------------------------------------------------------
                         required time                          6.250    
                         arrival time                          -6.470    
  -------------------------------------------------------------------
                         slack                                 -0.220    

Slack (VIOLATED) :        -0.220ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.790ns  (logic 2.622ns (38.616%)  route 4.168ns (61.384%))
  Logic Levels:           8  (LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 6.396 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.297    -0.320    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.526 f  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.744     2.271    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X11Y97         LUT6 (Prop_lut6_I0_O)        0.097     2.368 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4/O
                         net (fo=10, routed)          0.777     3.145    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I0_O)        0.097     3.242 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27/O
                         net (fo=1, routed)           0.205     3.447    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I1_O)        0.097     3.544 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16/O
                         net (fo=4, routed)           0.701     4.245    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16_n_0
    SLICE_X28Y97         LUT2 (Prop_lut2_I0_O)        0.097     4.342 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=3, routed)           0.115     4.458    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I5_O)        0.097     4.555 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=5, routed)           0.613     5.168    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I3_O)        0.097     5.265 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_2/O
                         net (fo=38, routed)          0.258     5.522    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_2_n_0
    SLICE_X12Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.619 f  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_3/O
                         net (fo=133, routed)         0.380     6.000    sigma/sigma_tile/sfr/genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY
    SLICE_X13Y96         LUT2 (Prop_lut2_I1_O)        0.097     6.097 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_1/O
                         net (fo=36, routed)          0.374     6.470    sigma/sigma_tile/riscv/SR[0]
    SLICE_X12Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.157     6.396    sigma/sigma_tile/riscv/clk_out1
    SLICE_X12Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][26]/C
                         clock pessimism              0.348     6.743    
                         clock uncertainty           -0.120     6.623    
    SLICE_X12Y95         FDRE (Setup_fdre_C_R)       -0.373     6.250    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][26]
  -------------------------------------------------------------------
                         required time                          6.250    
                         arrival time                          -6.470    
  -------------------------------------------------------------------
                         slack                                 -0.220    

Slack (VIOLATED) :        -0.220ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.790ns  (logic 2.622ns (38.616%)  route 4.168ns (61.384%))
  Logic Levels:           8  (LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 6.396 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.297    -0.320    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.526 f  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.744     2.271    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X11Y97         LUT6 (Prop_lut6_I0_O)        0.097     2.368 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4/O
                         net (fo=10, routed)          0.777     3.145    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I0_O)        0.097     3.242 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27/O
                         net (fo=1, routed)           0.205     3.447    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I1_O)        0.097     3.544 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16/O
                         net (fo=4, routed)           0.701     4.245    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16_n_0
    SLICE_X28Y97         LUT2 (Prop_lut2_I0_O)        0.097     4.342 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=3, routed)           0.115     4.458    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I5_O)        0.097     4.555 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=5, routed)           0.613     5.168    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I3_O)        0.097     5.265 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_2/O
                         net (fo=38, routed)          0.258     5.522    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_2_n_0
    SLICE_X12Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.619 f  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_3/O
                         net (fo=133, routed)         0.380     6.000    sigma/sigma_tile/sfr/genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY
    SLICE_X13Y96         LUT2 (Prop_lut2_I1_O)        0.097     6.097 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_1/O
                         net (fo=36, routed)          0.374     6.470    sigma/sigma_tile/riscv/SR[0]
    SLICE_X12Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.157     6.396    sigma/sigma_tile/riscv/clk_out1
    SLICE_X12Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][29]/C
                         clock pessimism              0.348     6.743    
                         clock uncertainty           -0.120     6.623    
    SLICE_X12Y95         FDRE (Setup_fdre_C_R)       -0.373     6.250    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][29]
  -------------------------------------------------------------------
                         required time                          6.250    
                         arrival time                          -6.470    
  -------------------------------------------------------------------
                         slack                                 -0.220    

Slack (VIOLATED) :        -0.220ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.790ns  (logic 2.622ns (38.616%)  route 4.168ns (61.384%))
  Logic Levels:           8  (LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 6.396 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.297    -0.320    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.526 f  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.744     2.271    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X11Y97         LUT6 (Prop_lut6_I0_O)        0.097     2.368 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4/O
                         net (fo=10, routed)          0.777     3.145    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I0_O)        0.097     3.242 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27/O
                         net (fo=1, routed)           0.205     3.447    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I1_O)        0.097     3.544 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16/O
                         net (fo=4, routed)           0.701     4.245    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16_n_0
    SLICE_X28Y97         LUT2 (Prop_lut2_I0_O)        0.097     4.342 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=3, routed)           0.115     4.458    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I5_O)        0.097     4.555 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=5, routed)           0.613     5.168    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I3_O)        0.097     5.265 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_2/O
                         net (fo=38, routed)          0.258     5.522    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_2_n_0
    SLICE_X12Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.619 f  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_3/O
                         net (fo=133, routed)         0.380     6.000    sigma/sigma_tile/sfr/genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY
    SLICE_X13Y96         LUT2 (Prop_lut2_I1_O)        0.097     6.097 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_1/O
                         net (fo=36, routed)          0.374     6.470    sigma/sigma_tile/riscv/SR[0]
    SLICE_X12Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.157     6.396    sigma/sigma_tile/riscv/clk_out1
    SLICE_X12Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][3]/C
                         clock pessimism              0.348     6.743    
                         clock uncertainty           -0.120     6.623    
    SLICE_X12Y95         FDRE (Setup_fdre_C_R)       -0.373     6.250    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][3]
  -------------------------------------------------------------------
                         required time                          6.250    
                         arrival time                          -6.470    
  -------------------------------------------------------------------
                         slack                                 -0.220    

Slack (VIOLATED) :        -0.220ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.790ns  (logic 2.622ns (38.616%)  route 4.168ns (61.384%))
  Logic Levels:           8  (LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 6.396 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.297    -0.320    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.526 f  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.744     2.271    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X11Y97         LUT6 (Prop_lut6_I0_O)        0.097     2.368 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4/O
                         net (fo=10, routed)          0.777     3.145    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I0_O)        0.097     3.242 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27/O
                         net (fo=1, routed)           0.205     3.447    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I1_O)        0.097     3.544 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16/O
                         net (fo=4, routed)           0.701     4.245    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16_n_0
    SLICE_X28Y97         LUT2 (Prop_lut2_I0_O)        0.097     4.342 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=3, routed)           0.115     4.458    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I5_O)        0.097     4.555 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=5, routed)           0.613     5.168    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I3_O)        0.097     5.265 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_2/O
                         net (fo=38, routed)          0.258     5.522    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_2_n_0
    SLICE_X12Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.619 f  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_3/O
                         net (fo=133, routed)         0.380     6.000    sigma/sigma_tile/sfr/genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY
    SLICE_X13Y96         LUT2 (Prop_lut2_I1_O)        0.097     6.097 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_1/O
                         net (fo=36, routed)          0.374     6.470    sigma/sigma_tile/riscv/SR[0]
    SLICE_X12Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.157     6.396    sigma/sigma_tile/riscv/clk_out1
    SLICE_X12Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][4]/C
                         clock pessimism              0.348     6.743    
                         clock uncertainty           -0.120     6.623    
    SLICE_X12Y95         FDRE (Setup_fdre_C_R)       -0.373     6.250    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][4]
  -------------------------------------------------------------------
                         required time                          6.250    
                         arrival time                          -6.470    
  -------------------------------------------------------------------
                         slack                                 -0.220    

Slack (VIOLATED) :        -0.220ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.790ns  (logic 2.622ns (38.616%)  route 4.168ns (61.384%))
  Logic Levels:           8  (LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 6.396 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.297    -0.320    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.526 f  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.744     2.271    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X11Y97         LUT6 (Prop_lut6_I0_O)        0.097     2.368 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4/O
                         net (fo=10, routed)          0.777     3.145    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I0_O)        0.097     3.242 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27/O
                         net (fo=1, routed)           0.205     3.447    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I1_O)        0.097     3.544 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16/O
                         net (fo=4, routed)           0.701     4.245    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16_n_0
    SLICE_X28Y97         LUT2 (Prop_lut2_I0_O)        0.097     4.342 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=3, routed)           0.115     4.458    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I5_O)        0.097     4.555 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=5, routed)           0.613     5.168    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I3_O)        0.097     5.265 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_2/O
                         net (fo=38, routed)          0.258     5.522    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_2_n_0
    SLICE_X12Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.619 f  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_3/O
                         net (fo=133, routed)         0.380     6.000    sigma/sigma_tile/sfr/genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY
    SLICE_X13Y96         LUT2 (Prop_lut2_I1_O)        0.097     6.097 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_1/O
                         net (fo=36, routed)          0.374     6.470    sigma/sigma_tile/riscv/SR[0]
    SLICE_X12Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.157     6.396    sigma/sigma_tile/riscv/clk_out1
    SLICE_X12Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][5]/C
                         clock pessimism              0.348     6.743    
                         clock uncertainty           -0.120     6.623    
    SLICE_X12Y95         FDRE (Setup_fdre_C_R)       -0.373     6.250    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][5]
  -------------------------------------------------------------------
                         required time                          6.250    
                         arrival time                          -6.470    
  -------------------------------------------------------------------
                         slack                                 -0.220    

Slack (VIOLATED) :        -0.220ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.790ns  (logic 2.622ns (38.616%)  route 4.168ns (61.384%))
  Logic Levels:           8  (LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 6.396 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.297    -0.320    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.526 f  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.744     2.271    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X11Y97         LUT6 (Prop_lut6_I0_O)        0.097     2.368 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4/O
                         net (fo=10, routed)          0.777     3.145    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I0_O)        0.097     3.242 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27/O
                         net (fo=1, routed)           0.205     3.447    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I1_O)        0.097     3.544 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16/O
                         net (fo=4, routed)           0.701     4.245    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16_n_0
    SLICE_X28Y97         LUT2 (Prop_lut2_I0_O)        0.097     4.342 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=3, routed)           0.115     4.458    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I5_O)        0.097     4.555 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=5, routed)           0.613     5.168    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I3_O)        0.097     5.265 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_2/O
                         net (fo=38, routed)          0.258     5.522    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_2_n_0
    SLICE_X12Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.619 f  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_3/O
                         net (fo=133, routed)         0.380     6.000    sigma/sigma_tile/sfr/genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY
    SLICE_X13Y96         LUT2 (Prop_lut2_I1_O)        0.097     6.097 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_1/O
                         net (fo=36, routed)          0.374     6.470    sigma/sigma_tile/riscv/SR[0]
    SLICE_X12Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.157     6.396    sigma/sigma_tile/riscv/clk_out1
    SLICE_X12Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][6]/C
                         clock pessimism              0.348     6.743    
                         clock uncertainty           -0.120     6.623    
    SLICE_X12Y95         FDRE (Setup_fdre_C_R)       -0.373     6.250    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][6]
  -------------------------------------------------------------------
                         required time                          6.250    
                         arrival time                          -6.470    
  -------------------------------------------------------------------
                         slack                                 -0.220    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 sigma/udm/uart_tx/databuf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/uart_tx/tx_o_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.481%)  route 0.102ns (35.519%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.600    -0.564    sigma/udm/uart_tx/clk_out1
    SLICE_X3Y63          FDRE                                         r  sigma/udm/uart_tx/databuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  sigma/udm/uart_tx/databuf_reg[0]/Q
                         net (fo=1, routed)           0.102    -0.321    sigma/udm/uart_tx/databuf_reg_n_0_[0]
    SLICE_X3Y62          LUT6 (Prop_lut6_I0_O)        0.045    -0.276 r  sigma/udm/uart_tx/tx_o_i_2/O
                         net (fo=1, routed)           0.000    -0.276    sigma/udm/uart_tx/tx_o_i_2_n_0
    SLICE_X3Y62          FDSE                                         r  sigma/udm/uart_tx/tx_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.873    -0.800    sigma/udm/uart_tx/clk_out1
    SLICE_X3Y62          FDSE                                         r  sigma/udm/uart_tx/tx_o_reg/C
                         clock pessimism              0.252    -0.548    
                         clock uncertainty            0.120    -0.428    
    SLICE_X3Y62          FDSE (Hold_fdse_C_D)         0.091    -0.337    sigma/udm/uart_tx/tx_o_reg
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 sigma/gpio_bi_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/csr_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.187ns (57.361%)  route 0.139ns (42.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.570    -0.594    sigma/clk_out1
    SLICE_X13Y83         FDRE                                         r  sigma/gpio_bi_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  sigma/gpio_bi_reg_reg[15]/Q
                         net (fo=1, routed)           0.139    -0.314    sigma/sigma_tile/riscv/csr_rdata_reg[23]_0[7]
    SLICE_X12Y83         LUT3 (Prop_lut3_I2_O)        0.046    -0.268 r  sigma/sigma_tile/riscv/csr_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    sigma/csr_rdata[15]
    SLICE_X12Y83         FDRE                                         r  sigma/csr_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.839    -0.834    sigma/clk_out1
    SLICE_X12Y83         FDRE                                         r  sigma/csr_rdata_reg[15]/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.120    -0.461    
    SLICE_X12Y83         FDRE (Hold_fdre_C_D)         0.131    -0.330    sigma/csr_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_dout_bo_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/uart_tx/databuf_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.209ns (65.150%)  route 0.112ns (34.850%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.600    -0.564    sigma/udm/udm_controller/clk_out1
    SLICE_X2Y65          FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  sigma/udm/udm_controller/tx_dout_bo_reg[4]/Q
                         net (fo=1, routed)           0.112    -0.288    sigma/udm/uart_tx/tx_dout_bo_0[4]
    SLICE_X2Y63          LUT4 (Prop_lut4_I3_O)        0.045    -0.243 r  sigma/udm/uart_tx/databuf[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    sigma/udm/uart_tx/databuf[4]
    SLICE_X2Y63          FDRE                                         r  sigma/udm/uart_tx/databuf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.872    -0.801    sigma/udm/uart_tx/clk_out1
    SLICE_X2Y63          FDRE                                         r  sigma/udm/uart_tx/databuf_reg[4]/C
                         clock pessimism              0.252    -0.549    
                         clock uncertainty            0.120    -0.429    
    SLICE_X2Y63          FDRE (Hold_fdre_C_D)         0.121    -0.308    sigma/udm/uart_tx/databuf_reg[4]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.115%)  route 0.104ns (35.885%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.564    -0.600    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X41Y65         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[1]/Q
                         net (fo=3, routed)           0.104    -0.355    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[1]
    SLICE_X40Y65         LUT2 (Prop_lut2_I0_O)        0.045    -0.310 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[1]_i_1_n_0
    SLICE_X40Y65         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.834    -0.839    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X40Y65         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[1]/C
                         clock pessimism              0.252    -0.587    
                         clock uncertainty            0.120    -0.467    
    SLICE_X40Y65         FDRE (Hold_fdre_C_D)         0.092    -0.375    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/irq_timer_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/irq_adapter/irq_buf0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.209ns (72.067%)  route 0.081ns (27.933%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.603    -0.561    sigma/sigma_tile/sfr/clk_out1
    SLICE_X2Y90          FDRE                                         r  sigma/sigma_tile/sfr/irq_timer_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  sigma/sigma_tile/sfr/irq_timer_reg/Q
                         net (fo=1, routed)           0.081    -0.316    sigma/sigma_tile/irq_timer
    SLICE_X3Y90          LUT2 (Prop_lut2_I0_O)        0.045    -0.271 r  sigma/sigma_tile/irq_buf0[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    sigma/sigma_tile/irq_adapter/irq_buf0_reg[3]_0[0]
    SLICE_X3Y90          FDRE                                         r  sigma/sigma_tile/irq_adapter/irq_buf0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.876    -0.797    sigma/sigma_tile/irq_adapter/clk_out1
    SLICE_X3Y90          FDRE                                         r  sigma/sigma_tile/irq_adapter/irq_buf0_reg[1]/C
                         clock pessimism              0.249    -0.548    
                         clock uncertainty            0.120    -0.428    
    SLICE_X3Y90          FDRE (Hold_fdre_C_D)         0.091    -0.337    sigma/sigma_tile/irq_adapter/irq_buf0_reg[1]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 sigma/udm/uart_tx/databuf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/uart_tx/databuf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.209ns (72.067%)  route 0.081ns (27.933%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.600    -0.564    sigma/udm/uart_tx/clk_out1
    SLICE_X2Y63          FDRE                                         r  sigma/udm/uart_tx/databuf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  sigma/udm/uart_tx/databuf_reg[2]/Q
                         net (fo=1, routed)           0.081    -0.319    sigma/udm/uart_tx/in13[1]
    SLICE_X3Y63          LUT4 (Prop_lut4_I0_O)        0.045    -0.274 r  sigma/udm/uart_tx/databuf[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    sigma/udm/uart_tx/databuf[1]
    SLICE_X3Y63          FDRE                                         r  sigma/udm/uart_tx/databuf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.872    -0.801    sigma/udm/uart_tx/clk_out1
    SLICE_X3Y63          FDRE                                         r  sigma/udm/uart_tx/databuf_reg[1]/C
                         clock pessimism              0.250    -0.551    
                         clock uncertainty            0.120    -0.431    
    SLICE_X3Y63          FDRE (Hold_fdre_C_D)         0.091    -0.340    sigma/udm/uart_tx/databuf_reg[1]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/csr_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.778%)  route 0.110ns (40.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.569    -0.595    sigma/clk_out1
    SLICE_X8Y82          FDRE                                         r  sigma/gpio_bo_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  sigma/gpio_bo_reg_reg[29]/Q
                         net (fo=1, routed)           0.110    -0.321    sigma/gpio_bo_reg_reg_n_0_[29]
    SLICE_X9Y82          FDRE                                         r  sigma/csr_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.838    -0.835    sigma/clk_out1
    SLICE_X9Y82          FDRE                                         r  sigma/csr_rdata_reg[29]/C
                         clock pessimism              0.253    -0.582    
                         clock uncertainty            0.120    -0.462    
    SLICE_X9Y82          FDRE (Hold_fdre_C_D)         0.075    -0.387    sigma/csr_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/csr_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.128ns (56.910%)  route 0.097ns (43.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.566    -0.598    sigma/clk_out1
    SLICE_X13Y79         FDRE                                         r  sigma/gpio_bo_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  sigma/gpio_bo_reg_reg[24]/Q
                         net (fo=1, routed)           0.097    -0.373    sigma/gpio_bo_reg_reg_n_0_[24]
    SLICE_X14Y80         FDRE                                         r  sigma/csr_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.836    -0.837    sigma/clk_out1
    SLICE_X14Y80         FDRE                                         r  sigma/csr_rdata_reg[24]/C
                         clock pessimism              0.254    -0.583    
                         clock uncertainty            0.120    -0.463    
    SLICE_X14Y80         FDRE (Hold_fdre_C_D)         0.022    -0.441    sigma/csr_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.176%)  route 0.117ns (35.824%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.565    -0.599    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X30Y67         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[47]/Q
                         net (fo=2, routed)           0.117    -0.319    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg_n_0_[47]
    SLICE_X30Y66         LUT6 (Prop_lut6_I0_O)        0.045    -0.274 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q[46]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q[46]_i_1_n_0
    SLICE_X30Y66         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.835    -0.838    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X30Y66         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[46]/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.120    -0.464    
    SLICE_X30Y66         FDRE (Hold_fdre_C_D)         0.121    -0.343    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[46]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.226ns (64.954%)  route 0.122ns (35.046%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.563    -0.601    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X41Y66         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.473 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[9]/Q
                         net (fo=3, routed)           0.122    -0.351    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[9]
    SLICE_X42Y65         LUT2 (Prop_lut2_I0_O)        0.098    -0.253 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[9]_i_1_n_0
    SLICE_X42Y65         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.832    -0.841    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X42Y65         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[9]/C
                         clock pessimism              0.275    -0.566    
                         clock uncertainty            0.120    -0.446    
    SLICE_X42Y65         FDRE (Hold_fdre_C_D)         0.121    -0.325    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.072    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk_1

Setup :          109  Failing Endpoints,  Worst Slack       -0.414ns,  Total Violation      -12.236ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.414ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.903ns  (logic 2.622ns (37.984%)  route 4.281ns (62.016%))
  Logic Levels:           8  (LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 6.375 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.297    -0.320    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.526 f  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.744     2.271    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X11Y97         LUT6 (Prop_lut6_I0_O)        0.097     2.368 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4/O
                         net (fo=10, routed)          0.777     3.145    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I0_O)        0.097     3.242 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27/O
                         net (fo=1, routed)           0.205     3.447    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I1_O)        0.097     3.544 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16/O
                         net (fo=4, routed)           0.701     4.245    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16_n_0
    SLICE_X28Y97         LUT2 (Prop_lut2_I0_O)        0.097     4.342 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=3, routed)           0.115     4.458    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I5_O)        0.097     4.555 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=5, routed)           0.613     5.168    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I3_O)        0.097     5.265 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_2/O
                         net (fo=38, routed)          0.258     5.522    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_2_n_0
    SLICE_X12Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.619 f  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_3/O
                         net (fo=133, routed)         0.380     6.000    sigma/sigma_tile/sfr/genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY
    SLICE_X13Y96         LUT2 (Prop_lut2_I1_O)        0.097     6.097 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_1/O
                         net (fo=36, routed)          0.487     6.583    sigma/sigma_tile/riscv/SR[0]
    SLICE_X12Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.136     6.375    sigma/sigma_tile/riscv/clk_out1
    SLICE_X12Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][30]/C
                         clock pessimism              0.287     6.662    
                         clock uncertainty           -0.120     6.542    
    SLICE_X12Y100        FDRE (Setup_fdre_C_R)       -0.373     6.169    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][30]
  -------------------------------------------------------------------
                         required time                          6.169    
                         arrival time                          -6.583    
  -------------------------------------------------------------------
                         slack                                 -0.414    

Slack (VIOLATED) :        -0.308ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.878ns  (logic 2.622ns (38.124%)  route 4.256ns (61.876%))
  Logic Levels:           8  (LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 6.396 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.297    -0.320    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.526 f  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.744     2.271    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X11Y97         LUT6 (Prop_lut6_I0_O)        0.097     2.368 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4/O
                         net (fo=10, routed)          0.777     3.145    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I0_O)        0.097     3.242 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27/O
                         net (fo=1, routed)           0.205     3.447    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I1_O)        0.097     3.544 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16/O
                         net (fo=4, routed)           0.701     4.245    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16_n_0
    SLICE_X28Y97         LUT2 (Prop_lut2_I0_O)        0.097     4.342 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=3, routed)           0.115     4.458    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I5_O)        0.097     4.555 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=5, routed)           0.613     5.168    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I3_O)        0.097     5.265 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_2/O
                         net (fo=38, routed)          0.258     5.522    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_2_n_0
    SLICE_X12Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.619 f  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_3/O
                         net (fo=133, routed)         0.380     6.000    sigma/sigma_tile/sfr/genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY
    SLICE_X13Y96         LUT2 (Prop_lut2_I1_O)        0.097     6.097 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_1/O
                         net (fo=36, routed)          0.461     6.558    sigma/sigma_tile/riscv/SR[0]
    SLICE_X14Y99         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.157     6.396    sigma/sigma_tile/riscv/clk_out1
    SLICE_X14Y99         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][12]/C
                         clock pessimism              0.348     6.743    
                         clock uncertainty           -0.120     6.623    
    SLICE_X14Y99         FDRE (Setup_fdre_C_R)       -0.373     6.250    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][12]
  -------------------------------------------------------------------
                         required time                          6.250    
                         arrival time                          -6.558    
  -------------------------------------------------------------------
                         slack                                 -0.308    

Slack (VIOLATED) :        -0.231ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        7.116ns  (logic 2.622ns (36.846%)  route 4.494ns (63.154%))
  Logic Levels:           8  (LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 6.369 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.297    -0.320    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.526 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.744     2.271    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X11Y97         LUT6 (Prop_lut6_I0_O)        0.097     2.368 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4/O
                         net (fo=10, routed)          0.777     3.145    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I0_O)        0.097     3.242 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27/O
                         net (fo=1, routed)           0.205     3.447    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I1_O)        0.097     3.544 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16/O
                         net (fo=4, routed)           0.701     4.245    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16_n_0
    SLICE_X28Y97         LUT2 (Prop_lut2_I0_O)        0.097     4.342 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=3, routed)           0.344     4.686    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X30Y95         LUT2 (Prop_lut2_I0_O)        0.097     4.783 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][0]_i_7/O
                         net (fo=30, routed)          0.858     5.641    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][0]_i_7_n_0
    SLICE_X33Y101        LUT5 (Prop_lut5_I2_O)        0.097     5.738 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][14]_i_5/O
                         net (fo=1, routed)           0.355     6.093    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][14]_i_5_n_0
    SLICE_X28Y107        LUT6 (Prop_lut6_I1_O)        0.097     6.190 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][14]_i_2/O
                         net (fo=1, routed)           0.510     6.700    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][14]_i_2_n_0
    SLICE_X28Y110        LUT6 (Prop_lut6_I0_O)        0.097     6.797 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][14]_i_1/O
                         net (fo=1, routed)           0.000     6.797    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][alu_op1_wide][14]
    SLICE_X28Y110        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.130     6.369    sigma/sigma_tile/riscv/clk_out1
    SLICE_X28Y110        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][14]/C
                         clock pessimism              0.287     6.656    
                         clock uncertainty           -0.120     6.536    
    SLICE_X28Y110        FDRE (Setup_fdre_C_D)        0.030     6.566    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][14]
  -------------------------------------------------------------------
                         required time                          6.566    
                         arrival time                          -6.797    
  -------------------------------------------------------------------
                         slack                                 -0.231    

Slack (VIOLATED) :        -0.220ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.790ns  (logic 2.622ns (38.616%)  route 4.168ns (61.384%))
  Logic Levels:           8  (LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 6.396 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.297    -0.320    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.526 f  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.744     2.271    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X11Y97         LUT6 (Prop_lut6_I0_O)        0.097     2.368 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4/O
                         net (fo=10, routed)          0.777     3.145    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I0_O)        0.097     3.242 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27/O
                         net (fo=1, routed)           0.205     3.447    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I1_O)        0.097     3.544 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16/O
                         net (fo=4, routed)           0.701     4.245    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16_n_0
    SLICE_X28Y97         LUT2 (Prop_lut2_I0_O)        0.097     4.342 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=3, routed)           0.115     4.458    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I5_O)        0.097     4.555 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=5, routed)           0.613     5.168    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I3_O)        0.097     5.265 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_2/O
                         net (fo=38, routed)          0.258     5.522    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_2_n_0
    SLICE_X12Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.619 f  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_3/O
                         net (fo=133, routed)         0.380     6.000    sigma/sigma_tile/sfr/genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY
    SLICE_X13Y96         LUT2 (Prop_lut2_I1_O)        0.097     6.097 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_1/O
                         net (fo=36, routed)          0.374     6.470    sigma/sigma_tile/riscv/SR[0]
    SLICE_X12Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.157     6.396    sigma/sigma_tile/riscv/clk_out1
    SLICE_X12Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][18]/C
                         clock pessimism              0.348     6.743    
                         clock uncertainty           -0.120     6.623    
    SLICE_X12Y95         FDRE (Setup_fdre_C_R)       -0.373     6.250    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][18]
  -------------------------------------------------------------------
                         required time                          6.250    
                         arrival time                          -6.470    
  -------------------------------------------------------------------
                         slack                                 -0.220    

Slack (VIOLATED) :        -0.220ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.790ns  (logic 2.622ns (38.616%)  route 4.168ns (61.384%))
  Logic Levels:           8  (LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 6.396 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.297    -0.320    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.526 f  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.744     2.271    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X11Y97         LUT6 (Prop_lut6_I0_O)        0.097     2.368 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4/O
                         net (fo=10, routed)          0.777     3.145    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I0_O)        0.097     3.242 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27/O
                         net (fo=1, routed)           0.205     3.447    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I1_O)        0.097     3.544 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16/O
                         net (fo=4, routed)           0.701     4.245    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16_n_0
    SLICE_X28Y97         LUT2 (Prop_lut2_I0_O)        0.097     4.342 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=3, routed)           0.115     4.458    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I5_O)        0.097     4.555 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=5, routed)           0.613     5.168    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I3_O)        0.097     5.265 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_2/O
                         net (fo=38, routed)          0.258     5.522    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_2_n_0
    SLICE_X12Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.619 f  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_3/O
                         net (fo=133, routed)         0.380     6.000    sigma/sigma_tile/sfr/genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY
    SLICE_X13Y96         LUT2 (Prop_lut2_I1_O)        0.097     6.097 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_1/O
                         net (fo=36, routed)          0.374     6.470    sigma/sigma_tile/riscv/SR[0]
    SLICE_X12Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.157     6.396    sigma/sigma_tile/riscv/clk_out1
    SLICE_X12Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][26]/C
                         clock pessimism              0.348     6.743    
                         clock uncertainty           -0.120     6.623    
    SLICE_X12Y95         FDRE (Setup_fdre_C_R)       -0.373     6.250    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][26]
  -------------------------------------------------------------------
                         required time                          6.250    
                         arrival time                          -6.470    
  -------------------------------------------------------------------
                         slack                                 -0.220    

Slack (VIOLATED) :        -0.220ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.790ns  (logic 2.622ns (38.616%)  route 4.168ns (61.384%))
  Logic Levels:           8  (LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 6.396 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.297    -0.320    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.526 f  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.744     2.271    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X11Y97         LUT6 (Prop_lut6_I0_O)        0.097     2.368 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4/O
                         net (fo=10, routed)          0.777     3.145    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I0_O)        0.097     3.242 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27/O
                         net (fo=1, routed)           0.205     3.447    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I1_O)        0.097     3.544 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16/O
                         net (fo=4, routed)           0.701     4.245    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16_n_0
    SLICE_X28Y97         LUT2 (Prop_lut2_I0_O)        0.097     4.342 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=3, routed)           0.115     4.458    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I5_O)        0.097     4.555 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=5, routed)           0.613     5.168    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I3_O)        0.097     5.265 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_2/O
                         net (fo=38, routed)          0.258     5.522    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_2_n_0
    SLICE_X12Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.619 f  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_3/O
                         net (fo=133, routed)         0.380     6.000    sigma/sigma_tile/sfr/genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY
    SLICE_X13Y96         LUT2 (Prop_lut2_I1_O)        0.097     6.097 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_1/O
                         net (fo=36, routed)          0.374     6.470    sigma/sigma_tile/riscv/SR[0]
    SLICE_X12Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.157     6.396    sigma/sigma_tile/riscv/clk_out1
    SLICE_X12Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][29]/C
                         clock pessimism              0.348     6.743    
                         clock uncertainty           -0.120     6.623    
    SLICE_X12Y95         FDRE (Setup_fdre_C_R)       -0.373     6.250    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][29]
  -------------------------------------------------------------------
                         required time                          6.250    
                         arrival time                          -6.470    
  -------------------------------------------------------------------
                         slack                                 -0.220    

Slack (VIOLATED) :        -0.220ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.790ns  (logic 2.622ns (38.616%)  route 4.168ns (61.384%))
  Logic Levels:           8  (LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 6.396 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.297    -0.320    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.526 f  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.744     2.271    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X11Y97         LUT6 (Prop_lut6_I0_O)        0.097     2.368 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4/O
                         net (fo=10, routed)          0.777     3.145    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I0_O)        0.097     3.242 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27/O
                         net (fo=1, routed)           0.205     3.447    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I1_O)        0.097     3.544 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16/O
                         net (fo=4, routed)           0.701     4.245    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16_n_0
    SLICE_X28Y97         LUT2 (Prop_lut2_I0_O)        0.097     4.342 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=3, routed)           0.115     4.458    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I5_O)        0.097     4.555 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=5, routed)           0.613     5.168    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I3_O)        0.097     5.265 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_2/O
                         net (fo=38, routed)          0.258     5.522    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_2_n_0
    SLICE_X12Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.619 f  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_3/O
                         net (fo=133, routed)         0.380     6.000    sigma/sigma_tile/sfr/genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY
    SLICE_X13Y96         LUT2 (Prop_lut2_I1_O)        0.097     6.097 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_1/O
                         net (fo=36, routed)          0.374     6.470    sigma/sigma_tile/riscv/SR[0]
    SLICE_X12Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.157     6.396    sigma/sigma_tile/riscv/clk_out1
    SLICE_X12Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][3]/C
                         clock pessimism              0.348     6.743    
                         clock uncertainty           -0.120     6.623    
    SLICE_X12Y95         FDRE (Setup_fdre_C_R)       -0.373     6.250    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][3]
  -------------------------------------------------------------------
                         required time                          6.250    
                         arrival time                          -6.470    
  -------------------------------------------------------------------
                         slack                                 -0.220    

Slack (VIOLATED) :        -0.220ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.790ns  (logic 2.622ns (38.616%)  route 4.168ns (61.384%))
  Logic Levels:           8  (LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 6.396 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.297    -0.320    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.526 f  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.744     2.271    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X11Y97         LUT6 (Prop_lut6_I0_O)        0.097     2.368 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4/O
                         net (fo=10, routed)          0.777     3.145    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I0_O)        0.097     3.242 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27/O
                         net (fo=1, routed)           0.205     3.447    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I1_O)        0.097     3.544 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16/O
                         net (fo=4, routed)           0.701     4.245    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16_n_0
    SLICE_X28Y97         LUT2 (Prop_lut2_I0_O)        0.097     4.342 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=3, routed)           0.115     4.458    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I5_O)        0.097     4.555 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=5, routed)           0.613     5.168    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I3_O)        0.097     5.265 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_2/O
                         net (fo=38, routed)          0.258     5.522    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_2_n_0
    SLICE_X12Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.619 f  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_3/O
                         net (fo=133, routed)         0.380     6.000    sigma/sigma_tile/sfr/genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY
    SLICE_X13Y96         LUT2 (Prop_lut2_I1_O)        0.097     6.097 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_1/O
                         net (fo=36, routed)          0.374     6.470    sigma/sigma_tile/riscv/SR[0]
    SLICE_X12Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.157     6.396    sigma/sigma_tile/riscv/clk_out1
    SLICE_X12Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][4]/C
                         clock pessimism              0.348     6.743    
                         clock uncertainty           -0.120     6.623    
    SLICE_X12Y95         FDRE (Setup_fdre_C_R)       -0.373     6.250    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][4]
  -------------------------------------------------------------------
                         required time                          6.250    
                         arrival time                          -6.470    
  -------------------------------------------------------------------
                         slack                                 -0.220    

Slack (VIOLATED) :        -0.220ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.790ns  (logic 2.622ns (38.616%)  route 4.168ns (61.384%))
  Logic Levels:           8  (LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 6.396 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.297    -0.320    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.526 f  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.744     2.271    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X11Y97         LUT6 (Prop_lut6_I0_O)        0.097     2.368 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4/O
                         net (fo=10, routed)          0.777     3.145    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I0_O)        0.097     3.242 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27/O
                         net (fo=1, routed)           0.205     3.447    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I1_O)        0.097     3.544 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16/O
                         net (fo=4, routed)           0.701     4.245    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16_n_0
    SLICE_X28Y97         LUT2 (Prop_lut2_I0_O)        0.097     4.342 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=3, routed)           0.115     4.458    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I5_O)        0.097     4.555 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=5, routed)           0.613     5.168    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I3_O)        0.097     5.265 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_2/O
                         net (fo=38, routed)          0.258     5.522    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_2_n_0
    SLICE_X12Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.619 f  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_3/O
                         net (fo=133, routed)         0.380     6.000    sigma/sigma_tile/sfr/genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY
    SLICE_X13Y96         LUT2 (Prop_lut2_I1_O)        0.097     6.097 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_1/O
                         net (fo=36, routed)          0.374     6.470    sigma/sigma_tile/riscv/SR[0]
    SLICE_X12Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.157     6.396    sigma/sigma_tile/riscv/clk_out1
    SLICE_X12Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][5]/C
                         clock pessimism              0.348     6.743    
                         clock uncertainty           -0.120     6.623    
    SLICE_X12Y95         FDRE (Setup_fdre_C_R)       -0.373     6.250    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][5]
  -------------------------------------------------------------------
                         required time                          6.250    
                         arrival time                          -6.470    
  -------------------------------------------------------------------
                         slack                                 -0.220    

Slack (VIOLATED) :        -0.220ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.790ns  (logic 2.622ns (38.616%)  route 4.168ns (61.384%))
  Logic Levels:           8  (LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 6.396 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.297    -0.320    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.846     1.526 f  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[1]
                         net (fo=10, routed)          0.744     2.271    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X11Y97         LUT6 (Prop_lut6_I0_O)        0.097     2.368 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4/O
                         net (fo=10, routed)          0.777     3.145    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][csr_rdata][3]_i_4_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I0_O)        0.097     3.242 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27/O
                         net (fo=1, routed)           0.205     3.447    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_27_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I1_O)        0.097     3.544 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16/O
                         net (fo=4, routed)           0.701     4.245    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_16_n_0
    SLICE_X28Y97         LUT2 (Prop_lut2_I0_O)        0.097     4.342 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=3, routed)           0.115     4.458    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I5_O)        0.097     4.555 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3/O
                         net (fo=5, routed)           0.613     5.168    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_3_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I3_O)        0.097     5.265 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_2/O
                         net (fo=38, routed)          0.258     5.522    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_2_n_0
    SLICE_X12Y94         LUT5 (Prop_lut5_I3_O)        0.097     5.619 f  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_3/O
                         net (fo=133, routed)         0.380     6.000    sigma/sigma_tile/sfr/genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY
    SLICE_X13Y96         LUT2 (Prop_lut2_I1_O)        0.097     6.097 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_1/O
                         net (fo=36, routed)          0.374     6.470    sigma/sigma_tile/riscv/SR[0]
    SLICE_X12Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        1.157     6.396    sigma/sigma_tile/riscv/clk_out1
    SLICE_X12Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][6]/C
                         clock pessimism              0.348     6.743    
                         clock uncertainty           -0.120     6.623    
    SLICE_X12Y95         FDRE (Setup_fdre_C_R)       -0.373     6.250    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][6]
  -------------------------------------------------------------------
                         required time                          6.250    
                         arrival time                          -6.470    
  -------------------------------------------------------------------
                         slack                                 -0.220    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 sigma/udm/uart_tx/databuf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/uart_tx/tx_o_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.481%)  route 0.102ns (35.519%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.600    -0.564    sigma/udm/uart_tx/clk_out1
    SLICE_X3Y63          FDRE                                         r  sigma/udm/uart_tx/databuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  sigma/udm/uart_tx/databuf_reg[0]/Q
                         net (fo=1, routed)           0.102    -0.321    sigma/udm/uart_tx/databuf_reg_n_0_[0]
    SLICE_X3Y62          LUT6 (Prop_lut6_I0_O)        0.045    -0.276 r  sigma/udm/uart_tx/tx_o_i_2/O
                         net (fo=1, routed)           0.000    -0.276    sigma/udm/uart_tx/tx_o_i_2_n_0
    SLICE_X3Y62          FDSE                                         r  sigma/udm/uart_tx/tx_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.873    -0.800    sigma/udm/uart_tx/clk_out1
    SLICE_X3Y62          FDSE                                         r  sigma/udm/uart_tx/tx_o_reg/C
                         clock pessimism              0.252    -0.548    
                         clock uncertainty            0.120    -0.428    
    SLICE_X3Y62          FDSE (Hold_fdse_C_D)         0.091    -0.337    sigma/udm/uart_tx/tx_o_reg
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 sigma/gpio_bi_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/csr_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.187ns (57.361%)  route 0.139ns (42.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.570    -0.594    sigma/clk_out1
    SLICE_X13Y83         FDRE                                         r  sigma/gpio_bi_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  sigma/gpio_bi_reg_reg[15]/Q
                         net (fo=1, routed)           0.139    -0.314    sigma/sigma_tile/riscv/csr_rdata_reg[23]_0[7]
    SLICE_X12Y83         LUT3 (Prop_lut3_I2_O)        0.046    -0.268 r  sigma/sigma_tile/riscv/csr_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    sigma/csr_rdata[15]
    SLICE_X12Y83         FDRE                                         r  sigma/csr_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.839    -0.834    sigma/clk_out1
    SLICE_X12Y83         FDRE                                         r  sigma/csr_rdata_reg[15]/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.120    -0.461    
    SLICE_X12Y83         FDRE (Hold_fdre_C_D)         0.131    -0.330    sigma/csr_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_dout_bo_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/uart_tx/databuf_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.209ns (65.150%)  route 0.112ns (34.850%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.600    -0.564    sigma/udm/udm_controller/clk_out1
    SLICE_X2Y65          FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  sigma/udm/udm_controller/tx_dout_bo_reg[4]/Q
                         net (fo=1, routed)           0.112    -0.288    sigma/udm/uart_tx/tx_dout_bo_0[4]
    SLICE_X2Y63          LUT4 (Prop_lut4_I3_O)        0.045    -0.243 r  sigma/udm/uart_tx/databuf[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    sigma/udm/uart_tx/databuf[4]
    SLICE_X2Y63          FDRE                                         r  sigma/udm/uart_tx/databuf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.872    -0.801    sigma/udm/uart_tx/clk_out1
    SLICE_X2Y63          FDRE                                         r  sigma/udm/uart_tx/databuf_reg[4]/C
                         clock pessimism              0.252    -0.549    
                         clock uncertainty            0.120    -0.429    
    SLICE_X2Y63          FDRE (Hold_fdre_C_D)         0.121    -0.308    sigma/udm/uart_tx/databuf_reg[4]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.115%)  route 0.104ns (35.885%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.564    -0.600    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X41Y65         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[1]/Q
                         net (fo=3, routed)           0.104    -0.355    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[1]
    SLICE_X40Y65         LUT2 (Prop_lut2_I0_O)        0.045    -0.310 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[1]_i_1_n_0
    SLICE_X40Y65         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.834    -0.839    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X40Y65         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[1]/C
                         clock pessimism              0.252    -0.587    
                         clock uncertainty            0.120    -0.467    
    SLICE_X40Y65         FDRE (Hold_fdre_C_D)         0.092    -0.375    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/irq_timer_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/irq_adapter/irq_buf0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.209ns (72.067%)  route 0.081ns (27.933%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.603    -0.561    sigma/sigma_tile/sfr/clk_out1
    SLICE_X2Y90          FDRE                                         r  sigma/sigma_tile/sfr/irq_timer_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  sigma/sigma_tile/sfr/irq_timer_reg/Q
                         net (fo=1, routed)           0.081    -0.316    sigma/sigma_tile/irq_timer
    SLICE_X3Y90          LUT2 (Prop_lut2_I0_O)        0.045    -0.271 r  sigma/sigma_tile/irq_buf0[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    sigma/sigma_tile/irq_adapter/irq_buf0_reg[3]_0[0]
    SLICE_X3Y90          FDRE                                         r  sigma/sigma_tile/irq_adapter/irq_buf0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.876    -0.797    sigma/sigma_tile/irq_adapter/clk_out1
    SLICE_X3Y90          FDRE                                         r  sigma/sigma_tile/irq_adapter/irq_buf0_reg[1]/C
                         clock pessimism              0.249    -0.548    
                         clock uncertainty            0.120    -0.428    
    SLICE_X3Y90          FDRE (Hold_fdre_C_D)         0.091    -0.337    sigma/sigma_tile/irq_adapter/irq_buf0_reg[1]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 sigma/udm/uart_tx/databuf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/uart_tx/databuf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.209ns (72.067%)  route 0.081ns (27.933%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.600    -0.564    sigma/udm/uart_tx/clk_out1
    SLICE_X2Y63          FDRE                                         r  sigma/udm/uart_tx/databuf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  sigma/udm/uart_tx/databuf_reg[2]/Q
                         net (fo=1, routed)           0.081    -0.319    sigma/udm/uart_tx/in13[1]
    SLICE_X3Y63          LUT4 (Prop_lut4_I0_O)        0.045    -0.274 r  sigma/udm/uart_tx/databuf[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    sigma/udm/uart_tx/databuf[1]
    SLICE_X3Y63          FDRE                                         r  sigma/udm/uart_tx/databuf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.872    -0.801    sigma/udm/uart_tx/clk_out1
    SLICE_X3Y63          FDRE                                         r  sigma/udm/uart_tx/databuf_reg[1]/C
                         clock pessimism              0.250    -0.551    
                         clock uncertainty            0.120    -0.431    
    SLICE_X3Y63          FDRE (Hold_fdre_C_D)         0.091    -0.340    sigma/udm/uart_tx/databuf_reg[1]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/csr_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.778%)  route 0.110ns (40.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.569    -0.595    sigma/clk_out1
    SLICE_X8Y82          FDRE                                         r  sigma/gpio_bo_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  sigma/gpio_bo_reg_reg[29]/Q
                         net (fo=1, routed)           0.110    -0.321    sigma/gpio_bo_reg_reg_n_0_[29]
    SLICE_X9Y82          FDRE                                         r  sigma/csr_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.838    -0.835    sigma/clk_out1
    SLICE_X9Y82          FDRE                                         r  sigma/csr_rdata_reg[29]/C
                         clock pessimism              0.253    -0.582    
                         clock uncertainty            0.120    -0.462    
    SLICE_X9Y82          FDRE (Hold_fdre_C_D)         0.075    -0.387    sigma/csr_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/csr_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.128ns (56.910%)  route 0.097ns (43.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.566    -0.598    sigma/clk_out1
    SLICE_X13Y79         FDRE                                         r  sigma/gpio_bo_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  sigma/gpio_bo_reg_reg[24]/Q
                         net (fo=1, routed)           0.097    -0.373    sigma/gpio_bo_reg_reg_n_0_[24]
    SLICE_X14Y80         FDRE                                         r  sigma/csr_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.836    -0.837    sigma/clk_out1
    SLICE_X14Y80         FDRE                                         r  sigma/csr_rdata_reg[24]/C
                         clock pessimism              0.254    -0.583    
                         clock uncertainty            0.120    -0.463    
    SLICE_X14Y80         FDRE (Hold_fdre_C_D)         0.022    -0.441    sigma/csr_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.176%)  route 0.117ns (35.824%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.565    -0.599    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X30Y67         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[47]/Q
                         net (fo=2, routed)           0.117    -0.319    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg_n_0_[47]
    SLICE_X30Y66         LUT6 (Prop_lut6_I0_O)        0.045    -0.274 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q[46]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q[46]_i_1_n_0
    SLICE_X30Y66         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.835    -0.838    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X30Y66         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[46]/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.120    -0.464    
    SLICE_X30Y66         FDRE (Hold_fdre_C_D)         0.121    -0.343    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[46]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.226ns (64.954%)  route 0.122ns (35.046%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.563    -0.601    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X41Y66         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.473 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[9]/Q
                         net (fo=3, routed)           0.122    -0.351    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[9]
    SLICE_X42Y65         LUT2 (Prop_lut2_I0_O)        0.098    -0.253 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[9]_i_1_n_0
    SLICE_X42Y65         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2768, routed)        0.832    -0.841    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X42Y65         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[9]/C
                         clock pessimism              0.275    -0.566    
                         clock uncertainty            0.120    -0.446    
    SLICE_X42Y65         FDRE (Hold_fdre_C_D)         0.121    -0.325    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.072    





