Initialize opt latency for DFG nodes: 
Initialize additional functionality on CGRA nodes: 
load : [0,4,8,12]: 0 4 8 12 
store : [0,4,8,12]: 0 4 8 12 
[function 'main' is not in our target list]
Initialize opt latency for DFG nodes: 
Initialize additional functionality on CGRA nodes: 
load : [0,4,8,12]: 0 4 8 12 
store : [0,4,8,12]: 0 4 8 12 
[function 'init_array' is not in our target list]
Initialize opt latency for DFG nodes: 
Initialize additional functionality on CGRA nodes: 
load : [0,4,8,12]: 0 4 8 12 
store : [0,4,8,12]: 0 4 8 12 
==================================
[function 'kernel_mvt' is one of our targets]
*** current function: kernel_mvt
 (ID: 0)
 (ID: 1)
 (ID: 2)
 (ID: 3)
 (ID: 4)
 (ID: 5)
 (ID: 6)
 (ID: 7)
 (ID: 8)
 (ID: 9)
 (ID: 10)
 (ID: 11)
 (ID: 12)
 (ID: 13)
 (ID: 14)
 (ID: 15)
 (ID: 16)
 (ID: 17)
 (ID: 18)
 (ID: 19)
 (ID: 20)
 (ID: 21)
 (ID: 22)
 (ID: 23)
 (ID: 24)
 (ID: 25)
 (ID: 26)
 (ID: 27)
 (ID: 28)
 (ID: 29)
 (ID: 30)
 (ID: 31)
 (ID: 32)
 (ID: 33)
 (ID: 34)
 (ID: 35)
 (ID: 36)
 (ID: 37)
 (ID: 38)
 (ID: 39)
 (ID: 40)
 (ID: 41)
==================================
==================================
[reorder DFG along with the longest path]
==================================
[show opcode count]
add : 1
bitcast : 5
br : 1
fadd : 2
fmul : 2
getelementptr : 7
icmp : 1
insertelement : 6
load : 9
or : 3
phi : 1
shufflevector : 2
store : 2
DFG node count: 42; DFG edge count: 57; SIMD node count: 22
==================================
[generate dot for DFG]
==================================
[generate JSON for DFG]
==================================
[ResMII: 3]
... number of cycles: 2 ...
==================================
[RecMII: 4]
==================================
[heuristic]
----------------------------------------
[DEBUG] start heuristic algorithm with II=4
[DEBUG] schedule dfg node[0] onto fu[6] at cycle 0 within II: 4
[DEBUG] setDFGNode 0 onto CGRANode 6 at cycle: 0
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[1] onto fu[5] at cycle 1 within II: 4
[DEBUG] setDFGNode 1 onto CGRANode 5 at cycle: 1
[DEBUG] in allocateReg() t_cycle: 0; i: 0 CGRA node: 5; link: 3 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[6]-->[5] (bypass:0) dfgNode: 0 at cycle 0
[DEBUG] skip predecessor routing -- dfgNode: 0
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[2] onto fu[10] at cycle 1 within II: 4
[DEBUG] setDFGNode 2 onto CGRANode 10 at cycle: 1
[DEBUG] in allocateReg() t_cycle: 0; i: 0 CGRA node: 10; link: 1 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[6]-->[10] (bypass:0) dfgNode: 0 at cycle 0
[DEBUG] skip predecessor routing -- dfgNode: 0
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[3] onto fu[9] at cycle 2 within II: 4
[DEBUG] setDFGNode 3 onto CGRANode 9 at cycle: 2
[DEBUG] occupy link[6]-->[5] (bypass:1) dfgNode: 0 at cycle 0
[DEBUG] in allocateReg() t_cycle: 1; i: 0 CGRA node: 9; link: 1 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[5]-->[9] (bypass:0) dfgNode: 0 at cycle 1
[DEBUG] skip predecessor routing -- dfgNode: 0
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[4] onto fu[6] at cycle 1 within II: 4
[DEBUG] setDFGNode 4 onto CGRANode 6 at cycle: 1
[DEBUG] tryToRoute -- srcDFGNode: 0, srcCGRANode: 6; dstDFGNode: 4, dstCGRANode: 6; backEdge: 0
[DEBUG] check route size: 1
[DEBUG] allocate for local reg maintain... duration=1 last cycle: 0
[DEBUG] in allocateReg() t_cycle: 0; i: 0 CGRA node: 6; link: 4 duration 1
[DEBUG] done reg allocation
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[26] onto fu[2] at cycle 1 within II: 4
[DEBUG] setDFGNode 26 onto CGRANode 2 at cycle: 1
[DEBUG] in allocateReg() t_cycle: 0; i: 0 CGRA node: 2; link: 0 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[6]-->[2] (bypass:0) dfgNode: 0 at cycle 0
[DEBUG] skip predecessor routing -- dfgNode: 0
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[39] onto fu[14] at cycle 2 within II: 4
[DEBUG] setDFGNode 39 onto CGRANode 14 at cycle: 2
[DEBUG] occupy link[6]-->[10] (bypass:1) dfgNode: 0 at cycle 0
[DEBUG] in allocateReg() t_cycle: 1; i: 0 CGRA node: 14; link: 1 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[10]-->[14] (bypass:0) dfgNode: 0 at cycle 1
[DEBUG] skip predecessor routing -- dfgNode: 0
[DEBUG] in shareSameCycle is true: node 39
[DEBUG] tryToRoute -- srcDFGNode: 39, srcCGRANode: 14; dstDFGNode: 0, dstCGRANode: 6; backEdge: 1
[DEBUG] in shareSameCycle is true: node 0
[DEBUG] check route size: 3
[DEBUG] occupy link[14]-->[10] (bypass:1) dfgNode: 39 at cycle 2
[DEBUG] reset duration: 1 t_dstCycle: 0 previous: 3 II: 4
[DEBUG] in allocateReg() t_cycle: 3; i: 0 CGRA node: 6; link: 0 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[10]-->[6] (bypass:0) dfgNode: 39 at cycle 3
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[5] onto fu[5] at cycle 2 within II: 4
[DEBUG] setDFGNode 5 onto CGRANode 5 at cycle: 2
[DEBUG] in allocateReg() t_cycle: 1; i: 0 CGRA node: 5; link: 3 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[6]-->[5] (bypass:0) dfgNode: 4 at cycle 1
[DEBUG] skip predecessor routing -- dfgNode: 4
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[24] onto fu[9] at cycle 3 within II: 4
[DEBUG] setDFGNode 24 onto CGRANode 9 at cycle: 3
[DEBUG] occupy link[6]-->[5] (bypass:1) dfgNode: 4 at cycle 1
[DEBUG] in allocateReg() t_cycle: 2; i: 0 CGRA node: 9; link: 1 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[5]-->[9] (bypass:0) dfgNode: 4 at cycle 2
[DEBUG] skip predecessor routing -- dfgNode: 4
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[27] onto fu[1] at cycle 2 within II: 4
[DEBUG] setDFGNode 27 onto CGRANode 1 at cycle: 2
[DEBUG] in allocateReg() t_cycle: 1; i: 0 CGRA node: 1; link: 3 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[2]-->[1] (bypass:0) dfgNode: 26 at cycle 1
[DEBUG] skip predecessor routing -- dfgNode: 26
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[37] onto fu[6] at cycle 2 within II: 4
[DEBUG] setDFGNode 37 onto CGRANode 6 at cycle: 2
[DEBUG] in allocateReg() t_cycle: 1; i: 0 CGRA node: 6; link: 1 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[2]-->[6] (bypass:0) dfgNode: 26 at cycle 1
[DEBUG] skip predecessor routing -- dfgNode: 26
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[40] onto fu[10] at cycle 3 within II: 4
[DEBUG] setDFGNode 40 onto CGRANode 10 at cycle: 3
[DEBUG] in allocateReg() t_cycle: 2; i: 0 CGRA node: 10; link: 0 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[14]-->[10] (bypass:0) dfgNode: 39 at cycle 2
[DEBUG] skip predecessor routing -- dfgNode: 39
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[6] onto fu[1] at cycle 3 within II: 4
[DEBUG] setDFGNode 6 onto CGRANode 1 at cycle: 3
[DEBUG] in allocateReg() t_cycle: 2; i: 0 CGRA node: 1; link: 0 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[5]-->[1] (bypass:0) dfgNode: 5 at cycle 2
[DEBUG] skip predecessor routing -- dfgNode: 5
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[28] onto fu[2] at cycle 3 within II: 4
[DEBUG] setDFGNode 28 onto CGRANode 2 at cycle: 3
[DEBUG] in allocateReg() t_cycle: 2; i: 0 CGRA node: 2; link: 2 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[1]-->[2] (bypass:0) dfgNode: 27 at cycle 2
[DEBUG] skip predecessor routing -- dfgNode: 27
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[41] onto fu[14] at cycle 4 within II: 4
[DEBUG] setDFGNode 41 onto CGRANode 14 at cycle: 4
[DEBUG] in allocateReg() t_cycle: 3; i: 0 CGRA node: 14; link: 1 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[10]-->[14] (bypass:0) dfgNode: 40 at cycle 3
[DEBUG] skip predecessor routing -- dfgNode: 40
[DEBUG] in shareSameCycle is true: node 41
[DEBUG] tryToRoute -- srcDFGNode: 41, srcCGRANode: 14; dstDFGNode: 0, dstCGRANode: 6; backEdge: 1
[DEBUG] in shareSameCycle is true: node 0
[DEBUG] cannot route due to II is violated for backward cycle
DEBUG target DFG node: 41 on fu: 14 failed, mapped succ DFG node: 0; return false
[DEBUG] fail1 in schedule() II: 4
[DEBUG] the failed path -- cycle: 3 CGRANode: 10
[DEBUG] the failed path -- cycle: 4 CGRANode: 14
----------------------------------------
[DEBUG] start heuristic algorithm with II=5
[DEBUG] schedule dfg node[0] onto fu[6] at cycle 0 within II: 5
[DEBUG] setDFGNode 0 onto CGRANode 6 at cycle: 0
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[1] onto fu[5] at cycle 1 within II: 5
[DEBUG] setDFGNode 1 onto CGRANode 5 at cycle: 1
[DEBUG] in allocateReg() t_cycle: 0; i: 0 CGRA node: 5; link: 3 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[6]-->[5] (bypass:0) dfgNode: 0 at cycle 0
[DEBUG] skip predecessor routing -- dfgNode: 0
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[2] onto fu[10] at cycle 1 within II: 5
[DEBUG] setDFGNode 2 onto CGRANode 10 at cycle: 1
[DEBUG] in allocateReg() t_cycle: 0; i: 0 CGRA node: 10; link: 1 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[6]-->[10] (bypass:0) dfgNode: 0 at cycle 0
[DEBUG] skip predecessor routing -- dfgNode: 0
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[3] onto fu[9] at cycle 2 within II: 5
[DEBUG] setDFGNode 3 onto CGRANode 9 at cycle: 2
[DEBUG] occupy link[6]-->[5] (bypass:1) dfgNode: 0 at cycle 0
[DEBUG] in allocateReg() t_cycle: 1; i: 0 CGRA node: 9; link: 1 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[5]-->[9] (bypass:0) dfgNode: 0 at cycle 1
[DEBUG] skip predecessor routing -- dfgNode: 0
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[4] onto fu[6] at cycle 1 within II: 5
[DEBUG] setDFGNode 4 onto CGRANode 6 at cycle: 1
[DEBUG] tryToRoute -- srcDFGNode: 0, srcCGRANode: 6; dstDFGNode: 4, dstCGRANode: 6; backEdge: 0
[DEBUG] check route size: 1
[DEBUG] allocate for local reg maintain... duration=1 last cycle: 0
[DEBUG] in allocateReg() t_cycle: 0; i: 0 CGRA node: 6; link: 4 duration 1
[DEBUG] done reg allocation
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[26] onto fu[2] at cycle 1 within II: 5
[DEBUG] setDFGNode 26 onto CGRANode 2 at cycle: 1
[DEBUG] in allocateReg() t_cycle: 0; i: 0 CGRA node: 2; link: 0 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[6]-->[2] (bypass:0) dfgNode: 0 at cycle 0
[DEBUG] skip predecessor routing -- dfgNode: 0
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[39] onto fu[14] at cycle 2 within II: 5
[DEBUG] setDFGNode 39 onto CGRANode 14 at cycle: 2
[DEBUG] occupy link[6]-->[10] (bypass:1) dfgNode: 0 at cycle 0
[DEBUG] in allocateReg() t_cycle: 1; i: 0 CGRA node: 14; link: 1 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[10]-->[14] (bypass:0) dfgNode: 0 at cycle 1
[DEBUG] skip predecessor routing -- dfgNode: 0
[DEBUG] in shareSameCycle is true: node 39
[DEBUG] tryToRoute -- srcDFGNode: 39, srcCGRANode: 14; dstDFGNode: 0, dstCGRANode: 6; backEdge: 1
[DEBUG] in shareSameCycle is true: node 0
[DEBUG] check route size: 3
[DEBUG] occupy link[14]-->[10] (bypass:1) dfgNode: 39 at cycle 2
[DEBUG] reset duration: 2 t_dstCycle: 0 previous: 3 II: 5
[DEBUG] in allocateReg() t_cycle: 3; i: 0 CGRA node: 6; link: 0 duration 2
[DEBUG] done reg allocation
[DEBUG] occupy link[10]-->[6] (bypass:0) dfgNode: 39 at cycle 3
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[5] onto fu[5] at cycle 2 within II: 5
[DEBUG] setDFGNode 5 onto CGRANode 5 at cycle: 2
[DEBUG] in allocateReg() t_cycle: 1; i: 0 CGRA node: 5; link: 3 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[6]-->[5] (bypass:0) dfgNode: 4 at cycle 1
[DEBUG] skip predecessor routing -- dfgNode: 4
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[24] onto fu[9] at cycle 3 within II: 5
[DEBUG] setDFGNode 24 onto CGRANode 9 at cycle: 3
[DEBUG] occupy link[6]-->[5] (bypass:1) dfgNode: 4 at cycle 1
[DEBUG] in allocateReg() t_cycle: 2; i: 0 CGRA node: 9; link: 1 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[5]-->[9] (bypass:0) dfgNode: 4 at cycle 2
[DEBUG] skip predecessor routing -- dfgNode: 4
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[27] onto fu[1] at cycle 2 within II: 5
[DEBUG] setDFGNode 27 onto CGRANode 1 at cycle: 2
[DEBUG] in allocateReg() t_cycle: 1; i: 0 CGRA node: 1; link: 3 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[2]-->[1] (bypass:0) dfgNode: 26 at cycle 1
[DEBUG] skip predecessor routing -- dfgNode: 26
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[37] onto fu[6] at cycle 2 within II: 5
[DEBUG] setDFGNode 37 onto CGRANode 6 at cycle: 2
[DEBUG] in allocateReg() t_cycle: 1; i: 0 CGRA node: 6; link: 1 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[2]-->[6] (bypass:0) dfgNode: 26 at cycle 1
[DEBUG] skip predecessor routing -- dfgNode: 26
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[40] onto fu[10] at cycle 3 within II: 5
[DEBUG] setDFGNode 40 onto CGRANode 10 at cycle: 3
[DEBUG] in allocateReg() t_cycle: 2; i: 0 CGRA node: 10; link: 0 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[14]-->[10] (bypass:0) dfgNode: 39 at cycle 2
[DEBUG] skip predecessor routing -- dfgNode: 39
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[6] onto fu[1] at cycle 3 within II: 5
[DEBUG] setDFGNode 6 onto CGRANode 1 at cycle: 3
[DEBUG] in allocateReg() t_cycle: 2; i: 0 CGRA node: 1; link: 0 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[5]-->[1] (bypass:0) dfgNode: 5 at cycle 2
[DEBUG] skip predecessor routing -- dfgNode: 5
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[28] onto fu[2] at cycle 3 within II: 5
[DEBUG] setDFGNode 28 onto CGRANode 2 at cycle: 3
[DEBUG] in allocateReg() t_cycle: 2; i: 0 CGRA node: 2; link: 2 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[1]-->[2] (bypass:0) dfgNode: 27 at cycle 2
[DEBUG] skip predecessor routing -- dfgNode: 27
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[41] onto fu[14] at cycle 4 within II: 5
[DEBUG] setDFGNode 41 onto CGRANode 14 at cycle: 4
[DEBUG] in allocateReg() t_cycle: 3; i: 0 CGRA node: 14; link: 1 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[10]-->[14] (bypass:0) dfgNode: 40 at cycle 3
[DEBUG] skip predecessor routing -- dfgNode: 40
[DEBUG] in shareSameCycle is true: node 41
[DEBUG] tryToRoute -- srcDFGNode: 41, srcCGRANode: 14; dstDFGNode: 0, dstCGRANode: 6; backEdge: 1
[DEBUG] in shareSameCycle is true: node 0
[DEBUG] check route size: 3
[DEBUG] occupy link[14]-->[10] (bypass:1) dfgNode: 41 at cycle 4
[DEBUG] reset duration: 0 t_dstCycle: 0 previous: 5 II: 5
[DEBUG] reset duration is 0...
[DEBUG] cannot route due to backedge
DEBUG target DFG node: 41 on fu: 14 failed, mapped succ DFG node: 0; return false
[DEBUG] fail1 in schedule() II: 5
[DEBUG] the failed path -- cycle: 3 CGRANode: 10
[DEBUG] the failed path -- cycle: 4 CGRANode: 14
----------------------------------------
[DEBUG] start heuristic algorithm with II=6
[DEBUG] schedule dfg node[0] onto fu[6] at cycle 0 within II: 6
[DEBUG] setDFGNode 0 onto CGRANode 6 at cycle: 0
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[1] onto fu[5] at cycle 1 within II: 6
[DEBUG] setDFGNode 1 onto CGRANode 5 at cycle: 1
[DEBUG] in allocateReg() t_cycle: 0; i: 0 CGRA node: 5; link: 3 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[6]-->[5] (bypass:0) dfgNode: 0 at cycle 0
[DEBUG] skip predecessor routing -- dfgNode: 0
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[2] onto fu[10] at cycle 1 within II: 6
[DEBUG] setDFGNode 2 onto CGRANode 10 at cycle: 1
[DEBUG] in allocateReg() t_cycle: 0; i: 0 CGRA node: 10; link: 1 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[6]-->[10] (bypass:0) dfgNode: 0 at cycle 0
[DEBUG] skip predecessor routing -- dfgNode: 0
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[3] onto fu[9] at cycle 2 within II: 6
[DEBUG] setDFGNode 3 onto CGRANode 9 at cycle: 2
[DEBUG] occupy link[6]-->[5] (bypass:1) dfgNode: 0 at cycle 0
[DEBUG] in allocateReg() t_cycle: 1; i: 0 CGRA node: 9; link: 1 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[5]-->[9] (bypass:0) dfgNode: 0 at cycle 1
[DEBUG] skip predecessor routing -- dfgNode: 0
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[4] onto fu[6] at cycle 1 within II: 6
[DEBUG] setDFGNode 4 onto CGRANode 6 at cycle: 1
[DEBUG] tryToRoute -- srcDFGNode: 0, srcCGRANode: 6; dstDFGNode: 4, dstCGRANode: 6; backEdge: 0
[DEBUG] check route size: 1
[DEBUG] allocate for local reg maintain... duration=1 last cycle: 0
[DEBUG] in allocateReg() t_cycle: 0; i: 0 CGRA node: 6; link: 4 duration 1
[DEBUG] done reg allocation
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[26] onto fu[2] at cycle 1 within II: 6
[DEBUG] setDFGNode 26 onto CGRANode 2 at cycle: 1
[DEBUG] in allocateReg() t_cycle: 0; i: 0 CGRA node: 2; link: 0 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[6]-->[2] (bypass:0) dfgNode: 0 at cycle 0
[DEBUG] skip predecessor routing -- dfgNode: 0
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[39] onto fu[14] at cycle 2 within II: 6
[DEBUG] setDFGNode 39 onto CGRANode 14 at cycle: 2
[DEBUG] occupy link[6]-->[10] (bypass:1) dfgNode: 0 at cycle 0
[DEBUG] in allocateReg() t_cycle: 1; i: 0 CGRA node: 14; link: 1 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[10]-->[14] (bypass:0) dfgNode: 0 at cycle 1
[DEBUG] skip predecessor routing -- dfgNode: 0
[DEBUG] in shareSameCycle is true: node 39
[DEBUG] tryToRoute -- srcDFGNode: 39, srcCGRANode: 14; dstDFGNode: 0, dstCGRANode: 6; backEdge: 1
[DEBUG] in shareSameCycle is true: node 0
[DEBUG] check route size: 3
[DEBUG] occupy link[14]-->[10] (bypass:1) dfgNode: 39 at cycle 2
[DEBUG] reset duration: 3 t_dstCycle: 0 previous: 3 II: 6
[DEBUG] in allocateReg() t_cycle: 3; i: 0 CGRA node: 6; link: 0 duration 3
[DEBUG] done reg allocation
[DEBUG] occupy link[10]-->[6] (bypass:0) dfgNode: 39 at cycle 3
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[5] onto fu[5] at cycle 2 within II: 6
[DEBUG] setDFGNode 5 onto CGRANode 5 at cycle: 2
[DEBUG] in allocateReg() t_cycle: 1; i: 0 CGRA node: 5; link: 3 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[6]-->[5] (bypass:0) dfgNode: 4 at cycle 1
[DEBUG] skip predecessor routing -- dfgNode: 4
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[24] onto fu[9] at cycle 3 within II: 6
[DEBUG] setDFGNode 24 onto CGRANode 9 at cycle: 3
[DEBUG] occupy link[6]-->[5] (bypass:1) dfgNode: 4 at cycle 1
[DEBUG] in allocateReg() t_cycle: 2; i: 0 CGRA node: 9; link: 1 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[5]-->[9] (bypass:0) dfgNode: 4 at cycle 2
[DEBUG] skip predecessor routing -- dfgNode: 4
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[27] onto fu[1] at cycle 2 within II: 6
[DEBUG] setDFGNode 27 onto CGRANode 1 at cycle: 2
[DEBUG] in allocateReg() t_cycle: 1; i: 0 CGRA node: 1; link: 3 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[2]-->[1] (bypass:0) dfgNode: 26 at cycle 1
[DEBUG] skip predecessor routing -- dfgNode: 26
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[37] onto fu[6] at cycle 2 within II: 6
[DEBUG] setDFGNode 37 onto CGRANode 6 at cycle: 2
[DEBUG] in allocateReg() t_cycle: 1; i: 0 CGRA node: 6; link: 1 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[2]-->[6] (bypass:0) dfgNode: 26 at cycle 1
[DEBUG] skip predecessor routing -- dfgNode: 26
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[40] onto fu[10] at cycle 3 within II: 6
[DEBUG] setDFGNode 40 onto CGRANode 10 at cycle: 3
[DEBUG] in allocateReg() t_cycle: 2; i: 0 CGRA node: 10; link: 0 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[14]-->[10] (bypass:0) dfgNode: 39 at cycle 2
[DEBUG] skip predecessor routing -- dfgNode: 39
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[6] onto fu[1] at cycle 3 within II: 6
[DEBUG] setDFGNode 6 onto CGRANode 1 at cycle: 3
[DEBUG] in allocateReg() t_cycle: 2; i: 0 CGRA node: 1; link: 0 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[5]-->[1] (bypass:0) dfgNode: 5 at cycle 2
[DEBUG] skip predecessor routing -- dfgNode: 5
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[28] onto fu[2] at cycle 3 within II: 6
[DEBUG] setDFGNode 28 onto CGRANode 2 at cycle: 3
[DEBUG] in allocateReg() t_cycle: 2; i: 0 CGRA node: 2; link: 2 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[1]-->[2] (bypass:0) dfgNode: 27 at cycle 2
[DEBUG] skip predecessor routing -- dfgNode: 27
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[41] onto fu[14] at cycle 4 within II: 6
[DEBUG] setDFGNode 41 onto CGRANode 14 at cycle: 4
[DEBUG] in allocateReg() t_cycle: 3; i: 0 CGRA node: 14; link: 1 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[10]-->[14] (bypass:0) dfgNode: 40 at cycle 3
[DEBUG] skip predecessor routing -- dfgNode: 40
[DEBUG] in shareSameCycle is true: node 41
[DEBUG] tryToRoute -- srcDFGNode: 41, srcCGRANode: 14; dstDFGNode: 0, dstCGRANode: 6; backEdge: 1
[DEBUG] in shareSameCycle is true: node 0
[DEBUG] check route size: 3
[DEBUG] occupy link[14]-->[10] (bypass:1) dfgNode: 41 at cycle 4
[DEBUG] reset duration: 1 t_dstCycle: 0 previous: 5 II: 6
[DEBUG] in allocateReg() t_cycle: 5; i: 1 CGRA node: 6; link: 0 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[10]-->[6] (bypass:0) dfgNode: 41 at cycle 5
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[7] onto fu[13] at cycle 5 within II: 6
[DEBUG] setDFGNode 7 onto CGRANode 13 at cycle: 5
[DEBUG] in allocateReg() t_cycle: 4; i: 0 CGRA node: 13; link: 3 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[14]-->[13] (bypass:0) dfgNode: 41 at cycle 4
[DEBUG] tryToRoute -- srcDFGNode: 0, srcCGRANode: 6; dstDFGNode: 7, dstCGRANode: 13; backEdge: 0
[DEBUG] check route size: 4
[DEBUG] occupy link[6]-->[5] (bypass:1) dfgNode: 0 at cycle 0
[DEBUG] occupy link[5]-->[9] (bypass:1) dfgNode: 0 at cycle 1
[DEBUG] reset duration: 3 t_dstCycle: 5 previous: 2 II: 6
[DEBUG] in allocateReg() t_cycle: 2; i: 1 CGRA node: 13; link: 1 duration 3
[DEBUG] done reg allocation
[DEBUG] occupy link[9]-->[13] (bypass:0) dfgNode: 0 at cycle 2
[DEBUG] skip predecessor routing -- dfgNode: 41
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[8] onto fu[11] at cycle 6 within II: 6
[DEBUG] setDFGNode 8 onto CGRANode 11 at cycle: 6
[DEBUG] occupy link[14]-->[10] (bypass:1) dfgNode: 41 at cycle 4
[DEBUG] in allocateReg() t_cycle: 5; i: 0 CGRA node: 11; link: 2 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[10]-->[11] (bypass:0) dfgNode: 41 at cycle 5
[DEBUG] tryToRoute -- srcDFGNode: 1, srcCGRANode: 5; dstDFGNode: 8, dstCGRANode: 11; backEdge: 0
[DEBUG] check route size: 4
[DEBUG] occupy link[5]-->[6] (bypass:1) dfgNode: 1 at cycle 1
[DEBUG] occupy link[6]-->[7] (bypass:1) dfgNode: 1 at cycle 2
[DEBUG] reset duration: 3 t_dstCycle: 6 previous: 3 II: 6
[DEBUG] in allocateReg() t_cycle: 3; i: 1 CGRA node: 11; link: 1 duration 3
[DEBUG] done reg allocation
[DEBUG] occupy link[7]-->[11] (bypass:0) dfgNode: 1 at cycle 3
[DEBUG] skip predecessor routing -- dfgNode: 41
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[9] onto fu[9] at cycle 6 within II: 6
[DEBUG] setDFGNode 9 onto CGRANode 9 at cycle: 6
[DEBUG] occupy link[14]-->[10] (bypass:1) dfgNode: 41 at cycle 4
[DEBUG] in allocateReg() t_cycle: 5; i: 0 CGRA node: 9; link: 3 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[10]-->[9] (bypass:0) dfgNode: 41 at cycle 5
[DEBUG] tryToRoute -- srcDFGNode: 2, srcCGRANode: 10; dstDFGNode: 9, dstCGRANode: 9; backEdge: 0
[DEBUG] check route size: 2
[DEBUG] reset duration: 5 t_dstCycle: 6 previous: 1 II: 6
[DEBUG] in allocateReg() t_cycle: 1; i: 1 CGRA node: 9; link: 3 duration 5
[DEBUG] done reg allocation
[DEBUG] occupy link[10]-->[9] (bypass:0) dfgNode: 2 at cycle 1
[DEBUG] skip predecessor routing -- dfgNode: 41
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[10] onto fu[8] at cycle 7 within II: 6
[DEBUG] setDFGNode 10 onto CGRANode 8 at cycle: 7
[DEBUG] occupy link[14]-->[10] (bypass:1) dfgNode: 41 at cycle 4
[DEBUG] occupy link[10]-->[9] (bypass:1) dfgNode: 41 at cycle 5
[DEBUG] in allocateReg() t_cycle: 6; i: 0 CGRA node: 8; link: 3 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[9]-->[8] (bypass:0) dfgNode: 41 at cycle 6
[DEBUG] tryToRoute -- srcDFGNode: 3, srcCGRANode: 9; dstDFGNode: 10, dstCGRANode: 8; backEdge: 0
[DEBUG] check route size: 2
[DEBUG] reset duration: 5 t_dstCycle: 7 previous: 2 II: 6
[DEBUG] in allocateReg() t_cycle: 2; i: 1 CGRA node: 8; link: 3 duration 5
[DEBUG] done reg allocation
[DEBUG] occupy link[9]-->[8] (bypass:0) dfgNode: 3 at cycle 2
[DEBUG] skip predecessor routing -- dfgNode: 41
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[19] onto fu[15] at cycle 5 within II: 6
[DEBUG] setDFGNode 19 onto CGRANode 15 at cycle: 5
[DEBUG] in allocateReg() t_cycle: 4; i: 0 CGRA node: 15; link: 2 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[14]-->[15] (bypass:0) dfgNode: 41 at cycle 4
[DEBUG] skip predecessor routing -- dfgNode: 41
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[29] onto fu[12] at cycle 6 within II: 6
[DEBUG] setDFGNode 29 onto CGRANode 12 at cycle: 6
[DEBUG] occupy link[14]-->[13] (bypass:1) dfgNode: 41 at cycle 4
[DEBUG] in allocateReg() t_cycle: 5; i: 0 CGRA node: 12; link: 3 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[13]-->[12] (bypass:0) dfgNode: 41 at cycle 5
[DEBUG] tryToRoute -- srcDFGNode: 0, srcCGRANode: 6; dstDFGNode: 29, dstCGRANode: 12; backEdge: 0
[DEBUG] check route size: 5
[DEBUG] occupy link[6]-->[5] (bypass:1) dfgNode: 0 at cycle 0
[DEBUG] occupy link[5]-->[4] (bypass:1) dfgNode: 0 at cycle 1
[DEBUG] occupy link[4]-->[8] (bypass:1) dfgNode: 0 at cycle 2
[DEBUG] reset duration: 3 t_dstCycle: 6 previous: 3 II: 6
[DEBUG] in allocateReg() t_cycle: 3; i: 1 CGRA node: 12; link: 1 duration 3
[DEBUG] done reg allocation
[DEBUG] occupy link[8]-->[12] (bypass:0) dfgNode: 0 at cycle 3
[DEBUG] skip predecessor routing -- dfgNode: 41
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[32] onto fu[7] at cycle 7 within II: 6
[DEBUG] setDFGNode 32 onto CGRANode 7 at cycle: 7
[DEBUG] occupy link[14]-->[10] (bypass:1) dfgNode: 41 at cycle 4
[DEBUG] occupy link[10]-->[6] (bypass:1) dfgNode: 41 at cycle 5
[DEBUG] in allocateReg() t_cycle: 6; i: 0 CGRA node: 7; link: 2 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[6]-->[7] (bypass:0) dfgNode: 41 at cycle 6
[DEBUG] skip predecessor routing -- dfgNode: 41
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[11] onto fu[14] at cycle 6 within II: 6
[DEBUG] setDFGNode 11 onto CGRANode 14 at cycle: 6
[DEBUG] in allocateReg() t_cycle: 5; i: 0 CGRA node: 14; link: 2 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[13]-->[14] (bypass:0) dfgNode: 7 at cycle 5
[DEBUG] skip predecessor routing -- dfgNode: 7
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[12] onto fu[15] at cycle 7 within II: 6
[DEBUG] setDFGNode 12 onto CGRANode 15 at cycle: 7
[DEBUG] in allocateReg() t_cycle: 6; i: 0 CGRA node: 15; link: 1 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[11]-->[15] (bypass:0) dfgNode: 8 at cycle 6
[DEBUG] skip predecessor routing -- dfgNode: 8
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[13] onto fu[13] at cycle 7 within II: 6
[DEBUG] setDFGNode 13 onto CGRANode 13 at cycle: 7
[DEBUG] in allocateReg() t_cycle: 6; i: 0 CGRA node: 13; link: 1 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[9]-->[13] (bypass:0) dfgNode: 9 at cycle 6
[DEBUG] skip predecessor routing -- dfgNode: 9
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[14] onto fu[4] at cycle 8 within II: 6
[DEBUG] setDFGNode 14 onto CGRANode 4 at cycle: 8
[DEBUG] in allocateReg() t_cycle: 7; i: 0 CGRA node: 4; link: 0 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[8]-->[4] (bypass:0) dfgNode: 10 at cycle 7
[DEBUG] skip predecessor routing -- dfgNode: 10
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[20] onto fu[11] at cycle 7 within II: 6
[DEBUG] setDFGNode 20 onto CGRANode 11 at cycle: 7
[DEBUG] in allocateReg() t_cycle: 5; i: 2 CGRA node: 11; link: 0 duration 2
[DEBUG] done reg allocation
[DEBUG] occupy link[15]-->[11] (bypass:0) dfgNode: 19 at cycle 5
[DEBUG] skip predecessor routing -- dfgNode: 19
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[30] onto fu[12] at cycle 7 within II: 6
[DEBUG] setDFGNode 30 onto CGRANode 12 at cycle: 7
[DEBUG] tryToRoute -- srcDFGNode: 29, srcCGRANode: 12; dstDFGNode: 30, dstCGRANode: 12; backEdge: 0
[DEBUG] check route size: 1
[DEBUG] allocate for local reg maintain... duration=1 last cycle: 6
[DEBUG] in allocateReg() t_cycle: 6; i: 0 CGRA node: 12; link: 4 duration 1
[DEBUG] done reg allocation
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[33] onto fu[3] at cycle 8 within II: 6
[DEBUG] setDFGNode 33 onto CGRANode 3 at cycle: 8
[DEBUG] in allocateReg() t_cycle: 7; i: 0 CGRA node: 3; link: 0 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[7]-->[3] (bypass:0) dfgNode: 32 at cycle 7
[DEBUG] skip predecessor routing -- dfgNode: 32
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[15] onto fu[11] at cycle 8 within II: 6
[DEBUG] setDFGNode 15 onto CGRANode 11 at cycle: 8
[DEBUG] occupy link[14]-->[10] (bypass:1) dfgNode: 11 at cycle 6
[DEBUG] in allocateReg() t_cycle: 7; i: 0 CGRA node: 11; link: 2 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[10]-->[11] (bypass:0) dfgNode: 11 at cycle 7
[DEBUG] skip predecessor routing -- dfgNode: 11
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[21] onto fu[7] at cycle 8 within II: 6
[DEBUG] setDFGNode 21 onto CGRANode 7 at cycle: 8
[DEBUG] in allocateReg() t_cycle: 7; i: 0 CGRA node: 7; link: 0 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[11]-->[7] (bypass:0) dfgNode: 20 at cycle 7
[DEBUG] skip predecessor routing -- dfgNode: 20
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[31] onto fu[8] at cycle 8 within II: 6
[DEBUG] setDFGNode 31 onto CGRANode 8 at cycle: 8
[DEBUG] in allocateReg() t_cycle: 7; i: 0 CGRA node: 8; link: 0 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[12]-->[8] (bypass:0) dfgNode: 30 at cycle 7
[DEBUG] skip predecessor routing -- dfgNode: 30
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[34] onto fu[6] at cycle 10 within II: 6
[DEBUG] setDFGNode 34 onto CGRANode 6 at cycle: 10
[DEBUG] occupy link[3]-->[2] (bypass:1) dfgNode: 33 at cycle 8
[DEBUG] in allocateReg() t_cycle: 9; i: 1 CGRA node: 6; link: 1 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[2]-->[6] (bypass:0) dfgNode: 33 at cycle 9
[DEBUG] skip predecessor routing -- dfgNode: 33
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[16] onto fu[9] at cycle 10 within II: 6
[DEBUG] setDFGNode 16 onto CGRANode 9 at cycle: 10
[DEBUG] occupy link[11]-->[10] (bypass:1) dfgNode: 15 at cycle 8
[DEBUG] in allocateReg() t_cycle: 9; i: 0 CGRA node: 9; link: 3 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[10]-->[9] (bypass:0) dfgNode: 15 at cycle 9
[DEBUG] skip predecessor routing -- dfgNode: 15
[DEBUG] tryToRoute -- srcDFGNode: 12, srcCGRANode: 15; dstDFGNode: 16, dstCGRANode: 9; backEdge: 0
[DEBUG] check route size: 4
[DEBUG] occupy link[15]-->[14] (bypass:1) dfgNode: 12 at cycle 7
[DEBUG] occupy link[14]-->[13] (bypass:1) dfgNode: 12 at cycle 8
[DEBUG] reset duration: 1 t_dstCycle: 10 previous: 9 II: 6
[DEBUG] in allocateReg() t_cycle: 9; i: 2 CGRA node: 9; link: 0 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[13]-->[9] (bypass:0) dfgNode: 12 at cycle 9
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[35] onto fu[5] at cycle 11 within II: 6
[DEBUG] setDFGNode 35 onto CGRANode 5 at cycle: 11
[DEBUG] in allocateReg() t_cycle: 10; i: 0 CGRA node: 5; link: 3 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[6]-->[5] (bypass:0) dfgNode: 34 at cycle 10
[DEBUG] tryToRoute -- srcDFGNode: 31, srcCGRANode: 8; dstDFGNode: 35, dstCGRANode: 5; backEdge: 0
[DEBUG] check route size: 3
[DEBUG] occupy link[8]-->[4] (bypass:1) dfgNode: 31 at cycle 8
[DEBUG] reset duration: 2 t_dstCycle: 11 previous: 9 II: 6
[DEBUG] in allocateReg() t_cycle: 9; i: 1 CGRA node: 5; link: 2 duration 2
[DEBUG] done reg allocation
[DEBUG] occupy link[4]-->[5] (bypass:0) dfgNode: 31 at cycle 9
[DEBUG] skip predecessor routing -- dfgNode: 34
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[17] onto fu[8] at cycle 11 within II: 6
[DEBUG] setDFGNode 17 onto CGRANode 8 at cycle: 11
[DEBUG] in allocateReg() t_cycle: 10; i: 0 CGRA node: 8; link: 3 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[9]-->[8] (bypass:0) dfgNode: 16 at cycle 10
[DEBUG] skip predecessor routing -- dfgNode: 16
[DEBUG] tryToRoute -- srcDFGNode: 13, srcCGRANode: 13; dstDFGNode: 17, dstCGRANode: 8; backEdge: 0
[DEBUG] check route size: 3
[DEBUG] occupy link[13]-->[12] (bypass:1) dfgNode: 13 at cycle 7
[DEBUG] reset duration: 3 t_dstCycle: 11 previous: 8 II: 6
[DEBUG] in allocateReg() t_cycle: 8; i: 2 CGRA node: 8; link: 0 duration 3
[DEBUG] done reg allocation
[DEBUG] occupy link[12]-->[8] (bypass:0) dfgNode: 13 at cycle 8
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[36] onto fu[4] at cycle 12 within II: 6
[DEBUG] setDFGNode 36 onto CGRANode 4 at cycle: 12
[DEBUG] in allocateReg() t_cycle: 11; i: 0 CGRA node: 4; link: 3 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[5]-->[4] (bypass:0) dfgNode: 35 at cycle 11
[DEBUG] tryToRoute -- srcDFGNode: 28, srcCGRANode: 2; dstDFGNode: 36, dstCGRANode: 4; backEdge: 0
[DEBUG] check route size: 4
[DEBUG] occupy link[2]-->[1] (bypass:1) dfgNode: 28 at cycle 3
[DEBUG] occupy link[1]-->[0] (bypass:1) dfgNode: 28 at cycle 4
[DEBUG] reset duration: 1 t_dstCycle: 12 previous: 5 II: 6
[DEBUG] in allocateReg() t_cycle: 5; i: 1 CGRA node: 4; link: 1 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[0]-->[4] (bypass:0) dfgNode: 28 at cycle 5
[DEBUG] skip predecessor routing -- dfgNode: 35
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[18] onto fu[0] at cycle 13 within II: 6
[DEBUG] setDFGNode 18 onto CGRANode 0 at cycle: 13
[DEBUG] occupy link[8]-->[4] (bypass:1) dfgNode: 17 at cycle 11
[DEBUG] in allocateReg() t_cycle: 12; i: 0 CGRA node: 0; link: 0 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[4]-->[0] (bypass:0) dfgNode: 17 at cycle 12
[DEBUG] skip predecessor routing -- dfgNode: 17
[DEBUG] tryToRoute -- srcDFGNode: 14, srcCGRANode: 4; dstDFGNode: 18, dstCGRANode: 0; backEdge: 0
[DEBUG] check route size: 2
[DEBUG] reset duration: 5 t_dstCycle: 13 previous: 8 II: 6
[DEBUG] in allocateReg() t_cycle: 8; i: 1 CGRA node: 0; link: 0 duration 5
[DEBUG] done reg allocation
[DEBUG] occupy link[4]-->[0] (bypass:0) dfgNode: 14 at cycle 8
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[38] onto fu[0] at cycle 14 within II: 6
[DEBUG] setDFGNode 38 onto CGRANode 0 at cycle: 14
[DEBUG] in allocateReg() t_cycle: 12; i: 2 CGRA node: 0; link: 0 duration 2
[DEBUG] done reg allocation
[DEBUG] occupy link[4]-->[0] (bypass:0) dfgNode: 36 at cycle 12
[DEBUG] skip predecessor routing -- dfgNode: 36
[DEBUG] tryToRoute -- srcDFGNode: 37, srcCGRANode: 6; dstDFGNode: 38, dstCGRANode: 0; backEdge: 0
[DEBUG] check route size: 4
[DEBUG] occupy link[6]-->[5] (bypass:1) dfgNode: 37 at cycle 2
[DEBUG] occupy link[5]-->[4] (bypass:1) dfgNode: 37 at cycle 3
[DEBUG] reset duration: 4 t_dstCycle: 14 previous: 4 II: 6
[DEBUG] in allocateReg() t_cycle: 4; i: 3 CGRA node: 0; link: 0 duration 4
[DEBUG] done reg allocation
[DEBUG] occupy link[4]-->[0] (bypass:0) dfgNode: 37 at cycle 4
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[22] onto fu[5] at cycle 15 within II: 6
[DEBUG] setDFGNode 22 onto CGRANode 5 at cycle: 15
[DEBUG] occupy link[0]-->[1] (bypass:1) dfgNode: 18 at cycle 13
[DEBUG] in allocateReg() t_cycle: 14; i: 0 CGRA node: 5; link: 1 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[1]-->[5] (bypass:0) dfgNode: 18 at cycle 14
[DEBUG] skip predecessor routing -- dfgNode: 18
[DEBUG] tryToRoute -- srcDFGNode: 21, srcCGRANode: 7; dstDFGNode: 22, dstCGRANode: 5; backEdge: 0
[DEBUG] check route size: 5
[DEBUG] occupy link[7]-->[6] (bypass:1) dfgNode: 21 at cycle 8
[DEBUG] occupy link[6]-->[10] (bypass:1) dfgNode: 21 at cycle 9
[DEBUG] occupy link[10]-->[9] (bypass:1) dfgNode: 21 at cycle 10
[DEBUG] reset duration: 4 t_dstCycle: 15 previous: 11 II: 6
[DEBUG] in allocateReg() t_cycle: 11; i: 1 CGRA node: 5; link: 0 duration 4
[DEBUG] done reg allocation
[DEBUG] occupy link[9]-->[5] (bypass:0) dfgNode: 21 at cycle 11
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[23] onto fu[1] at cycle 16 within II: 6
[DEBUG] setDFGNode 23 onto CGRANode 1 at cycle: 16
[DEBUG] in allocateReg() t_cycle: 15; i: 0 CGRA node: 1; link: 0 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[5]-->[1] (bypass:0) dfgNode: 22 at cycle 15
[DEBUG] tryToRoute -- srcDFGNode: 6, srcCGRANode: 1; dstDFGNode: 23, dstCGRANode: 1; backEdge: 0
[DEBUG] check route size: 1
[DEBUG] allocate for local reg maintain... duration=1 last cycle: 3
[DEBUG] in allocateReg() t_cycle: 3; i: 1 CGRA node: 1; link: 4 duration 1
[DEBUG] done reg allocation
[DEBUG] skip predecessor routing -- dfgNode: 22
[DEBUG] success in schedule()
[DEBUG] schedule dfg node[25] onto fu[2] at cycle 17 within II: 6
[DEBUG] setDFGNode 25 onto CGRANode 2 at cycle: 17
[DEBUG] in allocateReg() t_cycle: 16; i: 0 CGRA node: 2; link: 2 duration 1
[DEBUG] done reg allocation
[DEBUG] occupy link[1]-->[2] (bypass:0) dfgNode: 23 at cycle 16
[DEBUG] skip predecessor routing -- dfgNode: 23
[DEBUG] tryToRoute -- srcDFGNode: 24, srcCGRANode: 9; dstDFGNode: 25, dstCGRANode: 2; backEdge: 0
[DEBUG] check route size: 4
[DEBUG] occupy link[9]-->[5] (bypass:1) dfgNode: 24 at cycle 3
[DEBUG] occupy link[5]-->[6] (bypass:1) dfgNode: 24 at cycle 4
[DEBUG] reset duration: 0 t_dstCycle: 17 previous: 5 II: 6
[DEBUG] reset duration is 0...
[DEBUG] in allocateReg() t_cycle: 5; i: 1 CGRA node: 2; link: 0 duration 6
[DEBUG] done reg allocation
[DEBUG] occupy link[6]-->[2] (bypass:0) dfgNode: 24 at cycle 5
[DEBUG] success in schedule()
--------------------------- cycle:0 ---------------------------
[     ]   [     ]   [     ]   [     ]
             ↑         ↓         ↑ 
[     ] ← [     ]   [     ]   [     ]
                       ↑           
[     ]   [     ] ← [  0  ] → [     ]
   ↓                   ↓           
[     ]   [     ]   [     ]   [     ]
--------------------------- cycle:1 ---------------------------
[     ] ← [     ]   [     ] ← [     ]
   ↓                   ↑           
[     ]   [     ] ← [  2  ] → [     ]
   ↓         ↑                   ↓ 
[     ] ← [  1  ] ⇄ [  4  ]   [     ]
                       ↑         ↓ 
[     ] → [     ] ← [ 26  ]   [     ]
--------------------------- cycle:2 ---------------------------
[     ]   [     ] ← [ 39  ]   [     ]
   ↓         ↑         ↓           
[     ] ← [  3  ]   [     ] ← [     ]
   ⇅         ↑                     
[     ]   [  5  ] ← [ 37  ] ⇄ [     ]
   ↓         ⇅                     
[     ]   [ 27  ] → [     ] ← [     ]
--------------------------- cycle:3 ---------------------------
[     ]   [     ]   [     ]   [     ]
   ↑         ↓         ↑           
[     ]   [ 24  ] ← [ 40  ]   [     ]
             ↓         ⇅         ↑ 
[     ] ⇄ [     ]   [     ]   [     ]
             ↓         ↑           
[     ]   [  6  ] ← [ 28  ]   [     ]
--------------------------- cycle:4 ---------------------------
[     ]   [     ] ← [ 41  ] → [     ]
                       ↓           
[     ] ← [     ] ← [     ]   [     ]
                                   
[     ]   [     ] ⇄ [     ]   [     ]
   ↓                               
[     ] ← [     ] → [     ]   [     ]
--------------------------- cycle:5 ---------------------------
[     ] ← [  7  ] → [     ]   [ 19  ]
                                 ↓ 
[     ]   [     ] ← [     ] → [     ]
   ↓         ↓         ↓           
[     ] ← [     ]   [     ]   [     ]
   ↑                   ↓           
[     ]   [     ]   [     ]   [     ]
--------------------------- cycle:6 ---------------------------
[ 29  ]   [     ]   [ 11  ]   [     ]
             ↑         ↓         ↑ 
[     ] ← [  9  ]   [     ]   [  8  ]
                       ↑           
[     ]   [     ] ← [  0  ] → [     ]
   ↓                   ↓           
[     ]   [     ]   [     ]   [     ]
--------------------------- cycle:7 ---------------------------
[ 30  ] ← [ 13  ]   [     ] ← [ 12  ]
   ↓                   ↑           
[ 10  ]   [     ] ← [  2  ] → [ 20  ]
   ↓         ↑                   ↓ 
[     ] ← [  1  ] ⇄ [  4  ]   [ 32  ]
                       ↑         ↓ 
[     ] → [     ] ← [ 26  ]   [     ]
--------------------------- cycle:8 ---------------------------
[     ]   [     ] ← [ 39  ]   [     ]
   ↓         ↑         ↓           
[ 31  ] ← [  3  ]   [     ] ← [ 15  ]
   ⇅         ↑                     
[ 14  ]   [  5  ] ← [ 37  ] ⇄ [ 21  ]
   ↓         ⇅                     
[     ]   [ 27  ] → [     ] ← [ 33  ]
--------------------------- cycle:9 ---------------------------
[     ]   [     ]   [     ]   [     ]
   ↑         ↓         ↑           
[     ]   [ 24  ] ← [ 40  ]   [     ]
             ↓         ⇅         ↑ 
[     ] ⇄ [     ]   [     ]   [     ]
             ↓         ↑           
[     ]   [  6  ] ← [ 28  ]   [     ]
--------------------------- cycle:10 ---------------------------
[     ]   [     ] ← [ 41  ] → [     ]
                       ↓           
[     ] ← [ 16  ] ← [     ]   [     ]
                                   
[     ]   [     ] ⇄ [ 34  ]   [     ]
   ↓                               
[     ] ← [     ] → [     ]   [     ]
--------------------------- cycle:11 ---------------------------
[     ] ← [  7  ] → [     ]   [ 19  ]
                                 ↓ 
[ 17  ]   [     ] ← [     ] → [     ]
   ↓         ↓         ↓           
[     ] ← [ 35  ]   [     ]   [     ]
   ↑                   ↓           
[     ]   [     ]   [     ]   [     ]
--------------------------- cycle:12 ---------------------------
[ 29  ]   [     ]   [ 11  ]   [     ]
             ↑         ↓         ↑ 
[     ] ← [  9  ]   [     ]   [  8  ]
                       ↑           
[ 36  ]   [     ] ← [  0  ] → [     ]
   ↓                   ↓           
[     ]   [     ]   [     ]   [     ]
--------------------------- cycle:13 ---------------------------
[ 30  ] ← [ 13  ]   [     ] ← [ 12  ]
   ↓                   ↑           
[ 10  ]   [     ] ← [  2  ] → [ 20  ]
   ↓         ↑                   ↓ 
[     ] ← [  1  ] ⇄ [  4  ]   [ 32  ]
                       ↑         ↓ 
[ 18  ] → [     ] ← [ 26  ]   [     ]
--------------------------- cycle:14 ---------------------------
[     ]   [     ] ← [ 39  ]   [     ]
   ↓         ↑         ↓           
[ 31  ] ← [  3  ]   [     ] ← [ 15  ]
   ⇅         ↑                     
[ 14  ]   [  5  ] ← [ 37  ] ⇄ [ 21  ]
   ↓         ⇅                     
[ 38  ]   [ 27  ] → [     ] ← [ 33  ]
--------------------------- cycle:15 ---------------------------
[     ]   [     ]   [     ]   [     ]
   ↑         ↓         ↑           
[     ]   [ 24  ] ← [ 40  ]   [     ]
             ↓         ⇅         ↑ 
[     ] ⇄ [ 22  ]   [     ]   [     ]
             ↓         ↑           
[     ]   [  6  ] ← [ 28  ]   [     ]
--------------------------- cycle:16 ---------------------------
[     ]   [     ] ← [ 41  ] → [     ]
                       ↓           
[     ] ← [ 16  ] ← [     ]   [     ]
                                   
[     ]   [     ] ⇄ [ 34  ]   [     ]
   ↓                               
[     ] ← [ 23  ] → [     ]   [     ]
--------------------------- cycle:17 ---------------------------
[     ] ← [  7  ] → [     ]   [ 19  ]
                                 ↓ 
[ 17  ]   [     ] ← [     ] → [     ]
   ↓         ↓         ↓           
[     ] ← [ 35  ]   [     ]   [     ]
   ↑                   ↓           
[     ]   [     ]   [ 25  ]   [     ]
--------------------------- cycle:18 ---------------------------
[ 29  ]   [     ]   [ 11  ]   [     ]
             ↑         ↓         ↑ 
[     ] ← [  9  ]   [     ]   [  8  ]
                       ↑           
[ 36  ]   [     ] ← [  0  ] → [     ]
   ↓                   ↓           
[     ]   [     ]   [     ]   [     ]
--------------------------- cycle:19 ---------------------------
[ 30  ] ← [ 13  ]   [     ] ← [ 12  ]
   ↓                   ↑           
[ 10  ]   [     ] ← [  2  ] → [ 20  ]
   ↓         ↑                   ↓ 
[     ] ← [  1  ] ⇄ [  4  ]   [ 32  ]
                       ↑         ↓ 
[ 18  ] → [     ] ← [ 26  ]   [     ]
--------------------------- cycle:20 ---------------------------
[     ]   [     ] ← [ 39  ]   [     ]
   ↓         ↑         ↓           
[ 31  ] ← [  3  ]   [     ] ← [ 15  ]
   ⇅         ↑                     
[ 14  ]   [  5  ] ← [ 37  ] ⇄ [ 21  ]
   ↓         ⇅                     
[ 38  ]   [ 27  ] → [     ] ← [ 33  ]
--------------------------- cycle:21 ---------------------------
[     ]   [     ]   [     ]   [     ]
   ↑         ↓         ↑           
[     ]   [ 24  ] ← [ 40  ]   [     ]
             ↓         ⇅         ↑ 
[     ] ⇄ [ 22  ]   [     ]   [     ]
             ↓         ↑           
[     ]   [  6  ] ← [ 28  ]   [     ]
--------------------------- cycle:22 ---------------------------
[     ]   [     ] ← [ 41  ] → [     ]
                       ↓           
[     ] ← [ 16  ] ← [     ]   [     ]
                                   
[     ]   [     ] ⇄ [ 34  ]   [     ]
   ↓                               
[     ] ← [ 23  ] → [     ]   [     ]
--------------------------- cycle:23 ---------------------------
[     ] ← [  7  ] → [     ]   [ 19  ]
                                 ↓ 
[ 17  ]   [     ] ← [     ] → [     ]
   ↓         ↓         ↓           
[     ] ← [ 35  ]   [     ]   [     ]
   ↑                   ↓           
[     ]   [     ]   [ 25  ]   [     ]
--------------------------- cycle:24 ---------------------------
[ 29  ]   [     ]   [ 11  ]   [     ]
             ↑         ↓         ↑ 
[     ] ← [  9  ]   [     ]   [  8  ]
                       ↑           
[ 36  ]   [     ] ← [  0  ] → [     ]
   ↓                   ↓           
[     ]   [     ]   [     ]   [     ]
--------------------------- cycle:25 ---------------------------
[ 30  ] ← [ 13  ]   [     ] ← [ 12  ]
   ↓                   ↑           
[ 10  ]   [     ] ← [  2  ] → [ 20  ]
   ↓         ↑                   ↓ 
[     ] ← [  1  ] ⇄ [  4  ]   [ 32  ]
                       ↑         ↓ 
[ 18  ] → [     ] ← [ 26  ]   [     ]
--------------------------- cycle:26 ---------------------------
[     ]   [     ] ← [ 39  ]   [     ]
   ↓         ↑         ↓           
[ 31  ] ← [  3  ]   [     ] ← [ 15  ]
   ⇅         ↑                     
[ 14  ]   [  5  ] ← [ 37  ] ⇄ [ 21  ]
   ↓         ⇅                     
[ 38  ]   [ 27  ] → [     ] ← [ 33  ]
--------------------------- cycle:27 ---------------------------
[     ]   [     ]   [     ]   [     ]
   ↑         ↓         ↑           
[     ]   [ 24  ] ← [ 40  ]   [     ]
             ↓         ⇅         ↑ 
[     ] ⇄ [ 22  ]   [     ]   [     ]
             ↓         ↑           
[     ]   [  6  ] ← [ 28  ]   [     ]
--------------------------- cycle:28 ---------------------------
[     ]   [     ] ← [ 41  ] → [     ]
                       ↓           
[     ] ← [ 16  ] ← [     ]   [     ]
                                   
[     ]   [     ] ⇄ [ 34  ]   [     ]
   ↓                               
[     ] ← [ 23  ] → [     ]   [     ]
--------------------------- cycle:29 ---------------------------
[     ] ← [  7  ] → [     ]   [ 19  ]
                                 ↓ 
[ 17  ]   [     ] ← [     ] → [     ]
   ↓         ↓         ↓           
[     ] ← [ 35  ]   [     ]   [     ]
   ↑                   ↓           
[     ]   [     ]   [ 25  ]   [     ]
--------------------------- cycle:30 ---------------------------
[ 29  ]   [     ]   [ 11  ]   [     ]
             ↑         ↓         ↑ 
[     ] ← [  9  ]   [     ]   [  8  ]
                       ↑           
[ 36  ]   [     ] ← [  0  ] → [     ]
   ↓                   ↓           
[     ]   [     ]   [     ]   [     ]
--------------------------- cycle:31 ---------------------------
[ 30  ] ← [ 13  ]   [     ] ← [ 12  ]
   ↓                   ↑           
[ 10  ]   [     ] ← [  2  ] → [ 20  ]
   ↓         ↑                   ↓ 
[     ] ← [  1  ] ⇄ [  4  ]   [ 32  ]
                       ↑         ↓ 
[ 18  ] → [     ] ← [ 26  ]   [     ]
--------------------------- cycle:32 ---------------------------
[     ]   [     ] ← [ 39  ]   [     ]
   ↓         ↑         ↓           
[ 31  ] ← [  3  ]   [     ] ← [ 15  ]
   ⇅         ↑                     
[ 14  ]   [  5  ] ← [ 37  ] ⇄ [ 21  ]
   ↓         ⇅                     
[ 38  ]   [ 27  ] → [     ] ← [ 33  ]
[Mapping II: 6]
==================================
[Mapping Success]
==================================
[DEBUG] inside roi for CGRA node 5...
[DEBUG] inside roi for CGRA node 5...
[DEBUG] inside roi for CGRA node 10...
[DEBUG] inside roi for CGRA node 10...
[DEBUG] inside roi for CGRA node 1...
[DEBUG] inside roi for CGRA node 4...
[DEBUG] inside roi for CGRA node 5...
[DEBUG] inside roi for CGRA node 6...
[DEBUG] inside roi for CGRA node 9...
[DEBUG] inside roi for CGRA node 12...
[DEBUG] inside roi for CGRA node 14...
[DEBUG] inside roi for CGRA node 2...
[DEBUG] inside roi for CGRA node 4...
[DEBUG] inside roi for CGRA node 5...
[DEBUG] inside roi for CGRA node 6...
[DEBUG] inside roi for CGRA node 7...
[DEBUG] inside roi for CGRA node 8...
[DEBUG] inside roi for CGRA node 10...
[DEBUG] inside roi for CGRA node 10...
[DEBUG] inside roi for CGRA node 13...
[DEBUG] inside roi for CGRA node 1...
[DEBUG] inside roi for CGRA node 4...
[DEBUG] inside roi for CGRA node 5...
[DEBUG] inside roi for CGRA node 10...
[DEBUG] inside roi for CGRA node 0...
[DEBUG] inside roi for CGRA node 6...
[DEBUG] inside roi for CGRA node 9...
[DEBUG] inside roi for CGRA node 10...
[DEBUG] inside roi for CGRA node 10...
[DEBUG] inside roi for CGRA node 10...
[DEBUG] inside roi for CGRA node 13...
[DEBUG] inside roi for CGRA node 6...
[DEBUG] inside roi for CGRA node 9...
[DEBUG] inside roi for CGRA node 5...
[DEBUG] inside roi for CGRA node 5...
[DEBUG] inside roi for CGRA node 10...
[DEBUG] inside roi for CGRA node 10...
[Output Json]
42
:{'phi0':cgea.Tiles[6],
'or1':cgea.Tiles[5],
'or2':cgea.Tiles[10],
'or3':cgea.Tiles[9],
'getelementptr4':cgea.Tiles[6],
'getelementptr26':cgea.Tiles[2],
'add39':cgea.Tiles[14],
'bitcast5':cgea.Tiles[5],
'bitcast24':cgea.Tiles[9],
'bitcast27':cgea.Tiles[1],
'bitcast37':cgea.Tiles[6],
'icmp40':cgea.Tiles[10],
'load6':cgea.Tiles[1],
'load28':cgea.Tiles[2],
'br41':cgea.Tiles[14],
'getelementptr7':cgea.Tiles[13],
'getelementptr8':cgea.Tiles[11],
'getelementptr9':cgea.Tiles[9],
'getelementptr10':cgea.Tiles[8],
'load19':cgea.Tiles[15],
'getelementptr29':cgea.Tiles[12],
'load32':cgea.Tiles[7],
'load11':cgea.Tiles[14],
'load12':cgea.Tiles[15],
'load13':cgea.Tiles[13],
'load14':cgea.Tiles[4],
'insertelement20':cgea.Tiles[11],
'bitcast30':cgea.Tiles[12],
'insertelement33':cgea.Tiles[3],
'insertelement15':cgea.Tiles[11],
'shufflevector21':cgea.Tiles[7],
'load31':cgea.Tiles[8],
'shufflevector34':cgea.Tiles[6],
'insertelement16':cgea.Tiles[9],
'fmul35':cgea.Tiles[5],
'insertelement17':cgea.Tiles[8],
'fadd36':cgea.Tiles[4],
'insertelement18':cgea.Tiles[0],
'store38':cgea.Tiles[0],
'fmul22':cgea.Tiles[5],
'fadd23':cgea.Tiles[1],
'store25':cgea.Tiles[2]}
==================================
Initialize opt latency for DFG nodes: 
Initialize additional functionality on CGRA nodes: 
load : [0,4,8,12]: 0 4 8 12 
store : [0,4,8,12]: 0 4 8 12 
BC5     b0$JYfm_QL   !    !       #AI29%bEBB28K
2bHp!#DAd CF 2b*(*1|\       :   2"	 d##ㄡLL \$M%L/?D
 43G 
sP'ISD	/8!T@QQ"[@0c -I#M%L/' AAA #@Ca
 *" (r  *2" 2 F[n`~ I,a8Y/,'ZH-!FAl  w ` F a  Q    F&0 !!āʡ!ҁ`a svr sphrhxxtpz(y ܡ aAaaʡ!0p`y(htp6`r8p`6rzxyh{Hrt    ڠ0p`y(pwhuv6pv(y !a ڠ0p`y(pwhyHspr 6Їrw60xhvz@ ޡA!ڠyr ypuhxwrzxyhqs0r6tЇr   !ʁ` |;h;ps(zhs(pzr`a֠`aʁ`  ʡ8rprtwp0rhs6hpt !a aʡ́ svr 6 ,@UrHyq`rhzt`6p`v !ڡ !܁A wxw(`ryhxrtrhsvr !a  ڠ0p`y(pwhww60xhvz@ ޡ!ʁ@Aa! svr wx6yxtpshvz@ a֡AށaġA`Aps(zhqz  AΡ̡Aa5|6Xsy6Xvh|`5y(6Xyr6X|; zw(6xAa aʡڠ0p`y(y(6w0zhs`wz !aذ2  @9<8C9=C:CC8;`P aPm @ ;;@C9<<C9C:C99C;9 0 PP@ mp@  ;C;<9CC8: 0 m09;C9 ;CC8<9CC8: 0 m0pPP m@ C8<@;=C8<;CC8:  P 1m P@ m `PP  =<C9C<x`m`t p@m`PP 8>̃<C;<C9<@C=C98C= PP Pm`9;C9 D=C9<9C;C8`Pea8`@ l X6 a@C:C8;CC8;8;< 0  P ;C9 ;<C<8<C<C8`P mpm`0@ @;A:9C<A;=`P P m@ P C8<@;;;C<A;=`P @m 0m`9;C9 ;CЃ<<C:9A;=@P @0 @0P` m0 @C89=8C= vv@ A PP@ 0>9<A;><<C9> =ԃ;C<p 0 Q0` m@ C8<@<C;=9;= 0 l0XjT p2  a@C:C8;CC8;8;< 0  P ;C9 ;<C<8<C<C8`P mpm`0@ @;A:9C<A;=`P P m@ P C8<@;;;C<A;=`P @m 0m`9;C9 ;CЃ<<C:9A;=@P @0 @0P` m0 @C89=8C= vv@ A PP@ 0>9<A;><<C9> =ԃ;C<p 0 Q0` m@ C8<@<C;=9;= 0 l0 XjC@? r H@m009;C9 9C8C9<C:=< P 0 00  C8<@;A:9C<A;=`P 0m`9;C9 ;CC:;9><<9CC8: 0 m@  =C=@=8C<=8;CC=9<<> A P  A =<C9CC9=ԃ<< k0l lk0Pl0 lw PPm0P9;<8 D=<9C<A;=`P QPm0` C8<`HaìH? ~ H9<8C9=C:CC8;`P aPm @ ;;@C9<<C9C:C99C;9 0 m` m@ C8<@;;;C<A;=`P @m 0m`9;C9 ;CЃ<<C:9A;=@P @0 @0P` m0 @C89=8C= vv@ A PP@ 0>9<A;><<C9> =ԃ;C<p 0 Q0` m@ C8<@<C;=9;= 0 l &  % @
@  6  R`` 6 , )l  i    I     @0$`(0̈́y	M )&Y6Ll&|;;6qhvHw|hspz`
 w z0rs m rpqs z0r w z`tv@mv@z`tpq xzvs z`trJB4B`vHQ @      C2h      0cHÔ     $$      `P%    @` ;$+	     !AW     CR$      `H @        ` C*::         RB0       0`         `H P      @ 4        0!:j        ` C*y0    @      TP 	       Hl(L}      2L	&GCc	"VoP*f$us"p4'j&K%cA)( \ou\A
MZ^I@jJSP@        3f=C8ÌByxsq 3BΡf0=C8=C==xtp{yHppzpvxp 0n0P3!!af0;;C9<<;v`{h7hrh7pp`v(vvxw_qry,0bȡ̡a!āa֐C9C9C9C98C8;/<;;ipXrpthx`ttS P@ P3 (A!܁fQ8C:;P$v`{h7`wxxQLP3ja!~!aT8;C=C9<C;;Ì
ywtz(r\P0#AfH;=8C9<9;<Hqv`qqX` 0 Pn00P0#a!!!!!f ;C=99XppwxzzHwp  y   E   rH C	r2H #D(d<12B! 6J,OdX wchar_sizeUbuntu clang version 12.0.1-19ubuntu3any pointeromnipotent charSimple C/C++ TBAAdoublellvm.loop.mustprogressllvm.loop.unroll.disable  # 6 d#6Ð0CP020<-3Ƴ0H2Cp 2\\F	T\F	       
r(wzXpC=8C9ÂơA!!4`P @ Py(p`vxqz(rXp8;=        <;;=<C8   a   I   D,      d ) AF~PT 0   #`iF1b`(!V#`q1b`(!]w #`yHDIDIɸ#	`@cP$@AAB0 5f0I @A#`dJA3bP(!h@̈A ,#`d    ['    !1      `C ! `!@,  @C ! ` e` 2X0      a   J   E,   
    8@Gc  ~@@~Q   0     +VU   @q0T CH6  :(@ð00pSuACd؀8Á $ꠐ9D ,0PaA@2 Thdᫌa" f!@L f Ѐ      ["F m@2LeiIՖa$  !1     ! `b@ D,   	C          a      F,      dG	Gͣ AP=@F!  0  &   "GȐQ    e LVerDomainllvm.loop.isvectorizedllvm.loop.unroll.count  +Z!h
aV\Bl
!` `b6چ:ntnCm 6ކ`\, 		 A4q8Lāʈ&44PmX$a[ Y5pC$bpBNpCD	pb0 adpBG;ub0pdpBG; 7D`@'zDpC7p7pdpBG; p adpBG;0@
K{lT 2tq@8]TЃ.p !$D1
ss
s
 cxX`#(6  :(B̤C/̄F$s CpD D .pC``0@@tPhtqXa( 	HN # 
P . 
 [ 	\qO=pCp`0@=pC`0P $   [>c2RB e@:`KA
t(-*a[Xc2rB gH--ҡ[^42[q-C9ҖiːeX@2C m!H[z`p !1      p (C Â! aAr1  A >XPi BY
@7X$
Q-[0@ 1 [DM00a a      a      I,      $u@Q`hFF 	C$uP`hF 2@@Q0a]APfhCTeu@ah 0     +VU   1@6	
2bp,!j  0Pp5dpO72C@tPA0p2Y 8K0l0pP,185
2bp,!j \@
uT @\G\52G@PA0p;` T(H6@( Ɉ Ae0Kpp`0ˀBAF%@D!@3X(Ȉ (A1     [ B m 28eiPIՖ
-@[0-Жi˰e` 2A  !1      C 
I9E  ` h e` 2X!  a@oAf4EDU@	M0@     q      2"pȀp      e           }      L      X       X                                                0      0       $  4      4      $  H   
   H   
    0  R   
   R   
    0  \      \       0  g      g      $  k      k      $  r      r      $  x      x      $                                                                                                   $               *             ]  8      stderr.str.1.str.2.str.3.str.5.str.6.str.7.str.8mainpolybench_alloc_datainit_arraykernel_mvtprint_arrayfreefprintffwritefputc12.0.1x86_64-pc-linux-gnumvt.c.L.str.1.L.str.2.L.str.3.L.str.5.L.str.6.L.str.7.L.str.8     [function 'print_array' is not in our target list]
