module select (
    clk,
    data_in1,
	 data_in2,
	 data_out
);

input  wire clk;
output reg [7:0] data_out;
input wire [7:0] data_in;

assign dac_clk=clk;

always @(posedge clk) begin
	da_out[12:0]<=data_in[12:0];
	da_out[13]<=~data_in[13];
end

endmodule