
demo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000ee8  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08000fa8  08000fa8  00010fa8  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08000fd8  08000fd8  00010fd8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08000fdc  08000fdc  00010fdc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000000c  20000000  08000fe0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000064  2000000c  08000fec  0002000c  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000070  08000fec  00020070  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
  9 .debug_info   000086f5  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000015bd  00000000  00000000  00028729  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000558f  00000000  00000000  00029ce6  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000006c0  00000000  00000000  0002f278  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000009b8  00000000  00000000  0002f938  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00003682  00000000  00000000  000302f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00002787  00000000  00000000  00033972  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  000360f9  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000014a4  00000000  00000000  00036178  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08000f90 	.word	0x08000f90

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08000f90 	.word	0x08000f90

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000220:	b570      	push	{r4, r5, r6, lr}
 8000222:	0005      	movs	r5, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000224:	20fa      	movs	r0, #250	; 0xfa
 8000226:	4b0d      	ldr	r3, [pc, #52]	; (800025c <HAL_InitTick+0x3c>)
 8000228:	0080      	lsls	r0, r0, #2
 800022a:	7819      	ldrb	r1, [r3, #0]
 800022c:	f7ff ff6c 	bl	8000108 <__udivsi3>
 8000230:	4b0b      	ldr	r3, [pc, #44]	; (8000260 <HAL_InitTick+0x40>)
 8000232:	0001      	movs	r1, r0
 8000234:	6818      	ldr	r0, [r3, #0]
 8000236:	f7ff ff67 	bl	8000108 <__udivsi3>
 800023a:	f000 f873 	bl	8000324 <HAL_SYSTICK_Config>
 800023e:	0004      	movs	r4, r0
  {
    return HAL_ERROR;
 8000240:	2001      	movs	r0, #1
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000242:	2c00      	cmp	r4, #0
 8000244:	d109      	bne.n	800025a <HAL_InitTick+0x3a>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000246:	2d03      	cmp	r5, #3
 8000248:	d807      	bhi.n	800025a <HAL_InitTick+0x3a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800024a:	3802      	subs	r0, #2
 800024c:	0022      	movs	r2, r4
 800024e:	0029      	movs	r1, r5
 8000250:	f000 f82c 	bl	80002ac <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000254:	0020      	movs	r0, r4
 8000256:	4b03      	ldr	r3, [pc, #12]	; (8000264 <HAL_InitTick+0x44>)
 8000258:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
}
 800025a:	bd70      	pop	{r4, r5, r6, pc}
 800025c:	20000000 	.word	0x20000000
 8000260:	20000008 	.word	0x20000008
 8000264:	20000004 	.word	0x20000004

08000268 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000268:	2310      	movs	r3, #16
 800026a:	4a06      	ldr	r2, [pc, #24]	; (8000284 <HAL_Init+0x1c>)
{
 800026c:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800026e:	6811      	ldr	r1, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8000270:	2000      	movs	r0, #0
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000272:	430b      	orrs	r3, r1
 8000274:	6013      	str	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8000276:	f7ff ffd3 	bl	8000220 <HAL_InitTick>
  HAL_MspInit();
 800027a:	f000 fded 	bl	8000e58 <HAL_MspInit>
}
 800027e:	2000      	movs	r0, #0
 8000280:	bd10      	pop	{r4, pc}
 8000282:	46c0      	nop			; (mov r8, r8)
 8000284:	40022000 	.word	0x40022000

08000288 <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000288:	4a03      	ldr	r2, [pc, #12]	; (8000298 <HAL_IncTick+0x10>)
 800028a:	4b04      	ldr	r3, [pc, #16]	; (800029c <HAL_IncTick+0x14>)
 800028c:	6811      	ldr	r1, [r2, #0]
 800028e:	781b      	ldrb	r3, [r3, #0]
 8000290:	185b      	adds	r3, r3, r1
 8000292:	6013      	str	r3, [r2, #0]
}
 8000294:	4770      	bx	lr
 8000296:	46c0      	nop			; (mov r8, r8)
 8000298:	2000002c 	.word	0x2000002c
 800029c:	20000000 	.word	0x20000000

080002a0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80002a0:	4b01      	ldr	r3, [pc, #4]	; (80002a8 <HAL_GetTick+0x8>)
 80002a2:	6818      	ldr	r0, [r3, #0]
}
 80002a4:	4770      	bx	lr
 80002a6:	46c0      	nop			; (mov r8, r8)
 80002a8:	2000002c 	.word	0x2000002c

080002ac <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80002ac:	b570      	push	{r4, r5, r6, lr}
 80002ae:	0189      	lsls	r1, r1, #6
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 80002b0:	2800      	cmp	r0, #0
 80002b2:	db12      	blt.n	80002da <HAL_NVIC_SetPriority+0x2e>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002b4:	0883      	lsrs	r3, r0, #2
 80002b6:	4a13      	ldr	r2, [pc, #76]	; (8000304 <HAL_NVIC_SetPriority+0x58>)
 80002b8:	2403      	movs	r4, #3
 80002ba:	009b      	lsls	r3, r3, #2
 80002bc:	189b      	adds	r3, r3, r2
 80002be:	22ff      	movs	r2, #255	; 0xff
 80002c0:	4020      	ands	r0, r4
 80002c2:	40a0      	lsls	r0, r4
 80002c4:	0014      	movs	r4, r2
 80002c6:	25c0      	movs	r5, #192	; 0xc0
 80002c8:	4084      	lsls	r4, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80002ca:	4011      	ands	r1, r2
 80002cc:	4081      	lsls	r1, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002ce:	00ad      	lsls	r5, r5, #2
 80002d0:	595e      	ldr	r6, [r3, r5]
 80002d2:	43a6      	bics	r6, r4
 80002d4:	4331      	orrs	r1, r6
 80002d6:	5159      	str	r1, [r3, r5]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 80002d8:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002da:	2403      	movs	r4, #3
 80002dc:	230f      	movs	r3, #15
 80002de:	b2c0      	uxtb	r0, r0
 80002e0:	4003      	ands	r3, r0
 80002e2:	4020      	ands	r0, r4
 80002e4:	40a0      	lsls	r0, r4
 80002e6:	34fc      	adds	r4, #252	; 0xfc
 80002e8:	0025      	movs	r5, r4
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80002ea:	4021      	ands	r1, r4
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002ec:	4085      	lsls	r5, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80002ee:	4081      	lsls	r1, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002f0:	3b08      	subs	r3, #8
 80002f2:	4a05      	ldr	r2, [pc, #20]	; (8000308 <HAL_NVIC_SetPriority+0x5c>)
 80002f4:	089b      	lsrs	r3, r3, #2
 80002f6:	009b      	lsls	r3, r3, #2
 80002f8:	189b      	adds	r3, r3, r2
 80002fa:	69da      	ldr	r2, [r3, #28]
 80002fc:	43aa      	bics	r2, r5
 80002fe:	4311      	orrs	r1, r2
 8000300:	61d9      	str	r1, [r3, #28]
 8000302:	e7e9      	b.n	80002d8 <HAL_NVIC_SetPriority+0x2c>
 8000304:	e000e100 	.word	0xe000e100
 8000308:	e000ed00 	.word	0xe000ed00

0800030c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800030c:	2800      	cmp	r0, #0
 800030e:	db05      	blt.n	800031c <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000310:	231f      	movs	r3, #31
 8000312:	4018      	ands	r0, r3
 8000314:	3b1e      	subs	r3, #30
 8000316:	4083      	lsls	r3, r0
 8000318:	4a01      	ldr	r2, [pc, #4]	; (8000320 <HAL_NVIC_EnableIRQ+0x14>)
 800031a:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 800031c:	4770      	bx	lr
 800031e:	46c0      	nop			; (mov r8, r8)
 8000320:	e000e100 	.word	0xe000e100

08000324 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000324:	4a09      	ldr	r2, [pc, #36]	; (800034c <HAL_SYSTICK_Config+0x28>)
 8000326:	1e43      	subs	r3, r0, #1
  {
    return (1UL);                                                   /* Reload value impossible */
 8000328:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800032a:	4293      	cmp	r3, r2
 800032c:	d80d      	bhi.n	800034a <HAL_SYSTICK_Config+0x26>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800032e:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000330:	4a07      	ldr	r2, [pc, #28]	; (8000350 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000332:	4808      	ldr	r0, [pc, #32]	; (8000354 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000334:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000336:	6a03      	ldr	r3, [r0, #32]
 8000338:	0609      	lsls	r1, r1, #24
 800033a:	021b      	lsls	r3, r3, #8
 800033c:	0a1b      	lsrs	r3, r3, #8
 800033e:	430b      	orrs	r3, r1
 8000340:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000342:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000344:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000346:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000348:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800034a:	4770      	bx	lr
 800034c:	00ffffff 	.word	0x00ffffff
 8000350:	e000e010 	.word	0xe000e010
 8000354:	e000ed00 	.word	0xe000ed00

08000358 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000358:	4b05      	ldr	r3, [pc, #20]	; (8000370 <HAL_SYSTICK_CLKSourceConfig+0x18>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800035a:	681a      	ldr	r2, [r3, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 800035c:	2804      	cmp	r0, #4
 800035e:	d102      	bne.n	8000366 <HAL_SYSTICK_CLKSourceConfig+0xe>
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000360:	4310      	orrs	r0, r2
 8000362:	6018      	str	r0, [r3, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8000364:	4770      	bx	lr
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000366:	2104      	movs	r1, #4
 8000368:	438a      	bics	r2, r1
 800036a:	601a      	str	r2, [r3, #0]
}
 800036c:	e7fa      	b.n	8000364 <HAL_SYSTICK_CLKSourceConfig+0xc>
 800036e:	46c0      	nop			; (mov r8, r8)
 8000370:	e000e010 	.word	0xe000e010

08000374 <HAL_SYSTICK_Callback>:
__weak void HAL_SYSTICK_Callback(void)
{
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8000374:	4770      	bx	lr

08000376 <HAL_SYSTICK_IRQHandler>:
{
 8000376:	b510      	push	{r4, lr}
  HAL_SYSTICK_Callback();
 8000378:	f7ff fffc 	bl	8000374 <HAL_SYSTICK_Callback>
}
 800037c:	bd10      	pop	{r4, pc}
	...

08000380 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8000380:	b5f0      	push	{r4, r5, r6, r7, lr}
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2u];
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000382:	4a56      	ldr	r2, [pc, #344]	; (80004dc <HAL_GPIO_Init+0x15c>)
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000384:	680b      	ldr	r3, [r1, #0]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000386:	1882      	adds	r2, r0, r2
 8000388:	1e54      	subs	r4, r2, #1
 800038a:	41a2      	sbcs	r2, r4
{ 
 800038c:	b089      	sub	sp, #36	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800038e:	9303      	str	r3, [sp, #12]
  uint32_t position = 0x00u;
 8000390:	2300      	movs	r3, #0
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000392:	3204      	adds	r2, #4
 8000394:	9205      	str	r2, [sp, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000396:	9a03      	ldr	r2, [sp, #12]
 8000398:	40da      	lsrs	r2, r3
 800039a:	d101      	bne.n	80003a0 <HAL_GPIO_Init+0x20>
      }
    }

    position++;
  } 
}
 800039c:	b009      	add	sp, #36	; 0x24
 800039e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80003a0:	2201      	movs	r2, #1
 80003a2:	409a      	lsls	r2, r3
 80003a4:	4694      	mov	ip, r2
 80003a6:	4664      	mov	r4, ip
 80003a8:	9a03      	ldr	r2, [sp, #12]
 80003aa:	4022      	ands	r2, r4
 80003ac:	9202      	str	r2, [sp, #8]
    if (iocurrent != 0x00u)
 80003ae:	d100      	bne.n	80003b2 <HAL_GPIO_Init+0x32>
 80003b0:	e092      	b.n	80004d8 <HAL_GPIO_Init+0x158>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80003b2:	684a      	ldr	r2, [r1, #4]
 80003b4:	9201      	str	r2, [sp, #4]
 80003b6:	2210      	movs	r2, #16
 80003b8:	9e01      	ldr	r6, [sp, #4]
 80003ba:	4396      	bics	r6, r2
 80003bc:	2e02      	cmp	r6, #2
 80003be:	d10d      	bne.n	80003dc <HAL_GPIO_Init+0x5c>
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80003c0:	2407      	movs	r4, #7
 80003c2:	270f      	movs	r7, #15
 80003c4:	401c      	ands	r4, r3
 80003c6:	00a4      	lsls	r4, r4, #2
 80003c8:	40a7      	lsls	r7, r4
        temp = GPIOx->AFR[position >> 3u];
 80003ca:	08da      	lsrs	r2, r3, #3
 80003cc:	0092      	lsls	r2, r2, #2
 80003ce:	1882      	adds	r2, r0, r2
 80003d0:	6a15      	ldr	r5, [r2, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80003d2:	43bd      	bics	r5, r7
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80003d4:	690f      	ldr	r7, [r1, #16]
 80003d6:	40a7      	lsls	r7, r4
 80003d8:	433d      	orrs	r5, r7
        GPIOx->AFR[position >> 3u] = temp;
 80003da:	6215      	str	r5, [r2, #32]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80003dc:	2203      	movs	r2, #3
 80003de:	0014      	movs	r4, r2
 80003e0:	005d      	lsls	r5, r3, #1
 80003e2:	40ac      	lsls	r4, r5
 80003e4:	43e4      	mvns	r4, r4
      temp = GPIOx->MODER;
 80003e6:	6807      	ldr	r7, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80003e8:	3e01      	subs	r6, #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80003ea:	4027      	ands	r7, r4
 80003ec:	9704      	str	r7, [sp, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80003ee:	9f01      	ldr	r7, [sp, #4]
 80003f0:	403a      	ands	r2, r7
 80003f2:	40aa      	lsls	r2, r5
 80003f4:	9f04      	ldr	r7, [sp, #16]
 80003f6:	433a      	orrs	r2, r7
      GPIOx->MODER = temp;
 80003f8:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80003fa:	2e01      	cmp	r6, #1
 80003fc:	d80e      	bhi.n	800041c <HAL_GPIO_Init+0x9c>
        temp |= (GPIO_Init->Speed << (position * 2u));
 80003fe:	68ca      	ldr	r2, [r1, #12]
        temp = GPIOx->OSPEEDR;
 8000400:	6886      	ldr	r6, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000402:	40aa      	lsls	r2, r5
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000404:	4026      	ands	r6, r4
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000406:	4332      	orrs	r2, r6
        GPIOx->OSPEEDR = temp;
 8000408:	6082      	str	r2, [r0, #8]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800040a:	4662      	mov	r2, ip
        temp = GPIOx->OTYPER;
 800040c:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800040e:	4396      	bics	r6, r2
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000410:	9a01      	ldr	r2, [sp, #4]
 8000412:	06d2      	lsls	r2, r2, #27
 8000414:	0fd2      	lsrs	r2, r2, #31
 8000416:	409a      	lsls	r2, r3
 8000418:	4332      	orrs	r2, r6
        GPIOx->OTYPER = temp;
 800041a:	6042      	str	r2, [r0, #4]
      temp = GPIOx->PUPDR;
 800041c:	68c2      	ldr	r2, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800041e:	4014      	ands	r4, r2
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000420:	688a      	ldr	r2, [r1, #8]
 8000422:	40aa      	lsls	r2, r5
 8000424:	4314      	orrs	r4, r2
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000426:	9a01      	ldr	r2, [sp, #4]
      GPIOx->PUPDR = temp;
 8000428:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800042a:	00d2      	lsls	r2, r2, #3
 800042c:	d554      	bpl.n	80004d8 <HAL_GPIO_Init+0x158>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800042e:	2601      	movs	r6, #1
 8000430:	4a2b      	ldr	r2, [pc, #172]	; (80004e0 <HAL_GPIO_Init+0x160>)
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000432:	001d      	movs	r5, r3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000434:	6994      	ldr	r4, [r2, #24]
 8000436:	4334      	orrs	r4, r6
 8000438:	6194      	str	r4, [r2, #24]
 800043a:	6992      	ldr	r2, [r2, #24]
        temp = SYSCFG->EXTICR[position >> 2u];
 800043c:	089c      	lsrs	r4, r3, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800043e:	4032      	ands	r2, r6
 8000440:	9207      	str	r2, [sp, #28]
 8000442:	9a07      	ldr	r2, [sp, #28]
 8000444:	4a27      	ldr	r2, [pc, #156]	; (80004e4 <HAL_GPIO_Init+0x164>)
 8000446:	00a4      	lsls	r4, r4, #2
 8000448:	18a4      	adds	r4, r4, r2
        temp = SYSCFG->EXTICR[position >> 2u];
 800044a:	68a2      	ldr	r2, [r4, #8]
 800044c:	4694      	mov	ip, r2
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800044e:	2203      	movs	r2, #3
 8000450:	4015      	ands	r5, r2
 8000452:	00ad      	lsls	r5, r5, #2
 8000454:	320c      	adds	r2, #12
 8000456:	40aa      	lsls	r2, r5
 8000458:	4667      	mov	r7, ip
 800045a:	4397      	bics	r7, r2
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800045c:	2290      	movs	r2, #144	; 0x90
 800045e:	05d2      	lsls	r2, r2, #23
 8000460:	4694      	mov	ip, r2
 8000462:	2200      	movs	r2, #0
 8000464:	4560      	cmp	r0, ip
 8000466:	d00d      	beq.n	8000484 <HAL_GPIO_Init+0x104>
 8000468:	4a1f      	ldr	r2, [pc, #124]	; (80004e8 <HAL_GPIO_Init+0x168>)
 800046a:	4694      	mov	ip, r2
 800046c:	0032      	movs	r2, r6
 800046e:	4560      	cmp	r0, ip
 8000470:	d008      	beq.n	8000484 <HAL_GPIO_Init+0x104>
 8000472:	4e1e      	ldr	r6, [pc, #120]	; (80004ec <HAL_GPIO_Init+0x16c>)
 8000474:	1892      	adds	r2, r2, r2
 8000476:	42b0      	cmp	r0, r6
 8000478:	d004      	beq.n	8000484 <HAL_GPIO_Init+0x104>
 800047a:	4e1d      	ldr	r6, [pc, #116]	; (80004f0 <HAL_GPIO_Init+0x170>)
 800047c:	3201      	adds	r2, #1
 800047e:	42b0      	cmp	r0, r6
 8000480:	d000      	beq.n	8000484 <HAL_GPIO_Init+0x104>
 8000482:	9a05      	ldr	r2, [sp, #20]
 8000484:	40aa      	lsls	r2, r5
 8000486:	433a      	orrs	r2, r7
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000488:	60a2      	str	r2, [r4, #8]
        temp = EXTI->IMR;
 800048a:	4a1a      	ldr	r2, [pc, #104]	; (80004f4 <HAL_GPIO_Init+0x174>)
        temp &= ~(iocurrent);
 800048c:	9c02      	ldr	r4, [sp, #8]
        temp = EXTI->IMR;
 800048e:	6816      	ldr	r6, [r2, #0]
          temp |= iocurrent;
 8000490:	9d02      	ldr	r5, [sp, #8]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000492:	9f01      	ldr	r7, [sp, #4]
        temp &= ~(iocurrent);
 8000494:	43e4      	mvns	r4, r4
          temp |= iocurrent;
 8000496:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000498:	03ff      	lsls	r7, r7, #15
 800049a:	d401      	bmi.n	80004a0 <HAL_GPIO_Init+0x120>
        temp &= ~(iocurrent);
 800049c:	0035      	movs	r5, r6
 800049e:	4025      	ands	r5, r4
        EXTI->IMR = temp;
 80004a0:	6015      	str	r5, [r2, #0]
        temp = EXTI->EMR;
 80004a2:	6856      	ldr	r6, [r2, #4]
          temp |= iocurrent;
 80004a4:	9d02      	ldr	r5, [sp, #8]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80004a6:	9f01      	ldr	r7, [sp, #4]
          temp |= iocurrent;
 80004a8:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80004aa:	03bf      	lsls	r7, r7, #14
 80004ac:	d401      	bmi.n	80004b2 <HAL_GPIO_Init+0x132>
        temp &= ~(iocurrent);
 80004ae:	0035      	movs	r5, r6
 80004b0:	4025      	ands	r5, r4
        EXTI->EMR = temp;
 80004b2:	6055      	str	r5, [r2, #4]
        temp = EXTI->RTSR;
 80004b4:	6896      	ldr	r6, [r2, #8]
          temp |= iocurrent;
 80004b6:	9d02      	ldr	r5, [sp, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80004b8:	9f01      	ldr	r7, [sp, #4]
          temp |= iocurrent;
 80004ba:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80004bc:	02ff      	lsls	r7, r7, #11
 80004be:	d401      	bmi.n	80004c4 <HAL_GPIO_Init+0x144>
        temp &= ~(iocurrent);
 80004c0:	0035      	movs	r5, r6
 80004c2:	4025      	ands	r5, r4
        EXTI->RTSR = temp;
 80004c4:	6095      	str	r5, [r2, #8]
        temp = EXTI->FTSR;
 80004c6:	68d5      	ldr	r5, [r2, #12]
          temp |= iocurrent;
 80004c8:	9e02      	ldr	r6, [sp, #8]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80004ca:	9f01      	ldr	r7, [sp, #4]
          temp |= iocurrent;
 80004cc:	432e      	orrs	r6, r5
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80004ce:	02bf      	lsls	r7, r7, #10
 80004d0:	d401      	bmi.n	80004d6 <HAL_GPIO_Init+0x156>
        temp &= ~(iocurrent);
 80004d2:	4025      	ands	r5, r4
 80004d4:	002e      	movs	r6, r5
        EXTI->FTSR = temp;
 80004d6:	60d6      	str	r6, [r2, #12]
    position++;
 80004d8:	3301      	adds	r3, #1
 80004da:	e75c      	b.n	8000396 <HAL_GPIO_Init+0x16>
 80004dc:	b7fff000 	.word	0xb7fff000
 80004e0:	40021000 	.word	0x40021000
 80004e4:	40010000 	.word	0x40010000
 80004e8:	48000400 	.word	0x48000400
 80004ec:	48000800 	.word	0x48000800
 80004f0:	48000c00 	.word	0x48000c00
 80004f4:	40010400 	.word	0x40010400

080004f8 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80004f8:	2a00      	cmp	r2, #0
 80004fa:	d001      	beq.n	8000500 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80004fc:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80004fe:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000500:	6281      	str	r1, [r0, #40]	; 0x28
}
 8000502:	e7fc      	b.n	80004fe <HAL_GPIO_WritePin+0x6>

08000504 <HAL_GPIO_EXTI_IRQHandler>:
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8000504:	4b04      	ldr	r3, [pc, #16]	; (8000518 <HAL_GPIO_EXTI_IRQHandler+0x14>)
{
 8000506:	b510      	push	{r4, lr}
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8000508:	695a      	ldr	r2, [r3, #20]
 800050a:	4210      	tst	r0, r2
 800050c:	d002      	beq.n	8000514 <HAL_GPIO_EXTI_IRQHandler+0x10>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800050e:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000510:	f000 fc98 	bl	8000e44 <HAL_GPIO_EXTI_Callback>
  }
}
 8000514:	bd10      	pop	{r4, pc}
 8000516:	46c0      	nop			; (mov r8, r8)
 8000518:	40010400 	.word	0x40010400

0800051c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800051c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800051e:	0004      	movs	r4, r0
 8000520:	b085      	sub	sp, #20
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000522:	2800      	cmp	r0, #0
 8000524:	d102      	bne.n	800052c <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 8000526:	2001      	movs	r0, #1
      }
    }
  }

  return HAL_OK;
}
 8000528:	b005      	add	sp, #20
 800052a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800052c:	6803      	ldr	r3, [r0, #0]
 800052e:	07db      	lsls	r3, r3, #31
 8000530:	d433      	bmi.n	800059a <HAL_RCC_OscConfig+0x7e>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000532:	6823      	ldr	r3, [r4, #0]
 8000534:	079b      	lsls	r3, r3, #30
 8000536:	d500      	bpl.n	800053a <HAL_RCC_OscConfig+0x1e>
 8000538:	e087      	b.n	800064a <HAL_RCC_OscConfig+0x12e>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800053a:	6823      	ldr	r3, [r4, #0]
 800053c:	071b      	lsls	r3, r3, #28
 800053e:	d500      	bpl.n	8000542 <HAL_RCC_OscConfig+0x26>
 8000540:	e0c8      	b.n	80006d4 <HAL_RCC_OscConfig+0x1b8>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000542:	6823      	ldr	r3, [r4, #0]
 8000544:	075b      	lsls	r3, r3, #29
 8000546:	d500      	bpl.n	800054a <HAL_RCC_OscConfig+0x2e>
 8000548:	e0eb      	b.n	8000722 <HAL_RCC_OscConfig+0x206>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 800054a:	6823      	ldr	r3, [r4, #0]
 800054c:	06db      	lsls	r3, r3, #27
 800054e:	d51a      	bpl.n	8000586 <HAL_RCC_OscConfig+0x6a>
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8000550:	6962      	ldr	r2, [r4, #20]
 8000552:	4dbc      	ldr	r5, [pc, #752]	; (8000844 <HAL_RCC_OscConfig+0x328>)
 8000554:	2304      	movs	r3, #4
 8000556:	2a01      	cmp	r2, #1
 8000558:	d000      	beq.n	800055c <HAL_RCC_OscConfig+0x40>
 800055a:	e157      	b.n	800080c <HAL_RCC_OscConfig+0x2f0>
      __HAL_RCC_HSI14ADC_DISABLE();
 800055c:	6b69      	ldr	r1, [r5, #52]	; 0x34
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800055e:	2602      	movs	r6, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8000560:	430b      	orrs	r3, r1
 8000562:	636b      	str	r3, [r5, #52]	; 0x34
      __HAL_RCC_HSI14_ENABLE();
 8000564:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8000566:	431a      	orrs	r2, r3
 8000568:	636a      	str	r2, [r5, #52]	; 0x34
      tickstart = HAL_GetTick();
 800056a:	f7ff fe99 	bl	80002a0 <HAL_GetTick>
 800056e:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000570:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8000572:	4233      	tst	r3, r6
 8000574:	d100      	bne.n	8000578 <HAL_RCC_OscConfig+0x5c>
 8000576:	e142      	b.n	80007fe <HAL_RCC_OscConfig+0x2e2>
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8000578:	21f8      	movs	r1, #248	; 0xf8
 800057a:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 800057c:	69a3      	ldr	r3, [r4, #24]
 800057e:	438a      	bics	r2, r1
 8000580:	00db      	lsls	r3, r3, #3
 8000582:	4313      	orrs	r3, r2
 8000584:	636b      	str	r3, [r5, #52]	; 0x34
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8000586:	6823      	ldr	r3, [r4, #0]
 8000588:	069b      	lsls	r3, r3, #26
 800058a:	d500      	bpl.n	800058e <HAL_RCC_OscConfig+0x72>
 800058c:	e166      	b.n	800085c <HAL_RCC_OscConfig+0x340>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800058e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000590:	2a00      	cmp	r2, #0
 8000592:	d000      	beq.n	8000596 <HAL_RCC_OscConfig+0x7a>
 8000594:	e1a3      	b.n	80008de <HAL_RCC_OscConfig+0x3c2>
  return HAL_OK;
 8000596:	2000      	movs	r0, #0
 8000598:	e7c6      	b.n	8000528 <HAL_RCC_OscConfig+0xc>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800059a:	210c      	movs	r1, #12
 800059c:	4da9      	ldr	r5, [pc, #676]	; (8000844 <HAL_RCC_OscConfig+0x328>)
 800059e:	686a      	ldr	r2, [r5, #4]
 80005a0:	400a      	ands	r2, r1
 80005a2:	2a04      	cmp	r2, #4
 80005a4:	d00b      	beq.n	80005be <HAL_RCC_OscConfig+0xa2>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80005a6:	686b      	ldr	r3, [r5, #4]
 80005a8:	400b      	ands	r3, r1
 80005aa:	2b08      	cmp	r3, #8
 80005ac:	d10e      	bne.n	80005cc <HAL_RCC_OscConfig+0xb0>
 80005ae:	22c0      	movs	r2, #192	; 0xc0
 80005b0:	686b      	ldr	r3, [r5, #4]
 80005b2:	0252      	lsls	r2, r2, #9
 80005b4:	4013      	ands	r3, r2
 80005b6:	2280      	movs	r2, #128	; 0x80
 80005b8:	0252      	lsls	r2, r2, #9
 80005ba:	4293      	cmp	r3, r2
 80005bc:	d106      	bne.n	80005cc <HAL_RCC_OscConfig+0xb0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80005be:	682b      	ldr	r3, [r5, #0]
 80005c0:	039b      	lsls	r3, r3, #14
 80005c2:	d5b6      	bpl.n	8000532 <HAL_RCC_OscConfig+0x16>
 80005c4:	6863      	ldr	r3, [r4, #4]
 80005c6:	2b00      	cmp	r3, #0
 80005c8:	d1b3      	bne.n	8000532 <HAL_RCC_OscConfig+0x16>
 80005ca:	e7ac      	b.n	8000526 <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80005cc:	6863      	ldr	r3, [r4, #4]
 80005ce:	2b01      	cmp	r3, #1
 80005d0:	d113      	bne.n	80005fa <HAL_RCC_OscConfig+0xde>
 80005d2:	2380      	movs	r3, #128	; 0x80
 80005d4:	682a      	ldr	r2, [r5, #0]
 80005d6:	025b      	lsls	r3, r3, #9
 80005d8:	4313      	orrs	r3, r2
 80005da:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80005dc:	f7ff fe60 	bl	80002a0 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80005e0:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 80005e2:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80005e4:	02b6      	lsls	r6, r6, #10
 80005e6:	682b      	ldr	r3, [r5, #0]
 80005e8:	4233      	tst	r3, r6
 80005ea:	d1a2      	bne.n	8000532 <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80005ec:	f7ff fe58 	bl	80002a0 <HAL_GetTick>
 80005f0:	1bc0      	subs	r0, r0, r7
 80005f2:	2864      	cmp	r0, #100	; 0x64
 80005f4:	d9f7      	bls.n	80005e6 <HAL_RCC_OscConfig+0xca>
            return HAL_TIMEOUT;
 80005f6:	2003      	movs	r0, #3
 80005f8:	e796      	b.n	8000528 <HAL_RCC_OscConfig+0xc>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80005fa:	2b00      	cmp	r3, #0
 80005fc:	d115      	bne.n	800062a <HAL_RCC_OscConfig+0x10e>
 80005fe:	682b      	ldr	r3, [r5, #0]
 8000600:	4a91      	ldr	r2, [pc, #580]	; (8000848 <HAL_RCC_OscConfig+0x32c>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000602:	2680      	movs	r6, #128	; 0x80
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000604:	4013      	ands	r3, r2
 8000606:	602b      	str	r3, [r5, #0]
 8000608:	682b      	ldr	r3, [r5, #0]
 800060a:	4a90      	ldr	r2, [pc, #576]	; (800084c <HAL_RCC_OscConfig+0x330>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800060c:	02b6      	lsls	r6, r6, #10
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800060e:	4013      	ands	r3, r2
 8000610:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000612:	f7ff fe45 	bl	80002a0 <HAL_GetTick>
 8000616:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000618:	682b      	ldr	r3, [r5, #0]
 800061a:	4233      	tst	r3, r6
 800061c:	d089      	beq.n	8000532 <HAL_RCC_OscConfig+0x16>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800061e:	f7ff fe3f 	bl	80002a0 <HAL_GetTick>
 8000622:	1bc0      	subs	r0, r0, r7
 8000624:	2864      	cmp	r0, #100	; 0x64
 8000626:	d9f7      	bls.n	8000618 <HAL_RCC_OscConfig+0xfc>
 8000628:	e7e5      	b.n	80005f6 <HAL_RCC_OscConfig+0xda>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800062a:	2b05      	cmp	r3, #5
 800062c:	d105      	bne.n	800063a <HAL_RCC_OscConfig+0x11e>
 800062e:	2380      	movs	r3, #128	; 0x80
 8000630:	682a      	ldr	r2, [r5, #0]
 8000632:	02db      	lsls	r3, r3, #11
 8000634:	4313      	orrs	r3, r2
 8000636:	602b      	str	r3, [r5, #0]
 8000638:	e7cb      	b.n	80005d2 <HAL_RCC_OscConfig+0xb6>
 800063a:	682b      	ldr	r3, [r5, #0]
 800063c:	4a82      	ldr	r2, [pc, #520]	; (8000848 <HAL_RCC_OscConfig+0x32c>)
 800063e:	4013      	ands	r3, r2
 8000640:	602b      	str	r3, [r5, #0]
 8000642:	682b      	ldr	r3, [r5, #0]
 8000644:	4a81      	ldr	r2, [pc, #516]	; (800084c <HAL_RCC_OscConfig+0x330>)
 8000646:	4013      	ands	r3, r2
 8000648:	e7c7      	b.n	80005da <HAL_RCC_OscConfig+0xbe>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800064a:	220c      	movs	r2, #12
 800064c:	4d7d      	ldr	r5, [pc, #500]	; (8000844 <HAL_RCC_OscConfig+0x328>)
 800064e:	686b      	ldr	r3, [r5, #4]
 8000650:	4213      	tst	r3, r2
 8000652:	d00b      	beq.n	800066c <HAL_RCC_OscConfig+0x150>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000654:	686b      	ldr	r3, [r5, #4]
 8000656:	4013      	ands	r3, r2
 8000658:	2b08      	cmp	r3, #8
 800065a:	d116      	bne.n	800068a <HAL_RCC_OscConfig+0x16e>
 800065c:	22c0      	movs	r2, #192	; 0xc0
 800065e:	686b      	ldr	r3, [r5, #4]
 8000660:	0252      	lsls	r2, r2, #9
 8000662:	4013      	ands	r3, r2
 8000664:	2280      	movs	r2, #128	; 0x80
 8000666:	0212      	lsls	r2, r2, #8
 8000668:	4293      	cmp	r3, r2
 800066a:	d10e      	bne.n	800068a <HAL_RCC_OscConfig+0x16e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800066c:	682b      	ldr	r3, [r5, #0]
 800066e:	079b      	lsls	r3, r3, #30
 8000670:	d503      	bpl.n	800067a <HAL_RCC_OscConfig+0x15e>
 8000672:	68e3      	ldr	r3, [r4, #12]
 8000674:	2b01      	cmp	r3, #1
 8000676:	d000      	beq.n	800067a <HAL_RCC_OscConfig+0x15e>
 8000678:	e755      	b.n	8000526 <HAL_RCC_OscConfig+0xa>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800067a:	21f8      	movs	r1, #248	; 0xf8
 800067c:	682a      	ldr	r2, [r5, #0]
 800067e:	6923      	ldr	r3, [r4, #16]
 8000680:	438a      	bics	r2, r1
 8000682:	00db      	lsls	r3, r3, #3
 8000684:	4313      	orrs	r3, r2
 8000686:	602b      	str	r3, [r5, #0]
 8000688:	e757      	b.n	800053a <HAL_RCC_OscConfig+0x1e>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800068a:	68e2      	ldr	r2, [r4, #12]
 800068c:	2301      	movs	r3, #1
 800068e:	2a00      	cmp	r2, #0
 8000690:	d00f      	beq.n	80006b2 <HAL_RCC_OscConfig+0x196>
        __HAL_RCC_HSI_ENABLE();
 8000692:	682a      	ldr	r2, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000694:	2602      	movs	r6, #2
        __HAL_RCC_HSI_ENABLE();
 8000696:	4313      	orrs	r3, r2
 8000698:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800069a:	f7ff fe01 	bl	80002a0 <HAL_GetTick>
 800069e:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80006a0:	682b      	ldr	r3, [r5, #0]
 80006a2:	4233      	tst	r3, r6
 80006a4:	d1e9      	bne.n	800067a <HAL_RCC_OscConfig+0x15e>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80006a6:	f7ff fdfb 	bl	80002a0 <HAL_GetTick>
 80006aa:	1bc0      	subs	r0, r0, r7
 80006ac:	2802      	cmp	r0, #2
 80006ae:	d9f7      	bls.n	80006a0 <HAL_RCC_OscConfig+0x184>
 80006b0:	e7a1      	b.n	80005f6 <HAL_RCC_OscConfig+0xda>
        __HAL_RCC_HSI_DISABLE();
 80006b2:	682a      	ldr	r2, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80006b4:	2602      	movs	r6, #2
        __HAL_RCC_HSI_DISABLE();
 80006b6:	439a      	bics	r2, r3
 80006b8:	602a      	str	r2, [r5, #0]
        tickstart = HAL_GetTick();
 80006ba:	f7ff fdf1 	bl	80002a0 <HAL_GetTick>
 80006be:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80006c0:	682b      	ldr	r3, [r5, #0]
 80006c2:	4233      	tst	r3, r6
 80006c4:	d100      	bne.n	80006c8 <HAL_RCC_OscConfig+0x1ac>
 80006c6:	e738      	b.n	800053a <HAL_RCC_OscConfig+0x1e>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80006c8:	f7ff fdea 	bl	80002a0 <HAL_GetTick>
 80006cc:	1bc0      	subs	r0, r0, r7
 80006ce:	2802      	cmp	r0, #2
 80006d0:	d9f6      	bls.n	80006c0 <HAL_RCC_OscConfig+0x1a4>
 80006d2:	e790      	b.n	80005f6 <HAL_RCC_OscConfig+0xda>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80006d4:	69e2      	ldr	r2, [r4, #28]
 80006d6:	2301      	movs	r3, #1
 80006d8:	4d5a      	ldr	r5, [pc, #360]	; (8000844 <HAL_RCC_OscConfig+0x328>)
 80006da:	2a00      	cmp	r2, #0
 80006dc:	d010      	beq.n	8000700 <HAL_RCC_OscConfig+0x1e4>
      __HAL_RCC_LSI_ENABLE();
 80006de:	6a6a      	ldr	r2, [r5, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80006e0:	2602      	movs	r6, #2
      __HAL_RCC_LSI_ENABLE();
 80006e2:	4313      	orrs	r3, r2
 80006e4:	626b      	str	r3, [r5, #36]	; 0x24
      tickstart = HAL_GetTick();
 80006e6:	f7ff fddb 	bl	80002a0 <HAL_GetTick>
 80006ea:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80006ec:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80006ee:	4233      	tst	r3, r6
 80006f0:	d000      	beq.n	80006f4 <HAL_RCC_OscConfig+0x1d8>
 80006f2:	e726      	b.n	8000542 <HAL_RCC_OscConfig+0x26>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80006f4:	f7ff fdd4 	bl	80002a0 <HAL_GetTick>
 80006f8:	1bc0      	subs	r0, r0, r7
 80006fa:	2802      	cmp	r0, #2
 80006fc:	d9f6      	bls.n	80006ec <HAL_RCC_OscConfig+0x1d0>
 80006fe:	e77a      	b.n	80005f6 <HAL_RCC_OscConfig+0xda>
      __HAL_RCC_LSI_DISABLE();
 8000700:	6a6a      	ldr	r2, [r5, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000702:	2602      	movs	r6, #2
      __HAL_RCC_LSI_DISABLE();
 8000704:	439a      	bics	r2, r3
 8000706:	626a      	str	r2, [r5, #36]	; 0x24
      tickstart = HAL_GetTick();
 8000708:	f7ff fdca 	bl	80002a0 <HAL_GetTick>
 800070c:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800070e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8000710:	4233      	tst	r3, r6
 8000712:	d100      	bne.n	8000716 <HAL_RCC_OscConfig+0x1fa>
 8000714:	e715      	b.n	8000542 <HAL_RCC_OscConfig+0x26>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000716:	f7ff fdc3 	bl	80002a0 <HAL_GetTick>
 800071a:	1bc0      	subs	r0, r0, r7
 800071c:	2802      	cmp	r0, #2
 800071e:	d9f6      	bls.n	800070e <HAL_RCC_OscConfig+0x1f2>
 8000720:	e769      	b.n	80005f6 <HAL_RCC_OscConfig+0xda>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000722:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8000724:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000726:	4d47      	ldr	r5, [pc, #284]	; (8000844 <HAL_RCC_OscConfig+0x328>)
 8000728:	0552      	lsls	r2, r2, #21
 800072a:	69eb      	ldr	r3, [r5, #28]
    FlagStatus       pwrclkchanged = RESET;
 800072c:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800072e:	4213      	tst	r3, r2
 8000730:	d108      	bne.n	8000744 <HAL_RCC_OscConfig+0x228>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000732:	69eb      	ldr	r3, [r5, #28]
 8000734:	4313      	orrs	r3, r2
 8000736:	61eb      	str	r3, [r5, #28]
 8000738:	69eb      	ldr	r3, [r5, #28]
 800073a:	4013      	ands	r3, r2
 800073c:	9303      	str	r3, [sp, #12]
 800073e:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 8000740:	2301      	movs	r3, #1
 8000742:	9300      	str	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000744:	2780      	movs	r7, #128	; 0x80
 8000746:	4e42      	ldr	r6, [pc, #264]	; (8000850 <HAL_RCC_OscConfig+0x334>)
 8000748:	007f      	lsls	r7, r7, #1
 800074a:	6833      	ldr	r3, [r6, #0]
 800074c:	423b      	tst	r3, r7
 800074e:	d006      	beq.n	800075e <HAL_RCC_OscConfig+0x242>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000750:	68a3      	ldr	r3, [r4, #8]
 8000752:	2b01      	cmp	r3, #1
 8000754:	d113      	bne.n	800077e <HAL_RCC_OscConfig+0x262>
 8000756:	6a2a      	ldr	r2, [r5, #32]
 8000758:	4313      	orrs	r3, r2
 800075a:	622b      	str	r3, [r5, #32]
 800075c:	e030      	b.n	80007c0 <HAL_RCC_OscConfig+0x2a4>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800075e:	6833      	ldr	r3, [r6, #0]
 8000760:	433b      	orrs	r3, r7
 8000762:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000764:	f7ff fd9c 	bl	80002a0 <HAL_GetTick>
 8000768:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800076a:	6833      	ldr	r3, [r6, #0]
 800076c:	423b      	tst	r3, r7
 800076e:	d1ef      	bne.n	8000750 <HAL_RCC_OscConfig+0x234>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000770:	f7ff fd96 	bl	80002a0 <HAL_GetTick>
 8000774:	9b01      	ldr	r3, [sp, #4]
 8000776:	1ac0      	subs	r0, r0, r3
 8000778:	2864      	cmp	r0, #100	; 0x64
 800077a:	d9f6      	bls.n	800076a <HAL_RCC_OscConfig+0x24e>
 800077c:	e73b      	b.n	80005f6 <HAL_RCC_OscConfig+0xda>
 800077e:	2201      	movs	r2, #1
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000780:	2b00      	cmp	r3, #0
 8000782:	d114      	bne.n	80007ae <HAL_RCC_OscConfig+0x292>
 8000784:	6a2b      	ldr	r3, [r5, #32]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000786:	2702      	movs	r7, #2
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000788:	4393      	bics	r3, r2
 800078a:	622b      	str	r3, [r5, #32]
 800078c:	6a2b      	ldr	r3, [r5, #32]
 800078e:	3203      	adds	r2, #3
 8000790:	4393      	bics	r3, r2
 8000792:	622b      	str	r3, [r5, #32]
      tickstart = HAL_GetTick();
 8000794:	f7ff fd84 	bl	80002a0 <HAL_GetTick>
 8000798:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800079a:	6a2b      	ldr	r3, [r5, #32]
 800079c:	423b      	tst	r3, r7
 800079e:	d025      	beq.n	80007ec <HAL_RCC_OscConfig+0x2d0>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80007a0:	f7ff fd7e 	bl	80002a0 <HAL_GetTick>
 80007a4:	4b2b      	ldr	r3, [pc, #172]	; (8000854 <HAL_RCC_OscConfig+0x338>)
 80007a6:	1b80      	subs	r0, r0, r6
 80007a8:	4298      	cmp	r0, r3
 80007aa:	d9f6      	bls.n	800079a <HAL_RCC_OscConfig+0x27e>
 80007ac:	e723      	b.n	80005f6 <HAL_RCC_OscConfig+0xda>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80007ae:	2b05      	cmp	r3, #5
 80007b0:	d10b      	bne.n	80007ca <HAL_RCC_OscConfig+0x2ae>
 80007b2:	6a29      	ldr	r1, [r5, #32]
 80007b4:	3b01      	subs	r3, #1
 80007b6:	430b      	orrs	r3, r1
 80007b8:	622b      	str	r3, [r5, #32]
 80007ba:	6a2b      	ldr	r3, [r5, #32]
 80007bc:	431a      	orrs	r2, r3
 80007be:	622a      	str	r2, [r5, #32]
      tickstart = HAL_GetTick();
 80007c0:	f7ff fd6e 	bl	80002a0 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80007c4:	2702      	movs	r7, #2
      tickstart = HAL_GetTick();
 80007c6:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80007c8:	e00d      	b.n	80007e6 <HAL_RCC_OscConfig+0x2ca>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80007ca:	6a2b      	ldr	r3, [r5, #32]
 80007cc:	4393      	bics	r3, r2
 80007ce:	2204      	movs	r2, #4
 80007d0:	622b      	str	r3, [r5, #32]
 80007d2:	6a2b      	ldr	r3, [r5, #32]
 80007d4:	4393      	bics	r3, r2
 80007d6:	e7c0      	b.n	800075a <HAL_RCC_OscConfig+0x23e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80007d8:	f7ff fd62 	bl	80002a0 <HAL_GetTick>
 80007dc:	4b1d      	ldr	r3, [pc, #116]	; (8000854 <HAL_RCC_OscConfig+0x338>)
 80007de:	1b80      	subs	r0, r0, r6
 80007e0:	4298      	cmp	r0, r3
 80007e2:	d900      	bls.n	80007e6 <HAL_RCC_OscConfig+0x2ca>
 80007e4:	e707      	b.n	80005f6 <HAL_RCC_OscConfig+0xda>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80007e6:	6a2b      	ldr	r3, [r5, #32]
 80007e8:	423b      	tst	r3, r7
 80007ea:	d0f5      	beq.n	80007d8 <HAL_RCC_OscConfig+0x2bc>
    if(pwrclkchanged == SET)
 80007ec:	9b00      	ldr	r3, [sp, #0]
 80007ee:	2b01      	cmp	r3, #1
 80007f0:	d000      	beq.n	80007f4 <HAL_RCC_OscConfig+0x2d8>
 80007f2:	e6aa      	b.n	800054a <HAL_RCC_OscConfig+0x2e>
      __HAL_RCC_PWR_CLK_DISABLE();
 80007f4:	69eb      	ldr	r3, [r5, #28]
 80007f6:	4a18      	ldr	r2, [pc, #96]	; (8000858 <HAL_RCC_OscConfig+0x33c>)
 80007f8:	4013      	ands	r3, r2
 80007fa:	61eb      	str	r3, [r5, #28]
 80007fc:	e6a5      	b.n	800054a <HAL_RCC_OscConfig+0x2e>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80007fe:	f7ff fd4f 	bl	80002a0 <HAL_GetTick>
 8000802:	1bc0      	subs	r0, r0, r7
 8000804:	2802      	cmp	r0, #2
 8000806:	d800      	bhi.n	800080a <HAL_RCC_OscConfig+0x2ee>
 8000808:	e6b2      	b.n	8000570 <HAL_RCC_OscConfig+0x54>
 800080a:	e6f4      	b.n	80005f6 <HAL_RCC_OscConfig+0xda>
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 800080c:	3205      	adds	r2, #5
 800080e:	d103      	bne.n	8000818 <HAL_RCC_OscConfig+0x2fc>
      __HAL_RCC_HSI14ADC_ENABLE();
 8000810:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8000812:	439a      	bics	r2, r3
 8000814:	636a      	str	r2, [r5, #52]	; 0x34
 8000816:	e6af      	b.n	8000578 <HAL_RCC_OscConfig+0x5c>
      __HAL_RCC_HSI14ADC_DISABLE();
 8000818:	6b6a      	ldr	r2, [r5, #52]	; 0x34
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800081a:	2602      	movs	r6, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 800081c:	4313      	orrs	r3, r2
      __HAL_RCC_HSI14_DISABLE();
 800081e:	2201      	movs	r2, #1
      __HAL_RCC_HSI14ADC_DISABLE();
 8000820:	636b      	str	r3, [r5, #52]	; 0x34
      __HAL_RCC_HSI14_DISABLE();
 8000822:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8000824:	4393      	bics	r3, r2
 8000826:	636b      	str	r3, [r5, #52]	; 0x34
      tickstart = HAL_GetTick();
 8000828:	f7ff fd3a 	bl	80002a0 <HAL_GetTick>
 800082c:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800082e:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8000830:	4233      	tst	r3, r6
 8000832:	d100      	bne.n	8000836 <HAL_RCC_OscConfig+0x31a>
 8000834:	e6a7      	b.n	8000586 <HAL_RCC_OscConfig+0x6a>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000836:	f7ff fd33 	bl	80002a0 <HAL_GetTick>
 800083a:	1bc0      	subs	r0, r0, r7
 800083c:	2802      	cmp	r0, #2
 800083e:	d9f6      	bls.n	800082e <HAL_RCC_OscConfig+0x312>
 8000840:	e6d9      	b.n	80005f6 <HAL_RCC_OscConfig+0xda>
 8000842:	46c0      	nop			; (mov r8, r8)
 8000844:	40021000 	.word	0x40021000
 8000848:	fffeffff 	.word	0xfffeffff
 800084c:	fffbffff 	.word	0xfffbffff
 8000850:	40007000 	.word	0x40007000
 8000854:	00001388 	.word	0x00001388
 8000858:	efffffff 	.word	0xefffffff
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 800085c:	210c      	movs	r1, #12
 800085e:	4d53      	ldr	r5, [pc, #332]	; (80009ac <HAL_RCC_OscConfig+0x490>)
 8000860:	686a      	ldr	r2, [r5, #4]
 8000862:	400a      	ands	r2, r1
 8000864:	428a      	cmp	r2, r1
 8000866:	d009      	beq.n	800087c <HAL_RCC_OscConfig+0x360>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8000868:	686b      	ldr	r3, [r5, #4]
 800086a:	400b      	ands	r3, r1
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 800086c:	2b08      	cmp	r3, #8
 800086e:	d10e      	bne.n	800088e <HAL_RCC_OscConfig+0x372>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8000870:	22c0      	movs	r2, #192	; 0xc0
 8000872:	686b      	ldr	r3, [r5, #4]
 8000874:	0252      	lsls	r2, r2, #9
 8000876:	4013      	ands	r3, r2
 8000878:	4293      	cmp	r3, r2
 800087a:	d108      	bne.n	800088e <HAL_RCC_OscConfig+0x372>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 800087c:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 800087e:	03db      	lsls	r3, r3, #15
 8000880:	d400      	bmi.n	8000884 <HAL_RCC_OscConfig+0x368>
 8000882:	e684      	b.n	800058e <HAL_RCC_OscConfig+0x72>
 8000884:	6a23      	ldr	r3, [r4, #32]
 8000886:	2b01      	cmp	r3, #1
 8000888:	d000      	beq.n	800088c <HAL_RCC_OscConfig+0x370>
 800088a:	e64c      	b.n	8000526 <HAL_RCC_OscConfig+0xa>
 800088c:	e67f      	b.n	800058e <HAL_RCC_OscConfig+0x72>
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800088e:	6a23      	ldr	r3, [r4, #32]
 8000890:	2b00      	cmp	r3, #0
 8000892:	d011      	beq.n	80008b8 <HAL_RCC_OscConfig+0x39c>
        __HAL_RCC_HSI48_ENABLE();
 8000894:	2680      	movs	r6, #128	; 0x80
 8000896:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8000898:	0276      	lsls	r6, r6, #9
 800089a:	4333      	orrs	r3, r6
 800089c:	636b      	str	r3, [r5, #52]	; 0x34
        tickstart = HAL_GetTick();
 800089e:	f7ff fcff 	bl	80002a0 <HAL_GetTick>
 80008a2:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80008a4:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 80008a6:	4233      	tst	r3, r6
 80008a8:	d000      	beq.n	80008ac <HAL_RCC_OscConfig+0x390>
 80008aa:	e670      	b.n	800058e <HAL_RCC_OscConfig+0x72>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80008ac:	f7ff fcf8 	bl	80002a0 <HAL_GetTick>
 80008b0:	1bc0      	subs	r0, r0, r7
 80008b2:	2802      	cmp	r0, #2
 80008b4:	d9f6      	bls.n	80008a4 <HAL_RCC_OscConfig+0x388>
 80008b6:	e69e      	b.n	80005f6 <HAL_RCC_OscConfig+0xda>
        __HAL_RCC_HSI48_DISABLE();
 80008b8:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 80008ba:	4a3d      	ldr	r2, [pc, #244]	; (80009b0 <HAL_RCC_OscConfig+0x494>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 80008bc:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_HSI48_DISABLE();
 80008be:	4013      	ands	r3, r2
 80008c0:	636b      	str	r3, [r5, #52]	; 0x34
        tickstart = HAL_GetTick();
 80008c2:	f7ff fced 	bl	80002a0 <HAL_GetTick>
 80008c6:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 80008c8:	0276      	lsls	r6, r6, #9
 80008ca:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 80008cc:	4233      	tst	r3, r6
 80008ce:	d100      	bne.n	80008d2 <HAL_RCC_OscConfig+0x3b6>
 80008d0:	e65d      	b.n	800058e <HAL_RCC_OscConfig+0x72>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80008d2:	f7ff fce5 	bl	80002a0 <HAL_GetTick>
 80008d6:	1bc0      	subs	r0, r0, r7
 80008d8:	2802      	cmp	r0, #2
 80008da:	d9f6      	bls.n	80008ca <HAL_RCC_OscConfig+0x3ae>
 80008dc:	e68b      	b.n	80005f6 <HAL_RCC_OscConfig+0xda>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80008de:	200c      	movs	r0, #12
 80008e0:	4b32      	ldr	r3, [pc, #200]	; (80009ac <HAL_RCC_OscConfig+0x490>)
 80008e2:	6859      	ldr	r1, [r3, #4]
 80008e4:	001d      	movs	r5, r3
 80008e6:	4001      	ands	r1, r0
 80008e8:	2908      	cmp	r1, #8
 80008ea:	d044      	beq.n	8000976 <HAL_RCC_OscConfig+0x45a>
        __HAL_RCC_PLL_DISABLE();
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	4931      	ldr	r1, [pc, #196]	; (80009b4 <HAL_RCC_OscConfig+0x498>)
 80008f0:	400b      	ands	r3, r1
 80008f2:	602b      	str	r3, [r5, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80008f4:	2a02      	cmp	r2, #2
 80008f6:	d12f      	bne.n	8000958 <HAL_RCC_OscConfig+0x43c>
        tickstart = HAL_GetTick();
 80008f8:	f7ff fcd2 	bl	80002a0 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80008fc:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 80008fe:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000900:	04b6      	lsls	r6, r6, #18
 8000902:	682b      	ldr	r3, [r5, #0]
 8000904:	4233      	tst	r3, r6
 8000906:	d121      	bne.n	800094c <HAL_RCC_OscConfig+0x430>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000908:	220f      	movs	r2, #15
 800090a:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800090c:	4393      	bics	r3, r2
 800090e:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8000910:	4313      	orrs	r3, r2
 8000912:	62eb      	str	r3, [r5, #44]	; 0x2c
 8000914:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8000916:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000918:	686a      	ldr	r2, [r5, #4]
 800091a:	430b      	orrs	r3, r1
 800091c:	4926      	ldr	r1, [pc, #152]	; (80009b8 <HAL_RCC_OscConfig+0x49c>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800091e:	2480      	movs	r4, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000920:	400a      	ands	r2, r1
 8000922:	4313      	orrs	r3, r2
 8000924:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8000926:	2380      	movs	r3, #128	; 0x80
 8000928:	682a      	ldr	r2, [r5, #0]
 800092a:	045b      	lsls	r3, r3, #17
 800092c:	4313      	orrs	r3, r2
 800092e:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000930:	f7ff fcb6 	bl	80002a0 <HAL_GetTick>
 8000934:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000936:	04a4      	lsls	r4, r4, #18
 8000938:	682b      	ldr	r3, [r5, #0]
 800093a:	4223      	tst	r3, r4
 800093c:	d000      	beq.n	8000940 <HAL_RCC_OscConfig+0x424>
 800093e:	e62a      	b.n	8000596 <HAL_RCC_OscConfig+0x7a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000940:	f7ff fcae 	bl	80002a0 <HAL_GetTick>
 8000944:	1b80      	subs	r0, r0, r6
 8000946:	2802      	cmp	r0, #2
 8000948:	d9f6      	bls.n	8000938 <HAL_RCC_OscConfig+0x41c>
 800094a:	e654      	b.n	80005f6 <HAL_RCC_OscConfig+0xda>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800094c:	f7ff fca8 	bl	80002a0 <HAL_GetTick>
 8000950:	1bc0      	subs	r0, r0, r7
 8000952:	2802      	cmp	r0, #2
 8000954:	d9d5      	bls.n	8000902 <HAL_RCC_OscConfig+0x3e6>
 8000956:	e64e      	b.n	80005f6 <HAL_RCC_OscConfig+0xda>
        tickstart = HAL_GetTick();
 8000958:	f7ff fca2 	bl	80002a0 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800095c:	2480      	movs	r4, #128	; 0x80
        tickstart = HAL_GetTick();
 800095e:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000960:	04a4      	lsls	r4, r4, #18
 8000962:	682b      	ldr	r3, [r5, #0]
 8000964:	4223      	tst	r3, r4
 8000966:	d100      	bne.n	800096a <HAL_RCC_OscConfig+0x44e>
 8000968:	e615      	b.n	8000596 <HAL_RCC_OscConfig+0x7a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800096a:	f7ff fc99 	bl	80002a0 <HAL_GetTick>
 800096e:	1b80      	subs	r0, r0, r6
 8000970:	2802      	cmp	r0, #2
 8000972:	d9f6      	bls.n	8000962 <HAL_RCC_OscConfig+0x446>
 8000974:	e63f      	b.n	80005f6 <HAL_RCC_OscConfig+0xda>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000976:	2a01      	cmp	r2, #1
 8000978:	d100      	bne.n	800097c <HAL_RCC_OscConfig+0x460>
 800097a:	e5d4      	b.n	8000526 <HAL_RCC_OscConfig+0xa>
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800097c:	22c0      	movs	r2, #192	; 0xc0
        pll_config  = RCC->CFGR;
 800097e:	6858      	ldr	r0, [r3, #4]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8000980:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8000982:	0252      	lsls	r2, r2, #9
        pll_config2 = RCC->CFGR2;
 8000984:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8000986:	4002      	ands	r2, r0
 8000988:	428a      	cmp	r2, r1
 800098a:	d000      	beq.n	800098e <HAL_RCC_OscConfig+0x472>
 800098c:	e5cb      	b.n	8000526 <HAL_RCC_OscConfig+0xa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800098e:	220f      	movs	r2, #15
 8000990:	4013      	ands	r3, r2
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8000992:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8000994:	4293      	cmp	r3, r2
 8000996:	d000      	beq.n	800099a <HAL_RCC_OscConfig+0x47e>
 8000998:	e5c5      	b.n	8000526 <HAL_RCC_OscConfig+0xa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 800099a:	23f0      	movs	r3, #240	; 0xf0
 800099c:	039b      	lsls	r3, r3, #14
 800099e:	4018      	ands	r0, r3
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80009a0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80009a2:	1ac0      	subs	r0, r0, r3
 80009a4:	1e43      	subs	r3, r0, #1
 80009a6:	4198      	sbcs	r0, r3
    return HAL_ERROR;
 80009a8:	b2c0      	uxtb	r0, r0
 80009aa:	e5bd      	b.n	8000528 <HAL_RCC_OscConfig+0xc>
 80009ac:	40021000 	.word	0x40021000
 80009b0:	fffeffff 	.word	0xfffeffff
 80009b4:	feffffff 	.word	0xfeffffff
 80009b8:	ffc27fff 	.word	0xffc27fff

080009bc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80009bc:	b570      	push	{r4, r5, r6, lr}
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 80009be:	4c19      	ldr	r4, [pc, #100]	; (8000a24 <HAL_RCC_GetSysClockFreq+0x68>)
{
 80009c0:	b088      	sub	sp, #32
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 80009c2:	2210      	movs	r2, #16
 80009c4:	0021      	movs	r1, r4
 80009c6:	4668      	mov	r0, sp
 80009c8:	f000 fad8 	bl	8000f7c <memcpy>
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 80009cc:	0021      	movs	r1, r4
 80009ce:	ad04      	add	r5, sp, #16
 80009d0:	2210      	movs	r2, #16
 80009d2:	3110      	adds	r1, #16
 80009d4:	0028      	movs	r0, r5
 80009d6:	f000 fad1 	bl	8000f7c <memcpy>
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80009da:	220c      	movs	r2, #12
  tmpreg = RCC->CFGR;
 80009dc:	4e12      	ldr	r6, [pc, #72]	; (8000a28 <HAL_RCC_GetSysClockFreq+0x6c>)
 80009de:	6873      	ldr	r3, [r6, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 80009e0:	401a      	ands	r2, r3
 80009e2:	2a08      	cmp	r2, #8
 80009e4:	d004      	beq.n	80009f0 <HAL_RCC_GetSysClockFreq+0x34>
 80009e6:	2a0c      	cmp	r2, #12
 80009e8:	d11a      	bne.n	8000a20 <HAL_RCC_GetSysClockFreq+0x64>
      break;
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 80009ea:	4810      	ldr	r0, [pc, #64]	; (8000a2c <HAL_RCC_GetSysClockFreq+0x70>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80009ec:	b008      	add	sp, #32
 80009ee:	bd70      	pop	{r4, r5, r6, pc}
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80009f0:	200f      	movs	r0, #15
 80009f2:	466a      	mov	r2, sp
 80009f4:	0c99      	lsrs	r1, r3, #18
 80009f6:	4001      	ands	r1, r0
 80009f8:	5c54      	ldrb	r4, [r2, r1]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80009fa:	6af2      	ldr	r2, [r6, #44]	; 0x2c
 80009fc:	4002      	ands	r2, r0
 80009fe:	5ca9      	ldrb	r1, [r5, r2]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8000a00:	22c0      	movs	r2, #192	; 0xc0
 8000a02:	2080      	movs	r0, #128	; 0x80
 8000a04:	0252      	lsls	r2, r2, #9
 8000a06:	4013      	ands	r3, r2
 8000a08:	0240      	lsls	r0, r0, #9
 8000a0a:	4283      	cmp	r3, r0
 8000a0c:	d101      	bne.n	8000a12 <HAL_RCC_GetSysClockFreq+0x56>
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8000a0e:	4808      	ldr	r0, [pc, #32]	; (8000a30 <HAL_RCC_GetSysClockFreq+0x74>)
 8000a10:	e002      	b.n	8000a18 <HAL_RCC_GetSysClockFreq+0x5c>
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8000a12:	4293      	cmp	r3, r2
 8000a14:	d1fb      	bne.n	8000a0e <HAL_RCC_GetSysClockFreq+0x52>
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8000a16:	4805      	ldr	r0, [pc, #20]	; (8000a2c <HAL_RCC_GetSysClockFreq+0x70>)
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8000a18:	f7ff fb76 	bl	8000108 <__udivsi3>
 8000a1c:	4360      	muls	r0, r4
 8000a1e:	e7e5      	b.n	80009ec <HAL_RCC_GetSysClockFreq+0x30>
      sysclockfreq = HSE_VALUE;
 8000a20:	4803      	ldr	r0, [pc, #12]	; (8000a30 <HAL_RCC_GetSysClockFreq+0x74>)
  return sysclockfreq;
 8000a22:	e7e3      	b.n	80009ec <HAL_RCC_GetSysClockFreq+0x30>
 8000a24:	08000fa8 	.word	0x08000fa8
 8000a28:	40021000 	.word	0x40021000
 8000a2c:	02dc6c00 	.word	0x02dc6c00
 8000a30:	007a1200 	.word	0x007a1200

08000a34 <HAL_RCC_ClockConfig>:
{
 8000a34:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8000a36:	0005      	movs	r5, r0
 8000a38:	000f      	movs	r7, r1
  if(RCC_ClkInitStruct == NULL)
 8000a3a:	2800      	cmp	r0, #0
 8000a3c:	d101      	bne.n	8000a42 <HAL_RCC_ClockConfig+0xe>
    return HAL_ERROR;
 8000a3e:	2001      	movs	r0, #1
}
 8000a40:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000a42:	2201      	movs	r2, #1
 8000a44:	4c3b      	ldr	r4, [pc, #236]	; (8000b34 <HAL_RCC_ClockConfig+0x100>)
 8000a46:	6823      	ldr	r3, [r4, #0]
 8000a48:	4013      	ands	r3, r2
 8000a4a:	428b      	cmp	r3, r1
 8000a4c:	d31c      	bcc.n	8000a88 <HAL_RCC_ClockConfig+0x54>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000a4e:	6829      	ldr	r1, [r5, #0]
 8000a50:	078b      	lsls	r3, r1, #30
 8000a52:	d422      	bmi.n	8000a9a <HAL_RCC_ClockConfig+0x66>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000a54:	07cb      	lsls	r3, r1, #31
 8000a56:	d42f      	bmi.n	8000ab8 <HAL_RCC_ClockConfig+0x84>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8000a58:	2301      	movs	r3, #1
 8000a5a:	6822      	ldr	r2, [r4, #0]
 8000a5c:	401a      	ands	r2, r3
 8000a5e:	4297      	cmp	r7, r2
 8000a60:	d359      	bcc.n	8000b16 <HAL_RCC_ClockConfig+0xe2>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000a62:	682b      	ldr	r3, [r5, #0]
 8000a64:	4c34      	ldr	r4, [pc, #208]	; (8000b38 <HAL_RCC_ClockConfig+0x104>)
 8000a66:	075b      	lsls	r3, r3, #29
 8000a68:	d45d      	bmi.n	8000b26 <HAL_RCC_ClockConfig+0xf2>
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8000a6a:	f7ff ffa7 	bl	80009bc <HAL_RCC_GetSysClockFreq>
 8000a6e:	6863      	ldr	r3, [r4, #4]
 8000a70:	4a32      	ldr	r2, [pc, #200]	; (8000b3c <HAL_RCC_ClockConfig+0x108>)
 8000a72:	061b      	lsls	r3, r3, #24
 8000a74:	0f1b      	lsrs	r3, r3, #28
 8000a76:	5cd3      	ldrb	r3, [r2, r3]
 8000a78:	40d8      	lsrs	r0, r3
 8000a7a:	4b31      	ldr	r3, [pc, #196]	; (8000b40 <HAL_RCC_ClockConfig+0x10c>)
 8000a7c:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8000a7e:	2000      	movs	r0, #0
 8000a80:	f7ff fbce 	bl	8000220 <HAL_InitTick>
  return HAL_OK;
 8000a84:	2000      	movs	r0, #0
 8000a86:	e7db      	b.n	8000a40 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000a88:	6823      	ldr	r3, [r4, #0]
 8000a8a:	4393      	bics	r3, r2
 8000a8c:	430b      	orrs	r3, r1
 8000a8e:	6023      	str	r3, [r4, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000a90:	6823      	ldr	r3, [r4, #0]
 8000a92:	4013      	ands	r3, r2
 8000a94:	4299      	cmp	r1, r3
 8000a96:	d1d2      	bne.n	8000a3e <HAL_RCC_ClockConfig+0xa>
 8000a98:	e7d9      	b.n	8000a4e <HAL_RCC_ClockConfig+0x1a>
 8000a9a:	4a27      	ldr	r2, [pc, #156]	; (8000b38 <HAL_RCC_ClockConfig+0x104>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000a9c:	074b      	lsls	r3, r1, #29
 8000a9e:	d504      	bpl.n	8000aaa <HAL_RCC_ClockConfig+0x76>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8000aa0:	23e0      	movs	r3, #224	; 0xe0
 8000aa2:	6850      	ldr	r0, [r2, #4]
 8000aa4:	00db      	lsls	r3, r3, #3
 8000aa6:	4303      	orrs	r3, r0
 8000aa8:	6053      	str	r3, [r2, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000aaa:	20f0      	movs	r0, #240	; 0xf0
 8000aac:	6853      	ldr	r3, [r2, #4]
 8000aae:	4383      	bics	r3, r0
 8000ab0:	68a8      	ldr	r0, [r5, #8]
 8000ab2:	4303      	orrs	r3, r0
 8000ab4:	6053      	str	r3, [r2, #4]
 8000ab6:	e7cd      	b.n	8000a54 <HAL_RCC_ClockConfig+0x20>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000ab8:	686a      	ldr	r2, [r5, #4]
 8000aba:	4e1f      	ldr	r6, [pc, #124]	; (8000b38 <HAL_RCC_ClockConfig+0x104>)
 8000abc:	2a01      	cmp	r2, #1
 8000abe:	d11a      	bne.n	8000af6 <HAL_RCC_ClockConfig+0xc2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ac0:	6833      	ldr	r3, [r6, #0]
 8000ac2:	039b      	lsls	r3, r3, #14
 8000ac4:	d5bb      	bpl.n	8000a3e <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000ac6:	2103      	movs	r1, #3
 8000ac8:	6873      	ldr	r3, [r6, #4]
 8000aca:	438b      	bics	r3, r1
 8000acc:	4313      	orrs	r3, r2
 8000ace:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8000ad0:	f7ff fbe6 	bl	80002a0 <HAL_GetTick>
 8000ad4:	9001      	str	r0, [sp, #4]
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000ad6:	230c      	movs	r3, #12
 8000ad8:	6872      	ldr	r2, [r6, #4]
 8000ada:	401a      	ands	r2, r3
 8000adc:	686b      	ldr	r3, [r5, #4]
 8000ade:	009b      	lsls	r3, r3, #2
 8000ae0:	429a      	cmp	r2, r3
 8000ae2:	d0b9      	beq.n	8000a58 <HAL_RCC_ClockConfig+0x24>
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000ae4:	f7ff fbdc 	bl	80002a0 <HAL_GetTick>
 8000ae8:	9b01      	ldr	r3, [sp, #4]
 8000aea:	1ac0      	subs	r0, r0, r3
 8000aec:	4b15      	ldr	r3, [pc, #84]	; (8000b44 <HAL_RCC_ClockConfig+0x110>)
 8000aee:	4298      	cmp	r0, r3
 8000af0:	d9f1      	bls.n	8000ad6 <HAL_RCC_ClockConfig+0xa2>
        return HAL_TIMEOUT;
 8000af2:	2003      	movs	r0, #3
 8000af4:	e7a4      	b.n	8000a40 <HAL_RCC_ClockConfig+0xc>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000af6:	2a02      	cmp	r2, #2
 8000af8:	d103      	bne.n	8000b02 <HAL_RCC_ClockConfig+0xce>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000afa:	6833      	ldr	r3, [r6, #0]
 8000afc:	019b      	lsls	r3, r3, #6
 8000afe:	d4e2      	bmi.n	8000ac6 <HAL_RCC_ClockConfig+0x92>
 8000b00:	e79d      	b.n	8000a3e <HAL_RCC_ClockConfig+0xa>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8000b02:	2a03      	cmp	r2, #3
 8000b04:	d103      	bne.n	8000b0e <HAL_RCC_ClockConfig+0xda>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8000b06:	6b73      	ldr	r3, [r6, #52]	; 0x34
 8000b08:	03db      	lsls	r3, r3, #15
 8000b0a:	d4dc      	bmi.n	8000ac6 <HAL_RCC_ClockConfig+0x92>
 8000b0c:	e797      	b.n	8000a3e <HAL_RCC_ClockConfig+0xa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000b0e:	6833      	ldr	r3, [r6, #0]
 8000b10:	079b      	lsls	r3, r3, #30
 8000b12:	d4d8      	bmi.n	8000ac6 <HAL_RCC_ClockConfig+0x92>
 8000b14:	e793      	b.n	8000a3e <HAL_RCC_ClockConfig+0xa>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000b16:	6822      	ldr	r2, [r4, #0]
 8000b18:	439a      	bics	r2, r3
 8000b1a:	6022      	str	r2, [r4, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000b1c:	6822      	ldr	r2, [r4, #0]
 8000b1e:	421a      	tst	r2, r3
 8000b20:	d000      	beq.n	8000b24 <HAL_RCC_ClockConfig+0xf0>
 8000b22:	e78c      	b.n	8000a3e <HAL_RCC_ClockConfig+0xa>
 8000b24:	e79d      	b.n	8000a62 <HAL_RCC_ClockConfig+0x2e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8000b26:	6863      	ldr	r3, [r4, #4]
 8000b28:	4a07      	ldr	r2, [pc, #28]	; (8000b48 <HAL_RCC_ClockConfig+0x114>)
 8000b2a:	4013      	ands	r3, r2
 8000b2c:	68ea      	ldr	r2, [r5, #12]
 8000b2e:	4313      	orrs	r3, r2
 8000b30:	6063      	str	r3, [r4, #4]
 8000b32:	e79a      	b.n	8000a6a <HAL_RCC_ClockConfig+0x36>
 8000b34:	40022000 	.word	0x40022000
 8000b38:	40021000 	.word	0x40021000
 8000b3c:	08000fc8 	.word	0x08000fc8
 8000b40:	20000008 	.word	0x20000008
 8000b44:	00001388 	.word	0x00001388
 8000b48:	fffff8ff 	.word	0xfffff8ff

08000b4c <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 8000b4c:	4b01      	ldr	r3, [pc, #4]	; (8000b54 <HAL_RCC_GetHCLKFreq+0x8>)
 8000b4e:	6818      	ldr	r0, [r3, #0]
}
 8000b50:	4770      	bx	lr
 8000b52:	46c0      	nop			; (mov r8, r8)
 8000b54:	20000008 	.word	0x20000008

08000b58 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8000b58:	4a20      	ldr	r2, [pc, #128]	; (8000bdc <TIM_Base_SetConfig+0x84>)
{
 8000b5a:	b510      	push	{r4, lr}
  tmpcr1 = TIMx->CR1;
 8000b5c:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8000b5e:	4290      	cmp	r0, r2
 8000b60:	d006      	beq.n	8000b70 <TIM_Base_SetConfig+0x18>
 8000b62:	2480      	movs	r4, #128	; 0x80
 8000b64:	05e4      	lsls	r4, r4, #23
 8000b66:	42a0      	cmp	r0, r4
 8000b68:	d002      	beq.n	8000b70 <TIM_Base_SetConfig+0x18>
 8000b6a:	4c1d      	ldr	r4, [pc, #116]	; (8000be0 <TIM_Base_SetConfig+0x88>)
 8000b6c:	42a0      	cmp	r0, r4
 8000b6e:	d10c      	bne.n	8000b8a <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8000b70:	2470      	movs	r4, #112	; 0x70
 8000b72:	43a3      	bics	r3, r4
    tmpcr1 |= Structure->CounterMode;
 8000b74:	684c      	ldr	r4, [r1, #4]
 8000b76:	4323      	orrs	r3, r4
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8000b78:	4290      	cmp	r0, r2
 8000b7a:	d012      	beq.n	8000ba2 <TIM_Base_SetConfig+0x4a>
 8000b7c:	2480      	movs	r4, #128	; 0x80
 8000b7e:	05e4      	lsls	r4, r4, #23
 8000b80:	42a0      	cmp	r0, r4
 8000b82:	d00e      	beq.n	8000ba2 <TIM_Base_SetConfig+0x4a>
 8000b84:	4c16      	ldr	r4, [pc, #88]	; (8000be0 <TIM_Base_SetConfig+0x88>)
 8000b86:	42a0      	cmp	r0, r4
 8000b88:	d00b      	beq.n	8000ba2 <TIM_Base_SetConfig+0x4a>
 8000b8a:	4c16      	ldr	r4, [pc, #88]	; (8000be4 <TIM_Base_SetConfig+0x8c>)
 8000b8c:	42a0      	cmp	r0, r4
 8000b8e:	d008      	beq.n	8000ba2 <TIM_Base_SetConfig+0x4a>
 8000b90:	4c15      	ldr	r4, [pc, #84]	; (8000be8 <TIM_Base_SetConfig+0x90>)
 8000b92:	42a0      	cmp	r0, r4
 8000b94:	d005      	beq.n	8000ba2 <TIM_Base_SetConfig+0x4a>
 8000b96:	4c15      	ldr	r4, [pc, #84]	; (8000bec <TIM_Base_SetConfig+0x94>)
 8000b98:	42a0      	cmp	r0, r4
 8000b9a:	d002      	beq.n	8000ba2 <TIM_Base_SetConfig+0x4a>
 8000b9c:	4c14      	ldr	r4, [pc, #80]	; (8000bf0 <TIM_Base_SetConfig+0x98>)
 8000b9e:	42a0      	cmp	r0, r4
 8000ba0:	d103      	bne.n	8000baa <TIM_Base_SetConfig+0x52>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8000ba2:	4c14      	ldr	r4, [pc, #80]	; (8000bf4 <TIM_Base_SetConfig+0x9c>)
 8000ba4:	4023      	ands	r3, r4
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8000ba6:	68cc      	ldr	r4, [r1, #12]
 8000ba8:	4323      	orrs	r3, r4
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8000baa:	2480      	movs	r4, #128	; 0x80
 8000bac:	43a3      	bics	r3, r4
 8000bae:	694c      	ldr	r4, [r1, #20]
 8000bb0:	4323      	orrs	r3, r4

  TIMx->CR1 = tmpcr1;
 8000bb2:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8000bb4:	688b      	ldr	r3, [r1, #8]
 8000bb6:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8000bb8:	680b      	ldr	r3, [r1, #0]
 8000bba:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8000bbc:	4290      	cmp	r0, r2
 8000bbe:	d008      	beq.n	8000bd2 <TIM_Base_SetConfig+0x7a>
 8000bc0:	4b09      	ldr	r3, [pc, #36]	; (8000be8 <TIM_Base_SetConfig+0x90>)
 8000bc2:	4298      	cmp	r0, r3
 8000bc4:	d005      	beq.n	8000bd2 <TIM_Base_SetConfig+0x7a>
 8000bc6:	4b09      	ldr	r3, [pc, #36]	; (8000bec <TIM_Base_SetConfig+0x94>)
 8000bc8:	4298      	cmp	r0, r3
 8000bca:	d002      	beq.n	8000bd2 <TIM_Base_SetConfig+0x7a>
 8000bcc:	4b08      	ldr	r3, [pc, #32]	; (8000bf0 <TIM_Base_SetConfig+0x98>)
 8000bce:	4298      	cmp	r0, r3
 8000bd0:	d101      	bne.n	8000bd6 <TIM_Base_SetConfig+0x7e>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8000bd2:	690b      	ldr	r3, [r1, #16]
 8000bd4:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8000bd6:	2301      	movs	r3, #1
 8000bd8:	6143      	str	r3, [r0, #20]
}
 8000bda:	bd10      	pop	{r4, pc}
 8000bdc:	40012c00 	.word	0x40012c00
 8000be0:	40000400 	.word	0x40000400
 8000be4:	40002000 	.word	0x40002000
 8000be8:	40014000 	.word	0x40014000
 8000bec:	40014400 	.word	0x40014400
 8000bf0:	40014800 	.word	0x40014800
 8000bf4:	fffffcff 	.word	0xfffffcff

08000bf8 <HAL_TIM_Base_Init>:
{
 8000bf8:	b570      	push	{r4, r5, r6, lr}
 8000bfa:	0004      	movs	r4, r0
    return HAL_ERROR;
 8000bfc:	2001      	movs	r0, #1
  if (htim == NULL)
 8000bfe:	2c00      	cmp	r4, #0
 8000c00:	d014      	beq.n	8000c2c <HAL_TIM_Base_Init+0x34>
  if (htim->State == HAL_TIM_STATE_RESET)
 8000c02:	0025      	movs	r5, r4
 8000c04:	353d      	adds	r5, #61	; 0x3d
 8000c06:	782b      	ldrb	r3, [r5, #0]
 8000c08:	b2db      	uxtb	r3, r3
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d105      	bne.n	8000c1a <HAL_TIM_Base_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 8000c0e:	0022      	movs	r2, r4
 8000c10:	323c      	adds	r2, #60	; 0x3c
 8000c12:	7013      	strb	r3, [r2, #0]
    HAL_TIM_Base_MspInit(htim);
 8000c14:	0020      	movs	r0, r4
 8000c16:	f000 f93d 	bl	8000e94 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8000c1a:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8000c1c:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8000c1e:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8000c20:	1d21      	adds	r1, r4, #4
 8000c22:	f7ff ff99 	bl	8000b58 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8000c26:	2301      	movs	r3, #1
  return HAL_OK;
 8000c28:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8000c2a:	702b      	strb	r3, [r5, #0]
}
 8000c2c:	bd70      	pop	{r4, r5, r6, pc}
	...

08000c30 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8000c30:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8000c32:	0004      	movs	r4, r0
 8000c34:	2202      	movs	r2, #2
 8000c36:	343c      	adds	r4, #60	; 0x3c
 8000c38:	7825      	ldrb	r5, [r4, #0]
{
 8000c3a:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 8000c3c:	0010      	movs	r0, r2
 8000c3e:	2d01      	cmp	r5, #1
 8000c40:	d022      	beq.n	8000c88 <HAL_TIMEx_MasterConfigSynchronization+0x58>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8000c42:	001d      	movs	r5, r3

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8000c44:	2670      	movs	r6, #112	; 0x70
  tmpcr2 = htim->Instance->CR2;
 8000c46:	681b      	ldr	r3, [r3, #0]
  __HAL_LOCK(htim);
 8000c48:	3801      	subs	r0, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8000c4a:	353d      	adds	r5, #61	; 0x3d
  __HAL_LOCK(htim);
 8000c4c:	7020      	strb	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8000c4e:	702a      	strb	r2, [r5, #0]
  tmpcr2 = htim->Instance->CR2;
 8000c50:	6858      	ldr	r0, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 8000c52:	689a      	ldr	r2, [r3, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 8000c54:	43b0      	bics	r0, r6
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8000c56:	680e      	ldr	r6, [r1, #0]
 8000c58:	4330      	orrs	r0, r6

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8000c5a:	6058      	str	r0, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8000c5c:	480b      	ldr	r0, [pc, #44]	; (8000c8c <HAL_TIMEx_MasterConfigSynchronization+0x5c>)
 8000c5e:	4283      	cmp	r3, r0
 8000c60:	d009      	beq.n	8000c76 <HAL_TIMEx_MasterConfigSynchronization+0x46>
 8000c62:	2080      	movs	r0, #128	; 0x80
 8000c64:	05c0      	lsls	r0, r0, #23
 8000c66:	4283      	cmp	r3, r0
 8000c68:	d005      	beq.n	8000c76 <HAL_TIMEx_MasterConfigSynchronization+0x46>
 8000c6a:	4809      	ldr	r0, [pc, #36]	; (8000c90 <HAL_TIMEx_MasterConfigSynchronization+0x60>)
 8000c6c:	4283      	cmp	r3, r0
 8000c6e:	d002      	beq.n	8000c76 <HAL_TIMEx_MasterConfigSynchronization+0x46>
 8000c70:	4808      	ldr	r0, [pc, #32]	; (8000c94 <HAL_TIMEx_MasterConfigSynchronization+0x64>)
 8000c72:	4283      	cmp	r3, r0
 8000c74:	d104      	bne.n	8000c80 <HAL_TIMEx_MasterConfigSynchronization+0x50>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8000c76:	2080      	movs	r0, #128	; 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8000c78:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8000c7a:	4382      	bics	r2, r0
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8000c7c:	430a      	orrs	r2, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8000c7e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8000c80:	2301      	movs	r3, #1

  __HAL_UNLOCK(htim);
 8000c82:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8000c84:	702b      	strb	r3, [r5, #0]
  __HAL_UNLOCK(htim);
 8000c86:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 8000c88:	bd70      	pop	{r4, r5, r6, pc}
 8000c8a:	46c0      	nop			; (mov r8, r8)
 8000c8c:	40012c00 	.word	0x40012c00
 8000c90:	40000400 	.word	0x40000400
 8000c94:	40014000 	.word	0x40014000

08000c98 <SystemClock_Config>:

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8000c98:	2310      	movs	r3, #16
{
 8000c9a:	b530      	push	{r4, r5, lr}
 8000c9c:	b093      	sub	sp, #76	; 0x4c
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8000c9e:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000ca0:	2380      	movs	r3, #128	; 0x80
 8000ca2:	021b      	lsls	r3, r3, #8
 8000ca4:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8000ca6:	2380      	movs	r3, #128	; 0x80
 8000ca8:	035b      	lsls	r3, r3, #13
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000caa:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000cac:	2501      	movs	r5, #1
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8000cae:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000cb0:	2300      	movs	r3, #0
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cb2:	a805      	add	r0, sp, #20
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000cb4:	9405      	str	r4, [sp, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000cb6:	9508      	str	r5, [sp, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000cb8:	940e      	str	r4, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000cba:	9311      	str	r3, [sp, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cbc:	f7ff fc2e 	bl	800051c <HAL_RCC_OscConfig>
 8000cc0:	2800      	cmp	r0, #0
 8000cc2:	d000      	beq.n	8000cc6 <SystemClock_Config+0x2e>
 8000cc4:	e7fe      	b.n	8000cc4 <SystemClock_Config+0x2c>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cc6:	2307      	movs	r3, #7
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000cc8:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000cca:	9004      	str	r0, [sp, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000ccc:	0029      	movs	r1, r5
 8000cce:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000cd0:	9402      	str	r4, [sp, #8]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cd2:	9301      	str	r3, [sp, #4]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000cd4:	f7ff feae 	bl	8000a34 <HAL_RCC_ClockConfig>
 8000cd8:	1e04      	subs	r4, r0, #0
 8000cda:	d000      	beq.n	8000cde <SystemClock_Config+0x46>
 8000cdc:	e7fe      	b.n	8000cdc <SystemClock_Config+0x44>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8000cde:	f7ff ff35 	bl	8000b4c <HAL_RCC_GetHCLKFreq>
 8000ce2:	21fa      	movs	r1, #250	; 0xfa
 8000ce4:	0089      	lsls	r1, r1, #2
 8000ce6:	f7ff fa0f 	bl	8000108 <__udivsi3>
 8000cea:	f7ff fb1b 	bl	8000324 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8000cee:	2004      	movs	r0, #4
 8000cf0:	f7ff fb32 	bl	8000358 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8000cf4:	2001      	movs	r0, #1
 8000cf6:	0022      	movs	r2, r4
 8000cf8:	0021      	movs	r1, r4
 8000cfa:	4240      	negs	r0, r0
 8000cfc:	f7ff fad6 	bl	80002ac <HAL_NVIC_SetPriority>
}
 8000d00:	b013      	add	sp, #76	; 0x4c
 8000d02:	bd30      	pop	{r4, r5, pc}

08000d04 <fdelay>:
Port->ODR &= (~(0xFF00));
}

void fdelay(volatile unsigned int compteur)
{
  unsigned int count = 0; //inialisation compteur
 8000d04:	2300      	movs	r3, #0
{
 8000d06:	b082      	sub	sp, #8
 8000d08:	9001      	str	r0, [sp, #4]
  for(count; count<compteur; count++)
 8000d0a:	9a01      	ldr	r2, [sp, #4]
 8000d0c:	4293      	cmp	r3, r2
 8000d0e:	d301      	bcc.n	8000d14 <fdelay+0x10>
  {
 //incrmentation
  }
  count=0; //remise  zro

}
 8000d10:	b002      	add	sp, #8
 8000d12:	4770      	bx	lr
  for(count; count<compteur; count++)
 8000d14:	3301      	adds	r3, #1
 8000d16:	e7f8      	b.n	8000d0a <fdelay+0x6>

08000d18 <main>:
{
 8000d18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d1a:	b089      	sub	sp, #36	; 0x24
  HAL_Init();
 8000d1c:	f7ff faa4 	bl	8000268 <HAL_Init>
  SystemClock_Config();
 8000d20:	f7ff ffba 	bl	8000c98 <SystemClock_Config>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d24:	2080      	movs	r0, #128	; 0x80
 8000d26:	4b3d      	ldr	r3, [pc, #244]	; (8000e1c <main+0x104>)
 8000d28:	0300      	lsls	r0, r0, #12
 8000d2a:	6959      	ldr	r1, [r3, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d2c:	2500      	movs	r5, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d2e:	4301      	orrs	r1, r0
 8000d30:	6159      	str	r1, [r3, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d32:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d34:	695a      	ldr	r2, [r3, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d36:	0289      	lsls	r1, r1, #10
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d38:	4002      	ands	r2, r0
 8000d3a:	9201      	str	r2, [sp, #4]
 8000d3c:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d3e:	695a      	ldr	r2, [r3, #20]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8000d40:	4837      	ldr	r0, [pc, #220]	; (8000e20 <main+0x108>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d42:	430a      	orrs	r2, r1
 8000d44:	615a      	str	r2, [r3, #20]
 8000d46:	695b      	ldr	r3, [r3, #20]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8000d48:	2200      	movs	r2, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d4a:	400b      	ands	r3, r1
 8000d4c:	9302      	str	r3, [sp, #8]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8000d4e:	21ff      	movs	r1, #255	; 0xff
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d50:	9b02      	ldr	r3, [sp, #8]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8000d52:	f7ff fbd1 	bl	80004f8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000d56:	2090      	movs	r0, #144	; 0x90
 8000d58:	2200      	movs	r2, #0
 8000d5a:	2120      	movs	r1, #32
 8000d5c:	05c0      	lsls	r0, r0, #23
 8000d5e:	f7ff fbcb 	bl	80004f8 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000d62:	2380      	movs	r3, #128	; 0x80
 8000d64:	019b      	lsls	r3, r3, #6
 8000d66:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000d68:	4b2e      	ldr	r3, [pc, #184]	; (8000e24 <main+0x10c>)
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d6a:	a903      	add	r1, sp, #12
 8000d6c:	482c      	ldr	r0, [pc, #176]	; (8000e20 <main+0x108>)
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d6e:	2403      	movs	r4, #3
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000d70:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d72:	2601      	movs	r6, #1
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d74:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d76:	f7ff fb03 	bl	8000380 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8000d7a:	23ff      	movs	r3, #255	; 0xff
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d7c:	a903      	add	r1, sp, #12
 8000d7e:	4828      	ldr	r0, [pc, #160]	; (8000e20 <main+0x108>)
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8000d80:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d82:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d84:	9604      	str	r6, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d86:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d88:	f7ff fafa 	bl	8000380 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d8c:	2090      	movs	r0, #144	; 0x90
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000d8e:	2320      	movs	r3, #32
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d90:	a903      	add	r1, sp, #12
 8000d92:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000d94:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d96:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d98:	9604      	str	r6, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d9a:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d9c:	f7ff faf0 	bl	8000380 <HAL_GPIO_Init>
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8000da0:	002a      	movs	r2, r5
 8000da2:	0029      	movs	r1, r5
 8000da4:	2007      	movs	r0, #7
 8000da6:	f7ff fa81 	bl	80002ac <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8000daa:	2007      	movs	r0, #7
 8000dac:	f7ff faae 	bl	800030c <HAL_NVIC_EnableIRQ>
  htim6.Instance = TIM6;
 8000db0:	4c1d      	ldr	r4, [pc, #116]	; (8000e28 <main+0x110>)
 8000db2:	4b1e      	ldr	r3, [pc, #120]	; (8000e2c <main+0x114>)
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000db4:	0020      	movs	r0, r4
  htim6.Instance = TIM6;
 8000db6:	6023      	str	r3, [r4, #0]
  htim6.Init.Prescaler = 47999;
 8000db8:	4b1d      	ldr	r3, [pc, #116]	; (8000e30 <main+0x118>)
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000dba:	60a5      	str	r5, [r4, #8]
  htim6.Init.Prescaler = 47999;
 8000dbc:	6063      	str	r3, [r4, #4]
  htim6.Init.Period = 99;
 8000dbe:	2363      	movs	r3, #99	; 0x63
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000dc0:	61a5      	str	r5, [r4, #24]
  htim6.Init.Period = 99;
 8000dc2:	60e3      	str	r3, [r4, #12]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000dc4:	f7ff ff18 	bl	8000bf8 <HAL_TIM_Base_Init>
 8000dc8:	42a8      	cmp	r0, r5
 8000dca:	d000      	beq.n	8000dce <main+0xb6>
 8000dcc:	e7fe      	b.n	8000dcc <main+0xb4>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000dce:	9003      	str	r0, [sp, #12]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000dd0:	9004      	str	r0, [sp, #16]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000dd2:	a903      	add	r1, sp, #12
 8000dd4:	0020      	movs	r0, r4
 8000dd6:	f7ff ff2b 	bl	8000c30 <HAL_TIMEx_MasterConfigSynchronization>
 8000dda:	2800      	cmp	r0, #0
 8000ddc:	d000      	beq.n	8000de0 <main+0xc8>
 8000dde:	e7fe      	b.n	8000dde <main+0xc6>
Port->ODR &= (~(0x00FF));
 8000de0:	2590      	movs	r5, #144	; 0x90
 8000de2:	05ed      	lsls	r5, r5, #23
	  if (flag==1)
 8000de4:	4f13      	ldr	r7, [pc, #76]	; (8000e34 <main+0x11c>)
 8000de6:	683b      	ldr	r3, [r7, #0]
 8000de8:	2b01      	cmp	r3, #1
 8000dea:	d1fc      	bne.n	8000de6 <main+0xce>
Port->ODR &= (~(0x00FF));
 8000dec:	26ff      	movs	r6, #255	; 0xff
 8000dee:	696b      	ldr	r3, [r5, #20]
Port->ODR &= (~(0xFF00));
 8000df0:	4c11      	ldr	r4, [pc, #68]	; (8000e38 <main+0x120>)
Port->ODR &= (~(0x00FF));
 8000df2:	43b3      	bics	r3, r6
 8000df4:	616b      	str	r3, [r5, #20]
Port->ODR &= (~(0xFF00));
 8000df6:	6963      	ldr	r3, [r4, #20]
 8000df8:	4a10      	ldr	r2, [pc, #64]	; (8000e3c <main+0x124>)
		  fdelay(767);
 8000dfa:	4811      	ldr	r0, [pc, #68]	; (8000e40 <main+0x128>)
Port->ODR &= (~(0xFF00));
 8000dfc:	4013      	ands	r3, r2
 8000dfe:	6163      	str	r3, [r4, #20]
		  fdelay(767);
 8000e00:	f7ff ff80 	bl	8000d04 <fdelay>
	Port->ODR |= (0x00FF);
 8000e04:	696b      	ldr	r3, [r5, #20]
 8000e06:	431e      	orrs	r6, r3
	Port->ODR |= (0xFF00);
 8000e08:	23ff      	movs	r3, #255	; 0xff
	Port->ODR |= (0x00FF);
 8000e0a:	616e      	str	r6, [r5, #20]
	Port->ODR |= (0xFF00);
 8000e0c:	6962      	ldr	r2, [r4, #20]
 8000e0e:	021b      	lsls	r3, r3, #8
 8000e10:	4313      	orrs	r3, r2
 8000e12:	6163      	str	r3, [r4, #20]
		  flag=0;
 8000e14:	2300      	movs	r3, #0
 8000e16:	603b      	str	r3, [r7, #0]
 8000e18:	e7e4      	b.n	8000de4 <main+0xcc>
 8000e1a:	46c0      	nop			; (mov r8, r8)
 8000e1c:	40021000 	.word	0x40021000
 8000e20:	48000800 	.word	0x48000800
 8000e24:	10110000 	.word	0x10110000
 8000e28:	20000030 	.word	0x20000030
 8000e2c:	40001000 	.word	0x40001000
 8000e30:	0000bb7f 	.word	0x0000bb7f
 8000e34:	20000028 	.word	0x20000028
 8000e38:	48000400 	.word	0x48000400
 8000e3c:	ffff00ff 	.word	0xffff00ff
 8000e40:	000002ff 	.word	0x000002ff

08000e44 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
	 if(GPIO_Pin == GPIO_PIN_15)   // Si c'est la patte 15 (PA15) qui a demand interruption
 8000e44:	2380      	movs	r3, #128	; 0x80
 8000e46:	021b      	lsls	r3, r3, #8
 8000e48:	4298      	cmp	r0, r3
 8000e4a:	d102      	bne.n	8000e52 <HAL_GPIO_EXTI_Callback+0xe>
   {
    /* Code a execut */
    flag=1;
 8000e4c:	2201      	movs	r2, #1
 8000e4e:	4b01      	ldr	r3, [pc, #4]	; (8000e54 <HAL_GPIO_EXTI_Callback+0x10>)
 8000e50:	601a      	str	r2, [r3, #0]
   }

}
 8000e52:	4770      	bx	lr
 8000e54:	20000028 	.word	0x20000028

08000e58 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e58:	b507      	push	{r0, r1, r2, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e5a:	2001      	movs	r0, #1
 8000e5c:	4a0c      	ldr	r2, [pc, #48]	; (8000e90 <HAL_MspInit+0x38>)
 8000e5e:	6991      	ldr	r1, [r2, #24]
 8000e60:	4301      	orrs	r1, r0
 8000e62:	6191      	str	r1, [r2, #24]
 8000e64:	6993      	ldr	r3, [r2, #24]

  /* System interrupt init*/
  /* SVC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 8000e66:	2200      	movs	r2, #0
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e68:	4003      	ands	r3, r0
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 8000e6a:	0011      	movs	r1, r2
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e6c:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 8000e6e:	3806      	subs	r0, #6
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e70:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 8000e72:	f7ff fa1b 	bl	80002ac <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8000e76:	2200      	movs	r2, #0
 8000e78:	2002      	movs	r0, #2
 8000e7a:	0011      	movs	r1, r2
 8000e7c:	4240      	negs	r0, r0
 8000e7e:	f7ff fa15 	bl	80002ac <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8000e82:	2200      	movs	r2, #0
 8000e84:	2001      	movs	r0, #1
 8000e86:	0011      	movs	r1, r2
 8000e88:	4240      	negs	r0, r0
 8000e8a:	f7ff fa0f 	bl	80002ac <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e8e:	bd07      	pop	{r0, r1, r2, pc}
 8000e90:	40021000 	.word	0x40021000

08000e94 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{

  if(htim_base->Instance==TIM6)
 8000e94:	4b07      	ldr	r3, [pc, #28]	; (8000eb4 <HAL_TIM_Base_MspInit+0x20>)
 8000e96:	6802      	ldr	r2, [r0, #0]
{
 8000e98:	b082      	sub	sp, #8
  if(htim_base->Instance==TIM6)
 8000e9a:	429a      	cmp	r2, r3
 8000e9c:	d108      	bne.n	8000eb0 <HAL_TIM_Base_MspInit+0x1c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8000e9e:	2010      	movs	r0, #16
 8000ea0:	4a05      	ldr	r2, [pc, #20]	; (8000eb8 <HAL_TIM_Base_MspInit+0x24>)
 8000ea2:	69d1      	ldr	r1, [r2, #28]
 8000ea4:	4301      	orrs	r1, r0
 8000ea6:	61d1      	str	r1, [r2, #28]
 8000ea8:	69d3      	ldr	r3, [r2, #28]
 8000eaa:	4003      	ands	r3, r0
 8000eac:	9301      	str	r3, [sp, #4]
 8000eae:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8000eb0:	b002      	add	sp, #8
 8000eb2:	4770      	bx	lr
 8000eb4:	40001000 	.word	0x40001000
 8000eb8:	40021000 	.word	0x40021000

08000ebc <NMI_Handler>:
 8000ebc:	4770      	bx	lr

08000ebe <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8000ebe:	e7fe      	b.n	8000ebe <HardFault_Handler>

08000ec0 <SVC_Handler>:
 8000ec0:	4770      	bx	lr

08000ec2 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ec2:	4770      	bx	lr

08000ec4 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8000ec4:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ec6:	f7ff f9df 	bl	8000288 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 8000eca:	f7ff fa54 	bl	8000376 <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ece:	bd10      	pop	{r4, pc}

08000ed0 <EXTI4_15_IRQHandler>:
void EXTI4_15_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8000ed0:	2080      	movs	r0, #128	; 0x80
{
 8000ed2:	b510      	push	{r4, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8000ed4:	0180      	lsls	r0, r0, #6
 8000ed6:	f7ff fb15 	bl	8000504 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8000eda:	bd10      	pop	{r4, pc}

08000edc <SystemInit>:
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000edc:	4770      	bx	lr
	...

08000ee0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000ee0:	480d      	ldr	r0, [pc, #52]	; (8000f18 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000ee2:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ee4:	480d      	ldr	r0, [pc, #52]	; (8000f1c <LoopForever+0x6>)
  ldr r1, =_edata
 8000ee6:	490e      	ldr	r1, [pc, #56]	; (8000f20 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000ee8:	4a0e      	ldr	r2, [pc, #56]	; (8000f24 <LoopForever+0xe>)
  movs r3, #0
 8000eea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000eec:	e002      	b.n	8000ef4 <LoopCopyDataInit>

08000eee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000eee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ef0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ef2:	3304      	adds	r3, #4

08000ef4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ef4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ef6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ef8:	d3f9      	bcc.n	8000eee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000efa:	4a0b      	ldr	r2, [pc, #44]	; (8000f28 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000efc:	4c0b      	ldr	r4, [pc, #44]	; (8000f2c <LoopForever+0x16>)
  movs r3, #0
 8000efe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f00:	e001      	b.n	8000f06 <LoopFillZerobss>

08000f02 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f02:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f04:	3204      	adds	r2, #4

08000f06 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f06:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f08:	d3fb      	bcc.n	8000f02 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000f0a:	f7ff ffe7 	bl	8000edc <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8000f0e:	f000 f811 	bl	8000f34 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000f12:	f7ff ff01 	bl	8000d18 <main>

08000f16 <LoopForever>:

LoopForever:
    b LoopForever
 8000f16:	e7fe      	b.n	8000f16 <LoopForever>
  ldr   r0, =_estack
 8000f18:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8000f1c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f20:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000f24:	08000fe0 	.word	0x08000fe0
  ldr r2, =_sbss
 8000f28:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000f2c:	20000070 	.word	0x20000070

08000f30 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000f30:	e7fe      	b.n	8000f30 <ADC1_COMP_IRQHandler>
	...

08000f34 <__libc_init_array>:
 8000f34:	b570      	push	{r4, r5, r6, lr}
 8000f36:	2600      	movs	r6, #0
 8000f38:	4d0c      	ldr	r5, [pc, #48]	; (8000f6c <__libc_init_array+0x38>)
 8000f3a:	4c0d      	ldr	r4, [pc, #52]	; (8000f70 <__libc_init_array+0x3c>)
 8000f3c:	1b64      	subs	r4, r4, r5
 8000f3e:	10a4      	asrs	r4, r4, #2
 8000f40:	42a6      	cmp	r6, r4
 8000f42:	d109      	bne.n	8000f58 <__libc_init_array+0x24>
 8000f44:	2600      	movs	r6, #0
 8000f46:	f000 f823 	bl	8000f90 <_init>
 8000f4a:	4d0a      	ldr	r5, [pc, #40]	; (8000f74 <__libc_init_array+0x40>)
 8000f4c:	4c0a      	ldr	r4, [pc, #40]	; (8000f78 <__libc_init_array+0x44>)
 8000f4e:	1b64      	subs	r4, r4, r5
 8000f50:	10a4      	asrs	r4, r4, #2
 8000f52:	42a6      	cmp	r6, r4
 8000f54:	d105      	bne.n	8000f62 <__libc_init_array+0x2e>
 8000f56:	bd70      	pop	{r4, r5, r6, pc}
 8000f58:	00b3      	lsls	r3, r6, #2
 8000f5a:	58eb      	ldr	r3, [r5, r3]
 8000f5c:	4798      	blx	r3
 8000f5e:	3601      	adds	r6, #1
 8000f60:	e7ee      	b.n	8000f40 <__libc_init_array+0xc>
 8000f62:	00b3      	lsls	r3, r6, #2
 8000f64:	58eb      	ldr	r3, [r5, r3]
 8000f66:	4798      	blx	r3
 8000f68:	3601      	adds	r6, #1
 8000f6a:	e7f2      	b.n	8000f52 <__libc_init_array+0x1e>
 8000f6c:	08000fd8 	.word	0x08000fd8
 8000f70:	08000fd8 	.word	0x08000fd8
 8000f74:	08000fd8 	.word	0x08000fd8
 8000f78:	08000fdc 	.word	0x08000fdc

08000f7c <memcpy>:
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	b510      	push	{r4, lr}
 8000f80:	429a      	cmp	r2, r3
 8000f82:	d100      	bne.n	8000f86 <memcpy+0xa>
 8000f84:	bd10      	pop	{r4, pc}
 8000f86:	5ccc      	ldrb	r4, [r1, r3]
 8000f88:	54c4      	strb	r4, [r0, r3]
 8000f8a:	3301      	adds	r3, #1
 8000f8c:	e7f8      	b.n	8000f80 <memcpy+0x4>
	...

08000f90 <_init>:
 8000f90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000f92:	46c0      	nop			; (mov r8, r8)
 8000f94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000f96:	bc08      	pop	{r3}
 8000f98:	469e      	mov	lr, r3
 8000f9a:	4770      	bx	lr

08000f9c <_fini>:
 8000f9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000f9e:	46c0      	nop			; (mov r8, r8)
 8000fa0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000fa2:	bc08      	pop	{r3}
 8000fa4:	469e      	mov	lr, r3
 8000fa6:	4770      	bx	lr
