# I2C Slave Register-Mapped Implementation

Basys3 FPGAìš© ë ˆì§€ìŠ¤í„° ë§µ ê¸°ë°˜ I2C Slave êµ¬í˜„

## ğŸ“ íŒŒì¼ êµ¬ì¡°

```
slave_register_mapped/
â”œâ”€â”€ i2c_slave_protocol.sv      # I2C í”„ë¡œí† ì½œ ì—”ì§„
â”œâ”€â”€ slave_register_map.sv      # ë ˆì§€ìŠ¤í„° ë§µ (LED/FND ì œì–´)
â”œâ”€â”€ i2c_slave_top.sv           # Top í†µí•© ëª¨ë“ˆ
â”œâ”€â”€ i2c_slave_top_tb.sv        # Testbench
â”œâ”€â”€ basys3_i2c_slave.xdc       # Constraint íŒŒì¼
â””â”€â”€ README.md                  # ì´ íŒŒì¼
```

## ğŸ¯ íŠ¹ì§•

### I2C í”„ë¡œí† ì½œ
- **Device Address**: 0x55 (7-bit)
- **SCL Frequency**: 100 kHz
- **Protocol**: START â†’ DEV_ADDR â†’ REG_ADDR â†’ DATA â†’ STOP
- **Repeated START** ì§€ì› (Read ì‹œ)

### ë ˆì§€ìŠ¤í„° ë§µ

| ì£¼ì†Œ | ì´ë¦„ | R/W | ì„¤ëª… |
|------|------|-----|------|
| 0x00 | SW_DATA | R | Switch ì…ë ¥ [7:0] |
| 0x01 | LED_LOW | R/W | LED[7:0] ì œì–´ |
| 0x02 | LED_HIGH | R/W | LED[15:8] ì œì–´ |
| 0x03 | FND_DATA | R/W | 7-segment í‘œì‹œ (0-F) |

## ğŸ“¡ í†µì‹  í”„ë¡œí† ì½œ

### Write ì‹œë‚˜ë¦¬ì˜¤
```
Master â†’ Slave
[START] [0xAA] [ACK] [REG_ADDR] [ACK] [DATA] [ACK] [STOP]
         â””â”€ 0x55<<1 | W

ì˜ˆ: LED[7:0]ì„ 0xFFë¡œ ì„¤ì •
[START] [0xAA] [ACK] [0x01] [ACK] [0xFF] [ACK] [STOP]
```

### Read ì‹œë‚˜ë¦¬ì˜¤
```
Master â†’ Slave
[START] [0xAA] [ACK] [REG_ADDR] [ACK]
[R_START] [0xAB] [ACK] [DATA] [NACK] [STOP]
           â””â”€ 0x55<<1 | R

ì˜ˆ: SW ê°’ ì½ê¸°
[START] [0xAA] [ACK] [0x00] [ACK]
[R_START] [0xAB] [ACK] [SW_DATA] [NACK] [STOP]
```

## ğŸ”Œ í•€ ë°°ì¹˜ (PMOD JA)

| í•€ | ì‹ í˜¸ | ë°©í–¥ | ì„¤ëª… |
|----|------|------|------|
| JA1 | SCL | Input | I2C í´ëŸ­ (from Master) |
| JA2 | SDA | Bidir | I2C ë°ì´í„° |
| GND | GND | - | ê³µí†µ ì ‘ì§€ í•„ìˆ˜! |

## ğŸš€ ì‹œë®¬ë ˆì´ì…˜ ì‹¤í–‰

```bash
# ì»´íŒŒì¼
iverilog -g2012 -o i2c_slave_top_tb \
    i2c_slave_protocol.sv \
    slave_register_map.sv \
    i2c_slave_top.sv \
    i2c_slave_top_tb.sv

# ì‹¤í–‰
vvp i2c_slave_top_tb

# íŒŒí˜• í™•ì¸
gtkwave i2c_slave_top_tb.vcd
```

## ğŸ“ Vivado í”„ë¡œì íŠ¸ ì„¤ì •

1. **RTL ì¶”ê°€:**
   - i2c_slave_protocol.sv
   - slave_register_map.sv
   - i2c_slave_top.sv (Top module)

2. **Constraint ì¶”ê°€:**
   - basys3_i2c_slave.xdc

3. **Synthesis & Implementation**

4. **Generate Bitstream**

## ğŸ® ì‚¬ìš© ì˜ˆì‹œ (Master íŒì›¨ì–´)

```c
// LED ì œì–´
void set_led(uint16_t value) {
    // LED_LOW ì“°ê¸°
    i2c_write(0x55, 0x01, value & 0xFF);

    // LED_HIGH ì“°ê¸°
    i2c_write(0x55, 0x02, value >> 8);
}

// FND í‘œì‹œ
void set_fnd(uint8_t digit) {
    i2c_write(0x55, 0x03, digit);
}

// Switch ì½ê¸°
uint8_t read_switch(void) {
    return i2c_read(0x55, 0x00);
}
```

## ğŸ”§ ë””ë²„ê¹…

- `debug_addr_match`: Device address ë§¤ì¹­ ì‹œ HIGH
- `debug_state[3:0]`: í˜„ì¬ FSM ìƒíƒœ
  - 0: IDLE
  - 2: RX_DEV_ADDR
  - 4: RX_REG_ADDR
  - 6: RX_DATA
  - 8: TX_DATA

## âš ï¸ ì£¼ì˜ì‚¬í•­

1. **Pull-up ì €í•­**: SCL, SDAì— 4.7kÎ© í•„ìš” (ë³´ë“œ ë‚´ë¶€ pull-upë§Œìœ¼ë¡œëŠ” ë¶€ì¡±í•  ìˆ˜ ìˆìŒ)
2. **ê³µí†µ ì ‘ì§€**: Masterì™€ Slave ë³´ë“œì˜ GND ì—°ê²° í•„ìˆ˜
3. **ì¼€ì´ë¸” ê¸¸ì´**: 100 kHz ê¸°ì¤€ ìµœëŒ€ 1m ê¶Œì¥
4. **7-segment**: Common Anode ê¸°ì¤€ (í•„ìš”ì‹œ SEG ê·¹ì„± ë³€ê²½)

## ğŸ“Š íƒ€ì´ë°

- **System Clock**: 100 MHz
- **I2C SCL**: 100 kHz (10us period)
- **Setup/Hold Time**: I2C Standard ì¤€ìˆ˜
- **ACK Timing**: SCL HIGH ì¤‘ê°„ì— ìƒ˜í”Œë§

## ğŸ”„ í™•ì¥ ê°€ëŠ¥ì„±

ë ˆì§€ìŠ¤í„° ì¶”ê°€ ì‹œ `slave_register_map.sv`ë§Œ ìˆ˜ì •:

```systemverilog
// ìƒˆ ë ˆì§€ìŠ¤í„° ì¶”ê°€ ì˜ˆì‹œ
localparam ADDR_NEW_REG = 8'h04;

logic [7:0] new_reg;

// Write
if (reg_wen && reg_addr == ADDR_NEW_REG)
    new_reg <= reg_wdata;

// Read
if (reg_addr == ADDR_NEW_REG)
    reg_rdata = new_reg;
```
