// Seed: 1565189626
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  parameter id_12 = 1;
  assign id_6  = -1;
  assign id_10 = id_7;
endmodule
module module_1 #(
    parameter id_19 = 32'd87,
    parameter id_20 = 32'd8,
    parameter id_6  = 32'd76
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  inout wire id_15;
  output supply1 id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire _id_6;
  output uwire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire [-1 : -1 'b0] id_17;
  module_0 modCall_1 (
      id_5,
      id_9,
      id_15,
      id_16,
      id_4,
      id_17,
      id_15,
      id_16,
      id_15,
      id_16,
      id_13
  );
  assign id_12 = id_15;
  wire id_18;
  assign id_12 = id_10;
  genvar _id_19;
  assign id_14 = -1;
  logic [-1 : -1  ?  1 : ""] _id_20;
  ;
  assign id_5 = -1'h0;
  wire id_21;
  parameter id_22 = 1 << 1;
  logic [1 : id_20] id_23;
  wire id_24;
  wire id_25;
  wire [id_6 : id_19] id_26;
endmodule
