==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Matmul_2/src/sys_matmul8x8_port2.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.223 ; gain = 88.066
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.223 ; gain = 88.066
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 178.223 ; gain = 88.066
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 178.223 ; gain = 88.066
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (Matmul_2/src/sys_matmul8x8_port2.cpp:38) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4' (Matmul_2/src/sys_matmul8x8_port2.cpp:67) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Matmul_2/src/sys_matmul8x8_port2.cpp:22) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (Matmul_2/src/sys_matmul8x8_port2.cpp:22) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:29) in function 'sys_matmul8x8_2port' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-2.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:29) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:41) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:42) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:48) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:55) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:56) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:70) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:71) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:77) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:84) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:85) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (Matmul_2/src/sys_matmul8x8_port2.cpp:96) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-5' (Matmul_2/src/sys_matmul8x8_port2.cpp:96) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-101] Partitioning array 'sum' (Matmul_2/src/sys_matmul8x8_port2.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matA' (Matmul_2/src/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matB' (Matmul_2/src/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a' (Matmul_2/src/sys_matmul8x8_port2.cpp:13) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (Matmul_2/src/sys_matmul8x8_port2.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (Matmul_2/src/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'a.0' (Matmul_2/src/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.4' (Matmul_2/src/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.5' (Matmul_2/src/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.6' (Matmul_2/src/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.7' (Matmul_2/src/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.0' (Matmul_2/src/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.4' (Matmul_2/src/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.5' (Matmul_2/src/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.6' (Matmul_2/src/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.7' (Matmul_2/src/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 178.223 ; gain = 88.066
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 178.223 ; gain = 88.066
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8_2port' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Fmul_nodsp' (Matmul_2/src/sys_matmul8x8_port2.cpp:90): '' does not exist or is optimized away.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_1_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:61) and 'fadd' operation ('tmp_1_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:61).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_1_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:61) and 'fadd' operation ('tmp_1_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:61).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_1_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:61) and 'fadd' operation ('tmp_1_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:61).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_1_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:61) and 'fadd' operation ('tmp_1_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:61).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_4_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:90) and 'fadd' operation ('tmp_4_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:90).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_4_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:90) and 'fadd' operation ('tmp_4_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:90).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_4_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:90) and 'fadd' operation ('tmp_4_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:90).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_4_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:90) and 'fadd' operation ('tmp_4_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:90).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.134 seconds; current allocated memory: 111.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.071 seconds; current allocated memory: 120.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_8' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_9' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_10' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_11' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_12' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_13' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_14' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_15' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_16' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_17' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_18' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_19' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_20' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_21' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_22' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_23' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_24' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_25' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_26' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_27' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_28' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_29' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_30' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_31' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_32' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_33' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_34' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_35' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_36' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_37' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_38' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_39' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_40' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_41' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_42' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_43' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_44' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_45' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_46' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_47' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_48' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_49' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_50' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_51' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_52' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_53' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_54' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_55' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_56' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_57' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_58' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_59' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_60' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_61' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_62' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_63' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8_2port' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'matA_0', 'matA_1', 'matA_2', 'matA_3', 'matA_4', 'matA_5', 'matA_6', 'matA_7', 'matB_0', 'matB_1', 'matB_2', 'matB_3', 'matB_4', 'matB_5', 'matB_6', 'matB_7', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23', 'result_24', 'result_25', 'result_26', 'result_27', 'result_28', 'result_29', 'result_30', 'result_31', 'result_32', 'result_33', 'result_34', 'result_35', 'result_36', 'result_37', 'result_38', 'result_39', 'result_40', 'result_41', 'result_42', 'result_43', 'result_44', 'result_45', 'result_46', 'result_47', 'result_48', 'result_49', 'result_50', 'result_51', 'result_52', 'result_53', 'result_54', 'result_55', 'result_56', 'result_57', 'result_58', 'result_59', 'result_60', 'result_61', 'result_62' and 'result_63' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_fadd_32ns_32ns_32_5_full_dsp_1' to 'sys_matmul8x8_2pobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_fmul_32ns_32ns_32_4_no_dsp_1' to 'sys_matmul8x8_2pocud' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'sys_matmul8x8_2port' is 5221 from HDL expression: (1'b1 == ap_CS_fsm_state19)
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pobkb': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pocud': 14 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8_2port'.
INFO: [HLS 200-111]  Elapsed time: 3.799 seconds; current allocated memory: 129.107 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 103.57 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:35 . Memory (MB): peak = 227.816 ; gain = 137.660
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8_2port.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8_2port.
INFO: [HLS 200-112] Total elapsed time: 34.884 seconds; peak allocated memory: 129.107 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Matmul_2/src/sys_matmul8x8_port2.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 179.023 ; gain = 89.680
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 179.023 ; gain = 89.680
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 179.023 ; gain = 89.680
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 179.023 ; gain = 89.680
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (Matmul_2/src/sys_matmul8x8_port2.cpp:40) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4' (Matmul_2/src/sys_matmul8x8_port2.cpp:69) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Matmul_2/src/sys_matmul8x8_port2.cpp:24) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (Matmul_2/src/sys_matmul8x8_port2.cpp:24) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:31) in function 'sys_matmul8x8_2port' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-2.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:31) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:43) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:44) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:50) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:57) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:58) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:72) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:73) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:79) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:86) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:87) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (Matmul_2/src/sys_matmul8x8_port2.cpp:98) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-5' (Matmul_2/src/sys_matmul8x8_port2.cpp:98) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-101] Partitioning array 'sum' (Matmul_2/src/sys_matmul8x8_port2.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matA' (Matmul_2/src/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matB' (Matmul_2/src/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a' (Matmul_2/src/sys_matmul8x8_port2.cpp:13) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (Matmul_2/src/sys_matmul8x8_port2.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (Matmul_2/src/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'a.0' (Matmul_2/src/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.4' (Matmul_2/src/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.5' (Matmul_2/src/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.6' (Matmul_2/src/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.7' (Matmul_2/src/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.0' (Matmul_2/src/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.4' (Matmul_2/src/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.5' (Matmul_2/src/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.6' (Matmul_2/src/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.7' (Matmul_2/src/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 179.023 ; gain = 89.680
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 179.023 ; gain = 89.680
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8_2port' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Fmul_nodsp' (Matmul_2/src/sys_matmul8x8_port2.cpp:92): '' does not exist or is optimized away.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_1_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:63) and 'fadd' operation ('tmp_1_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_1_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:63) and 'fadd' operation ('tmp_1_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_1_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:63) and 'fadd' operation ('tmp_1_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_1_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:63) and 'fadd' operation ('tmp_1_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:63).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_4_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:92) and 'fadd' operation ('tmp_4_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:92).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_4_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:92) and 'fadd' operation ('tmp_4_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:92).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_4_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:92) and 'fadd' operation ('tmp_4_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:92).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_4_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:92) and 'fadd' operation ('tmp_4_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:92).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.842 seconds; current allocated memory: 110.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.294 seconds; current allocated memory: 118.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_8' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_9' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_10' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_11' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_12' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_13' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_14' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_15' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_16' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_17' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_18' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_19' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_20' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_21' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_22' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_23' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_24' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_25' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_26' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_27' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_28' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_29' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_30' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_31' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_32' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_33' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_34' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_35' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_36' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_37' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_38' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_39' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_40' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_41' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_42' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_43' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_44' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_45' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_46' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_47' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_48' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_49' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_50' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_51' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_52' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_53' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_54' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_55' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_56' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_57' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_58' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_59' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_60' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_61' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_62' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_63' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8_2port' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'matA_0', 'matA_1', 'matA_2', 'matA_3', 'matA_4', 'matA_5', 'matA_6', 'matA_7', 'matB_0', 'matB_1', 'matB_2', 'matB_3', 'matB_4', 'matB_5', 'matB_6', 'matB_7', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23', 'result_24', 'result_25', 'result_26', 'result_27', 'result_28', 'result_29', 'result_30', 'result_31', 'result_32', 'result_33', 'result_34', 'result_35', 'result_36', 'result_37', 'result_38', 'result_39', 'result_40', 'result_41', 'result_42', 'result_43', 'result_44', 'result_45', 'result_46', 'result_47', 'result_48', 'result_49', 'result_50', 'result_51', 'result_52', 'result_53', 'result_54', 'result_55', 'result_56', 'result_57', 'result_58', 'result_59', 'result_60', 'result_61', 'result_62' and 'result_63' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_fadd_32ns_32ns_32_5_full_dsp_1' to 'sys_matmul8x8_2pobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_fmul_32ns_32ns_32_4_max_dsp_1' to 'sys_matmul8x8_2pocud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_fmul_32ns_32ns_32_4_no_dsp_1' to 'sys_matmul8x8_2podEe' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'sys_matmul8x8_2port' is 5637 from HDL expression: (1'b1 == ap_CS_fsm_state19)
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pobkb': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pocud': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2podEe': 14 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8_2port'.
INFO: [HLS 200-111]  Elapsed time: 3.787 seconds; current allocated memory: 128.077 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 103.57 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:00:30 . Memory (MB): peak = 226.043 ; gain = 136.699
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8_2port.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8_2port.
INFO: [HLS 200-112] Total elapsed time: 30.467 seconds; peak allocated memory: 128.077 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Matmul_2/src/sys_matmul8x8_port2.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 178.734 ; gain = 89.215
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 178.734 ; gain = 89.215
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.734 ; gain = 89.215
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.734 ; gain = 89.215
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (Matmul_2/src/sys_matmul8x8_port2.cpp:40) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4' (Matmul_2/src/sys_matmul8x8_port2.cpp:69) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Matmul_2/src/sys_matmul8x8_port2.cpp:24) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (Matmul_2/src/sys_matmul8x8_port2.cpp:24) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:31) in function 'sys_matmul8x8_2port' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-2.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:31) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:43) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:44) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:50) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:57) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:58) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:72) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:73) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:79) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:86) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:87) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (Matmul_2/src/sys_matmul8x8_port2.cpp:98) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-5' (Matmul_2/src/sys_matmul8x8_port2.cpp:98) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-101] Partitioning array 'sum' (Matmul_2/src/sys_matmul8x8_port2.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matA' (Matmul_2/src/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matB' (Matmul_2/src/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a' (Matmul_2/src/sys_matmul8x8_port2.cpp:13) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (Matmul_2/src/sys_matmul8x8_port2.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (Matmul_2/src/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'a.0' (Matmul_2/src/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.4' (Matmul_2/src/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.5' (Matmul_2/src/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.6' (Matmul_2/src/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.7' (Matmul_2/src/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.0' (Matmul_2/src/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.4' (Matmul_2/src/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.5' (Matmul_2/src/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.6' (Matmul_2/src/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.7' (Matmul_2/src/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 178.734 ; gain = 89.215
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 178.734 ; gain = 89.215
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8_2port' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Fmul_nodsp' (Matmul_2/src/sys_matmul8x8_port2.cpp:92): '' does not exist or is optimized away.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_1_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:63) and 'fadd' operation ('tmp_1_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_1_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:63) and 'fadd' operation ('tmp_1_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_1_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:63) and 'fadd' operation ('tmp_1_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_1_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:63) and 'fadd' operation ('tmp_1_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:63).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_4_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:92) and 'fadd' operation ('tmp_4_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:92).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_4_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:92) and 'fadd' operation ('tmp_4_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:92).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_4_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:92) and 'fadd' operation ('tmp_4_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:92).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_4_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:92) and 'fadd' operation ('tmp_4_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:92).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.059 seconds; current allocated memory: 110.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.918 seconds; current allocated memory: 118.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_8' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_9' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_10' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_11' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_12' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_13' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_14' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_15' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_16' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_17' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_18' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_19' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_20' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_21' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_22' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_23' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_24' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_25' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_26' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_27' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_28' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_29' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_30' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_31' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_32' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_33' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_34' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_35' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_36' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_37' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_38' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_39' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_40' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_41' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_42' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_43' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_44' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_45' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_46' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_47' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_48' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_49' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_50' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_51' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_52' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_53' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_54' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_55' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_56' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_57' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_58' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_59' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_60' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_61' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_62' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_63' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8_2port' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'matA_0', 'matA_1', 'matA_2', 'matA_3', 'matA_4', 'matA_5', 'matA_6', 'matA_7', 'matB_0', 'matB_1', 'matB_2', 'matB_3', 'matB_4', 'matB_5', 'matB_6', 'matB_7', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23', 'result_24', 'result_25', 'result_26', 'result_27', 'result_28', 'result_29', 'result_30', 'result_31', 'result_32', 'result_33', 'result_34', 'result_35', 'result_36', 'result_37', 'result_38', 'result_39', 'result_40', 'result_41', 'result_42', 'result_43', 'result_44', 'result_45', 'result_46', 'result_47', 'result_48', 'result_49', 'result_50', 'result_51', 'result_52', 'result_53', 'result_54', 'result_55', 'result_56', 'result_57', 'result_58', 'result_59', 'result_60', 'result_61', 'result_62' and 'result_63' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_fadd_32ns_32ns_32_5_full_dsp_1' to 'sys_matmul8x8_2pobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_fmul_32ns_32ns_32_4_max_dsp_1' to 'sys_matmul8x8_2pocud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_fmul_32ns_32ns_32_4_no_dsp_1' to 'sys_matmul8x8_2podEe' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'sys_matmul8x8_2port' is 5637 from HDL expression: (1'b1 == ap_CS_fsm_state19)
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2p==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Matmul_2/src/sys_matmul8x8_port2.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 179.445 ; gain = 89.117
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 179.445 ; gain = 89.117
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 179.445 ; gain = 89.117
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 179.445 ; gain = 89.117
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (Matmul_2/src/sys_matmul8x8_port2.cpp:40) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4' (Matmul_2/src/sys_matmul8x8_port2.cpp:69) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Matmul_2/src/sys_matmul8x8_port2.cpp:24) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (Matmul_2/src/sys_matmul8x8_port2.cpp:24) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:31) in function 'sys_matmul8x8_2port' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-2.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:31) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:43) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:44) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:50) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:57) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:58) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:72) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:73) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:79) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:86) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:87) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (Matmul_2/src/sys_matmul8x8_port2.cpp:98) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-5' (Matmul_2/src/sys_matmul8x8_port2.cpp:98) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-101] Partitioning array 'sum' (Matmul_2/src/sys_matmul8x8_port2.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matA' (Matmul_2/src/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matB' (Matmul_2/src/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a' (Matmul_2/src/sys_matmul8x8_port2.cpp:13) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (Matmul_2/src/sys_matmul8x8_port2.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (Matmul_2/src/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'a.0' (Matmul_2/src/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.4' (Matmul_2/src/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.5' (Matmul_2/src/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.6' (Matmul_2/src/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.7' (Matmul_2/src/sys_matmul8x8_port2.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.0' (Matmul_2/src/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.4' (Matmul_2/src/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.5' (Matmul_2/src/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.6' (Matmul_2/src/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.7' (Matmul_2/src/sys_matmul8x8_port2.cpp:14) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 179.445 ; gain = 89.117
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 179.445 ; gain = 89.117
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8_2port' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_1_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:63) and 'fadd' operation ('tmp_1_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_1_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:63) and 'fadd' operation ('tmp_1_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_1_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:63) and 'fadd' operation ('tmp_1_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:63).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_1_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:63) and 'fadd' operation ('tmp_1_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:63).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_3_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:92) and 'fadd' operation ('tmp_3_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:92).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_3_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:92) and 'fadd' operation ('tmp_3_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:92).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_3_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:92) and 'fadd' operation ('tmp_3_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:92).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_3_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:92) and 'fadd' operation ('tmp_3_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:92).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.661 seconds; current allocated memory: 109.200 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.686 seconds; current allocated memory: 116.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_8' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_9' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_10' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_11' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_12' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_13' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_14' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_15' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_16' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_17' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_18' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_19' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_20' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_21' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_22' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_23' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_24' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_25' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_26' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_27' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_28' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_29' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_30' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_31' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_32' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_33' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_34' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_35' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_36' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_37' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_38' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_39' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_40' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_41' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_42' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_43' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_44' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_45' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_46' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_47' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_48' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_49' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_50' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_51' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_52' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_53' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_54' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_55' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_56' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_57' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_58' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_59' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_60' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_61' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_62' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_63' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8_2port' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'matA_0', 'matA_1', 'matA_2', 'matA_3', 'matA_4', 'matA_5', 'matA_6', 'matA_7', 'matB_0', 'matB_1', 'matB_2', 'matB_3', 'matB_4', 'matB_5', 'matB_6', 'matB_7', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23', 'result_24', 'result_25', 'result_26', 'result_27', 'result_28', 'result_29', 'result_30', 'result_31', 'result_32', 'result_33', 'result_34', 'result_35', 'result_36', 'result_37', 'result_38', 'result_39', 'result_40', 'result_41', 'result_42', 'result_43', 'result_44', 'result_45', 'result_46', 'result_47', 'result_48', 'result_49', 'result_50', 'result_51', 'result_52', 'result_53', 'result_54', 'result_55', 'result_56', 'result_57', 'result_58', 'result_59', 'result_60', 'result_61', 'result_62' and 'result_63' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_fadd_32ns_32ns_32_5_full_dsp_1' to 'sys_matmul8x8_2pobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_fmul_32ns_32ns_32_4_max_dsp_1' to 'sys_matmul8x8_2pocud' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'sys_matmul8x8_2port' is 5221 from HDL expression: (1'b1 == ap_CS_fsm_state19)
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pobkb': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pocud': 14 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8_2port'.
INFO: [HLS 200-111]  Elapsed time: 3.413 seconds; current allocated memory: 125.887 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.23 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 222.395 ; gain = 132.066
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8_2port.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8_2port.
INFO: [HLS 200-112] Total elapsed time: 26.127 seconds; peak allocated memory: 125.887 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Matmul_2/src/sys_matmul8x8_port2.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.328 ; gain = 87.660
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.328 ; gain = 87.660
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.328 ; gain = 87.660
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.328 ; gain = 87.660
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (Matmul_2/src/sys_matmul8x8_port2.cpp:38) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4' (Matmul_2/src/sys_matmul8x8_port2.cpp:67) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Matmul_2/src/sys_matmul8x8_port2.cpp:22) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (Matmul_2/src/sys_matmul8x8_port2.cpp:22) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:29) in function 'sys_matmul8x8_2port' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-2.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:29) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:41) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:42) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:48) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:55) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:56) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:70) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:71) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:77) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:84) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:85) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (Matmul_2/src/sys_matmul8x8_port2.cpp:96) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-5' (Matmul_2/src/sys_matmul8x8_port2.cpp:96) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-101] Partitioning array 'sum' (Matmul_2/src/sys_matmul8x8_port2.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matA' (Matmul_2/src/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matB' (Matmul_2/src/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (Matmul_2/src/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'a.0' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.4' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.5' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.6' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.7' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.0' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.4' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.5' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.6' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.7' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 178.328 ; gain = 87.660
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 178.328 ; gain = 87.660
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8_2port' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_1_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:61) and 'fadd' operation ('tmp_1_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:61).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_1_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:61) and 'fadd' operation ('tmp_1_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:61).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_1_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:61) and 'fadd' operation ('tmp_1_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:61).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_1_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:61) and 'fadd' operation ('tmp_1_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:61).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_3_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:90) and 'fadd' operation ('tmp_3_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:90).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_3_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:90) and 'fadd' operation ('tmp_3_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:90).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_3_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:90) and 'fadd' operation ('tmp_3_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:90).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_3_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:90) and 'fadd' operation ('tmp_3_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:90).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.027 seconds; current allocated memory: 109.198 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.678 seconds; current allocated memory: 116.963 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_8' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_9' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_10' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_11' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_12' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_13' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_14' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_15' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_16' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_17' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_18' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_19' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_20' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_21' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_22' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_23' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_24' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_25' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_26' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_27' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_28' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_29' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_30' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_31' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_32' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_33' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_34' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_35' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_36' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_37' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_38' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_39' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_40' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_41' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_42' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_43' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_44' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_45' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_46' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_47' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_48' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_49' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_50' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_51' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_52' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_53' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_54' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_55' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_56' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_57' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_58' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_59' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_60' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_61' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_62' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_63' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8_2port' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'matA_0', 'matA_1', 'matA_2', 'matA_3', 'matA_4', 'matA_5', 'matA_6', 'matA_7', 'matB_0', 'matB_1', 'matB_2', 'matB_3', 'matB_4', 'matB_5', 'matB_6', 'matB_7', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23', 'result_24', 'result_25', 'result_26', 'result_27', 'result_28', 'result_29', 'result_30', 'result_31', 'result_32', 'result_33', 'result_34', 'result_35', 'result_36', 'result_37', 'result_38', 'result_39', 'result_40', 'result_41', 'result_42', 'result_43', 'result_44', 'result_45', 'result_46', 'result_47', 'result_48', 'result_49', 'result_50', 'result_51', 'result_52', 'result_53', 'result_54', 'result_55', 'result_56', 'result_57', 'result_58', 'result_59', 'result_60', 'result_61', 'result_62' and 'result_63' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_fadd_32ns_32ns_32_5_full_dsp_1' to 'sys_matmul8x8_2pobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_fmul_32ns_32ns_32_4_max_dsp_1' to 'sys_matmul8x8_2pocud' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'sys_matmul8x8_2port' is 5221 from HDL expression: (1'b1 == ap_CS_fsm_state19)
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pobkb': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pocud': 14 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8_2port'.
INFO: [HLS 200-111]  Elapsed time: 3.433 seconds; current allocated memory: 125.885 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.23 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 222.359 ; gain = 131.691
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8_2port.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8_2port.
INFO: [HLS 200-112] Total elapsed time: 26.931 seconds; peak allocated memory: 125.885 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Matmul_2/src/sys_matmul8x8_port2.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 178.285 ; gain = 88.863
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 178.285 ; gain = 88.863
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.285 ; gain = 88.863
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.285 ; gain = 88.863
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (Matmul_2/src/sys_matmul8x8_port2.cpp:39) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4' (Matmul_2/src/sys_matmul8x8_port2.cpp:68) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Matmul_2/src/sys_matmul8x8_port2.cpp:23) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (Matmul_2/src/sys_matmul8x8_port2.cpp:23) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:30) in function 'sys_matmul8x8_2port' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-2.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:30) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:42) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:43) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:49) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:56) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:57) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:71) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:72) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:78) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:85) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:86) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (Matmul_2/src/sys_matmul8x8_port2.cpp:97) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-5' (Matmul_2/src/sys_matmul8x8_port2.cpp:97) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-101] Partitioning array 'sum' (Matmul_2/src/sys_matmul8x8_port2.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matA' (Matmul_2/src/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matB' (Matmul_2/src/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (Matmul_2/src/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'a.0' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.4' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.5' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.6' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.7' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.0' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.4' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.5' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.6' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.7' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 178.285 ; gain = 88.863
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 178.285 ; gain = 88.863
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8_2port' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_1_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:62) and 'fadd' operation ('tmp_1_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:62).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_1_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:62) and 'fadd' operation ('tmp_1_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:62).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_1_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:62) and 'fadd' operation ('tmp_1_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:62).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_1_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:62) and 'fadd' operation ('tmp_1_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:62).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_3_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:91) and 'fadd' operation ('tmp_3_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:91).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_3_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:91) and 'fadd' operation ('tmp_3_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:91).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_3_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:91) and 'fadd' operation ('tmp_3_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:91).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_3_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:91) and 'fadd' operation ('tmp_3_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:91).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.538 seconds; current allocated memory: 109.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.688 seconds; current allocated memory: 116.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_8' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_9' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_10' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_11' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_12' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_13' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_14' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_15' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_16' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_17' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_18' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_19' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_20' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_21' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_22' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_23' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_24' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_25' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_26' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_27' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_28' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_29' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_30' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_31' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_32' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_33' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_34' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_35' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_36' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_37' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_38' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_39' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_40' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_41' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_42' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_43' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_44' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_45' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_46' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_47' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_48' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_49' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_50' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_51' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_52' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_53' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_54' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_55' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_56' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_57' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_58' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_59' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_60' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_61' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_62' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_63' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8_2port' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'matA_0', 'matA_1', 'matA_2', 'matA_3', 'matA_4', 'matA_5', 'matA_6', 'matA_7', 'matB_0', 'matB_1', 'matB_2', 'matB_3', 'matB_4', 'matB_5', 'matB_6', 'matB_7', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23', 'result_24', 'result_25', 'result_26', 'result_27', 'result_28', 'result_29', 'result_30', 'result_31', 'result_32', 'result_33', 'result_34', 'result_35', 'result_36', 'result_37', 'result_38', 'result_39', 'result_40', 'result_41', 'result_42', 'result_43', 'result_44', 'result_45', 'result_46', 'result_47', 'result_48', 'result_49', 'result_50', 'result_51', 'result_52', 'result_53', 'result_54', 'result_55', 'result_56', 'result_57', 'result_58', 'result_59', 'result_60', 'result_61', 'result_62' and 'result_63' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_fadd_32ns_32ns_32_5_full_dsp_1' to 'sys_matmul8x8_2pobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_fmul_32ns_32ns_32_4_max_dsp_1' to 'sys_matmul8x8_2pocud' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'sys_matmul8x8_2port' is 5221 from HDL expression: (1'b1 == ap_CS_fsm_state19)
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pobkb': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pocud': 14 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8_2port'.
INFO: [HLS 200-111]  Elapsed time: 3.511 seconds; current allocated memory: 125.868 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.23 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 222.293 ; gain = 132.871
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8_2port.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8_2port.
INFO: [HLS 200-112] Total elapsed time: 26.105 seconds; peak allocated memory: 125.868 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Matmul_2/src/sys_matmul8x8_port2.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.492 ; gain = 88.398
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.492 ; gain = 88.398
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.492 ; gain = 88.398
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.492 ; gain = 88.398
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (Matmul_2/src/sys_matmul8x8_port2.cpp:39) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4' (Matmul_2/src/sys_matmul8x8_port2.cpp:68) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Matmul_2/src/sys_matmul8x8_port2.cpp:23) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (Matmul_2/src/sys_matmul8x8_port2.cpp:23) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:30) in function 'sys_matmul8x8_2port' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-2.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:30) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:42) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:43) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:49) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:56) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:57) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:71) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:72) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:78) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:85) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:86) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (Matmul_2/src/sys_matmul8x8_port2.cpp:97) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-5' (Matmul_2/src/sys_matmul8x8_port2.cpp:97) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-101] Partitioning array 'sum' (Matmul_2/src/sys_matmul8x8_port2.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matA' (Matmul_2/src/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matB' (Matmul_2/src/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (Matmul_2/src/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'a.0' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.4' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.5' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.6' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.7' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.0' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.4' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.5' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.6' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.7' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 178.492 ; gain = 88.398
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 178.492 ; gain = 88.398
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8_2port' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_1_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:62) and 'fadd' operation ('tmp_1_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:62).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_1_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:62) and 'fadd' operation ('tmp_1_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:62).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_1_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:62) and 'fadd' operation ('tmp_1_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:62).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_1_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:62) and 'fadd' operation ('tmp_1_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:62).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_3_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:91) and 'fadd' operation ('tmp_3_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:91).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_3_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:91) and 'fadd' operation ('tmp_3_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:91).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_3_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:91) and 'fadd' operation ('tmp_3_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:91).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_3_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:91) and 'fadd' operation ('tmp_3_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:91).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.007 seconds; current allocated memory: 109.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.746 seconds; current allocated memory: 116.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_8' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_9' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_10' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_11' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_12' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_13' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_14' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_15' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_16' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_17' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_18' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_19' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_20' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_21' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_22' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_23' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_24' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_25' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_26' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_27' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_28' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_29' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_30' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_31' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_32' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_33' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_34' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_35' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_36' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_37' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_38' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_39' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_40' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_41' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_42' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_43' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_44' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_45' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_46' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_47' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_48' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_49' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_50' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_51' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_52' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_53' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_54' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_55' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_56' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_57' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_58' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_59' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_60' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_61' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_62' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_63' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8_2port' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'matA_0', 'matA_1', 'matA_2', 'matA_3', 'matA_4', 'matA_5', 'matA_6', 'matA_7', 'matB_0', 'matB_1', 'matB_2', 'matB_3', 'matB_4', 'matB_5', 'matB_6', 'matB_7', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23', 'result_24', 'result_25', 'result_26', 'result_27', 'result_28', 'result_29', 'result_30', 'result_31', 'result_32', 'result_33', 'result_34', 'result_35', 'result_36', 'result_37', 'result_38', 'result_39', 'result_40', 'result_41', 'result_42', 'result_43', 'result_44', 'result_45', 'result_46', 'result_47', 'result_48', 'result_49', 'result_50', 'result_51', 'result_52', 'result_53', 'result_54', 'result_55', 'result_56', 'result_57', 'result_58', 'result_59', 'result_60', 'result_61', 'result_62' and 'result_63' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_fadd_32ns_32ns_32_5_full_dsp_1' to 'sys_matmul8x8_2pobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_fmul_32ns_32ns_32_4_max_dsp_1' to 'sys_matmul8x8_2pocud' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'sys_matmul8x8_2port' is 5221 from HDL expression: (1'b1 == ap_CS_fsm_state19)
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pobkb': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pocud': 14 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8_2port'.
INFO: [HLS 200-111]  Elapsed time: 3.895 seconds; current allocated memory: 125.867 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.23 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:00:31 . Memory (MB): peak = 222.801 ; gain = 132.707
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8_2port.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8_2port.
INFO: [HLS 200-112] Total elapsed time: 30.912 seconds; peak allocated memory: 125.867 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Matmul_2/src/sys_matmul8x8_port2.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.426 ; gain = 88.453
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.426 ; gain = 88.453
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.426 ; gain = 88.453
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.426 ; gain = 88.453
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (Matmul_2/src/sys_matmul8x8_port2.cpp:37) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4' (Matmul_2/src/sys_matmul8x8_port2.cpp:66) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Matmul_2/src/sys_matmul8x8_port2.cpp:21) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (Matmul_2/src/sys_matmul8x8_port2.cpp:21) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:28) in function 'sys_matmul8x8_2port' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-2.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:28) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:40) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:41) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:47) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:54) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:55) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:69) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:70) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:76) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:83) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:84) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (Matmul_2/src/sys_matmul8x8_port2.cpp:95) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-5' (Matmul_2/src/sys_matmul8x8_port2.cpp:95) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-101] Partitioning array 'sum' (Matmul_2/src/sys_matmul8x8_port2.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matA' (Matmul_2/src/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matB' (Matmul_2/src/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a' (Matmul_2/src/sys_matmul8x8_port2.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (Matmul_2/src/sys_matmul8x8_port2.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (Matmul_2/src/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'a.0' (Matmul_2/src/sys_matmul8x8_port2.cpp:9) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:9) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:9) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:9) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.4' (Matmul_2/src/sys_matmul8x8_port2.cpp:9) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.5' (Matmul_2/src/sys_matmul8x8_port2.cpp:9) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.6' (Matmul_2/src/sys_matmul8x8_port2.cpp:9) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.7' (Matmul_2/src/sys_matmul8x8_port2.cpp:9) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.0' (Matmul_2/src/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.4' (Matmul_2/src/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.5' (Matmul_2/src/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.6' (Matmul_2/src/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.7' (Matmul_2/src/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 178.426 ; gain = 88.453
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 178.426 ; gain = 88.453
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8_2port' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.7 seconds; current allocated memory: 106.411 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.658 seconds; current allocated memory: 110.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_8' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_9' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_10' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_11' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_12' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_13' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_14' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_15' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_16' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_17' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_18' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_19' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_20' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_21' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_22' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_23' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_24' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_25' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_26' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_27' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_28' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_29' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_30' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_31' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_32' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_33' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_34' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_35' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_36' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_37' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_38' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_39' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_40' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_41' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_42' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_43' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_44' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_45' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_46' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_47' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_48' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_49' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_50' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_51' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_52' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_53' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_54' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_55' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_56' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_57' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_58' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_59' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_60' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_61' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_62' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_63' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8_2port' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'matA_0', 'matA_1', 'matA_2', 'matA_3', 'matA_4', 'matA_5', 'matA_6', 'matA_7', 'matB_0', 'matB_1', 'matB_2', 'matB_3', 'matB_4', 'matB_5', 'matB_6', 'matB_7', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23', 'result_24', 'result_25', 'result_26', 'result_27', 'result_28', 'result_29', 'result_30', 'result_31', 'result_32', 'result_33', 'result_34', 'result_35', 'result_36', 'result_37', 'result_38', 'result_39', 'result_40', 'result_41', 'result_42', 'result_43', 'result_44', 'result_45', 'result_46', 'result_47', 'result_48', 'result_49', 'result_50', 'result_51', 'result_52', 'result_53', 'result_54', 'result_55', 'result_56', 'result_57', 'result_58', 'result_59', 'result_60', 'result_61', 'result_62' and 'result_63' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_mux_83_32_1_1' to 'sys_matmul8x8_2pobkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pobkb': 91 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8_2port'.
INFO: [HLS 200-111]  Elapsed time: 1.934 seconds; current allocated memory: 118.811 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 202.301 ; gain = 112.328
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8_2port.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8_2port.
INFO: [HLS 200-112] Total elapsed time: 20.627 seconds; peak allocated memory: 118.811 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Matmul_2/src/sys_matmul8x8_port2.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 178.594 ; gain = 88.418
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 178.594 ; gain = 88.418
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.594 ; gain = 88.418
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.594 ; gain = 88.418
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (Matmul_2/src/sys_matmul8x8_port2.cpp:39) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4' (Matmul_2/src/sys_matmul8x8_port2.cpp:68) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Matmul_2/src/sys_matmul8x8_port2.cpp:23) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (Matmul_2/src/sys_matmul8x8_port2.cpp:23) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:30) in function 'sys_matmul8x8_2port' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-2.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:30) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:42) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:43) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:49) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:56) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:57) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:71) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:72) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:78) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:85) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:86) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (Matmul_2/src/sys_matmul8x8_port2.cpp:97) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-5' (Matmul_2/src/sys_matmul8x8_port2.cpp:97) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-101] Partitioning array 'sum' (Matmul_2/src/sys_matmul8x8_port2.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matA' (Matmul_2/src/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matB' (Matmul_2/src/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (Matmul_2/src/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'a.0' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.4' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.5' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.6' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.7' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.0' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.4' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.5' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.6' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.7' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 178.594 ; gain = 88.418
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 178.594 ; gain = 88.418
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8_2port' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.061 seconds; current allocated memory: 106.396 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.757 seconds; current allocated memory: 110.981 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_8' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_9' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_10' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_11' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_12' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_13' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_14' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_15' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_16' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_17' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_18' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_19' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_20' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_21' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_22' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_23' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_24' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_25' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_26' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_27' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_28' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_29' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_30' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_31' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_32' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_33' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_34' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_35' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_36' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_37' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_38' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_39' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_40' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_41' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_42' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_43' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_44' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_45' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_46' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_47' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_48' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_49' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_50' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_51' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_52' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_53' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_54' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_55' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_56' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_57' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_58' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_59' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_60' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_61' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_62' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_63' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8_2port' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'matA_0', 'matA_1', 'matA_2', 'matA_3', 'matA_4', 'matA_5', 'matA_6', 'matA_7', 'matB_0', 'matB_1', 'matB_2', 'matB_3', 'matB_4', 'matB_5', 'matB_6', 'matB_7', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23', 'result_24', 'result_25', 'result_26', 'result_27', 'result_28', 'result_29', 'result_30', 'result_31', 'result_32', 'result_33', 'result_34', 'result_35', 'result_36', 'result_37', 'result_38', 'result_39', 'result_40', 'result_41', 'result_42', 'result_43', 'result_44', 'result_45', 'result_46', 'result_47', 'result_48', 'result_49', 'result_50', 'result_51', 'result_52', 'result_53', 'result_54', 'result_55', 'result_56', 'result_57', 'result_58', 'result_59', 'result_60', 'result_61', 'result_62' and 'result_63' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_mux_83_32_1_1' to 'sys_matmul8x8_2pobkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pobkb': 91 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8_2port'.
INFO: [HLS 200-111]  Elapsed time: 2 seconds; current allocated memory: 118.812 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 202.992 ; gain = 112.816
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8_2port.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8_2port.
INFO: [HLS 200-112] Total elapsed time: 19.959 seconds; peak allocated memory: 118.812 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Matmul_2/src/sys_matmul8x8_port2.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.813 ; gain = 88.457
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.813 ; gain = 88.457
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.813 ; gain = 88.457
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.813 ; gain = 88.457
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (Matmul_2/src/sys_matmul8x8_port2.cpp:39) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4' (Matmul_2/src/sys_matmul8x8_port2.cpp:68) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Matmul_2/src/sys_matmul8x8_port2.cpp:23) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (Matmul_2/src/sys_matmul8x8_port2.cpp:23) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:30) in function 'sys_matmul8x8_2port' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-2.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:30) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:42) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:43) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:49) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:56) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:57) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:71) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:72) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:78) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:85) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:86) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (Matmul_2/src/sys_matmul8x8_port2.cpp:97) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-5' (Matmul_2/src/sys_matmul8x8_port2.cpp:97) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-101] Partitioning array 'sum' (Matmul_2/src/sys_matmul8x8_port2.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matA' (Matmul_2/src/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matB' (Matmul_2/src/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (Matmul_2/src/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'a.0' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.4' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.5' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.6' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.7' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.0' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.4' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.5' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.6' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.7' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 178.813 ; gain = 88.457
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 178.813 ; gain = 88.457
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8_2port' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_1_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:62) and 'fadd' operation ('tmp_1_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:62).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_1_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:62) and 'fadd' operation ('tmp_1_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:62).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_1_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:62) and 'fadd' operation ('tmp_1_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:62).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_1_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:62) and 'fadd' operation ('tmp_1_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:62).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_3_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:91) and 'fadd' operation ('tmp_3_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:91).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_3_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:91) and 'fadd' operation ('tmp_3_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:91).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_3_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:91) and 'fadd' operation ('tmp_3_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:91).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_3_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:91) and 'fadd' operation ('tmp_3_7_7', Matmul_2/src/sys_matmul8x8_port2.cpp:91).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.505 seconds; current allocated memory: 109.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.896 seconds; current allocated memory: 116.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_8' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_9' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_10' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_11' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_12' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_13' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_14' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_15' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_16' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_17' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_18' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_19' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_20' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_21' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_22' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_23' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_24' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_25' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_26' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_27' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_28' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_29' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_30' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_31' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_32' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_33' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_34' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_35' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_36' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_37' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_38' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_39' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_40' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_41' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_42' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_43' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_44' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_45' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_46' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_47' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_48' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_49' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_50' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_51' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_52' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_53' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_54' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_55' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_56' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_57' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_58' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_59' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_60' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_61' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_62' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_63' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8_2port' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'matA_0', 'matA_1', 'matA_2', 'matA_3', 'matA_4', 'matA_5', 'matA_6', 'matA_7', 'matB_0', 'matB_1', 'matB_2', 'matB_3', 'matB_4', 'matB_5', 'matB_6', 'matB_7', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23', 'result_24', 'result_25', 'result_26', 'result_27', 'result_28', 'result_29', 'result_30', 'result_31', 'result_32', 'result_33', 'result_34', 'result_35', 'result_36', 'result_37', 'result_38', 'result_39', 'result_40', 'result_41', 'result_42', 'result_43', 'result_44', 'result_45', 'result_46', 'result_47', 'result_48', 'result_49', 'result_50', 'result_51', 'result_52', 'result_53', 'result_54', 'result_55', 'result_56', 'result_57', 'result_58', 'result_59', 'result_60', 'result_61', 'result_62' and 'result_63' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_fadd_32ns_32ns_32_5_full_dsp_1' to 'sys_matmul8x8_2pobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_fmul_32ns_32ns_32_4_max_dsp_1' to 'sys_matmul8x8_2pocud' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'sys_matmul8x8_2port' is 5221 from HDL expression: (1'b1 == ap_CS_fsm_state19)
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pobkb': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pocud': 14 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8_2port'.
INFO: [HLS 200-111]  Elapsed time: 3.707 seconds; current allocated memory: 125.868 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.23 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 221.641 ; gain = 131.285
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8_2port.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8_2port.
INFO: [HLS 200-112] Total elapsed time: 29.237 seconds; peak allocated memory: 125.868 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Matmul_2/src/sys_matmul4x4_port2.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 179.168 ; gain = 89.422
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 179.168 ; gain = 89.422
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 179.168 ; gain = 89.422
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 179.168 ; gain = 89.422
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (Matmul_2/src/sys_matmul4x4_port2.cpp:39) in function 'sys_matmul4x4_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4' (Matmul_2/src/sys_matmul4x4_port2.cpp:68) in function 'sys_matmul4x4_2port' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Matmul_2/src/sys_matmul4x4_port2.cpp:23) in function 'sys_matmul4x4_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (Matmul_2/src/sys_matmul4x4_port2.cpp:23) in function 'sys_matmul4x4_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (Matmul_2/src/sys_matmul4x4_port2.cpp:30) in function 'sys_matmul4x4_2port' completely with a factor of 4.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-2.1' (Matmul_2/src/sys_matmul4x4_port2.cpp:30) in function 'sys_matmul4x4_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (Matmul_2/src/sys_matmul4x4_port2.cpp:42) in function 'sys_matmul4x4_2port' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (Matmul_2/src/sys_matmul4x4_port2.cpp:43) in function 'sys_matmul4x4_2port' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (Matmul_2/src/sys_matmul4x4_port2.cpp:49) in function 'sys_matmul4x4_2port' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (Matmul_2/src/sys_matmul4x4_port2.cpp:56) in function 'sys_matmul4x4_2port' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3.1' (Matmul_2/src/sys_matmul4x4_port2.cpp:57) in function 'sys_matmul4x4_2port' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (Matmul_2/src/sys_matmul4x4_port2.cpp:71) in function 'sys_matmul4x4_2port' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1' (Matmul_2/src/sys_matmul4x4_port2.cpp:72) in function 'sys_matmul4x4_2port' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2' (Matmul_2/src/sys_matmul4x4_port2.cpp:78) in function 'sys_matmul4x4_2port' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3' (Matmul_2/src/sys_matmul4x4_port2.cpp:85) in function 'sys_matmul4x4_2port' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3.1' (Matmul_2/src/sys_matmul4x4_port2.cpp:86) in function 'sys_matmul4x4_2port' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (Matmul_2/src/sys_matmul4x4_port2.cpp:97) in function 'sys_matmul4x4_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-5' (Matmul_2/src/sys_matmul4x4_port2.cpp:97) in function 'sys_matmul4x4_2port' has been removed because the loop is unrolled completely.
ERROR: [XFORM 203-103] Cannot partition array 'result' (Matmul_2/src/sys_matmul4x4_port2.cpp:1): array access out of bound (Matmul_2/src/sys_matmul4x4_port2.cpp:100:2).
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Matmul_2/src/sys_matmul4x4_port2.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 178.844 ; gain = 88.738
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 178.844 ; gain = 88.738
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.844 ; gain = 88.738
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.844 ; gain = 88.738
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (Matmul_2/src/sys_matmul4x4_port2.cpp:39) in function 'sys_matmul4x4_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4' (Matmul_2/src/sys_matmul4x4_port2.cpp:68) in function 'sys_matmul4x4_2port' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Matmul_2/src/sys_matmul4x4_port2.cpp:23) in function 'sys_matmul4x4_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (Matmul_2/src/sys_matmul4x4_port2.cpp:23) in function 'sys_matmul4x4_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (Matmul_2/src/sys_matmul4x4_port2.cpp:30) in function 'sys_matmul4x4_2port' completely with a factor of 4.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-2.1' (Matmul_2/src/sys_matmul4x4_port2.cpp:30) in function 'sys_matmul4x4_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (Matmul_2/src/sys_matmul4x4_port2.cpp:42) in function 'sys_matmul4x4_2port' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (Matmul_2/src/sys_matmul4x4_port2.cpp:43) in function 'sys_matmul4x4_2port' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (Matmul_2/src/sys_matmul4x4_port2.cpp:49) in function 'sys_matmul4x4_2port' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (Matmul_2/src/sys_matmul4x4_port2.cpp:56) in function 'sys_matmul4x4_2port' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3.1' (Matmul_2/src/sys_matmul4x4_port2.cpp:57) in function 'sys_matmul4x4_2port' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (Matmul_2/src/sys_matmul4x4_port2.cpp:71) in function 'sys_matmul4x4_2port' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1' (Matmul_2/src/sys_matmul4x4_port2.cpp:72) in function 'sys_matmul4x4_2port' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2' (Matmul_2/src/sys_matmul4x4_port2.cpp:78) in function 'sys_matmul4x4_2port' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3' (Matmul_2/src/sys_matmul4x4_port2.cpp:85) in function 'sys_matmul4x4_2port' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3.1' (Matmul_2/src/sys_matmul4x4_port2.cpp:86) in function 'sys_matmul4x4_2port' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (Matmul_2/src/sys_matmul4x4_port2.cpp:97) in function 'sys_matmul4x4_2port' completely with a factor of 16.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-5' (Matmul_2/src/sys_matmul4x4_port2.cpp:97) in function 'sys_matmul4x4_2port' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-101] Partitioning array 'sum' (Matmul_2/src/sys_matmul4x4_port2.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matA' (Matmul_2/src/sys_matmul4x4_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matB' (Matmul_2/src/sys_matmul4x4_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a' (Matmul_2/src/sys_matmul4x4_port2.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (Matmul_2/src/sys_matmul4x4_port2.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (Matmul_2/src/sys_matmul4x4_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'a.0' (Matmul_2/src/sys_matmul4x4_port2.cpp:11) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'a.1' (Matmul_2/src/sys_matmul4x4_port2.cpp:11) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'a.2' (Matmul_2/src/sys_matmul4x4_port2.cpp:11) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'a.3' (Matmul_2/src/sys_matmul4x4_port2.cpp:11) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b.0' (Matmul_2/src/sys_matmul4x4_port2.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b.1' (Matmul_2/src/sys_matmul4x4_port2.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b.2' (Matmul_2/src/sys_matmul4x4_port2.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b.3' (Matmul_2/src/sys_matmul4x4_port2.cpp:12) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'a.0' (Matmul_2/src/sys_matmul4x4_port2.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a.1' (Matmul_2/src/sys_matmul4x4_port2.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a.2' (Matmul_2/src/sys_matmul4x4_port2.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a.3' (Matmul_2/src/sys_matmul4x4_port2.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b.0' (Matmul_2/src/sys_matmul4x4_port2.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b.1' (Matmul_2/src/sys_matmul4x4_port2.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b.2' (Matmul_2/src/sys_matmul4x4_port2.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b.3' (Matmul_2/src/sys_matmul4x4_port2.cpp:12) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 178.844 ; gain = 88.738
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 178.844 ; gain = 88.738
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul4x4_2port' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul4x4_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.184 seconds; current allocated memory: 98.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 99.268 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul4x4_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul4x4_2port/matA_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul4x4_2port/matA_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul4x4_2port/matA_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul4x4_2port/matA_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul4x4_2port/matB_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul4x4_2port/matB_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul4x4_2port/matB_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul4x4_2port/matB_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul4x4_2port/result_0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul4x4_2port/result_1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul4x4_2port/result_2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul4x4_2port/result_3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul4x4_2port/result_4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul4x4_2port/result_5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul4x4_2port/result_6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul4x4_2port/result_7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul4x4_2port/result_8' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul4x4_2port/result_9' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul4x4_2port/result_10' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul4x4_2port/result_11' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul4x4_2port/result_12' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul4x4_2port/result_13' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul4x4_2port/result_14' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul4x4_2port/result_15' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul4x4_2port' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'matA_0', 'matA_1', 'matA_2', 'matA_3', 'matB_0', 'matB_1', 'matB_2', 'matB_3', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14' and 'result_15' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul4x4_2port_mux_42_32_1_1' to 'sys_matmul4x4_2pobkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sys_matmul4x4_2pobkb': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul4x4_2port'.
INFO: [HLS 200-111]  Elapsed time: 0.559 seconds; current allocated memory: 100.887 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 178.844 ; gain = 88.738
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul4x4_2port.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul4x4_2port.
INFO: [HLS 200-112] Total elapsed time: 14.52 seconds; peak allocated memory: 100.887 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Matmul_2/src/sys_matmul4x4_port2.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 178.402 ; gain = 85.902
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 178.402 ; gain = 85.902
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.402 ; gain = 85.902
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.402 ; gain = 85.902
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (Matmul_2/src/sys_matmul4x4_port2.cpp:39) in function 'sys_matmul4x4_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4' (Matmul_2/src/sys_matmul4x4_port2.cpp:69) in function 'sys_matmul4x4_2port' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Matmul_2/src/sys_matmul4x4_port2.cpp:23) in function 'sys_matmul4x4_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (Matmul_2/src/sys_matmul4x4_port2.cpp:23) in function 'sys_matmul4x4_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (Matmul_2/src/sys_matmul4x4_port2.cpp:30) in function 'sys_matmul4x4_2port' completely with a factor of 4.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-2.1' (Matmul_2/src/sys_matmul4x4_port2.cpp:30) in function 'sys_matmul4x4_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (Matmul_2/src/sys_matmul4x4_port2.cpp:42) in function 'sys_matmul4x4_2port' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (Matmul_2/src/sys_matmul4x4_port2.cpp:43) in function 'sys_matmul4x4_2port' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (Matmul_2/src/sys_matmul4x4_port2.cpp:49) in function 'sys_matmul4x4_2port' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (Matmul_2/src/sys_matmul4x4_port2.cpp:56) in function 'sys_matmul4x4_2port' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3.1' (Matmul_2/src/sys_matmul4x4_port2.cpp:58) in function 'sys_matmul4x4_2port' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (Matmul_2/src/sys_matmul4x4_port2.cpp:72) in function 'sys_matmul4x4_2port' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1' (Matmul_2/src/sys_matmul4x4_port2.cpp:73) in function 'sys_matmul4x4_2port' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2' (Matmul_2/src/sys_matmul4x4_port2.cpp:79) in function 'sys_matmul4x4_2port' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3' (Matmul_2/src/sys_matmul4x4_port2.cpp:86) in function 'sys_matmul4x4_2port' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3.1' (Matmul_2/src/sys_matmul4x4_port2.cpp:88) in function 'sys_matmul4x4_2port' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (Matmul_2/src/sys_matmul4x4_port2.cpp:98) in function 'sys_matmul4x4_2port' completely with a factor of 16.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-5' (Matmul_2/src/sys_matmul4x4_port2.cpp:98) in function 'sys_matmul4x4_2port' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-101] Partitioning array 'sum' (Matmul_2/src/sys_matmul4x4_port2.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matA' (Matmul_2/src/sys_matmul4x4_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matB' (Matmul_2/src/sys_matmul4x4_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a' (Matmul_2/src/sys_matmul4x4_port2.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (Matmul_2/src/sys_matmul4x4_port2.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (Matmul_2/src/sys_matmul4x4_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'a.0' (Matmul_2/src/sys_matmul4x4_port2.cpp:11) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'a.1' (Matmul_2/src/sys_matmul4x4_port2.cpp:11) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'a.2' (Matmul_2/src/sys_matmul4x4_port2.cpp:11) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'a.3' (Matmul_2/src/sys_matmul4x4_port2.cpp:11) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b.0' (Matmul_2/src/sys_matmul4x4_port2.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b.1' (Matmul_2/src/sys_matmul4x4_port2.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b.2' (Matmul_2/src/sys_matmul4x4_port2.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b.3' (Matmul_2/src/sys_matmul4x4_port2.cpp:12) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'a.0' (Matmul_2/src/sys_matmul4x4_port2.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a.1' (Matmul_2/src/sys_matmul4x4_port2.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a.2' (Matmul_2/src/sys_matmul4x4_port2.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a.3' (Matmul_2/src/sys_matmul4x4_port2.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b.0' (Matmul_2/src/sys_matmul4x4_port2.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b.1' (Matmul_2/src/sys_matmul4x4_port2.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b.2' (Matmul_2/src/sys_matmul4x4_port2.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b.3' (Matmul_2/src/sys_matmul4x4_port2.cpp:12) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 178.402 ; gain = 85.902
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 178.402 ; gain = 85.902
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul4x4_2port' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul4x4_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.478 seconds; current allocated memory: 98.182 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.281 seconds; current allocated memory: 99.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul4x4_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul4x4_2port/matA_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul4x4_2port/matA_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul4x4_2port/matA_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul4x4_2port/matA_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul4x4_2port/matB_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul4x4_2port/matB_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul4x4_2port/matB_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul4x4_2port/matB_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul4x4_2port/result_0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul4x4_2port/result_1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul4x4_2port/result_2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul4x4_2port/result_3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul4x4_2port/result_4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul4x4_2port/result_5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul4x4_2port/result_6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul4x4_2port/result_7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul4x4_2port/result_8' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul4x4_2port/result_9' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul4x4_2port/result_10' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul4x4_2port/result_11' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul4x4_2port/result_12' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul4x4_2port/result_13' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul4x4_2port/result_14' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul4x4_2port/result_15' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul4x4_2port' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'matA_0', 'matA_1', 'matA_2', 'matA_3', 'matB_0', 'matB_1', 'matB_2', 'matB_3', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14' and 'result_15' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul4x4_2port_mux_42_32_1_1' to 'sys_matmul4x4_2pobkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sys_matmul4x4_2pobkb': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul4x4_2port'.
INFO: [HLS 200-111]  Elapsed time: 0.556 seconds; current allocated memory: 100.873 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 178.402 ; gain = 85.902
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul4x4_2port.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul4x4_2port.
INFO: [HLS 200-112] Total elapsed time: 14.773 seconds; peak allocated memory: 100.873 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Matmul_2/src/sys_matmul8x8_port2.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.680 ; gain = 89.035
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.680 ; gain = 89.035
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 178.680 ; gain = 89.035
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 178.680 ; gain = 89.035
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (Matmul_2/src/sys_matmul8x8_port2.cpp:39) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4' (Matmul_2/src/sys_matmul8x8_port2.cpp:68) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Matmul_2/src/sys_matmul8x8_port2.cpp:23) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (Matmul_2/src/sys_matmul8x8_port2.cpp:23) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (Matmul_2/src/sys_matmul8x8_port2.cpp:29) in function 'sys_matmul8x8_2port' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-2' (Matmul_2/src/sys_matmul8x8_port2.cpp:29) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:42) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:43) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:49) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:56) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:57) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:71) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:72) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:78) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:85) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:86) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (Matmul_2/src/sys_matmul8x8_port2.cpp:97) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-5' (Matmul_2/src/sys_matmul8x8_port2.cpp:97) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-101] Partitioning array 'sum' (Matmul_2/src/sys_matmul8x8_port2.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matA' (Matmul_2/src/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matB' (Matmul_2/src/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (Matmul_2/src/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 178.680 ; gain = 89.035
INFO: [HLS 200-472] Inferring partial write operation for 'a[0]' (Matmul_2/src/sys_matmul8x8_port2.cpp:33:4)
INFO: [HLS 200-472] Inferring partial write operation for 'b[0]' (Matmul_2/src/sys_matmul8x8_port2.cpp:34:4)
INFO: [HLS 200-472] Inferring partial write operation for 'a[7]' (Matmul_2/src/sys_matmul8x8_port2.cpp:44:5)
INFO: [HLS 200-472] Inferring partial write operation for 'b[7]' (Matmul_2/src/sys_matmul8x8_port2.cpp:45:5)
INFO: [HLS 200-472] Inferring partial write operation for 'a[0]' (Matmul_2/src/sys_matmul8x8_port2.cpp:51:2)
INFO: [HLS 200-472] Inferring partial write operation for 'b[0]' (Matmul_2/src/sys_matmul8x8_port2.cpp:52:4)
INFO: [HLS 200-472] Inferring partial write operation for 'a[7]' (Matmul_2/src/sys_matmul8x8_port2.cpp:73:5)
INFO: [HLS 200-472] Inferring partial write operation for 'b[7]' (Matmul_2/src/sys_matmul8x8_port2.cpp:74:5)
INFO: [HLS 200-472] Inferring partial write operation for 'a[0]' (Matmul_2/src/sys_matmul8x8_port2.cpp:80:2)
INFO: [HLS 200-472] Inferring partial write operation for 'b[0]' (Matmul_2/src/sys_matmul8x8_port2.cpp:81:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 178.680 ; gain = 89.035
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8_2port' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 9'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('b_0_load_2', Matmul_2/src/sys_matmul8x8_port2.cpp:45) on array 'b[0]', Matmul_2/src/sys_matmul8x8_port2.cpp:12 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'b_0'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_7_load_4', Matmul_2/src/sys_matmul8x8_port2.cpp:44) on array 'a[7]', Matmul_2/src/sys_matmul8x8_port2.cpp:11 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a_7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 10'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('b_0_load_9', Matmul_2/src/sys_matmul8x8_port2.cpp:74) on array 'b[0]', Matmul_2/src/sys_matmul8x8_port2.cpp:12 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'b_0'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_7_load_11', Matmul_2/src/sys_matmul8x8_port2.cpp:73) on array 'a[7]', Matmul_2/src/sys_matmul8x8_port2.cpp:11 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a_7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.525 seconds; current allocated memory: 109.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.248 seconds; current allocated memory: 113.622 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_8' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_9' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_10' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_11' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_12' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_13' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_14' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_15' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_16' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_17' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_18' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_19' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_20' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_21' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_22' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_23' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_24' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_25' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_26' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_27' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_28' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_29' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_30' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_31' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_32' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_33' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_34' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_35' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_36' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_37' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_38' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_39' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_40' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_41' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_42' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_43' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_44' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_45' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_46' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_47' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_48' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_49' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_50' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_51' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_52' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_53' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_54' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_55' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_56' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_57' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_58' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_59' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_60' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_61' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_62' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_63' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8_2port' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'matA_0', 'matA_1', 'matA_2', 'matA_3', 'matA_4', 'matA_5', 'matA_6', 'matA_7', 'matB_0', 'matB_1', 'matB_2', 'matB_3', 'matB_4', 'matB_5', 'matB_6', 'matB_7', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23', 'result_24', 'result_25', 'result_26', 'result_27', 'result_28', 'result_29', 'result_30', 'result_31', 'result_32', 'result_33', 'result_34', 'result_35', 'result_36', 'result_37', 'result_38', 'result_39', 'result_40', 'result_41', 'result_42', 'result_43', 'result_44', 'result_45', 'result_46', 'result_47', 'result_48', 'result_49', 'result_50', 'result_51', 'result_52', 'result_53', 'result_54', 'result_55', 'result_56', 'result_57', 'result_58', 'result_59', 'result_60', 'result_61', 'result_62' and 'result_63' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_a_0' to 'sys_matmul8x8_2pobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_a_1' to 'sys_matmul8x8_2pocud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_a_2' to 'sys_matmul8x8_2podEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_a_3' to 'sys_matmul8x8_2poeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_a_4' to 'sys_matmul8x8_2pofYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_a_5' to 'sys_matmul8x8_2pog8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_a_6' to 'sys_matmul8x8_2pohbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_a_7' to 'sys_matmul8x8_2poibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_b_0' to 'sys_matmul8x8_2pojbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_b_1' to 'sys_matmul8x8_2pokbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_b_2' to 'sys_matmul8x8_2polbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_b_3' to 'sys_matmul8x8_2pomb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_b_4' to 'sys_matmul8x8_2poncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_b_5' to 'sys_matmul8x8_2poocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_b_6' to 'sys_matmul8x8_2popcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_b_7' to 'sys_matmul8x8_2poqcK' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8_2port'.
INFO: [HLS 200-111]  Elapsed time: 2.493 seconds; current allocated memory: 119.303 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_2pobkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_2poqcK_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 203.793 ; gain = 114.148
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8_2port.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8_2port.
INFO: [HLS 200-112] Total elapsed time: 24.517 seconds; peak allocated memory: 119.303 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Matmul_2/src/sys_matmul8x8_port2.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.684 ; gain = 89.176
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.684 ; gain = 89.176
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 178.684 ; gain = 89.176
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 178.684 ; gain = 89.176
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (Matmul_2/src/sys_matmul8x8_port2.cpp:39) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4' (Matmul_2/src/sys_matmul8x8_port2.cpp:68) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Matmul_2/src/sys_matmul8x8_port2.cpp:23) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (Matmul_2/src/sys_matmul8x8_port2.cpp:23) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (Matmul_2/src/sys_matmul8x8_port2.cpp:29) in function 'sys_matmul8x8_2port' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-2' (Matmul_2/src/sys_matmul8x8_port2.cpp:29) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:42) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:43) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:49) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:56) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:57) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:71) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:72) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:78) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:85) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:86) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (Matmul_2/src/sys_matmul8x8_port2.cpp:96) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-5' (Matmul_2/src/sys_matmul8x8_port2.cpp:96) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-101] Partitioning array 'sum' (Matmul_2/src/sys_matmul8x8_port2.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matA' (Matmul_2/src/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matB' (Matmul_2/src/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (Matmul_2/src/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 178.684 ; gain = 89.176
INFO: [HLS 200-472] Inferring partial write operation for 'a[0]' (Matmul_2/src/sys_matmul8x8_port2.cpp:33:4)
INFO: [HLS 200-472] Inferring partial write operation for 'b[0]' (Matmul_2/src/sys_matmul8x8_port2.cpp:34:4)
INFO: [HLS 200-472] Inferring partial write operation for 'a[7]' (Matmul_2/src/sys_matmul8x8_port2.cpp:44:5)
INFO: [HLS 200-472] Inferring partial write operation for 'b[7]' (Matmul_2/src/sys_matmul8x8_port2.cpp:45:5)
INFO: [HLS 200-472] Inferring partial write operation for 'a[0]' (Matmul_2/src/sys_matmul8x8_port2.cpp:51:2)
INFO: [HLS 200-472] Inferring partial write operation for 'b[0]' (Matmul_2/src/sys_matmul8x8_port2.cpp:52:4)
INFO: [HLS 200-472] Inferring partial write operation for 'a[7]' (Matmul_2/src/sys_matmul8x8_port2.cpp:73:5)
INFO: [HLS 200-472] Inferring partial write operation for 'b[7]' (Matmul_2/src/sys_matmul8x8_port2.cpp:74:5)
INFO: [HLS 200-472] Inferring partial write operation for 'a[0]' (Matmul_2/src/sys_matmul8x8_port2.cpp:80:2)
INFO: [HLS 200-472] Inferring partial write operation for 'b[0]' (Matmul_2/src/sys_matmul8x8_port2.cpp:81:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 178.684 ; gain = 89.176
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8_2port' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 9'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('b_0_load_2', Matmul_2/src/sys_matmul8x8_port2.cpp:45) on array 'b[0]', Matmul_2/src/sys_matmul8x8_port2.cpp:12 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'b_0'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_7_load_4', Matmul_2/src/sys_matmul8x8_port2.cpp:44) on array 'a[7]', Matmul_2/src/sys_matmul8x8_port2.cpp:11 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a_7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 10'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('b_0_load_9', Matmul_2/src/sys_matmul8x8_port2.cpp:74) on array 'b[0]', Matmul_2/src/sys_matmul8x8_port2.cpp:12 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'b_0'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_7_load_11', Matmul_2/src/sys_matmul8x8_port2.cpp:73) on array 'a[7]', Matmul_2/src/sys_matmul8x8_port2.cpp:11 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a_7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.145 seconds; current allocated memory: 109.306 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.265 seconds; current allocated memory: 113.573 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_8' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_9' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_10' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_11' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_12' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_13' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_14' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_15' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_16' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_17' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_18' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_19' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_20' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_21' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_22' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_23' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_24' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_25' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_26' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_27' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_28' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_29' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_30' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_31' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_32' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_33' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_34' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_35' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_36' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_37' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_38' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_39' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_40' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_41' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_42' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_43' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_44' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_45' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_46' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_47' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_48' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_49' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_50' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_51' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_52' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_53' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_54' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_55' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_56' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_57' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_58' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_59' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_60' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_61' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_62' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_63' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8_2port' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'matA_0', 'matA_1', 'matA_2', 'matA_3', 'matA_4', 'matA_5', 'matA_6', 'matA_7', 'matB_0', 'matB_1', 'matB_2', 'matB_3', 'matB_4', 'matB_5', 'matB_6', 'matB_7', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23', 'result_24', 'result_25', 'result_26', 'result_27', 'result_28', 'result_29', 'result_30', 'result_31', 'result_32', 'result_33', 'result_34', 'result_35', 'result_36', 'result_37', 'result_38', 'result_39', 'result_40', 'result_41', 'result_42', 'result_43', 'result_44', 'result_45', 'result_46', 'result_47', 'result_48', 'result_49', 'result_50', 'result_51', 'result_52', 'result_53', 'result_54', 'result_55', 'result_56', 'result_57', 'result_58', 'result_59', 'result_60', 'result_61', 'result_62' and 'result_63' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_a_0' to 'sys_matmul8x8_2pobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_a_1' to 'sys_matmul8x8_2pocud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_a_2' to 'sys_matmul8x8_2podEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_a_3' to 'sys_matmul8x8_2poeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_a_4' to 'sys_matmul8x8_2pofYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_a_5' to 'sys_matmul8x8_2pog8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_a_6' to 'sys_matmul8x8_2pohbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_a_7' to 'sys_matmul8x8_2poibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_b_0' to 'sys_matmul8x8_2pojbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_b_1' to 'sys_matmul8x8_2pokbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_b_2' to 'sys_matmul8x8_2polbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_b_3' to 'sys_matmul8x8_2pomb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_b_4' to 'sys_matmul8x8_2poncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_b_5' to 'sys_matmul8x8_2poocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_b_6' to 'sys_matmul8x8_2popcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_b_7' to 'sys_matmul8x8_2poqcK' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8_2port'.
INFO: [HLS 200-111]  Elapsed time: 2.531 seconds; current allocated memory: 119.285 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_2pobkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sys_matmul8x8_2poqcK_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 203.313 ; gain = 113.805
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8_2port.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8_2port.
INFO: [HLS 200-112] Total elapsed time: 23.894 seconds; peak allocated memory: 119.285 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Matmul_2/src/sys_matmul8x8_port2.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 179.359 ; gain = 89.375
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 179.359 ; gain = 89.375
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 179.359 ; gain = 89.375
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 179.359 ; gain = 89.375
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (Matmul_2/src/sys_matmul8x8_port2.cpp:29) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (Matmul_2/src/sys_matmul8x8_port2.cpp:39) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4' (Matmul_2/src/sys_matmul8x8_port2.cpp:68) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Matmul_2/src/sys_matmul8x8_port2.cpp:23) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (Matmul_2/src/sys_matmul8x8_port2.cpp:23) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:31) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:42) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:43) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:49) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:56) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:57) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:71) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:72) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:78) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:85) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:86) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (Matmul_2/src/sys_matmul8x8_port2.cpp:96) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-5' (Matmul_2/src/sys_matmul8x8_port2.cpp:96) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-101] Partitioning array 'sum' (Matmul_2/src/sys_matmul8x8_port2.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matA' (Matmul_2/src/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matB' (Matmul_2/src/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (Matmul_2/src/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'a.0' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.4' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.5' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.6' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.7' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.0' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.4' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.5' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.6' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.7' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 179.359 ; gain = 89.375
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 179.359 ; gain = 89.375
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8_2port' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.727 seconds; current allocated memory: 106.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.797 seconds; current allocated memory: 110.800 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_8' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_9' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_10' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_11' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_12' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_13' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_14' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_15' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_16' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_17' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_18' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_19' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_20' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_21' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_22' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_23' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_24' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_25' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_26' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_27' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_28' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_29' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_30' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_31' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_32' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_33' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_34' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_35' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_36' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_37' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_38' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_39' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_40' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_41' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_42' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_43' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_44' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_45' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_46' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_47' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_48' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_49' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_50' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_51' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_52' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_53' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_54' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_55' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_56' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_57' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_58' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_59' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_60' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_61' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_62' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_63' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8_2port' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'matA_0', 'matA_1', 'matA_2', 'matA_3', 'matA_4', 'matA_5', 'matA_6', 'matA_7', 'matB_0', 'matB_1', 'matB_2', 'matB_3', 'matB_4', 'matB_5', 'matB_6', 'matB_7', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23', 'result_24', 'result_25', 'result_26', 'result_27', 'result_28', 'result_29', 'result_30', 'result_31', 'result_32', 'result_33', 'result_34', 'result_35', 'result_36', 'result_37', 'result_38', 'result_39', 'result_40', 'result_41', 'result_42', 'result_43', 'result_44', 'result_45', 'result_46', 'result_47', 'result_48', 'result_49', 'result_50', 'result_51', 'result_52', 'result_53', 'result_54', 'result_55', 'result_56', 'result_57', 'result_58', 'result_59', 'result_60', 'result_61', 'result_62' and 'result_63' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_mux_83_32_1_1' to 'sys_matmul8x8_2pobkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pobkb': 91 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8_2port'.
INFO: [HLS 200-111]  Elapsed time: 2.065 seconds; current allocated memory: 118.634 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 202.734 ; gain = 112.750
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8_2port.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8_2port.
INFO: [HLS 200-112] Total elapsed time: 21.578 seconds; peak allocated memory: 118.634 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Matmul_2/src/sys_matmul8x8_port2.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 178.953 ; gain = 89.621
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 178.953 ; gain = 89.621
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.953 ; gain = 89.621
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.953 ; gain = 89.621
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (Matmul_2/src/sys_matmul8x8_port2.cpp:29) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (Matmul_2/src/sys_matmul8x8_port2.cpp:39) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4' (Matmul_2/src/sys_matmul8x8_port2.cpp:69) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Matmul_2/src/sys_matmul8x8_port2.cpp:23) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (Matmul_2/src/sys_matmul8x8_port2.cpp:23) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:31) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:42) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:43) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:49) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:56) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:57) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:72) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:73) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:79) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:86) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:87) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (Matmul_2/src/sys_matmul8x8_port2.cpp:98) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-5' (Matmul_2/src/sys_matmul8x8_port2.cpp:98) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-101] Partitioning array 'sum' (Matmul_2/src/sys_matmul8x8_port2.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matA' (Matmul_2/src/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matB' (Matmul_2/src/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (Matmul_2/src/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'a.0' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.4' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.5' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.6' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.7' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.0' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.4' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.5' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.6' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.7' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 178.953 ; gain = 89.621
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 178.953 ; gain = 89.621
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8_2port' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.12 seconds; current allocated memory: 106.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.748 seconds; current allocated memory: 110.804 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_8' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_9' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_10' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_11' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_12' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_13' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_14' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_15' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_16' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_17' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_18' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_19' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_20' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_21' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_22' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_23' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_24' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_25' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_26' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_27' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_28' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_29' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_30' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_31' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_32' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_33' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_34' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_35' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_36' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_37' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_38' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_39' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_40' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_41' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_42' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_43' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_44' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_45' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_46' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_47' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_48' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_49' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_50' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_51' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_52' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_53' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_54' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_55' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_56' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_57' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_58' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_59' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_60' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_61' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_62' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_63' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8_2port' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'matA_0', 'matA_1', 'matA_2', 'matA_3', 'matA_4', 'matA_5', 'matA_6', 'matA_7', 'matB_0', 'matB_1', 'matB_2', 'matB_3', 'matB_4', 'matB_5', 'matB_6', 'matB_7', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23', 'result_24', 'result_25', 'result_26', 'result_27', 'result_28', 'result_29', 'result_30', 'result_31', 'result_32', 'result_33', 'result_34', 'result_35', 'result_36', 'result_37', 'result_38', 'result_39', 'result_40', 'result_41', 'result_42', 'result_43', 'result_44', 'result_45', 'result_46', 'result_47', 'result_48', 'result_49', 'result_50', 'result_51', 'result_52', 'result_53', 'result_54', 'result_55', 'result_56', 'result_57', 'result_58', 'result_59', 'result_60', 'result_61', 'result_62' and 'result_63' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_mux_83_32_1_1' to 'sys_matmul8x8_2pobkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pobkb': 91 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8_2port'.
INFO: [HLS 200-111]  Elapsed time: 1.906 seconds; current allocated memory: 118.638 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 202.414 ; gain = 113.082
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8_2port.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8_2port.
INFO: [HLS 200-112] Total elapsed time: 19.577 seconds; peak allocated memory: 118.638 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Matmul_2/src/sys_matmul8x8_port2.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 179.527 ; gain = 88.957
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 179.527 ; gain = 88.957
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 179.527 ; gain = 88.957
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 179.527 ; gain = 88.957
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (Matmul_2/src/sys_matmul8x8_port2.cpp:29) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (Matmul_2/src/sys_matmul8x8_port2.cpp:39) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4' (Matmul_2/src/sys_matmul8x8_port2.cpp:69) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Matmul_2/src/sys_matmul8x8_port2.cpp:23) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (Matmul_2/src/sys_matmul8x8_port2.cpp:23) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:31) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:42) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:43) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:49) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:56) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:57) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:72) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:73) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:79) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:86) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:87) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (Matmul_2/src/sys_matmul8x8_port2.cpp:98) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-5' (Matmul_2/src/sys_matmul8x8_port2.cpp:98) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-101] Partitioning array 'sum'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matA' (Matmul_2/src/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matB' (Matmul_2/src/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (Matmul_2/src/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'a.0' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.4' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.5' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.6' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.7' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.0' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.4' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.5' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.6' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.7' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 179.527 ; gain = 88.957
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 179.527 ; gain = 88.957
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8_2port' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.971 seconds; current allocated memory: 107.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.836 seconds; current allocated memory: 111.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_0' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_8' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_9' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_10' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_11' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_12' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_13' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_14' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_15' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_16' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_17' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_18' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_19' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_20' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_21' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_22' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_23' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_24' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_25' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_26' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_27' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_28' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_29' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_30' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_31' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_32' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_33' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_34' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_35' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_36' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_37' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_38' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_39' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_40' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_41' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_42' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_43' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_44' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_45' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_46' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_47' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_48' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_49' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_50' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_51' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_52' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_53' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_54' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_55' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_56' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_57' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_58' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_59' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_60' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_61' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_62' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_63' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8_2port' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'matA_0', 'matA_1', 'matA_2', 'matA_3', 'matA_4', 'matA_5', 'matA_6', 'matA_7', 'matB_0', 'matB_1', 'matB_2', 'matB_3', 'matB_4', 'matB_5', 'matB_6', 'matB_7', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23', 'result_24', 'result_25', 'result_26', 'result_27', 'result_28', 'result_29', 'result_30', 'result_31', 'result_32', 'result_33', 'result_34', 'result_35', 'result_36', 'result_37', 'result_38', 'result_39', 'result_40', 'result_41', 'result_42', 'result_43', 'result_44', 'result_45', 'result_46', 'result_47', 'result_48', 'result_49', 'result_50', 'result_51', 'result_52', 'result_53', 'result_54', 'result_55', 'result_56', 'result_57', 'result_58', 'result_59', 'result_60', 'result_61', 'result_62' and 'result_63' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_mux_83_32_1_1' to 'sys_matmul8x8_2pobkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pobkb': 91 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8_2port'.
INFO: [HLS 200-111]  Elapsed time: 1.858 seconds; current allocated memory: 118.961 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 203.238 ; gain = 112.668
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8_2port.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8_2port.
INFO: [HLS 200-112] Total elapsed time: 24.138 seconds; peak allocated memory: 118.961 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Matmul_2/src/sys_matmul8x8_port2.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.473 ; gain = 89.141
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.473 ; gain = 89.141
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 178.473 ; gain = 89.141
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 178.473 ; gain = 89.141
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (Matmul_2/src/sys_matmul8x8_port2.cpp:29) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (Matmul_2/src/sys_matmul8x8_port2.cpp:39) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4' (Matmul_2/src/sys_matmul8x8_port2.cpp:69) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (Matmul_2/src/sys_matmul8x8_port2.cpp:23) in function 'sys_matmul8x8_2port' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (Matmul_2/src/sys_matmul8x8_port2.cpp:23) in function 'sys_matmul8x8_2port' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:31) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:42) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:43) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:49) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:56) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:57) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:72) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:73) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:79) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:86) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:87) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'sum'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matA' (Matmul_2/src/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matB' (Matmul_2/src/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (Matmul_2/src/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'a.0' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.4' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.5' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.6' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.7' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.0' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.4' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.5' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.6' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.7' (Matmul_2/src/sys_matmul8x8_port2.cpp:12) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 178.473 ; gain = 89.141
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 178.473 ; gain = 89.141
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8_2port' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.66 seconds; current allocated memory: 106.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.713 seconds; current allocated memory: 110.896 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_0' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_9' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_10' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_11' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_12' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_13' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_14' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_15' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_16' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_17' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_18' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_19' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_20' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_21' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_22' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_23' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_24' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_25' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_26' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_27' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_28' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_29' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_30' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_31' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_32' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_33' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_34' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_35' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_36' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_37' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_38' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_39' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_40' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_41' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_42' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_43' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_44' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_45' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_46' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_47' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_48' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_49' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_50' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_51' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_52' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_53' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_54' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_55' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_56' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_57' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_58' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_59' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_60' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_61' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_62' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_63' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8_2port' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'matA_0', 'matA_1', 'matA_2', 'matA_3', 'matA_4', 'matA_5', 'matA_6', 'matA_7', 'matB_0', 'matB_1', 'matB_2', 'matB_3', 'matB_4', 'matB_5', 'matB_6', 'matB_7', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23', 'result_24', 'result_25', 'result_26', 'result_27', 'result_28', 'result_29', 'result_30', 'result_31', 'result_32', 'result_33', 'result_34', 'result_35', 'result_36', 'result_37', 'result_38', 'result_39', 'result_40', 'result_41', 'result_42', 'result_43', 'result_44', 'result_45', 'result_46', 'result_47', 'result_48', 'result_49', 'result_50', 'result_51', 'result_52', 'result_53', 'result_54', 'result_55', 'result_56', 'result_57', 'result_58', 'result_59', 'result_60', 'result_61', 'result_62' and 'result_63' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_mux_83_32_1_1' to 'sys_matmul8x8_2pobkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pobkb': 91 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8_2port'.
INFO: [HLS 200-111]  Elapsed time: 1.779 seconds; current allocated memory: 118.268 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 201.363 ; gain = 112.031
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8_2port.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8_2port.
INFO: [HLS 200-112] Total elapsed time: 23.474 seconds; peak allocated memory: 118.268 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Matmul_2/src/sys_matmul8x8_port2.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 178.910 ; gain = 89.266
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 178.910 ; gain = 89.266
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.910 ; gain = 89.266
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.910 ; gain = 89.266
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (Matmul_2/src/sys_matmul8x8_port2.cpp:20) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (Matmul_2/src/sys_matmul8x8_port2.cpp:30) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (Matmul_2/src/sys_matmul8x8_port2.cpp:60) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:22) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:33) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:34) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:40) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:47) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:48) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:63) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:64) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:70) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:77) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:78) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'matA' (Matmul_2/src/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matB' (Matmul_2/src/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a' (Matmul_2/src/sys_matmul8x8_port2.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (Matmul_2/src/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'a.0' (Matmul_2/src/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.4' (Matmul_2/src/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.5' (Matmul_2/src/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.6' (Matmul_2/src/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.7' (Matmul_2/src/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.0' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.4' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.5' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.6' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.7' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 178.910 ; gain = 89.266
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 178.910 ; gain = 89.266
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8_2port' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.674 seconds; current allocated memory: 106.686 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.767 seconds; current allocated memory: 110.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_0' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_9' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_10' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_11' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_12' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_13' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_14' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_15' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_16' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_17' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_18' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_19' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_20' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_21' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_22' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_23' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_24' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_25' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_26' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_27' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_28' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_29' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_30' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_31' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_32' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_33' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_34' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_35' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_36' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_37' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_38' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_39' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_40' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_41' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_42' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_43' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_44' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_45' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_46' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_47' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_48' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_49' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_50' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_51' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_52' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_53' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_54' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_55' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_56' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_57' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_58' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_59' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_60' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_61' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_62' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_63' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8_2port' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'matA_0', 'matA_1', 'matA_2', 'matA_3', 'matA_4', 'matA_5', 'matA_6', 'matA_7', 'matB_0', 'matB_1', 'matB_2', 'matB_3', 'matB_4', 'matB_5', 'matB_6', 'matB_7', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23', 'result_24', 'result_25', 'result_26', 'result_27', 'result_28', 'result_29', 'result_30', 'result_31', 'result_32', 'result_33', 'result_34', 'result_35', 'result_36', 'result_37', 'result_38', 'result_39', 'result_40', 'result_41', 'result_42', 'result_43', 'result_44', 'result_45', 'result_46', 'result_47', 'result_48', 'result_49', 'result_50', 'result_51', 'result_52', 'result_53', 'result_54', 'result_55', 'result_56', 'result_57', 'result_58', 'result_59', 'result_60', 'result_61', 'result_62' and 'result_63' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_mux_83_32_1_1' to 'sys_matmul8x8_2pobkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pobkb': 91 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8_2port'.
INFO: [HLS 200-111]  Elapsed time: 1.925 seconds; current allocated memory: 118.005 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 200.898 ; gain = 111.254
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8_2port.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8_2port.
INFO: [HLS 200-112] Total elapsed time: 20.727 seconds; peak allocated memory: 118.005 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Matmul_2/src/sys_matmul8x8_port2.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 179.207 ; gain = 88.820
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 179.207 ; gain = 88.820
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 179.207 ; gain = 88.820
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 179.207 ; gain = 88.820
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (Matmul_2/src/sys_matmul8x8_port2.cpp:20) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (Matmul_2/src/sys_matmul8x8_port2.cpp:30) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (Matmul_2/src/sys_matmul8x8_port2.cpp:56) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:22) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:33) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:34) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:40) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:47) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:48) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:59) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:60) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:66) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:73) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:74) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'matA' (Matmul_2/src/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matB' (Matmul_2/src/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a' (Matmul_2/src/sys_matmul8x8_port2.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (Matmul_2/src/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'a.0' (Matmul_2/src/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.4' (Matmul_2/src/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.5' (Matmul_2/src/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.6' (Matmul_2/src/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.7' (Matmul_2/src/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.0' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.4' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.5' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.6' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.7' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 179.207 ; gain = 88.820
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 179.207 ; gain = 88.820
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8_2port' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.637 seconds; current allocated memory: 106.682 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.785 seconds; current allocated memory: 110.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_0' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_9' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_10' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_11' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_12' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_13' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_14' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_15' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_16' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_17' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_18' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_19' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_20' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_21' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_22' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_23' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_24' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_25' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_26' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_27' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_28' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_29' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_30' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_31' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_32' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_33' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_34' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_35' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_36' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_37' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_38' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_39' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_40' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_41' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_42' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_43' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_44' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_45' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_46' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_47' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_48' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_49' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_50' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_51' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_52' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_53' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_54' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_55' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_56' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_57' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_58' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_59' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_60' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_61' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_62' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_63' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8_2port' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'matA_0', 'matA_1', 'matA_2', 'matA_3', 'matA_4', 'matA_5', 'matA_6', 'matA_7', 'matB_0', 'matB_1', 'matB_2', 'matB_3', 'matB_4', 'matB_5', 'matB_6', 'matB_7', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23', 'result_24', 'result_25', 'result_26', 'result_27', 'result_28', 'result_29', 'result_30', 'result_31', 'result_32', 'result_33', 'result_34', 'result_35', 'result_36', 'result_37', 'result_38', 'result_39', 'result_40', 'result_41', 'result_42', 'result_43', 'result_44', 'result_45', 'result_46', 'result_47', 'result_48', 'result_49', 'result_50', 'result_51', 'result_52', 'result_53', 'result_54', 'result_55', 'result_56', 'result_57', 'result_58', 'result_59', 'result_60', 'result_61', 'result_62' and 'result_63' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_mux_83_32_1_1' to 'sys_matmul8x8_2pobkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pobkb': 91 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8_2port'.
INFO: [HLS 200-111]  Elapsed time: 1.8 seconds; current allocated memory: 118.001 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 200.953 ; gain = 110.566
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8_2port.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8_2port.
INFO: [HLS 200-112] Total elapsed time: 20.55 seconds; peak allocated memory: 118.001 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Matmul_2/src/sys_matmul8x8_port2.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 178.379 ; gain = 89.004
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 178.379 ; gain = 89.004
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.379 ; gain = 89.004
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.379 ; gain = 89.004
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (Matmul_2/src/sys_matmul8x8_port2.cpp:20) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (Matmul_2/src/sys_matmul8x8_port2.cpp:30) in function 'sys_matmul8x8_2port' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2.3.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:48) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (Matmul_2/src/sys_matmul8x8_port2.cpp:57) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:22) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:33) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:34) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:40) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:47) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:48) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:60) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:61) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:67) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:74) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:75) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'matA' (Matmul_2/src/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matB' (Matmul_2/src/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a' (Matmul_2/src/sys_matmul8x8_port2.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (Matmul_2/src/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'a.0' (Matmul_2/src/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.4' (Matmul_2/src/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.5' (Matmul_2/src/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.6' (Matmul_2/src/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.7' (Matmul_2/src/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.0' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.4' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.5' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.6' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.7' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 178.379 ; gain = 89.004
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 178.379 ; gain = 89.004
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8_2port' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.745 seconds; current allocated memory: 106.685 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.142 seconds; current allocated memory: 110.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_0' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_9' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_10' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_11' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_12' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_13' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_14' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_15' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_16' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_17' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_18' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_19' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_20' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_21' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_22' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_23' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_24' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_25' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_26' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_27' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_28' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_29' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_30' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_31' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_32' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_33' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_34' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_35' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_36' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_37' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_38' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_39' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_40' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_41' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_42' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_43' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_44' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_45' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_46' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_47' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_48' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_49' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_50' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_51' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_52' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_53' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_54' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_55' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_56' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_57' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_58' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_59' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_60' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_61' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_62' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_63' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8_2port' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'matA_0', 'matA_1', 'matA_2', 'matA_3', 'matA_4', 'matA_5', 'matA_6', 'matA_7', 'matB_0', 'matB_1', 'matB_2', 'matB_3', 'matB_4', 'matB_5', 'matB_6', 'matB_7', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23', 'result_24', 'result_25', 'result_26', 'result_27', 'result_28', 'result_29', 'result_30', 'result_31', 'result_32', 'result_33', 'result_34', 'result_35', 'result_36', 'result_37', 'result_38', 'result_39', 'result_40', 'result_41', 'result_42', 'result_43', 'result_44', 'result_45', 'result_46', 'result_47', 'result_48', 'result_49', 'result_50', 'result_51', 'result_52', 'result_53', 'result_54', 'result_55', 'result_56', 'result_57', 'result_58', 'result_59', 'result_60', 'result_61', 'result_62' and 'result_63' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_mux_83_32_1_1' to 'sys_matmul8x8_2pobkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pobkb': 91 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8_2port'.
INFO: [HLS 200-111]  Elapsed time: 1.989 seconds; current allocated memory: 118.004 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 201.258 ; gain = 111.883
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8_2port.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8_2port.
INFO: [HLS 200-112] Total elapsed time: 21.859 seconds; peak allocated memory: 118.004 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Matmul_2/src/sys_matmul8x8_port2_2.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 177.777 ; gain = 87.145
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 177.777 ; gain = 87.145
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 179.137 ; gain = 88.504
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 210.988 ; gain = 120.355
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:41) in function 'sys_matmul8x8_2port_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:51) in function 'sys_matmul8x8_2port_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:78) in function 'sys_matmul8x8_2port_2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:43) in function 'sys_matmul8x8_2port_2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:54) in function 'sys_matmul8x8_2port_2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:55) in function 'sys_matmul8x8_2port_2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:61) in function 'sys_matmul8x8_2port_2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:68) in function 'sys_matmul8x8_2port_2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3.1' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:69) in function 'sys_matmul8x8_2port_2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:81) in function 'sys_matmul8x8_2port_2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:82) in function 'sys_matmul8x8_2port_2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:88) in function 'sys_matmul8x8_2port_2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:95) in function 'sys_matmul8x8_2port_2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3.1' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:96) in function 'sys_matmul8x8_2port_2' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'matA' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matB' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'a.0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.1' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.2' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.3' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.4' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.5' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.6' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.7' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.1' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.2' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.3' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.4' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.5' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.6' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.7' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:11) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 276.039 ; gain = 185.406
WARNING: [XFORM 203-631] Renaming function '__hls_fptosi_float_i32' to '__hls_fptosi_float_i' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:15:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 287.520 ; gain = 196.887
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8_2port_2' ...
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_float_i' to 'p_hls_fptosi_float_i'.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'FAddSub_nodsp' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:22) on 'alloca' operation ('sum0', Matmul_2/src/sys_matmul8x8_port2_2.cpp:20) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Fmul_nodsp' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:31) on 'alloca' operation ('mul0', Matmul_2/src/sys_matmul8x8_port2_2.cpp:21) due to incompatible operation sets.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptosi_float_i' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '__hls_fptosi_float_i'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.873 seconds; current allocated memory: 230.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 230.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8_2port_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2port_2' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between s_axi write on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:72) and s_axi read on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:71).
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2port_2' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between s_axi write on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:72) and s_axi read on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:71).
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2port_2' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between s_axi write on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:72) and s_axi read on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:71).
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2port_2' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between s_axi write on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:72) and s_axi read on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:71).
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2port_2' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between s_axi write on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:72) and s_axi read on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:71).
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2port_2' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 1)
   between s_axi write on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:72) and s_axi read on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 26.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2port_2' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between s_axi write on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:99) and s_axi read on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:98).
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2port_2' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between s_axi write on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:99) and s_axi read on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:98).
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2port_2' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between s_axi write on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:99) and s_axi read on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:98).
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2port_2' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between s_axi write on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:99) and s_axi read on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:98).
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2port_2' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between s_axi write on port 'result_9' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:99) and s_axi read on port 'result_9' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:98).
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2port_2' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 1)
   between s_axi write on port 'result_9' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:99) and s_axi read on port 'result_9' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:98).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 26.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.52 seconds; current allocated memory: 235.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.9002ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'call' operation ('tmp_2_0_1', Matmul_2/src/sys_matmul8x8_port2_2.cpp:72) to '__hls_fptosi_float_i' (10.9 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.713 seconds; current allocated memory: 242.413 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptosi_float_i' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptosi_float_i'.
INFO: [HLS 200-111]  Elapsed time: 2.509 seconds; current allocated memory: 243.256 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8_2port_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matA_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matA_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matA_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matA_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matA_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matA_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matA_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matA_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matB_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matB_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matB_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matB_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matB_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matB_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matB_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matB_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_0' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_1' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_2' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_3' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_4' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_5' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_6' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_7' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_8' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_9' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_10' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_11' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_12' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_13' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_14' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_15' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_16' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_17' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_18' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_19' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_20' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_21' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_22' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_23' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_24' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_25' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_26' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_27' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_28' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_29' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_30' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_31' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_32' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_33' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_34' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_35' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_36' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_37' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_38' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_39' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_40' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_41' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_42' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_43' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_44' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_45' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_46' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_47' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_48' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_49' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_50' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_51' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_52' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_53' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_54' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_55' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_56' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_57' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_58' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_59' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_60' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_61' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_62' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_63' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8_2port_2' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'matA_0', 'matA_1', 'matA_2', 'matA_3', 'matA_4', 'matA_5', 'matA_6', 'matA_7', 'matB_0', 'matB_1', 'matB_2', 'matB_3', 'matB_4', 'matB_5', 'matB_6', 'matB_7', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23', 'result_24', 'result_25', 'result_26', 'result_27', 'result_28', 'result_29', 'result_30', 'result_31', 'result_32', 'result_33', 'result_34', 'result_35', 'result_36', 'result_37', 'result_38', 'result_39', 'result_40', 'result_41', 'result_42', 'result_43', 'result_44', 'result_45', 'result_46', 'result_47', 'result_48', 'result_49', 'result_50', 'result_51', 'result_52', 'result_53', 'result_54', 'result_55', 'result_56', 'result_57', 'result_58', 'result_59', 'result_60', 'result_61', 'result_62' and 'result_63' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_2_fadd_32ns_32ns_32_5_full_dsp_1' to 'sys_matmul8x8_2pobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_2_sitofp_32ns_32_6_1' to 'sys_matmul8x8_2pocud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_2_mux_83_32_1_1' to 'sys_matmul8x8_2podEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pobkb': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pocud': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2podEe': 91 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8_2port_2'.
INFO: [HLS 200-111]  Elapsed time: 1.466 seconds; current allocated memory: 253.415 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 91.74 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:22 ; elapsed = 00:00:38 . Memory (MB): peak = 351.648 ; gain = 261.016
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8_2port_2.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8_2port_2.
INFO: [HLS 200-112] Total elapsed time: 38.172 seconds; peak allocated memory: 253.415 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Matmul_2/src/sys_matmul8x8_port2_2.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.520 ; gain = 88.391
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.520 ; gain = 88.391
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 178.684 ; gain = 88.555
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 210.742 ; gain = 120.613
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:41) in function 'sys_matmul8x8_2port_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:51) in function 'sys_matmul8x8_2port_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:78) in function 'sys_matmul8x8_2port_2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:43) in function 'sys_matmul8x8_2port_2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:54) in function 'sys_matmul8x8_2port_2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:55) in function 'sys_matmul8x8_2port_2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:61) in function 'sys_matmul8x8_2port_2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:68) in function 'sys_matmul8x8_2port_2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3.1' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:69) in function 'sys_matmul8x8_2port_2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:81) in function 'sys_matmul8x8_2port_2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:82) in function 'sys_matmul8x8_2port_2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:88) in function 'sys_matmul8x8_2port_2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:95) in function 'sys_matmul8x8_2port_2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3.1' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:96) in function 'sys_matmul8x8_2port_2' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'matA' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matB' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'a.0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.1' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.2' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.3' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.4' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.5' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.6' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.7' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.1' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.2' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.3' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.4' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.5' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.6' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.7' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:11) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 274.848 ; gain = 184.719
WARNING: [XFORM 203-631] Renaming function '__hls_fptosi_float_i32' to '__hls_fptosi_float_i' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:15:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 288.270 ; gain = 198.141
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8_2port_2' ...
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_float_i' to 'p_hls_fptosi_float_i'.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'FAddSub_nodsp' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:22) on 'alloca' operation ('sum0', Matmul_2/src/sys_matmul8x8_port2_2.cpp:20) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Fmul_nodsp' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:31) on 'alloca' operation ('mul0', Matmul_2/src/sys_matmul8x8_port2_2.cpp:21) due to incompatible operation sets.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptosi_float_i' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '__hls_fptosi_float_i'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.452 seconds; current allocated memory: 230.827 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 230.937 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8_2port_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2port_2' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between s_axi write on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:72) and s_axi read on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:71).
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2port_2' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between s_axi write on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:72) and s_axi read on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:71).
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2port_2' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between s_axi write on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:72) and s_axi read on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:71).
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2port_2' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between s_axi write on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:72) and s_axi read on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:71).
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2port_2' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between s_axi write on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:72) and s_axi read on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:71).
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2port_2' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 1)
   between s_axi write on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:72) and s_axi read on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2port_2' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between s_axi write on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:99) and s_axi read on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:98).
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2port_2' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between s_axi write on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:99) and s_axi read on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:98).
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2port_2' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between s_axi write on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:99) and s_axi read on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:98).
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2port_2' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between s_axi write on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:99) and s_axi read on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:98).
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2port_2' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between s_axi write on port 'result_1' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:99) and s_axi read on port 'result_1' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:98).
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2port_2' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 1)
   between s_axi write on port 'result_1' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:99) and s_axi read on port 'result_1' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:98).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 26.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.523 seconds; current allocated memory: 237.026 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.9974ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'call' operation ('tmp_5_1_1', Matmul_2/src/sys_matmul8x8_port2_2.cpp:72) to '__hls_fptosi_float_i' (11 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.868 seconds; current allocated memory: 246.111 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptosi_float_i' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptosi_float_i'.
INFO: [HLS 200-111]  Elapsed time: 2.892 seconds; current allocated memory: 247.661 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8_2port_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matA_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matA_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matA_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matA_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matA_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matA_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matA_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matA_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matB_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matB_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matB_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matB_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matB_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matB_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matB_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matB_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_0' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_1' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_2' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_3' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_4' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_5' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_6' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_7' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_8' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_9' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_10' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_11' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_12' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_13' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_14' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_15' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_16' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_17' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_18' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_19' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_20' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_21' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_22' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_23' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_24' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_25' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_26' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_27' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_28' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_29' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_30' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_31' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_32' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_33' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_34' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_35' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_36' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_37' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_38' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_39' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_40' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_41' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_42' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_43' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_44' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_45' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_46' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_47' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_48' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_49' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_50' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_51' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_52' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_53' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_54' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_55' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_56' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_57' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_58' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_59' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_60' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_61' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_62' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_63' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8_2port_2' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'matA_0', 'matA_1', 'matA_2', 'matA_3', 'matA_4', 'matA_5', 'matA_6', 'matA_7', 'matB_0', 'matB_1', 'matB_2', 'matB_3', 'matB_4', 'matB_5', 'matB_6', 'matB_7', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23', 'result_24', 'result_25', 'result_26', 'result_27', 'result_28', 'result_29', 'result_30', 'result_31', 'result_32', 'result_33', 'result_34', 'result_35', 'result_36', 'result_37', 'result_38', 'result_39', 'result_40', 'result_41', 'result_42', 'result_43', 'result_44', 'result_45', 'result_46', 'result_47', 'result_48', 'result_49', 'result_50', 'result_51', 'result_52', 'result_53', 'result_54', 'result_55', 'result_56', 'result_57', 'result_58', 'result_59', 'result_60', 'result_61', 'result_62' and 'result_63' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_2_fadd_32ns_32ns_32_5_full_dsp_1' to 'sys_matmul8x8_2pobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_2_fmul_32ns_32ns_32_4_max_dsp_1' to 'sys_matmul8x8_2pocud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_2_sitofp_32ns_32_6_1' to 'sys_matmul8x8_2podEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pobkb': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pocud': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2podEe': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8_2port_2'.
INFO: [HLS 200-111]  Elapsed time: 1.686 seconds; current allocated memory: 257.578 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 90.93 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:22 ; elapsed = 00:00:38 . Memory (MB): peak = 365.168 ; gain = 275.039
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8_2port_2.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8_2port_2.
INFO: [HLS 200-112] Total elapsed time: 38.107 seconds; peak allocated memory: 257.578 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Matmul_2/src/sys_matmul8x8_port2_2.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 179.621 ; gain = 90.082
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 179.621 ; gain = 90.082
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 179.621 ; gain = 90.082
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 179.621 ; gain = 90.082
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:41) in function 'sys_matmul8x8_2port_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:51) in function 'sys_matmul8x8_2port_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:78) in function 'sys_matmul8x8_2port_2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:43) in function 'sys_matmul8x8_2port_2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:54) in function 'sys_matmul8x8_2port_2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:55) in function 'sys_matmul8x8_2port_2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:61) in function 'sys_matmul8x8_2port_2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:68) in function 'sys_matmul8x8_2port_2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3.1' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:69) in function 'sys_matmul8x8_2port_2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:81) in function 'sys_matmul8x8_2port_2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:82) in function 'sys_matmul8x8_2port_2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:88) in function 'sys_matmul8x8_2port_2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:95) in function 'sys_matmul8x8_2port_2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3.1' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:96) in function 'sys_matmul8x8_2port_2' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'matA' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matB' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'a.0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.1' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.2' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.3' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.4' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.5' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.6' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.7' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.1' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.2' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.3' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.4' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.5' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.6' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.7' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:11) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 179.621 ; gain = 90.082
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 179.621 ; gain = 90.082
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8_2port_2' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'FAddSub_nodsp' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:22) on 'alloca' operation ('sum0', Matmul_2/src/sys_matmul8x8_port2_2.cpp:20) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Fmul_nodsp' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:31) on 'alloca' operation ('mul0', Matmul_2/src/sys_matmul8x8_port2_2.cpp:21) due to incompatible operation sets.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8_2port_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2port_2' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between s_axi write on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:72) and s_axi read on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:71).
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2port_2' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between s_axi write on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:72) and s_axi read on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:71).
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2port_2' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between s_axi write on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:72) and s_axi read on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:71).
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2port_2' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between s_axi write on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:72) and s_axi read on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2port_2' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between s_axi write on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:99) and s_axi read on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:98).
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2port_2' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between s_axi write on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:99) and s_axi read on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:98).
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2port_2' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between s_axi write on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:99) and s_axi read on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:98).
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2port_2' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between s_axi write on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:99) and s_axi read on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:98).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.725 seconds; current allocated memory: 110.421 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.912 seconds; current allocated memory: 117.877 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8_2port_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matA_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matA_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matA_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matA_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matA_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matA_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matA_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matA_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matB_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matB_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matB_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matB_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matB_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matB_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matB_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matB_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_0' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_1' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_2' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_3' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_4' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_5' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_6' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_7' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_8' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_9' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_10' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_11' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_12' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_13' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_14' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_15' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_16' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_17' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_18' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_19' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_20' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_21' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_22' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_23' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_24' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_25' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_26' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_27' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_28' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_29' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_30' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_31' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_32' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_33' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_34' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_35' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_36' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_37' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_38' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_39' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_40' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_41' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_42' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_43' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_44' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_45' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_46' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_47' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_48' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_49' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_50' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_51' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_52' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_53' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_54' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_55' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_56' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_57' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_58' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_59' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_60' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_61' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_62' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_63' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8_2port_2' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'matA_0', 'matA_1', 'matA_2', 'matA_3', 'matA_4', 'matA_5', 'matA_6', 'matA_7', 'matB_0', 'matB_1', 'matB_2', 'matB_3', 'matB_4', 'matB_5', 'matB_6', 'matB_7', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23', 'result_24', 'result_25', 'result_26', 'result_27', 'result_28', 'result_29', 'result_30', 'result_31', 'result_32', 'result_33', 'result_34', 'result_35', 'result_36', 'result_37', 'result_38', 'result_39', 'result_40', 'result_41', 'result_42', 'result_43', 'result_44', 'result_45', 'result_46', 'result_47', 'result_48', 'result_49', 'result_50', 'result_51', 'result_52', 'result_53', 'result_54', 'result_55', 'result_56', 'result_57', 'result_58', 'result_59', 'result_60', 'result_61', 'result_62' and 'result_63' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_2_fadd_32ns_32ns_32_5_full_dsp_1' to 'sys_matmul8x8_2pobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_2_fmul_32ns_32ns_32_4_max_dsp_1' to 'sys_matmul8x8_2pocud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pobkb': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pocud': 14 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8_2port_2'.
INFO: [HLS 200-111]  Elapsed time: 3.121 seconds; current allocated memory: 126.536 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 107.33 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 222.105 ; gain = 132.566
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8_2port_2.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8_2port_2.
INFO: [HLS 200-112] Total elapsed time: 28.409 seconds; peak allocated memory: 126.536 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Matmul_2/src/sys_matmul8x8_port2_2.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 178.289 ; gain = 88.203
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 178.289 ; gain = 88.203
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.289 ; gain = 88.203
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.289 ; gain = 88.203
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:25) in function 'sys_matmul8x8_2port_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:35) in function 'sys_matmul8x8_2port_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:64) in function 'sys_matmul8x8_2port_2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:27) in function 'sys_matmul8x8_2port_2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:38) in function 'sys_matmul8x8_2port_2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:39) in function 'sys_matmul8x8_2port_2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:45) in function 'sys_matmul8x8_2port_2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:52) in function 'sys_matmul8x8_2port_2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3.1' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:53) in function 'sys_matmul8x8_2port_2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:67) in function 'sys_matmul8x8_2port_2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:68) in function 'sys_matmul8x8_2port_2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:74) in function 'sys_matmul8x8_2port_2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:81) in function 'sys_matmul8x8_2port_2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3.1' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:82) in function 'sys_matmul8x8_2port_2' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'matA' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matB' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'a.0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.1' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.2' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.3' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.4' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.5' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.6' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.7' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.1' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.2' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.3' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.4' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.5' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.6' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.7' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:11) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 178.289 ; gain = 88.203
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 178.289 ; gain = 88.203
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8_2port_2' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Fmul_nodsp' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:86): '' does not exist or is optimized away.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8_2port_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2port_2' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between s_axi write on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:58) and s_axi read on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:57).
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2port_2' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between s_axi write on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:58) and s_axi read on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:57).
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2port_2' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between s_axi write on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:58) and s_axi read on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:57).
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2port_2' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between s_axi write on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:58) and s_axi read on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:57).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2port_2' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between s_axi write on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:87) and s_axi read on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:86).
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2port_2' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between s_axi write on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:87) and s_axi read on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:86).
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2port_2' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between s_axi write on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:87) and s_axi read on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:86).
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2port_2' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between s_axi write on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:87) and s_axi read on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:86).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.654 seconds; current allocated memory: 115.771 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.164 seconds; current allocated memory: 124.851 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8_2port_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matA_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matA_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matA_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matA_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matA_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matA_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matA_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matA_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matB_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matB_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matB_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matB_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matB_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matB_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matB_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matB_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_0' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_1' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_2' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_3' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_4' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_5' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_6' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_7' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_8' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_9' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_10' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_11' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_12' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_13' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_14' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_15' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_16' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_17' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_18' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_19' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_20' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_21' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_22' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_23' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_24' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_25' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_26' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_27' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_28' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_29' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_30' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_31' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_32' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_33' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_34' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_35' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_36' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_37' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_38' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_39' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_40' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_41' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_42' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_43' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_44' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_45' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_46' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_47' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_48' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_49' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_50' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_51' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_52' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_53' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_54' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_55' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_56' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_57' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_58' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_59' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_60' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_61' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_62' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_63' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8_2port_2' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'matA_0', 'matA_1', 'matA_2', 'matA_3', 'matA_4', 'matA_5', 'matA_6', 'matA_7', 'matB_0', 'matB_1', 'matB_2', 'matB_3', 'matB_4', 'matB_5', 'matB_6', 'matB_7', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23', 'result_24', 'result_25', 'result_26', 'result_27', 'result_28', 'result_29', 'result_30', 'result_31', 'result_32', 'result_33', 'result_34', 'result_35', 'result_36', 'result_37', 'result_38', 'result_39', 'result_40', 'result_41', 'result_42', 'result_43', 'result_44', 'result_45', 'result_46', 'result_47', 'result_48', 'result_49', 'result_50', 'result_51', 'result_52', 'result_53', 'result_54', 'result_55', 'result_56', 'result_57', 'result_58', 'result_59', 'result_60', 'result_61', 'result_62' and 'result_63' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_2_fadd_32ns_32ns_32_5_no_dsp_1' to 'sys_matmul8x8_2pobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_2_fmul_32ns_32ns_32_4_no_dsp_1' to 'sys_matmul8x8_2pocud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pobkb': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pocud': 14 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8_2port_2'.
INFO: [HLS 200-111]  Elapsed time: 3.645 seconds; current allocated memory: 133.591 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 103.57 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 231.996 ; gain = 141.910
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8_2port_2.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8_2port_2.
INFO: [HLS 200-112] Total elapsed time: 35.583 seconds; peak allocated memory: 133.591 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Matmul_2/src/sys_matmul8x8_port2_2.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 179.117 ; gain = 88.859
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 179.117 ; gain = 88.859
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 179.117 ; gain = 88.859
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 179.117 ; gain = 88.859
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:25) in function 'sys_matmul8x8_2port_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:35) in function 'sys_matmul8x8_2port_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:64) in function 'sys_matmul8x8_2port_2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:27) in function 'sys_matmul8x8_2port_2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:38) in function 'sys_matmul8x8_2port_2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:39) in function 'sys_matmul8x8_2port_2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:45) in function 'sys_matmul8x8_2port_2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:52) in function 'sys_matmul8x8_2port_2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3.1' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:53) in function 'sys_matmul8x8_2port_2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:67) in function 'sys_matmul8x8_2port_2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:68) in function 'sys_matmul8x8_2port_2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:74) in function 'sys_matmul8x8_2port_2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:81) in function 'sys_matmul8x8_2port_2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3.1' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:82) in function 'sys_matmul8x8_2port_2' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'matA' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matB' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'a.0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.1' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.2' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.3' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.4' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.5' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.6' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.7' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.1' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.2' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.3' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.4' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.5' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.6' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.7' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:11) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 179.117 ; gain = 88.859
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 179.117 ; gain = 88.859
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8_2port_2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8_2port_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2port_2' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between s_axi write on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:58) and s_axi read on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:57).
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2port_2' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between s_axi write on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:58) and s_axi read on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:57).
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2port_2' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between s_axi write on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:58) and s_axi read on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:57).
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2port_2' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between s_axi write on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:58) and s_axi read on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:57).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2port_2' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between s_axi write on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:87) and s_axi read on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:86).
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2port_2' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between s_axi write on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:87) and s_axi read on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:86).
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2port_2' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between s_axi write on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:87) and s_axi read on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:86).
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2port_2' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between s_axi write on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:87) and s_axi read on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:86).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.283 seconds; current allocated memory: 112.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.091 seconds; current allocated memory: 121.007 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8_2port_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matA_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matA_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matA_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matA_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matA_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matA_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matA_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matA_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matB_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matB_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matB_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matB_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matB_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matB_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matB_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matB_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_0' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_1' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_2' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_3' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_4' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_5' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_6' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_7' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_8' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_9' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_10' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_11' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_12' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_13' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_14' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_15' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_16' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_17' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_18' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_19' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_20' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_21' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_22' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_23' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_24' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_25' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_26' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_27' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_28' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_29' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_30' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_31' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_32' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_33' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_34' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_35' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_36' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_37' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_38' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_39' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_40' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_41' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_42' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_43' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_44' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_45' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_46' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_47' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_48' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_49' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_50' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_51' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_52' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_53' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_54' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_55' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_56' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_57' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_58' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_59' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_60' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_61' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_62' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_63' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8_2port_2' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'matA_0', 'matA_1', 'matA_2', 'matA_3', 'matA_4', 'matA_5', 'matA_6', 'matA_7', 'matB_0', 'matB_1', 'matB_2', 'matB_3', 'matB_4', 'matB_5', 'matB_6', 'matB_7', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23', 'result_24', 'result_25', 'result_26', 'result_27', 'result_28', 'result_29', 'result_30', 'result_31', 'result_32', 'result_33', 'result_34', 'result_35', 'result_36', 'result_37', 'result_38', 'result_39', 'result_40', 'result_41', 'result_42', 'result_43', 'result_44', 'result_45', 'result_46', 'result_47', 'result_48', 'result_49', 'result_50', 'result_51', 'result_52', 'result_53', 'result_54', 'result_55', 'result_56', 'result_57', 'result_58', 'result_59', 'result_60', 'result_61', 'result_62' and 'result_63' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_2_fadd_32ns_32ns_32_5_no_dsp_1' to 'sys_matmul8x8_2pobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_2_fadd_32ns_32ns_32_5_full_dsp_1' to 'sys_matmul8x8_2pocud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_2_fmul_32ns_32ns_32_4_no_dsp_1' to 'sys_matmul8x8_2podEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_2_fmul_32ns_32ns_32_4_max_dsp_1' to 'sys_matmul8x8_2poeOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pobkb': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pocud': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2podEe': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2poeOg': 14 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8_2port_2'.
INFO: [HLS 200-111]  Elapsed time: 3.556 seconds; current allocated memory: 130.239 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 103.87 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 227.691 ; gain = 137.434
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8_2port_2.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8_2port_2.
INFO: [HLS 200-112] Total elapsed time: 32.47 seconds; peak allocated memory: 130.239 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Matmul_2/src/sys_matmul8x8_port2_2.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 179.164 ; gain = 88.816
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 179.164 ; gain = 88.816
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 179.164 ; gain = 88.816
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 179.164 ; gain = 88.816
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:25) in function 'sys_matmul8x8_2port_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:35) in function 'sys_matmul8x8_2port_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:64) in function 'sys_matmul8x8_2port_2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:27) in function 'sys_matmul8x8_2port_2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:38) in function 'sys_matmul8x8_2port_2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:39) in function 'sys_matmul8x8_2port_2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:45) in function 'sys_matmul8x8_2port_2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:52) in function 'sys_matmul8x8_2port_2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3.1' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:53) in function 'sys_matmul8x8_2port_2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:67) in function 'sys_matmul8x8_2port_2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:68) in function 'sys_matmul8x8_2port_2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:74) in function 'sys_matmul8x8_2port_2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:81) in function 'sys_matmul8x8_2port_2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3.1' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:82) in function 'sys_matmul8x8_2port_2' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'matA' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matB' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'a.0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.1' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.2' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.3' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.4' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.5' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.6' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.7' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.1' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.2' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.3' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.4' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.5' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.6' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.7' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:11) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 179.164 ; gain = 88.816
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 179.164 ; gain = 88.816
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8_2port_2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8_2port_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2port_2' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between s_axi write on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:58) and s_axi read on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:57).
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2port_2' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between s_axi write on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:58) and s_axi read on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:57).
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2port_2' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between s_axi write on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:58) and s_axi read on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:57).
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2port_2' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between s_axi write on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:58) and s_axi read on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:57).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 14.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2port_2' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between s_axi write on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:87) and s_axi read on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:86).
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2port_2' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between s_axi write on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:87) and s_axi read on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:86).
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2port_2' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between s_axi write on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:87) and s_axi read on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:86).
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2port_2' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between s_axi write on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:87) and s_axi read on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:86).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.08 seconds; current allocated memory: 112.641 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.215 seconds; current allocated memory: 121.128 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8_2port_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matA_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matA_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matA_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matA_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matA_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matA_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matA_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matA_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matB_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matB_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matB_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matB_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matB_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matB_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matB_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matB_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_0' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_1' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_2' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_3' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_4' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_5' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_6' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_7' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_8' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_9' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_10' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_11' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_12' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_13' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_14' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_15' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_16' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_17' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_18' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_19' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_20' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_21' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_22' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_23' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_24' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_25' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_26' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_27' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_28' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_29' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_30' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_31' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_32' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_33' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_34' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_35' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_36' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_37' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_38' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_39' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_40' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_41' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_42' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_43' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_44' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_45' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_46' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_47' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_48' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_49' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_50' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_51' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_52' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_53' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_54' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_55' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_56' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_57' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_58' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_59' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_60' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_61' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_62' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_63' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8_2port_2' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'matA_0', 'matA_1', 'matA_2', 'matA_3', 'matA_4', 'matA_5', 'matA_6', 'matA_7', 'matB_0', 'matB_1', 'matB_2', 'matB_3', 'matB_4', 'matB_5', 'matB_6', 'matB_7', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23', 'result_24', 'result_25', 'result_26', 'result_27', 'result_28', 'result_29', 'result_30', 'result_31', 'result_32', 'result_33', 'result_34', 'result_35', 'result_36', 'result_37', 'result_38', 'result_39', 'result_40', 'result_41', 'result_42', 'result_43', 'result_44', 'result_45', 'result_46', 'result_47', 'result_48', 'result_49', 'result_50', 'result_51', 'result_52', 'result_53', 'result_54', 'result_55', 'result_56', 'result_57', 'result_58', 'result_59', 'result_60', 'result_61', 'result_62' and 'result_63' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_2_fadd_32ns_32ns_32_5_no_dsp_1' to 'sys_matmul8x8_2pobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_2_fadd_32ns_32ns_32_5_full_dsp_1' to 'sys_matmul8x8_2pocud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_2_fmul_32ns_32ns_32_5_med_dsp_1' to 'sys_matmul8x8_2podEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_2_fmul_32ns_32ns_32_4_max_dsp_1' to 'sys_matmul8x8_2poeOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pobkb': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pocud': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2podEe': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2poeOg': 14 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8_2port_2'.
INFO: [HLS 200-111]  Elapsed time: 3.633 seconds; current allocated memory: 130.400 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 105.18 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 228.273 ; gain = 137.926
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8_2port_2.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8_2port_2.
INFO: [HLS 200-112] Total elapsed time: 32.444 seconds; peak allocated memory: 130.400 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Matmul_2/src/sys_matmul8x8_port2_2.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 179.199 ; gain = 89.746
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 179.199 ; gain = 89.746
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 179.199 ; gain = 89.746
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 179.199 ; gain = 89.746
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:25) in function 'sys_matmul8x8_2port_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:35) in function 'sys_matmul8x8_2port_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:63) in function 'sys_matmul8x8_2port_2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:27) in function 'sys_matmul8x8_2port_2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:38) in function 'sys_matmul8x8_2port_2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:39) in function 'sys_matmul8x8_2port_2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:45) in function 'sys_matmul8x8_2port_2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:52) in function 'sys_matmul8x8_2port_2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3.1' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:53) in function 'sys_matmul8x8_2port_2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:66) in function 'sys_matmul8x8_2port_2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:67) in function 'sys_matmul8x8_2port_2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:73) in function 'sys_matmul8x8_2port_2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:80) in function 'sys_matmul8x8_2port_2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3.1' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:81) in function 'sys_matmul8x8_2port_2' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'matA' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matB' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'a.0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.1' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.2' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.3' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.4' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.5' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.6' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.7' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.1' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.2' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.3' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.4' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.5' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.6' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.7' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:11) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 179.199 ; gain = 89.746
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 179.199 ; gain = 89.746
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8_2port_2' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Fmul_meddsp' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:84): '' does not exist or is optimized away.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8_2port_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2port_2' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between s_axi write on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:57) and s_axi read on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:57).
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2port_2' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between s_axi write on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:57) and s_axi read on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:57).
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2port_2' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between s_axi write on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:57) and s_axi read on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:57).
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2port_2' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between s_axi write on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:57) and s_axi read on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:57).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 14.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2port_2' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between s_axi write on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:85) and s_axi read on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:85).
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2port_2' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between s_axi write on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:85) and s_axi read on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:85).
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2port_2' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between s_axi write on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:85) and s_axi read on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:85).
WARNING: [SCHED 204-68] The II Violation in module 'sys_matmul8x8_2port_2' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between s_axi write on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:85) and s_axi read on port 'result_0' (Matmul_2/src/sys_matmul8x8_port2_2.cpp:85).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.842 seconds; current allocated memory: 112.546 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.072 seconds; current allocated memory: 120.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8_2port_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matA_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matA_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matA_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matA_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matA_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matA_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matA_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matA_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matB_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matB_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matB_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matB_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matB_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matB_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matB_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/matB_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_0' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_1' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_2' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_3' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_4' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_5' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_6' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_7' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_8' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_9' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_10' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_11' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_12' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_13' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_14' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_15' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_16' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_17' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_18' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_19' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_20' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_21' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_22' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_23' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_24' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_25' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_26' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_27' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_28' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_29' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_30' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_31' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_32' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_33' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_34' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_35' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_36' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_37' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_38' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_39' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_40' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_41' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_42' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_43' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_44' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_45' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_46' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_47' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_48' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_49' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_50' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_51' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_52' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_53' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_54' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_55' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_56' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_57' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_58' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_59' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_60' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_61' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_62' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port_2/result_63' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8_2port_2' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'matA_0', 'matA_1', 'matA_2', 'matA_3', 'matA_4', 'matA_5', 'matA_6', 'matA_7', 'matB_0', 'matB_1', 'matB_2', 'matB_3', 'matB_4', 'matB_5', 'matB_6', 'matB_7', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23', 'result_24', 'result_25', 'result_26', 'result_27', 'result_28', 'result_29', 'result_30', 'result_31', 'result_32', 'result_33', 'result_34', 'result_35', 'result_36', 'result_37', 'result_38', 'result_39', 'result_40', 'result_41', 'result_42', 'result_43', 'result_44', 'result_45', 'result_46', 'result_47', 'result_48', 'result_49', 'result_50', 'result_51', 'result_52', 'result_53', 'result_54', 'result_55', 'result_56', 'result_57', 'result_58', 'result_59', 'result_60', 'result_61', 'result_62' and 'result_63' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_2_fadd_32ns_32ns_32_5_full_dsp_1' to 'sys_matmul8x8_2pobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_2_fmul_32ns_32ns_32_5_med_dsp_1' to 'sys_matmul8x8_2pocud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pobkb': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pocud': 14 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8_2port_2'.
INFO: [HLS 200-111]  Elapsed time: 3.358 seconds; current allocated memory: 129.705 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 107.33 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 226.789 ; gain = 137.336
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8_2port_2.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8_2port_2.
INFO: [HLS 200-112] Total elapsed time: 31.25 seconds; peak allocated memory: 129.705 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Matmul_2/src/sys_matmul8x8_port2.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 178.215 ; gain = 87.836
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 178.215 ; gain = 87.836
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.215 ; gain = 87.836
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.215 ; gain = 87.836
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (Matmul_2/src/sys_matmul8x8_port2.cpp:20) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (Matmul_2/src/sys_matmul8x8_port2.cpp:30) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:22) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:33) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:34) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:40) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:47) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.4' (Matmul_2/src/sys_matmul8x8_port2.cpp:55) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.4.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:56) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'matA' (Matmul_2/src/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matB' (Matmul_2/src/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a' (Matmul_2/src/sys_matmul8x8_port2.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (Matmul_2/src/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'a.0' (Matmul_2/src/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.4' (Matmul_2/src/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.5' (Matmul_2/src/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.6' (Matmul_2/src/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.7' (Matmul_2/src/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.0' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.4' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.5' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.6' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.7' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Matmul_2/src/sys_matmul8x8_port2.cpp:30:28) to (Matmul_2/src/sys_matmul8x8_port2.cpp:30:23) in function 'sys_matmul8x8_2port'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 178.215 ; gain = 87.836
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 178.215 ; gain = 87.836
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8_2port' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.469 seconds; current allocated memory: 103.567 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.527 seconds; current allocated memory: 106.587 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_0' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_9' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_10' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_11' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_12' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_13' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_14' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_15' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_16' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_17' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_18' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_19' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_20' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_21' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_22' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_23' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_24' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_25' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_26' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_27' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_28' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_29' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_30' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_31' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_32' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_33' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_34' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_35' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_36' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_37' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_38' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_39' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_40' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_41' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_42' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_43' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_44' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_45' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_46' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_47' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_48' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_49' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_50' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_51' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_52' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_53' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_54' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_55' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_56' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_57' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_58' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_59' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_60' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_61' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_62' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_63' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8_2port' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'matA_0', 'matA_1', 'matA_2', 'matA_3', 'matA_4', 'matA_5', 'matA_6', 'matA_7', 'matB_0', 'matB_1', 'matB_2', 'matB_3', 'matB_4', 'matB_5', 'matB_6', 'matB_7', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23', 'result_24', 'result_25', 'result_26', 'result_27', 'result_28', 'result_29', 'result_30', 'result_31', 'result_32', 'result_33', 'result_34', 'result_35', 'result_36', 'result_37', 'result_38', 'result_39', 'result_40', 'result_41', 'result_42', 'result_43', 'result_44', 'result_45', 'result_46', 'result_47', 'result_48', 'result_49', 'result_50', 'result_51', 'result_52', 'result_53', 'result_54', 'result_55', 'result_56', 'result_57', 'result_58', 'result_59', 'result_60', 'result_61', 'result_62' and 'result_63' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_mux_83_32_1_1' to 'sys_matmul8x8_2pobkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pobkb': 91 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8_2port'.
INFO: [HLS 200-111]  Elapsed time: 1.493 seconds; current allocated memory: 112.721 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 190.355 ; gain = 99.977
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8_2port.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8_2port.
INFO: [HLS 200-112] Total elapsed time: 17.702 seconds; peak allocated memory: 112.721 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Matmul_2/src/sys_matmul16x16_port2.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 177.879 ; gain = 87.402
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 177.879 ; gain = 87.402
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 177.879 ; gain = 87.402
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 177.879 ; gain = 87.402
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (Matmul_2/src/sys_matmul16x16_port2.cpp:20) in function 'sys_matmul16x16_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (Matmul_2/src/sys_matmul16x16_port2.cpp:30) in function 'sys_matmul16x16_2port' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (Matmul_2/src/sys_matmul16x16_port2.cpp:22) in function 'sys_matmul16x16_2port' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (Matmul_2/src/sys_matmul16x16_port2.cpp:33) in function 'sys_matmul16x16_2port' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (Matmul_2/src/sys_matmul16x16_port2.cpp:34) in function 'sys_matmul16x16_2port' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (Matmul_2/src/sys_matmul16x16_port2.cpp:40) in function 'sys_matmul16x16_2port' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (Matmul_2/src/sys_matmul16x16_port2.cpp:47) in function 'sys_matmul16x16_2port' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.4' (Matmul_2/src/sys_matmul16x16_port2.cpp:55) in function 'sys_matmul16x16_2port' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.4.1' (Matmul_2/src/sys_matmul16x16_port2.cpp:56) in function 'sys_matmul16x16_2port' completely with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'matA' (Matmul_2/src/sys_matmul16x16_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matB' (Matmul_2/src/sys_matmul16x16_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (Matmul_2/src/sys_matmul16x16_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'a.0' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.1' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.2' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.3' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.4' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.5' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.6' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.7' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.8' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.9' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.10' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.11' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.12' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.13' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.14' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.15' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.0' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.1' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.2' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.3' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.4' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.5' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.6' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.7' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.8' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.9' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.10' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.11' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.12' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.13' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.14' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.15' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Matmul_2/src/sys_matmul16x16_port2.cpp:30:29) to (Matmul_2/src/sys_matmul16x16_port2.cpp:30:24) in function 'sys_matmul16x16_2port'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 177.879 ; gain = 87.402
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 182.891 ; gain = 92.414
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul16x16_2port' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul16x16_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.516 seconds; current allocated memory: 132.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.774 seconds; current allocated memory: 147.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul16x16_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_8' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_9' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_10' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_11' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_12' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_13' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_14' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_15' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_8' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_9' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_10' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_11' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_12' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_13' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_14' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_15' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_0' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_16' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_17' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_18' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_19' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_20' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_21' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_22' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_23' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_24' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_25' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_26' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_27' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_28' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_29' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_30' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_31' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_32' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_33' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_34' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_35' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_36' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_37' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_38' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_39' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_40' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_41' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_42' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_43' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_44' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_45' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_46' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_47' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_48' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_49' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_50' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_51' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_52' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_53' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_54' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_55' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_56' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_57' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_58' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_59' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_60' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_61' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_62' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_63' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_64' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_65' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_66' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_67' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_68' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_69' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_70' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_71' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_72' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_73' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_74' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_75' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_76' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_77' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_78' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_79' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_80' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_81' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_82' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_83' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_84' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_85' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_86' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_87' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_88' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_89' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_90' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_91' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_92' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_93' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_94' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_95' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_96' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_97' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_98' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_99' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_100' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_101' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_102' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_103' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_104' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_105' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_106' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_107' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_108' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_109' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_110' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_111' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_112' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_113' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_114' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_115' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_116' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_117' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_118' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_119' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_120' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_121' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_122' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_123' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_124' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_125' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_126' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_127' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_128' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_129' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_130' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_131' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_132' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_133' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_134' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_135' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_136' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_137' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_138' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_139' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_140' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_141' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_142' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_143' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_144' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_145' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_146' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_147' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_148' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_149' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_150' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_151' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_152' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_153' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_154' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_155' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_156' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_157' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_158' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_159' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_160' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_161' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_162' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_163' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_164' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_165' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_166' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_167' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_168' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_169' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_170' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_171' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_172' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_173' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_174' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_175' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_176' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_177' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_178' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_179' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_180' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_181' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_182' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_183' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_184' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_185' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_186' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_187' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_188' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_189' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_190' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_191' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_192' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_193' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_194' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_195' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_196' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_197' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_198' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_199' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_200' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_201' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_202' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_203' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_204' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_205' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_206' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_207' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_208' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_209' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_210' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_211' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_212' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_213' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_214' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_215' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_216' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_217' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_218' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_219' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_220' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_221' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_222' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_223' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_224' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_225' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_226' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_227' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_228' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_229' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_230' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_231' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_232' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_233' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_234' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_235' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_236' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_237' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_238' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_239' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_240' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_241' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_242' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_243' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_244' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_245' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_246' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_247' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_248' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_249' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_250' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_251' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_252' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_253' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_254' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_255' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul16x16_2port' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'matA_0', 'matA_1', 'matA_2', 'matA_3', 'matA_4', 'matA_5', 'matA_6', 'matA_7', 'matA_8', 'matA_9', 'matA_10', 'matA_11', 'matA_12', 'matA_13', 'matA_14', 'matA_15', 'matB_0', 'matB_1', 'matB_2', 'matB_3', 'matB_4', 'matB_5', 'matB_6', 'matB_7', 'matB_8', 'matB_9', 'matB_10', 'matB_11', 'matB_12', 'matB_13', 'matB_14', 'matB_15', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23', 'result_24', 'result_25', 'result_26', 'result_27', 'result_28', 'result_29', 'result_30', 'result_31', 'result_32', 'result_33', 'result_34', 'result_35', 'result_36', 'result_37', 'result_38', 'result_39', 'result_40', 'result_41', 'result_42', 'result_43', 'result_44', 'result_45', 'result_46', 'result_47', 'result_48', 'result_49', 'result_50', 'result_51', 'result_52', 'result_53', 'result_54', 'result_55', 'result_56', 'result_57', 'result_58', 'result_59', 'result_60', 'result_61', 'result_62', 'result_63', 'result_64', 'result_65', 'result_66', 'result_67', 'result_68', 'result_69', 'result_70', 'result_71', 'result_72', 'result_73', 'result_74', 'result_75', 'result_76', 'result_77', 'result_78', 'result_79', 'result_80', 'result_81', 'result_82', 'result_83', 'result_84', 'result_85', 'result_86', 'result_87', 'result_88', 'result_89', 'result_90', 'result_91', 'result_92', 'result_93', 'result_94', 'result_95', 'result_96', 'result_97', 'result_98', 'result_99', 'result_100', 'result_101', 'result_102', 'result_103', 'result_104', 'result_105', 'result_106', 'result_107', 'result_108', 'result_109', 'result_110', 'result_111', 'result_112', 'result_113', 'result_114', 'result_115', 'result_116', 'result_117', 'result_118', 'result_119', 'result_120', 'result_121', 'result_122', 'result_123', 'result_124', 'result_125', 'result_126', 'result_127', 'result_128', 'result_129', 'result_130', 'result_131', 'result_132', 'result_133', 'result_134', 'result_135', 'result_136', 'result_137', 'result_138', 'result_139', 'result_140', 'result_141', 'result_142', 'result_143', 'result_144', 'result_145', 'result_146', 'result_147', 'result_148', 'result_149', 'result_150', 'result_151', 'result_152', 'result_153', 'result_154', 'result_155', 'result_156', 'result_157', 'result_158', 'result_159', 'result_160', 'result_161', 'result_162', 'result_163', 'result_164', 'result_165', 'result_166', 'result_167', 'result_168', 'result_169', 'result_170', 'result_171', 'result_172', 'result_173', 'result_174', 'result_175', 'result_176', 'result_177', 'result_178', 'result_179', 'result_180', 'result_181', 'result_182', 'result_183', 'result_184', 'result_185', 'result_186', 'result_187', 'result_188', 'result_189', 'result_190', 'result_191', 'result_192', 'result_193', 'result_194', 'result_195', 'result_196', 'result_197', 'result_198', 'result_199', 'result_200', 'result_201', 'result_202', 'result_203', 'result_204', 'result_205', 'result_206', 'result_207', 'result_208', 'result_209', 'result_210', 'result_211', 'result_212', 'result_213', 'result_214', 'result_215', 'result_216', 'result_217', 'result_218', 'result_219', 'result_220', 'result_221', 'result_222', 'result_223', 'result_224', 'result_225', 'result_226', 'result_227', 'result_228', 'result_229', 'result_230', 'result_231', 'result_232', 'result_233', 'result_234', 'result_235', 'result_236', 'result_237', 'result_238', 'result_239', 'result_240', 'result_241', 'result_242', 'result_243', 'result_244', 'result_245', 'result_246', 'result_247', 'result_248', 'result_249', 'result_250', 'result_251', 'result_252', 'result_253', 'result_254' and 'result_255' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul16x16_2port_mux_164_32_1_1' to 'sys_matmul16x16_2bkb' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'sys_matmul16x16_2port' is 14626 from HDL expression: ((icmp_ln30_reg_36698_pp1_iter2_reg == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1))
INFO: [RTGEN 206-100] Generating core module 'sys_matmul16x16_2bkb': 435 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul16x16_2port'.
INFO: [HLS 200-111]  Elapsed time: 7.124 seconds; current allocated memory: 185.469 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:51 ; elapsed = 00:01:09 . Memory (MB): peak = 335.145 ; gain = 244.668
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul16x16_2port.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul16x16_2port.
INFO: [HLS 200-112] Total elapsed time: 69.351 seconds; peak allocated memory: 185.469 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Matmul_2/src/sys_matmul16x16_port2.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.418 ; gain = 87.965
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.418 ; gain = 87.965
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 178.418 ; gain = 87.965
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 178.418 ; gain = 87.965
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (Matmul_2/src/sys_matmul16x16_port2.cpp:20) in function 'sys_matmul16x16_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (Matmul_2/src/sys_matmul16x16_port2.cpp:30) in function 'sys_matmul16x16_2port' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (Matmul_2/src/sys_matmul16x16_port2.cpp:22) in function 'sys_matmul16x16_2port' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (Matmul_2/src/sys_matmul16x16_port2.cpp:33) in function 'sys_matmul16x16_2port' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (Matmul_2/src/sys_matmul16x16_port2.cpp:34) in function 'sys_matmul16x16_2port' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (Matmul_2/src/sys_matmul16x16_port2.cpp:40) in function 'sys_matmul16x16_2port' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (Matmul_2/src/sys_matmul16x16_port2.cpp:47) in function 'sys_matmul16x16_2port' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.4' (Matmul_2/src/sys_matmul16x16_port2.cpp:55) in function 'sys_matmul16x16_2port' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.4.1' (Matmul_2/src/sys_matmul16x16_port2.cpp:56) in function 'sys_matmul16x16_2port' completely with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'a' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (Matmul_2/src/sys_matmul16x16_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'a.0' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.1' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.2' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.3' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.4' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.5' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.6' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.7' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.8' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.9' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.10' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.11' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.12' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.13' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.14' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.15' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.0' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.1' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.2' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.3' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.4' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.5' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.6' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.7' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.8' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.9' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.10' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.11' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.12' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.13' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.14' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.15' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Matmul_2/src/sys_matmul16x16_port2.cpp:30:29) to (Matmul_2/src/sys_matmul16x16_port2.cpp:30:24) in function 'sys_matmul16x16_2port'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 178.418 ; gain = 87.965
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 182.598 ; gain = 92.145
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul16x16_2port' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul16x16_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a[1][0]', Matmul_2/src/sys_matmul16x16_port2.cpp:49) on array 'matA' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matA'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 45.401 seconds; current allocated memory: 132.717 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.178 seconds; current allocated memory: 147.776 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul16x16_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_0' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_16' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_17' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_18' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_19' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_20' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_21' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_22' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_23' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_24' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_25' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_26' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_27' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_28' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_29' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_30' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_31' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_32' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_33' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_34' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_35' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_36' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_37' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_38' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_39' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_40' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_41' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_42' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_43' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_44' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_45' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_46' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_47' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_48' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_49' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_50' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_51' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_52' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_53' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_54' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_55' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_56' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_57' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_58' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_59' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_60' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_61' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_62' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_63' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_64' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_65' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_66' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_67' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_68' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_69' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_70' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_71' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_72' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_73' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_74' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_75' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_76' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_77' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_78' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_79' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_80' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_81' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_82' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_83' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_84' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_85' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_86' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_87' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_88' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_89' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_90' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_91' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_92' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_93' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_94' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_95' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_96' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_97' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_98' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_99' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_100' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_101' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_102' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_103' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_104' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_105' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_106' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_107' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_108' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_109' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_110' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_111' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_112' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_113' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_114' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_115' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_116' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_117' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_118' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_119' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_120' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_121' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_122' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_123' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_124' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_125' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_126' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_127' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_128' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_129' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_130' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_131' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_132' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_133' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_134' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_135' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_136' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_137' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_138' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_139' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_140' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_141' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_142' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_143' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_144' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_145' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_146' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_147' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_148' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_149' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_150' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_151' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_152' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_153' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_154' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_155' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_156' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_157' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_158' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_159' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_160' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_161' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_162' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_163' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_164' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_165' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_166' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_167' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_168' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_169' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_170' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_171' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_172' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_173' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_174' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_175' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_176' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_177' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_178' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_179' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_180' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_181' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_182' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_183' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_184' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_185' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_186' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_187' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_188' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_189' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_190' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_191' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_192' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_193' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_194' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_195' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_196' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_197' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_198' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_199' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_200' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_201' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_202' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_203' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_204' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_205' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_206' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_207' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_208' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_209' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_210' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_211' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_212' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_213' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_214' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_215' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_216' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_217' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_218' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_219' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_220' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_221' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_222' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_223' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_224' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_225' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_226' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_227' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_228' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_229' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_230' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_231' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_232' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_233' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_234' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_235' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_236' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_237' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_238' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_239' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_240' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_241' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_242' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_243' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_244' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_245' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_246' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_247' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_248' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_249' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_250' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_251' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_252' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_253' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_254' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_255' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul16x16_2port' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'matA', 'matB', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23', 'result_24', 'result_25', 'result_26', 'result_27', 'result_28', 'result_29', 'result_30', 'result_31', 'result_32', 'result_33', 'result_34', 'result_35', 'result_36', 'result_37', 'result_38', 'result_39', 'result_40', 'result_41', 'result_42', 'result_43', 'result_44', 'result_45', 'result_46', 'result_47', 'result_48', 'result_49', 'result_50', 'result_51', 'result_52', 'result_53', 'result_54', 'result_55', 'result_56', 'result_57', 'result_58', 'result_59', 'result_60', 'result_61', 'result_62', 'result_63', 'result_64', 'result_65', 'result_66', 'result_67', 'result_68', 'result_69', 'result_70', 'result_71', 'result_72', 'result_73', 'result_74', 'result_75', 'result_76', 'result_77', 'result_78', 'result_79', 'result_80', 'result_81', 'result_82', 'result_83', 'result_84', 'result_85', 'result_86', 'result_87', 'result_88', 'result_89', 'result_90', 'result_91', 'result_92', 'result_93', 'result_94', 'result_95', 'result_96', 'result_97', 'result_98', 'result_99', 'result_100', 'result_101', 'result_102', 'result_103', 'result_104', 'result_105', 'result_106', 'result_107', 'result_108', 'result_109', 'result_110', 'result_111', 'result_112', 'result_113', 'result_114', 'result_115', 'result_116', 'result_117', 'result_118', 'result_119', 'result_120', 'result_121', 'result_122', 'result_123', 'result_124', 'result_125', 'result_126', 'result_127', 'result_128', 'result_129', 'result_130', 'result_131', 'result_132', 'result_133', 'result_134', 'result_135', 'result_136', 'result_137', 'result_138', 'result_139', 'result_140', 'result_141', 'result_142', 'result_143', 'result_144', 'result_145', 'result_146', 'result_147', 'result_148', 'result_149', 'result_150', 'result_151', 'result_152', 'result_153', 'result_154', 'result_155', 'result_156', 'result_157', 'result_158', 'result_159', 'result_160', 'result_161', 'result_162', 'result_163', 'result_164', 'result_165', 'result_166', 'result_167', 'result_168', 'result_169', 'result_170', 'result_171', 'result_172', 'result_173', 'result_174', 'result_175', 'result_176', 'result_177', 'result_178', 'result_179', 'result_180', 'result_181', 'result_182', 'result_183', 'result_184', 'result_185', 'result_186', 'result_187', 'result_188', 'result_189', 'result_190', 'result_191', 'result_192', 'result_193', 'result_194', 'result_195', 'result_196', 'result_197', 'result_198', 'result_199', 'result_200', 'result_201', 'result_202', 'result_203', 'result_204', 'result_205', 'result_206', 'result_207', 'result_208', 'result_209', 'result_210', 'result_211', 'result_212', 'result_213', 'result_214', 'result_215', 'result_216', 'result_217', 'result_218', 'result_219', 'result_220', 'result_221', 'result_222', 'result_223', 'result_224', 'result_225', 'result_226', 'result_227', 'result_228', 'result_229', 'result_230', 'result_231', 'result_232', 'result_233', 'result_234', 'result_235', 'result_236', 'result_237', 'result_238', 'result_239', 'result_240', 'result_241', 'result_242', 'result_243', 'result_244', 'result_245', 'result_246', 'result_247', 'result_248', 'result_249', 'result_250', 'result_251', 'result_252', 'result_253', 'result_254' and 'result_255' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul16x16_2port_mux_164_32_1_1' to 'sys_matmul16x16_2bkb' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'sys_matmul16x16_2port' is 14638 from HDL expression: ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln30_reg_36619 == 1'd1))
INFO: [RTGEN 206-100] Generating core module 'sys_matmul16x16_2bkb': 435 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul16x16_2port'.
INFO: [HLS 200-111]  Elapsed time: 7.262 seconds; current allocated memory: 185.999 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:59 ; elapsed = 00:01:18 . Memory (MB): peak = 337.543 ; gain = 247.090
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul16x16_2port.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul16x16_2port.
INFO: [HLS 200-112] Total elapsed time: 78.582 seconds; peak allocated memory: 185.999 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Matmul_2/src/sys_matmul16x16_port2.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.535 ; gain = 87.426
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.535 ; gain = 87.426
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.535 ; gain = 87.426
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.535 ; gain = 87.426
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (Matmul_2/src/sys_matmul16x16_port2.cpp:20) in function 'sys_matmul16x16_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (Matmul_2/src/sys_matmul16x16_port2.cpp:30) in function 'sys_matmul16x16_2port' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (Matmul_2/src/sys_matmul16x16_port2.cpp:22) in function 'sys_matmul16x16_2port' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (Matmul_2/src/sys_matmul16x16_port2.cpp:33) in function 'sys_matmul16x16_2port' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (Matmul_2/src/sys_matmul16x16_port2.cpp:34) in function 'sys_matmul16x16_2port' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (Matmul_2/src/sys_matmul16x16_port2.cpp:40) in function 'sys_matmul16x16_2port' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (Matmul_2/src/sys_matmul16x16_port2.cpp:47) in function 'sys_matmul16x16_2port' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.4' (Matmul_2/src/sys_matmul16x16_port2.cpp:55) in function 'sys_matmul16x16_2port' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.4.1' (Matmul_2/src/sys_matmul16x16_port2.cpp:56) in function 'sys_matmul16x16_2port' completely with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'a' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (Matmul_2/src/sys_matmul16x16_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'a.0' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.1' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.2' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.3' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.4' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.5' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.6' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.7' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.8' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.9' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.10' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.11' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.12' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.13' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.14' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.15' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.0' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.1' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.2' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.3' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.4' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.5' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.6' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.7' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.8' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.9' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.10' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.11' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.12' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.13' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.14' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.15' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Matmul_2/src/sys_matmul16x16_port2.cpp:30:29) to (Matmul_2/src/sys_matmul16x16_port2.cpp:30:24) in function 'sys_matmul16x16_2port'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 178.535 ; gain = 87.426
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 182.934 ; gain = 91.824
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul16x16_2port' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul16x16_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a[1][0]', Matmul_2/src/sys_matmul16x16_port2.cpp:49) on array 'matA' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'matA'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 44.492 seconds; current allocated memory: 132.712 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.019 seconds; current allocated memory: 147.772 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul16x16_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_0' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_16' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_17' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_18' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_19' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_20' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_21' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_22' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_23' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_24' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_25' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_26' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_27' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_28' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_29' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_30' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_31' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_32' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_33' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_34' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_35' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_36' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_37' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_38' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_39' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_40' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_41' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_42' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_43' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_44' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_45' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_46' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_47' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_48' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_49' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_50' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_51' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_52' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_53' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_54' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_55' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_56' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_57' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_58' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_59' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_60' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_61' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_62' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_63' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_64' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_65' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_66' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_67' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_68' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_69' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_70' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_71' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_72' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_73' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_74' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_75' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_76' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_77' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_78' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_79' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_80' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_81' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_82' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_83' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_84' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_85' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_86' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_87' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_88' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_89' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_90' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_91' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_92' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_93' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_94' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_95' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_96' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_97' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_98' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_99' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_100' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_101' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_102' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_103' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_104' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_105' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_106' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_107' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_108' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_109' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_110' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_111' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_112' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_113' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_114' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_115' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_116' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_117' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_118' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_119' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_120' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_121' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_122' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_123' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_124' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_125' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_126' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_127' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_128' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_129' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_130' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_131' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_132' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_133' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_134' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_135' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_136' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_137' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_138' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_139' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_140' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_141' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_142' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_143' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_144' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_145' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_146' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_147' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_148' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_149' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_150' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_151' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_152' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_153' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_154' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_155' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_156' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_157' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_158' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_159' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_160' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_161' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_162' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_163' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_164' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_165' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_166' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_167' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_168' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_169' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_170' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_171' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_172' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_173' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_174' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_175' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_176' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_177' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_178' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_179' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_180' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_181' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_182' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_183' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_184' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_185' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_186' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_187' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_188' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_189' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_190' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_191' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_192' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_193' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_194' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_195' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_196' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_197' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_198' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_199' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_200' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_201' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_202' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_203' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_204' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_205' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_206' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_207' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_208' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_209' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_210' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_211' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_212' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_213' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_214' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_215' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_216' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_217' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_218' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_219' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_220' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_221' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_222' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_223' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_224' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_225' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_226' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_227' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_228' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_229' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_230' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_231' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_232' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_233' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_234' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_235' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_236' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_237' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_238' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_239' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_240' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_241' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_242' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_243' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_244' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_245' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_246' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_247' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_248' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_249' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_250' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_251' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_252' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_253' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_254' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_255' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul16x16_2port' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'matA', 'matB', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23', 'result_24', 'result_25', 'result_26', 'result_27', 'result_28', 'result_29', 'result_30', 'result_31', 'result_32', 'result_33', 'result_34', 'result_35', 'result_36', 'result_37', 'result_38', 'result_39', 'result_40', 'result_41', 'result_42', 'result_43', 'result_44', 'result_45', 'result_46', 'result_47', 'result_48', 'result_49', 'result_50', 'result_51', 'result_52', 'result_53', 'result_54', 'result_55', 'result_56', 'result_57', 'result_58', 'result_59', 'result_60', 'result_61', 'result_62', 'result_63', 'result_64', 'result_65', 'result_66', 'result_67', 'result_68', 'result_69', 'result_70', 'result_71', 'result_72', 'result_73', 'result_74', 'result_75', 'result_76', 'result_77', 'result_78', 'result_79', 'result_80', 'result_81', 'result_82', 'result_83', 'result_84', 'result_85', 'result_86', 'result_87', 'result_88', 'result_89', 'result_90', 'result_91', 'result_92', 'result_93', 'result_94', 'result_95', 'result_96', 'result_97', 'result_98', 'result_99', 'result_100', 'result_101', 'result_102', 'result_103', 'result_104', 'result_105', 'result_106', 'result_107', 'result_108', 'result_109', 'result_110', 'result_111', 'result_112', 'result_113', 'result_114', 'result_115', 'result_116', 'result_117', 'result_118', 'result_119', 'result_120', 'result_121', 'result_122', 'result_123', 'result_124', 'result_125', 'result_126', 'result_127', 'result_128', 'result_129', 'result_130', 'result_131', 'result_132', 'result_133', 'result_134', 'result_135', 'result_136', 'result_137', 'result_138', 'result_139', 'result_140', 'result_141', 'result_142', 'result_143', 'result_144', 'result_145', 'result_146', 'result_147', 'result_148', 'result_149', 'result_150', 'result_151', 'result_152', 'result_153', 'result_154', 'result_155', 'result_156', 'result_157', 'result_158', 'result_159', 'result_160', 'result_161', 'result_162', 'result_163', 'result_164', 'result_165', 'result_166', 'result_167', 'result_168', 'result_169', 'result_170', 'result_171', 'result_172', 'result_173', 'result_174', 'result_175', 'result_176', 'result_177', 'result_178', 'result_179', 'result_180', 'result_181', 'result_182', 'result_183', 'result_184', 'result_185', 'result_186', 'result_187', 'result_188', 'result_189', 'result_190', 'result_191', 'result_192', 'result_193', 'result_194', 'result_195', 'result_196', 'result_197', 'result_198', 'result_199', 'result_200', 'result_201', 'result_202', 'result_203', 'result_204', 'result_205', 'result_206', 'result_207', 'result_208', 'result_209', 'result_210', 'result_211', 'result_212', 'result_213', 'result_214', 'result_215', 'result_216', 'result_217', 'result_218', 'result_219', 'result_220', 'result_221', 'result_222', 'result_223', 'result_224', 'result_225', 'result_226', 'result_227', 'result_228', 'result_229', 'result_230', 'result_231', 'result_232', 'result_233', 'result_234', 'result_235', '==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Matmul_2/src/sys_matmul16x16_port2.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 178.492 ; gain = 88.426
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 178.492 ; gain = 88.426
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.492 ; gain = 88.426
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.492 ; gain = 88.426
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (Matmul_2/src/sys_matmul16x16_port2.cpp:20) in function 'sys_matmul16x16_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (Matmul_2/src/sys_matmul16x16_port2.cpp:30) in function 'sys_matmul16x16_2port' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (Matmul_2/src/sys_matmul16x16_port2.cpp:22) in function 'sys_matmul16x16_2port' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (Matmul_2/src/sys_matmul16x16_port2.cpp:33) in function 'sys_matmul16x16_2port' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (Matmul_2/src/sys_matmul16x16_port2.cpp:34) in function 'sys_matmul16x16_2port' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (Matmul_2/src/sys_matmul16x16_port2.cpp:40) in function 'sys_matmul16x16_2port' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (Matmul_2/src/sys_matmul16x16_port2.cpp:47) in function 'sys_matmul16x16_2port' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.4' (Matmul_2/src/sys_matmul16x16_port2.cpp:55) in function 'sys_matmul16x16_2port' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.4.1' (Matmul_2/src/sys_matmul16x16_port2.cpp:56) in function 'sys_matmul16x16_2port' completely with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'matA' (Matmul_2/src/sys_matmul16x16_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matB' (Matmul_2/src/sys_matmul16x16_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (Matmul_2/src/sys_matmul16x16_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'a.0' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.1' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.2' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.3' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.4' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.5' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.6' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.7' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.8' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.9' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.10' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.11' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.12' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.13' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.14' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.15' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.0' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.1' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.2' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.3' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.4' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.5' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.6' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.7' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.8' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.9' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.10' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.11' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.12' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.13' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.14' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.15' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Matmul_2/src/sys_matmul16x16_port2.cpp:30:29) to (Matmul_2/src/sys_matmul16x16_port2.cpp:30:24) in function 'sys_matmul16x16_2port'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 178.492 ; gain = 88.426
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 183.664 ; gain = 93.598
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul16x16_2port' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul16x16_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 40.217 seconds; current allocated memory: 132.472 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.992 seconds; current allocated memory: 147.409 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul16x16_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_8' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_9' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_10' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_11' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_12' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_13' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_14' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_15' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_8' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_9' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_10' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_11' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_12' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_13' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_14' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_15' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_0' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_16' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_17' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_18' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_19' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_20' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_21' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_22' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_23' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_24' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_25' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_26' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_27' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_28' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_29' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_30' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_31' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_32' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_33' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_34' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_35' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_36' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_37' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_38' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_39' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_40' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_41' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_42' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_43' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_44' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_45' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_46' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_47' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_48' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_49' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_50' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_51' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_52' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_53' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_54' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_55' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_56' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_57' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_58' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_59' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_60' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_61' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_62' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_63' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_64' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_65' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_66' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_67' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_68' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_69' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_70' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_71' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_72' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_73' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_74' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_75' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_76' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_77' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_78' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_79' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_80' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_81' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_82' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_83' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_84' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_85' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_86' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_87' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_88' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_89' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_90' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_91' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_92' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_93' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_94' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_95' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_96' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_97' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_98' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_99' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_100' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_101' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_102' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_103' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_104' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_105' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_106' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_107' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_108' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_109' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_110' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_111' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_112' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_113' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_114' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_115' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_116' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_117' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_118' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_119' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_120' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_121' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_122' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_123' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_124' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_125' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_126' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_127' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_128' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_129' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_130' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_131' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_132' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_133' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_134' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_135' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_136' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_137' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_138' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_139' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_140' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_141' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_142' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_143' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_144' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_145' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_146' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_147' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_148' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_149' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_150' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_151' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_152' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_153' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_154' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_155' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_156' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_157' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_158' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_159' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_160' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_161' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_162' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_163' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_164' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_165' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_166' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_167' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_168' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_169' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_170' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_171' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_172' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_173' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_174' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_175' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_176' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_177' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_178' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_179' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_180' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_181' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_182' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_183' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_184' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_185' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_186' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_187' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_188' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_189' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_190' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_191' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_192' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_193' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_194' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_195' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_196' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_197' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_198' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_199' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_200' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_201' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_202' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_203' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_204' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_205' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_206' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_207' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_208' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_209' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_210' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_211' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_212' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_213' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_214' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_215' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_216' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_217' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_218' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_219' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_220' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_221' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_222' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_223' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_224' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_225' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_226' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_227' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_228' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_229' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_230' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_231' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_232' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_233' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_234' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_235' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_236' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_237' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_238' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_239' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_240' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_241' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_242' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_243' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_244' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_245' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_246' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_247' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_248' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_249' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_250' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_251' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_252' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_253' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_254' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_255' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul16x16_2port' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'matA_0', 'matA_1', 'matA_2', 'matA_3', 'matA_4', 'matA_5', 'matA_6', 'matA_7', 'matA_8', 'matA_9', 'matA_10', 'matA_11', 'matA_12', 'matA_13', 'matA_14', 'matA_15', 'matB_0', 'matB_1', 'matB_2', 'matB_3', 'matB_4', 'matB_5', 'matB_6', 'matB_7', 'matB_8', 'matB_9', 'matB_10', 'matB_11', 'matB_12', 'matB_13', 'matB_14', 'matB_15', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23', 'result_24', 'result_25', 'result_26', 'result_27', 'result_28', 'result_29', 'result_30', 'result_31', 'result_32', 'result_33', 'result_34', 'result_35', 'result_36', 'result_37', 'result_38', 'result_39', 'result_40', 'result_41', 'result_42', 'result_43', 'result_44', 'result_45', 'result_46', 'result_47', 'result_48', 'result_49', 'result_50', 'result_51', 'result_52', 'result_53', 'result_54', 'result_55', 'result_56', 'result_57', 'result_58', 'result_59', 'result_60', 'result_61', 'result_62', 'result_63', 'result_64', 'result_65', 'result_66', 'result_67', 'result_68', 'result_69', 'result_70', 'result_71', 'result_72', 'result_73', 'result_74', 'result_75', 'result_76', 'result_77', 'result_78', 'result_79', 'result_80', 'result_81', 'result_82', 'result_83', 'result_84', 'result_85', 'result_86', 'result_87', 'result_88', 'result_89', 'result_90', 'result_91', 'result_92', 'result_93', 'result_94', 'result_95', 'result_96', 'result_97', 'result_98', 'result_99', 'result_100', 'result_101', 'result_102', 'result_103', 'result_104', 'result_105', 'result_106', 'result_107', 'result_108', 'result_109', 'result_110', 'result_111', 'result_112', 'result_113', 'result_114', 'result_115', 'result_116', 'result_117', 'result_118', 'result_119', 'result_120', 'result_121', 'result_122', 'result_123', 'result_124', 'result_125', 'result_126', 'result_127', 'result_128', 'result_129', 'result_130', 'result_131', 'result_132', 'result_133', 'result_134', 'result_135', 'result_136', 'result_137', 'result_138', 'result_139', 'result_140', 'result_141', 'result_142', 'result_143', 'result_144', 'result_145', 'result_146', 'result_147', 'result_148', 'result_149', 'result_150', 'result_151', 'result_152', 'result_153', 'result_154', 'result_155', 'result_156', 'result_157', 'result_158', 'result_159', 'result_160', 'result_161', 'result_162', 'result_163', 'result_164', 'result_165', 'result_166', 'result_167', 'result_168', 'result_169', 'result_170', 'result_171', 'result_172', 'result_173', 'result_174', 'result_175', 'result_176', 'result_177', 'result_178', 'result_179', 'result_180', 'result_181', 'result_182', 'result_183', 'result_184', 'result_185', 'result_186', 'result_187', 'result_188', 'result_189', 'result_190', 'result_191', 'result_192', 'result_193', 'result_194', 'result_195', 'result_196', 'result_197', 'result_198', 'result_199', 'result_200', 'result_201', 'result_202', 'result_203', 'result_204', 'result_205', 'result_206', 'result_207', 'result_208', 'result_209', 'result_210', 'result_211', 'result_212', 'result_213', 'result_214', 'result_215', 'result_216', 'result_217', 'result_218', 'result_219', 'result_220', 'result_221', 'result_222', 'result_223', 'result_224', 'result_225', 'result_226', 'result_227', 'result_228', 'result_229', 'result_230', 'result_231', 'result_232', 'result_233', 'result_234', 'result_235', 'result_236', 'result_237', 'result_238', 'result_239', 'result_240', 'result_241', 'result_242', 'result_243', 'result_244', 'result_245', 'result_246', 'result_247', 'result_248', 'result_249', 'result_250', 'result_251', 'result_252', 'result_253', 'result_254' and 'result_255' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul16x16_2port_mux_164_32_1_1' to 'sys_matmul16x16_2bkb' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'sys_matmul16x16_2port' is 14626 from HDL expression: ((icmp_ln30_reg_36698_pp1_iter2_reg == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1))
INFO: [RTGEN 206-100] Generating core module 'sys_matmul16x16_2bkb': 435 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul16x16_2port'.
INFO: [HLS 200-111]  Elapsed time: 8.182 seconds; current allocated memory: 185.495 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:55 ; elapsed = 00:01:16 . Memory (MB): peak = 336.563 ; gain = 246.496
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul16x16_2port.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul16x16_2port.
INFO: [HLS 200-112] Total elapsed time: 76.293 seconds; peak allocated memory: 185.495 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Matmul_2/src/sys_matmul8x8_port2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Matmul_2/src/sys_matmul16x16_port2.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 178.797 ; gain = 86.172
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 178.797 ; gain = 86.172
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 178.797 ; gain = 86.172
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 178.797 ; gain = 86.172
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (Matmul_2/src/sys_matmul8x8_port2.cpp:20) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (Matmul_2/src/sys_matmul8x8_port2.cpp:30) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:22) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:33) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:34) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:40) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:47) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.4' (Matmul_2/src/sys_matmul8x8_port2.cpp:55) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.4.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:56) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'matA' (Matmul_2/src/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matB' (Matmul_2/src/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a' (Matmul_2/src/sys_matmul8x8_port2.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (Matmul_2/src/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'a.0' (Matmul_2/src/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.4' (Matmul_2/src/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.5' (Matmul_2/src/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.6' (Matmul_2/src/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.7' (Matmul_2/src/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.0' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.4' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.5' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.6' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.7' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Matmul_2/src/sys_matmul8x8_port2.cpp:30:28) to (Matmul_2/src/sys_matmul8x8_port2.cpp:30:23) in function 'sys_matmul8x8_2port'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 178.797 ; gain = 86.172
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 178.797 ; gain = 86.172
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8_2port' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.626 seconds; current allocated memory: 103.604 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.541 seconds; current allocated memory: 106.592 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_0' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_9' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_10' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_11' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_12' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_13' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_14' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_15' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_16' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_17' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_18' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_19' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_20' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_21' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_22' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_23' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_24' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_25' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_26' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_27' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_28' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_29' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_30' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_31' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_32' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_33' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_34' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_35' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_36' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_37' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_38' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_39' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_40' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_41' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_42' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_43' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_44' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_45' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_46' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_47' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_48' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_49' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_50' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_51' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_52' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_53' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_54' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_55' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_56' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_57' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_58' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_59' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_60' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_61' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_62' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_63' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8_2port' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'matA_0', 'matA_1', 'matA_2', 'matA_3', 'matA_4', 'matA_5', 'matA_6', 'matA_7', 'matB_0', 'matB_1', 'matB_2', 'matB_3', 'matB_4', 'matB_5', 'matB_6', 'matB_7', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23', 'result_24', 'result_25', 'result_26', 'result_27', 'result_28', 'result_29', 'result_30', 'result_31', 'result_32', 'result_33', 'result_34', 'result_35', 'result_36', 'result_37', 'result_38', 'result_39', 'result_40', 'result_41', 'result_42', 'result_43', 'result_44', 'result_45', 'result_46', 'result_47', 'result_48', 'result_49', 'result_50', 'result_51', 'result_52', 'result_53', 'result_54', 'result_55', 'result_56', 'result_57', 'result_58', 'result_59', 'result_60', 'result_61', 'result_62' and 'result_63' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_mux_83_32_1_1' to 'sys_matmul8x8_2pobkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pobkb': 91 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8_2port'.
INFO: [HLS 200-111]  Elapsed time: 1.485 seconds; current allocated memory: 112.727 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 190.016 ; gain = 97.391
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8_2port.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8_2port.
INFO: [HLS 200-112] Total elapsed time: 23.926 seconds; peak allocated memory: 112.727 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Matmul_2/src/sys_matmul8x8_port2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Matmul_2/src/sys_matmul4x4_port2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Matmul_2/src/sys_matmul16x16_port2.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 177.723 ; gain = 87.813
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 177.723 ; gain = 87.813
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 177.723 ; gain = 87.813
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 177.723 ; gain = 87.813
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (Matmul_2/src/sys_matmul4x4_port2.cpp:20) in function 'sys_matmul4x4_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (Matmul_2/src/sys_matmul4x4_port2.cpp:30) in function 'sys_matmul4x4_2port' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (Matmul_2/src/sys_matmul4x4_port2.cpp:22) in function 'sys_matmul4x4_2port' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (Matmul_2/src/sys_matmul4x4_port2.cpp:33) in function 'sys_matmul4x4_2port' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (Matmul_2/src/sys_matmul4x4_port2.cpp:34) in function 'sys_matmul4x4_2port' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (Matmul_2/src/sys_matmul4x4_port2.cpp:40) in function 'sys_matmul4x4_2port' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (Matmul_2/src/sys_matmul4x4_port2.cpp:47) in function 'sys_matmul4x4_2port' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.4' (Matmul_2/src/sys_matmul4x4_port2.cpp:55) in function 'sys_matmul4x4_2port' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.4.1' (Matmul_2/src/sys_matmul4x4_port2.cpp:56) in function 'sys_matmul4x4_2port' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'matA' (Matmul_2/src/sys_matmul4x4_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matB' (Matmul_2/src/sys_matmul4x4_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a' (Matmul_2/src/sys_matmul4x4_port2.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (Matmul_2/src/sys_matmul4x4_port2.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (Matmul_2/src/sys_matmul4x4_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'a.0' (Matmul_2/src/sys_matmul4x4_port2.cpp:10) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'a.1' (Matmul_2/src/sys_matmul4x4_port2.cpp:10) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'a.2' (Matmul_2/src/sys_matmul4x4_port2.cpp:10) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'a.3' (Matmul_2/src/sys_matmul4x4_port2.cpp:10) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b.0' (Matmul_2/src/sys_matmul4x4_port2.cpp:11) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b.1' (Matmul_2/src/sys_matmul4x4_port2.cpp:11) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b.2' (Matmul_2/src/sys_matmul4x4_port2.cpp:11) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b.3' (Matmul_2/src/sys_matmul4x4_port2.cpp:11) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'a.0' (Matmul_2/src/sys_matmul4x4_port2.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a.1' (Matmul_2/src/sys_matmul4x4_port2.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a.2' (Matmul_2/src/sys_matmul4x4_port2.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a.3' (Matmul_2/src/sys_matmul4x4_port2.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b.0' (Matmul_2/src/sys_matmul4x4_port2.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b.1' (Matmul_2/src/sys_matmul4x4_port2.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b.2' (Matmul_2/src/sys_matmul4x4_port2.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b.3' (Matmul_2/src/sys_matmul4x4_port2.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Matmul_2/src/sys_matmul4x4_port2.cpp:30:28) to (Matmul_2/src/sys_matmul4x4_port2.cpp:30:23) in function 'sys_matmul4x4_2port'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 177.723 ; gain = 87.813
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 177.723 ; gain = 87.813
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul4x4_2port' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul4x4_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.483 seconds; current allocated memory: 97.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 98.409 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul4x4_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul4x4_2port/matA_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul4x4_2port/matA_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul4x4_2port/matA_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul4x4_2port/matA_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul4x4_2port/matB_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul4x4_2port/matB_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul4x4_2port/matB_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul4x4_2port/matB_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul4x4_2port/result_0' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul4x4_2port/result_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul4x4_2port/result_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul4x4_2port/result_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul4x4_2port/result_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul4x4_2port/result_5' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul4x4_2port/result_6' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul4x4_2port/result_7' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul4x4_2port/result_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul4x4_2port/result_9' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul4x4_2port/result_10' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul4x4_2port/result_11' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul4x4_2port/result_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul4x4_2port/result_13' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul4x4_2port/result_14' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul4x4_2port/result_15' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul4x4_2port' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'matA_0', 'matA_1', 'matA_2', 'matA_3', 'matB_0', 'matB_1', 'matB_2', 'matB_3', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14' and 'result_15' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul4x4_2port_mux_42_32_1_1' to 'sys_matmul4x4_2pobkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sys_matmul4x4_2pobkb': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul4x4_2port'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 99.719 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 177.723 ; gain = 87.813
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul4x4_2port.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul4x4_2port.
INFO: [HLS 200-112] Total elapsed time: 21.533 seconds; peak allocated memory: 99.719 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Matmul_2/src/sys_matmul8x8_port2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Matmul_2/src/sys_matmul4x4_port2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Matmul_2/src/sys_matmul16x16_port2.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 178.188 ; gain = 87.426
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 178.188 ; gain = 87.426
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 178.188 ; gain = 87.426
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 178.188 ; gain = 87.426
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (Matmul_2/src/sys_matmul8x8_port2.cpp:20) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (Matmul_2/src/sys_matmul8x8_port2.cpp:30) in function 'sys_matmul8x8_2port' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:22) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:33) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:34) in function 'sys_matmul8x8_2port' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:40) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:47) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.4' (Matmul_2/src/sys_matmul8x8_port2.cpp:55) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.4.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:56) in function 'sys_matmul8x8_2port' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'matA' (Matmul_2/src/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matB' (Matmul_2/src/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a' (Matmul_2/src/sys_matmul8x8_port2.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (Matmul_2/src/sys_matmul8x8_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'a.0' (Matmul_2/src/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.4' (Matmul_2/src/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.5' (Matmul_2/src/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.6' (Matmul_2/src/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.7' (Matmul_2/src/sys_matmul8x8_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.0' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.1' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.2' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.3' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.4' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.5' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.6' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.7' (Matmul_2/src/sys_matmul8x8_port2.cpp:11) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Matmul_2/src/sys_matmul8x8_port2.cpp:30:28) to (Matmul_2/src/sys_matmul8x8_port2.cpp:30:23) in function 'sys_matmul8x8_2port'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 178.188 ; gain = 87.426
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 178.188 ; gain = 87.426
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul8x8_2port' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.831 seconds; current allocated memory: 103.579 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.565 seconds; current allocated memory: 106.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul8x8_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matA_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/matB_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_0' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_9' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_10' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_11' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_12' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_13' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_14' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_15' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_16' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_17' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_18' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_19' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_20' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_21' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_22' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_23' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_24' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_25' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_26' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_27' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_28' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_29' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_30' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_31' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_32' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_33' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_34' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_35' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_36' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_37' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_38' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_39' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_40' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_41' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_42' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_43' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_44' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_45' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_46' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_47' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_48' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_49' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_50' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_51' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_52' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_53' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_54' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_55' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_56' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_57' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_58' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_59' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_60' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_61' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_62' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul8x8_2port/result_63' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul8x8_2port' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'matA_0', 'matA_1', 'matA_2', 'matA_3', 'matA_4', 'matA_5', 'matA_6', 'matA_7', 'matB_0', 'matB_1', 'matB_2', 'matB_3', 'matB_4', 'matB_5', 'matB_6', 'matB_7', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23', 'result_24', 'result_25', 'result_26', 'result_27', 'result_28', 'result_29', 'result_30', 'result_31', 'result_32', 'result_33', 'result_34', 'result_35', 'result_36', 'result_37', 'result_38', 'result_39', 'result_40', 'result_41', 'result_42', 'result_43', 'result_44', 'result_45', 'result_46', 'result_47', 'result_48', 'result_49', 'result_50', 'result_51', 'result_52', 'result_53', 'result_54', 'result_55', 'result_56', 'result_57', 'result_58', 'result_59', 'result_60', 'result_61', 'result_62' and 'result_63' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul8x8_2port_mux_83_32_1_1' to 'sys_matmul8x8_2pobkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sys_matmul8x8_2pobkb': 91 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul8x8_2port'.
INFO: [HLS 200-111]  Elapsed time: 1.471 seconds; current allocated memory: 112.733 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:28 . Memory (MB): peak = 190.375 ; gain = 99.613
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul8x8_2port.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul8x8_2port.
INFO: [HLS 200-112] Total elapsed time: 28.184 seconds; peak allocated memory: 112.733 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Matmul_2/src/sys_matmul8x8_port2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Matmul_2/src/sys_matmul4x4_port2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Matmul_2/src/sys_matmul16x16_port2.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 177.945 ; gain = 87.684
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 177.945 ; gain = 87.684
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 177.945 ; gain = 87.684
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 177.945 ; gain = 87.684
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (Matmul_2/src/sys_matmul16x16_port2.cpp:20) in function 'sys_matmul16x16_2port' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (Matmul_2/src/sys_matmul16x16_port2.cpp:30) in function 'sys_matmul16x16_2port' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (Matmul_2/src/sys_matmul16x16_port2.cpp:22) in function 'sys_matmul16x16_2port' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (Matmul_2/src/sys_matmul16x16_port2.cpp:33) in function 'sys_matmul16x16_2port' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (Matmul_2/src/sys_matmul16x16_port2.cpp:34) in function 'sys_matmul16x16_2port' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (Matmul_2/src/sys_matmul16x16_port2.cpp:40) in function 'sys_matmul16x16_2port' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (Matmul_2/src/sys_matmul16x16_port2.cpp:47) in function 'sys_matmul16x16_2port' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.4' (Matmul_2/src/sys_matmul16x16_port2.cpp:55) in function 'sys_matmul16x16_2port' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.4.1' (Matmul_2/src/sys_matmul16x16_port2.cpp:56) in function 'sys_matmul16x16_2port' completely with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'matA' (Matmul_2/src/sys_matmul16x16_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matB' (Matmul_2/src/sys_matmul16x16_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result' (Matmul_2/src/sys_matmul16x16_port2.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'a.0' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.1' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.2' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.3' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.4' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.5' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.6' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.7' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.8' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.9' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.10' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.11' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.12' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.13' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.14' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.15' (Matmul_2/src/sys_matmul16x16_port2.cpp:10) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.0' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.1' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.2' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.3' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.4' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.5' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.6' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.7' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.8' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.9' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.10' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.11' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.12' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.13' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.14' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.15' (Matmul_2/src/sys_matmul16x16_port2.cpp:11) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Matmul_2/src/sys_matmul16x16_port2.cpp:30:29) to (Matmul_2/src/sys_matmul16x16_port2.cpp:30:24) in function 'sys_matmul16x16_2port'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 177.945 ; gain = 87.684
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:00:41 . Memory (MB): peak = 183.195 ; gain = 92.934
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sys_matmul16x16_2port' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sys_matmul16x16_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 47.501 seconds; current allocated memory: 132.470 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.935 seconds; current allocated memory: 147.372 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sys_matmul16x16_2port' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_8' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_9' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_10' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_11' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_12' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_13' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_14' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matA_15' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_8' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_9' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_10' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_11' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_12' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_13' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_14' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/matB_15' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_0' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_16' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_17' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_18' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_19' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_20' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_21' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_22' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_23' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_24' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_25' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_26' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_27' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_28' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_29' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_30' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_31' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_32' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_33' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_34' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_35' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_36' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_37' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_38' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_39' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_40' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_41' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_42' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_43' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_44' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_45' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_46' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_47' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_48' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_49' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_50' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_51' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_52' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_53' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_54' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_55' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_56' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_57' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_58' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_59' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_60' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_61' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_62' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_63' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_64' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_65' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_66' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_67' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_68' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_69' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_70' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_71' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_72' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_73' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_74' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_75' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_76' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_77' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_78' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_79' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_80' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_81' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_82' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_83' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_84' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_85' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_86' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_87' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_88' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_89' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_90' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_91' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_92' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_93' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_94' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_95' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_96' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_97' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_98' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_99' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_100' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_101' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_102' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_103' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_104' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_105' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_106' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_107' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_108' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_109' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_110' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_111' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_112' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_113' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_114' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_115' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_116' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_117' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_118' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_119' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_120' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_121' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_122' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_123' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_124' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_125' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_126' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_127' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_128' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_129' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_130' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_131' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_132' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_133' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_134' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_135' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_136' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_137' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_138' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_139' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_140' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_141' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_142' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_143' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_144' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_145' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_146' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_147' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_148' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_149' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_150' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_151' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_152' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_153' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_154' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_155' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_156' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_157' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_158' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_159' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_160' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_161' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_162' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_163' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_164' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_165' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_166' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_167' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_168' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_169' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_170' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_171' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_172' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_173' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_174' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_175' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_176' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_177' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_178' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_179' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_180' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_181' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_182' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_183' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_184' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_185' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_186' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_187' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_188' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_189' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_190' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_191' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_192' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_193' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_194' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_195' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_196' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_197' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_198' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_199' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_200' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_201' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_202' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_203' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_204' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_205' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_206' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_207' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_208' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_209' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_210' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_211' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_212' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_213' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_214' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_215' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_216' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_217' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_218' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_219' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_220' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_221' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_222' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_223' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_224' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_225' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_226' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_227' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_228' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_229' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_230' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_231' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_232' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_233' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_234' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_235' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_236' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_237' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_238' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_239' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_240' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_241' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_242' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_243' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_244' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_245' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_246' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_247' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_248' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_249' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_250' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_251' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_252' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_253' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_254' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sys_matmul16x16_2port/result_255' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sys_matmul16x16_2port' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'matA_0', 'matA_1', 'matA_2', 'matA_3', 'matA_4', 'matA_5', 'matA_6', 'matA_7', 'matA_8', 'matA_9', 'matA_10', 'matA_11', 'matA_12', 'matA_13', 'matA_14', 'matA_15', 'matB_0', 'matB_1', 'matB_2', 'matB_3', 'matB_4', 'matB_5', 'matB_6', 'matB_7', 'matB_8', 'matB_9', 'matB_10', 'matB_11', 'matB_12', 'matB_13', 'matB_14', 'matB_15', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23', 'result_24', 'result_25', 'result_26', 'result_27', 'result_28', 'result_29', 'result_30', 'result_31', 'result_32', 'result_33', 'result_34', 'result_35', 'result_36', 'result_37', 'result_38', 'result_39', 'result_40', 'result_41', 'result_42', 'result_43', 'result_44', 'result_45', 'result_46', 'result_47', 'result_48', 'result_49', 'result_50', 'result_51', 'result_52', 'result_53', 'result_54', 'result_55', 'result_56', 'result_57', 'result_58', 'result_59', 'result_60', 'result_61', 'result_62', 'result_63', 'result_64', 'result_65', 'result_66', 'result_67', 'result_68', 'result_69', 'result_70', 'result_71', 'result_72', 'result_73', 'result_74', 'result_75', 'result_76', 'result_77', 'result_78', 'result_79', 'result_80', 'result_81', 'result_82', 'result_83', 'result_84', 'result_85', 'result_86', 'result_87', 'result_88', 'result_89', 'result_90', 'result_91', 'result_92', 'result_93', 'result_94', 'result_95', 'result_96', 'result_97', 'result_98', 'result_99', 'result_100', 'result_101', 'result_102', 'result_103', 'result_104', 'result_105', 'result_106', 'result_107', 'result_108', 'result_109', 'result_110', 'result_111', 'result_112', 'result_113', 'result_114', 'result_115', 'result_116', 'result_117', 'result_118', 'result_119', 'result_120', 'result_121', 'result_122', 'result_123', 'result_124', 'result_125', 'result_126', 'result_127', 'result_128', 'result_129', 'result_130', 'result_131', 'result_132', 'result_133', 'result_134', 'result_135', 'result_136', 'result_137', 'result_138', 'result_139', 'result_140', 'result_141', 'result_142', 'result_143', 'result_144', 'result_145', 'result_146', 'result_147', 'result_148', 'result_149', 'result_150', 'result_151', 'result_152', 'result_153', 'result_154', 'result_155', 'result_156', 'result_157', 'result_158', 'result_159', 'result_160', 'result_161', 'result_162', 'result_163', 'result_164', 'result_165', 'result_166', 'result_167', 'result_168', 'result_169', 'result_170', 'result_171', 'result_172', 'result_173', 'result_174', 'result_175', 'result_176', 'result_177', 'result_178', 'result_179', 'result_180', 'result_181', 'result_182', 'result_183', 'result_184', 'result_185', 'result_186', 'result_187', 'result_188', 'result_189', 'result_190', 'result_191', 'result_192', 'result_193', 'result_194', 'result_195', 'result_196', 'result_197', 'result_198', 'result_199', 'result_200', 'result_201', 'result_202', 'result_203', 'result_204', 'result_205', 'result_206', 'result_207', 'result_208', 'result_209', 'result_210', 'result_211', 'result_212', 'result_213', 'result_214', 'result_215', 'result_216', 'result_217', 'result_218', 'result_219', 'result_220', 'result_221', 'result_222', 'result_223', 'result_224', 'result_225', 'result_226', 'result_227', 'result_228', 'result_229', 'result_230', 'result_231', 'result_232', 'result_233', 'result_234', 'result_235', 'result_236', 'result_237', 'result_238', 'result_239', 'result_240', 'result_241', 'result_242', 'result_243', 'result_244', 'result_245', 'result_246', 'result_247', 'result_248', 'result_249', 'result_250', 'result_251', 'result_252', 'result_253', 'result_254' and 'result_255' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sys_matmul16x16_2port_mux_164_32_1_1' to 'sys_matmul16x16_2bkb' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'sys_matmul16x16_2port' is 14626 from HDL expression: ((icmp_ln30_reg_36636_pp1_iter2_reg == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1))
INFO: [RTGEN 206-100] Generating core module 'sys_matmul16x16_2bkb': 435 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sys_matmul16x16_2port'.
INFO: [HLS 200-111]  Elapsed time: 7.364 seconds; current allocated memory: 185.427 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:55 ; elapsed = 00:01:22 . Memory (MB): peak = 333.973 ; gain = 243.711
INFO: [VHDL 208-304] Generating VHDL RTL for sys_matmul16x16_2port.
INFO: [VLOG 209-307] Generating Verilog RTL for sys_matmul16x16_2port.
INFO: [HLS 200-112] Total elapsed time: 82.376 seconds; peak allocated memory: 185.427 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Matmul_2/src/LeNet5_matmul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.430 ; gain = 88.719
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.430 ; gain = 88.719
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Cannot find the top function 'sys_matmul16x16_2port' in the design. Possible causes are: (1) the top function name is misspelled; (2) the top function is nonexistent or declared as static.
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Matmul_2/src/LeNet5_matmul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 178.977 ; gain = 89.031
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 178.977 ; gain = 89.031
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.977 ; gain = 89.031
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.977 ; gain = 89.031
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (Matmul_2/src/LeNet5_matmul.cpp:12) in function 'LeNetMatmul' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (Matmul_2/src/LeNet5_matmul.cpp:14) in function 'LeNetMatmul' completely with a factor of 25.
INFO: [XFORM 203-101] Partitioning array 'mat' (Matmul_2/src/LeNet5_matmul.cpp:1) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'filter' (Matmul_2/src/LeNet5_matmul.cpp:1) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'result' (Matmul_2/src/LeNet5_matmul.cpp:1) accessed through non-constant indices on dimension 1 (Matmul_2/src/LeNet5_matmul.cpp:17:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'result' (Matmul_2/src/LeNet5_matmul.cpp:1) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'LeNetMatmul' (Matmul_2/src/LeNet5_matmul.cpp:1)...47 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 178.977 ; gain = 89.031
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:42 ; elapsed = 00:00:51 . Memory (MB): peak = 218.391 ; gain = 128.445
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'LeNetMatmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LeNetMatmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 69.266 seconds; current allocated memory: 273.545 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 8.149 seconds; current allocated memory: 291.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LeNetMatmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/mat_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/mat_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/mat_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/mat_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/mat_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/mat_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/mat_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/mat_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/mat_8' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/mat_9' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/mat_10' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/mat_11' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/mat_12' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/mat_13' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/mat_14' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/mat_15' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/mat_16' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/mat_17' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/mat_18' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/mat_19' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/mat_20' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/mat_21' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/mat_22' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/mat_23' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/mat_24' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/filter_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/filter_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/filter_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/filter_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/filter_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/filter_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/filter_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/filter_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/filter_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/filter_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/filter_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/filter_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/filter_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/filter_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/filter_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/filter_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/filter_16' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/filter_17' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/filter_18' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/filter_19' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/filter_20' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/filter_21' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/filter_22' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/filter_23' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/filter_24' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_8' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_9' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_10' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_11' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_12' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_13' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_14' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_15' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_16' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_17' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_18' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_19' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_20' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_21' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_22' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_23' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_24' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_25' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_26' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_27' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_28' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_29' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_30' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_31' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_32' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_33' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_34' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_35' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_36' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_37' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_38' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_39' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_40' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_41' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_42' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_43' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_44' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_45' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_46' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_47' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_48' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_49' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_50' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_51' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_52' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_53' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_54' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_55' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_56' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_57' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_58' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_59' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_60' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_61' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_62' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_63' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_64' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_65' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_66' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_67' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_68' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_69' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_70' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_71' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_72' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_73' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_74' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_75' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_76' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_77' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_78' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_79' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_80' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_81' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_82' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_83' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_84' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_85' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_86' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_87' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_88' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_89' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_90' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_91' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_92' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_93' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_94' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_95' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_96' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_97' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_98' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_99' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_100' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_101' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_102' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_103' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_104' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_105' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_106' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_107' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_108' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_109' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_110' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_111' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_112' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_113' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_114' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_115' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_116' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_117' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_118' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_119' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_120' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_121' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_122' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_123' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_124' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_125' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_126' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_127' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_128' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_129' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_130' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_131' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_132' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_133' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_134' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_135' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_136' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_137' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_138' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_139' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_140' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_141' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_142' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_143' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_144' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_145' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_146' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_147' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_148' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_149' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_150' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_151' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_152' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_153' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_154' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_155' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_156' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_157' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_158' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_159' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_160' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_161' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_162' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_163' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_164' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_165' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_166' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_167' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_168' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_169' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_170' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_171' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_172' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_173' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_174' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_175' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_176' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_177' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_178' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_179' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_180' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_181' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_182' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_183' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_184' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_185' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_186' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_187' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_188' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_189' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_190' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_191' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_192' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_193' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_194' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_195' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_196' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_197' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_198' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_199' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_200' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_201' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_202' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_203' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_204' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_205' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_206' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_207' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_208' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_209' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_210' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_211' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_212' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_213' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_214' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_215' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_216' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_217' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_218' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_219' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_220' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_221' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_222' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_223' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_224' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_225' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_226' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_227' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_228' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_229' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_230' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_231' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_232' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_233' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_234' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_235' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_236' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_237' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_238' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_239' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_240' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_241' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_242' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_243' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_244' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_245' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_246' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_247' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_248' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_249' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_250' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_251' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_252' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_253' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_254' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_255' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_256' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_257' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_258' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_259' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_260' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_261' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_262' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_263' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_264' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_265' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_266' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_267' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_268' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_269' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_270' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_271' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_272' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_273' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_274' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_275' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_276' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_277' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_278' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_279' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_280' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_281' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_282' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_283' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_284' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_285' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_286' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_287' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_288' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_289' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_290' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_291' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_292' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_293' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_294' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_295' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_296' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_297' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_298' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_299' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_300' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_301' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_302' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_303' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_304' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_305' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_306' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_307' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_308' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_309' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_310' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_311' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_312' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_313' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_314' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_315' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_316' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_317' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_318' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_319' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_320' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_321' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_322' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_323' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_324' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_325' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_326' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_327' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_328' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_329' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_330' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_331' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_332' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_333' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_334' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_335' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_336' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_337' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_338' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_339' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_340' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_341' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_342' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_343' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_344' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_345' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_346' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_347' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_348' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_349' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_350' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_351' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_352' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_353' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_354' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_355' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_356' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_357' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_358' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_359' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_360' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_361' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_362' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_363' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_364' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_365' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_366' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_367' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_368' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_369' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_370' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_371' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_372' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_373' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_374' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_375' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_376' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_377' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_378' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_379' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_380' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_381' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_382' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_383' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_384' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_385' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_386' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_387' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_388' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_389' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_390' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_391' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_392' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_393' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_394' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_395' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_396' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_397' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_398' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_399' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_400' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_401' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_402' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_403' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_404' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_405' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_406' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_407' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_408' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_409' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_410' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_411' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_412' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_413' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_414' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_415' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_416' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_417' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_418' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_419' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_420' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_421' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_422' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_423' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_424' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_425' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_426' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_427' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_428' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_429' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_430' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_431' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_432' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_433' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_434' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_435' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_436' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_437' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_438' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_439' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_440' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_441' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_442' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_443' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_444' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_445' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_446' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_447' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_448' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_449' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_450' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_451' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_452' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_453' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_454' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_455' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_456' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_457' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_458' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_459' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_460' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_461' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_462' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_463' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_464' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_465' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_466' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_467' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_468' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_469' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_470' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_471' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_472' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_473' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_474' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_475' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_476' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_477' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_478' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_479' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_480' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_481' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_482' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_483' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_484' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_485' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_486' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_487' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_488' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_489' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_490' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_491' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_492' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_493' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_494' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_495' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_496' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_497' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_498' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_499' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_500' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_501' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_502' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_503' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_504' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_505' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_506' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_507' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_508' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_509' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_510' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_511' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_512' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_513' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_514' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_515' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_516' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_517' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_518' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_519' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_520' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_521' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_522' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_523' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_524' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_525' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_526' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_527' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_528' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_529' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_530' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_531' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_532' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_533' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_534' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_535' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_536' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_537' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_538' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_539' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_540' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_541' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_542' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_543' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_544' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_545' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_546' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_547' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_548' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_549' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_550' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_551' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_552' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_553' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_554' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_555' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_556' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_557' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_558' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_559' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_560' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_561' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_562' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_563' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_564' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_565' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_566' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_567' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_568' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_569' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_570' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_571' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_572' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_573' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_574' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_575' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_576' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_577' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_578' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_579' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_580' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_581' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_582' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_583' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_584' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_585' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_586' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_587' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_588' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_589' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_590' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_591' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_592' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_593' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_594' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_595' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_596' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_597' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_598' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_599' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_600' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_601' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_602' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_603' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_604' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_605' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_606' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_607' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_608' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_609' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_610' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_611' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_612' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_613' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_614' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_615' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_616' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_617' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_618' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_619' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_620' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_621' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_622' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_623' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_624' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_625' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_626' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_627' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_628' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_629' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_630' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_631' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_632' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_633' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_634' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_635' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_636' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_637' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_638' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_639' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_640' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_641' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_642' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_643' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_644' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_645' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_646' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_647' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_648' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_649' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_650' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_651' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_652' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_653' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_654' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_655' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_656' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_657' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_658' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_659' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_660' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_661' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_662' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_663' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_664' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_665' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_666' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_667' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_668' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_669' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_670' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_671' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_672' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_673' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_674' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_675' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_676' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_677' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_678' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_679' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_680' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_681' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_682' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_683' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_684' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_685' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_686' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_687' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_688' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_689' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_690' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_691' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_692' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_693' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_694' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_695' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_696' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_697' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_698' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_699' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_700' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_701' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_702' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_703' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_704' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_705' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_706' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_707' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_708' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_709' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_710' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_711' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_712' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_713' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_714' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_715' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_716' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_717' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_718' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_719' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_720' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_721' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_722' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_723' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_724' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_725' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_726' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_727' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_728' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_729' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_730' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_731' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_732' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_733' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_734' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_735' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_736' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_737' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_738' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_739' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_740' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_741' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_742' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_743' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_744' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_745' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_746' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_747' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_748' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_749' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_750' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_751' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_752' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_753' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_754' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_755' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_756' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_757' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_758' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_759' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_760' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_761' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_762' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_763' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_764' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_765' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_766' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_767' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_768' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_769' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_770' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_771' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_772' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_773' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_774' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_775' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_776' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_777' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_778' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_779' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_780' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_781' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_782' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LeNetMatmul/result_783' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'LeNetMatmul' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'mat_0', 'mat_1', 'mat_2', 'mat_3', 'mat_4', 'mat_5', 'mat_6', 'mat_7', 'mat_8', 'mat_9', 'mat_10', 'mat_11', 'mat_12', 'mat_13', 'mat_14', 'mat_15', 'mat_16', 'mat_17', 'mat_18', 'mat_19', 'mat_20', 'mat_21', 'mat_22', 'mat_23', 'mat_24', 'filter_0', 'filter_1', 'filter_2', 'filter_3', 'filter_4', 'filter_5', 'filter_6', 'filter_7', 'filter_8', 'filter_9', 'filter_10', 'filter_11', 'filter_12', 'filter_13', 'filter_14', 'filter_15', 'filter_16', 'filter_17', 'filter_18', 'filter_19', 'filter_20', 'filter_21', 'filter_22', 'filter_23', 'filter_24', 'result_0', 'result_1', 'result_2', 'result_3', 'result_4', 'result_5', 'result_6', 'result_7', 'result_8', 'result_9', 'result_10', 'result_11', 'result_12', 'result_13', 'result_14', 'result_15', 'result_16', 'result_17', 'result_18', 'result_19', 'result_20', 'result_21', 'result_22', 'result_23', 'result_24', 'result_25', 'result_26', 'result_27', 'result_28', 'result_29', 'result_30', 'result_31', 'result_32', 'result_33', 'result_34', 'result_35', 'result_36', 'result_37', 'result_38', 'result_39', 'result_40', 'result_41', 'result_42', 'result_43', 'result_44', 'result_45', 'result_46', 'result_47', 'result_48', 'result_49', 'result_50', 'result_51', 'result_52', 'result_53', 'result_54', 'result_55', 'result_56', 'result_57', 'result_58', 'result_59', 'result_60', 'result_61', 'result_62', 'result_63', 'result_64', 'result_65', 'result_66', 'result_67', 'result_68', 'result_69', 'result_70', 'result_71', 'result_72', 'result_73', 'result_74', 'result_75', 'result_76', 'result_77', 'result_78', 'result_79', 'result_80', 'result_81', 'result_82', 'result_83', 'result_84', 'result_85', 'result_86', 'result_87', 'result_88', 'result_89', 'result_90', 'result_91', 'result_92', 'result_93', 'result_94', 'result_95', 'result_96', 'result_97', 'result_98', 'result_99', 'result_100', 'result_101', 'result_102', 'result_103', 'result_104', 'result_105', 'result_106', 'result_107', 'result_108', 'result_109', 'result_110', 'result_111', 'result_112', 'result_113', 'result_114', 'result_115', 'result_116', 'result_117', 'result_118', 'result_119', 'result_120', 'result_121', 'result_122', 'result_123', 'result_124', 'result_125', 'result_126', 'result_127', 'result_128', 'result_129', 'result_130', 'result_131', 'result_132', 'result_133', 'result_134', 'result_135', 'result_136', 'result_137', 'result_138', 'result_139', 'result_140', 'result_141', 'result_142', 'result_143', 'result_144', 'result_145', 'result_146', 'result_147', 'result_148', 'result_149', 'result_150', 'result_151', 'result_152', 'result_153', 'result_154', 'result_155', 'result_156', 'result_157', 'result_158', 'result_159', 'result_160', 'result_161', 'result_162', 'result_163', 'result_164', 'result_165', 'result_166', 'result_167', 'result_168', 'result_169', 'result_170', 'result_171', 'result_172', 'result_173', 'result_174', 'result_175', 'result_176', 'result_177', 'result_178', 'result_179', 'result_180', 'result_181', 'result_182', 'result_183', 'result_184', 'result_185', 'result_186', 'result_187', 'result_188', 'result_189', 'result_190', 'result_191', 'result_192', 'result_193', 'result_194', 'result_195', 'result_196', 'result_197', 'result_198', 'result_199', 'result_200', 'result_201', 'result_202', 'result_203', 'result_204', 'result_205', 'result_206', 'result_207', 'result_208', 'result_209', 'result_210', 'result_211', 'result_212', 'result_213', 'result_214', 'result_215', 'result_216', 'result_217', 'result_218', 'result_219', 'result_220', 'result_221', 'result_222', 'result_223', 'result_224', 'result_225', 'result_226', 'result_227', 'result_228', 'result_229', 'result_230', 'result_231', 'result_232', 'result_233', 'result_234', 'result_235', 'result_236', 'result_237', 'result_238', 'result_239', 'result_240', 'result_241', 'result_242', 'result_243', 'result_244', 'result_245', 'result_246', 'result_247', 'result_248', 'result_249', 'result_250', 'result_251', 'result_252', 'result_253', 'result_254', 'result_255', 'result_256', 'result_257', 'result_258', 'result_259', 'result_260', 'result_261', 'result_262', 'result_263', 'result_264', 'result_265', 'result_266', 'result_267', 'result_268', 'result_269', 'result_270', 'result_271', 'result_272', 'result_273', 'result_274', 'result_275', 'result_276', 'result_277', 'result_278', 'result_279', 'result_280', 'result_281', 'result_282', 'result_283', 'result_284', 'result_285', 'result_286', 'result_287', 'result_288', 'result_289', 'result_290', 'result_291', 'result_292', 'result_293', 'result_294', 'result_295', 'result_296', 'result_297', 'result_298', 'result_299', 'result_300', 'result_301', 'result_302', 'result_303', 'result_304', 'result_305', 'result_306', 'result_307', 'result_308', 'result_309', 'result_310', 'result_311', 'result_312', 'result_313', 'result_314', 'result_315', 'result_316', 'result_317', 'result_318', 'result_319', 'result_320', 'result_321', 'result_322', 'result_323', 'result_324', 'result_325', 'result_326', 'result_327', 'result_328', 'result_329', 'result_330', 'result_331', 'result_332', 'result_333', 'result_334', 'result_335', 'result_336', 'result_337', 'result_338', 'result_339', 'result_340', 'result_341', 'result_342', 'result_343', 'result_344', 'result_345', 'result_346', 'result_347', 'result_348', 'result_349', 'result_350', 'result_351', 'result_352', 'result_353', 'result_354', 'result_355', 'result_356', 'result_357', 'result_358', 'result_359', 'result_360', 'result_361', 'result_362', 'result_363', 'result_364', 'result_365', 'result_366', 'result_367', 'result_368', 'result_369', 'result_370', 'result_371', 'result_372', 'result_373', 'result_374', 'result_375', 'result_376', 'result_377', 'result_378', 'result_379', 'result_380', 'result_381', 'result_382', 'result_383', 'result_384', 'result_385', 'result_386', 'result_387', 'result_388', 'result_389', 'result_390', 'result_391', 'result_392', 'result_393', 'result_394', 'result_395', 'result_396', 'result_397', 'result_398', 'result_399', 'result_400', 'result_401', 'result_402', 'result_403', 'result_404', 'result_405', 'result_406', 'result_407', 'result_408', 'result_409', 'result_410', 'result_411', 'result_412', 'result_413', 'result_414', 'result_415', 'result_416', 'result_417', 'result_418', 'result_419', 'result_420', 'result_421', 'result_422', 'result_423', 'result_424', 'result_425', 'result_426', 'result_427', 'result_428', 'result_429', 'result_430', 'result_431', 'result_432', 'result_433', 'result_434', 'result_435', 'result_436', 'result_437', 'result_438', 'result_439', 'result_440', 'result_441', 'result_442', 'result_443', 'result_444', 'result_445', 'result_446', 'result_447', 'result_448', 'result_449', 'result_450', 'result_451', 'result_452', 'result_453', 'result_454', 'result_455', 'result_456', 'result_457', 'result_458', 'result_459', 'result_460', 'result_461', 'result_462', 'result_463', 'result_464', 'result_465', 'result_466', 'result_467', 'result_468', 'result_469', 'result_470', 'result_471', 'result_472', 'result_473', 'result_474', 'result_475', 'result_476', 'result_477', 'result_478', 'result_479', 'result_480', 'result_481', 'result_482', 'result_483', 'result_484', 'result_485', 'result_486', 'result_487', 'result_488', 'result_489', 'result_490', 'result_491', 'result_492', 'result_493', 'result_494', 'result_495', 'result_496', 'result_497', 'result_498', 'result_499', 'result_500', 'result_501', 'result_502', 'result_503', 'result_504', 'result_505', 'result_506', 'result_507', 'result_508', 'result_509', 'result_510', 'result_511', 'result_512', 'result_513', 'result_514', 'result_515', 'result_516', 'result_517', 'result_518', 'result_519', 'result_520', 'result_521', 'result_522', 'result_523', 'result_524', 'result_525', 'result_526', 'result_527', 'result_528', 'result_529', 'result_530', 'result_531', 'result_532', 'result_533', 'result_534', 'result_535', 'result_536', 'result_537', 'result_538', 'result_539', 'result_540', 'result_541', 'result_542', 'result_543', 'result_544', 'result_545', 'result_546', 'result_547', 'result_548', 'result_549', 'result_550', 'result_551', 'result_552', 'result_553', 'result_554', 'result_555', 'result_556', 'result_557', 'result_558', 'result_559', 'result_560', 'result_561', 'result_562', 'result_563', 'result_564', 'result_565', 'result_566', 'result_567', 'result_568', 'result_569', 'result_570', 'result_571', 'result_572', 'result_573', 'result_574', 'result_575', 'result_576', 'result_577', 'result_578', 'result_579', 'result_580', 'result_581', 'result_582', 'result_583', 'result_584', 'result_585', 'result_586', 'result_587', 'result_588', 'result_589', 'result_590', 'result_591', 'result_592', 'result_593', 'result_594', 'result_595', 'result_596', 'result_597', 'result_598', 'result_599', 'result_600', 'result_601', 'result_602', 'result_603', 'result_604', 'result_605', 'result_606', 'result_607', 'result_608', 'result_609', 'result_610', 'result_611', 'result_612', 'result_613', 'result_614', 'result_615', 'result_616', 'result_617', 'result_618', 'result_619', 'result_620', 'result_621', 'result_622', 'result_623', 'result_624', 'result_625', 'result_626', 'result_627', 'result_628', 'result_629', 'result_630', 'result_631', 'result_632', 'result_633', 'result_634', 'result_635', 'result_636', 'result_637', 'result_638', 'result_639', 'result_640', 'result_641', 'result_642', 'result_643', 'result_644', 'result_645', 'result_646', 'result_647', 'result_648', 'result_649', 'result_650', 'result_651', 'result_652', 'result_653', 'result_654', 'result_655', 'result_656', 'result_657', 'result_658', 'result_659', 'result_660', 'result_661', 'result_662', 'result_663', 'result_664', 'result_665', 'result_666', 'result_667', 'result_668', 'result_669', 'result_670', 'result_671', 'result_672', 'result_673', 'result_674', 'result_675', 'result_676', 'result_677', 'result_678', 'result_679', 'result_680', 'result_681', 'result_682', 'result_683', 'result_684', 'result_685', 'result_686', 'result_687', 'result_688', 'result_689', 'result_690', 'result_691', 'result_692', 'result_693', 'result_694', 'result_695', 'result_696', 'result_697', 'result_698', 'result_699', 'result_700', 'result_701', 'result_702', 'result_703', 'result_704', 'result_705', 'result_706', 'result_707', 'result_708', 'result_709', 'result_710', 'result_711', 'result_712', 'result_713', 'result_714', 'result_715', 'result_716', 'result_717', 'result_718', 'result_719', 'result_720', 'result_721', 'result_722', 'result_723', 'result_724', 'result_725', 'result_726', 'result_727', 'result_728', 'result_729', 'result_730', 'result_731', 'result_732', 'result_733', 'result_734', 'result_735', 'result_736', 'result_737', 'result_738', 'result_739', 'result_740', 'result_741', 'result_742', 'result_743', 'result_744', 'result_745', 'result_746', 'result_747', 'result_748', 'result_749', 'result_750', 'result_751', 'result_752', 'result_753', 'result_754', 'result_755', 'result_756', 'result_757', 'result_758', 'result_759', 'result_760', 'result_761', 'result_762', 'result_763', 'result_764', 'result_765', 'result_766', 'result_767', 'result_768', 'result_769', 'result_770', 'result_771', 'result_772', 'result_773', 'result_774', 'result_775', 'result_776', 'result_777', 'result_778', 'result_779', 'result_780', 'result_781', 'result_782' and 'result_783' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'LeNetMatmul'.
INFO: [HLS 200-111]  Elapsed time: 27.399 seconds; current allocated memory: 315.148 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.39 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:25 ; elapsed = 00:02:50 . Memory (MB): peak = 488.063 ; gain = 398.117
INFO: [VHDL 208-304] Generating VHDL RTL for LeNetMatmul.
INFO: [VLOG 209-307] Generating Verilog RTL for LeNetMatmul.
INFO: [HLS 200-112] Total elapsed time: 170.591 seconds; peak allocated memory: 315.148 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
