
nucleo_F7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c22c  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ad8  0800c400  0800c400  0001c400  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ced8  0800ced8  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800ced8  0800ced8  0001ced8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cee0  0800cee0  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cee0  0800cee0  0001cee0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800cee4  0800cee4  0001cee4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800cee8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00009468  200001e0  0800d0c8  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20009648  0800d0c8  00029648  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ba16  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003a27  00000000  00000000  0003bc26  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001460  00000000  00000000  0003f650  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001260  00000000  00000000  00040ab0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002a27b  00000000  00000000  00041d10  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00013951  00000000  00000000  0006bf8b  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00101b4c  00000000  00000000  0007f8dc  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00181428  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006078  00000000  00000000  001814a4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001e0 	.word	0x200001e0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800c3e4 	.word	0x0800c3e4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e4 	.word	0x200001e4
 800020c:	0800c3e4 	.word	0x0800c3e4

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003fe:	f1a4 0401 	sub.w	r4, r4, #1
 8000402:	d1e9      	bne.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b972 	b.w	8000fc4 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f806 	bl	8000cf8 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__udivmoddi4>:
 8000cf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cfc:	9e08      	ldr	r6, [sp, #32]
 8000cfe:	4604      	mov	r4, r0
 8000d00:	4688      	mov	r8, r1
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d14b      	bne.n	8000d9e <__udivmoddi4+0xa6>
 8000d06:	428a      	cmp	r2, r1
 8000d08:	4615      	mov	r5, r2
 8000d0a:	d967      	bls.n	8000ddc <__udivmoddi4+0xe4>
 8000d0c:	fab2 f282 	clz	r2, r2
 8000d10:	b14a      	cbz	r2, 8000d26 <__udivmoddi4+0x2e>
 8000d12:	f1c2 0720 	rsb	r7, r2, #32
 8000d16:	fa01 f302 	lsl.w	r3, r1, r2
 8000d1a:	fa20 f707 	lsr.w	r7, r0, r7
 8000d1e:	4095      	lsls	r5, r2
 8000d20:	ea47 0803 	orr.w	r8, r7, r3
 8000d24:	4094      	lsls	r4, r2
 8000d26:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d2a:	0c23      	lsrs	r3, r4, #16
 8000d2c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000d30:	fa1f fc85 	uxth.w	ip, r5
 8000d34:	fb0e 8817 	mls	r8, lr, r7, r8
 8000d38:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d3c:	fb07 f10c 	mul.w	r1, r7, ip
 8000d40:	4299      	cmp	r1, r3
 8000d42:	d909      	bls.n	8000d58 <__udivmoddi4+0x60>
 8000d44:	18eb      	adds	r3, r5, r3
 8000d46:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d4a:	f080 811b 	bcs.w	8000f84 <__udivmoddi4+0x28c>
 8000d4e:	4299      	cmp	r1, r3
 8000d50:	f240 8118 	bls.w	8000f84 <__udivmoddi4+0x28c>
 8000d54:	3f02      	subs	r7, #2
 8000d56:	442b      	add	r3, r5
 8000d58:	1a5b      	subs	r3, r3, r1
 8000d5a:	b2a4      	uxth	r4, r4
 8000d5c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d60:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d64:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d68:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d6c:	45a4      	cmp	ip, r4
 8000d6e:	d909      	bls.n	8000d84 <__udivmoddi4+0x8c>
 8000d70:	192c      	adds	r4, r5, r4
 8000d72:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d76:	f080 8107 	bcs.w	8000f88 <__udivmoddi4+0x290>
 8000d7a:	45a4      	cmp	ip, r4
 8000d7c:	f240 8104 	bls.w	8000f88 <__udivmoddi4+0x290>
 8000d80:	3802      	subs	r0, #2
 8000d82:	442c      	add	r4, r5
 8000d84:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d88:	eba4 040c 	sub.w	r4, r4, ip
 8000d8c:	2700      	movs	r7, #0
 8000d8e:	b11e      	cbz	r6, 8000d98 <__udivmoddi4+0xa0>
 8000d90:	40d4      	lsrs	r4, r2
 8000d92:	2300      	movs	r3, #0
 8000d94:	e9c6 4300 	strd	r4, r3, [r6]
 8000d98:	4639      	mov	r1, r7
 8000d9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d9e:	428b      	cmp	r3, r1
 8000da0:	d909      	bls.n	8000db6 <__udivmoddi4+0xbe>
 8000da2:	2e00      	cmp	r6, #0
 8000da4:	f000 80eb 	beq.w	8000f7e <__udivmoddi4+0x286>
 8000da8:	2700      	movs	r7, #0
 8000daa:	e9c6 0100 	strd	r0, r1, [r6]
 8000dae:	4638      	mov	r0, r7
 8000db0:	4639      	mov	r1, r7
 8000db2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000db6:	fab3 f783 	clz	r7, r3
 8000dba:	2f00      	cmp	r7, #0
 8000dbc:	d147      	bne.n	8000e4e <__udivmoddi4+0x156>
 8000dbe:	428b      	cmp	r3, r1
 8000dc0:	d302      	bcc.n	8000dc8 <__udivmoddi4+0xd0>
 8000dc2:	4282      	cmp	r2, r0
 8000dc4:	f200 80fa 	bhi.w	8000fbc <__udivmoddi4+0x2c4>
 8000dc8:	1a84      	subs	r4, r0, r2
 8000dca:	eb61 0303 	sbc.w	r3, r1, r3
 8000dce:	2001      	movs	r0, #1
 8000dd0:	4698      	mov	r8, r3
 8000dd2:	2e00      	cmp	r6, #0
 8000dd4:	d0e0      	beq.n	8000d98 <__udivmoddi4+0xa0>
 8000dd6:	e9c6 4800 	strd	r4, r8, [r6]
 8000dda:	e7dd      	b.n	8000d98 <__udivmoddi4+0xa0>
 8000ddc:	b902      	cbnz	r2, 8000de0 <__udivmoddi4+0xe8>
 8000dde:	deff      	udf	#255	; 0xff
 8000de0:	fab2 f282 	clz	r2, r2
 8000de4:	2a00      	cmp	r2, #0
 8000de6:	f040 808f 	bne.w	8000f08 <__udivmoddi4+0x210>
 8000dea:	1b49      	subs	r1, r1, r5
 8000dec:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000df0:	fa1f f885 	uxth.w	r8, r5
 8000df4:	2701      	movs	r7, #1
 8000df6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dfa:	0c23      	lsrs	r3, r4, #16
 8000dfc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000e00:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e04:	fb08 f10c 	mul.w	r1, r8, ip
 8000e08:	4299      	cmp	r1, r3
 8000e0a:	d907      	bls.n	8000e1c <__udivmoddi4+0x124>
 8000e0c:	18eb      	adds	r3, r5, r3
 8000e0e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e12:	d202      	bcs.n	8000e1a <__udivmoddi4+0x122>
 8000e14:	4299      	cmp	r1, r3
 8000e16:	f200 80cd 	bhi.w	8000fb4 <__udivmoddi4+0x2bc>
 8000e1a:	4684      	mov	ip, r0
 8000e1c:	1a59      	subs	r1, r3, r1
 8000e1e:	b2a3      	uxth	r3, r4
 8000e20:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e24:	fb0e 1410 	mls	r4, lr, r0, r1
 8000e28:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000e2c:	fb08 f800 	mul.w	r8, r8, r0
 8000e30:	45a0      	cmp	r8, r4
 8000e32:	d907      	bls.n	8000e44 <__udivmoddi4+0x14c>
 8000e34:	192c      	adds	r4, r5, r4
 8000e36:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e3a:	d202      	bcs.n	8000e42 <__udivmoddi4+0x14a>
 8000e3c:	45a0      	cmp	r8, r4
 8000e3e:	f200 80b6 	bhi.w	8000fae <__udivmoddi4+0x2b6>
 8000e42:	4618      	mov	r0, r3
 8000e44:	eba4 0408 	sub.w	r4, r4, r8
 8000e48:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e4c:	e79f      	b.n	8000d8e <__udivmoddi4+0x96>
 8000e4e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e52:	40bb      	lsls	r3, r7
 8000e54:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e58:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e5c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e60:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e64:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e68:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e6c:	4325      	orrs	r5, r4
 8000e6e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e72:	0c2c      	lsrs	r4, r5, #16
 8000e74:	fb08 3319 	mls	r3, r8, r9, r3
 8000e78:	fa1f fa8e 	uxth.w	sl, lr
 8000e7c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e80:	fb09 f40a 	mul.w	r4, r9, sl
 8000e84:	429c      	cmp	r4, r3
 8000e86:	fa02 f207 	lsl.w	r2, r2, r7
 8000e8a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e8e:	d90b      	bls.n	8000ea8 <__udivmoddi4+0x1b0>
 8000e90:	eb1e 0303 	adds.w	r3, lr, r3
 8000e94:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e98:	f080 8087 	bcs.w	8000faa <__udivmoddi4+0x2b2>
 8000e9c:	429c      	cmp	r4, r3
 8000e9e:	f240 8084 	bls.w	8000faa <__udivmoddi4+0x2b2>
 8000ea2:	f1a9 0902 	sub.w	r9, r9, #2
 8000ea6:	4473      	add	r3, lr
 8000ea8:	1b1b      	subs	r3, r3, r4
 8000eaa:	b2ad      	uxth	r5, r5
 8000eac:	fbb3 f0f8 	udiv	r0, r3, r8
 8000eb0:	fb08 3310 	mls	r3, r8, r0, r3
 8000eb4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000eb8:	fb00 fa0a 	mul.w	sl, r0, sl
 8000ebc:	45a2      	cmp	sl, r4
 8000ebe:	d908      	bls.n	8000ed2 <__udivmoddi4+0x1da>
 8000ec0:	eb1e 0404 	adds.w	r4, lr, r4
 8000ec4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ec8:	d26b      	bcs.n	8000fa2 <__udivmoddi4+0x2aa>
 8000eca:	45a2      	cmp	sl, r4
 8000ecc:	d969      	bls.n	8000fa2 <__udivmoddi4+0x2aa>
 8000ece:	3802      	subs	r0, #2
 8000ed0:	4474      	add	r4, lr
 8000ed2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ed6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eda:	eba4 040a 	sub.w	r4, r4, sl
 8000ede:	454c      	cmp	r4, r9
 8000ee0:	46c2      	mov	sl, r8
 8000ee2:	464b      	mov	r3, r9
 8000ee4:	d354      	bcc.n	8000f90 <__udivmoddi4+0x298>
 8000ee6:	d051      	beq.n	8000f8c <__udivmoddi4+0x294>
 8000ee8:	2e00      	cmp	r6, #0
 8000eea:	d069      	beq.n	8000fc0 <__udivmoddi4+0x2c8>
 8000eec:	ebb1 050a 	subs.w	r5, r1, sl
 8000ef0:	eb64 0403 	sbc.w	r4, r4, r3
 8000ef4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000ef8:	40fd      	lsrs	r5, r7
 8000efa:	40fc      	lsrs	r4, r7
 8000efc:	ea4c 0505 	orr.w	r5, ip, r5
 8000f00:	e9c6 5400 	strd	r5, r4, [r6]
 8000f04:	2700      	movs	r7, #0
 8000f06:	e747      	b.n	8000d98 <__udivmoddi4+0xa0>
 8000f08:	f1c2 0320 	rsb	r3, r2, #32
 8000f0c:	fa20 f703 	lsr.w	r7, r0, r3
 8000f10:	4095      	lsls	r5, r2
 8000f12:	fa01 f002 	lsl.w	r0, r1, r2
 8000f16:	fa21 f303 	lsr.w	r3, r1, r3
 8000f1a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000f1e:	4338      	orrs	r0, r7
 8000f20:	0c01      	lsrs	r1, r0, #16
 8000f22:	fbb3 f7fe 	udiv	r7, r3, lr
 8000f26:	fa1f f885 	uxth.w	r8, r5
 8000f2a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000f2e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f32:	fb07 f308 	mul.w	r3, r7, r8
 8000f36:	428b      	cmp	r3, r1
 8000f38:	fa04 f402 	lsl.w	r4, r4, r2
 8000f3c:	d907      	bls.n	8000f4e <__udivmoddi4+0x256>
 8000f3e:	1869      	adds	r1, r5, r1
 8000f40:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f44:	d22f      	bcs.n	8000fa6 <__udivmoddi4+0x2ae>
 8000f46:	428b      	cmp	r3, r1
 8000f48:	d92d      	bls.n	8000fa6 <__udivmoddi4+0x2ae>
 8000f4a:	3f02      	subs	r7, #2
 8000f4c:	4429      	add	r1, r5
 8000f4e:	1acb      	subs	r3, r1, r3
 8000f50:	b281      	uxth	r1, r0
 8000f52:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f56:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f5a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f5e:	fb00 f308 	mul.w	r3, r0, r8
 8000f62:	428b      	cmp	r3, r1
 8000f64:	d907      	bls.n	8000f76 <__udivmoddi4+0x27e>
 8000f66:	1869      	adds	r1, r5, r1
 8000f68:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f6c:	d217      	bcs.n	8000f9e <__udivmoddi4+0x2a6>
 8000f6e:	428b      	cmp	r3, r1
 8000f70:	d915      	bls.n	8000f9e <__udivmoddi4+0x2a6>
 8000f72:	3802      	subs	r0, #2
 8000f74:	4429      	add	r1, r5
 8000f76:	1ac9      	subs	r1, r1, r3
 8000f78:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f7c:	e73b      	b.n	8000df6 <__udivmoddi4+0xfe>
 8000f7e:	4637      	mov	r7, r6
 8000f80:	4630      	mov	r0, r6
 8000f82:	e709      	b.n	8000d98 <__udivmoddi4+0xa0>
 8000f84:	4607      	mov	r7, r0
 8000f86:	e6e7      	b.n	8000d58 <__udivmoddi4+0x60>
 8000f88:	4618      	mov	r0, r3
 8000f8a:	e6fb      	b.n	8000d84 <__udivmoddi4+0x8c>
 8000f8c:	4541      	cmp	r1, r8
 8000f8e:	d2ab      	bcs.n	8000ee8 <__udivmoddi4+0x1f0>
 8000f90:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f94:	eb69 020e 	sbc.w	r2, r9, lr
 8000f98:	3801      	subs	r0, #1
 8000f9a:	4613      	mov	r3, r2
 8000f9c:	e7a4      	b.n	8000ee8 <__udivmoddi4+0x1f0>
 8000f9e:	4660      	mov	r0, ip
 8000fa0:	e7e9      	b.n	8000f76 <__udivmoddi4+0x27e>
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	e795      	b.n	8000ed2 <__udivmoddi4+0x1da>
 8000fa6:	4667      	mov	r7, ip
 8000fa8:	e7d1      	b.n	8000f4e <__udivmoddi4+0x256>
 8000faa:	4681      	mov	r9, r0
 8000fac:	e77c      	b.n	8000ea8 <__udivmoddi4+0x1b0>
 8000fae:	3802      	subs	r0, #2
 8000fb0:	442c      	add	r4, r5
 8000fb2:	e747      	b.n	8000e44 <__udivmoddi4+0x14c>
 8000fb4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fb8:	442b      	add	r3, r5
 8000fba:	e72f      	b.n	8000e1c <__udivmoddi4+0x124>
 8000fbc:	4638      	mov	r0, r7
 8000fbe:	e708      	b.n	8000dd2 <__udivmoddi4+0xda>
 8000fc0:	4637      	mov	r7, r6
 8000fc2:	e6e9      	b.n	8000d98 <__udivmoddi4+0xa0>

08000fc4 <__aeabi_idiv0>:
 8000fc4:	4770      	bx	lr
 8000fc6:	bf00      	nop

08000fc8 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b084      	sub	sp, #16
 8000fcc:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8000fce:	463b      	mov	r3, r7
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	601a      	str	r2, [r3, #0]
 8000fd4:	605a      	str	r2, [r3, #4]
 8000fd6:	609a      	str	r2, [r3, #8]
 8000fd8:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 8000fda:	4b37      	ldr	r3, [pc, #220]	; (80010b8 <MX_ADC1_Init+0xf0>)
 8000fdc:	4a37      	ldr	r2, [pc, #220]	; (80010bc <MX_ADC1_Init+0xf4>)
 8000fde:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000fe0:	4b35      	ldr	r3, [pc, #212]	; (80010b8 <MX_ADC1_Init+0xf0>)
 8000fe2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000fe6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000fe8:	4b33      	ldr	r3, [pc, #204]	; (80010b8 <MX_ADC1_Init+0xf0>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000fee:	4b32      	ldr	r3, [pc, #200]	; (80010b8 <MX_ADC1_Init+0xf0>)
 8000ff0:	2201      	movs	r2, #1
 8000ff2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000ff4:	4b30      	ldr	r3, [pc, #192]	; (80010b8 <MX_ADC1_Init+0xf0>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000ffa:	4b2f      	ldr	r3, [pc, #188]	; (80010b8 <MX_ADC1_Init+0xf0>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING;
 8001002:	4b2d      	ldr	r3, [pc, #180]	; (80010b8 <MX_ADC1_Init+0xf0>)
 8001004:	f04f 5240 	mov.w	r2, #805306368	; 0x30000000
 8001008:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T1_TRGO;
 800100a:	4b2b      	ldr	r3, [pc, #172]	; (80010b8 <MX_ADC1_Init+0xf0>)
 800100c:	f04f 6210 	mov.w	r2, #150994944	; 0x9000000
 8001010:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001012:	4b29      	ldr	r3, [pc, #164]	; (80010b8 <MX_ADC1_Init+0xf0>)
 8001014:	2200      	movs	r2, #0
 8001016:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 4;
 8001018:	4b27      	ldr	r3, [pc, #156]	; (80010b8 <MX_ADC1_Init+0xf0>)
 800101a:	2204      	movs	r2, #4
 800101c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800101e:	4b26      	ldr	r3, [pc, #152]	; (80010b8 <MX_ADC1_Init+0xf0>)
 8001020:	2201      	movs	r2, #1
 8001022:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001026:	4b24      	ldr	r3, [pc, #144]	; (80010b8 <MX_ADC1_Init+0xf0>)
 8001028:	2200      	movs	r2, #0
 800102a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800102c:	4822      	ldr	r0, [pc, #136]	; (80010b8 <MX_ADC1_Init+0xf0>)
 800102e:	f001 fb51 	bl	80026d4 <HAL_ADC_Init>
 8001032:	4603      	mov	r3, r0
 8001034:	2b00      	cmp	r3, #0
 8001036:	d001      	beq.n	800103c <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 8001038:	f000 fdc4 	bl	8001bc4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800103c:	2304      	movs	r3, #4
 800103e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001040:	2301      	movs	r3, #1
 8001042:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 8001044:	2303      	movs	r3, #3
 8001046:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001048:	463b      	mov	r3, r7
 800104a:	4619      	mov	r1, r3
 800104c:	481a      	ldr	r0, [pc, #104]	; (80010b8 <MX_ADC1_Init+0xf0>)
 800104e:	f001 fdd3 	bl	8002bf8 <HAL_ADC_ConfigChannel>
 8001052:	4603      	mov	r3, r0
 8001054:	2b00      	cmp	r3, #0
 8001056:	d001      	beq.n	800105c <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8001058:	f000 fdb4 	bl	8001bc4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_5;
 800105c:	2305      	movs	r3, #5
 800105e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001060:	2302      	movs	r3, #2
 8001062:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001064:	463b      	mov	r3, r7
 8001066:	4619      	mov	r1, r3
 8001068:	4813      	ldr	r0, [pc, #76]	; (80010b8 <MX_ADC1_Init+0xf0>)
 800106a:	f001 fdc5 	bl	8002bf8 <HAL_ADC_ConfigChannel>
 800106e:	4603      	mov	r3, r0
 8001070:	2b00      	cmp	r3, #0
 8001072:	d001      	beq.n	8001078 <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 8001074:	f000 fda6 	bl	8001bc4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8001078:	2309      	movs	r3, #9
 800107a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800107c:	2303      	movs	r3, #3
 800107e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001080:	463b      	mov	r3, r7
 8001082:	4619      	mov	r1, r3
 8001084:	480c      	ldr	r0, [pc, #48]	; (80010b8 <MX_ADC1_Init+0xf0>)
 8001086:	f001 fdb7 	bl	8002bf8 <HAL_ADC_ConfigChannel>
 800108a:	4603      	mov	r3, r0
 800108c:	2b00      	cmp	r3, #0
 800108e:	d001      	beq.n	8001094 <MX_ADC1_Init+0xcc>
  {
    Error_Handler();
 8001090:	f000 fd98 	bl	8001bc4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8001094:	230a      	movs	r3, #10
 8001096:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8001098:	2304      	movs	r3, #4
 800109a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800109c:	463b      	mov	r3, r7
 800109e:	4619      	mov	r1, r3
 80010a0:	4805      	ldr	r0, [pc, #20]	; (80010b8 <MX_ADC1_Init+0xf0>)
 80010a2:	f001 fda9 	bl	8002bf8 <HAL_ADC_ConfigChannel>
 80010a6:	4603      	mov	r3, r0
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d001      	beq.n	80010b0 <MX_ADC1_Init+0xe8>
  {
    Error_Handler();
 80010ac:	f000 fd8a 	bl	8001bc4 <Error_Handler>
  }

}
 80010b0:	bf00      	nop
 80010b2:	3710      	adds	r7, #16
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bd80      	pop	{r7, pc}
 80010b8:	2000020c 	.word	0x2000020c
 80010bc:	40012000 	.word	0x40012000

080010c0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b08c      	sub	sp, #48	; 0x30
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010c8:	f107 031c 	add.w	r3, r7, #28
 80010cc:	2200      	movs	r2, #0
 80010ce:	601a      	str	r2, [r3, #0]
 80010d0:	605a      	str	r2, [r3, #4]
 80010d2:	609a      	str	r2, [r3, #8]
 80010d4:	60da      	str	r2, [r3, #12]
 80010d6:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	4a4a      	ldr	r2, [pc, #296]	; (8001208 <HAL_ADC_MspInit+0x148>)
 80010de:	4293      	cmp	r3, r2
 80010e0:	f040 808d 	bne.w	80011fe <HAL_ADC_MspInit+0x13e>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80010e4:	4b49      	ldr	r3, [pc, #292]	; (800120c <HAL_ADC_MspInit+0x14c>)
 80010e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010e8:	4a48      	ldr	r2, [pc, #288]	; (800120c <HAL_ADC_MspInit+0x14c>)
 80010ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010ee:	6453      	str	r3, [r2, #68]	; 0x44
 80010f0:	4b46      	ldr	r3, [pc, #280]	; (800120c <HAL_ADC_MspInit+0x14c>)
 80010f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010f8:	61bb      	str	r3, [r7, #24]
 80010fa:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80010fc:	4b43      	ldr	r3, [pc, #268]	; (800120c <HAL_ADC_MspInit+0x14c>)
 80010fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001100:	4a42      	ldr	r2, [pc, #264]	; (800120c <HAL_ADC_MspInit+0x14c>)
 8001102:	f043 0304 	orr.w	r3, r3, #4
 8001106:	6313      	str	r3, [r2, #48]	; 0x30
 8001108:	4b40      	ldr	r3, [pc, #256]	; (800120c <HAL_ADC_MspInit+0x14c>)
 800110a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800110c:	f003 0304 	and.w	r3, r3, #4
 8001110:	617b      	str	r3, [r7, #20]
 8001112:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001114:	4b3d      	ldr	r3, [pc, #244]	; (800120c <HAL_ADC_MspInit+0x14c>)
 8001116:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001118:	4a3c      	ldr	r2, [pc, #240]	; (800120c <HAL_ADC_MspInit+0x14c>)
 800111a:	f043 0301 	orr.w	r3, r3, #1
 800111e:	6313      	str	r3, [r2, #48]	; 0x30
 8001120:	4b3a      	ldr	r3, [pc, #232]	; (800120c <HAL_ADC_MspInit+0x14c>)
 8001122:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001124:	f003 0301 	and.w	r3, r3, #1
 8001128:	613b      	str	r3, [r7, #16]
 800112a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800112c:	4b37      	ldr	r3, [pc, #220]	; (800120c <HAL_ADC_MspInit+0x14c>)
 800112e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001130:	4a36      	ldr	r2, [pc, #216]	; (800120c <HAL_ADC_MspInit+0x14c>)
 8001132:	f043 0302 	orr.w	r3, r3, #2
 8001136:	6313      	str	r3, [r2, #48]	; 0x30
 8001138:	4b34      	ldr	r3, [pc, #208]	; (800120c <HAL_ADC_MspInit+0x14c>)
 800113a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800113c:	f003 0302 	and.w	r3, r3, #2
 8001140:	60fb      	str	r3, [r7, #12]
 8001142:	68fb      	ldr	r3, [r7, #12]
    PC0     ------> ADC1_IN10
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PB1     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = Angle_Rotor_Pin;
 8001144:	2301      	movs	r3, #1
 8001146:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001148:	2303      	movs	r3, #3
 800114a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800114c:	2300      	movs	r3, #0
 800114e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(Angle_Rotor_GPIO_Port, &GPIO_InitStruct);
 8001150:	f107 031c 	add.w	r3, r7, #28
 8001154:	4619      	mov	r1, r3
 8001156:	482e      	ldr	r0, [pc, #184]	; (8001210 <HAL_ADC_MspInit+0x150>)
 8001158:	f003 f934 	bl	80043c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CURRENT_Ia_Pin|CURRENT_Ib_Pin;
 800115c:	2330      	movs	r3, #48	; 0x30
 800115e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001160:	2303      	movs	r3, #3
 8001162:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001164:	2300      	movs	r3, #0
 8001166:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001168:	f107 031c 	add.w	r3, r7, #28
 800116c:	4619      	mov	r1, r3
 800116e:	4829      	ldr	r0, [pc, #164]	; (8001214 <HAL_ADC_MspInit+0x154>)
 8001170:	f003 f928 	bl	80043c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CURRENT_Ic_Pin;
 8001174:	2302      	movs	r3, #2
 8001176:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001178:	2303      	movs	r3, #3
 800117a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800117c:	2300      	movs	r3, #0
 800117e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(CURRENT_Ic_GPIO_Port, &GPIO_InitStruct);
 8001180:	f107 031c 	add.w	r3, r7, #28
 8001184:	4619      	mov	r1, r3
 8001186:	4824      	ldr	r0, [pc, #144]	; (8001218 <HAL_ADC_MspInit+0x158>)
 8001188:	f003 f91c 	bl	80043c4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800118c:	4b23      	ldr	r3, [pc, #140]	; (800121c <HAL_ADC_MspInit+0x15c>)
 800118e:	4a24      	ldr	r2, [pc, #144]	; (8001220 <HAL_ADC_MspInit+0x160>)
 8001190:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001192:	4b22      	ldr	r3, [pc, #136]	; (800121c <HAL_ADC_MspInit+0x15c>)
 8001194:	2200      	movs	r2, #0
 8001196:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001198:	4b20      	ldr	r3, [pc, #128]	; (800121c <HAL_ADC_MspInit+0x15c>)
 800119a:	2200      	movs	r2, #0
 800119c:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800119e:	4b1f      	ldr	r3, [pc, #124]	; (800121c <HAL_ADC_MspInit+0x15c>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80011a4:	4b1d      	ldr	r3, [pc, #116]	; (800121c <HAL_ADC_MspInit+0x15c>)
 80011a6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80011aa:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80011ac:	4b1b      	ldr	r3, [pc, #108]	; (800121c <HAL_ADC_MspInit+0x15c>)
 80011ae:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80011b2:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80011b4:	4b19      	ldr	r3, [pc, #100]	; (800121c <HAL_ADC_MspInit+0x15c>)
 80011b6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80011ba:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80011bc:	4b17      	ldr	r3, [pc, #92]	; (800121c <HAL_ADC_MspInit+0x15c>)
 80011be:	f44f 7280 	mov.w	r2, #256	; 0x100
 80011c2:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_MEDIUM;
 80011c4:	4b15      	ldr	r3, [pc, #84]	; (800121c <HAL_ADC_MspInit+0x15c>)
 80011c6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80011ca:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80011cc:	4b13      	ldr	r3, [pc, #76]	; (800121c <HAL_ADC_MspInit+0x15c>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80011d2:	4812      	ldr	r0, [pc, #72]	; (800121c <HAL_ADC_MspInit+0x15c>)
 80011d4:	f002 f8f2 	bl	80033bc <HAL_DMA_Init>
 80011d8:	4603      	mov	r3, r0
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d001      	beq.n	80011e2 <HAL_ADC_MspInit+0x122>
    {
      Error_Handler();
 80011de:	f000 fcf1 	bl	8001bc4 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	4a0d      	ldr	r2, [pc, #52]	; (800121c <HAL_ADC_MspInit+0x15c>)
 80011e6:	639a      	str	r2, [r3, #56]	; 0x38
 80011e8:	4a0c      	ldr	r2, [pc, #48]	; (800121c <HAL_ADC_MspInit+0x15c>)
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 1, 0);
 80011ee:	2200      	movs	r2, #0
 80011f0:	2101      	movs	r1, #1
 80011f2:	2012      	movs	r0, #18
 80011f4:	f002 f8ab 	bl	800334e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80011f8:	2012      	movs	r0, #18
 80011fa:	f002 f8c4 	bl	8003386 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80011fe:	bf00      	nop
 8001200:	3730      	adds	r7, #48	; 0x30
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}
 8001206:	bf00      	nop
 8001208:	40012000 	.word	0x40012000
 800120c:	40023800 	.word	0x40023800
 8001210:	40020800 	.word	0x40020800
 8001214:	40020000 	.word	0x40020000
 8001218:	40020400 	.word	0x40020400
 800121c:	20000254 	.word	0x20000254
 8001220:	40026410 	.word	0x40026410

08001224 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b082      	sub	sp, #8
 8001228:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800122a:	4b16      	ldr	r3, [pc, #88]	; (8001284 <MX_DMA_Init+0x60>)
 800122c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800122e:	4a15      	ldr	r2, [pc, #84]	; (8001284 <MX_DMA_Init+0x60>)
 8001230:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001234:	6313      	str	r3, [r2, #48]	; 0x30
 8001236:	4b13      	ldr	r3, [pc, #76]	; (8001284 <MX_DMA_Init+0x60>)
 8001238:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800123a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800123e:	607b      	str	r3, [r7, #4]
 8001240:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001242:	4b10      	ldr	r3, [pc, #64]	; (8001284 <MX_DMA_Init+0x60>)
 8001244:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001246:	4a0f      	ldr	r2, [pc, #60]	; (8001284 <MX_DMA_Init+0x60>)
 8001248:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800124c:	6313      	str	r3, [r2, #48]	; 0x30
 800124e:	4b0d      	ldr	r3, [pc, #52]	; (8001284 <MX_DMA_Init+0x60>)
 8001250:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001252:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001256:	603b      	str	r3, [r7, #0]
 8001258:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 4, 0);
 800125a:	2200      	movs	r2, #0
 800125c:	2104      	movs	r1, #4
 800125e:	200e      	movs	r0, #14
 8001260:	f002 f875 	bl	800334e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8001264:	200e      	movs	r0, #14
 8001266:	f002 f88e 	bl	8003386 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 2, 0);
 800126a:	2200      	movs	r2, #0
 800126c:	2102      	movs	r1, #2
 800126e:	2038      	movs	r0, #56	; 0x38
 8001270:	f002 f86d 	bl	800334e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001274:	2038      	movs	r0, #56	; 0x38
 8001276:	f002 f886 	bl	8003386 <HAL_NVIC_EnableIRQ>

}
 800127a:	bf00      	nop
 800127c:	3708      	adds	r7, #8
 800127e:	46bd      	mov	sp, r7
 8001280:	bd80      	pop	{r7, pc}
 8001282:	bf00      	nop
 8001284:	40023800 	.word	0x40023800

08001288 <MX_ETH_Init>:

ETH_HandleTypeDef heth;

/* ETH init function */
void MX_ETH_Init(void)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	af00      	add	r7, sp, #0

  heth.Instance = ETH;
 800128c:	4b1c      	ldr	r3, [pc, #112]	; (8001300 <MX_ETH_Init+0x78>)
 800128e:	4a1d      	ldr	r2, [pc, #116]	; (8001304 <MX_ETH_Init+0x7c>)
 8001290:	601a      	str	r2, [r3, #0]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 8001292:	4b1b      	ldr	r3, [pc, #108]	; (8001300 <MX_ETH_Init+0x78>)
 8001294:	2201      	movs	r2, #1
 8001296:	605a      	str	r2, [r3, #4]
  heth.Init.PhyAddress = LAN8742A_PHY_ADDRESS;
 8001298:	4b19      	ldr	r3, [pc, #100]	; (8001300 <MX_ETH_Init+0x78>)
 800129a:	2200      	movs	r2, #0
 800129c:	821a      	strh	r2, [r3, #16]
  heth.Init.MACAddr[0] =   0x00;
 800129e:	4b18      	ldr	r3, [pc, #96]	; (8001300 <MX_ETH_Init+0x78>)
 80012a0:	695b      	ldr	r3, [r3, #20]
 80012a2:	2200      	movs	r2, #0
 80012a4:	701a      	strb	r2, [r3, #0]
  heth.Init.MACAddr[1] =   0x80;
 80012a6:	4b16      	ldr	r3, [pc, #88]	; (8001300 <MX_ETH_Init+0x78>)
 80012a8:	695b      	ldr	r3, [r3, #20]
 80012aa:	3301      	adds	r3, #1
 80012ac:	2280      	movs	r2, #128	; 0x80
 80012ae:	701a      	strb	r2, [r3, #0]
  heth.Init.MACAddr[2] =   0xE1;
 80012b0:	4b13      	ldr	r3, [pc, #76]	; (8001300 <MX_ETH_Init+0x78>)
 80012b2:	695b      	ldr	r3, [r3, #20]
 80012b4:	3302      	adds	r3, #2
 80012b6:	22e1      	movs	r2, #225	; 0xe1
 80012b8:	701a      	strb	r2, [r3, #0]
  heth.Init.MACAddr[3] =   0x00;
 80012ba:	4b11      	ldr	r3, [pc, #68]	; (8001300 <MX_ETH_Init+0x78>)
 80012bc:	695b      	ldr	r3, [r3, #20]
 80012be:	3303      	adds	r3, #3
 80012c0:	2200      	movs	r2, #0
 80012c2:	701a      	strb	r2, [r3, #0]
  heth.Init.MACAddr[4] =   0x00;
 80012c4:	4b0e      	ldr	r3, [pc, #56]	; (8001300 <MX_ETH_Init+0x78>)
 80012c6:	695b      	ldr	r3, [r3, #20]
 80012c8:	3304      	adds	r3, #4
 80012ca:	2200      	movs	r2, #0
 80012cc:	701a      	strb	r2, [r3, #0]
  heth.Init.MACAddr[5] =   0x00;
 80012ce:	4b0c      	ldr	r3, [pc, #48]	; (8001300 <MX_ETH_Init+0x78>)
 80012d0:	695b      	ldr	r3, [r3, #20]
 80012d2:	3305      	adds	r3, #5
 80012d4:	2200      	movs	r2, #0
 80012d6:	701a      	strb	r2, [r3, #0]
  heth.Init.RxMode = ETH_RXPOLLING_MODE;
 80012d8:	4b09      	ldr	r3, [pc, #36]	; (8001300 <MX_ETH_Init+0x78>)
 80012da:	2200      	movs	r2, #0
 80012dc:	619a      	str	r2, [r3, #24]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 80012de:	4b08      	ldr	r3, [pc, #32]	; (8001300 <MX_ETH_Init+0x78>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	61da      	str	r2, [r3, #28]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 80012e4:	4b06      	ldr	r3, [pc, #24]	; (8001300 <MX_ETH_Init+0x78>)
 80012e6:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80012ea:	621a      	str	r2, [r3, #32]

  /* USER CODE BEGIN MACADDRESS */
    
  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 80012ec:	4804      	ldr	r0, [pc, #16]	; (8001300 <MX_ETH_Init+0x78>)
 80012ee:	f002 fbfd 	bl	8003aec <HAL_ETH_Init>
 80012f2:	4603      	mov	r3, r0
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d001      	beq.n	80012fc <MX_ETH_Init+0x74>
  {
    Error_Handler();
 80012f8:	f000 fc64 	bl	8001bc4 <Error_Handler>
  }

}
 80012fc:	bf00      	nop
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	200002b4 	.word	0x200002b4
 8001304:	40028000 	.word	0x40028000

08001308 <HAL_ETH_MspInit>:

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b08e      	sub	sp, #56	; 0x38
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001310:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001314:	2200      	movs	r2, #0
 8001316:	601a      	str	r2, [r3, #0]
 8001318:	605a      	str	r2, [r3, #4]
 800131a:	609a      	str	r2, [r3, #8]
 800131c:	60da      	str	r2, [r3, #12]
 800131e:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	4a4e      	ldr	r2, [pc, #312]	; (8001460 <HAL_ETH_MspInit+0x158>)
 8001326:	4293      	cmp	r3, r2
 8001328:	f040 8096 	bne.w	8001458 <HAL_ETH_MspInit+0x150>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* ETH clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 800132c:	4b4d      	ldr	r3, [pc, #308]	; (8001464 <HAL_ETH_MspInit+0x15c>)
 800132e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001330:	4a4c      	ldr	r2, [pc, #304]	; (8001464 <HAL_ETH_MspInit+0x15c>)
 8001332:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001336:	6313      	str	r3, [r2, #48]	; 0x30
 8001338:	4b4a      	ldr	r3, [pc, #296]	; (8001464 <HAL_ETH_MspInit+0x15c>)
 800133a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800133c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001340:	623b      	str	r3, [r7, #32]
 8001342:	6a3b      	ldr	r3, [r7, #32]
 8001344:	4b47      	ldr	r3, [pc, #284]	; (8001464 <HAL_ETH_MspInit+0x15c>)
 8001346:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001348:	4a46      	ldr	r2, [pc, #280]	; (8001464 <HAL_ETH_MspInit+0x15c>)
 800134a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800134e:	6313      	str	r3, [r2, #48]	; 0x30
 8001350:	4b44      	ldr	r3, [pc, #272]	; (8001464 <HAL_ETH_MspInit+0x15c>)
 8001352:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001354:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001358:	61fb      	str	r3, [r7, #28]
 800135a:	69fb      	ldr	r3, [r7, #28]
 800135c:	4b41      	ldr	r3, [pc, #260]	; (8001464 <HAL_ETH_MspInit+0x15c>)
 800135e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001360:	4a40      	ldr	r2, [pc, #256]	; (8001464 <HAL_ETH_MspInit+0x15c>)
 8001362:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001366:	6313      	str	r3, [r2, #48]	; 0x30
 8001368:	4b3e      	ldr	r3, [pc, #248]	; (8001464 <HAL_ETH_MspInit+0x15c>)
 800136a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800136c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001370:	61bb      	str	r3, [r7, #24]
 8001372:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001374:	4b3b      	ldr	r3, [pc, #236]	; (8001464 <HAL_ETH_MspInit+0x15c>)
 8001376:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001378:	4a3a      	ldr	r2, [pc, #232]	; (8001464 <HAL_ETH_MspInit+0x15c>)
 800137a:	f043 0304 	orr.w	r3, r3, #4
 800137e:	6313      	str	r3, [r2, #48]	; 0x30
 8001380:	4b38      	ldr	r3, [pc, #224]	; (8001464 <HAL_ETH_MspInit+0x15c>)
 8001382:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001384:	f003 0304 	and.w	r3, r3, #4
 8001388:	617b      	str	r3, [r7, #20]
 800138a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800138c:	4b35      	ldr	r3, [pc, #212]	; (8001464 <HAL_ETH_MspInit+0x15c>)
 800138e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001390:	4a34      	ldr	r2, [pc, #208]	; (8001464 <HAL_ETH_MspInit+0x15c>)
 8001392:	f043 0301 	orr.w	r3, r3, #1
 8001396:	6313      	str	r3, [r2, #48]	; 0x30
 8001398:	4b32      	ldr	r3, [pc, #200]	; (8001464 <HAL_ETH_MspInit+0x15c>)
 800139a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800139c:	f003 0301 	and.w	r3, r3, #1
 80013a0:	613b      	str	r3, [r7, #16]
 80013a2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013a4:	4b2f      	ldr	r3, [pc, #188]	; (8001464 <HAL_ETH_MspInit+0x15c>)
 80013a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013a8:	4a2e      	ldr	r2, [pc, #184]	; (8001464 <HAL_ETH_MspInit+0x15c>)
 80013aa:	f043 0302 	orr.w	r3, r3, #2
 80013ae:	6313      	str	r3, [r2, #48]	; 0x30
 80013b0:	4b2c      	ldr	r3, [pc, #176]	; (8001464 <HAL_ETH_MspInit+0x15c>)
 80013b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013b4:	f003 0302 	and.w	r3, r3, #2
 80013b8:	60fb      	str	r3, [r7, #12]
 80013ba:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80013bc:	4b29      	ldr	r3, [pc, #164]	; (8001464 <HAL_ETH_MspInit+0x15c>)
 80013be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013c0:	4a28      	ldr	r2, [pc, #160]	; (8001464 <HAL_ETH_MspInit+0x15c>)
 80013c2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80013c6:	6313      	str	r3, [r2, #48]	; 0x30
 80013c8:	4b26      	ldr	r3, [pc, #152]	; (8001464 <HAL_ETH_MspInit+0x15c>)
 80013ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80013d0:	60bb      	str	r3, [r7, #8]
 80013d2:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0 
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80013d4:	2332      	movs	r3, #50	; 0x32
 80013d6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013d8:	2302      	movs	r3, #2
 80013da:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013dc:	2300      	movs	r3, #0
 80013de:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013e0:	2303      	movs	r3, #3
 80013e2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80013e4:	230b      	movs	r3, #11
 80013e6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013e8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013ec:	4619      	mov	r1, r3
 80013ee:	481e      	ldr	r0, [pc, #120]	; (8001468 <HAL_ETH_MspInit+0x160>)
 80013f0:	f002 ffe8 	bl	80043c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80013f4:	2386      	movs	r3, #134	; 0x86
 80013f6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013f8:	2302      	movs	r3, #2
 80013fa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013fc:	2300      	movs	r3, #0
 80013fe:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001400:	2303      	movs	r3, #3
 8001402:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001404:	230b      	movs	r3, #11
 8001406:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001408:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800140c:	4619      	mov	r1, r3
 800140e:	4817      	ldr	r0, [pc, #92]	; (800146c <HAL_ETH_MspInit+0x164>)
 8001410:	f002 ffd8 	bl	80043c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8001414:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001418:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800141a:	2302      	movs	r3, #2
 800141c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800141e:	2300      	movs	r3, #0
 8001420:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001422:	2303      	movs	r3, #3
 8001424:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001426:	230b      	movs	r3, #11
 8001428:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800142a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800142e:	4619      	mov	r1, r3
 8001430:	480f      	ldr	r0, [pc, #60]	; (8001470 <HAL_ETH_MspInit+0x168>)
 8001432:	f002 ffc7 	bl	80043c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8001436:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800143a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800143c:	2302      	movs	r3, #2
 800143e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001440:	2300      	movs	r3, #0
 8001442:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001444:	2303      	movs	r3, #3
 8001446:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001448:	230b      	movs	r3, #11
 800144a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800144c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001450:	4619      	mov	r1, r3
 8001452:	4808      	ldr	r0, [pc, #32]	; (8001474 <HAL_ETH_MspInit+0x16c>)
 8001454:	f002 ffb6 	bl	80043c4 <HAL_GPIO_Init>

  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 8001458:	bf00      	nop
 800145a:	3738      	adds	r7, #56	; 0x38
 800145c:	46bd      	mov	sp, r7
 800145e:	bd80      	pop	{r7, pc}
 8001460:	40028000 	.word	0x40028000
 8001464:	40023800 	.word	0x40023800
 8001468:	40020800 	.word	0x40020800
 800146c:	40020000 	.word	0x40020000
 8001470:	40020400 	.word	0x40020400
 8001474:	40021800 	.word	0x40021800

08001478 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b08c      	sub	sp, #48	; 0x30
 800147c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800147e:	f107 031c 	add.w	r3, r7, #28
 8001482:	2200      	movs	r2, #0
 8001484:	601a      	str	r2, [r3, #0]
 8001486:	605a      	str	r2, [r3, #4]
 8001488:	609a      	str	r2, [r3, #8]
 800148a:	60da      	str	r2, [r3, #12]
 800148c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800148e:	4b50      	ldr	r3, [pc, #320]	; (80015d0 <MX_GPIO_Init+0x158>)
 8001490:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001492:	4a4f      	ldr	r2, [pc, #316]	; (80015d0 <MX_GPIO_Init+0x158>)
 8001494:	f043 0304 	orr.w	r3, r3, #4
 8001498:	6313      	str	r3, [r2, #48]	; 0x30
 800149a:	4b4d      	ldr	r3, [pc, #308]	; (80015d0 <MX_GPIO_Init+0x158>)
 800149c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800149e:	f003 0304 	and.w	r3, r3, #4
 80014a2:	61bb      	str	r3, [r7, #24]
 80014a4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80014a6:	4b4a      	ldr	r3, [pc, #296]	; (80015d0 <MX_GPIO_Init+0x158>)
 80014a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014aa:	4a49      	ldr	r2, [pc, #292]	; (80015d0 <MX_GPIO_Init+0x158>)
 80014ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80014b0:	6313      	str	r3, [r2, #48]	; 0x30
 80014b2:	4b47      	ldr	r3, [pc, #284]	; (80015d0 <MX_GPIO_Init+0x158>)
 80014b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80014ba:	617b      	str	r3, [r7, #20]
 80014bc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014be:	4b44      	ldr	r3, [pc, #272]	; (80015d0 <MX_GPIO_Init+0x158>)
 80014c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014c2:	4a43      	ldr	r2, [pc, #268]	; (80015d0 <MX_GPIO_Init+0x158>)
 80014c4:	f043 0301 	orr.w	r3, r3, #1
 80014c8:	6313      	str	r3, [r2, #48]	; 0x30
 80014ca:	4b41      	ldr	r3, [pc, #260]	; (80015d0 <MX_GPIO_Init+0x158>)
 80014cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ce:	f003 0301 	and.w	r3, r3, #1
 80014d2:	613b      	str	r3, [r7, #16]
 80014d4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014d6:	4b3e      	ldr	r3, [pc, #248]	; (80015d0 <MX_GPIO_Init+0x158>)
 80014d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014da:	4a3d      	ldr	r2, [pc, #244]	; (80015d0 <MX_GPIO_Init+0x158>)
 80014dc:	f043 0302 	orr.w	r3, r3, #2
 80014e0:	6313      	str	r3, [r2, #48]	; 0x30
 80014e2:	4b3b      	ldr	r3, [pc, #236]	; (80015d0 <MX_GPIO_Init+0x158>)
 80014e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014e6:	f003 0302 	and.w	r3, r3, #2
 80014ea:	60fb      	str	r3, [r7, #12]
 80014ec:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80014ee:	4b38      	ldr	r3, [pc, #224]	; (80015d0 <MX_GPIO_Init+0x158>)
 80014f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014f2:	4a37      	ldr	r2, [pc, #220]	; (80015d0 <MX_GPIO_Init+0x158>)
 80014f4:	f043 0310 	orr.w	r3, r3, #16
 80014f8:	6313      	str	r3, [r2, #48]	; 0x30
 80014fa:	4b35      	ldr	r3, [pc, #212]	; (80015d0 <MX_GPIO_Init+0x158>)
 80014fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014fe:	f003 0310 	and.w	r3, r3, #16
 8001502:	60bb      	str	r3, [r7, #8]
 8001504:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001506:	4b32      	ldr	r3, [pc, #200]	; (80015d0 <MX_GPIO_Init+0x158>)
 8001508:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800150a:	4a31      	ldr	r2, [pc, #196]	; (80015d0 <MX_GPIO_Init+0x158>)
 800150c:	f043 0308 	orr.w	r3, r3, #8
 8001510:	6313      	str	r3, [r2, #48]	; 0x30
 8001512:	4b2f      	ldr	r3, [pc, #188]	; (80015d0 <MX_GPIO_Init+0x158>)
 8001514:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001516:	f003 0308 	and.w	r3, r3, #8
 800151a:	607b      	str	r3, [r7, #4]
 800151c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800151e:	4b2c      	ldr	r3, [pc, #176]	; (80015d0 <MX_GPIO_Init+0x158>)
 8001520:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001522:	4a2b      	ldr	r2, [pc, #172]	; (80015d0 <MX_GPIO_Init+0x158>)
 8001524:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001528:	6313      	str	r3, [r2, #48]	; 0x30
 800152a:	4b29      	ldr	r3, [pc, #164]	; (80015d0 <MX_GPIO_Init+0x158>)
 800152c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800152e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001532:	603b      	str	r3, [r7, #0]
 8001534:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001536:	2200      	movs	r2, #0
 8001538:	f244 0181 	movw	r1, #16513	; 0x4081
 800153c:	4825      	ldr	r0, [pc, #148]	; (80015d4 <MX_GPIO_Init+0x15c>)
 800153e:	f003 f903 	bl	8004748 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8001542:	2200      	movs	r2, #0
 8001544:	2140      	movs	r1, #64	; 0x40
 8001546:	4824      	ldr	r0, [pc, #144]	; (80015d8 <MX_GPIO_Init+0x160>)
 8001548:	f003 f8fe 	bl	8004748 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 800154c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001550:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001552:	4b22      	ldr	r3, [pc, #136]	; (80015dc <MX_GPIO_Init+0x164>)
 8001554:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001556:	2300      	movs	r3, #0
 8001558:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 800155a:	f107 031c 	add.w	r3, r7, #28
 800155e:	4619      	mov	r1, r3
 8001560:	481f      	ldr	r0, [pc, #124]	; (80015e0 <MX_GPIO_Init+0x168>)
 8001562:	f002 ff2f 	bl	80043c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8001566:	f244 0381 	movw	r3, #16513	; 0x4081
 800156a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800156c:	2301      	movs	r3, #1
 800156e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001570:	2300      	movs	r3, #0
 8001572:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001574:	2300      	movs	r3, #0
 8001576:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001578:	f107 031c 	add.w	r3, r7, #28
 800157c:	4619      	mov	r1, r3
 800157e:	4815      	ldr	r0, [pc, #84]	; (80015d4 <MX_GPIO_Init+0x15c>)
 8001580:	f002 ff20 	bl	80043c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8001584:	2340      	movs	r3, #64	; 0x40
 8001586:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001588:	2301      	movs	r3, #1
 800158a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800158c:	2300      	movs	r3, #0
 800158e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001590:	2300      	movs	r3, #0
 8001592:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001594:	f107 031c 	add.w	r3, r7, #28
 8001598:	4619      	mov	r1, r3
 800159a:	480f      	ldr	r0, [pc, #60]	; (80015d8 <MX_GPIO_Init+0x160>)
 800159c:	f002 ff12 	bl	80043c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80015a0:	2380      	movs	r3, #128	; 0x80
 80015a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015a4:	2300      	movs	r3, #0
 80015a6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a8:	2300      	movs	r3, #0
 80015aa:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80015ac:	f107 031c 	add.w	r3, r7, #28
 80015b0:	4619      	mov	r1, r3
 80015b2:	4809      	ldr	r0, [pc, #36]	; (80015d8 <MX_GPIO_Init+0x160>)
 80015b4:	f002 ff06 	bl	80043c4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 10, 0);
 80015b8:	2200      	movs	r2, #0
 80015ba:	210a      	movs	r1, #10
 80015bc:	2028      	movs	r0, #40	; 0x28
 80015be:	f001 fec6 	bl	800334e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80015c2:	2028      	movs	r0, #40	; 0x28
 80015c4:	f001 fedf 	bl	8003386 <HAL_NVIC_EnableIRQ>

}
 80015c8:	bf00      	nop
 80015ca:	3730      	adds	r7, #48	; 0x30
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bd80      	pop	{r7, pc}
 80015d0:	40023800 	.word	0x40023800
 80015d4:	40020400 	.word	0x40020400
 80015d8:	40021800 	.word	0x40021800
 80015dc:	10110000 	.word	0x10110000
 80015e0:	40020800 	.word	0x40020800

080015e4 <HAL_TIM_PeriodElapsedCallback>:
/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80015e4:	b480      	push	{r7}
 80015e6:	b083      	sub	sp, #12
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
         }
         **/

		}

}
 80015ec:	bf00      	nop
 80015ee:	370c      	adds	r7, #12
 80015f0:	46bd      	mov	sp, r7
 80015f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f6:	4770      	bx	lr

080015f8 <HAL_TIMEx_CommutCallback>:

void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80015f8:	b590      	push	{r4, r7, lr}
 80015fa:	b083      	sub	sp, #12
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]
	if(htim->Instance==TIM1)
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	4a46      	ldr	r2, [pc, #280]	; (8001720 <HAL_TIMEx_CommutCallback+0x128>)
 8001606:	4293      	cmp	r3, r2
 8001608:	f040 8081 	bne.w	800170e <HAL_TIMEx_CommutCallback+0x116>
	{
   /// TIM3 CLK 80 MHz, PSC =499,  80MGz/(PSC+1)*(TIM1->CCR1+1)
	/// 80 000 000/ 500 = 160 000 Hz
	/// T 1/160000 = 0,000000625
	okres_COM=	0.00000625 * TIM3->CCR1;
 800160c:	4b45      	ldr	r3, [pc, #276]	; (8001724 <HAL_TIMEx_CommutCallback+0x12c>)
 800160e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001610:	4618      	mov	r0, r3
 8001612:	f7fe ff97 	bl	8000544 <__aeabi_ui2d>
 8001616:	a340      	add	r3, pc, #256	; (adr r3, 8001718 <HAL_TIMEx_CommutCallback+0x120>)
 8001618:	e9d3 2300 	ldrd	r2, r3, [r3]
 800161c:	f7ff f80c 	bl	8000638 <__aeabi_dmul>
 8001620:	4603      	mov	r3, r0
 8001622:	460c      	mov	r4, r1
 8001624:	4618      	mov	r0, r3
 8001626:	4621      	mov	r1, r4
 8001628:	f7ff fafe 	bl	8000c28 <__aeabi_d2f>
 800162c:	4602      	mov	r2, r0
 800162e:	4b3e      	ldr	r3, [pc, #248]	; (8001728 <HAL_TIMEx_CommutCallback+0x130>)
 8001630:	601a      	str	r2, [r3, #0]
	// speed = 60 * 1/(12*okres_COM) [obr/min]
	speed=5 / okres_COM;
 8001632:	4b3d      	ldr	r3, [pc, #244]	; (8001728 <HAL_TIMEx_CommutCallback+0x130>)
 8001634:	ed93 7a00 	vldr	s14, [r3]
 8001638:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 800163c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001640:	4b3a      	ldr	r3, [pc, #232]	; (800172c <HAL_TIMEx_CommutCallback+0x134>)
 8001642:	edc3 7a00 	vstr	s15, [r3]

	speed_tab[0]=okres_COM;
 8001646:	4b38      	ldr	r3, [pc, #224]	; (8001728 <HAL_TIMEx_CommutCallback+0x130>)
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	4a39      	ldr	r2, [pc, #228]	; (8001730 <HAL_TIMEx_CommutCallback+0x138>)
 800164c:	6013      	str	r3, [r2, #0]

	while (d>0)
 800164e:	e013      	b.n	8001678 <HAL_TIMEx_CommutCallback+0x80>
	{
		speed_tab[d]=speed_tab[d-1];
 8001650:	4b38      	ldr	r3, [pc, #224]	; (8001734 <HAL_TIMEx_CommutCallback+0x13c>)
 8001652:	781b      	ldrb	r3, [r3, #0]
 8001654:	3b01      	subs	r3, #1
 8001656:	4a37      	ldr	r2, [pc, #220]	; (8001734 <HAL_TIMEx_CommutCallback+0x13c>)
 8001658:	7812      	ldrb	r2, [r2, #0]
 800165a:	4610      	mov	r0, r2
 800165c:	4a34      	ldr	r2, [pc, #208]	; (8001730 <HAL_TIMEx_CommutCallback+0x138>)
 800165e:	009b      	lsls	r3, r3, #2
 8001660:	4413      	add	r3, r2
 8001662:	681a      	ldr	r2, [r3, #0]
 8001664:	4932      	ldr	r1, [pc, #200]	; (8001730 <HAL_TIMEx_CommutCallback+0x138>)
 8001666:	0083      	lsls	r3, r0, #2
 8001668:	440b      	add	r3, r1
 800166a:	601a      	str	r2, [r3, #0]
		d--;
 800166c:	4b31      	ldr	r3, [pc, #196]	; (8001734 <HAL_TIMEx_CommutCallback+0x13c>)
 800166e:	781b      	ldrb	r3, [r3, #0]
 8001670:	3b01      	subs	r3, #1
 8001672:	b2da      	uxtb	r2, r3
 8001674:	4b2f      	ldr	r3, [pc, #188]	; (8001734 <HAL_TIMEx_CommutCallback+0x13c>)
 8001676:	701a      	strb	r2, [r3, #0]
	while (d>0)
 8001678:	4b2e      	ldr	r3, [pc, #184]	; (8001734 <HAL_TIMEx_CommutCallback+0x13c>)
 800167a:	781b      	ldrb	r3, [r3, #0]
 800167c:	2b00      	cmp	r3, #0
 800167e:	d1e7      	bne.n	8001650 <HAL_TIMEx_CommutCallback+0x58>
	}
	d=11;
 8001680:	4b2c      	ldr	r3, [pc, #176]	; (8001734 <HAL_TIMEx_CommutCallback+0x13c>)
 8001682:	220b      	movs	r2, #11
 8001684:	701a      	strb	r2, [r3, #0]

	if(g<12)
 8001686:	4b2c      	ldr	r3, [pc, #176]	; (8001738 <HAL_TIMEx_CommutCallback+0x140>)
 8001688:	781b      	ldrb	r3, [r3, #0]
 800168a:	2b0b      	cmp	r3, #11
 800168c:	d806      	bhi.n	800169c <HAL_TIMEx_CommutCallback+0xa4>
		g++;
 800168e:	4b2a      	ldr	r3, [pc, #168]	; (8001738 <HAL_TIMEx_CommutCallback+0x140>)
 8001690:	781b      	ldrb	r3, [r3, #0]
 8001692:	3301      	adds	r3, #1
 8001694:	b2da      	uxtb	r2, r3
 8001696:	4b28      	ldr	r3, [pc, #160]	; (8001738 <HAL_TIMEx_CommutCallback+0x140>)
 8001698:	701a      	strb	r2, [r3, #0]
 800169a:	e002      	b.n	80016a2 <HAL_TIMEx_CommutCallback+0xaa>
	else
		g=12;
 800169c:	4b26      	ldr	r3, [pc, #152]	; (8001738 <HAL_TIMEx_CommutCallback+0x140>)
 800169e:	220c      	movs	r2, #12
 80016a0:	701a      	strb	r2, [r3, #0]

	f=0;
 80016a2:	4b26      	ldr	r3, [pc, #152]	; (800173c <HAL_TIMEx_CommutCallback+0x144>)
 80016a4:	2200      	movs	r2, #0
 80016a6:	701a      	strb	r2, [r3, #0]
	while(f<g)
 80016a8:	e014      	b.n	80016d4 <HAL_TIMEx_CommutCallback+0xdc>
	{
		sum_speed=sum_speed + speed_tab[f];
 80016aa:	4b24      	ldr	r3, [pc, #144]	; (800173c <HAL_TIMEx_CommutCallback+0x144>)
 80016ac:	781b      	ldrb	r3, [r3, #0]
 80016ae:	4a20      	ldr	r2, [pc, #128]	; (8001730 <HAL_TIMEx_CommutCallback+0x138>)
 80016b0:	009b      	lsls	r3, r3, #2
 80016b2:	4413      	add	r3, r2
 80016b4:	ed93 7a00 	vldr	s14, [r3]
 80016b8:	4b21      	ldr	r3, [pc, #132]	; (8001740 <HAL_TIMEx_CommutCallback+0x148>)
 80016ba:	edd3 7a00 	vldr	s15, [r3]
 80016be:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016c2:	4b1f      	ldr	r3, [pc, #124]	; (8001740 <HAL_TIMEx_CommutCallback+0x148>)
 80016c4:	edc3 7a00 	vstr	s15, [r3]
		f++;
 80016c8:	4b1c      	ldr	r3, [pc, #112]	; (800173c <HAL_TIMEx_CommutCallback+0x144>)
 80016ca:	781b      	ldrb	r3, [r3, #0]
 80016cc:	3301      	adds	r3, #1
 80016ce:	b2da      	uxtb	r2, r3
 80016d0:	4b1a      	ldr	r3, [pc, #104]	; (800173c <HAL_TIMEx_CommutCallback+0x144>)
 80016d2:	701a      	strb	r2, [r3, #0]
	while(f<g)
 80016d4:	4b19      	ldr	r3, [pc, #100]	; (800173c <HAL_TIMEx_CommutCallback+0x144>)
 80016d6:	781a      	ldrb	r2, [r3, #0]
 80016d8:	4b17      	ldr	r3, [pc, #92]	; (8001738 <HAL_TIMEx_CommutCallback+0x140>)
 80016da:	781b      	ldrb	r3, [r3, #0]
 80016dc:	429a      	cmp	r2, r3
 80016de:	d3e4      	bcc.n	80016aa <HAL_TIMEx_CommutCallback+0xb2>

	}

	average_speed= 5 / (sum_speed/(f+1));
 80016e0:	4b17      	ldr	r3, [pc, #92]	; (8001740 <HAL_TIMEx_CommutCallback+0x148>)
 80016e2:	edd3 6a00 	vldr	s13, [r3]
 80016e6:	4b15      	ldr	r3, [pc, #84]	; (800173c <HAL_TIMEx_CommutCallback+0x144>)
 80016e8:	781b      	ldrb	r3, [r3, #0]
 80016ea:	3301      	adds	r3, #1
 80016ec:	ee07 3a90 	vmov	s15, r3
 80016f0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80016f4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80016f8:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 80016fc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001700:	4b10      	ldr	r3, [pc, #64]	; (8001744 <HAL_TIMEx_CommutCallback+0x14c>)
 8001702:	edc3 7a00 	vstr	s15, [r3]

	sum_speed=0;
 8001706:	4b0e      	ldr	r3, [pc, #56]	; (8001740 <HAL_TIMEx_CommutCallback+0x148>)
 8001708:	f04f 0200 	mov.w	r2, #0
 800170c:	601a      	str	r2, [r3, #0]

	}
}
 800170e:	bf00      	nop
 8001710:	370c      	adds	r7, #12
 8001712:	46bd      	mov	sp, r7
 8001714:	bd90      	pop	{r4, r7, pc}
 8001716:	bf00      	nop
 8001718:	eb1c432d 	.word	0xeb1c432d
 800171c:	3eda36e2 	.word	0x3eda36e2
 8001720:	40010000 	.word	0x40010000
 8001724:	40000400 	.word	0x40000400
 8001728:	20009020 	.word	0x20009020
 800172c:	20009040 	.word	0x20009040
 8001730:	20000338 	.word	0x20000338
 8001734:	20000000 	.word	0x20000000
 8001738:	20000001 	.word	0x20000001
 800173c:	200001fc 	.word	0x200001fc
 8001740:	20009038 	.word	0x20009038
 8001744:	20000304 	.word	0x20000304

08001748 <HAL_GPIO_EXTI_Callback>:
		HAL_UART_Receive_IT(&huart3, &recive, 1);
	}
}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b082      	sub	sp, #8
 800174c:	af00      	add	r7, sp, #0
 800174e:	4603      	mov	r3, r0
 8001750:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin==GPIO_PIN_13)
 8001752:	88fb      	ldrh	r3, [r7, #6]
 8001754:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001758:	d106      	bne.n	8001768 <HAL_GPIO_EXTI_Callback+0x20>
	{

		 HAL_TIM_Base_Start_IT(&htim1);
 800175a:	4805      	ldr	r0, [pc, #20]	; (8001770 <HAL_GPIO_EXTI_Callback+0x28>)
 800175c:	f004 fa5e 	bl	8005c1c <HAL_TIM_Base_Start_IT>
		 HAL_TIM_PWM_Start_IT(&htim1, TIM_CHANNEL_1);
 8001760:	2100      	movs	r1, #0
 8001762:	4803      	ldr	r0, [pc, #12]	; (8001770 <HAL_GPIO_EXTI_Callback+0x28>)
 8001764:	f004 fb34 	bl	8005dd0 <HAL_TIM_PWM_Start_IT>
		**/


	}

}
 8001768:	bf00      	nop
 800176a:	3708      	adds	r7, #8
 800176c:	46bd      	mov	sp, r7
 800176e:	bd80      	pop	{r7, pc}
 8001770:	2000909c 	.word	0x2000909c
 8001774:	00000000 	.word	0x00000000

08001778 <HAL_ADC_ConvCpltCallback>:

void   HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001778:	b590      	push	{r4, r7, lr}
 800177a:	b08d      	sub	sp, #52	; 0x34
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]

				Ia=(pomiar[0]-2850) * 0.0044;  // 2.5 v / 3.6 v x 4095 = 2843
 8001780:	4b65      	ldr	r3, [pc, #404]	; (8001918 <HAL_ADC_ConvCpltCallback+0x1a0>)
 8001782:	881b      	ldrh	r3, [r3, #0]
 8001784:	b21b      	sxth	r3, r3
 8001786:	f6a3 3322 	subw	r3, r3, #2850	; 0xb22
 800178a:	4618      	mov	r0, r3
 800178c:	f7fe feea 	bl	8000564 <__aeabi_i2d>
 8001790:	a35d      	add	r3, pc, #372	; (adr r3, 8001908 <HAL_ADC_ConvCpltCallback+0x190>)
 8001792:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001796:	f7fe ff4f 	bl	8000638 <__aeabi_dmul>
 800179a:	4603      	mov	r3, r0
 800179c:	460c      	mov	r4, r1
 800179e:	4618      	mov	r0, r3
 80017a0:	4621      	mov	r1, r4
 80017a2:	f7ff fa41 	bl	8000c28 <__aeabi_d2f>
 80017a6:	4602      	mov	r2, r0
 80017a8:	4b5c      	ldr	r3, [pc, #368]	; (800191c <HAL_ADC_ConvCpltCallback+0x1a4>)
 80017aa:	601a      	str	r2, [r3, #0]
			    Ib=(pomiar[1]-2850) * 0.0044;  // 3.3/4095 * 1/0.185 [v/a] == 0,00435 A
 80017ac:	4b5a      	ldr	r3, [pc, #360]	; (8001918 <HAL_ADC_ConvCpltCallback+0x1a0>)
 80017ae:	885b      	ldrh	r3, [r3, #2]
 80017b0:	b21b      	sxth	r3, r3
 80017b2:	f6a3 3322 	subw	r3, r3, #2850	; 0xb22
 80017b6:	4618      	mov	r0, r3
 80017b8:	f7fe fed4 	bl	8000564 <__aeabi_i2d>
 80017bc:	a352      	add	r3, pc, #328	; (adr r3, 8001908 <HAL_ADC_ConvCpltCallback+0x190>)
 80017be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017c2:	f7fe ff39 	bl	8000638 <__aeabi_dmul>
 80017c6:	4603      	mov	r3, r0
 80017c8:	460c      	mov	r4, r1
 80017ca:	4618      	mov	r0, r3
 80017cc:	4621      	mov	r1, r4
 80017ce:	f7ff fa2b 	bl	8000c28 <__aeabi_d2f>
 80017d2:	4602      	mov	r2, r0
 80017d4:	4b52      	ldr	r3, [pc, #328]	; (8001920 <HAL_ADC_ConvCpltCallback+0x1a8>)
 80017d6:	601a      	str	r2, [r3, #0]
			    Ic=(pomiar[2]-2850) * 0.0044;
 80017d8:	4b4f      	ldr	r3, [pc, #316]	; (8001918 <HAL_ADC_ConvCpltCallback+0x1a0>)
 80017da:	889b      	ldrh	r3, [r3, #4]
 80017dc:	b21b      	sxth	r3, r3
 80017de:	f6a3 3322 	subw	r3, r3, #2850	; 0xb22
 80017e2:	4618      	mov	r0, r3
 80017e4:	f7fe febe 	bl	8000564 <__aeabi_i2d>
 80017e8:	a347      	add	r3, pc, #284	; (adr r3, 8001908 <HAL_ADC_ConvCpltCallback+0x190>)
 80017ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017ee:	f7fe ff23 	bl	8000638 <__aeabi_dmul>
 80017f2:	4603      	mov	r3, r0
 80017f4:	460c      	mov	r4, r1
 80017f6:	4618      	mov	r0, r3
 80017f8:	4621      	mov	r1, r4
 80017fa:	f7ff fa15 	bl	8000c28 <__aeabi_d2f>
 80017fe:	4602      	mov	r2, r0
 8001800:	4b48      	ldr	r3, [pc, #288]	; (8001924 <HAL_ADC_ConvCpltCallback+0x1ac>)
 8001802:	601a      	str	r2, [r3, #0]
			    theta_mech=((int16_t)(pomiar[3] * 0.0879));
 8001804:	4b44      	ldr	r3, [pc, #272]	; (8001918 <HAL_ADC_ConvCpltCallback+0x1a0>)
 8001806:	88db      	ldrh	r3, [r3, #6]
 8001808:	b21b      	sxth	r3, r3
 800180a:	4618      	mov	r0, r3
 800180c:	f7fe feaa 	bl	8000564 <__aeabi_i2d>
 8001810:	a33f      	add	r3, pc, #252	; (adr r3, 8001910 <HAL_ADC_ConvCpltCallback+0x198>)
 8001812:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001816:	f7fe ff0f 	bl	8000638 <__aeabi_dmul>
 800181a:	4603      	mov	r3, r0
 800181c:	460c      	mov	r4, r1
 800181e:	4618      	mov	r0, r3
 8001820:	4621      	mov	r1, r4
 8001822:	f7ff f9b9 	bl	8000b98 <__aeabi_d2iz>
 8001826:	4603      	mov	r3, r0
 8001828:	b21b      	sxth	r3, r3
 800182a:	ee07 3a90 	vmov	s15, r3
 800182e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001832:	4b3d      	ldr	r3, [pc, #244]	; (8001928 <HAL_ADC_ConvCpltCallback+0x1b0>)
 8001834:	edc3 7a00 	vstr	s15, [r3]
			    theta_el=theta_mech*2;
 8001838:	4b3b      	ldr	r3, [pc, #236]	; (8001928 <HAL_ADC_ConvCpltCallback+0x1b0>)
 800183a:	edd3 7a00 	vldr	s15, [r3]
 800183e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001842:	4b3a      	ldr	r3, [pc, #232]	; (800192c <HAL_ADC_ConvCpltCallback+0x1b4>)
 8001844:	edc3 7a00 	vstr	s15, [r3]


			    arm_clarke_f32(Ia, Ib, &Ialpha, &Ibeta);
 8001848:	4b34      	ldr	r3, [pc, #208]	; (800191c <HAL_ADC_ConvCpltCallback+0x1a4>)
 800184a:	681a      	ldr	r2, [r3, #0]
 800184c:	4b34      	ldr	r3, [pc, #208]	; (8001920 <HAL_ADC_ConvCpltCallback+0x1a8>)
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	617a      	str	r2, [r7, #20]
 8001852:	613b      	str	r3, [r7, #16]
 8001854:	4b36      	ldr	r3, [pc, #216]	; (8001930 <HAL_ADC_ConvCpltCallback+0x1b8>)
 8001856:	60fb      	str	r3, [r7, #12]
 8001858:	4b36      	ldr	r3, [pc, #216]	; (8001934 <HAL_ADC_ConvCpltCallback+0x1bc>)
 800185a:	60bb      	str	r3, [r7, #8]
  float32_t Ib,
  float32_t * pIalpha,
  float32_t * pIbeta)
  {
    /* Calculate pIalpha using the equation, pIalpha = Ia */
    *pIalpha = Ia;
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	697a      	ldr	r2, [r7, #20]
 8001860:	601a      	str	r2, [r3, #0]

    /* Calculate pIbeta using the equation, pIbeta = (1/sqrt(3)) * Ia + (2/sqrt(3)) * Ib */
    *pIbeta = ((float32_t) 0.57735026919 * Ia + (float32_t) 1.15470053838 * Ib);
 8001862:	edd7 7a05 	vldr	s15, [r7, #20]
 8001866:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8001938 <HAL_ADC_ConvCpltCallback+0x1c0>
 800186a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800186e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001872:	eddf 6a32 	vldr	s13, [pc, #200]	; 800193c <HAL_ADC_ConvCpltCallback+0x1c4>
 8001876:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800187a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800187e:	68bb      	ldr	r3, [r7, #8]
 8001880:	edc3 7a00 	vstr	s15, [r3]
			    arm_sin_cos_f32(theta_el, &sinVal, &cosVal);
 8001884:	4b29      	ldr	r3, [pc, #164]	; (800192c <HAL_ADC_ConvCpltCallback+0x1b4>)
 8001886:	edd3 7a00 	vldr	s15, [r3]
 800188a:	492d      	ldr	r1, [pc, #180]	; (8001940 <HAL_ADC_ConvCpltCallback+0x1c8>)
 800188c:	482d      	ldr	r0, [pc, #180]	; (8001944 <HAL_ADC_ConvCpltCallback+0x1cc>)
 800188e:	eeb0 0a67 	vmov.f32	s0, s15
 8001892:	f006 fec5 	bl	8008620 <arm_sin_cos_f32>
			    arm_park_f32(Ialpha, Ibeta, &pId, &pIq, sinVal, cosVal);
 8001896:	4b26      	ldr	r3, [pc, #152]	; (8001930 <HAL_ADC_ConvCpltCallback+0x1b8>)
 8001898:	6818      	ldr	r0, [r3, #0]
 800189a:	4b26      	ldr	r3, [pc, #152]	; (8001934 <HAL_ADC_ConvCpltCallback+0x1bc>)
 800189c:	6819      	ldr	r1, [r3, #0]
 800189e:	4b29      	ldr	r3, [pc, #164]	; (8001944 <HAL_ADC_ConvCpltCallback+0x1cc>)
 80018a0:	681a      	ldr	r2, [r3, #0]
 80018a2:	4b27      	ldr	r3, [pc, #156]	; (8001940 <HAL_ADC_ConvCpltCallback+0x1c8>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	62f8      	str	r0, [r7, #44]	; 0x2c
 80018a8:	62b9      	str	r1, [r7, #40]	; 0x28
 80018aa:	4927      	ldr	r1, [pc, #156]	; (8001948 <HAL_ADC_ConvCpltCallback+0x1d0>)
 80018ac:	6279      	str	r1, [r7, #36]	; 0x24
 80018ae:	4927      	ldr	r1, [pc, #156]	; (800194c <HAL_ADC_ConvCpltCallback+0x1d4>)
 80018b0:	6239      	str	r1, [r7, #32]
 80018b2:	61fa      	str	r2, [r7, #28]
 80018b4:	61bb      	str	r3, [r7, #24]
  float32_t * pIq,
  float32_t sinVal,
  float32_t cosVal)
  {
    /* Calculate pId using the equation, pId = Ialpha * cosVal + Ibeta * sinVal */
    *pId = Ialpha * cosVal + Ibeta * sinVal;
 80018b6:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 80018ba:	edd7 7a06 	vldr	s15, [r7, #24]
 80018be:	ee27 7a27 	vmul.f32	s14, s14, s15
 80018c2:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 80018c6:	edd7 7a07 	vldr	s15, [r7, #28]
 80018ca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80018ce:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018d4:	edc3 7a00 	vstr	s15, [r3]

    /* Calculate pIq using the equation, pIq = - Ialpha * sinVal + Ibeta * cosVal */
    *pIq = -Ialpha * sinVal + Ibeta * cosVal;
 80018d8:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80018dc:	eeb1 7a67 	vneg.f32	s14, s15
 80018e0:	edd7 7a07 	vldr	s15, [r7, #28]
 80018e4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80018e8:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 80018ec:	edd7 7a06 	vldr	s15, [r7, #24]
 80018f0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80018f4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018f8:	6a3b      	ldr	r3, [r7, #32]
 80018fa:	edc3 7a00 	vstr	s15, [r3]

						}

**/

}
 80018fe:	bf00      	nop
 8001900:	3734      	adds	r7, #52	; 0x34
 8001902:	46bd      	mov	sp, r7
 8001904:	bd90      	pop	{r4, r7, pc}
 8001906:	bf00      	nop
 8001908:	01a36e2f 	.word	0x01a36e2f
 800190c:	3f7205bc 	.word	0x3f7205bc
 8001910:	495182aa 	.word	0x495182aa
 8001914:	3fb6809d 	.word	0x3fb6809d
 8001918:	20009010 	.word	0x20009010
 800191c:	20000334 	.word	0x20000334
 8001920:	20009018 	.word	0x20009018
 8001924:	20009034 	.word	0x20009034
 8001928:	20009048 	.word	0x20009048
 800192c:	200002fc 	.word	0x200002fc
 8001930:	2000902c 	.word	0x2000902c
 8001934:	20009028 	.word	0x20009028
 8001938:	3f13cd3a 	.word	0x3f13cd3a
 800193c:	3f93cd3a 	.word	0x3f93cd3a
 8001940:	20009054 	.word	0x20009054
 8001944:	2000030c 	.word	0x2000030c
 8001948:	20009030 	.word	0x20009030
 800194c:	20000308 	.word	0x20000308

08001950 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001954:	f000 fe3f 	bl	80025d6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001958:	f000 f894 	bl	8001a84 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800195c:	f7ff fd8c 	bl	8001478 <MX_GPIO_Init>
  MX_DMA_Init();
 8001960:	f7ff fc60 	bl	8001224 <MX_DMA_Init>
  MX_ETH_Init();
 8001964:	f7ff fc90 	bl	8001288 <MX_ETH_Init>
  MX_USART3_UART_Init();
 8001968:	f000 fc7e 	bl	8002268 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 800196c:	f000 fd80 	bl	8002470 <MX_USB_OTG_FS_PCD_Init>
  MX_TIM3_Init();
 8001970:	f000 fad4 	bl	8001f1c <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8001974:	f000 fc48 	bl	8002208 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8001978:	f7ff fb26 	bl	8000fc8 <MX_ADC1_Init>
  MX_TIM1_Init();
 800197c:	f000 fa0c 	bl	8001d98 <MX_TIM1_Init>
  ////////konfiguracja USART ///////////
//  HAL_UART_Receive_IT(&huart3, &recive, 1);


  //////// konfiguracja Timer 1  ////////////
   TIM1->ARR=0xFFFF;
 8001980:	4b33      	ldr	r3, [pc, #204]	; (8001a50 <main+0x100>)
 8001982:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001986:	62da      	str	r2, [r3, #44]	; 0x2c
   TIM1->PSC=50;
 8001988:	4b31      	ldr	r3, [pc, #196]	; (8001a50 <main+0x100>)
 800198a:	2232      	movs	r2, #50	; 0x32
 800198c:	629a      	str	r2, [r3, #40]	; 0x28
   TIM1->CCR1=63000;
 800198e:	4b30      	ldr	r3, [pc, #192]	; (8001a50 <main+0x100>)
 8001990:	f24f 6218 	movw	r2, #63000	; 0xf618
 8001994:	635a      	str	r2, [r3, #52]	; 0x34

   HAL_TIMEx_ConfigCommutEvent_IT(&htim1,TIM_TS_ITR2, TIM_COMMUTATION_TRGI);
 8001996:	2204      	movs	r2, #4
 8001998:	2120      	movs	r1, #32
 800199a:	482e      	ldr	r0, [pc, #184]	; (8001a54 <main+0x104>)
 800199c:	f005 fc00 	bl	80071a0 <HAL_TIMEx_ConfigCommutEvent_IT>


   //////// konfiguracja Timer 3  ////////////
    TIM3->ARR=0xFFFE;
 80019a0:	4b2d      	ldr	r3, [pc, #180]	; (8001a58 <main+0x108>)
 80019a2:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80019a6:	62da      	str	r2, [r3, #44]	; 0x2c
    TIM3->PSC=499;
 80019a8:	4b2b      	ldr	r3, [pc, #172]	; (8001a58 <main+0x108>)
 80019aa:	f240 12f3 	movw	r2, #499	; 0x1f3
 80019ae:	629a      	str	r2, [r3, #40]	; 0x28
    TIM3->CCR2=1;
 80019b0:	4b29      	ldr	r3, [pc, #164]	; (8001a58 <main+0x108>)
 80019b2:	2201      	movs	r2, #1
 80019b4:	639a      	str	r2, [r3, #56]	; 0x38
    TIM3->CCR4=1;
 80019b6:	4b28      	ldr	r3, [pc, #160]	; (8001a58 <main+0x108>)
 80019b8:	2201      	movs	r2, #1
 80019ba:	641a      	str	r2, [r3, #64]	; 0x40
    HAL_TIMEx_HallSensor_Start(&htim3);
 80019bc:	4827      	ldr	r0, [pc, #156]	; (8001a5c <main+0x10c>)
 80019be:	f005 fbc7 	bl	8007150 <HAL_TIMEx_HallSensor_Start>
    HAL_TIM_Base_Start(&htim3);
 80019c2:	4826      	ldr	r0, [pc, #152]	; (8001a5c <main+0x10c>)
 80019c4:	f004 f900 	bl	8005bc8 <HAL_TIM_Base_Start>
    HAL_TIM_OC_Start(&htim3, TIM_CHANNEL_4);
 80019c8:	210c      	movs	r1, #12
 80019ca:	4824      	ldr	r0, [pc, #144]	; (8001a5c <main+0x10c>)
 80019cc:	f004 f986 	bl	8005cdc <HAL_TIM_OC_Start>



 /////////// inicjalizacja pid ////////////////
    pid.Kp=1;
 80019d0:	4b23      	ldr	r3, [pc, #140]	; (8001a60 <main+0x110>)
 80019d2:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80019d6:	619a      	str	r2, [r3, #24]
    pid.Ki=5;
 80019d8:	4b21      	ldr	r3, [pc, #132]	; (8001a60 <main+0x110>)
 80019da:	4a22      	ldr	r2, [pc, #136]	; (8001a64 <main+0x114>)
 80019dc:	61da      	str	r2, [r3, #28]
    pid.Kd=0;
 80019de:	4b20      	ldr	r3, [pc, #128]	; (8001a60 <main+0x110>)
 80019e0:	f04f 0200 	mov.w	r2, #0
 80019e4:	621a      	str	r2, [r3, #32]
    arm_pid_init_f32(&pid, 1);
 80019e6:	2101      	movs	r1, #1
 80019e8:	481d      	ldr	r0, [pc, #116]	; (8001a60 <main+0x110>)
 80019ea:	f006 fde3 	bl	80085b4 <arm_pid_init_f32>


    //////// konfiguracja ADC  ////////////
     HAL_ADC_Start_DMA(&hadc1,pomiar,4);
 80019ee:	2204      	movs	r2, #4
 80019f0:	491d      	ldr	r1, [pc, #116]	; (8001a68 <main+0x118>)
 80019f2:	481e      	ldr	r0, [pc, #120]	; (8001a6c <main+0x11c>)
 80019f4:	f000 fff4 	bl	80029e0 <HAL_ADC_Start_DMA>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6))
 80019f8:	2140      	movs	r1, #64	; 0x40
 80019fa:	481d      	ldr	r0, [pc, #116]	; (8001a70 <main+0x120>)
 80019fc:	f002 fe8c 	bl	8004718 <HAL_GPIO_ReadPin>
 8001a00:	4603      	mov	r3, r0
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d003      	beq.n	8001a0e <main+0xbe>
		  a=1;
 8001a06:	4b1b      	ldr	r3, [pc, #108]	; (8001a74 <main+0x124>)
 8001a08:	2201      	movs	r2, #1
 8001a0a:	801a      	strh	r2, [r3, #0]
 8001a0c:	e002      	b.n	8001a14 <main+0xc4>
	  else
		  a=0;
 8001a0e:	4b19      	ldr	r3, [pc, #100]	; (8001a74 <main+0x124>)
 8001a10:	2200      	movs	r2, #0
 8001a12:	801a      	strh	r2, [r3, #0]

	  if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_7))
 8001a14:	2180      	movs	r1, #128	; 0x80
 8001a16:	4818      	ldr	r0, [pc, #96]	; (8001a78 <main+0x128>)
 8001a18:	f002 fe7e 	bl	8004718 <HAL_GPIO_ReadPin>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d003      	beq.n	8001a2a <main+0xda>
	  		  b=1;
 8001a22:	4b16      	ldr	r3, [pc, #88]	; (8001a7c <main+0x12c>)
 8001a24:	2201      	movs	r2, #1
 8001a26:	801a      	strh	r2, [r3, #0]
 8001a28:	e002      	b.n	8001a30 <main+0xe0>
	  else
		  b=0;
 8001a2a:	4b14      	ldr	r3, [pc, #80]	; (8001a7c <main+0x12c>)
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	801a      	strh	r2, [r3, #0]

	  if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_8))
 8001a30:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001a34:	4810      	ldr	r0, [pc, #64]	; (8001a78 <main+0x128>)
 8001a36:	f002 fe6f 	bl	8004718 <HAL_GPIO_ReadPin>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d003      	beq.n	8001a48 <main+0xf8>
	  		  c=1;
 8001a40:	4b0f      	ldr	r3, [pc, #60]	; (8001a80 <main+0x130>)
 8001a42:	2201      	movs	r2, #1
 8001a44:	801a      	strh	r2, [r3, #0]
 8001a46:	e7d7      	b.n	80019f8 <main+0xa8>
	  else
		  c=0;
 8001a48:	4b0d      	ldr	r3, [pc, #52]	; (8001a80 <main+0x130>)
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	801a      	strh	r2, [r3, #0]
	  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6))
 8001a4e:	e7d3      	b.n	80019f8 <main+0xa8>
 8001a50:	40010000 	.word	0x40010000
 8001a54:	2000909c 	.word	0x2000909c
 8001a58:	40000400 	.word	0x40000400
 8001a5c:	2000905c 	.word	0x2000905c
 8001a60:	20000310 	.word	0x20000310
 8001a64:	40a00000 	.word	0x40a00000
 8001a68:	20009010 	.word	0x20009010
 8001a6c:	2000020c 	.word	0x2000020c
 8001a70:	40020000 	.word	0x40020000
 8001a74:	2000904c 	.word	0x2000904c
 8001a78:	40020800 	.word	0x40020800
 8001a7c:	20000300 	.word	0x20000300
 8001a80:	20009024 	.word	0x20009024

08001a84 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b0b4      	sub	sp, #208	; 0xd0
 8001a88:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a8a:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001a8e:	2230      	movs	r2, #48	; 0x30
 8001a90:	2100      	movs	r1, #0
 8001a92:	4618      	mov	r0, r3
 8001a94:	f006 ff68 	bl	8008968 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a98:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	601a      	str	r2, [r3, #0]
 8001aa0:	605a      	str	r2, [r3, #4]
 8001aa2:	609a      	str	r2, [r3, #8]
 8001aa4:	60da      	str	r2, [r3, #12]
 8001aa6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001aa8:	f107 0308 	add.w	r3, r7, #8
 8001aac:	2284      	movs	r2, #132	; 0x84
 8001aae:	2100      	movs	r1, #0
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	f006 ff59 	bl	8008968 <memset>

  /** Configure LSE Drive Capability 
  */
  HAL_PWR_EnableBkUpAccess();
 8001ab6:	f002 ffc1 	bl	8004a3c <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001aba:	4b3f      	ldr	r3, [pc, #252]	; (8001bb8 <SystemClock_Config+0x134>)
 8001abc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001abe:	4a3e      	ldr	r2, [pc, #248]	; (8001bb8 <SystemClock_Config+0x134>)
 8001ac0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ac4:	6413      	str	r3, [r2, #64]	; 0x40
 8001ac6:	4b3c      	ldr	r3, [pc, #240]	; (8001bb8 <SystemClock_Config+0x134>)
 8001ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ace:	607b      	str	r3, [r7, #4]
 8001ad0:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001ad2:	4b3a      	ldr	r3, [pc, #232]	; (8001bbc <SystemClock_Config+0x138>)
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001ada:	4a38      	ldr	r2, [pc, #224]	; (8001bbc <SystemClock_Config+0x138>)
 8001adc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001ae0:	6013      	str	r3, [r2, #0]
 8001ae2:	4b36      	ldr	r3, [pc, #216]	; (8001bbc <SystemClock_Config+0x138>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001aea:	603b      	str	r3, [r7, #0]
 8001aec:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001aee:	2301      	movs	r3, #1
 8001af0:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001af4:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8001af8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001afc:	2302      	movs	r3, #2
 8001afe:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001b02:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001b06:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001b0a:	2304      	movs	r3, #4
 8001b0c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
  RCC_OscInitStruct.PLL.PLLN = 160;
 8001b10:	23a0      	movs	r3, #160	; 0xa0
 8001b12:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001b16:	2302      	movs	r3, #2
 8001b18:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8001b1c:	2309      	movs	r3, #9
 8001b1e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b22:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001b26:	4618      	mov	r0, r3
 8001b28:	f002 ff98 	bl	8004a5c <HAL_RCC_OscConfig>
 8001b2c:	4603      	mov	r3, r0
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d001      	beq.n	8001b36 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8001b32:	f000 f847 	bl	8001bc4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b36:	230f      	movs	r3, #15
 8001b38:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b3c:	2302      	movs	r3, #2
 8001b3e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b42:	2300      	movs	r3, #0
 8001b44:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001b48:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001b4c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001b50:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b54:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001b58:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8001b5c:	2105      	movs	r1, #5
 8001b5e:	4618      	mov	r0, r3
 8001b60:	f003 fa20 	bl	8004fa4 <HAL_RCC_ClockConfig>
 8001b64:	4603      	mov	r3, r0
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d001      	beq.n	8001b6e <SystemClock_Config+0xea>
  {
    Error_Handler();
 8001b6a:	f000 f82b 	bl	8001bc4 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_USART3
 8001b6e:	4b14      	ldr	r3, [pc, #80]	; (8001bc0 <SystemClock_Config+0x13c>)
 8001b70:	60bb      	str	r3, [r7, #8]
                              |RCC_PERIPHCLK_CLK48;
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 8001b72:	23c0      	movs	r3, #192	; 0xc0
 8001b74:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 8001b76:	2302      	movs	r3, #2
 8001b78:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 8001b7a:	2302      	movs	r3, #2
 8001b7c:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 8001b7e:	2303      	movs	r3, #3
 8001b80:	62bb      	str	r3, [r7, #40]	; 0x28
  PeriphClkInitStruct.PLLSAIDivQ = 1;
 8001b82:	2301      	movs	r3, #1
 8001b84:	633b      	str	r3, [r7, #48]	; 0x30
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 8001b86:	2300      	movs	r3, #0
 8001b88:	637b      	str	r3, [r7, #52]	; 0x34
  PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_SYSCLK;
 8001b8a:	2304      	movs	r3, #4
 8001b8c:	653b      	str	r3, [r7, #80]	; 0x50
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_SYSCLK;
 8001b8e:	2310      	movs	r3, #16
 8001b90:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLLSAIP;
 8001b92:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8001b96:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001b9a:	f107 0308 	add.w	r3, r7, #8
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	f003 fbf8 	bl	8005394 <HAL_RCCEx_PeriphCLKConfig>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d001      	beq.n	8001bae <SystemClock_Config+0x12a>
  {
    Error_Handler();
 8001baa:	f000 f80b 	bl	8001bc4 <Error_Handler>
  }
}
 8001bae:	bf00      	nop
 8001bb0:	37d0      	adds	r7, #208	; 0xd0
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}
 8001bb6:	bf00      	nop
 8001bb8:	40023800 	.word	0x40023800
 8001bbc:	40007000 	.word	0x40007000
 8001bc0:	00200180 	.word	0x00200180

08001bc4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001bc8:	bf00      	nop
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd0:	4770      	bx	lr
	...

08001bd4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	b083      	sub	sp, #12
 8001bd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001bda:	4b0f      	ldr	r3, [pc, #60]	; (8001c18 <HAL_MspInit+0x44>)
 8001bdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bde:	4a0e      	ldr	r2, [pc, #56]	; (8001c18 <HAL_MspInit+0x44>)
 8001be0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001be4:	6413      	str	r3, [r2, #64]	; 0x40
 8001be6:	4b0c      	ldr	r3, [pc, #48]	; (8001c18 <HAL_MspInit+0x44>)
 8001be8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bee:	607b      	str	r3, [r7, #4]
 8001bf0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bf2:	4b09      	ldr	r3, [pc, #36]	; (8001c18 <HAL_MspInit+0x44>)
 8001bf4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bf6:	4a08      	ldr	r2, [pc, #32]	; (8001c18 <HAL_MspInit+0x44>)
 8001bf8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001bfc:	6453      	str	r3, [r2, #68]	; 0x44
 8001bfe:	4b06      	ldr	r3, [pc, #24]	; (8001c18 <HAL_MspInit+0x44>)
 8001c00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c02:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c06:	603b      	str	r3, [r7, #0]
 8001c08:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c0a:	bf00      	nop
 8001c0c:	370c      	adds	r7, #12
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c14:	4770      	bx	lr
 8001c16:	bf00      	nop
 8001c18:	40023800 	.word	0x40023800

08001c1c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001c20:	bf00      	nop
 8001c22:	46bd      	mov	sp, r7
 8001c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c28:	4770      	bx	lr

08001c2a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c2a:	b480      	push	{r7}
 8001c2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c2e:	e7fe      	b.n	8001c2e <HardFault_Handler+0x4>

08001c30 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c30:	b480      	push	{r7}
 8001c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c34:	e7fe      	b.n	8001c34 <MemManage_Handler+0x4>

08001c36 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c36:	b480      	push	{r7}
 8001c38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c3a:	e7fe      	b.n	8001c3a <BusFault_Handler+0x4>

08001c3c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c3c:	b480      	push	{r7}
 8001c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c40:	e7fe      	b.n	8001c40 <UsageFault_Handler+0x4>

08001c42 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c42:	b480      	push	{r7}
 8001c44:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c46:	bf00      	nop
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4e:	4770      	bx	lr

08001c50 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c50:	b480      	push	{r7}
 8001c52:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c54:	bf00      	nop
 8001c56:	46bd      	mov	sp, r7
 8001c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5c:	4770      	bx	lr

08001c5e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c5e:	b480      	push	{r7}
 8001c60:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c62:	bf00      	nop
 8001c64:	46bd      	mov	sp, r7
 8001c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6a:	4770      	bx	lr

08001c6c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c70:	f000 fcee 	bl	8002650 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c74:	bf00      	nop
 8001c76:	bd80      	pop	{r7, pc}

08001c78 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8001c7c:	4802      	ldr	r0, [pc, #8]	; (8001c88 <DMA1_Stream3_IRQHandler+0x10>)
 8001c7e:	f001 fccd 	bl	800361c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8001c82:	bf00      	nop
 8001c84:	bd80      	pop	{r7, pc}
 8001c86:	bf00      	nop
 8001c88:	2000915c 	.word	0x2000915c

08001c8c <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001c90:	4802      	ldr	r0, [pc, #8]	; (8001c9c <ADC_IRQHandler+0x10>)
 8001c92:	f000 fd63 	bl	800275c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8001c96:	bf00      	nop
 8001c98:	bd80      	pop	{r7, pc}
 8001c9a:	bf00      	nop
 8001c9c:	2000020c 	.word	0x2000020c

08001ca0 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001ca4:	4802      	ldr	r0, [pc, #8]	; (8001cb0 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8001ca6:	f004 f91d 	bl	8005ee4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001caa:	bf00      	nop
 8001cac:	bd80      	pop	{r7, pc}
 8001cae:	bf00      	nop
 8001cb0:	2000909c 	.word	0x2000909c

08001cb4 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001cb8:	4802      	ldr	r0, [pc, #8]	; (8001cc4 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8001cba:	f004 f913 	bl	8005ee4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8001cbe:	bf00      	nop
 8001cc0:	bd80      	pop	{r7, pc}
 8001cc2:	bf00      	nop
 8001cc4:	2000909c 	.word	0x2000909c

08001cc8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001ccc:	4802      	ldr	r0, [pc, #8]	; (8001cd8 <USART2_IRQHandler+0x10>)
 8001cce:	f005 fc35 	bl	800753c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001cd2:	bf00      	nop
 8001cd4:	bd80      	pop	{r7, pc}
 8001cd6:	bf00      	nop
 8001cd8:	200091bc 	.word	0x200091bc

08001cdc <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001ce0:	4802      	ldr	r0, [pc, #8]	; (8001cec <USART3_IRQHandler+0x10>)
 8001ce2:	f005 fc2b 	bl	800753c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001ce6:	bf00      	nop
 8001ce8:	bd80      	pop	{r7, pc}
 8001cea:	bf00      	nop
 8001cec:	200090dc 	.word	0x200090dc

08001cf0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001cf4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001cf8:	f002 fd40 	bl	800477c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001cfc:	bf00      	nop
 8001cfe:	bd80      	pop	{r7, pc}

08001d00 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001d04:	4802      	ldr	r0, [pc, #8]	; (8001d10 <DMA2_Stream0_IRQHandler+0x10>)
 8001d06:	f001 fc89 	bl	800361c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001d0a:	bf00      	nop
 8001d0c:	bd80      	pop	{r7, pc}
 8001d0e:	bf00      	nop
 8001d10:	20000254 	.word	0x20000254

08001d14 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b084      	sub	sp, #16
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001d1c:	4b11      	ldr	r3, [pc, #68]	; (8001d64 <_sbrk+0x50>)
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d102      	bne.n	8001d2a <_sbrk+0x16>
		heap_end = &end;
 8001d24:	4b0f      	ldr	r3, [pc, #60]	; (8001d64 <_sbrk+0x50>)
 8001d26:	4a10      	ldr	r2, [pc, #64]	; (8001d68 <_sbrk+0x54>)
 8001d28:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001d2a:	4b0e      	ldr	r3, [pc, #56]	; (8001d64 <_sbrk+0x50>)
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001d30:	4b0c      	ldr	r3, [pc, #48]	; (8001d64 <_sbrk+0x50>)
 8001d32:	681a      	ldr	r2, [r3, #0]
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	4413      	add	r3, r2
 8001d38:	466a      	mov	r2, sp
 8001d3a:	4293      	cmp	r3, r2
 8001d3c:	d907      	bls.n	8001d4e <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8001d3e:	f006 fde9 	bl	8008914 <__errno>
 8001d42:	4602      	mov	r2, r0
 8001d44:	230c      	movs	r3, #12
 8001d46:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8001d48:	f04f 33ff 	mov.w	r3, #4294967295
 8001d4c:	e006      	b.n	8001d5c <_sbrk+0x48>
	}

	heap_end += incr;
 8001d4e:	4b05      	ldr	r3, [pc, #20]	; (8001d64 <_sbrk+0x50>)
 8001d50:	681a      	ldr	r2, [r3, #0]
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	4413      	add	r3, r2
 8001d56:	4a03      	ldr	r2, [pc, #12]	; (8001d64 <_sbrk+0x50>)
 8001d58:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001d5a:	68fb      	ldr	r3, [r7, #12]
}
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	3710      	adds	r7, #16
 8001d60:	46bd      	mov	sp, r7
 8001d62:	bd80      	pop	{r7, pc}
 8001d64:	20000200 	.word	0x20000200
 8001d68:	20009648 	.word	0x20009648

08001d6c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001d70:	4b08      	ldr	r3, [pc, #32]	; (8001d94 <SystemInit+0x28>)
 8001d72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001d76:	4a07      	ldr	r2, [pc, #28]	; (8001d94 <SystemInit+0x28>)
 8001d78:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001d7c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001d80:	4b04      	ldr	r3, [pc, #16]	; (8001d94 <SystemInit+0x28>)
 8001d82:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001d86:	609a      	str	r2, [r3, #8]
#endif
}
 8001d88:	bf00      	nop
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d90:	4770      	bx	lr
 8001d92:	bf00      	nop
 8001d94:	e000ed00 	.word	0xe000ed00

08001d98 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b09e      	sub	sp, #120	; 0x78
 8001d9c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d9e:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001da2:	2200      	movs	r2, #0
 8001da4:	601a      	str	r2, [r3, #0]
 8001da6:	605a      	str	r2, [r3, #4]
 8001da8:	609a      	str	r2, [r3, #8]
 8001daa:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001dac:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001db0:	2200      	movs	r2, #0
 8001db2:	601a      	str	r2, [r3, #0]
 8001db4:	605a      	str	r2, [r3, #4]
 8001db6:	609a      	str	r2, [r3, #8]
 8001db8:	60da      	str	r2, [r3, #12]
 8001dba:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001dbc:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	601a      	str	r2, [r3, #0]
 8001dc4:	605a      	str	r2, [r3, #4]
 8001dc6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001dc8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001dcc:	2200      	movs	r2, #0
 8001dce:	601a      	str	r2, [r3, #0]
 8001dd0:	605a      	str	r2, [r3, #4]
 8001dd2:	609a      	str	r2, [r3, #8]
 8001dd4:	60da      	str	r2, [r3, #12]
 8001dd6:	611a      	str	r2, [r3, #16]
 8001dd8:	615a      	str	r2, [r3, #20]
 8001dda:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001ddc:	463b      	mov	r3, r7
 8001dde:	222c      	movs	r2, #44	; 0x2c
 8001de0:	2100      	movs	r1, #0
 8001de2:	4618      	mov	r0, r3
 8001de4:	f006 fdc0 	bl	8008968 <memset>

  htim1.Instance = TIM1;
 8001de8:	4b4a      	ldr	r3, [pc, #296]	; (8001f14 <MX_TIM1_Init+0x17c>)
 8001dea:	4a4b      	ldr	r2, [pc, #300]	; (8001f18 <MX_TIM1_Init+0x180>)
 8001dec:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001dee:	4b49      	ldr	r3, [pc, #292]	; (8001f14 <MX_TIM1_Init+0x17c>)
 8001df0:	2200      	movs	r2, #0
 8001df2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8001df4:	4b47      	ldr	r3, [pc, #284]	; (8001f14 <MX_TIM1_Init+0x17c>)
 8001df6:	2220      	movs	r2, #32
 8001df8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0;
 8001dfa:	4b46      	ldr	r3, [pc, #280]	; (8001f14 <MX_TIM1_Init+0x17c>)
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e00:	4b44      	ldr	r3, [pc, #272]	; (8001f14 <MX_TIM1_Init+0x17c>)
 8001e02:	2200      	movs	r2, #0
 8001e04:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 1;
 8001e06:	4b43      	ldr	r3, [pc, #268]	; (8001f14 <MX_TIM1_Init+0x17c>)
 8001e08:	2201      	movs	r2, #1
 8001e0a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e0c:	4b41      	ldr	r3, [pc, #260]	; (8001f14 <MX_TIM1_Init+0x17c>)
 8001e0e:	2200      	movs	r2, #0
 8001e10:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001e12:	4840      	ldr	r0, [pc, #256]	; (8001f14 <MX_TIM1_Init+0x17c>)
 8001e14:	f003 feac 	bl	8005b70 <HAL_TIM_Base_Init>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d001      	beq.n	8001e22 <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 8001e1e:	f7ff fed1 	bl	8001bc4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e22:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e26:	66bb      	str	r3, [r7, #104]	; 0x68
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001e28:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001e2c:	4619      	mov	r1, r3
 8001e2e:	4839      	ldr	r0, [pc, #228]	; (8001f14 <MX_TIM1_Init+0x17c>)
 8001e30:	f004 fb0e 	bl	8006450 <HAL_TIM_ConfigClockSource>
 8001e34:	4603      	mov	r3, r0
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d001      	beq.n	8001e3e <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001e3a:	f7ff fec3 	bl	8001bc4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001e3e:	4835      	ldr	r0, [pc, #212]	; (8001f14 <MX_TIM1_Init+0x17c>)
 8001e40:	f003 ff90 	bl	8005d64 <HAL_TIM_PWM_Init>
 8001e44:	4603      	mov	r3, r0
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d001      	beq.n	8001e4e <MX_TIM1_Init+0xb6>
  {
    Error_Handler();
 8001e4a:	f7ff febb 	bl	8001bc4 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	657b      	str	r3, [r7, #84]	; 0x54
  sSlaveConfig.InputTrigger = TIM_TS_ITR2;
 8001e52:	2320      	movs	r3, #32
 8001e54:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 8001e56:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001e5a:	4619      	mov	r1, r3
 8001e5c:	482d      	ldr	r0, [pc, #180]	; (8001f14 <MX_TIM1_Init+0x17c>)
 8001e5e:	f004 fbb1 	bl	80065c4 <HAL_TIM_SlaveConfigSynchro>
 8001e62:	4603      	mov	r3, r0
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d001      	beq.n	8001e6c <MX_TIM1_Init+0xd4>
  {
    Error_Handler();
 8001e68:	f7ff feac 	bl	8001bc4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001e6c:	2320      	movs	r3, #32
 8001e6e:	64bb      	str	r3, [r7, #72]	; 0x48
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001e70:	2300      	movs	r3, #0
 8001e72:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e74:	2300      	movs	r3, #0
 8001e76:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001e78:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001e7c:	4619      	mov	r1, r3
 8001e7e:	4825      	ldr	r0, [pc, #148]	; (8001f14 <MX_TIM1_Init+0x17c>)
 8001e80:	f005 f9ee 	bl	8007260 <HAL_TIMEx_MasterConfigSynchronization>
 8001e84:	4603      	mov	r3, r0
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d001      	beq.n	8001e8e <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 8001e8a:	f7ff fe9b 	bl	8001bc4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e8e:	2360      	movs	r3, #96	; 0x60
 8001e90:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.Pulse = 0;
 8001e92:	2300      	movs	r3, #0
 8001e94:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e96:	2300      	movs	r3, #0
 8001e98:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001eaa:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001eae:	2200      	movs	r2, #0
 8001eb0:	4619      	mov	r1, r3
 8001eb2:	4818      	ldr	r0, [pc, #96]	; (8001f14 <MX_TIM1_Init+0x17c>)
 8001eb4:	f004 f9b4 	bl	8006220 <HAL_TIM_PWM_ConfigChannel>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d001      	beq.n	8001ec2 <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 8001ebe:	f7ff fe81 	bl	8001bc4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001ed6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001eda:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001edc:	2300      	movs	r3, #0
 8001ede:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001ee4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001ee8:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001eea:	2300      	movs	r3, #0
 8001eec:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001eee:	2300      	movs	r3, #0
 8001ef0:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001ef2:	463b      	mov	r3, r7
 8001ef4:	4619      	mov	r1, r3
 8001ef6:	4807      	ldr	r0, [pc, #28]	; (8001f14 <MX_TIM1_Init+0x17c>)
 8001ef8:	f005 fa40 	bl	800737c <HAL_TIMEx_ConfigBreakDeadTime>
 8001efc:	4603      	mov	r3, r0
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d001      	beq.n	8001f06 <MX_TIM1_Init+0x16e>
  {
    Error_Handler();
 8001f02:	f7ff fe5f 	bl	8001bc4 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim1);
 8001f06:	4803      	ldr	r0, [pc, #12]	; (8001f14 <MX_TIM1_Init+0x17c>)
 8001f08:	f000 f91e 	bl	8002148 <HAL_TIM_MspPostInit>

}
 8001f0c:	bf00      	nop
 8001f0e:	3778      	adds	r7, #120	; 0x78
 8001f10:	46bd      	mov	sp, r7
 8001f12:	bd80      	pop	{r7, pc}
 8001f14:	2000909c 	.word	0x2000909c
 8001f18:	40010000 	.word	0x40010000

08001f1c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b092      	sub	sp, #72	; 0x48
 8001f20:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f22:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001f26:	2200      	movs	r2, #0
 8001f28:	601a      	str	r2, [r3, #0]
 8001f2a:	605a      	str	r2, [r3, #4]
 8001f2c:	609a      	str	r2, [r3, #8]
 8001f2e:	60da      	str	r2, [r3, #12]
  TIM_HallSensor_InitTypeDef sConfig = {0};
 8001f30:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001f34:	2200      	movs	r2, #0
 8001f36:	601a      	str	r2, [r3, #0]
 8001f38:	605a      	str	r2, [r3, #4]
 8001f3a:	609a      	str	r2, [r3, #8]
 8001f3c:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f3e:	f107 031c 	add.w	r3, r7, #28
 8001f42:	2200      	movs	r2, #0
 8001f44:	601a      	str	r2, [r3, #0]
 8001f46:	605a      	str	r2, [r3, #4]
 8001f48:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001f4a:	463b      	mov	r3, r7
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	601a      	str	r2, [r3, #0]
 8001f50:	605a      	str	r2, [r3, #4]
 8001f52:	609a      	str	r2, [r3, #8]
 8001f54:	60da      	str	r2, [r3, #12]
 8001f56:	611a      	str	r2, [r3, #16]
 8001f58:	615a      	str	r2, [r3, #20]
 8001f5a:	619a      	str	r2, [r3, #24]

  htim3.Instance = TIM3;
 8001f5c:	4b35      	ldr	r3, [pc, #212]	; (8002034 <MX_TIM3_Init+0x118>)
 8001f5e:	4a36      	ldr	r2, [pc, #216]	; (8002038 <MX_TIM3_Init+0x11c>)
 8001f60:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001f62:	4b34      	ldr	r3, [pc, #208]	; (8002034 <MX_TIM3_Init+0x118>)
 8001f64:	2200      	movs	r2, #0
 8001f66:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f68:	4b32      	ldr	r3, [pc, #200]	; (8002034 <MX_TIM3_Init+0x118>)
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 0;
 8001f6e:	4b31      	ldr	r3, [pc, #196]	; (8002034 <MX_TIM3_Init+0x118>)
 8001f70:	2200      	movs	r2, #0
 8001f72:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f74:	4b2f      	ldr	r3, [pc, #188]	; (8002034 <MX_TIM3_Init+0x118>)
 8001f76:	2200      	movs	r2, #0
 8001f78:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f7a:	4b2e      	ldr	r3, [pc, #184]	; (8002034 <MX_TIM3_Init+0x118>)
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001f80:	482c      	ldr	r0, [pc, #176]	; (8002034 <MX_TIM3_Init+0x118>)
 8001f82:	f003 fdf5 	bl	8005b70 <HAL_TIM_Base_Init>
 8001f86:	4603      	mov	r3, r0
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d001      	beq.n	8001f90 <MX_TIM3_Init+0x74>
  {
    Error_Handler();
 8001f8c:	f7ff fe1a 	bl	8001bc4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f90:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f94:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001f96:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001f9a:	4619      	mov	r1, r3
 8001f9c:	4825      	ldr	r0, [pc, #148]	; (8002034 <MX_TIM3_Init+0x118>)
 8001f9e:	f004 fa57 	bl	8006450 <HAL_TIM_ConfigClockSource>
 8001fa2:	4603      	mov	r3, r0
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d001      	beq.n	8001fac <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 8001fa8:	f7ff fe0c 	bl	8001bc4 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 8001fac:	4821      	ldr	r0, [pc, #132]	; (8002034 <MX_TIM3_Init+0x118>)
 8001fae:	f003 fe5f 	bl	8005c70 <HAL_TIM_OC_Init>
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d001      	beq.n	8001fbc <MX_TIM3_Init+0xa0>
  {
    Error_Handler();
 8001fb8:	f7ff fe04 	bl	8001bc4 <Error_Handler>
  }
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfig.IC1Filter = 0;
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	633b      	str	r3, [r7, #48]	; 0x30
  sConfig.Commutation_Delay = 0;
 8001fc8:	2300      	movs	r3, #0
 8001fca:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_HallSensor_Init(&htim3, &sConfig) != HAL_OK)
 8001fcc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001fd0:	4619      	mov	r1, r3
 8001fd2:	4818      	ldr	r0, [pc, #96]	; (8002034 <MX_TIM3_Init+0x118>)
 8001fd4:	f005 f81a 	bl	800700c <HAL_TIMEx_HallSensor_Init>
 8001fd8:	4603      	mov	r3, r0
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d001      	beq.n	8001fe2 <MX_TIM3_Init+0xc6>
  {
    Error_Handler();
 8001fde:	f7ff fdf1 	bl	8001bc4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC2REF;
 8001fe2:	2350      	movs	r3, #80	; 0x50
 8001fe4:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001fea:	f107 031c 	add.w	r3, r7, #28
 8001fee:	4619      	mov	r1, r3
 8001ff0:	4810      	ldr	r0, [pc, #64]	; (8002034 <MX_TIM3_Init+0x118>)
 8001ff2:	f005 f935 	bl	8007260 <HAL_TIMEx_MasterConfigSynchronization>
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d001      	beq.n	8002000 <MX_TIM3_Init+0xe4>
  {
    Error_Handler();
 8001ffc:	f7ff fde2 	bl	8001bc4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8002000:	2330      	movs	r3, #48	; 0x30
 8002002:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002004:	2300      	movs	r3, #0
 8002006:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002008:	2300      	movs	r3, #0
 800200a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800200c:	2300      	movs	r3, #0
 800200e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002010:	463b      	mov	r3, r7
 8002012:	220c      	movs	r2, #12
 8002014:	4619      	mov	r1, r3
 8002016:	4807      	ldr	r0, [pc, #28]	; (8002034 <MX_TIM3_Init+0x118>)
 8002018:	f004 f884 	bl	8006124 <HAL_TIM_OC_ConfigChannel>
 800201c:	4603      	mov	r3, r0
 800201e:	2b00      	cmp	r3, #0
 8002020:	d001      	beq.n	8002026 <MX_TIM3_Init+0x10a>
  {
    Error_Handler();
 8002022:	f7ff fdcf 	bl	8001bc4 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim3);
 8002026:	4803      	ldr	r0, [pc, #12]	; (8002034 <MX_TIM3_Init+0x118>)
 8002028:	f000 f88e 	bl	8002148 <HAL_TIM_MspPostInit>

}
 800202c:	bf00      	nop
 800202e:	3748      	adds	r7, #72	; 0x48
 8002030:	46bd      	mov	sp, r7
 8002032:	bd80      	pop	{r7, pc}
 8002034:	2000905c 	.word	0x2000905c
 8002038:	40000400 	.word	0x40000400

0800203c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b08c      	sub	sp, #48	; 0x30
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002044:	f107 031c 	add.w	r3, r7, #28
 8002048:	2200      	movs	r2, #0
 800204a:	601a      	str	r2, [r3, #0]
 800204c:	605a      	str	r2, [r3, #4]
 800204e:	609a      	str	r2, [r3, #8]
 8002050:	60da      	str	r2, [r3, #12]
 8002052:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM1)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	4a36      	ldr	r2, [pc, #216]	; (8002134 <HAL_TIM_Base_MspInit+0xf8>)
 800205a:	4293      	cmp	r3, r2
 800205c:	d11c      	bne.n	8002098 <HAL_TIM_Base_MspInit+0x5c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800205e:	4b36      	ldr	r3, [pc, #216]	; (8002138 <HAL_TIM_Base_MspInit+0xfc>)
 8002060:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002062:	4a35      	ldr	r2, [pc, #212]	; (8002138 <HAL_TIM_Base_MspInit+0xfc>)
 8002064:	f043 0301 	orr.w	r3, r3, #1
 8002068:	6453      	str	r3, [r2, #68]	; 0x44
 800206a:	4b33      	ldr	r3, [pc, #204]	; (8002138 <HAL_TIM_Base_MspInit+0xfc>)
 800206c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800206e:	f003 0301 	and.w	r3, r3, #1
 8002072:	61bb      	str	r3, [r7, #24]
 8002074:	69bb      	ldr	r3, [r7, #24]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 3, 0);
 8002076:	2200      	movs	r2, #0
 8002078:	2103      	movs	r1, #3
 800207a:	2019      	movs	r0, #25
 800207c:	f001 f967 	bl	800334e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002080:	2019      	movs	r0, #25
 8002082:	f001 f980 	bl	8003386 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 5, 0);
 8002086:	2200      	movs	r2, #0
 8002088:	2105      	movs	r1, #5
 800208a:	201a      	movs	r0, #26
 800208c:	f001 f95f 	bl	800334e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8002090:	201a      	movs	r0, #26
 8002092:	f001 f978 	bl	8003386 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8002096:	e049      	b.n	800212c <HAL_TIM_Base_MspInit+0xf0>
  else if(tim_baseHandle->Instance==TIM3)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	4a27      	ldr	r2, [pc, #156]	; (800213c <HAL_TIM_Base_MspInit+0x100>)
 800209e:	4293      	cmp	r3, r2
 80020a0:	d144      	bne.n	800212c <HAL_TIM_Base_MspInit+0xf0>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80020a2:	4b25      	ldr	r3, [pc, #148]	; (8002138 <HAL_TIM_Base_MspInit+0xfc>)
 80020a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020a6:	4a24      	ldr	r2, [pc, #144]	; (8002138 <HAL_TIM_Base_MspInit+0xfc>)
 80020a8:	f043 0302 	orr.w	r3, r3, #2
 80020ac:	6413      	str	r3, [r2, #64]	; 0x40
 80020ae:	4b22      	ldr	r3, [pc, #136]	; (8002138 <HAL_TIM_Base_MspInit+0xfc>)
 80020b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020b2:	f003 0302 	and.w	r3, r3, #2
 80020b6:	617b      	str	r3, [r7, #20]
 80020b8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020ba:	4b1f      	ldr	r3, [pc, #124]	; (8002138 <HAL_TIM_Base_MspInit+0xfc>)
 80020bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020be:	4a1e      	ldr	r2, [pc, #120]	; (8002138 <HAL_TIM_Base_MspInit+0xfc>)
 80020c0:	f043 0301 	orr.w	r3, r3, #1
 80020c4:	6313      	str	r3, [r2, #48]	; 0x30
 80020c6:	4b1c      	ldr	r3, [pc, #112]	; (8002138 <HAL_TIM_Base_MspInit+0xfc>)
 80020c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ca:	f003 0301 	and.w	r3, r3, #1
 80020ce:	613b      	str	r3, [r7, #16]
 80020d0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80020d2:	4b19      	ldr	r3, [pc, #100]	; (8002138 <HAL_TIM_Base_MspInit+0xfc>)
 80020d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020d6:	4a18      	ldr	r2, [pc, #96]	; (8002138 <HAL_TIM_Base_MspInit+0xfc>)
 80020d8:	f043 0304 	orr.w	r3, r3, #4
 80020dc:	6313      	str	r3, [r2, #48]	; 0x30
 80020de:	4b16      	ldr	r3, [pc, #88]	; (8002138 <HAL_TIM_Base_MspInit+0xfc>)
 80020e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020e2:	f003 0304 	and.w	r3, r3, #4
 80020e6:	60fb      	str	r3, [r7, #12]
 80020e8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = HALL_W_Pin;
 80020ea:	2340      	movs	r3, #64	; 0x40
 80020ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020ee:	2302      	movs	r3, #2
 80020f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80020f2:	2301      	movs	r3, #1
 80020f4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80020f6:	2302      	movs	r3, #2
 80020f8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80020fa:	2302      	movs	r3, #2
 80020fc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(HALL_W_GPIO_Port, &GPIO_InitStruct);
 80020fe:	f107 031c 	add.w	r3, r7, #28
 8002102:	4619      	mov	r1, r3
 8002104:	480e      	ldr	r0, [pc, #56]	; (8002140 <HAL_TIM_Base_MspInit+0x104>)
 8002106:	f002 f95d 	bl	80043c4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = HALL_V_Pin|HALL_U_Pin;
 800210a:	f44f 73c0 	mov.w	r3, #384	; 0x180
 800210e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002110:	2302      	movs	r3, #2
 8002112:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002114:	2301      	movs	r3, #1
 8002116:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002118:	2302      	movs	r3, #2
 800211a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800211c:	2302      	movs	r3, #2
 800211e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002120:	f107 031c 	add.w	r3, r7, #28
 8002124:	4619      	mov	r1, r3
 8002126:	4807      	ldr	r0, [pc, #28]	; (8002144 <HAL_TIM_Base_MspInit+0x108>)
 8002128:	f002 f94c 	bl	80043c4 <HAL_GPIO_Init>
}
 800212c:	bf00      	nop
 800212e:	3730      	adds	r7, #48	; 0x30
 8002130:	46bd      	mov	sp, r7
 8002132:	bd80      	pop	{r7, pc}
 8002134:	40010000 	.word	0x40010000
 8002138:	40023800 	.word	0x40023800
 800213c:	40000400 	.word	0x40000400
 8002140:	40020000 	.word	0x40020000
 8002144:	40020800 	.word	0x40020800

08002148 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b08a      	sub	sp, #40	; 0x28
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002150:	f107 0314 	add.w	r3, r7, #20
 8002154:	2200      	movs	r2, #0
 8002156:	601a      	str	r2, [r3, #0]
 8002158:	605a      	str	r2, [r3, #4]
 800215a:	609a      	str	r2, [r3, #8]
 800215c:	60da      	str	r2, [r3, #12]
 800215e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	4a23      	ldr	r2, [pc, #140]	; (80021f4 <HAL_TIM_MspPostInit+0xac>)
 8002166:	4293      	cmp	r3, r2
 8002168:	d11d      	bne.n	80021a6 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800216a:	4b23      	ldr	r3, [pc, #140]	; (80021f8 <HAL_TIM_MspPostInit+0xb0>)
 800216c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800216e:	4a22      	ldr	r2, [pc, #136]	; (80021f8 <HAL_TIM_MspPostInit+0xb0>)
 8002170:	f043 0310 	orr.w	r3, r3, #16
 8002174:	6313      	str	r3, [r2, #48]	; 0x30
 8002176:	4b20      	ldr	r3, [pc, #128]	; (80021f8 <HAL_TIM_MspPostInit+0xb0>)
 8002178:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800217a:	f003 0310 	and.w	r3, r3, #16
 800217e:	613b      	str	r3, [r7, #16]
 8002180:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration    
    PE9     ------> TIM1_CH1 
    */
    GPIO_InitStruct.Pin = PWM_OUT_Pin;
 8002182:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002186:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002188:	2302      	movs	r3, #2
 800218a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800218c:	2302      	movs	r3, #2
 800218e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002190:	2303      	movs	r3, #3
 8002192:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002194:	2301      	movs	r3, #1
 8002196:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(PWM_OUT_GPIO_Port, &GPIO_InitStruct);
 8002198:	f107 0314 	add.w	r3, r7, #20
 800219c:	4619      	mov	r1, r3
 800219e:	4817      	ldr	r0, [pc, #92]	; (80021fc <HAL_TIM_MspPostInit+0xb4>)
 80021a0:	f002 f910 	bl	80043c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80021a4:	e021      	b.n	80021ea <HAL_TIM_MspPostInit+0xa2>
  else if(timHandle->Instance==TIM3)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	4a15      	ldr	r2, [pc, #84]	; (8002200 <HAL_TIM_MspPostInit+0xb8>)
 80021ac:	4293      	cmp	r3, r2
 80021ae:	d11c      	bne.n	80021ea <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80021b0:	4b11      	ldr	r3, [pc, #68]	; (80021f8 <HAL_TIM_MspPostInit+0xb0>)
 80021b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021b4:	4a10      	ldr	r2, [pc, #64]	; (80021f8 <HAL_TIM_MspPostInit+0xb0>)
 80021b6:	f043 0304 	orr.w	r3, r3, #4
 80021ba:	6313      	str	r3, [r2, #48]	; 0x30
 80021bc:	4b0e      	ldr	r3, [pc, #56]	; (80021f8 <HAL_TIM_MspPostInit+0xb0>)
 80021be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021c0:	f003 0304 	and.w	r3, r3, #4
 80021c4:	60fb      	str	r3, [r7, #12]
 80021c6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = TIM3_CH4_HALL_OUT_Pin;
 80021c8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80021cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021ce:	2302      	movs	r3, #2
 80021d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021d2:	2300      	movs	r3, #0
 80021d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80021d6:	2302      	movs	r3, #2
 80021d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80021da:	2302      	movs	r3, #2
 80021dc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(TIM3_CH4_HALL_OUT_GPIO_Port, &GPIO_InitStruct);
 80021de:	f107 0314 	add.w	r3, r7, #20
 80021e2:	4619      	mov	r1, r3
 80021e4:	4807      	ldr	r0, [pc, #28]	; (8002204 <HAL_TIM_MspPostInit+0xbc>)
 80021e6:	f002 f8ed 	bl	80043c4 <HAL_GPIO_Init>
}
 80021ea:	bf00      	nop
 80021ec:	3728      	adds	r7, #40	; 0x28
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bd80      	pop	{r7, pc}
 80021f2:	bf00      	nop
 80021f4:	40010000 	.word	0x40010000
 80021f8:	40023800 	.word	0x40023800
 80021fc:	40021000 	.word	0x40021000
 8002200:	40000400 	.word	0x40000400
 8002204:	40020800 	.word	0x40020800

08002208 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 800220c:	4b14      	ldr	r3, [pc, #80]	; (8002260 <MX_USART2_UART_Init+0x58>)
 800220e:	4a15      	ldr	r2, [pc, #84]	; (8002264 <MX_USART2_UART_Init+0x5c>)
 8002210:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002212:	4b13      	ldr	r3, [pc, #76]	; (8002260 <MX_USART2_UART_Init+0x58>)
 8002214:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002218:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800221a:	4b11      	ldr	r3, [pc, #68]	; (8002260 <MX_USART2_UART_Init+0x58>)
 800221c:	2200      	movs	r2, #0
 800221e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002220:	4b0f      	ldr	r3, [pc, #60]	; (8002260 <MX_USART2_UART_Init+0x58>)
 8002222:	2200      	movs	r2, #0
 8002224:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002226:	4b0e      	ldr	r3, [pc, #56]	; (8002260 <MX_USART2_UART_Init+0x58>)
 8002228:	2200      	movs	r2, #0
 800222a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800222c:	4b0c      	ldr	r3, [pc, #48]	; (8002260 <MX_USART2_UART_Init+0x58>)
 800222e:	220c      	movs	r2, #12
 8002230:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002232:	4b0b      	ldr	r3, [pc, #44]	; (8002260 <MX_USART2_UART_Init+0x58>)
 8002234:	2200      	movs	r2, #0
 8002236:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002238:	4b09      	ldr	r3, [pc, #36]	; (8002260 <MX_USART2_UART_Init+0x58>)
 800223a:	2200      	movs	r2, #0
 800223c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800223e:	4b08      	ldr	r3, [pc, #32]	; (8002260 <MX_USART2_UART_Init+0x58>)
 8002240:	2200      	movs	r2, #0
 8002242:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002244:	4b06      	ldr	r3, [pc, #24]	; (8002260 <MX_USART2_UART_Init+0x58>)
 8002246:	2200      	movs	r2, #0
 8002248:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800224a:	4805      	ldr	r0, [pc, #20]	; (8002260 <MX_USART2_UART_Init+0x58>)
 800224c:	f005 f928 	bl	80074a0 <HAL_UART_Init>
 8002250:	4603      	mov	r3, r0
 8002252:	2b00      	cmp	r3, #0
 8002254:	d001      	beq.n	800225a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002256:	f7ff fcb5 	bl	8001bc4 <Error_Handler>
  }

}
 800225a:	bf00      	nop
 800225c:	bd80      	pop	{r7, pc}
 800225e:	bf00      	nop
 8002260:	200091bc 	.word	0x200091bc
 8002264:	40004400 	.word	0x40004400

08002268 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 800226c:	4b14      	ldr	r3, [pc, #80]	; (80022c0 <MX_USART3_UART_Init+0x58>)
 800226e:	4a15      	ldr	r2, [pc, #84]	; (80022c4 <MX_USART3_UART_Init+0x5c>)
 8002270:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 230400;
 8002272:	4b13      	ldr	r3, [pc, #76]	; (80022c0 <MX_USART3_UART_Init+0x58>)
 8002274:	f44f 3261 	mov.w	r2, #230400	; 0x38400
 8002278:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800227a:	4b11      	ldr	r3, [pc, #68]	; (80022c0 <MX_USART3_UART_Init+0x58>)
 800227c:	2200      	movs	r2, #0
 800227e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002280:	4b0f      	ldr	r3, [pc, #60]	; (80022c0 <MX_USART3_UART_Init+0x58>)
 8002282:	2200      	movs	r2, #0
 8002284:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002286:	4b0e      	ldr	r3, [pc, #56]	; (80022c0 <MX_USART3_UART_Init+0x58>)
 8002288:	2200      	movs	r2, #0
 800228a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800228c:	4b0c      	ldr	r3, [pc, #48]	; (80022c0 <MX_USART3_UART_Init+0x58>)
 800228e:	220c      	movs	r2, #12
 8002290:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002292:	4b0b      	ldr	r3, [pc, #44]	; (80022c0 <MX_USART3_UART_Init+0x58>)
 8002294:	2200      	movs	r2, #0
 8002296:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002298:	4b09      	ldr	r3, [pc, #36]	; (80022c0 <MX_USART3_UART_Init+0x58>)
 800229a:	2200      	movs	r2, #0
 800229c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800229e:	4b08      	ldr	r3, [pc, #32]	; (80022c0 <MX_USART3_UART_Init+0x58>)
 80022a0:	2200      	movs	r2, #0
 80022a2:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80022a4:	4b06      	ldr	r3, [pc, #24]	; (80022c0 <MX_USART3_UART_Init+0x58>)
 80022a6:	2200      	movs	r2, #0
 80022a8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80022aa:	4805      	ldr	r0, [pc, #20]	; (80022c0 <MX_USART3_UART_Init+0x58>)
 80022ac:	f005 f8f8 	bl	80074a0 <HAL_UART_Init>
 80022b0:	4603      	mov	r3, r0
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d001      	beq.n	80022ba <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80022b6:	f7ff fc85 	bl	8001bc4 <Error_Handler>
  }

}
 80022ba:	bf00      	nop
 80022bc:	bd80      	pop	{r7, pc}
 80022be:	bf00      	nop
 80022c0:	200090dc 	.word	0x200090dc
 80022c4:	40004800 	.word	0x40004800

080022c8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b08c      	sub	sp, #48	; 0x30
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022d0:	f107 031c 	add.w	r3, r7, #28
 80022d4:	2200      	movs	r2, #0
 80022d6:	601a      	str	r2, [r3, #0]
 80022d8:	605a      	str	r2, [r3, #4]
 80022da:	609a      	str	r2, [r3, #8]
 80022dc:	60da      	str	r2, [r3, #12]
 80022de:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	4a5b      	ldr	r2, [pc, #364]	; (8002454 <HAL_UART_MspInit+0x18c>)
 80022e6:	4293      	cmp	r3, r2
 80022e8:	d14c      	bne.n	8002384 <HAL_UART_MspInit+0xbc>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80022ea:	4b5b      	ldr	r3, [pc, #364]	; (8002458 <HAL_UART_MspInit+0x190>)
 80022ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022ee:	4a5a      	ldr	r2, [pc, #360]	; (8002458 <HAL_UART_MspInit+0x190>)
 80022f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80022f4:	6413      	str	r3, [r2, #64]	; 0x40
 80022f6:	4b58      	ldr	r3, [pc, #352]	; (8002458 <HAL_UART_MspInit+0x190>)
 80022f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022fe:	61bb      	str	r3, [r7, #24]
 8002300:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002302:	4b55      	ldr	r3, [pc, #340]	; (8002458 <HAL_UART_MspInit+0x190>)
 8002304:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002306:	4a54      	ldr	r2, [pc, #336]	; (8002458 <HAL_UART_MspInit+0x190>)
 8002308:	f043 0301 	orr.w	r3, r3, #1
 800230c:	6313      	str	r3, [r2, #48]	; 0x30
 800230e:	4b52      	ldr	r3, [pc, #328]	; (8002458 <HAL_UART_MspInit+0x190>)
 8002310:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002312:	f003 0301 	and.w	r3, r3, #1
 8002316:	617b      	str	r3, [r7, #20]
 8002318:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800231a:	4b4f      	ldr	r3, [pc, #316]	; (8002458 <HAL_UART_MspInit+0x190>)
 800231c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800231e:	4a4e      	ldr	r2, [pc, #312]	; (8002458 <HAL_UART_MspInit+0x190>)
 8002320:	f043 0308 	orr.w	r3, r3, #8
 8002324:	6313      	str	r3, [r2, #48]	; 0x30
 8002326:	4b4c      	ldr	r3, [pc, #304]	; (8002458 <HAL_UART_MspInit+0x190>)
 8002328:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800232a:	f003 0308 	and.w	r3, r3, #8
 800232e:	613b      	str	r3, [r7, #16]
 8002330:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration    
    PA3     ------> USART2_RX
    PD5     ------> USART2_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002332:	2308      	movs	r3, #8
 8002334:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002336:	2302      	movs	r3, #2
 8002338:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800233a:	2300      	movs	r3, #0
 800233c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800233e:	2303      	movs	r3, #3
 8002340:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002342:	2307      	movs	r3, #7
 8002344:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002346:	f107 031c 	add.w	r3, r7, #28
 800234a:	4619      	mov	r1, r3
 800234c:	4843      	ldr	r0, [pc, #268]	; (800245c <HAL_UART_MspInit+0x194>)
 800234e:	f002 f839 	bl	80043c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002352:	2320      	movs	r3, #32
 8002354:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002356:	2302      	movs	r3, #2
 8002358:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800235a:	2300      	movs	r3, #0
 800235c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800235e:	2303      	movs	r3, #3
 8002360:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002362:	2307      	movs	r3, #7
 8002364:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002366:	f107 031c 	add.w	r3, r7, #28
 800236a:	4619      	mov	r1, r3
 800236c:	483c      	ldr	r0, [pc, #240]	; (8002460 <HAL_UART_MspInit+0x198>)
 800236e:	f002 f829 	bl	80043c4 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 8, 0);
 8002372:	2200      	movs	r2, #0
 8002374:	2108      	movs	r1, #8
 8002376:	2026      	movs	r0, #38	; 0x26
 8002378:	f000 ffe9 	bl	800334e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800237c:	2026      	movs	r0, #38	; 0x26
 800237e:	f001 f802 	bl	8003386 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002382:	e063      	b.n	800244c <HAL_UART_MspInit+0x184>
  else if(uartHandle->Instance==USART3)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	4a36      	ldr	r2, [pc, #216]	; (8002464 <HAL_UART_MspInit+0x19c>)
 800238a:	4293      	cmp	r3, r2
 800238c:	d15e      	bne.n	800244c <HAL_UART_MspInit+0x184>
    __HAL_RCC_USART3_CLK_ENABLE();
 800238e:	4b32      	ldr	r3, [pc, #200]	; (8002458 <HAL_UART_MspInit+0x190>)
 8002390:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002392:	4a31      	ldr	r2, [pc, #196]	; (8002458 <HAL_UART_MspInit+0x190>)
 8002394:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002398:	6413      	str	r3, [r2, #64]	; 0x40
 800239a:	4b2f      	ldr	r3, [pc, #188]	; (8002458 <HAL_UART_MspInit+0x190>)
 800239c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800239e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80023a2:	60fb      	str	r3, [r7, #12]
 80023a4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80023a6:	4b2c      	ldr	r3, [pc, #176]	; (8002458 <HAL_UART_MspInit+0x190>)
 80023a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023aa:	4a2b      	ldr	r2, [pc, #172]	; (8002458 <HAL_UART_MspInit+0x190>)
 80023ac:	f043 0308 	orr.w	r3, r3, #8
 80023b0:	6313      	str	r3, [r2, #48]	; 0x30
 80023b2:	4b29      	ldr	r3, [pc, #164]	; (8002458 <HAL_UART_MspInit+0x190>)
 80023b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023b6:	f003 0308 	and.w	r3, r3, #8
 80023ba:	60bb      	str	r3, [r7, #8]
 80023bc:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80023be:	f44f 7340 	mov.w	r3, #768	; 0x300
 80023c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023c4:	2302      	movs	r3, #2
 80023c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023c8:	2300      	movs	r3, #0
 80023ca:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023cc:	2303      	movs	r3, #3
 80023ce:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80023d0:	2307      	movs	r3, #7
 80023d2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80023d4:	f107 031c 	add.w	r3, r7, #28
 80023d8:	4619      	mov	r1, r3
 80023da:	4821      	ldr	r0, [pc, #132]	; (8002460 <HAL_UART_MspInit+0x198>)
 80023dc:	f001 fff2 	bl	80043c4 <HAL_GPIO_Init>
    hdma_usart3_tx.Instance = DMA1_Stream3;
 80023e0:	4b21      	ldr	r3, [pc, #132]	; (8002468 <HAL_UART_MspInit+0x1a0>)
 80023e2:	4a22      	ldr	r2, [pc, #136]	; (800246c <HAL_UART_MspInit+0x1a4>)
 80023e4:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 80023e6:	4b20      	ldr	r3, [pc, #128]	; (8002468 <HAL_UART_MspInit+0x1a0>)
 80023e8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80023ec:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80023ee:	4b1e      	ldr	r3, [pc, #120]	; (8002468 <HAL_UART_MspInit+0x1a0>)
 80023f0:	2240      	movs	r2, #64	; 0x40
 80023f2:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80023f4:	4b1c      	ldr	r3, [pc, #112]	; (8002468 <HAL_UART_MspInit+0x1a0>)
 80023f6:	2200      	movs	r2, #0
 80023f8:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80023fa:	4b1b      	ldr	r3, [pc, #108]	; (8002468 <HAL_UART_MspInit+0x1a0>)
 80023fc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002400:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002402:	4b19      	ldr	r3, [pc, #100]	; (8002468 <HAL_UART_MspInit+0x1a0>)
 8002404:	2200      	movs	r2, #0
 8002406:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002408:	4b17      	ldr	r3, [pc, #92]	; (8002468 <HAL_UART_MspInit+0x1a0>)
 800240a:	2200      	movs	r2, #0
 800240c:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 800240e:	4b16      	ldr	r3, [pc, #88]	; (8002468 <HAL_UART_MspInit+0x1a0>)
 8002410:	2200      	movs	r2, #0
 8002412:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002414:	4b14      	ldr	r3, [pc, #80]	; (8002468 <HAL_UART_MspInit+0x1a0>)
 8002416:	2200      	movs	r2, #0
 8002418:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800241a:	4b13      	ldr	r3, [pc, #76]	; (8002468 <HAL_UART_MspInit+0x1a0>)
 800241c:	2200      	movs	r2, #0
 800241e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8002420:	4811      	ldr	r0, [pc, #68]	; (8002468 <HAL_UART_MspInit+0x1a0>)
 8002422:	f000 ffcb 	bl	80033bc <HAL_DMA_Init>
 8002426:	4603      	mov	r3, r0
 8002428:	2b00      	cmp	r3, #0
 800242a:	d001      	beq.n	8002430 <HAL_UART_MspInit+0x168>
      Error_Handler();
 800242c:	f7ff fbca 	bl	8001bc4 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	4a0d      	ldr	r2, [pc, #52]	; (8002468 <HAL_UART_MspInit+0x1a0>)
 8002434:	669a      	str	r2, [r3, #104]	; 0x68
 8002436:	4a0c      	ldr	r2, [pc, #48]	; (8002468 <HAL_UART_MspInit+0x1a0>)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 9, 0);
 800243c:	2200      	movs	r2, #0
 800243e:	2109      	movs	r1, #9
 8002440:	2027      	movs	r0, #39	; 0x27
 8002442:	f000 ff84 	bl	800334e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002446:	2027      	movs	r0, #39	; 0x27
 8002448:	f000 ff9d 	bl	8003386 <HAL_NVIC_EnableIRQ>
}
 800244c:	bf00      	nop
 800244e:	3730      	adds	r7, #48	; 0x30
 8002450:	46bd      	mov	sp, r7
 8002452:	bd80      	pop	{r7, pc}
 8002454:	40004400 	.word	0x40004400
 8002458:	40023800 	.word	0x40023800
 800245c:	40020000 	.word	0x40020000
 8002460:	40020c00 	.word	0x40020c00
 8002464:	40004800 	.word	0x40004800
 8002468:	2000915c 	.word	0x2000915c
 800246c:	40026058 	.word	0x40026058

08002470 <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	af00      	add	r7, sp, #0

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8002474:	4b14      	ldr	r3, [pc, #80]	; (80024c8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002476:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800247a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 800247c:	4b12      	ldr	r3, [pc, #72]	; (80024c8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800247e:	2206      	movs	r2, #6
 8002480:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8002482:	4b11      	ldr	r3, [pc, #68]	; (80024c8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002484:	2202      	movs	r2, #2
 8002486:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8002488:	4b0f      	ldr	r3, [pc, #60]	; (80024c8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800248a:	2200      	movs	r2, #0
 800248c:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800248e:	4b0e      	ldr	r3, [pc, #56]	; (80024c8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002490:	2202      	movs	r2, #2
 8002492:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8002494:	4b0c      	ldr	r3, [pc, #48]	; (80024c8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002496:	2201      	movs	r2, #1
 8002498:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800249a:	4b0b      	ldr	r3, [pc, #44]	; (80024c8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800249c:	2200      	movs	r2, #0
 800249e:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80024a0:	4b09      	ldr	r3, [pc, #36]	; (80024c8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80024a2:	2200      	movs	r2, #0
 80024a4:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80024a6:	4b08      	ldr	r3, [pc, #32]	; (80024c8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80024a8:	2201      	movs	r2, #1
 80024aa:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80024ac:	4b06      	ldr	r3, [pc, #24]	; (80024c8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80024ae:	2200      	movs	r2, #0
 80024b0:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80024b2:	4805      	ldr	r0, [pc, #20]	; (80024c8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80024b4:	f002 f97a 	bl	80047ac <HAL_PCD_Init>
 80024b8:	4603      	mov	r3, r0
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d001      	beq.n	80024c2 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 80024be:	f7ff fb81 	bl	8001bc4 <Error_Handler>
  }

}
 80024c2:	bf00      	nop
 80024c4:	bd80      	pop	{r7, pc}
 80024c6:	bf00      	nop
 80024c8:	2000923c 	.word	0x2000923c

080024cc <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b08a      	sub	sp, #40	; 0x28
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024d4:	f107 0314 	add.w	r3, r7, #20
 80024d8:	2200      	movs	r2, #0
 80024da:	601a      	str	r2, [r3, #0]
 80024dc:	605a      	str	r2, [r3, #4]
 80024de:	609a      	str	r2, [r3, #8]
 80024e0:	60da      	str	r2, [r3, #12]
 80024e2:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80024ec:	d141      	bne.n	8002572 <HAL_PCD_MspInit+0xa6>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024ee:	4b23      	ldr	r3, [pc, #140]	; (800257c <HAL_PCD_MspInit+0xb0>)
 80024f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024f2:	4a22      	ldr	r2, [pc, #136]	; (800257c <HAL_PCD_MspInit+0xb0>)
 80024f4:	f043 0301 	orr.w	r3, r3, #1
 80024f8:	6313      	str	r3, [r2, #48]	; 0x30
 80024fa:	4b20      	ldr	r3, [pc, #128]	; (800257c <HAL_PCD_MspInit+0xb0>)
 80024fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024fe:	f003 0301 	and.w	r3, r3, #1
 8002502:	613b      	str	r3, [r7, #16]
 8002504:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8002506:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 800250a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800250c:	2302      	movs	r3, #2
 800250e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002510:	2300      	movs	r3, #0
 8002512:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002514:	2303      	movs	r3, #3
 8002516:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002518:	230a      	movs	r3, #10
 800251a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800251c:	f107 0314 	add.w	r3, r7, #20
 8002520:	4619      	mov	r1, r3
 8002522:	4817      	ldr	r0, [pc, #92]	; (8002580 <HAL_PCD_MspInit+0xb4>)
 8002524:	f001 ff4e 	bl	80043c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8002528:	f44f 7300 	mov.w	r3, #512	; 0x200
 800252c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800252e:	2300      	movs	r3, #0
 8002530:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002532:	2300      	movs	r3, #0
 8002534:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8002536:	f107 0314 	add.w	r3, r7, #20
 800253a:	4619      	mov	r1, r3
 800253c:	4810      	ldr	r0, [pc, #64]	; (8002580 <HAL_PCD_MspInit+0xb4>)
 800253e:	f001 ff41 	bl	80043c4 <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8002542:	4b0e      	ldr	r3, [pc, #56]	; (800257c <HAL_PCD_MspInit+0xb0>)
 8002544:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002546:	4a0d      	ldr	r2, [pc, #52]	; (800257c <HAL_PCD_MspInit+0xb0>)
 8002548:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800254c:	6353      	str	r3, [r2, #52]	; 0x34
 800254e:	4b0b      	ldr	r3, [pc, #44]	; (800257c <HAL_PCD_MspInit+0xb0>)
 8002550:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002552:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002556:	60fb      	str	r3, [r7, #12]
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	4b08      	ldr	r3, [pc, #32]	; (800257c <HAL_PCD_MspInit+0xb0>)
 800255c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800255e:	4a07      	ldr	r2, [pc, #28]	; (800257c <HAL_PCD_MspInit+0xb0>)
 8002560:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002564:	6453      	str	r3, [r2, #68]	; 0x44
 8002566:	4b05      	ldr	r3, [pc, #20]	; (800257c <HAL_PCD_MspInit+0xb0>)
 8002568:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800256a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800256e:	60bb      	str	r3, [r7, #8]
 8002570:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8002572:	bf00      	nop
 8002574:	3728      	adds	r7, #40	; 0x28
 8002576:	46bd      	mov	sp, r7
 8002578:	bd80      	pop	{r7, pc}
 800257a:	bf00      	nop
 800257c:	40023800 	.word	0x40023800
 8002580:	40020000 	.word	0x40020000

08002584 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002584:	f8df d034 	ldr.w	sp, [pc, #52]	; 80025bc <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002588:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800258a:	e003      	b.n	8002594 <LoopCopyDataInit>

0800258c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800258c:	4b0c      	ldr	r3, [pc, #48]	; (80025c0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800258e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002590:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002592:	3104      	adds	r1, #4

08002594 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002594:	480b      	ldr	r0, [pc, #44]	; (80025c4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002596:	4b0c      	ldr	r3, [pc, #48]	; (80025c8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002598:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800259a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800259c:	d3f6      	bcc.n	800258c <CopyDataInit>
  ldr  r2, =_sbss
 800259e:	4a0b      	ldr	r2, [pc, #44]	; (80025cc <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80025a0:	e002      	b.n	80025a8 <LoopFillZerobss>

080025a2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80025a2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80025a4:	f842 3b04 	str.w	r3, [r2], #4

080025a8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80025a8:	4b09      	ldr	r3, [pc, #36]	; (80025d0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80025aa:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80025ac:	d3f9      	bcc.n	80025a2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80025ae:	f7ff fbdd 	bl	8001d6c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80025b2:	f006 f9b5 	bl	8008920 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80025b6:	f7ff f9cb 	bl	8001950 <main>
  bx  lr    
 80025ba:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80025bc:	20050000 	.word	0x20050000
  ldr  r3, =_sidata
 80025c0:	0800cee8 	.word	0x0800cee8
  ldr  r0, =_sdata
 80025c4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80025c8:	200001e0 	.word	0x200001e0
  ldr  r2, =_sbss
 80025cc:	200001e0 	.word	0x200001e0
  ldr  r3, = _ebss
 80025d0:	20009648 	.word	0x20009648

080025d4 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80025d4:	e7fe      	b.n	80025d4 <CAN1_RX0_IRQHandler>

080025d6 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80025d6:	b580      	push	{r7, lr}
 80025d8:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80025da:	2003      	movs	r0, #3
 80025dc:	f000 feac 	bl	8003338 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80025e0:	2000      	movs	r0, #0
 80025e2:	f000 f805 	bl	80025f0 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 80025e6:	f7ff faf5 	bl	8001bd4 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 80025ea:	2300      	movs	r3, #0
}
 80025ec:	4618      	mov	r0, r3
 80025ee:	bd80      	pop	{r7, pc}

080025f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b082      	sub	sp, #8
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80025f8:	4b12      	ldr	r3, [pc, #72]	; (8002644 <HAL_InitTick+0x54>)
 80025fa:	681a      	ldr	r2, [r3, #0]
 80025fc:	4b12      	ldr	r3, [pc, #72]	; (8002648 <HAL_InitTick+0x58>)
 80025fe:	781b      	ldrb	r3, [r3, #0]
 8002600:	4619      	mov	r1, r3
 8002602:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002606:	fbb3 f3f1 	udiv	r3, r3, r1
 800260a:	fbb2 f3f3 	udiv	r3, r2, r3
 800260e:	4618      	mov	r0, r3
 8002610:	f000 fec7 	bl	80033a2 <HAL_SYSTICK_Config>
 8002614:	4603      	mov	r3, r0
 8002616:	2b00      	cmp	r3, #0
 8002618:	d001      	beq.n	800261e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800261a:	2301      	movs	r3, #1
 800261c:	e00e      	b.n	800263c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	2b0f      	cmp	r3, #15
 8002622:	d80a      	bhi.n	800263a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002624:	2200      	movs	r2, #0
 8002626:	6879      	ldr	r1, [r7, #4]
 8002628:	f04f 30ff 	mov.w	r0, #4294967295
 800262c:	f000 fe8f 	bl	800334e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002630:	4a06      	ldr	r2, [pc, #24]	; (800264c <HAL_InitTick+0x5c>)
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002636:	2300      	movs	r3, #0
 8002638:	e000      	b.n	800263c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800263a:	2301      	movs	r3, #1
}
 800263c:	4618      	mov	r0, r3
 800263e:	3708      	adds	r7, #8
 8002640:	46bd      	mov	sp, r7
 8002642:	bd80      	pop	{r7, pc}
 8002644:	20000004 	.word	0x20000004
 8002648:	2000000c 	.word	0x2000000c
 800264c:	20000008 	.word	0x20000008

08002650 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002650:	b480      	push	{r7}
 8002652:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002654:	4b06      	ldr	r3, [pc, #24]	; (8002670 <HAL_IncTick+0x20>)
 8002656:	781b      	ldrb	r3, [r3, #0]
 8002658:	461a      	mov	r2, r3
 800265a:	4b06      	ldr	r3, [pc, #24]	; (8002674 <HAL_IncTick+0x24>)
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	4413      	add	r3, r2
 8002660:	4a04      	ldr	r2, [pc, #16]	; (8002674 <HAL_IncTick+0x24>)
 8002662:	6013      	str	r3, [r2, #0]
}
 8002664:	bf00      	nop
 8002666:	46bd      	mov	sp, r7
 8002668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266c:	4770      	bx	lr
 800266e:	bf00      	nop
 8002670:	2000000c 	.word	0x2000000c
 8002674:	20009640 	.word	0x20009640

08002678 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002678:	b480      	push	{r7}
 800267a:	af00      	add	r7, sp, #0
  return uwTick;
 800267c:	4b03      	ldr	r3, [pc, #12]	; (800268c <HAL_GetTick+0x14>)
 800267e:	681b      	ldr	r3, [r3, #0]
}
 8002680:	4618      	mov	r0, r3
 8002682:	46bd      	mov	sp, r7
 8002684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002688:	4770      	bx	lr
 800268a:	bf00      	nop
 800268c:	20009640 	.word	0x20009640

08002690 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	b084      	sub	sp, #16
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002698:	f7ff ffee 	bl	8002678 <HAL_GetTick>
 800269c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026a8:	d005      	beq.n	80026b6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80026aa:	4b09      	ldr	r3, [pc, #36]	; (80026d0 <HAL_Delay+0x40>)
 80026ac:	781b      	ldrb	r3, [r3, #0]
 80026ae:	461a      	mov	r2, r3
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	4413      	add	r3, r2
 80026b4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80026b6:	bf00      	nop
 80026b8:	f7ff ffde 	bl	8002678 <HAL_GetTick>
 80026bc:	4602      	mov	r2, r0
 80026be:	68bb      	ldr	r3, [r7, #8]
 80026c0:	1ad3      	subs	r3, r2, r3
 80026c2:	68fa      	ldr	r2, [r7, #12]
 80026c4:	429a      	cmp	r2, r3
 80026c6:	d8f7      	bhi.n	80026b8 <HAL_Delay+0x28>
  {
  }
}
 80026c8:	bf00      	nop
 80026ca:	3710      	adds	r7, #16
 80026cc:	46bd      	mov	sp, r7
 80026ce:	bd80      	pop	{r7, pc}
 80026d0:	2000000c 	.word	0x2000000c

080026d4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b084      	sub	sp, #16
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80026dc:	2300      	movs	r3, #0
 80026de:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d101      	bne.n	80026ea <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80026e6:	2301      	movs	r3, #1
 80026e8:	e031      	b.n	800274e <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d109      	bne.n	8002706 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80026f2:	6878      	ldr	r0, [r7, #4]
 80026f4:	f7fe fce4 	bl	80010c0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	2200      	movs	r2, #0
 80026fc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	2200      	movs	r2, #0
 8002702:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800270a:	f003 0310 	and.w	r3, r3, #16
 800270e:	2b00      	cmp	r3, #0
 8002710:	d116      	bne.n	8002740 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002716:	4b10      	ldr	r3, [pc, #64]	; (8002758 <HAL_ADC_Init+0x84>)
 8002718:	4013      	ands	r3, r2
 800271a:	f043 0202 	orr.w	r2, r3, #2
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002722:	6878      	ldr	r0, [r7, #4]
 8002724:	f000 fbb2 	bl	8002e8c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2200      	movs	r2, #0
 800272c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002732:	f023 0303 	bic.w	r3, r3, #3
 8002736:	f043 0201 	orr.w	r2, r3, #1
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	641a      	str	r2, [r3, #64]	; 0x40
 800273e:	e001      	b.n	8002744 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002740:	2301      	movs	r3, #1
 8002742:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	2200      	movs	r2, #0
 8002748:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800274c:	7bfb      	ldrb	r3, [r7, #15]
}
 800274e:	4618      	mov	r0, r3
 8002750:	3710      	adds	r7, #16
 8002752:	46bd      	mov	sp, r7
 8002754:	bd80      	pop	{r7, pc}
 8002756:	bf00      	nop
 8002758:	ffffeefd 	.word	0xffffeefd

0800275c <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b084      	sub	sp, #16
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0, tmp2 = 0;
 8002764:	2300      	movs	r3, #0
 8002766:	60fb      	str	r3, [r7, #12]
 8002768:	2300      	movs	r3, #0
 800276a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f003 0302 	and.w	r3, r3, #2
 8002776:	2b02      	cmp	r3, #2
 8002778:	bf0c      	ite	eq
 800277a:	2301      	moveq	r3, #1
 800277c:	2300      	movne	r3, #0
 800277e:	b2db      	uxtb	r3, r3
 8002780:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	685b      	ldr	r3, [r3, #4]
 8002788:	f003 0320 	and.w	r3, r3, #32
 800278c:	2b20      	cmp	r3, #32
 800278e:	bf0c      	ite	eq
 8002790:	2301      	moveq	r3, #1
 8002792:	2300      	movne	r3, #0
 8002794:	b2db      	uxtb	r3, r3
 8002796:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	2b00      	cmp	r3, #0
 800279c:	d049      	beq.n	8002832 <HAL_ADC_IRQHandler+0xd6>
 800279e:	68bb      	ldr	r3, [r7, #8]
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d046      	beq.n	8002832 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027a8:	f003 0310 	and.w	r3, r3, #16
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d105      	bne.n	80027bc <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027b4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	689b      	ldr	r3, [r3, #8]
 80027c2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d12b      	bne.n	8002822 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d127      	bne.n	8002822 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027d8:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d006      	beq.n	80027ee <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	689b      	ldr	r3, [r3, #8]
 80027e6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d119      	bne.n	8002822 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	685a      	ldr	r2, [r3, #4]
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f022 0220 	bic.w	r2, r2, #32
 80027fc:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002802:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800280e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002812:	2b00      	cmp	r3, #0
 8002814:	d105      	bne.n	8002822 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800281a:	f043 0201 	orr.w	r2, r3, #1
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002822:	6878      	ldr	r0, [r7, #4]
 8002824:	f7fe ffa8 	bl	8001778 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	f06f 0212 	mvn.w	r2, #18
 8002830:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f003 0304 	and.w	r3, r3, #4
 800283c:	2b04      	cmp	r3, #4
 800283e:	bf0c      	ite	eq
 8002840:	2301      	moveq	r3, #1
 8002842:	2300      	movne	r3, #0
 8002844:	b2db      	uxtb	r3, r3
 8002846:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	685b      	ldr	r3, [r3, #4]
 800284e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002852:	2b80      	cmp	r3, #128	; 0x80
 8002854:	bf0c      	ite	eq
 8002856:	2301      	moveq	r3, #1
 8002858:	2300      	movne	r3, #0
 800285a:	b2db      	uxtb	r3, r3
 800285c:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	2b00      	cmp	r3, #0
 8002862:	d057      	beq.n	8002914 <HAL_ADC_IRQHandler+0x1b8>
 8002864:	68bb      	ldr	r3, [r7, #8]
 8002866:	2b00      	cmp	r3, #0
 8002868:	d054      	beq.n	8002914 <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800286e:	f003 0310 	and.w	r3, r3, #16
 8002872:	2b00      	cmp	r3, #0
 8002874:	d105      	bne.n	8002882 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800287a:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	689b      	ldr	r3, [r3, #8]
 8002888:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800288c:	2b00      	cmp	r3, #0
 800288e:	d139      	bne.n	8002904 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002896:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800289a:	2b00      	cmp	r3, #0
 800289c:	d006      	beq.n	80028ac <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	689b      	ldr	r3, [r3, #8]
 80028a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d12b      	bne.n	8002904 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	685b      	ldr	r3, [r3, #4]
 80028b2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d124      	bne.n	8002904 <HAL_ADC_IRQHandler+0x1a8>
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	689b      	ldr	r3, [r3, #8]
 80028c0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d11d      	bne.n	8002904 <HAL_ADC_IRQHandler+0x1a8>
       (hadc->Init.ContinuousConvMode == DISABLE))))
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	699b      	ldr	r3, [r3, #24]
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d119      	bne.n	8002904 <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	685a      	ldr	r2, [r3, #4]
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80028de:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028e4:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d105      	bne.n	8002904 <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028fc:	f043 0201 	orr.w	r2, r3, #1
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	641a      	str	r2, [r3, #64]	; 0x40

    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002904:	6878      	ldr	r0, [r7, #4]
 8002906:	f000 fc3d 	bl	8003184 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f06f 020c 	mvn.w	r2, #12
 8002912:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f003 0301 	and.w	r3, r3, #1
 800291e:	2b01      	cmp	r3, #1
 8002920:	bf0c      	ite	eq
 8002922:	2301      	moveq	r3, #1
 8002924:	2300      	movne	r3, #0
 8002926:	b2db      	uxtb	r3, r3
 8002928:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	685b      	ldr	r3, [r3, #4]
 8002930:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002934:	2b40      	cmp	r3, #64	; 0x40
 8002936:	bf0c      	ite	eq
 8002938:	2301      	moveq	r3, #1
 800293a:	2300      	movne	r3, #0
 800293c:	b2db      	uxtb	r3, r3
 800293e:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	2b00      	cmp	r3, #0
 8002944:	d017      	beq.n	8002976 <HAL_ADC_IRQHandler+0x21a>
 8002946:	68bb      	ldr	r3, [r7, #8]
 8002948:	2b00      	cmp	r3, #0
 800294a:	d014      	beq.n	8002976 <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f003 0301 	and.w	r3, r3, #1
 8002956:	2b01      	cmp	r3, #1
 8002958:	d10d      	bne.n	8002976 <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800295e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002966:	6878      	ldr	r0, [r7, #4]
 8002968:	f000 f932 	bl	8002bd0 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f06f 0201 	mvn.w	r2, #1
 8002974:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f003 0320 	and.w	r3, r3, #32
 8002980:	2b20      	cmp	r3, #32
 8002982:	bf0c      	ite	eq
 8002984:	2301      	moveq	r3, #1
 8002986:	2300      	movne	r3, #0
 8002988:	b2db      	uxtb	r3, r3
 800298a:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	685b      	ldr	r3, [r3, #4]
 8002992:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002996:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800299a:	bf0c      	ite	eq
 800299c:	2301      	moveq	r3, #1
 800299e:	2300      	movne	r3, #0
 80029a0:	b2db      	uxtb	r3, r3
 80029a2:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d015      	beq.n	80029d6 <HAL_ADC_IRQHandler+0x27a>
 80029aa:	68bb      	ldr	r3, [r7, #8]
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d012      	beq.n	80029d6 <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F7, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029b4:	f043 0202 	orr.w	r2, r3, #2
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f06f 0220 	mvn.w	r2, #32
 80029c4:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80029c6:	6878      	ldr	r0, [r7, #4]
 80029c8:	f000 f90c 	bl	8002be4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f06f 0220 	mvn.w	r2, #32
 80029d4:	601a      	str	r2, [r3, #0]
  }
}
 80029d6:	bf00      	nop
 80029d8:	3710      	adds	r7, #16
 80029da:	46bd      	mov	sp, r7
 80029dc:	bd80      	pop	{r7, pc}
	...

080029e0 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b086      	sub	sp, #24
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	60f8      	str	r0, [r7, #12]
 80029e8:	60b9      	str	r1, [r7, #8]
 80029ea:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0;
 80029ec:	2300      	movs	r3, #0
 80029ee:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80029f6:	2b01      	cmp	r3, #1
 80029f8:	d101      	bne.n	80029fe <HAL_ADC_Start_DMA+0x1e>
 80029fa:	2302      	movs	r3, #2
 80029fc:	e0c7      	b.n	8002b8e <HAL_ADC_Start_DMA+0x1ae>
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	2201      	movs	r2, #1
 8002a02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
     Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	689b      	ldr	r3, [r3, #8]
 8002a0c:	f003 0301 	and.w	r3, r3, #1
 8002a10:	2b01      	cmp	r3, #1
 8002a12:	d018      	beq.n	8002a46 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	689a      	ldr	r2, [r3, #8]
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f042 0201 	orr.w	r2, r2, #1
 8002a22:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8002a24:	4b5c      	ldr	r3, [pc, #368]	; (8002b98 <HAL_ADC_Start_DMA+0x1b8>)
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	4a5c      	ldr	r2, [pc, #368]	; (8002b9c <HAL_ADC_Start_DMA+0x1bc>)
 8002a2a:	fba2 2303 	umull	r2, r3, r2, r3
 8002a2e:	0c9a      	lsrs	r2, r3, #18
 8002a30:	4613      	mov	r3, r2
 8002a32:	005b      	lsls	r3, r3, #1
 8002a34:	4413      	add	r3, r2
 8002a36:	617b      	str	r3, [r7, #20]
    while(counter != 0)
 8002a38:	e002      	b.n	8002a40 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8002a3a:	697b      	ldr	r3, [r7, #20]
 8002a3c:	3b01      	subs	r3, #1
 8002a3e:	617b      	str	r3, [r7, #20]
    while(counter != 0)
 8002a40:	697b      	ldr	r3, [r7, #20]
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d1f9      	bne.n	8002a3a <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	689b      	ldr	r3, [r3, #8]
 8002a4c:	f003 0301 	and.w	r3, r3, #1
 8002a50:	2b01      	cmp	r3, #1
 8002a52:	f040 809b 	bne.w	8002b8c <HAL_ADC_Start_DMA+0x1ac>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002a5a:	4b51      	ldr	r3, [pc, #324]	; (8002ba0 <HAL_ADC_Start_DMA+0x1c0>)
 8002a5c:	4013      	ands	r3, r2
 8002a5e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	685b      	ldr	r3, [r3, #4]
 8002a6c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d007      	beq.n	8002a84 <HAL_ADC_Start_DMA+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a78:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002a7c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a88:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002a8c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002a90:	d106      	bne.n	8002aa0 <HAL_ADC_Start_DMA+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a96:	f023 0206 	bic.w	r2, r3, #6
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	645a      	str	r2, [r3, #68]	; 0x44
 8002a9e:	e002      	b.n	8002aa6 <HAL_ADC_Start_DMA+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ab2:	4a3c      	ldr	r2, [pc, #240]	; (8002ba4 <HAL_ADC_Start_DMA+0x1c4>)
 8002ab4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002aba:	4a3b      	ldr	r2, [pc, #236]	; (8002ba8 <HAL_ADC_Start_DMA+0x1c8>)
 8002abc:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ac2:	4a3a      	ldr	r2, [pc, #232]	; (8002bac <HAL_ADC_Start_DMA+0x1cc>)
 8002ac4:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002ace:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	685a      	ldr	r2, [r3, #4]
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8002ade:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	689a      	ldr	r2, [r3, #8]
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002aee:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	334c      	adds	r3, #76	; 0x4c
 8002afa:	4619      	mov	r1, r3
 8002afc:	68ba      	ldr	r2, [r7, #8]
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	f000 fd0a 	bl	8003518 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8002b04:	4b2a      	ldr	r3, [pc, #168]	; (8002bb0 <HAL_ADC_Start_DMA+0x1d0>)
 8002b06:	685b      	ldr	r3, [r3, #4]
 8002b08:	f003 031f 	and.w	r3, r3, #31
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d10f      	bne.n	8002b30 <HAL_ADC_Start_DMA+0x150>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	689b      	ldr	r3, [r3, #8]
 8002b16:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d136      	bne.n	8002b8c <HAL_ADC_Start_DMA+0x1ac>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	689a      	ldr	r2, [r3, #8]
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002b2c:	609a      	str	r2, [r3, #8]
 8002b2e:	e02d      	b.n	8002b8c <HAL_ADC_Start_DMA+0x1ac>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	4a1f      	ldr	r2, [pc, #124]	; (8002bb4 <HAL_ADC_Start_DMA+0x1d4>)
 8002b36:	4293      	cmp	r3, r2
 8002b38:	d10e      	bne.n	8002b58 <HAL_ADC_Start_DMA+0x178>
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	689b      	ldr	r3, [r3, #8]
 8002b40:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d107      	bne.n	8002b58 <HAL_ADC_Start_DMA+0x178>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	689a      	ldr	r2, [r3, #8]
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002b56:	609a      	str	r2, [r3, #8]
      }
      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8002b58:	4b15      	ldr	r3, [pc, #84]	; (8002bb0 <HAL_ADC_Start_DMA+0x1d0>)
 8002b5a:	685b      	ldr	r3, [r3, #4]
 8002b5c:	f003 0310 	and.w	r3, r3, #16
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d113      	bne.n	8002b8c <HAL_ADC_Start_DMA+0x1ac>
      {
        /* if instance of handle correspond to ADC3 and  no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	4a13      	ldr	r2, [pc, #76]	; (8002bb8 <HAL_ADC_Start_DMA+0x1d8>)
 8002b6a:	4293      	cmp	r3, r2
 8002b6c:	d10e      	bne.n	8002b8c <HAL_ADC_Start_DMA+0x1ac>
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	689b      	ldr	r3, [r3, #8]
 8002b74:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d107      	bne.n	8002b8c <HAL_ADC_Start_DMA+0x1ac>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	689a      	ldr	r2, [r3, #8]
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002b8a:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8002b8c:	2300      	movs	r3, #0
}
 8002b8e:	4618      	mov	r0, r3
 8002b90:	3718      	adds	r7, #24
 8002b92:	46bd      	mov	sp, r7
 8002b94:	bd80      	pop	{r7, pc}
 8002b96:	bf00      	nop
 8002b98:	20000004 	.word	0x20000004
 8002b9c:	431bde83 	.word	0x431bde83
 8002ba0:	fffff8fe 	.word	0xfffff8fe
 8002ba4:	08003081 	.word	0x08003081
 8002ba8:	0800313b 	.word	0x0800313b
 8002bac:	08003157 	.word	0x08003157
 8002bb0:	40012300 	.word	0x40012300
 8002bb4:	40012000 	.word	0x40012000
 8002bb8:	40012200 	.word	0x40012200

08002bbc <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002bbc:	b480      	push	{r7}
 8002bbe:	b083      	sub	sp, #12
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002bc4:	bf00      	nop
 8002bc6:	370c      	adds	r7, #12
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bce:	4770      	bx	lr

08002bd0 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002bd0:	b480      	push	{r7}
 8002bd2:	b083      	sub	sp, #12
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8002bd8:	bf00      	nop
 8002bda:	370c      	adds	r7, #12
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be2:	4770      	bx	lr

08002be4 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002be4:	b480      	push	{r7}
 8002be6:	b083      	sub	sp, #12
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002bec:	bf00      	nop
 8002bee:	370c      	adds	r7, #12
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf6:	4770      	bx	lr

08002bf8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	b085      	sub	sp, #20
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
 8002c00:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8002c02:	2300      	movs	r3, #0
 8002c04:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c0c:	2b01      	cmp	r3, #1
 8002c0e:	d101      	bne.n	8002c14 <HAL_ADC_ConfigChannel+0x1c>
 8002c10:	2302      	movs	r3, #2
 8002c12:	e12a      	b.n	8002e6a <HAL_ADC_ConfigChannel+0x272>
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	2201      	movs	r2, #1
 8002c18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	2b09      	cmp	r3, #9
 8002c22:	d93a      	bls.n	8002c9a <HAL_ADC_ConfigChannel+0xa2>
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002c2c:	d035      	beq.n	8002c9a <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	68d9      	ldr	r1, [r3, #12]
 8002c34:	683b      	ldr	r3, [r7, #0]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	b29b      	uxth	r3, r3
 8002c3a:	461a      	mov	r2, r3
 8002c3c:	4613      	mov	r3, r2
 8002c3e:	005b      	lsls	r3, r3, #1
 8002c40:	4413      	add	r3, r2
 8002c42:	3b1e      	subs	r3, #30
 8002c44:	2207      	movs	r2, #7
 8002c46:	fa02 f303 	lsl.w	r3, r2, r3
 8002c4a:	43da      	mvns	r2, r3
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	400a      	ands	r2, r1
 8002c52:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002c54:	683b      	ldr	r3, [r7, #0]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	4a87      	ldr	r2, [pc, #540]	; (8002e78 <HAL_ADC_ConfigChannel+0x280>)
 8002c5a:	4293      	cmp	r3, r2
 8002c5c:	d10a      	bne.n	8002c74 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	68d9      	ldr	r1, [r3, #12]
 8002c64:	683b      	ldr	r3, [r7, #0]
 8002c66:	689b      	ldr	r3, [r3, #8]
 8002c68:	061a      	lsls	r2, r3, #24
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	430a      	orrs	r2, r1
 8002c70:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002c72:	e035      	b.n	8002ce0 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	68d9      	ldr	r1, [r3, #12]
 8002c7a:	683b      	ldr	r3, [r7, #0]
 8002c7c:	689a      	ldr	r2, [r3, #8]
 8002c7e:	683b      	ldr	r3, [r7, #0]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	b29b      	uxth	r3, r3
 8002c84:	4618      	mov	r0, r3
 8002c86:	4603      	mov	r3, r0
 8002c88:	005b      	lsls	r3, r3, #1
 8002c8a:	4403      	add	r3, r0
 8002c8c:	3b1e      	subs	r3, #30
 8002c8e:	409a      	lsls	r2, r3
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	430a      	orrs	r2, r1
 8002c96:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002c98:	e022      	b.n	8002ce0 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	6919      	ldr	r1, [r3, #16]
 8002ca0:	683b      	ldr	r3, [r7, #0]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	b29b      	uxth	r3, r3
 8002ca6:	461a      	mov	r2, r3
 8002ca8:	4613      	mov	r3, r2
 8002caa:	005b      	lsls	r3, r3, #1
 8002cac:	4413      	add	r3, r2
 8002cae:	2207      	movs	r2, #7
 8002cb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002cb4:	43da      	mvns	r2, r3
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	400a      	ands	r2, r1
 8002cbc:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	6919      	ldr	r1, [r3, #16]
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	689a      	ldr	r2, [r3, #8]
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	b29b      	uxth	r3, r3
 8002cce:	4618      	mov	r0, r3
 8002cd0:	4603      	mov	r3, r0
 8002cd2:	005b      	lsls	r3, r3, #1
 8002cd4:	4403      	add	r3, r0
 8002cd6:	409a      	lsls	r2, r3
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	430a      	orrs	r2, r1
 8002cde:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8002ce0:	683b      	ldr	r3, [r7, #0]
 8002ce2:	685b      	ldr	r3, [r3, #4]
 8002ce4:	2b06      	cmp	r3, #6
 8002ce6:	d824      	bhi.n	8002d32 <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002cee:	683b      	ldr	r3, [r7, #0]
 8002cf0:	685a      	ldr	r2, [r3, #4]
 8002cf2:	4613      	mov	r3, r2
 8002cf4:	009b      	lsls	r3, r3, #2
 8002cf6:	4413      	add	r3, r2
 8002cf8:	3b05      	subs	r3, #5
 8002cfa:	221f      	movs	r2, #31
 8002cfc:	fa02 f303 	lsl.w	r3, r2, r3
 8002d00:	43da      	mvns	r2, r3
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	400a      	ands	r2, r1
 8002d08:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	b29b      	uxth	r3, r3
 8002d16:	4618      	mov	r0, r3
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	685a      	ldr	r2, [r3, #4]
 8002d1c:	4613      	mov	r3, r2
 8002d1e:	009b      	lsls	r3, r3, #2
 8002d20:	4413      	add	r3, r2
 8002d22:	3b05      	subs	r3, #5
 8002d24:	fa00 f203 	lsl.w	r2, r0, r3
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	430a      	orrs	r2, r1
 8002d2e:	635a      	str	r2, [r3, #52]	; 0x34
 8002d30:	e04c      	b.n	8002dcc <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	685b      	ldr	r3, [r3, #4]
 8002d36:	2b0c      	cmp	r3, #12
 8002d38:	d824      	bhi.n	8002d84 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002d40:	683b      	ldr	r3, [r7, #0]
 8002d42:	685a      	ldr	r2, [r3, #4]
 8002d44:	4613      	mov	r3, r2
 8002d46:	009b      	lsls	r3, r3, #2
 8002d48:	4413      	add	r3, r2
 8002d4a:	3b23      	subs	r3, #35	; 0x23
 8002d4c:	221f      	movs	r2, #31
 8002d4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d52:	43da      	mvns	r2, r3
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	400a      	ands	r2, r1
 8002d5a:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002d62:	683b      	ldr	r3, [r7, #0]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	b29b      	uxth	r3, r3
 8002d68:	4618      	mov	r0, r3
 8002d6a:	683b      	ldr	r3, [r7, #0]
 8002d6c:	685a      	ldr	r2, [r3, #4]
 8002d6e:	4613      	mov	r3, r2
 8002d70:	009b      	lsls	r3, r3, #2
 8002d72:	4413      	add	r3, r2
 8002d74:	3b23      	subs	r3, #35	; 0x23
 8002d76:	fa00 f203 	lsl.w	r2, r0, r3
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	430a      	orrs	r2, r1
 8002d80:	631a      	str	r2, [r3, #48]	; 0x30
 8002d82:	e023      	b.n	8002dcc <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002d8a:	683b      	ldr	r3, [r7, #0]
 8002d8c:	685a      	ldr	r2, [r3, #4]
 8002d8e:	4613      	mov	r3, r2
 8002d90:	009b      	lsls	r3, r3, #2
 8002d92:	4413      	add	r3, r2
 8002d94:	3b41      	subs	r3, #65	; 0x41
 8002d96:	221f      	movs	r2, #31
 8002d98:	fa02 f303 	lsl.w	r3, r2, r3
 8002d9c:	43da      	mvns	r2, r3
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	400a      	ands	r2, r1
 8002da4:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002dac:	683b      	ldr	r3, [r7, #0]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	b29b      	uxth	r3, r3
 8002db2:	4618      	mov	r0, r3
 8002db4:	683b      	ldr	r3, [r7, #0]
 8002db6:	685a      	ldr	r2, [r3, #4]
 8002db8:	4613      	mov	r3, r2
 8002dba:	009b      	lsls	r3, r3, #2
 8002dbc:	4413      	add	r3, r2
 8002dbe:	3b41      	subs	r3, #65	; 0x41
 8002dc0:	fa00 f203 	lsl.w	r2, r0, r3
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	430a      	orrs	r2, r1
 8002dca:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	4a2a      	ldr	r2, [pc, #168]	; (8002e7c <HAL_ADC_ConfigChannel+0x284>)
 8002dd2:	4293      	cmp	r3, r2
 8002dd4:	d10a      	bne.n	8002dec <HAL_ADC_ConfigChannel+0x1f4>
 8002dd6:	683b      	ldr	r3, [r7, #0]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002dde:	d105      	bne.n	8002dec <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8002de0:	4b27      	ldr	r3, [pc, #156]	; (8002e80 <HAL_ADC_ConfigChannel+0x288>)
 8002de2:	685b      	ldr	r3, [r3, #4]
 8002de4:	4a26      	ldr	r2, [pc, #152]	; (8002e80 <HAL_ADC_ConfigChannel+0x288>)
 8002de6:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8002dea:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	4a22      	ldr	r2, [pc, #136]	; (8002e7c <HAL_ADC_ConfigChannel+0x284>)
 8002df2:	4293      	cmp	r3, r2
 8002df4:	d109      	bne.n	8002e0a <HAL_ADC_ConfigChannel+0x212>
 8002df6:	683b      	ldr	r3, [r7, #0]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	2b12      	cmp	r3, #18
 8002dfc:	d105      	bne.n	8002e0a <HAL_ADC_ConfigChannel+0x212>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8002dfe:	4b20      	ldr	r3, [pc, #128]	; (8002e80 <HAL_ADC_ConfigChannel+0x288>)
 8002e00:	685b      	ldr	r3, [r3, #4]
 8002e02:	4a1f      	ldr	r2, [pc, #124]	; (8002e80 <HAL_ADC_ConfigChannel+0x288>)
 8002e04:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002e08:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	4a1b      	ldr	r2, [pc, #108]	; (8002e7c <HAL_ADC_ConfigChannel+0x284>)
 8002e10:	4293      	cmp	r3, r2
 8002e12:	d125      	bne.n	8002e60 <HAL_ADC_ConfigChannel+0x268>
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	4a17      	ldr	r2, [pc, #92]	; (8002e78 <HAL_ADC_ConfigChannel+0x280>)
 8002e1a:	4293      	cmp	r3, r2
 8002e1c:	d003      	beq.n	8002e26 <HAL_ADC_ConfigChannel+0x22e>
 8002e1e:	683b      	ldr	r3, [r7, #0]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	2b11      	cmp	r3, #17
 8002e24:	d11c      	bne.n	8002e60 <HAL_ADC_ConfigChannel+0x268>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8002e26:	4b16      	ldr	r3, [pc, #88]	; (8002e80 <HAL_ADC_ConfigChannel+0x288>)
 8002e28:	685b      	ldr	r3, [r3, #4]
 8002e2a:	4a15      	ldr	r2, [pc, #84]	; (8002e80 <HAL_ADC_ConfigChannel+0x288>)
 8002e2c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002e30:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002e32:	683b      	ldr	r3, [r7, #0]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	4a10      	ldr	r2, [pc, #64]	; (8002e78 <HAL_ADC_ConfigChannel+0x280>)
 8002e38:	4293      	cmp	r3, r2
 8002e3a:	d111      	bne.n	8002e60 <HAL_ADC_ConfigChannel+0x268>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8002e3c:	4b11      	ldr	r3, [pc, #68]	; (8002e84 <HAL_ADC_ConfigChannel+0x28c>)
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	4a11      	ldr	r2, [pc, #68]	; (8002e88 <HAL_ADC_ConfigChannel+0x290>)
 8002e42:	fba2 2303 	umull	r2, r3, r2, r3
 8002e46:	0c9a      	lsrs	r2, r3, #18
 8002e48:	4613      	mov	r3, r2
 8002e4a:	009b      	lsls	r3, r3, #2
 8002e4c:	4413      	add	r3, r2
 8002e4e:	005b      	lsls	r3, r3, #1
 8002e50:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8002e52:	e002      	b.n	8002e5a <HAL_ADC_ConfigChannel+0x262>
      {
        counter--;
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	3b01      	subs	r3, #1
 8002e58:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d1f9      	bne.n	8002e54 <HAL_ADC_ConfigChannel+0x25c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	2200      	movs	r2, #0
 8002e64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002e68:	2300      	movs	r3, #0
}
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	3714      	adds	r7, #20
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e74:	4770      	bx	lr
 8002e76:	bf00      	nop
 8002e78:	10000012 	.word	0x10000012
 8002e7c:	40012000 	.word	0x40012000
 8002e80:	40012300 	.word	0x40012300
 8002e84:	20000004 	.word	0x20000004
 8002e88:	431bde83 	.word	0x431bde83

08002e8c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002e8c:	b480      	push	{r7}
 8002e8e:	b083      	sub	sp, #12
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8002e94:	4b78      	ldr	r3, [pc, #480]	; (8003078 <ADC_Init+0x1ec>)
 8002e96:	685b      	ldr	r3, [r3, #4]
 8002e98:	4a77      	ldr	r2, [pc, #476]	; (8003078 <ADC_Init+0x1ec>)
 8002e9a:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8002e9e:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8002ea0:	4b75      	ldr	r3, [pc, #468]	; (8003078 <ADC_Init+0x1ec>)
 8002ea2:	685a      	ldr	r2, [r3, #4]
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	685b      	ldr	r3, [r3, #4]
 8002ea8:	4973      	ldr	r1, [pc, #460]	; (8003078 <ADC_Init+0x1ec>)
 8002eaa:	4313      	orrs	r3, r2
 8002eac:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	685a      	ldr	r2, [r3, #4]
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002ebc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	6859      	ldr	r1, [r3, #4]
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	691b      	ldr	r3, [r3, #16]
 8002ec8:	021a      	lsls	r2, r3, #8
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	430a      	orrs	r2, r1
 8002ed0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	685a      	ldr	r2, [r3, #4]
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002ee0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	6859      	ldr	r1, [r3, #4]
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	689a      	ldr	r2, [r3, #8]
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	430a      	orrs	r2, r1
 8002ef2:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	689a      	ldr	r2, [r3, #8]
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002f02:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	6899      	ldr	r1, [r3, #8]
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	68da      	ldr	r2, [r3, #12]
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	430a      	orrs	r2, r1
 8002f14:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f1a:	4a58      	ldr	r2, [pc, #352]	; (800307c <ADC_Init+0x1f0>)
 8002f1c:	4293      	cmp	r3, r2
 8002f1e:	d022      	beq.n	8002f66 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	689a      	ldr	r2, [r3, #8]
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002f2e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	6899      	ldr	r1, [r3, #8]
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	430a      	orrs	r2, r1
 8002f40:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	689a      	ldr	r2, [r3, #8]
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002f50:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	6899      	ldr	r1, [r3, #8]
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	430a      	orrs	r2, r1
 8002f62:	609a      	str	r2, [r3, #8]
 8002f64:	e00f      	b.n	8002f86 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	689a      	ldr	r2, [r3, #8]
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002f74:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	689a      	ldr	r2, [r3, #8]
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002f84:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	689a      	ldr	r2, [r3, #8]
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f022 0202 	bic.w	r2, r2, #2
 8002f94:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	6899      	ldr	r1, [r3, #8]
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	699b      	ldr	r3, [r3, #24]
 8002fa0:	005a      	lsls	r2, r3, #1
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	430a      	orrs	r2, r1
 8002fa8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d01b      	beq.n	8002fec <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	685a      	ldr	r2, [r3, #4]
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002fc2:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	685a      	ldr	r2, [r3, #4]
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002fd2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	6859      	ldr	r1, [r3, #4]
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fde:	3b01      	subs	r3, #1
 8002fe0:	035a      	lsls	r2, r3, #13
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	430a      	orrs	r2, r1
 8002fe8:	605a      	str	r2, [r3, #4]
 8002fea:	e007      	b.n	8002ffc <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	685a      	ldr	r2, [r3, #4]
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002ffa:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800300a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	69db      	ldr	r3, [r3, #28]
 8003016:	3b01      	subs	r3, #1
 8003018:	051a      	lsls	r2, r3, #20
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	430a      	orrs	r2, r1
 8003020:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	689a      	ldr	r2, [r3, #8]
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003030:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	6899      	ldr	r1, [r3, #8]
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800303e:	025a      	lsls	r2, r3, #9
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	430a      	orrs	r2, r1
 8003046:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	689a      	ldr	r2, [r3, #8]
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003056:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	6899      	ldr	r1, [r3, #8]
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	695b      	ldr	r3, [r3, #20]
 8003062:	029a      	lsls	r2, r3, #10
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	430a      	orrs	r2, r1
 800306a:	609a      	str	r2, [r3, #8]
}
 800306c:	bf00      	nop
 800306e:	370c      	adds	r7, #12
 8003070:	46bd      	mov	sp, r7
 8003072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003076:	4770      	bx	lr
 8003078:	40012300 	.word	0x40012300
 800307c:	0f000001 	.word	0x0f000001

08003080 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003080:	b580      	push	{r7, lr}
 8003082:	b084      	sub	sp, #16
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800308c:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003092:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003096:	2b00      	cmp	r3, #0
 8003098:	d13c      	bne.n	8003114 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800309e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	689b      	ldr	r3, [r3, #8]
 80030ac:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d12b      	bne.n	800310c <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d127      	bne.n	800310c <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030c2:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d006      	beq.n	80030d8 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	689b      	ldr	r3, [r3, #8]
 80030d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d119      	bne.n	800310c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	685a      	ldr	r2, [r3, #4]
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f022 0220 	bic.w	r2, r2, #32
 80030e6:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ec:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030f8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d105      	bne.n	800310c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003104:	f043 0201 	orr.w	r2, r3, #1
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800310c:	68f8      	ldr	r0, [r7, #12]
 800310e:	f7fe fb33 	bl	8001778 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003112:	e00e      	b.n	8003132 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003118:	f003 0310 	and.w	r3, r3, #16
 800311c:	2b00      	cmp	r3, #0
 800311e:	d003      	beq.n	8003128 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003120:	68f8      	ldr	r0, [r7, #12]
 8003122:	f7ff fd5f 	bl	8002be4 <HAL_ADC_ErrorCallback>
}
 8003126:	e004      	b.n	8003132 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800312c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800312e:	6878      	ldr	r0, [r7, #4]
 8003130:	4798      	blx	r3
}
 8003132:	bf00      	nop
 8003134:	3710      	adds	r7, #16
 8003136:	46bd      	mov	sp, r7
 8003138:	bd80      	pop	{r7, pc}

0800313a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800313a:	b580      	push	{r7, lr}
 800313c:	b084      	sub	sp, #16
 800313e:	af00      	add	r7, sp, #0
 8003140:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003146:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003148:	68f8      	ldr	r0, [r7, #12]
 800314a:	f7ff fd37 	bl	8002bbc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800314e:	bf00      	nop
 8003150:	3710      	adds	r7, #16
 8003152:	46bd      	mov	sp, r7
 8003154:	bd80      	pop	{r7, pc}

08003156 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003156:	b580      	push	{r7, lr}
 8003158:	b084      	sub	sp, #16
 800315a:	af00      	add	r7, sp, #0
 800315c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003162:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	2240      	movs	r2, #64	; 0x40
 8003168:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800316e:	f043 0204 	orr.w	r2, r3, #4
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	645a      	str	r2, [r3, #68]	; 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003176:	68f8      	ldr	r0, [r7, #12]
 8003178:	f7ff fd34 	bl	8002be4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800317c:	bf00      	nop
 800317e:	3710      	adds	r7, #16
 8003180:	46bd      	mov	sp, r7
 8003182:	bd80      	pop	{r7, pc}

08003184 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003184:	b480      	push	{r7}
 8003186:	b083      	sub	sp, #12
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 800318c:	bf00      	nop
 800318e:	370c      	adds	r7, #12
 8003190:	46bd      	mov	sp, r7
 8003192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003196:	4770      	bx	lr

08003198 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003198:	b480      	push	{r7}
 800319a:	b085      	sub	sp, #20
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	f003 0307 	and.w	r3, r3, #7
 80031a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80031a8:	4b0b      	ldr	r3, [pc, #44]	; (80031d8 <__NVIC_SetPriorityGrouping+0x40>)
 80031aa:	68db      	ldr	r3, [r3, #12]
 80031ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80031ae:	68ba      	ldr	r2, [r7, #8]
 80031b0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80031b4:	4013      	ands	r3, r2
 80031b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80031bc:	68bb      	ldr	r3, [r7, #8]
 80031be:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80031c0:	4b06      	ldr	r3, [pc, #24]	; (80031dc <__NVIC_SetPriorityGrouping+0x44>)
 80031c2:	4313      	orrs	r3, r2
 80031c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80031c6:	4a04      	ldr	r2, [pc, #16]	; (80031d8 <__NVIC_SetPriorityGrouping+0x40>)
 80031c8:	68bb      	ldr	r3, [r7, #8]
 80031ca:	60d3      	str	r3, [r2, #12]
}
 80031cc:	bf00      	nop
 80031ce:	3714      	adds	r7, #20
 80031d0:	46bd      	mov	sp, r7
 80031d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d6:	4770      	bx	lr
 80031d8:	e000ed00 	.word	0xe000ed00
 80031dc:	05fa0000 	.word	0x05fa0000

080031e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80031e0:	b480      	push	{r7}
 80031e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80031e4:	4b04      	ldr	r3, [pc, #16]	; (80031f8 <__NVIC_GetPriorityGrouping+0x18>)
 80031e6:	68db      	ldr	r3, [r3, #12]
 80031e8:	0a1b      	lsrs	r3, r3, #8
 80031ea:	f003 0307 	and.w	r3, r3, #7
}
 80031ee:	4618      	mov	r0, r3
 80031f0:	46bd      	mov	sp, r7
 80031f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f6:	4770      	bx	lr
 80031f8:	e000ed00 	.word	0xe000ed00

080031fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80031fc:	b480      	push	{r7}
 80031fe:	b083      	sub	sp, #12
 8003200:	af00      	add	r7, sp, #0
 8003202:	4603      	mov	r3, r0
 8003204:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003206:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800320a:	2b00      	cmp	r3, #0
 800320c:	db0b      	blt.n	8003226 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800320e:	79fb      	ldrb	r3, [r7, #7]
 8003210:	f003 021f 	and.w	r2, r3, #31
 8003214:	4907      	ldr	r1, [pc, #28]	; (8003234 <__NVIC_EnableIRQ+0x38>)
 8003216:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800321a:	095b      	lsrs	r3, r3, #5
 800321c:	2001      	movs	r0, #1
 800321e:	fa00 f202 	lsl.w	r2, r0, r2
 8003222:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003226:	bf00      	nop
 8003228:	370c      	adds	r7, #12
 800322a:	46bd      	mov	sp, r7
 800322c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003230:	4770      	bx	lr
 8003232:	bf00      	nop
 8003234:	e000e100 	.word	0xe000e100

08003238 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003238:	b480      	push	{r7}
 800323a:	b083      	sub	sp, #12
 800323c:	af00      	add	r7, sp, #0
 800323e:	4603      	mov	r3, r0
 8003240:	6039      	str	r1, [r7, #0]
 8003242:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003244:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003248:	2b00      	cmp	r3, #0
 800324a:	db0a      	blt.n	8003262 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800324c:	683b      	ldr	r3, [r7, #0]
 800324e:	b2da      	uxtb	r2, r3
 8003250:	490c      	ldr	r1, [pc, #48]	; (8003284 <__NVIC_SetPriority+0x4c>)
 8003252:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003256:	0112      	lsls	r2, r2, #4
 8003258:	b2d2      	uxtb	r2, r2
 800325a:	440b      	add	r3, r1
 800325c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003260:	e00a      	b.n	8003278 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003262:	683b      	ldr	r3, [r7, #0]
 8003264:	b2da      	uxtb	r2, r3
 8003266:	4908      	ldr	r1, [pc, #32]	; (8003288 <__NVIC_SetPriority+0x50>)
 8003268:	79fb      	ldrb	r3, [r7, #7]
 800326a:	f003 030f 	and.w	r3, r3, #15
 800326e:	3b04      	subs	r3, #4
 8003270:	0112      	lsls	r2, r2, #4
 8003272:	b2d2      	uxtb	r2, r2
 8003274:	440b      	add	r3, r1
 8003276:	761a      	strb	r2, [r3, #24]
}
 8003278:	bf00      	nop
 800327a:	370c      	adds	r7, #12
 800327c:	46bd      	mov	sp, r7
 800327e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003282:	4770      	bx	lr
 8003284:	e000e100 	.word	0xe000e100
 8003288:	e000ed00 	.word	0xe000ed00

0800328c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800328c:	b480      	push	{r7}
 800328e:	b089      	sub	sp, #36	; 0x24
 8003290:	af00      	add	r7, sp, #0
 8003292:	60f8      	str	r0, [r7, #12]
 8003294:	60b9      	str	r1, [r7, #8]
 8003296:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	f003 0307 	and.w	r3, r3, #7
 800329e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80032a0:	69fb      	ldr	r3, [r7, #28]
 80032a2:	f1c3 0307 	rsb	r3, r3, #7
 80032a6:	2b04      	cmp	r3, #4
 80032a8:	bf28      	it	cs
 80032aa:	2304      	movcs	r3, #4
 80032ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80032ae:	69fb      	ldr	r3, [r7, #28]
 80032b0:	3304      	adds	r3, #4
 80032b2:	2b06      	cmp	r3, #6
 80032b4:	d902      	bls.n	80032bc <NVIC_EncodePriority+0x30>
 80032b6:	69fb      	ldr	r3, [r7, #28]
 80032b8:	3b03      	subs	r3, #3
 80032ba:	e000      	b.n	80032be <NVIC_EncodePriority+0x32>
 80032bc:	2300      	movs	r3, #0
 80032be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032c0:	f04f 32ff 	mov.w	r2, #4294967295
 80032c4:	69bb      	ldr	r3, [r7, #24]
 80032c6:	fa02 f303 	lsl.w	r3, r2, r3
 80032ca:	43da      	mvns	r2, r3
 80032cc:	68bb      	ldr	r3, [r7, #8]
 80032ce:	401a      	ands	r2, r3
 80032d0:	697b      	ldr	r3, [r7, #20]
 80032d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80032d4:	f04f 31ff 	mov.w	r1, #4294967295
 80032d8:	697b      	ldr	r3, [r7, #20]
 80032da:	fa01 f303 	lsl.w	r3, r1, r3
 80032de:	43d9      	mvns	r1, r3
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032e4:	4313      	orrs	r3, r2
         );
}
 80032e6:	4618      	mov	r0, r3
 80032e8:	3724      	adds	r7, #36	; 0x24
 80032ea:	46bd      	mov	sp, r7
 80032ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f0:	4770      	bx	lr
	...

080032f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b082      	sub	sp, #8
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	3b01      	subs	r3, #1
 8003300:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003304:	d301      	bcc.n	800330a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003306:	2301      	movs	r3, #1
 8003308:	e00f      	b.n	800332a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800330a:	4a0a      	ldr	r2, [pc, #40]	; (8003334 <SysTick_Config+0x40>)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	3b01      	subs	r3, #1
 8003310:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003312:	210f      	movs	r1, #15
 8003314:	f04f 30ff 	mov.w	r0, #4294967295
 8003318:	f7ff ff8e 	bl	8003238 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800331c:	4b05      	ldr	r3, [pc, #20]	; (8003334 <SysTick_Config+0x40>)
 800331e:	2200      	movs	r2, #0
 8003320:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003322:	4b04      	ldr	r3, [pc, #16]	; (8003334 <SysTick_Config+0x40>)
 8003324:	2207      	movs	r2, #7
 8003326:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003328:	2300      	movs	r3, #0
}
 800332a:	4618      	mov	r0, r3
 800332c:	3708      	adds	r7, #8
 800332e:	46bd      	mov	sp, r7
 8003330:	bd80      	pop	{r7, pc}
 8003332:	bf00      	nop
 8003334:	e000e010 	.word	0xe000e010

08003338 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	b082      	sub	sp, #8
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003340:	6878      	ldr	r0, [r7, #4]
 8003342:	f7ff ff29 	bl	8003198 <__NVIC_SetPriorityGrouping>
}
 8003346:	bf00      	nop
 8003348:	3708      	adds	r7, #8
 800334a:	46bd      	mov	sp, r7
 800334c:	bd80      	pop	{r7, pc}

0800334e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800334e:	b580      	push	{r7, lr}
 8003350:	b086      	sub	sp, #24
 8003352:	af00      	add	r7, sp, #0
 8003354:	4603      	mov	r3, r0
 8003356:	60b9      	str	r1, [r7, #8]
 8003358:	607a      	str	r2, [r7, #4]
 800335a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800335c:	2300      	movs	r3, #0
 800335e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003360:	f7ff ff3e 	bl	80031e0 <__NVIC_GetPriorityGrouping>
 8003364:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003366:	687a      	ldr	r2, [r7, #4]
 8003368:	68b9      	ldr	r1, [r7, #8]
 800336a:	6978      	ldr	r0, [r7, #20]
 800336c:	f7ff ff8e 	bl	800328c <NVIC_EncodePriority>
 8003370:	4602      	mov	r2, r0
 8003372:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003376:	4611      	mov	r1, r2
 8003378:	4618      	mov	r0, r3
 800337a:	f7ff ff5d 	bl	8003238 <__NVIC_SetPriority>
}
 800337e:	bf00      	nop
 8003380:	3718      	adds	r7, #24
 8003382:	46bd      	mov	sp, r7
 8003384:	bd80      	pop	{r7, pc}

08003386 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003386:	b580      	push	{r7, lr}
 8003388:	b082      	sub	sp, #8
 800338a:	af00      	add	r7, sp, #0
 800338c:	4603      	mov	r3, r0
 800338e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003390:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003394:	4618      	mov	r0, r3
 8003396:	f7ff ff31 	bl	80031fc <__NVIC_EnableIRQ>
}
 800339a:	bf00      	nop
 800339c:	3708      	adds	r7, #8
 800339e:	46bd      	mov	sp, r7
 80033a0:	bd80      	pop	{r7, pc}

080033a2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80033a2:	b580      	push	{r7, lr}
 80033a4:	b082      	sub	sp, #8
 80033a6:	af00      	add	r7, sp, #0
 80033a8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80033aa:	6878      	ldr	r0, [r7, #4]
 80033ac:	f7ff ffa2 	bl	80032f4 <SysTick_Config>
 80033b0:	4603      	mov	r3, r0
}
 80033b2:	4618      	mov	r0, r3
 80033b4:	3708      	adds	r7, #8
 80033b6:	46bd      	mov	sp, r7
 80033b8:	bd80      	pop	{r7, pc}
	...

080033bc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	b086      	sub	sp, #24
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80033c4:	2300      	movs	r3, #0
 80033c6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80033c8:	f7ff f956 	bl	8002678 <HAL_GetTick>
 80033cc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d101      	bne.n	80033d8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80033d4:	2301      	movs	r3, #1
 80033d6:	e099      	b.n	800350c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	2200      	movs	r2, #0
 80033dc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	2202      	movs	r2, #2
 80033e4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	681a      	ldr	r2, [r3, #0]
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f022 0201 	bic.w	r2, r2, #1
 80033f6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80033f8:	e00f      	b.n	800341a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80033fa:	f7ff f93d 	bl	8002678 <HAL_GetTick>
 80033fe:	4602      	mov	r2, r0
 8003400:	693b      	ldr	r3, [r7, #16]
 8003402:	1ad3      	subs	r3, r2, r3
 8003404:	2b05      	cmp	r3, #5
 8003406:	d908      	bls.n	800341a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	2220      	movs	r2, #32
 800340c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	2203      	movs	r2, #3
 8003412:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003416:	2303      	movs	r3, #3
 8003418:	e078      	b.n	800350c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f003 0301 	and.w	r3, r3, #1
 8003424:	2b00      	cmp	r3, #0
 8003426:	d1e8      	bne.n	80033fa <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003430:	697a      	ldr	r2, [r7, #20]
 8003432:	4b38      	ldr	r3, [pc, #224]	; (8003514 <HAL_DMA_Init+0x158>)
 8003434:	4013      	ands	r3, r2
 8003436:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	685a      	ldr	r2, [r3, #4]
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	689b      	ldr	r3, [r3, #8]
 8003440:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003446:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	691b      	ldr	r3, [r3, #16]
 800344c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003452:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	699b      	ldr	r3, [r3, #24]
 8003458:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800345e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	6a1b      	ldr	r3, [r3, #32]
 8003464:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003466:	697a      	ldr	r2, [r7, #20]
 8003468:	4313      	orrs	r3, r2
 800346a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003470:	2b04      	cmp	r3, #4
 8003472:	d107      	bne.n	8003484 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800347c:	4313      	orrs	r3, r2
 800347e:	697a      	ldr	r2, [r7, #20]
 8003480:	4313      	orrs	r3, r2
 8003482:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	697a      	ldr	r2, [r7, #20]
 800348a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	695b      	ldr	r3, [r3, #20]
 8003492:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003494:	697b      	ldr	r3, [r7, #20]
 8003496:	f023 0307 	bic.w	r3, r3, #7
 800349a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034a0:	697a      	ldr	r2, [r7, #20]
 80034a2:	4313      	orrs	r3, r2
 80034a4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034aa:	2b04      	cmp	r3, #4
 80034ac:	d117      	bne.n	80034de <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034b2:	697a      	ldr	r2, [r7, #20]
 80034b4:	4313      	orrs	r3, r2
 80034b6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d00e      	beq.n	80034de <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80034c0:	6878      	ldr	r0, [r7, #4]
 80034c2:	f000 fa99 	bl	80039f8 <DMA_CheckFifoParam>
 80034c6:	4603      	mov	r3, r0
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d008      	beq.n	80034de <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	2240      	movs	r2, #64	; 0x40
 80034d0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	2201      	movs	r2, #1
 80034d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80034da:	2301      	movs	r3, #1
 80034dc:	e016      	b.n	800350c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	697a      	ldr	r2, [r7, #20]
 80034e4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80034e6:	6878      	ldr	r0, [r7, #4]
 80034e8:	f000 fa50 	bl	800398c <DMA_CalcBaseAndBitshift>
 80034ec:	4603      	mov	r3, r0
 80034ee:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034f4:	223f      	movs	r2, #63	; 0x3f
 80034f6:	409a      	lsls	r2, r3
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	2200      	movs	r2, #0
 8003500:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	2201      	movs	r2, #1
 8003506:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800350a:	2300      	movs	r3, #0
}
 800350c:	4618      	mov	r0, r3
 800350e:	3718      	adds	r7, #24
 8003510:	46bd      	mov	sp, r7
 8003512:	bd80      	pop	{r7, pc}
 8003514:	f010803f 	.word	0xf010803f

08003518 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003518:	b580      	push	{r7, lr}
 800351a:	b086      	sub	sp, #24
 800351c:	af00      	add	r7, sp, #0
 800351e:	60f8      	str	r0, [r7, #12]
 8003520:	60b9      	str	r1, [r7, #8]
 8003522:	607a      	str	r2, [r7, #4]
 8003524:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003526:	2300      	movs	r3, #0
 8003528:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800352e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003536:	2b01      	cmp	r3, #1
 8003538:	d101      	bne.n	800353e <HAL_DMA_Start_IT+0x26>
 800353a:	2302      	movs	r3, #2
 800353c:	e048      	b.n	80035d0 <HAL_DMA_Start_IT+0xb8>
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	2201      	movs	r2, #1
 8003542:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800354c:	b2db      	uxtb	r3, r3
 800354e:	2b01      	cmp	r3, #1
 8003550:	d137      	bne.n	80035c2 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	2202      	movs	r2, #2
 8003556:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	2200      	movs	r2, #0
 800355e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003560:	683b      	ldr	r3, [r7, #0]
 8003562:	687a      	ldr	r2, [r7, #4]
 8003564:	68b9      	ldr	r1, [r7, #8]
 8003566:	68f8      	ldr	r0, [r7, #12]
 8003568:	f000 f9e2 	bl	8003930 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003570:	223f      	movs	r2, #63	; 0x3f
 8003572:	409a      	lsls	r2, r3
 8003574:	693b      	ldr	r3, [r7, #16]
 8003576:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	681a      	ldr	r2, [r3, #0]
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f042 0216 	orr.w	r2, r2, #22
 8003586:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	695a      	ldr	r2, [r3, #20]
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003596:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800359c:	2b00      	cmp	r3, #0
 800359e:	d007      	beq.n	80035b0 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	681a      	ldr	r2, [r3, #0]
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f042 0208 	orr.w	r2, r2, #8
 80035ae:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	681a      	ldr	r2, [r3, #0]
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f042 0201 	orr.w	r2, r2, #1
 80035be:	601a      	str	r2, [r3, #0]
 80035c0:	e005      	b.n	80035ce <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	2200      	movs	r2, #0
 80035c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80035ca:	2302      	movs	r3, #2
 80035cc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80035ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80035d0:	4618      	mov	r0, r3
 80035d2:	3718      	adds	r7, #24
 80035d4:	46bd      	mov	sp, r7
 80035d6:	bd80      	pop	{r7, pc}

080035d8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80035d8:	b480      	push	{r7}
 80035da:	b083      	sub	sp, #12
 80035dc:	af00      	add	r7, sp, #0
 80035de:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80035e6:	b2db      	uxtb	r3, r3
 80035e8:	2b02      	cmp	r3, #2
 80035ea:	d004      	beq.n	80035f6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2280      	movs	r2, #128	; 0x80
 80035f0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80035f2:	2301      	movs	r3, #1
 80035f4:	e00c      	b.n	8003610 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	2205      	movs	r2, #5
 80035fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	681a      	ldr	r2, [r3, #0]
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f022 0201 	bic.w	r2, r2, #1
 800360c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800360e:	2300      	movs	r3, #0
}
 8003610:	4618      	mov	r0, r3
 8003612:	370c      	adds	r7, #12
 8003614:	46bd      	mov	sp, r7
 8003616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361a:	4770      	bx	lr

0800361c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800361c:	b580      	push	{r7, lr}
 800361e:	b086      	sub	sp, #24
 8003620:	af00      	add	r7, sp, #0
 8003622:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8003624:	2300      	movs	r3, #0
 8003626:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8003628:	4b92      	ldr	r3, [pc, #584]	; (8003874 <HAL_DMA_IRQHandler+0x258>)
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	4a92      	ldr	r2, [pc, #584]	; (8003878 <HAL_DMA_IRQHandler+0x25c>)
 800362e:	fba2 2303 	umull	r2, r3, r2, r3
 8003632:	0a9b      	lsrs	r3, r3, #10
 8003634:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800363a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800363c:	693b      	ldr	r3, [r7, #16]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003646:	2208      	movs	r2, #8
 8003648:	409a      	lsls	r2, r3
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	4013      	ands	r3, r2
 800364e:	2b00      	cmp	r3, #0
 8003650:	d01a      	beq.n	8003688 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f003 0304 	and.w	r3, r3, #4
 800365c:	2b00      	cmp	r3, #0
 800365e:	d013      	beq.n	8003688 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	681a      	ldr	r2, [r3, #0]
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f022 0204 	bic.w	r2, r2, #4
 800366e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003674:	2208      	movs	r2, #8
 8003676:	409a      	lsls	r2, r3
 8003678:	693b      	ldr	r3, [r7, #16]
 800367a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003680:	f043 0201 	orr.w	r2, r3, #1
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800368c:	2201      	movs	r2, #1
 800368e:	409a      	lsls	r2, r3
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	4013      	ands	r3, r2
 8003694:	2b00      	cmp	r3, #0
 8003696:	d012      	beq.n	80036be <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	695b      	ldr	r3, [r3, #20]
 800369e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d00b      	beq.n	80036be <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036aa:	2201      	movs	r2, #1
 80036ac:	409a      	lsls	r2, r3
 80036ae:	693b      	ldr	r3, [r7, #16]
 80036b0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036b6:	f043 0202 	orr.w	r2, r3, #2
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036c2:	2204      	movs	r2, #4
 80036c4:	409a      	lsls	r2, r3
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	4013      	ands	r3, r2
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d012      	beq.n	80036f4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f003 0302 	and.w	r3, r3, #2
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d00b      	beq.n	80036f4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036e0:	2204      	movs	r2, #4
 80036e2:	409a      	lsls	r2, r3
 80036e4:	693b      	ldr	r3, [r7, #16]
 80036e6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036ec:	f043 0204 	orr.w	r2, r3, #4
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036f8:	2210      	movs	r2, #16
 80036fa:	409a      	lsls	r2, r3
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	4013      	ands	r3, r2
 8003700:	2b00      	cmp	r3, #0
 8003702:	d043      	beq.n	800378c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f003 0308 	and.w	r3, r3, #8
 800370e:	2b00      	cmp	r3, #0
 8003710:	d03c      	beq.n	800378c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003716:	2210      	movs	r2, #16
 8003718:	409a      	lsls	r2, r3
 800371a:	693b      	ldr	r3, [r7, #16]
 800371c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003728:	2b00      	cmp	r3, #0
 800372a:	d018      	beq.n	800375e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003736:	2b00      	cmp	r3, #0
 8003738:	d108      	bne.n	800374c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800373e:	2b00      	cmp	r3, #0
 8003740:	d024      	beq.n	800378c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003746:	6878      	ldr	r0, [r7, #4]
 8003748:	4798      	blx	r3
 800374a:	e01f      	b.n	800378c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003750:	2b00      	cmp	r3, #0
 8003752:	d01b      	beq.n	800378c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003758:	6878      	ldr	r0, [r7, #4]
 800375a:	4798      	blx	r3
 800375c:	e016      	b.n	800378c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003768:	2b00      	cmp	r3, #0
 800376a:	d107      	bne.n	800377c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	681a      	ldr	r2, [r3, #0]
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f022 0208 	bic.w	r2, r2, #8
 800377a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003780:	2b00      	cmp	r3, #0
 8003782:	d003      	beq.n	800378c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003788:	6878      	ldr	r0, [r7, #4]
 800378a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003790:	2220      	movs	r2, #32
 8003792:	409a      	lsls	r2, r3
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	4013      	ands	r3, r2
 8003798:	2b00      	cmp	r3, #0
 800379a:	f000 808e 	beq.w	80038ba <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f003 0310 	and.w	r3, r3, #16
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	f000 8086 	beq.w	80038ba <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037b2:	2220      	movs	r2, #32
 80037b4:	409a      	lsls	r2, r3
 80037b6:	693b      	ldr	r3, [r7, #16]
 80037b8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80037c0:	b2db      	uxtb	r3, r3
 80037c2:	2b05      	cmp	r3, #5
 80037c4:	d136      	bne.n	8003834 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	681a      	ldr	r2, [r3, #0]
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f022 0216 	bic.w	r2, r2, #22
 80037d4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	695a      	ldr	r2, [r3, #20]
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80037e4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d103      	bne.n	80037f6 <HAL_DMA_IRQHandler+0x1da>
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d007      	beq.n	8003806 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	681a      	ldr	r2, [r3, #0]
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f022 0208 	bic.w	r2, r2, #8
 8003804:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800380a:	223f      	movs	r2, #63	; 0x3f
 800380c:	409a      	lsls	r2, r3
 800380e:	693b      	ldr	r3, [r7, #16]
 8003810:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	2200      	movs	r2, #0
 8003816:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	2201      	movs	r2, #1
 800381e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003826:	2b00      	cmp	r3, #0
 8003828:	d07d      	beq.n	8003926 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800382e:	6878      	ldr	r0, [r7, #4]
 8003830:	4798      	blx	r3
        }
        return;
 8003832:	e078      	b.n	8003926 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800383e:	2b00      	cmp	r3, #0
 8003840:	d01c      	beq.n	800387c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800384c:	2b00      	cmp	r3, #0
 800384e:	d108      	bne.n	8003862 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003854:	2b00      	cmp	r3, #0
 8003856:	d030      	beq.n	80038ba <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800385c:	6878      	ldr	r0, [r7, #4]
 800385e:	4798      	blx	r3
 8003860:	e02b      	b.n	80038ba <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003866:	2b00      	cmp	r3, #0
 8003868:	d027      	beq.n	80038ba <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800386e:	6878      	ldr	r0, [r7, #4]
 8003870:	4798      	blx	r3
 8003872:	e022      	b.n	80038ba <HAL_DMA_IRQHandler+0x29e>
 8003874:	20000004 	.word	0x20000004
 8003878:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003886:	2b00      	cmp	r3, #0
 8003888:	d10f      	bne.n	80038aa <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	681a      	ldr	r2, [r3, #0]
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f022 0210 	bic.w	r2, r2, #16
 8003898:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	2200      	movs	r2, #0
 800389e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	2201      	movs	r2, #1
 80038a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d003      	beq.n	80038ba <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038b6:	6878      	ldr	r0, [r7, #4]
 80038b8:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d032      	beq.n	8003928 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038c6:	f003 0301 	and.w	r3, r3, #1
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d022      	beq.n	8003914 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	2205      	movs	r2, #5
 80038d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	681a      	ldr	r2, [r3, #0]
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f022 0201 	bic.w	r2, r2, #1
 80038e4:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80038e6:	68bb      	ldr	r3, [r7, #8]
 80038e8:	3301      	adds	r3, #1
 80038ea:	60bb      	str	r3, [r7, #8]
 80038ec:	697a      	ldr	r2, [r7, #20]
 80038ee:	429a      	cmp	r2, r3
 80038f0:	d307      	bcc.n	8003902 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f003 0301 	and.w	r3, r3, #1
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d1f2      	bne.n	80038e6 <HAL_DMA_IRQHandler+0x2ca>
 8003900:	e000      	b.n	8003904 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8003902:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2200      	movs	r2, #0
 8003908:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	2201      	movs	r2, #1
 8003910:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003918:	2b00      	cmp	r3, #0
 800391a:	d005      	beq.n	8003928 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003920:	6878      	ldr	r0, [r7, #4]
 8003922:	4798      	blx	r3
 8003924:	e000      	b.n	8003928 <HAL_DMA_IRQHandler+0x30c>
        return;
 8003926:	bf00      	nop
    }
  }
}
 8003928:	3718      	adds	r7, #24
 800392a:	46bd      	mov	sp, r7
 800392c:	bd80      	pop	{r7, pc}
 800392e:	bf00      	nop

08003930 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003930:	b480      	push	{r7}
 8003932:	b085      	sub	sp, #20
 8003934:	af00      	add	r7, sp, #0
 8003936:	60f8      	str	r0, [r7, #12]
 8003938:	60b9      	str	r1, [r7, #8]
 800393a:	607a      	str	r2, [r7, #4]
 800393c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	681a      	ldr	r2, [r3, #0]
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800394c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	683a      	ldr	r2, [r7, #0]
 8003954:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	689b      	ldr	r3, [r3, #8]
 800395a:	2b40      	cmp	r3, #64	; 0x40
 800395c:	d108      	bne.n	8003970 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	687a      	ldr	r2, [r7, #4]
 8003964:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	68ba      	ldr	r2, [r7, #8]
 800396c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800396e:	e007      	b.n	8003980 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	68ba      	ldr	r2, [r7, #8]
 8003976:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	687a      	ldr	r2, [r7, #4]
 800397e:	60da      	str	r2, [r3, #12]
}
 8003980:	bf00      	nop
 8003982:	3714      	adds	r7, #20
 8003984:	46bd      	mov	sp, r7
 8003986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800398a:	4770      	bx	lr

0800398c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800398c:	b480      	push	{r7}
 800398e:	b085      	sub	sp, #20
 8003990:	af00      	add	r7, sp, #0
 8003992:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	b2db      	uxtb	r3, r3
 800399a:	3b10      	subs	r3, #16
 800399c:	4a13      	ldr	r2, [pc, #76]	; (80039ec <DMA_CalcBaseAndBitshift+0x60>)
 800399e:	fba2 2303 	umull	r2, r3, r2, r3
 80039a2:	091b      	lsrs	r3, r3, #4
 80039a4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80039a6:	4a12      	ldr	r2, [pc, #72]	; (80039f0 <DMA_CalcBaseAndBitshift+0x64>)
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	4413      	add	r3, r2
 80039ac:	781b      	ldrb	r3, [r3, #0]
 80039ae:	461a      	mov	r2, r3
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	2b03      	cmp	r3, #3
 80039b8:	d908      	bls.n	80039cc <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	461a      	mov	r2, r3
 80039c0:	4b0c      	ldr	r3, [pc, #48]	; (80039f4 <DMA_CalcBaseAndBitshift+0x68>)
 80039c2:	4013      	ands	r3, r2
 80039c4:	1d1a      	adds	r2, r3, #4
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	659a      	str	r2, [r3, #88]	; 0x58
 80039ca:	e006      	b.n	80039da <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	461a      	mov	r2, r3
 80039d2:	4b08      	ldr	r3, [pc, #32]	; (80039f4 <DMA_CalcBaseAndBitshift+0x68>)
 80039d4:	4013      	ands	r3, r2
 80039d6:	687a      	ldr	r2, [r7, #4]
 80039d8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80039de:	4618      	mov	r0, r3
 80039e0:	3714      	adds	r7, #20
 80039e2:	46bd      	mov	sp, r7
 80039e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e8:	4770      	bx	lr
 80039ea:	bf00      	nop
 80039ec:	aaaaaaab 	.word	0xaaaaaaab
 80039f0:	0800c418 	.word	0x0800c418
 80039f4:	fffffc00 	.word	0xfffffc00

080039f8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80039f8:	b480      	push	{r7}
 80039fa:	b085      	sub	sp, #20
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a00:	2300      	movs	r3, #0
 8003a02:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a08:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	699b      	ldr	r3, [r3, #24]
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d11f      	bne.n	8003a52 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003a12:	68bb      	ldr	r3, [r7, #8]
 8003a14:	2b03      	cmp	r3, #3
 8003a16:	d855      	bhi.n	8003ac4 <DMA_CheckFifoParam+0xcc>
 8003a18:	a201      	add	r2, pc, #4	; (adr r2, 8003a20 <DMA_CheckFifoParam+0x28>)
 8003a1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a1e:	bf00      	nop
 8003a20:	08003a31 	.word	0x08003a31
 8003a24:	08003a43 	.word	0x08003a43
 8003a28:	08003a31 	.word	0x08003a31
 8003a2c:	08003ac5 	.word	0x08003ac5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a34:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d045      	beq.n	8003ac8 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8003a3c:	2301      	movs	r3, #1
 8003a3e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a40:	e042      	b.n	8003ac8 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a46:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003a4a:	d13f      	bne.n	8003acc <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8003a4c:	2301      	movs	r3, #1
 8003a4e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a50:	e03c      	b.n	8003acc <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	699b      	ldr	r3, [r3, #24]
 8003a56:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003a5a:	d121      	bne.n	8003aa0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003a5c:	68bb      	ldr	r3, [r7, #8]
 8003a5e:	2b03      	cmp	r3, #3
 8003a60:	d836      	bhi.n	8003ad0 <DMA_CheckFifoParam+0xd8>
 8003a62:	a201      	add	r2, pc, #4	; (adr r2, 8003a68 <DMA_CheckFifoParam+0x70>)
 8003a64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a68:	08003a79 	.word	0x08003a79
 8003a6c:	08003a7f 	.word	0x08003a7f
 8003a70:	08003a79 	.word	0x08003a79
 8003a74:	08003a91 	.word	0x08003a91
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003a78:	2301      	movs	r3, #1
 8003a7a:	73fb      	strb	r3, [r7, #15]
      break;
 8003a7c:	e02f      	b.n	8003ade <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a82:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d024      	beq.n	8003ad4 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8003a8a:	2301      	movs	r3, #1
 8003a8c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a8e:	e021      	b.n	8003ad4 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a94:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003a98:	d11e      	bne.n	8003ad8 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8003a9a:	2301      	movs	r3, #1
 8003a9c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003a9e:	e01b      	b.n	8003ad8 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003aa0:	68bb      	ldr	r3, [r7, #8]
 8003aa2:	2b02      	cmp	r3, #2
 8003aa4:	d902      	bls.n	8003aac <DMA_CheckFifoParam+0xb4>
 8003aa6:	2b03      	cmp	r3, #3
 8003aa8:	d003      	beq.n	8003ab2 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003aaa:	e018      	b.n	8003ade <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8003aac:	2301      	movs	r3, #1
 8003aae:	73fb      	strb	r3, [r7, #15]
      break;
 8003ab0:	e015      	b.n	8003ade <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ab6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d00e      	beq.n	8003adc <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8003abe:	2301      	movs	r3, #1
 8003ac0:	73fb      	strb	r3, [r7, #15]
      break;
 8003ac2:	e00b      	b.n	8003adc <DMA_CheckFifoParam+0xe4>
      break;
 8003ac4:	bf00      	nop
 8003ac6:	e00a      	b.n	8003ade <DMA_CheckFifoParam+0xe6>
      break;
 8003ac8:	bf00      	nop
 8003aca:	e008      	b.n	8003ade <DMA_CheckFifoParam+0xe6>
      break;
 8003acc:	bf00      	nop
 8003ace:	e006      	b.n	8003ade <DMA_CheckFifoParam+0xe6>
      break;
 8003ad0:	bf00      	nop
 8003ad2:	e004      	b.n	8003ade <DMA_CheckFifoParam+0xe6>
      break;
 8003ad4:	bf00      	nop
 8003ad6:	e002      	b.n	8003ade <DMA_CheckFifoParam+0xe6>
      break;   
 8003ad8:	bf00      	nop
 8003ada:	e000      	b.n	8003ade <DMA_CheckFifoParam+0xe6>
      break;
 8003adc:	bf00      	nop
    }
  } 
  
  return status; 
 8003ade:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	3714      	adds	r7, #20
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aea:	4770      	bx	lr

08003aec <HAL_ETH_Init>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8003aec:	b580      	push	{r7, lr}
 8003aee:	b088      	sub	sp, #32
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	6078      	str	r0, [r7, #4]
  uint32_t tempreg = 0, phyreg = 0;
 8003af4:	2300      	movs	r3, #0
 8003af6:	61fb      	str	r3, [r7, #28]
 8003af8:	2300      	movs	r3, #0
 8003afa:	60fb      	str	r3, [r7, #12]
  uint32_t hclk = 60000000;
 8003afc:	4ba9      	ldr	r3, [pc, #676]	; (8003da4 <HAL_ETH_Init+0x2b8>)
 8003afe:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart = 0;
 8003b00:	2300      	movs	r3, #0
 8003b02:	617b      	str	r3, [r7, #20]
  uint32_t err = ETH_SUCCESS;
 8003b04:	2300      	movs	r3, #0
 8003b06:	613b      	str	r3, [r7, #16]
  
  /* Check the ETH peripheral state */
  if(heth == NULL)
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d101      	bne.n	8003b12 <HAL_ETH_Init+0x26>
  {
    return HAL_ERROR;
 8003b0e:	2301      	movs	r3, #1
 8003b10:	e183      	b.n	8003e1a <HAL_ETH_Init+0x32e>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));  
  
  if(heth->State == HAL_ETH_STATE_RESET)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003b18:	b2db      	uxtb	r3, r3
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d106      	bne.n	8003b2c <HAL_ETH_Init+0x40>
  {
    /* Allocate lock resource and initialize it */
    heth->Lock = HAL_UNLOCKED;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	2200      	movs	r2, #0
 8003b22:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    heth->MspInitCallback(heth);

#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8003b26:	6878      	ldr	r0, [r7, #4]
 8003b28:	f7fd fbee 	bl	8001308 <HAL_ETH_MspInit>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
  
  /* Enable SYSCFG Clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b2c:	4b9e      	ldr	r3, [pc, #632]	; (8003da8 <HAL_ETH_Init+0x2bc>)
 8003b2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b30:	4a9d      	ldr	r2, [pc, #628]	; (8003da8 <HAL_ETH_Init+0x2bc>)
 8003b32:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003b36:	6453      	str	r3, [r2, #68]	; 0x44
 8003b38:	4b9b      	ldr	r3, [pc, #620]	; (8003da8 <HAL_ETH_Init+0x2bc>)
 8003b3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b3c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003b40:	60bb      	str	r3, [r7, #8]
 8003b42:	68bb      	ldr	r3, [r7, #8]
  
  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8003b44:	4b99      	ldr	r3, [pc, #612]	; (8003dac <HAL_ETH_Init+0x2c0>)
 8003b46:	685b      	ldr	r3, [r3, #4]
 8003b48:	4a98      	ldr	r2, [pc, #608]	; (8003dac <HAL_ETH_Init+0x2c0>)
 8003b4a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003b4e:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8003b50:	4b96      	ldr	r3, [pc, #600]	; (8003dac <HAL_ETH_Init+0x2c0>)
 8003b52:	685a      	ldr	r2, [r3, #4]
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6a1b      	ldr	r3, [r3, #32]
 8003b58:	4994      	ldr	r1, [pc, #592]	; (8003dac <HAL_ETH_Init+0x2c0>)
 8003b5a:	4313      	orrs	r3, r2
 8003b5c:	604b      	str	r3, [r1, #4]
  
  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b66:	681a      	ldr	r2, [r3, #0]
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f042 0201 	orr.w	r2, r2, #1
 8003b70:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b74:	601a      	str	r2, [r3, #0]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8003b76:	f7fe fd7f 	bl	8002678 <HAL_GetTick>
 8003b7a:	6178      	str	r0, [r7, #20]
  
  /* Wait for software reset */
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8003b7c:	e011      	b.n	8003ba2 <HAL_ETH_Init+0xb6>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_SWRESET)
 8003b7e:	f7fe fd7b 	bl	8002678 <HAL_GetTick>
 8003b82:	4602      	mov	r2, r0
 8003b84:	697b      	ldr	r3, [r7, #20]
 8003b86:	1ad3      	subs	r3, r2, r3
 8003b88:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8003b8c:	d909      	bls.n	8003ba2 <HAL_ETH_Init+0xb6>
    {     
      heth->State= HAL_ETH_STATE_TIMEOUT;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	2203      	movs	r2, #3
 8003b92:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	2200      	movs	r2, #0
 8003b9a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      /* Note: The SWR is not performed if the ETH_RX_CLK or the ETH_TX_CLK are  
         not available, please check your external PHY or the IO configuration */
               
      return HAL_TIMEOUT;
 8003b9e:	2303      	movs	r3, #3
 8003ba0:	e13b      	b.n	8003e1a <HAL_ETH_Init+0x32e>
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f003 0301 	and.w	r3, r3, #1
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d1e4      	bne.n	8003b7e <HAL_ETH_Init+0x92>
    }
  }
  
  /*-------------------------------- MAC Initialization ----------------------*/
  /* Get the ETHERNET MACMIIAR value */
  tempreg = (heth->Instance)->MACMIIAR;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	691b      	ldr	r3, [r3, #16]
 8003bba:	61fb      	str	r3, [r7, #28]
  /* Clear CSR Clock Range CR[2:0] bits */
  tempreg &= ETH_MACMIIAR_CR_MASK;
 8003bbc:	69fb      	ldr	r3, [r7, #28]
 8003bbe:	f023 031c 	bic.w	r3, r3, #28
 8003bc2:	61fb      	str	r3, [r7, #28]
  
  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8003bc4:	f001 fbb2 	bl	800532c <HAL_RCC_GetHCLKFreq>
 8003bc8:	61b8      	str	r0, [r7, #24]
  
  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000)&&(hclk < 35000000))
 8003bca:	69bb      	ldr	r3, [r7, #24]
 8003bcc:	4a78      	ldr	r2, [pc, #480]	; (8003db0 <HAL_ETH_Init+0x2c4>)
 8003bce:	4293      	cmp	r3, r2
 8003bd0:	d908      	bls.n	8003be4 <HAL_ETH_Init+0xf8>
 8003bd2:	69bb      	ldr	r3, [r7, #24]
 8003bd4:	4a77      	ldr	r2, [pc, #476]	; (8003db4 <HAL_ETH_Init+0x2c8>)
 8003bd6:	4293      	cmp	r3, r2
 8003bd8:	d804      	bhi.n	8003be4 <HAL_ETH_Init+0xf8>
  {
    /* CSR Clock Range between 20-35 MHz */
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 8003bda:	69fb      	ldr	r3, [r7, #28]
 8003bdc:	f043 0308 	orr.w	r3, r3, #8
 8003be0:	61fb      	str	r3, [r7, #28]
 8003be2:	e027      	b.n	8003c34 <HAL_ETH_Init+0x148>
  }
  else if((hclk >= 35000000)&&(hclk < 60000000))
 8003be4:	69bb      	ldr	r3, [r7, #24]
 8003be6:	4a73      	ldr	r2, [pc, #460]	; (8003db4 <HAL_ETH_Init+0x2c8>)
 8003be8:	4293      	cmp	r3, r2
 8003bea:	d908      	bls.n	8003bfe <HAL_ETH_Init+0x112>
 8003bec:	69bb      	ldr	r3, [r7, #24]
 8003bee:	4a72      	ldr	r2, [pc, #456]	; (8003db8 <HAL_ETH_Init+0x2cc>)
 8003bf0:	4293      	cmp	r3, r2
 8003bf2:	d804      	bhi.n	8003bfe <HAL_ETH_Init+0x112>
  {
    /* CSR Clock Range between 35-60 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8003bf4:	69fb      	ldr	r3, [r7, #28]
 8003bf6:	f043 030c 	orr.w	r3, r3, #12
 8003bfa:	61fb      	str	r3, [r7, #28]
 8003bfc:	e01a      	b.n	8003c34 <HAL_ETH_Init+0x148>
  }  
  else if((hclk >= 60000000)&&(hclk < 100000000))
 8003bfe:	69bb      	ldr	r3, [r7, #24]
 8003c00:	4a6d      	ldr	r2, [pc, #436]	; (8003db8 <HAL_ETH_Init+0x2cc>)
 8003c02:	4293      	cmp	r3, r2
 8003c04:	d903      	bls.n	8003c0e <HAL_ETH_Init+0x122>
 8003c06:	69bb      	ldr	r3, [r7, #24]
 8003c08:	4a6c      	ldr	r2, [pc, #432]	; (8003dbc <HAL_ETH_Init+0x2d0>)
 8003c0a:	4293      	cmp	r3, r2
 8003c0c:	d911      	bls.n	8003c32 <HAL_ETH_Init+0x146>
  {
    /* CSR Clock Range between 60-100 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }  
  else if((hclk >= 100000000)&&(hclk < 150000000))
 8003c0e:	69bb      	ldr	r3, [r7, #24]
 8003c10:	4a6a      	ldr	r2, [pc, #424]	; (8003dbc <HAL_ETH_Init+0x2d0>)
 8003c12:	4293      	cmp	r3, r2
 8003c14:	d908      	bls.n	8003c28 <HAL_ETH_Init+0x13c>
 8003c16:	69bb      	ldr	r3, [r7, #24]
 8003c18:	4a69      	ldr	r2, [pc, #420]	; (8003dc0 <HAL_ETH_Init+0x2d4>)
 8003c1a:	4293      	cmp	r3, r2
 8003c1c:	d804      	bhi.n	8003c28 <HAL_ETH_Init+0x13c>
  {
    /* CSR Clock Range between 100-150 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 8003c1e:	69fb      	ldr	r3, [r7, #28]
 8003c20:	f043 0304 	orr.w	r3, r3, #4
 8003c24:	61fb      	str	r3, [r7, #28]
 8003c26:	e005      	b.n	8003c34 <HAL_ETH_Init+0x148>
  }
  else /* ((hclk >= 150000000)&&(hclk <= 216000000)) */
  {
    /* CSR Clock Range between 150-216 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;    
 8003c28:	69fb      	ldr	r3, [r7, #28]
 8003c2a:	f043 0310 	orr.w	r3, r3, #16
 8003c2e:	61fb      	str	r3, [r7, #28]
 8003c30:	e000      	b.n	8003c34 <HAL_ETH_Init+0x148>
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
 8003c32:	bf00      	nop
  }
  
  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tempreg;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	69fa      	ldr	r2, [r7, #28]
 8003c3a:	611a      	str	r2, [r3, #16]
  
  /*-------------------- PHY initialization and configuration ----------------*/
  /* Put the PHY in reset mode */
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 8003c3c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8003c40:	2100      	movs	r1, #0
 8003c42:	6878      	ldr	r0, [r7, #4]
 8003c44:	f000 f956 	bl	8003ef4 <HAL_ETH_WritePHYRegister>
 8003c48:	4603      	mov	r3, r0
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d00b      	beq.n	8003c66 <HAL_ETH_Init+0x17a>
  {
    /* In case of write timeout */
    err = ETH_ERROR;
 8003c4e:	2301      	movs	r3, #1
 8003c50:	613b      	str	r3, [r7, #16]
    
    /* Config MAC and DMA */
    ETH_MACDMAConfig(heth, err);
 8003c52:	6939      	ldr	r1, [r7, #16]
 8003c54:	6878      	ldr	r0, [r7, #4]
 8003c56:	f000 f9b3 	bl	8003fc0 <ETH_MACDMAConfig>
    
    /* Set the ETH peripheral state to READY */
    heth->State = HAL_ETH_STATE_READY;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	2201      	movs	r2, #1
 8003c5e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Return HAL_ERROR */
    return HAL_ERROR;
 8003c62:	2301      	movs	r3, #1
 8003c64:	e0d9      	b.n	8003e1a <HAL_ETH_Init+0x32e>
  }
  
  /* Delay to assure PHY reset */
  HAL_Delay(PHY_RESET_DELAY);
 8003c66:	20ff      	movs	r0, #255	; 0xff
 8003c68:	f7fe fd12 	bl	8002690 <HAL_Delay>
  
  if((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	685b      	ldr	r3, [r3, #4]
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	f000 80a7 	beq.w	8003dc4 <HAL_ETH_Init+0x2d8>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8003c76:	f7fe fcff 	bl	8002678 <HAL_GetTick>
 8003c7a:	6178      	str	r0, [r7, #20]
    
    /* We wait for linked status */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8003c7c:	f107 030c 	add.w	r3, r7, #12
 8003c80:	461a      	mov	r2, r3
 8003c82:	2101      	movs	r1, #1
 8003c84:	6878      	ldr	r0, [r7, #4]
 8003c86:	f000 f8cd 	bl	8003e24 <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 8003c8a:	f7fe fcf5 	bl	8002678 <HAL_GetTick>
 8003c8e:	4602      	mov	r2, r0
 8003c90:	697b      	ldr	r3, [r7, #20]
 8003c92:	1ad3      	subs	r3, r2, r3
 8003c94:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c98:	4293      	cmp	r3, r2
 8003c9a:	d90f      	bls.n	8003cbc <HAL_ETH_Init+0x1d0>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 8003c9c:	2301      	movs	r3, #1
 8003c9e:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 8003ca0:	6939      	ldr	r1, [r7, #16]
 8003ca2:	6878      	ldr	r0, [r7, #4]
 8003ca4:	f000 f98c 	bl	8003fc0 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2201      	movs	r2, #1
 8003cac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 8003cb8:	2303      	movs	r3, #3
 8003cba:	e0ae      	b.n	8003e1a <HAL_ETH_Init+0x32e>
      }
    } while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	f003 0304 	and.w	r3, r3, #4
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d0da      	beq.n	8003c7c <HAL_ETH_Init+0x190>

    
    /* Enable Auto-Negotiation */
    if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 8003cc6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003cca:	2100      	movs	r1, #0
 8003ccc:	6878      	ldr	r0, [r7, #4]
 8003cce:	f000 f911 	bl	8003ef4 <HAL_ETH_WritePHYRegister>
 8003cd2:	4603      	mov	r3, r0
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d00b      	beq.n	8003cf0 <HAL_ETH_Init+0x204>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8003cd8:	2301      	movs	r3, #1
 8003cda:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8003cdc:	6939      	ldr	r1, [r7, #16]
 8003cde:	6878      	ldr	r0, [r7, #4]
 8003ce0:	f000 f96e 	bl	8003fc0 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	2201      	movs	r2, #1
 8003ce8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 8003cec:	2301      	movs	r3, #1
 8003cee:	e094      	b.n	8003e1a <HAL_ETH_Init+0x32e>
    }
    
    /* Get tick */
    tickstart = HAL_GetTick();
 8003cf0:	f7fe fcc2 	bl	8002678 <HAL_GetTick>
 8003cf4:	6178      	str	r0, [r7, #20]
    
    /* Wait until the auto-negotiation will be completed */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8003cf6:	f107 030c 	add.w	r3, r7, #12
 8003cfa:	461a      	mov	r2, r3
 8003cfc:	2101      	movs	r1, #1
 8003cfe:	6878      	ldr	r0, [r7, #4]
 8003d00:	f000 f890 	bl	8003e24 <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 8003d04:	f7fe fcb8 	bl	8002678 <HAL_GetTick>
 8003d08:	4602      	mov	r2, r0
 8003d0a:	697b      	ldr	r3, [r7, #20]
 8003d0c:	1ad3      	subs	r3, r2, r3
 8003d0e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d12:	4293      	cmp	r3, r2
 8003d14:	d90f      	bls.n	8003d36 <HAL_ETH_Init+0x24a>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 8003d16:	2301      	movs	r3, #1
 8003d18:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 8003d1a:	6939      	ldr	r1, [r7, #16]
 8003d1c:	6878      	ldr	r0, [r7, #4]
 8003d1e:	f000 f94f 	bl	8003fc0 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	2201      	movs	r2, #1
 8003d26:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 8003d32:	2303      	movs	r3, #3
 8003d34:	e071      	b.n	8003e1a <HAL_ETH_Init+0x32e>
      }
      
    } while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	f003 0320 	and.w	r3, r3, #32
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d0da      	beq.n	8003cf6 <HAL_ETH_Init+0x20a>
    
    /* Read the result of the auto-negotiation */
    if((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 8003d40:	f107 030c 	add.w	r3, r7, #12
 8003d44:	461a      	mov	r2, r3
 8003d46:	211f      	movs	r1, #31
 8003d48:	6878      	ldr	r0, [r7, #4]
 8003d4a:	f000 f86b 	bl	8003e24 <HAL_ETH_ReadPHYRegister>
 8003d4e:	4603      	mov	r3, r0
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d00b      	beq.n	8003d6c <HAL_ETH_Init+0x280>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8003d54:	2301      	movs	r3, #1
 8003d56:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8003d58:	6939      	ldr	r1, [r7, #16]
 8003d5a:	6878      	ldr	r0, [r7, #4]
 8003d5c:	f000 f930 	bl	8003fc0 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	2201      	movs	r2, #1
 8003d64:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 8003d68:	2301      	movs	r3, #1
 8003d6a:	e056      	b.n	8003e1a <HAL_ETH_Init+0x32e>
    }
    
    /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
    if((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	f003 0310 	and.w	r3, r3, #16
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d004      	beq.n	8003d80 <HAL_ETH_Init+0x294>
    {
      /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;  
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003d7c:	60da      	str	r2, [r3, #12]
 8003d7e:	e002      	b.n	8003d86 <HAL_ETH_Init+0x29a>
    }
    else
    {
      /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;           
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	2200      	movs	r2, #0
 8003d84:	60da      	str	r2, [r3, #12]
    }
    /* Configure the MAC with the speed fixed by the auto-negotiation process */
    if((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	f003 0304 	and.w	r3, r3, #4
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d003      	beq.n	8003d98 <HAL_ETH_Init+0x2ac>
    {  
      /* Set Ethernet speed to 10M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_10M; 
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	2200      	movs	r2, #0
 8003d94:	609a      	str	r2, [r3, #8]
 8003d96:	e037      	b.n	8003e08 <HAL_ETH_Init+0x31c>
    }
    else
    {   
      /* Set Ethernet speed to 100M following the auto-negotiation */ 
      (heth->Init).Speed = ETH_SPEED_100M;
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003d9e:	609a      	str	r2, [r3, #8]
 8003da0:	e032      	b.n	8003e08 <HAL_ETH_Init+0x31c>
 8003da2:	bf00      	nop
 8003da4:	03938700 	.word	0x03938700
 8003da8:	40023800 	.word	0x40023800
 8003dac:	40013800 	.word	0x40013800
 8003db0:	01312cff 	.word	0x01312cff
 8003db4:	02160ebf 	.word	0x02160ebf
 8003db8:	039386ff 	.word	0x039386ff
 8003dbc:	05f5e0ff 	.word	0x05f5e0ff
 8003dc0:	08f0d17f 	.word	0x08f0d17f
    /* Check parameters */
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));
    
    /* Set MAC Speed and Duplex Mode */
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	68db      	ldr	r3, [r3, #12]
 8003dc8:	08db      	lsrs	r3, r3, #3
 8003dca:	b29a      	uxth	r2, r3
                                                (uint16_t)((heth->Init).Speed >> 1))) != HAL_OK)
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	689b      	ldr	r3, [r3, #8]
 8003dd0:	085b      	lsrs	r3, r3, #1
 8003dd2:	b29b      	uxth	r3, r3
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 8003dd4:	4313      	orrs	r3, r2
 8003dd6:	b29b      	uxth	r3, r3
 8003dd8:	461a      	mov	r2, r3
 8003dda:	2100      	movs	r1, #0
 8003ddc:	6878      	ldr	r0, [r7, #4]
 8003dde:	f000 f889 	bl	8003ef4 <HAL_ETH_WritePHYRegister>
 8003de2:	4603      	mov	r3, r0
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d00b      	beq.n	8003e00 <HAL_ETH_Init+0x314>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8003de8:	2301      	movs	r3, #1
 8003dea:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8003dec:	6939      	ldr	r1, [r7, #16]
 8003dee:	6878      	ldr	r0, [r7, #4]
 8003df0:	f000 f8e6 	bl	8003fc0 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2201      	movs	r2, #1
 8003df8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;
 8003dfc:	2301      	movs	r3, #1
 8003dfe:	e00c      	b.n	8003e1a <HAL_ETH_Init+0x32e>
    }  
    
    /* Delay to assure PHY configuration */
    HAL_Delay(PHY_CONFIG_DELAY);
 8003e00:	f640 70ff 	movw	r0, #4095	; 0xfff
 8003e04:	f7fe fc44 	bl	8002690 <HAL_Delay>
  }
  
  /* Config MAC and DMA */
  ETH_MACDMAConfig(heth, err);
 8003e08:	6939      	ldr	r1, [r7, #16]
 8003e0a:	6878      	ldr	r0, [r7, #4]
 8003e0c:	f000 f8d8 	bl	8003fc0 <ETH_MACDMAConfig>
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	2201      	movs	r2, #1
 8003e14:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 8003e18:	2300      	movs	r3, #0
}
 8003e1a:	4618      	mov	r0, r3
 8003e1c:	3720      	adds	r7, #32
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	bd80      	pop	{r7, pc}
 8003e22:	bf00      	nop

08003e24 <HAL_ETH_ReadPHYRegister>:
  *                   More PHY register could be read depending on the used PHY
  * @param RegValue PHY register value                  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t *RegValue)
{
 8003e24:	b580      	push	{r7, lr}
 8003e26:	b086      	sub	sp, #24
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	60f8      	str	r0, [r7, #12]
 8003e2c:	460b      	mov	r3, r1
 8003e2e:	607a      	str	r2, [r7, #4]
 8003e30:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg = 0;     
 8003e32:	2300      	movs	r3, #0
 8003e34:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0;
 8003e36:	2300      	movs	r3, #0
 8003e38:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003e40:	b2db      	uxtb	r3, r3
 8003e42:	2b82      	cmp	r3, #130	; 0x82
 8003e44:	d101      	bne.n	8003e4a <HAL_ETH_ReadPHYRegister+0x26>
  {
    return HAL_BUSY;
 8003e46:	2302      	movs	r3, #2
 8003e48:	e050      	b.n	8003eec <HAL_ETH_ReadPHYRegister+0xc8>
  }
  /* Set ETH HAL State to BUSY_RD */
  heth->State = HAL_ETH_STATE_BUSY_RD;
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	2282      	movs	r2, #130	; 0x82
 8003e4e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg = heth->Instance->MACMIIAR;
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	691b      	ldr	r3, [r3, #16]
 8003e58:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg &= ~ETH_MACMIIAR_CR_MASK;
 8003e5a:	697b      	ldr	r3, [r7, #20]
 8003e5c:	f003 031c 	and.w	r3, r3, #28
 8003e60:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII address register value */
  tmpreg |=(((uint32_t)heth->Init.PhyAddress << 11) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	8a1b      	ldrh	r3, [r3, #16]
 8003e66:	02db      	lsls	r3, r3, #11
 8003e68:	b29b      	uxth	r3, r3
 8003e6a:	697a      	ldr	r2, [r7, #20]
 8003e6c:	4313      	orrs	r3, r2
 8003e6e:	617b      	str	r3, [r7, #20]
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 8003e70:	897b      	ldrh	r3, [r7, #10]
 8003e72:	019b      	lsls	r3, r3, #6
 8003e74:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8003e78:	697a      	ldr	r2, [r7, #20]
 8003e7a:	4313      	orrs	r3, r2
 8003e7c:	617b      	str	r3, [r7, #20]
  tmpreg &= ~ETH_MACMIIAR_MW;                                           /* Set the read mode            */
 8003e7e:	697b      	ldr	r3, [r7, #20]
 8003e80:	f023 0302 	bic.w	r3, r3, #2
 8003e84:	617b      	str	r3, [r7, #20]
  tmpreg |= ETH_MACMIIAR_MB;                                            /* Set the MII Busy bit         */
 8003e86:	697b      	ldr	r3, [r7, #20]
 8003e88:	f043 0301 	orr.w	r3, r3, #1
 8003e8c:	617b      	str	r3, [r7, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg;
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	697a      	ldr	r2, [r7, #20]
 8003e94:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8003e96:	f7fe fbef 	bl	8002678 <HAL_GetTick>
 8003e9a:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8003e9c:	e015      	b.n	8003eca <HAL_ETH_ReadPHYRegister+0xa6>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_READ_TO)
 8003e9e:	f7fe fbeb 	bl	8002678 <HAL_GetTick>
 8003ea2:	4602      	mov	r2, r0
 8003ea4:	693b      	ldr	r3, [r7, #16]
 8003ea6:	1ad3      	subs	r3, r2, r3
 8003ea8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003eac:	d309      	bcc.n	8003ec2 <HAL_ETH_ReadPHYRegister+0x9e>
    {
      heth->State= HAL_ETH_STATE_READY;
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	2201      	movs	r2, #1
 8003eb2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	2200      	movs	r2, #0
 8003eba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 8003ebe:	2303      	movs	r3, #3
 8003ec0:	e014      	b.n	8003eec <HAL_ETH_ReadPHYRegister+0xc8>
    }
    
    tmpreg = heth->Instance->MACMIIAR;
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	691b      	ldr	r3, [r3, #16]
 8003ec8:	617b      	str	r3, [r7, #20]
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8003eca:	697b      	ldr	r3, [r7, #20]
 8003ecc:	f003 0301 	and.w	r3, r3, #1
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d1e4      	bne.n	8003e9e <HAL_ETH_ReadPHYRegister+0x7a>
  }
  
  /* Get MACMIIDR value */
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	695b      	ldr	r3, [r3, #20]
 8003eda:	b29b      	uxth	r3, r3
 8003edc:	461a      	mov	r2, r3
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	2201      	movs	r2, #1
 8003ee6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 8003eea:	2300      	movs	r3, #0
}
 8003eec:	4618      	mov	r0, r3
 8003eee:	3718      	adds	r7, #24
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	bd80      	pop	{r7, pc}

08003ef4 <HAL_ETH_WritePHYRegister>:
  *             More PHY register could be written depending on the used PHY
  * @param  RegValue the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t RegValue)
{
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	b086      	sub	sp, #24
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	60f8      	str	r0, [r7, #12]
 8003efc:	460b      	mov	r3, r1
 8003efe:	607a      	str	r2, [r7, #4]
 8003f00:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg = 0;
 8003f02:	2300      	movs	r3, #0
 8003f04:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0;
 8003f06:	2300      	movs	r3, #0
 8003f08:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003f10:	b2db      	uxtb	r3, r3
 8003f12:	2b42      	cmp	r3, #66	; 0x42
 8003f14:	d101      	bne.n	8003f1a <HAL_ETH_WritePHYRegister+0x26>
  {
    return HAL_BUSY;
 8003f16:	2302      	movs	r3, #2
 8003f18:	e04e      	b.n	8003fb8 <HAL_ETH_WritePHYRegister+0xc4>
  }
  /* Set ETH HAL State to BUSY_WR */
  heth->State = HAL_ETH_STATE_BUSY_WR;
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	2242      	movs	r2, #66	; 0x42
 8003f1e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg = heth->Instance->MACMIIAR;
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	691b      	ldr	r3, [r3, #16]
 8003f28:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg &= ~ETH_MACMIIAR_CR_MASK;
 8003f2a:	697b      	ldr	r3, [r7, #20]
 8003f2c:	f003 031c 	and.w	r3, r3, #28
 8003f30:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII register address value */
  tmpreg |=(((uint32_t)heth->Init.PhyAddress<<11) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	8a1b      	ldrh	r3, [r3, #16]
 8003f36:	02db      	lsls	r3, r3, #11
 8003f38:	b29b      	uxth	r3, r3
 8003f3a:	697a      	ldr	r2, [r7, #20]
 8003f3c:	4313      	orrs	r3, r2
 8003f3e:	617b      	str	r3, [r7, #20]
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 8003f40:	897b      	ldrh	r3, [r7, #10]
 8003f42:	019b      	lsls	r3, r3, #6
 8003f44:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8003f48:	697a      	ldr	r2, [r7, #20]
 8003f4a:	4313      	orrs	r3, r2
 8003f4c:	617b      	str	r3, [r7, #20]
  tmpreg |= ETH_MACMIIAR_MW;                                          /* Set the write mode */
 8003f4e:	697b      	ldr	r3, [r7, #20]
 8003f50:	f043 0302 	orr.w	r3, r3, #2
 8003f54:	617b      	str	r3, [r7, #20]
  tmpreg |= ETH_MACMIIAR_MB;                                          /* Set the MII Busy bit */
 8003f56:	697b      	ldr	r3, [r7, #20]
 8003f58:	f043 0301 	orr.w	r3, r3, #1
 8003f5c:	617b      	str	r3, [r7, #20]
  
  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	b29a      	uxth	r2, r3
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	615a      	str	r2, [r3, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg;
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	697a      	ldr	r2, [r7, #20]
 8003f6e:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8003f70:	f7fe fb82 	bl	8002678 <HAL_GetTick>
 8003f74:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8003f76:	e015      	b.n	8003fa4 <HAL_ETH_WritePHYRegister+0xb0>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_WRITE_TO)
 8003f78:	f7fe fb7e 	bl	8002678 <HAL_GetTick>
 8003f7c:	4602      	mov	r2, r0
 8003f7e:	693b      	ldr	r3, [r7, #16]
 8003f80:	1ad3      	subs	r3, r2, r3
 8003f82:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f86:	d309      	bcc.n	8003f9c <HAL_ETH_WritePHYRegister+0xa8>
    {
      heth->State= HAL_ETH_STATE_READY;
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	2201      	movs	r2, #1
 8003f8c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	2200      	movs	r2, #0
 8003f94:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 8003f98:	2303      	movs	r3, #3
 8003f9a:	e00d      	b.n	8003fb8 <HAL_ETH_WritePHYRegister+0xc4>
    }
    
    tmpreg = heth->Instance->MACMIIAR;
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	691b      	ldr	r3, [r3, #16]
 8003fa2:	617b      	str	r3, [r7, #20]
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8003fa4:	697b      	ldr	r3, [r7, #20]
 8003fa6:	f003 0301 	and.w	r3, r3, #1
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d1e4      	bne.n	8003f78 <HAL_ETH_WritePHYRegister+0x84>
  }
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	2201      	movs	r2, #1
 8003fb2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK; 
 8003fb6:	2300      	movs	r3, #0
}
 8003fb8:	4618      	mov	r0, r3
 8003fba:	3718      	adds	r7, #24
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	bd80      	pop	{r7, pc}

08003fc0 <ETH_MACDMAConfig>:
  *         the configuration information for ETHERNET module
  * @param  err Ethernet Init error
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	b0b0      	sub	sp, #192	; 0xc0
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]
 8003fc8:	6039      	str	r1, [r7, #0]
  ETH_MACInitTypeDef macinit;
  ETH_DMAInitTypeDef dmainit;
  uint32_t tmpreg = 0;
 8003fca:	2300      	movs	r3, #0
 8003fcc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 8003fd0:	683b      	ldr	r3, [r7, #0]
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d007      	beq.n	8003fe6 <ETH_MACDMAConfig+0x26>
  {
    /* Set Ethernet duplex mode to Full-duplex */
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003fdc:	60da      	str	r2, [r3, #12]
    
    /* Set Ethernet speed to 100M */
    (heth->Init).Speed = ETH_SPEED_100M;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003fe4:	609a      	str	r2, [r3, #8]
  }
  
  /* Ethernet MAC default initialization **************************************/
  macinit.Watchdog = ETH_WATCHDOG_ENABLE;
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	64bb      	str	r3, [r7, #72]	; 0x48
  macinit.Jabber = ETH_JABBER_ENABLE;
 8003fea:	2300      	movs	r3, #0
 8003fec:	64fb      	str	r3, [r7, #76]	; 0x4c
  macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
 8003fee:	2300      	movs	r3, #0
 8003ff0:	653b      	str	r3, [r7, #80]	; 0x50
  macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
 8003ff2:	2300      	movs	r3, #0
 8003ff4:	657b      	str	r3, [r7, #84]	; 0x54
  macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
 8003ff6:	2300      	movs	r3, #0
 8003ff8:	65bb      	str	r3, [r7, #88]	; 0x58
  macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
 8003ffa:	2300      	movs	r3, #0
 8003ffc:	65fb      	str	r3, [r7, #92]	; 0x5c
  if(heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	69db      	ldr	r3, [r3, #28]
 8004002:	2b00      	cmp	r3, #0
 8004004:	d103      	bne.n	800400e <ETH_MACDMAConfig+0x4e>
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
 8004006:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800400a:	663b      	str	r3, [r7, #96]	; 0x60
 800400c:	e001      	b.n	8004012 <ETH_MACDMAConfig+0x52>
  }
  else
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 800400e:	2300      	movs	r3, #0
 8004010:	663b      	str	r3, [r7, #96]	; 0x60
  }
  macinit.RetryTransmission = ETH_RETRYTRANSMISSION_DISABLE;
 8004012:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004016:	667b      	str	r3, [r7, #100]	; 0x64
  macinit.AutomaticPadCRCStrip = ETH_AUTOMATICPADCRCSTRIP_DISABLE;
 8004018:	2300      	movs	r3, #0
 800401a:	66bb      	str	r3, [r7, #104]	; 0x68
  macinit.BackOffLimit = ETH_BACKOFFLIMIT_10;
 800401c:	2300      	movs	r3, #0
 800401e:	66fb      	str	r3, [r7, #108]	; 0x6c
  macinit.DeferralCheck = ETH_DEFFERRALCHECK_DISABLE;
 8004020:	2300      	movs	r3, #0
 8004022:	673b      	str	r3, [r7, #112]	; 0x70
  macinit.ReceiveAll = ETH_RECEIVEAll_DISABLE;
 8004024:	2300      	movs	r3, #0
 8004026:	677b      	str	r3, [r7, #116]	; 0x74
  macinit.SourceAddrFilter = ETH_SOURCEADDRFILTER_DISABLE;
 8004028:	2300      	movs	r3, #0
 800402a:	67bb      	str	r3, [r7, #120]	; 0x78
  macinit.PassControlFrames = ETH_PASSCONTROLFRAMES_BLOCKALL;
 800402c:	2340      	movs	r3, #64	; 0x40
 800402e:	67fb      	str	r3, [r7, #124]	; 0x7c
  macinit.BroadcastFramesReception = ETH_BROADCASTFRAMESRECEPTION_ENABLE;
 8004030:	2300      	movs	r3, #0
 8004032:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  macinit.DestinationAddrFilter = ETH_DESTINATIONADDRFILTER_NORMAL;
 8004036:	2300      	movs	r3, #0
 8004038:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macinit.PromiscuousMode = ETH_PROMISCUOUS_MODE_DISABLE;
 800403c:	2300      	movs	r3, #0
 800403e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macinit.MulticastFramesFilter = ETH_MULTICASTFRAMESFILTER_PERFECT;
 8004042:	2300      	movs	r3, #0
 8004044:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  macinit.UnicastFramesFilter = ETH_UNICASTFRAMESFILTER_PERFECT;
 8004048:	2300      	movs	r3, #0
 800404a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  macinit.HashTableHigh = 0x0;
 800404e:	2300      	movs	r3, #0
 8004050:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  macinit.HashTableLow = 0x0;
 8004054:	2300      	movs	r3, #0
 8004056:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  macinit.PauseTime = 0x0;
 800405a:	2300      	movs	r3, #0
 800405c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  macinit.ZeroQuantaPause = ETH_ZEROQUANTAPAUSE_DISABLE;
 8004060:	2380      	movs	r3, #128	; 0x80
 8004062:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  macinit.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8004066:	2300      	movs	r3, #0
 8004068:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  macinit.UnicastPauseFrameDetect = ETH_UNICASTPAUSEFRAMEDETECT_DISABLE;
 800406c:	2300      	movs	r3, #0
 800406e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  macinit.ReceiveFlowControl = ETH_RECEIVEFLOWCONTROL_DISABLE;
 8004072:	2300      	movs	r3, #0
 8004074:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  macinit.TransmitFlowControl = ETH_TRANSMITFLOWCONTROL_DISABLE;
 8004078:	2300      	movs	r3, #0
 800407a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
 800407e:	2300      	movs	r3, #0
 8004080:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  macinit.VLANTagIdentifier = 0x0;
 8004084:	2300      	movs	r3, #0
 8004086:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  
  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg = (heth->Instance)->MACCR;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg &= ETH_MACCR_CLEAR_MASK;
 8004094:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8004098:	4bab      	ldr	r3, [pc, #684]	; (8004348 <ETH_MACDMAConfig+0x388>)
 800409a:	4013      	ands	r3, r2
 800409c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the IPCO bit according to ETH ChecksumOffload value */
  /* Set the DR bit according to ETH RetryTransmission value */
  /* Set the ACS bit according to ETH AutomaticPadCRCStrip value */
  /* Set the BL bit according to ETH BackOffLimit value */
  /* Set the DC bit according to ETH DeferralCheck value */
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 80040a0:	6cba      	ldr	r2, [r7, #72]	; 0x48
                       macinit.Jabber | 
 80040a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 80040a4:	431a      	orrs	r2, r3
                       macinit.InterFrameGap |
 80040a6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
                       macinit.Jabber | 
 80040a8:	431a      	orrs	r2, r3
                       macinit.CarrierSense |
 80040aa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
                       macinit.InterFrameGap |
 80040ac:	431a      	orrs	r2, r3
                       (heth->Init).Speed | 
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	689b      	ldr	r3, [r3, #8]
                       macinit.CarrierSense |
 80040b2:	431a      	orrs	r2, r3
                       macinit.ReceiveOwn |
 80040b4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
                       (heth->Init).Speed | 
 80040b6:	431a      	orrs	r2, r3
                       macinit.LoopbackMode |
 80040b8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
                       macinit.ReceiveOwn |
 80040ba:	431a      	orrs	r2, r3
                       (heth->Init).DuplexMode | 
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	68db      	ldr	r3, [r3, #12]
                       macinit.LoopbackMode |
 80040c0:	431a      	orrs	r2, r3
                       macinit.ChecksumOffload |    
 80040c2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
                       (heth->Init).DuplexMode | 
 80040c4:	431a      	orrs	r2, r3
                       macinit.RetryTransmission | 
 80040c6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
                       macinit.ChecksumOffload |    
 80040c8:	431a      	orrs	r2, r3
                       macinit.AutomaticPadCRCStrip | 
 80040ca:	6ebb      	ldr	r3, [r7, #104]	; 0x68
                       macinit.RetryTransmission | 
 80040cc:	431a      	orrs	r2, r3
                       macinit.BackOffLimit | 
 80040ce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
                       macinit.AutomaticPadCRCStrip | 
 80040d0:	431a      	orrs	r2, r3
                       macinit.DeferralCheck);
 80040d2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
                       macinit.BackOffLimit | 
 80040d4:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 80040d6:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80040da:	4313      	orrs	r3, r2
 80040dc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80040e8:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80040f4:	2001      	movs	r0, #1
 80040f6:	f7fe facb 	bl	8002690 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg; 
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8004102:	601a      	str	r2, [r3, #0]
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */  
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8004104:	6f7a      	ldr	r2, [r7, #116]	; 0x74
                                        macinit.SourceAddrFilter |
 8004106:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8004108:	431a      	orrs	r2, r3
                                        macinit.PassControlFrames |
 800410a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
                                        macinit.SourceAddrFilter |
 800410c:	431a      	orrs	r2, r3
                                        macinit.BroadcastFramesReception | 
 800410e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
                                        macinit.PassControlFrames |
 8004112:	431a      	orrs	r2, r3
                                        macinit.DestinationAddrFilter |
 8004114:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
                                        macinit.BroadcastFramesReception | 
 8004118:	431a      	orrs	r2, r3
                                        macinit.PromiscuousMode |
 800411a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
                                        macinit.DestinationAddrFilter |
 800411e:	431a      	orrs	r2, r3
                                        macinit.MulticastFramesFilter |
 8004120:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
                                        macinit.PromiscuousMode |
 8004124:	ea42 0103 	orr.w	r1, r2, r3
                                        macinit.UnicastFramesFilter);
 8004128:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
                                        macinit.MulticastFramesFilter |
 8004130:	430a      	orrs	r2, r1
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8004132:	605a      	str	r2, [r3, #4]
   
   /* Wait until the write operation will be taken into account:
      at least four TX_CLK/RX_CLK clock cycles */
   tmpreg = (heth->Instance)->MACFFR;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	685b      	ldr	r3, [r3, #4]
 800413a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 800413e:	2001      	movs	r0, #1
 8004140:	f7fe faa6 	bl	8002690 <HAL_Delay>
   (heth->Instance)->MACFFR = tmpreg;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800414c:	605a      	str	r2, [r3, #4]
   
   /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
   /* Write to ETHERNET MACHTHR */
   (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004156:	609a      	str	r2, [r3, #8]
   
   /* Write to ETHERNET MACHTLR */
   (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8004160:	60da      	str	r2, [r3, #12]
   /*----------------------- ETHERNET MACFCR Configuration -------------------*/
   
   /* Get the ETHERNET MACFCR value */  
   tmpreg = (heth->Instance)->MACFCR;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	699b      	ldr	r3, [r3, #24]
 8004168:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Clear xx bits */
   tmpreg &= ETH_MACFCR_CLEAR_MASK;
 800416c:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8004170:	f64f 7341 	movw	r3, #65345	; 0xff41
 8004174:	4013      	ands	r3, r2
 8004176:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
   /* Set the PLT bit according to ETH PauseLowThreshold value */
   /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
   /* Set the RFE bit according to ETH ReceiveFlowControl value */
   /* Set the TFE bit according to ETH TransmitFlowControl value */ 
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 800417a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800417e:	041a      	lsls	r2, r3, #16
                        macinit.ZeroQuantaPause |
 8004180:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 8004184:	431a      	orrs	r2, r3
                        macinit.PauseLowThreshold |
 8004186:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
                        macinit.ZeroQuantaPause |
 800418a:	431a      	orrs	r2, r3
                        macinit.UnicastPauseFrameDetect | 
 800418c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
                        macinit.PauseLowThreshold |
 8004190:	431a      	orrs	r2, r3
                        macinit.ReceiveFlowControl |
 8004192:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
                        macinit.UnicastPauseFrameDetect | 
 8004196:	431a      	orrs	r2, r3
                        macinit.TransmitFlowControl); 
 8004198:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
                        macinit.ReceiveFlowControl |
 800419c:	4313      	orrs	r3, r2
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 800419e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80041a2:	4313      	orrs	r3, r2
 80041a4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   
   /* Write to ETHERNET MACFCR */
   (heth->Instance)->MACFCR = (uint32_t)tmpreg;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80041b0:	619a      	str	r2, [r3, #24]
   
   /* Wait until the write operation will be taken into account:
   at least four TX_CLK/RX_CLK clock cycles */
   tmpreg = (heth->Instance)->MACFCR;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	699b      	ldr	r3, [r3, #24]
 80041b8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 80041bc:	2001      	movs	r0, #1
 80041be:	f7fe fa67 	bl	8002690 <HAL_Delay>
   (heth->Instance)->MACFCR = tmpreg;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80041ca:	619a      	str	r2, [r3, #24]
   
   /*----------------------- ETHERNET MACVLANTR Configuration ----------------*/
   /* Set the ETV bit according to ETH VLANTagComparison value */
   /* Set the VL bit according to ETH VLANTagIdentifier value */  
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 80041cc:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
                                            macinit.VLANTagIdentifier);
 80041d0:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	430a      	orrs	r2, r1
 80041da:	61da      	str	r2, [r3, #28]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->MACVLANTR;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	69db      	ldr	r3, [r3, #28]
 80041e2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80041e6:	2001      	movs	r0, #1
 80041e8:	f7fe fa52 	bl	8002690 <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80041f4:	61da      	str	r2, [r3, #28]
    
    /* Ethernet DMA default initialization ************************************/
    dmainit.DropTCPIPChecksumErrorFrame = ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE;
 80041f6:	2300      	movs	r3, #0
 80041f8:	60bb      	str	r3, [r7, #8]
    dmainit.ReceiveStoreForward = ETH_RECEIVESTOREFORWARD_ENABLE;
 80041fa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80041fe:	60fb      	str	r3, [r7, #12]
    dmainit.FlushReceivedFrame = ETH_FLUSHRECEIVEDFRAME_ENABLE;
 8004200:	2300      	movs	r3, #0
 8004202:	613b      	str	r3, [r7, #16]
    dmainit.TransmitStoreForward = ETH_TRANSMITSTOREFORWARD_ENABLE;  
 8004204:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8004208:	617b      	str	r3, [r7, #20]
    dmainit.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 800420a:	2300      	movs	r3, #0
 800420c:	61bb      	str	r3, [r7, #24]
    dmainit.ForwardErrorFrames = ETH_FORWARDERRORFRAMES_DISABLE;
 800420e:	2300      	movs	r3, #0
 8004210:	61fb      	str	r3, [r7, #28]
    dmainit.ForwardUndersizedGoodFrames = ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE;
 8004212:	2300      	movs	r3, #0
 8004214:	623b      	str	r3, [r7, #32]
    dmainit.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8004216:	2300      	movs	r3, #0
 8004218:	627b      	str	r3, [r7, #36]	; 0x24
    dmainit.SecondFrameOperate = ETH_SECONDFRAMEOPERARTE_ENABLE;
 800421a:	2304      	movs	r3, #4
 800421c:	62bb      	str	r3, [r7, #40]	; 0x28
    dmainit.AddressAlignedBeats = ETH_ADDRESSALIGNEDBEATS_ENABLE;
 800421e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004222:	62fb      	str	r3, [r7, #44]	; 0x2c
    dmainit.FixedBurst = ETH_FIXEDBURST_ENABLE;
 8004224:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004228:	633b      	str	r3, [r7, #48]	; 0x30
    dmainit.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 800422a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800422e:	637b      	str	r3, [r7, #52]	; 0x34
    dmainit.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8004230:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004234:	63bb      	str	r3, [r7, #56]	; 0x38
    dmainit.EnhancedDescriptorFormat = ETH_DMAENHANCEDDESCRIPTOR_ENABLE;
 8004236:	2380      	movs	r3, #128	; 0x80
 8004238:	63fb      	str	r3, [r7, #60]	; 0x3c
    dmainit.DescriptorSkipLength = 0x0;
 800423a:	2300      	movs	r3, #0
 800423c:	643b      	str	r3, [r7, #64]	; 0x40
    dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 800423e:	2300      	movs	r3, #0
 8004240:	647b      	str	r3, [r7, #68]	; 0x44
    
    /* Get the ETHERNET DMAOMR value */
    tmpreg = (heth->Instance)->DMAOMR;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681a      	ldr	r2, [r3, #0]
 8004246:	f241 0318 	movw	r3, #4120	; 0x1018
 800424a:	4413      	add	r3, r2
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Clear xx bits */
    tmpreg &= ETH_DMAOMR_CLEAR_MASK;
 8004252:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8004256:	4b3d      	ldr	r3, [pc, #244]	; (800434c <ETH_MACDMAConfig+0x38c>)
 8004258:	4013      	ands	r3, r2
 800425a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Set the TTC bit according to ETH TransmitThresholdControl value */
    /* Set the FEF bit according to ETH ForwardErrorFrames value */
    /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
    /* Set the RTC bit according to ETH ReceiveThresholdControl value */
    /* Set the OSF bit according to ETH SecondFrameOperate value */
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 800425e:	68ba      	ldr	r2, [r7, #8]
                         dmainit.ReceiveStoreForward |
 8004260:	68fb      	ldr	r3, [r7, #12]
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8004262:	431a      	orrs	r2, r3
                         dmainit.FlushReceivedFrame |
 8004264:	693b      	ldr	r3, [r7, #16]
                         dmainit.ReceiveStoreForward |
 8004266:	431a      	orrs	r2, r3
                         dmainit.TransmitStoreForward | 
 8004268:	697b      	ldr	r3, [r7, #20]
                         dmainit.FlushReceivedFrame |
 800426a:	431a      	orrs	r2, r3
                         dmainit.TransmitThresholdControl |
 800426c:	69bb      	ldr	r3, [r7, #24]
                         dmainit.TransmitStoreForward | 
 800426e:	431a      	orrs	r2, r3
                         dmainit.ForwardErrorFrames |
 8004270:	69fb      	ldr	r3, [r7, #28]
                         dmainit.TransmitThresholdControl |
 8004272:	431a      	orrs	r2, r3
                         dmainit.ForwardUndersizedGoodFrames |
 8004274:	6a3b      	ldr	r3, [r7, #32]
                         dmainit.ForwardErrorFrames |
 8004276:	431a      	orrs	r2, r3
                         dmainit.ReceiveThresholdControl |
 8004278:	6a7b      	ldr	r3, [r7, #36]	; 0x24
                         dmainit.ForwardUndersizedGoodFrames |
 800427a:	431a      	orrs	r2, r3
                         dmainit.SecondFrameOperate);
 800427c:	6abb      	ldr	r3, [r7, #40]	; 0x28
                         dmainit.ReceiveThresholdControl |
 800427e:	4313      	orrs	r3, r2
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8004280:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8004284:	4313      	orrs	r3, r2
 8004286:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    
    /* Write to ETHERNET DMAOMR */
    (heth->Instance)->DMAOMR = (uint32_t)tmpreg;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681a      	ldr	r2, [r3, #0]
 800428e:	f241 0318 	movw	r3, #4120	; 0x1018
 8004292:	4413      	add	r3, r2
 8004294:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8004298:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->DMAOMR;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681a      	ldr	r2, [r3, #0]
 800429e:	f241 0318 	movw	r3, #4120	; 0x1018
 80042a2:	4413      	add	r3, r2
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80042aa:	2001      	movs	r0, #1
 80042ac:	f7fe f9f0 	bl	8002690 <HAL_Delay>
    (heth->Instance)->DMAOMR = tmpreg;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681a      	ldr	r2, [r3, #0]
 80042b4:	f241 0318 	movw	r3, #4120	; 0x1018
 80042b8:	4413      	add	r3, r2
 80042ba:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80042be:	601a      	str	r2, [r3, #0]
    /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
    /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
    /* Set the Enhanced DMA descriptors bit according to ETH EnhancedDescriptorFormat value*/
    /* Set the DSL bit according to ETH DesciptorSkipLength value */
    /* Set the PR and DA bits according to ETH DMAArbitration value */
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 80042c0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
                                          dmainit.FixedBurst |
 80042c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 80042c4:	431a      	orrs	r2, r3
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 80042c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                          dmainit.FixedBurst |
 80042c8:	431a      	orrs	r2, r3
                                          dmainit.TxDMABurstLength |
 80042ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 80042cc:	431a      	orrs	r2, r3
                                          dmainit.EnhancedDescriptorFormat |
 80042ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
                                          dmainit.TxDMABurstLength |
 80042d0:	431a      	orrs	r2, r3
                                          (dmainit.DescriptorSkipLength << 2) |
 80042d2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80042d4:	009b      	lsls	r3, r3, #2
                                          dmainit.EnhancedDescriptorFormat |
 80042d6:	431a      	orrs	r2, r3
                                          dmainit.DMAArbitration |
 80042d8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
                                          (dmainit.DescriptorSkipLength << 2) |
 80042da:	431a      	orrs	r2, r3
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80042e4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80042e8:	601a      	str	r2, [r3, #0]
                                          ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */
     
     /* Wait until the write operation will be taken into account:
        at least four TX_CLK/RX_CLK clock cycles */
     tmpreg = (heth->Instance)->DMABMR;
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     HAL_Delay(ETH_REG_WRITE_DELAY);
 80042f8:	2001      	movs	r0, #1
 80042fa:	f7fe f9c9 	bl	8002690 <HAL_Delay>
     (heth->Instance)->DMABMR = tmpreg;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004306:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800430a:	601a      	str	r2, [r3, #0]

     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	699b      	ldr	r3, [r3, #24]
 8004310:	2b01      	cmp	r3, #1
 8004312:	d10d      	bne.n	8004330 <ETH_MACDMAConfig+0x370>
     {
       /* Enable the Ethernet Rx Interrupt */
       __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681a      	ldr	r2, [r3, #0]
 8004318:	f241 031c 	movw	r3, #4124	; 0x101c
 800431c:	4413      	add	r3, r2
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	687a      	ldr	r2, [r7, #4]
 8004322:	6811      	ldr	r1, [r2, #0]
 8004324:	4a0a      	ldr	r2, [pc, #40]	; (8004350 <ETH_MACDMAConfig+0x390>)
 8004326:	431a      	orrs	r2, r3
 8004328:	f241 031c 	movw	r3, #4124	; 0x101c
 800432c:	440b      	add	r3, r1
 800432e:	601a      	str	r2, [r3, #0]
     }

     /* Initialize MAC address in ethernet MAC */ 
     ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	695b      	ldr	r3, [r3, #20]
 8004334:	461a      	mov	r2, r3
 8004336:	2100      	movs	r1, #0
 8004338:	6878      	ldr	r0, [r7, #4]
 800433a:	f000 f80b 	bl	8004354 <ETH_MACAddressConfig>
}
 800433e:	bf00      	nop
 8004340:	37c0      	adds	r7, #192	; 0xc0
 8004342:	46bd      	mov	sp, r7
 8004344:	bd80      	pop	{r7, pc}
 8004346:	bf00      	nop
 8004348:	ff20810f 	.word	0xff20810f
 800434c:	f8de3f23 	.word	0xf8de3f23
 8004350:	00010040 	.word	0x00010040

08004354 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8004354:	b480      	push	{r7}
 8004356:	b087      	sub	sp, #28
 8004358:	af00      	add	r7, sp, #0
 800435a:	60f8      	str	r0, [r7, #12]
 800435c:	60b9      	str	r1, [r7, #8]
 800435e:	607a      	str	r2, [r7, #4]
  
  /* Check the parameters */
  assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));
  
  /* Calculate the selected MAC address high register */
  tmpreg = ((uint32_t)Addr[5] << 8) | (uint32_t)Addr[4];
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	3305      	adds	r3, #5
 8004364:	781b      	ldrb	r3, [r3, #0]
 8004366:	021b      	lsls	r3, r3, #8
 8004368:	687a      	ldr	r2, [r7, #4]
 800436a:	3204      	adds	r2, #4
 800436c:	7812      	ldrb	r2, [r2, #0]
 800436e:	4313      	orrs	r3, r2
 8004370:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg;
 8004372:	68ba      	ldr	r2, [r7, #8]
 8004374:	4b11      	ldr	r3, [pc, #68]	; (80043bc <ETH_MACAddressConfig+0x68>)
 8004376:	4413      	add	r3, r2
 8004378:	461a      	mov	r2, r3
 800437a:	697b      	ldr	r3, [r7, #20]
 800437c:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg = ((uint32_t)Addr[3] << 24) | ((uint32_t)Addr[2] << 16) | ((uint32_t)Addr[1] << 8) | Addr[0];
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	3303      	adds	r3, #3
 8004382:	781b      	ldrb	r3, [r3, #0]
 8004384:	061a      	lsls	r2, r3, #24
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	3302      	adds	r3, #2
 800438a:	781b      	ldrb	r3, [r3, #0]
 800438c:	041b      	lsls	r3, r3, #16
 800438e:	431a      	orrs	r2, r3
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	3301      	adds	r3, #1
 8004394:	781b      	ldrb	r3, [r3, #0]
 8004396:	021b      	lsls	r3, r3, #8
 8004398:	4313      	orrs	r3, r2
 800439a:	687a      	ldr	r2, [r7, #4]
 800439c:	7812      	ldrb	r2, [r2, #0]
 800439e:	4313      	orrs	r3, r2
 80043a0:	617b      	str	r3, [r7, #20]
  
  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg;
 80043a2:	68ba      	ldr	r2, [r7, #8]
 80043a4:	4b06      	ldr	r3, [pc, #24]	; (80043c0 <ETH_MACAddressConfig+0x6c>)
 80043a6:	4413      	add	r3, r2
 80043a8:	461a      	mov	r2, r3
 80043aa:	697b      	ldr	r3, [r7, #20]
 80043ac:	6013      	str	r3, [r2, #0]
}
 80043ae:	bf00      	nop
 80043b0:	371c      	adds	r7, #28
 80043b2:	46bd      	mov	sp, r7
 80043b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b8:	4770      	bx	lr
 80043ba:	bf00      	nop
 80043bc:	40028040 	.word	0x40028040
 80043c0:	40028044 	.word	0x40028044

080043c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80043c4:	b480      	push	{r7}
 80043c6:	b089      	sub	sp, #36	; 0x24
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	6078      	str	r0, [r7, #4]
 80043cc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80043ce:	2300      	movs	r3, #0
 80043d0:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80043d2:	2300      	movs	r3, #0
 80043d4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80043d6:	2300      	movs	r3, #0
 80043d8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80043da:	2300      	movs	r3, #0
 80043dc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80043de:	2300      	movs	r3, #0
 80043e0:	61fb      	str	r3, [r7, #28]
 80043e2:	e175      	b.n	80046d0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80043e4:	2201      	movs	r2, #1
 80043e6:	69fb      	ldr	r3, [r7, #28]
 80043e8:	fa02 f303 	lsl.w	r3, r2, r3
 80043ec:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80043ee:	683b      	ldr	r3, [r7, #0]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	697a      	ldr	r2, [r7, #20]
 80043f4:	4013      	ands	r3, r2
 80043f6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80043f8:	693a      	ldr	r2, [r7, #16]
 80043fa:	697b      	ldr	r3, [r7, #20]
 80043fc:	429a      	cmp	r2, r3
 80043fe:	f040 8164 	bne.w	80046ca <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004402:	683b      	ldr	r3, [r7, #0]
 8004404:	685b      	ldr	r3, [r3, #4]
 8004406:	2b01      	cmp	r3, #1
 8004408:	d00b      	beq.n	8004422 <HAL_GPIO_Init+0x5e>
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	685b      	ldr	r3, [r3, #4]
 800440e:	2b02      	cmp	r3, #2
 8004410:	d007      	beq.n	8004422 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004412:	683b      	ldr	r3, [r7, #0]
 8004414:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004416:	2b11      	cmp	r3, #17
 8004418:	d003      	beq.n	8004422 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800441a:	683b      	ldr	r3, [r7, #0]
 800441c:	685b      	ldr	r3, [r3, #4]
 800441e:	2b12      	cmp	r3, #18
 8004420:	d130      	bne.n	8004484 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	689b      	ldr	r3, [r3, #8]
 8004426:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8004428:	69fb      	ldr	r3, [r7, #28]
 800442a:	005b      	lsls	r3, r3, #1
 800442c:	2203      	movs	r2, #3
 800442e:	fa02 f303 	lsl.w	r3, r2, r3
 8004432:	43db      	mvns	r3, r3
 8004434:	69ba      	ldr	r2, [r7, #24]
 8004436:	4013      	ands	r3, r2
 8004438:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800443a:	683b      	ldr	r3, [r7, #0]
 800443c:	68da      	ldr	r2, [r3, #12]
 800443e:	69fb      	ldr	r3, [r7, #28]
 8004440:	005b      	lsls	r3, r3, #1
 8004442:	fa02 f303 	lsl.w	r3, r2, r3
 8004446:	69ba      	ldr	r2, [r7, #24]
 8004448:	4313      	orrs	r3, r2
 800444a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	69ba      	ldr	r2, [r7, #24]
 8004450:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	685b      	ldr	r3, [r3, #4]
 8004456:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004458:	2201      	movs	r2, #1
 800445a:	69fb      	ldr	r3, [r7, #28]
 800445c:	fa02 f303 	lsl.w	r3, r2, r3
 8004460:	43db      	mvns	r3, r3
 8004462:	69ba      	ldr	r2, [r7, #24]
 8004464:	4013      	ands	r3, r2
 8004466:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8004468:	683b      	ldr	r3, [r7, #0]
 800446a:	685b      	ldr	r3, [r3, #4]
 800446c:	091b      	lsrs	r3, r3, #4
 800446e:	f003 0201 	and.w	r2, r3, #1
 8004472:	69fb      	ldr	r3, [r7, #28]
 8004474:	fa02 f303 	lsl.w	r3, r2, r3
 8004478:	69ba      	ldr	r2, [r7, #24]
 800447a:	4313      	orrs	r3, r2
 800447c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	69ba      	ldr	r2, [r7, #24]
 8004482:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	68db      	ldr	r3, [r3, #12]
 8004488:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800448a:	69fb      	ldr	r3, [r7, #28]
 800448c:	005b      	lsls	r3, r3, #1
 800448e:	2203      	movs	r2, #3
 8004490:	fa02 f303 	lsl.w	r3, r2, r3
 8004494:	43db      	mvns	r3, r3
 8004496:	69ba      	ldr	r2, [r7, #24]
 8004498:	4013      	ands	r3, r2
 800449a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 800449c:	683b      	ldr	r3, [r7, #0]
 800449e:	689a      	ldr	r2, [r3, #8]
 80044a0:	69fb      	ldr	r3, [r7, #28]
 80044a2:	005b      	lsls	r3, r3, #1
 80044a4:	fa02 f303 	lsl.w	r3, r2, r3
 80044a8:	69ba      	ldr	r2, [r7, #24]
 80044aa:	4313      	orrs	r3, r2
 80044ac:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	69ba      	ldr	r2, [r7, #24]
 80044b2:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80044b4:	683b      	ldr	r3, [r7, #0]
 80044b6:	685b      	ldr	r3, [r3, #4]
 80044b8:	2b02      	cmp	r3, #2
 80044ba:	d003      	beq.n	80044c4 <HAL_GPIO_Init+0x100>
 80044bc:	683b      	ldr	r3, [r7, #0]
 80044be:	685b      	ldr	r3, [r3, #4]
 80044c0:	2b12      	cmp	r3, #18
 80044c2:	d123      	bne.n	800450c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80044c4:	69fb      	ldr	r3, [r7, #28]
 80044c6:	08da      	lsrs	r2, r3, #3
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	3208      	adds	r2, #8
 80044cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80044d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80044d2:	69fb      	ldr	r3, [r7, #28]
 80044d4:	f003 0307 	and.w	r3, r3, #7
 80044d8:	009b      	lsls	r3, r3, #2
 80044da:	220f      	movs	r2, #15
 80044dc:	fa02 f303 	lsl.w	r3, r2, r3
 80044e0:	43db      	mvns	r3, r3
 80044e2:	69ba      	ldr	r2, [r7, #24]
 80044e4:	4013      	ands	r3, r2
 80044e6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80044e8:	683b      	ldr	r3, [r7, #0]
 80044ea:	691a      	ldr	r2, [r3, #16]
 80044ec:	69fb      	ldr	r3, [r7, #28]
 80044ee:	f003 0307 	and.w	r3, r3, #7
 80044f2:	009b      	lsls	r3, r3, #2
 80044f4:	fa02 f303 	lsl.w	r3, r2, r3
 80044f8:	69ba      	ldr	r2, [r7, #24]
 80044fa:	4313      	orrs	r3, r2
 80044fc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80044fe:	69fb      	ldr	r3, [r7, #28]
 8004500:	08da      	lsrs	r2, r3, #3
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	3208      	adds	r2, #8
 8004506:	69b9      	ldr	r1, [r7, #24]
 8004508:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8004512:	69fb      	ldr	r3, [r7, #28]
 8004514:	005b      	lsls	r3, r3, #1
 8004516:	2203      	movs	r2, #3
 8004518:	fa02 f303 	lsl.w	r3, r2, r3
 800451c:	43db      	mvns	r3, r3
 800451e:	69ba      	ldr	r2, [r7, #24]
 8004520:	4013      	ands	r3, r2
 8004522:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8004524:	683b      	ldr	r3, [r7, #0]
 8004526:	685b      	ldr	r3, [r3, #4]
 8004528:	f003 0203 	and.w	r2, r3, #3
 800452c:	69fb      	ldr	r3, [r7, #28]
 800452e:	005b      	lsls	r3, r3, #1
 8004530:	fa02 f303 	lsl.w	r3, r2, r3
 8004534:	69ba      	ldr	r2, [r7, #24]
 8004536:	4313      	orrs	r3, r2
 8004538:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	69ba      	ldr	r2, [r7, #24]
 800453e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004540:	683b      	ldr	r3, [r7, #0]
 8004542:	685b      	ldr	r3, [r3, #4]
 8004544:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004548:	2b00      	cmp	r3, #0
 800454a:	f000 80be 	beq.w	80046ca <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800454e:	4b65      	ldr	r3, [pc, #404]	; (80046e4 <HAL_GPIO_Init+0x320>)
 8004550:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004552:	4a64      	ldr	r2, [pc, #400]	; (80046e4 <HAL_GPIO_Init+0x320>)
 8004554:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004558:	6453      	str	r3, [r2, #68]	; 0x44
 800455a:	4b62      	ldr	r3, [pc, #392]	; (80046e4 <HAL_GPIO_Init+0x320>)
 800455c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800455e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004562:	60fb      	str	r3, [r7, #12]
 8004564:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8004566:	4a60      	ldr	r2, [pc, #384]	; (80046e8 <HAL_GPIO_Init+0x324>)
 8004568:	69fb      	ldr	r3, [r7, #28]
 800456a:	089b      	lsrs	r3, r3, #2
 800456c:	3302      	adds	r3, #2
 800456e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004572:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8004574:	69fb      	ldr	r3, [r7, #28]
 8004576:	f003 0303 	and.w	r3, r3, #3
 800457a:	009b      	lsls	r3, r3, #2
 800457c:	220f      	movs	r2, #15
 800457e:	fa02 f303 	lsl.w	r3, r2, r3
 8004582:	43db      	mvns	r3, r3
 8004584:	69ba      	ldr	r2, [r7, #24]
 8004586:	4013      	ands	r3, r2
 8004588:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	4a57      	ldr	r2, [pc, #348]	; (80046ec <HAL_GPIO_Init+0x328>)
 800458e:	4293      	cmp	r3, r2
 8004590:	d037      	beq.n	8004602 <HAL_GPIO_Init+0x23e>
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	4a56      	ldr	r2, [pc, #344]	; (80046f0 <HAL_GPIO_Init+0x32c>)
 8004596:	4293      	cmp	r3, r2
 8004598:	d031      	beq.n	80045fe <HAL_GPIO_Init+0x23a>
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	4a55      	ldr	r2, [pc, #340]	; (80046f4 <HAL_GPIO_Init+0x330>)
 800459e:	4293      	cmp	r3, r2
 80045a0:	d02b      	beq.n	80045fa <HAL_GPIO_Init+0x236>
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	4a54      	ldr	r2, [pc, #336]	; (80046f8 <HAL_GPIO_Init+0x334>)
 80045a6:	4293      	cmp	r3, r2
 80045a8:	d025      	beq.n	80045f6 <HAL_GPIO_Init+0x232>
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	4a53      	ldr	r2, [pc, #332]	; (80046fc <HAL_GPIO_Init+0x338>)
 80045ae:	4293      	cmp	r3, r2
 80045b0:	d01f      	beq.n	80045f2 <HAL_GPIO_Init+0x22e>
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	4a52      	ldr	r2, [pc, #328]	; (8004700 <HAL_GPIO_Init+0x33c>)
 80045b6:	4293      	cmp	r3, r2
 80045b8:	d019      	beq.n	80045ee <HAL_GPIO_Init+0x22a>
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	4a51      	ldr	r2, [pc, #324]	; (8004704 <HAL_GPIO_Init+0x340>)
 80045be:	4293      	cmp	r3, r2
 80045c0:	d013      	beq.n	80045ea <HAL_GPIO_Init+0x226>
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	4a50      	ldr	r2, [pc, #320]	; (8004708 <HAL_GPIO_Init+0x344>)
 80045c6:	4293      	cmp	r3, r2
 80045c8:	d00d      	beq.n	80045e6 <HAL_GPIO_Init+0x222>
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	4a4f      	ldr	r2, [pc, #316]	; (800470c <HAL_GPIO_Init+0x348>)
 80045ce:	4293      	cmp	r3, r2
 80045d0:	d007      	beq.n	80045e2 <HAL_GPIO_Init+0x21e>
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	4a4e      	ldr	r2, [pc, #312]	; (8004710 <HAL_GPIO_Init+0x34c>)
 80045d6:	4293      	cmp	r3, r2
 80045d8:	d101      	bne.n	80045de <HAL_GPIO_Init+0x21a>
 80045da:	2309      	movs	r3, #9
 80045dc:	e012      	b.n	8004604 <HAL_GPIO_Init+0x240>
 80045de:	230a      	movs	r3, #10
 80045e0:	e010      	b.n	8004604 <HAL_GPIO_Init+0x240>
 80045e2:	2308      	movs	r3, #8
 80045e4:	e00e      	b.n	8004604 <HAL_GPIO_Init+0x240>
 80045e6:	2307      	movs	r3, #7
 80045e8:	e00c      	b.n	8004604 <HAL_GPIO_Init+0x240>
 80045ea:	2306      	movs	r3, #6
 80045ec:	e00a      	b.n	8004604 <HAL_GPIO_Init+0x240>
 80045ee:	2305      	movs	r3, #5
 80045f0:	e008      	b.n	8004604 <HAL_GPIO_Init+0x240>
 80045f2:	2304      	movs	r3, #4
 80045f4:	e006      	b.n	8004604 <HAL_GPIO_Init+0x240>
 80045f6:	2303      	movs	r3, #3
 80045f8:	e004      	b.n	8004604 <HAL_GPIO_Init+0x240>
 80045fa:	2302      	movs	r3, #2
 80045fc:	e002      	b.n	8004604 <HAL_GPIO_Init+0x240>
 80045fe:	2301      	movs	r3, #1
 8004600:	e000      	b.n	8004604 <HAL_GPIO_Init+0x240>
 8004602:	2300      	movs	r3, #0
 8004604:	69fa      	ldr	r2, [r7, #28]
 8004606:	f002 0203 	and.w	r2, r2, #3
 800460a:	0092      	lsls	r2, r2, #2
 800460c:	4093      	lsls	r3, r2
 800460e:	69ba      	ldr	r2, [r7, #24]
 8004610:	4313      	orrs	r3, r2
 8004612:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8004614:	4934      	ldr	r1, [pc, #208]	; (80046e8 <HAL_GPIO_Init+0x324>)
 8004616:	69fb      	ldr	r3, [r7, #28]
 8004618:	089b      	lsrs	r3, r3, #2
 800461a:	3302      	adds	r3, #2
 800461c:	69ba      	ldr	r2, [r7, #24]
 800461e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004622:	4b3c      	ldr	r3, [pc, #240]	; (8004714 <HAL_GPIO_Init+0x350>)
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004628:	693b      	ldr	r3, [r7, #16]
 800462a:	43db      	mvns	r3, r3
 800462c:	69ba      	ldr	r2, [r7, #24]
 800462e:	4013      	ands	r3, r2
 8004630:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004632:	683b      	ldr	r3, [r7, #0]
 8004634:	685b      	ldr	r3, [r3, #4]
 8004636:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800463a:	2b00      	cmp	r3, #0
 800463c:	d003      	beq.n	8004646 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800463e:	69ba      	ldr	r2, [r7, #24]
 8004640:	693b      	ldr	r3, [r7, #16]
 8004642:	4313      	orrs	r3, r2
 8004644:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004646:	4a33      	ldr	r2, [pc, #204]	; (8004714 <HAL_GPIO_Init+0x350>)
 8004648:	69bb      	ldr	r3, [r7, #24]
 800464a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800464c:	4b31      	ldr	r3, [pc, #196]	; (8004714 <HAL_GPIO_Init+0x350>)
 800464e:	685b      	ldr	r3, [r3, #4]
 8004650:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004652:	693b      	ldr	r3, [r7, #16]
 8004654:	43db      	mvns	r3, r3
 8004656:	69ba      	ldr	r2, [r7, #24]
 8004658:	4013      	ands	r3, r2
 800465a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800465c:	683b      	ldr	r3, [r7, #0]
 800465e:	685b      	ldr	r3, [r3, #4]
 8004660:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004664:	2b00      	cmp	r3, #0
 8004666:	d003      	beq.n	8004670 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004668:	69ba      	ldr	r2, [r7, #24]
 800466a:	693b      	ldr	r3, [r7, #16]
 800466c:	4313      	orrs	r3, r2
 800466e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004670:	4a28      	ldr	r2, [pc, #160]	; (8004714 <HAL_GPIO_Init+0x350>)
 8004672:	69bb      	ldr	r3, [r7, #24]
 8004674:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004676:	4b27      	ldr	r3, [pc, #156]	; (8004714 <HAL_GPIO_Init+0x350>)
 8004678:	689b      	ldr	r3, [r3, #8]
 800467a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800467c:	693b      	ldr	r3, [r7, #16]
 800467e:	43db      	mvns	r3, r3
 8004680:	69ba      	ldr	r2, [r7, #24]
 8004682:	4013      	ands	r3, r2
 8004684:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004686:	683b      	ldr	r3, [r7, #0]
 8004688:	685b      	ldr	r3, [r3, #4]
 800468a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800468e:	2b00      	cmp	r3, #0
 8004690:	d003      	beq.n	800469a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8004692:	69ba      	ldr	r2, [r7, #24]
 8004694:	693b      	ldr	r3, [r7, #16]
 8004696:	4313      	orrs	r3, r2
 8004698:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800469a:	4a1e      	ldr	r2, [pc, #120]	; (8004714 <HAL_GPIO_Init+0x350>)
 800469c:	69bb      	ldr	r3, [r7, #24]
 800469e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80046a0:	4b1c      	ldr	r3, [pc, #112]	; (8004714 <HAL_GPIO_Init+0x350>)
 80046a2:	68db      	ldr	r3, [r3, #12]
 80046a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80046a6:	693b      	ldr	r3, [r7, #16]
 80046a8:	43db      	mvns	r3, r3
 80046aa:	69ba      	ldr	r2, [r7, #24]
 80046ac:	4013      	ands	r3, r2
 80046ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80046b0:	683b      	ldr	r3, [r7, #0]
 80046b2:	685b      	ldr	r3, [r3, #4]
 80046b4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d003      	beq.n	80046c4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80046bc:	69ba      	ldr	r2, [r7, #24]
 80046be:	693b      	ldr	r3, [r7, #16]
 80046c0:	4313      	orrs	r3, r2
 80046c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80046c4:	4a13      	ldr	r2, [pc, #76]	; (8004714 <HAL_GPIO_Init+0x350>)
 80046c6:	69bb      	ldr	r3, [r7, #24]
 80046c8:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 80046ca:	69fb      	ldr	r3, [r7, #28]
 80046cc:	3301      	adds	r3, #1
 80046ce:	61fb      	str	r3, [r7, #28]
 80046d0:	69fb      	ldr	r3, [r7, #28]
 80046d2:	2b0f      	cmp	r3, #15
 80046d4:	f67f ae86 	bls.w	80043e4 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80046d8:	bf00      	nop
 80046da:	3724      	adds	r7, #36	; 0x24
 80046dc:	46bd      	mov	sp, r7
 80046de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e2:	4770      	bx	lr
 80046e4:	40023800 	.word	0x40023800
 80046e8:	40013800 	.word	0x40013800
 80046ec:	40020000 	.word	0x40020000
 80046f0:	40020400 	.word	0x40020400
 80046f4:	40020800 	.word	0x40020800
 80046f8:	40020c00 	.word	0x40020c00
 80046fc:	40021000 	.word	0x40021000
 8004700:	40021400 	.word	0x40021400
 8004704:	40021800 	.word	0x40021800
 8004708:	40021c00 	.word	0x40021c00
 800470c:	40022000 	.word	0x40022000
 8004710:	40022400 	.word	0x40022400
 8004714:	40013c00 	.word	0x40013c00

08004718 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004718:	b480      	push	{r7}
 800471a:	b085      	sub	sp, #20
 800471c:	af00      	add	r7, sp, #0
 800471e:	6078      	str	r0, [r7, #4]
 8004720:	460b      	mov	r3, r1
 8004722:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	691a      	ldr	r2, [r3, #16]
 8004728:	887b      	ldrh	r3, [r7, #2]
 800472a:	4013      	ands	r3, r2
 800472c:	2b00      	cmp	r3, #0
 800472e:	d002      	beq.n	8004736 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004730:	2301      	movs	r3, #1
 8004732:	73fb      	strb	r3, [r7, #15]
 8004734:	e001      	b.n	800473a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004736:	2300      	movs	r3, #0
 8004738:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800473a:	7bfb      	ldrb	r3, [r7, #15]
}
 800473c:	4618      	mov	r0, r3
 800473e:	3714      	adds	r7, #20
 8004740:	46bd      	mov	sp, r7
 8004742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004746:	4770      	bx	lr

08004748 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004748:	b480      	push	{r7}
 800474a:	b083      	sub	sp, #12
 800474c:	af00      	add	r7, sp, #0
 800474e:	6078      	str	r0, [r7, #4]
 8004750:	460b      	mov	r3, r1
 8004752:	807b      	strh	r3, [r7, #2]
 8004754:	4613      	mov	r3, r2
 8004756:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004758:	787b      	ldrb	r3, [r7, #1]
 800475a:	2b00      	cmp	r3, #0
 800475c:	d003      	beq.n	8004766 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800475e:	887a      	ldrh	r2, [r7, #2]
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8004764:	e003      	b.n	800476e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8004766:	887b      	ldrh	r3, [r7, #2]
 8004768:	041a      	lsls	r2, r3, #16
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	619a      	str	r2, [r3, #24]
}
 800476e:	bf00      	nop
 8004770:	370c      	adds	r7, #12
 8004772:	46bd      	mov	sp, r7
 8004774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004778:	4770      	bx	lr
	...

0800477c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800477c:	b580      	push	{r7, lr}
 800477e:	b082      	sub	sp, #8
 8004780:	af00      	add	r7, sp, #0
 8004782:	4603      	mov	r3, r0
 8004784:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004786:	4b08      	ldr	r3, [pc, #32]	; (80047a8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004788:	695a      	ldr	r2, [r3, #20]
 800478a:	88fb      	ldrh	r3, [r7, #6]
 800478c:	4013      	ands	r3, r2
 800478e:	2b00      	cmp	r3, #0
 8004790:	d006      	beq.n	80047a0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004792:	4a05      	ldr	r2, [pc, #20]	; (80047a8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004794:	88fb      	ldrh	r3, [r7, #6]
 8004796:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004798:	88fb      	ldrh	r3, [r7, #6]
 800479a:	4618      	mov	r0, r3
 800479c:	f7fc ffd4 	bl	8001748 <HAL_GPIO_EXTI_Callback>
  }
}
 80047a0:	bf00      	nop
 80047a2:	3708      	adds	r7, #8
 80047a4:	46bd      	mov	sp, r7
 80047a6:	bd80      	pop	{r7, pc}
 80047a8:	40013c00 	.word	0x40013c00

080047ac <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80047ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80047ae:	b08f      	sub	sp, #60	; 0x3c
 80047b0:	af0a      	add	r7, sp, #40	; 0x28
 80047b2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d101      	bne.n	80047be <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80047ba:	2301      	movs	r3, #1
 80047bc:	e116      	b.n	80049ec <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 80047ca:	b2db      	uxtb	r3, r3
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d106      	bne.n	80047de <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	2200      	movs	r2, #0
 80047d4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80047d8:	6878      	ldr	r0, [r7, #4]
 80047da:	f7fd fe77 	bl	80024cc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	2203      	movs	r2, #3
 80047e2:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80047e6:	68bb      	ldr	r3, [r7, #8]
 80047e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d102      	bne.n	80047f8 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	2200      	movs	r2, #0
 80047f6:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	4618      	mov	r0, r3
 80047fe:	f003 fc81 	bl	8008104 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	603b      	str	r3, [r7, #0]
 8004808:	687e      	ldr	r6, [r7, #4]
 800480a:	466d      	mov	r5, sp
 800480c:	f106 0410 	add.w	r4, r6, #16
 8004810:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004812:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004814:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004816:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004818:	e894 0003 	ldmia.w	r4, {r0, r1}
 800481c:	e885 0003 	stmia.w	r5, {r0, r1}
 8004820:	1d33      	adds	r3, r6, #4
 8004822:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004824:	6838      	ldr	r0, [r7, #0]
 8004826:	f003 fc15 	bl	8008054 <USB_CoreInit>
 800482a:	4603      	mov	r3, r0
 800482c:	2b00      	cmp	r3, #0
 800482e:	d005      	beq.n	800483c <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	2202      	movs	r2, #2
 8004834:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8004838:	2301      	movs	r3, #1
 800483a:	e0d7      	b.n	80049ec <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	2100      	movs	r1, #0
 8004842:	4618      	mov	r0, r3
 8004844:	f003 fc6f 	bl	8008126 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004848:	2300      	movs	r3, #0
 800484a:	73fb      	strb	r3, [r7, #15]
 800484c:	e04a      	b.n	80048e4 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800484e:	7bfa      	ldrb	r2, [r7, #15]
 8004850:	6879      	ldr	r1, [r7, #4]
 8004852:	4613      	mov	r3, r2
 8004854:	00db      	lsls	r3, r3, #3
 8004856:	1a9b      	subs	r3, r3, r2
 8004858:	009b      	lsls	r3, r3, #2
 800485a:	440b      	add	r3, r1
 800485c:	333d      	adds	r3, #61	; 0x3d
 800485e:	2201      	movs	r2, #1
 8004860:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004862:	7bfa      	ldrb	r2, [r7, #15]
 8004864:	6879      	ldr	r1, [r7, #4]
 8004866:	4613      	mov	r3, r2
 8004868:	00db      	lsls	r3, r3, #3
 800486a:	1a9b      	subs	r3, r3, r2
 800486c:	009b      	lsls	r3, r3, #2
 800486e:	440b      	add	r3, r1
 8004870:	333c      	adds	r3, #60	; 0x3c
 8004872:	7bfa      	ldrb	r2, [r7, #15]
 8004874:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004876:	7bfa      	ldrb	r2, [r7, #15]
 8004878:	7bfb      	ldrb	r3, [r7, #15]
 800487a:	b298      	uxth	r0, r3
 800487c:	6879      	ldr	r1, [r7, #4]
 800487e:	4613      	mov	r3, r2
 8004880:	00db      	lsls	r3, r3, #3
 8004882:	1a9b      	subs	r3, r3, r2
 8004884:	009b      	lsls	r3, r3, #2
 8004886:	440b      	add	r3, r1
 8004888:	3342      	adds	r3, #66	; 0x42
 800488a:	4602      	mov	r2, r0
 800488c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800488e:	7bfa      	ldrb	r2, [r7, #15]
 8004890:	6879      	ldr	r1, [r7, #4]
 8004892:	4613      	mov	r3, r2
 8004894:	00db      	lsls	r3, r3, #3
 8004896:	1a9b      	subs	r3, r3, r2
 8004898:	009b      	lsls	r3, r3, #2
 800489a:	440b      	add	r3, r1
 800489c:	333f      	adds	r3, #63	; 0x3f
 800489e:	2200      	movs	r2, #0
 80048a0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80048a2:	7bfa      	ldrb	r2, [r7, #15]
 80048a4:	6879      	ldr	r1, [r7, #4]
 80048a6:	4613      	mov	r3, r2
 80048a8:	00db      	lsls	r3, r3, #3
 80048aa:	1a9b      	subs	r3, r3, r2
 80048ac:	009b      	lsls	r3, r3, #2
 80048ae:	440b      	add	r3, r1
 80048b0:	3344      	adds	r3, #68	; 0x44
 80048b2:	2200      	movs	r2, #0
 80048b4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80048b6:	7bfa      	ldrb	r2, [r7, #15]
 80048b8:	6879      	ldr	r1, [r7, #4]
 80048ba:	4613      	mov	r3, r2
 80048bc:	00db      	lsls	r3, r3, #3
 80048be:	1a9b      	subs	r3, r3, r2
 80048c0:	009b      	lsls	r3, r3, #2
 80048c2:	440b      	add	r3, r1
 80048c4:	3348      	adds	r3, #72	; 0x48
 80048c6:	2200      	movs	r2, #0
 80048c8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80048ca:	7bfa      	ldrb	r2, [r7, #15]
 80048cc:	6879      	ldr	r1, [r7, #4]
 80048ce:	4613      	mov	r3, r2
 80048d0:	00db      	lsls	r3, r3, #3
 80048d2:	1a9b      	subs	r3, r3, r2
 80048d4:	009b      	lsls	r3, r3, #2
 80048d6:	440b      	add	r3, r1
 80048d8:	3350      	adds	r3, #80	; 0x50
 80048da:	2200      	movs	r2, #0
 80048dc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80048de:	7bfb      	ldrb	r3, [r7, #15]
 80048e0:	3301      	adds	r3, #1
 80048e2:	73fb      	strb	r3, [r7, #15]
 80048e4:	7bfa      	ldrb	r2, [r7, #15]
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	685b      	ldr	r3, [r3, #4]
 80048ea:	429a      	cmp	r2, r3
 80048ec:	d3af      	bcc.n	800484e <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80048ee:	2300      	movs	r3, #0
 80048f0:	73fb      	strb	r3, [r7, #15]
 80048f2:	e044      	b.n	800497e <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80048f4:	7bfa      	ldrb	r2, [r7, #15]
 80048f6:	6879      	ldr	r1, [r7, #4]
 80048f8:	4613      	mov	r3, r2
 80048fa:	00db      	lsls	r3, r3, #3
 80048fc:	1a9b      	subs	r3, r3, r2
 80048fe:	009b      	lsls	r3, r3, #2
 8004900:	440b      	add	r3, r1
 8004902:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8004906:	2200      	movs	r2, #0
 8004908:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800490a:	7bfa      	ldrb	r2, [r7, #15]
 800490c:	6879      	ldr	r1, [r7, #4]
 800490e:	4613      	mov	r3, r2
 8004910:	00db      	lsls	r3, r3, #3
 8004912:	1a9b      	subs	r3, r3, r2
 8004914:	009b      	lsls	r3, r3, #2
 8004916:	440b      	add	r3, r1
 8004918:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 800491c:	7bfa      	ldrb	r2, [r7, #15]
 800491e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004920:	7bfa      	ldrb	r2, [r7, #15]
 8004922:	6879      	ldr	r1, [r7, #4]
 8004924:	4613      	mov	r3, r2
 8004926:	00db      	lsls	r3, r3, #3
 8004928:	1a9b      	subs	r3, r3, r2
 800492a:	009b      	lsls	r3, r3, #2
 800492c:	440b      	add	r3, r1
 800492e:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8004932:	2200      	movs	r2, #0
 8004934:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004936:	7bfa      	ldrb	r2, [r7, #15]
 8004938:	6879      	ldr	r1, [r7, #4]
 800493a:	4613      	mov	r3, r2
 800493c:	00db      	lsls	r3, r3, #3
 800493e:	1a9b      	subs	r3, r3, r2
 8004940:	009b      	lsls	r3, r3, #2
 8004942:	440b      	add	r3, r1
 8004944:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8004948:	2200      	movs	r2, #0
 800494a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800494c:	7bfa      	ldrb	r2, [r7, #15]
 800494e:	6879      	ldr	r1, [r7, #4]
 8004950:	4613      	mov	r3, r2
 8004952:	00db      	lsls	r3, r3, #3
 8004954:	1a9b      	subs	r3, r3, r2
 8004956:	009b      	lsls	r3, r3, #2
 8004958:	440b      	add	r3, r1
 800495a:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800495e:	2200      	movs	r2, #0
 8004960:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004962:	7bfa      	ldrb	r2, [r7, #15]
 8004964:	6879      	ldr	r1, [r7, #4]
 8004966:	4613      	mov	r3, r2
 8004968:	00db      	lsls	r3, r3, #3
 800496a:	1a9b      	subs	r3, r3, r2
 800496c:	009b      	lsls	r3, r3, #2
 800496e:	440b      	add	r3, r1
 8004970:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8004974:	2200      	movs	r2, #0
 8004976:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004978:	7bfb      	ldrb	r3, [r7, #15]
 800497a:	3301      	adds	r3, #1
 800497c:	73fb      	strb	r3, [r7, #15]
 800497e:	7bfa      	ldrb	r2, [r7, #15]
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	685b      	ldr	r3, [r3, #4]
 8004984:	429a      	cmp	r2, r3
 8004986:	d3b5      	bcc.n	80048f4 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	603b      	str	r3, [r7, #0]
 800498e:	687e      	ldr	r6, [r7, #4]
 8004990:	466d      	mov	r5, sp
 8004992:	f106 0410 	add.w	r4, r6, #16
 8004996:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004998:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800499a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800499c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800499e:	e894 0003 	ldmia.w	r4, {r0, r1}
 80049a2:	e885 0003 	stmia.w	r5, {r0, r1}
 80049a6:	1d33      	adds	r3, r6, #4
 80049a8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80049aa:	6838      	ldr	r0, [r7, #0]
 80049ac:	f003 fbe6 	bl	800817c <USB_DevInit>
 80049b0:	4603      	mov	r3, r0
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d005      	beq.n	80049c2 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	2202      	movs	r2, #2
 80049ba:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80049be:	2301      	movs	r3, #1
 80049c0:	e014      	b.n	80049ec <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	2200      	movs	r2, #0
 80049c6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	2201      	movs	r2, #1
 80049ce:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049d6:	2b01      	cmp	r3, #1
 80049d8:	d102      	bne.n	80049e0 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80049da:	6878      	ldr	r0, [r7, #4]
 80049dc:	f000 f80a 	bl	80049f4 <HAL_PCDEx_ActivateLPM>
  }
  
  (void)USB_DevDisconnect(hpcd->Instance);
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	4618      	mov	r0, r3
 80049e6:	f003 fd98 	bl	800851a <USB_DevDisconnect>

  return HAL_OK;
 80049ea:	2300      	movs	r3, #0
}
 80049ec:	4618      	mov	r0, r3
 80049ee:	3714      	adds	r7, #20
 80049f0:	46bd      	mov	sp, r7
 80049f2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080049f4 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80049f4:	b480      	push	{r7}
 80049f6:	b085      	sub	sp, #20
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	2201      	movs	r2, #1
 8004a06:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	2200      	movs	r2, #0
 8004a0e:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	699b      	ldr	r3, [r3, #24]
 8004a16:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004a22:	4b05      	ldr	r3, [pc, #20]	; (8004a38 <HAL_PCDEx_ActivateLPM+0x44>)
 8004a24:	4313      	orrs	r3, r2
 8004a26:	68fa      	ldr	r2, [r7, #12]
 8004a28:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8004a2a:	2300      	movs	r3, #0
}
 8004a2c:	4618      	mov	r0, r3
 8004a2e:	3714      	adds	r7, #20
 8004a30:	46bd      	mov	sp, r7
 8004a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a36:	4770      	bx	lr
 8004a38:	10000003 	.word	0x10000003

08004a3c <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004a3c:	b480      	push	{r7}
 8004a3e:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004a40:	4b05      	ldr	r3, [pc, #20]	; (8004a58 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	4a04      	ldr	r2, [pc, #16]	; (8004a58 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004a46:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a4a:	6013      	str	r3, [r2, #0]
}
 8004a4c:	bf00      	nop
 8004a4e:	46bd      	mov	sp, r7
 8004a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a54:	4770      	bx	lr
 8004a56:	bf00      	nop
 8004a58:	40007000 	.word	0x40007000

08004a5c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004a5c:	b580      	push	{r7, lr}
 8004a5e:	b086      	sub	sp, #24
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8004a64:	2300      	movs	r3, #0
 8004a66:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d101      	bne.n	8004a72 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8004a6e:	2301      	movs	r3, #1
 8004a70:	e291      	b.n	8004f96 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f003 0301 	and.w	r3, r3, #1
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	f000 8087 	beq.w	8004b8e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004a80:	4b96      	ldr	r3, [pc, #600]	; (8004cdc <HAL_RCC_OscConfig+0x280>)
 8004a82:	689b      	ldr	r3, [r3, #8]
 8004a84:	f003 030c 	and.w	r3, r3, #12
 8004a88:	2b04      	cmp	r3, #4
 8004a8a:	d00c      	beq.n	8004aa6 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004a8c:	4b93      	ldr	r3, [pc, #588]	; (8004cdc <HAL_RCC_OscConfig+0x280>)
 8004a8e:	689b      	ldr	r3, [r3, #8]
 8004a90:	f003 030c 	and.w	r3, r3, #12
 8004a94:	2b08      	cmp	r3, #8
 8004a96:	d112      	bne.n	8004abe <HAL_RCC_OscConfig+0x62>
 8004a98:	4b90      	ldr	r3, [pc, #576]	; (8004cdc <HAL_RCC_OscConfig+0x280>)
 8004a9a:	685b      	ldr	r3, [r3, #4]
 8004a9c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004aa0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004aa4:	d10b      	bne.n	8004abe <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004aa6:	4b8d      	ldr	r3, [pc, #564]	; (8004cdc <HAL_RCC_OscConfig+0x280>)
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d06c      	beq.n	8004b8c <HAL_RCC_OscConfig+0x130>
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	685b      	ldr	r3, [r3, #4]
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d168      	bne.n	8004b8c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8004aba:	2301      	movs	r3, #1
 8004abc:	e26b      	b.n	8004f96 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	685b      	ldr	r3, [r3, #4]
 8004ac2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004ac6:	d106      	bne.n	8004ad6 <HAL_RCC_OscConfig+0x7a>
 8004ac8:	4b84      	ldr	r3, [pc, #528]	; (8004cdc <HAL_RCC_OscConfig+0x280>)
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	4a83      	ldr	r2, [pc, #524]	; (8004cdc <HAL_RCC_OscConfig+0x280>)
 8004ace:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ad2:	6013      	str	r3, [r2, #0]
 8004ad4:	e02e      	b.n	8004b34 <HAL_RCC_OscConfig+0xd8>
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	685b      	ldr	r3, [r3, #4]
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d10c      	bne.n	8004af8 <HAL_RCC_OscConfig+0x9c>
 8004ade:	4b7f      	ldr	r3, [pc, #508]	; (8004cdc <HAL_RCC_OscConfig+0x280>)
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	4a7e      	ldr	r2, [pc, #504]	; (8004cdc <HAL_RCC_OscConfig+0x280>)
 8004ae4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004ae8:	6013      	str	r3, [r2, #0]
 8004aea:	4b7c      	ldr	r3, [pc, #496]	; (8004cdc <HAL_RCC_OscConfig+0x280>)
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	4a7b      	ldr	r2, [pc, #492]	; (8004cdc <HAL_RCC_OscConfig+0x280>)
 8004af0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004af4:	6013      	str	r3, [r2, #0]
 8004af6:	e01d      	b.n	8004b34 <HAL_RCC_OscConfig+0xd8>
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	685b      	ldr	r3, [r3, #4]
 8004afc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004b00:	d10c      	bne.n	8004b1c <HAL_RCC_OscConfig+0xc0>
 8004b02:	4b76      	ldr	r3, [pc, #472]	; (8004cdc <HAL_RCC_OscConfig+0x280>)
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	4a75      	ldr	r2, [pc, #468]	; (8004cdc <HAL_RCC_OscConfig+0x280>)
 8004b08:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004b0c:	6013      	str	r3, [r2, #0]
 8004b0e:	4b73      	ldr	r3, [pc, #460]	; (8004cdc <HAL_RCC_OscConfig+0x280>)
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	4a72      	ldr	r2, [pc, #456]	; (8004cdc <HAL_RCC_OscConfig+0x280>)
 8004b14:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b18:	6013      	str	r3, [r2, #0]
 8004b1a:	e00b      	b.n	8004b34 <HAL_RCC_OscConfig+0xd8>
 8004b1c:	4b6f      	ldr	r3, [pc, #444]	; (8004cdc <HAL_RCC_OscConfig+0x280>)
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	4a6e      	ldr	r2, [pc, #440]	; (8004cdc <HAL_RCC_OscConfig+0x280>)
 8004b22:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004b26:	6013      	str	r3, [r2, #0]
 8004b28:	4b6c      	ldr	r3, [pc, #432]	; (8004cdc <HAL_RCC_OscConfig+0x280>)
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	4a6b      	ldr	r2, [pc, #428]	; (8004cdc <HAL_RCC_OscConfig+0x280>)
 8004b2e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004b32:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	685b      	ldr	r3, [r3, #4]
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d013      	beq.n	8004b64 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b3c:	f7fd fd9c 	bl	8002678 <HAL_GetTick>
 8004b40:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b42:	e008      	b.n	8004b56 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b44:	f7fd fd98 	bl	8002678 <HAL_GetTick>
 8004b48:	4602      	mov	r2, r0
 8004b4a:	693b      	ldr	r3, [r7, #16]
 8004b4c:	1ad3      	subs	r3, r2, r3
 8004b4e:	2b64      	cmp	r3, #100	; 0x64
 8004b50:	d901      	bls.n	8004b56 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004b52:	2303      	movs	r3, #3
 8004b54:	e21f      	b.n	8004f96 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b56:	4b61      	ldr	r3, [pc, #388]	; (8004cdc <HAL_RCC_OscConfig+0x280>)
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d0f0      	beq.n	8004b44 <HAL_RCC_OscConfig+0xe8>
 8004b62:	e014      	b.n	8004b8e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b64:	f7fd fd88 	bl	8002678 <HAL_GetTick>
 8004b68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b6a:	e008      	b.n	8004b7e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b6c:	f7fd fd84 	bl	8002678 <HAL_GetTick>
 8004b70:	4602      	mov	r2, r0
 8004b72:	693b      	ldr	r3, [r7, #16]
 8004b74:	1ad3      	subs	r3, r2, r3
 8004b76:	2b64      	cmp	r3, #100	; 0x64
 8004b78:	d901      	bls.n	8004b7e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8004b7a:	2303      	movs	r3, #3
 8004b7c:	e20b      	b.n	8004f96 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b7e:	4b57      	ldr	r3, [pc, #348]	; (8004cdc <HAL_RCC_OscConfig+0x280>)
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d1f0      	bne.n	8004b6c <HAL_RCC_OscConfig+0x110>
 8004b8a:	e000      	b.n	8004b8e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b8c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f003 0302 	and.w	r3, r3, #2
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d069      	beq.n	8004c6e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004b9a:	4b50      	ldr	r3, [pc, #320]	; (8004cdc <HAL_RCC_OscConfig+0x280>)
 8004b9c:	689b      	ldr	r3, [r3, #8]
 8004b9e:	f003 030c 	and.w	r3, r3, #12
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d00b      	beq.n	8004bbe <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004ba6:	4b4d      	ldr	r3, [pc, #308]	; (8004cdc <HAL_RCC_OscConfig+0x280>)
 8004ba8:	689b      	ldr	r3, [r3, #8]
 8004baa:	f003 030c 	and.w	r3, r3, #12
 8004bae:	2b08      	cmp	r3, #8
 8004bb0:	d11c      	bne.n	8004bec <HAL_RCC_OscConfig+0x190>
 8004bb2:	4b4a      	ldr	r3, [pc, #296]	; (8004cdc <HAL_RCC_OscConfig+0x280>)
 8004bb4:	685b      	ldr	r3, [r3, #4]
 8004bb6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d116      	bne.n	8004bec <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004bbe:	4b47      	ldr	r3, [pc, #284]	; (8004cdc <HAL_RCC_OscConfig+0x280>)
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	f003 0302 	and.w	r3, r3, #2
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d005      	beq.n	8004bd6 <HAL_RCC_OscConfig+0x17a>
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	68db      	ldr	r3, [r3, #12]
 8004bce:	2b01      	cmp	r3, #1
 8004bd0:	d001      	beq.n	8004bd6 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8004bd2:	2301      	movs	r3, #1
 8004bd4:	e1df      	b.n	8004f96 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004bd6:	4b41      	ldr	r3, [pc, #260]	; (8004cdc <HAL_RCC_OscConfig+0x280>)
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	691b      	ldr	r3, [r3, #16]
 8004be2:	00db      	lsls	r3, r3, #3
 8004be4:	493d      	ldr	r1, [pc, #244]	; (8004cdc <HAL_RCC_OscConfig+0x280>)
 8004be6:	4313      	orrs	r3, r2
 8004be8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004bea:	e040      	b.n	8004c6e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	68db      	ldr	r3, [r3, #12]
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d023      	beq.n	8004c3c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004bf4:	4b39      	ldr	r3, [pc, #228]	; (8004cdc <HAL_RCC_OscConfig+0x280>)
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	4a38      	ldr	r2, [pc, #224]	; (8004cdc <HAL_RCC_OscConfig+0x280>)
 8004bfa:	f043 0301 	orr.w	r3, r3, #1
 8004bfe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c00:	f7fd fd3a 	bl	8002678 <HAL_GetTick>
 8004c04:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c06:	e008      	b.n	8004c1a <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c08:	f7fd fd36 	bl	8002678 <HAL_GetTick>
 8004c0c:	4602      	mov	r2, r0
 8004c0e:	693b      	ldr	r3, [r7, #16]
 8004c10:	1ad3      	subs	r3, r2, r3
 8004c12:	2b02      	cmp	r3, #2
 8004c14:	d901      	bls.n	8004c1a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8004c16:	2303      	movs	r3, #3
 8004c18:	e1bd      	b.n	8004f96 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c1a:	4b30      	ldr	r3, [pc, #192]	; (8004cdc <HAL_RCC_OscConfig+0x280>)
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f003 0302 	and.w	r3, r3, #2
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d0f0      	beq.n	8004c08 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c26:	4b2d      	ldr	r3, [pc, #180]	; (8004cdc <HAL_RCC_OscConfig+0x280>)
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	691b      	ldr	r3, [r3, #16]
 8004c32:	00db      	lsls	r3, r3, #3
 8004c34:	4929      	ldr	r1, [pc, #164]	; (8004cdc <HAL_RCC_OscConfig+0x280>)
 8004c36:	4313      	orrs	r3, r2
 8004c38:	600b      	str	r3, [r1, #0]
 8004c3a:	e018      	b.n	8004c6e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004c3c:	4b27      	ldr	r3, [pc, #156]	; (8004cdc <HAL_RCC_OscConfig+0x280>)
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	4a26      	ldr	r2, [pc, #152]	; (8004cdc <HAL_RCC_OscConfig+0x280>)
 8004c42:	f023 0301 	bic.w	r3, r3, #1
 8004c46:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c48:	f7fd fd16 	bl	8002678 <HAL_GetTick>
 8004c4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004c4e:	e008      	b.n	8004c62 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c50:	f7fd fd12 	bl	8002678 <HAL_GetTick>
 8004c54:	4602      	mov	r2, r0
 8004c56:	693b      	ldr	r3, [r7, #16]
 8004c58:	1ad3      	subs	r3, r2, r3
 8004c5a:	2b02      	cmp	r3, #2
 8004c5c:	d901      	bls.n	8004c62 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004c5e:	2303      	movs	r3, #3
 8004c60:	e199      	b.n	8004f96 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004c62:	4b1e      	ldr	r3, [pc, #120]	; (8004cdc <HAL_RCC_OscConfig+0x280>)
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f003 0302 	and.w	r3, r3, #2
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d1f0      	bne.n	8004c50 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	f003 0308 	and.w	r3, r3, #8
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d038      	beq.n	8004cec <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	695b      	ldr	r3, [r3, #20]
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d019      	beq.n	8004cb6 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004c82:	4b16      	ldr	r3, [pc, #88]	; (8004cdc <HAL_RCC_OscConfig+0x280>)
 8004c84:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004c86:	4a15      	ldr	r2, [pc, #84]	; (8004cdc <HAL_RCC_OscConfig+0x280>)
 8004c88:	f043 0301 	orr.w	r3, r3, #1
 8004c8c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c8e:	f7fd fcf3 	bl	8002678 <HAL_GetTick>
 8004c92:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c94:	e008      	b.n	8004ca8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c96:	f7fd fcef 	bl	8002678 <HAL_GetTick>
 8004c9a:	4602      	mov	r2, r0
 8004c9c:	693b      	ldr	r3, [r7, #16]
 8004c9e:	1ad3      	subs	r3, r2, r3
 8004ca0:	2b02      	cmp	r3, #2
 8004ca2:	d901      	bls.n	8004ca8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004ca4:	2303      	movs	r3, #3
 8004ca6:	e176      	b.n	8004f96 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004ca8:	4b0c      	ldr	r3, [pc, #48]	; (8004cdc <HAL_RCC_OscConfig+0x280>)
 8004caa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004cac:	f003 0302 	and.w	r3, r3, #2
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d0f0      	beq.n	8004c96 <HAL_RCC_OscConfig+0x23a>
 8004cb4:	e01a      	b.n	8004cec <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004cb6:	4b09      	ldr	r3, [pc, #36]	; (8004cdc <HAL_RCC_OscConfig+0x280>)
 8004cb8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004cba:	4a08      	ldr	r2, [pc, #32]	; (8004cdc <HAL_RCC_OscConfig+0x280>)
 8004cbc:	f023 0301 	bic.w	r3, r3, #1
 8004cc0:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004cc2:	f7fd fcd9 	bl	8002678 <HAL_GetTick>
 8004cc6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004cc8:	e00a      	b.n	8004ce0 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004cca:	f7fd fcd5 	bl	8002678 <HAL_GetTick>
 8004cce:	4602      	mov	r2, r0
 8004cd0:	693b      	ldr	r3, [r7, #16]
 8004cd2:	1ad3      	subs	r3, r2, r3
 8004cd4:	2b02      	cmp	r3, #2
 8004cd6:	d903      	bls.n	8004ce0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004cd8:	2303      	movs	r3, #3
 8004cda:	e15c      	b.n	8004f96 <HAL_RCC_OscConfig+0x53a>
 8004cdc:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004ce0:	4b91      	ldr	r3, [pc, #580]	; (8004f28 <HAL_RCC_OscConfig+0x4cc>)
 8004ce2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004ce4:	f003 0302 	and.w	r3, r3, #2
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d1ee      	bne.n	8004cca <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f003 0304 	and.w	r3, r3, #4
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	f000 80a4 	beq.w	8004e42 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004cfa:	4b8b      	ldr	r3, [pc, #556]	; (8004f28 <HAL_RCC_OscConfig+0x4cc>)
 8004cfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cfe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d10d      	bne.n	8004d22 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d06:	4b88      	ldr	r3, [pc, #544]	; (8004f28 <HAL_RCC_OscConfig+0x4cc>)
 8004d08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d0a:	4a87      	ldr	r2, [pc, #540]	; (8004f28 <HAL_RCC_OscConfig+0x4cc>)
 8004d0c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004d10:	6413      	str	r3, [r2, #64]	; 0x40
 8004d12:	4b85      	ldr	r3, [pc, #532]	; (8004f28 <HAL_RCC_OscConfig+0x4cc>)
 8004d14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d1a:	60bb      	str	r3, [r7, #8]
 8004d1c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004d1e:	2301      	movs	r3, #1
 8004d20:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004d22:	4b82      	ldr	r3, [pc, #520]	; (8004f2c <HAL_RCC_OscConfig+0x4d0>)
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d118      	bne.n	8004d60 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8004d2e:	4b7f      	ldr	r3, [pc, #508]	; (8004f2c <HAL_RCC_OscConfig+0x4d0>)
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	4a7e      	ldr	r2, [pc, #504]	; (8004f2c <HAL_RCC_OscConfig+0x4d0>)
 8004d34:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d38:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004d3a:	f7fd fc9d 	bl	8002678 <HAL_GetTick>
 8004d3e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004d40:	e008      	b.n	8004d54 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d42:	f7fd fc99 	bl	8002678 <HAL_GetTick>
 8004d46:	4602      	mov	r2, r0
 8004d48:	693b      	ldr	r3, [r7, #16]
 8004d4a:	1ad3      	subs	r3, r2, r3
 8004d4c:	2b64      	cmp	r3, #100	; 0x64
 8004d4e:	d901      	bls.n	8004d54 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004d50:	2303      	movs	r3, #3
 8004d52:	e120      	b.n	8004f96 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004d54:	4b75      	ldr	r3, [pc, #468]	; (8004f2c <HAL_RCC_OscConfig+0x4d0>)
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d0f0      	beq.n	8004d42 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	689b      	ldr	r3, [r3, #8]
 8004d64:	2b01      	cmp	r3, #1
 8004d66:	d106      	bne.n	8004d76 <HAL_RCC_OscConfig+0x31a>
 8004d68:	4b6f      	ldr	r3, [pc, #444]	; (8004f28 <HAL_RCC_OscConfig+0x4cc>)
 8004d6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d6c:	4a6e      	ldr	r2, [pc, #440]	; (8004f28 <HAL_RCC_OscConfig+0x4cc>)
 8004d6e:	f043 0301 	orr.w	r3, r3, #1
 8004d72:	6713      	str	r3, [r2, #112]	; 0x70
 8004d74:	e02d      	b.n	8004dd2 <HAL_RCC_OscConfig+0x376>
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	689b      	ldr	r3, [r3, #8]
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d10c      	bne.n	8004d98 <HAL_RCC_OscConfig+0x33c>
 8004d7e:	4b6a      	ldr	r3, [pc, #424]	; (8004f28 <HAL_RCC_OscConfig+0x4cc>)
 8004d80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d82:	4a69      	ldr	r2, [pc, #420]	; (8004f28 <HAL_RCC_OscConfig+0x4cc>)
 8004d84:	f023 0301 	bic.w	r3, r3, #1
 8004d88:	6713      	str	r3, [r2, #112]	; 0x70
 8004d8a:	4b67      	ldr	r3, [pc, #412]	; (8004f28 <HAL_RCC_OscConfig+0x4cc>)
 8004d8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d8e:	4a66      	ldr	r2, [pc, #408]	; (8004f28 <HAL_RCC_OscConfig+0x4cc>)
 8004d90:	f023 0304 	bic.w	r3, r3, #4
 8004d94:	6713      	str	r3, [r2, #112]	; 0x70
 8004d96:	e01c      	b.n	8004dd2 <HAL_RCC_OscConfig+0x376>
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	689b      	ldr	r3, [r3, #8]
 8004d9c:	2b05      	cmp	r3, #5
 8004d9e:	d10c      	bne.n	8004dba <HAL_RCC_OscConfig+0x35e>
 8004da0:	4b61      	ldr	r3, [pc, #388]	; (8004f28 <HAL_RCC_OscConfig+0x4cc>)
 8004da2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004da4:	4a60      	ldr	r2, [pc, #384]	; (8004f28 <HAL_RCC_OscConfig+0x4cc>)
 8004da6:	f043 0304 	orr.w	r3, r3, #4
 8004daa:	6713      	str	r3, [r2, #112]	; 0x70
 8004dac:	4b5e      	ldr	r3, [pc, #376]	; (8004f28 <HAL_RCC_OscConfig+0x4cc>)
 8004dae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004db0:	4a5d      	ldr	r2, [pc, #372]	; (8004f28 <HAL_RCC_OscConfig+0x4cc>)
 8004db2:	f043 0301 	orr.w	r3, r3, #1
 8004db6:	6713      	str	r3, [r2, #112]	; 0x70
 8004db8:	e00b      	b.n	8004dd2 <HAL_RCC_OscConfig+0x376>
 8004dba:	4b5b      	ldr	r3, [pc, #364]	; (8004f28 <HAL_RCC_OscConfig+0x4cc>)
 8004dbc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004dbe:	4a5a      	ldr	r2, [pc, #360]	; (8004f28 <HAL_RCC_OscConfig+0x4cc>)
 8004dc0:	f023 0301 	bic.w	r3, r3, #1
 8004dc4:	6713      	str	r3, [r2, #112]	; 0x70
 8004dc6:	4b58      	ldr	r3, [pc, #352]	; (8004f28 <HAL_RCC_OscConfig+0x4cc>)
 8004dc8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004dca:	4a57      	ldr	r2, [pc, #348]	; (8004f28 <HAL_RCC_OscConfig+0x4cc>)
 8004dcc:	f023 0304 	bic.w	r3, r3, #4
 8004dd0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	689b      	ldr	r3, [r3, #8]
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d015      	beq.n	8004e06 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004dda:	f7fd fc4d 	bl	8002678 <HAL_GetTick>
 8004dde:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004de0:	e00a      	b.n	8004df8 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004de2:	f7fd fc49 	bl	8002678 <HAL_GetTick>
 8004de6:	4602      	mov	r2, r0
 8004de8:	693b      	ldr	r3, [r7, #16]
 8004dea:	1ad3      	subs	r3, r2, r3
 8004dec:	f241 3288 	movw	r2, #5000	; 0x1388
 8004df0:	4293      	cmp	r3, r2
 8004df2:	d901      	bls.n	8004df8 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8004df4:	2303      	movs	r3, #3
 8004df6:	e0ce      	b.n	8004f96 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004df8:	4b4b      	ldr	r3, [pc, #300]	; (8004f28 <HAL_RCC_OscConfig+0x4cc>)
 8004dfa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004dfc:	f003 0302 	and.w	r3, r3, #2
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d0ee      	beq.n	8004de2 <HAL_RCC_OscConfig+0x386>
 8004e04:	e014      	b.n	8004e30 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e06:	f7fd fc37 	bl	8002678 <HAL_GetTick>
 8004e0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004e0c:	e00a      	b.n	8004e24 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e0e:	f7fd fc33 	bl	8002678 <HAL_GetTick>
 8004e12:	4602      	mov	r2, r0
 8004e14:	693b      	ldr	r3, [r7, #16]
 8004e16:	1ad3      	subs	r3, r2, r3
 8004e18:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e1c:	4293      	cmp	r3, r2
 8004e1e:	d901      	bls.n	8004e24 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8004e20:	2303      	movs	r3, #3
 8004e22:	e0b8      	b.n	8004f96 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004e24:	4b40      	ldr	r3, [pc, #256]	; (8004f28 <HAL_RCC_OscConfig+0x4cc>)
 8004e26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e28:	f003 0302 	and.w	r3, r3, #2
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d1ee      	bne.n	8004e0e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004e30:	7dfb      	ldrb	r3, [r7, #23]
 8004e32:	2b01      	cmp	r3, #1
 8004e34:	d105      	bne.n	8004e42 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004e36:	4b3c      	ldr	r3, [pc, #240]	; (8004f28 <HAL_RCC_OscConfig+0x4cc>)
 8004e38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e3a:	4a3b      	ldr	r2, [pc, #236]	; (8004f28 <HAL_RCC_OscConfig+0x4cc>)
 8004e3c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004e40:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	699b      	ldr	r3, [r3, #24]
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	f000 80a4 	beq.w	8004f94 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004e4c:	4b36      	ldr	r3, [pc, #216]	; (8004f28 <HAL_RCC_OscConfig+0x4cc>)
 8004e4e:	689b      	ldr	r3, [r3, #8]
 8004e50:	f003 030c 	and.w	r3, r3, #12
 8004e54:	2b08      	cmp	r3, #8
 8004e56:	d06b      	beq.n	8004f30 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	699b      	ldr	r3, [r3, #24]
 8004e5c:	2b02      	cmp	r3, #2
 8004e5e:	d149      	bne.n	8004ef4 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e60:	4b31      	ldr	r3, [pc, #196]	; (8004f28 <HAL_RCC_OscConfig+0x4cc>)
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	4a30      	ldr	r2, [pc, #192]	; (8004f28 <HAL_RCC_OscConfig+0x4cc>)
 8004e66:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004e6a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e6c:	f7fd fc04 	bl	8002678 <HAL_GetTick>
 8004e70:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e72:	e008      	b.n	8004e86 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e74:	f7fd fc00 	bl	8002678 <HAL_GetTick>
 8004e78:	4602      	mov	r2, r0
 8004e7a:	693b      	ldr	r3, [r7, #16]
 8004e7c:	1ad3      	subs	r3, r2, r3
 8004e7e:	2b02      	cmp	r3, #2
 8004e80:	d901      	bls.n	8004e86 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8004e82:	2303      	movs	r3, #3
 8004e84:	e087      	b.n	8004f96 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e86:	4b28      	ldr	r3, [pc, #160]	; (8004f28 <HAL_RCC_OscConfig+0x4cc>)
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d1f0      	bne.n	8004e74 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	69da      	ldr	r2, [r3, #28]
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	6a1b      	ldr	r3, [r3, #32]
 8004e9a:	431a      	orrs	r2, r3
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ea0:	019b      	lsls	r3, r3, #6
 8004ea2:	431a      	orrs	r2, r3
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ea8:	085b      	lsrs	r3, r3, #1
 8004eaa:	3b01      	subs	r3, #1
 8004eac:	041b      	lsls	r3, r3, #16
 8004eae:	431a      	orrs	r2, r3
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004eb4:	061b      	lsls	r3, r3, #24
 8004eb6:	4313      	orrs	r3, r2
 8004eb8:	4a1b      	ldr	r2, [pc, #108]	; (8004f28 <HAL_RCC_OscConfig+0x4cc>)
 8004eba:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004ebe:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004ec0:	4b19      	ldr	r3, [pc, #100]	; (8004f28 <HAL_RCC_OscConfig+0x4cc>)
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	4a18      	ldr	r2, [pc, #96]	; (8004f28 <HAL_RCC_OscConfig+0x4cc>)
 8004ec6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004eca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ecc:	f7fd fbd4 	bl	8002678 <HAL_GetTick>
 8004ed0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ed2:	e008      	b.n	8004ee6 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ed4:	f7fd fbd0 	bl	8002678 <HAL_GetTick>
 8004ed8:	4602      	mov	r2, r0
 8004eda:	693b      	ldr	r3, [r7, #16]
 8004edc:	1ad3      	subs	r3, r2, r3
 8004ede:	2b02      	cmp	r3, #2
 8004ee0:	d901      	bls.n	8004ee6 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8004ee2:	2303      	movs	r3, #3
 8004ee4:	e057      	b.n	8004f96 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ee6:	4b10      	ldr	r3, [pc, #64]	; (8004f28 <HAL_RCC_OscConfig+0x4cc>)
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d0f0      	beq.n	8004ed4 <HAL_RCC_OscConfig+0x478>
 8004ef2:	e04f      	b.n	8004f94 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004ef4:	4b0c      	ldr	r3, [pc, #48]	; (8004f28 <HAL_RCC_OscConfig+0x4cc>)
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	4a0b      	ldr	r2, [pc, #44]	; (8004f28 <HAL_RCC_OscConfig+0x4cc>)
 8004efa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004efe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f00:	f7fd fbba 	bl	8002678 <HAL_GetTick>
 8004f04:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f06:	e008      	b.n	8004f1a <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f08:	f7fd fbb6 	bl	8002678 <HAL_GetTick>
 8004f0c:	4602      	mov	r2, r0
 8004f0e:	693b      	ldr	r3, [r7, #16]
 8004f10:	1ad3      	subs	r3, r2, r3
 8004f12:	2b02      	cmp	r3, #2
 8004f14:	d901      	bls.n	8004f1a <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8004f16:	2303      	movs	r3, #3
 8004f18:	e03d      	b.n	8004f96 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f1a:	4b03      	ldr	r3, [pc, #12]	; (8004f28 <HAL_RCC_OscConfig+0x4cc>)
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d1f0      	bne.n	8004f08 <HAL_RCC_OscConfig+0x4ac>
 8004f26:	e035      	b.n	8004f94 <HAL_RCC_OscConfig+0x538>
 8004f28:	40023800 	.word	0x40023800
 8004f2c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8004f30:	4b1b      	ldr	r3, [pc, #108]	; (8004fa0 <HAL_RCC_OscConfig+0x544>)
 8004f32:	685b      	ldr	r3, [r3, #4]
 8004f34:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	699b      	ldr	r3, [r3, #24]
 8004f3a:	2b01      	cmp	r3, #1
 8004f3c:	d028      	beq.n	8004f90 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004f48:	429a      	cmp	r2, r3
 8004f4a:	d121      	bne.n	8004f90 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f56:	429a      	cmp	r2, r3
 8004f58:	d11a      	bne.n	8004f90 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004f5a:	68fa      	ldr	r2, [r7, #12]
 8004f5c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004f60:	4013      	ands	r3, r2
 8004f62:	687a      	ldr	r2, [r7, #4]
 8004f64:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004f66:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004f68:	4293      	cmp	r3, r2
 8004f6a:	d111      	bne.n	8004f90 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f76:	085b      	lsrs	r3, r3, #1
 8004f78:	3b01      	subs	r3, #1
 8004f7a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004f7c:	429a      	cmp	r2, r3
 8004f7e:	d107      	bne.n	8004f90 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f8a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004f8c:	429a      	cmp	r2, r3
 8004f8e:	d001      	beq.n	8004f94 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8004f90:	2301      	movs	r3, #1
 8004f92:	e000      	b.n	8004f96 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8004f94:	2300      	movs	r3, #0
}
 8004f96:	4618      	mov	r0, r3
 8004f98:	3718      	adds	r7, #24
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	bd80      	pop	{r7, pc}
 8004f9e:	bf00      	nop
 8004fa0:	40023800 	.word	0x40023800

08004fa4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	b084      	sub	sp, #16
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	6078      	str	r0, [r7, #4]
 8004fac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8004fae:	2300      	movs	r3, #0
 8004fb0:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d101      	bne.n	8004fbc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004fb8:	2301      	movs	r3, #1
 8004fba:	e0d0      	b.n	800515e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004fbc:	4b6a      	ldr	r3, [pc, #424]	; (8005168 <HAL_RCC_ClockConfig+0x1c4>)
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	f003 030f 	and.w	r3, r3, #15
 8004fc4:	683a      	ldr	r2, [r7, #0]
 8004fc6:	429a      	cmp	r2, r3
 8004fc8:	d910      	bls.n	8004fec <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004fca:	4b67      	ldr	r3, [pc, #412]	; (8005168 <HAL_RCC_ClockConfig+0x1c4>)
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	f023 020f 	bic.w	r2, r3, #15
 8004fd2:	4965      	ldr	r1, [pc, #404]	; (8005168 <HAL_RCC_ClockConfig+0x1c4>)
 8004fd4:	683b      	ldr	r3, [r7, #0]
 8004fd6:	4313      	orrs	r3, r2
 8004fd8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004fda:	4b63      	ldr	r3, [pc, #396]	; (8005168 <HAL_RCC_ClockConfig+0x1c4>)
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	f003 030f 	and.w	r3, r3, #15
 8004fe2:	683a      	ldr	r2, [r7, #0]
 8004fe4:	429a      	cmp	r2, r3
 8004fe6:	d001      	beq.n	8004fec <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004fe8:	2301      	movs	r3, #1
 8004fea:	e0b8      	b.n	800515e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	f003 0302 	and.w	r3, r3, #2
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d020      	beq.n	800503a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	f003 0304 	and.w	r3, r3, #4
 8005000:	2b00      	cmp	r3, #0
 8005002:	d005      	beq.n	8005010 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005004:	4b59      	ldr	r3, [pc, #356]	; (800516c <HAL_RCC_ClockConfig+0x1c8>)
 8005006:	689b      	ldr	r3, [r3, #8]
 8005008:	4a58      	ldr	r2, [pc, #352]	; (800516c <HAL_RCC_ClockConfig+0x1c8>)
 800500a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800500e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	f003 0308 	and.w	r3, r3, #8
 8005018:	2b00      	cmp	r3, #0
 800501a:	d005      	beq.n	8005028 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800501c:	4b53      	ldr	r3, [pc, #332]	; (800516c <HAL_RCC_ClockConfig+0x1c8>)
 800501e:	689b      	ldr	r3, [r3, #8]
 8005020:	4a52      	ldr	r2, [pc, #328]	; (800516c <HAL_RCC_ClockConfig+0x1c8>)
 8005022:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005026:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005028:	4b50      	ldr	r3, [pc, #320]	; (800516c <HAL_RCC_ClockConfig+0x1c8>)
 800502a:	689b      	ldr	r3, [r3, #8]
 800502c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	689b      	ldr	r3, [r3, #8]
 8005034:	494d      	ldr	r1, [pc, #308]	; (800516c <HAL_RCC_ClockConfig+0x1c8>)
 8005036:	4313      	orrs	r3, r2
 8005038:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f003 0301 	and.w	r3, r3, #1
 8005042:	2b00      	cmp	r3, #0
 8005044:	d040      	beq.n	80050c8 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	685b      	ldr	r3, [r3, #4]
 800504a:	2b01      	cmp	r3, #1
 800504c:	d107      	bne.n	800505e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800504e:	4b47      	ldr	r3, [pc, #284]	; (800516c <HAL_RCC_ClockConfig+0x1c8>)
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005056:	2b00      	cmp	r3, #0
 8005058:	d115      	bne.n	8005086 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800505a:	2301      	movs	r3, #1
 800505c:	e07f      	b.n	800515e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	685b      	ldr	r3, [r3, #4]
 8005062:	2b02      	cmp	r3, #2
 8005064:	d107      	bne.n	8005076 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005066:	4b41      	ldr	r3, [pc, #260]	; (800516c <HAL_RCC_ClockConfig+0x1c8>)
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800506e:	2b00      	cmp	r3, #0
 8005070:	d109      	bne.n	8005086 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005072:	2301      	movs	r3, #1
 8005074:	e073      	b.n	800515e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005076:	4b3d      	ldr	r3, [pc, #244]	; (800516c <HAL_RCC_ClockConfig+0x1c8>)
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f003 0302 	and.w	r3, r3, #2
 800507e:	2b00      	cmp	r3, #0
 8005080:	d101      	bne.n	8005086 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005082:	2301      	movs	r3, #1
 8005084:	e06b      	b.n	800515e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005086:	4b39      	ldr	r3, [pc, #228]	; (800516c <HAL_RCC_ClockConfig+0x1c8>)
 8005088:	689b      	ldr	r3, [r3, #8]
 800508a:	f023 0203 	bic.w	r2, r3, #3
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	685b      	ldr	r3, [r3, #4]
 8005092:	4936      	ldr	r1, [pc, #216]	; (800516c <HAL_RCC_ClockConfig+0x1c8>)
 8005094:	4313      	orrs	r3, r2
 8005096:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005098:	f7fd faee 	bl	8002678 <HAL_GetTick>
 800509c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800509e:	e00a      	b.n	80050b6 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80050a0:	f7fd faea 	bl	8002678 <HAL_GetTick>
 80050a4:	4602      	mov	r2, r0
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	1ad3      	subs	r3, r2, r3
 80050aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80050ae:	4293      	cmp	r3, r2
 80050b0:	d901      	bls.n	80050b6 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80050b2:	2303      	movs	r3, #3
 80050b4:	e053      	b.n	800515e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80050b6:	4b2d      	ldr	r3, [pc, #180]	; (800516c <HAL_RCC_ClockConfig+0x1c8>)
 80050b8:	689b      	ldr	r3, [r3, #8]
 80050ba:	f003 020c 	and.w	r2, r3, #12
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	685b      	ldr	r3, [r3, #4]
 80050c2:	009b      	lsls	r3, r3, #2
 80050c4:	429a      	cmp	r2, r3
 80050c6:	d1eb      	bne.n	80050a0 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80050c8:	4b27      	ldr	r3, [pc, #156]	; (8005168 <HAL_RCC_ClockConfig+0x1c4>)
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	f003 030f 	and.w	r3, r3, #15
 80050d0:	683a      	ldr	r2, [r7, #0]
 80050d2:	429a      	cmp	r2, r3
 80050d4:	d210      	bcs.n	80050f8 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80050d6:	4b24      	ldr	r3, [pc, #144]	; (8005168 <HAL_RCC_ClockConfig+0x1c4>)
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	f023 020f 	bic.w	r2, r3, #15
 80050de:	4922      	ldr	r1, [pc, #136]	; (8005168 <HAL_RCC_ClockConfig+0x1c4>)
 80050e0:	683b      	ldr	r3, [r7, #0]
 80050e2:	4313      	orrs	r3, r2
 80050e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80050e6:	4b20      	ldr	r3, [pc, #128]	; (8005168 <HAL_RCC_ClockConfig+0x1c4>)
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f003 030f 	and.w	r3, r3, #15
 80050ee:	683a      	ldr	r2, [r7, #0]
 80050f0:	429a      	cmp	r2, r3
 80050f2:	d001      	beq.n	80050f8 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80050f4:	2301      	movs	r3, #1
 80050f6:	e032      	b.n	800515e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f003 0304 	and.w	r3, r3, #4
 8005100:	2b00      	cmp	r3, #0
 8005102:	d008      	beq.n	8005116 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005104:	4b19      	ldr	r3, [pc, #100]	; (800516c <HAL_RCC_ClockConfig+0x1c8>)
 8005106:	689b      	ldr	r3, [r3, #8]
 8005108:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	68db      	ldr	r3, [r3, #12]
 8005110:	4916      	ldr	r1, [pc, #88]	; (800516c <HAL_RCC_ClockConfig+0x1c8>)
 8005112:	4313      	orrs	r3, r2
 8005114:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	f003 0308 	and.w	r3, r3, #8
 800511e:	2b00      	cmp	r3, #0
 8005120:	d009      	beq.n	8005136 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005122:	4b12      	ldr	r3, [pc, #72]	; (800516c <HAL_RCC_ClockConfig+0x1c8>)
 8005124:	689b      	ldr	r3, [r3, #8]
 8005126:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	691b      	ldr	r3, [r3, #16]
 800512e:	00db      	lsls	r3, r3, #3
 8005130:	490e      	ldr	r1, [pc, #56]	; (800516c <HAL_RCC_ClockConfig+0x1c8>)
 8005132:	4313      	orrs	r3, r2
 8005134:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005136:	f000 f821 	bl	800517c <HAL_RCC_GetSysClockFreq>
 800513a:	4601      	mov	r1, r0
 800513c:	4b0b      	ldr	r3, [pc, #44]	; (800516c <HAL_RCC_ClockConfig+0x1c8>)
 800513e:	689b      	ldr	r3, [r3, #8]
 8005140:	091b      	lsrs	r3, r3, #4
 8005142:	f003 030f 	and.w	r3, r3, #15
 8005146:	4a0a      	ldr	r2, [pc, #40]	; (8005170 <HAL_RCC_ClockConfig+0x1cc>)
 8005148:	5cd3      	ldrb	r3, [r2, r3]
 800514a:	fa21 f303 	lsr.w	r3, r1, r3
 800514e:	4a09      	ldr	r2, [pc, #36]	; (8005174 <HAL_RCC_ClockConfig+0x1d0>)
 8005150:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005152:	4b09      	ldr	r3, [pc, #36]	; (8005178 <HAL_RCC_ClockConfig+0x1d4>)
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	4618      	mov	r0, r3
 8005158:	f7fd fa4a 	bl	80025f0 <HAL_InitTick>

  return HAL_OK;
 800515c:	2300      	movs	r3, #0
}
 800515e:	4618      	mov	r0, r3
 8005160:	3710      	adds	r7, #16
 8005162:	46bd      	mov	sp, r7
 8005164:	bd80      	pop	{r7, pc}
 8005166:	bf00      	nop
 8005168:	40023c00 	.word	0x40023c00
 800516c:	40023800 	.word	0x40023800
 8005170:	0800c400 	.word	0x0800c400
 8005174:	20000004 	.word	0x20000004
 8005178:	20000008 	.word	0x20000008

0800517c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800517c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800517e:	b085      	sub	sp, #20
 8005180:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8005182:	2300      	movs	r3, #0
 8005184:	607b      	str	r3, [r7, #4]
 8005186:	2300      	movs	r3, #0
 8005188:	60fb      	str	r3, [r7, #12]
 800518a:	2300      	movs	r3, #0
 800518c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 800518e:	2300      	movs	r3, #0
 8005190:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005192:	4b63      	ldr	r3, [pc, #396]	; (8005320 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005194:	689b      	ldr	r3, [r3, #8]
 8005196:	f003 030c 	and.w	r3, r3, #12
 800519a:	2b04      	cmp	r3, #4
 800519c:	d007      	beq.n	80051ae <HAL_RCC_GetSysClockFreq+0x32>
 800519e:	2b08      	cmp	r3, #8
 80051a0:	d008      	beq.n	80051b4 <HAL_RCC_GetSysClockFreq+0x38>
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	f040 80b4 	bne.w	8005310 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80051a8:	4b5e      	ldr	r3, [pc, #376]	; (8005324 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80051aa:	60bb      	str	r3, [r7, #8]
      break;
 80051ac:	e0b3      	b.n	8005316 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80051ae:	4b5e      	ldr	r3, [pc, #376]	; (8005328 <HAL_RCC_GetSysClockFreq+0x1ac>)
 80051b0:	60bb      	str	r3, [r7, #8]
      break;
 80051b2:	e0b0      	b.n	8005316 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80051b4:	4b5a      	ldr	r3, [pc, #360]	; (8005320 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80051b6:	685b      	ldr	r3, [r3, #4]
 80051b8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80051bc:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80051be:	4b58      	ldr	r3, [pc, #352]	; (8005320 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80051c0:	685b      	ldr	r3, [r3, #4]
 80051c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d04a      	beq.n	8005260 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80051ca:	4b55      	ldr	r3, [pc, #340]	; (8005320 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80051cc:	685b      	ldr	r3, [r3, #4]
 80051ce:	099b      	lsrs	r3, r3, #6
 80051d0:	f04f 0400 	mov.w	r4, #0
 80051d4:	f240 11ff 	movw	r1, #511	; 0x1ff
 80051d8:	f04f 0200 	mov.w	r2, #0
 80051dc:	ea03 0501 	and.w	r5, r3, r1
 80051e0:	ea04 0602 	and.w	r6, r4, r2
 80051e4:	4629      	mov	r1, r5
 80051e6:	4632      	mov	r2, r6
 80051e8:	f04f 0300 	mov.w	r3, #0
 80051ec:	f04f 0400 	mov.w	r4, #0
 80051f0:	0154      	lsls	r4, r2, #5
 80051f2:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80051f6:	014b      	lsls	r3, r1, #5
 80051f8:	4619      	mov	r1, r3
 80051fa:	4622      	mov	r2, r4
 80051fc:	1b49      	subs	r1, r1, r5
 80051fe:	eb62 0206 	sbc.w	r2, r2, r6
 8005202:	f04f 0300 	mov.w	r3, #0
 8005206:	f04f 0400 	mov.w	r4, #0
 800520a:	0194      	lsls	r4, r2, #6
 800520c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8005210:	018b      	lsls	r3, r1, #6
 8005212:	1a5b      	subs	r3, r3, r1
 8005214:	eb64 0402 	sbc.w	r4, r4, r2
 8005218:	f04f 0100 	mov.w	r1, #0
 800521c:	f04f 0200 	mov.w	r2, #0
 8005220:	00e2      	lsls	r2, r4, #3
 8005222:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8005226:	00d9      	lsls	r1, r3, #3
 8005228:	460b      	mov	r3, r1
 800522a:	4614      	mov	r4, r2
 800522c:	195b      	adds	r3, r3, r5
 800522e:	eb44 0406 	adc.w	r4, r4, r6
 8005232:	f04f 0100 	mov.w	r1, #0
 8005236:	f04f 0200 	mov.w	r2, #0
 800523a:	0262      	lsls	r2, r4, #9
 800523c:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8005240:	0259      	lsls	r1, r3, #9
 8005242:	460b      	mov	r3, r1
 8005244:	4614      	mov	r4, r2
 8005246:	4618      	mov	r0, r3
 8005248:	4621      	mov	r1, r4
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	f04f 0400 	mov.w	r4, #0
 8005250:	461a      	mov	r2, r3
 8005252:	4623      	mov	r3, r4
 8005254:	f7fb fd38 	bl	8000cc8 <__aeabi_uldivmod>
 8005258:	4603      	mov	r3, r0
 800525a:	460c      	mov	r4, r1
 800525c:	60fb      	str	r3, [r7, #12]
 800525e:	e049      	b.n	80052f4 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005260:	4b2f      	ldr	r3, [pc, #188]	; (8005320 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005262:	685b      	ldr	r3, [r3, #4]
 8005264:	099b      	lsrs	r3, r3, #6
 8005266:	f04f 0400 	mov.w	r4, #0
 800526a:	f240 11ff 	movw	r1, #511	; 0x1ff
 800526e:	f04f 0200 	mov.w	r2, #0
 8005272:	ea03 0501 	and.w	r5, r3, r1
 8005276:	ea04 0602 	and.w	r6, r4, r2
 800527a:	4629      	mov	r1, r5
 800527c:	4632      	mov	r2, r6
 800527e:	f04f 0300 	mov.w	r3, #0
 8005282:	f04f 0400 	mov.w	r4, #0
 8005286:	0154      	lsls	r4, r2, #5
 8005288:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800528c:	014b      	lsls	r3, r1, #5
 800528e:	4619      	mov	r1, r3
 8005290:	4622      	mov	r2, r4
 8005292:	1b49      	subs	r1, r1, r5
 8005294:	eb62 0206 	sbc.w	r2, r2, r6
 8005298:	f04f 0300 	mov.w	r3, #0
 800529c:	f04f 0400 	mov.w	r4, #0
 80052a0:	0194      	lsls	r4, r2, #6
 80052a2:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80052a6:	018b      	lsls	r3, r1, #6
 80052a8:	1a5b      	subs	r3, r3, r1
 80052aa:	eb64 0402 	sbc.w	r4, r4, r2
 80052ae:	f04f 0100 	mov.w	r1, #0
 80052b2:	f04f 0200 	mov.w	r2, #0
 80052b6:	00e2      	lsls	r2, r4, #3
 80052b8:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80052bc:	00d9      	lsls	r1, r3, #3
 80052be:	460b      	mov	r3, r1
 80052c0:	4614      	mov	r4, r2
 80052c2:	195b      	adds	r3, r3, r5
 80052c4:	eb44 0406 	adc.w	r4, r4, r6
 80052c8:	f04f 0100 	mov.w	r1, #0
 80052cc:	f04f 0200 	mov.w	r2, #0
 80052d0:	02a2      	lsls	r2, r4, #10
 80052d2:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80052d6:	0299      	lsls	r1, r3, #10
 80052d8:	460b      	mov	r3, r1
 80052da:	4614      	mov	r4, r2
 80052dc:	4618      	mov	r0, r3
 80052de:	4621      	mov	r1, r4
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	f04f 0400 	mov.w	r4, #0
 80052e6:	461a      	mov	r2, r3
 80052e8:	4623      	mov	r3, r4
 80052ea:	f7fb fced 	bl	8000cc8 <__aeabi_uldivmod>
 80052ee:	4603      	mov	r3, r0
 80052f0:	460c      	mov	r4, r1
 80052f2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80052f4:	4b0a      	ldr	r3, [pc, #40]	; (8005320 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80052f6:	685b      	ldr	r3, [r3, #4]
 80052f8:	0c1b      	lsrs	r3, r3, #16
 80052fa:	f003 0303 	and.w	r3, r3, #3
 80052fe:	3301      	adds	r3, #1
 8005300:	005b      	lsls	r3, r3, #1
 8005302:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8005304:	68fa      	ldr	r2, [r7, #12]
 8005306:	683b      	ldr	r3, [r7, #0]
 8005308:	fbb2 f3f3 	udiv	r3, r2, r3
 800530c:	60bb      	str	r3, [r7, #8]
      break;
 800530e:	e002      	b.n	8005316 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005310:	4b04      	ldr	r3, [pc, #16]	; (8005324 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8005312:	60bb      	str	r3, [r7, #8]
      break;
 8005314:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005316:	68bb      	ldr	r3, [r7, #8]
}
 8005318:	4618      	mov	r0, r3
 800531a:	3714      	adds	r7, #20
 800531c:	46bd      	mov	sp, r7
 800531e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005320:	40023800 	.word	0x40023800
 8005324:	00f42400 	.word	0x00f42400
 8005328:	007a1200 	.word	0x007a1200

0800532c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800532c:	b480      	push	{r7}
 800532e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005330:	4b03      	ldr	r3, [pc, #12]	; (8005340 <HAL_RCC_GetHCLKFreq+0x14>)
 8005332:	681b      	ldr	r3, [r3, #0]
}
 8005334:	4618      	mov	r0, r3
 8005336:	46bd      	mov	sp, r7
 8005338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800533c:	4770      	bx	lr
 800533e:	bf00      	nop
 8005340:	20000004 	.word	0x20000004

08005344 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005344:	b580      	push	{r7, lr}
 8005346:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005348:	f7ff fff0 	bl	800532c <HAL_RCC_GetHCLKFreq>
 800534c:	4601      	mov	r1, r0
 800534e:	4b05      	ldr	r3, [pc, #20]	; (8005364 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005350:	689b      	ldr	r3, [r3, #8]
 8005352:	0a9b      	lsrs	r3, r3, #10
 8005354:	f003 0307 	and.w	r3, r3, #7
 8005358:	4a03      	ldr	r2, [pc, #12]	; (8005368 <HAL_RCC_GetPCLK1Freq+0x24>)
 800535a:	5cd3      	ldrb	r3, [r2, r3]
 800535c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005360:	4618      	mov	r0, r3
 8005362:	bd80      	pop	{r7, pc}
 8005364:	40023800 	.word	0x40023800
 8005368:	0800c410 	.word	0x0800c410

0800536c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800536c:	b580      	push	{r7, lr}
 800536e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005370:	f7ff ffdc 	bl	800532c <HAL_RCC_GetHCLKFreq>
 8005374:	4601      	mov	r1, r0
 8005376:	4b05      	ldr	r3, [pc, #20]	; (800538c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005378:	689b      	ldr	r3, [r3, #8]
 800537a:	0b5b      	lsrs	r3, r3, #13
 800537c:	f003 0307 	and.w	r3, r3, #7
 8005380:	4a03      	ldr	r2, [pc, #12]	; (8005390 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005382:	5cd3      	ldrb	r3, [r2, r3]
 8005384:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005388:	4618      	mov	r0, r3
 800538a:	bd80      	pop	{r7, pc}
 800538c:	40023800 	.word	0x40023800
 8005390:	0800c410 	.word	0x0800c410

08005394 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005394:	b580      	push	{r7, lr}
 8005396:	b088      	sub	sp, #32
 8005398:	af00      	add	r7, sp, #0
 800539a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800539c:	2300      	movs	r3, #0
 800539e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80053a0:	2300      	movs	r3, #0
 80053a2:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80053a4:	2300      	movs	r3, #0
 80053a6:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80053a8:	2300      	movs	r3, #0
 80053aa:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80053ac:	2300      	movs	r3, #0
 80053ae:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	f003 0301 	and.w	r3, r3, #1
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d012      	beq.n	80053e2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80053bc:	4b69      	ldr	r3, [pc, #420]	; (8005564 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80053be:	689b      	ldr	r3, [r3, #8]
 80053c0:	4a68      	ldr	r2, [pc, #416]	; (8005564 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80053c2:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80053c6:	6093      	str	r3, [r2, #8]
 80053c8:	4b66      	ldr	r3, [pc, #408]	; (8005564 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80053ca:	689a      	ldr	r2, [r3, #8]
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053d0:	4964      	ldr	r1, [pc, #400]	; (8005564 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80053d2:	4313      	orrs	r3, r2
 80053d4:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d101      	bne.n	80053e2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80053de:	2301      	movs	r3, #1
 80053e0:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d017      	beq.n	800541e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80053ee:	4b5d      	ldr	r3, [pc, #372]	; (8005564 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80053f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80053f4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053fc:	4959      	ldr	r1, [pc, #356]	; (8005564 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80053fe:	4313      	orrs	r3, r2
 8005400:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005408:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800540c:	d101      	bne.n	8005412 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800540e:	2301      	movs	r3, #1
 8005410:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005416:	2b00      	cmp	r3, #0
 8005418:	d101      	bne.n	800541e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800541a:	2301      	movs	r3, #1
 800541c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005426:	2b00      	cmp	r3, #0
 8005428:	d017      	beq.n	800545a <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800542a:	4b4e      	ldr	r3, [pc, #312]	; (8005564 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800542c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005430:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005438:	494a      	ldr	r1, [pc, #296]	; (8005564 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800543a:	4313      	orrs	r3, r2
 800543c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005444:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005448:	d101      	bne.n	800544e <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800544a:	2301      	movs	r3, #1
 800544c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005452:	2b00      	cmp	r3, #0
 8005454:	d101      	bne.n	800545a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8005456:	2301      	movs	r3, #1
 8005458:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005462:	2b00      	cmp	r3, #0
 8005464:	d001      	beq.n	800546a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8005466:	2301      	movs	r3, #1
 8005468:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f003 0320 	and.w	r3, r3, #32
 8005472:	2b00      	cmp	r3, #0
 8005474:	f000 808b 	beq.w	800558e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005478:	4b3a      	ldr	r3, [pc, #232]	; (8005564 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800547a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800547c:	4a39      	ldr	r2, [pc, #228]	; (8005564 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800547e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005482:	6413      	str	r3, [r2, #64]	; 0x40
 8005484:	4b37      	ldr	r3, [pc, #220]	; (8005564 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005486:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005488:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800548c:	60bb      	str	r3, [r7, #8]
 800548e:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005490:	4b35      	ldr	r3, [pc, #212]	; (8005568 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	4a34      	ldr	r2, [pc, #208]	; (8005568 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005496:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800549a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800549c:	f7fd f8ec 	bl	8002678 <HAL_GetTick>
 80054a0:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80054a2:	e008      	b.n	80054b6 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80054a4:	f7fd f8e8 	bl	8002678 <HAL_GetTick>
 80054a8:	4602      	mov	r2, r0
 80054aa:	697b      	ldr	r3, [r7, #20]
 80054ac:	1ad3      	subs	r3, r2, r3
 80054ae:	2b64      	cmp	r3, #100	; 0x64
 80054b0:	d901      	bls.n	80054b6 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80054b2:	2303      	movs	r3, #3
 80054b4:	e355      	b.n	8005b62 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80054b6:	4b2c      	ldr	r3, [pc, #176]	; (8005568 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d0f0      	beq.n	80054a4 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80054c2:	4b28      	ldr	r3, [pc, #160]	; (8005564 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80054c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80054ca:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80054cc:	693b      	ldr	r3, [r7, #16]
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d035      	beq.n	800553e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80054da:	693a      	ldr	r2, [r7, #16]
 80054dc:	429a      	cmp	r2, r3
 80054de:	d02e      	beq.n	800553e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80054e0:	4b20      	ldr	r3, [pc, #128]	; (8005564 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80054e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054e4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80054e8:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80054ea:	4b1e      	ldr	r3, [pc, #120]	; (8005564 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80054ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054ee:	4a1d      	ldr	r2, [pc, #116]	; (8005564 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80054f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80054f4:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80054f6:	4b1b      	ldr	r3, [pc, #108]	; (8005564 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80054f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054fa:	4a1a      	ldr	r2, [pc, #104]	; (8005564 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80054fc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005500:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8005502:	4a18      	ldr	r2, [pc, #96]	; (8005564 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005504:	693b      	ldr	r3, [r7, #16]
 8005506:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005508:	4b16      	ldr	r3, [pc, #88]	; (8005564 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800550a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800550c:	f003 0301 	and.w	r3, r3, #1
 8005510:	2b01      	cmp	r3, #1
 8005512:	d114      	bne.n	800553e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005514:	f7fd f8b0 	bl	8002678 <HAL_GetTick>
 8005518:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800551a:	e00a      	b.n	8005532 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800551c:	f7fd f8ac 	bl	8002678 <HAL_GetTick>
 8005520:	4602      	mov	r2, r0
 8005522:	697b      	ldr	r3, [r7, #20]
 8005524:	1ad3      	subs	r3, r2, r3
 8005526:	f241 3288 	movw	r2, #5000	; 0x1388
 800552a:	4293      	cmp	r3, r2
 800552c:	d901      	bls.n	8005532 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800552e:	2303      	movs	r3, #3
 8005530:	e317      	b.n	8005b62 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005532:	4b0c      	ldr	r3, [pc, #48]	; (8005564 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005534:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005536:	f003 0302 	and.w	r3, r3, #2
 800553a:	2b00      	cmp	r3, #0
 800553c:	d0ee      	beq.n	800551c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005542:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005546:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800554a:	d111      	bne.n	8005570 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 800554c:	4b05      	ldr	r3, [pc, #20]	; (8005564 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800554e:	689b      	ldr	r3, [r3, #8]
 8005550:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005558:	4b04      	ldr	r3, [pc, #16]	; (800556c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800555a:	400b      	ands	r3, r1
 800555c:	4901      	ldr	r1, [pc, #4]	; (8005564 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800555e:	4313      	orrs	r3, r2
 8005560:	608b      	str	r3, [r1, #8]
 8005562:	e00b      	b.n	800557c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8005564:	40023800 	.word	0x40023800
 8005568:	40007000 	.word	0x40007000
 800556c:	0ffffcff 	.word	0x0ffffcff
 8005570:	4bb0      	ldr	r3, [pc, #704]	; (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8005572:	689b      	ldr	r3, [r3, #8]
 8005574:	4aaf      	ldr	r2, [pc, #700]	; (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8005576:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800557a:	6093      	str	r3, [r2, #8]
 800557c:	4bad      	ldr	r3, [pc, #692]	; (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800557e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005584:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005588:	49aa      	ldr	r1, [pc, #680]	; (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800558a:	4313      	orrs	r3, r2
 800558c:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	f003 0310 	and.w	r3, r3, #16
 8005596:	2b00      	cmp	r3, #0
 8005598:	d010      	beq.n	80055bc <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800559a:	4ba6      	ldr	r3, [pc, #664]	; (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800559c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80055a0:	4aa4      	ldr	r2, [pc, #656]	; (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80055a2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80055a6:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80055aa:	4ba2      	ldr	r3, [pc, #648]	; (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80055ac:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055b4:	499f      	ldr	r1, [pc, #636]	; (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80055b6:	4313      	orrs	r3, r2
 80055b8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d00a      	beq.n	80055de <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80055c8:	4b9a      	ldr	r3, [pc, #616]	; (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80055ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80055ce:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80055d6:	4997      	ldr	r1, [pc, #604]	; (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80055d8:	4313      	orrs	r3, r2
 80055da:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d00a      	beq.n	8005600 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80055ea:	4b92      	ldr	r3, [pc, #584]	; (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80055ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80055f0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80055f8:	498e      	ldr	r1, [pc, #568]	; (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80055fa:	4313      	orrs	r3, r2
 80055fc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005608:	2b00      	cmp	r3, #0
 800560a:	d00a      	beq.n	8005622 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800560c:	4b89      	ldr	r3, [pc, #548]	; (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800560e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005612:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800561a:	4986      	ldr	r1, [pc, #536]	; (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800561c:	4313      	orrs	r3, r2
 800561e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800562a:	2b00      	cmp	r3, #0
 800562c:	d00a      	beq.n	8005644 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800562e:	4b81      	ldr	r3, [pc, #516]	; (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8005630:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005634:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800563c:	497d      	ldr	r1, [pc, #500]	; (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800563e:	4313      	orrs	r3, r2
 8005640:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800564c:	2b00      	cmp	r3, #0
 800564e:	d00a      	beq.n	8005666 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005650:	4b78      	ldr	r3, [pc, #480]	; (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8005652:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005656:	f023 0203 	bic.w	r2, r3, #3
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800565e:	4975      	ldr	r1, [pc, #468]	; (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8005660:	4313      	orrs	r3, r2
 8005662:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800566e:	2b00      	cmp	r3, #0
 8005670:	d00a      	beq.n	8005688 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005672:	4b70      	ldr	r3, [pc, #448]	; (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8005674:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005678:	f023 020c 	bic.w	r2, r3, #12
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005680:	496c      	ldr	r1, [pc, #432]	; (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8005682:	4313      	orrs	r3, r2
 8005684:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005690:	2b00      	cmp	r3, #0
 8005692:	d00a      	beq.n	80056aa <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005694:	4b67      	ldr	r3, [pc, #412]	; (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8005696:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800569a:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80056a2:	4964      	ldr	r1, [pc, #400]	; (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80056a4:	4313      	orrs	r3, r2
 80056a6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d00a      	beq.n	80056cc <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80056b6:	4b5f      	ldr	r3, [pc, #380]	; (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80056b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056bc:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80056c4:	495b      	ldr	r1, [pc, #364]	; (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80056c6:	4313      	orrs	r3, r2
 80056c8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d00a      	beq.n	80056ee <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80056d8:	4b56      	ldr	r3, [pc, #344]	; (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80056da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056de:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80056e6:	4953      	ldr	r1, [pc, #332]	; (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80056e8:	4313      	orrs	r3, r2
 80056ea:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d00a      	beq.n	8005710 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80056fa:	4b4e      	ldr	r3, [pc, #312]	; (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80056fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005700:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005708:	494a      	ldr	r1, [pc, #296]	; (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800570a:	4313      	orrs	r3, r2
 800570c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005718:	2b00      	cmp	r3, #0
 800571a:	d00a      	beq.n	8005732 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800571c:	4b45      	ldr	r3, [pc, #276]	; (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800571e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005722:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800572a:	4942      	ldr	r1, [pc, #264]	; (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800572c:	4313      	orrs	r3, r2
 800572e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800573a:	2b00      	cmp	r3, #0
 800573c:	d00a      	beq.n	8005754 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800573e:	4b3d      	ldr	r3, [pc, #244]	; (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8005740:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005744:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800574c:	4939      	ldr	r1, [pc, #228]	; (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800574e:	4313      	orrs	r3, r2
 8005750:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800575c:	2b00      	cmp	r3, #0
 800575e:	d00a      	beq.n	8005776 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005760:	4b34      	ldr	r3, [pc, #208]	; (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8005762:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005766:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800576e:	4931      	ldr	r1, [pc, #196]	; (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8005770:	4313      	orrs	r3, r2
 8005772:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800577e:	2b00      	cmp	r3, #0
 8005780:	d011      	beq.n	80057a6 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8005782:	4b2c      	ldr	r3, [pc, #176]	; (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8005784:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005788:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005790:	4928      	ldr	r1, [pc, #160]	; (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8005792:	4313      	orrs	r3, r2
 8005794:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800579c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80057a0:	d101      	bne.n	80057a6 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80057a2:	2301      	movs	r3, #1
 80057a4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	f003 0308 	and.w	r3, r3, #8
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d001      	beq.n	80057b6 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80057b2:	2301      	movs	r3, #1
 80057b4:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d00a      	beq.n	80057d8 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80057c2:	4b1c      	ldr	r3, [pc, #112]	; (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80057c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057c8:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80057d0:	4918      	ldr	r1, [pc, #96]	; (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80057d2:	4313      	orrs	r3, r2
 80057d4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d00b      	beq.n	80057fc <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80057e4:	4b13      	ldr	r3, [pc, #76]	; (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80057e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057ea:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80057f4:	490f      	ldr	r1, [pc, #60]	; (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80057f6:	4313      	orrs	r3, r2
 80057f8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 80057fc:	69fb      	ldr	r3, [r7, #28]
 80057fe:	2b01      	cmp	r3, #1
 8005800:	d005      	beq.n	800580e <HAL_RCCEx_PeriphCLKConfig+0x47a>
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800580a:	f040 80d8 	bne.w	80059be <HAL_RCCEx_PeriphCLKConfig+0x62a>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800580e:	4b09      	ldr	r3, [pc, #36]	; (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	4a08      	ldr	r2, [pc, #32]	; (8005834 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8005814:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005818:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800581a:	f7fc ff2d 	bl	8002678 <HAL_GetTick>
 800581e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005820:	e00a      	b.n	8005838 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005822:	f7fc ff29 	bl	8002678 <HAL_GetTick>
 8005826:	4602      	mov	r2, r0
 8005828:	697b      	ldr	r3, [r7, #20]
 800582a:	1ad3      	subs	r3, r2, r3
 800582c:	2b64      	cmp	r3, #100	; 0x64
 800582e:	d903      	bls.n	8005838 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005830:	2303      	movs	r3, #3
 8005832:	e196      	b.n	8005b62 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
 8005834:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005838:	4b6c      	ldr	r3, [pc, #432]	; (80059ec <HAL_RCCEx_PeriphCLKConfig+0x658>)
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005840:	2b00      	cmp	r3, #0
 8005842:	d1ee      	bne.n	8005822 <HAL_RCCEx_PeriphCLKConfig+0x48e>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	f003 0301 	and.w	r3, r3, #1
 800584c:	2b00      	cmp	r3, #0
 800584e:	d021      	beq.n	8005894 <HAL_RCCEx_PeriphCLKConfig+0x500>
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005854:	2b00      	cmp	r3, #0
 8005856:	d11d      	bne.n	8005894 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005858:	4b64      	ldr	r3, [pc, #400]	; (80059ec <HAL_RCCEx_PeriphCLKConfig+0x658>)
 800585a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800585e:	0c1b      	lsrs	r3, r3, #16
 8005860:	f003 0303 	and.w	r3, r3, #3
 8005864:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005866:	4b61      	ldr	r3, [pc, #388]	; (80059ec <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8005868:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800586c:	0e1b      	lsrs	r3, r3, #24
 800586e:	f003 030f 	and.w	r3, r3, #15
 8005872:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	685b      	ldr	r3, [r3, #4]
 8005878:	019a      	lsls	r2, r3, #6
 800587a:	693b      	ldr	r3, [r7, #16]
 800587c:	041b      	lsls	r3, r3, #16
 800587e:	431a      	orrs	r2, r3
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	061b      	lsls	r3, r3, #24
 8005884:	431a      	orrs	r2, r3
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	689b      	ldr	r3, [r3, #8]
 800588a:	071b      	lsls	r3, r3, #28
 800588c:	4957      	ldr	r1, [pc, #348]	; (80059ec <HAL_RCCEx_PeriphCLKConfig+0x658>)
 800588e:	4313      	orrs	r3, r2
 8005890:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800589c:	2b00      	cmp	r3, #0
 800589e:	d004      	beq.n	80058aa <HAL_RCCEx_PeriphCLKConfig+0x516>
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80058a4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80058a8:	d00a      	beq.n	80058c0 <HAL_RCCEx_PeriphCLKConfig+0x52c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d02e      	beq.n	8005914 <HAL_RCCEx_PeriphCLKConfig+0x580>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058ba:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80058be:	d129      	bne.n	8005914 <HAL_RCCEx_PeriphCLKConfig+0x580>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80058c0:	4b4a      	ldr	r3, [pc, #296]	; (80059ec <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80058c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80058c6:	0c1b      	lsrs	r3, r3, #16
 80058c8:	f003 0303 	and.w	r3, r3, #3
 80058cc:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80058ce:	4b47      	ldr	r3, [pc, #284]	; (80059ec <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80058d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80058d4:	0f1b      	lsrs	r3, r3, #28
 80058d6:	f003 0307 	and.w	r3, r3, #7
 80058da:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	685b      	ldr	r3, [r3, #4]
 80058e0:	019a      	lsls	r2, r3, #6
 80058e2:	693b      	ldr	r3, [r7, #16]
 80058e4:	041b      	lsls	r3, r3, #16
 80058e6:	431a      	orrs	r2, r3
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	68db      	ldr	r3, [r3, #12]
 80058ec:	061b      	lsls	r3, r3, #24
 80058ee:	431a      	orrs	r2, r3
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	071b      	lsls	r3, r3, #28
 80058f4:	493d      	ldr	r1, [pc, #244]	; (80059ec <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80058f6:	4313      	orrs	r3, r2
 80058f8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80058fc:	4b3b      	ldr	r3, [pc, #236]	; (80059ec <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80058fe:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005902:	f023 021f 	bic.w	r2, r3, #31
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800590a:	3b01      	subs	r3, #1
 800590c:	4937      	ldr	r1, [pc, #220]	; (80059ec <HAL_RCCEx_PeriphCLKConfig+0x658>)
 800590e:	4313      	orrs	r3, r2
 8005910:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800591c:	2b00      	cmp	r3, #0
 800591e:	d01d      	beq.n	800595c <HAL_RCCEx_PeriphCLKConfig+0x5c8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005920:	4b32      	ldr	r3, [pc, #200]	; (80059ec <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8005922:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005926:	0e1b      	lsrs	r3, r3, #24
 8005928:	f003 030f 	and.w	r3, r3, #15
 800592c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800592e:	4b2f      	ldr	r3, [pc, #188]	; (80059ec <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8005930:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005934:	0f1b      	lsrs	r3, r3, #28
 8005936:	f003 0307 	and.w	r3, r3, #7
 800593a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	685b      	ldr	r3, [r3, #4]
 8005940:	019a      	lsls	r2, r3, #6
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	691b      	ldr	r3, [r3, #16]
 8005946:	041b      	lsls	r3, r3, #16
 8005948:	431a      	orrs	r2, r3
 800594a:	693b      	ldr	r3, [r7, #16]
 800594c:	061b      	lsls	r3, r3, #24
 800594e:	431a      	orrs	r2, r3
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	071b      	lsls	r3, r3, #28
 8005954:	4925      	ldr	r1, [pc, #148]	; (80059ec <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8005956:	4313      	orrs	r3, r2
 8005958:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005964:	2b00      	cmp	r3, #0
 8005966:	d011      	beq.n	800598c <HAL_RCCEx_PeriphCLKConfig+0x5f8>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	685b      	ldr	r3, [r3, #4]
 800596c:	019a      	lsls	r2, r3, #6
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	691b      	ldr	r3, [r3, #16]
 8005972:	041b      	lsls	r3, r3, #16
 8005974:	431a      	orrs	r2, r3
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	68db      	ldr	r3, [r3, #12]
 800597a:	061b      	lsls	r3, r3, #24
 800597c:	431a      	orrs	r2, r3
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	689b      	ldr	r3, [r3, #8]
 8005982:	071b      	lsls	r3, r3, #28
 8005984:	4919      	ldr	r1, [pc, #100]	; (80059ec <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8005986:	4313      	orrs	r3, r2
 8005988:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800598c:	4b17      	ldr	r3, [pc, #92]	; (80059ec <HAL_RCCEx_PeriphCLKConfig+0x658>)
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	4a16      	ldr	r2, [pc, #88]	; (80059ec <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8005992:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005996:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005998:	f7fc fe6e 	bl	8002678 <HAL_GetTick>
 800599c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800599e:	e008      	b.n	80059b2 <HAL_RCCEx_PeriphCLKConfig+0x61e>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80059a0:	f7fc fe6a 	bl	8002678 <HAL_GetTick>
 80059a4:	4602      	mov	r2, r0
 80059a6:	697b      	ldr	r3, [r7, #20]
 80059a8:	1ad3      	subs	r3, r2, r3
 80059aa:	2b64      	cmp	r3, #100	; 0x64
 80059ac:	d901      	bls.n	80059b2 <HAL_RCCEx_PeriphCLKConfig+0x61e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80059ae:	2303      	movs	r3, #3
 80059b0:	e0d7      	b.n	8005b62 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80059b2:	4b0e      	ldr	r3, [pc, #56]	; (80059ec <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d0f0      	beq.n	80059a0 <HAL_RCCEx_PeriphCLKConfig+0x60c>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80059be:	69bb      	ldr	r3, [r7, #24]
 80059c0:	2b01      	cmp	r3, #1
 80059c2:	f040 80cd 	bne.w	8005b60 <HAL_RCCEx_PeriphCLKConfig+0x7cc>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80059c6:	4b09      	ldr	r3, [pc, #36]	; (80059ec <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	4a08      	ldr	r2, [pc, #32]	; (80059ec <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80059cc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80059d0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80059d2:	f7fc fe51 	bl	8002678 <HAL_GetTick>
 80059d6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80059d8:	e00a      	b.n	80059f0 <HAL_RCCEx_PeriphCLKConfig+0x65c>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80059da:	f7fc fe4d 	bl	8002678 <HAL_GetTick>
 80059de:	4602      	mov	r2, r0
 80059e0:	697b      	ldr	r3, [r7, #20]
 80059e2:	1ad3      	subs	r3, r2, r3
 80059e4:	2b64      	cmp	r3, #100	; 0x64
 80059e6:	d903      	bls.n	80059f0 <HAL_RCCEx_PeriphCLKConfig+0x65c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80059e8:	2303      	movs	r3, #3
 80059ea:	e0ba      	b.n	8005b62 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
 80059ec:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80059f0:	4b5e      	ldr	r3, [pc, #376]	; (8005b6c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80059f8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80059fc:	d0ed      	beq.n	80059da <HAL_RCCEx_PeriphCLKConfig+0x646>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d003      	beq.n	8005a12 <HAL_RCCEx_PeriphCLKConfig+0x67e>
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d009      	beq.n	8005a26 <HAL_RCCEx_PeriphCLKConfig+0x692>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d02e      	beq.n	8005a7c <HAL_RCCEx_PeriphCLKConfig+0x6e8>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d12a      	bne.n	8005a7c <HAL_RCCEx_PeriphCLKConfig+0x6e8>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005a26:	4b51      	ldr	r3, [pc, #324]	; (8005b6c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8005a28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a2c:	0c1b      	lsrs	r3, r3, #16
 8005a2e:	f003 0303 	and.w	r3, r3, #3
 8005a32:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005a34:	4b4d      	ldr	r3, [pc, #308]	; (8005b6c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8005a36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a3a:	0f1b      	lsrs	r3, r3, #28
 8005a3c:	f003 0307 	and.w	r3, r3, #7
 8005a40:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	695b      	ldr	r3, [r3, #20]
 8005a46:	019a      	lsls	r2, r3, #6
 8005a48:	693b      	ldr	r3, [r7, #16]
 8005a4a:	041b      	lsls	r3, r3, #16
 8005a4c:	431a      	orrs	r2, r3
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	699b      	ldr	r3, [r3, #24]
 8005a52:	061b      	lsls	r3, r3, #24
 8005a54:	431a      	orrs	r2, r3
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	071b      	lsls	r3, r3, #28
 8005a5a:	4944      	ldr	r1, [pc, #272]	; (8005b6c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8005a5c:	4313      	orrs	r3, r2
 8005a5e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005a62:	4b42      	ldr	r3, [pc, #264]	; (8005b6c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8005a64:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005a68:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a70:	3b01      	subs	r3, #1
 8005a72:	021b      	lsls	r3, r3, #8
 8005a74:	493d      	ldr	r1, [pc, #244]	; (8005b6c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8005a76:	4313      	orrs	r3, r2
 8005a78:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d022      	beq.n	8005ace <HAL_RCCEx_PeriphCLKConfig+0x73a>
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005a8c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005a90:	d11d      	bne.n	8005ace <HAL_RCCEx_PeriphCLKConfig+0x73a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005a92:	4b36      	ldr	r3, [pc, #216]	; (8005b6c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8005a94:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a98:	0e1b      	lsrs	r3, r3, #24
 8005a9a:	f003 030f 	and.w	r3, r3, #15
 8005a9e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005aa0:	4b32      	ldr	r3, [pc, #200]	; (8005b6c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8005aa2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005aa6:	0f1b      	lsrs	r3, r3, #28
 8005aa8:	f003 0307 	and.w	r3, r3, #7
 8005aac:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	695b      	ldr	r3, [r3, #20]
 8005ab2:	019a      	lsls	r2, r3, #6
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	6a1b      	ldr	r3, [r3, #32]
 8005ab8:	041b      	lsls	r3, r3, #16
 8005aba:	431a      	orrs	r2, r3
 8005abc:	693b      	ldr	r3, [r7, #16]
 8005abe:	061b      	lsls	r3, r3, #24
 8005ac0:	431a      	orrs	r2, r3
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	071b      	lsls	r3, r3, #28
 8005ac6:	4929      	ldr	r1, [pc, #164]	; (8005b6c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8005ac8:	4313      	orrs	r3, r2
 8005aca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	f003 0308 	and.w	r3, r3, #8
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d028      	beq.n	8005b2c <HAL_RCCEx_PeriphCLKConfig+0x798>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005ada:	4b24      	ldr	r3, [pc, #144]	; (8005b6c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8005adc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ae0:	0e1b      	lsrs	r3, r3, #24
 8005ae2:	f003 030f 	and.w	r3, r3, #15
 8005ae6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005ae8:	4b20      	ldr	r3, [pc, #128]	; (8005b6c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8005aea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005aee:	0c1b      	lsrs	r3, r3, #16
 8005af0:	f003 0303 	and.w	r3, r3, #3
 8005af4:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	695b      	ldr	r3, [r3, #20]
 8005afa:	019a      	lsls	r2, r3, #6
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	041b      	lsls	r3, r3, #16
 8005b00:	431a      	orrs	r2, r3
 8005b02:	693b      	ldr	r3, [r7, #16]
 8005b04:	061b      	lsls	r3, r3, #24
 8005b06:	431a      	orrs	r2, r3
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	69db      	ldr	r3, [r3, #28]
 8005b0c:	071b      	lsls	r3, r3, #28
 8005b0e:	4917      	ldr	r1, [pc, #92]	; (8005b6c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8005b10:	4313      	orrs	r3, r2
 8005b12:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8005b16:	4b15      	ldr	r3, [pc, #84]	; (8005b6c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8005b18:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005b1c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b24:	4911      	ldr	r1, [pc, #68]	; (8005b6c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8005b26:	4313      	orrs	r3, r2
 8005b28:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005b2c:	4b0f      	ldr	r3, [pc, #60]	; (8005b6c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	4a0e      	ldr	r2, [pc, #56]	; (8005b6c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8005b32:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005b36:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005b38:	f7fc fd9e 	bl	8002678 <HAL_GetTick>
 8005b3c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005b3e:	e008      	b.n	8005b52 <HAL_RCCEx_PeriphCLKConfig+0x7be>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005b40:	f7fc fd9a 	bl	8002678 <HAL_GetTick>
 8005b44:	4602      	mov	r2, r0
 8005b46:	697b      	ldr	r3, [r7, #20]
 8005b48:	1ad3      	subs	r3, r2, r3
 8005b4a:	2b64      	cmp	r3, #100	; 0x64
 8005b4c:	d901      	bls.n	8005b52 <HAL_RCCEx_PeriphCLKConfig+0x7be>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005b4e:	2303      	movs	r3, #3
 8005b50:	e007      	b.n	8005b62 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005b52:	4b06      	ldr	r3, [pc, #24]	; (8005b6c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005b5a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005b5e:	d1ef      	bne.n	8005b40 <HAL_RCCEx_PeriphCLKConfig+0x7ac>
      }
    }
  }
  return HAL_OK;
 8005b60:	2300      	movs	r3, #0
}
 8005b62:	4618      	mov	r0, r3
 8005b64:	3720      	adds	r7, #32
 8005b66:	46bd      	mov	sp, r7
 8005b68:	bd80      	pop	{r7, pc}
 8005b6a:	bf00      	nop
 8005b6c:	40023800 	.word	0x40023800

08005b70 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005b70:	b580      	push	{r7, lr}
 8005b72:	b082      	sub	sp, #8
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d101      	bne.n	8005b82 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005b7e:	2301      	movs	r3, #1
 8005b80:	e01d      	b.n	8005bbe <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b88:	b2db      	uxtb	r3, r3
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d106      	bne.n	8005b9c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	2200      	movs	r2, #0
 8005b92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005b96:	6878      	ldr	r0, [r7, #4]
 8005b98:	f7fc fa50 	bl	800203c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	2202      	movs	r2, #2
 8005ba0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681a      	ldr	r2, [r3, #0]
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	3304      	adds	r3, #4
 8005bac:	4619      	mov	r1, r3
 8005bae:	4610      	mov	r0, r2
 8005bb0:	f000 fd72 	bl	8006698 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	2201      	movs	r2, #1
 8005bb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005bbc:	2300      	movs	r3, #0
}
 8005bbe:	4618      	mov	r0, r3
 8005bc0:	3708      	adds	r7, #8
 8005bc2:	46bd      	mov	sp, r7
 8005bc4:	bd80      	pop	{r7, pc}
	...

08005bc8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005bc8:	b480      	push	{r7}
 8005bca:	b085      	sub	sp, #20
 8005bcc:	af00      	add	r7, sp, #0
 8005bce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	2202      	movs	r2, #2
 8005bd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	689a      	ldr	r2, [r3, #8]
 8005bde:	4b0e      	ldr	r3, [pc, #56]	; (8005c18 <HAL_TIM_Base_Start+0x50>)
 8005be0:	4013      	ands	r3, r2
 8005be2:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	2b06      	cmp	r3, #6
 8005be8:	d00b      	beq.n	8005c02 <HAL_TIM_Base_Start+0x3a>
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005bf0:	d007      	beq.n	8005c02 <HAL_TIM_Base_Start+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	681a      	ldr	r2, [r3, #0]
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	f042 0201 	orr.w	r2, r2, #1
 8005c00:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	2201      	movs	r2, #1
 8005c06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8005c0a:	2300      	movs	r3, #0
}
 8005c0c:	4618      	mov	r0, r3
 8005c0e:	3714      	adds	r7, #20
 8005c10:	46bd      	mov	sp, r7
 8005c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c16:	4770      	bx	lr
 8005c18:	00010007 	.word	0x00010007

08005c1c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005c1c:	b480      	push	{r7}
 8005c1e:	b085      	sub	sp, #20
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	68da      	ldr	r2, [r3, #12]
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	f042 0201 	orr.w	r2, r2, #1
 8005c32:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	689a      	ldr	r2, [r3, #8]
 8005c3a:	4b0c      	ldr	r3, [pc, #48]	; (8005c6c <HAL_TIM_Base_Start_IT+0x50>)
 8005c3c:	4013      	ands	r3, r2
 8005c3e:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	2b06      	cmp	r3, #6
 8005c44:	d00b      	beq.n	8005c5e <HAL_TIM_Base_Start_IT+0x42>
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005c4c:	d007      	beq.n	8005c5e <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	681a      	ldr	r2, [r3, #0]
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	f042 0201 	orr.w	r2, r2, #1
 8005c5c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005c5e:	2300      	movs	r3, #0
}
 8005c60:	4618      	mov	r0, r3
 8005c62:	3714      	adds	r7, #20
 8005c64:	46bd      	mov	sp, r7
 8005c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c6a:	4770      	bx	lr
 8005c6c:	00010007 	.word	0x00010007

08005c70 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8005c70:	b580      	push	{r7, lr}
 8005c72:	b082      	sub	sp, #8
 8005c74:	af00      	add	r7, sp, #0
 8005c76:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d101      	bne.n	8005c82 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8005c7e:	2301      	movs	r3, #1
 8005c80:	e01d      	b.n	8005cbe <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c88:	b2db      	uxtb	r3, r3
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d106      	bne.n	8005c9c <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	2200      	movs	r2, #0
 8005c92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8005c96:	6878      	ldr	r0, [r7, #4]
 8005c98:	f000 f815 	bl	8005cc6 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	2202      	movs	r2, #2
 8005ca0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681a      	ldr	r2, [r3, #0]
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	3304      	adds	r3, #4
 8005cac:	4619      	mov	r1, r3
 8005cae:	4610      	mov	r0, r2
 8005cb0:	f000 fcf2 	bl	8006698 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	2201      	movs	r2, #1
 8005cb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005cbc:	2300      	movs	r3, #0
}
 8005cbe:	4618      	mov	r0, r3
 8005cc0:	3708      	adds	r7, #8
 8005cc2:	46bd      	mov	sp, r7
 8005cc4:	bd80      	pop	{r7, pc}

08005cc6 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8005cc6:	b480      	push	{r7}
 8005cc8:	b083      	sub	sp, #12
 8005cca:	af00      	add	r7, sp, #0
 8005ccc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8005cce:	bf00      	nop
 8005cd0:	370c      	adds	r7, #12
 8005cd2:	46bd      	mov	sp, r7
 8005cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd8:	4770      	bx	lr
	...

08005cdc <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005cdc:	b580      	push	{r7, lr}
 8005cde:	b084      	sub	sp, #16
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	6078      	str	r0, [r7, #4]
 8005ce4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	2201      	movs	r2, #1
 8005cec:	6839      	ldr	r1, [r7, #0]
 8005cee:	4618      	mov	r0, r3
 8005cf0:	f001 f966 	bl	8006fc0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	4a17      	ldr	r2, [pc, #92]	; (8005d58 <HAL_TIM_OC_Start+0x7c>)
 8005cfa:	4293      	cmp	r3, r2
 8005cfc:	d004      	beq.n	8005d08 <HAL_TIM_OC_Start+0x2c>
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	4a16      	ldr	r2, [pc, #88]	; (8005d5c <HAL_TIM_OC_Start+0x80>)
 8005d04:	4293      	cmp	r3, r2
 8005d06:	d101      	bne.n	8005d0c <HAL_TIM_OC_Start+0x30>
 8005d08:	2301      	movs	r3, #1
 8005d0a:	e000      	b.n	8005d0e <HAL_TIM_OC_Start+0x32>
 8005d0c:	2300      	movs	r3, #0
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d007      	beq.n	8005d22 <HAL_TIM_OC_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005d20:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	689a      	ldr	r2, [r3, #8]
 8005d28:	4b0d      	ldr	r3, [pc, #52]	; (8005d60 <HAL_TIM_OC_Start+0x84>)
 8005d2a:	4013      	ands	r3, r2
 8005d2c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	2b06      	cmp	r3, #6
 8005d32:	d00b      	beq.n	8005d4c <HAL_TIM_OC_Start+0x70>
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005d3a:	d007      	beq.n	8005d4c <HAL_TIM_OC_Start+0x70>
  {
    __HAL_TIM_ENABLE(htim);
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	681a      	ldr	r2, [r3, #0]
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	f042 0201 	orr.w	r2, r2, #1
 8005d4a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005d4c:	2300      	movs	r3, #0
}
 8005d4e:	4618      	mov	r0, r3
 8005d50:	3710      	adds	r7, #16
 8005d52:	46bd      	mov	sp, r7
 8005d54:	bd80      	pop	{r7, pc}
 8005d56:	bf00      	nop
 8005d58:	40010000 	.word	0x40010000
 8005d5c:	40010400 	.word	0x40010400
 8005d60:	00010007 	.word	0x00010007

08005d64 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005d64:	b580      	push	{r7, lr}
 8005d66:	b082      	sub	sp, #8
 8005d68:	af00      	add	r7, sp, #0
 8005d6a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d101      	bne.n	8005d76 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005d72:	2301      	movs	r3, #1
 8005d74:	e01d      	b.n	8005db2 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d7c:	b2db      	uxtb	r3, r3
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d106      	bne.n	8005d90 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	2200      	movs	r2, #0
 8005d86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005d8a:	6878      	ldr	r0, [r7, #4]
 8005d8c:	f000 f815 	bl	8005dba <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	2202      	movs	r2, #2
 8005d94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681a      	ldr	r2, [r3, #0]
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	3304      	adds	r3, #4
 8005da0:	4619      	mov	r1, r3
 8005da2:	4610      	mov	r0, r2
 8005da4:	f000 fc78 	bl	8006698 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	2201      	movs	r2, #1
 8005dac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005db0:	2300      	movs	r3, #0
}
 8005db2:	4618      	mov	r0, r3
 8005db4:	3708      	adds	r7, #8
 8005db6:	46bd      	mov	sp, r7
 8005db8:	bd80      	pop	{r7, pc}

08005dba <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005dba:	b480      	push	{r7}
 8005dbc:	b083      	sub	sp, #12
 8005dbe:	af00      	add	r7, sp, #0
 8005dc0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005dc2:	bf00      	nop
 8005dc4:	370c      	adds	r7, #12
 8005dc6:	46bd      	mov	sp, r7
 8005dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dcc:	4770      	bx	lr
	...

08005dd0 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005dd0:	b580      	push	{r7, lr}
 8005dd2:	b084      	sub	sp, #16
 8005dd4:	af00      	add	r7, sp, #0
 8005dd6:	6078      	str	r0, [r7, #4]
 8005dd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8005dda:	683b      	ldr	r3, [r7, #0]
 8005ddc:	2b0c      	cmp	r3, #12
 8005dde:	d841      	bhi.n	8005e64 <HAL_TIM_PWM_Start_IT+0x94>
 8005de0:	a201      	add	r2, pc, #4	; (adr r2, 8005de8 <HAL_TIM_PWM_Start_IT+0x18>)
 8005de2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005de6:	bf00      	nop
 8005de8:	08005e1d 	.word	0x08005e1d
 8005dec:	08005e65 	.word	0x08005e65
 8005df0:	08005e65 	.word	0x08005e65
 8005df4:	08005e65 	.word	0x08005e65
 8005df8:	08005e2f 	.word	0x08005e2f
 8005dfc:	08005e65 	.word	0x08005e65
 8005e00:	08005e65 	.word	0x08005e65
 8005e04:	08005e65 	.word	0x08005e65
 8005e08:	08005e41 	.word	0x08005e41
 8005e0c:	08005e65 	.word	0x08005e65
 8005e10:	08005e65 	.word	0x08005e65
 8005e14:	08005e65 	.word	0x08005e65
 8005e18:	08005e53 	.word	0x08005e53
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	68da      	ldr	r2, [r3, #12]
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	f042 0202 	orr.w	r2, r2, #2
 8005e2a:	60da      	str	r2, [r3, #12]
      break;
 8005e2c:	e01b      	b.n	8005e66 <HAL_TIM_PWM_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	68da      	ldr	r2, [r3, #12]
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	f042 0204 	orr.w	r2, r2, #4
 8005e3c:	60da      	str	r2, [r3, #12]
      break;
 8005e3e:	e012      	b.n	8005e66 <HAL_TIM_PWM_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	68da      	ldr	r2, [r3, #12]
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	f042 0208 	orr.w	r2, r2, #8
 8005e4e:	60da      	str	r2, [r3, #12]
      break;
 8005e50:	e009      	b.n	8005e66 <HAL_TIM_PWM_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	68da      	ldr	r2, [r3, #12]
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	f042 0210 	orr.w	r2, r2, #16
 8005e60:	60da      	str	r2, [r3, #12]
      break;
 8005e62:	e000      	b.n	8005e66 <HAL_TIM_PWM_Start_IT+0x96>
    }

    default:
      break;
 8005e64:	bf00      	nop
  }

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	2201      	movs	r2, #1
 8005e6c:	6839      	ldr	r1, [r7, #0]
 8005e6e:	4618      	mov	r0, r3
 8005e70:	f001 f8a6 	bl	8006fc0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	4a17      	ldr	r2, [pc, #92]	; (8005ed8 <HAL_TIM_PWM_Start_IT+0x108>)
 8005e7a:	4293      	cmp	r3, r2
 8005e7c:	d004      	beq.n	8005e88 <HAL_TIM_PWM_Start_IT+0xb8>
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	4a16      	ldr	r2, [pc, #88]	; (8005edc <HAL_TIM_PWM_Start_IT+0x10c>)
 8005e84:	4293      	cmp	r3, r2
 8005e86:	d101      	bne.n	8005e8c <HAL_TIM_PWM_Start_IT+0xbc>
 8005e88:	2301      	movs	r3, #1
 8005e8a:	e000      	b.n	8005e8e <HAL_TIM_PWM_Start_IT+0xbe>
 8005e8c:	2300      	movs	r3, #0
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d007      	beq.n	8005ea2 <HAL_TIM_PWM_Start_IT+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005ea0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	689a      	ldr	r2, [r3, #8]
 8005ea8:	4b0d      	ldr	r3, [pc, #52]	; (8005ee0 <HAL_TIM_PWM_Start_IT+0x110>)
 8005eaa:	4013      	ands	r3, r2
 8005eac:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	2b06      	cmp	r3, #6
 8005eb2:	d00b      	beq.n	8005ecc <HAL_TIM_PWM_Start_IT+0xfc>
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005eba:	d007      	beq.n	8005ecc <HAL_TIM_PWM_Start_IT+0xfc>
  {
    __HAL_TIM_ENABLE(htim);
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	681a      	ldr	r2, [r3, #0]
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	f042 0201 	orr.w	r2, r2, #1
 8005eca:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005ecc:	2300      	movs	r3, #0
}
 8005ece:	4618      	mov	r0, r3
 8005ed0:	3710      	adds	r7, #16
 8005ed2:	46bd      	mov	sp, r7
 8005ed4:	bd80      	pop	{r7, pc}
 8005ed6:	bf00      	nop
 8005ed8:	40010000 	.word	0x40010000
 8005edc:	40010400 	.word	0x40010400
 8005ee0:	00010007 	.word	0x00010007

08005ee4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005ee4:	b580      	push	{r7, lr}
 8005ee6:	b082      	sub	sp, #8
 8005ee8:	af00      	add	r7, sp, #0
 8005eea:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	691b      	ldr	r3, [r3, #16]
 8005ef2:	f003 0302 	and.w	r3, r3, #2
 8005ef6:	2b02      	cmp	r3, #2
 8005ef8:	d122      	bne.n	8005f40 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	68db      	ldr	r3, [r3, #12]
 8005f00:	f003 0302 	and.w	r3, r3, #2
 8005f04:	2b02      	cmp	r3, #2
 8005f06:	d11b      	bne.n	8005f40 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	f06f 0202 	mvn.w	r2, #2
 8005f10:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	2201      	movs	r2, #1
 8005f16:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	699b      	ldr	r3, [r3, #24]
 8005f1e:	f003 0303 	and.w	r3, r3, #3
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d003      	beq.n	8005f2e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005f26:	6878      	ldr	r0, [r7, #4]
 8005f28:	f000 fb98 	bl	800665c <HAL_TIM_IC_CaptureCallback>
 8005f2c:	e005      	b.n	8005f3a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f2e:	6878      	ldr	r0, [r7, #4]
 8005f30:	f000 fb8a 	bl	8006648 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f34:	6878      	ldr	r0, [r7, #4]
 8005f36:	f000 fb9b 	bl	8006670 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	2200      	movs	r2, #0
 8005f3e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	691b      	ldr	r3, [r3, #16]
 8005f46:	f003 0304 	and.w	r3, r3, #4
 8005f4a:	2b04      	cmp	r3, #4
 8005f4c:	d122      	bne.n	8005f94 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	68db      	ldr	r3, [r3, #12]
 8005f54:	f003 0304 	and.w	r3, r3, #4
 8005f58:	2b04      	cmp	r3, #4
 8005f5a:	d11b      	bne.n	8005f94 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	f06f 0204 	mvn.w	r2, #4
 8005f64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	2202      	movs	r2, #2
 8005f6a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	699b      	ldr	r3, [r3, #24]
 8005f72:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d003      	beq.n	8005f82 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005f7a:	6878      	ldr	r0, [r7, #4]
 8005f7c:	f000 fb6e 	bl	800665c <HAL_TIM_IC_CaptureCallback>
 8005f80:	e005      	b.n	8005f8e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f82:	6878      	ldr	r0, [r7, #4]
 8005f84:	f000 fb60 	bl	8006648 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f88:	6878      	ldr	r0, [r7, #4]
 8005f8a:	f000 fb71 	bl	8006670 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	2200      	movs	r2, #0
 8005f92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	691b      	ldr	r3, [r3, #16]
 8005f9a:	f003 0308 	and.w	r3, r3, #8
 8005f9e:	2b08      	cmp	r3, #8
 8005fa0:	d122      	bne.n	8005fe8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	68db      	ldr	r3, [r3, #12]
 8005fa8:	f003 0308 	and.w	r3, r3, #8
 8005fac:	2b08      	cmp	r3, #8
 8005fae:	d11b      	bne.n	8005fe8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	f06f 0208 	mvn.w	r2, #8
 8005fb8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	2204      	movs	r2, #4
 8005fbe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	69db      	ldr	r3, [r3, #28]
 8005fc6:	f003 0303 	and.w	r3, r3, #3
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d003      	beq.n	8005fd6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005fce:	6878      	ldr	r0, [r7, #4]
 8005fd0:	f000 fb44 	bl	800665c <HAL_TIM_IC_CaptureCallback>
 8005fd4:	e005      	b.n	8005fe2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005fd6:	6878      	ldr	r0, [r7, #4]
 8005fd8:	f000 fb36 	bl	8006648 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005fdc:	6878      	ldr	r0, [r7, #4]
 8005fde:	f000 fb47 	bl	8006670 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	2200      	movs	r2, #0
 8005fe6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	691b      	ldr	r3, [r3, #16]
 8005fee:	f003 0310 	and.w	r3, r3, #16
 8005ff2:	2b10      	cmp	r3, #16
 8005ff4:	d122      	bne.n	800603c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	68db      	ldr	r3, [r3, #12]
 8005ffc:	f003 0310 	and.w	r3, r3, #16
 8006000:	2b10      	cmp	r3, #16
 8006002:	d11b      	bne.n	800603c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	f06f 0210 	mvn.w	r2, #16
 800600c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	2208      	movs	r2, #8
 8006012:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	69db      	ldr	r3, [r3, #28]
 800601a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800601e:	2b00      	cmp	r3, #0
 8006020:	d003      	beq.n	800602a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006022:	6878      	ldr	r0, [r7, #4]
 8006024:	f000 fb1a 	bl	800665c <HAL_TIM_IC_CaptureCallback>
 8006028:	e005      	b.n	8006036 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800602a:	6878      	ldr	r0, [r7, #4]
 800602c:	f000 fb0c 	bl	8006648 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006030:	6878      	ldr	r0, [r7, #4]
 8006032:	f000 fb1d 	bl	8006670 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	2200      	movs	r2, #0
 800603a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	691b      	ldr	r3, [r3, #16]
 8006042:	f003 0301 	and.w	r3, r3, #1
 8006046:	2b01      	cmp	r3, #1
 8006048:	d10e      	bne.n	8006068 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	68db      	ldr	r3, [r3, #12]
 8006050:	f003 0301 	and.w	r3, r3, #1
 8006054:	2b01      	cmp	r3, #1
 8006056:	d107      	bne.n	8006068 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	f06f 0201 	mvn.w	r2, #1
 8006060:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006062:	6878      	ldr	r0, [r7, #4]
 8006064:	f7fb fabe 	bl	80015e4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	691b      	ldr	r3, [r3, #16]
 800606e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006072:	2b80      	cmp	r3, #128	; 0x80
 8006074:	d10e      	bne.n	8006094 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	68db      	ldr	r3, [r3, #12]
 800607c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006080:	2b80      	cmp	r3, #128	; 0x80
 8006082:	d107      	bne.n	8006094 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800608c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800608e:	6878      	ldr	r0, [r7, #4]
 8006090:	f001 f9f2 	bl	8007478 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	691b      	ldr	r3, [r3, #16]
 800609a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800609e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80060a2:	d10e      	bne.n	80060c2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	68db      	ldr	r3, [r3, #12]
 80060aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80060ae:	2b80      	cmp	r3, #128	; 0x80
 80060b0:	d107      	bne.n	80060c2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80060ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80060bc:	6878      	ldr	r0, [r7, #4]
 80060be:	f001 f9e5 	bl	800748c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	691b      	ldr	r3, [r3, #16]
 80060c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060cc:	2b40      	cmp	r3, #64	; 0x40
 80060ce:	d10e      	bne.n	80060ee <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	68db      	ldr	r3, [r3, #12]
 80060d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060da:	2b40      	cmp	r3, #64	; 0x40
 80060dc:	d107      	bne.n	80060ee <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80060e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80060e8:	6878      	ldr	r0, [r7, #4]
 80060ea:	f000 facb 	bl	8006684 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	691b      	ldr	r3, [r3, #16]
 80060f4:	f003 0320 	and.w	r3, r3, #32
 80060f8:	2b20      	cmp	r3, #32
 80060fa:	d10e      	bne.n	800611a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	68db      	ldr	r3, [r3, #12]
 8006102:	f003 0320 	and.w	r3, r3, #32
 8006106:	2b20      	cmp	r3, #32
 8006108:	d107      	bne.n	800611a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	f06f 0220 	mvn.w	r2, #32
 8006112:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006114:	6878      	ldr	r0, [r7, #4]
 8006116:	f7fb fa6f 	bl	80015f8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800611a:	bf00      	nop
 800611c:	3708      	adds	r7, #8
 800611e:	46bd      	mov	sp, r7
 8006120:	bd80      	pop	{r7, pc}
	...

08006124 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8006124:	b580      	push	{r7, lr}
 8006126:	b084      	sub	sp, #16
 8006128:	af00      	add	r7, sp, #0
 800612a:	60f8      	str	r0, [r7, #12]
 800612c:	60b9      	str	r1, [r7, #8]
 800612e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006136:	2b01      	cmp	r3, #1
 8006138:	d101      	bne.n	800613e <HAL_TIM_OC_ConfigChannel+0x1a>
 800613a:	2302      	movs	r3, #2
 800613c:	e06c      	b.n	8006218 <HAL_TIM_OC_ConfigChannel+0xf4>
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	2201      	movs	r2, #1
 8006142:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	2202      	movs	r2, #2
 800614a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	2b14      	cmp	r3, #20
 8006152:	d857      	bhi.n	8006204 <HAL_TIM_OC_ConfigChannel+0xe0>
 8006154:	a201      	add	r2, pc, #4	; (adr r2, 800615c <HAL_TIM_OC_ConfigChannel+0x38>)
 8006156:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800615a:	bf00      	nop
 800615c:	080061b1 	.word	0x080061b1
 8006160:	08006205 	.word	0x08006205
 8006164:	08006205 	.word	0x08006205
 8006168:	08006205 	.word	0x08006205
 800616c:	080061bf 	.word	0x080061bf
 8006170:	08006205 	.word	0x08006205
 8006174:	08006205 	.word	0x08006205
 8006178:	08006205 	.word	0x08006205
 800617c:	080061cd 	.word	0x080061cd
 8006180:	08006205 	.word	0x08006205
 8006184:	08006205 	.word	0x08006205
 8006188:	08006205 	.word	0x08006205
 800618c:	080061db 	.word	0x080061db
 8006190:	08006205 	.word	0x08006205
 8006194:	08006205 	.word	0x08006205
 8006198:	08006205 	.word	0x08006205
 800619c:	080061e9 	.word	0x080061e9
 80061a0:	08006205 	.word	0x08006205
 80061a4:	08006205 	.word	0x08006205
 80061a8:	08006205 	.word	0x08006205
 80061ac:	080061f7 	.word	0x080061f7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	68b9      	ldr	r1, [r7, #8]
 80061b6:	4618      	mov	r0, r3
 80061b8:	f000 fb0e 	bl	80067d8 <TIM_OC1_SetConfig>
      break;
 80061bc:	e023      	b.n	8006206 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	68b9      	ldr	r1, [r7, #8]
 80061c4:	4618      	mov	r0, r3
 80061c6:	f000 fb79 	bl	80068bc <TIM_OC2_SetConfig>
      break;
 80061ca:	e01c      	b.n	8006206 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	68b9      	ldr	r1, [r7, #8]
 80061d2:	4618      	mov	r0, r3
 80061d4:	f000 fbea 	bl	80069ac <TIM_OC3_SetConfig>
      break;
 80061d8:	e015      	b.n	8006206 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	68b9      	ldr	r1, [r7, #8]
 80061e0:	4618      	mov	r0, r3
 80061e2:	f000 fc59 	bl	8006a98 <TIM_OC4_SetConfig>
      break;
 80061e6:	e00e      	b.n	8006206 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	68b9      	ldr	r1, [r7, #8]
 80061ee:	4618      	mov	r0, r3
 80061f0:	f000 fcaa 	bl	8006b48 <TIM_OC5_SetConfig>
      break;
 80061f4:	e007      	b.n	8006206 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	68b9      	ldr	r1, [r7, #8]
 80061fc:	4618      	mov	r0, r3
 80061fe:	f000 fcf5 	bl	8006bec <TIM_OC6_SetConfig>
      break;
 8006202:	e000      	b.n	8006206 <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      break;
 8006204:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	2201      	movs	r2, #1
 800620a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	2200      	movs	r2, #0
 8006212:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006216:	2300      	movs	r3, #0
}
 8006218:	4618      	mov	r0, r3
 800621a:	3710      	adds	r7, #16
 800621c:	46bd      	mov	sp, r7
 800621e:	bd80      	pop	{r7, pc}

08006220 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006220:	b580      	push	{r7, lr}
 8006222:	b084      	sub	sp, #16
 8006224:	af00      	add	r7, sp, #0
 8006226:	60f8      	str	r0, [r7, #12]
 8006228:	60b9      	str	r1, [r7, #8]
 800622a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006232:	2b01      	cmp	r3, #1
 8006234:	d101      	bne.n	800623a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8006236:	2302      	movs	r3, #2
 8006238:	e105      	b.n	8006446 <HAL_TIM_PWM_ConfigChannel+0x226>
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	2201      	movs	r2, #1
 800623e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	2202      	movs	r2, #2
 8006246:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	2b14      	cmp	r3, #20
 800624e:	f200 80f0 	bhi.w	8006432 <HAL_TIM_PWM_ConfigChannel+0x212>
 8006252:	a201      	add	r2, pc, #4	; (adr r2, 8006258 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8006254:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006258:	080062ad 	.word	0x080062ad
 800625c:	08006433 	.word	0x08006433
 8006260:	08006433 	.word	0x08006433
 8006264:	08006433 	.word	0x08006433
 8006268:	080062ed 	.word	0x080062ed
 800626c:	08006433 	.word	0x08006433
 8006270:	08006433 	.word	0x08006433
 8006274:	08006433 	.word	0x08006433
 8006278:	0800632f 	.word	0x0800632f
 800627c:	08006433 	.word	0x08006433
 8006280:	08006433 	.word	0x08006433
 8006284:	08006433 	.word	0x08006433
 8006288:	0800636f 	.word	0x0800636f
 800628c:	08006433 	.word	0x08006433
 8006290:	08006433 	.word	0x08006433
 8006294:	08006433 	.word	0x08006433
 8006298:	080063b1 	.word	0x080063b1
 800629c:	08006433 	.word	0x08006433
 80062a0:	08006433 	.word	0x08006433
 80062a4:	08006433 	.word	0x08006433
 80062a8:	080063f1 	.word	0x080063f1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	68b9      	ldr	r1, [r7, #8]
 80062b2:	4618      	mov	r0, r3
 80062b4:	f000 fa90 	bl	80067d8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	699a      	ldr	r2, [r3, #24]
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	f042 0208 	orr.w	r2, r2, #8
 80062c6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	699a      	ldr	r2, [r3, #24]
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	f022 0204 	bic.w	r2, r2, #4
 80062d6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	6999      	ldr	r1, [r3, #24]
 80062de:	68bb      	ldr	r3, [r7, #8]
 80062e0:	691a      	ldr	r2, [r3, #16]
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	430a      	orrs	r2, r1
 80062e8:	619a      	str	r2, [r3, #24]
      break;
 80062ea:	e0a3      	b.n	8006434 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	68b9      	ldr	r1, [r7, #8]
 80062f2:	4618      	mov	r0, r3
 80062f4:	f000 fae2 	bl	80068bc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	699a      	ldr	r2, [r3, #24]
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006306:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	699a      	ldr	r2, [r3, #24]
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006316:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	6999      	ldr	r1, [r3, #24]
 800631e:	68bb      	ldr	r3, [r7, #8]
 8006320:	691b      	ldr	r3, [r3, #16]
 8006322:	021a      	lsls	r2, r3, #8
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	430a      	orrs	r2, r1
 800632a:	619a      	str	r2, [r3, #24]
      break;
 800632c:	e082      	b.n	8006434 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	68b9      	ldr	r1, [r7, #8]
 8006334:	4618      	mov	r0, r3
 8006336:	f000 fb39 	bl	80069ac <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	69da      	ldr	r2, [r3, #28]
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	f042 0208 	orr.w	r2, r2, #8
 8006348:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	69da      	ldr	r2, [r3, #28]
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	f022 0204 	bic.w	r2, r2, #4
 8006358:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	69d9      	ldr	r1, [r3, #28]
 8006360:	68bb      	ldr	r3, [r7, #8]
 8006362:	691a      	ldr	r2, [r3, #16]
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	430a      	orrs	r2, r1
 800636a:	61da      	str	r2, [r3, #28]
      break;
 800636c:	e062      	b.n	8006434 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	68b9      	ldr	r1, [r7, #8]
 8006374:	4618      	mov	r0, r3
 8006376:	f000 fb8f 	bl	8006a98 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	69da      	ldr	r2, [r3, #28]
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006388:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	69da      	ldr	r2, [r3, #28]
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006398:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	69d9      	ldr	r1, [r3, #28]
 80063a0:	68bb      	ldr	r3, [r7, #8]
 80063a2:	691b      	ldr	r3, [r3, #16]
 80063a4:	021a      	lsls	r2, r3, #8
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	430a      	orrs	r2, r1
 80063ac:	61da      	str	r2, [r3, #28]
      break;
 80063ae:	e041      	b.n	8006434 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	68b9      	ldr	r1, [r7, #8]
 80063b6:	4618      	mov	r0, r3
 80063b8:	f000 fbc6 	bl	8006b48 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	f042 0208 	orr.w	r2, r2, #8
 80063ca:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	f022 0204 	bic.w	r2, r2, #4
 80063da:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80063e2:	68bb      	ldr	r3, [r7, #8]
 80063e4:	691a      	ldr	r2, [r3, #16]
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	430a      	orrs	r2, r1
 80063ec:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80063ee:	e021      	b.n	8006434 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	68b9      	ldr	r1, [r7, #8]
 80063f6:	4618      	mov	r0, r3
 80063f8:	f000 fbf8 	bl	8006bec <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800640a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800641a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006422:	68bb      	ldr	r3, [r7, #8]
 8006424:	691b      	ldr	r3, [r3, #16]
 8006426:	021a      	lsls	r2, r3, #8
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	430a      	orrs	r2, r1
 800642e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006430:	e000      	b.n	8006434 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      break;
 8006432:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	2201      	movs	r2, #1
 8006438:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	2200      	movs	r2, #0
 8006440:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006444:	2300      	movs	r3, #0
}
 8006446:	4618      	mov	r0, r3
 8006448:	3710      	adds	r7, #16
 800644a:	46bd      	mov	sp, r7
 800644c:	bd80      	pop	{r7, pc}
 800644e:	bf00      	nop

08006450 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006450:	b580      	push	{r7, lr}
 8006452:	b084      	sub	sp, #16
 8006454:	af00      	add	r7, sp, #0
 8006456:	6078      	str	r0, [r7, #4]
 8006458:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006460:	2b01      	cmp	r3, #1
 8006462:	d101      	bne.n	8006468 <HAL_TIM_ConfigClockSource+0x18>
 8006464:	2302      	movs	r3, #2
 8006466:	e0a6      	b.n	80065b6 <HAL_TIM_ConfigClockSource+0x166>
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	2201      	movs	r2, #1
 800646c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	2202      	movs	r2, #2
 8006474:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	689b      	ldr	r3, [r3, #8]
 800647e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006480:	68fa      	ldr	r2, [r7, #12]
 8006482:	4b4f      	ldr	r3, [pc, #316]	; (80065c0 <HAL_TIM_ConfigClockSource+0x170>)
 8006484:	4013      	ands	r3, r2
 8006486:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800648e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	68fa      	ldr	r2, [r7, #12]
 8006496:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006498:	683b      	ldr	r3, [r7, #0]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	2b40      	cmp	r3, #64	; 0x40
 800649e:	d067      	beq.n	8006570 <HAL_TIM_ConfigClockSource+0x120>
 80064a0:	2b40      	cmp	r3, #64	; 0x40
 80064a2:	d80b      	bhi.n	80064bc <HAL_TIM_ConfigClockSource+0x6c>
 80064a4:	2b10      	cmp	r3, #16
 80064a6:	d073      	beq.n	8006590 <HAL_TIM_ConfigClockSource+0x140>
 80064a8:	2b10      	cmp	r3, #16
 80064aa:	d802      	bhi.n	80064b2 <HAL_TIM_ConfigClockSource+0x62>
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d06f      	beq.n	8006590 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80064b0:	e078      	b.n	80065a4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80064b2:	2b20      	cmp	r3, #32
 80064b4:	d06c      	beq.n	8006590 <HAL_TIM_ConfigClockSource+0x140>
 80064b6:	2b30      	cmp	r3, #48	; 0x30
 80064b8:	d06a      	beq.n	8006590 <HAL_TIM_ConfigClockSource+0x140>
      break;
 80064ba:	e073      	b.n	80065a4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80064bc:	2b70      	cmp	r3, #112	; 0x70
 80064be:	d00d      	beq.n	80064dc <HAL_TIM_ConfigClockSource+0x8c>
 80064c0:	2b70      	cmp	r3, #112	; 0x70
 80064c2:	d804      	bhi.n	80064ce <HAL_TIM_ConfigClockSource+0x7e>
 80064c4:	2b50      	cmp	r3, #80	; 0x50
 80064c6:	d033      	beq.n	8006530 <HAL_TIM_ConfigClockSource+0xe0>
 80064c8:	2b60      	cmp	r3, #96	; 0x60
 80064ca:	d041      	beq.n	8006550 <HAL_TIM_ConfigClockSource+0x100>
      break;
 80064cc:	e06a      	b.n	80065a4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80064ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80064d2:	d066      	beq.n	80065a2 <HAL_TIM_ConfigClockSource+0x152>
 80064d4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80064d8:	d017      	beq.n	800650a <HAL_TIM_ConfigClockSource+0xba>
      break;
 80064da:	e063      	b.n	80065a4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	6818      	ldr	r0, [r3, #0]
 80064e0:	683b      	ldr	r3, [r7, #0]
 80064e2:	6899      	ldr	r1, [r3, #8]
 80064e4:	683b      	ldr	r3, [r7, #0]
 80064e6:	685a      	ldr	r2, [r3, #4]
 80064e8:	683b      	ldr	r3, [r7, #0]
 80064ea:	68db      	ldr	r3, [r3, #12]
 80064ec:	f000 fd48 	bl	8006f80 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	689b      	ldr	r3, [r3, #8]
 80064f6:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80064fe:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	68fa      	ldr	r2, [r7, #12]
 8006506:	609a      	str	r2, [r3, #8]
      break;
 8006508:	e04c      	b.n	80065a4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	6818      	ldr	r0, [r3, #0]
 800650e:	683b      	ldr	r3, [r7, #0]
 8006510:	6899      	ldr	r1, [r3, #8]
 8006512:	683b      	ldr	r3, [r7, #0]
 8006514:	685a      	ldr	r2, [r3, #4]
 8006516:	683b      	ldr	r3, [r7, #0]
 8006518:	68db      	ldr	r3, [r3, #12]
 800651a:	f000 fd31 	bl	8006f80 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	689a      	ldr	r2, [r3, #8]
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800652c:	609a      	str	r2, [r3, #8]
      break;
 800652e:	e039      	b.n	80065a4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	6818      	ldr	r0, [r3, #0]
 8006534:	683b      	ldr	r3, [r7, #0]
 8006536:	6859      	ldr	r1, [r3, #4]
 8006538:	683b      	ldr	r3, [r7, #0]
 800653a:	68db      	ldr	r3, [r3, #12]
 800653c:	461a      	mov	r2, r3
 800653e:	f000 fca5 	bl	8006e8c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	2150      	movs	r1, #80	; 0x50
 8006548:	4618      	mov	r0, r3
 800654a:	f000 fcfe 	bl	8006f4a <TIM_ITRx_SetConfig>
      break;
 800654e:	e029      	b.n	80065a4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	6818      	ldr	r0, [r3, #0]
 8006554:	683b      	ldr	r3, [r7, #0]
 8006556:	6859      	ldr	r1, [r3, #4]
 8006558:	683b      	ldr	r3, [r7, #0]
 800655a:	68db      	ldr	r3, [r3, #12]
 800655c:	461a      	mov	r2, r3
 800655e:	f000 fcc4 	bl	8006eea <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	2160      	movs	r1, #96	; 0x60
 8006568:	4618      	mov	r0, r3
 800656a:	f000 fcee 	bl	8006f4a <TIM_ITRx_SetConfig>
      break;
 800656e:	e019      	b.n	80065a4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	6818      	ldr	r0, [r3, #0]
 8006574:	683b      	ldr	r3, [r7, #0]
 8006576:	6859      	ldr	r1, [r3, #4]
 8006578:	683b      	ldr	r3, [r7, #0]
 800657a:	68db      	ldr	r3, [r3, #12]
 800657c:	461a      	mov	r2, r3
 800657e:	f000 fc85 	bl	8006e8c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	2140      	movs	r1, #64	; 0x40
 8006588:	4618      	mov	r0, r3
 800658a:	f000 fcde 	bl	8006f4a <TIM_ITRx_SetConfig>
      break;
 800658e:	e009      	b.n	80065a4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681a      	ldr	r2, [r3, #0]
 8006594:	683b      	ldr	r3, [r7, #0]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	4619      	mov	r1, r3
 800659a:	4610      	mov	r0, r2
 800659c:	f000 fcd5 	bl	8006f4a <TIM_ITRx_SetConfig>
      break;
 80065a0:	e000      	b.n	80065a4 <HAL_TIM_ConfigClockSource+0x154>
      break;
 80065a2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	2201      	movs	r2, #1
 80065a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	2200      	movs	r2, #0
 80065b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80065b4:	2300      	movs	r3, #0
}
 80065b6:	4618      	mov	r0, r3
 80065b8:	3710      	adds	r7, #16
 80065ba:	46bd      	mov	sp, r7
 80065bc:	bd80      	pop	{r7, pc}
 80065be:	bf00      	nop
 80065c0:	fffeff88 	.word	0xfffeff88

080065c4 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80065c4:	b580      	push	{r7, lr}
 80065c6:	b082      	sub	sp, #8
 80065c8:	af00      	add	r7, sp, #0
 80065ca:	6078      	str	r0, [r7, #4]
 80065cc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80065d4:	2b01      	cmp	r3, #1
 80065d6:	d101      	bne.n	80065dc <HAL_TIM_SlaveConfigSynchro+0x18>
 80065d8:	2302      	movs	r3, #2
 80065da:	e031      	b.n	8006640 <HAL_TIM_SlaveConfigSynchro+0x7c>
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	2201      	movs	r2, #1
 80065e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	2202      	movs	r2, #2
 80065e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80065ec:	6839      	ldr	r1, [r7, #0]
 80065ee:	6878      	ldr	r0, [r7, #4]
 80065f0:	f000 fb50 	bl	8006c94 <TIM_SlaveTimer_SetConfig>
 80065f4:	4603      	mov	r3, r0
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d009      	beq.n	800660e <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	2201      	movs	r2, #1
 80065fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	2200      	movs	r2, #0
 8006606:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 800660a:	2301      	movs	r3, #1
 800660c:	e018      	b.n	8006640 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	68da      	ldr	r2, [r3, #12]
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800661c:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	68da      	ldr	r2, [r3, #12]
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800662c:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	2201      	movs	r2, #1
 8006632:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	2200      	movs	r2, #0
 800663a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800663e:	2300      	movs	r3, #0
}
 8006640:	4618      	mov	r0, r3
 8006642:	3708      	adds	r7, #8
 8006644:	46bd      	mov	sp, r7
 8006646:	bd80      	pop	{r7, pc}

08006648 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006648:	b480      	push	{r7}
 800664a:	b083      	sub	sp, #12
 800664c:	af00      	add	r7, sp, #0
 800664e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006650:	bf00      	nop
 8006652:	370c      	adds	r7, #12
 8006654:	46bd      	mov	sp, r7
 8006656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800665a:	4770      	bx	lr

0800665c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800665c:	b480      	push	{r7}
 800665e:	b083      	sub	sp, #12
 8006660:	af00      	add	r7, sp, #0
 8006662:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006664:	bf00      	nop
 8006666:	370c      	adds	r7, #12
 8006668:	46bd      	mov	sp, r7
 800666a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800666e:	4770      	bx	lr

08006670 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006670:	b480      	push	{r7}
 8006672:	b083      	sub	sp, #12
 8006674:	af00      	add	r7, sp, #0
 8006676:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006678:	bf00      	nop
 800667a:	370c      	adds	r7, #12
 800667c:	46bd      	mov	sp, r7
 800667e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006682:	4770      	bx	lr

08006684 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006684:	b480      	push	{r7}
 8006686:	b083      	sub	sp, #12
 8006688:	af00      	add	r7, sp, #0
 800668a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800668c:	bf00      	nop
 800668e:	370c      	adds	r7, #12
 8006690:	46bd      	mov	sp, r7
 8006692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006696:	4770      	bx	lr

08006698 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006698:	b480      	push	{r7}
 800669a:	b085      	sub	sp, #20
 800669c:	af00      	add	r7, sp, #0
 800669e:	6078      	str	r0, [r7, #4]
 80066a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	4a40      	ldr	r2, [pc, #256]	; (80067ac <TIM_Base_SetConfig+0x114>)
 80066ac:	4293      	cmp	r3, r2
 80066ae:	d013      	beq.n	80066d8 <TIM_Base_SetConfig+0x40>
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80066b6:	d00f      	beq.n	80066d8 <TIM_Base_SetConfig+0x40>
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	4a3d      	ldr	r2, [pc, #244]	; (80067b0 <TIM_Base_SetConfig+0x118>)
 80066bc:	4293      	cmp	r3, r2
 80066be:	d00b      	beq.n	80066d8 <TIM_Base_SetConfig+0x40>
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	4a3c      	ldr	r2, [pc, #240]	; (80067b4 <TIM_Base_SetConfig+0x11c>)
 80066c4:	4293      	cmp	r3, r2
 80066c6:	d007      	beq.n	80066d8 <TIM_Base_SetConfig+0x40>
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	4a3b      	ldr	r2, [pc, #236]	; (80067b8 <TIM_Base_SetConfig+0x120>)
 80066cc:	4293      	cmp	r3, r2
 80066ce:	d003      	beq.n	80066d8 <TIM_Base_SetConfig+0x40>
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	4a3a      	ldr	r2, [pc, #232]	; (80067bc <TIM_Base_SetConfig+0x124>)
 80066d4:	4293      	cmp	r3, r2
 80066d6:	d108      	bne.n	80066ea <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80066de:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80066e0:	683b      	ldr	r3, [r7, #0]
 80066e2:	685b      	ldr	r3, [r3, #4]
 80066e4:	68fa      	ldr	r2, [r7, #12]
 80066e6:	4313      	orrs	r3, r2
 80066e8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	4a2f      	ldr	r2, [pc, #188]	; (80067ac <TIM_Base_SetConfig+0x114>)
 80066ee:	4293      	cmp	r3, r2
 80066f0:	d02b      	beq.n	800674a <TIM_Base_SetConfig+0xb2>
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80066f8:	d027      	beq.n	800674a <TIM_Base_SetConfig+0xb2>
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	4a2c      	ldr	r2, [pc, #176]	; (80067b0 <TIM_Base_SetConfig+0x118>)
 80066fe:	4293      	cmp	r3, r2
 8006700:	d023      	beq.n	800674a <TIM_Base_SetConfig+0xb2>
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	4a2b      	ldr	r2, [pc, #172]	; (80067b4 <TIM_Base_SetConfig+0x11c>)
 8006706:	4293      	cmp	r3, r2
 8006708:	d01f      	beq.n	800674a <TIM_Base_SetConfig+0xb2>
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	4a2a      	ldr	r2, [pc, #168]	; (80067b8 <TIM_Base_SetConfig+0x120>)
 800670e:	4293      	cmp	r3, r2
 8006710:	d01b      	beq.n	800674a <TIM_Base_SetConfig+0xb2>
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	4a29      	ldr	r2, [pc, #164]	; (80067bc <TIM_Base_SetConfig+0x124>)
 8006716:	4293      	cmp	r3, r2
 8006718:	d017      	beq.n	800674a <TIM_Base_SetConfig+0xb2>
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	4a28      	ldr	r2, [pc, #160]	; (80067c0 <TIM_Base_SetConfig+0x128>)
 800671e:	4293      	cmp	r3, r2
 8006720:	d013      	beq.n	800674a <TIM_Base_SetConfig+0xb2>
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	4a27      	ldr	r2, [pc, #156]	; (80067c4 <TIM_Base_SetConfig+0x12c>)
 8006726:	4293      	cmp	r3, r2
 8006728:	d00f      	beq.n	800674a <TIM_Base_SetConfig+0xb2>
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	4a26      	ldr	r2, [pc, #152]	; (80067c8 <TIM_Base_SetConfig+0x130>)
 800672e:	4293      	cmp	r3, r2
 8006730:	d00b      	beq.n	800674a <TIM_Base_SetConfig+0xb2>
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	4a25      	ldr	r2, [pc, #148]	; (80067cc <TIM_Base_SetConfig+0x134>)
 8006736:	4293      	cmp	r3, r2
 8006738:	d007      	beq.n	800674a <TIM_Base_SetConfig+0xb2>
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	4a24      	ldr	r2, [pc, #144]	; (80067d0 <TIM_Base_SetConfig+0x138>)
 800673e:	4293      	cmp	r3, r2
 8006740:	d003      	beq.n	800674a <TIM_Base_SetConfig+0xb2>
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	4a23      	ldr	r2, [pc, #140]	; (80067d4 <TIM_Base_SetConfig+0x13c>)
 8006746:	4293      	cmp	r3, r2
 8006748:	d108      	bne.n	800675c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006750:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006752:	683b      	ldr	r3, [r7, #0]
 8006754:	68db      	ldr	r3, [r3, #12]
 8006756:	68fa      	ldr	r2, [r7, #12]
 8006758:	4313      	orrs	r3, r2
 800675a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006762:	683b      	ldr	r3, [r7, #0]
 8006764:	695b      	ldr	r3, [r3, #20]
 8006766:	4313      	orrs	r3, r2
 8006768:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	68fa      	ldr	r2, [r7, #12]
 800676e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006770:	683b      	ldr	r3, [r7, #0]
 8006772:	689a      	ldr	r2, [r3, #8]
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006778:	683b      	ldr	r3, [r7, #0]
 800677a:	681a      	ldr	r2, [r3, #0]
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	4a0a      	ldr	r2, [pc, #40]	; (80067ac <TIM_Base_SetConfig+0x114>)
 8006784:	4293      	cmp	r3, r2
 8006786:	d003      	beq.n	8006790 <TIM_Base_SetConfig+0xf8>
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	4a0c      	ldr	r2, [pc, #48]	; (80067bc <TIM_Base_SetConfig+0x124>)
 800678c:	4293      	cmp	r3, r2
 800678e:	d103      	bne.n	8006798 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006790:	683b      	ldr	r3, [r7, #0]
 8006792:	691a      	ldr	r2, [r3, #16]
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	2201      	movs	r2, #1
 800679c:	615a      	str	r2, [r3, #20]
}
 800679e:	bf00      	nop
 80067a0:	3714      	adds	r7, #20
 80067a2:	46bd      	mov	sp, r7
 80067a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a8:	4770      	bx	lr
 80067aa:	bf00      	nop
 80067ac:	40010000 	.word	0x40010000
 80067b0:	40000400 	.word	0x40000400
 80067b4:	40000800 	.word	0x40000800
 80067b8:	40000c00 	.word	0x40000c00
 80067bc:	40010400 	.word	0x40010400
 80067c0:	40014000 	.word	0x40014000
 80067c4:	40014400 	.word	0x40014400
 80067c8:	40014800 	.word	0x40014800
 80067cc:	40001800 	.word	0x40001800
 80067d0:	40001c00 	.word	0x40001c00
 80067d4:	40002000 	.word	0x40002000

080067d8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80067d8:	b480      	push	{r7}
 80067da:	b087      	sub	sp, #28
 80067dc:	af00      	add	r7, sp, #0
 80067de:	6078      	str	r0, [r7, #4]
 80067e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	6a1b      	ldr	r3, [r3, #32]
 80067e6:	f023 0201 	bic.w	r2, r3, #1
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	6a1b      	ldr	r3, [r3, #32]
 80067f2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	685b      	ldr	r3, [r3, #4]
 80067f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	699b      	ldr	r3, [r3, #24]
 80067fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006800:	68fa      	ldr	r2, [r7, #12]
 8006802:	4b2b      	ldr	r3, [pc, #172]	; (80068b0 <TIM_OC1_SetConfig+0xd8>)
 8006804:	4013      	ands	r3, r2
 8006806:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	f023 0303 	bic.w	r3, r3, #3
 800680e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006810:	683b      	ldr	r3, [r7, #0]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	68fa      	ldr	r2, [r7, #12]
 8006816:	4313      	orrs	r3, r2
 8006818:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800681a:	697b      	ldr	r3, [r7, #20]
 800681c:	f023 0302 	bic.w	r3, r3, #2
 8006820:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006822:	683b      	ldr	r3, [r7, #0]
 8006824:	689b      	ldr	r3, [r3, #8]
 8006826:	697a      	ldr	r2, [r7, #20]
 8006828:	4313      	orrs	r3, r2
 800682a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	4a21      	ldr	r2, [pc, #132]	; (80068b4 <TIM_OC1_SetConfig+0xdc>)
 8006830:	4293      	cmp	r3, r2
 8006832:	d003      	beq.n	800683c <TIM_OC1_SetConfig+0x64>
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	4a20      	ldr	r2, [pc, #128]	; (80068b8 <TIM_OC1_SetConfig+0xe0>)
 8006838:	4293      	cmp	r3, r2
 800683a:	d10c      	bne.n	8006856 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800683c:	697b      	ldr	r3, [r7, #20]
 800683e:	f023 0308 	bic.w	r3, r3, #8
 8006842:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006844:	683b      	ldr	r3, [r7, #0]
 8006846:	68db      	ldr	r3, [r3, #12]
 8006848:	697a      	ldr	r2, [r7, #20]
 800684a:	4313      	orrs	r3, r2
 800684c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800684e:	697b      	ldr	r3, [r7, #20]
 8006850:	f023 0304 	bic.w	r3, r3, #4
 8006854:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	4a16      	ldr	r2, [pc, #88]	; (80068b4 <TIM_OC1_SetConfig+0xdc>)
 800685a:	4293      	cmp	r3, r2
 800685c:	d003      	beq.n	8006866 <TIM_OC1_SetConfig+0x8e>
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	4a15      	ldr	r2, [pc, #84]	; (80068b8 <TIM_OC1_SetConfig+0xe0>)
 8006862:	4293      	cmp	r3, r2
 8006864:	d111      	bne.n	800688a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006866:	693b      	ldr	r3, [r7, #16]
 8006868:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800686c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800686e:	693b      	ldr	r3, [r7, #16]
 8006870:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006874:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006876:	683b      	ldr	r3, [r7, #0]
 8006878:	695b      	ldr	r3, [r3, #20]
 800687a:	693a      	ldr	r2, [r7, #16]
 800687c:	4313      	orrs	r3, r2
 800687e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006880:	683b      	ldr	r3, [r7, #0]
 8006882:	699b      	ldr	r3, [r3, #24]
 8006884:	693a      	ldr	r2, [r7, #16]
 8006886:	4313      	orrs	r3, r2
 8006888:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	693a      	ldr	r2, [r7, #16]
 800688e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	68fa      	ldr	r2, [r7, #12]
 8006894:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006896:	683b      	ldr	r3, [r7, #0]
 8006898:	685a      	ldr	r2, [r3, #4]
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	697a      	ldr	r2, [r7, #20]
 80068a2:	621a      	str	r2, [r3, #32]
}
 80068a4:	bf00      	nop
 80068a6:	371c      	adds	r7, #28
 80068a8:	46bd      	mov	sp, r7
 80068aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ae:	4770      	bx	lr
 80068b0:	fffeff8f 	.word	0xfffeff8f
 80068b4:	40010000 	.word	0x40010000
 80068b8:	40010400 	.word	0x40010400

080068bc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80068bc:	b480      	push	{r7}
 80068be:	b087      	sub	sp, #28
 80068c0:	af00      	add	r7, sp, #0
 80068c2:	6078      	str	r0, [r7, #4]
 80068c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	6a1b      	ldr	r3, [r3, #32]
 80068ca:	f023 0210 	bic.w	r2, r3, #16
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	6a1b      	ldr	r3, [r3, #32]
 80068d6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	685b      	ldr	r3, [r3, #4]
 80068dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	699b      	ldr	r3, [r3, #24]
 80068e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80068e4:	68fa      	ldr	r2, [r7, #12]
 80068e6:	4b2e      	ldr	r3, [pc, #184]	; (80069a0 <TIM_OC2_SetConfig+0xe4>)
 80068e8:	4013      	ands	r3, r2
 80068ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80068f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80068f4:	683b      	ldr	r3, [r7, #0]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	021b      	lsls	r3, r3, #8
 80068fa:	68fa      	ldr	r2, [r7, #12]
 80068fc:	4313      	orrs	r3, r2
 80068fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006900:	697b      	ldr	r3, [r7, #20]
 8006902:	f023 0320 	bic.w	r3, r3, #32
 8006906:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006908:	683b      	ldr	r3, [r7, #0]
 800690a:	689b      	ldr	r3, [r3, #8]
 800690c:	011b      	lsls	r3, r3, #4
 800690e:	697a      	ldr	r2, [r7, #20]
 8006910:	4313      	orrs	r3, r2
 8006912:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	4a23      	ldr	r2, [pc, #140]	; (80069a4 <TIM_OC2_SetConfig+0xe8>)
 8006918:	4293      	cmp	r3, r2
 800691a:	d003      	beq.n	8006924 <TIM_OC2_SetConfig+0x68>
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	4a22      	ldr	r2, [pc, #136]	; (80069a8 <TIM_OC2_SetConfig+0xec>)
 8006920:	4293      	cmp	r3, r2
 8006922:	d10d      	bne.n	8006940 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006924:	697b      	ldr	r3, [r7, #20]
 8006926:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800692a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800692c:	683b      	ldr	r3, [r7, #0]
 800692e:	68db      	ldr	r3, [r3, #12]
 8006930:	011b      	lsls	r3, r3, #4
 8006932:	697a      	ldr	r2, [r7, #20]
 8006934:	4313      	orrs	r3, r2
 8006936:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006938:	697b      	ldr	r3, [r7, #20]
 800693a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800693e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	4a18      	ldr	r2, [pc, #96]	; (80069a4 <TIM_OC2_SetConfig+0xe8>)
 8006944:	4293      	cmp	r3, r2
 8006946:	d003      	beq.n	8006950 <TIM_OC2_SetConfig+0x94>
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	4a17      	ldr	r2, [pc, #92]	; (80069a8 <TIM_OC2_SetConfig+0xec>)
 800694c:	4293      	cmp	r3, r2
 800694e:	d113      	bne.n	8006978 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006950:	693b      	ldr	r3, [r7, #16]
 8006952:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006956:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006958:	693b      	ldr	r3, [r7, #16]
 800695a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800695e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006960:	683b      	ldr	r3, [r7, #0]
 8006962:	695b      	ldr	r3, [r3, #20]
 8006964:	009b      	lsls	r3, r3, #2
 8006966:	693a      	ldr	r2, [r7, #16]
 8006968:	4313      	orrs	r3, r2
 800696a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800696c:	683b      	ldr	r3, [r7, #0]
 800696e:	699b      	ldr	r3, [r3, #24]
 8006970:	009b      	lsls	r3, r3, #2
 8006972:	693a      	ldr	r2, [r7, #16]
 8006974:	4313      	orrs	r3, r2
 8006976:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	693a      	ldr	r2, [r7, #16]
 800697c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	68fa      	ldr	r2, [r7, #12]
 8006982:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006984:	683b      	ldr	r3, [r7, #0]
 8006986:	685a      	ldr	r2, [r3, #4]
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	697a      	ldr	r2, [r7, #20]
 8006990:	621a      	str	r2, [r3, #32]
}
 8006992:	bf00      	nop
 8006994:	371c      	adds	r7, #28
 8006996:	46bd      	mov	sp, r7
 8006998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800699c:	4770      	bx	lr
 800699e:	bf00      	nop
 80069a0:	feff8fff 	.word	0xfeff8fff
 80069a4:	40010000 	.word	0x40010000
 80069a8:	40010400 	.word	0x40010400

080069ac <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80069ac:	b480      	push	{r7}
 80069ae:	b087      	sub	sp, #28
 80069b0:	af00      	add	r7, sp, #0
 80069b2:	6078      	str	r0, [r7, #4]
 80069b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	6a1b      	ldr	r3, [r3, #32]
 80069ba:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	6a1b      	ldr	r3, [r3, #32]
 80069c6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	685b      	ldr	r3, [r3, #4]
 80069cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	69db      	ldr	r3, [r3, #28]
 80069d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80069d4:	68fa      	ldr	r2, [r7, #12]
 80069d6:	4b2d      	ldr	r3, [pc, #180]	; (8006a8c <TIM_OC3_SetConfig+0xe0>)
 80069d8:	4013      	ands	r3, r2
 80069da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	f023 0303 	bic.w	r3, r3, #3
 80069e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80069e4:	683b      	ldr	r3, [r7, #0]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	68fa      	ldr	r2, [r7, #12]
 80069ea:	4313      	orrs	r3, r2
 80069ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80069ee:	697b      	ldr	r3, [r7, #20]
 80069f0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80069f4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80069f6:	683b      	ldr	r3, [r7, #0]
 80069f8:	689b      	ldr	r3, [r3, #8]
 80069fa:	021b      	lsls	r3, r3, #8
 80069fc:	697a      	ldr	r2, [r7, #20]
 80069fe:	4313      	orrs	r3, r2
 8006a00:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	4a22      	ldr	r2, [pc, #136]	; (8006a90 <TIM_OC3_SetConfig+0xe4>)
 8006a06:	4293      	cmp	r3, r2
 8006a08:	d003      	beq.n	8006a12 <TIM_OC3_SetConfig+0x66>
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	4a21      	ldr	r2, [pc, #132]	; (8006a94 <TIM_OC3_SetConfig+0xe8>)
 8006a0e:	4293      	cmp	r3, r2
 8006a10:	d10d      	bne.n	8006a2e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006a12:	697b      	ldr	r3, [r7, #20]
 8006a14:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006a18:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006a1a:	683b      	ldr	r3, [r7, #0]
 8006a1c:	68db      	ldr	r3, [r3, #12]
 8006a1e:	021b      	lsls	r3, r3, #8
 8006a20:	697a      	ldr	r2, [r7, #20]
 8006a22:	4313      	orrs	r3, r2
 8006a24:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006a26:	697b      	ldr	r3, [r7, #20]
 8006a28:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006a2c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	4a17      	ldr	r2, [pc, #92]	; (8006a90 <TIM_OC3_SetConfig+0xe4>)
 8006a32:	4293      	cmp	r3, r2
 8006a34:	d003      	beq.n	8006a3e <TIM_OC3_SetConfig+0x92>
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	4a16      	ldr	r2, [pc, #88]	; (8006a94 <TIM_OC3_SetConfig+0xe8>)
 8006a3a:	4293      	cmp	r3, r2
 8006a3c:	d113      	bne.n	8006a66 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006a3e:	693b      	ldr	r3, [r7, #16]
 8006a40:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006a44:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006a46:	693b      	ldr	r3, [r7, #16]
 8006a48:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006a4c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006a4e:	683b      	ldr	r3, [r7, #0]
 8006a50:	695b      	ldr	r3, [r3, #20]
 8006a52:	011b      	lsls	r3, r3, #4
 8006a54:	693a      	ldr	r2, [r7, #16]
 8006a56:	4313      	orrs	r3, r2
 8006a58:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006a5a:	683b      	ldr	r3, [r7, #0]
 8006a5c:	699b      	ldr	r3, [r3, #24]
 8006a5e:	011b      	lsls	r3, r3, #4
 8006a60:	693a      	ldr	r2, [r7, #16]
 8006a62:	4313      	orrs	r3, r2
 8006a64:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	693a      	ldr	r2, [r7, #16]
 8006a6a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	68fa      	ldr	r2, [r7, #12]
 8006a70:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006a72:	683b      	ldr	r3, [r7, #0]
 8006a74:	685a      	ldr	r2, [r3, #4]
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	697a      	ldr	r2, [r7, #20]
 8006a7e:	621a      	str	r2, [r3, #32]
}
 8006a80:	bf00      	nop
 8006a82:	371c      	adds	r7, #28
 8006a84:	46bd      	mov	sp, r7
 8006a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a8a:	4770      	bx	lr
 8006a8c:	fffeff8f 	.word	0xfffeff8f
 8006a90:	40010000 	.word	0x40010000
 8006a94:	40010400 	.word	0x40010400

08006a98 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006a98:	b480      	push	{r7}
 8006a9a:	b087      	sub	sp, #28
 8006a9c:	af00      	add	r7, sp, #0
 8006a9e:	6078      	str	r0, [r7, #4]
 8006aa0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	6a1b      	ldr	r3, [r3, #32]
 8006aa6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	6a1b      	ldr	r3, [r3, #32]
 8006ab2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	685b      	ldr	r3, [r3, #4]
 8006ab8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	69db      	ldr	r3, [r3, #28]
 8006abe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006ac0:	68fa      	ldr	r2, [r7, #12]
 8006ac2:	4b1e      	ldr	r3, [pc, #120]	; (8006b3c <TIM_OC4_SetConfig+0xa4>)
 8006ac4:	4013      	ands	r3, r2
 8006ac6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006ace:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006ad0:	683b      	ldr	r3, [r7, #0]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	021b      	lsls	r3, r3, #8
 8006ad6:	68fa      	ldr	r2, [r7, #12]
 8006ad8:	4313      	orrs	r3, r2
 8006ada:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006adc:	693b      	ldr	r3, [r7, #16]
 8006ade:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006ae2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006ae4:	683b      	ldr	r3, [r7, #0]
 8006ae6:	689b      	ldr	r3, [r3, #8]
 8006ae8:	031b      	lsls	r3, r3, #12
 8006aea:	693a      	ldr	r2, [r7, #16]
 8006aec:	4313      	orrs	r3, r2
 8006aee:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	4a13      	ldr	r2, [pc, #76]	; (8006b40 <TIM_OC4_SetConfig+0xa8>)
 8006af4:	4293      	cmp	r3, r2
 8006af6:	d003      	beq.n	8006b00 <TIM_OC4_SetConfig+0x68>
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	4a12      	ldr	r2, [pc, #72]	; (8006b44 <TIM_OC4_SetConfig+0xac>)
 8006afc:	4293      	cmp	r3, r2
 8006afe:	d109      	bne.n	8006b14 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006b00:	697b      	ldr	r3, [r7, #20]
 8006b02:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006b06:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006b08:	683b      	ldr	r3, [r7, #0]
 8006b0a:	695b      	ldr	r3, [r3, #20]
 8006b0c:	019b      	lsls	r3, r3, #6
 8006b0e:	697a      	ldr	r2, [r7, #20]
 8006b10:	4313      	orrs	r3, r2
 8006b12:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	697a      	ldr	r2, [r7, #20]
 8006b18:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	68fa      	ldr	r2, [r7, #12]
 8006b1e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006b20:	683b      	ldr	r3, [r7, #0]
 8006b22:	685a      	ldr	r2, [r3, #4]
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	693a      	ldr	r2, [r7, #16]
 8006b2c:	621a      	str	r2, [r3, #32]
}
 8006b2e:	bf00      	nop
 8006b30:	371c      	adds	r7, #28
 8006b32:	46bd      	mov	sp, r7
 8006b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b38:	4770      	bx	lr
 8006b3a:	bf00      	nop
 8006b3c:	feff8fff 	.word	0xfeff8fff
 8006b40:	40010000 	.word	0x40010000
 8006b44:	40010400 	.word	0x40010400

08006b48 <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8006b48:	b480      	push	{r7}
 8006b4a:	b087      	sub	sp, #28
 8006b4c:	af00      	add	r7, sp, #0
 8006b4e:	6078      	str	r0, [r7, #4]
 8006b50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	6a1b      	ldr	r3, [r3, #32]
 8006b56:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	6a1b      	ldr	r3, [r3, #32]
 8006b62:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	685b      	ldr	r3, [r3, #4]
 8006b68:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006b6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006b70:	68fa      	ldr	r2, [r7, #12]
 8006b72:	4b1b      	ldr	r3, [pc, #108]	; (8006be0 <TIM_OC5_SetConfig+0x98>)
 8006b74:	4013      	ands	r3, r2
 8006b76:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006b78:	683b      	ldr	r3, [r7, #0]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	68fa      	ldr	r2, [r7, #12]
 8006b7e:	4313      	orrs	r3, r2
 8006b80:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006b82:	693b      	ldr	r3, [r7, #16]
 8006b84:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006b88:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006b8a:	683b      	ldr	r3, [r7, #0]
 8006b8c:	689b      	ldr	r3, [r3, #8]
 8006b8e:	041b      	lsls	r3, r3, #16
 8006b90:	693a      	ldr	r2, [r7, #16]
 8006b92:	4313      	orrs	r3, r2
 8006b94:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	4a12      	ldr	r2, [pc, #72]	; (8006be4 <TIM_OC5_SetConfig+0x9c>)
 8006b9a:	4293      	cmp	r3, r2
 8006b9c:	d003      	beq.n	8006ba6 <TIM_OC5_SetConfig+0x5e>
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	4a11      	ldr	r2, [pc, #68]	; (8006be8 <TIM_OC5_SetConfig+0xa0>)
 8006ba2:	4293      	cmp	r3, r2
 8006ba4:	d109      	bne.n	8006bba <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006ba6:	697b      	ldr	r3, [r7, #20]
 8006ba8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006bac:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006bae:	683b      	ldr	r3, [r7, #0]
 8006bb0:	695b      	ldr	r3, [r3, #20]
 8006bb2:	021b      	lsls	r3, r3, #8
 8006bb4:	697a      	ldr	r2, [r7, #20]
 8006bb6:	4313      	orrs	r3, r2
 8006bb8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	697a      	ldr	r2, [r7, #20]
 8006bbe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	68fa      	ldr	r2, [r7, #12]
 8006bc4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006bc6:	683b      	ldr	r3, [r7, #0]
 8006bc8:	685a      	ldr	r2, [r3, #4]
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	693a      	ldr	r2, [r7, #16]
 8006bd2:	621a      	str	r2, [r3, #32]
}
 8006bd4:	bf00      	nop
 8006bd6:	371c      	adds	r7, #28
 8006bd8:	46bd      	mov	sp, r7
 8006bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bde:	4770      	bx	lr
 8006be0:	fffeff8f 	.word	0xfffeff8f
 8006be4:	40010000 	.word	0x40010000
 8006be8:	40010400 	.word	0x40010400

08006bec <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8006bec:	b480      	push	{r7}
 8006bee:	b087      	sub	sp, #28
 8006bf0:	af00      	add	r7, sp, #0
 8006bf2:	6078      	str	r0, [r7, #4]
 8006bf4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	6a1b      	ldr	r3, [r3, #32]
 8006bfa:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	6a1b      	ldr	r3, [r3, #32]
 8006c06:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	685b      	ldr	r3, [r3, #4]
 8006c0c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006c14:	68fa      	ldr	r2, [r7, #12]
 8006c16:	4b1c      	ldr	r3, [pc, #112]	; (8006c88 <TIM_OC6_SetConfig+0x9c>)
 8006c18:	4013      	ands	r3, r2
 8006c1a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006c1c:	683b      	ldr	r3, [r7, #0]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	021b      	lsls	r3, r3, #8
 8006c22:	68fa      	ldr	r2, [r7, #12]
 8006c24:	4313      	orrs	r3, r2
 8006c26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006c28:	693b      	ldr	r3, [r7, #16]
 8006c2a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006c2e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006c30:	683b      	ldr	r3, [r7, #0]
 8006c32:	689b      	ldr	r3, [r3, #8]
 8006c34:	051b      	lsls	r3, r3, #20
 8006c36:	693a      	ldr	r2, [r7, #16]
 8006c38:	4313      	orrs	r3, r2
 8006c3a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	4a13      	ldr	r2, [pc, #76]	; (8006c8c <TIM_OC6_SetConfig+0xa0>)
 8006c40:	4293      	cmp	r3, r2
 8006c42:	d003      	beq.n	8006c4c <TIM_OC6_SetConfig+0x60>
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	4a12      	ldr	r2, [pc, #72]	; (8006c90 <TIM_OC6_SetConfig+0xa4>)
 8006c48:	4293      	cmp	r3, r2
 8006c4a:	d109      	bne.n	8006c60 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006c4c:	697b      	ldr	r3, [r7, #20]
 8006c4e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006c52:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006c54:	683b      	ldr	r3, [r7, #0]
 8006c56:	695b      	ldr	r3, [r3, #20]
 8006c58:	029b      	lsls	r3, r3, #10
 8006c5a:	697a      	ldr	r2, [r7, #20]
 8006c5c:	4313      	orrs	r3, r2
 8006c5e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	697a      	ldr	r2, [r7, #20]
 8006c64:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	68fa      	ldr	r2, [r7, #12]
 8006c6a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006c6c:	683b      	ldr	r3, [r7, #0]
 8006c6e:	685a      	ldr	r2, [r3, #4]
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	693a      	ldr	r2, [r7, #16]
 8006c78:	621a      	str	r2, [r3, #32]
}
 8006c7a:	bf00      	nop
 8006c7c:	371c      	adds	r7, #28
 8006c7e:	46bd      	mov	sp, r7
 8006c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c84:	4770      	bx	lr
 8006c86:	bf00      	nop
 8006c88:	feff8fff 	.word	0xfeff8fff
 8006c8c:	40010000 	.word	0x40010000
 8006c90:	40010400 	.word	0x40010400

08006c94 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8006c94:	b580      	push	{r7, lr}
 8006c96:	b086      	sub	sp, #24
 8006c98:	af00      	add	r7, sp, #0
 8006c9a:	6078      	str	r0, [r7, #4]
 8006c9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	689b      	ldr	r3, [r3, #8]
 8006ca4:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006ca6:	697b      	ldr	r3, [r7, #20]
 8006ca8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006cac:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8006cae:	683b      	ldr	r3, [r7, #0]
 8006cb0:	685b      	ldr	r3, [r3, #4]
 8006cb2:	697a      	ldr	r2, [r7, #20]
 8006cb4:	4313      	orrs	r3, r2
 8006cb6:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8006cb8:	697a      	ldr	r2, [r7, #20]
 8006cba:	4b39      	ldr	r3, [pc, #228]	; (8006da0 <TIM_SlaveTimer_SetConfig+0x10c>)
 8006cbc:	4013      	ands	r3, r2
 8006cbe:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8006cc0:	683b      	ldr	r3, [r7, #0]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	697a      	ldr	r2, [r7, #20]
 8006cc6:	4313      	orrs	r3, r2
 8006cc8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	697a      	ldr	r2, [r7, #20]
 8006cd0:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8006cd2:	683b      	ldr	r3, [r7, #0]
 8006cd4:	685b      	ldr	r3, [r3, #4]
 8006cd6:	2b30      	cmp	r3, #48	; 0x30
 8006cd8:	d05c      	beq.n	8006d94 <TIM_SlaveTimer_SetConfig+0x100>
 8006cda:	2b30      	cmp	r3, #48	; 0x30
 8006cdc:	d806      	bhi.n	8006cec <TIM_SlaveTimer_SetConfig+0x58>
 8006cde:	2b10      	cmp	r3, #16
 8006ce0:	d058      	beq.n	8006d94 <TIM_SlaveTimer_SetConfig+0x100>
 8006ce2:	2b20      	cmp	r3, #32
 8006ce4:	d056      	beq.n	8006d94 <TIM_SlaveTimer_SetConfig+0x100>
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d054      	beq.n	8006d94 <TIM_SlaveTimer_SetConfig+0x100>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      break;
 8006cea:	e054      	b.n	8006d96 <TIM_SlaveTimer_SetConfig+0x102>
  switch (sSlaveConfig->InputTrigger)
 8006cec:	2b50      	cmp	r3, #80	; 0x50
 8006cee:	d03d      	beq.n	8006d6c <TIM_SlaveTimer_SetConfig+0xd8>
 8006cf0:	2b50      	cmp	r3, #80	; 0x50
 8006cf2:	d802      	bhi.n	8006cfa <TIM_SlaveTimer_SetConfig+0x66>
 8006cf4:	2b40      	cmp	r3, #64	; 0x40
 8006cf6:	d010      	beq.n	8006d1a <TIM_SlaveTimer_SetConfig+0x86>
      break;
 8006cf8:	e04d      	b.n	8006d96 <TIM_SlaveTimer_SetConfig+0x102>
  switch (sSlaveConfig->InputTrigger)
 8006cfa:	2b60      	cmp	r3, #96	; 0x60
 8006cfc:	d040      	beq.n	8006d80 <TIM_SlaveTimer_SetConfig+0xec>
 8006cfe:	2b70      	cmp	r3, #112	; 0x70
 8006d00:	d000      	beq.n	8006d04 <TIM_SlaveTimer_SetConfig+0x70>
      break;
 8006d02:	e048      	b.n	8006d96 <TIM_SlaveTimer_SetConfig+0x102>
      TIM_ETR_SetConfig(htim->Instance,
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	6818      	ldr	r0, [r3, #0]
 8006d08:	683b      	ldr	r3, [r7, #0]
 8006d0a:	68d9      	ldr	r1, [r3, #12]
 8006d0c:	683b      	ldr	r3, [r7, #0]
 8006d0e:	689a      	ldr	r2, [r3, #8]
 8006d10:	683b      	ldr	r3, [r7, #0]
 8006d12:	691b      	ldr	r3, [r3, #16]
 8006d14:	f000 f934 	bl	8006f80 <TIM_ETR_SetConfig>
      break;
 8006d18:	e03d      	b.n	8006d96 <TIM_SlaveTimer_SetConfig+0x102>
      if(sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8006d1a:	683b      	ldr	r3, [r7, #0]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	2b05      	cmp	r3, #5
 8006d20:	d101      	bne.n	8006d26 <TIM_SlaveTimer_SetConfig+0x92>
        return HAL_ERROR;
 8006d22:	2301      	movs	r3, #1
 8006d24:	e038      	b.n	8006d98 <TIM_SlaveTimer_SetConfig+0x104>
      tmpccer = htim->Instance->CCER;
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	6a1b      	ldr	r3, [r3, #32]
 8006d2c:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	6a1a      	ldr	r2, [r3, #32]
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	f022 0201 	bic.w	r2, r2, #1
 8006d3c:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	699b      	ldr	r3, [r3, #24]
 8006d44:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006d4c:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8006d4e:	683b      	ldr	r3, [r7, #0]
 8006d50:	691b      	ldr	r3, [r3, #16]
 8006d52:	011b      	lsls	r3, r3, #4
 8006d54:	68fa      	ldr	r2, [r7, #12]
 8006d56:	4313      	orrs	r3, r2
 8006d58:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	68fa      	ldr	r2, [r7, #12]
 8006d60:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	693a      	ldr	r2, [r7, #16]
 8006d68:	621a      	str	r2, [r3, #32]
      break;
 8006d6a:	e014      	b.n	8006d96 <TIM_SlaveTimer_SetConfig+0x102>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	6818      	ldr	r0, [r3, #0]
 8006d70:	683b      	ldr	r3, [r7, #0]
 8006d72:	6899      	ldr	r1, [r3, #8]
 8006d74:	683b      	ldr	r3, [r7, #0]
 8006d76:	691b      	ldr	r3, [r3, #16]
 8006d78:	461a      	mov	r2, r3
 8006d7a:	f000 f887 	bl	8006e8c <TIM_TI1_ConfigInputStage>
      break;
 8006d7e:	e00a      	b.n	8006d96 <TIM_SlaveTimer_SetConfig+0x102>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	6818      	ldr	r0, [r3, #0]
 8006d84:	683b      	ldr	r3, [r7, #0]
 8006d86:	6899      	ldr	r1, [r3, #8]
 8006d88:	683b      	ldr	r3, [r7, #0]
 8006d8a:	691b      	ldr	r3, [r3, #16]
 8006d8c:	461a      	mov	r2, r3
 8006d8e:	f000 f8ac 	bl	8006eea <TIM_TI2_ConfigInputStage>
      break;
 8006d92:	e000      	b.n	8006d96 <TIM_SlaveTimer_SetConfig+0x102>
      break;
 8006d94:	bf00      	nop
  }
  return HAL_OK;
 8006d96:	2300      	movs	r3, #0
}
 8006d98:	4618      	mov	r0, r3
 8006d9a:	3718      	adds	r7, #24
 8006d9c:	46bd      	mov	sp, r7
 8006d9e:	bd80      	pop	{r7, pc}
 8006da0:	fffefff8 	.word	0xfffefff8

08006da4 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8006da4:	b480      	push	{r7}
 8006da6:	b087      	sub	sp, #28
 8006da8:	af00      	add	r7, sp, #0
 8006daa:	60f8      	str	r0, [r7, #12]
 8006dac:	60b9      	str	r1, [r7, #8]
 8006dae:	607a      	str	r2, [r7, #4]
 8006db0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	6a1b      	ldr	r3, [r3, #32]
 8006db6:	f023 0201 	bic.w	r2, r3, #1
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	699b      	ldr	r3, [r3, #24]
 8006dc2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	6a1b      	ldr	r3, [r3, #32]
 8006dc8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	4a28      	ldr	r2, [pc, #160]	; (8006e70 <TIM_TI1_SetConfig+0xcc>)
 8006dce:	4293      	cmp	r3, r2
 8006dd0:	d01b      	beq.n	8006e0a <TIM_TI1_SetConfig+0x66>
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006dd8:	d017      	beq.n	8006e0a <TIM_TI1_SetConfig+0x66>
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	4a25      	ldr	r2, [pc, #148]	; (8006e74 <TIM_TI1_SetConfig+0xd0>)
 8006dde:	4293      	cmp	r3, r2
 8006de0:	d013      	beq.n	8006e0a <TIM_TI1_SetConfig+0x66>
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	4a24      	ldr	r2, [pc, #144]	; (8006e78 <TIM_TI1_SetConfig+0xd4>)
 8006de6:	4293      	cmp	r3, r2
 8006de8:	d00f      	beq.n	8006e0a <TIM_TI1_SetConfig+0x66>
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	4a23      	ldr	r2, [pc, #140]	; (8006e7c <TIM_TI1_SetConfig+0xd8>)
 8006dee:	4293      	cmp	r3, r2
 8006df0:	d00b      	beq.n	8006e0a <TIM_TI1_SetConfig+0x66>
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	4a22      	ldr	r2, [pc, #136]	; (8006e80 <TIM_TI1_SetConfig+0xdc>)
 8006df6:	4293      	cmp	r3, r2
 8006df8:	d007      	beq.n	8006e0a <TIM_TI1_SetConfig+0x66>
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	4a21      	ldr	r2, [pc, #132]	; (8006e84 <TIM_TI1_SetConfig+0xe0>)
 8006dfe:	4293      	cmp	r3, r2
 8006e00:	d003      	beq.n	8006e0a <TIM_TI1_SetConfig+0x66>
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	4a20      	ldr	r2, [pc, #128]	; (8006e88 <TIM_TI1_SetConfig+0xe4>)
 8006e06:	4293      	cmp	r3, r2
 8006e08:	d101      	bne.n	8006e0e <TIM_TI1_SetConfig+0x6a>
 8006e0a:	2301      	movs	r3, #1
 8006e0c:	e000      	b.n	8006e10 <TIM_TI1_SetConfig+0x6c>
 8006e0e:	2300      	movs	r3, #0
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d008      	beq.n	8006e26 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8006e14:	697b      	ldr	r3, [r7, #20]
 8006e16:	f023 0303 	bic.w	r3, r3, #3
 8006e1a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8006e1c:	697a      	ldr	r2, [r7, #20]
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	4313      	orrs	r3, r2
 8006e22:	617b      	str	r3, [r7, #20]
 8006e24:	e003      	b.n	8006e2e <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8006e26:	697b      	ldr	r3, [r7, #20]
 8006e28:	f043 0301 	orr.w	r3, r3, #1
 8006e2c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006e2e:	697b      	ldr	r3, [r7, #20]
 8006e30:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006e34:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8006e36:	683b      	ldr	r3, [r7, #0]
 8006e38:	011b      	lsls	r3, r3, #4
 8006e3a:	b2db      	uxtb	r3, r3
 8006e3c:	697a      	ldr	r2, [r7, #20]
 8006e3e:	4313      	orrs	r3, r2
 8006e40:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006e42:	693b      	ldr	r3, [r7, #16]
 8006e44:	f023 030a 	bic.w	r3, r3, #10
 8006e48:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8006e4a:	68bb      	ldr	r3, [r7, #8]
 8006e4c:	f003 030a 	and.w	r3, r3, #10
 8006e50:	693a      	ldr	r2, [r7, #16]
 8006e52:	4313      	orrs	r3, r2
 8006e54:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	697a      	ldr	r2, [r7, #20]
 8006e5a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	693a      	ldr	r2, [r7, #16]
 8006e60:	621a      	str	r2, [r3, #32]
}
 8006e62:	bf00      	nop
 8006e64:	371c      	adds	r7, #28
 8006e66:	46bd      	mov	sp, r7
 8006e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e6c:	4770      	bx	lr
 8006e6e:	bf00      	nop
 8006e70:	40010000 	.word	0x40010000
 8006e74:	40000400 	.word	0x40000400
 8006e78:	40000800 	.word	0x40000800
 8006e7c:	40000c00 	.word	0x40000c00
 8006e80:	40010400 	.word	0x40010400
 8006e84:	40014000 	.word	0x40014000
 8006e88:	40001800 	.word	0x40001800

08006e8c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006e8c:	b480      	push	{r7}
 8006e8e:	b087      	sub	sp, #28
 8006e90:	af00      	add	r7, sp, #0
 8006e92:	60f8      	str	r0, [r7, #12]
 8006e94:	60b9      	str	r1, [r7, #8]
 8006e96:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	6a1b      	ldr	r3, [r3, #32]
 8006e9c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	6a1b      	ldr	r3, [r3, #32]
 8006ea2:	f023 0201 	bic.w	r2, r3, #1
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	699b      	ldr	r3, [r3, #24]
 8006eae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006eb0:	693b      	ldr	r3, [r7, #16]
 8006eb2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006eb6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	011b      	lsls	r3, r3, #4
 8006ebc:	693a      	ldr	r2, [r7, #16]
 8006ebe:	4313      	orrs	r3, r2
 8006ec0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006ec2:	697b      	ldr	r3, [r7, #20]
 8006ec4:	f023 030a 	bic.w	r3, r3, #10
 8006ec8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006eca:	697a      	ldr	r2, [r7, #20]
 8006ecc:	68bb      	ldr	r3, [r7, #8]
 8006ece:	4313      	orrs	r3, r2
 8006ed0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	693a      	ldr	r2, [r7, #16]
 8006ed6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	697a      	ldr	r2, [r7, #20]
 8006edc:	621a      	str	r2, [r3, #32]
}
 8006ede:	bf00      	nop
 8006ee0:	371c      	adds	r7, #28
 8006ee2:	46bd      	mov	sp, r7
 8006ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee8:	4770      	bx	lr

08006eea <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006eea:	b480      	push	{r7}
 8006eec:	b087      	sub	sp, #28
 8006eee:	af00      	add	r7, sp, #0
 8006ef0:	60f8      	str	r0, [r7, #12]
 8006ef2:	60b9      	str	r1, [r7, #8]
 8006ef4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	6a1b      	ldr	r3, [r3, #32]
 8006efa:	f023 0210 	bic.w	r2, r3, #16
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	699b      	ldr	r3, [r3, #24]
 8006f06:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	6a1b      	ldr	r3, [r3, #32]
 8006f0c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006f0e:	697b      	ldr	r3, [r7, #20]
 8006f10:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006f14:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	031b      	lsls	r3, r3, #12
 8006f1a:	697a      	ldr	r2, [r7, #20]
 8006f1c:	4313      	orrs	r3, r2
 8006f1e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006f20:	693b      	ldr	r3, [r7, #16]
 8006f22:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006f26:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006f28:	68bb      	ldr	r3, [r7, #8]
 8006f2a:	011b      	lsls	r3, r3, #4
 8006f2c:	693a      	ldr	r2, [r7, #16]
 8006f2e:	4313      	orrs	r3, r2
 8006f30:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	697a      	ldr	r2, [r7, #20]
 8006f36:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	693a      	ldr	r2, [r7, #16]
 8006f3c:	621a      	str	r2, [r3, #32]
}
 8006f3e:	bf00      	nop
 8006f40:	371c      	adds	r7, #28
 8006f42:	46bd      	mov	sp, r7
 8006f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f48:	4770      	bx	lr

08006f4a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006f4a:	b480      	push	{r7}
 8006f4c:	b085      	sub	sp, #20
 8006f4e:	af00      	add	r7, sp, #0
 8006f50:	6078      	str	r0, [r7, #4]
 8006f52:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	689b      	ldr	r3, [r3, #8]
 8006f58:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f60:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006f62:	683a      	ldr	r2, [r7, #0]
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	4313      	orrs	r3, r2
 8006f68:	f043 0307 	orr.w	r3, r3, #7
 8006f6c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	68fa      	ldr	r2, [r7, #12]
 8006f72:	609a      	str	r2, [r3, #8]
}
 8006f74:	bf00      	nop
 8006f76:	3714      	adds	r7, #20
 8006f78:	46bd      	mov	sp, r7
 8006f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f7e:	4770      	bx	lr

08006f80 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006f80:	b480      	push	{r7}
 8006f82:	b087      	sub	sp, #28
 8006f84:	af00      	add	r7, sp, #0
 8006f86:	60f8      	str	r0, [r7, #12]
 8006f88:	60b9      	str	r1, [r7, #8]
 8006f8a:	607a      	str	r2, [r7, #4]
 8006f8c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	689b      	ldr	r3, [r3, #8]
 8006f92:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006f94:	697b      	ldr	r3, [r7, #20]
 8006f96:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006f9a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006f9c:	683b      	ldr	r3, [r7, #0]
 8006f9e:	021a      	lsls	r2, r3, #8
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	431a      	orrs	r2, r3
 8006fa4:	68bb      	ldr	r3, [r7, #8]
 8006fa6:	4313      	orrs	r3, r2
 8006fa8:	697a      	ldr	r2, [r7, #20]
 8006faa:	4313      	orrs	r3, r2
 8006fac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	697a      	ldr	r2, [r7, #20]
 8006fb2:	609a      	str	r2, [r3, #8]
}
 8006fb4:	bf00      	nop
 8006fb6:	371c      	adds	r7, #28
 8006fb8:	46bd      	mov	sp, r7
 8006fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fbe:	4770      	bx	lr

08006fc0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006fc0:	b480      	push	{r7}
 8006fc2:	b087      	sub	sp, #28
 8006fc4:	af00      	add	r7, sp, #0
 8006fc6:	60f8      	str	r0, [r7, #12]
 8006fc8:	60b9      	str	r1, [r7, #8]
 8006fca:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006fcc:	68bb      	ldr	r3, [r7, #8]
 8006fce:	f003 031f 	and.w	r3, r3, #31
 8006fd2:	2201      	movs	r2, #1
 8006fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8006fd8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	6a1a      	ldr	r2, [r3, #32]
 8006fde:	697b      	ldr	r3, [r7, #20]
 8006fe0:	43db      	mvns	r3, r3
 8006fe2:	401a      	ands	r2, r3
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	6a1a      	ldr	r2, [r3, #32]
 8006fec:	68bb      	ldr	r3, [r7, #8]
 8006fee:	f003 031f 	and.w	r3, r3, #31
 8006ff2:	6879      	ldr	r1, [r7, #4]
 8006ff4:	fa01 f303 	lsl.w	r3, r1, r3
 8006ff8:	431a      	orrs	r2, r3
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	621a      	str	r2, [r3, #32]
}
 8006ffe:	bf00      	nop
 8007000:	371c      	adds	r7, #28
 8007002:	46bd      	mov	sp, r7
 8007004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007008:	4770      	bx	lr
	...

0800700c <HAL_TIMEx_HallSensor_Init>:
  * @param  htim TIM Hall Sensor Interface handle
  * @param  sConfig TIM Hall Sensor configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Init(TIM_HandleTypeDef *htim, TIM_HallSensor_InitTypeDef *sConfig)
{
 800700c:	b580      	push	{r7, lr}
 800700e:	b08a      	sub	sp, #40	; 0x28
 8007010:	af00      	add	r7, sp, #0
 8007012:	6078      	str	r0, [r7, #4]
 8007014:	6039      	str	r1, [r7, #0]
  TIM_OC_InitTypeDef OC_Config;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	2b00      	cmp	r3, #0
 800701a:	d101      	bne.n	8007020 <HAL_TIMEx_HallSensor_Init+0x14>
  {
    return HAL_ERROR;
 800701c:	2301      	movs	r3, #1
 800701e:	e086      	b.n	800712e <HAL_TIMEx_HallSensor_Init+0x122>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
  assert_param(IS_TIM_IC_POLARITY(sConfig->IC1Polarity));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007026:	b2db      	uxtb	r3, r3
 8007028:	2b00      	cmp	r3, #0
 800702a:	d106      	bne.n	800703a <HAL_TIMEx_HallSensor_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	2200      	movs	r2, #0
 8007030:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->HallSensor_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIMEx_HallSensor_MspInit(htim);
 8007034:	6878      	ldr	r0, [r7, #4]
 8007036:	f000 f881 	bl	800713c <HAL_TIMEx_HallSensor_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	2202      	movs	r2, #2
 800703e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681a      	ldr	r2, [r3, #0]
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	3304      	adds	r3, #4
 800704a:	4619      	mov	r1, r3
 800704c:	4610      	mov	r0, r2
 800704e:	f7ff fb23 	bl	8006698 <TIM_Base_SetConfig>

  /* Configure the Channel 1 as Input Channel to interface with the three Outputs of the  Hall sensor */
  TIM_TI1_SetConfig(htim->Instance, sConfig->IC1Polarity, TIM_ICSELECTION_TRC, sConfig->IC1Filter);
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	6818      	ldr	r0, [r3, #0]
 8007056:	683b      	ldr	r3, [r7, #0]
 8007058:	6819      	ldr	r1, [r3, #0]
 800705a:	683b      	ldr	r3, [r7, #0]
 800705c:	689b      	ldr	r3, [r3, #8]
 800705e:	2203      	movs	r2, #3
 8007060:	f7ff fea0 	bl	8006da4 <TIM_TI1_SetConfig>

  /* Reset the IC1PSC Bits */
  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	699a      	ldr	r2, [r3, #24]
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	f022 020c 	bic.w	r2, r2, #12
 8007072:	619a      	str	r2, [r3, #24]
  /* Set the IC1PSC value */
  htim->Instance->CCMR1 |= sConfig->IC1Prescaler;
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	6999      	ldr	r1, [r3, #24]
 800707a:	683b      	ldr	r3, [r7, #0]
 800707c:	685a      	ldr	r2, [r3, #4]
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	430a      	orrs	r2, r1
 8007084:	619a      	str	r2, [r3, #24]

  /* Enable the Hall sensor interface (XOR function of the three inputs) */
  htim->Instance->CR2 |= TIM_CR2_TI1S;
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	685a      	ldr	r2, [r3, #4]
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007094:	605a      	str	r2, [r3, #4]

  /* Select the TIM_TS_TI1F_ED signal as Input trigger for the TIM */
  htim->Instance->SMCR &= ~TIM_SMCR_TS;
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	689a      	ldr	r2, [r3, #8]
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80070a4:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= TIM_TS_TI1F_ED;
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	689a      	ldr	r2, [r3, #8]
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80070b4:	609a      	str	r2, [r3, #8]

  /* Use the TIM_TS_TI1F_ED signal to reset the TIM counter each edge detection */
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	6899      	ldr	r1, [r3, #8]
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681a      	ldr	r2, [r3, #0]
 80070c0:	4b1d      	ldr	r3, [pc, #116]	; (8007138 <HAL_TIMEx_HallSensor_Init+0x12c>)
 80070c2:	400b      	ands	r3, r1
 80070c4:	6093      	str	r3, [r2, #8]
  htim->Instance->SMCR |= TIM_SLAVEMODE_RESET;
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	689a      	ldr	r2, [r3, #8]
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	f042 0204 	orr.w	r2, r2, #4
 80070d4:	609a      	str	r2, [r3, #8]

  /* Program channel 2 in PWM 2 mode with the desired Commutation_Delay*/
  OC_Config.OCFastMode = TIM_OCFAST_DISABLE;
 80070d6:	2300      	movs	r3, #0
 80070d8:	61fb      	str	r3, [r7, #28]
  OC_Config.OCIdleState = TIM_OCIDLESTATE_RESET;
 80070da:	2300      	movs	r3, #0
 80070dc:	623b      	str	r3, [r7, #32]
  OC_Config.OCMode = TIM_OCMODE_PWM2;
 80070de:	2370      	movs	r3, #112	; 0x70
 80070e0:	60fb      	str	r3, [r7, #12]
  OC_Config.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80070e2:	2300      	movs	r3, #0
 80070e4:	627b      	str	r3, [r7, #36]	; 0x24
  OC_Config.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80070e6:	2300      	movs	r3, #0
 80070e8:	61bb      	str	r3, [r7, #24]
  OC_Config.OCPolarity = TIM_OCPOLARITY_HIGH;
 80070ea:	2300      	movs	r3, #0
 80070ec:	617b      	str	r3, [r7, #20]
  OC_Config.Pulse = sConfig->Commutation_Delay;
 80070ee:	683b      	ldr	r3, [r7, #0]
 80070f0:	68db      	ldr	r3, [r3, #12]
 80070f2:	613b      	str	r3, [r7, #16]

  TIM_OC2_SetConfig(htim->Instance, &OC_Config);
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	f107 020c 	add.w	r2, r7, #12
 80070fc:	4611      	mov	r1, r2
 80070fe:	4618      	mov	r0, r3
 8007100:	f7ff fbdc 	bl	80068bc <TIM_OC2_SetConfig>

  /* Select OC2REF as trigger output on TRGO: write the MMS bits in the TIMx_CR2
    register to 101 */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	685a      	ldr	r2, [r3, #4]
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8007112:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |= TIM_TRGO_OC2REF;
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	685a      	ldr	r2, [r3, #4]
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	f042 0250 	orr.w	r2, r2, #80	; 0x50
 8007122:	605a      	str	r2, [r3, #4]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	2201      	movs	r2, #1
 8007128:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800712c:	2300      	movs	r3, #0
}
 800712e:	4618      	mov	r0, r3
 8007130:	3728      	adds	r7, #40	; 0x28
 8007132:	46bd      	mov	sp, r7
 8007134:	bd80      	pop	{r7, pc}
 8007136:	bf00      	nop
 8007138:	fffefff8 	.word	0xfffefff8

0800713c <HAL_TIMEx_HallSensor_MspInit>:
  * @brief  Initializes the TIM Hall Sensor MSP.
  * @param  htim TIM Hall Sensor Interface handle
  * @retval None
  */
__weak void HAL_TIMEx_HallSensor_MspInit(TIM_HandleTypeDef *htim)
{
 800713c:	b480      	push	{r7}
 800713e:	b083      	sub	sp, #12
 8007140:	af00      	add	r7, sp, #0
 8007142:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_HallSensor_MspInit could be implemented in the user file
   */
}
 8007144:	bf00      	nop
 8007146:	370c      	adds	r7, #12
 8007148:	46bd      	mov	sp, r7
 800714a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800714e:	4770      	bx	lr

08007150 <HAL_TIMEx_HallSensor_Start>:
  * @brief  Starts the TIM Hall Sensor Interface.
  * @param  htim TIM Hall Sensor Interface handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Start(TIM_HandleTypeDef *htim)
{
 8007150:	b580      	push	{r7, lr}
 8007152:	b084      	sub	sp, #16
 8007154:	af00      	add	r7, sp, #0
 8007156:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(htim->Instance));

  /* Enable the Input Capture channel 1
    (in the Hall Sensor Interface the three possible channels that can be used are TIM_CHANNEL_1, TIM_CHANNEL_2 and TIM_CHANNEL_3) */
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	2201      	movs	r2, #1
 800715e:	2100      	movs	r1, #0
 8007160:	4618      	mov	r0, r3
 8007162:	f7ff ff2d 	bl	8006fc0 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	689a      	ldr	r2, [r3, #8]
 800716c:	4b0b      	ldr	r3, [pc, #44]	; (800719c <HAL_TIMEx_HallSensor_Start+0x4c>)
 800716e:	4013      	ands	r3, r2
 8007170:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	2b06      	cmp	r3, #6
 8007176:	d00b      	beq.n	8007190 <HAL_TIMEx_HallSensor_Start+0x40>
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800717e:	d007      	beq.n	8007190 <HAL_TIMEx_HallSensor_Start+0x40>
  {
    __HAL_TIM_ENABLE(htim);
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	681a      	ldr	r2, [r3, #0]
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	f042 0201 	orr.w	r2, r2, #1
 800718e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007190:	2300      	movs	r3, #0
}
 8007192:	4618      	mov	r0, r3
 8007194:	3710      	adds	r7, #16
 8007196:	46bd      	mov	sp, r7
 8007198:	bd80      	pop	{r7, pc}
 800719a:	bf00      	nop
 800719c:	00010007 	.word	0x00010007

080071a0 <HAL_TIMEx_ConfigCommutEvent_IT>:
  *            @arg TIM_COMMUTATION_SOFTWARE:  Commutation source is set by software using the COMG bit
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigCommutEvent_IT(TIM_HandleTypeDef *htim, uint32_t  InputTrigger,
                                                 uint32_t  CommutationSource)
{
 80071a0:	b480      	push	{r7}
 80071a2:	b085      	sub	sp, #20
 80071a4:	af00      	add	r7, sp, #0
 80071a6:	60f8      	str	r0, [r7, #12]
 80071a8:	60b9      	str	r1, [r7, #8]
 80071aa:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_COMMUTATION_EVENT_INSTANCE(htim->Instance));
  assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION(InputTrigger));

  __HAL_LOCK(htim);
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80071b2:	2b01      	cmp	r3, #1
 80071b4:	d101      	bne.n	80071ba <HAL_TIMEx_ConfigCommutEvent_IT+0x1a>
 80071b6:	2302      	movs	r3, #2
 80071b8:	e04c      	b.n	8007254 <HAL_TIMEx_ConfigCommutEvent_IT+0xb4>
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	2201      	movs	r2, #1
 80071be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if ((InputTrigger == TIM_TS_ITR0) || (InputTrigger == TIM_TS_ITR1) ||
 80071c2:	68bb      	ldr	r3, [r7, #8]
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d008      	beq.n	80071da <HAL_TIMEx_ConfigCommutEvent_IT+0x3a>
 80071c8:	68bb      	ldr	r3, [r7, #8]
 80071ca:	2b10      	cmp	r3, #16
 80071cc:	d005      	beq.n	80071da <HAL_TIMEx_ConfigCommutEvent_IT+0x3a>
 80071ce:	68bb      	ldr	r3, [r7, #8]
 80071d0:	2b20      	cmp	r3, #32
 80071d2:	d002      	beq.n	80071da <HAL_TIMEx_ConfigCommutEvent_IT+0x3a>
      (InputTrigger == TIM_TS_ITR2) || (InputTrigger == TIM_TS_ITR3))
 80071d4:	68bb      	ldr	r3, [r7, #8]
 80071d6:	2b30      	cmp	r3, #48	; 0x30
 80071d8:	d10f      	bne.n	80071fa <HAL_TIMEx_ConfigCommutEvent_IT+0x5a>
  {
    /* Select the Input trigger */
    htim->Instance->SMCR &= ~TIM_SMCR_TS;
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	689a      	ldr	r2, [r3, #8]
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80071e8:	609a      	str	r2, [r3, #8]
    htim->Instance->SMCR |= InputTrigger;
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	6899      	ldr	r1, [r3, #8]
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	68ba      	ldr	r2, [r7, #8]
 80071f6:	430a      	orrs	r2, r1
 80071f8:	609a      	str	r2, [r3, #8]
  }

  /* Select the Capture Compare preload feature */
  htim->Instance->CR2 |= TIM_CR2_CCPC;
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	685a      	ldr	r2, [r3, #4]
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	f042 0201 	orr.w	r2, r2, #1
 8007208:	605a      	str	r2, [r3, #4]
  /* Select the Commutation event source */
  htim->Instance->CR2 &= ~TIM_CR2_CCUS;
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	685a      	ldr	r2, [r3, #4]
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	f022 0204 	bic.w	r2, r2, #4
 8007218:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |= CommutationSource;
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	6859      	ldr	r1, [r3, #4]
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	687a      	ldr	r2, [r7, #4]
 8007226:	430a      	orrs	r2, r1
 8007228:	605a      	str	r2, [r3, #4]

  /* Disable Commutation DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_COM);
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	68da      	ldr	r2, [r3, #12]
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007238:	60da      	str	r2, [r3, #12]

  /* Enable the Commutation Interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_COM);
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	68da      	ldr	r2, [r3, #12]
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	f042 0220 	orr.w	r2, r2, #32
 8007248:	60da      	str	r2, [r3, #12]

  __HAL_UNLOCK(htim);
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	2200      	movs	r2, #0
 800724e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007252:	2300      	movs	r3, #0
}
 8007254:	4618      	mov	r0, r3
 8007256:	3714      	adds	r7, #20
 8007258:	46bd      	mov	sp, r7
 800725a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800725e:	4770      	bx	lr

08007260 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007260:	b480      	push	{r7}
 8007262:	b085      	sub	sp, #20
 8007264:	af00      	add	r7, sp, #0
 8007266:	6078      	str	r0, [r7, #4]
 8007268:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007270:	2b01      	cmp	r3, #1
 8007272:	d101      	bne.n	8007278 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007274:	2302      	movs	r3, #2
 8007276:	e06d      	b.n	8007354 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	2201      	movs	r2, #1
 800727c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	2202      	movs	r2, #2
 8007284:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	685b      	ldr	r3, [r3, #4]
 800728e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	689b      	ldr	r3, [r3, #8]
 8007296:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	4a30      	ldr	r2, [pc, #192]	; (8007360 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800729e:	4293      	cmp	r3, r2
 80072a0:	d004      	beq.n	80072ac <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	4a2f      	ldr	r2, [pc, #188]	; (8007364 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80072a8:	4293      	cmp	r3, r2
 80072aa:	d108      	bne.n	80072be <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80072b2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80072b4:	683b      	ldr	r3, [r7, #0]
 80072b6:	685b      	ldr	r3, [r3, #4]
 80072b8:	68fa      	ldr	r2, [r7, #12]
 80072ba:	4313      	orrs	r3, r2
 80072bc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80072c4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80072c6:	683b      	ldr	r3, [r7, #0]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	68fa      	ldr	r2, [r7, #12]
 80072cc:	4313      	orrs	r3, r2
 80072ce:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	68fa      	ldr	r2, [r7, #12]
 80072d6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	4a20      	ldr	r2, [pc, #128]	; (8007360 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80072de:	4293      	cmp	r3, r2
 80072e0:	d022      	beq.n	8007328 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80072ea:	d01d      	beq.n	8007328 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	4a1d      	ldr	r2, [pc, #116]	; (8007368 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80072f2:	4293      	cmp	r3, r2
 80072f4:	d018      	beq.n	8007328 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	4a1c      	ldr	r2, [pc, #112]	; (800736c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80072fc:	4293      	cmp	r3, r2
 80072fe:	d013      	beq.n	8007328 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	4a1a      	ldr	r2, [pc, #104]	; (8007370 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8007306:	4293      	cmp	r3, r2
 8007308:	d00e      	beq.n	8007328 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	4a15      	ldr	r2, [pc, #84]	; (8007364 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007310:	4293      	cmp	r3, r2
 8007312:	d009      	beq.n	8007328 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	4a16      	ldr	r2, [pc, #88]	; (8007374 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800731a:	4293      	cmp	r3, r2
 800731c:	d004      	beq.n	8007328 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	4a15      	ldr	r2, [pc, #84]	; (8007378 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8007324:	4293      	cmp	r3, r2
 8007326:	d10c      	bne.n	8007342 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007328:	68bb      	ldr	r3, [r7, #8]
 800732a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800732e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007330:	683b      	ldr	r3, [r7, #0]
 8007332:	689b      	ldr	r3, [r3, #8]
 8007334:	68ba      	ldr	r2, [r7, #8]
 8007336:	4313      	orrs	r3, r2
 8007338:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	68ba      	ldr	r2, [r7, #8]
 8007340:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	2201      	movs	r2, #1
 8007346:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	2200      	movs	r2, #0
 800734e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007352:	2300      	movs	r3, #0
}
 8007354:	4618      	mov	r0, r3
 8007356:	3714      	adds	r7, #20
 8007358:	46bd      	mov	sp, r7
 800735a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800735e:	4770      	bx	lr
 8007360:	40010000 	.word	0x40010000
 8007364:	40010400 	.word	0x40010400
 8007368:	40000400 	.word	0x40000400
 800736c:	40000800 	.word	0x40000800
 8007370:	40000c00 	.word	0x40000c00
 8007374:	40014000 	.word	0x40014000
 8007378:	40001800 	.word	0x40001800

0800737c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800737c:	b480      	push	{r7}
 800737e:	b085      	sub	sp, #20
 8007380:	af00      	add	r7, sp, #0
 8007382:	6078      	str	r0, [r7, #4]
 8007384:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007386:	2300      	movs	r3, #0
 8007388:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007390:	2b01      	cmp	r3, #1
 8007392:	d101      	bne.n	8007398 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007394:	2302      	movs	r3, #2
 8007396:	e065      	b.n	8007464 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	2201      	movs	r2, #1
 800739c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80073a6:	683b      	ldr	r3, [r7, #0]
 80073a8:	68db      	ldr	r3, [r3, #12]
 80073aa:	4313      	orrs	r3, r2
 80073ac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80073b4:	683b      	ldr	r3, [r7, #0]
 80073b6:	689b      	ldr	r3, [r3, #8]
 80073b8:	4313      	orrs	r3, r2
 80073ba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80073c2:	683b      	ldr	r3, [r7, #0]
 80073c4:	685b      	ldr	r3, [r3, #4]
 80073c6:	4313      	orrs	r3, r2
 80073c8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80073d0:	683b      	ldr	r3, [r7, #0]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	4313      	orrs	r3, r2
 80073d6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80073de:	683b      	ldr	r3, [r7, #0]
 80073e0:	691b      	ldr	r3, [r3, #16]
 80073e2:	4313      	orrs	r3, r2
 80073e4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80073ec:	683b      	ldr	r3, [r7, #0]
 80073ee:	695b      	ldr	r3, [r3, #20]
 80073f0:	4313      	orrs	r3, r2
 80073f2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80073fa:	683b      	ldr	r3, [r7, #0]
 80073fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073fe:	4313      	orrs	r3, r2
 8007400:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8007408:	683b      	ldr	r3, [r7, #0]
 800740a:	699b      	ldr	r3, [r3, #24]
 800740c:	041b      	lsls	r3, r3, #16
 800740e:	4313      	orrs	r3, r2
 8007410:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	4a16      	ldr	r2, [pc, #88]	; (8007470 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8007418:	4293      	cmp	r3, r2
 800741a:	d004      	beq.n	8007426 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	4a14      	ldr	r2, [pc, #80]	; (8007474 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8007422:	4293      	cmp	r3, r2
 8007424:	d115      	bne.n	8007452 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800742c:	683b      	ldr	r3, [r7, #0]
 800742e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007430:	051b      	lsls	r3, r3, #20
 8007432:	4313      	orrs	r3, r2
 8007434:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800743c:	683b      	ldr	r3, [r7, #0]
 800743e:	69db      	ldr	r3, [r3, #28]
 8007440:	4313      	orrs	r3, r2
 8007442:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800744a:	683b      	ldr	r3, [r7, #0]
 800744c:	6a1b      	ldr	r3, [r3, #32]
 800744e:	4313      	orrs	r3, r2
 8007450:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	68fa      	ldr	r2, [r7, #12]
 8007458:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	2200      	movs	r2, #0
 800745e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007462:	2300      	movs	r3, #0
}
 8007464:	4618      	mov	r0, r3
 8007466:	3714      	adds	r7, #20
 8007468:	46bd      	mov	sp, r7
 800746a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800746e:	4770      	bx	lr
 8007470:	40010000 	.word	0x40010000
 8007474:	40010400 	.word	0x40010400

08007478 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007478:	b480      	push	{r7}
 800747a:	b083      	sub	sp, #12
 800747c:	af00      	add	r7, sp, #0
 800747e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007480:	bf00      	nop
 8007482:	370c      	adds	r7, #12
 8007484:	46bd      	mov	sp, r7
 8007486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800748a:	4770      	bx	lr

0800748c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800748c:	b480      	push	{r7}
 800748e:	b083      	sub	sp, #12
 8007490:	af00      	add	r7, sp, #0
 8007492:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007494:	bf00      	nop
 8007496:	370c      	adds	r7, #12
 8007498:	46bd      	mov	sp, r7
 800749a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800749e:	4770      	bx	lr

080074a0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80074a0:	b580      	push	{r7, lr}
 80074a2:	b082      	sub	sp, #8
 80074a4:	af00      	add	r7, sp, #0
 80074a6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d101      	bne.n	80074b2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80074ae:	2301      	movs	r3, #1
 80074b0:	e040      	b.n	8007534 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d106      	bne.n	80074c8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	2200      	movs	r2, #0
 80074be:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80074c2:	6878      	ldr	r0, [r7, #4]
 80074c4:	f7fa ff00 	bl	80022c8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	2224      	movs	r2, #36	; 0x24
 80074cc:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	681a      	ldr	r2, [r3, #0]
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	f022 0201 	bic.w	r2, r2, #1
 80074dc:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80074de:	6878      	ldr	r0, [r7, #4]
 80074e0:	f000 f972 	bl	80077c8 <UART_SetConfig>
 80074e4:	4603      	mov	r3, r0
 80074e6:	2b01      	cmp	r3, #1
 80074e8:	d101      	bne.n	80074ee <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80074ea:	2301      	movs	r3, #1
 80074ec:	e022      	b.n	8007534 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d002      	beq.n	80074fc <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80074f6:	6878      	ldr	r0, [r7, #4]
 80074f8:	f000 fc10 	bl	8007d1c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	685a      	ldr	r2, [r3, #4]
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800750a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	689a      	ldr	r2, [r3, #8]
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800751a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	681a      	ldr	r2, [r3, #0]
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	f042 0201 	orr.w	r2, r2, #1
 800752a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800752c:	6878      	ldr	r0, [r7, #4]
 800752e:	f000 fc97 	bl	8007e60 <UART_CheckIdleState>
 8007532:	4603      	mov	r3, r0
}
 8007534:	4618      	mov	r0, r3
 8007536:	3708      	adds	r7, #8
 8007538:	46bd      	mov	sp, r7
 800753a:	bd80      	pop	{r7, pc}

0800753c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800753c:	b580      	push	{r7, lr}
 800753e:	b088      	sub	sp, #32
 8007540:	af00      	add	r7, sp, #0
 8007542:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	69db      	ldr	r3, [r3, #28]
 800754a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	689b      	ldr	r3, [r3, #8]
 800755a:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800755c:	69fa      	ldr	r2, [r7, #28]
 800755e:	f640 030f 	movw	r3, #2063	; 0x80f
 8007562:	4013      	ands	r3, r2
 8007564:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8007566:	693b      	ldr	r3, [r7, #16]
 8007568:	2b00      	cmp	r3, #0
 800756a:	d113      	bne.n	8007594 <HAL_UART_IRQHandler+0x58>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800756c:	69fb      	ldr	r3, [r7, #28]
 800756e:	f003 0320 	and.w	r3, r3, #32
 8007572:	2b00      	cmp	r3, #0
 8007574:	d00e      	beq.n	8007594 <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007576:	69bb      	ldr	r3, [r7, #24]
 8007578:	f003 0320 	and.w	r3, r3, #32
 800757c:	2b00      	cmp	r3, #0
 800757e:	d009      	beq.n	8007594 <HAL_UART_IRQHandler+0x58>
    {
      if (huart->RxISR != NULL)
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007584:	2b00      	cmp	r3, #0
 8007586:	f000 8100 	beq.w	800778a <HAL_UART_IRQHandler+0x24e>
      {
        huart->RxISR(huart);
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800758e:	6878      	ldr	r0, [r7, #4]
 8007590:	4798      	blx	r3
      }
      return;
 8007592:	e0fa      	b.n	800778a <HAL_UART_IRQHandler+0x24e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007594:	693b      	ldr	r3, [r7, #16]
 8007596:	2b00      	cmp	r3, #0
 8007598:	f000 80d5 	beq.w	8007746 <HAL_UART_IRQHandler+0x20a>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800759c:	697b      	ldr	r3, [r7, #20]
 800759e:	f003 0301 	and.w	r3, r3, #1
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d105      	bne.n	80075b2 <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 80075a6:	69bb      	ldr	r3, [r7, #24]
 80075a8:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	f000 80ca 	beq.w	8007746 <HAL_UART_IRQHandler+0x20a>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80075b2:	69fb      	ldr	r3, [r7, #28]
 80075b4:	f003 0301 	and.w	r3, r3, #1
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d00e      	beq.n	80075da <HAL_UART_IRQHandler+0x9e>
 80075bc:	69bb      	ldr	r3, [r7, #24]
 80075be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d009      	beq.n	80075da <HAL_UART_IRQHandler+0x9e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	2201      	movs	r2, #1
 80075cc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80075d2:	f043 0201 	orr.w	r2, r3, #1
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80075da:	69fb      	ldr	r3, [r7, #28]
 80075dc:	f003 0302 	and.w	r3, r3, #2
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d00e      	beq.n	8007602 <HAL_UART_IRQHandler+0xc6>
 80075e4:	697b      	ldr	r3, [r7, #20]
 80075e6:	f003 0301 	and.w	r3, r3, #1
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d009      	beq.n	8007602 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	2202      	movs	r2, #2
 80075f4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80075fa:	f043 0204 	orr.w	r2, r3, #4
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007602:	69fb      	ldr	r3, [r7, #28]
 8007604:	f003 0304 	and.w	r3, r3, #4
 8007608:	2b00      	cmp	r3, #0
 800760a:	d00e      	beq.n	800762a <HAL_UART_IRQHandler+0xee>
 800760c:	697b      	ldr	r3, [r7, #20]
 800760e:	f003 0301 	and.w	r3, r3, #1
 8007612:	2b00      	cmp	r3, #0
 8007614:	d009      	beq.n	800762a <HAL_UART_IRQHandler+0xee>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	2204      	movs	r2, #4
 800761c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007622:	f043 0202 	orr.w	r2, r3, #2
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800762a:	69fb      	ldr	r3, [r7, #28]
 800762c:	f003 0308 	and.w	r3, r3, #8
 8007630:	2b00      	cmp	r3, #0
 8007632:	d013      	beq.n	800765c <HAL_UART_IRQHandler+0x120>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007634:	69bb      	ldr	r3, [r7, #24]
 8007636:	f003 0320 	and.w	r3, r3, #32
 800763a:	2b00      	cmp	r3, #0
 800763c:	d104      	bne.n	8007648 <HAL_UART_IRQHandler+0x10c>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800763e:	697b      	ldr	r3, [r7, #20]
 8007640:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007644:	2b00      	cmp	r3, #0
 8007646:	d009      	beq.n	800765c <HAL_UART_IRQHandler+0x120>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	2208      	movs	r2, #8
 800764e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007654:	f043 0208 	orr.w	r2, r3, #8
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800765c:	69fb      	ldr	r3, [r7, #28]
 800765e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007662:	2b00      	cmp	r3, #0
 8007664:	d00f      	beq.n	8007686 <HAL_UART_IRQHandler+0x14a>
 8007666:	69bb      	ldr	r3, [r7, #24]
 8007668:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800766c:	2b00      	cmp	r3, #0
 800766e:	d00a      	beq.n	8007686 <HAL_UART_IRQHandler+0x14a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007678:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800767e:	f043 0220 	orr.w	r2, r3, #32
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800768a:	2b00      	cmp	r3, #0
 800768c:	d07f      	beq.n	800778e <HAL_UART_IRQHandler+0x252>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800768e:	69fb      	ldr	r3, [r7, #28]
 8007690:	f003 0320 	and.w	r3, r3, #32
 8007694:	2b00      	cmp	r3, #0
 8007696:	d00c      	beq.n	80076b2 <HAL_UART_IRQHandler+0x176>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007698:	69bb      	ldr	r3, [r7, #24]
 800769a:	f003 0320 	and.w	r3, r3, #32
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d007      	beq.n	80076b2 <HAL_UART_IRQHandler+0x176>
      {
        if (huart->RxISR != NULL)
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d003      	beq.n	80076b2 <HAL_UART_IRQHandler+0x176>
        {
          huart->RxISR(huart);
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80076ae:	6878      	ldr	r0, [r7, #4]
 80076b0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80076b6:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	689b      	ldr	r3, [r3, #8]
 80076be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80076c2:	2b40      	cmp	r3, #64	; 0x40
 80076c4:	d004      	beq.n	80076d0 <HAL_UART_IRQHandler+0x194>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d031      	beq.n	8007734 <HAL_UART_IRQHandler+0x1f8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80076d0:	6878      	ldr	r0, [r7, #4]
 80076d2:	f000 fc6f 	bl	8007fb4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	689b      	ldr	r3, [r3, #8]
 80076dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80076e0:	2b40      	cmp	r3, #64	; 0x40
 80076e2:	d123      	bne.n	800772c <HAL_UART_IRQHandler+0x1f0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	689a      	ldr	r2, [r3, #8]
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80076f2:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d013      	beq.n	8007724 <HAL_UART_IRQHandler+0x1e8>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007700:	4a26      	ldr	r2, [pc, #152]	; (800779c <HAL_UART_IRQHandler+0x260>)
 8007702:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007708:	4618      	mov	r0, r3
 800770a:	f7fb ff65 	bl	80035d8 <HAL_DMA_Abort_IT>
 800770e:	4603      	mov	r3, r0
 8007710:	2b00      	cmp	r3, #0
 8007712:	d016      	beq.n	8007742 <HAL_UART_IRQHandler+0x206>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007718:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800771a:	687a      	ldr	r2, [r7, #4]
 800771c:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800771e:	4610      	mov	r0, r2
 8007720:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007722:	e00e      	b.n	8007742 <HAL_UART_IRQHandler+0x206>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007724:	6878      	ldr	r0, [r7, #4]
 8007726:	f000 f845 	bl	80077b4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800772a:	e00a      	b.n	8007742 <HAL_UART_IRQHandler+0x206>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800772c:	6878      	ldr	r0, [r7, #4]
 800772e:	f000 f841 	bl	80077b4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007732:	e006      	b.n	8007742 <HAL_UART_IRQHandler+0x206>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007734:	6878      	ldr	r0, [r7, #4]
 8007736:	f000 f83d 	bl	80077b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	2200      	movs	r2, #0
 800773e:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 8007740:	e025      	b.n	800778e <HAL_UART_IRQHandler+0x252>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007742:	bf00      	nop
    return;
 8007744:	e023      	b.n	800778e <HAL_UART_IRQHandler+0x252>
    return;
  }
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8007746:	69fb      	ldr	r3, [r7, #28]
 8007748:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800774c:	2b00      	cmp	r3, #0
 800774e:	d00d      	beq.n	800776c <HAL_UART_IRQHandler+0x230>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8007750:	69bb      	ldr	r3, [r7, #24]
 8007752:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007756:	2b00      	cmp	r3, #0
 8007758:	d008      	beq.n	800776c <HAL_UART_IRQHandler+0x230>
  {
    if (huart->TxISR != NULL)
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800775e:	2b00      	cmp	r3, #0
 8007760:	d017      	beq.n	8007792 <HAL_UART_IRQHandler+0x256>
    {
      huart->TxISR(huart);
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007766:	6878      	ldr	r0, [r7, #4]
 8007768:	4798      	blx	r3
    }
    return;
 800776a:	e012      	b.n	8007792 <HAL_UART_IRQHandler+0x256>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800776c:	69fb      	ldr	r3, [r7, #28]
 800776e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007772:	2b00      	cmp	r3, #0
 8007774:	d00e      	beq.n	8007794 <HAL_UART_IRQHandler+0x258>
 8007776:	69bb      	ldr	r3, [r7, #24]
 8007778:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800777c:	2b00      	cmp	r3, #0
 800777e:	d009      	beq.n	8007794 <HAL_UART_IRQHandler+0x258>
  {
    UART_EndTransmit_IT(huart);
 8007780:	6878      	ldr	r0, [r7, #4]
 8007782:	f000 fc4d 	bl	8008020 <UART_EndTransmit_IT>
    return;
 8007786:	bf00      	nop
 8007788:	e004      	b.n	8007794 <HAL_UART_IRQHandler+0x258>
      return;
 800778a:	bf00      	nop
 800778c:	e002      	b.n	8007794 <HAL_UART_IRQHandler+0x258>
    return;
 800778e:	bf00      	nop
 8007790:	e000      	b.n	8007794 <HAL_UART_IRQHandler+0x258>
    return;
 8007792:	bf00      	nop
  }

}
 8007794:	3720      	adds	r7, #32
 8007796:	46bd      	mov	sp, r7
 8007798:	bd80      	pop	{r7, pc}
 800779a:	bf00      	nop
 800779c:	08007ff5 	.word	0x08007ff5

080077a0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80077a0:	b480      	push	{r7}
 80077a2:	b083      	sub	sp, #12
 80077a4:	af00      	add	r7, sp, #0
 80077a6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80077a8:	bf00      	nop
 80077aa:	370c      	adds	r7, #12
 80077ac:	46bd      	mov	sp, r7
 80077ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b2:	4770      	bx	lr

080077b4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80077b4:	b480      	push	{r7}
 80077b6:	b083      	sub	sp, #12
 80077b8:	af00      	add	r7, sp, #0
 80077ba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80077bc:	bf00      	nop
 80077be:	370c      	adds	r7, #12
 80077c0:	46bd      	mov	sp, r7
 80077c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c6:	4770      	bx	lr

080077c8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80077c8:	b580      	push	{r7, lr}
 80077ca:	b088      	sub	sp, #32
 80077cc:	af00      	add	r7, sp, #0
 80077ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 80077d0:	2300      	movs	r3, #0
 80077d2:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 80077d4:	2300      	movs	r3, #0
 80077d6:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	689a      	ldr	r2, [r3, #8]
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	691b      	ldr	r3, [r3, #16]
 80077e0:	431a      	orrs	r2, r3
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	695b      	ldr	r3, [r3, #20]
 80077e6:	431a      	orrs	r2, r3
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	69db      	ldr	r3, [r3, #28]
 80077ec:	4313      	orrs	r3, r2
 80077ee:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	681a      	ldr	r2, [r3, #0]
 80077f6:	4bb1      	ldr	r3, [pc, #708]	; (8007abc <UART_SetConfig+0x2f4>)
 80077f8:	4013      	ands	r3, r2
 80077fa:	687a      	ldr	r2, [r7, #4]
 80077fc:	6812      	ldr	r2, [r2, #0]
 80077fe:	6939      	ldr	r1, [r7, #16]
 8007800:	430b      	orrs	r3, r1
 8007802:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	685b      	ldr	r3, [r3, #4]
 800780a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	68da      	ldr	r2, [r3, #12]
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	430a      	orrs	r2, r1
 8007818:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	699b      	ldr	r3, [r3, #24]
 800781e:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	6a1b      	ldr	r3, [r3, #32]
 8007824:	693a      	ldr	r2, [r7, #16]
 8007826:	4313      	orrs	r3, r2
 8007828:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	689b      	ldr	r3, [r3, #8]
 8007830:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	693a      	ldr	r2, [r7, #16]
 800783a:	430a      	orrs	r2, r1
 800783c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	4a9f      	ldr	r2, [pc, #636]	; (8007ac0 <UART_SetConfig+0x2f8>)
 8007844:	4293      	cmp	r3, r2
 8007846:	d121      	bne.n	800788c <UART_SetConfig+0xc4>
 8007848:	4b9e      	ldr	r3, [pc, #632]	; (8007ac4 <UART_SetConfig+0x2fc>)
 800784a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800784e:	f003 0303 	and.w	r3, r3, #3
 8007852:	2b03      	cmp	r3, #3
 8007854:	d816      	bhi.n	8007884 <UART_SetConfig+0xbc>
 8007856:	a201      	add	r2, pc, #4	; (adr r2, 800785c <UART_SetConfig+0x94>)
 8007858:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800785c:	0800786d 	.word	0x0800786d
 8007860:	08007879 	.word	0x08007879
 8007864:	08007873 	.word	0x08007873
 8007868:	0800787f 	.word	0x0800787f
 800786c:	2301      	movs	r3, #1
 800786e:	77fb      	strb	r3, [r7, #31]
 8007870:	e151      	b.n	8007b16 <UART_SetConfig+0x34e>
 8007872:	2302      	movs	r3, #2
 8007874:	77fb      	strb	r3, [r7, #31]
 8007876:	e14e      	b.n	8007b16 <UART_SetConfig+0x34e>
 8007878:	2304      	movs	r3, #4
 800787a:	77fb      	strb	r3, [r7, #31]
 800787c:	e14b      	b.n	8007b16 <UART_SetConfig+0x34e>
 800787e:	2308      	movs	r3, #8
 8007880:	77fb      	strb	r3, [r7, #31]
 8007882:	e148      	b.n	8007b16 <UART_SetConfig+0x34e>
 8007884:	2310      	movs	r3, #16
 8007886:	77fb      	strb	r3, [r7, #31]
 8007888:	bf00      	nop
 800788a:	e144      	b.n	8007b16 <UART_SetConfig+0x34e>
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	4a8d      	ldr	r2, [pc, #564]	; (8007ac8 <UART_SetConfig+0x300>)
 8007892:	4293      	cmp	r3, r2
 8007894:	d134      	bne.n	8007900 <UART_SetConfig+0x138>
 8007896:	4b8b      	ldr	r3, [pc, #556]	; (8007ac4 <UART_SetConfig+0x2fc>)
 8007898:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800789c:	f003 030c 	and.w	r3, r3, #12
 80078a0:	2b0c      	cmp	r3, #12
 80078a2:	d829      	bhi.n	80078f8 <UART_SetConfig+0x130>
 80078a4:	a201      	add	r2, pc, #4	; (adr r2, 80078ac <UART_SetConfig+0xe4>)
 80078a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078aa:	bf00      	nop
 80078ac:	080078e1 	.word	0x080078e1
 80078b0:	080078f9 	.word	0x080078f9
 80078b4:	080078f9 	.word	0x080078f9
 80078b8:	080078f9 	.word	0x080078f9
 80078bc:	080078ed 	.word	0x080078ed
 80078c0:	080078f9 	.word	0x080078f9
 80078c4:	080078f9 	.word	0x080078f9
 80078c8:	080078f9 	.word	0x080078f9
 80078cc:	080078e7 	.word	0x080078e7
 80078d0:	080078f9 	.word	0x080078f9
 80078d4:	080078f9 	.word	0x080078f9
 80078d8:	080078f9 	.word	0x080078f9
 80078dc:	080078f3 	.word	0x080078f3
 80078e0:	2300      	movs	r3, #0
 80078e2:	77fb      	strb	r3, [r7, #31]
 80078e4:	e117      	b.n	8007b16 <UART_SetConfig+0x34e>
 80078e6:	2302      	movs	r3, #2
 80078e8:	77fb      	strb	r3, [r7, #31]
 80078ea:	e114      	b.n	8007b16 <UART_SetConfig+0x34e>
 80078ec:	2304      	movs	r3, #4
 80078ee:	77fb      	strb	r3, [r7, #31]
 80078f0:	e111      	b.n	8007b16 <UART_SetConfig+0x34e>
 80078f2:	2308      	movs	r3, #8
 80078f4:	77fb      	strb	r3, [r7, #31]
 80078f6:	e10e      	b.n	8007b16 <UART_SetConfig+0x34e>
 80078f8:	2310      	movs	r3, #16
 80078fa:	77fb      	strb	r3, [r7, #31]
 80078fc:	bf00      	nop
 80078fe:	e10a      	b.n	8007b16 <UART_SetConfig+0x34e>
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	4a71      	ldr	r2, [pc, #452]	; (8007acc <UART_SetConfig+0x304>)
 8007906:	4293      	cmp	r3, r2
 8007908:	d120      	bne.n	800794c <UART_SetConfig+0x184>
 800790a:	4b6e      	ldr	r3, [pc, #440]	; (8007ac4 <UART_SetConfig+0x2fc>)
 800790c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007910:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007914:	2b10      	cmp	r3, #16
 8007916:	d00f      	beq.n	8007938 <UART_SetConfig+0x170>
 8007918:	2b10      	cmp	r3, #16
 800791a:	d802      	bhi.n	8007922 <UART_SetConfig+0x15a>
 800791c:	2b00      	cmp	r3, #0
 800791e:	d005      	beq.n	800792c <UART_SetConfig+0x164>
 8007920:	e010      	b.n	8007944 <UART_SetConfig+0x17c>
 8007922:	2b20      	cmp	r3, #32
 8007924:	d005      	beq.n	8007932 <UART_SetConfig+0x16a>
 8007926:	2b30      	cmp	r3, #48	; 0x30
 8007928:	d009      	beq.n	800793e <UART_SetConfig+0x176>
 800792a:	e00b      	b.n	8007944 <UART_SetConfig+0x17c>
 800792c:	2300      	movs	r3, #0
 800792e:	77fb      	strb	r3, [r7, #31]
 8007930:	e0f1      	b.n	8007b16 <UART_SetConfig+0x34e>
 8007932:	2302      	movs	r3, #2
 8007934:	77fb      	strb	r3, [r7, #31]
 8007936:	e0ee      	b.n	8007b16 <UART_SetConfig+0x34e>
 8007938:	2304      	movs	r3, #4
 800793a:	77fb      	strb	r3, [r7, #31]
 800793c:	e0eb      	b.n	8007b16 <UART_SetConfig+0x34e>
 800793e:	2308      	movs	r3, #8
 8007940:	77fb      	strb	r3, [r7, #31]
 8007942:	e0e8      	b.n	8007b16 <UART_SetConfig+0x34e>
 8007944:	2310      	movs	r3, #16
 8007946:	77fb      	strb	r3, [r7, #31]
 8007948:	bf00      	nop
 800794a:	e0e4      	b.n	8007b16 <UART_SetConfig+0x34e>
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	4a5f      	ldr	r2, [pc, #380]	; (8007ad0 <UART_SetConfig+0x308>)
 8007952:	4293      	cmp	r3, r2
 8007954:	d120      	bne.n	8007998 <UART_SetConfig+0x1d0>
 8007956:	4b5b      	ldr	r3, [pc, #364]	; (8007ac4 <UART_SetConfig+0x2fc>)
 8007958:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800795c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8007960:	2b40      	cmp	r3, #64	; 0x40
 8007962:	d00f      	beq.n	8007984 <UART_SetConfig+0x1bc>
 8007964:	2b40      	cmp	r3, #64	; 0x40
 8007966:	d802      	bhi.n	800796e <UART_SetConfig+0x1a6>
 8007968:	2b00      	cmp	r3, #0
 800796a:	d005      	beq.n	8007978 <UART_SetConfig+0x1b0>
 800796c:	e010      	b.n	8007990 <UART_SetConfig+0x1c8>
 800796e:	2b80      	cmp	r3, #128	; 0x80
 8007970:	d005      	beq.n	800797e <UART_SetConfig+0x1b6>
 8007972:	2bc0      	cmp	r3, #192	; 0xc0
 8007974:	d009      	beq.n	800798a <UART_SetConfig+0x1c2>
 8007976:	e00b      	b.n	8007990 <UART_SetConfig+0x1c8>
 8007978:	2300      	movs	r3, #0
 800797a:	77fb      	strb	r3, [r7, #31]
 800797c:	e0cb      	b.n	8007b16 <UART_SetConfig+0x34e>
 800797e:	2302      	movs	r3, #2
 8007980:	77fb      	strb	r3, [r7, #31]
 8007982:	e0c8      	b.n	8007b16 <UART_SetConfig+0x34e>
 8007984:	2304      	movs	r3, #4
 8007986:	77fb      	strb	r3, [r7, #31]
 8007988:	e0c5      	b.n	8007b16 <UART_SetConfig+0x34e>
 800798a:	2308      	movs	r3, #8
 800798c:	77fb      	strb	r3, [r7, #31]
 800798e:	e0c2      	b.n	8007b16 <UART_SetConfig+0x34e>
 8007990:	2310      	movs	r3, #16
 8007992:	77fb      	strb	r3, [r7, #31]
 8007994:	bf00      	nop
 8007996:	e0be      	b.n	8007b16 <UART_SetConfig+0x34e>
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	4a4d      	ldr	r2, [pc, #308]	; (8007ad4 <UART_SetConfig+0x30c>)
 800799e:	4293      	cmp	r3, r2
 80079a0:	d124      	bne.n	80079ec <UART_SetConfig+0x224>
 80079a2:	4b48      	ldr	r3, [pc, #288]	; (8007ac4 <UART_SetConfig+0x2fc>)
 80079a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80079a8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80079ac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80079b0:	d012      	beq.n	80079d8 <UART_SetConfig+0x210>
 80079b2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80079b6:	d802      	bhi.n	80079be <UART_SetConfig+0x1f6>
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d007      	beq.n	80079cc <UART_SetConfig+0x204>
 80079bc:	e012      	b.n	80079e4 <UART_SetConfig+0x21c>
 80079be:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80079c2:	d006      	beq.n	80079d2 <UART_SetConfig+0x20a>
 80079c4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80079c8:	d009      	beq.n	80079de <UART_SetConfig+0x216>
 80079ca:	e00b      	b.n	80079e4 <UART_SetConfig+0x21c>
 80079cc:	2300      	movs	r3, #0
 80079ce:	77fb      	strb	r3, [r7, #31]
 80079d0:	e0a1      	b.n	8007b16 <UART_SetConfig+0x34e>
 80079d2:	2302      	movs	r3, #2
 80079d4:	77fb      	strb	r3, [r7, #31]
 80079d6:	e09e      	b.n	8007b16 <UART_SetConfig+0x34e>
 80079d8:	2304      	movs	r3, #4
 80079da:	77fb      	strb	r3, [r7, #31]
 80079dc:	e09b      	b.n	8007b16 <UART_SetConfig+0x34e>
 80079de:	2308      	movs	r3, #8
 80079e0:	77fb      	strb	r3, [r7, #31]
 80079e2:	e098      	b.n	8007b16 <UART_SetConfig+0x34e>
 80079e4:	2310      	movs	r3, #16
 80079e6:	77fb      	strb	r3, [r7, #31]
 80079e8:	bf00      	nop
 80079ea:	e094      	b.n	8007b16 <UART_SetConfig+0x34e>
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	4a39      	ldr	r2, [pc, #228]	; (8007ad8 <UART_SetConfig+0x310>)
 80079f2:	4293      	cmp	r3, r2
 80079f4:	d124      	bne.n	8007a40 <UART_SetConfig+0x278>
 80079f6:	4b33      	ldr	r3, [pc, #204]	; (8007ac4 <UART_SetConfig+0x2fc>)
 80079f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80079fc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007a00:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007a04:	d012      	beq.n	8007a2c <UART_SetConfig+0x264>
 8007a06:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007a0a:	d802      	bhi.n	8007a12 <UART_SetConfig+0x24a>
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d007      	beq.n	8007a20 <UART_SetConfig+0x258>
 8007a10:	e012      	b.n	8007a38 <UART_SetConfig+0x270>
 8007a12:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007a16:	d006      	beq.n	8007a26 <UART_SetConfig+0x25e>
 8007a18:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007a1c:	d009      	beq.n	8007a32 <UART_SetConfig+0x26a>
 8007a1e:	e00b      	b.n	8007a38 <UART_SetConfig+0x270>
 8007a20:	2301      	movs	r3, #1
 8007a22:	77fb      	strb	r3, [r7, #31]
 8007a24:	e077      	b.n	8007b16 <UART_SetConfig+0x34e>
 8007a26:	2302      	movs	r3, #2
 8007a28:	77fb      	strb	r3, [r7, #31]
 8007a2a:	e074      	b.n	8007b16 <UART_SetConfig+0x34e>
 8007a2c:	2304      	movs	r3, #4
 8007a2e:	77fb      	strb	r3, [r7, #31]
 8007a30:	e071      	b.n	8007b16 <UART_SetConfig+0x34e>
 8007a32:	2308      	movs	r3, #8
 8007a34:	77fb      	strb	r3, [r7, #31]
 8007a36:	e06e      	b.n	8007b16 <UART_SetConfig+0x34e>
 8007a38:	2310      	movs	r3, #16
 8007a3a:	77fb      	strb	r3, [r7, #31]
 8007a3c:	bf00      	nop
 8007a3e:	e06a      	b.n	8007b16 <UART_SetConfig+0x34e>
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	4a25      	ldr	r2, [pc, #148]	; (8007adc <UART_SetConfig+0x314>)
 8007a46:	4293      	cmp	r3, r2
 8007a48:	d124      	bne.n	8007a94 <UART_SetConfig+0x2cc>
 8007a4a:	4b1e      	ldr	r3, [pc, #120]	; (8007ac4 <UART_SetConfig+0x2fc>)
 8007a4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a50:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8007a54:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007a58:	d012      	beq.n	8007a80 <UART_SetConfig+0x2b8>
 8007a5a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007a5e:	d802      	bhi.n	8007a66 <UART_SetConfig+0x29e>
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d007      	beq.n	8007a74 <UART_SetConfig+0x2ac>
 8007a64:	e012      	b.n	8007a8c <UART_SetConfig+0x2c4>
 8007a66:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007a6a:	d006      	beq.n	8007a7a <UART_SetConfig+0x2b2>
 8007a6c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007a70:	d009      	beq.n	8007a86 <UART_SetConfig+0x2be>
 8007a72:	e00b      	b.n	8007a8c <UART_SetConfig+0x2c4>
 8007a74:	2300      	movs	r3, #0
 8007a76:	77fb      	strb	r3, [r7, #31]
 8007a78:	e04d      	b.n	8007b16 <UART_SetConfig+0x34e>
 8007a7a:	2302      	movs	r3, #2
 8007a7c:	77fb      	strb	r3, [r7, #31]
 8007a7e:	e04a      	b.n	8007b16 <UART_SetConfig+0x34e>
 8007a80:	2304      	movs	r3, #4
 8007a82:	77fb      	strb	r3, [r7, #31]
 8007a84:	e047      	b.n	8007b16 <UART_SetConfig+0x34e>
 8007a86:	2308      	movs	r3, #8
 8007a88:	77fb      	strb	r3, [r7, #31]
 8007a8a:	e044      	b.n	8007b16 <UART_SetConfig+0x34e>
 8007a8c:	2310      	movs	r3, #16
 8007a8e:	77fb      	strb	r3, [r7, #31]
 8007a90:	bf00      	nop
 8007a92:	e040      	b.n	8007b16 <UART_SetConfig+0x34e>
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	4a11      	ldr	r2, [pc, #68]	; (8007ae0 <UART_SetConfig+0x318>)
 8007a9a:	4293      	cmp	r3, r2
 8007a9c:	d139      	bne.n	8007b12 <UART_SetConfig+0x34a>
 8007a9e:	4b09      	ldr	r3, [pc, #36]	; (8007ac4 <UART_SetConfig+0x2fc>)
 8007aa0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007aa4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8007aa8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007aac:	d027      	beq.n	8007afe <UART_SetConfig+0x336>
 8007aae:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007ab2:	d817      	bhi.n	8007ae4 <UART_SetConfig+0x31c>
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d01c      	beq.n	8007af2 <UART_SetConfig+0x32a>
 8007ab8:	e027      	b.n	8007b0a <UART_SetConfig+0x342>
 8007aba:	bf00      	nop
 8007abc:	efff69f3 	.word	0xefff69f3
 8007ac0:	40011000 	.word	0x40011000
 8007ac4:	40023800 	.word	0x40023800
 8007ac8:	40004400 	.word	0x40004400
 8007acc:	40004800 	.word	0x40004800
 8007ad0:	40004c00 	.word	0x40004c00
 8007ad4:	40005000 	.word	0x40005000
 8007ad8:	40011400 	.word	0x40011400
 8007adc:	40007800 	.word	0x40007800
 8007ae0:	40007c00 	.word	0x40007c00
 8007ae4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007ae8:	d006      	beq.n	8007af8 <UART_SetConfig+0x330>
 8007aea:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8007aee:	d009      	beq.n	8007b04 <UART_SetConfig+0x33c>
 8007af0:	e00b      	b.n	8007b0a <UART_SetConfig+0x342>
 8007af2:	2300      	movs	r3, #0
 8007af4:	77fb      	strb	r3, [r7, #31]
 8007af6:	e00e      	b.n	8007b16 <UART_SetConfig+0x34e>
 8007af8:	2302      	movs	r3, #2
 8007afa:	77fb      	strb	r3, [r7, #31]
 8007afc:	e00b      	b.n	8007b16 <UART_SetConfig+0x34e>
 8007afe:	2304      	movs	r3, #4
 8007b00:	77fb      	strb	r3, [r7, #31]
 8007b02:	e008      	b.n	8007b16 <UART_SetConfig+0x34e>
 8007b04:	2308      	movs	r3, #8
 8007b06:	77fb      	strb	r3, [r7, #31]
 8007b08:	e005      	b.n	8007b16 <UART_SetConfig+0x34e>
 8007b0a:	2310      	movs	r3, #16
 8007b0c:	77fb      	strb	r3, [r7, #31]
 8007b0e:	bf00      	nop
 8007b10:	e001      	b.n	8007b16 <UART_SetConfig+0x34e>
 8007b12:	2310      	movs	r3, #16
 8007b14:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	69db      	ldr	r3, [r3, #28]
 8007b1a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007b1e:	d17f      	bne.n	8007c20 <UART_SetConfig+0x458>
  {
    switch (clocksource)
 8007b20:	7ffb      	ldrb	r3, [r7, #31]
 8007b22:	2b08      	cmp	r3, #8
 8007b24:	d85c      	bhi.n	8007be0 <UART_SetConfig+0x418>
 8007b26:	a201      	add	r2, pc, #4	; (adr r2, 8007b2c <UART_SetConfig+0x364>)
 8007b28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b2c:	08007b51 	.word	0x08007b51
 8007b30:	08007b71 	.word	0x08007b71
 8007b34:	08007b91 	.word	0x08007b91
 8007b38:	08007be1 	.word	0x08007be1
 8007b3c:	08007ba9 	.word	0x08007ba9
 8007b40:	08007be1 	.word	0x08007be1
 8007b44:	08007be1 	.word	0x08007be1
 8007b48:	08007be1 	.word	0x08007be1
 8007b4c:	08007bc9 	.word	0x08007bc9
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007b50:	f7fd fbf8 	bl	8005344 <HAL_RCC_GetPCLK1Freq>
 8007b54:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	005a      	lsls	r2, r3, #1
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	685b      	ldr	r3, [r3, #4]
 8007b5e:	085b      	lsrs	r3, r3, #1
 8007b60:	441a      	add	r2, r3
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	685b      	ldr	r3, [r3, #4]
 8007b66:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b6a:	b29b      	uxth	r3, r3
 8007b6c:	61bb      	str	r3, [r7, #24]
        break;
 8007b6e:	e03a      	b.n	8007be6 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007b70:	f7fd fbfc 	bl	800536c <HAL_RCC_GetPCLK2Freq>
 8007b74:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	005a      	lsls	r2, r3, #1
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	685b      	ldr	r3, [r3, #4]
 8007b7e:	085b      	lsrs	r3, r3, #1
 8007b80:	441a      	add	r2, r3
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	685b      	ldr	r3, [r3, #4]
 8007b86:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b8a:	b29b      	uxth	r3, r3
 8007b8c:	61bb      	str	r3, [r7, #24]
        break;
 8007b8e:	e02a      	b.n	8007be6 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	685b      	ldr	r3, [r3, #4]
 8007b94:	085a      	lsrs	r2, r3, #1
 8007b96:	4b5f      	ldr	r3, [pc, #380]	; (8007d14 <UART_SetConfig+0x54c>)
 8007b98:	4413      	add	r3, r2
 8007b9a:	687a      	ldr	r2, [r7, #4]
 8007b9c:	6852      	ldr	r2, [r2, #4]
 8007b9e:	fbb3 f3f2 	udiv	r3, r3, r2
 8007ba2:	b29b      	uxth	r3, r3
 8007ba4:	61bb      	str	r3, [r7, #24]
        break;
 8007ba6:	e01e      	b.n	8007be6 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007ba8:	f7fd fae8 	bl	800517c <HAL_RCC_GetSysClockFreq>
 8007bac:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	005a      	lsls	r2, r3, #1
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	685b      	ldr	r3, [r3, #4]
 8007bb6:	085b      	lsrs	r3, r3, #1
 8007bb8:	441a      	add	r2, r3
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	685b      	ldr	r3, [r3, #4]
 8007bbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8007bc2:	b29b      	uxth	r3, r3
 8007bc4:	61bb      	str	r3, [r7, #24]
        break;
 8007bc6:	e00e      	b.n	8007be6 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	685b      	ldr	r3, [r3, #4]
 8007bcc:	085b      	lsrs	r3, r3, #1
 8007bce:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	685b      	ldr	r3, [r3, #4]
 8007bd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8007bda:	b29b      	uxth	r3, r3
 8007bdc:	61bb      	str	r3, [r7, #24]
        break;
 8007bde:	e002      	b.n	8007be6 <UART_SetConfig+0x41e>
      default:
        ret = HAL_ERROR;
 8007be0:	2301      	movs	r3, #1
 8007be2:	75fb      	strb	r3, [r7, #23]
        break;
 8007be4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007be6:	69bb      	ldr	r3, [r7, #24]
 8007be8:	2b0f      	cmp	r3, #15
 8007bea:	d916      	bls.n	8007c1a <UART_SetConfig+0x452>
 8007bec:	69bb      	ldr	r3, [r7, #24]
 8007bee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007bf2:	d212      	bcs.n	8007c1a <UART_SetConfig+0x452>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007bf4:	69bb      	ldr	r3, [r7, #24]
 8007bf6:	b29b      	uxth	r3, r3
 8007bf8:	f023 030f 	bic.w	r3, r3, #15
 8007bfc:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007bfe:	69bb      	ldr	r3, [r7, #24]
 8007c00:	085b      	lsrs	r3, r3, #1
 8007c02:	b29b      	uxth	r3, r3
 8007c04:	f003 0307 	and.w	r3, r3, #7
 8007c08:	b29a      	uxth	r2, r3
 8007c0a:	897b      	ldrh	r3, [r7, #10]
 8007c0c:	4313      	orrs	r3, r2
 8007c0e:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	897a      	ldrh	r2, [r7, #10]
 8007c16:	60da      	str	r2, [r3, #12]
 8007c18:	e070      	b.n	8007cfc <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 8007c1a:	2301      	movs	r3, #1
 8007c1c:	75fb      	strb	r3, [r7, #23]
 8007c1e:	e06d      	b.n	8007cfc <UART_SetConfig+0x534>
    }
  }
  else
  {
    switch (clocksource)
 8007c20:	7ffb      	ldrb	r3, [r7, #31]
 8007c22:	2b08      	cmp	r3, #8
 8007c24:	d859      	bhi.n	8007cda <UART_SetConfig+0x512>
 8007c26:	a201      	add	r2, pc, #4	; (adr r2, 8007c2c <UART_SetConfig+0x464>)
 8007c28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c2c:	08007c51 	.word	0x08007c51
 8007c30:	08007c6f 	.word	0x08007c6f
 8007c34:	08007c8d 	.word	0x08007c8d
 8007c38:	08007cdb 	.word	0x08007cdb
 8007c3c:	08007ca5 	.word	0x08007ca5
 8007c40:	08007cdb 	.word	0x08007cdb
 8007c44:	08007cdb 	.word	0x08007cdb
 8007c48:	08007cdb 	.word	0x08007cdb
 8007c4c:	08007cc3 	.word	0x08007cc3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007c50:	f7fd fb78 	bl	8005344 <HAL_RCC_GetPCLK1Freq>
 8007c54:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	685b      	ldr	r3, [r3, #4]
 8007c5a:	085a      	lsrs	r2, r3, #1
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	441a      	add	r2, r3
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	685b      	ldr	r3, [r3, #4]
 8007c64:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c68:	b29b      	uxth	r3, r3
 8007c6a:	61bb      	str	r3, [r7, #24]
        break;
 8007c6c:	e038      	b.n	8007ce0 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007c6e:	f7fd fb7d 	bl	800536c <HAL_RCC_GetPCLK2Freq>
 8007c72:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	685b      	ldr	r3, [r3, #4]
 8007c78:	085a      	lsrs	r2, r3, #1
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	441a      	add	r2, r3
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	685b      	ldr	r3, [r3, #4]
 8007c82:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c86:	b29b      	uxth	r3, r3
 8007c88:	61bb      	str	r3, [r7, #24]
        break;
 8007c8a:	e029      	b.n	8007ce0 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	685b      	ldr	r3, [r3, #4]
 8007c90:	085a      	lsrs	r2, r3, #1
 8007c92:	4b21      	ldr	r3, [pc, #132]	; (8007d18 <UART_SetConfig+0x550>)
 8007c94:	4413      	add	r3, r2
 8007c96:	687a      	ldr	r2, [r7, #4]
 8007c98:	6852      	ldr	r2, [r2, #4]
 8007c9a:	fbb3 f3f2 	udiv	r3, r3, r2
 8007c9e:	b29b      	uxth	r3, r3
 8007ca0:	61bb      	str	r3, [r7, #24]
        break;
 8007ca2:	e01d      	b.n	8007ce0 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007ca4:	f7fd fa6a 	bl	800517c <HAL_RCC_GetSysClockFreq>
 8007ca8:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	685b      	ldr	r3, [r3, #4]
 8007cae:	085a      	lsrs	r2, r3, #1
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	441a      	add	r2, r3
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	685b      	ldr	r3, [r3, #4]
 8007cb8:	fbb2 f3f3 	udiv	r3, r2, r3
 8007cbc:	b29b      	uxth	r3, r3
 8007cbe:	61bb      	str	r3, [r7, #24]
        break;
 8007cc0:	e00e      	b.n	8007ce0 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	685b      	ldr	r3, [r3, #4]
 8007cc6:	085b      	lsrs	r3, r3, #1
 8007cc8:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	685b      	ldr	r3, [r3, #4]
 8007cd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8007cd4:	b29b      	uxth	r3, r3
 8007cd6:	61bb      	str	r3, [r7, #24]
        break;
 8007cd8:	e002      	b.n	8007ce0 <UART_SetConfig+0x518>
      default:
        ret = HAL_ERROR;
 8007cda:	2301      	movs	r3, #1
 8007cdc:	75fb      	strb	r3, [r7, #23]
        break;
 8007cde:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007ce0:	69bb      	ldr	r3, [r7, #24]
 8007ce2:	2b0f      	cmp	r3, #15
 8007ce4:	d908      	bls.n	8007cf8 <UART_SetConfig+0x530>
 8007ce6:	69bb      	ldr	r3, [r7, #24]
 8007ce8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007cec:	d204      	bcs.n	8007cf8 <UART_SetConfig+0x530>
    {
      huart->Instance->BRR = usartdiv;
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	69ba      	ldr	r2, [r7, #24]
 8007cf4:	60da      	str	r2, [r3, #12]
 8007cf6:	e001      	b.n	8007cfc <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 8007cf8:	2301      	movs	r3, #1
 8007cfa:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	2200      	movs	r2, #0
 8007d00:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	2200      	movs	r2, #0
 8007d06:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8007d08:	7dfb      	ldrb	r3, [r7, #23]
}
 8007d0a:	4618      	mov	r0, r3
 8007d0c:	3720      	adds	r7, #32
 8007d0e:	46bd      	mov	sp, r7
 8007d10:	bd80      	pop	{r7, pc}
 8007d12:	bf00      	nop
 8007d14:	01e84800 	.word	0x01e84800
 8007d18:	00f42400 	.word	0x00f42400

08007d1c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007d1c:	b480      	push	{r7}
 8007d1e:	b083      	sub	sp, #12
 8007d20:	af00      	add	r7, sp, #0
 8007d22:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d28:	f003 0301 	and.w	r3, r3, #1
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d00a      	beq.n	8007d46 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	685b      	ldr	r3, [r3, #4]
 8007d36:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	430a      	orrs	r2, r1
 8007d44:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d4a:	f003 0302 	and.w	r3, r3, #2
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d00a      	beq.n	8007d68 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	685b      	ldr	r3, [r3, #4]
 8007d58:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	430a      	orrs	r2, r1
 8007d66:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d6c:	f003 0304 	and.w	r3, r3, #4
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d00a      	beq.n	8007d8a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	685b      	ldr	r3, [r3, #4]
 8007d7a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	430a      	orrs	r2, r1
 8007d88:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d8e:	f003 0308 	and.w	r3, r3, #8
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d00a      	beq.n	8007dac <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	685b      	ldr	r3, [r3, #4]
 8007d9c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	430a      	orrs	r2, r1
 8007daa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007db0:	f003 0310 	and.w	r3, r3, #16
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d00a      	beq.n	8007dce <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	689b      	ldr	r3, [r3, #8]
 8007dbe:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	430a      	orrs	r2, r1
 8007dcc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dd2:	f003 0320 	and.w	r3, r3, #32
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d00a      	beq.n	8007df0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	689b      	ldr	r3, [r3, #8]
 8007de0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	430a      	orrs	r2, r1
 8007dee:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007df4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d01a      	beq.n	8007e32 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	685b      	ldr	r3, [r3, #4]
 8007e02:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	430a      	orrs	r2, r1
 8007e10:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e16:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007e1a:	d10a      	bne.n	8007e32 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	685b      	ldr	r3, [r3, #4]
 8007e22:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	430a      	orrs	r2, r1
 8007e30:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d00a      	beq.n	8007e54 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	685b      	ldr	r3, [r3, #4]
 8007e44:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	430a      	orrs	r2, r1
 8007e52:	605a      	str	r2, [r3, #4]
  }
}
 8007e54:	bf00      	nop
 8007e56:	370c      	adds	r7, #12
 8007e58:	46bd      	mov	sp, r7
 8007e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e5e:	4770      	bx	lr

08007e60 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007e60:	b580      	push	{r7, lr}
 8007e62:	b086      	sub	sp, #24
 8007e64:	af02      	add	r7, sp, #8
 8007e66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	2200      	movs	r2, #0
 8007e6c:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8007e6e:	f7fa fc03 	bl	8002678 <HAL_GetTick>
 8007e72:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	f003 0308 	and.w	r3, r3, #8
 8007e7e:	2b08      	cmp	r3, #8
 8007e80:	d10e      	bne.n	8007ea0 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007e82:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007e86:	9300      	str	r3, [sp, #0]
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	2200      	movs	r2, #0
 8007e8c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007e90:	6878      	ldr	r0, [r7, #4]
 8007e92:	f000 f814 	bl	8007ebe <UART_WaitOnFlagUntilTimeout>
 8007e96:	4603      	mov	r3, r0
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d001      	beq.n	8007ea0 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007e9c:	2303      	movs	r3, #3
 8007e9e:	e00a      	b.n	8007eb6 <UART_CheckIdleState+0x56>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	2220      	movs	r2, #32
 8007ea4:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	2220      	movs	r2, #32
 8007eaa:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	2200      	movs	r2, #0
 8007eb0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8007eb4:	2300      	movs	r3, #0
}
 8007eb6:	4618      	mov	r0, r3
 8007eb8:	3710      	adds	r7, #16
 8007eba:	46bd      	mov	sp, r7
 8007ebc:	bd80      	pop	{r7, pc}

08007ebe <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007ebe:	b580      	push	{r7, lr}
 8007ec0:	b084      	sub	sp, #16
 8007ec2:	af00      	add	r7, sp, #0
 8007ec4:	60f8      	str	r0, [r7, #12]
 8007ec6:	60b9      	str	r1, [r7, #8]
 8007ec8:	603b      	str	r3, [r7, #0]
 8007eca:	4613      	mov	r3, r2
 8007ecc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007ece:	e05d      	b.n	8007f8c <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007ed0:	69bb      	ldr	r3, [r7, #24]
 8007ed2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ed6:	d059      	beq.n	8007f8c <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007ed8:	f7fa fbce 	bl	8002678 <HAL_GetTick>
 8007edc:	4602      	mov	r2, r0
 8007ede:	683b      	ldr	r3, [r7, #0]
 8007ee0:	1ad3      	subs	r3, r2, r3
 8007ee2:	69ba      	ldr	r2, [r7, #24]
 8007ee4:	429a      	cmp	r2, r3
 8007ee6:	d302      	bcc.n	8007eee <UART_WaitOnFlagUntilTimeout+0x30>
 8007ee8:	69bb      	ldr	r3, [r7, #24]
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d11b      	bne.n	8007f26 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	681a      	ldr	r2, [r3, #0]
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007efc:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	689a      	ldr	r2, [r3, #8]
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	f022 0201 	bic.w	r2, r2, #1
 8007f0c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	2220      	movs	r2, #32
 8007f12:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	2220      	movs	r2, #32
 8007f18:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	2200      	movs	r2, #0
 8007f1e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8007f22:	2303      	movs	r3, #3
 8007f24:	e042      	b.n	8007fac <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	f003 0304 	and.w	r3, r3, #4
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d02b      	beq.n	8007f8c <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	69db      	ldr	r3, [r3, #28]
 8007f3a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007f3e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007f42:	d123      	bne.n	8007f8c <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007f4c:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	681a      	ldr	r2, [r3, #0]
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007f5c:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	689a      	ldr	r2, [r3, #8]
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	f022 0201 	bic.w	r2, r2, #1
 8007f6c:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	2220      	movs	r2, #32
 8007f72:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	2220      	movs	r2, #32
 8007f78:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	2220      	movs	r2, #32
 8007f7e:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	2200      	movs	r2, #0
 8007f84:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 8007f88:	2303      	movs	r3, #3
 8007f8a:	e00f      	b.n	8007fac <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	69da      	ldr	r2, [r3, #28]
 8007f92:	68bb      	ldr	r3, [r7, #8]
 8007f94:	4013      	ands	r3, r2
 8007f96:	68ba      	ldr	r2, [r7, #8]
 8007f98:	429a      	cmp	r2, r3
 8007f9a:	bf0c      	ite	eq
 8007f9c:	2301      	moveq	r3, #1
 8007f9e:	2300      	movne	r3, #0
 8007fa0:	b2db      	uxtb	r3, r3
 8007fa2:	461a      	mov	r2, r3
 8007fa4:	79fb      	ldrb	r3, [r7, #7]
 8007fa6:	429a      	cmp	r2, r3
 8007fa8:	d092      	beq.n	8007ed0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007faa:	2300      	movs	r3, #0
}
 8007fac:	4618      	mov	r0, r3
 8007fae:	3710      	adds	r7, #16
 8007fb0:	46bd      	mov	sp, r7
 8007fb2:	bd80      	pop	{r7, pc}

08007fb4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007fb4:	b480      	push	{r7}
 8007fb6:	b083      	sub	sp, #12
 8007fb8:	af00      	add	r7, sp, #0
 8007fba:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	681a      	ldr	r2, [r3, #0]
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007fca:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	689a      	ldr	r2, [r3, #8]
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	f022 0201 	bic.w	r2, r2, #1
 8007fda:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	2220      	movs	r2, #32
 8007fe0:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	2200      	movs	r2, #0
 8007fe6:	661a      	str	r2, [r3, #96]	; 0x60
}
 8007fe8:	bf00      	nop
 8007fea:	370c      	adds	r7, #12
 8007fec:	46bd      	mov	sp, r7
 8007fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff2:	4770      	bx	lr

08007ff4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007ff4:	b580      	push	{r7, lr}
 8007ff6:	b084      	sub	sp, #16
 8007ff8:	af00      	add	r7, sp, #0
 8007ffa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008000:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	2200      	movs	r2, #0
 8008006:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	2200      	movs	r2, #0
 800800e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008012:	68f8      	ldr	r0, [r7, #12]
 8008014:	f7ff fbce 	bl	80077b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008018:	bf00      	nop
 800801a:	3710      	adds	r7, #16
 800801c:	46bd      	mov	sp, r7
 800801e:	bd80      	pop	{r7, pc}

08008020 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008020:	b580      	push	{r7, lr}
 8008022:	b082      	sub	sp, #8
 8008024:	af00      	add	r7, sp, #0
 8008026:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	681a      	ldr	r2, [r3, #0]
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008036:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	2220      	movs	r2, #32
 800803c:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	2200      	movs	r2, #0
 8008042:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008044:	6878      	ldr	r0, [r7, #4]
 8008046:	f7ff fbab 	bl	80077a0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800804a:	bf00      	nop
 800804c:	3708      	adds	r7, #8
 800804e:	46bd      	mov	sp, r7
 8008050:	bd80      	pop	{r7, pc}
	...

08008054 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008054:	b084      	sub	sp, #16
 8008056:	b580      	push	{r7, lr}
 8008058:	b084      	sub	sp, #16
 800805a:	af00      	add	r7, sp, #0
 800805c:	6078      	str	r0, [r7, #4]
 800805e:	f107 001c 	add.w	r0, r7, #28
 8008062:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008066:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008068:	2b01      	cmp	r3, #1
 800806a:	d120      	bne.n	80080ae <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008070:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	68da      	ldr	r2, [r3, #12]
 800807c:	4b20      	ldr	r3, [pc, #128]	; (8008100 <USB_CoreInit+0xac>)
 800807e:	4013      	ands	r3, r2
 8008080:	687a      	ldr	r2, [r7, #4]
 8008082:	60d3      	str	r3, [r2, #12]
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	68db      	ldr	r3, [r3, #12]
 8008088:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8008090:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008092:	2b01      	cmp	r3, #1
 8008094:	d105      	bne.n	80080a2 <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	68db      	ldr	r3, [r3, #12]
 800809a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 80080a2:	6878      	ldr	r0, [r7, #4]
 80080a4:	f000 fa52 	bl	800854c <USB_CoreReset>
 80080a8:	4603      	mov	r3, r0
 80080aa:	73fb      	strb	r3, [r7, #15]
 80080ac:	e010      	b.n	80080d0 <USB_CoreInit+0x7c>
  }
#endif
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	68db      	ldr	r3, [r3, #12]
 80080b2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 80080ba:	6878      	ldr	r0, [r7, #4]
 80080bc:	f000 fa46 	bl	800854c <USB_CoreReset>
 80080c0:	4603      	mov	r3, r0
 80080c2:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080c8:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 80080d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080d2:	2b01      	cmp	r3, #1
 80080d4:	d10b      	bne.n	80080ee <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	689b      	ldr	r3, [r3, #8]
 80080da:	f043 0206 	orr.w	r2, r3, #6
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	689b      	ldr	r3, [r3, #8]
 80080e6:	f043 0220 	orr.w	r2, r3, #32
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80080ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80080f0:	4618      	mov	r0, r3
 80080f2:	3710      	adds	r7, #16
 80080f4:	46bd      	mov	sp, r7
 80080f6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80080fa:	b004      	add	sp, #16
 80080fc:	4770      	bx	lr
 80080fe:	bf00      	nop
 8008100:	ffbdffbf 	.word	0xffbdffbf

08008104 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008104:	b480      	push	{r7}
 8008106:	b083      	sub	sp, #12
 8008108:	af00      	add	r7, sp, #0
 800810a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	689b      	ldr	r3, [r3, #8]
 8008110:	f023 0201 	bic.w	r2, r3, #1
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008118:	2300      	movs	r3, #0
}
 800811a:	4618      	mov	r0, r3
 800811c:	370c      	adds	r7, #12
 800811e:	46bd      	mov	sp, r7
 8008120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008124:	4770      	bx	lr

08008126 <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8008126:	b580      	push	{r7, lr}
 8008128:	b082      	sub	sp, #8
 800812a:	af00      	add	r7, sp, #0
 800812c:	6078      	str	r0, [r7, #4]
 800812e:	460b      	mov	r3, r1
 8008130:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	68db      	ldr	r3, [r3, #12]
 8008136:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800813e:	78fb      	ldrb	r3, [r7, #3]
 8008140:	2b01      	cmp	r3, #1
 8008142:	d106      	bne.n	8008152 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	68db      	ldr	r3, [r3, #12]
 8008148:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	60da      	str	r2, [r3, #12]
 8008150:	e00b      	b.n	800816a <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8008152:	78fb      	ldrb	r3, [r7, #3]
 8008154:	2b00      	cmp	r3, #0
 8008156:	d106      	bne.n	8008166 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	68db      	ldr	r3, [r3, #12]
 800815c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	60da      	str	r2, [r3, #12]
 8008164:	e001      	b.n	800816a <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8008166:	2301      	movs	r3, #1
 8008168:	e003      	b.n	8008172 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800816a:	2032      	movs	r0, #50	; 0x32
 800816c:	f7fa fa90 	bl	8002690 <HAL_Delay>

  return HAL_OK;
 8008170:	2300      	movs	r3, #0
}
 8008172:	4618      	mov	r0, r3
 8008174:	3708      	adds	r7, #8
 8008176:	46bd      	mov	sp, r7
 8008178:	bd80      	pop	{r7, pc}
	...

0800817c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800817c:	b084      	sub	sp, #16
 800817e:	b580      	push	{r7, lr}
 8008180:	b086      	sub	sp, #24
 8008182:	af00      	add	r7, sp, #0
 8008184:	6078      	str	r0, [r7, #4]
 8008186:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800818a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800818e:	2300      	movs	r3, #0
 8008190:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8008196:	2300      	movs	r3, #0
 8008198:	613b      	str	r3, [r7, #16]
 800819a:	e009      	b.n	80081b0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800819c:	687a      	ldr	r2, [r7, #4]
 800819e:	693b      	ldr	r3, [r7, #16]
 80081a0:	3340      	adds	r3, #64	; 0x40
 80081a2:	009b      	lsls	r3, r3, #2
 80081a4:	4413      	add	r3, r2
 80081a6:	2200      	movs	r2, #0
 80081a8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80081aa:	693b      	ldr	r3, [r7, #16]
 80081ac:	3301      	adds	r3, #1
 80081ae:	613b      	str	r3, [r7, #16]
 80081b0:	693b      	ldr	r3, [r7, #16]
 80081b2:	2b0e      	cmp	r3, #14
 80081b4:	d9f2      	bls.n	800819c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80081b6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d11c      	bne.n	80081f6 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80081c2:	685b      	ldr	r3, [r3, #4]
 80081c4:	68fa      	ldr	r2, [r7, #12]
 80081c6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80081ca:	f043 0302 	orr.w	r3, r3, #2
 80081ce:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081d4:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	601a      	str	r2, [r3, #0]
 80081f4:	e005      	b.n	8008202 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081fa:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008208:	461a      	mov	r2, r3
 800820a:	2300      	movs	r3, #0
 800820c:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008214:	4619      	mov	r1, r3
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800821c:	461a      	mov	r2, r3
 800821e:	680b      	ldr	r3, [r1, #0]
 8008220:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008222:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008224:	2b01      	cmp	r3, #1
 8008226:	d10c      	bne.n	8008242 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8008228:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800822a:	2b00      	cmp	r3, #0
 800822c:	d104      	bne.n	8008238 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800822e:	2100      	movs	r1, #0
 8008230:	6878      	ldr	r0, [r7, #4]
 8008232:	f000 f959 	bl	80084e8 <USB_SetDevSpeed>
 8008236:	e018      	b.n	800826a <USB_DevInit+0xee>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8008238:	2101      	movs	r1, #1
 800823a:	6878      	ldr	r0, [r7, #4]
 800823c:	f000 f954 	bl	80084e8 <USB_SetDevSpeed>
 8008240:	e013      	b.n	800826a <USB_DevInit+0xee>
    }
  }
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 8008242:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008244:	2b03      	cmp	r3, #3
 8008246:	d10c      	bne.n	8008262 <USB_DevInit+0xe6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8008248:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800824a:	2b00      	cmp	r3, #0
 800824c:	d104      	bne.n	8008258 <USB_DevInit+0xdc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800824e:	2100      	movs	r1, #0
 8008250:	6878      	ldr	r0, [r7, #4]
 8008252:	f000 f949 	bl	80084e8 <USB_SetDevSpeed>
 8008256:	e008      	b.n	800826a <USB_DevInit+0xee>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8008258:	2101      	movs	r1, #1
 800825a:	6878      	ldr	r0, [r7, #4]
 800825c:	f000 f944 	bl	80084e8 <USB_SetDevSpeed>
 8008260:	e003      	b.n	800826a <USB_DevInit+0xee>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8008262:	2103      	movs	r1, #3
 8008264:	6878      	ldr	r0, [r7, #4]
 8008266:	f000 f93f 	bl	80084e8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800826a:	2110      	movs	r1, #16
 800826c:	6878      	ldr	r0, [r7, #4]
 800826e:	f000 f8f3 	bl	8008458 <USB_FlushTxFifo>
 8008272:	4603      	mov	r3, r0
 8008274:	2b00      	cmp	r3, #0
 8008276:	d001      	beq.n	800827c <USB_DevInit+0x100>
  {
    ret = HAL_ERROR;
 8008278:	2301      	movs	r3, #1
 800827a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800827c:	6878      	ldr	r0, [r7, #4]
 800827e:	f000 f911 	bl	80084a4 <USB_FlushRxFifo>
 8008282:	4603      	mov	r3, r0
 8008284:	2b00      	cmp	r3, #0
 8008286:	d001      	beq.n	800828c <USB_DevInit+0x110>
  {
    ret = HAL_ERROR;
 8008288:	2301      	movs	r3, #1
 800828a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008292:	461a      	mov	r2, r3
 8008294:	2300      	movs	r3, #0
 8008296:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800829e:	461a      	mov	r2, r3
 80082a0:	2300      	movs	r3, #0
 80082a2:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80082aa:	461a      	mov	r2, r3
 80082ac:	2300      	movs	r3, #0
 80082ae:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80082b0:	2300      	movs	r3, #0
 80082b2:	613b      	str	r3, [r7, #16]
 80082b4:	e043      	b.n	800833e <USB_DevInit+0x1c2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80082b6:	693b      	ldr	r3, [r7, #16]
 80082b8:	015a      	lsls	r2, r3, #5
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	4413      	add	r3, r2
 80082be:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80082c8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80082cc:	d118      	bne.n	8008300 <USB_DevInit+0x184>
    {
      if (i == 0U)
 80082ce:	693b      	ldr	r3, [r7, #16]
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d10a      	bne.n	80082ea <USB_DevInit+0x16e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80082d4:	693b      	ldr	r3, [r7, #16]
 80082d6:	015a      	lsls	r2, r3, #5
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	4413      	add	r3, r2
 80082dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80082e0:	461a      	mov	r2, r3
 80082e2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80082e6:	6013      	str	r3, [r2, #0]
 80082e8:	e013      	b.n	8008312 <USB_DevInit+0x196>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80082ea:	693b      	ldr	r3, [r7, #16]
 80082ec:	015a      	lsls	r2, r3, #5
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	4413      	add	r3, r2
 80082f2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80082f6:	461a      	mov	r2, r3
 80082f8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80082fc:	6013      	str	r3, [r2, #0]
 80082fe:	e008      	b.n	8008312 <USB_DevInit+0x196>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8008300:	693b      	ldr	r3, [r7, #16]
 8008302:	015a      	lsls	r2, r3, #5
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	4413      	add	r3, r2
 8008308:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800830c:	461a      	mov	r2, r3
 800830e:	2300      	movs	r3, #0
 8008310:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8008312:	693b      	ldr	r3, [r7, #16]
 8008314:	015a      	lsls	r2, r3, #5
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	4413      	add	r3, r2
 800831a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800831e:	461a      	mov	r2, r3
 8008320:	2300      	movs	r3, #0
 8008322:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8008324:	693b      	ldr	r3, [r7, #16]
 8008326:	015a      	lsls	r2, r3, #5
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	4413      	add	r3, r2
 800832c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008330:	461a      	mov	r2, r3
 8008332:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008336:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008338:	693b      	ldr	r3, [r7, #16]
 800833a:	3301      	adds	r3, #1
 800833c:	613b      	str	r3, [r7, #16]
 800833e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008340:	693a      	ldr	r2, [r7, #16]
 8008342:	429a      	cmp	r2, r3
 8008344:	d3b7      	bcc.n	80082b6 <USB_DevInit+0x13a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008346:	2300      	movs	r3, #0
 8008348:	613b      	str	r3, [r7, #16]
 800834a:	e043      	b.n	80083d4 <USB_DevInit+0x258>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800834c:	693b      	ldr	r3, [r7, #16]
 800834e:	015a      	lsls	r2, r3, #5
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	4413      	add	r3, r2
 8008354:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800835e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008362:	d118      	bne.n	8008396 <USB_DevInit+0x21a>
    {
      if (i == 0U)
 8008364:	693b      	ldr	r3, [r7, #16]
 8008366:	2b00      	cmp	r3, #0
 8008368:	d10a      	bne.n	8008380 <USB_DevInit+0x204>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800836a:	693b      	ldr	r3, [r7, #16]
 800836c:	015a      	lsls	r2, r3, #5
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	4413      	add	r3, r2
 8008372:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008376:	461a      	mov	r2, r3
 8008378:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800837c:	6013      	str	r3, [r2, #0]
 800837e:	e013      	b.n	80083a8 <USB_DevInit+0x22c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8008380:	693b      	ldr	r3, [r7, #16]
 8008382:	015a      	lsls	r2, r3, #5
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	4413      	add	r3, r2
 8008388:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800838c:	461a      	mov	r2, r3
 800838e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8008392:	6013      	str	r3, [r2, #0]
 8008394:	e008      	b.n	80083a8 <USB_DevInit+0x22c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8008396:	693b      	ldr	r3, [r7, #16]
 8008398:	015a      	lsls	r2, r3, #5
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	4413      	add	r3, r2
 800839e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80083a2:	461a      	mov	r2, r3
 80083a4:	2300      	movs	r3, #0
 80083a6:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80083a8:	693b      	ldr	r3, [r7, #16]
 80083aa:	015a      	lsls	r2, r3, #5
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	4413      	add	r3, r2
 80083b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80083b4:	461a      	mov	r2, r3
 80083b6:	2300      	movs	r3, #0
 80083b8:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80083ba:	693b      	ldr	r3, [r7, #16]
 80083bc:	015a      	lsls	r2, r3, #5
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	4413      	add	r3, r2
 80083c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80083c6:	461a      	mov	r2, r3
 80083c8:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80083cc:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80083ce:	693b      	ldr	r3, [r7, #16]
 80083d0:	3301      	adds	r3, #1
 80083d2:	613b      	str	r3, [r7, #16]
 80083d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083d6:	693a      	ldr	r2, [r7, #16]
 80083d8:	429a      	cmp	r2, r3
 80083da:	d3b7      	bcc.n	800834c <USB_DevInit+0x1d0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80083e2:	691b      	ldr	r3, [r3, #16]
 80083e4:	68fa      	ldr	r2, [r7, #12]
 80083e6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80083ea:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80083ee:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	2200      	movs	r2, #0
 80083f4:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80083fc:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80083fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008400:	2b00      	cmp	r3, #0
 8008402:	d105      	bne.n	8008410 <USB_DevInit+0x294>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	699b      	ldr	r3, [r3, #24]
 8008408:	f043 0210 	orr.w	r2, r3, #16
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	699a      	ldr	r2, [r3, #24]
 8008414:	4b0e      	ldr	r3, [pc, #56]	; (8008450 <USB_DevInit+0x2d4>)
 8008416:	4313      	orrs	r3, r2
 8008418:	687a      	ldr	r2, [r7, #4]
 800841a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800841c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800841e:	2b00      	cmp	r3, #0
 8008420:	d005      	beq.n	800842e <USB_DevInit+0x2b2>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	699b      	ldr	r3, [r3, #24]
 8008426:	f043 0208 	orr.w	r2, r3, #8
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800842e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008430:	2b01      	cmp	r3, #1
 8008432:	d105      	bne.n	8008440 <USB_DevInit+0x2c4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	699a      	ldr	r2, [r3, #24]
 8008438:	4b06      	ldr	r3, [pc, #24]	; (8008454 <USB_DevInit+0x2d8>)
 800843a:	4313      	orrs	r3, r2
 800843c:	687a      	ldr	r2, [r7, #4]
 800843e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008440:	7dfb      	ldrb	r3, [r7, #23]
}
 8008442:	4618      	mov	r0, r3
 8008444:	3718      	adds	r7, #24
 8008446:	46bd      	mov	sp, r7
 8008448:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800844c:	b004      	add	sp, #16
 800844e:	4770      	bx	lr
 8008450:	803c3800 	.word	0x803c3800
 8008454:	40000004 	.word	0x40000004

08008458 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008458:	b480      	push	{r7}
 800845a:	b085      	sub	sp, #20
 800845c:	af00      	add	r7, sp, #0
 800845e:	6078      	str	r0, [r7, #4]
 8008460:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8008462:	2300      	movs	r3, #0
 8008464:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008466:	683b      	ldr	r3, [r7, #0]
 8008468:	019b      	lsls	r3, r3, #6
 800846a:	f043 0220 	orr.w	r2, r3, #32
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	3301      	adds	r3, #1
 8008476:	60fb      	str	r3, [r7, #12]
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	4a09      	ldr	r2, [pc, #36]	; (80084a0 <USB_FlushTxFifo+0x48>)
 800847c:	4293      	cmp	r3, r2
 800847e:	d901      	bls.n	8008484 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8008480:	2303      	movs	r3, #3
 8008482:	e006      	b.n	8008492 <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	691b      	ldr	r3, [r3, #16]
 8008488:	f003 0320 	and.w	r3, r3, #32
 800848c:	2b20      	cmp	r3, #32
 800848e:	d0f0      	beq.n	8008472 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8008490:	2300      	movs	r3, #0
}
 8008492:	4618      	mov	r0, r3
 8008494:	3714      	adds	r7, #20
 8008496:	46bd      	mov	sp, r7
 8008498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800849c:	4770      	bx	lr
 800849e:	bf00      	nop
 80084a0:	00030d40 	.word	0x00030d40

080084a4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80084a4:	b480      	push	{r7}
 80084a6:	b085      	sub	sp, #20
 80084a8:	af00      	add	r7, sp, #0
 80084aa:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 80084ac:	2300      	movs	r3, #0
 80084ae:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	2210      	movs	r2, #16
 80084b4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	3301      	adds	r3, #1
 80084ba:	60fb      	str	r3, [r7, #12]
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	4a09      	ldr	r2, [pc, #36]	; (80084e4 <USB_FlushRxFifo+0x40>)
 80084c0:	4293      	cmp	r3, r2
 80084c2:	d901      	bls.n	80084c8 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 80084c4:	2303      	movs	r3, #3
 80084c6:	e006      	b.n	80084d6 <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	691b      	ldr	r3, [r3, #16]
 80084cc:	f003 0310 	and.w	r3, r3, #16
 80084d0:	2b10      	cmp	r3, #16
 80084d2:	d0f0      	beq.n	80084b6 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 80084d4:	2300      	movs	r3, #0
}
 80084d6:	4618      	mov	r0, r3
 80084d8:	3714      	adds	r7, #20
 80084da:	46bd      	mov	sp, r7
 80084dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084e0:	4770      	bx	lr
 80084e2:	bf00      	nop
 80084e4:	00030d40 	.word	0x00030d40

080084e8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80084e8:	b480      	push	{r7}
 80084ea:	b085      	sub	sp, #20
 80084ec:	af00      	add	r7, sp, #0
 80084ee:	6078      	str	r0, [r7, #4]
 80084f0:	460b      	mov	r3, r1
 80084f2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80084fe:	681a      	ldr	r2, [r3, #0]
 8008500:	78fb      	ldrb	r3, [r7, #3]
 8008502:	68f9      	ldr	r1, [r7, #12]
 8008504:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008508:	4313      	orrs	r3, r2
 800850a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800850c:	2300      	movs	r3, #0
}
 800850e:	4618      	mov	r0, r3
 8008510:	3714      	adds	r7, #20
 8008512:	46bd      	mov	sp, r7
 8008514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008518:	4770      	bx	lr

0800851a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800851a:	b580      	push	{r7, lr}
 800851c:	b084      	sub	sp, #16
 800851e:	af00      	add	r7, sp, #0
 8008520:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800852c:	685b      	ldr	r3, [r3, #4]
 800852e:	68fa      	ldr	r2, [r7, #12]
 8008530:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008534:	f043 0302 	orr.w	r3, r3, #2
 8008538:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 800853a:	2003      	movs	r0, #3
 800853c:	f7fa f8a8 	bl	8002690 <HAL_Delay>

  return HAL_OK;
 8008540:	2300      	movs	r3, #0
}
 8008542:	4618      	mov	r0, r3
 8008544:	3710      	adds	r7, #16
 8008546:	46bd      	mov	sp, r7
 8008548:	bd80      	pop	{r7, pc}
	...

0800854c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800854c:	b480      	push	{r7}
 800854e:	b085      	sub	sp, #20
 8008550:	af00      	add	r7, sp, #0
 8008552:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8008554:	2300      	movs	r3, #0
 8008556:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	3301      	adds	r3, #1
 800855c:	60fb      	str	r3, [r7, #12]
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	4a13      	ldr	r2, [pc, #76]	; (80085b0 <USB_CoreReset+0x64>)
 8008562:	4293      	cmp	r3, r2
 8008564:	d901      	bls.n	800856a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008566:	2303      	movs	r3, #3
 8008568:	e01b      	b.n	80085a2 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	691b      	ldr	r3, [r3, #16]
 800856e:	2b00      	cmp	r3, #0
 8008570:	daf2      	bge.n	8008558 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8008572:	2300      	movs	r3, #0
 8008574:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	691b      	ldr	r3, [r3, #16]
 800857a:	f043 0201 	orr.w	r2, r3, #1
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	3301      	adds	r3, #1
 8008586:	60fb      	str	r3, [r7, #12]
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	4a09      	ldr	r2, [pc, #36]	; (80085b0 <USB_CoreReset+0x64>)
 800858c:	4293      	cmp	r3, r2
 800858e:	d901      	bls.n	8008594 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8008590:	2303      	movs	r3, #3
 8008592:	e006      	b.n	80085a2 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	691b      	ldr	r3, [r3, #16]
 8008598:	f003 0301 	and.w	r3, r3, #1
 800859c:	2b01      	cmp	r3, #1
 800859e:	d0f0      	beq.n	8008582 <USB_CoreReset+0x36>

  return HAL_OK;
 80085a0:	2300      	movs	r3, #0
}
 80085a2:	4618      	mov	r0, r3
 80085a4:	3714      	adds	r7, #20
 80085a6:	46bd      	mov	sp, r7
 80085a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ac:	4770      	bx	lr
 80085ae:	bf00      	nop
 80085b0:	00030d40 	.word	0x00030d40

080085b4 <arm_pid_init_f32>:
 */

void arm_pid_init_f32(
  arm_pid_instance_f32 * S,
  int32_t resetStateFlag)
{
 80085b4:	b580      	push	{r7, lr}
 80085b6:	b082      	sub	sp, #8
 80085b8:	af00      	add	r7, sp, #0
 80085ba:	6078      	str	r0, [r7, #4]
 80085bc:	6039      	str	r1, [r7, #0]

  /* Derived coefficient A0 */
  S->A0 = S->Kp + S->Ki + S->Kd;
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	ed93 7a06 	vldr	s14, [r3, #24]
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	edd3 7a07 	vldr	s15, [r3, #28]
 80085ca:	ee37 7a27 	vadd.f32	s14, s14, s15
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	edd3 7a08 	vldr	s15, [r3, #32]
 80085d4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	edc3 7a00 	vstr	s15, [r3]

  /* Derived coefficient A1 */
  S->A1 = (-S->Kp) - ((float32_t) 2.0 * S->Kd);
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	edd3 7a06 	vldr	s15, [r3, #24]
 80085e4:	eeb1 7a67 	vneg.f32	s14, s15
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	edd3 7a08 	vldr	s15, [r3, #32]
 80085ee:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80085f2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	edc3 7a01 	vstr	s15, [r3, #4]

  /* Derived coefficient A2 */
  S->A2 = S->Kd;
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	6a1a      	ldr	r2, [r3, #32]
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	609a      	str	r2, [r3, #8]

  /* Check whether state needs reset or not */
  if (resetStateFlag)
 8008604:	683b      	ldr	r3, [r7, #0]
 8008606:	2b00      	cmp	r3, #0
 8008608:	d006      	beq.n	8008618 <arm_pid_init_f32+0x64>
  {
    /* Clear the state buffer.  The size will be always 3 samples */
    memset(S->state, 0, 3U * sizeof(float32_t));
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	330c      	adds	r3, #12
 800860e:	220c      	movs	r2, #12
 8008610:	2100      	movs	r1, #0
 8008612:	4618      	mov	r0, r3
 8008614:	f000 f9a8 	bl	8008968 <memset>
  }

}
 8008618:	bf00      	nop
 800861a:	3708      	adds	r7, #8
 800861c:	46bd      	mov	sp, r7
 800861e:	bd80      	pop	{r7, pc}

08008620 <arm_sin_cos_f32>:

void arm_sin_cos_f32(
                      float32_t theta,
                      float32_t * pSinVal,
                      float32_t * pCosVal)
{
 8008620:	b480      	push	{r7}
 8008622:	b091      	sub	sp, #68	; 0x44
 8008624:	af00      	add	r7, sp, #0
 8008626:	ed87 0a03 	vstr	s0, [r7, #12]
 800862a:	60b8      	str	r0, [r7, #8]
 800862c:	6079      	str	r1, [r7, #4]
    float32_t f1, f2, d1, d2;                        /* Two nearest output values */
    float32_t findex, Dn, Df, temp;

    /* input x is in degrees */
    /* Scale the input, divide input by 360, for cosine add 0.25 (pi/2) to read sine table */
    in = theta * 0.00277777777778f;
 800862e:	edd7 7a03 	vldr	s15, [r7, #12]
 8008632:	ed9f 7ab4 	vldr	s14, [pc, #720]	; 8008904 <arm_sin_cos_f32+0x2e4>
 8008636:	ee67 7a87 	vmul.f32	s15, s15, s14
 800863a:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

    if (in < 0.0f)
 800863e:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8008642:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008646:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800864a:	d505      	bpl.n	8008658 <arm_sin_cos_f32+0x38>
    {
        in = -in;
 800864c:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8008650:	eef1 7a67 	vneg.f32	s15, s15
 8008654:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
    }

    in = in - (int32_t)in;
 8008658:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800865c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008660:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008664:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8008668:	ee77 7a67 	vsub.f32	s15, s14, s15
 800866c:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

    /* Calculation of index of the table */
    findex = (float32_t) FAST_MATH_TABLE_SIZE * in;
 8008670:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8008674:	ed9f 7aa4 	vldr	s14, [pc, #656]	; 8008908 <arm_sin_cos_f32+0x2e8>
 8008678:	ee67 7a87 	vmul.f32	s15, s15, s14
 800867c:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
    indexS = ((uint16_t)findex) & 0x1ff;
 8008680:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8008684:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008688:	ee17 3a90 	vmov	r3, s15
 800868c:	b29b      	uxth	r3, r3
 800868e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008692:	86fb      	strh	r3, [r7, #54]	; 0x36
    indexC = (indexS + (FAST_MATH_TABLE_SIZE / 4)) & 0x1ff;
 8008694:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8008696:	3380      	adds	r3, #128	; 0x80
 8008698:	b29b      	uxth	r3, r3
 800869a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800869e:	86bb      	strh	r3, [r7, #52]	; 0x34

    /* fractional value calculation */
    fract = findex - (float32_t) indexS;
 80086a0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80086a2:	ee07 3a90 	vmov	s15, r3
 80086a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80086aa:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 80086ae:	ee77 7a67 	vsub.f32	s15, s14, s15
 80086b2:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30

    /* Read two nearest values of input value from the cos & sin tables */
    f1 = sinTable_f32[indexC+0];
 80086b6:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80086b8:	4a94      	ldr	r2, [pc, #592]	; (800890c <arm_sin_cos_f32+0x2ec>)
 80086ba:	009b      	lsls	r3, r3, #2
 80086bc:	4413      	add	r3, r2
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	62fb      	str	r3, [r7, #44]	; 0x2c
    f2 = sinTable_f32[indexC+1];
 80086c2:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80086c4:	3301      	adds	r3, #1
 80086c6:	4a91      	ldr	r2, [pc, #580]	; (800890c <arm_sin_cos_f32+0x2ec>)
 80086c8:	009b      	lsls	r3, r3, #2
 80086ca:	4413      	add	r3, r2
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	62bb      	str	r3, [r7, #40]	; 0x28
    d1 = -sinTable_f32[indexS+0];
 80086d0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80086d2:	4a8e      	ldr	r2, [pc, #568]	; (800890c <arm_sin_cos_f32+0x2ec>)
 80086d4:	009b      	lsls	r3, r3, #2
 80086d6:	4413      	add	r3, r2
 80086d8:	edd3 7a00 	vldr	s15, [r3]
 80086dc:	eef1 7a67 	vneg.f32	s15, s15
 80086e0:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    d2 = -sinTable_f32[indexS+1];
 80086e4:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80086e6:	3301      	adds	r3, #1
 80086e8:	4a88      	ldr	r2, [pc, #544]	; (800890c <arm_sin_cos_f32+0x2ec>)
 80086ea:	009b      	lsls	r3, r3, #2
 80086ec:	4413      	add	r3, r2
 80086ee:	edd3 7a00 	vldr	s15, [r3]
 80086f2:	eef1 7a67 	vneg.f32	s15, s15
 80086f6:	edc7 7a08 	vstr	s15, [r7, #32]

    temp = (1.0f - fract) * f1 + fract * f2;
 80086fa:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80086fe:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8008702:	ee37 7a67 	vsub.f32	s14, s14, s15
 8008706:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800870a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800870e:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 8008712:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8008716:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800871a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800871e:	edc7 7a07 	vstr	s15, [r7, #28]

    Dn = 0.0122718463030f; // delta between the two points (fixed), in this case 2*pi/FAST_MATH_TABLE_SIZE
 8008722:	4b7b      	ldr	r3, [pc, #492]	; (8008910 <arm_sin_cos_f32+0x2f0>)
 8008724:	61bb      	str	r3, [r7, #24]
    Df = f2 - f1;          // delta between the values of the functions
 8008726:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800872a:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800872e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008732:	edc7 7a05 	vstr	s15, [r7, #20]

    temp = Dn *(d1 + d2) - 2 * Df;
 8008736:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800873a:	edd7 7a08 	vldr	s15, [r7, #32]
 800873e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008742:	edd7 7a06 	vldr	s15, [r7, #24]
 8008746:	ee27 7a27 	vmul.f32	s14, s14, s15
 800874a:	edd7 7a05 	vldr	s15, [r7, #20]
 800874e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8008752:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008756:	edc7 7a07 	vstr	s15, [r7, #28]
    temp = fract * temp + (3 * Df - (d2 + 2 * d1) * Dn);
 800875a:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 800875e:	edd7 7a07 	vldr	s15, [r7, #28]
 8008762:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008766:	edd7 7a05 	vldr	s15, [r7, #20]
 800876a:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 800876e:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8008772:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8008776:	ee37 6aa7 	vadd.f32	s12, s15, s15
 800877a:	edd7 7a08 	vldr	s15, [r7, #32]
 800877e:	ee36 6a27 	vadd.f32	s12, s12, s15
 8008782:	edd7 7a06 	vldr	s15, [r7, #24]
 8008786:	ee66 7a27 	vmul.f32	s15, s12, s15
 800878a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800878e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008792:	edc7 7a07 	vstr	s15, [r7, #28]
    temp = fract * temp + d1 * Dn;
 8008796:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 800879a:	edd7 7a07 	vldr	s15, [r7, #28]
 800879e:	ee27 7a27 	vmul.f32	s14, s14, s15
 80087a2:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 80087a6:	edd7 7a06 	vldr	s15, [r7, #24]
 80087aa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80087ae:	ee77 7a27 	vadd.f32	s15, s14, s15
 80087b2:	edc7 7a07 	vstr	s15, [r7, #28]

    /* Calculation of cosine value */
    *pCosVal = fract * temp + f1;
 80087b6:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 80087ba:	edd7 7a07 	vldr	s15, [r7, #28]
 80087be:	ee27 7a27 	vmul.f32	s14, s14, s15
 80087c2:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80087c6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	edc3 7a00 	vstr	s15, [r3]

    /* Read two nearest values of input value from the cos & sin tables */
    f1 = sinTable_f32[indexS+0];
 80087d0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80087d2:	4a4e      	ldr	r2, [pc, #312]	; (800890c <arm_sin_cos_f32+0x2ec>)
 80087d4:	009b      	lsls	r3, r3, #2
 80087d6:	4413      	add	r3, r2
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	62fb      	str	r3, [r7, #44]	; 0x2c
    f2 = sinTable_f32[indexS+1];
 80087dc:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80087de:	3301      	adds	r3, #1
 80087e0:	4a4a      	ldr	r2, [pc, #296]	; (800890c <arm_sin_cos_f32+0x2ec>)
 80087e2:	009b      	lsls	r3, r3, #2
 80087e4:	4413      	add	r3, r2
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	62bb      	str	r3, [r7, #40]	; 0x28
    d1 = sinTable_f32[indexC+0];
 80087ea:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80087ec:	4a47      	ldr	r2, [pc, #284]	; (800890c <arm_sin_cos_f32+0x2ec>)
 80087ee:	009b      	lsls	r3, r3, #2
 80087f0:	4413      	add	r3, r2
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	627b      	str	r3, [r7, #36]	; 0x24
    d2 = sinTable_f32[indexC+1];
 80087f6:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80087f8:	3301      	adds	r3, #1
 80087fa:	4a44      	ldr	r2, [pc, #272]	; (800890c <arm_sin_cos_f32+0x2ec>)
 80087fc:	009b      	lsls	r3, r3, #2
 80087fe:	4413      	add	r3, r2
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	623b      	str	r3, [r7, #32]

    temp = (1.0f - fract) * f1 + fract * f2;
 8008804:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008808:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800880c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8008810:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8008814:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008818:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 800881c:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8008820:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008824:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008828:	edc7 7a07 	vstr	s15, [r7, #28]

    Df = f2 - f1; // delta between the values of the functions
 800882c:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8008830:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8008834:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008838:	edc7 7a05 	vstr	s15, [r7, #20]
    temp = Dn*(d1 + d2) - 2*Df;
 800883c:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8008840:	edd7 7a08 	vldr	s15, [r7, #32]
 8008844:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008848:	edd7 7a06 	vldr	s15, [r7, #24]
 800884c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008850:	edd7 7a05 	vldr	s15, [r7, #20]
 8008854:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8008858:	ee77 7a67 	vsub.f32	s15, s14, s15
 800885c:	edc7 7a07 	vstr	s15, [r7, #28]
    temp = fract*temp + (3*Df - (d2 + 2*d1)*Dn);
 8008860:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8008864:	edd7 7a07 	vldr	s15, [r7, #28]
 8008868:	ee27 7a27 	vmul.f32	s14, s14, s15
 800886c:	edd7 7a05 	vldr	s15, [r7, #20]
 8008870:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 8008874:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8008878:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800887c:	ee37 6aa7 	vadd.f32	s12, s15, s15
 8008880:	edd7 7a08 	vldr	s15, [r7, #32]
 8008884:	ee36 6a27 	vadd.f32	s12, s12, s15
 8008888:	edd7 7a06 	vldr	s15, [r7, #24]
 800888c:	ee66 7a27 	vmul.f32	s15, s12, s15
 8008890:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8008894:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008898:	edc7 7a07 	vstr	s15, [r7, #28]
    temp = fract*temp + d1*Dn;
 800889c:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 80088a0:	edd7 7a07 	vldr	s15, [r7, #28]
 80088a4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80088a8:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 80088ac:	edd7 7a06 	vldr	s15, [r7, #24]
 80088b0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80088b4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80088b8:	edc7 7a07 	vstr	s15, [r7, #28]

    /* Calculation of sine value */
    *pSinVal = fract*temp + f1;
 80088bc:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 80088c0:	edd7 7a07 	vldr	s15, [r7, #28]
 80088c4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80088c8:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80088cc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80088d0:	68bb      	ldr	r3, [r7, #8]
 80088d2:	edc3 7a00 	vstr	s15, [r3]

    if (theta < 0.0f)
 80088d6:	edd7 7a03 	vldr	s15, [r7, #12]
 80088da:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80088de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80088e2:	d400      	bmi.n	80088e6 <arm_sin_cos_f32+0x2c6>
    {
        *pSinVal = -*pSinVal;
    }
}
 80088e4:	e007      	b.n	80088f6 <arm_sin_cos_f32+0x2d6>
        *pSinVal = -*pSinVal;
 80088e6:	68bb      	ldr	r3, [r7, #8]
 80088e8:	edd3 7a00 	vldr	s15, [r3]
 80088ec:	eef1 7a67 	vneg.f32	s15, s15
 80088f0:	68bb      	ldr	r3, [r7, #8]
 80088f2:	edc3 7a00 	vstr	s15, [r3]
}
 80088f6:	bf00      	nop
 80088f8:	3744      	adds	r7, #68	; 0x44
 80088fa:	46bd      	mov	sp, r7
 80088fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008900:	4770      	bx	lr
 8008902:	bf00      	nop
 8008904:	3b360b61 	.word	0x3b360b61
 8008908:	44000000 	.word	0x44000000
 800890c:	0800c420 	.word	0x0800c420
 8008910:	3c490fdb 	.word	0x3c490fdb

08008914 <__errno>:
 8008914:	4b01      	ldr	r3, [pc, #4]	; (800891c <__errno+0x8>)
 8008916:	6818      	ldr	r0, [r3, #0]
 8008918:	4770      	bx	lr
 800891a:	bf00      	nop
 800891c:	20000010 	.word	0x20000010

08008920 <__libc_init_array>:
 8008920:	b570      	push	{r4, r5, r6, lr}
 8008922:	4e0d      	ldr	r6, [pc, #52]	; (8008958 <__libc_init_array+0x38>)
 8008924:	4c0d      	ldr	r4, [pc, #52]	; (800895c <__libc_init_array+0x3c>)
 8008926:	1ba4      	subs	r4, r4, r6
 8008928:	10a4      	asrs	r4, r4, #2
 800892a:	2500      	movs	r5, #0
 800892c:	42a5      	cmp	r5, r4
 800892e:	d109      	bne.n	8008944 <__libc_init_array+0x24>
 8008930:	4e0b      	ldr	r6, [pc, #44]	; (8008960 <__libc_init_array+0x40>)
 8008932:	4c0c      	ldr	r4, [pc, #48]	; (8008964 <__libc_init_array+0x44>)
 8008934:	f003 fd56 	bl	800c3e4 <_init>
 8008938:	1ba4      	subs	r4, r4, r6
 800893a:	10a4      	asrs	r4, r4, #2
 800893c:	2500      	movs	r5, #0
 800893e:	42a5      	cmp	r5, r4
 8008940:	d105      	bne.n	800894e <__libc_init_array+0x2e>
 8008942:	bd70      	pop	{r4, r5, r6, pc}
 8008944:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008948:	4798      	blx	r3
 800894a:	3501      	adds	r5, #1
 800894c:	e7ee      	b.n	800892c <__libc_init_array+0xc>
 800894e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008952:	4798      	blx	r3
 8008954:	3501      	adds	r5, #1
 8008956:	e7f2      	b.n	800893e <__libc_init_array+0x1e>
 8008958:	0800cee0 	.word	0x0800cee0
 800895c:	0800cee0 	.word	0x0800cee0
 8008960:	0800cee0 	.word	0x0800cee0
 8008964:	0800cee4 	.word	0x0800cee4

08008968 <memset>:
 8008968:	4402      	add	r2, r0
 800896a:	4603      	mov	r3, r0
 800896c:	4293      	cmp	r3, r2
 800896e:	d100      	bne.n	8008972 <memset+0xa>
 8008970:	4770      	bx	lr
 8008972:	f803 1b01 	strb.w	r1, [r3], #1
 8008976:	e7f9      	b.n	800896c <memset+0x4>

08008978 <__cvt>:
 8008978:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800897c:	ec55 4b10 	vmov	r4, r5, d0
 8008980:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8008982:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8008986:	2d00      	cmp	r5, #0
 8008988:	460e      	mov	r6, r1
 800898a:	4691      	mov	r9, r2
 800898c:	4619      	mov	r1, r3
 800898e:	bfb8      	it	lt
 8008990:	4622      	movlt	r2, r4
 8008992:	462b      	mov	r3, r5
 8008994:	f027 0720 	bic.w	r7, r7, #32
 8008998:	bfbb      	ittet	lt
 800899a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800899e:	461d      	movlt	r5, r3
 80089a0:	2300      	movge	r3, #0
 80089a2:	232d      	movlt	r3, #45	; 0x2d
 80089a4:	bfb8      	it	lt
 80089a6:	4614      	movlt	r4, r2
 80089a8:	2f46      	cmp	r7, #70	; 0x46
 80089aa:	700b      	strb	r3, [r1, #0]
 80089ac:	d004      	beq.n	80089b8 <__cvt+0x40>
 80089ae:	2f45      	cmp	r7, #69	; 0x45
 80089b0:	d100      	bne.n	80089b4 <__cvt+0x3c>
 80089b2:	3601      	adds	r6, #1
 80089b4:	2102      	movs	r1, #2
 80089b6:	e000      	b.n	80089ba <__cvt+0x42>
 80089b8:	2103      	movs	r1, #3
 80089ba:	ab03      	add	r3, sp, #12
 80089bc:	9301      	str	r3, [sp, #4]
 80089be:	ab02      	add	r3, sp, #8
 80089c0:	9300      	str	r3, [sp, #0]
 80089c2:	4632      	mov	r2, r6
 80089c4:	4653      	mov	r3, sl
 80089c6:	ec45 4b10 	vmov	d0, r4, r5
 80089ca:	f001 fd75 	bl	800a4b8 <_dtoa_r>
 80089ce:	2f47      	cmp	r7, #71	; 0x47
 80089d0:	4680      	mov	r8, r0
 80089d2:	d102      	bne.n	80089da <__cvt+0x62>
 80089d4:	f019 0f01 	tst.w	r9, #1
 80089d8:	d026      	beq.n	8008a28 <__cvt+0xb0>
 80089da:	2f46      	cmp	r7, #70	; 0x46
 80089dc:	eb08 0906 	add.w	r9, r8, r6
 80089e0:	d111      	bne.n	8008a06 <__cvt+0x8e>
 80089e2:	f898 3000 	ldrb.w	r3, [r8]
 80089e6:	2b30      	cmp	r3, #48	; 0x30
 80089e8:	d10a      	bne.n	8008a00 <__cvt+0x88>
 80089ea:	2200      	movs	r2, #0
 80089ec:	2300      	movs	r3, #0
 80089ee:	4620      	mov	r0, r4
 80089f0:	4629      	mov	r1, r5
 80089f2:	f7f8 f889 	bl	8000b08 <__aeabi_dcmpeq>
 80089f6:	b918      	cbnz	r0, 8008a00 <__cvt+0x88>
 80089f8:	f1c6 0601 	rsb	r6, r6, #1
 80089fc:	f8ca 6000 	str.w	r6, [sl]
 8008a00:	f8da 3000 	ldr.w	r3, [sl]
 8008a04:	4499      	add	r9, r3
 8008a06:	2200      	movs	r2, #0
 8008a08:	2300      	movs	r3, #0
 8008a0a:	4620      	mov	r0, r4
 8008a0c:	4629      	mov	r1, r5
 8008a0e:	f7f8 f87b 	bl	8000b08 <__aeabi_dcmpeq>
 8008a12:	b938      	cbnz	r0, 8008a24 <__cvt+0xac>
 8008a14:	2230      	movs	r2, #48	; 0x30
 8008a16:	9b03      	ldr	r3, [sp, #12]
 8008a18:	454b      	cmp	r3, r9
 8008a1a:	d205      	bcs.n	8008a28 <__cvt+0xb0>
 8008a1c:	1c59      	adds	r1, r3, #1
 8008a1e:	9103      	str	r1, [sp, #12]
 8008a20:	701a      	strb	r2, [r3, #0]
 8008a22:	e7f8      	b.n	8008a16 <__cvt+0x9e>
 8008a24:	f8cd 900c 	str.w	r9, [sp, #12]
 8008a28:	9b03      	ldr	r3, [sp, #12]
 8008a2a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008a2c:	eba3 0308 	sub.w	r3, r3, r8
 8008a30:	4640      	mov	r0, r8
 8008a32:	6013      	str	r3, [r2, #0]
 8008a34:	b004      	add	sp, #16
 8008a36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08008a3a <__exponent>:
 8008a3a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008a3c:	2900      	cmp	r1, #0
 8008a3e:	4604      	mov	r4, r0
 8008a40:	bfba      	itte	lt
 8008a42:	4249      	neglt	r1, r1
 8008a44:	232d      	movlt	r3, #45	; 0x2d
 8008a46:	232b      	movge	r3, #43	; 0x2b
 8008a48:	2909      	cmp	r1, #9
 8008a4a:	f804 2b02 	strb.w	r2, [r4], #2
 8008a4e:	7043      	strb	r3, [r0, #1]
 8008a50:	dd20      	ble.n	8008a94 <__exponent+0x5a>
 8008a52:	f10d 0307 	add.w	r3, sp, #7
 8008a56:	461f      	mov	r7, r3
 8008a58:	260a      	movs	r6, #10
 8008a5a:	fb91 f5f6 	sdiv	r5, r1, r6
 8008a5e:	fb06 1115 	mls	r1, r6, r5, r1
 8008a62:	3130      	adds	r1, #48	; 0x30
 8008a64:	2d09      	cmp	r5, #9
 8008a66:	f803 1c01 	strb.w	r1, [r3, #-1]
 8008a6a:	f103 32ff 	add.w	r2, r3, #4294967295
 8008a6e:	4629      	mov	r1, r5
 8008a70:	dc09      	bgt.n	8008a86 <__exponent+0x4c>
 8008a72:	3130      	adds	r1, #48	; 0x30
 8008a74:	3b02      	subs	r3, #2
 8008a76:	f802 1c01 	strb.w	r1, [r2, #-1]
 8008a7a:	42bb      	cmp	r3, r7
 8008a7c:	4622      	mov	r2, r4
 8008a7e:	d304      	bcc.n	8008a8a <__exponent+0x50>
 8008a80:	1a10      	subs	r0, r2, r0
 8008a82:	b003      	add	sp, #12
 8008a84:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008a86:	4613      	mov	r3, r2
 8008a88:	e7e7      	b.n	8008a5a <__exponent+0x20>
 8008a8a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008a8e:	f804 2b01 	strb.w	r2, [r4], #1
 8008a92:	e7f2      	b.n	8008a7a <__exponent+0x40>
 8008a94:	2330      	movs	r3, #48	; 0x30
 8008a96:	4419      	add	r1, r3
 8008a98:	7083      	strb	r3, [r0, #2]
 8008a9a:	1d02      	adds	r2, r0, #4
 8008a9c:	70c1      	strb	r1, [r0, #3]
 8008a9e:	e7ef      	b.n	8008a80 <__exponent+0x46>

08008aa0 <_printf_float>:
 8008aa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008aa4:	b08d      	sub	sp, #52	; 0x34
 8008aa6:	460c      	mov	r4, r1
 8008aa8:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8008aac:	4616      	mov	r6, r2
 8008aae:	461f      	mov	r7, r3
 8008ab0:	4605      	mov	r5, r0
 8008ab2:	f002 fde5 	bl	800b680 <_localeconv_r>
 8008ab6:	6803      	ldr	r3, [r0, #0]
 8008ab8:	9304      	str	r3, [sp, #16]
 8008aba:	4618      	mov	r0, r3
 8008abc:	f7f7 fba8 	bl	8000210 <strlen>
 8008ac0:	2300      	movs	r3, #0
 8008ac2:	930a      	str	r3, [sp, #40]	; 0x28
 8008ac4:	f8d8 3000 	ldr.w	r3, [r8]
 8008ac8:	9005      	str	r0, [sp, #20]
 8008aca:	3307      	adds	r3, #7
 8008acc:	f023 0307 	bic.w	r3, r3, #7
 8008ad0:	f103 0208 	add.w	r2, r3, #8
 8008ad4:	f894 a018 	ldrb.w	sl, [r4, #24]
 8008ad8:	f8d4 b000 	ldr.w	fp, [r4]
 8008adc:	f8c8 2000 	str.w	r2, [r8]
 8008ae0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ae4:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8008ae8:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8008aec:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008af0:	9307      	str	r3, [sp, #28]
 8008af2:	f8cd 8018 	str.w	r8, [sp, #24]
 8008af6:	f04f 32ff 	mov.w	r2, #4294967295
 8008afa:	4ba7      	ldr	r3, [pc, #668]	; (8008d98 <_printf_float+0x2f8>)
 8008afc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008b00:	f7f8 f834 	bl	8000b6c <__aeabi_dcmpun>
 8008b04:	bb70      	cbnz	r0, 8008b64 <_printf_float+0xc4>
 8008b06:	f04f 32ff 	mov.w	r2, #4294967295
 8008b0a:	4ba3      	ldr	r3, [pc, #652]	; (8008d98 <_printf_float+0x2f8>)
 8008b0c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008b10:	f7f8 f80e 	bl	8000b30 <__aeabi_dcmple>
 8008b14:	bb30      	cbnz	r0, 8008b64 <_printf_float+0xc4>
 8008b16:	2200      	movs	r2, #0
 8008b18:	2300      	movs	r3, #0
 8008b1a:	4640      	mov	r0, r8
 8008b1c:	4649      	mov	r1, r9
 8008b1e:	f7f7 fffd 	bl	8000b1c <__aeabi_dcmplt>
 8008b22:	b110      	cbz	r0, 8008b2a <_printf_float+0x8a>
 8008b24:	232d      	movs	r3, #45	; 0x2d
 8008b26:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008b2a:	4a9c      	ldr	r2, [pc, #624]	; (8008d9c <_printf_float+0x2fc>)
 8008b2c:	4b9c      	ldr	r3, [pc, #624]	; (8008da0 <_printf_float+0x300>)
 8008b2e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8008b32:	bf8c      	ite	hi
 8008b34:	4690      	movhi	r8, r2
 8008b36:	4698      	movls	r8, r3
 8008b38:	2303      	movs	r3, #3
 8008b3a:	f02b 0204 	bic.w	r2, fp, #4
 8008b3e:	6123      	str	r3, [r4, #16]
 8008b40:	6022      	str	r2, [r4, #0]
 8008b42:	f04f 0900 	mov.w	r9, #0
 8008b46:	9700      	str	r7, [sp, #0]
 8008b48:	4633      	mov	r3, r6
 8008b4a:	aa0b      	add	r2, sp, #44	; 0x2c
 8008b4c:	4621      	mov	r1, r4
 8008b4e:	4628      	mov	r0, r5
 8008b50:	f000 f9e6 	bl	8008f20 <_printf_common>
 8008b54:	3001      	adds	r0, #1
 8008b56:	f040 808d 	bne.w	8008c74 <_printf_float+0x1d4>
 8008b5a:	f04f 30ff 	mov.w	r0, #4294967295
 8008b5e:	b00d      	add	sp, #52	; 0x34
 8008b60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b64:	4642      	mov	r2, r8
 8008b66:	464b      	mov	r3, r9
 8008b68:	4640      	mov	r0, r8
 8008b6a:	4649      	mov	r1, r9
 8008b6c:	f7f7 fffe 	bl	8000b6c <__aeabi_dcmpun>
 8008b70:	b110      	cbz	r0, 8008b78 <_printf_float+0xd8>
 8008b72:	4a8c      	ldr	r2, [pc, #560]	; (8008da4 <_printf_float+0x304>)
 8008b74:	4b8c      	ldr	r3, [pc, #560]	; (8008da8 <_printf_float+0x308>)
 8008b76:	e7da      	b.n	8008b2e <_printf_float+0x8e>
 8008b78:	6861      	ldr	r1, [r4, #4]
 8008b7a:	1c4b      	adds	r3, r1, #1
 8008b7c:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8008b80:	a80a      	add	r0, sp, #40	; 0x28
 8008b82:	d13e      	bne.n	8008c02 <_printf_float+0x162>
 8008b84:	2306      	movs	r3, #6
 8008b86:	6063      	str	r3, [r4, #4]
 8008b88:	2300      	movs	r3, #0
 8008b8a:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8008b8e:	ab09      	add	r3, sp, #36	; 0x24
 8008b90:	9300      	str	r3, [sp, #0]
 8008b92:	ec49 8b10 	vmov	d0, r8, r9
 8008b96:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8008b9a:	6022      	str	r2, [r4, #0]
 8008b9c:	f8cd a004 	str.w	sl, [sp, #4]
 8008ba0:	6861      	ldr	r1, [r4, #4]
 8008ba2:	4628      	mov	r0, r5
 8008ba4:	f7ff fee8 	bl	8008978 <__cvt>
 8008ba8:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8008bac:	2b47      	cmp	r3, #71	; 0x47
 8008bae:	4680      	mov	r8, r0
 8008bb0:	d109      	bne.n	8008bc6 <_printf_float+0x126>
 8008bb2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008bb4:	1cd8      	adds	r0, r3, #3
 8008bb6:	db02      	blt.n	8008bbe <_printf_float+0x11e>
 8008bb8:	6862      	ldr	r2, [r4, #4]
 8008bba:	4293      	cmp	r3, r2
 8008bbc:	dd47      	ble.n	8008c4e <_printf_float+0x1ae>
 8008bbe:	f1aa 0a02 	sub.w	sl, sl, #2
 8008bc2:	fa5f fa8a 	uxtb.w	sl, sl
 8008bc6:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8008bca:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008bcc:	d824      	bhi.n	8008c18 <_printf_float+0x178>
 8008bce:	3901      	subs	r1, #1
 8008bd0:	4652      	mov	r2, sl
 8008bd2:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008bd6:	9109      	str	r1, [sp, #36]	; 0x24
 8008bd8:	f7ff ff2f 	bl	8008a3a <__exponent>
 8008bdc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008bde:	1813      	adds	r3, r2, r0
 8008be0:	2a01      	cmp	r2, #1
 8008be2:	4681      	mov	r9, r0
 8008be4:	6123      	str	r3, [r4, #16]
 8008be6:	dc02      	bgt.n	8008bee <_printf_float+0x14e>
 8008be8:	6822      	ldr	r2, [r4, #0]
 8008bea:	07d1      	lsls	r1, r2, #31
 8008bec:	d501      	bpl.n	8008bf2 <_printf_float+0x152>
 8008bee:	3301      	adds	r3, #1
 8008bf0:	6123      	str	r3, [r4, #16]
 8008bf2:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d0a5      	beq.n	8008b46 <_printf_float+0xa6>
 8008bfa:	232d      	movs	r3, #45	; 0x2d
 8008bfc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008c00:	e7a1      	b.n	8008b46 <_printf_float+0xa6>
 8008c02:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8008c06:	f000 8177 	beq.w	8008ef8 <_printf_float+0x458>
 8008c0a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8008c0e:	d1bb      	bne.n	8008b88 <_printf_float+0xe8>
 8008c10:	2900      	cmp	r1, #0
 8008c12:	d1b9      	bne.n	8008b88 <_printf_float+0xe8>
 8008c14:	2301      	movs	r3, #1
 8008c16:	e7b6      	b.n	8008b86 <_printf_float+0xe6>
 8008c18:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8008c1c:	d119      	bne.n	8008c52 <_printf_float+0x1b2>
 8008c1e:	2900      	cmp	r1, #0
 8008c20:	6863      	ldr	r3, [r4, #4]
 8008c22:	dd0c      	ble.n	8008c3e <_printf_float+0x19e>
 8008c24:	6121      	str	r1, [r4, #16]
 8008c26:	b913      	cbnz	r3, 8008c2e <_printf_float+0x18e>
 8008c28:	6822      	ldr	r2, [r4, #0]
 8008c2a:	07d2      	lsls	r2, r2, #31
 8008c2c:	d502      	bpl.n	8008c34 <_printf_float+0x194>
 8008c2e:	3301      	adds	r3, #1
 8008c30:	440b      	add	r3, r1
 8008c32:	6123      	str	r3, [r4, #16]
 8008c34:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c36:	65a3      	str	r3, [r4, #88]	; 0x58
 8008c38:	f04f 0900 	mov.w	r9, #0
 8008c3c:	e7d9      	b.n	8008bf2 <_printf_float+0x152>
 8008c3e:	b913      	cbnz	r3, 8008c46 <_printf_float+0x1a6>
 8008c40:	6822      	ldr	r2, [r4, #0]
 8008c42:	07d0      	lsls	r0, r2, #31
 8008c44:	d501      	bpl.n	8008c4a <_printf_float+0x1aa>
 8008c46:	3302      	adds	r3, #2
 8008c48:	e7f3      	b.n	8008c32 <_printf_float+0x192>
 8008c4a:	2301      	movs	r3, #1
 8008c4c:	e7f1      	b.n	8008c32 <_printf_float+0x192>
 8008c4e:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8008c52:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8008c56:	4293      	cmp	r3, r2
 8008c58:	db05      	blt.n	8008c66 <_printf_float+0x1c6>
 8008c5a:	6822      	ldr	r2, [r4, #0]
 8008c5c:	6123      	str	r3, [r4, #16]
 8008c5e:	07d1      	lsls	r1, r2, #31
 8008c60:	d5e8      	bpl.n	8008c34 <_printf_float+0x194>
 8008c62:	3301      	adds	r3, #1
 8008c64:	e7e5      	b.n	8008c32 <_printf_float+0x192>
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	bfd4      	ite	le
 8008c6a:	f1c3 0302 	rsble	r3, r3, #2
 8008c6e:	2301      	movgt	r3, #1
 8008c70:	4413      	add	r3, r2
 8008c72:	e7de      	b.n	8008c32 <_printf_float+0x192>
 8008c74:	6823      	ldr	r3, [r4, #0]
 8008c76:	055a      	lsls	r2, r3, #21
 8008c78:	d407      	bmi.n	8008c8a <_printf_float+0x1ea>
 8008c7a:	6923      	ldr	r3, [r4, #16]
 8008c7c:	4642      	mov	r2, r8
 8008c7e:	4631      	mov	r1, r6
 8008c80:	4628      	mov	r0, r5
 8008c82:	47b8      	blx	r7
 8008c84:	3001      	adds	r0, #1
 8008c86:	d12b      	bne.n	8008ce0 <_printf_float+0x240>
 8008c88:	e767      	b.n	8008b5a <_printf_float+0xba>
 8008c8a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8008c8e:	f240 80dc 	bls.w	8008e4a <_printf_float+0x3aa>
 8008c92:	2200      	movs	r2, #0
 8008c94:	2300      	movs	r3, #0
 8008c96:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008c9a:	f7f7 ff35 	bl	8000b08 <__aeabi_dcmpeq>
 8008c9e:	2800      	cmp	r0, #0
 8008ca0:	d033      	beq.n	8008d0a <_printf_float+0x26a>
 8008ca2:	2301      	movs	r3, #1
 8008ca4:	4a41      	ldr	r2, [pc, #260]	; (8008dac <_printf_float+0x30c>)
 8008ca6:	4631      	mov	r1, r6
 8008ca8:	4628      	mov	r0, r5
 8008caa:	47b8      	blx	r7
 8008cac:	3001      	adds	r0, #1
 8008cae:	f43f af54 	beq.w	8008b5a <_printf_float+0xba>
 8008cb2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008cb6:	429a      	cmp	r2, r3
 8008cb8:	db02      	blt.n	8008cc0 <_printf_float+0x220>
 8008cba:	6823      	ldr	r3, [r4, #0]
 8008cbc:	07d8      	lsls	r0, r3, #31
 8008cbe:	d50f      	bpl.n	8008ce0 <_printf_float+0x240>
 8008cc0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008cc4:	4631      	mov	r1, r6
 8008cc6:	4628      	mov	r0, r5
 8008cc8:	47b8      	blx	r7
 8008cca:	3001      	adds	r0, #1
 8008ccc:	f43f af45 	beq.w	8008b5a <_printf_float+0xba>
 8008cd0:	f04f 0800 	mov.w	r8, #0
 8008cd4:	f104 091a 	add.w	r9, r4, #26
 8008cd8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008cda:	3b01      	subs	r3, #1
 8008cdc:	4543      	cmp	r3, r8
 8008cde:	dc09      	bgt.n	8008cf4 <_printf_float+0x254>
 8008ce0:	6823      	ldr	r3, [r4, #0]
 8008ce2:	079b      	lsls	r3, r3, #30
 8008ce4:	f100 8103 	bmi.w	8008eee <_printf_float+0x44e>
 8008ce8:	68e0      	ldr	r0, [r4, #12]
 8008cea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008cec:	4298      	cmp	r0, r3
 8008cee:	bfb8      	it	lt
 8008cf0:	4618      	movlt	r0, r3
 8008cf2:	e734      	b.n	8008b5e <_printf_float+0xbe>
 8008cf4:	2301      	movs	r3, #1
 8008cf6:	464a      	mov	r2, r9
 8008cf8:	4631      	mov	r1, r6
 8008cfa:	4628      	mov	r0, r5
 8008cfc:	47b8      	blx	r7
 8008cfe:	3001      	adds	r0, #1
 8008d00:	f43f af2b 	beq.w	8008b5a <_printf_float+0xba>
 8008d04:	f108 0801 	add.w	r8, r8, #1
 8008d08:	e7e6      	b.n	8008cd8 <_printf_float+0x238>
 8008d0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	dc2b      	bgt.n	8008d68 <_printf_float+0x2c8>
 8008d10:	2301      	movs	r3, #1
 8008d12:	4a26      	ldr	r2, [pc, #152]	; (8008dac <_printf_float+0x30c>)
 8008d14:	4631      	mov	r1, r6
 8008d16:	4628      	mov	r0, r5
 8008d18:	47b8      	blx	r7
 8008d1a:	3001      	adds	r0, #1
 8008d1c:	f43f af1d 	beq.w	8008b5a <_printf_float+0xba>
 8008d20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d22:	b923      	cbnz	r3, 8008d2e <_printf_float+0x28e>
 8008d24:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008d26:	b913      	cbnz	r3, 8008d2e <_printf_float+0x28e>
 8008d28:	6823      	ldr	r3, [r4, #0]
 8008d2a:	07d9      	lsls	r1, r3, #31
 8008d2c:	d5d8      	bpl.n	8008ce0 <_printf_float+0x240>
 8008d2e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008d32:	4631      	mov	r1, r6
 8008d34:	4628      	mov	r0, r5
 8008d36:	47b8      	blx	r7
 8008d38:	3001      	adds	r0, #1
 8008d3a:	f43f af0e 	beq.w	8008b5a <_printf_float+0xba>
 8008d3e:	f04f 0900 	mov.w	r9, #0
 8008d42:	f104 0a1a 	add.w	sl, r4, #26
 8008d46:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d48:	425b      	negs	r3, r3
 8008d4a:	454b      	cmp	r3, r9
 8008d4c:	dc01      	bgt.n	8008d52 <_printf_float+0x2b2>
 8008d4e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008d50:	e794      	b.n	8008c7c <_printf_float+0x1dc>
 8008d52:	2301      	movs	r3, #1
 8008d54:	4652      	mov	r2, sl
 8008d56:	4631      	mov	r1, r6
 8008d58:	4628      	mov	r0, r5
 8008d5a:	47b8      	blx	r7
 8008d5c:	3001      	adds	r0, #1
 8008d5e:	f43f aefc 	beq.w	8008b5a <_printf_float+0xba>
 8008d62:	f109 0901 	add.w	r9, r9, #1
 8008d66:	e7ee      	b.n	8008d46 <_printf_float+0x2a6>
 8008d68:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008d6a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008d6c:	429a      	cmp	r2, r3
 8008d6e:	bfa8      	it	ge
 8008d70:	461a      	movge	r2, r3
 8008d72:	2a00      	cmp	r2, #0
 8008d74:	4691      	mov	r9, r2
 8008d76:	dd07      	ble.n	8008d88 <_printf_float+0x2e8>
 8008d78:	4613      	mov	r3, r2
 8008d7a:	4631      	mov	r1, r6
 8008d7c:	4642      	mov	r2, r8
 8008d7e:	4628      	mov	r0, r5
 8008d80:	47b8      	blx	r7
 8008d82:	3001      	adds	r0, #1
 8008d84:	f43f aee9 	beq.w	8008b5a <_printf_float+0xba>
 8008d88:	f104 031a 	add.w	r3, r4, #26
 8008d8c:	f04f 0b00 	mov.w	fp, #0
 8008d90:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008d94:	9306      	str	r3, [sp, #24]
 8008d96:	e015      	b.n	8008dc4 <_printf_float+0x324>
 8008d98:	7fefffff 	.word	0x7fefffff
 8008d9c:	0800cc28 	.word	0x0800cc28
 8008da0:	0800cc24 	.word	0x0800cc24
 8008da4:	0800cc30 	.word	0x0800cc30
 8008da8:	0800cc2c 	.word	0x0800cc2c
 8008dac:	0800cc34 	.word	0x0800cc34
 8008db0:	2301      	movs	r3, #1
 8008db2:	9a06      	ldr	r2, [sp, #24]
 8008db4:	4631      	mov	r1, r6
 8008db6:	4628      	mov	r0, r5
 8008db8:	47b8      	blx	r7
 8008dba:	3001      	adds	r0, #1
 8008dbc:	f43f aecd 	beq.w	8008b5a <_printf_float+0xba>
 8008dc0:	f10b 0b01 	add.w	fp, fp, #1
 8008dc4:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8008dc8:	ebaa 0309 	sub.w	r3, sl, r9
 8008dcc:	455b      	cmp	r3, fp
 8008dce:	dcef      	bgt.n	8008db0 <_printf_float+0x310>
 8008dd0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008dd4:	429a      	cmp	r2, r3
 8008dd6:	44d0      	add	r8, sl
 8008dd8:	db15      	blt.n	8008e06 <_printf_float+0x366>
 8008dda:	6823      	ldr	r3, [r4, #0]
 8008ddc:	07da      	lsls	r2, r3, #31
 8008dde:	d412      	bmi.n	8008e06 <_printf_float+0x366>
 8008de0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008de2:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008de4:	eba3 020a 	sub.w	r2, r3, sl
 8008de8:	eba3 0a01 	sub.w	sl, r3, r1
 8008dec:	4592      	cmp	sl, r2
 8008dee:	bfa8      	it	ge
 8008df0:	4692      	movge	sl, r2
 8008df2:	f1ba 0f00 	cmp.w	sl, #0
 8008df6:	dc0e      	bgt.n	8008e16 <_printf_float+0x376>
 8008df8:	f04f 0800 	mov.w	r8, #0
 8008dfc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008e00:	f104 091a 	add.w	r9, r4, #26
 8008e04:	e019      	b.n	8008e3a <_printf_float+0x39a>
 8008e06:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008e0a:	4631      	mov	r1, r6
 8008e0c:	4628      	mov	r0, r5
 8008e0e:	47b8      	blx	r7
 8008e10:	3001      	adds	r0, #1
 8008e12:	d1e5      	bne.n	8008de0 <_printf_float+0x340>
 8008e14:	e6a1      	b.n	8008b5a <_printf_float+0xba>
 8008e16:	4653      	mov	r3, sl
 8008e18:	4642      	mov	r2, r8
 8008e1a:	4631      	mov	r1, r6
 8008e1c:	4628      	mov	r0, r5
 8008e1e:	47b8      	blx	r7
 8008e20:	3001      	adds	r0, #1
 8008e22:	d1e9      	bne.n	8008df8 <_printf_float+0x358>
 8008e24:	e699      	b.n	8008b5a <_printf_float+0xba>
 8008e26:	2301      	movs	r3, #1
 8008e28:	464a      	mov	r2, r9
 8008e2a:	4631      	mov	r1, r6
 8008e2c:	4628      	mov	r0, r5
 8008e2e:	47b8      	blx	r7
 8008e30:	3001      	adds	r0, #1
 8008e32:	f43f ae92 	beq.w	8008b5a <_printf_float+0xba>
 8008e36:	f108 0801 	add.w	r8, r8, #1
 8008e3a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008e3e:	1a9b      	subs	r3, r3, r2
 8008e40:	eba3 030a 	sub.w	r3, r3, sl
 8008e44:	4543      	cmp	r3, r8
 8008e46:	dcee      	bgt.n	8008e26 <_printf_float+0x386>
 8008e48:	e74a      	b.n	8008ce0 <_printf_float+0x240>
 8008e4a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008e4c:	2a01      	cmp	r2, #1
 8008e4e:	dc01      	bgt.n	8008e54 <_printf_float+0x3b4>
 8008e50:	07db      	lsls	r3, r3, #31
 8008e52:	d53a      	bpl.n	8008eca <_printf_float+0x42a>
 8008e54:	2301      	movs	r3, #1
 8008e56:	4642      	mov	r2, r8
 8008e58:	4631      	mov	r1, r6
 8008e5a:	4628      	mov	r0, r5
 8008e5c:	47b8      	blx	r7
 8008e5e:	3001      	adds	r0, #1
 8008e60:	f43f ae7b 	beq.w	8008b5a <_printf_float+0xba>
 8008e64:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008e68:	4631      	mov	r1, r6
 8008e6a:	4628      	mov	r0, r5
 8008e6c:	47b8      	blx	r7
 8008e6e:	3001      	adds	r0, #1
 8008e70:	f108 0801 	add.w	r8, r8, #1
 8008e74:	f43f ae71 	beq.w	8008b5a <_printf_float+0xba>
 8008e78:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008e7a:	2200      	movs	r2, #0
 8008e7c:	f103 3aff 	add.w	sl, r3, #4294967295
 8008e80:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008e84:	2300      	movs	r3, #0
 8008e86:	f7f7 fe3f 	bl	8000b08 <__aeabi_dcmpeq>
 8008e8a:	b9c8      	cbnz	r0, 8008ec0 <_printf_float+0x420>
 8008e8c:	4653      	mov	r3, sl
 8008e8e:	4642      	mov	r2, r8
 8008e90:	4631      	mov	r1, r6
 8008e92:	4628      	mov	r0, r5
 8008e94:	47b8      	blx	r7
 8008e96:	3001      	adds	r0, #1
 8008e98:	d10e      	bne.n	8008eb8 <_printf_float+0x418>
 8008e9a:	e65e      	b.n	8008b5a <_printf_float+0xba>
 8008e9c:	2301      	movs	r3, #1
 8008e9e:	4652      	mov	r2, sl
 8008ea0:	4631      	mov	r1, r6
 8008ea2:	4628      	mov	r0, r5
 8008ea4:	47b8      	blx	r7
 8008ea6:	3001      	adds	r0, #1
 8008ea8:	f43f ae57 	beq.w	8008b5a <_printf_float+0xba>
 8008eac:	f108 0801 	add.w	r8, r8, #1
 8008eb0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008eb2:	3b01      	subs	r3, #1
 8008eb4:	4543      	cmp	r3, r8
 8008eb6:	dcf1      	bgt.n	8008e9c <_printf_float+0x3fc>
 8008eb8:	464b      	mov	r3, r9
 8008eba:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008ebe:	e6de      	b.n	8008c7e <_printf_float+0x1de>
 8008ec0:	f04f 0800 	mov.w	r8, #0
 8008ec4:	f104 0a1a 	add.w	sl, r4, #26
 8008ec8:	e7f2      	b.n	8008eb0 <_printf_float+0x410>
 8008eca:	2301      	movs	r3, #1
 8008ecc:	e7df      	b.n	8008e8e <_printf_float+0x3ee>
 8008ece:	2301      	movs	r3, #1
 8008ed0:	464a      	mov	r2, r9
 8008ed2:	4631      	mov	r1, r6
 8008ed4:	4628      	mov	r0, r5
 8008ed6:	47b8      	blx	r7
 8008ed8:	3001      	adds	r0, #1
 8008eda:	f43f ae3e 	beq.w	8008b5a <_printf_float+0xba>
 8008ede:	f108 0801 	add.w	r8, r8, #1
 8008ee2:	68e3      	ldr	r3, [r4, #12]
 8008ee4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008ee6:	1a9b      	subs	r3, r3, r2
 8008ee8:	4543      	cmp	r3, r8
 8008eea:	dcf0      	bgt.n	8008ece <_printf_float+0x42e>
 8008eec:	e6fc      	b.n	8008ce8 <_printf_float+0x248>
 8008eee:	f04f 0800 	mov.w	r8, #0
 8008ef2:	f104 0919 	add.w	r9, r4, #25
 8008ef6:	e7f4      	b.n	8008ee2 <_printf_float+0x442>
 8008ef8:	2900      	cmp	r1, #0
 8008efa:	f43f ae8b 	beq.w	8008c14 <_printf_float+0x174>
 8008efe:	2300      	movs	r3, #0
 8008f00:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8008f04:	ab09      	add	r3, sp, #36	; 0x24
 8008f06:	9300      	str	r3, [sp, #0]
 8008f08:	ec49 8b10 	vmov	d0, r8, r9
 8008f0c:	6022      	str	r2, [r4, #0]
 8008f0e:	f8cd a004 	str.w	sl, [sp, #4]
 8008f12:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8008f16:	4628      	mov	r0, r5
 8008f18:	f7ff fd2e 	bl	8008978 <__cvt>
 8008f1c:	4680      	mov	r8, r0
 8008f1e:	e648      	b.n	8008bb2 <_printf_float+0x112>

08008f20 <_printf_common>:
 8008f20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008f24:	4691      	mov	r9, r2
 8008f26:	461f      	mov	r7, r3
 8008f28:	688a      	ldr	r2, [r1, #8]
 8008f2a:	690b      	ldr	r3, [r1, #16]
 8008f2c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008f30:	4293      	cmp	r3, r2
 8008f32:	bfb8      	it	lt
 8008f34:	4613      	movlt	r3, r2
 8008f36:	f8c9 3000 	str.w	r3, [r9]
 8008f3a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008f3e:	4606      	mov	r6, r0
 8008f40:	460c      	mov	r4, r1
 8008f42:	b112      	cbz	r2, 8008f4a <_printf_common+0x2a>
 8008f44:	3301      	adds	r3, #1
 8008f46:	f8c9 3000 	str.w	r3, [r9]
 8008f4a:	6823      	ldr	r3, [r4, #0]
 8008f4c:	0699      	lsls	r1, r3, #26
 8008f4e:	bf42      	ittt	mi
 8008f50:	f8d9 3000 	ldrmi.w	r3, [r9]
 8008f54:	3302      	addmi	r3, #2
 8008f56:	f8c9 3000 	strmi.w	r3, [r9]
 8008f5a:	6825      	ldr	r5, [r4, #0]
 8008f5c:	f015 0506 	ands.w	r5, r5, #6
 8008f60:	d107      	bne.n	8008f72 <_printf_common+0x52>
 8008f62:	f104 0a19 	add.w	sl, r4, #25
 8008f66:	68e3      	ldr	r3, [r4, #12]
 8008f68:	f8d9 2000 	ldr.w	r2, [r9]
 8008f6c:	1a9b      	subs	r3, r3, r2
 8008f6e:	42ab      	cmp	r3, r5
 8008f70:	dc28      	bgt.n	8008fc4 <_printf_common+0xa4>
 8008f72:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8008f76:	6822      	ldr	r2, [r4, #0]
 8008f78:	3300      	adds	r3, #0
 8008f7a:	bf18      	it	ne
 8008f7c:	2301      	movne	r3, #1
 8008f7e:	0692      	lsls	r2, r2, #26
 8008f80:	d42d      	bmi.n	8008fde <_printf_common+0xbe>
 8008f82:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008f86:	4639      	mov	r1, r7
 8008f88:	4630      	mov	r0, r6
 8008f8a:	47c0      	blx	r8
 8008f8c:	3001      	adds	r0, #1
 8008f8e:	d020      	beq.n	8008fd2 <_printf_common+0xb2>
 8008f90:	6823      	ldr	r3, [r4, #0]
 8008f92:	68e5      	ldr	r5, [r4, #12]
 8008f94:	f8d9 2000 	ldr.w	r2, [r9]
 8008f98:	f003 0306 	and.w	r3, r3, #6
 8008f9c:	2b04      	cmp	r3, #4
 8008f9e:	bf08      	it	eq
 8008fa0:	1aad      	subeq	r5, r5, r2
 8008fa2:	68a3      	ldr	r3, [r4, #8]
 8008fa4:	6922      	ldr	r2, [r4, #16]
 8008fa6:	bf0c      	ite	eq
 8008fa8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008fac:	2500      	movne	r5, #0
 8008fae:	4293      	cmp	r3, r2
 8008fb0:	bfc4      	itt	gt
 8008fb2:	1a9b      	subgt	r3, r3, r2
 8008fb4:	18ed      	addgt	r5, r5, r3
 8008fb6:	f04f 0900 	mov.w	r9, #0
 8008fba:	341a      	adds	r4, #26
 8008fbc:	454d      	cmp	r5, r9
 8008fbe:	d11a      	bne.n	8008ff6 <_printf_common+0xd6>
 8008fc0:	2000      	movs	r0, #0
 8008fc2:	e008      	b.n	8008fd6 <_printf_common+0xb6>
 8008fc4:	2301      	movs	r3, #1
 8008fc6:	4652      	mov	r2, sl
 8008fc8:	4639      	mov	r1, r7
 8008fca:	4630      	mov	r0, r6
 8008fcc:	47c0      	blx	r8
 8008fce:	3001      	adds	r0, #1
 8008fd0:	d103      	bne.n	8008fda <_printf_common+0xba>
 8008fd2:	f04f 30ff 	mov.w	r0, #4294967295
 8008fd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008fda:	3501      	adds	r5, #1
 8008fdc:	e7c3      	b.n	8008f66 <_printf_common+0x46>
 8008fde:	18e1      	adds	r1, r4, r3
 8008fe0:	1c5a      	adds	r2, r3, #1
 8008fe2:	2030      	movs	r0, #48	; 0x30
 8008fe4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008fe8:	4422      	add	r2, r4
 8008fea:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008fee:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008ff2:	3302      	adds	r3, #2
 8008ff4:	e7c5      	b.n	8008f82 <_printf_common+0x62>
 8008ff6:	2301      	movs	r3, #1
 8008ff8:	4622      	mov	r2, r4
 8008ffa:	4639      	mov	r1, r7
 8008ffc:	4630      	mov	r0, r6
 8008ffe:	47c0      	blx	r8
 8009000:	3001      	adds	r0, #1
 8009002:	d0e6      	beq.n	8008fd2 <_printf_common+0xb2>
 8009004:	f109 0901 	add.w	r9, r9, #1
 8009008:	e7d8      	b.n	8008fbc <_printf_common+0x9c>
	...

0800900c <_printf_i>:
 800900c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009010:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8009014:	460c      	mov	r4, r1
 8009016:	7e09      	ldrb	r1, [r1, #24]
 8009018:	b085      	sub	sp, #20
 800901a:	296e      	cmp	r1, #110	; 0x6e
 800901c:	4617      	mov	r7, r2
 800901e:	4606      	mov	r6, r0
 8009020:	4698      	mov	r8, r3
 8009022:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009024:	f000 80b3 	beq.w	800918e <_printf_i+0x182>
 8009028:	d822      	bhi.n	8009070 <_printf_i+0x64>
 800902a:	2963      	cmp	r1, #99	; 0x63
 800902c:	d036      	beq.n	800909c <_printf_i+0x90>
 800902e:	d80a      	bhi.n	8009046 <_printf_i+0x3a>
 8009030:	2900      	cmp	r1, #0
 8009032:	f000 80b9 	beq.w	80091a8 <_printf_i+0x19c>
 8009036:	2958      	cmp	r1, #88	; 0x58
 8009038:	f000 8083 	beq.w	8009142 <_printf_i+0x136>
 800903c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009040:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8009044:	e032      	b.n	80090ac <_printf_i+0xa0>
 8009046:	2964      	cmp	r1, #100	; 0x64
 8009048:	d001      	beq.n	800904e <_printf_i+0x42>
 800904a:	2969      	cmp	r1, #105	; 0x69
 800904c:	d1f6      	bne.n	800903c <_printf_i+0x30>
 800904e:	6820      	ldr	r0, [r4, #0]
 8009050:	6813      	ldr	r3, [r2, #0]
 8009052:	0605      	lsls	r5, r0, #24
 8009054:	f103 0104 	add.w	r1, r3, #4
 8009058:	d52a      	bpl.n	80090b0 <_printf_i+0xa4>
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	6011      	str	r1, [r2, #0]
 800905e:	2b00      	cmp	r3, #0
 8009060:	da03      	bge.n	800906a <_printf_i+0x5e>
 8009062:	222d      	movs	r2, #45	; 0x2d
 8009064:	425b      	negs	r3, r3
 8009066:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800906a:	486f      	ldr	r0, [pc, #444]	; (8009228 <_printf_i+0x21c>)
 800906c:	220a      	movs	r2, #10
 800906e:	e039      	b.n	80090e4 <_printf_i+0xd8>
 8009070:	2973      	cmp	r1, #115	; 0x73
 8009072:	f000 809d 	beq.w	80091b0 <_printf_i+0x1a4>
 8009076:	d808      	bhi.n	800908a <_printf_i+0x7e>
 8009078:	296f      	cmp	r1, #111	; 0x6f
 800907a:	d020      	beq.n	80090be <_printf_i+0xb2>
 800907c:	2970      	cmp	r1, #112	; 0x70
 800907e:	d1dd      	bne.n	800903c <_printf_i+0x30>
 8009080:	6823      	ldr	r3, [r4, #0]
 8009082:	f043 0320 	orr.w	r3, r3, #32
 8009086:	6023      	str	r3, [r4, #0]
 8009088:	e003      	b.n	8009092 <_printf_i+0x86>
 800908a:	2975      	cmp	r1, #117	; 0x75
 800908c:	d017      	beq.n	80090be <_printf_i+0xb2>
 800908e:	2978      	cmp	r1, #120	; 0x78
 8009090:	d1d4      	bne.n	800903c <_printf_i+0x30>
 8009092:	2378      	movs	r3, #120	; 0x78
 8009094:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009098:	4864      	ldr	r0, [pc, #400]	; (800922c <_printf_i+0x220>)
 800909a:	e055      	b.n	8009148 <_printf_i+0x13c>
 800909c:	6813      	ldr	r3, [r2, #0]
 800909e:	1d19      	adds	r1, r3, #4
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	6011      	str	r1, [r2, #0]
 80090a4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80090a8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80090ac:	2301      	movs	r3, #1
 80090ae:	e08c      	b.n	80091ca <_printf_i+0x1be>
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	6011      	str	r1, [r2, #0]
 80090b4:	f010 0f40 	tst.w	r0, #64	; 0x40
 80090b8:	bf18      	it	ne
 80090ba:	b21b      	sxthne	r3, r3
 80090bc:	e7cf      	b.n	800905e <_printf_i+0x52>
 80090be:	6813      	ldr	r3, [r2, #0]
 80090c0:	6825      	ldr	r5, [r4, #0]
 80090c2:	1d18      	adds	r0, r3, #4
 80090c4:	6010      	str	r0, [r2, #0]
 80090c6:	0628      	lsls	r0, r5, #24
 80090c8:	d501      	bpl.n	80090ce <_printf_i+0xc2>
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	e002      	b.n	80090d4 <_printf_i+0xc8>
 80090ce:	0668      	lsls	r0, r5, #25
 80090d0:	d5fb      	bpl.n	80090ca <_printf_i+0xbe>
 80090d2:	881b      	ldrh	r3, [r3, #0]
 80090d4:	4854      	ldr	r0, [pc, #336]	; (8009228 <_printf_i+0x21c>)
 80090d6:	296f      	cmp	r1, #111	; 0x6f
 80090d8:	bf14      	ite	ne
 80090da:	220a      	movne	r2, #10
 80090dc:	2208      	moveq	r2, #8
 80090de:	2100      	movs	r1, #0
 80090e0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80090e4:	6865      	ldr	r5, [r4, #4]
 80090e6:	60a5      	str	r5, [r4, #8]
 80090e8:	2d00      	cmp	r5, #0
 80090ea:	f2c0 8095 	blt.w	8009218 <_printf_i+0x20c>
 80090ee:	6821      	ldr	r1, [r4, #0]
 80090f0:	f021 0104 	bic.w	r1, r1, #4
 80090f4:	6021      	str	r1, [r4, #0]
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	d13d      	bne.n	8009176 <_printf_i+0x16a>
 80090fa:	2d00      	cmp	r5, #0
 80090fc:	f040 808e 	bne.w	800921c <_printf_i+0x210>
 8009100:	4665      	mov	r5, ip
 8009102:	2a08      	cmp	r2, #8
 8009104:	d10b      	bne.n	800911e <_printf_i+0x112>
 8009106:	6823      	ldr	r3, [r4, #0]
 8009108:	07db      	lsls	r3, r3, #31
 800910a:	d508      	bpl.n	800911e <_printf_i+0x112>
 800910c:	6923      	ldr	r3, [r4, #16]
 800910e:	6862      	ldr	r2, [r4, #4]
 8009110:	429a      	cmp	r2, r3
 8009112:	bfde      	ittt	le
 8009114:	2330      	movle	r3, #48	; 0x30
 8009116:	f805 3c01 	strble.w	r3, [r5, #-1]
 800911a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800911e:	ebac 0305 	sub.w	r3, ip, r5
 8009122:	6123      	str	r3, [r4, #16]
 8009124:	f8cd 8000 	str.w	r8, [sp]
 8009128:	463b      	mov	r3, r7
 800912a:	aa03      	add	r2, sp, #12
 800912c:	4621      	mov	r1, r4
 800912e:	4630      	mov	r0, r6
 8009130:	f7ff fef6 	bl	8008f20 <_printf_common>
 8009134:	3001      	adds	r0, #1
 8009136:	d14d      	bne.n	80091d4 <_printf_i+0x1c8>
 8009138:	f04f 30ff 	mov.w	r0, #4294967295
 800913c:	b005      	add	sp, #20
 800913e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009142:	4839      	ldr	r0, [pc, #228]	; (8009228 <_printf_i+0x21c>)
 8009144:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8009148:	6813      	ldr	r3, [r2, #0]
 800914a:	6821      	ldr	r1, [r4, #0]
 800914c:	1d1d      	adds	r5, r3, #4
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	6015      	str	r5, [r2, #0]
 8009152:	060a      	lsls	r2, r1, #24
 8009154:	d50b      	bpl.n	800916e <_printf_i+0x162>
 8009156:	07ca      	lsls	r2, r1, #31
 8009158:	bf44      	itt	mi
 800915a:	f041 0120 	orrmi.w	r1, r1, #32
 800915e:	6021      	strmi	r1, [r4, #0]
 8009160:	b91b      	cbnz	r3, 800916a <_printf_i+0x15e>
 8009162:	6822      	ldr	r2, [r4, #0]
 8009164:	f022 0220 	bic.w	r2, r2, #32
 8009168:	6022      	str	r2, [r4, #0]
 800916a:	2210      	movs	r2, #16
 800916c:	e7b7      	b.n	80090de <_printf_i+0xd2>
 800916e:	064d      	lsls	r5, r1, #25
 8009170:	bf48      	it	mi
 8009172:	b29b      	uxthmi	r3, r3
 8009174:	e7ef      	b.n	8009156 <_printf_i+0x14a>
 8009176:	4665      	mov	r5, ip
 8009178:	fbb3 f1f2 	udiv	r1, r3, r2
 800917c:	fb02 3311 	mls	r3, r2, r1, r3
 8009180:	5cc3      	ldrb	r3, [r0, r3]
 8009182:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8009186:	460b      	mov	r3, r1
 8009188:	2900      	cmp	r1, #0
 800918a:	d1f5      	bne.n	8009178 <_printf_i+0x16c>
 800918c:	e7b9      	b.n	8009102 <_printf_i+0xf6>
 800918e:	6813      	ldr	r3, [r2, #0]
 8009190:	6825      	ldr	r5, [r4, #0]
 8009192:	6961      	ldr	r1, [r4, #20]
 8009194:	1d18      	adds	r0, r3, #4
 8009196:	6010      	str	r0, [r2, #0]
 8009198:	0628      	lsls	r0, r5, #24
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	d501      	bpl.n	80091a2 <_printf_i+0x196>
 800919e:	6019      	str	r1, [r3, #0]
 80091a0:	e002      	b.n	80091a8 <_printf_i+0x19c>
 80091a2:	066a      	lsls	r2, r5, #25
 80091a4:	d5fb      	bpl.n	800919e <_printf_i+0x192>
 80091a6:	8019      	strh	r1, [r3, #0]
 80091a8:	2300      	movs	r3, #0
 80091aa:	6123      	str	r3, [r4, #16]
 80091ac:	4665      	mov	r5, ip
 80091ae:	e7b9      	b.n	8009124 <_printf_i+0x118>
 80091b0:	6813      	ldr	r3, [r2, #0]
 80091b2:	1d19      	adds	r1, r3, #4
 80091b4:	6011      	str	r1, [r2, #0]
 80091b6:	681d      	ldr	r5, [r3, #0]
 80091b8:	6862      	ldr	r2, [r4, #4]
 80091ba:	2100      	movs	r1, #0
 80091bc:	4628      	mov	r0, r5
 80091be:	f7f7 f82f 	bl	8000220 <memchr>
 80091c2:	b108      	cbz	r0, 80091c8 <_printf_i+0x1bc>
 80091c4:	1b40      	subs	r0, r0, r5
 80091c6:	6060      	str	r0, [r4, #4]
 80091c8:	6863      	ldr	r3, [r4, #4]
 80091ca:	6123      	str	r3, [r4, #16]
 80091cc:	2300      	movs	r3, #0
 80091ce:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80091d2:	e7a7      	b.n	8009124 <_printf_i+0x118>
 80091d4:	6923      	ldr	r3, [r4, #16]
 80091d6:	462a      	mov	r2, r5
 80091d8:	4639      	mov	r1, r7
 80091da:	4630      	mov	r0, r6
 80091dc:	47c0      	blx	r8
 80091de:	3001      	adds	r0, #1
 80091e0:	d0aa      	beq.n	8009138 <_printf_i+0x12c>
 80091e2:	6823      	ldr	r3, [r4, #0]
 80091e4:	079b      	lsls	r3, r3, #30
 80091e6:	d413      	bmi.n	8009210 <_printf_i+0x204>
 80091e8:	68e0      	ldr	r0, [r4, #12]
 80091ea:	9b03      	ldr	r3, [sp, #12]
 80091ec:	4298      	cmp	r0, r3
 80091ee:	bfb8      	it	lt
 80091f0:	4618      	movlt	r0, r3
 80091f2:	e7a3      	b.n	800913c <_printf_i+0x130>
 80091f4:	2301      	movs	r3, #1
 80091f6:	464a      	mov	r2, r9
 80091f8:	4639      	mov	r1, r7
 80091fa:	4630      	mov	r0, r6
 80091fc:	47c0      	blx	r8
 80091fe:	3001      	adds	r0, #1
 8009200:	d09a      	beq.n	8009138 <_printf_i+0x12c>
 8009202:	3501      	adds	r5, #1
 8009204:	68e3      	ldr	r3, [r4, #12]
 8009206:	9a03      	ldr	r2, [sp, #12]
 8009208:	1a9b      	subs	r3, r3, r2
 800920a:	42ab      	cmp	r3, r5
 800920c:	dcf2      	bgt.n	80091f4 <_printf_i+0x1e8>
 800920e:	e7eb      	b.n	80091e8 <_printf_i+0x1dc>
 8009210:	2500      	movs	r5, #0
 8009212:	f104 0919 	add.w	r9, r4, #25
 8009216:	e7f5      	b.n	8009204 <_printf_i+0x1f8>
 8009218:	2b00      	cmp	r3, #0
 800921a:	d1ac      	bne.n	8009176 <_printf_i+0x16a>
 800921c:	7803      	ldrb	r3, [r0, #0]
 800921e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009222:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009226:	e76c      	b.n	8009102 <_printf_i+0xf6>
 8009228:	0800cc36 	.word	0x0800cc36
 800922c:	0800cc47 	.word	0x0800cc47

08009230 <_scanf_float>:
 8009230:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009234:	469a      	mov	sl, r3
 8009236:	688b      	ldr	r3, [r1, #8]
 8009238:	4616      	mov	r6, r2
 800923a:	1e5a      	subs	r2, r3, #1
 800923c:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8009240:	b087      	sub	sp, #28
 8009242:	bf83      	ittte	hi
 8009244:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 8009248:	189b      	addhi	r3, r3, r2
 800924a:	9301      	strhi	r3, [sp, #4]
 800924c:	2300      	movls	r3, #0
 800924e:	bf86      	itte	hi
 8009250:	f240 135d 	movwhi	r3, #349	; 0x15d
 8009254:	608b      	strhi	r3, [r1, #8]
 8009256:	9301      	strls	r3, [sp, #4]
 8009258:	680b      	ldr	r3, [r1, #0]
 800925a:	4688      	mov	r8, r1
 800925c:	f04f 0b00 	mov.w	fp, #0
 8009260:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8009264:	f848 3b1c 	str.w	r3, [r8], #28
 8009268:	e9cd bb03 	strd	fp, fp, [sp, #12]
 800926c:	4607      	mov	r7, r0
 800926e:	460c      	mov	r4, r1
 8009270:	4645      	mov	r5, r8
 8009272:	465a      	mov	r2, fp
 8009274:	46d9      	mov	r9, fp
 8009276:	f8cd b008 	str.w	fp, [sp, #8]
 800927a:	68a1      	ldr	r1, [r4, #8]
 800927c:	b181      	cbz	r1, 80092a0 <_scanf_float+0x70>
 800927e:	6833      	ldr	r3, [r6, #0]
 8009280:	781b      	ldrb	r3, [r3, #0]
 8009282:	2b49      	cmp	r3, #73	; 0x49
 8009284:	d071      	beq.n	800936a <_scanf_float+0x13a>
 8009286:	d84d      	bhi.n	8009324 <_scanf_float+0xf4>
 8009288:	2b39      	cmp	r3, #57	; 0x39
 800928a:	d840      	bhi.n	800930e <_scanf_float+0xde>
 800928c:	2b31      	cmp	r3, #49	; 0x31
 800928e:	f080 8088 	bcs.w	80093a2 <_scanf_float+0x172>
 8009292:	2b2d      	cmp	r3, #45	; 0x2d
 8009294:	f000 8090 	beq.w	80093b8 <_scanf_float+0x188>
 8009298:	d815      	bhi.n	80092c6 <_scanf_float+0x96>
 800929a:	2b2b      	cmp	r3, #43	; 0x2b
 800929c:	f000 808c 	beq.w	80093b8 <_scanf_float+0x188>
 80092a0:	f1b9 0f00 	cmp.w	r9, #0
 80092a4:	d003      	beq.n	80092ae <_scanf_float+0x7e>
 80092a6:	6823      	ldr	r3, [r4, #0]
 80092a8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80092ac:	6023      	str	r3, [r4, #0]
 80092ae:	3a01      	subs	r2, #1
 80092b0:	2a01      	cmp	r2, #1
 80092b2:	f200 80ea 	bhi.w	800948a <_scanf_float+0x25a>
 80092b6:	4545      	cmp	r5, r8
 80092b8:	f200 80dc 	bhi.w	8009474 <_scanf_float+0x244>
 80092bc:	2601      	movs	r6, #1
 80092be:	4630      	mov	r0, r6
 80092c0:	b007      	add	sp, #28
 80092c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80092c6:	2b2e      	cmp	r3, #46	; 0x2e
 80092c8:	f000 809f 	beq.w	800940a <_scanf_float+0x1da>
 80092cc:	2b30      	cmp	r3, #48	; 0x30
 80092ce:	d1e7      	bne.n	80092a0 <_scanf_float+0x70>
 80092d0:	6820      	ldr	r0, [r4, #0]
 80092d2:	f410 7f80 	tst.w	r0, #256	; 0x100
 80092d6:	d064      	beq.n	80093a2 <_scanf_float+0x172>
 80092d8:	9b01      	ldr	r3, [sp, #4]
 80092da:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 80092de:	6020      	str	r0, [r4, #0]
 80092e0:	f109 0901 	add.w	r9, r9, #1
 80092e4:	b11b      	cbz	r3, 80092ee <_scanf_float+0xbe>
 80092e6:	3b01      	subs	r3, #1
 80092e8:	3101      	adds	r1, #1
 80092ea:	9301      	str	r3, [sp, #4]
 80092ec:	60a1      	str	r1, [r4, #8]
 80092ee:	68a3      	ldr	r3, [r4, #8]
 80092f0:	3b01      	subs	r3, #1
 80092f2:	60a3      	str	r3, [r4, #8]
 80092f4:	6923      	ldr	r3, [r4, #16]
 80092f6:	3301      	adds	r3, #1
 80092f8:	6123      	str	r3, [r4, #16]
 80092fa:	6873      	ldr	r3, [r6, #4]
 80092fc:	3b01      	subs	r3, #1
 80092fe:	2b00      	cmp	r3, #0
 8009300:	6073      	str	r3, [r6, #4]
 8009302:	f340 80ac 	ble.w	800945e <_scanf_float+0x22e>
 8009306:	6833      	ldr	r3, [r6, #0]
 8009308:	3301      	adds	r3, #1
 800930a:	6033      	str	r3, [r6, #0]
 800930c:	e7b5      	b.n	800927a <_scanf_float+0x4a>
 800930e:	2b45      	cmp	r3, #69	; 0x45
 8009310:	f000 8085 	beq.w	800941e <_scanf_float+0x1ee>
 8009314:	2b46      	cmp	r3, #70	; 0x46
 8009316:	d06a      	beq.n	80093ee <_scanf_float+0x1be>
 8009318:	2b41      	cmp	r3, #65	; 0x41
 800931a:	d1c1      	bne.n	80092a0 <_scanf_float+0x70>
 800931c:	2a01      	cmp	r2, #1
 800931e:	d1bf      	bne.n	80092a0 <_scanf_float+0x70>
 8009320:	2202      	movs	r2, #2
 8009322:	e046      	b.n	80093b2 <_scanf_float+0x182>
 8009324:	2b65      	cmp	r3, #101	; 0x65
 8009326:	d07a      	beq.n	800941e <_scanf_float+0x1ee>
 8009328:	d818      	bhi.n	800935c <_scanf_float+0x12c>
 800932a:	2b54      	cmp	r3, #84	; 0x54
 800932c:	d066      	beq.n	80093fc <_scanf_float+0x1cc>
 800932e:	d811      	bhi.n	8009354 <_scanf_float+0x124>
 8009330:	2b4e      	cmp	r3, #78	; 0x4e
 8009332:	d1b5      	bne.n	80092a0 <_scanf_float+0x70>
 8009334:	2a00      	cmp	r2, #0
 8009336:	d146      	bne.n	80093c6 <_scanf_float+0x196>
 8009338:	f1b9 0f00 	cmp.w	r9, #0
 800933c:	d145      	bne.n	80093ca <_scanf_float+0x19a>
 800933e:	6821      	ldr	r1, [r4, #0]
 8009340:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8009344:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8009348:	d13f      	bne.n	80093ca <_scanf_float+0x19a>
 800934a:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800934e:	6021      	str	r1, [r4, #0]
 8009350:	2201      	movs	r2, #1
 8009352:	e02e      	b.n	80093b2 <_scanf_float+0x182>
 8009354:	2b59      	cmp	r3, #89	; 0x59
 8009356:	d01e      	beq.n	8009396 <_scanf_float+0x166>
 8009358:	2b61      	cmp	r3, #97	; 0x61
 800935a:	e7de      	b.n	800931a <_scanf_float+0xea>
 800935c:	2b6e      	cmp	r3, #110	; 0x6e
 800935e:	d0e9      	beq.n	8009334 <_scanf_float+0x104>
 8009360:	d815      	bhi.n	800938e <_scanf_float+0x15e>
 8009362:	2b66      	cmp	r3, #102	; 0x66
 8009364:	d043      	beq.n	80093ee <_scanf_float+0x1be>
 8009366:	2b69      	cmp	r3, #105	; 0x69
 8009368:	d19a      	bne.n	80092a0 <_scanf_float+0x70>
 800936a:	f1bb 0f00 	cmp.w	fp, #0
 800936e:	d138      	bne.n	80093e2 <_scanf_float+0x1b2>
 8009370:	f1b9 0f00 	cmp.w	r9, #0
 8009374:	d197      	bne.n	80092a6 <_scanf_float+0x76>
 8009376:	6821      	ldr	r1, [r4, #0]
 8009378:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 800937c:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8009380:	d195      	bne.n	80092ae <_scanf_float+0x7e>
 8009382:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8009386:	6021      	str	r1, [r4, #0]
 8009388:	f04f 0b01 	mov.w	fp, #1
 800938c:	e011      	b.n	80093b2 <_scanf_float+0x182>
 800938e:	2b74      	cmp	r3, #116	; 0x74
 8009390:	d034      	beq.n	80093fc <_scanf_float+0x1cc>
 8009392:	2b79      	cmp	r3, #121	; 0x79
 8009394:	d184      	bne.n	80092a0 <_scanf_float+0x70>
 8009396:	f1bb 0f07 	cmp.w	fp, #7
 800939a:	d181      	bne.n	80092a0 <_scanf_float+0x70>
 800939c:	f04f 0b08 	mov.w	fp, #8
 80093a0:	e007      	b.n	80093b2 <_scanf_float+0x182>
 80093a2:	eb12 0f0b 	cmn.w	r2, fp
 80093a6:	f47f af7b 	bne.w	80092a0 <_scanf_float+0x70>
 80093aa:	6821      	ldr	r1, [r4, #0]
 80093ac:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 80093b0:	6021      	str	r1, [r4, #0]
 80093b2:	702b      	strb	r3, [r5, #0]
 80093b4:	3501      	adds	r5, #1
 80093b6:	e79a      	b.n	80092ee <_scanf_float+0xbe>
 80093b8:	6821      	ldr	r1, [r4, #0]
 80093ba:	0608      	lsls	r0, r1, #24
 80093bc:	f57f af70 	bpl.w	80092a0 <_scanf_float+0x70>
 80093c0:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80093c4:	e7f4      	b.n	80093b0 <_scanf_float+0x180>
 80093c6:	2a02      	cmp	r2, #2
 80093c8:	d047      	beq.n	800945a <_scanf_float+0x22a>
 80093ca:	f1bb 0f01 	cmp.w	fp, #1
 80093ce:	d003      	beq.n	80093d8 <_scanf_float+0x1a8>
 80093d0:	f1bb 0f04 	cmp.w	fp, #4
 80093d4:	f47f af64 	bne.w	80092a0 <_scanf_float+0x70>
 80093d8:	f10b 0b01 	add.w	fp, fp, #1
 80093dc:	fa5f fb8b 	uxtb.w	fp, fp
 80093e0:	e7e7      	b.n	80093b2 <_scanf_float+0x182>
 80093e2:	f1bb 0f03 	cmp.w	fp, #3
 80093e6:	d0f7      	beq.n	80093d8 <_scanf_float+0x1a8>
 80093e8:	f1bb 0f05 	cmp.w	fp, #5
 80093ec:	e7f2      	b.n	80093d4 <_scanf_float+0x1a4>
 80093ee:	f1bb 0f02 	cmp.w	fp, #2
 80093f2:	f47f af55 	bne.w	80092a0 <_scanf_float+0x70>
 80093f6:	f04f 0b03 	mov.w	fp, #3
 80093fa:	e7da      	b.n	80093b2 <_scanf_float+0x182>
 80093fc:	f1bb 0f06 	cmp.w	fp, #6
 8009400:	f47f af4e 	bne.w	80092a0 <_scanf_float+0x70>
 8009404:	f04f 0b07 	mov.w	fp, #7
 8009408:	e7d3      	b.n	80093b2 <_scanf_float+0x182>
 800940a:	6821      	ldr	r1, [r4, #0]
 800940c:	0588      	lsls	r0, r1, #22
 800940e:	f57f af47 	bpl.w	80092a0 <_scanf_float+0x70>
 8009412:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 8009416:	6021      	str	r1, [r4, #0]
 8009418:	f8cd 9008 	str.w	r9, [sp, #8]
 800941c:	e7c9      	b.n	80093b2 <_scanf_float+0x182>
 800941e:	6821      	ldr	r1, [r4, #0]
 8009420:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 8009424:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8009428:	d006      	beq.n	8009438 <_scanf_float+0x208>
 800942a:	0548      	lsls	r0, r1, #21
 800942c:	f57f af38 	bpl.w	80092a0 <_scanf_float+0x70>
 8009430:	f1b9 0f00 	cmp.w	r9, #0
 8009434:	f43f af3b 	beq.w	80092ae <_scanf_float+0x7e>
 8009438:	0588      	lsls	r0, r1, #22
 800943a:	bf58      	it	pl
 800943c:	9802      	ldrpl	r0, [sp, #8]
 800943e:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8009442:	bf58      	it	pl
 8009444:	eba9 0000 	subpl.w	r0, r9, r0
 8009448:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 800944c:	bf58      	it	pl
 800944e:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 8009452:	6021      	str	r1, [r4, #0]
 8009454:	f04f 0900 	mov.w	r9, #0
 8009458:	e7ab      	b.n	80093b2 <_scanf_float+0x182>
 800945a:	2203      	movs	r2, #3
 800945c:	e7a9      	b.n	80093b2 <_scanf_float+0x182>
 800945e:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8009462:	9205      	str	r2, [sp, #20]
 8009464:	4631      	mov	r1, r6
 8009466:	4638      	mov	r0, r7
 8009468:	4798      	blx	r3
 800946a:	9a05      	ldr	r2, [sp, #20]
 800946c:	2800      	cmp	r0, #0
 800946e:	f43f af04 	beq.w	800927a <_scanf_float+0x4a>
 8009472:	e715      	b.n	80092a0 <_scanf_float+0x70>
 8009474:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009478:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800947c:	4632      	mov	r2, r6
 800947e:	4638      	mov	r0, r7
 8009480:	4798      	blx	r3
 8009482:	6923      	ldr	r3, [r4, #16]
 8009484:	3b01      	subs	r3, #1
 8009486:	6123      	str	r3, [r4, #16]
 8009488:	e715      	b.n	80092b6 <_scanf_float+0x86>
 800948a:	f10b 33ff 	add.w	r3, fp, #4294967295
 800948e:	2b06      	cmp	r3, #6
 8009490:	d80a      	bhi.n	80094a8 <_scanf_float+0x278>
 8009492:	f1bb 0f02 	cmp.w	fp, #2
 8009496:	d968      	bls.n	800956a <_scanf_float+0x33a>
 8009498:	f1ab 0b03 	sub.w	fp, fp, #3
 800949c:	fa5f fb8b 	uxtb.w	fp, fp
 80094a0:	eba5 0b0b 	sub.w	fp, r5, fp
 80094a4:	455d      	cmp	r5, fp
 80094a6:	d14b      	bne.n	8009540 <_scanf_float+0x310>
 80094a8:	6823      	ldr	r3, [r4, #0]
 80094aa:	05da      	lsls	r2, r3, #23
 80094ac:	d51f      	bpl.n	80094ee <_scanf_float+0x2be>
 80094ae:	055b      	lsls	r3, r3, #21
 80094b0:	d468      	bmi.n	8009584 <_scanf_float+0x354>
 80094b2:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80094b6:	6923      	ldr	r3, [r4, #16]
 80094b8:	2965      	cmp	r1, #101	; 0x65
 80094ba:	f103 33ff 	add.w	r3, r3, #4294967295
 80094be:	f105 3bff 	add.w	fp, r5, #4294967295
 80094c2:	6123      	str	r3, [r4, #16]
 80094c4:	d00d      	beq.n	80094e2 <_scanf_float+0x2b2>
 80094c6:	2945      	cmp	r1, #69	; 0x45
 80094c8:	d00b      	beq.n	80094e2 <_scanf_float+0x2b2>
 80094ca:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80094ce:	4632      	mov	r2, r6
 80094d0:	4638      	mov	r0, r7
 80094d2:	4798      	blx	r3
 80094d4:	6923      	ldr	r3, [r4, #16]
 80094d6:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 80094da:	3b01      	subs	r3, #1
 80094dc:	f1a5 0b02 	sub.w	fp, r5, #2
 80094e0:	6123      	str	r3, [r4, #16]
 80094e2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80094e6:	4632      	mov	r2, r6
 80094e8:	4638      	mov	r0, r7
 80094ea:	4798      	blx	r3
 80094ec:	465d      	mov	r5, fp
 80094ee:	6826      	ldr	r6, [r4, #0]
 80094f0:	f016 0610 	ands.w	r6, r6, #16
 80094f4:	d17a      	bne.n	80095ec <_scanf_float+0x3bc>
 80094f6:	702e      	strb	r6, [r5, #0]
 80094f8:	6823      	ldr	r3, [r4, #0]
 80094fa:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80094fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009502:	d142      	bne.n	800958a <_scanf_float+0x35a>
 8009504:	9b02      	ldr	r3, [sp, #8]
 8009506:	eba9 0303 	sub.w	r3, r9, r3
 800950a:	425a      	negs	r2, r3
 800950c:	2b00      	cmp	r3, #0
 800950e:	d149      	bne.n	80095a4 <_scanf_float+0x374>
 8009510:	2200      	movs	r2, #0
 8009512:	4641      	mov	r1, r8
 8009514:	4638      	mov	r0, r7
 8009516:	f000 fea3 	bl	800a260 <_strtod_r>
 800951a:	6825      	ldr	r5, [r4, #0]
 800951c:	f8da 3000 	ldr.w	r3, [sl]
 8009520:	f015 0f02 	tst.w	r5, #2
 8009524:	f103 0204 	add.w	r2, r3, #4
 8009528:	ec59 8b10 	vmov	r8, r9, d0
 800952c:	f8ca 2000 	str.w	r2, [sl]
 8009530:	d043      	beq.n	80095ba <_scanf_float+0x38a>
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	e9c3 8900 	strd	r8, r9, [r3]
 8009538:	68e3      	ldr	r3, [r4, #12]
 800953a:	3301      	adds	r3, #1
 800953c:	60e3      	str	r3, [r4, #12]
 800953e:	e6be      	b.n	80092be <_scanf_float+0x8e>
 8009540:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009544:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8009548:	4632      	mov	r2, r6
 800954a:	4638      	mov	r0, r7
 800954c:	4798      	blx	r3
 800954e:	6923      	ldr	r3, [r4, #16]
 8009550:	3b01      	subs	r3, #1
 8009552:	6123      	str	r3, [r4, #16]
 8009554:	e7a6      	b.n	80094a4 <_scanf_float+0x274>
 8009556:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800955a:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800955e:	4632      	mov	r2, r6
 8009560:	4638      	mov	r0, r7
 8009562:	4798      	blx	r3
 8009564:	6923      	ldr	r3, [r4, #16]
 8009566:	3b01      	subs	r3, #1
 8009568:	6123      	str	r3, [r4, #16]
 800956a:	4545      	cmp	r5, r8
 800956c:	d8f3      	bhi.n	8009556 <_scanf_float+0x326>
 800956e:	e6a5      	b.n	80092bc <_scanf_float+0x8c>
 8009570:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009574:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8009578:	4632      	mov	r2, r6
 800957a:	4638      	mov	r0, r7
 800957c:	4798      	blx	r3
 800957e:	6923      	ldr	r3, [r4, #16]
 8009580:	3b01      	subs	r3, #1
 8009582:	6123      	str	r3, [r4, #16]
 8009584:	4545      	cmp	r5, r8
 8009586:	d8f3      	bhi.n	8009570 <_scanf_float+0x340>
 8009588:	e698      	b.n	80092bc <_scanf_float+0x8c>
 800958a:	9b03      	ldr	r3, [sp, #12]
 800958c:	2b00      	cmp	r3, #0
 800958e:	d0bf      	beq.n	8009510 <_scanf_float+0x2e0>
 8009590:	9904      	ldr	r1, [sp, #16]
 8009592:	230a      	movs	r3, #10
 8009594:	4632      	mov	r2, r6
 8009596:	3101      	adds	r1, #1
 8009598:	4638      	mov	r0, r7
 800959a:	f000 feed 	bl	800a378 <_strtol_r>
 800959e:	9b03      	ldr	r3, [sp, #12]
 80095a0:	9d04      	ldr	r5, [sp, #16]
 80095a2:	1ac2      	subs	r2, r0, r3
 80095a4:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80095a8:	429d      	cmp	r5, r3
 80095aa:	bf28      	it	cs
 80095ac:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 80095b0:	490f      	ldr	r1, [pc, #60]	; (80095f0 <_scanf_float+0x3c0>)
 80095b2:	4628      	mov	r0, r5
 80095b4:	f000 f824 	bl	8009600 <siprintf>
 80095b8:	e7aa      	b.n	8009510 <_scanf_float+0x2e0>
 80095ba:	f015 0504 	ands.w	r5, r5, #4
 80095be:	d1b8      	bne.n	8009532 <_scanf_float+0x302>
 80095c0:	681f      	ldr	r7, [r3, #0]
 80095c2:	ee10 2a10 	vmov	r2, s0
 80095c6:	464b      	mov	r3, r9
 80095c8:	ee10 0a10 	vmov	r0, s0
 80095cc:	4649      	mov	r1, r9
 80095ce:	f7f7 facd 	bl	8000b6c <__aeabi_dcmpun>
 80095d2:	b128      	cbz	r0, 80095e0 <_scanf_float+0x3b0>
 80095d4:	4628      	mov	r0, r5
 80095d6:	f000 f80d 	bl	80095f4 <nanf>
 80095da:	ed87 0a00 	vstr	s0, [r7]
 80095de:	e7ab      	b.n	8009538 <_scanf_float+0x308>
 80095e0:	4640      	mov	r0, r8
 80095e2:	4649      	mov	r1, r9
 80095e4:	f7f7 fb20 	bl	8000c28 <__aeabi_d2f>
 80095e8:	6038      	str	r0, [r7, #0]
 80095ea:	e7a5      	b.n	8009538 <_scanf_float+0x308>
 80095ec:	2600      	movs	r6, #0
 80095ee:	e666      	b.n	80092be <_scanf_float+0x8e>
 80095f0:	0800cc58 	.word	0x0800cc58

080095f4 <nanf>:
 80095f4:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80095fc <nanf+0x8>
 80095f8:	4770      	bx	lr
 80095fa:	bf00      	nop
 80095fc:	7fc00000 	.word	0x7fc00000

08009600 <siprintf>:
 8009600:	b40e      	push	{r1, r2, r3}
 8009602:	b500      	push	{lr}
 8009604:	b09c      	sub	sp, #112	; 0x70
 8009606:	ab1d      	add	r3, sp, #116	; 0x74
 8009608:	9002      	str	r0, [sp, #8]
 800960a:	9006      	str	r0, [sp, #24]
 800960c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009610:	4809      	ldr	r0, [pc, #36]	; (8009638 <siprintf+0x38>)
 8009612:	9107      	str	r1, [sp, #28]
 8009614:	9104      	str	r1, [sp, #16]
 8009616:	4909      	ldr	r1, [pc, #36]	; (800963c <siprintf+0x3c>)
 8009618:	f853 2b04 	ldr.w	r2, [r3], #4
 800961c:	9105      	str	r1, [sp, #20]
 800961e:	6800      	ldr	r0, [r0, #0]
 8009620:	9301      	str	r3, [sp, #4]
 8009622:	a902      	add	r1, sp, #8
 8009624:	f002 fd6e 	bl	800c104 <_svfiprintf_r>
 8009628:	9b02      	ldr	r3, [sp, #8]
 800962a:	2200      	movs	r2, #0
 800962c:	701a      	strb	r2, [r3, #0]
 800962e:	b01c      	add	sp, #112	; 0x70
 8009630:	f85d eb04 	ldr.w	lr, [sp], #4
 8009634:	b003      	add	sp, #12
 8009636:	4770      	bx	lr
 8009638:	20000010 	.word	0x20000010
 800963c:	ffff0208 	.word	0xffff0208

08009640 <sulp>:
 8009640:	b570      	push	{r4, r5, r6, lr}
 8009642:	4604      	mov	r4, r0
 8009644:	460d      	mov	r5, r1
 8009646:	ec45 4b10 	vmov	d0, r4, r5
 800964a:	4616      	mov	r6, r2
 800964c:	f002 fb16 	bl	800bc7c <__ulp>
 8009650:	ec51 0b10 	vmov	r0, r1, d0
 8009654:	b17e      	cbz	r6, 8009676 <sulp+0x36>
 8009656:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800965a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800965e:	2b00      	cmp	r3, #0
 8009660:	dd09      	ble.n	8009676 <sulp+0x36>
 8009662:	051b      	lsls	r3, r3, #20
 8009664:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8009668:	2400      	movs	r4, #0
 800966a:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800966e:	4622      	mov	r2, r4
 8009670:	462b      	mov	r3, r5
 8009672:	f7f6 ffe1 	bl	8000638 <__aeabi_dmul>
 8009676:	bd70      	pop	{r4, r5, r6, pc}

08009678 <_strtod_l>:
 8009678:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800967c:	461f      	mov	r7, r3
 800967e:	b0a1      	sub	sp, #132	; 0x84
 8009680:	2300      	movs	r3, #0
 8009682:	4681      	mov	r9, r0
 8009684:	4638      	mov	r0, r7
 8009686:	460e      	mov	r6, r1
 8009688:	9217      	str	r2, [sp, #92]	; 0x5c
 800968a:	931c      	str	r3, [sp, #112]	; 0x70
 800968c:	f001 fff5 	bl	800b67a <__localeconv_l>
 8009690:	4680      	mov	r8, r0
 8009692:	6800      	ldr	r0, [r0, #0]
 8009694:	f7f6 fdbc 	bl	8000210 <strlen>
 8009698:	f04f 0a00 	mov.w	sl, #0
 800969c:	4604      	mov	r4, r0
 800969e:	f04f 0b00 	mov.w	fp, #0
 80096a2:	961b      	str	r6, [sp, #108]	; 0x6c
 80096a4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80096a6:	781a      	ldrb	r2, [r3, #0]
 80096a8:	2a0d      	cmp	r2, #13
 80096aa:	d832      	bhi.n	8009712 <_strtod_l+0x9a>
 80096ac:	2a09      	cmp	r2, #9
 80096ae:	d236      	bcs.n	800971e <_strtod_l+0xa6>
 80096b0:	2a00      	cmp	r2, #0
 80096b2:	d03e      	beq.n	8009732 <_strtod_l+0xba>
 80096b4:	2300      	movs	r3, #0
 80096b6:	930d      	str	r3, [sp, #52]	; 0x34
 80096b8:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 80096ba:	782b      	ldrb	r3, [r5, #0]
 80096bc:	2b30      	cmp	r3, #48	; 0x30
 80096be:	f040 80ac 	bne.w	800981a <_strtod_l+0x1a2>
 80096c2:	786b      	ldrb	r3, [r5, #1]
 80096c4:	2b58      	cmp	r3, #88	; 0x58
 80096c6:	d001      	beq.n	80096cc <_strtod_l+0x54>
 80096c8:	2b78      	cmp	r3, #120	; 0x78
 80096ca:	d167      	bne.n	800979c <_strtod_l+0x124>
 80096cc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80096ce:	9301      	str	r3, [sp, #4]
 80096d0:	ab1c      	add	r3, sp, #112	; 0x70
 80096d2:	9300      	str	r3, [sp, #0]
 80096d4:	9702      	str	r7, [sp, #8]
 80096d6:	ab1d      	add	r3, sp, #116	; 0x74
 80096d8:	4a88      	ldr	r2, [pc, #544]	; (80098fc <_strtod_l+0x284>)
 80096da:	a91b      	add	r1, sp, #108	; 0x6c
 80096dc:	4648      	mov	r0, r9
 80096de:	f001 fcf2 	bl	800b0c6 <__gethex>
 80096e2:	f010 0407 	ands.w	r4, r0, #7
 80096e6:	4606      	mov	r6, r0
 80096e8:	d005      	beq.n	80096f6 <_strtod_l+0x7e>
 80096ea:	2c06      	cmp	r4, #6
 80096ec:	d12b      	bne.n	8009746 <_strtod_l+0xce>
 80096ee:	3501      	adds	r5, #1
 80096f0:	2300      	movs	r3, #0
 80096f2:	951b      	str	r5, [sp, #108]	; 0x6c
 80096f4:	930d      	str	r3, [sp, #52]	; 0x34
 80096f6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	f040 859a 	bne.w	800a232 <_strtod_l+0xbba>
 80096fe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009700:	b1e3      	cbz	r3, 800973c <_strtod_l+0xc4>
 8009702:	4652      	mov	r2, sl
 8009704:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8009708:	ec43 2b10 	vmov	d0, r2, r3
 800970c:	b021      	add	sp, #132	; 0x84
 800970e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009712:	2a2b      	cmp	r2, #43	; 0x2b
 8009714:	d015      	beq.n	8009742 <_strtod_l+0xca>
 8009716:	2a2d      	cmp	r2, #45	; 0x2d
 8009718:	d004      	beq.n	8009724 <_strtod_l+0xac>
 800971a:	2a20      	cmp	r2, #32
 800971c:	d1ca      	bne.n	80096b4 <_strtod_l+0x3c>
 800971e:	3301      	adds	r3, #1
 8009720:	931b      	str	r3, [sp, #108]	; 0x6c
 8009722:	e7bf      	b.n	80096a4 <_strtod_l+0x2c>
 8009724:	2201      	movs	r2, #1
 8009726:	920d      	str	r2, [sp, #52]	; 0x34
 8009728:	1c5a      	adds	r2, r3, #1
 800972a:	921b      	str	r2, [sp, #108]	; 0x6c
 800972c:	785b      	ldrb	r3, [r3, #1]
 800972e:	2b00      	cmp	r3, #0
 8009730:	d1c2      	bne.n	80096b8 <_strtod_l+0x40>
 8009732:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009734:	961b      	str	r6, [sp, #108]	; 0x6c
 8009736:	2b00      	cmp	r3, #0
 8009738:	f040 8579 	bne.w	800a22e <_strtod_l+0xbb6>
 800973c:	4652      	mov	r2, sl
 800973e:	465b      	mov	r3, fp
 8009740:	e7e2      	b.n	8009708 <_strtod_l+0x90>
 8009742:	2200      	movs	r2, #0
 8009744:	e7ef      	b.n	8009726 <_strtod_l+0xae>
 8009746:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8009748:	b13a      	cbz	r2, 800975a <_strtod_l+0xe2>
 800974a:	2135      	movs	r1, #53	; 0x35
 800974c:	a81e      	add	r0, sp, #120	; 0x78
 800974e:	f002 fb8d 	bl	800be6c <__copybits>
 8009752:	991c      	ldr	r1, [sp, #112]	; 0x70
 8009754:	4648      	mov	r0, r9
 8009756:	f001 fffa 	bl	800b74e <_Bfree>
 800975a:	3c01      	subs	r4, #1
 800975c:	2c04      	cmp	r4, #4
 800975e:	d806      	bhi.n	800976e <_strtod_l+0xf6>
 8009760:	e8df f004 	tbb	[pc, r4]
 8009764:	1714030a 	.word	0x1714030a
 8009768:	0a          	.byte	0x0a
 8009769:	00          	.byte	0x00
 800976a:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 800976e:	0730      	lsls	r0, r6, #28
 8009770:	d5c1      	bpl.n	80096f6 <_strtod_l+0x7e>
 8009772:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8009776:	e7be      	b.n	80096f6 <_strtod_l+0x7e>
 8009778:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 800977c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800977e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8009782:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8009786:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800978a:	e7f0      	b.n	800976e <_strtod_l+0xf6>
 800978c:	f8df b170 	ldr.w	fp, [pc, #368]	; 8009900 <_strtod_l+0x288>
 8009790:	e7ed      	b.n	800976e <_strtod_l+0xf6>
 8009792:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8009796:	f04f 3aff 	mov.w	sl, #4294967295
 800979a:	e7e8      	b.n	800976e <_strtod_l+0xf6>
 800979c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800979e:	1c5a      	adds	r2, r3, #1
 80097a0:	921b      	str	r2, [sp, #108]	; 0x6c
 80097a2:	785b      	ldrb	r3, [r3, #1]
 80097a4:	2b30      	cmp	r3, #48	; 0x30
 80097a6:	d0f9      	beq.n	800979c <_strtod_l+0x124>
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	d0a4      	beq.n	80096f6 <_strtod_l+0x7e>
 80097ac:	2301      	movs	r3, #1
 80097ae:	2500      	movs	r5, #0
 80097b0:	9306      	str	r3, [sp, #24]
 80097b2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80097b4:	9308      	str	r3, [sp, #32]
 80097b6:	9507      	str	r5, [sp, #28]
 80097b8:	9505      	str	r5, [sp, #20]
 80097ba:	220a      	movs	r2, #10
 80097bc:	981b      	ldr	r0, [sp, #108]	; 0x6c
 80097be:	7807      	ldrb	r7, [r0, #0]
 80097c0:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 80097c4:	b2d9      	uxtb	r1, r3
 80097c6:	2909      	cmp	r1, #9
 80097c8:	d929      	bls.n	800981e <_strtod_l+0x1a6>
 80097ca:	4622      	mov	r2, r4
 80097cc:	f8d8 1000 	ldr.w	r1, [r8]
 80097d0:	f002 fda0 	bl	800c314 <strncmp>
 80097d4:	2800      	cmp	r0, #0
 80097d6:	d031      	beq.n	800983c <_strtod_l+0x1c4>
 80097d8:	2000      	movs	r0, #0
 80097da:	9c05      	ldr	r4, [sp, #20]
 80097dc:	9004      	str	r0, [sp, #16]
 80097de:	463b      	mov	r3, r7
 80097e0:	4602      	mov	r2, r0
 80097e2:	2b65      	cmp	r3, #101	; 0x65
 80097e4:	d001      	beq.n	80097ea <_strtod_l+0x172>
 80097e6:	2b45      	cmp	r3, #69	; 0x45
 80097e8:	d114      	bne.n	8009814 <_strtod_l+0x19c>
 80097ea:	b924      	cbnz	r4, 80097f6 <_strtod_l+0x17e>
 80097ec:	b910      	cbnz	r0, 80097f4 <_strtod_l+0x17c>
 80097ee:	9b06      	ldr	r3, [sp, #24]
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	d09e      	beq.n	8009732 <_strtod_l+0xba>
 80097f4:	2400      	movs	r4, #0
 80097f6:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 80097f8:	1c73      	adds	r3, r6, #1
 80097fa:	931b      	str	r3, [sp, #108]	; 0x6c
 80097fc:	7873      	ldrb	r3, [r6, #1]
 80097fe:	2b2b      	cmp	r3, #43	; 0x2b
 8009800:	d078      	beq.n	80098f4 <_strtod_l+0x27c>
 8009802:	2b2d      	cmp	r3, #45	; 0x2d
 8009804:	d070      	beq.n	80098e8 <_strtod_l+0x270>
 8009806:	f04f 0c00 	mov.w	ip, #0
 800980a:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 800980e:	2f09      	cmp	r7, #9
 8009810:	d97c      	bls.n	800990c <_strtod_l+0x294>
 8009812:	961b      	str	r6, [sp, #108]	; 0x6c
 8009814:	f04f 0e00 	mov.w	lr, #0
 8009818:	e09a      	b.n	8009950 <_strtod_l+0x2d8>
 800981a:	2300      	movs	r3, #0
 800981c:	e7c7      	b.n	80097ae <_strtod_l+0x136>
 800981e:	9905      	ldr	r1, [sp, #20]
 8009820:	2908      	cmp	r1, #8
 8009822:	bfdd      	ittte	le
 8009824:	9907      	ldrle	r1, [sp, #28]
 8009826:	fb02 3301 	mlale	r3, r2, r1, r3
 800982a:	9307      	strle	r3, [sp, #28]
 800982c:	fb02 3505 	mlagt	r5, r2, r5, r3
 8009830:	9b05      	ldr	r3, [sp, #20]
 8009832:	3001      	adds	r0, #1
 8009834:	3301      	adds	r3, #1
 8009836:	9305      	str	r3, [sp, #20]
 8009838:	901b      	str	r0, [sp, #108]	; 0x6c
 800983a:	e7bf      	b.n	80097bc <_strtod_l+0x144>
 800983c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800983e:	191a      	adds	r2, r3, r4
 8009840:	921b      	str	r2, [sp, #108]	; 0x6c
 8009842:	9a05      	ldr	r2, [sp, #20]
 8009844:	5d1b      	ldrb	r3, [r3, r4]
 8009846:	2a00      	cmp	r2, #0
 8009848:	d037      	beq.n	80098ba <_strtod_l+0x242>
 800984a:	9c05      	ldr	r4, [sp, #20]
 800984c:	4602      	mov	r2, r0
 800984e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8009852:	2909      	cmp	r1, #9
 8009854:	d913      	bls.n	800987e <_strtod_l+0x206>
 8009856:	2101      	movs	r1, #1
 8009858:	9104      	str	r1, [sp, #16]
 800985a:	e7c2      	b.n	80097e2 <_strtod_l+0x16a>
 800985c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800985e:	1c5a      	adds	r2, r3, #1
 8009860:	921b      	str	r2, [sp, #108]	; 0x6c
 8009862:	785b      	ldrb	r3, [r3, #1]
 8009864:	3001      	adds	r0, #1
 8009866:	2b30      	cmp	r3, #48	; 0x30
 8009868:	d0f8      	beq.n	800985c <_strtod_l+0x1e4>
 800986a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800986e:	2a08      	cmp	r2, #8
 8009870:	f200 84e4 	bhi.w	800a23c <_strtod_l+0xbc4>
 8009874:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8009876:	9208      	str	r2, [sp, #32]
 8009878:	4602      	mov	r2, r0
 800987a:	2000      	movs	r0, #0
 800987c:	4604      	mov	r4, r0
 800987e:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 8009882:	f100 0101 	add.w	r1, r0, #1
 8009886:	d012      	beq.n	80098ae <_strtod_l+0x236>
 8009888:	440a      	add	r2, r1
 800988a:	eb00 0c04 	add.w	ip, r0, r4
 800988e:	4621      	mov	r1, r4
 8009890:	270a      	movs	r7, #10
 8009892:	458c      	cmp	ip, r1
 8009894:	d113      	bne.n	80098be <_strtod_l+0x246>
 8009896:	1821      	adds	r1, r4, r0
 8009898:	2908      	cmp	r1, #8
 800989a:	f104 0401 	add.w	r4, r4, #1
 800989e:	4404      	add	r4, r0
 80098a0:	dc19      	bgt.n	80098d6 <_strtod_l+0x25e>
 80098a2:	9b07      	ldr	r3, [sp, #28]
 80098a4:	210a      	movs	r1, #10
 80098a6:	fb01 e303 	mla	r3, r1, r3, lr
 80098aa:	9307      	str	r3, [sp, #28]
 80098ac:	2100      	movs	r1, #0
 80098ae:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80098b0:	1c58      	adds	r0, r3, #1
 80098b2:	901b      	str	r0, [sp, #108]	; 0x6c
 80098b4:	785b      	ldrb	r3, [r3, #1]
 80098b6:	4608      	mov	r0, r1
 80098b8:	e7c9      	b.n	800984e <_strtod_l+0x1d6>
 80098ba:	9805      	ldr	r0, [sp, #20]
 80098bc:	e7d3      	b.n	8009866 <_strtod_l+0x1ee>
 80098be:	2908      	cmp	r1, #8
 80098c0:	f101 0101 	add.w	r1, r1, #1
 80098c4:	dc03      	bgt.n	80098ce <_strtod_l+0x256>
 80098c6:	9b07      	ldr	r3, [sp, #28]
 80098c8:	437b      	muls	r3, r7
 80098ca:	9307      	str	r3, [sp, #28]
 80098cc:	e7e1      	b.n	8009892 <_strtod_l+0x21a>
 80098ce:	2910      	cmp	r1, #16
 80098d0:	bfd8      	it	le
 80098d2:	437d      	mulle	r5, r7
 80098d4:	e7dd      	b.n	8009892 <_strtod_l+0x21a>
 80098d6:	2c10      	cmp	r4, #16
 80098d8:	bfdc      	itt	le
 80098da:	210a      	movle	r1, #10
 80098dc:	fb01 e505 	mlale	r5, r1, r5, lr
 80098e0:	e7e4      	b.n	80098ac <_strtod_l+0x234>
 80098e2:	2301      	movs	r3, #1
 80098e4:	9304      	str	r3, [sp, #16]
 80098e6:	e781      	b.n	80097ec <_strtod_l+0x174>
 80098e8:	f04f 0c01 	mov.w	ip, #1
 80098ec:	1cb3      	adds	r3, r6, #2
 80098ee:	931b      	str	r3, [sp, #108]	; 0x6c
 80098f0:	78b3      	ldrb	r3, [r6, #2]
 80098f2:	e78a      	b.n	800980a <_strtod_l+0x192>
 80098f4:	f04f 0c00 	mov.w	ip, #0
 80098f8:	e7f8      	b.n	80098ec <_strtod_l+0x274>
 80098fa:	bf00      	nop
 80098fc:	0800cc60 	.word	0x0800cc60
 8009900:	7ff00000 	.word	0x7ff00000
 8009904:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009906:	1c5f      	adds	r7, r3, #1
 8009908:	971b      	str	r7, [sp, #108]	; 0x6c
 800990a:	785b      	ldrb	r3, [r3, #1]
 800990c:	2b30      	cmp	r3, #48	; 0x30
 800990e:	d0f9      	beq.n	8009904 <_strtod_l+0x28c>
 8009910:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 8009914:	2f08      	cmp	r7, #8
 8009916:	f63f af7d 	bhi.w	8009814 <_strtod_l+0x19c>
 800991a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800991e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009920:	930a      	str	r3, [sp, #40]	; 0x28
 8009922:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009924:	1c5f      	adds	r7, r3, #1
 8009926:	971b      	str	r7, [sp, #108]	; 0x6c
 8009928:	785b      	ldrb	r3, [r3, #1]
 800992a:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 800992e:	f1b8 0f09 	cmp.w	r8, #9
 8009932:	d937      	bls.n	80099a4 <_strtod_l+0x32c>
 8009934:	990a      	ldr	r1, [sp, #40]	; 0x28
 8009936:	1a7f      	subs	r7, r7, r1
 8009938:	2f08      	cmp	r7, #8
 800993a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800993e:	dc37      	bgt.n	80099b0 <_strtod_l+0x338>
 8009940:	45be      	cmp	lr, r7
 8009942:	bfa8      	it	ge
 8009944:	46be      	movge	lr, r7
 8009946:	f1bc 0f00 	cmp.w	ip, #0
 800994a:	d001      	beq.n	8009950 <_strtod_l+0x2d8>
 800994c:	f1ce 0e00 	rsb	lr, lr, #0
 8009950:	2c00      	cmp	r4, #0
 8009952:	d151      	bne.n	80099f8 <_strtod_l+0x380>
 8009954:	2800      	cmp	r0, #0
 8009956:	f47f aece 	bne.w	80096f6 <_strtod_l+0x7e>
 800995a:	9a06      	ldr	r2, [sp, #24]
 800995c:	2a00      	cmp	r2, #0
 800995e:	f47f aeca 	bne.w	80096f6 <_strtod_l+0x7e>
 8009962:	9a04      	ldr	r2, [sp, #16]
 8009964:	2a00      	cmp	r2, #0
 8009966:	f47f aee4 	bne.w	8009732 <_strtod_l+0xba>
 800996a:	2b4e      	cmp	r3, #78	; 0x4e
 800996c:	d027      	beq.n	80099be <_strtod_l+0x346>
 800996e:	dc21      	bgt.n	80099b4 <_strtod_l+0x33c>
 8009970:	2b49      	cmp	r3, #73	; 0x49
 8009972:	f47f aede 	bne.w	8009732 <_strtod_l+0xba>
 8009976:	49a0      	ldr	r1, [pc, #640]	; (8009bf8 <_strtod_l+0x580>)
 8009978:	a81b      	add	r0, sp, #108	; 0x6c
 800997a:	f001 fdd7 	bl	800b52c <__match>
 800997e:	2800      	cmp	r0, #0
 8009980:	f43f aed7 	beq.w	8009732 <_strtod_l+0xba>
 8009984:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009986:	499d      	ldr	r1, [pc, #628]	; (8009bfc <_strtod_l+0x584>)
 8009988:	3b01      	subs	r3, #1
 800998a:	a81b      	add	r0, sp, #108	; 0x6c
 800998c:	931b      	str	r3, [sp, #108]	; 0x6c
 800998e:	f001 fdcd 	bl	800b52c <__match>
 8009992:	b910      	cbnz	r0, 800999a <_strtod_l+0x322>
 8009994:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009996:	3301      	adds	r3, #1
 8009998:	931b      	str	r3, [sp, #108]	; 0x6c
 800999a:	f8df b274 	ldr.w	fp, [pc, #628]	; 8009c10 <_strtod_l+0x598>
 800999e:	f04f 0a00 	mov.w	sl, #0
 80099a2:	e6a8      	b.n	80096f6 <_strtod_l+0x7e>
 80099a4:	210a      	movs	r1, #10
 80099a6:	fb01 3e0e 	mla	lr, r1, lr, r3
 80099aa:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 80099ae:	e7b8      	b.n	8009922 <_strtod_l+0x2aa>
 80099b0:	46be      	mov	lr, r7
 80099b2:	e7c8      	b.n	8009946 <_strtod_l+0x2ce>
 80099b4:	2b69      	cmp	r3, #105	; 0x69
 80099b6:	d0de      	beq.n	8009976 <_strtod_l+0x2fe>
 80099b8:	2b6e      	cmp	r3, #110	; 0x6e
 80099ba:	f47f aeba 	bne.w	8009732 <_strtod_l+0xba>
 80099be:	4990      	ldr	r1, [pc, #576]	; (8009c00 <_strtod_l+0x588>)
 80099c0:	a81b      	add	r0, sp, #108	; 0x6c
 80099c2:	f001 fdb3 	bl	800b52c <__match>
 80099c6:	2800      	cmp	r0, #0
 80099c8:	f43f aeb3 	beq.w	8009732 <_strtod_l+0xba>
 80099cc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80099ce:	781b      	ldrb	r3, [r3, #0]
 80099d0:	2b28      	cmp	r3, #40	; 0x28
 80099d2:	d10e      	bne.n	80099f2 <_strtod_l+0x37a>
 80099d4:	aa1e      	add	r2, sp, #120	; 0x78
 80099d6:	498b      	ldr	r1, [pc, #556]	; (8009c04 <_strtod_l+0x58c>)
 80099d8:	a81b      	add	r0, sp, #108	; 0x6c
 80099da:	f001 fdbb 	bl	800b554 <__hexnan>
 80099de:	2805      	cmp	r0, #5
 80099e0:	d107      	bne.n	80099f2 <_strtod_l+0x37a>
 80099e2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80099e4:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 80099e8:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 80099ec:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 80099f0:	e681      	b.n	80096f6 <_strtod_l+0x7e>
 80099f2:	f8df b224 	ldr.w	fp, [pc, #548]	; 8009c18 <_strtod_l+0x5a0>
 80099f6:	e7d2      	b.n	800999e <_strtod_l+0x326>
 80099f8:	ebae 0302 	sub.w	r3, lr, r2
 80099fc:	9306      	str	r3, [sp, #24]
 80099fe:	9b05      	ldr	r3, [sp, #20]
 8009a00:	9807      	ldr	r0, [sp, #28]
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	bf08      	it	eq
 8009a06:	4623      	moveq	r3, r4
 8009a08:	2c10      	cmp	r4, #16
 8009a0a:	9305      	str	r3, [sp, #20]
 8009a0c:	46a0      	mov	r8, r4
 8009a0e:	bfa8      	it	ge
 8009a10:	f04f 0810 	movge.w	r8, #16
 8009a14:	f7f6 fd96 	bl	8000544 <__aeabi_ui2d>
 8009a18:	2c09      	cmp	r4, #9
 8009a1a:	4682      	mov	sl, r0
 8009a1c:	468b      	mov	fp, r1
 8009a1e:	dc13      	bgt.n	8009a48 <_strtod_l+0x3d0>
 8009a20:	9b06      	ldr	r3, [sp, #24]
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	f43f ae67 	beq.w	80096f6 <_strtod_l+0x7e>
 8009a28:	9b06      	ldr	r3, [sp, #24]
 8009a2a:	dd7a      	ble.n	8009b22 <_strtod_l+0x4aa>
 8009a2c:	2b16      	cmp	r3, #22
 8009a2e:	dc61      	bgt.n	8009af4 <_strtod_l+0x47c>
 8009a30:	4a75      	ldr	r2, [pc, #468]	; (8009c08 <_strtod_l+0x590>)
 8009a32:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 8009a36:	e9de 0100 	ldrd	r0, r1, [lr]
 8009a3a:	4652      	mov	r2, sl
 8009a3c:	465b      	mov	r3, fp
 8009a3e:	f7f6 fdfb 	bl	8000638 <__aeabi_dmul>
 8009a42:	4682      	mov	sl, r0
 8009a44:	468b      	mov	fp, r1
 8009a46:	e656      	b.n	80096f6 <_strtod_l+0x7e>
 8009a48:	4b6f      	ldr	r3, [pc, #444]	; (8009c08 <_strtod_l+0x590>)
 8009a4a:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8009a4e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8009a52:	f7f6 fdf1 	bl	8000638 <__aeabi_dmul>
 8009a56:	4606      	mov	r6, r0
 8009a58:	4628      	mov	r0, r5
 8009a5a:	460f      	mov	r7, r1
 8009a5c:	f7f6 fd72 	bl	8000544 <__aeabi_ui2d>
 8009a60:	4602      	mov	r2, r0
 8009a62:	460b      	mov	r3, r1
 8009a64:	4630      	mov	r0, r6
 8009a66:	4639      	mov	r1, r7
 8009a68:	f7f6 fc30 	bl	80002cc <__adddf3>
 8009a6c:	2c0f      	cmp	r4, #15
 8009a6e:	4682      	mov	sl, r0
 8009a70:	468b      	mov	fp, r1
 8009a72:	ddd5      	ble.n	8009a20 <_strtod_l+0x3a8>
 8009a74:	9b06      	ldr	r3, [sp, #24]
 8009a76:	eba4 0808 	sub.w	r8, r4, r8
 8009a7a:	4498      	add	r8, r3
 8009a7c:	f1b8 0f00 	cmp.w	r8, #0
 8009a80:	f340 8096 	ble.w	8009bb0 <_strtod_l+0x538>
 8009a84:	f018 030f 	ands.w	r3, r8, #15
 8009a88:	d00a      	beq.n	8009aa0 <_strtod_l+0x428>
 8009a8a:	495f      	ldr	r1, [pc, #380]	; (8009c08 <_strtod_l+0x590>)
 8009a8c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009a90:	4652      	mov	r2, sl
 8009a92:	465b      	mov	r3, fp
 8009a94:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009a98:	f7f6 fdce 	bl	8000638 <__aeabi_dmul>
 8009a9c:	4682      	mov	sl, r0
 8009a9e:	468b      	mov	fp, r1
 8009aa0:	f038 080f 	bics.w	r8, r8, #15
 8009aa4:	d073      	beq.n	8009b8e <_strtod_l+0x516>
 8009aa6:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8009aaa:	dd47      	ble.n	8009b3c <_strtod_l+0x4c4>
 8009aac:	2400      	movs	r4, #0
 8009aae:	46a0      	mov	r8, r4
 8009ab0:	9407      	str	r4, [sp, #28]
 8009ab2:	9405      	str	r4, [sp, #20]
 8009ab4:	2322      	movs	r3, #34	; 0x22
 8009ab6:	f8df b158 	ldr.w	fp, [pc, #344]	; 8009c10 <_strtod_l+0x598>
 8009aba:	f8c9 3000 	str.w	r3, [r9]
 8009abe:	f04f 0a00 	mov.w	sl, #0
 8009ac2:	9b07      	ldr	r3, [sp, #28]
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	f43f ae16 	beq.w	80096f6 <_strtod_l+0x7e>
 8009aca:	991c      	ldr	r1, [sp, #112]	; 0x70
 8009acc:	4648      	mov	r0, r9
 8009ace:	f001 fe3e 	bl	800b74e <_Bfree>
 8009ad2:	9905      	ldr	r1, [sp, #20]
 8009ad4:	4648      	mov	r0, r9
 8009ad6:	f001 fe3a 	bl	800b74e <_Bfree>
 8009ada:	4641      	mov	r1, r8
 8009adc:	4648      	mov	r0, r9
 8009ade:	f001 fe36 	bl	800b74e <_Bfree>
 8009ae2:	9907      	ldr	r1, [sp, #28]
 8009ae4:	4648      	mov	r0, r9
 8009ae6:	f001 fe32 	bl	800b74e <_Bfree>
 8009aea:	4621      	mov	r1, r4
 8009aec:	4648      	mov	r0, r9
 8009aee:	f001 fe2e 	bl	800b74e <_Bfree>
 8009af2:	e600      	b.n	80096f6 <_strtod_l+0x7e>
 8009af4:	9a06      	ldr	r2, [sp, #24]
 8009af6:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8009afa:	4293      	cmp	r3, r2
 8009afc:	dbba      	blt.n	8009a74 <_strtod_l+0x3fc>
 8009afe:	4d42      	ldr	r5, [pc, #264]	; (8009c08 <_strtod_l+0x590>)
 8009b00:	f1c4 040f 	rsb	r4, r4, #15
 8009b04:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8009b08:	4652      	mov	r2, sl
 8009b0a:	465b      	mov	r3, fp
 8009b0c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009b10:	f7f6 fd92 	bl	8000638 <__aeabi_dmul>
 8009b14:	9b06      	ldr	r3, [sp, #24]
 8009b16:	1b1c      	subs	r4, r3, r4
 8009b18:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8009b1c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009b20:	e78d      	b.n	8009a3e <_strtod_l+0x3c6>
 8009b22:	f113 0f16 	cmn.w	r3, #22
 8009b26:	dba5      	blt.n	8009a74 <_strtod_l+0x3fc>
 8009b28:	4a37      	ldr	r2, [pc, #220]	; (8009c08 <_strtod_l+0x590>)
 8009b2a:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 8009b2e:	e9d2 2300 	ldrd	r2, r3, [r2]
 8009b32:	4650      	mov	r0, sl
 8009b34:	4659      	mov	r1, fp
 8009b36:	f7f6 fea9 	bl	800088c <__aeabi_ddiv>
 8009b3a:	e782      	b.n	8009a42 <_strtod_l+0x3ca>
 8009b3c:	2300      	movs	r3, #0
 8009b3e:	4e33      	ldr	r6, [pc, #204]	; (8009c0c <_strtod_l+0x594>)
 8009b40:	ea4f 1828 	mov.w	r8, r8, asr #4
 8009b44:	4650      	mov	r0, sl
 8009b46:	4659      	mov	r1, fp
 8009b48:	461d      	mov	r5, r3
 8009b4a:	f1b8 0f01 	cmp.w	r8, #1
 8009b4e:	dc21      	bgt.n	8009b94 <_strtod_l+0x51c>
 8009b50:	b10b      	cbz	r3, 8009b56 <_strtod_l+0x4de>
 8009b52:	4682      	mov	sl, r0
 8009b54:	468b      	mov	fp, r1
 8009b56:	4b2d      	ldr	r3, [pc, #180]	; (8009c0c <_strtod_l+0x594>)
 8009b58:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8009b5c:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8009b60:	4652      	mov	r2, sl
 8009b62:	465b      	mov	r3, fp
 8009b64:	e9d5 0100 	ldrd	r0, r1, [r5]
 8009b68:	f7f6 fd66 	bl	8000638 <__aeabi_dmul>
 8009b6c:	4b28      	ldr	r3, [pc, #160]	; (8009c10 <_strtod_l+0x598>)
 8009b6e:	460a      	mov	r2, r1
 8009b70:	400b      	ands	r3, r1
 8009b72:	4928      	ldr	r1, [pc, #160]	; (8009c14 <_strtod_l+0x59c>)
 8009b74:	428b      	cmp	r3, r1
 8009b76:	4682      	mov	sl, r0
 8009b78:	d898      	bhi.n	8009aac <_strtod_l+0x434>
 8009b7a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8009b7e:	428b      	cmp	r3, r1
 8009b80:	bf86      	itte	hi
 8009b82:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8009c1c <_strtod_l+0x5a4>
 8009b86:	f04f 3aff 	movhi.w	sl, #4294967295
 8009b8a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8009b8e:	2300      	movs	r3, #0
 8009b90:	9304      	str	r3, [sp, #16]
 8009b92:	e077      	b.n	8009c84 <_strtod_l+0x60c>
 8009b94:	f018 0f01 	tst.w	r8, #1
 8009b98:	d006      	beq.n	8009ba8 <_strtod_l+0x530>
 8009b9a:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 8009b9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ba2:	f7f6 fd49 	bl	8000638 <__aeabi_dmul>
 8009ba6:	2301      	movs	r3, #1
 8009ba8:	3501      	adds	r5, #1
 8009baa:	ea4f 0868 	mov.w	r8, r8, asr #1
 8009bae:	e7cc      	b.n	8009b4a <_strtod_l+0x4d2>
 8009bb0:	d0ed      	beq.n	8009b8e <_strtod_l+0x516>
 8009bb2:	f1c8 0800 	rsb	r8, r8, #0
 8009bb6:	f018 020f 	ands.w	r2, r8, #15
 8009bba:	d00a      	beq.n	8009bd2 <_strtod_l+0x55a>
 8009bbc:	4b12      	ldr	r3, [pc, #72]	; (8009c08 <_strtod_l+0x590>)
 8009bbe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009bc2:	4650      	mov	r0, sl
 8009bc4:	4659      	mov	r1, fp
 8009bc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bca:	f7f6 fe5f 	bl	800088c <__aeabi_ddiv>
 8009bce:	4682      	mov	sl, r0
 8009bd0:	468b      	mov	fp, r1
 8009bd2:	ea5f 1828 	movs.w	r8, r8, asr #4
 8009bd6:	d0da      	beq.n	8009b8e <_strtod_l+0x516>
 8009bd8:	f1b8 0f1f 	cmp.w	r8, #31
 8009bdc:	dd20      	ble.n	8009c20 <_strtod_l+0x5a8>
 8009bde:	2400      	movs	r4, #0
 8009be0:	46a0      	mov	r8, r4
 8009be2:	9407      	str	r4, [sp, #28]
 8009be4:	9405      	str	r4, [sp, #20]
 8009be6:	2322      	movs	r3, #34	; 0x22
 8009be8:	f04f 0a00 	mov.w	sl, #0
 8009bec:	f04f 0b00 	mov.w	fp, #0
 8009bf0:	f8c9 3000 	str.w	r3, [r9]
 8009bf4:	e765      	b.n	8009ac2 <_strtod_l+0x44a>
 8009bf6:	bf00      	nop
 8009bf8:	0800cc29 	.word	0x0800cc29
 8009bfc:	0800ccb3 	.word	0x0800ccb3
 8009c00:	0800cc31 	.word	0x0800cc31
 8009c04:	0800cc74 	.word	0x0800cc74
 8009c08:	0800ccf0 	.word	0x0800ccf0
 8009c0c:	0800ccc8 	.word	0x0800ccc8
 8009c10:	7ff00000 	.word	0x7ff00000
 8009c14:	7ca00000 	.word	0x7ca00000
 8009c18:	fff80000 	.word	0xfff80000
 8009c1c:	7fefffff 	.word	0x7fefffff
 8009c20:	f018 0310 	ands.w	r3, r8, #16
 8009c24:	bf18      	it	ne
 8009c26:	236a      	movne	r3, #106	; 0x6a
 8009c28:	4da0      	ldr	r5, [pc, #640]	; (8009eac <_strtod_l+0x834>)
 8009c2a:	9304      	str	r3, [sp, #16]
 8009c2c:	4650      	mov	r0, sl
 8009c2e:	4659      	mov	r1, fp
 8009c30:	2300      	movs	r3, #0
 8009c32:	f1b8 0f00 	cmp.w	r8, #0
 8009c36:	f300 810a 	bgt.w	8009e4e <_strtod_l+0x7d6>
 8009c3a:	b10b      	cbz	r3, 8009c40 <_strtod_l+0x5c8>
 8009c3c:	4682      	mov	sl, r0
 8009c3e:	468b      	mov	fp, r1
 8009c40:	9b04      	ldr	r3, [sp, #16]
 8009c42:	b1bb      	cbz	r3, 8009c74 <_strtod_l+0x5fc>
 8009c44:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8009c48:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	4659      	mov	r1, fp
 8009c50:	dd10      	ble.n	8009c74 <_strtod_l+0x5fc>
 8009c52:	2b1f      	cmp	r3, #31
 8009c54:	f340 8107 	ble.w	8009e66 <_strtod_l+0x7ee>
 8009c58:	2b34      	cmp	r3, #52	; 0x34
 8009c5a:	bfde      	ittt	le
 8009c5c:	3b20      	suble	r3, #32
 8009c5e:	f04f 32ff 	movle.w	r2, #4294967295
 8009c62:	fa02 f303 	lslle.w	r3, r2, r3
 8009c66:	f04f 0a00 	mov.w	sl, #0
 8009c6a:	bfcc      	ite	gt
 8009c6c:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8009c70:	ea03 0b01 	andle.w	fp, r3, r1
 8009c74:	2200      	movs	r2, #0
 8009c76:	2300      	movs	r3, #0
 8009c78:	4650      	mov	r0, sl
 8009c7a:	4659      	mov	r1, fp
 8009c7c:	f7f6 ff44 	bl	8000b08 <__aeabi_dcmpeq>
 8009c80:	2800      	cmp	r0, #0
 8009c82:	d1ac      	bne.n	8009bde <_strtod_l+0x566>
 8009c84:	9b07      	ldr	r3, [sp, #28]
 8009c86:	9300      	str	r3, [sp, #0]
 8009c88:	9a05      	ldr	r2, [sp, #20]
 8009c8a:	9908      	ldr	r1, [sp, #32]
 8009c8c:	4623      	mov	r3, r4
 8009c8e:	4648      	mov	r0, r9
 8009c90:	f001 fdaf 	bl	800b7f2 <__s2b>
 8009c94:	9007      	str	r0, [sp, #28]
 8009c96:	2800      	cmp	r0, #0
 8009c98:	f43f af08 	beq.w	8009aac <_strtod_l+0x434>
 8009c9c:	9a06      	ldr	r2, [sp, #24]
 8009c9e:	9b06      	ldr	r3, [sp, #24]
 8009ca0:	2a00      	cmp	r2, #0
 8009ca2:	f1c3 0300 	rsb	r3, r3, #0
 8009ca6:	bfa8      	it	ge
 8009ca8:	2300      	movge	r3, #0
 8009caa:	930e      	str	r3, [sp, #56]	; 0x38
 8009cac:	2400      	movs	r4, #0
 8009cae:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8009cb2:	9316      	str	r3, [sp, #88]	; 0x58
 8009cb4:	46a0      	mov	r8, r4
 8009cb6:	9b07      	ldr	r3, [sp, #28]
 8009cb8:	4648      	mov	r0, r9
 8009cba:	6859      	ldr	r1, [r3, #4]
 8009cbc:	f001 fd13 	bl	800b6e6 <_Balloc>
 8009cc0:	9005      	str	r0, [sp, #20]
 8009cc2:	2800      	cmp	r0, #0
 8009cc4:	f43f aef6 	beq.w	8009ab4 <_strtod_l+0x43c>
 8009cc8:	9b07      	ldr	r3, [sp, #28]
 8009cca:	691a      	ldr	r2, [r3, #16]
 8009ccc:	3202      	adds	r2, #2
 8009cce:	f103 010c 	add.w	r1, r3, #12
 8009cd2:	0092      	lsls	r2, r2, #2
 8009cd4:	300c      	adds	r0, #12
 8009cd6:	f001 fcfb 	bl	800b6d0 <memcpy>
 8009cda:	aa1e      	add	r2, sp, #120	; 0x78
 8009cdc:	a91d      	add	r1, sp, #116	; 0x74
 8009cde:	ec4b ab10 	vmov	d0, sl, fp
 8009ce2:	4648      	mov	r0, r9
 8009ce4:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8009ce8:	f002 f83e 	bl	800bd68 <__d2b>
 8009cec:	901c      	str	r0, [sp, #112]	; 0x70
 8009cee:	2800      	cmp	r0, #0
 8009cf0:	f43f aee0 	beq.w	8009ab4 <_strtod_l+0x43c>
 8009cf4:	2101      	movs	r1, #1
 8009cf6:	4648      	mov	r0, r9
 8009cf8:	f001 fe07 	bl	800b90a <__i2b>
 8009cfc:	4680      	mov	r8, r0
 8009cfe:	2800      	cmp	r0, #0
 8009d00:	f43f aed8 	beq.w	8009ab4 <_strtod_l+0x43c>
 8009d04:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8009d06:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8009d08:	2e00      	cmp	r6, #0
 8009d0a:	bfab      	itete	ge
 8009d0c:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8009d0e:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8009d10:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 8009d12:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 8009d14:	bfac      	ite	ge
 8009d16:	18f7      	addge	r7, r6, r3
 8009d18:	1b9d      	sublt	r5, r3, r6
 8009d1a:	9b04      	ldr	r3, [sp, #16]
 8009d1c:	1af6      	subs	r6, r6, r3
 8009d1e:	4416      	add	r6, r2
 8009d20:	4b63      	ldr	r3, [pc, #396]	; (8009eb0 <_strtod_l+0x838>)
 8009d22:	3e01      	subs	r6, #1
 8009d24:	429e      	cmp	r6, r3
 8009d26:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8009d2a:	f280 80af 	bge.w	8009e8c <_strtod_l+0x814>
 8009d2e:	1b9b      	subs	r3, r3, r6
 8009d30:	2b1f      	cmp	r3, #31
 8009d32:	eba2 0203 	sub.w	r2, r2, r3
 8009d36:	f04f 0101 	mov.w	r1, #1
 8009d3a:	f300 809b 	bgt.w	8009e74 <_strtod_l+0x7fc>
 8009d3e:	fa01 f303 	lsl.w	r3, r1, r3
 8009d42:	930f      	str	r3, [sp, #60]	; 0x3c
 8009d44:	2300      	movs	r3, #0
 8009d46:	930a      	str	r3, [sp, #40]	; 0x28
 8009d48:	18be      	adds	r6, r7, r2
 8009d4a:	9b04      	ldr	r3, [sp, #16]
 8009d4c:	42b7      	cmp	r7, r6
 8009d4e:	4415      	add	r5, r2
 8009d50:	441d      	add	r5, r3
 8009d52:	463b      	mov	r3, r7
 8009d54:	bfa8      	it	ge
 8009d56:	4633      	movge	r3, r6
 8009d58:	42ab      	cmp	r3, r5
 8009d5a:	bfa8      	it	ge
 8009d5c:	462b      	movge	r3, r5
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	bfc2      	ittt	gt
 8009d62:	1af6      	subgt	r6, r6, r3
 8009d64:	1aed      	subgt	r5, r5, r3
 8009d66:	1aff      	subgt	r7, r7, r3
 8009d68:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009d6a:	b1bb      	cbz	r3, 8009d9c <_strtod_l+0x724>
 8009d6c:	4641      	mov	r1, r8
 8009d6e:	461a      	mov	r2, r3
 8009d70:	4648      	mov	r0, r9
 8009d72:	f001 fe69 	bl	800ba48 <__pow5mult>
 8009d76:	4680      	mov	r8, r0
 8009d78:	2800      	cmp	r0, #0
 8009d7a:	f43f ae9b 	beq.w	8009ab4 <_strtod_l+0x43c>
 8009d7e:	4601      	mov	r1, r0
 8009d80:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8009d82:	4648      	mov	r0, r9
 8009d84:	f001 fdca 	bl	800b91c <__multiply>
 8009d88:	900c      	str	r0, [sp, #48]	; 0x30
 8009d8a:	2800      	cmp	r0, #0
 8009d8c:	f43f ae92 	beq.w	8009ab4 <_strtod_l+0x43c>
 8009d90:	991c      	ldr	r1, [sp, #112]	; 0x70
 8009d92:	4648      	mov	r0, r9
 8009d94:	f001 fcdb 	bl	800b74e <_Bfree>
 8009d98:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009d9a:	931c      	str	r3, [sp, #112]	; 0x70
 8009d9c:	2e00      	cmp	r6, #0
 8009d9e:	dc7a      	bgt.n	8009e96 <_strtod_l+0x81e>
 8009da0:	9b06      	ldr	r3, [sp, #24]
 8009da2:	2b00      	cmp	r3, #0
 8009da4:	dd08      	ble.n	8009db8 <_strtod_l+0x740>
 8009da6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8009da8:	9905      	ldr	r1, [sp, #20]
 8009daa:	4648      	mov	r0, r9
 8009dac:	f001 fe4c 	bl	800ba48 <__pow5mult>
 8009db0:	9005      	str	r0, [sp, #20]
 8009db2:	2800      	cmp	r0, #0
 8009db4:	f43f ae7e 	beq.w	8009ab4 <_strtod_l+0x43c>
 8009db8:	2d00      	cmp	r5, #0
 8009dba:	dd08      	ble.n	8009dce <_strtod_l+0x756>
 8009dbc:	462a      	mov	r2, r5
 8009dbe:	9905      	ldr	r1, [sp, #20]
 8009dc0:	4648      	mov	r0, r9
 8009dc2:	f001 fe8f 	bl	800bae4 <__lshift>
 8009dc6:	9005      	str	r0, [sp, #20]
 8009dc8:	2800      	cmp	r0, #0
 8009dca:	f43f ae73 	beq.w	8009ab4 <_strtod_l+0x43c>
 8009dce:	2f00      	cmp	r7, #0
 8009dd0:	dd08      	ble.n	8009de4 <_strtod_l+0x76c>
 8009dd2:	4641      	mov	r1, r8
 8009dd4:	463a      	mov	r2, r7
 8009dd6:	4648      	mov	r0, r9
 8009dd8:	f001 fe84 	bl	800bae4 <__lshift>
 8009ddc:	4680      	mov	r8, r0
 8009dde:	2800      	cmp	r0, #0
 8009de0:	f43f ae68 	beq.w	8009ab4 <_strtod_l+0x43c>
 8009de4:	9a05      	ldr	r2, [sp, #20]
 8009de6:	991c      	ldr	r1, [sp, #112]	; 0x70
 8009de8:	4648      	mov	r0, r9
 8009dea:	f001 fee9 	bl	800bbc0 <__mdiff>
 8009dee:	4604      	mov	r4, r0
 8009df0:	2800      	cmp	r0, #0
 8009df2:	f43f ae5f 	beq.w	8009ab4 <_strtod_l+0x43c>
 8009df6:	68c3      	ldr	r3, [r0, #12]
 8009df8:	930c      	str	r3, [sp, #48]	; 0x30
 8009dfa:	2300      	movs	r3, #0
 8009dfc:	60c3      	str	r3, [r0, #12]
 8009dfe:	4641      	mov	r1, r8
 8009e00:	f001 fec4 	bl	800bb8c <__mcmp>
 8009e04:	2800      	cmp	r0, #0
 8009e06:	da55      	bge.n	8009eb4 <_strtod_l+0x83c>
 8009e08:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009e0a:	b9e3      	cbnz	r3, 8009e46 <_strtod_l+0x7ce>
 8009e0c:	f1ba 0f00 	cmp.w	sl, #0
 8009e10:	d119      	bne.n	8009e46 <_strtod_l+0x7ce>
 8009e12:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009e16:	b9b3      	cbnz	r3, 8009e46 <_strtod_l+0x7ce>
 8009e18:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009e1c:	0d1b      	lsrs	r3, r3, #20
 8009e1e:	051b      	lsls	r3, r3, #20
 8009e20:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8009e24:	d90f      	bls.n	8009e46 <_strtod_l+0x7ce>
 8009e26:	6963      	ldr	r3, [r4, #20]
 8009e28:	b913      	cbnz	r3, 8009e30 <_strtod_l+0x7b8>
 8009e2a:	6923      	ldr	r3, [r4, #16]
 8009e2c:	2b01      	cmp	r3, #1
 8009e2e:	dd0a      	ble.n	8009e46 <_strtod_l+0x7ce>
 8009e30:	4621      	mov	r1, r4
 8009e32:	2201      	movs	r2, #1
 8009e34:	4648      	mov	r0, r9
 8009e36:	f001 fe55 	bl	800bae4 <__lshift>
 8009e3a:	4641      	mov	r1, r8
 8009e3c:	4604      	mov	r4, r0
 8009e3e:	f001 fea5 	bl	800bb8c <__mcmp>
 8009e42:	2800      	cmp	r0, #0
 8009e44:	dc67      	bgt.n	8009f16 <_strtod_l+0x89e>
 8009e46:	9b04      	ldr	r3, [sp, #16]
 8009e48:	2b00      	cmp	r3, #0
 8009e4a:	d171      	bne.n	8009f30 <_strtod_l+0x8b8>
 8009e4c:	e63d      	b.n	8009aca <_strtod_l+0x452>
 8009e4e:	f018 0f01 	tst.w	r8, #1
 8009e52:	d004      	beq.n	8009e5e <_strtod_l+0x7e6>
 8009e54:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009e58:	f7f6 fbee 	bl	8000638 <__aeabi_dmul>
 8009e5c:	2301      	movs	r3, #1
 8009e5e:	ea4f 0868 	mov.w	r8, r8, asr #1
 8009e62:	3508      	adds	r5, #8
 8009e64:	e6e5      	b.n	8009c32 <_strtod_l+0x5ba>
 8009e66:	f04f 32ff 	mov.w	r2, #4294967295
 8009e6a:	fa02 f303 	lsl.w	r3, r2, r3
 8009e6e:	ea03 0a0a 	and.w	sl, r3, sl
 8009e72:	e6ff      	b.n	8009c74 <_strtod_l+0x5fc>
 8009e74:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8009e78:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8009e7c:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8009e80:	36e2      	adds	r6, #226	; 0xe2
 8009e82:	fa01 f306 	lsl.w	r3, r1, r6
 8009e86:	930a      	str	r3, [sp, #40]	; 0x28
 8009e88:	910f      	str	r1, [sp, #60]	; 0x3c
 8009e8a:	e75d      	b.n	8009d48 <_strtod_l+0x6d0>
 8009e8c:	2300      	movs	r3, #0
 8009e8e:	930a      	str	r3, [sp, #40]	; 0x28
 8009e90:	2301      	movs	r3, #1
 8009e92:	930f      	str	r3, [sp, #60]	; 0x3c
 8009e94:	e758      	b.n	8009d48 <_strtod_l+0x6d0>
 8009e96:	4632      	mov	r2, r6
 8009e98:	991c      	ldr	r1, [sp, #112]	; 0x70
 8009e9a:	4648      	mov	r0, r9
 8009e9c:	f001 fe22 	bl	800bae4 <__lshift>
 8009ea0:	901c      	str	r0, [sp, #112]	; 0x70
 8009ea2:	2800      	cmp	r0, #0
 8009ea4:	f47f af7c 	bne.w	8009da0 <_strtod_l+0x728>
 8009ea8:	e604      	b.n	8009ab4 <_strtod_l+0x43c>
 8009eaa:	bf00      	nop
 8009eac:	0800cc88 	.word	0x0800cc88
 8009eb0:	fffffc02 	.word	0xfffffc02
 8009eb4:	465d      	mov	r5, fp
 8009eb6:	f040 8086 	bne.w	8009fc6 <_strtod_l+0x94e>
 8009eba:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009ebc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009ec0:	b32a      	cbz	r2, 8009f0e <_strtod_l+0x896>
 8009ec2:	4aaf      	ldr	r2, [pc, #700]	; (800a180 <_strtod_l+0xb08>)
 8009ec4:	4293      	cmp	r3, r2
 8009ec6:	d153      	bne.n	8009f70 <_strtod_l+0x8f8>
 8009ec8:	9b04      	ldr	r3, [sp, #16]
 8009eca:	4650      	mov	r0, sl
 8009ecc:	b1d3      	cbz	r3, 8009f04 <_strtod_l+0x88c>
 8009ece:	4aad      	ldr	r2, [pc, #692]	; (800a184 <_strtod_l+0xb0c>)
 8009ed0:	402a      	ands	r2, r5
 8009ed2:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8009ed6:	f04f 31ff 	mov.w	r1, #4294967295
 8009eda:	d816      	bhi.n	8009f0a <_strtod_l+0x892>
 8009edc:	0d12      	lsrs	r2, r2, #20
 8009ede:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8009ee2:	fa01 f303 	lsl.w	r3, r1, r3
 8009ee6:	4298      	cmp	r0, r3
 8009ee8:	d142      	bne.n	8009f70 <_strtod_l+0x8f8>
 8009eea:	4ba7      	ldr	r3, [pc, #668]	; (800a188 <_strtod_l+0xb10>)
 8009eec:	429d      	cmp	r5, r3
 8009eee:	d102      	bne.n	8009ef6 <_strtod_l+0x87e>
 8009ef0:	3001      	adds	r0, #1
 8009ef2:	f43f addf 	beq.w	8009ab4 <_strtod_l+0x43c>
 8009ef6:	4ba3      	ldr	r3, [pc, #652]	; (800a184 <_strtod_l+0xb0c>)
 8009ef8:	402b      	ands	r3, r5
 8009efa:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8009efe:	f04f 0a00 	mov.w	sl, #0
 8009f02:	e7a0      	b.n	8009e46 <_strtod_l+0x7ce>
 8009f04:	f04f 33ff 	mov.w	r3, #4294967295
 8009f08:	e7ed      	b.n	8009ee6 <_strtod_l+0x86e>
 8009f0a:	460b      	mov	r3, r1
 8009f0c:	e7eb      	b.n	8009ee6 <_strtod_l+0x86e>
 8009f0e:	bb7b      	cbnz	r3, 8009f70 <_strtod_l+0x8f8>
 8009f10:	f1ba 0f00 	cmp.w	sl, #0
 8009f14:	d12c      	bne.n	8009f70 <_strtod_l+0x8f8>
 8009f16:	9904      	ldr	r1, [sp, #16]
 8009f18:	4a9a      	ldr	r2, [pc, #616]	; (800a184 <_strtod_l+0xb0c>)
 8009f1a:	465b      	mov	r3, fp
 8009f1c:	b1f1      	cbz	r1, 8009f5c <_strtod_l+0x8e4>
 8009f1e:	ea02 010b 	and.w	r1, r2, fp
 8009f22:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8009f26:	dc19      	bgt.n	8009f5c <_strtod_l+0x8e4>
 8009f28:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8009f2c:	f77f ae5b 	ble.w	8009be6 <_strtod_l+0x56e>
 8009f30:	4a96      	ldr	r2, [pc, #600]	; (800a18c <_strtod_l+0xb14>)
 8009f32:	2300      	movs	r3, #0
 8009f34:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8009f38:	4650      	mov	r0, sl
 8009f3a:	4659      	mov	r1, fp
 8009f3c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8009f40:	f7f6 fb7a 	bl	8000638 <__aeabi_dmul>
 8009f44:	4682      	mov	sl, r0
 8009f46:	468b      	mov	fp, r1
 8009f48:	2900      	cmp	r1, #0
 8009f4a:	f47f adbe 	bne.w	8009aca <_strtod_l+0x452>
 8009f4e:	2800      	cmp	r0, #0
 8009f50:	f47f adbb 	bne.w	8009aca <_strtod_l+0x452>
 8009f54:	2322      	movs	r3, #34	; 0x22
 8009f56:	f8c9 3000 	str.w	r3, [r9]
 8009f5a:	e5b6      	b.n	8009aca <_strtod_l+0x452>
 8009f5c:	4013      	ands	r3, r2
 8009f5e:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8009f62:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8009f66:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8009f6a:	f04f 3aff 	mov.w	sl, #4294967295
 8009f6e:	e76a      	b.n	8009e46 <_strtod_l+0x7ce>
 8009f70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009f72:	b193      	cbz	r3, 8009f9a <_strtod_l+0x922>
 8009f74:	422b      	tst	r3, r5
 8009f76:	f43f af66 	beq.w	8009e46 <_strtod_l+0x7ce>
 8009f7a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009f7c:	9a04      	ldr	r2, [sp, #16]
 8009f7e:	4650      	mov	r0, sl
 8009f80:	4659      	mov	r1, fp
 8009f82:	b173      	cbz	r3, 8009fa2 <_strtod_l+0x92a>
 8009f84:	f7ff fb5c 	bl	8009640 <sulp>
 8009f88:	4602      	mov	r2, r0
 8009f8a:	460b      	mov	r3, r1
 8009f8c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009f90:	f7f6 f99c 	bl	80002cc <__adddf3>
 8009f94:	4682      	mov	sl, r0
 8009f96:	468b      	mov	fp, r1
 8009f98:	e755      	b.n	8009e46 <_strtod_l+0x7ce>
 8009f9a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009f9c:	ea13 0f0a 	tst.w	r3, sl
 8009fa0:	e7e9      	b.n	8009f76 <_strtod_l+0x8fe>
 8009fa2:	f7ff fb4d 	bl	8009640 <sulp>
 8009fa6:	4602      	mov	r2, r0
 8009fa8:	460b      	mov	r3, r1
 8009faa:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009fae:	f7f6 f98b 	bl	80002c8 <__aeabi_dsub>
 8009fb2:	2200      	movs	r2, #0
 8009fb4:	2300      	movs	r3, #0
 8009fb6:	4682      	mov	sl, r0
 8009fb8:	468b      	mov	fp, r1
 8009fba:	f7f6 fda5 	bl	8000b08 <__aeabi_dcmpeq>
 8009fbe:	2800      	cmp	r0, #0
 8009fc0:	f47f ae11 	bne.w	8009be6 <_strtod_l+0x56e>
 8009fc4:	e73f      	b.n	8009e46 <_strtod_l+0x7ce>
 8009fc6:	4641      	mov	r1, r8
 8009fc8:	4620      	mov	r0, r4
 8009fca:	f001 ff1c 	bl	800be06 <__ratio>
 8009fce:	ec57 6b10 	vmov	r6, r7, d0
 8009fd2:	2200      	movs	r2, #0
 8009fd4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009fd8:	ee10 0a10 	vmov	r0, s0
 8009fdc:	4639      	mov	r1, r7
 8009fde:	f7f6 fda7 	bl	8000b30 <__aeabi_dcmple>
 8009fe2:	2800      	cmp	r0, #0
 8009fe4:	d077      	beq.n	800a0d6 <_strtod_l+0xa5e>
 8009fe6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009fe8:	2b00      	cmp	r3, #0
 8009fea:	d04a      	beq.n	800a082 <_strtod_l+0xa0a>
 8009fec:	4b68      	ldr	r3, [pc, #416]	; (800a190 <_strtod_l+0xb18>)
 8009fee:	2200      	movs	r2, #0
 8009ff0:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8009ff4:	4f66      	ldr	r7, [pc, #408]	; (800a190 <_strtod_l+0xb18>)
 8009ff6:	2600      	movs	r6, #0
 8009ff8:	4b62      	ldr	r3, [pc, #392]	; (800a184 <_strtod_l+0xb0c>)
 8009ffa:	402b      	ands	r3, r5
 8009ffc:	930f      	str	r3, [sp, #60]	; 0x3c
 8009ffe:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a000:	4b64      	ldr	r3, [pc, #400]	; (800a194 <_strtod_l+0xb1c>)
 800a002:	429a      	cmp	r2, r3
 800a004:	f040 80ce 	bne.w	800a1a4 <_strtod_l+0xb2c>
 800a008:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800a00c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800a010:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 800a014:	ec4b ab10 	vmov	d0, sl, fp
 800a018:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 800a01c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800a020:	f001 fe2c 	bl	800bc7c <__ulp>
 800a024:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800a028:	ec53 2b10 	vmov	r2, r3, d0
 800a02c:	f7f6 fb04 	bl	8000638 <__aeabi_dmul>
 800a030:	4652      	mov	r2, sl
 800a032:	465b      	mov	r3, fp
 800a034:	f7f6 f94a 	bl	80002cc <__adddf3>
 800a038:	460b      	mov	r3, r1
 800a03a:	4952      	ldr	r1, [pc, #328]	; (800a184 <_strtod_l+0xb0c>)
 800a03c:	4a56      	ldr	r2, [pc, #344]	; (800a198 <_strtod_l+0xb20>)
 800a03e:	4019      	ands	r1, r3
 800a040:	4291      	cmp	r1, r2
 800a042:	4682      	mov	sl, r0
 800a044:	d95b      	bls.n	800a0fe <_strtod_l+0xa86>
 800a046:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a048:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800a04c:	4293      	cmp	r3, r2
 800a04e:	d103      	bne.n	800a058 <_strtod_l+0x9e0>
 800a050:	9b08      	ldr	r3, [sp, #32]
 800a052:	3301      	adds	r3, #1
 800a054:	f43f ad2e 	beq.w	8009ab4 <_strtod_l+0x43c>
 800a058:	f8df b12c 	ldr.w	fp, [pc, #300]	; 800a188 <_strtod_l+0xb10>
 800a05c:	f04f 3aff 	mov.w	sl, #4294967295
 800a060:	991c      	ldr	r1, [sp, #112]	; 0x70
 800a062:	4648      	mov	r0, r9
 800a064:	f001 fb73 	bl	800b74e <_Bfree>
 800a068:	9905      	ldr	r1, [sp, #20]
 800a06a:	4648      	mov	r0, r9
 800a06c:	f001 fb6f 	bl	800b74e <_Bfree>
 800a070:	4641      	mov	r1, r8
 800a072:	4648      	mov	r0, r9
 800a074:	f001 fb6b 	bl	800b74e <_Bfree>
 800a078:	4621      	mov	r1, r4
 800a07a:	4648      	mov	r0, r9
 800a07c:	f001 fb67 	bl	800b74e <_Bfree>
 800a080:	e619      	b.n	8009cb6 <_strtod_l+0x63e>
 800a082:	f1ba 0f00 	cmp.w	sl, #0
 800a086:	d11a      	bne.n	800a0be <_strtod_l+0xa46>
 800a088:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a08c:	b9eb      	cbnz	r3, 800a0ca <_strtod_l+0xa52>
 800a08e:	2200      	movs	r2, #0
 800a090:	4b3f      	ldr	r3, [pc, #252]	; (800a190 <_strtod_l+0xb18>)
 800a092:	4630      	mov	r0, r6
 800a094:	4639      	mov	r1, r7
 800a096:	f7f6 fd41 	bl	8000b1c <__aeabi_dcmplt>
 800a09a:	b9c8      	cbnz	r0, 800a0d0 <_strtod_l+0xa58>
 800a09c:	4630      	mov	r0, r6
 800a09e:	4639      	mov	r1, r7
 800a0a0:	2200      	movs	r2, #0
 800a0a2:	4b3e      	ldr	r3, [pc, #248]	; (800a19c <_strtod_l+0xb24>)
 800a0a4:	f7f6 fac8 	bl	8000638 <__aeabi_dmul>
 800a0a8:	4606      	mov	r6, r0
 800a0aa:	460f      	mov	r7, r1
 800a0ac:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800a0b0:	9618      	str	r6, [sp, #96]	; 0x60
 800a0b2:	9319      	str	r3, [sp, #100]	; 0x64
 800a0b4:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 800a0b8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800a0bc:	e79c      	b.n	8009ff8 <_strtod_l+0x980>
 800a0be:	f1ba 0f01 	cmp.w	sl, #1
 800a0c2:	d102      	bne.n	800a0ca <_strtod_l+0xa52>
 800a0c4:	2d00      	cmp	r5, #0
 800a0c6:	f43f ad8e 	beq.w	8009be6 <_strtod_l+0x56e>
 800a0ca:	2200      	movs	r2, #0
 800a0cc:	4b34      	ldr	r3, [pc, #208]	; (800a1a0 <_strtod_l+0xb28>)
 800a0ce:	e78f      	b.n	8009ff0 <_strtod_l+0x978>
 800a0d0:	2600      	movs	r6, #0
 800a0d2:	4f32      	ldr	r7, [pc, #200]	; (800a19c <_strtod_l+0xb24>)
 800a0d4:	e7ea      	b.n	800a0ac <_strtod_l+0xa34>
 800a0d6:	4b31      	ldr	r3, [pc, #196]	; (800a19c <_strtod_l+0xb24>)
 800a0d8:	4630      	mov	r0, r6
 800a0da:	4639      	mov	r1, r7
 800a0dc:	2200      	movs	r2, #0
 800a0de:	f7f6 faab 	bl	8000638 <__aeabi_dmul>
 800a0e2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a0e4:	4606      	mov	r6, r0
 800a0e6:	460f      	mov	r7, r1
 800a0e8:	b933      	cbnz	r3, 800a0f8 <_strtod_l+0xa80>
 800a0ea:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a0ee:	9010      	str	r0, [sp, #64]	; 0x40
 800a0f0:	9311      	str	r3, [sp, #68]	; 0x44
 800a0f2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800a0f6:	e7df      	b.n	800a0b8 <_strtod_l+0xa40>
 800a0f8:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800a0fc:	e7f9      	b.n	800a0f2 <_strtod_l+0xa7a>
 800a0fe:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800a102:	9b04      	ldr	r3, [sp, #16]
 800a104:	2b00      	cmp	r3, #0
 800a106:	d1ab      	bne.n	800a060 <_strtod_l+0x9e8>
 800a108:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800a10c:	0d1b      	lsrs	r3, r3, #20
 800a10e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a110:	051b      	lsls	r3, r3, #20
 800a112:	429a      	cmp	r2, r3
 800a114:	465d      	mov	r5, fp
 800a116:	d1a3      	bne.n	800a060 <_strtod_l+0x9e8>
 800a118:	4639      	mov	r1, r7
 800a11a:	4630      	mov	r0, r6
 800a11c:	f7f6 fd3c 	bl	8000b98 <__aeabi_d2iz>
 800a120:	f7f6 fa20 	bl	8000564 <__aeabi_i2d>
 800a124:	460b      	mov	r3, r1
 800a126:	4602      	mov	r2, r0
 800a128:	4639      	mov	r1, r7
 800a12a:	4630      	mov	r0, r6
 800a12c:	f7f6 f8cc 	bl	80002c8 <__aeabi_dsub>
 800a130:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a132:	4606      	mov	r6, r0
 800a134:	460f      	mov	r7, r1
 800a136:	b933      	cbnz	r3, 800a146 <_strtod_l+0xace>
 800a138:	f1ba 0f00 	cmp.w	sl, #0
 800a13c:	d103      	bne.n	800a146 <_strtod_l+0xace>
 800a13e:	f3cb 0513 	ubfx	r5, fp, #0, #20
 800a142:	2d00      	cmp	r5, #0
 800a144:	d06d      	beq.n	800a222 <_strtod_l+0xbaa>
 800a146:	a30a      	add	r3, pc, #40	; (adr r3, 800a170 <_strtod_l+0xaf8>)
 800a148:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a14c:	4630      	mov	r0, r6
 800a14e:	4639      	mov	r1, r7
 800a150:	f7f6 fce4 	bl	8000b1c <__aeabi_dcmplt>
 800a154:	2800      	cmp	r0, #0
 800a156:	f47f acb8 	bne.w	8009aca <_strtod_l+0x452>
 800a15a:	a307      	add	r3, pc, #28	; (adr r3, 800a178 <_strtod_l+0xb00>)
 800a15c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a160:	4630      	mov	r0, r6
 800a162:	4639      	mov	r1, r7
 800a164:	f7f6 fcf8 	bl	8000b58 <__aeabi_dcmpgt>
 800a168:	2800      	cmp	r0, #0
 800a16a:	f43f af79 	beq.w	800a060 <_strtod_l+0x9e8>
 800a16e:	e4ac      	b.n	8009aca <_strtod_l+0x452>
 800a170:	94a03595 	.word	0x94a03595
 800a174:	3fdfffff 	.word	0x3fdfffff
 800a178:	35afe535 	.word	0x35afe535
 800a17c:	3fe00000 	.word	0x3fe00000
 800a180:	000fffff 	.word	0x000fffff
 800a184:	7ff00000 	.word	0x7ff00000
 800a188:	7fefffff 	.word	0x7fefffff
 800a18c:	39500000 	.word	0x39500000
 800a190:	3ff00000 	.word	0x3ff00000
 800a194:	7fe00000 	.word	0x7fe00000
 800a198:	7c9fffff 	.word	0x7c9fffff
 800a19c:	3fe00000 	.word	0x3fe00000
 800a1a0:	bff00000 	.word	0xbff00000
 800a1a4:	9b04      	ldr	r3, [sp, #16]
 800a1a6:	b333      	cbz	r3, 800a1f6 <_strtod_l+0xb7e>
 800a1a8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a1aa:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800a1ae:	d822      	bhi.n	800a1f6 <_strtod_l+0xb7e>
 800a1b0:	a327      	add	r3, pc, #156	; (adr r3, 800a250 <_strtod_l+0xbd8>)
 800a1b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1b6:	4630      	mov	r0, r6
 800a1b8:	4639      	mov	r1, r7
 800a1ba:	f7f6 fcb9 	bl	8000b30 <__aeabi_dcmple>
 800a1be:	b1a0      	cbz	r0, 800a1ea <_strtod_l+0xb72>
 800a1c0:	4639      	mov	r1, r7
 800a1c2:	4630      	mov	r0, r6
 800a1c4:	f7f6 fd10 	bl	8000be8 <__aeabi_d2uiz>
 800a1c8:	2800      	cmp	r0, #0
 800a1ca:	bf08      	it	eq
 800a1cc:	2001      	moveq	r0, #1
 800a1ce:	f7f6 f9b9 	bl	8000544 <__aeabi_ui2d>
 800a1d2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a1d4:	4606      	mov	r6, r0
 800a1d6:	460f      	mov	r7, r1
 800a1d8:	bb03      	cbnz	r3, 800a21c <_strtod_l+0xba4>
 800a1da:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a1de:	9012      	str	r0, [sp, #72]	; 0x48
 800a1e0:	9313      	str	r3, [sp, #76]	; 0x4c
 800a1e2:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 800a1e6:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800a1ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a1ec:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a1ee:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800a1f2:	1a9b      	subs	r3, r3, r2
 800a1f4:	930b      	str	r3, [sp, #44]	; 0x2c
 800a1f6:	ed9d 0b08 	vldr	d0, [sp, #32]
 800a1fa:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 800a1fe:	f001 fd3d 	bl	800bc7c <__ulp>
 800a202:	4650      	mov	r0, sl
 800a204:	ec53 2b10 	vmov	r2, r3, d0
 800a208:	4659      	mov	r1, fp
 800a20a:	f7f6 fa15 	bl	8000638 <__aeabi_dmul>
 800a20e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800a212:	f7f6 f85b 	bl	80002cc <__adddf3>
 800a216:	4682      	mov	sl, r0
 800a218:	468b      	mov	fp, r1
 800a21a:	e772      	b.n	800a102 <_strtod_l+0xa8a>
 800a21c:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 800a220:	e7df      	b.n	800a1e2 <_strtod_l+0xb6a>
 800a222:	a30d      	add	r3, pc, #52	; (adr r3, 800a258 <_strtod_l+0xbe0>)
 800a224:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a228:	f7f6 fc78 	bl	8000b1c <__aeabi_dcmplt>
 800a22c:	e79c      	b.n	800a168 <_strtod_l+0xaf0>
 800a22e:	2300      	movs	r3, #0
 800a230:	930d      	str	r3, [sp, #52]	; 0x34
 800a232:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800a234:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a236:	6013      	str	r3, [r2, #0]
 800a238:	f7ff ba61 	b.w	80096fe <_strtod_l+0x86>
 800a23c:	2b65      	cmp	r3, #101	; 0x65
 800a23e:	f04f 0200 	mov.w	r2, #0
 800a242:	f43f ab4e 	beq.w	80098e2 <_strtod_l+0x26a>
 800a246:	2101      	movs	r1, #1
 800a248:	4614      	mov	r4, r2
 800a24a:	9104      	str	r1, [sp, #16]
 800a24c:	f7ff bacb 	b.w	80097e6 <_strtod_l+0x16e>
 800a250:	ffc00000 	.word	0xffc00000
 800a254:	41dfffff 	.word	0x41dfffff
 800a258:	94a03595 	.word	0x94a03595
 800a25c:	3fcfffff 	.word	0x3fcfffff

0800a260 <_strtod_r>:
 800a260:	4b05      	ldr	r3, [pc, #20]	; (800a278 <_strtod_r+0x18>)
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	b410      	push	{r4}
 800a266:	6a1b      	ldr	r3, [r3, #32]
 800a268:	4c04      	ldr	r4, [pc, #16]	; (800a27c <_strtod_r+0x1c>)
 800a26a:	2b00      	cmp	r3, #0
 800a26c:	bf08      	it	eq
 800a26e:	4623      	moveq	r3, r4
 800a270:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a274:	f7ff ba00 	b.w	8009678 <_strtod_l>
 800a278:	20000010 	.word	0x20000010
 800a27c:	20000074 	.word	0x20000074

0800a280 <_strtol_l.isra.0>:
 800a280:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a284:	4680      	mov	r8, r0
 800a286:	4689      	mov	r9, r1
 800a288:	4692      	mov	sl, r2
 800a28a:	461e      	mov	r6, r3
 800a28c:	460f      	mov	r7, r1
 800a28e:	463d      	mov	r5, r7
 800a290:	9808      	ldr	r0, [sp, #32]
 800a292:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a296:	f001 f9ed 	bl	800b674 <__locale_ctype_ptr_l>
 800a29a:	4420      	add	r0, r4
 800a29c:	7843      	ldrb	r3, [r0, #1]
 800a29e:	f013 0308 	ands.w	r3, r3, #8
 800a2a2:	d132      	bne.n	800a30a <_strtol_l.isra.0+0x8a>
 800a2a4:	2c2d      	cmp	r4, #45	; 0x2d
 800a2a6:	d132      	bne.n	800a30e <_strtol_l.isra.0+0x8e>
 800a2a8:	787c      	ldrb	r4, [r7, #1]
 800a2aa:	1cbd      	adds	r5, r7, #2
 800a2ac:	2201      	movs	r2, #1
 800a2ae:	2e00      	cmp	r6, #0
 800a2b0:	d05d      	beq.n	800a36e <_strtol_l.isra.0+0xee>
 800a2b2:	2e10      	cmp	r6, #16
 800a2b4:	d109      	bne.n	800a2ca <_strtol_l.isra.0+0x4a>
 800a2b6:	2c30      	cmp	r4, #48	; 0x30
 800a2b8:	d107      	bne.n	800a2ca <_strtol_l.isra.0+0x4a>
 800a2ba:	782b      	ldrb	r3, [r5, #0]
 800a2bc:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800a2c0:	2b58      	cmp	r3, #88	; 0x58
 800a2c2:	d14f      	bne.n	800a364 <_strtol_l.isra.0+0xe4>
 800a2c4:	786c      	ldrb	r4, [r5, #1]
 800a2c6:	2610      	movs	r6, #16
 800a2c8:	3502      	adds	r5, #2
 800a2ca:	2a00      	cmp	r2, #0
 800a2cc:	bf14      	ite	ne
 800a2ce:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800a2d2:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800a2d6:	2700      	movs	r7, #0
 800a2d8:	fbb1 fcf6 	udiv	ip, r1, r6
 800a2dc:	4638      	mov	r0, r7
 800a2de:	fb06 1e1c 	mls	lr, r6, ip, r1
 800a2e2:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800a2e6:	2b09      	cmp	r3, #9
 800a2e8:	d817      	bhi.n	800a31a <_strtol_l.isra.0+0x9a>
 800a2ea:	461c      	mov	r4, r3
 800a2ec:	42a6      	cmp	r6, r4
 800a2ee:	dd23      	ble.n	800a338 <_strtol_l.isra.0+0xb8>
 800a2f0:	1c7b      	adds	r3, r7, #1
 800a2f2:	d007      	beq.n	800a304 <_strtol_l.isra.0+0x84>
 800a2f4:	4584      	cmp	ip, r0
 800a2f6:	d31c      	bcc.n	800a332 <_strtol_l.isra.0+0xb2>
 800a2f8:	d101      	bne.n	800a2fe <_strtol_l.isra.0+0x7e>
 800a2fa:	45a6      	cmp	lr, r4
 800a2fc:	db19      	blt.n	800a332 <_strtol_l.isra.0+0xb2>
 800a2fe:	fb00 4006 	mla	r0, r0, r6, r4
 800a302:	2701      	movs	r7, #1
 800a304:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a308:	e7eb      	b.n	800a2e2 <_strtol_l.isra.0+0x62>
 800a30a:	462f      	mov	r7, r5
 800a30c:	e7bf      	b.n	800a28e <_strtol_l.isra.0+0xe>
 800a30e:	2c2b      	cmp	r4, #43	; 0x2b
 800a310:	bf04      	itt	eq
 800a312:	1cbd      	addeq	r5, r7, #2
 800a314:	787c      	ldrbeq	r4, [r7, #1]
 800a316:	461a      	mov	r2, r3
 800a318:	e7c9      	b.n	800a2ae <_strtol_l.isra.0+0x2e>
 800a31a:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800a31e:	2b19      	cmp	r3, #25
 800a320:	d801      	bhi.n	800a326 <_strtol_l.isra.0+0xa6>
 800a322:	3c37      	subs	r4, #55	; 0x37
 800a324:	e7e2      	b.n	800a2ec <_strtol_l.isra.0+0x6c>
 800a326:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800a32a:	2b19      	cmp	r3, #25
 800a32c:	d804      	bhi.n	800a338 <_strtol_l.isra.0+0xb8>
 800a32e:	3c57      	subs	r4, #87	; 0x57
 800a330:	e7dc      	b.n	800a2ec <_strtol_l.isra.0+0x6c>
 800a332:	f04f 37ff 	mov.w	r7, #4294967295
 800a336:	e7e5      	b.n	800a304 <_strtol_l.isra.0+0x84>
 800a338:	1c7b      	adds	r3, r7, #1
 800a33a:	d108      	bne.n	800a34e <_strtol_l.isra.0+0xce>
 800a33c:	2322      	movs	r3, #34	; 0x22
 800a33e:	f8c8 3000 	str.w	r3, [r8]
 800a342:	4608      	mov	r0, r1
 800a344:	f1ba 0f00 	cmp.w	sl, #0
 800a348:	d107      	bne.n	800a35a <_strtol_l.isra.0+0xda>
 800a34a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a34e:	b102      	cbz	r2, 800a352 <_strtol_l.isra.0+0xd2>
 800a350:	4240      	negs	r0, r0
 800a352:	f1ba 0f00 	cmp.w	sl, #0
 800a356:	d0f8      	beq.n	800a34a <_strtol_l.isra.0+0xca>
 800a358:	b10f      	cbz	r7, 800a35e <_strtol_l.isra.0+0xde>
 800a35a:	f105 39ff 	add.w	r9, r5, #4294967295
 800a35e:	f8ca 9000 	str.w	r9, [sl]
 800a362:	e7f2      	b.n	800a34a <_strtol_l.isra.0+0xca>
 800a364:	2430      	movs	r4, #48	; 0x30
 800a366:	2e00      	cmp	r6, #0
 800a368:	d1af      	bne.n	800a2ca <_strtol_l.isra.0+0x4a>
 800a36a:	2608      	movs	r6, #8
 800a36c:	e7ad      	b.n	800a2ca <_strtol_l.isra.0+0x4a>
 800a36e:	2c30      	cmp	r4, #48	; 0x30
 800a370:	d0a3      	beq.n	800a2ba <_strtol_l.isra.0+0x3a>
 800a372:	260a      	movs	r6, #10
 800a374:	e7a9      	b.n	800a2ca <_strtol_l.isra.0+0x4a>
	...

0800a378 <_strtol_r>:
 800a378:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a37a:	4c06      	ldr	r4, [pc, #24]	; (800a394 <_strtol_r+0x1c>)
 800a37c:	4d06      	ldr	r5, [pc, #24]	; (800a398 <_strtol_r+0x20>)
 800a37e:	6824      	ldr	r4, [r4, #0]
 800a380:	6a24      	ldr	r4, [r4, #32]
 800a382:	2c00      	cmp	r4, #0
 800a384:	bf08      	it	eq
 800a386:	462c      	moveq	r4, r5
 800a388:	9400      	str	r4, [sp, #0]
 800a38a:	f7ff ff79 	bl	800a280 <_strtol_l.isra.0>
 800a38e:	b003      	add	sp, #12
 800a390:	bd30      	pop	{r4, r5, pc}
 800a392:	bf00      	nop
 800a394:	20000010 	.word	0x20000010
 800a398:	20000074 	.word	0x20000074

0800a39c <quorem>:
 800a39c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3a0:	6903      	ldr	r3, [r0, #16]
 800a3a2:	690c      	ldr	r4, [r1, #16]
 800a3a4:	42a3      	cmp	r3, r4
 800a3a6:	4680      	mov	r8, r0
 800a3a8:	f2c0 8082 	blt.w	800a4b0 <quorem+0x114>
 800a3ac:	3c01      	subs	r4, #1
 800a3ae:	f101 0714 	add.w	r7, r1, #20
 800a3b2:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800a3b6:	f100 0614 	add.w	r6, r0, #20
 800a3ba:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800a3be:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800a3c2:	eb06 030c 	add.w	r3, r6, ip
 800a3c6:	3501      	adds	r5, #1
 800a3c8:	eb07 090c 	add.w	r9, r7, ip
 800a3cc:	9301      	str	r3, [sp, #4]
 800a3ce:	fbb0 f5f5 	udiv	r5, r0, r5
 800a3d2:	b395      	cbz	r5, 800a43a <quorem+0x9e>
 800a3d4:	f04f 0a00 	mov.w	sl, #0
 800a3d8:	4638      	mov	r0, r7
 800a3da:	46b6      	mov	lr, r6
 800a3dc:	46d3      	mov	fp, sl
 800a3de:	f850 2b04 	ldr.w	r2, [r0], #4
 800a3e2:	b293      	uxth	r3, r2
 800a3e4:	fb05 a303 	mla	r3, r5, r3, sl
 800a3e8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a3ec:	b29b      	uxth	r3, r3
 800a3ee:	ebab 0303 	sub.w	r3, fp, r3
 800a3f2:	0c12      	lsrs	r2, r2, #16
 800a3f4:	f8de b000 	ldr.w	fp, [lr]
 800a3f8:	fb05 a202 	mla	r2, r5, r2, sl
 800a3fc:	fa13 f38b 	uxtah	r3, r3, fp
 800a400:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800a404:	fa1f fb82 	uxth.w	fp, r2
 800a408:	f8de 2000 	ldr.w	r2, [lr]
 800a40c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800a410:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a414:	b29b      	uxth	r3, r3
 800a416:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a41a:	4581      	cmp	r9, r0
 800a41c:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800a420:	f84e 3b04 	str.w	r3, [lr], #4
 800a424:	d2db      	bcs.n	800a3de <quorem+0x42>
 800a426:	f856 300c 	ldr.w	r3, [r6, ip]
 800a42a:	b933      	cbnz	r3, 800a43a <quorem+0x9e>
 800a42c:	9b01      	ldr	r3, [sp, #4]
 800a42e:	3b04      	subs	r3, #4
 800a430:	429e      	cmp	r6, r3
 800a432:	461a      	mov	r2, r3
 800a434:	d330      	bcc.n	800a498 <quorem+0xfc>
 800a436:	f8c8 4010 	str.w	r4, [r8, #16]
 800a43a:	4640      	mov	r0, r8
 800a43c:	f001 fba6 	bl	800bb8c <__mcmp>
 800a440:	2800      	cmp	r0, #0
 800a442:	db25      	blt.n	800a490 <quorem+0xf4>
 800a444:	3501      	adds	r5, #1
 800a446:	4630      	mov	r0, r6
 800a448:	f04f 0c00 	mov.w	ip, #0
 800a44c:	f857 2b04 	ldr.w	r2, [r7], #4
 800a450:	f8d0 e000 	ldr.w	lr, [r0]
 800a454:	b293      	uxth	r3, r2
 800a456:	ebac 0303 	sub.w	r3, ip, r3
 800a45a:	0c12      	lsrs	r2, r2, #16
 800a45c:	fa13 f38e 	uxtah	r3, r3, lr
 800a460:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800a464:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a468:	b29b      	uxth	r3, r3
 800a46a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a46e:	45b9      	cmp	r9, r7
 800a470:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a474:	f840 3b04 	str.w	r3, [r0], #4
 800a478:	d2e8      	bcs.n	800a44c <quorem+0xb0>
 800a47a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800a47e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800a482:	b92a      	cbnz	r2, 800a490 <quorem+0xf4>
 800a484:	3b04      	subs	r3, #4
 800a486:	429e      	cmp	r6, r3
 800a488:	461a      	mov	r2, r3
 800a48a:	d30b      	bcc.n	800a4a4 <quorem+0x108>
 800a48c:	f8c8 4010 	str.w	r4, [r8, #16]
 800a490:	4628      	mov	r0, r5
 800a492:	b003      	add	sp, #12
 800a494:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a498:	6812      	ldr	r2, [r2, #0]
 800a49a:	3b04      	subs	r3, #4
 800a49c:	2a00      	cmp	r2, #0
 800a49e:	d1ca      	bne.n	800a436 <quorem+0x9a>
 800a4a0:	3c01      	subs	r4, #1
 800a4a2:	e7c5      	b.n	800a430 <quorem+0x94>
 800a4a4:	6812      	ldr	r2, [r2, #0]
 800a4a6:	3b04      	subs	r3, #4
 800a4a8:	2a00      	cmp	r2, #0
 800a4aa:	d1ef      	bne.n	800a48c <quorem+0xf0>
 800a4ac:	3c01      	subs	r4, #1
 800a4ae:	e7ea      	b.n	800a486 <quorem+0xea>
 800a4b0:	2000      	movs	r0, #0
 800a4b2:	e7ee      	b.n	800a492 <quorem+0xf6>
 800a4b4:	0000      	movs	r0, r0
	...

0800a4b8 <_dtoa_r>:
 800a4b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4bc:	ec57 6b10 	vmov	r6, r7, d0
 800a4c0:	b097      	sub	sp, #92	; 0x5c
 800a4c2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a4c4:	9106      	str	r1, [sp, #24]
 800a4c6:	4604      	mov	r4, r0
 800a4c8:	920b      	str	r2, [sp, #44]	; 0x2c
 800a4ca:	9312      	str	r3, [sp, #72]	; 0x48
 800a4cc:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a4d0:	e9cd 6700 	strd	r6, r7, [sp]
 800a4d4:	b93d      	cbnz	r5, 800a4e6 <_dtoa_r+0x2e>
 800a4d6:	2010      	movs	r0, #16
 800a4d8:	f001 f8e0 	bl	800b69c <malloc>
 800a4dc:	6260      	str	r0, [r4, #36]	; 0x24
 800a4de:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a4e2:	6005      	str	r5, [r0, #0]
 800a4e4:	60c5      	str	r5, [r0, #12]
 800a4e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a4e8:	6819      	ldr	r1, [r3, #0]
 800a4ea:	b151      	cbz	r1, 800a502 <_dtoa_r+0x4a>
 800a4ec:	685a      	ldr	r2, [r3, #4]
 800a4ee:	604a      	str	r2, [r1, #4]
 800a4f0:	2301      	movs	r3, #1
 800a4f2:	4093      	lsls	r3, r2
 800a4f4:	608b      	str	r3, [r1, #8]
 800a4f6:	4620      	mov	r0, r4
 800a4f8:	f001 f929 	bl	800b74e <_Bfree>
 800a4fc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a4fe:	2200      	movs	r2, #0
 800a500:	601a      	str	r2, [r3, #0]
 800a502:	1e3b      	subs	r3, r7, #0
 800a504:	bfbb      	ittet	lt
 800a506:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800a50a:	9301      	strlt	r3, [sp, #4]
 800a50c:	2300      	movge	r3, #0
 800a50e:	2201      	movlt	r2, #1
 800a510:	bfac      	ite	ge
 800a512:	f8c8 3000 	strge.w	r3, [r8]
 800a516:	f8c8 2000 	strlt.w	r2, [r8]
 800a51a:	4baf      	ldr	r3, [pc, #700]	; (800a7d8 <_dtoa_r+0x320>)
 800a51c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800a520:	ea33 0308 	bics.w	r3, r3, r8
 800a524:	d114      	bne.n	800a550 <_dtoa_r+0x98>
 800a526:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a528:	f242 730f 	movw	r3, #9999	; 0x270f
 800a52c:	6013      	str	r3, [r2, #0]
 800a52e:	9b00      	ldr	r3, [sp, #0]
 800a530:	b923      	cbnz	r3, 800a53c <_dtoa_r+0x84>
 800a532:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800a536:	2800      	cmp	r0, #0
 800a538:	f000 8542 	beq.w	800afc0 <_dtoa_r+0xb08>
 800a53c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a53e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800a7ec <_dtoa_r+0x334>
 800a542:	2b00      	cmp	r3, #0
 800a544:	f000 8544 	beq.w	800afd0 <_dtoa_r+0xb18>
 800a548:	f10b 0303 	add.w	r3, fp, #3
 800a54c:	f000 bd3e 	b.w	800afcc <_dtoa_r+0xb14>
 800a550:	e9dd 6700 	ldrd	r6, r7, [sp]
 800a554:	2200      	movs	r2, #0
 800a556:	2300      	movs	r3, #0
 800a558:	4630      	mov	r0, r6
 800a55a:	4639      	mov	r1, r7
 800a55c:	f7f6 fad4 	bl	8000b08 <__aeabi_dcmpeq>
 800a560:	4681      	mov	r9, r0
 800a562:	b168      	cbz	r0, 800a580 <_dtoa_r+0xc8>
 800a564:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a566:	2301      	movs	r3, #1
 800a568:	6013      	str	r3, [r2, #0]
 800a56a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a56c:	2b00      	cmp	r3, #0
 800a56e:	f000 8524 	beq.w	800afba <_dtoa_r+0xb02>
 800a572:	4b9a      	ldr	r3, [pc, #616]	; (800a7dc <_dtoa_r+0x324>)
 800a574:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a576:	f103 3bff 	add.w	fp, r3, #4294967295
 800a57a:	6013      	str	r3, [r2, #0]
 800a57c:	f000 bd28 	b.w	800afd0 <_dtoa_r+0xb18>
 800a580:	aa14      	add	r2, sp, #80	; 0x50
 800a582:	a915      	add	r1, sp, #84	; 0x54
 800a584:	ec47 6b10 	vmov	d0, r6, r7
 800a588:	4620      	mov	r0, r4
 800a58a:	f001 fbed 	bl	800bd68 <__d2b>
 800a58e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800a592:	9004      	str	r0, [sp, #16]
 800a594:	2d00      	cmp	r5, #0
 800a596:	d07c      	beq.n	800a692 <_dtoa_r+0x1da>
 800a598:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a59c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800a5a0:	46b2      	mov	sl, r6
 800a5a2:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800a5a6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a5aa:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800a5ae:	2200      	movs	r2, #0
 800a5b0:	4b8b      	ldr	r3, [pc, #556]	; (800a7e0 <_dtoa_r+0x328>)
 800a5b2:	4650      	mov	r0, sl
 800a5b4:	4659      	mov	r1, fp
 800a5b6:	f7f5 fe87 	bl	80002c8 <__aeabi_dsub>
 800a5ba:	a381      	add	r3, pc, #516	; (adr r3, 800a7c0 <_dtoa_r+0x308>)
 800a5bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5c0:	f7f6 f83a 	bl	8000638 <__aeabi_dmul>
 800a5c4:	a380      	add	r3, pc, #512	; (adr r3, 800a7c8 <_dtoa_r+0x310>)
 800a5c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5ca:	f7f5 fe7f 	bl	80002cc <__adddf3>
 800a5ce:	4606      	mov	r6, r0
 800a5d0:	4628      	mov	r0, r5
 800a5d2:	460f      	mov	r7, r1
 800a5d4:	f7f5 ffc6 	bl	8000564 <__aeabi_i2d>
 800a5d8:	a37d      	add	r3, pc, #500	; (adr r3, 800a7d0 <_dtoa_r+0x318>)
 800a5da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5de:	f7f6 f82b 	bl	8000638 <__aeabi_dmul>
 800a5e2:	4602      	mov	r2, r0
 800a5e4:	460b      	mov	r3, r1
 800a5e6:	4630      	mov	r0, r6
 800a5e8:	4639      	mov	r1, r7
 800a5ea:	f7f5 fe6f 	bl	80002cc <__adddf3>
 800a5ee:	4606      	mov	r6, r0
 800a5f0:	460f      	mov	r7, r1
 800a5f2:	f7f6 fad1 	bl	8000b98 <__aeabi_d2iz>
 800a5f6:	2200      	movs	r2, #0
 800a5f8:	4682      	mov	sl, r0
 800a5fa:	2300      	movs	r3, #0
 800a5fc:	4630      	mov	r0, r6
 800a5fe:	4639      	mov	r1, r7
 800a600:	f7f6 fa8c 	bl	8000b1c <__aeabi_dcmplt>
 800a604:	b148      	cbz	r0, 800a61a <_dtoa_r+0x162>
 800a606:	4650      	mov	r0, sl
 800a608:	f7f5 ffac 	bl	8000564 <__aeabi_i2d>
 800a60c:	4632      	mov	r2, r6
 800a60e:	463b      	mov	r3, r7
 800a610:	f7f6 fa7a 	bl	8000b08 <__aeabi_dcmpeq>
 800a614:	b908      	cbnz	r0, 800a61a <_dtoa_r+0x162>
 800a616:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a61a:	f1ba 0f16 	cmp.w	sl, #22
 800a61e:	d859      	bhi.n	800a6d4 <_dtoa_r+0x21c>
 800a620:	4970      	ldr	r1, [pc, #448]	; (800a7e4 <_dtoa_r+0x32c>)
 800a622:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800a626:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a62a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a62e:	f7f6 fa93 	bl	8000b58 <__aeabi_dcmpgt>
 800a632:	2800      	cmp	r0, #0
 800a634:	d050      	beq.n	800a6d8 <_dtoa_r+0x220>
 800a636:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a63a:	2300      	movs	r3, #0
 800a63c:	930f      	str	r3, [sp, #60]	; 0x3c
 800a63e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a640:	1b5d      	subs	r5, r3, r5
 800a642:	f1b5 0801 	subs.w	r8, r5, #1
 800a646:	bf49      	itett	mi
 800a648:	f1c5 0301 	rsbmi	r3, r5, #1
 800a64c:	2300      	movpl	r3, #0
 800a64e:	9305      	strmi	r3, [sp, #20]
 800a650:	f04f 0800 	movmi.w	r8, #0
 800a654:	bf58      	it	pl
 800a656:	9305      	strpl	r3, [sp, #20]
 800a658:	f1ba 0f00 	cmp.w	sl, #0
 800a65c:	db3e      	blt.n	800a6dc <_dtoa_r+0x224>
 800a65e:	2300      	movs	r3, #0
 800a660:	44d0      	add	r8, sl
 800a662:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800a666:	9307      	str	r3, [sp, #28]
 800a668:	9b06      	ldr	r3, [sp, #24]
 800a66a:	2b09      	cmp	r3, #9
 800a66c:	f200 8090 	bhi.w	800a790 <_dtoa_r+0x2d8>
 800a670:	2b05      	cmp	r3, #5
 800a672:	bfc4      	itt	gt
 800a674:	3b04      	subgt	r3, #4
 800a676:	9306      	strgt	r3, [sp, #24]
 800a678:	9b06      	ldr	r3, [sp, #24]
 800a67a:	f1a3 0302 	sub.w	r3, r3, #2
 800a67e:	bfcc      	ite	gt
 800a680:	2500      	movgt	r5, #0
 800a682:	2501      	movle	r5, #1
 800a684:	2b03      	cmp	r3, #3
 800a686:	f200 808f 	bhi.w	800a7a8 <_dtoa_r+0x2f0>
 800a68a:	e8df f003 	tbb	[pc, r3]
 800a68e:	7f7d      	.short	0x7f7d
 800a690:	7131      	.short	0x7131
 800a692:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800a696:	441d      	add	r5, r3
 800a698:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800a69c:	2820      	cmp	r0, #32
 800a69e:	dd13      	ble.n	800a6c8 <_dtoa_r+0x210>
 800a6a0:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800a6a4:	9b00      	ldr	r3, [sp, #0]
 800a6a6:	fa08 f800 	lsl.w	r8, r8, r0
 800a6aa:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800a6ae:	fa23 f000 	lsr.w	r0, r3, r0
 800a6b2:	ea48 0000 	orr.w	r0, r8, r0
 800a6b6:	f7f5 ff45 	bl	8000544 <__aeabi_ui2d>
 800a6ba:	2301      	movs	r3, #1
 800a6bc:	4682      	mov	sl, r0
 800a6be:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800a6c2:	3d01      	subs	r5, #1
 800a6c4:	9313      	str	r3, [sp, #76]	; 0x4c
 800a6c6:	e772      	b.n	800a5ae <_dtoa_r+0xf6>
 800a6c8:	9b00      	ldr	r3, [sp, #0]
 800a6ca:	f1c0 0020 	rsb	r0, r0, #32
 800a6ce:	fa03 f000 	lsl.w	r0, r3, r0
 800a6d2:	e7f0      	b.n	800a6b6 <_dtoa_r+0x1fe>
 800a6d4:	2301      	movs	r3, #1
 800a6d6:	e7b1      	b.n	800a63c <_dtoa_r+0x184>
 800a6d8:	900f      	str	r0, [sp, #60]	; 0x3c
 800a6da:	e7b0      	b.n	800a63e <_dtoa_r+0x186>
 800a6dc:	9b05      	ldr	r3, [sp, #20]
 800a6de:	eba3 030a 	sub.w	r3, r3, sl
 800a6e2:	9305      	str	r3, [sp, #20]
 800a6e4:	f1ca 0300 	rsb	r3, sl, #0
 800a6e8:	9307      	str	r3, [sp, #28]
 800a6ea:	2300      	movs	r3, #0
 800a6ec:	930e      	str	r3, [sp, #56]	; 0x38
 800a6ee:	e7bb      	b.n	800a668 <_dtoa_r+0x1b0>
 800a6f0:	2301      	movs	r3, #1
 800a6f2:	930a      	str	r3, [sp, #40]	; 0x28
 800a6f4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a6f6:	2b00      	cmp	r3, #0
 800a6f8:	dd59      	ble.n	800a7ae <_dtoa_r+0x2f6>
 800a6fa:	9302      	str	r3, [sp, #8]
 800a6fc:	4699      	mov	r9, r3
 800a6fe:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a700:	2200      	movs	r2, #0
 800a702:	6072      	str	r2, [r6, #4]
 800a704:	2204      	movs	r2, #4
 800a706:	f102 0014 	add.w	r0, r2, #20
 800a70a:	4298      	cmp	r0, r3
 800a70c:	6871      	ldr	r1, [r6, #4]
 800a70e:	d953      	bls.n	800a7b8 <_dtoa_r+0x300>
 800a710:	4620      	mov	r0, r4
 800a712:	f000 ffe8 	bl	800b6e6 <_Balloc>
 800a716:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a718:	6030      	str	r0, [r6, #0]
 800a71a:	f1b9 0f0e 	cmp.w	r9, #14
 800a71e:	f8d3 b000 	ldr.w	fp, [r3]
 800a722:	f200 80e6 	bhi.w	800a8f2 <_dtoa_r+0x43a>
 800a726:	2d00      	cmp	r5, #0
 800a728:	f000 80e3 	beq.w	800a8f2 <_dtoa_r+0x43a>
 800a72c:	ed9d 7b00 	vldr	d7, [sp]
 800a730:	f1ba 0f00 	cmp.w	sl, #0
 800a734:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800a738:	dd74      	ble.n	800a824 <_dtoa_r+0x36c>
 800a73a:	4a2a      	ldr	r2, [pc, #168]	; (800a7e4 <_dtoa_r+0x32c>)
 800a73c:	f00a 030f 	and.w	r3, sl, #15
 800a740:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a744:	ed93 7b00 	vldr	d7, [r3]
 800a748:	ea4f 162a 	mov.w	r6, sl, asr #4
 800a74c:	06f0      	lsls	r0, r6, #27
 800a74e:	ed8d 7b08 	vstr	d7, [sp, #32]
 800a752:	d565      	bpl.n	800a820 <_dtoa_r+0x368>
 800a754:	4b24      	ldr	r3, [pc, #144]	; (800a7e8 <_dtoa_r+0x330>)
 800a756:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a75a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a75e:	f7f6 f895 	bl	800088c <__aeabi_ddiv>
 800a762:	e9cd 0100 	strd	r0, r1, [sp]
 800a766:	f006 060f 	and.w	r6, r6, #15
 800a76a:	2503      	movs	r5, #3
 800a76c:	4f1e      	ldr	r7, [pc, #120]	; (800a7e8 <_dtoa_r+0x330>)
 800a76e:	e04c      	b.n	800a80a <_dtoa_r+0x352>
 800a770:	2301      	movs	r3, #1
 800a772:	930a      	str	r3, [sp, #40]	; 0x28
 800a774:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a776:	4453      	add	r3, sl
 800a778:	f103 0901 	add.w	r9, r3, #1
 800a77c:	9302      	str	r3, [sp, #8]
 800a77e:	464b      	mov	r3, r9
 800a780:	2b01      	cmp	r3, #1
 800a782:	bfb8      	it	lt
 800a784:	2301      	movlt	r3, #1
 800a786:	e7ba      	b.n	800a6fe <_dtoa_r+0x246>
 800a788:	2300      	movs	r3, #0
 800a78a:	e7b2      	b.n	800a6f2 <_dtoa_r+0x23a>
 800a78c:	2300      	movs	r3, #0
 800a78e:	e7f0      	b.n	800a772 <_dtoa_r+0x2ba>
 800a790:	2501      	movs	r5, #1
 800a792:	2300      	movs	r3, #0
 800a794:	9306      	str	r3, [sp, #24]
 800a796:	950a      	str	r5, [sp, #40]	; 0x28
 800a798:	f04f 33ff 	mov.w	r3, #4294967295
 800a79c:	9302      	str	r3, [sp, #8]
 800a79e:	4699      	mov	r9, r3
 800a7a0:	2200      	movs	r2, #0
 800a7a2:	2312      	movs	r3, #18
 800a7a4:	920b      	str	r2, [sp, #44]	; 0x2c
 800a7a6:	e7aa      	b.n	800a6fe <_dtoa_r+0x246>
 800a7a8:	2301      	movs	r3, #1
 800a7aa:	930a      	str	r3, [sp, #40]	; 0x28
 800a7ac:	e7f4      	b.n	800a798 <_dtoa_r+0x2e0>
 800a7ae:	2301      	movs	r3, #1
 800a7b0:	9302      	str	r3, [sp, #8]
 800a7b2:	4699      	mov	r9, r3
 800a7b4:	461a      	mov	r2, r3
 800a7b6:	e7f5      	b.n	800a7a4 <_dtoa_r+0x2ec>
 800a7b8:	3101      	adds	r1, #1
 800a7ba:	6071      	str	r1, [r6, #4]
 800a7bc:	0052      	lsls	r2, r2, #1
 800a7be:	e7a2      	b.n	800a706 <_dtoa_r+0x24e>
 800a7c0:	636f4361 	.word	0x636f4361
 800a7c4:	3fd287a7 	.word	0x3fd287a7
 800a7c8:	8b60c8b3 	.word	0x8b60c8b3
 800a7cc:	3fc68a28 	.word	0x3fc68a28
 800a7d0:	509f79fb 	.word	0x509f79fb
 800a7d4:	3fd34413 	.word	0x3fd34413
 800a7d8:	7ff00000 	.word	0x7ff00000
 800a7dc:	0800cc35 	.word	0x0800cc35
 800a7e0:	3ff80000 	.word	0x3ff80000
 800a7e4:	0800ccf0 	.word	0x0800ccf0
 800a7e8:	0800ccc8 	.word	0x0800ccc8
 800a7ec:	0800ccb9 	.word	0x0800ccb9
 800a7f0:	07f1      	lsls	r1, r6, #31
 800a7f2:	d508      	bpl.n	800a806 <_dtoa_r+0x34e>
 800a7f4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a7f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a7fc:	f7f5 ff1c 	bl	8000638 <__aeabi_dmul>
 800a800:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800a804:	3501      	adds	r5, #1
 800a806:	1076      	asrs	r6, r6, #1
 800a808:	3708      	adds	r7, #8
 800a80a:	2e00      	cmp	r6, #0
 800a80c:	d1f0      	bne.n	800a7f0 <_dtoa_r+0x338>
 800a80e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800a812:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a816:	f7f6 f839 	bl	800088c <__aeabi_ddiv>
 800a81a:	e9cd 0100 	strd	r0, r1, [sp]
 800a81e:	e01a      	b.n	800a856 <_dtoa_r+0x39e>
 800a820:	2502      	movs	r5, #2
 800a822:	e7a3      	b.n	800a76c <_dtoa_r+0x2b4>
 800a824:	f000 80a0 	beq.w	800a968 <_dtoa_r+0x4b0>
 800a828:	f1ca 0600 	rsb	r6, sl, #0
 800a82c:	4b9f      	ldr	r3, [pc, #636]	; (800aaac <_dtoa_r+0x5f4>)
 800a82e:	4fa0      	ldr	r7, [pc, #640]	; (800aab0 <_dtoa_r+0x5f8>)
 800a830:	f006 020f 	and.w	r2, r6, #15
 800a834:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a838:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a83c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a840:	f7f5 fefa 	bl	8000638 <__aeabi_dmul>
 800a844:	e9cd 0100 	strd	r0, r1, [sp]
 800a848:	1136      	asrs	r6, r6, #4
 800a84a:	2300      	movs	r3, #0
 800a84c:	2502      	movs	r5, #2
 800a84e:	2e00      	cmp	r6, #0
 800a850:	d17f      	bne.n	800a952 <_dtoa_r+0x49a>
 800a852:	2b00      	cmp	r3, #0
 800a854:	d1e1      	bne.n	800a81a <_dtoa_r+0x362>
 800a856:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a858:	2b00      	cmp	r3, #0
 800a85a:	f000 8087 	beq.w	800a96c <_dtoa_r+0x4b4>
 800a85e:	e9dd 6700 	ldrd	r6, r7, [sp]
 800a862:	2200      	movs	r2, #0
 800a864:	4b93      	ldr	r3, [pc, #588]	; (800aab4 <_dtoa_r+0x5fc>)
 800a866:	4630      	mov	r0, r6
 800a868:	4639      	mov	r1, r7
 800a86a:	f7f6 f957 	bl	8000b1c <__aeabi_dcmplt>
 800a86e:	2800      	cmp	r0, #0
 800a870:	d07c      	beq.n	800a96c <_dtoa_r+0x4b4>
 800a872:	f1b9 0f00 	cmp.w	r9, #0
 800a876:	d079      	beq.n	800a96c <_dtoa_r+0x4b4>
 800a878:	9b02      	ldr	r3, [sp, #8]
 800a87a:	2b00      	cmp	r3, #0
 800a87c:	dd35      	ble.n	800a8ea <_dtoa_r+0x432>
 800a87e:	f10a 33ff 	add.w	r3, sl, #4294967295
 800a882:	9308      	str	r3, [sp, #32]
 800a884:	4639      	mov	r1, r7
 800a886:	2200      	movs	r2, #0
 800a888:	4b8b      	ldr	r3, [pc, #556]	; (800aab8 <_dtoa_r+0x600>)
 800a88a:	4630      	mov	r0, r6
 800a88c:	f7f5 fed4 	bl	8000638 <__aeabi_dmul>
 800a890:	e9cd 0100 	strd	r0, r1, [sp]
 800a894:	9f02      	ldr	r7, [sp, #8]
 800a896:	3501      	adds	r5, #1
 800a898:	4628      	mov	r0, r5
 800a89a:	f7f5 fe63 	bl	8000564 <__aeabi_i2d>
 800a89e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a8a2:	f7f5 fec9 	bl	8000638 <__aeabi_dmul>
 800a8a6:	2200      	movs	r2, #0
 800a8a8:	4b84      	ldr	r3, [pc, #528]	; (800aabc <_dtoa_r+0x604>)
 800a8aa:	f7f5 fd0f 	bl	80002cc <__adddf3>
 800a8ae:	4605      	mov	r5, r0
 800a8b0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800a8b4:	2f00      	cmp	r7, #0
 800a8b6:	d15d      	bne.n	800a974 <_dtoa_r+0x4bc>
 800a8b8:	2200      	movs	r2, #0
 800a8ba:	4b81      	ldr	r3, [pc, #516]	; (800aac0 <_dtoa_r+0x608>)
 800a8bc:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a8c0:	f7f5 fd02 	bl	80002c8 <__aeabi_dsub>
 800a8c4:	462a      	mov	r2, r5
 800a8c6:	4633      	mov	r3, r6
 800a8c8:	e9cd 0100 	strd	r0, r1, [sp]
 800a8cc:	f7f6 f944 	bl	8000b58 <__aeabi_dcmpgt>
 800a8d0:	2800      	cmp	r0, #0
 800a8d2:	f040 8288 	bne.w	800ade6 <_dtoa_r+0x92e>
 800a8d6:	462a      	mov	r2, r5
 800a8d8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800a8dc:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a8e0:	f7f6 f91c 	bl	8000b1c <__aeabi_dcmplt>
 800a8e4:	2800      	cmp	r0, #0
 800a8e6:	f040 827c 	bne.w	800ade2 <_dtoa_r+0x92a>
 800a8ea:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800a8ee:	e9cd 2300 	strd	r2, r3, [sp]
 800a8f2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	f2c0 8150 	blt.w	800ab9a <_dtoa_r+0x6e2>
 800a8fa:	f1ba 0f0e 	cmp.w	sl, #14
 800a8fe:	f300 814c 	bgt.w	800ab9a <_dtoa_r+0x6e2>
 800a902:	4b6a      	ldr	r3, [pc, #424]	; (800aaac <_dtoa_r+0x5f4>)
 800a904:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800a908:	ed93 7b00 	vldr	d7, [r3]
 800a90c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a90e:	2b00      	cmp	r3, #0
 800a910:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a914:	f280 80d8 	bge.w	800aac8 <_dtoa_r+0x610>
 800a918:	f1b9 0f00 	cmp.w	r9, #0
 800a91c:	f300 80d4 	bgt.w	800aac8 <_dtoa_r+0x610>
 800a920:	f040 825e 	bne.w	800ade0 <_dtoa_r+0x928>
 800a924:	2200      	movs	r2, #0
 800a926:	4b66      	ldr	r3, [pc, #408]	; (800aac0 <_dtoa_r+0x608>)
 800a928:	ec51 0b17 	vmov	r0, r1, d7
 800a92c:	f7f5 fe84 	bl	8000638 <__aeabi_dmul>
 800a930:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a934:	f7f6 f906 	bl	8000b44 <__aeabi_dcmpge>
 800a938:	464f      	mov	r7, r9
 800a93a:	464e      	mov	r6, r9
 800a93c:	2800      	cmp	r0, #0
 800a93e:	f040 8234 	bne.w	800adaa <_dtoa_r+0x8f2>
 800a942:	2331      	movs	r3, #49	; 0x31
 800a944:	f10b 0501 	add.w	r5, fp, #1
 800a948:	f88b 3000 	strb.w	r3, [fp]
 800a94c:	f10a 0a01 	add.w	sl, sl, #1
 800a950:	e22f      	b.n	800adb2 <_dtoa_r+0x8fa>
 800a952:	07f2      	lsls	r2, r6, #31
 800a954:	d505      	bpl.n	800a962 <_dtoa_r+0x4aa>
 800a956:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a95a:	f7f5 fe6d 	bl	8000638 <__aeabi_dmul>
 800a95e:	3501      	adds	r5, #1
 800a960:	2301      	movs	r3, #1
 800a962:	1076      	asrs	r6, r6, #1
 800a964:	3708      	adds	r7, #8
 800a966:	e772      	b.n	800a84e <_dtoa_r+0x396>
 800a968:	2502      	movs	r5, #2
 800a96a:	e774      	b.n	800a856 <_dtoa_r+0x39e>
 800a96c:	f8cd a020 	str.w	sl, [sp, #32]
 800a970:	464f      	mov	r7, r9
 800a972:	e791      	b.n	800a898 <_dtoa_r+0x3e0>
 800a974:	4b4d      	ldr	r3, [pc, #308]	; (800aaac <_dtoa_r+0x5f4>)
 800a976:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a97a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800a97e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a980:	2b00      	cmp	r3, #0
 800a982:	d047      	beq.n	800aa14 <_dtoa_r+0x55c>
 800a984:	4602      	mov	r2, r0
 800a986:	460b      	mov	r3, r1
 800a988:	2000      	movs	r0, #0
 800a98a:	494e      	ldr	r1, [pc, #312]	; (800aac4 <_dtoa_r+0x60c>)
 800a98c:	f7f5 ff7e 	bl	800088c <__aeabi_ddiv>
 800a990:	462a      	mov	r2, r5
 800a992:	4633      	mov	r3, r6
 800a994:	f7f5 fc98 	bl	80002c8 <__aeabi_dsub>
 800a998:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800a99c:	465d      	mov	r5, fp
 800a99e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a9a2:	f7f6 f8f9 	bl	8000b98 <__aeabi_d2iz>
 800a9a6:	4606      	mov	r6, r0
 800a9a8:	f7f5 fddc 	bl	8000564 <__aeabi_i2d>
 800a9ac:	4602      	mov	r2, r0
 800a9ae:	460b      	mov	r3, r1
 800a9b0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a9b4:	f7f5 fc88 	bl	80002c8 <__aeabi_dsub>
 800a9b8:	3630      	adds	r6, #48	; 0x30
 800a9ba:	f805 6b01 	strb.w	r6, [r5], #1
 800a9be:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800a9c2:	e9cd 0100 	strd	r0, r1, [sp]
 800a9c6:	f7f6 f8a9 	bl	8000b1c <__aeabi_dcmplt>
 800a9ca:	2800      	cmp	r0, #0
 800a9cc:	d163      	bne.n	800aa96 <_dtoa_r+0x5de>
 800a9ce:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a9d2:	2000      	movs	r0, #0
 800a9d4:	4937      	ldr	r1, [pc, #220]	; (800aab4 <_dtoa_r+0x5fc>)
 800a9d6:	f7f5 fc77 	bl	80002c8 <__aeabi_dsub>
 800a9da:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800a9de:	f7f6 f89d 	bl	8000b1c <__aeabi_dcmplt>
 800a9e2:	2800      	cmp	r0, #0
 800a9e4:	f040 80b7 	bne.w	800ab56 <_dtoa_r+0x69e>
 800a9e8:	eba5 030b 	sub.w	r3, r5, fp
 800a9ec:	429f      	cmp	r7, r3
 800a9ee:	f77f af7c 	ble.w	800a8ea <_dtoa_r+0x432>
 800a9f2:	2200      	movs	r2, #0
 800a9f4:	4b30      	ldr	r3, [pc, #192]	; (800aab8 <_dtoa_r+0x600>)
 800a9f6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a9fa:	f7f5 fe1d 	bl	8000638 <__aeabi_dmul>
 800a9fe:	2200      	movs	r2, #0
 800aa00:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800aa04:	4b2c      	ldr	r3, [pc, #176]	; (800aab8 <_dtoa_r+0x600>)
 800aa06:	e9dd 0100 	ldrd	r0, r1, [sp]
 800aa0a:	f7f5 fe15 	bl	8000638 <__aeabi_dmul>
 800aa0e:	e9cd 0100 	strd	r0, r1, [sp]
 800aa12:	e7c4      	b.n	800a99e <_dtoa_r+0x4e6>
 800aa14:	462a      	mov	r2, r5
 800aa16:	4633      	mov	r3, r6
 800aa18:	f7f5 fe0e 	bl	8000638 <__aeabi_dmul>
 800aa1c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800aa20:	eb0b 0507 	add.w	r5, fp, r7
 800aa24:	465e      	mov	r6, fp
 800aa26:	e9dd 0100 	ldrd	r0, r1, [sp]
 800aa2a:	f7f6 f8b5 	bl	8000b98 <__aeabi_d2iz>
 800aa2e:	4607      	mov	r7, r0
 800aa30:	f7f5 fd98 	bl	8000564 <__aeabi_i2d>
 800aa34:	3730      	adds	r7, #48	; 0x30
 800aa36:	4602      	mov	r2, r0
 800aa38:	460b      	mov	r3, r1
 800aa3a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800aa3e:	f7f5 fc43 	bl	80002c8 <__aeabi_dsub>
 800aa42:	f806 7b01 	strb.w	r7, [r6], #1
 800aa46:	42ae      	cmp	r6, r5
 800aa48:	e9cd 0100 	strd	r0, r1, [sp]
 800aa4c:	f04f 0200 	mov.w	r2, #0
 800aa50:	d126      	bne.n	800aaa0 <_dtoa_r+0x5e8>
 800aa52:	4b1c      	ldr	r3, [pc, #112]	; (800aac4 <_dtoa_r+0x60c>)
 800aa54:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800aa58:	f7f5 fc38 	bl	80002cc <__adddf3>
 800aa5c:	4602      	mov	r2, r0
 800aa5e:	460b      	mov	r3, r1
 800aa60:	e9dd 0100 	ldrd	r0, r1, [sp]
 800aa64:	f7f6 f878 	bl	8000b58 <__aeabi_dcmpgt>
 800aa68:	2800      	cmp	r0, #0
 800aa6a:	d174      	bne.n	800ab56 <_dtoa_r+0x69e>
 800aa6c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800aa70:	2000      	movs	r0, #0
 800aa72:	4914      	ldr	r1, [pc, #80]	; (800aac4 <_dtoa_r+0x60c>)
 800aa74:	f7f5 fc28 	bl	80002c8 <__aeabi_dsub>
 800aa78:	4602      	mov	r2, r0
 800aa7a:	460b      	mov	r3, r1
 800aa7c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800aa80:	f7f6 f84c 	bl	8000b1c <__aeabi_dcmplt>
 800aa84:	2800      	cmp	r0, #0
 800aa86:	f43f af30 	beq.w	800a8ea <_dtoa_r+0x432>
 800aa8a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800aa8e:	2b30      	cmp	r3, #48	; 0x30
 800aa90:	f105 32ff 	add.w	r2, r5, #4294967295
 800aa94:	d002      	beq.n	800aa9c <_dtoa_r+0x5e4>
 800aa96:	f8dd a020 	ldr.w	sl, [sp, #32]
 800aa9a:	e04a      	b.n	800ab32 <_dtoa_r+0x67a>
 800aa9c:	4615      	mov	r5, r2
 800aa9e:	e7f4      	b.n	800aa8a <_dtoa_r+0x5d2>
 800aaa0:	4b05      	ldr	r3, [pc, #20]	; (800aab8 <_dtoa_r+0x600>)
 800aaa2:	f7f5 fdc9 	bl	8000638 <__aeabi_dmul>
 800aaa6:	e9cd 0100 	strd	r0, r1, [sp]
 800aaaa:	e7bc      	b.n	800aa26 <_dtoa_r+0x56e>
 800aaac:	0800ccf0 	.word	0x0800ccf0
 800aab0:	0800ccc8 	.word	0x0800ccc8
 800aab4:	3ff00000 	.word	0x3ff00000
 800aab8:	40240000 	.word	0x40240000
 800aabc:	401c0000 	.word	0x401c0000
 800aac0:	40140000 	.word	0x40140000
 800aac4:	3fe00000 	.word	0x3fe00000
 800aac8:	e9dd 6700 	ldrd	r6, r7, [sp]
 800aacc:	465d      	mov	r5, fp
 800aace:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800aad2:	4630      	mov	r0, r6
 800aad4:	4639      	mov	r1, r7
 800aad6:	f7f5 fed9 	bl	800088c <__aeabi_ddiv>
 800aada:	f7f6 f85d 	bl	8000b98 <__aeabi_d2iz>
 800aade:	4680      	mov	r8, r0
 800aae0:	f7f5 fd40 	bl	8000564 <__aeabi_i2d>
 800aae4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800aae8:	f7f5 fda6 	bl	8000638 <__aeabi_dmul>
 800aaec:	4602      	mov	r2, r0
 800aaee:	460b      	mov	r3, r1
 800aaf0:	4630      	mov	r0, r6
 800aaf2:	4639      	mov	r1, r7
 800aaf4:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800aaf8:	f7f5 fbe6 	bl	80002c8 <__aeabi_dsub>
 800aafc:	f805 6b01 	strb.w	r6, [r5], #1
 800ab00:	eba5 060b 	sub.w	r6, r5, fp
 800ab04:	45b1      	cmp	r9, r6
 800ab06:	4602      	mov	r2, r0
 800ab08:	460b      	mov	r3, r1
 800ab0a:	d139      	bne.n	800ab80 <_dtoa_r+0x6c8>
 800ab0c:	f7f5 fbde 	bl	80002cc <__adddf3>
 800ab10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ab14:	4606      	mov	r6, r0
 800ab16:	460f      	mov	r7, r1
 800ab18:	f7f6 f81e 	bl	8000b58 <__aeabi_dcmpgt>
 800ab1c:	b9c8      	cbnz	r0, 800ab52 <_dtoa_r+0x69a>
 800ab1e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ab22:	4630      	mov	r0, r6
 800ab24:	4639      	mov	r1, r7
 800ab26:	f7f5 ffef 	bl	8000b08 <__aeabi_dcmpeq>
 800ab2a:	b110      	cbz	r0, 800ab32 <_dtoa_r+0x67a>
 800ab2c:	f018 0f01 	tst.w	r8, #1
 800ab30:	d10f      	bne.n	800ab52 <_dtoa_r+0x69a>
 800ab32:	9904      	ldr	r1, [sp, #16]
 800ab34:	4620      	mov	r0, r4
 800ab36:	f000 fe0a 	bl	800b74e <_Bfree>
 800ab3a:	2300      	movs	r3, #0
 800ab3c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ab3e:	702b      	strb	r3, [r5, #0]
 800ab40:	f10a 0301 	add.w	r3, sl, #1
 800ab44:	6013      	str	r3, [r2, #0]
 800ab46:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ab48:	2b00      	cmp	r3, #0
 800ab4a:	f000 8241 	beq.w	800afd0 <_dtoa_r+0xb18>
 800ab4e:	601d      	str	r5, [r3, #0]
 800ab50:	e23e      	b.n	800afd0 <_dtoa_r+0xb18>
 800ab52:	f8cd a020 	str.w	sl, [sp, #32]
 800ab56:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800ab5a:	2a39      	cmp	r2, #57	; 0x39
 800ab5c:	f105 33ff 	add.w	r3, r5, #4294967295
 800ab60:	d108      	bne.n	800ab74 <_dtoa_r+0x6bc>
 800ab62:	459b      	cmp	fp, r3
 800ab64:	d10a      	bne.n	800ab7c <_dtoa_r+0x6c4>
 800ab66:	9b08      	ldr	r3, [sp, #32]
 800ab68:	3301      	adds	r3, #1
 800ab6a:	9308      	str	r3, [sp, #32]
 800ab6c:	2330      	movs	r3, #48	; 0x30
 800ab6e:	f88b 3000 	strb.w	r3, [fp]
 800ab72:	465b      	mov	r3, fp
 800ab74:	781a      	ldrb	r2, [r3, #0]
 800ab76:	3201      	adds	r2, #1
 800ab78:	701a      	strb	r2, [r3, #0]
 800ab7a:	e78c      	b.n	800aa96 <_dtoa_r+0x5de>
 800ab7c:	461d      	mov	r5, r3
 800ab7e:	e7ea      	b.n	800ab56 <_dtoa_r+0x69e>
 800ab80:	2200      	movs	r2, #0
 800ab82:	4b9b      	ldr	r3, [pc, #620]	; (800adf0 <_dtoa_r+0x938>)
 800ab84:	f7f5 fd58 	bl	8000638 <__aeabi_dmul>
 800ab88:	2200      	movs	r2, #0
 800ab8a:	2300      	movs	r3, #0
 800ab8c:	4606      	mov	r6, r0
 800ab8e:	460f      	mov	r7, r1
 800ab90:	f7f5 ffba 	bl	8000b08 <__aeabi_dcmpeq>
 800ab94:	2800      	cmp	r0, #0
 800ab96:	d09a      	beq.n	800aace <_dtoa_r+0x616>
 800ab98:	e7cb      	b.n	800ab32 <_dtoa_r+0x67a>
 800ab9a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ab9c:	2a00      	cmp	r2, #0
 800ab9e:	f000 808b 	beq.w	800acb8 <_dtoa_r+0x800>
 800aba2:	9a06      	ldr	r2, [sp, #24]
 800aba4:	2a01      	cmp	r2, #1
 800aba6:	dc6e      	bgt.n	800ac86 <_dtoa_r+0x7ce>
 800aba8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800abaa:	2a00      	cmp	r2, #0
 800abac:	d067      	beq.n	800ac7e <_dtoa_r+0x7c6>
 800abae:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800abb2:	9f07      	ldr	r7, [sp, #28]
 800abb4:	9d05      	ldr	r5, [sp, #20]
 800abb6:	9a05      	ldr	r2, [sp, #20]
 800abb8:	2101      	movs	r1, #1
 800abba:	441a      	add	r2, r3
 800abbc:	4620      	mov	r0, r4
 800abbe:	9205      	str	r2, [sp, #20]
 800abc0:	4498      	add	r8, r3
 800abc2:	f000 fea2 	bl	800b90a <__i2b>
 800abc6:	4606      	mov	r6, r0
 800abc8:	2d00      	cmp	r5, #0
 800abca:	dd0c      	ble.n	800abe6 <_dtoa_r+0x72e>
 800abcc:	f1b8 0f00 	cmp.w	r8, #0
 800abd0:	dd09      	ble.n	800abe6 <_dtoa_r+0x72e>
 800abd2:	4545      	cmp	r5, r8
 800abd4:	9a05      	ldr	r2, [sp, #20]
 800abd6:	462b      	mov	r3, r5
 800abd8:	bfa8      	it	ge
 800abda:	4643      	movge	r3, r8
 800abdc:	1ad2      	subs	r2, r2, r3
 800abde:	9205      	str	r2, [sp, #20]
 800abe0:	1aed      	subs	r5, r5, r3
 800abe2:	eba8 0803 	sub.w	r8, r8, r3
 800abe6:	9b07      	ldr	r3, [sp, #28]
 800abe8:	b1eb      	cbz	r3, 800ac26 <_dtoa_r+0x76e>
 800abea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800abec:	2b00      	cmp	r3, #0
 800abee:	d067      	beq.n	800acc0 <_dtoa_r+0x808>
 800abf0:	b18f      	cbz	r7, 800ac16 <_dtoa_r+0x75e>
 800abf2:	4631      	mov	r1, r6
 800abf4:	463a      	mov	r2, r7
 800abf6:	4620      	mov	r0, r4
 800abf8:	f000 ff26 	bl	800ba48 <__pow5mult>
 800abfc:	9a04      	ldr	r2, [sp, #16]
 800abfe:	4601      	mov	r1, r0
 800ac00:	4606      	mov	r6, r0
 800ac02:	4620      	mov	r0, r4
 800ac04:	f000 fe8a 	bl	800b91c <__multiply>
 800ac08:	9904      	ldr	r1, [sp, #16]
 800ac0a:	9008      	str	r0, [sp, #32]
 800ac0c:	4620      	mov	r0, r4
 800ac0e:	f000 fd9e 	bl	800b74e <_Bfree>
 800ac12:	9b08      	ldr	r3, [sp, #32]
 800ac14:	9304      	str	r3, [sp, #16]
 800ac16:	9b07      	ldr	r3, [sp, #28]
 800ac18:	1bda      	subs	r2, r3, r7
 800ac1a:	d004      	beq.n	800ac26 <_dtoa_r+0x76e>
 800ac1c:	9904      	ldr	r1, [sp, #16]
 800ac1e:	4620      	mov	r0, r4
 800ac20:	f000 ff12 	bl	800ba48 <__pow5mult>
 800ac24:	9004      	str	r0, [sp, #16]
 800ac26:	2101      	movs	r1, #1
 800ac28:	4620      	mov	r0, r4
 800ac2a:	f000 fe6e 	bl	800b90a <__i2b>
 800ac2e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ac30:	4607      	mov	r7, r0
 800ac32:	2b00      	cmp	r3, #0
 800ac34:	f000 81d0 	beq.w	800afd8 <_dtoa_r+0xb20>
 800ac38:	461a      	mov	r2, r3
 800ac3a:	4601      	mov	r1, r0
 800ac3c:	4620      	mov	r0, r4
 800ac3e:	f000 ff03 	bl	800ba48 <__pow5mult>
 800ac42:	9b06      	ldr	r3, [sp, #24]
 800ac44:	2b01      	cmp	r3, #1
 800ac46:	4607      	mov	r7, r0
 800ac48:	dc40      	bgt.n	800accc <_dtoa_r+0x814>
 800ac4a:	9b00      	ldr	r3, [sp, #0]
 800ac4c:	2b00      	cmp	r3, #0
 800ac4e:	d139      	bne.n	800acc4 <_dtoa_r+0x80c>
 800ac50:	9b01      	ldr	r3, [sp, #4]
 800ac52:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ac56:	2b00      	cmp	r3, #0
 800ac58:	d136      	bne.n	800acc8 <_dtoa_r+0x810>
 800ac5a:	9b01      	ldr	r3, [sp, #4]
 800ac5c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ac60:	0d1b      	lsrs	r3, r3, #20
 800ac62:	051b      	lsls	r3, r3, #20
 800ac64:	b12b      	cbz	r3, 800ac72 <_dtoa_r+0x7ba>
 800ac66:	9b05      	ldr	r3, [sp, #20]
 800ac68:	3301      	adds	r3, #1
 800ac6a:	9305      	str	r3, [sp, #20]
 800ac6c:	f108 0801 	add.w	r8, r8, #1
 800ac70:	2301      	movs	r3, #1
 800ac72:	9307      	str	r3, [sp, #28]
 800ac74:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ac76:	2b00      	cmp	r3, #0
 800ac78:	d12a      	bne.n	800acd0 <_dtoa_r+0x818>
 800ac7a:	2001      	movs	r0, #1
 800ac7c:	e030      	b.n	800ace0 <_dtoa_r+0x828>
 800ac7e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ac80:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800ac84:	e795      	b.n	800abb2 <_dtoa_r+0x6fa>
 800ac86:	9b07      	ldr	r3, [sp, #28]
 800ac88:	f109 37ff 	add.w	r7, r9, #4294967295
 800ac8c:	42bb      	cmp	r3, r7
 800ac8e:	bfbf      	itttt	lt
 800ac90:	9b07      	ldrlt	r3, [sp, #28]
 800ac92:	9707      	strlt	r7, [sp, #28]
 800ac94:	1afa      	sublt	r2, r7, r3
 800ac96:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800ac98:	bfbb      	ittet	lt
 800ac9a:	189b      	addlt	r3, r3, r2
 800ac9c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800ac9e:	1bdf      	subge	r7, r3, r7
 800aca0:	2700      	movlt	r7, #0
 800aca2:	f1b9 0f00 	cmp.w	r9, #0
 800aca6:	bfb5      	itete	lt
 800aca8:	9b05      	ldrlt	r3, [sp, #20]
 800acaa:	9d05      	ldrge	r5, [sp, #20]
 800acac:	eba3 0509 	sublt.w	r5, r3, r9
 800acb0:	464b      	movge	r3, r9
 800acb2:	bfb8      	it	lt
 800acb4:	2300      	movlt	r3, #0
 800acb6:	e77e      	b.n	800abb6 <_dtoa_r+0x6fe>
 800acb8:	9f07      	ldr	r7, [sp, #28]
 800acba:	9d05      	ldr	r5, [sp, #20]
 800acbc:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800acbe:	e783      	b.n	800abc8 <_dtoa_r+0x710>
 800acc0:	9a07      	ldr	r2, [sp, #28]
 800acc2:	e7ab      	b.n	800ac1c <_dtoa_r+0x764>
 800acc4:	2300      	movs	r3, #0
 800acc6:	e7d4      	b.n	800ac72 <_dtoa_r+0x7ba>
 800acc8:	9b00      	ldr	r3, [sp, #0]
 800acca:	e7d2      	b.n	800ac72 <_dtoa_r+0x7ba>
 800accc:	2300      	movs	r3, #0
 800acce:	9307      	str	r3, [sp, #28]
 800acd0:	693b      	ldr	r3, [r7, #16]
 800acd2:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800acd6:	6918      	ldr	r0, [r3, #16]
 800acd8:	f000 fdc9 	bl	800b86e <__hi0bits>
 800acdc:	f1c0 0020 	rsb	r0, r0, #32
 800ace0:	4440      	add	r0, r8
 800ace2:	f010 001f 	ands.w	r0, r0, #31
 800ace6:	d047      	beq.n	800ad78 <_dtoa_r+0x8c0>
 800ace8:	f1c0 0320 	rsb	r3, r0, #32
 800acec:	2b04      	cmp	r3, #4
 800acee:	dd3b      	ble.n	800ad68 <_dtoa_r+0x8b0>
 800acf0:	9b05      	ldr	r3, [sp, #20]
 800acf2:	f1c0 001c 	rsb	r0, r0, #28
 800acf6:	4403      	add	r3, r0
 800acf8:	9305      	str	r3, [sp, #20]
 800acfa:	4405      	add	r5, r0
 800acfc:	4480      	add	r8, r0
 800acfe:	9b05      	ldr	r3, [sp, #20]
 800ad00:	2b00      	cmp	r3, #0
 800ad02:	dd05      	ble.n	800ad10 <_dtoa_r+0x858>
 800ad04:	461a      	mov	r2, r3
 800ad06:	9904      	ldr	r1, [sp, #16]
 800ad08:	4620      	mov	r0, r4
 800ad0a:	f000 feeb 	bl	800bae4 <__lshift>
 800ad0e:	9004      	str	r0, [sp, #16]
 800ad10:	f1b8 0f00 	cmp.w	r8, #0
 800ad14:	dd05      	ble.n	800ad22 <_dtoa_r+0x86a>
 800ad16:	4639      	mov	r1, r7
 800ad18:	4642      	mov	r2, r8
 800ad1a:	4620      	mov	r0, r4
 800ad1c:	f000 fee2 	bl	800bae4 <__lshift>
 800ad20:	4607      	mov	r7, r0
 800ad22:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ad24:	b353      	cbz	r3, 800ad7c <_dtoa_r+0x8c4>
 800ad26:	4639      	mov	r1, r7
 800ad28:	9804      	ldr	r0, [sp, #16]
 800ad2a:	f000 ff2f 	bl	800bb8c <__mcmp>
 800ad2e:	2800      	cmp	r0, #0
 800ad30:	da24      	bge.n	800ad7c <_dtoa_r+0x8c4>
 800ad32:	2300      	movs	r3, #0
 800ad34:	220a      	movs	r2, #10
 800ad36:	9904      	ldr	r1, [sp, #16]
 800ad38:	4620      	mov	r0, r4
 800ad3a:	f000 fd1f 	bl	800b77c <__multadd>
 800ad3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ad40:	9004      	str	r0, [sp, #16]
 800ad42:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ad46:	2b00      	cmp	r3, #0
 800ad48:	f000 814d 	beq.w	800afe6 <_dtoa_r+0xb2e>
 800ad4c:	2300      	movs	r3, #0
 800ad4e:	4631      	mov	r1, r6
 800ad50:	220a      	movs	r2, #10
 800ad52:	4620      	mov	r0, r4
 800ad54:	f000 fd12 	bl	800b77c <__multadd>
 800ad58:	9b02      	ldr	r3, [sp, #8]
 800ad5a:	2b00      	cmp	r3, #0
 800ad5c:	4606      	mov	r6, r0
 800ad5e:	dc4f      	bgt.n	800ae00 <_dtoa_r+0x948>
 800ad60:	9b06      	ldr	r3, [sp, #24]
 800ad62:	2b02      	cmp	r3, #2
 800ad64:	dd4c      	ble.n	800ae00 <_dtoa_r+0x948>
 800ad66:	e011      	b.n	800ad8c <_dtoa_r+0x8d4>
 800ad68:	d0c9      	beq.n	800acfe <_dtoa_r+0x846>
 800ad6a:	9a05      	ldr	r2, [sp, #20]
 800ad6c:	331c      	adds	r3, #28
 800ad6e:	441a      	add	r2, r3
 800ad70:	9205      	str	r2, [sp, #20]
 800ad72:	441d      	add	r5, r3
 800ad74:	4498      	add	r8, r3
 800ad76:	e7c2      	b.n	800acfe <_dtoa_r+0x846>
 800ad78:	4603      	mov	r3, r0
 800ad7a:	e7f6      	b.n	800ad6a <_dtoa_r+0x8b2>
 800ad7c:	f1b9 0f00 	cmp.w	r9, #0
 800ad80:	dc38      	bgt.n	800adf4 <_dtoa_r+0x93c>
 800ad82:	9b06      	ldr	r3, [sp, #24]
 800ad84:	2b02      	cmp	r3, #2
 800ad86:	dd35      	ble.n	800adf4 <_dtoa_r+0x93c>
 800ad88:	f8cd 9008 	str.w	r9, [sp, #8]
 800ad8c:	9b02      	ldr	r3, [sp, #8]
 800ad8e:	b963      	cbnz	r3, 800adaa <_dtoa_r+0x8f2>
 800ad90:	4639      	mov	r1, r7
 800ad92:	2205      	movs	r2, #5
 800ad94:	4620      	mov	r0, r4
 800ad96:	f000 fcf1 	bl	800b77c <__multadd>
 800ad9a:	4601      	mov	r1, r0
 800ad9c:	4607      	mov	r7, r0
 800ad9e:	9804      	ldr	r0, [sp, #16]
 800ada0:	f000 fef4 	bl	800bb8c <__mcmp>
 800ada4:	2800      	cmp	r0, #0
 800ada6:	f73f adcc 	bgt.w	800a942 <_dtoa_r+0x48a>
 800adaa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800adac:	465d      	mov	r5, fp
 800adae:	ea6f 0a03 	mvn.w	sl, r3
 800adb2:	f04f 0900 	mov.w	r9, #0
 800adb6:	4639      	mov	r1, r7
 800adb8:	4620      	mov	r0, r4
 800adba:	f000 fcc8 	bl	800b74e <_Bfree>
 800adbe:	2e00      	cmp	r6, #0
 800adc0:	f43f aeb7 	beq.w	800ab32 <_dtoa_r+0x67a>
 800adc4:	f1b9 0f00 	cmp.w	r9, #0
 800adc8:	d005      	beq.n	800add6 <_dtoa_r+0x91e>
 800adca:	45b1      	cmp	r9, r6
 800adcc:	d003      	beq.n	800add6 <_dtoa_r+0x91e>
 800adce:	4649      	mov	r1, r9
 800add0:	4620      	mov	r0, r4
 800add2:	f000 fcbc 	bl	800b74e <_Bfree>
 800add6:	4631      	mov	r1, r6
 800add8:	4620      	mov	r0, r4
 800adda:	f000 fcb8 	bl	800b74e <_Bfree>
 800adde:	e6a8      	b.n	800ab32 <_dtoa_r+0x67a>
 800ade0:	2700      	movs	r7, #0
 800ade2:	463e      	mov	r6, r7
 800ade4:	e7e1      	b.n	800adaa <_dtoa_r+0x8f2>
 800ade6:	f8dd a020 	ldr.w	sl, [sp, #32]
 800adea:	463e      	mov	r6, r7
 800adec:	e5a9      	b.n	800a942 <_dtoa_r+0x48a>
 800adee:	bf00      	nop
 800adf0:	40240000 	.word	0x40240000
 800adf4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800adf6:	f8cd 9008 	str.w	r9, [sp, #8]
 800adfa:	2b00      	cmp	r3, #0
 800adfc:	f000 80fa 	beq.w	800aff4 <_dtoa_r+0xb3c>
 800ae00:	2d00      	cmp	r5, #0
 800ae02:	dd05      	ble.n	800ae10 <_dtoa_r+0x958>
 800ae04:	4631      	mov	r1, r6
 800ae06:	462a      	mov	r2, r5
 800ae08:	4620      	mov	r0, r4
 800ae0a:	f000 fe6b 	bl	800bae4 <__lshift>
 800ae0e:	4606      	mov	r6, r0
 800ae10:	9b07      	ldr	r3, [sp, #28]
 800ae12:	2b00      	cmp	r3, #0
 800ae14:	d04c      	beq.n	800aeb0 <_dtoa_r+0x9f8>
 800ae16:	6871      	ldr	r1, [r6, #4]
 800ae18:	4620      	mov	r0, r4
 800ae1a:	f000 fc64 	bl	800b6e6 <_Balloc>
 800ae1e:	6932      	ldr	r2, [r6, #16]
 800ae20:	3202      	adds	r2, #2
 800ae22:	4605      	mov	r5, r0
 800ae24:	0092      	lsls	r2, r2, #2
 800ae26:	f106 010c 	add.w	r1, r6, #12
 800ae2a:	300c      	adds	r0, #12
 800ae2c:	f000 fc50 	bl	800b6d0 <memcpy>
 800ae30:	2201      	movs	r2, #1
 800ae32:	4629      	mov	r1, r5
 800ae34:	4620      	mov	r0, r4
 800ae36:	f000 fe55 	bl	800bae4 <__lshift>
 800ae3a:	9b00      	ldr	r3, [sp, #0]
 800ae3c:	f8cd b014 	str.w	fp, [sp, #20]
 800ae40:	f003 0301 	and.w	r3, r3, #1
 800ae44:	46b1      	mov	r9, r6
 800ae46:	9307      	str	r3, [sp, #28]
 800ae48:	4606      	mov	r6, r0
 800ae4a:	4639      	mov	r1, r7
 800ae4c:	9804      	ldr	r0, [sp, #16]
 800ae4e:	f7ff faa5 	bl	800a39c <quorem>
 800ae52:	4649      	mov	r1, r9
 800ae54:	4605      	mov	r5, r0
 800ae56:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800ae5a:	9804      	ldr	r0, [sp, #16]
 800ae5c:	f000 fe96 	bl	800bb8c <__mcmp>
 800ae60:	4632      	mov	r2, r6
 800ae62:	9000      	str	r0, [sp, #0]
 800ae64:	4639      	mov	r1, r7
 800ae66:	4620      	mov	r0, r4
 800ae68:	f000 feaa 	bl	800bbc0 <__mdiff>
 800ae6c:	68c3      	ldr	r3, [r0, #12]
 800ae6e:	4602      	mov	r2, r0
 800ae70:	bb03      	cbnz	r3, 800aeb4 <_dtoa_r+0x9fc>
 800ae72:	4601      	mov	r1, r0
 800ae74:	9008      	str	r0, [sp, #32]
 800ae76:	9804      	ldr	r0, [sp, #16]
 800ae78:	f000 fe88 	bl	800bb8c <__mcmp>
 800ae7c:	9a08      	ldr	r2, [sp, #32]
 800ae7e:	4603      	mov	r3, r0
 800ae80:	4611      	mov	r1, r2
 800ae82:	4620      	mov	r0, r4
 800ae84:	9308      	str	r3, [sp, #32]
 800ae86:	f000 fc62 	bl	800b74e <_Bfree>
 800ae8a:	9b08      	ldr	r3, [sp, #32]
 800ae8c:	b9a3      	cbnz	r3, 800aeb8 <_dtoa_r+0xa00>
 800ae8e:	9a06      	ldr	r2, [sp, #24]
 800ae90:	b992      	cbnz	r2, 800aeb8 <_dtoa_r+0xa00>
 800ae92:	9a07      	ldr	r2, [sp, #28]
 800ae94:	b982      	cbnz	r2, 800aeb8 <_dtoa_r+0xa00>
 800ae96:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800ae9a:	d029      	beq.n	800aef0 <_dtoa_r+0xa38>
 800ae9c:	9b00      	ldr	r3, [sp, #0]
 800ae9e:	2b00      	cmp	r3, #0
 800aea0:	dd01      	ble.n	800aea6 <_dtoa_r+0x9ee>
 800aea2:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800aea6:	9b05      	ldr	r3, [sp, #20]
 800aea8:	1c5d      	adds	r5, r3, #1
 800aeaa:	f883 8000 	strb.w	r8, [r3]
 800aeae:	e782      	b.n	800adb6 <_dtoa_r+0x8fe>
 800aeb0:	4630      	mov	r0, r6
 800aeb2:	e7c2      	b.n	800ae3a <_dtoa_r+0x982>
 800aeb4:	2301      	movs	r3, #1
 800aeb6:	e7e3      	b.n	800ae80 <_dtoa_r+0x9c8>
 800aeb8:	9a00      	ldr	r2, [sp, #0]
 800aeba:	2a00      	cmp	r2, #0
 800aebc:	db04      	blt.n	800aec8 <_dtoa_r+0xa10>
 800aebe:	d125      	bne.n	800af0c <_dtoa_r+0xa54>
 800aec0:	9a06      	ldr	r2, [sp, #24]
 800aec2:	bb1a      	cbnz	r2, 800af0c <_dtoa_r+0xa54>
 800aec4:	9a07      	ldr	r2, [sp, #28]
 800aec6:	bb0a      	cbnz	r2, 800af0c <_dtoa_r+0xa54>
 800aec8:	2b00      	cmp	r3, #0
 800aeca:	ddec      	ble.n	800aea6 <_dtoa_r+0x9ee>
 800aecc:	2201      	movs	r2, #1
 800aece:	9904      	ldr	r1, [sp, #16]
 800aed0:	4620      	mov	r0, r4
 800aed2:	f000 fe07 	bl	800bae4 <__lshift>
 800aed6:	4639      	mov	r1, r7
 800aed8:	9004      	str	r0, [sp, #16]
 800aeda:	f000 fe57 	bl	800bb8c <__mcmp>
 800aede:	2800      	cmp	r0, #0
 800aee0:	dc03      	bgt.n	800aeea <_dtoa_r+0xa32>
 800aee2:	d1e0      	bne.n	800aea6 <_dtoa_r+0x9ee>
 800aee4:	f018 0f01 	tst.w	r8, #1
 800aee8:	d0dd      	beq.n	800aea6 <_dtoa_r+0x9ee>
 800aeea:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800aeee:	d1d8      	bne.n	800aea2 <_dtoa_r+0x9ea>
 800aef0:	9b05      	ldr	r3, [sp, #20]
 800aef2:	9a05      	ldr	r2, [sp, #20]
 800aef4:	1c5d      	adds	r5, r3, #1
 800aef6:	2339      	movs	r3, #57	; 0x39
 800aef8:	7013      	strb	r3, [r2, #0]
 800aefa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800aefe:	2b39      	cmp	r3, #57	; 0x39
 800af00:	f105 32ff 	add.w	r2, r5, #4294967295
 800af04:	d04f      	beq.n	800afa6 <_dtoa_r+0xaee>
 800af06:	3301      	adds	r3, #1
 800af08:	7013      	strb	r3, [r2, #0]
 800af0a:	e754      	b.n	800adb6 <_dtoa_r+0x8fe>
 800af0c:	9a05      	ldr	r2, [sp, #20]
 800af0e:	2b00      	cmp	r3, #0
 800af10:	f102 0501 	add.w	r5, r2, #1
 800af14:	dd06      	ble.n	800af24 <_dtoa_r+0xa6c>
 800af16:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800af1a:	d0e9      	beq.n	800aef0 <_dtoa_r+0xa38>
 800af1c:	f108 0801 	add.w	r8, r8, #1
 800af20:	9b05      	ldr	r3, [sp, #20]
 800af22:	e7c2      	b.n	800aeaa <_dtoa_r+0x9f2>
 800af24:	9a02      	ldr	r2, [sp, #8]
 800af26:	f805 8c01 	strb.w	r8, [r5, #-1]
 800af2a:	eba5 030b 	sub.w	r3, r5, fp
 800af2e:	4293      	cmp	r3, r2
 800af30:	d021      	beq.n	800af76 <_dtoa_r+0xabe>
 800af32:	2300      	movs	r3, #0
 800af34:	220a      	movs	r2, #10
 800af36:	9904      	ldr	r1, [sp, #16]
 800af38:	4620      	mov	r0, r4
 800af3a:	f000 fc1f 	bl	800b77c <__multadd>
 800af3e:	45b1      	cmp	r9, r6
 800af40:	9004      	str	r0, [sp, #16]
 800af42:	f04f 0300 	mov.w	r3, #0
 800af46:	f04f 020a 	mov.w	r2, #10
 800af4a:	4649      	mov	r1, r9
 800af4c:	4620      	mov	r0, r4
 800af4e:	d105      	bne.n	800af5c <_dtoa_r+0xaa4>
 800af50:	f000 fc14 	bl	800b77c <__multadd>
 800af54:	4681      	mov	r9, r0
 800af56:	4606      	mov	r6, r0
 800af58:	9505      	str	r5, [sp, #20]
 800af5a:	e776      	b.n	800ae4a <_dtoa_r+0x992>
 800af5c:	f000 fc0e 	bl	800b77c <__multadd>
 800af60:	4631      	mov	r1, r6
 800af62:	4681      	mov	r9, r0
 800af64:	2300      	movs	r3, #0
 800af66:	220a      	movs	r2, #10
 800af68:	4620      	mov	r0, r4
 800af6a:	f000 fc07 	bl	800b77c <__multadd>
 800af6e:	4606      	mov	r6, r0
 800af70:	e7f2      	b.n	800af58 <_dtoa_r+0xaa0>
 800af72:	f04f 0900 	mov.w	r9, #0
 800af76:	2201      	movs	r2, #1
 800af78:	9904      	ldr	r1, [sp, #16]
 800af7a:	4620      	mov	r0, r4
 800af7c:	f000 fdb2 	bl	800bae4 <__lshift>
 800af80:	4639      	mov	r1, r7
 800af82:	9004      	str	r0, [sp, #16]
 800af84:	f000 fe02 	bl	800bb8c <__mcmp>
 800af88:	2800      	cmp	r0, #0
 800af8a:	dcb6      	bgt.n	800aefa <_dtoa_r+0xa42>
 800af8c:	d102      	bne.n	800af94 <_dtoa_r+0xadc>
 800af8e:	f018 0f01 	tst.w	r8, #1
 800af92:	d1b2      	bne.n	800aefa <_dtoa_r+0xa42>
 800af94:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800af98:	2b30      	cmp	r3, #48	; 0x30
 800af9a:	f105 32ff 	add.w	r2, r5, #4294967295
 800af9e:	f47f af0a 	bne.w	800adb6 <_dtoa_r+0x8fe>
 800afa2:	4615      	mov	r5, r2
 800afa4:	e7f6      	b.n	800af94 <_dtoa_r+0xadc>
 800afa6:	4593      	cmp	fp, r2
 800afa8:	d105      	bne.n	800afb6 <_dtoa_r+0xafe>
 800afaa:	2331      	movs	r3, #49	; 0x31
 800afac:	f10a 0a01 	add.w	sl, sl, #1
 800afb0:	f88b 3000 	strb.w	r3, [fp]
 800afb4:	e6ff      	b.n	800adb6 <_dtoa_r+0x8fe>
 800afb6:	4615      	mov	r5, r2
 800afb8:	e79f      	b.n	800aefa <_dtoa_r+0xa42>
 800afba:	f8df b064 	ldr.w	fp, [pc, #100]	; 800b020 <_dtoa_r+0xb68>
 800afbe:	e007      	b.n	800afd0 <_dtoa_r+0xb18>
 800afc0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800afc2:	f8df b060 	ldr.w	fp, [pc, #96]	; 800b024 <_dtoa_r+0xb6c>
 800afc6:	b11b      	cbz	r3, 800afd0 <_dtoa_r+0xb18>
 800afc8:	f10b 0308 	add.w	r3, fp, #8
 800afcc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800afce:	6013      	str	r3, [r2, #0]
 800afd0:	4658      	mov	r0, fp
 800afd2:	b017      	add	sp, #92	; 0x5c
 800afd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800afd8:	9b06      	ldr	r3, [sp, #24]
 800afda:	2b01      	cmp	r3, #1
 800afdc:	f77f ae35 	ble.w	800ac4a <_dtoa_r+0x792>
 800afe0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800afe2:	9307      	str	r3, [sp, #28]
 800afe4:	e649      	b.n	800ac7a <_dtoa_r+0x7c2>
 800afe6:	9b02      	ldr	r3, [sp, #8]
 800afe8:	2b00      	cmp	r3, #0
 800afea:	dc03      	bgt.n	800aff4 <_dtoa_r+0xb3c>
 800afec:	9b06      	ldr	r3, [sp, #24]
 800afee:	2b02      	cmp	r3, #2
 800aff0:	f73f aecc 	bgt.w	800ad8c <_dtoa_r+0x8d4>
 800aff4:	465d      	mov	r5, fp
 800aff6:	4639      	mov	r1, r7
 800aff8:	9804      	ldr	r0, [sp, #16]
 800affa:	f7ff f9cf 	bl	800a39c <quorem>
 800affe:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800b002:	f805 8b01 	strb.w	r8, [r5], #1
 800b006:	9a02      	ldr	r2, [sp, #8]
 800b008:	eba5 030b 	sub.w	r3, r5, fp
 800b00c:	429a      	cmp	r2, r3
 800b00e:	ddb0      	ble.n	800af72 <_dtoa_r+0xaba>
 800b010:	2300      	movs	r3, #0
 800b012:	220a      	movs	r2, #10
 800b014:	9904      	ldr	r1, [sp, #16]
 800b016:	4620      	mov	r0, r4
 800b018:	f000 fbb0 	bl	800b77c <__multadd>
 800b01c:	9004      	str	r0, [sp, #16]
 800b01e:	e7ea      	b.n	800aff6 <_dtoa_r+0xb3e>
 800b020:	0800cc34 	.word	0x0800cc34
 800b024:	0800ccb0 	.word	0x0800ccb0

0800b028 <rshift>:
 800b028:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b02a:	6906      	ldr	r6, [r0, #16]
 800b02c:	114b      	asrs	r3, r1, #5
 800b02e:	429e      	cmp	r6, r3
 800b030:	f100 0414 	add.w	r4, r0, #20
 800b034:	dd30      	ble.n	800b098 <rshift+0x70>
 800b036:	f011 011f 	ands.w	r1, r1, #31
 800b03a:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 800b03e:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 800b042:	d108      	bne.n	800b056 <rshift+0x2e>
 800b044:	4621      	mov	r1, r4
 800b046:	42b2      	cmp	r2, r6
 800b048:	460b      	mov	r3, r1
 800b04a:	d211      	bcs.n	800b070 <rshift+0x48>
 800b04c:	f852 3b04 	ldr.w	r3, [r2], #4
 800b050:	f841 3b04 	str.w	r3, [r1], #4
 800b054:	e7f7      	b.n	800b046 <rshift+0x1e>
 800b056:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 800b05a:	f1c1 0c20 	rsb	ip, r1, #32
 800b05e:	40cd      	lsrs	r5, r1
 800b060:	3204      	adds	r2, #4
 800b062:	4623      	mov	r3, r4
 800b064:	42b2      	cmp	r2, r6
 800b066:	4617      	mov	r7, r2
 800b068:	d30c      	bcc.n	800b084 <rshift+0x5c>
 800b06a:	601d      	str	r5, [r3, #0]
 800b06c:	b105      	cbz	r5, 800b070 <rshift+0x48>
 800b06e:	3304      	adds	r3, #4
 800b070:	1b1a      	subs	r2, r3, r4
 800b072:	42a3      	cmp	r3, r4
 800b074:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800b078:	bf08      	it	eq
 800b07a:	2300      	moveq	r3, #0
 800b07c:	6102      	str	r2, [r0, #16]
 800b07e:	bf08      	it	eq
 800b080:	6143      	streq	r3, [r0, #20]
 800b082:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b084:	683f      	ldr	r7, [r7, #0]
 800b086:	fa07 f70c 	lsl.w	r7, r7, ip
 800b08a:	433d      	orrs	r5, r7
 800b08c:	f843 5b04 	str.w	r5, [r3], #4
 800b090:	f852 5b04 	ldr.w	r5, [r2], #4
 800b094:	40cd      	lsrs	r5, r1
 800b096:	e7e5      	b.n	800b064 <rshift+0x3c>
 800b098:	4623      	mov	r3, r4
 800b09a:	e7e9      	b.n	800b070 <rshift+0x48>

0800b09c <__hexdig_fun>:
 800b09c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800b0a0:	2b09      	cmp	r3, #9
 800b0a2:	d802      	bhi.n	800b0aa <__hexdig_fun+0xe>
 800b0a4:	3820      	subs	r0, #32
 800b0a6:	b2c0      	uxtb	r0, r0
 800b0a8:	4770      	bx	lr
 800b0aa:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800b0ae:	2b05      	cmp	r3, #5
 800b0b0:	d801      	bhi.n	800b0b6 <__hexdig_fun+0x1a>
 800b0b2:	3847      	subs	r0, #71	; 0x47
 800b0b4:	e7f7      	b.n	800b0a6 <__hexdig_fun+0xa>
 800b0b6:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800b0ba:	2b05      	cmp	r3, #5
 800b0bc:	d801      	bhi.n	800b0c2 <__hexdig_fun+0x26>
 800b0be:	3827      	subs	r0, #39	; 0x27
 800b0c0:	e7f1      	b.n	800b0a6 <__hexdig_fun+0xa>
 800b0c2:	2000      	movs	r0, #0
 800b0c4:	4770      	bx	lr

0800b0c6 <__gethex>:
 800b0c6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b0ca:	b08b      	sub	sp, #44	; 0x2c
 800b0cc:	468a      	mov	sl, r1
 800b0ce:	9002      	str	r0, [sp, #8]
 800b0d0:	9816      	ldr	r0, [sp, #88]	; 0x58
 800b0d2:	9306      	str	r3, [sp, #24]
 800b0d4:	4690      	mov	r8, r2
 800b0d6:	f000 fad0 	bl	800b67a <__localeconv_l>
 800b0da:	6803      	ldr	r3, [r0, #0]
 800b0dc:	9303      	str	r3, [sp, #12]
 800b0de:	4618      	mov	r0, r3
 800b0e0:	f7f5 f896 	bl	8000210 <strlen>
 800b0e4:	9b03      	ldr	r3, [sp, #12]
 800b0e6:	9001      	str	r0, [sp, #4]
 800b0e8:	4403      	add	r3, r0
 800b0ea:	f04f 0b00 	mov.w	fp, #0
 800b0ee:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800b0f2:	9307      	str	r3, [sp, #28]
 800b0f4:	f8da 3000 	ldr.w	r3, [sl]
 800b0f8:	3302      	adds	r3, #2
 800b0fa:	461f      	mov	r7, r3
 800b0fc:	f813 0b01 	ldrb.w	r0, [r3], #1
 800b100:	2830      	cmp	r0, #48	; 0x30
 800b102:	d06c      	beq.n	800b1de <__gethex+0x118>
 800b104:	f7ff ffca 	bl	800b09c <__hexdig_fun>
 800b108:	4604      	mov	r4, r0
 800b10a:	2800      	cmp	r0, #0
 800b10c:	d16a      	bne.n	800b1e4 <__gethex+0x11e>
 800b10e:	9a01      	ldr	r2, [sp, #4]
 800b110:	9903      	ldr	r1, [sp, #12]
 800b112:	4638      	mov	r0, r7
 800b114:	f001 f8fe 	bl	800c314 <strncmp>
 800b118:	2800      	cmp	r0, #0
 800b11a:	d166      	bne.n	800b1ea <__gethex+0x124>
 800b11c:	9b01      	ldr	r3, [sp, #4]
 800b11e:	5cf8      	ldrb	r0, [r7, r3]
 800b120:	18fe      	adds	r6, r7, r3
 800b122:	f7ff ffbb 	bl	800b09c <__hexdig_fun>
 800b126:	2800      	cmp	r0, #0
 800b128:	d062      	beq.n	800b1f0 <__gethex+0x12a>
 800b12a:	4633      	mov	r3, r6
 800b12c:	7818      	ldrb	r0, [r3, #0]
 800b12e:	2830      	cmp	r0, #48	; 0x30
 800b130:	461f      	mov	r7, r3
 800b132:	f103 0301 	add.w	r3, r3, #1
 800b136:	d0f9      	beq.n	800b12c <__gethex+0x66>
 800b138:	f7ff ffb0 	bl	800b09c <__hexdig_fun>
 800b13c:	fab0 f580 	clz	r5, r0
 800b140:	096d      	lsrs	r5, r5, #5
 800b142:	4634      	mov	r4, r6
 800b144:	f04f 0b01 	mov.w	fp, #1
 800b148:	463a      	mov	r2, r7
 800b14a:	4616      	mov	r6, r2
 800b14c:	3201      	adds	r2, #1
 800b14e:	7830      	ldrb	r0, [r6, #0]
 800b150:	f7ff ffa4 	bl	800b09c <__hexdig_fun>
 800b154:	2800      	cmp	r0, #0
 800b156:	d1f8      	bne.n	800b14a <__gethex+0x84>
 800b158:	9a01      	ldr	r2, [sp, #4]
 800b15a:	9903      	ldr	r1, [sp, #12]
 800b15c:	4630      	mov	r0, r6
 800b15e:	f001 f8d9 	bl	800c314 <strncmp>
 800b162:	b950      	cbnz	r0, 800b17a <__gethex+0xb4>
 800b164:	b954      	cbnz	r4, 800b17c <__gethex+0xb6>
 800b166:	9b01      	ldr	r3, [sp, #4]
 800b168:	18f4      	adds	r4, r6, r3
 800b16a:	4622      	mov	r2, r4
 800b16c:	4616      	mov	r6, r2
 800b16e:	3201      	adds	r2, #1
 800b170:	7830      	ldrb	r0, [r6, #0]
 800b172:	f7ff ff93 	bl	800b09c <__hexdig_fun>
 800b176:	2800      	cmp	r0, #0
 800b178:	d1f8      	bne.n	800b16c <__gethex+0xa6>
 800b17a:	b10c      	cbz	r4, 800b180 <__gethex+0xba>
 800b17c:	1ba4      	subs	r4, r4, r6
 800b17e:	00a4      	lsls	r4, r4, #2
 800b180:	7833      	ldrb	r3, [r6, #0]
 800b182:	2b50      	cmp	r3, #80	; 0x50
 800b184:	d001      	beq.n	800b18a <__gethex+0xc4>
 800b186:	2b70      	cmp	r3, #112	; 0x70
 800b188:	d140      	bne.n	800b20c <__gethex+0x146>
 800b18a:	7873      	ldrb	r3, [r6, #1]
 800b18c:	2b2b      	cmp	r3, #43	; 0x2b
 800b18e:	d031      	beq.n	800b1f4 <__gethex+0x12e>
 800b190:	2b2d      	cmp	r3, #45	; 0x2d
 800b192:	d033      	beq.n	800b1fc <__gethex+0x136>
 800b194:	1c71      	adds	r1, r6, #1
 800b196:	f04f 0900 	mov.w	r9, #0
 800b19a:	7808      	ldrb	r0, [r1, #0]
 800b19c:	f7ff ff7e 	bl	800b09c <__hexdig_fun>
 800b1a0:	1e43      	subs	r3, r0, #1
 800b1a2:	b2db      	uxtb	r3, r3
 800b1a4:	2b18      	cmp	r3, #24
 800b1a6:	d831      	bhi.n	800b20c <__gethex+0x146>
 800b1a8:	f1a0 0210 	sub.w	r2, r0, #16
 800b1ac:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b1b0:	f7ff ff74 	bl	800b09c <__hexdig_fun>
 800b1b4:	1e43      	subs	r3, r0, #1
 800b1b6:	b2db      	uxtb	r3, r3
 800b1b8:	2b18      	cmp	r3, #24
 800b1ba:	d922      	bls.n	800b202 <__gethex+0x13c>
 800b1bc:	f1b9 0f00 	cmp.w	r9, #0
 800b1c0:	d000      	beq.n	800b1c4 <__gethex+0xfe>
 800b1c2:	4252      	negs	r2, r2
 800b1c4:	4414      	add	r4, r2
 800b1c6:	f8ca 1000 	str.w	r1, [sl]
 800b1ca:	b30d      	cbz	r5, 800b210 <__gethex+0x14a>
 800b1cc:	f1bb 0f00 	cmp.w	fp, #0
 800b1d0:	bf0c      	ite	eq
 800b1d2:	2706      	moveq	r7, #6
 800b1d4:	2700      	movne	r7, #0
 800b1d6:	4638      	mov	r0, r7
 800b1d8:	b00b      	add	sp, #44	; 0x2c
 800b1da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1de:	f10b 0b01 	add.w	fp, fp, #1
 800b1e2:	e78a      	b.n	800b0fa <__gethex+0x34>
 800b1e4:	2500      	movs	r5, #0
 800b1e6:	462c      	mov	r4, r5
 800b1e8:	e7ae      	b.n	800b148 <__gethex+0x82>
 800b1ea:	463e      	mov	r6, r7
 800b1ec:	2501      	movs	r5, #1
 800b1ee:	e7c7      	b.n	800b180 <__gethex+0xba>
 800b1f0:	4604      	mov	r4, r0
 800b1f2:	e7fb      	b.n	800b1ec <__gethex+0x126>
 800b1f4:	f04f 0900 	mov.w	r9, #0
 800b1f8:	1cb1      	adds	r1, r6, #2
 800b1fa:	e7ce      	b.n	800b19a <__gethex+0xd4>
 800b1fc:	f04f 0901 	mov.w	r9, #1
 800b200:	e7fa      	b.n	800b1f8 <__gethex+0x132>
 800b202:	230a      	movs	r3, #10
 800b204:	fb03 0202 	mla	r2, r3, r2, r0
 800b208:	3a10      	subs	r2, #16
 800b20a:	e7cf      	b.n	800b1ac <__gethex+0xe6>
 800b20c:	4631      	mov	r1, r6
 800b20e:	e7da      	b.n	800b1c6 <__gethex+0x100>
 800b210:	1bf3      	subs	r3, r6, r7
 800b212:	3b01      	subs	r3, #1
 800b214:	4629      	mov	r1, r5
 800b216:	2b07      	cmp	r3, #7
 800b218:	dc49      	bgt.n	800b2ae <__gethex+0x1e8>
 800b21a:	9802      	ldr	r0, [sp, #8]
 800b21c:	f000 fa63 	bl	800b6e6 <_Balloc>
 800b220:	9b01      	ldr	r3, [sp, #4]
 800b222:	f100 0914 	add.w	r9, r0, #20
 800b226:	f04f 0b00 	mov.w	fp, #0
 800b22a:	f1c3 0301 	rsb	r3, r3, #1
 800b22e:	4605      	mov	r5, r0
 800b230:	f8cd 9010 	str.w	r9, [sp, #16]
 800b234:	46da      	mov	sl, fp
 800b236:	9308      	str	r3, [sp, #32]
 800b238:	42b7      	cmp	r7, r6
 800b23a:	d33b      	bcc.n	800b2b4 <__gethex+0x1ee>
 800b23c:	9804      	ldr	r0, [sp, #16]
 800b23e:	f840 ab04 	str.w	sl, [r0], #4
 800b242:	eba0 0009 	sub.w	r0, r0, r9
 800b246:	1080      	asrs	r0, r0, #2
 800b248:	6128      	str	r0, [r5, #16]
 800b24a:	0147      	lsls	r7, r0, #5
 800b24c:	4650      	mov	r0, sl
 800b24e:	f000 fb0e 	bl	800b86e <__hi0bits>
 800b252:	f8d8 6000 	ldr.w	r6, [r8]
 800b256:	1a3f      	subs	r7, r7, r0
 800b258:	42b7      	cmp	r7, r6
 800b25a:	dd64      	ble.n	800b326 <__gethex+0x260>
 800b25c:	1bbf      	subs	r7, r7, r6
 800b25e:	4639      	mov	r1, r7
 800b260:	4628      	mov	r0, r5
 800b262:	f000 fe1d 	bl	800bea0 <__any_on>
 800b266:	4682      	mov	sl, r0
 800b268:	b178      	cbz	r0, 800b28a <__gethex+0x1c4>
 800b26a:	1e7b      	subs	r3, r7, #1
 800b26c:	1159      	asrs	r1, r3, #5
 800b26e:	f003 021f 	and.w	r2, r3, #31
 800b272:	f04f 0a01 	mov.w	sl, #1
 800b276:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800b27a:	fa0a f202 	lsl.w	r2, sl, r2
 800b27e:	420a      	tst	r2, r1
 800b280:	d003      	beq.n	800b28a <__gethex+0x1c4>
 800b282:	4553      	cmp	r3, sl
 800b284:	dc46      	bgt.n	800b314 <__gethex+0x24e>
 800b286:	f04f 0a02 	mov.w	sl, #2
 800b28a:	4639      	mov	r1, r7
 800b28c:	4628      	mov	r0, r5
 800b28e:	f7ff fecb 	bl	800b028 <rshift>
 800b292:	443c      	add	r4, r7
 800b294:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b298:	42a3      	cmp	r3, r4
 800b29a:	da52      	bge.n	800b342 <__gethex+0x27c>
 800b29c:	4629      	mov	r1, r5
 800b29e:	9802      	ldr	r0, [sp, #8]
 800b2a0:	f000 fa55 	bl	800b74e <_Bfree>
 800b2a4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b2a6:	2300      	movs	r3, #0
 800b2a8:	6013      	str	r3, [r2, #0]
 800b2aa:	27a3      	movs	r7, #163	; 0xa3
 800b2ac:	e793      	b.n	800b1d6 <__gethex+0x110>
 800b2ae:	3101      	adds	r1, #1
 800b2b0:	105b      	asrs	r3, r3, #1
 800b2b2:	e7b0      	b.n	800b216 <__gethex+0x150>
 800b2b4:	1e73      	subs	r3, r6, #1
 800b2b6:	9305      	str	r3, [sp, #20]
 800b2b8:	9a07      	ldr	r2, [sp, #28]
 800b2ba:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b2be:	4293      	cmp	r3, r2
 800b2c0:	d018      	beq.n	800b2f4 <__gethex+0x22e>
 800b2c2:	f1bb 0f20 	cmp.w	fp, #32
 800b2c6:	d107      	bne.n	800b2d8 <__gethex+0x212>
 800b2c8:	9b04      	ldr	r3, [sp, #16]
 800b2ca:	f8c3 a000 	str.w	sl, [r3]
 800b2ce:	3304      	adds	r3, #4
 800b2d0:	f04f 0a00 	mov.w	sl, #0
 800b2d4:	9304      	str	r3, [sp, #16]
 800b2d6:	46d3      	mov	fp, sl
 800b2d8:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800b2dc:	f7ff fede 	bl	800b09c <__hexdig_fun>
 800b2e0:	f000 000f 	and.w	r0, r0, #15
 800b2e4:	fa00 f00b 	lsl.w	r0, r0, fp
 800b2e8:	ea4a 0a00 	orr.w	sl, sl, r0
 800b2ec:	f10b 0b04 	add.w	fp, fp, #4
 800b2f0:	9b05      	ldr	r3, [sp, #20]
 800b2f2:	e00d      	b.n	800b310 <__gethex+0x24a>
 800b2f4:	9b05      	ldr	r3, [sp, #20]
 800b2f6:	9a08      	ldr	r2, [sp, #32]
 800b2f8:	4413      	add	r3, r2
 800b2fa:	42bb      	cmp	r3, r7
 800b2fc:	d3e1      	bcc.n	800b2c2 <__gethex+0x1fc>
 800b2fe:	4618      	mov	r0, r3
 800b300:	9a01      	ldr	r2, [sp, #4]
 800b302:	9903      	ldr	r1, [sp, #12]
 800b304:	9309      	str	r3, [sp, #36]	; 0x24
 800b306:	f001 f805 	bl	800c314 <strncmp>
 800b30a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b30c:	2800      	cmp	r0, #0
 800b30e:	d1d8      	bne.n	800b2c2 <__gethex+0x1fc>
 800b310:	461e      	mov	r6, r3
 800b312:	e791      	b.n	800b238 <__gethex+0x172>
 800b314:	1eb9      	subs	r1, r7, #2
 800b316:	4628      	mov	r0, r5
 800b318:	f000 fdc2 	bl	800bea0 <__any_on>
 800b31c:	2800      	cmp	r0, #0
 800b31e:	d0b2      	beq.n	800b286 <__gethex+0x1c0>
 800b320:	f04f 0a03 	mov.w	sl, #3
 800b324:	e7b1      	b.n	800b28a <__gethex+0x1c4>
 800b326:	da09      	bge.n	800b33c <__gethex+0x276>
 800b328:	1bf7      	subs	r7, r6, r7
 800b32a:	4629      	mov	r1, r5
 800b32c:	463a      	mov	r2, r7
 800b32e:	9802      	ldr	r0, [sp, #8]
 800b330:	f000 fbd8 	bl	800bae4 <__lshift>
 800b334:	1be4      	subs	r4, r4, r7
 800b336:	4605      	mov	r5, r0
 800b338:	f100 0914 	add.w	r9, r0, #20
 800b33c:	f04f 0a00 	mov.w	sl, #0
 800b340:	e7a8      	b.n	800b294 <__gethex+0x1ce>
 800b342:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800b346:	42a0      	cmp	r0, r4
 800b348:	dd6a      	ble.n	800b420 <__gethex+0x35a>
 800b34a:	1b04      	subs	r4, r0, r4
 800b34c:	42a6      	cmp	r6, r4
 800b34e:	dc2e      	bgt.n	800b3ae <__gethex+0x2e8>
 800b350:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b354:	2b02      	cmp	r3, #2
 800b356:	d022      	beq.n	800b39e <__gethex+0x2d8>
 800b358:	2b03      	cmp	r3, #3
 800b35a:	d024      	beq.n	800b3a6 <__gethex+0x2e0>
 800b35c:	2b01      	cmp	r3, #1
 800b35e:	d115      	bne.n	800b38c <__gethex+0x2c6>
 800b360:	42a6      	cmp	r6, r4
 800b362:	d113      	bne.n	800b38c <__gethex+0x2c6>
 800b364:	2e01      	cmp	r6, #1
 800b366:	dc0b      	bgt.n	800b380 <__gethex+0x2ba>
 800b368:	9a06      	ldr	r2, [sp, #24]
 800b36a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b36e:	6013      	str	r3, [r2, #0]
 800b370:	2301      	movs	r3, #1
 800b372:	612b      	str	r3, [r5, #16]
 800b374:	f8c9 3000 	str.w	r3, [r9]
 800b378:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b37a:	2762      	movs	r7, #98	; 0x62
 800b37c:	601d      	str	r5, [r3, #0]
 800b37e:	e72a      	b.n	800b1d6 <__gethex+0x110>
 800b380:	1e71      	subs	r1, r6, #1
 800b382:	4628      	mov	r0, r5
 800b384:	f000 fd8c 	bl	800bea0 <__any_on>
 800b388:	2800      	cmp	r0, #0
 800b38a:	d1ed      	bne.n	800b368 <__gethex+0x2a2>
 800b38c:	4629      	mov	r1, r5
 800b38e:	9802      	ldr	r0, [sp, #8]
 800b390:	f000 f9dd 	bl	800b74e <_Bfree>
 800b394:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b396:	2300      	movs	r3, #0
 800b398:	6013      	str	r3, [r2, #0]
 800b39a:	2750      	movs	r7, #80	; 0x50
 800b39c:	e71b      	b.n	800b1d6 <__gethex+0x110>
 800b39e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b3a0:	2b00      	cmp	r3, #0
 800b3a2:	d0e1      	beq.n	800b368 <__gethex+0x2a2>
 800b3a4:	e7f2      	b.n	800b38c <__gethex+0x2c6>
 800b3a6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b3a8:	2b00      	cmp	r3, #0
 800b3aa:	d1dd      	bne.n	800b368 <__gethex+0x2a2>
 800b3ac:	e7ee      	b.n	800b38c <__gethex+0x2c6>
 800b3ae:	1e67      	subs	r7, r4, #1
 800b3b0:	f1ba 0f00 	cmp.w	sl, #0
 800b3b4:	d131      	bne.n	800b41a <__gethex+0x354>
 800b3b6:	b127      	cbz	r7, 800b3c2 <__gethex+0x2fc>
 800b3b8:	4639      	mov	r1, r7
 800b3ba:	4628      	mov	r0, r5
 800b3bc:	f000 fd70 	bl	800bea0 <__any_on>
 800b3c0:	4682      	mov	sl, r0
 800b3c2:	117a      	asrs	r2, r7, #5
 800b3c4:	2301      	movs	r3, #1
 800b3c6:	f007 071f 	and.w	r7, r7, #31
 800b3ca:	fa03 f707 	lsl.w	r7, r3, r7
 800b3ce:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 800b3d2:	4621      	mov	r1, r4
 800b3d4:	421f      	tst	r7, r3
 800b3d6:	4628      	mov	r0, r5
 800b3d8:	bf18      	it	ne
 800b3da:	f04a 0a02 	orrne.w	sl, sl, #2
 800b3de:	1b36      	subs	r6, r6, r4
 800b3e0:	f7ff fe22 	bl	800b028 <rshift>
 800b3e4:	f8d8 4004 	ldr.w	r4, [r8, #4]
 800b3e8:	2702      	movs	r7, #2
 800b3ea:	f1ba 0f00 	cmp.w	sl, #0
 800b3ee:	d048      	beq.n	800b482 <__gethex+0x3bc>
 800b3f0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b3f4:	2b02      	cmp	r3, #2
 800b3f6:	d015      	beq.n	800b424 <__gethex+0x35e>
 800b3f8:	2b03      	cmp	r3, #3
 800b3fa:	d017      	beq.n	800b42c <__gethex+0x366>
 800b3fc:	2b01      	cmp	r3, #1
 800b3fe:	d109      	bne.n	800b414 <__gethex+0x34e>
 800b400:	f01a 0f02 	tst.w	sl, #2
 800b404:	d006      	beq.n	800b414 <__gethex+0x34e>
 800b406:	f8d9 3000 	ldr.w	r3, [r9]
 800b40a:	ea4a 0a03 	orr.w	sl, sl, r3
 800b40e:	f01a 0f01 	tst.w	sl, #1
 800b412:	d10e      	bne.n	800b432 <__gethex+0x36c>
 800b414:	f047 0710 	orr.w	r7, r7, #16
 800b418:	e033      	b.n	800b482 <__gethex+0x3bc>
 800b41a:	f04f 0a01 	mov.w	sl, #1
 800b41e:	e7d0      	b.n	800b3c2 <__gethex+0x2fc>
 800b420:	2701      	movs	r7, #1
 800b422:	e7e2      	b.n	800b3ea <__gethex+0x324>
 800b424:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b426:	f1c3 0301 	rsb	r3, r3, #1
 800b42a:	9315      	str	r3, [sp, #84]	; 0x54
 800b42c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b42e:	2b00      	cmp	r3, #0
 800b430:	d0f0      	beq.n	800b414 <__gethex+0x34e>
 800b432:	f8d5 9010 	ldr.w	r9, [r5, #16]
 800b436:	f105 0314 	add.w	r3, r5, #20
 800b43a:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 800b43e:	eb03 010a 	add.w	r1, r3, sl
 800b442:	f04f 0c00 	mov.w	ip, #0
 800b446:	4618      	mov	r0, r3
 800b448:	f853 2b04 	ldr.w	r2, [r3], #4
 800b44c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800b450:	d01c      	beq.n	800b48c <__gethex+0x3c6>
 800b452:	3201      	adds	r2, #1
 800b454:	6002      	str	r2, [r0, #0]
 800b456:	2f02      	cmp	r7, #2
 800b458:	f105 0314 	add.w	r3, r5, #20
 800b45c:	d138      	bne.n	800b4d0 <__gethex+0x40a>
 800b45e:	f8d8 2000 	ldr.w	r2, [r8]
 800b462:	3a01      	subs	r2, #1
 800b464:	42b2      	cmp	r2, r6
 800b466:	d10a      	bne.n	800b47e <__gethex+0x3b8>
 800b468:	1171      	asrs	r1, r6, #5
 800b46a:	2201      	movs	r2, #1
 800b46c:	f006 061f 	and.w	r6, r6, #31
 800b470:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b474:	fa02 f606 	lsl.w	r6, r2, r6
 800b478:	421e      	tst	r6, r3
 800b47a:	bf18      	it	ne
 800b47c:	4617      	movne	r7, r2
 800b47e:	f047 0720 	orr.w	r7, r7, #32
 800b482:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b484:	601d      	str	r5, [r3, #0]
 800b486:	9b06      	ldr	r3, [sp, #24]
 800b488:	601c      	str	r4, [r3, #0]
 800b48a:	e6a4      	b.n	800b1d6 <__gethex+0x110>
 800b48c:	4299      	cmp	r1, r3
 800b48e:	f843 cc04 	str.w	ip, [r3, #-4]
 800b492:	d8d8      	bhi.n	800b446 <__gethex+0x380>
 800b494:	68ab      	ldr	r3, [r5, #8]
 800b496:	4599      	cmp	r9, r3
 800b498:	db12      	blt.n	800b4c0 <__gethex+0x3fa>
 800b49a:	6869      	ldr	r1, [r5, #4]
 800b49c:	9802      	ldr	r0, [sp, #8]
 800b49e:	3101      	adds	r1, #1
 800b4a0:	f000 f921 	bl	800b6e6 <_Balloc>
 800b4a4:	692a      	ldr	r2, [r5, #16]
 800b4a6:	3202      	adds	r2, #2
 800b4a8:	f105 010c 	add.w	r1, r5, #12
 800b4ac:	4683      	mov	fp, r0
 800b4ae:	0092      	lsls	r2, r2, #2
 800b4b0:	300c      	adds	r0, #12
 800b4b2:	f000 f90d 	bl	800b6d0 <memcpy>
 800b4b6:	4629      	mov	r1, r5
 800b4b8:	9802      	ldr	r0, [sp, #8]
 800b4ba:	f000 f948 	bl	800b74e <_Bfree>
 800b4be:	465d      	mov	r5, fp
 800b4c0:	692b      	ldr	r3, [r5, #16]
 800b4c2:	1c5a      	adds	r2, r3, #1
 800b4c4:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800b4c8:	612a      	str	r2, [r5, #16]
 800b4ca:	2201      	movs	r2, #1
 800b4cc:	615a      	str	r2, [r3, #20]
 800b4ce:	e7c2      	b.n	800b456 <__gethex+0x390>
 800b4d0:	692a      	ldr	r2, [r5, #16]
 800b4d2:	454a      	cmp	r2, r9
 800b4d4:	dd0b      	ble.n	800b4ee <__gethex+0x428>
 800b4d6:	2101      	movs	r1, #1
 800b4d8:	4628      	mov	r0, r5
 800b4da:	f7ff fda5 	bl	800b028 <rshift>
 800b4de:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b4e2:	3401      	adds	r4, #1
 800b4e4:	42a3      	cmp	r3, r4
 800b4e6:	f6ff aed9 	blt.w	800b29c <__gethex+0x1d6>
 800b4ea:	2701      	movs	r7, #1
 800b4ec:	e7c7      	b.n	800b47e <__gethex+0x3b8>
 800b4ee:	f016 061f 	ands.w	r6, r6, #31
 800b4f2:	d0fa      	beq.n	800b4ea <__gethex+0x424>
 800b4f4:	449a      	add	sl, r3
 800b4f6:	f1c6 0620 	rsb	r6, r6, #32
 800b4fa:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800b4fe:	f000 f9b6 	bl	800b86e <__hi0bits>
 800b502:	42b0      	cmp	r0, r6
 800b504:	dbe7      	blt.n	800b4d6 <__gethex+0x410>
 800b506:	e7f0      	b.n	800b4ea <__gethex+0x424>

0800b508 <L_shift>:
 800b508:	f1c2 0208 	rsb	r2, r2, #8
 800b50c:	0092      	lsls	r2, r2, #2
 800b50e:	b570      	push	{r4, r5, r6, lr}
 800b510:	f1c2 0620 	rsb	r6, r2, #32
 800b514:	6843      	ldr	r3, [r0, #4]
 800b516:	6804      	ldr	r4, [r0, #0]
 800b518:	fa03 f506 	lsl.w	r5, r3, r6
 800b51c:	432c      	orrs	r4, r5
 800b51e:	40d3      	lsrs	r3, r2
 800b520:	6004      	str	r4, [r0, #0]
 800b522:	f840 3f04 	str.w	r3, [r0, #4]!
 800b526:	4288      	cmp	r0, r1
 800b528:	d3f4      	bcc.n	800b514 <L_shift+0xc>
 800b52a:	bd70      	pop	{r4, r5, r6, pc}

0800b52c <__match>:
 800b52c:	b530      	push	{r4, r5, lr}
 800b52e:	6803      	ldr	r3, [r0, #0]
 800b530:	3301      	adds	r3, #1
 800b532:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b536:	b914      	cbnz	r4, 800b53e <__match+0x12>
 800b538:	6003      	str	r3, [r0, #0]
 800b53a:	2001      	movs	r0, #1
 800b53c:	bd30      	pop	{r4, r5, pc}
 800b53e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b542:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800b546:	2d19      	cmp	r5, #25
 800b548:	bf98      	it	ls
 800b54a:	3220      	addls	r2, #32
 800b54c:	42a2      	cmp	r2, r4
 800b54e:	d0f0      	beq.n	800b532 <__match+0x6>
 800b550:	2000      	movs	r0, #0
 800b552:	e7f3      	b.n	800b53c <__match+0x10>

0800b554 <__hexnan>:
 800b554:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b558:	680b      	ldr	r3, [r1, #0]
 800b55a:	6801      	ldr	r1, [r0, #0]
 800b55c:	115f      	asrs	r7, r3, #5
 800b55e:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 800b562:	f013 031f 	ands.w	r3, r3, #31
 800b566:	b087      	sub	sp, #28
 800b568:	bf18      	it	ne
 800b56a:	3704      	addne	r7, #4
 800b56c:	2500      	movs	r5, #0
 800b56e:	1f3e      	subs	r6, r7, #4
 800b570:	4682      	mov	sl, r0
 800b572:	4690      	mov	r8, r2
 800b574:	9301      	str	r3, [sp, #4]
 800b576:	f847 5c04 	str.w	r5, [r7, #-4]
 800b57a:	46b1      	mov	r9, r6
 800b57c:	4634      	mov	r4, r6
 800b57e:	9502      	str	r5, [sp, #8]
 800b580:	46ab      	mov	fp, r5
 800b582:	784a      	ldrb	r2, [r1, #1]
 800b584:	1c4b      	adds	r3, r1, #1
 800b586:	9303      	str	r3, [sp, #12]
 800b588:	b342      	cbz	r2, 800b5dc <__hexnan+0x88>
 800b58a:	4610      	mov	r0, r2
 800b58c:	9105      	str	r1, [sp, #20]
 800b58e:	9204      	str	r2, [sp, #16]
 800b590:	f7ff fd84 	bl	800b09c <__hexdig_fun>
 800b594:	2800      	cmp	r0, #0
 800b596:	d143      	bne.n	800b620 <__hexnan+0xcc>
 800b598:	9a04      	ldr	r2, [sp, #16]
 800b59a:	9905      	ldr	r1, [sp, #20]
 800b59c:	2a20      	cmp	r2, #32
 800b59e:	d818      	bhi.n	800b5d2 <__hexnan+0x7e>
 800b5a0:	9b02      	ldr	r3, [sp, #8]
 800b5a2:	459b      	cmp	fp, r3
 800b5a4:	dd13      	ble.n	800b5ce <__hexnan+0x7a>
 800b5a6:	454c      	cmp	r4, r9
 800b5a8:	d206      	bcs.n	800b5b8 <__hexnan+0x64>
 800b5aa:	2d07      	cmp	r5, #7
 800b5ac:	dc04      	bgt.n	800b5b8 <__hexnan+0x64>
 800b5ae:	462a      	mov	r2, r5
 800b5b0:	4649      	mov	r1, r9
 800b5b2:	4620      	mov	r0, r4
 800b5b4:	f7ff ffa8 	bl	800b508 <L_shift>
 800b5b8:	4544      	cmp	r4, r8
 800b5ba:	d944      	bls.n	800b646 <__hexnan+0xf2>
 800b5bc:	2300      	movs	r3, #0
 800b5be:	f1a4 0904 	sub.w	r9, r4, #4
 800b5c2:	f844 3c04 	str.w	r3, [r4, #-4]
 800b5c6:	f8cd b008 	str.w	fp, [sp, #8]
 800b5ca:	464c      	mov	r4, r9
 800b5cc:	461d      	mov	r5, r3
 800b5ce:	9903      	ldr	r1, [sp, #12]
 800b5d0:	e7d7      	b.n	800b582 <__hexnan+0x2e>
 800b5d2:	2a29      	cmp	r2, #41	; 0x29
 800b5d4:	d14a      	bne.n	800b66c <__hexnan+0x118>
 800b5d6:	3102      	adds	r1, #2
 800b5d8:	f8ca 1000 	str.w	r1, [sl]
 800b5dc:	f1bb 0f00 	cmp.w	fp, #0
 800b5e0:	d044      	beq.n	800b66c <__hexnan+0x118>
 800b5e2:	454c      	cmp	r4, r9
 800b5e4:	d206      	bcs.n	800b5f4 <__hexnan+0xa0>
 800b5e6:	2d07      	cmp	r5, #7
 800b5e8:	dc04      	bgt.n	800b5f4 <__hexnan+0xa0>
 800b5ea:	462a      	mov	r2, r5
 800b5ec:	4649      	mov	r1, r9
 800b5ee:	4620      	mov	r0, r4
 800b5f0:	f7ff ff8a 	bl	800b508 <L_shift>
 800b5f4:	4544      	cmp	r4, r8
 800b5f6:	d928      	bls.n	800b64a <__hexnan+0xf6>
 800b5f8:	4643      	mov	r3, r8
 800b5fa:	f854 2b04 	ldr.w	r2, [r4], #4
 800b5fe:	f843 2b04 	str.w	r2, [r3], #4
 800b602:	42a6      	cmp	r6, r4
 800b604:	d2f9      	bcs.n	800b5fa <__hexnan+0xa6>
 800b606:	2200      	movs	r2, #0
 800b608:	f843 2b04 	str.w	r2, [r3], #4
 800b60c:	429e      	cmp	r6, r3
 800b60e:	d2fb      	bcs.n	800b608 <__hexnan+0xb4>
 800b610:	6833      	ldr	r3, [r6, #0]
 800b612:	b91b      	cbnz	r3, 800b61c <__hexnan+0xc8>
 800b614:	4546      	cmp	r6, r8
 800b616:	d127      	bne.n	800b668 <__hexnan+0x114>
 800b618:	2301      	movs	r3, #1
 800b61a:	6033      	str	r3, [r6, #0]
 800b61c:	2005      	movs	r0, #5
 800b61e:	e026      	b.n	800b66e <__hexnan+0x11a>
 800b620:	3501      	adds	r5, #1
 800b622:	2d08      	cmp	r5, #8
 800b624:	f10b 0b01 	add.w	fp, fp, #1
 800b628:	dd06      	ble.n	800b638 <__hexnan+0xe4>
 800b62a:	4544      	cmp	r4, r8
 800b62c:	d9cf      	bls.n	800b5ce <__hexnan+0x7a>
 800b62e:	2300      	movs	r3, #0
 800b630:	f844 3c04 	str.w	r3, [r4, #-4]
 800b634:	2501      	movs	r5, #1
 800b636:	3c04      	subs	r4, #4
 800b638:	6822      	ldr	r2, [r4, #0]
 800b63a:	f000 000f 	and.w	r0, r0, #15
 800b63e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800b642:	6020      	str	r0, [r4, #0]
 800b644:	e7c3      	b.n	800b5ce <__hexnan+0x7a>
 800b646:	2508      	movs	r5, #8
 800b648:	e7c1      	b.n	800b5ce <__hexnan+0x7a>
 800b64a:	9b01      	ldr	r3, [sp, #4]
 800b64c:	2b00      	cmp	r3, #0
 800b64e:	d0df      	beq.n	800b610 <__hexnan+0xbc>
 800b650:	f04f 32ff 	mov.w	r2, #4294967295
 800b654:	f1c3 0320 	rsb	r3, r3, #32
 800b658:	fa22 f303 	lsr.w	r3, r2, r3
 800b65c:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800b660:	401a      	ands	r2, r3
 800b662:	f847 2c04 	str.w	r2, [r7, #-4]
 800b666:	e7d3      	b.n	800b610 <__hexnan+0xbc>
 800b668:	3e04      	subs	r6, #4
 800b66a:	e7d1      	b.n	800b610 <__hexnan+0xbc>
 800b66c:	2004      	movs	r0, #4
 800b66e:	b007      	add	sp, #28
 800b670:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b674 <__locale_ctype_ptr_l>:
 800b674:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800b678:	4770      	bx	lr

0800b67a <__localeconv_l>:
 800b67a:	30f0      	adds	r0, #240	; 0xf0
 800b67c:	4770      	bx	lr
	...

0800b680 <_localeconv_r>:
 800b680:	4b04      	ldr	r3, [pc, #16]	; (800b694 <_localeconv_r+0x14>)
 800b682:	681b      	ldr	r3, [r3, #0]
 800b684:	6a18      	ldr	r0, [r3, #32]
 800b686:	4b04      	ldr	r3, [pc, #16]	; (800b698 <_localeconv_r+0x18>)
 800b688:	2800      	cmp	r0, #0
 800b68a:	bf08      	it	eq
 800b68c:	4618      	moveq	r0, r3
 800b68e:	30f0      	adds	r0, #240	; 0xf0
 800b690:	4770      	bx	lr
 800b692:	bf00      	nop
 800b694:	20000010 	.word	0x20000010
 800b698:	20000074 	.word	0x20000074

0800b69c <malloc>:
 800b69c:	4b02      	ldr	r3, [pc, #8]	; (800b6a8 <malloc+0xc>)
 800b69e:	4601      	mov	r1, r0
 800b6a0:	6818      	ldr	r0, [r3, #0]
 800b6a2:	f000 bc7b 	b.w	800bf9c <_malloc_r>
 800b6a6:	bf00      	nop
 800b6a8:	20000010 	.word	0x20000010

0800b6ac <__ascii_mbtowc>:
 800b6ac:	b082      	sub	sp, #8
 800b6ae:	b901      	cbnz	r1, 800b6b2 <__ascii_mbtowc+0x6>
 800b6b0:	a901      	add	r1, sp, #4
 800b6b2:	b142      	cbz	r2, 800b6c6 <__ascii_mbtowc+0x1a>
 800b6b4:	b14b      	cbz	r3, 800b6ca <__ascii_mbtowc+0x1e>
 800b6b6:	7813      	ldrb	r3, [r2, #0]
 800b6b8:	600b      	str	r3, [r1, #0]
 800b6ba:	7812      	ldrb	r2, [r2, #0]
 800b6bc:	1c10      	adds	r0, r2, #0
 800b6be:	bf18      	it	ne
 800b6c0:	2001      	movne	r0, #1
 800b6c2:	b002      	add	sp, #8
 800b6c4:	4770      	bx	lr
 800b6c6:	4610      	mov	r0, r2
 800b6c8:	e7fb      	b.n	800b6c2 <__ascii_mbtowc+0x16>
 800b6ca:	f06f 0001 	mvn.w	r0, #1
 800b6ce:	e7f8      	b.n	800b6c2 <__ascii_mbtowc+0x16>

0800b6d0 <memcpy>:
 800b6d0:	b510      	push	{r4, lr}
 800b6d2:	1e43      	subs	r3, r0, #1
 800b6d4:	440a      	add	r2, r1
 800b6d6:	4291      	cmp	r1, r2
 800b6d8:	d100      	bne.n	800b6dc <memcpy+0xc>
 800b6da:	bd10      	pop	{r4, pc}
 800b6dc:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b6e0:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b6e4:	e7f7      	b.n	800b6d6 <memcpy+0x6>

0800b6e6 <_Balloc>:
 800b6e6:	b570      	push	{r4, r5, r6, lr}
 800b6e8:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800b6ea:	4604      	mov	r4, r0
 800b6ec:	460e      	mov	r6, r1
 800b6ee:	b93d      	cbnz	r5, 800b700 <_Balloc+0x1a>
 800b6f0:	2010      	movs	r0, #16
 800b6f2:	f7ff ffd3 	bl	800b69c <malloc>
 800b6f6:	6260      	str	r0, [r4, #36]	; 0x24
 800b6f8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800b6fc:	6005      	str	r5, [r0, #0]
 800b6fe:	60c5      	str	r5, [r0, #12]
 800b700:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800b702:	68eb      	ldr	r3, [r5, #12]
 800b704:	b183      	cbz	r3, 800b728 <_Balloc+0x42>
 800b706:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b708:	68db      	ldr	r3, [r3, #12]
 800b70a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800b70e:	b9b8      	cbnz	r0, 800b740 <_Balloc+0x5a>
 800b710:	2101      	movs	r1, #1
 800b712:	fa01 f506 	lsl.w	r5, r1, r6
 800b716:	1d6a      	adds	r2, r5, #5
 800b718:	0092      	lsls	r2, r2, #2
 800b71a:	4620      	mov	r0, r4
 800b71c:	f000 fbe1 	bl	800bee2 <_calloc_r>
 800b720:	b160      	cbz	r0, 800b73c <_Balloc+0x56>
 800b722:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800b726:	e00e      	b.n	800b746 <_Balloc+0x60>
 800b728:	2221      	movs	r2, #33	; 0x21
 800b72a:	2104      	movs	r1, #4
 800b72c:	4620      	mov	r0, r4
 800b72e:	f000 fbd8 	bl	800bee2 <_calloc_r>
 800b732:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b734:	60e8      	str	r0, [r5, #12]
 800b736:	68db      	ldr	r3, [r3, #12]
 800b738:	2b00      	cmp	r3, #0
 800b73a:	d1e4      	bne.n	800b706 <_Balloc+0x20>
 800b73c:	2000      	movs	r0, #0
 800b73e:	bd70      	pop	{r4, r5, r6, pc}
 800b740:	6802      	ldr	r2, [r0, #0]
 800b742:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800b746:	2300      	movs	r3, #0
 800b748:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b74c:	e7f7      	b.n	800b73e <_Balloc+0x58>

0800b74e <_Bfree>:
 800b74e:	b570      	push	{r4, r5, r6, lr}
 800b750:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800b752:	4606      	mov	r6, r0
 800b754:	460d      	mov	r5, r1
 800b756:	b93c      	cbnz	r4, 800b768 <_Bfree+0x1a>
 800b758:	2010      	movs	r0, #16
 800b75a:	f7ff ff9f 	bl	800b69c <malloc>
 800b75e:	6270      	str	r0, [r6, #36]	; 0x24
 800b760:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b764:	6004      	str	r4, [r0, #0]
 800b766:	60c4      	str	r4, [r0, #12]
 800b768:	b13d      	cbz	r5, 800b77a <_Bfree+0x2c>
 800b76a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800b76c:	686a      	ldr	r2, [r5, #4]
 800b76e:	68db      	ldr	r3, [r3, #12]
 800b770:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b774:	6029      	str	r1, [r5, #0]
 800b776:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800b77a:	bd70      	pop	{r4, r5, r6, pc}

0800b77c <__multadd>:
 800b77c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b780:	690d      	ldr	r5, [r1, #16]
 800b782:	461f      	mov	r7, r3
 800b784:	4606      	mov	r6, r0
 800b786:	460c      	mov	r4, r1
 800b788:	f101 0c14 	add.w	ip, r1, #20
 800b78c:	2300      	movs	r3, #0
 800b78e:	f8dc 0000 	ldr.w	r0, [ip]
 800b792:	b281      	uxth	r1, r0
 800b794:	fb02 7101 	mla	r1, r2, r1, r7
 800b798:	0c0f      	lsrs	r7, r1, #16
 800b79a:	0c00      	lsrs	r0, r0, #16
 800b79c:	fb02 7000 	mla	r0, r2, r0, r7
 800b7a0:	b289      	uxth	r1, r1
 800b7a2:	3301      	adds	r3, #1
 800b7a4:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800b7a8:	429d      	cmp	r5, r3
 800b7aa:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800b7ae:	f84c 1b04 	str.w	r1, [ip], #4
 800b7b2:	dcec      	bgt.n	800b78e <__multadd+0x12>
 800b7b4:	b1d7      	cbz	r7, 800b7ec <__multadd+0x70>
 800b7b6:	68a3      	ldr	r3, [r4, #8]
 800b7b8:	42ab      	cmp	r3, r5
 800b7ba:	dc12      	bgt.n	800b7e2 <__multadd+0x66>
 800b7bc:	6861      	ldr	r1, [r4, #4]
 800b7be:	4630      	mov	r0, r6
 800b7c0:	3101      	adds	r1, #1
 800b7c2:	f7ff ff90 	bl	800b6e6 <_Balloc>
 800b7c6:	6922      	ldr	r2, [r4, #16]
 800b7c8:	3202      	adds	r2, #2
 800b7ca:	f104 010c 	add.w	r1, r4, #12
 800b7ce:	4680      	mov	r8, r0
 800b7d0:	0092      	lsls	r2, r2, #2
 800b7d2:	300c      	adds	r0, #12
 800b7d4:	f7ff ff7c 	bl	800b6d0 <memcpy>
 800b7d8:	4621      	mov	r1, r4
 800b7da:	4630      	mov	r0, r6
 800b7dc:	f7ff ffb7 	bl	800b74e <_Bfree>
 800b7e0:	4644      	mov	r4, r8
 800b7e2:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b7e6:	3501      	adds	r5, #1
 800b7e8:	615f      	str	r7, [r3, #20]
 800b7ea:	6125      	str	r5, [r4, #16]
 800b7ec:	4620      	mov	r0, r4
 800b7ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800b7f2 <__s2b>:
 800b7f2:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b7f6:	460c      	mov	r4, r1
 800b7f8:	4615      	mov	r5, r2
 800b7fa:	461f      	mov	r7, r3
 800b7fc:	2209      	movs	r2, #9
 800b7fe:	3308      	adds	r3, #8
 800b800:	4606      	mov	r6, r0
 800b802:	fb93 f3f2 	sdiv	r3, r3, r2
 800b806:	2100      	movs	r1, #0
 800b808:	2201      	movs	r2, #1
 800b80a:	429a      	cmp	r2, r3
 800b80c:	db20      	blt.n	800b850 <__s2b+0x5e>
 800b80e:	4630      	mov	r0, r6
 800b810:	f7ff ff69 	bl	800b6e6 <_Balloc>
 800b814:	9b08      	ldr	r3, [sp, #32]
 800b816:	6143      	str	r3, [r0, #20]
 800b818:	2d09      	cmp	r5, #9
 800b81a:	f04f 0301 	mov.w	r3, #1
 800b81e:	6103      	str	r3, [r0, #16]
 800b820:	dd19      	ble.n	800b856 <__s2b+0x64>
 800b822:	f104 0809 	add.w	r8, r4, #9
 800b826:	46c1      	mov	r9, r8
 800b828:	442c      	add	r4, r5
 800b82a:	f819 3b01 	ldrb.w	r3, [r9], #1
 800b82e:	4601      	mov	r1, r0
 800b830:	3b30      	subs	r3, #48	; 0x30
 800b832:	220a      	movs	r2, #10
 800b834:	4630      	mov	r0, r6
 800b836:	f7ff ffa1 	bl	800b77c <__multadd>
 800b83a:	45a1      	cmp	r9, r4
 800b83c:	d1f5      	bne.n	800b82a <__s2b+0x38>
 800b83e:	eb08 0405 	add.w	r4, r8, r5
 800b842:	3c08      	subs	r4, #8
 800b844:	1b2d      	subs	r5, r5, r4
 800b846:	1963      	adds	r3, r4, r5
 800b848:	42bb      	cmp	r3, r7
 800b84a:	db07      	blt.n	800b85c <__s2b+0x6a>
 800b84c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b850:	0052      	lsls	r2, r2, #1
 800b852:	3101      	adds	r1, #1
 800b854:	e7d9      	b.n	800b80a <__s2b+0x18>
 800b856:	340a      	adds	r4, #10
 800b858:	2509      	movs	r5, #9
 800b85a:	e7f3      	b.n	800b844 <__s2b+0x52>
 800b85c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b860:	4601      	mov	r1, r0
 800b862:	3b30      	subs	r3, #48	; 0x30
 800b864:	220a      	movs	r2, #10
 800b866:	4630      	mov	r0, r6
 800b868:	f7ff ff88 	bl	800b77c <__multadd>
 800b86c:	e7eb      	b.n	800b846 <__s2b+0x54>

0800b86e <__hi0bits>:
 800b86e:	0c02      	lsrs	r2, r0, #16
 800b870:	0412      	lsls	r2, r2, #16
 800b872:	4603      	mov	r3, r0
 800b874:	b9b2      	cbnz	r2, 800b8a4 <__hi0bits+0x36>
 800b876:	0403      	lsls	r3, r0, #16
 800b878:	2010      	movs	r0, #16
 800b87a:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800b87e:	bf04      	itt	eq
 800b880:	021b      	lsleq	r3, r3, #8
 800b882:	3008      	addeq	r0, #8
 800b884:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800b888:	bf04      	itt	eq
 800b88a:	011b      	lsleq	r3, r3, #4
 800b88c:	3004      	addeq	r0, #4
 800b88e:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800b892:	bf04      	itt	eq
 800b894:	009b      	lsleq	r3, r3, #2
 800b896:	3002      	addeq	r0, #2
 800b898:	2b00      	cmp	r3, #0
 800b89a:	db06      	blt.n	800b8aa <__hi0bits+0x3c>
 800b89c:	005b      	lsls	r3, r3, #1
 800b89e:	d503      	bpl.n	800b8a8 <__hi0bits+0x3a>
 800b8a0:	3001      	adds	r0, #1
 800b8a2:	4770      	bx	lr
 800b8a4:	2000      	movs	r0, #0
 800b8a6:	e7e8      	b.n	800b87a <__hi0bits+0xc>
 800b8a8:	2020      	movs	r0, #32
 800b8aa:	4770      	bx	lr

0800b8ac <__lo0bits>:
 800b8ac:	6803      	ldr	r3, [r0, #0]
 800b8ae:	f013 0207 	ands.w	r2, r3, #7
 800b8b2:	4601      	mov	r1, r0
 800b8b4:	d00b      	beq.n	800b8ce <__lo0bits+0x22>
 800b8b6:	07da      	lsls	r2, r3, #31
 800b8b8:	d423      	bmi.n	800b902 <__lo0bits+0x56>
 800b8ba:	0798      	lsls	r0, r3, #30
 800b8bc:	bf49      	itett	mi
 800b8be:	085b      	lsrmi	r3, r3, #1
 800b8c0:	089b      	lsrpl	r3, r3, #2
 800b8c2:	2001      	movmi	r0, #1
 800b8c4:	600b      	strmi	r3, [r1, #0]
 800b8c6:	bf5c      	itt	pl
 800b8c8:	600b      	strpl	r3, [r1, #0]
 800b8ca:	2002      	movpl	r0, #2
 800b8cc:	4770      	bx	lr
 800b8ce:	b298      	uxth	r0, r3
 800b8d0:	b9a8      	cbnz	r0, 800b8fe <__lo0bits+0x52>
 800b8d2:	0c1b      	lsrs	r3, r3, #16
 800b8d4:	2010      	movs	r0, #16
 800b8d6:	f013 0fff 	tst.w	r3, #255	; 0xff
 800b8da:	bf04      	itt	eq
 800b8dc:	0a1b      	lsreq	r3, r3, #8
 800b8de:	3008      	addeq	r0, #8
 800b8e0:	071a      	lsls	r2, r3, #28
 800b8e2:	bf04      	itt	eq
 800b8e4:	091b      	lsreq	r3, r3, #4
 800b8e6:	3004      	addeq	r0, #4
 800b8e8:	079a      	lsls	r2, r3, #30
 800b8ea:	bf04      	itt	eq
 800b8ec:	089b      	lsreq	r3, r3, #2
 800b8ee:	3002      	addeq	r0, #2
 800b8f0:	07da      	lsls	r2, r3, #31
 800b8f2:	d402      	bmi.n	800b8fa <__lo0bits+0x4e>
 800b8f4:	085b      	lsrs	r3, r3, #1
 800b8f6:	d006      	beq.n	800b906 <__lo0bits+0x5a>
 800b8f8:	3001      	adds	r0, #1
 800b8fa:	600b      	str	r3, [r1, #0]
 800b8fc:	4770      	bx	lr
 800b8fe:	4610      	mov	r0, r2
 800b900:	e7e9      	b.n	800b8d6 <__lo0bits+0x2a>
 800b902:	2000      	movs	r0, #0
 800b904:	4770      	bx	lr
 800b906:	2020      	movs	r0, #32
 800b908:	4770      	bx	lr

0800b90a <__i2b>:
 800b90a:	b510      	push	{r4, lr}
 800b90c:	460c      	mov	r4, r1
 800b90e:	2101      	movs	r1, #1
 800b910:	f7ff fee9 	bl	800b6e6 <_Balloc>
 800b914:	2201      	movs	r2, #1
 800b916:	6144      	str	r4, [r0, #20]
 800b918:	6102      	str	r2, [r0, #16]
 800b91a:	bd10      	pop	{r4, pc}

0800b91c <__multiply>:
 800b91c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b920:	4614      	mov	r4, r2
 800b922:	690a      	ldr	r2, [r1, #16]
 800b924:	6923      	ldr	r3, [r4, #16]
 800b926:	429a      	cmp	r2, r3
 800b928:	bfb8      	it	lt
 800b92a:	460b      	movlt	r3, r1
 800b92c:	4688      	mov	r8, r1
 800b92e:	bfbc      	itt	lt
 800b930:	46a0      	movlt	r8, r4
 800b932:	461c      	movlt	r4, r3
 800b934:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800b938:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800b93c:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b940:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800b944:	eb07 0609 	add.w	r6, r7, r9
 800b948:	42b3      	cmp	r3, r6
 800b94a:	bfb8      	it	lt
 800b94c:	3101      	addlt	r1, #1
 800b94e:	f7ff feca 	bl	800b6e6 <_Balloc>
 800b952:	f100 0514 	add.w	r5, r0, #20
 800b956:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800b95a:	462b      	mov	r3, r5
 800b95c:	2200      	movs	r2, #0
 800b95e:	4573      	cmp	r3, lr
 800b960:	d316      	bcc.n	800b990 <__multiply+0x74>
 800b962:	f104 0214 	add.w	r2, r4, #20
 800b966:	f108 0114 	add.w	r1, r8, #20
 800b96a:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800b96e:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800b972:	9300      	str	r3, [sp, #0]
 800b974:	9b00      	ldr	r3, [sp, #0]
 800b976:	9201      	str	r2, [sp, #4]
 800b978:	4293      	cmp	r3, r2
 800b97a:	d80c      	bhi.n	800b996 <__multiply+0x7a>
 800b97c:	2e00      	cmp	r6, #0
 800b97e:	dd03      	ble.n	800b988 <__multiply+0x6c>
 800b980:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800b984:	2b00      	cmp	r3, #0
 800b986:	d05d      	beq.n	800ba44 <__multiply+0x128>
 800b988:	6106      	str	r6, [r0, #16]
 800b98a:	b003      	add	sp, #12
 800b98c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b990:	f843 2b04 	str.w	r2, [r3], #4
 800b994:	e7e3      	b.n	800b95e <__multiply+0x42>
 800b996:	f8b2 b000 	ldrh.w	fp, [r2]
 800b99a:	f1bb 0f00 	cmp.w	fp, #0
 800b99e:	d023      	beq.n	800b9e8 <__multiply+0xcc>
 800b9a0:	4689      	mov	r9, r1
 800b9a2:	46ac      	mov	ip, r5
 800b9a4:	f04f 0800 	mov.w	r8, #0
 800b9a8:	f859 4b04 	ldr.w	r4, [r9], #4
 800b9ac:	f8dc a000 	ldr.w	sl, [ip]
 800b9b0:	b2a3      	uxth	r3, r4
 800b9b2:	fa1f fa8a 	uxth.w	sl, sl
 800b9b6:	fb0b a303 	mla	r3, fp, r3, sl
 800b9ba:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800b9be:	f8dc 4000 	ldr.w	r4, [ip]
 800b9c2:	4443      	add	r3, r8
 800b9c4:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800b9c8:	fb0b 840a 	mla	r4, fp, sl, r8
 800b9cc:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800b9d0:	46e2      	mov	sl, ip
 800b9d2:	b29b      	uxth	r3, r3
 800b9d4:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800b9d8:	454f      	cmp	r7, r9
 800b9da:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800b9de:	f84a 3b04 	str.w	r3, [sl], #4
 800b9e2:	d82b      	bhi.n	800ba3c <__multiply+0x120>
 800b9e4:	f8cc 8004 	str.w	r8, [ip, #4]
 800b9e8:	9b01      	ldr	r3, [sp, #4]
 800b9ea:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800b9ee:	3204      	adds	r2, #4
 800b9f0:	f1ba 0f00 	cmp.w	sl, #0
 800b9f4:	d020      	beq.n	800ba38 <__multiply+0x11c>
 800b9f6:	682b      	ldr	r3, [r5, #0]
 800b9f8:	4689      	mov	r9, r1
 800b9fa:	46a8      	mov	r8, r5
 800b9fc:	f04f 0b00 	mov.w	fp, #0
 800ba00:	f8b9 c000 	ldrh.w	ip, [r9]
 800ba04:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800ba08:	fb0a 440c 	mla	r4, sl, ip, r4
 800ba0c:	445c      	add	r4, fp
 800ba0e:	46c4      	mov	ip, r8
 800ba10:	b29b      	uxth	r3, r3
 800ba12:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800ba16:	f84c 3b04 	str.w	r3, [ip], #4
 800ba1a:	f859 3b04 	ldr.w	r3, [r9], #4
 800ba1e:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800ba22:	0c1b      	lsrs	r3, r3, #16
 800ba24:	fb0a b303 	mla	r3, sl, r3, fp
 800ba28:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800ba2c:	454f      	cmp	r7, r9
 800ba2e:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800ba32:	d805      	bhi.n	800ba40 <__multiply+0x124>
 800ba34:	f8c8 3004 	str.w	r3, [r8, #4]
 800ba38:	3504      	adds	r5, #4
 800ba3a:	e79b      	b.n	800b974 <__multiply+0x58>
 800ba3c:	46d4      	mov	ip, sl
 800ba3e:	e7b3      	b.n	800b9a8 <__multiply+0x8c>
 800ba40:	46e0      	mov	r8, ip
 800ba42:	e7dd      	b.n	800ba00 <__multiply+0xe4>
 800ba44:	3e01      	subs	r6, #1
 800ba46:	e799      	b.n	800b97c <__multiply+0x60>

0800ba48 <__pow5mult>:
 800ba48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ba4c:	4615      	mov	r5, r2
 800ba4e:	f012 0203 	ands.w	r2, r2, #3
 800ba52:	4606      	mov	r6, r0
 800ba54:	460f      	mov	r7, r1
 800ba56:	d007      	beq.n	800ba68 <__pow5mult+0x20>
 800ba58:	3a01      	subs	r2, #1
 800ba5a:	4c21      	ldr	r4, [pc, #132]	; (800bae0 <__pow5mult+0x98>)
 800ba5c:	2300      	movs	r3, #0
 800ba5e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ba62:	f7ff fe8b 	bl	800b77c <__multadd>
 800ba66:	4607      	mov	r7, r0
 800ba68:	10ad      	asrs	r5, r5, #2
 800ba6a:	d035      	beq.n	800bad8 <__pow5mult+0x90>
 800ba6c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800ba6e:	b93c      	cbnz	r4, 800ba80 <__pow5mult+0x38>
 800ba70:	2010      	movs	r0, #16
 800ba72:	f7ff fe13 	bl	800b69c <malloc>
 800ba76:	6270      	str	r0, [r6, #36]	; 0x24
 800ba78:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ba7c:	6004      	str	r4, [r0, #0]
 800ba7e:	60c4      	str	r4, [r0, #12]
 800ba80:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800ba84:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ba88:	b94c      	cbnz	r4, 800ba9e <__pow5mult+0x56>
 800ba8a:	f240 2171 	movw	r1, #625	; 0x271
 800ba8e:	4630      	mov	r0, r6
 800ba90:	f7ff ff3b 	bl	800b90a <__i2b>
 800ba94:	2300      	movs	r3, #0
 800ba96:	f8c8 0008 	str.w	r0, [r8, #8]
 800ba9a:	4604      	mov	r4, r0
 800ba9c:	6003      	str	r3, [r0, #0]
 800ba9e:	f04f 0800 	mov.w	r8, #0
 800baa2:	07eb      	lsls	r3, r5, #31
 800baa4:	d50a      	bpl.n	800babc <__pow5mult+0x74>
 800baa6:	4639      	mov	r1, r7
 800baa8:	4622      	mov	r2, r4
 800baaa:	4630      	mov	r0, r6
 800baac:	f7ff ff36 	bl	800b91c <__multiply>
 800bab0:	4639      	mov	r1, r7
 800bab2:	4681      	mov	r9, r0
 800bab4:	4630      	mov	r0, r6
 800bab6:	f7ff fe4a 	bl	800b74e <_Bfree>
 800baba:	464f      	mov	r7, r9
 800babc:	106d      	asrs	r5, r5, #1
 800babe:	d00b      	beq.n	800bad8 <__pow5mult+0x90>
 800bac0:	6820      	ldr	r0, [r4, #0]
 800bac2:	b938      	cbnz	r0, 800bad4 <__pow5mult+0x8c>
 800bac4:	4622      	mov	r2, r4
 800bac6:	4621      	mov	r1, r4
 800bac8:	4630      	mov	r0, r6
 800baca:	f7ff ff27 	bl	800b91c <__multiply>
 800bace:	6020      	str	r0, [r4, #0]
 800bad0:	f8c0 8000 	str.w	r8, [r0]
 800bad4:	4604      	mov	r4, r0
 800bad6:	e7e4      	b.n	800baa2 <__pow5mult+0x5a>
 800bad8:	4638      	mov	r0, r7
 800bada:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bade:	bf00      	nop
 800bae0:	0800cdb8 	.word	0x0800cdb8

0800bae4 <__lshift>:
 800bae4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bae8:	460c      	mov	r4, r1
 800baea:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800baee:	6923      	ldr	r3, [r4, #16]
 800baf0:	6849      	ldr	r1, [r1, #4]
 800baf2:	eb0a 0903 	add.w	r9, sl, r3
 800baf6:	68a3      	ldr	r3, [r4, #8]
 800baf8:	4607      	mov	r7, r0
 800bafa:	4616      	mov	r6, r2
 800bafc:	f109 0501 	add.w	r5, r9, #1
 800bb00:	42ab      	cmp	r3, r5
 800bb02:	db32      	blt.n	800bb6a <__lshift+0x86>
 800bb04:	4638      	mov	r0, r7
 800bb06:	f7ff fdee 	bl	800b6e6 <_Balloc>
 800bb0a:	2300      	movs	r3, #0
 800bb0c:	4680      	mov	r8, r0
 800bb0e:	f100 0114 	add.w	r1, r0, #20
 800bb12:	461a      	mov	r2, r3
 800bb14:	4553      	cmp	r3, sl
 800bb16:	db2b      	blt.n	800bb70 <__lshift+0x8c>
 800bb18:	6920      	ldr	r0, [r4, #16]
 800bb1a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800bb1e:	f104 0314 	add.w	r3, r4, #20
 800bb22:	f016 021f 	ands.w	r2, r6, #31
 800bb26:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800bb2a:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800bb2e:	d025      	beq.n	800bb7c <__lshift+0x98>
 800bb30:	f1c2 0e20 	rsb	lr, r2, #32
 800bb34:	2000      	movs	r0, #0
 800bb36:	681e      	ldr	r6, [r3, #0]
 800bb38:	468a      	mov	sl, r1
 800bb3a:	4096      	lsls	r6, r2
 800bb3c:	4330      	orrs	r0, r6
 800bb3e:	f84a 0b04 	str.w	r0, [sl], #4
 800bb42:	f853 0b04 	ldr.w	r0, [r3], #4
 800bb46:	459c      	cmp	ip, r3
 800bb48:	fa20 f00e 	lsr.w	r0, r0, lr
 800bb4c:	d814      	bhi.n	800bb78 <__lshift+0x94>
 800bb4e:	6048      	str	r0, [r1, #4]
 800bb50:	b108      	cbz	r0, 800bb56 <__lshift+0x72>
 800bb52:	f109 0502 	add.w	r5, r9, #2
 800bb56:	3d01      	subs	r5, #1
 800bb58:	4638      	mov	r0, r7
 800bb5a:	f8c8 5010 	str.w	r5, [r8, #16]
 800bb5e:	4621      	mov	r1, r4
 800bb60:	f7ff fdf5 	bl	800b74e <_Bfree>
 800bb64:	4640      	mov	r0, r8
 800bb66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bb6a:	3101      	adds	r1, #1
 800bb6c:	005b      	lsls	r3, r3, #1
 800bb6e:	e7c7      	b.n	800bb00 <__lshift+0x1c>
 800bb70:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800bb74:	3301      	adds	r3, #1
 800bb76:	e7cd      	b.n	800bb14 <__lshift+0x30>
 800bb78:	4651      	mov	r1, sl
 800bb7a:	e7dc      	b.n	800bb36 <__lshift+0x52>
 800bb7c:	3904      	subs	r1, #4
 800bb7e:	f853 2b04 	ldr.w	r2, [r3], #4
 800bb82:	f841 2f04 	str.w	r2, [r1, #4]!
 800bb86:	459c      	cmp	ip, r3
 800bb88:	d8f9      	bhi.n	800bb7e <__lshift+0x9a>
 800bb8a:	e7e4      	b.n	800bb56 <__lshift+0x72>

0800bb8c <__mcmp>:
 800bb8c:	6903      	ldr	r3, [r0, #16]
 800bb8e:	690a      	ldr	r2, [r1, #16]
 800bb90:	1a9b      	subs	r3, r3, r2
 800bb92:	b530      	push	{r4, r5, lr}
 800bb94:	d10c      	bne.n	800bbb0 <__mcmp+0x24>
 800bb96:	0092      	lsls	r2, r2, #2
 800bb98:	3014      	adds	r0, #20
 800bb9a:	3114      	adds	r1, #20
 800bb9c:	1884      	adds	r4, r0, r2
 800bb9e:	4411      	add	r1, r2
 800bba0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800bba4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800bba8:	4295      	cmp	r5, r2
 800bbaa:	d003      	beq.n	800bbb4 <__mcmp+0x28>
 800bbac:	d305      	bcc.n	800bbba <__mcmp+0x2e>
 800bbae:	2301      	movs	r3, #1
 800bbb0:	4618      	mov	r0, r3
 800bbb2:	bd30      	pop	{r4, r5, pc}
 800bbb4:	42a0      	cmp	r0, r4
 800bbb6:	d3f3      	bcc.n	800bba0 <__mcmp+0x14>
 800bbb8:	e7fa      	b.n	800bbb0 <__mcmp+0x24>
 800bbba:	f04f 33ff 	mov.w	r3, #4294967295
 800bbbe:	e7f7      	b.n	800bbb0 <__mcmp+0x24>

0800bbc0 <__mdiff>:
 800bbc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bbc4:	460d      	mov	r5, r1
 800bbc6:	4607      	mov	r7, r0
 800bbc8:	4611      	mov	r1, r2
 800bbca:	4628      	mov	r0, r5
 800bbcc:	4614      	mov	r4, r2
 800bbce:	f7ff ffdd 	bl	800bb8c <__mcmp>
 800bbd2:	1e06      	subs	r6, r0, #0
 800bbd4:	d108      	bne.n	800bbe8 <__mdiff+0x28>
 800bbd6:	4631      	mov	r1, r6
 800bbd8:	4638      	mov	r0, r7
 800bbda:	f7ff fd84 	bl	800b6e6 <_Balloc>
 800bbde:	2301      	movs	r3, #1
 800bbe0:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800bbe4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bbe8:	bfa4      	itt	ge
 800bbea:	4623      	movge	r3, r4
 800bbec:	462c      	movge	r4, r5
 800bbee:	4638      	mov	r0, r7
 800bbf0:	6861      	ldr	r1, [r4, #4]
 800bbf2:	bfa6      	itte	ge
 800bbf4:	461d      	movge	r5, r3
 800bbf6:	2600      	movge	r6, #0
 800bbf8:	2601      	movlt	r6, #1
 800bbfa:	f7ff fd74 	bl	800b6e6 <_Balloc>
 800bbfe:	692b      	ldr	r3, [r5, #16]
 800bc00:	60c6      	str	r6, [r0, #12]
 800bc02:	6926      	ldr	r6, [r4, #16]
 800bc04:	f105 0914 	add.w	r9, r5, #20
 800bc08:	f104 0214 	add.w	r2, r4, #20
 800bc0c:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800bc10:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800bc14:	f100 0514 	add.w	r5, r0, #20
 800bc18:	f04f 0e00 	mov.w	lr, #0
 800bc1c:	f852 ab04 	ldr.w	sl, [r2], #4
 800bc20:	f859 4b04 	ldr.w	r4, [r9], #4
 800bc24:	fa1e f18a 	uxtah	r1, lr, sl
 800bc28:	b2a3      	uxth	r3, r4
 800bc2a:	1ac9      	subs	r1, r1, r3
 800bc2c:	0c23      	lsrs	r3, r4, #16
 800bc2e:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800bc32:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800bc36:	b289      	uxth	r1, r1
 800bc38:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800bc3c:	45c8      	cmp	r8, r9
 800bc3e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800bc42:	4694      	mov	ip, r2
 800bc44:	f845 3b04 	str.w	r3, [r5], #4
 800bc48:	d8e8      	bhi.n	800bc1c <__mdiff+0x5c>
 800bc4a:	45bc      	cmp	ip, r7
 800bc4c:	d304      	bcc.n	800bc58 <__mdiff+0x98>
 800bc4e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800bc52:	b183      	cbz	r3, 800bc76 <__mdiff+0xb6>
 800bc54:	6106      	str	r6, [r0, #16]
 800bc56:	e7c5      	b.n	800bbe4 <__mdiff+0x24>
 800bc58:	f85c 1b04 	ldr.w	r1, [ip], #4
 800bc5c:	fa1e f381 	uxtah	r3, lr, r1
 800bc60:	141a      	asrs	r2, r3, #16
 800bc62:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800bc66:	b29b      	uxth	r3, r3
 800bc68:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bc6c:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800bc70:	f845 3b04 	str.w	r3, [r5], #4
 800bc74:	e7e9      	b.n	800bc4a <__mdiff+0x8a>
 800bc76:	3e01      	subs	r6, #1
 800bc78:	e7e9      	b.n	800bc4e <__mdiff+0x8e>
	...

0800bc7c <__ulp>:
 800bc7c:	4b12      	ldr	r3, [pc, #72]	; (800bcc8 <__ulp+0x4c>)
 800bc7e:	ee10 2a90 	vmov	r2, s1
 800bc82:	401a      	ands	r2, r3
 800bc84:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 800bc88:	2b00      	cmp	r3, #0
 800bc8a:	dd04      	ble.n	800bc96 <__ulp+0x1a>
 800bc8c:	2000      	movs	r0, #0
 800bc8e:	4619      	mov	r1, r3
 800bc90:	ec41 0b10 	vmov	d0, r0, r1
 800bc94:	4770      	bx	lr
 800bc96:	425b      	negs	r3, r3
 800bc98:	151b      	asrs	r3, r3, #20
 800bc9a:	2b13      	cmp	r3, #19
 800bc9c:	f04f 0000 	mov.w	r0, #0
 800bca0:	f04f 0100 	mov.w	r1, #0
 800bca4:	dc04      	bgt.n	800bcb0 <__ulp+0x34>
 800bca6:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800bcaa:	fa42 f103 	asr.w	r1, r2, r3
 800bcae:	e7ef      	b.n	800bc90 <__ulp+0x14>
 800bcb0:	3b14      	subs	r3, #20
 800bcb2:	2b1e      	cmp	r3, #30
 800bcb4:	f04f 0201 	mov.w	r2, #1
 800bcb8:	bfda      	itte	le
 800bcba:	f1c3 031f 	rsble	r3, r3, #31
 800bcbe:	fa02 f303 	lslle.w	r3, r2, r3
 800bcc2:	4613      	movgt	r3, r2
 800bcc4:	4618      	mov	r0, r3
 800bcc6:	e7e3      	b.n	800bc90 <__ulp+0x14>
 800bcc8:	7ff00000 	.word	0x7ff00000

0800bccc <__b2d>:
 800bccc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bcce:	6905      	ldr	r5, [r0, #16]
 800bcd0:	f100 0714 	add.w	r7, r0, #20
 800bcd4:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800bcd8:	1f2e      	subs	r6, r5, #4
 800bcda:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800bcde:	4620      	mov	r0, r4
 800bce0:	f7ff fdc5 	bl	800b86e <__hi0bits>
 800bce4:	f1c0 0320 	rsb	r3, r0, #32
 800bce8:	280a      	cmp	r0, #10
 800bcea:	600b      	str	r3, [r1, #0]
 800bcec:	f8df c074 	ldr.w	ip, [pc, #116]	; 800bd64 <__b2d+0x98>
 800bcf0:	dc14      	bgt.n	800bd1c <__b2d+0x50>
 800bcf2:	f1c0 0e0b 	rsb	lr, r0, #11
 800bcf6:	fa24 f10e 	lsr.w	r1, r4, lr
 800bcfa:	42b7      	cmp	r7, r6
 800bcfc:	ea41 030c 	orr.w	r3, r1, ip
 800bd00:	bf34      	ite	cc
 800bd02:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800bd06:	2100      	movcs	r1, #0
 800bd08:	3015      	adds	r0, #21
 800bd0a:	fa04 f000 	lsl.w	r0, r4, r0
 800bd0e:	fa21 f10e 	lsr.w	r1, r1, lr
 800bd12:	ea40 0201 	orr.w	r2, r0, r1
 800bd16:	ec43 2b10 	vmov	d0, r2, r3
 800bd1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bd1c:	42b7      	cmp	r7, r6
 800bd1e:	bf3a      	itte	cc
 800bd20:	f1a5 0608 	subcc.w	r6, r5, #8
 800bd24:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800bd28:	2100      	movcs	r1, #0
 800bd2a:	380b      	subs	r0, #11
 800bd2c:	d015      	beq.n	800bd5a <__b2d+0x8e>
 800bd2e:	4084      	lsls	r4, r0
 800bd30:	f1c0 0520 	rsb	r5, r0, #32
 800bd34:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 800bd38:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 800bd3c:	42be      	cmp	r6, r7
 800bd3e:	fa21 fc05 	lsr.w	ip, r1, r5
 800bd42:	ea44 030c 	orr.w	r3, r4, ip
 800bd46:	bf8c      	ite	hi
 800bd48:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800bd4c:	2400      	movls	r4, #0
 800bd4e:	fa01 f000 	lsl.w	r0, r1, r0
 800bd52:	40ec      	lsrs	r4, r5
 800bd54:	ea40 0204 	orr.w	r2, r0, r4
 800bd58:	e7dd      	b.n	800bd16 <__b2d+0x4a>
 800bd5a:	ea44 030c 	orr.w	r3, r4, ip
 800bd5e:	460a      	mov	r2, r1
 800bd60:	e7d9      	b.n	800bd16 <__b2d+0x4a>
 800bd62:	bf00      	nop
 800bd64:	3ff00000 	.word	0x3ff00000

0800bd68 <__d2b>:
 800bd68:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800bd6c:	460e      	mov	r6, r1
 800bd6e:	2101      	movs	r1, #1
 800bd70:	ec59 8b10 	vmov	r8, r9, d0
 800bd74:	4615      	mov	r5, r2
 800bd76:	f7ff fcb6 	bl	800b6e6 <_Balloc>
 800bd7a:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800bd7e:	4607      	mov	r7, r0
 800bd80:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bd84:	bb34      	cbnz	r4, 800bdd4 <__d2b+0x6c>
 800bd86:	9301      	str	r3, [sp, #4]
 800bd88:	f1b8 0300 	subs.w	r3, r8, #0
 800bd8c:	d027      	beq.n	800bdde <__d2b+0x76>
 800bd8e:	a802      	add	r0, sp, #8
 800bd90:	f840 3d08 	str.w	r3, [r0, #-8]!
 800bd94:	f7ff fd8a 	bl	800b8ac <__lo0bits>
 800bd98:	9900      	ldr	r1, [sp, #0]
 800bd9a:	b1f0      	cbz	r0, 800bdda <__d2b+0x72>
 800bd9c:	9a01      	ldr	r2, [sp, #4]
 800bd9e:	f1c0 0320 	rsb	r3, r0, #32
 800bda2:	fa02 f303 	lsl.w	r3, r2, r3
 800bda6:	430b      	orrs	r3, r1
 800bda8:	40c2      	lsrs	r2, r0
 800bdaa:	617b      	str	r3, [r7, #20]
 800bdac:	9201      	str	r2, [sp, #4]
 800bdae:	9b01      	ldr	r3, [sp, #4]
 800bdb0:	61bb      	str	r3, [r7, #24]
 800bdb2:	2b00      	cmp	r3, #0
 800bdb4:	bf14      	ite	ne
 800bdb6:	2102      	movne	r1, #2
 800bdb8:	2101      	moveq	r1, #1
 800bdba:	6139      	str	r1, [r7, #16]
 800bdbc:	b1c4      	cbz	r4, 800bdf0 <__d2b+0x88>
 800bdbe:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800bdc2:	4404      	add	r4, r0
 800bdc4:	6034      	str	r4, [r6, #0]
 800bdc6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800bdca:	6028      	str	r0, [r5, #0]
 800bdcc:	4638      	mov	r0, r7
 800bdce:	b003      	add	sp, #12
 800bdd0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bdd4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bdd8:	e7d5      	b.n	800bd86 <__d2b+0x1e>
 800bdda:	6179      	str	r1, [r7, #20]
 800bddc:	e7e7      	b.n	800bdae <__d2b+0x46>
 800bdde:	a801      	add	r0, sp, #4
 800bde0:	f7ff fd64 	bl	800b8ac <__lo0bits>
 800bde4:	9b01      	ldr	r3, [sp, #4]
 800bde6:	617b      	str	r3, [r7, #20]
 800bde8:	2101      	movs	r1, #1
 800bdea:	6139      	str	r1, [r7, #16]
 800bdec:	3020      	adds	r0, #32
 800bdee:	e7e5      	b.n	800bdbc <__d2b+0x54>
 800bdf0:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800bdf4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800bdf8:	6030      	str	r0, [r6, #0]
 800bdfa:	6918      	ldr	r0, [r3, #16]
 800bdfc:	f7ff fd37 	bl	800b86e <__hi0bits>
 800be00:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800be04:	e7e1      	b.n	800bdca <__d2b+0x62>

0800be06 <__ratio>:
 800be06:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be0a:	4688      	mov	r8, r1
 800be0c:	4669      	mov	r1, sp
 800be0e:	4681      	mov	r9, r0
 800be10:	f7ff ff5c 	bl	800bccc <__b2d>
 800be14:	a901      	add	r1, sp, #4
 800be16:	4640      	mov	r0, r8
 800be18:	ec57 6b10 	vmov	r6, r7, d0
 800be1c:	f7ff ff56 	bl	800bccc <__b2d>
 800be20:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800be24:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800be28:	eba3 0c02 	sub.w	ip, r3, r2
 800be2c:	e9dd 3200 	ldrd	r3, r2, [sp]
 800be30:	1a9b      	subs	r3, r3, r2
 800be32:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800be36:	ec5b ab10 	vmov	sl, fp, d0
 800be3a:	2b00      	cmp	r3, #0
 800be3c:	bfce      	itee	gt
 800be3e:	463a      	movgt	r2, r7
 800be40:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800be44:	465a      	movle	r2, fp
 800be46:	4659      	mov	r1, fp
 800be48:	463d      	mov	r5, r7
 800be4a:	bfd4      	ite	le
 800be4c:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 800be50:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 800be54:	4630      	mov	r0, r6
 800be56:	ee10 2a10 	vmov	r2, s0
 800be5a:	460b      	mov	r3, r1
 800be5c:	4629      	mov	r1, r5
 800be5e:	f7f4 fd15 	bl	800088c <__aeabi_ddiv>
 800be62:	ec41 0b10 	vmov	d0, r0, r1
 800be66:	b003      	add	sp, #12
 800be68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800be6c <__copybits>:
 800be6c:	3901      	subs	r1, #1
 800be6e:	b510      	push	{r4, lr}
 800be70:	1149      	asrs	r1, r1, #5
 800be72:	6914      	ldr	r4, [r2, #16]
 800be74:	3101      	adds	r1, #1
 800be76:	f102 0314 	add.w	r3, r2, #20
 800be7a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800be7e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800be82:	42a3      	cmp	r3, r4
 800be84:	4602      	mov	r2, r0
 800be86:	d303      	bcc.n	800be90 <__copybits+0x24>
 800be88:	2300      	movs	r3, #0
 800be8a:	428a      	cmp	r2, r1
 800be8c:	d305      	bcc.n	800be9a <__copybits+0x2e>
 800be8e:	bd10      	pop	{r4, pc}
 800be90:	f853 2b04 	ldr.w	r2, [r3], #4
 800be94:	f840 2b04 	str.w	r2, [r0], #4
 800be98:	e7f3      	b.n	800be82 <__copybits+0x16>
 800be9a:	f842 3b04 	str.w	r3, [r2], #4
 800be9e:	e7f4      	b.n	800be8a <__copybits+0x1e>

0800bea0 <__any_on>:
 800bea0:	f100 0214 	add.w	r2, r0, #20
 800bea4:	6900      	ldr	r0, [r0, #16]
 800bea6:	114b      	asrs	r3, r1, #5
 800bea8:	4298      	cmp	r0, r3
 800beaa:	b510      	push	{r4, lr}
 800beac:	db11      	blt.n	800bed2 <__any_on+0x32>
 800beae:	dd0a      	ble.n	800bec6 <__any_on+0x26>
 800beb0:	f011 011f 	ands.w	r1, r1, #31
 800beb4:	d007      	beq.n	800bec6 <__any_on+0x26>
 800beb6:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800beba:	fa24 f001 	lsr.w	r0, r4, r1
 800bebe:	fa00 f101 	lsl.w	r1, r0, r1
 800bec2:	428c      	cmp	r4, r1
 800bec4:	d10b      	bne.n	800bede <__any_on+0x3e>
 800bec6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800beca:	4293      	cmp	r3, r2
 800becc:	d803      	bhi.n	800bed6 <__any_on+0x36>
 800bece:	2000      	movs	r0, #0
 800bed0:	bd10      	pop	{r4, pc}
 800bed2:	4603      	mov	r3, r0
 800bed4:	e7f7      	b.n	800bec6 <__any_on+0x26>
 800bed6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800beda:	2900      	cmp	r1, #0
 800bedc:	d0f5      	beq.n	800beca <__any_on+0x2a>
 800bede:	2001      	movs	r0, #1
 800bee0:	e7f6      	b.n	800bed0 <__any_on+0x30>

0800bee2 <_calloc_r>:
 800bee2:	b538      	push	{r3, r4, r5, lr}
 800bee4:	fb02 f401 	mul.w	r4, r2, r1
 800bee8:	4621      	mov	r1, r4
 800beea:	f000 f857 	bl	800bf9c <_malloc_r>
 800beee:	4605      	mov	r5, r0
 800bef0:	b118      	cbz	r0, 800befa <_calloc_r+0x18>
 800bef2:	4622      	mov	r2, r4
 800bef4:	2100      	movs	r1, #0
 800bef6:	f7fc fd37 	bl	8008968 <memset>
 800befa:	4628      	mov	r0, r5
 800befc:	bd38      	pop	{r3, r4, r5, pc}
	...

0800bf00 <_free_r>:
 800bf00:	b538      	push	{r3, r4, r5, lr}
 800bf02:	4605      	mov	r5, r0
 800bf04:	2900      	cmp	r1, #0
 800bf06:	d045      	beq.n	800bf94 <_free_r+0x94>
 800bf08:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bf0c:	1f0c      	subs	r4, r1, #4
 800bf0e:	2b00      	cmp	r3, #0
 800bf10:	bfb8      	it	lt
 800bf12:	18e4      	addlt	r4, r4, r3
 800bf14:	f000 fa36 	bl	800c384 <__malloc_lock>
 800bf18:	4a1f      	ldr	r2, [pc, #124]	; (800bf98 <_free_r+0x98>)
 800bf1a:	6813      	ldr	r3, [r2, #0]
 800bf1c:	4610      	mov	r0, r2
 800bf1e:	b933      	cbnz	r3, 800bf2e <_free_r+0x2e>
 800bf20:	6063      	str	r3, [r4, #4]
 800bf22:	6014      	str	r4, [r2, #0]
 800bf24:	4628      	mov	r0, r5
 800bf26:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bf2a:	f000 ba2c 	b.w	800c386 <__malloc_unlock>
 800bf2e:	42a3      	cmp	r3, r4
 800bf30:	d90c      	bls.n	800bf4c <_free_r+0x4c>
 800bf32:	6821      	ldr	r1, [r4, #0]
 800bf34:	1862      	adds	r2, r4, r1
 800bf36:	4293      	cmp	r3, r2
 800bf38:	bf04      	itt	eq
 800bf3a:	681a      	ldreq	r2, [r3, #0]
 800bf3c:	685b      	ldreq	r3, [r3, #4]
 800bf3e:	6063      	str	r3, [r4, #4]
 800bf40:	bf04      	itt	eq
 800bf42:	1852      	addeq	r2, r2, r1
 800bf44:	6022      	streq	r2, [r4, #0]
 800bf46:	6004      	str	r4, [r0, #0]
 800bf48:	e7ec      	b.n	800bf24 <_free_r+0x24>
 800bf4a:	4613      	mov	r3, r2
 800bf4c:	685a      	ldr	r2, [r3, #4]
 800bf4e:	b10a      	cbz	r2, 800bf54 <_free_r+0x54>
 800bf50:	42a2      	cmp	r2, r4
 800bf52:	d9fa      	bls.n	800bf4a <_free_r+0x4a>
 800bf54:	6819      	ldr	r1, [r3, #0]
 800bf56:	1858      	adds	r0, r3, r1
 800bf58:	42a0      	cmp	r0, r4
 800bf5a:	d10b      	bne.n	800bf74 <_free_r+0x74>
 800bf5c:	6820      	ldr	r0, [r4, #0]
 800bf5e:	4401      	add	r1, r0
 800bf60:	1858      	adds	r0, r3, r1
 800bf62:	4282      	cmp	r2, r0
 800bf64:	6019      	str	r1, [r3, #0]
 800bf66:	d1dd      	bne.n	800bf24 <_free_r+0x24>
 800bf68:	6810      	ldr	r0, [r2, #0]
 800bf6a:	6852      	ldr	r2, [r2, #4]
 800bf6c:	605a      	str	r2, [r3, #4]
 800bf6e:	4401      	add	r1, r0
 800bf70:	6019      	str	r1, [r3, #0]
 800bf72:	e7d7      	b.n	800bf24 <_free_r+0x24>
 800bf74:	d902      	bls.n	800bf7c <_free_r+0x7c>
 800bf76:	230c      	movs	r3, #12
 800bf78:	602b      	str	r3, [r5, #0]
 800bf7a:	e7d3      	b.n	800bf24 <_free_r+0x24>
 800bf7c:	6820      	ldr	r0, [r4, #0]
 800bf7e:	1821      	adds	r1, r4, r0
 800bf80:	428a      	cmp	r2, r1
 800bf82:	bf04      	itt	eq
 800bf84:	6811      	ldreq	r1, [r2, #0]
 800bf86:	6852      	ldreq	r2, [r2, #4]
 800bf88:	6062      	str	r2, [r4, #4]
 800bf8a:	bf04      	itt	eq
 800bf8c:	1809      	addeq	r1, r1, r0
 800bf8e:	6021      	streq	r1, [r4, #0]
 800bf90:	605c      	str	r4, [r3, #4]
 800bf92:	e7c7      	b.n	800bf24 <_free_r+0x24>
 800bf94:	bd38      	pop	{r3, r4, r5, pc}
 800bf96:	bf00      	nop
 800bf98:	20000204 	.word	0x20000204

0800bf9c <_malloc_r>:
 800bf9c:	b570      	push	{r4, r5, r6, lr}
 800bf9e:	1ccd      	adds	r5, r1, #3
 800bfa0:	f025 0503 	bic.w	r5, r5, #3
 800bfa4:	3508      	adds	r5, #8
 800bfa6:	2d0c      	cmp	r5, #12
 800bfa8:	bf38      	it	cc
 800bfaa:	250c      	movcc	r5, #12
 800bfac:	2d00      	cmp	r5, #0
 800bfae:	4606      	mov	r6, r0
 800bfb0:	db01      	blt.n	800bfb6 <_malloc_r+0x1a>
 800bfb2:	42a9      	cmp	r1, r5
 800bfb4:	d903      	bls.n	800bfbe <_malloc_r+0x22>
 800bfb6:	230c      	movs	r3, #12
 800bfb8:	6033      	str	r3, [r6, #0]
 800bfba:	2000      	movs	r0, #0
 800bfbc:	bd70      	pop	{r4, r5, r6, pc}
 800bfbe:	f000 f9e1 	bl	800c384 <__malloc_lock>
 800bfc2:	4a21      	ldr	r2, [pc, #132]	; (800c048 <_malloc_r+0xac>)
 800bfc4:	6814      	ldr	r4, [r2, #0]
 800bfc6:	4621      	mov	r1, r4
 800bfc8:	b991      	cbnz	r1, 800bff0 <_malloc_r+0x54>
 800bfca:	4c20      	ldr	r4, [pc, #128]	; (800c04c <_malloc_r+0xb0>)
 800bfcc:	6823      	ldr	r3, [r4, #0]
 800bfce:	b91b      	cbnz	r3, 800bfd8 <_malloc_r+0x3c>
 800bfd0:	4630      	mov	r0, r6
 800bfd2:	f000 f98f 	bl	800c2f4 <_sbrk_r>
 800bfd6:	6020      	str	r0, [r4, #0]
 800bfd8:	4629      	mov	r1, r5
 800bfda:	4630      	mov	r0, r6
 800bfdc:	f000 f98a 	bl	800c2f4 <_sbrk_r>
 800bfe0:	1c43      	adds	r3, r0, #1
 800bfe2:	d124      	bne.n	800c02e <_malloc_r+0x92>
 800bfe4:	230c      	movs	r3, #12
 800bfe6:	6033      	str	r3, [r6, #0]
 800bfe8:	4630      	mov	r0, r6
 800bfea:	f000 f9cc 	bl	800c386 <__malloc_unlock>
 800bfee:	e7e4      	b.n	800bfba <_malloc_r+0x1e>
 800bff0:	680b      	ldr	r3, [r1, #0]
 800bff2:	1b5b      	subs	r3, r3, r5
 800bff4:	d418      	bmi.n	800c028 <_malloc_r+0x8c>
 800bff6:	2b0b      	cmp	r3, #11
 800bff8:	d90f      	bls.n	800c01a <_malloc_r+0x7e>
 800bffa:	600b      	str	r3, [r1, #0]
 800bffc:	50cd      	str	r5, [r1, r3]
 800bffe:	18cc      	adds	r4, r1, r3
 800c000:	4630      	mov	r0, r6
 800c002:	f000 f9c0 	bl	800c386 <__malloc_unlock>
 800c006:	f104 000b 	add.w	r0, r4, #11
 800c00a:	1d23      	adds	r3, r4, #4
 800c00c:	f020 0007 	bic.w	r0, r0, #7
 800c010:	1ac3      	subs	r3, r0, r3
 800c012:	d0d3      	beq.n	800bfbc <_malloc_r+0x20>
 800c014:	425a      	negs	r2, r3
 800c016:	50e2      	str	r2, [r4, r3]
 800c018:	e7d0      	b.n	800bfbc <_malloc_r+0x20>
 800c01a:	428c      	cmp	r4, r1
 800c01c:	684b      	ldr	r3, [r1, #4]
 800c01e:	bf16      	itet	ne
 800c020:	6063      	strne	r3, [r4, #4]
 800c022:	6013      	streq	r3, [r2, #0]
 800c024:	460c      	movne	r4, r1
 800c026:	e7eb      	b.n	800c000 <_malloc_r+0x64>
 800c028:	460c      	mov	r4, r1
 800c02a:	6849      	ldr	r1, [r1, #4]
 800c02c:	e7cc      	b.n	800bfc8 <_malloc_r+0x2c>
 800c02e:	1cc4      	adds	r4, r0, #3
 800c030:	f024 0403 	bic.w	r4, r4, #3
 800c034:	42a0      	cmp	r0, r4
 800c036:	d005      	beq.n	800c044 <_malloc_r+0xa8>
 800c038:	1a21      	subs	r1, r4, r0
 800c03a:	4630      	mov	r0, r6
 800c03c:	f000 f95a 	bl	800c2f4 <_sbrk_r>
 800c040:	3001      	adds	r0, #1
 800c042:	d0cf      	beq.n	800bfe4 <_malloc_r+0x48>
 800c044:	6025      	str	r5, [r4, #0]
 800c046:	e7db      	b.n	800c000 <_malloc_r+0x64>
 800c048:	20000204 	.word	0x20000204
 800c04c:	20000208 	.word	0x20000208

0800c050 <__ssputs_r>:
 800c050:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c054:	688e      	ldr	r6, [r1, #8]
 800c056:	429e      	cmp	r6, r3
 800c058:	4682      	mov	sl, r0
 800c05a:	460c      	mov	r4, r1
 800c05c:	4690      	mov	r8, r2
 800c05e:	4699      	mov	r9, r3
 800c060:	d837      	bhi.n	800c0d2 <__ssputs_r+0x82>
 800c062:	898a      	ldrh	r2, [r1, #12]
 800c064:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c068:	d031      	beq.n	800c0ce <__ssputs_r+0x7e>
 800c06a:	6825      	ldr	r5, [r4, #0]
 800c06c:	6909      	ldr	r1, [r1, #16]
 800c06e:	1a6f      	subs	r7, r5, r1
 800c070:	6965      	ldr	r5, [r4, #20]
 800c072:	2302      	movs	r3, #2
 800c074:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c078:	fb95 f5f3 	sdiv	r5, r5, r3
 800c07c:	f109 0301 	add.w	r3, r9, #1
 800c080:	443b      	add	r3, r7
 800c082:	429d      	cmp	r5, r3
 800c084:	bf38      	it	cc
 800c086:	461d      	movcc	r5, r3
 800c088:	0553      	lsls	r3, r2, #21
 800c08a:	d530      	bpl.n	800c0ee <__ssputs_r+0x9e>
 800c08c:	4629      	mov	r1, r5
 800c08e:	f7ff ff85 	bl	800bf9c <_malloc_r>
 800c092:	4606      	mov	r6, r0
 800c094:	b950      	cbnz	r0, 800c0ac <__ssputs_r+0x5c>
 800c096:	230c      	movs	r3, #12
 800c098:	f8ca 3000 	str.w	r3, [sl]
 800c09c:	89a3      	ldrh	r3, [r4, #12]
 800c09e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c0a2:	81a3      	strh	r3, [r4, #12]
 800c0a4:	f04f 30ff 	mov.w	r0, #4294967295
 800c0a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c0ac:	463a      	mov	r2, r7
 800c0ae:	6921      	ldr	r1, [r4, #16]
 800c0b0:	f7ff fb0e 	bl	800b6d0 <memcpy>
 800c0b4:	89a3      	ldrh	r3, [r4, #12]
 800c0b6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800c0ba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c0be:	81a3      	strh	r3, [r4, #12]
 800c0c0:	6126      	str	r6, [r4, #16]
 800c0c2:	6165      	str	r5, [r4, #20]
 800c0c4:	443e      	add	r6, r7
 800c0c6:	1bed      	subs	r5, r5, r7
 800c0c8:	6026      	str	r6, [r4, #0]
 800c0ca:	60a5      	str	r5, [r4, #8]
 800c0cc:	464e      	mov	r6, r9
 800c0ce:	454e      	cmp	r6, r9
 800c0d0:	d900      	bls.n	800c0d4 <__ssputs_r+0x84>
 800c0d2:	464e      	mov	r6, r9
 800c0d4:	4632      	mov	r2, r6
 800c0d6:	4641      	mov	r1, r8
 800c0d8:	6820      	ldr	r0, [r4, #0]
 800c0da:	f000 f93a 	bl	800c352 <memmove>
 800c0de:	68a3      	ldr	r3, [r4, #8]
 800c0e0:	1b9b      	subs	r3, r3, r6
 800c0e2:	60a3      	str	r3, [r4, #8]
 800c0e4:	6823      	ldr	r3, [r4, #0]
 800c0e6:	441e      	add	r6, r3
 800c0e8:	6026      	str	r6, [r4, #0]
 800c0ea:	2000      	movs	r0, #0
 800c0ec:	e7dc      	b.n	800c0a8 <__ssputs_r+0x58>
 800c0ee:	462a      	mov	r2, r5
 800c0f0:	f000 f94a 	bl	800c388 <_realloc_r>
 800c0f4:	4606      	mov	r6, r0
 800c0f6:	2800      	cmp	r0, #0
 800c0f8:	d1e2      	bne.n	800c0c0 <__ssputs_r+0x70>
 800c0fa:	6921      	ldr	r1, [r4, #16]
 800c0fc:	4650      	mov	r0, sl
 800c0fe:	f7ff feff 	bl	800bf00 <_free_r>
 800c102:	e7c8      	b.n	800c096 <__ssputs_r+0x46>

0800c104 <_svfiprintf_r>:
 800c104:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c108:	461d      	mov	r5, r3
 800c10a:	898b      	ldrh	r3, [r1, #12]
 800c10c:	061f      	lsls	r7, r3, #24
 800c10e:	b09d      	sub	sp, #116	; 0x74
 800c110:	4680      	mov	r8, r0
 800c112:	460c      	mov	r4, r1
 800c114:	4616      	mov	r6, r2
 800c116:	d50f      	bpl.n	800c138 <_svfiprintf_r+0x34>
 800c118:	690b      	ldr	r3, [r1, #16]
 800c11a:	b96b      	cbnz	r3, 800c138 <_svfiprintf_r+0x34>
 800c11c:	2140      	movs	r1, #64	; 0x40
 800c11e:	f7ff ff3d 	bl	800bf9c <_malloc_r>
 800c122:	6020      	str	r0, [r4, #0]
 800c124:	6120      	str	r0, [r4, #16]
 800c126:	b928      	cbnz	r0, 800c134 <_svfiprintf_r+0x30>
 800c128:	230c      	movs	r3, #12
 800c12a:	f8c8 3000 	str.w	r3, [r8]
 800c12e:	f04f 30ff 	mov.w	r0, #4294967295
 800c132:	e0c8      	b.n	800c2c6 <_svfiprintf_r+0x1c2>
 800c134:	2340      	movs	r3, #64	; 0x40
 800c136:	6163      	str	r3, [r4, #20]
 800c138:	2300      	movs	r3, #0
 800c13a:	9309      	str	r3, [sp, #36]	; 0x24
 800c13c:	2320      	movs	r3, #32
 800c13e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c142:	2330      	movs	r3, #48	; 0x30
 800c144:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c148:	9503      	str	r5, [sp, #12]
 800c14a:	f04f 0b01 	mov.w	fp, #1
 800c14e:	4637      	mov	r7, r6
 800c150:	463d      	mov	r5, r7
 800c152:	f815 3b01 	ldrb.w	r3, [r5], #1
 800c156:	b10b      	cbz	r3, 800c15c <_svfiprintf_r+0x58>
 800c158:	2b25      	cmp	r3, #37	; 0x25
 800c15a:	d13e      	bne.n	800c1da <_svfiprintf_r+0xd6>
 800c15c:	ebb7 0a06 	subs.w	sl, r7, r6
 800c160:	d00b      	beq.n	800c17a <_svfiprintf_r+0x76>
 800c162:	4653      	mov	r3, sl
 800c164:	4632      	mov	r2, r6
 800c166:	4621      	mov	r1, r4
 800c168:	4640      	mov	r0, r8
 800c16a:	f7ff ff71 	bl	800c050 <__ssputs_r>
 800c16e:	3001      	adds	r0, #1
 800c170:	f000 80a4 	beq.w	800c2bc <_svfiprintf_r+0x1b8>
 800c174:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c176:	4453      	add	r3, sl
 800c178:	9309      	str	r3, [sp, #36]	; 0x24
 800c17a:	783b      	ldrb	r3, [r7, #0]
 800c17c:	2b00      	cmp	r3, #0
 800c17e:	f000 809d 	beq.w	800c2bc <_svfiprintf_r+0x1b8>
 800c182:	2300      	movs	r3, #0
 800c184:	f04f 32ff 	mov.w	r2, #4294967295
 800c188:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c18c:	9304      	str	r3, [sp, #16]
 800c18e:	9307      	str	r3, [sp, #28]
 800c190:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c194:	931a      	str	r3, [sp, #104]	; 0x68
 800c196:	462f      	mov	r7, r5
 800c198:	2205      	movs	r2, #5
 800c19a:	f817 1b01 	ldrb.w	r1, [r7], #1
 800c19e:	4850      	ldr	r0, [pc, #320]	; (800c2e0 <_svfiprintf_r+0x1dc>)
 800c1a0:	f7f4 f83e 	bl	8000220 <memchr>
 800c1a4:	9b04      	ldr	r3, [sp, #16]
 800c1a6:	b9d0      	cbnz	r0, 800c1de <_svfiprintf_r+0xda>
 800c1a8:	06d9      	lsls	r1, r3, #27
 800c1aa:	bf44      	itt	mi
 800c1ac:	2220      	movmi	r2, #32
 800c1ae:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800c1b2:	071a      	lsls	r2, r3, #28
 800c1b4:	bf44      	itt	mi
 800c1b6:	222b      	movmi	r2, #43	; 0x2b
 800c1b8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800c1bc:	782a      	ldrb	r2, [r5, #0]
 800c1be:	2a2a      	cmp	r2, #42	; 0x2a
 800c1c0:	d015      	beq.n	800c1ee <_svfiprintf_r+0xea>
 800c1c2:	9a07      	ldr	r2, [sp, #28]
 800c1c4:	462f      	mov	r7, r5
 800c1c6:	2000      	movs	r0, #0
 800c1c8:	250a      	movs	r5, #10
 800c1ca:	4639      	mov	r1, r7
 800c1cc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c1d0:	3b30      	subs	r3, #48	; 0x30
 800c1d2:	2b09      	cmp	r3, #9
 800c1d4:	d94d      	bls.n	800c272 <_svfiprintf_r+0x16e>
 800c1d6:	b1b8      	cbz	r0, 800c208 <_svfiprintf_r+0x104>
 800c1d8:	e00f      	b.n	800c1fa <_svfiprintf_r+0xf6>
 800c1da:	462f      	mov	r7, r5
 800c1dc:	e7b8      	b.n	800c150 <_svfiprintf_r+0x4c>
 800c1de:	4a40      	ldr	r2, [pc, #256]	; (800c2e0 <_svfiprintf_r+0x1dc>)
 800c1e0:	1a80      	subs	r0, r0, r2
 800c1e2:	fa0b f000 	lsl.w	r0, fp, r0
 800c1e6:	4318      	orrs	r0, r3
 800c1e8:	9004      	str	r0, [sp, #16]
 800c1ea:	463d      	mov	r5, r7
 800c1ec:	e7d3      	b.n	800c196 <_svfiprintf_r+0x92>
 800c1ee:	9a03      	ldr	r2, [sp, #12]
 800c1f0:	1d11      	adds	r1, r2, #4
 800c1f2:	6812      	ldr	r2, [r2, #0]
 800c1f4:	9103      	str	r1, [sp, #12]
 800c1f6:	2a00      	cmp	r2, #0
 800c1f8:	db01      	blt.n	800c1fe <_svfiprintf_r+0xfa>
 800c1fa:	9207      	str	r2, [sp, #28]
 800c1fc:	e004      	b.n	800c208 <_svfiprintf_r+0x104>
 800c1fe:	4252      	negs	r2, r2
 800c200:	f043 0302 	orr.w	r3, r3, #2
 800c204:	9207      	str	r2, [sp, #28]
 800c206:	9304      	str	r3, [sp, #16]
 800c208:	783b      	ldrb	r3, [r7, #0]
 800c20a:	2b2e      	cmp	r3, #46	; 0x2e
 800c20c:	d10c      	bne.n	800c228 <_svfiprintf_r+0x124>
 800c20e:	787b      	ldrb	r3, [r7, #1]
 800c210:	2b2a      	cmp	r3, #42	; 0x2a
 800c212:	d133      	bne.n	800c27c <_svfiprintf_r+0x178>
 800c214:	9b03      	ldr	r3, [sp, #12]
 800c216:	1d1a      	adds	r2, r3, #4
 800c218:	681b      	ldr	r3, [r3, #0]
 800c21a:	9203      	str	r2, [sp, #12]
 800c21c:	2b00      	cmp	r3, #0
 800c21e:	bfb8      	it	lt
 800c220:	f04f 33ff 	movlt.w	r3, #4294967295
 800c224:	3702      	adds	r7, #2
 800c226:	9305      	str	r3, [sp, #20]
 800c228:	4d2e      	ldr	r5, [pc, #184]	; (800c2e4 <_svfiprintf_r+0x1e0>)
 800c22a:	7839      	ldrb	r1, [r7, #0]
 800c22c:	2203      	movs	r2, #3
 800c22e:	4628      	mov	r0, r5
 800c230:	f7f3 fff6 	bl	8000220 <memchr>
 800c234:	b138      	cbz	r0, 800c246 <_svfiprintf_r+0x142>
 800c236:	2340      	movs	r3, #64	; 0x40
 800c238:	1b40      	subs	r0, r0, r5
 800c23a:	fa03 f000 	lsl.w	r0, r3, r0
 800c23e:	9b04      	ldr	r3, [sp, #16]
 800c240:	4303      	orrs	r3, r0
 800c242:	3701      	adds	r7, #1
 800c244:	9304      	str	r3, [sp, #16]
 800c246:	7839      	ldrb	r1, [r7, #0]
 800c248:	4827      	ldr	r0, [pc, #156]	; (800c2e8 <_svfiprintf_r+0x1e4>)
 800c24a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c24e:	2206      	movs	r2, #6
 800c250:	1c7e      	adds	r6, r7, #1
 800c252:	f7f3 ffe5 	bl	8000220 <memchr>
 800c256:	2800      	cmp	r0, #0
 800c258:	d038      	beq.n	800c2cc <_svfiprintf_r+0x1c8>
 800c25a:	4b24      	ldr	r3, [pc, #144]	; (800c2ec <_svfiprintf_r+0x1e8>)
 800c25c:	bb13      	cbnz	r3, 800c2a4 <_svfiprintf_r+0x1a0>
 800c25e:	9b03      	ldr	r3, [sp, #12]
 800c260:	3307      	adds	r3, #7
 800c262:	f023 0307 	bic.w	r3, r3, #7
 800c266:	3308      	adds	r3, #8
 800c268:	9303      	str	r3, [sp, #12]
 800c26a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c26c:	444b      	add	r3, r9
 800c26e:	9309      	str	r3, [sp, #36]	; 0x24
 800c270:	e76d      	b.n	800c14e <_svfiprintf_r+0x4a>
 800c272:	fb05 3202 	mla	r2, r5, r2, r3
 800c276:	2001      	movs	r0, #1
 800c278:	460f      	mov	r7, r1
 800c27a:	e7a6      	b.n	800c1ca <_svfiprintf_r+0xc6>
 800c27c:	2300      	movs	r3, #0
 800c27e:	3701      	adds	r7, #1
 800c280:	9305      	str	r3, [sp, #20]
 800c282:	4619      	mov	r1, r3
 800c284:	250a      	movs	r5, #10
 800c286:	4638      	mov	r0, r7
 800c288:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c28c:	3a30      	subs	r2, #48	; 0x30
 800c28e:	2a09      	cmp	r2, #9
 800c290:	d903      	bls.n	800c29a <_svfiprintf_r+0x196>
 800c292:	2b00      	cmp	r3, #0
 800c294:	d0c8      	beq.n	800c228 <_svfiprintf_r+0x124>
 800c296:	9105      	str	r1, [sp, #20]
 800c298:	e7c6      	b.n	800c228 <_svfiprintf_r+0x124>
 800c29a:	fb05 2101 	mla	r1, r5, r1, r2
 800c29e:	2301      	movs	r3, #1
 800c2a0:	4607      	mov	r7, r0
 800c2a2:	e7f0      	b.n	800c286 <_svfiprintf_r+0x182>
 800c2a4:	ab03      	add	r3, sp, #12
 800c2a6:	9300      	str	r3, [sp, #0]
 800c2a8:	4622      	mov	r2, r4
 800c2aa:	4b11      	ldr	r3, [pc, #68]	; (800c2f0 <_svfiprintf_r+0x1ec>)
 800c2ac:	a904      	add	r1, sp, #16
 800c2ae:	4640      	mov	r0, r8
 800c2b0:	f7fc fbf6 	bl	8008aa0 <_printf_float>
 800c2b4:	f1b0 3fff 	cmp.w	r0, #4294967295
 800c2b8:	4681      	mov	r9, r0
 800c2ba:	d1d6      	bne.n	800c26a <_svfiprintf_r+0x166>
 800c2bc:	89a3      	ldrh	r3, [r4, #12]
 800c2be:	065b      	lsls	r3, r3, #25
 800c2c0:	f53f af35 	bmi.w	800c12e <_svfiprintf_r+0x2a>
 800c2c4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c2c6:	b01d      	add	sp, #116	; 0x74
 800c2c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c2cc:	ab03      	add	r3, sp, #12
 800c2ce:	9300      	str	r3, [sp, #0]
 800c2d0:	4622      	mov	r2, r4
 800c2d2:	4b07      	ldr	r3, [pc, #28]	; (800c2f0 <_svfiprintf_r+0x1ec>)
 800c2d4:	a904      	add	r1, sp, #16
 800c2d6:	4640      	mov	r0, r8
 800c2d8:	f7fc fe98 	bl	800900c <_printf_i>
 800c2dc:	e7ea      	b.n	800c2b4 <_svfiprintf_r+0x1b0>
 800c2de:	bf00      	nop
 800c2e0:	0800cdc4 	.word	0x0800cdc4
 800c2e4:	0800cdca 	.word	0x0800cdca
 800c2e8:	0800cdce 	.word	0x0800cdce
 800c2ec:	08008aa1 	.word	0x08008aa1
 800c2f0:	0800c051 	.word	0x0800c051

0800c2f4 <_sbrk_r>:
 800c2f4:	b538      	push	{r3, r4, r5, lr}
 800c2f6:	4c06      	ldr	r4, [pc, #24]	; (800c310 <_sbrk_r+0x1c>)
 800c2f8:	2300      	movs	r3, #0
 800c2fa:	4605      	mov	r5, r0
 800c2fc:	4608      	mov	r0, r1
 800c2fe:	6023      	str	r3, [r4, #0]
 800c300:	f7f5 fd08 	bl	8001d14 <_sbrk>
 800c304:	1c43      	adds	r3, r0, #1
 800c306:	d102      	bne.n	800c30e <_sbrk_r+0x1a>
 800c308:	6823      	ldr	r3, [r4, #0]
 800c30a:	b103      	cbz	r3, 800c30e <_sbrk_r+0x1a>
 800c30c:	602b      	str	r3, [r5, #0]
 800c30e:	bd38      	pop	{r3, r4, r5, pc}
 800c310:	20009644 	.word	0x20009644

0800c314 <strncmp>:
 800c314:	b510      	push	{r4, lr}
 800c316:	b16a      	cbz	r2, 800c334 <strncmp+0x20>
 800c318:	3901      	subs	r1, #1
 800c31a:	1884      	adds	r4, r0, r2
 800c31c:	f810 3b01 	ldrb.w	r3, [r0], #1
 800c320:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800c324:	4293      	cmp	r3, r2
 800c326:	d103      	bne.n	800c330 <strncmp+0x1c>
 800c328:	42a0      	cmp	r0, r4
 800c32a:	d001      	beq.n	800c330 <strncmp+0x1c>
 800c32c:	2b00      	cmp	r3, #0
 800c32e:	d1f5      	bne.n	800c31c <strncmp+0x8>
 800c330:	1a98      	subs	r0, r3, r2
 800c332:	bd10      	pop	{r4, pc}
 800c334:	4610      	mov	r0, r2
 800c336:	e7fc      	b.n	800c332 <strncmp+0x1e>

0800c338 <__ascii_wctomb>:
 800c338:	b149      	cbz	r1, 800c34e <__ascii_wctomb+0x16>
 800c33a:	2aff      	cmp	r2, #255	; 0xff
 800c33c:	bf85      	ittet	hi
 800c33e:	238a      	movhi	r3, #138	; 0x8a
 800c340:	6003      	strhi	r3, [r0, #0]
 800c342:	700a      	strbls	r2, [r1, #0]
 800c344:	f04f 30ff 	movhi.w	r0, #4294967295
 800c348:	bf98      	it	ls
 800c34a:	2001      	movls	r0, #1
 800c34c:	4770      	bx	lr
 800c34e:	4608      	mov	r0, r1
 800c350:	4770      	bx	lr

0800c352 <memmove>:
 800c352:	4288      	cmp	r0, r1
 800c354:	b510      	push	{r4, lr}
 800c356:	eb01 0302 	add.w	r3, r1, r2
 800c35a:	d807      	bhi.n	800c36c <memmove+0x1a>
 800c35c:	1e42      	subs	r2, r0, #1
 800c35e:	4299      	cmp	r1, r3
 800c360:	d00a      	beq.n	800c378 <memmove+0x26>
 800c362:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c366:	f802 4f01 	strb.w	r4, [r2, #1]!
 800c36a:	e7f8      	b.n	800c35e <memmove+0xc>
 800c36c:	4283      	cmp	r3, r0
 800c36e:	d9f5      	bls.n	800c35c <memmove+0xa>
 800c370:	1881      	adds	r1, r0, r2
 800c372:	1ad2      	subs	r2, r2, r3
 800c374:	42d3      	cmn	r3, r2
 800c376:	d100      	bne.n	800c37a <memmove+0x28>
 800c378:	bd10      	pop	{r4, pc}
 800c37a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c37e:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800c382:	e7f7      	b.n	800c374 <memmove+0x22>

0800c384 <__malloc_lock>:
 800c384:	4770      	bx	lr

0800c386 <__malloc_unlock>:
 800c386:	4770      	bx	lr

0800c388 <_realloc_r>:
 800c388:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c38a:	4607      	mov	r7, r0
 800c38c:	4614      	mov	r4, r2
 800c38e:	460e      	mov	r6, r1
 800c390:	b921      	cbnz	r1, 800c39c <_realloc_r+0x14>
 800c392:	4611      	mov	r1, r2
 800c394:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800c398:	f7ff be00 	b.w	800bf9c <_malloc_r>
 800c39c:	b922      	cbnz	r2, 800c3a8 <_realloc_r+0x20>
 800c39e:	f7ff fdaf 	bl	800bf00 <_free_r>
 800c3a2:	4625      	mov	r5, r4
 800c3a4:	4628      	mov	r0, r5
 800c3a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c3a8:	f000 f814 	bl	800c3d4 <_malloc_usable_size_r>
 800c3ac:	42a0      	cmp	r0, r4
 800c3ae:	d20f      	bcs.n	800c3d0 <_realloc_r+0x48>
 800c3b0:	4621      	mov	r1, r4
 800c3b2:	4638      	mov	r0, r7
 800c3b4:	f7ff fdf2 	bl	800bf9c <_malloc_r>
 800c3b8:	4605      	mov	r5, r0
 800c3ba:	2800      	cmp	r0, #0
 800c3bc:	d0f2      	beq.n	800c3a4 <_realloc_r+0x1c>
 800c3be:	4631      	mov	r1, r6
 800c3c0:	4622      	mov	r2, r4
 800c3c2:	f7ff f985 	bl	800b6d0 <memcpy>
 800c3c6:	4631      	mov	r1, r6
 800c3c8:	4638      	mov	r0, r7
 800c3ca:	f7ff fd99 	bl	800bf00 <_free_r>
 800c3ce:	e7e9      	b.n	800c3a4 <_realloc_r+0x1c>
 800c3d0:	4635      	mov	r5, r6
 800c3d2:	e7e7      	b.n	800c3a4 <_realloc_r+0x1c>

0800c3d4 <_malloc_usable_size_r>:
 800c3d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c3d8:	1f18      	subs	r0, r3, #4
 800c3da:	2b00      	cmp	r3, #0
 800c3dc:	bfbc      	itt	lt
 800c3de:	580b      	ldrlt	r3, [r1, r0]
 800c3e0:	18c0      	addlt	r0, r0, r3
 800c3e2:	4770      	bx	lr

0800c3e4 <_init>:
 800c3e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c3e6:	bf00      	nop
 800c3e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c3ea:	bc08      	pop	{r3}
 800c3ec:	469e      	mov	lr, r3
 800c3ee:	4770      	bx	lr

0800c3f0 <_fini>:
 800c3f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c3f2:	bf00      	nop
 800c3f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c3f6:	bc08      	pop	{r3}
 800c3f8:	469e      	mov	lr, r3
 800c3fa:	4770      	bx	lr
