0.6
2018.2
Jun 14 2018
20:07:38
/home/jack/Documents/Git/riscvsoc/ram/ram_wishbone.v,1548635805,verilog,,,,ram_wishbone,,,,,,,,
