/**************************************************************************
**
** Version: @(#)regtc1163.xml	1.13 09/07/24
** Generated from @(#)regtc1163.xml	1.13 09/07/24
** 
** This file contains all SFR and BIT names and on-chip register definitions
** It is based on the following document(s):
** - TC1163_um_SFRfile_v10.txt
** 
** Copyright 2002-2010 Altium BV
**
**************************************************************************/
#ifndef _REGTC1163_H
#define _REGTC1163_H

/* Core Base */
#define core_base	0xF7E1	/* The base address off the memory for the CSFR's */

/* Core Special Function Registers (CSFR). Macros, such as PCXI, that expand to a 16-bit number do not directly represent a memory address.
   They are intended to be used with the intrinsic functions __mfcr(...) and __mtcr(...). */
#define PCXI	0xFE00	/* Previous Context Info Register */
#define PSW	0xFE04	/* Program Status Word */
#define PC	0xFE08	/* Program Counter */
#define SYSCON	0xFE14	/* System Configuration Control Register */
#define CPU_ID	0xFE18	/* CPU Identification Register */
#define BIV	0xFE20	/* Interrupt Vector Table */
#define BTV	0xFE24	/* Trap Vector Table Pointer. */
#define ISP	0xFE28	/* Interrupt Stack Pointer */
#define ICR	0xFE2C	/* Interrupt Unit Control Register */
#define FCX	0xFE38	/* Free CSA List Head Pointer */
#define LCX	0xFE3C	/* Free CSA List Limit Pointer */
#define DPR0_0L	0xC000	/* Data Seg. Prot. Reg. 0, Set 0, lower */
#define DPR0_0U	0xC004	/* Data Seg. Prot. Reg. 0, Set 0, upper */
#define DPR0_1L	0xC008	/* Data Seg. Prot. Reg. 1, Set 0, lower */
#define DPR0_1U	0xC00C	/* Data Seg. Prot. Reg. 1, Set 0, upper */
#define DPR0_2L	0xC010	/* Data Seg. Prot. Reg. 2, Set 0, lower */
#define DPR0_2U	0xC014	/* Data Seg. Prot. Reg. 2, Set 0, upper */
#define DPR0_3L	0xC018	/* Data Seg. Prot. Reg. 3, Set 0, lower */
#define DPR0_3U	0xC01C	/* Data Seg. Prot. Reg. 3, Set 0, upper */
#define DPR1_0L	0xC400	/* Data Seg. Prot. Reg. 0, Set 1, lower */
#define DPR1_0U	0xC404	/* Data Seg. Prot. Reg. 0, Set 1, upper */
#define DPR1_1L	0xC408	/* Data Seg. Prot. Reg. 1, Set 1, lower */
#define DPR1_1U	0xC40C	/* Data Seg. Prot. Reg. 1, Set 1, upper */
#define DPR1_2L	0xC410	/* Data Seg. Prot. Reg. 2, Set 1, lower */
#define DPR1_2U	0xC414	/* Data Seg. Prot. Reg. 2, Set 1, upper */
#define DPR1_3L	0xC418	/* Data Seg. Prot. Reg. 3, Set 1, lower */
#define DPR1_3U	0xC41C	/* Data Seg. Prot. Reg. 3, Set 1, upper */
#define CPR0_0L	0xD000	/* Code Seg. Prot. Reg. 0, Set 0, lower */
#define CPR0_0U	0xD004	/* Code Seg. Prot. Reg. 0, Set 0, upper */
#define CPR0_1L	0xD008	/* Code Seg. Prot. Reg. 1, Set 0, lower */
#define CPR0_1U	0xD00C	/* Code Seg. Prot. Reg. 1, Set 0, upper */
#define CPR1_0L	0xD400	/* Code Seg. Prot. Reg. 0, Set 1, lower */
#define CPR1_0U	0xD404	/* Code Seg. Prot. Reg. 0, Set 1, upper */
#define CPR1_1L	0xD408	/* Code Seg. Prot. Reg. 1, Set 1, lower */
#define CPR1_1U	0xD40C	/* Code Seg. Prot. Reg. 1, Set 1, upper */
#define DPM0	0xE000	/* Data Protection Mode Register, Set 0 (4 bytes) */
#define DPM1	0xE080	/* Data Protection Mode Register, Set 1 (4 bytes) */
#define CPM0	0xE200	/* Code Protection Mode Register, Set 0 (2 bytes) */
#define CPM1	0xE280	/* Code Protection Mode Register, Set 1 (2 bytes) */
#define DBGSR	0xFD00	/* Debug Status Register */
#define EXEVT	0xFD08	/* External Break Input Event Specifier */
#define CREVT	0xFD0C	/* Emulator Resource Protection Event Specifier */
#define SWEVT	0xFD10	/* Software Break Event Specifier */
#define TR0EVT	0xFD20	/* Trigger Event 0 Specifier */
#define TR1EVT	0xFD24	/* Trigger Event 1 Specifier */
#define DMS	0xFD40	/* Debug Monitor Start Address Register */
#define DCX	0xFD44	/* Debug Contest Save Area Pointer */

/* SCU LL */
typedef volatile union
{
	int I;
	unsigned int U;

} SCU_ID_type;
#define SCU_ID	(*( SCU_ID_type *) 0xF0000008u)	/* SCU Module Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int STEP           : 10;
		unsigned int                : 1;
		unsigned int SM             : 1;
		unsigned int SC             : 2;
		unsigned int DM             : 2;
		/* const */ unsigned int RESULT         : 10;
		unsigned int                : 2;
		/* const */ unsigned int SUSACK         : 1;
		/* const */ unsigned int SUSREQ         : 1;
		unsigned int ENHW           : 1;
		unsigned int DISCLK         : 1;
	} B;
	int I;
	unsigned int U;

} SCU_SCLKFDR_type;
#define SCU_SCLKFDR	(*( SCU_SCLKFDR_type *) 0xF000000Cu)	/* SCU System Clock Fractional Divider Register */

typedef volatile union
{
	struct
	{ 
		unsigned int RRSTM          : 1;
		unsigned int                : 1;
		unsigned int RREXT          : 1;
		unsigned int                : 13;
		unsigned int SWCFG          : 4;
		unsigned int                : 1;
		unsigned int SWBRKIN        : 1;
		unsigned int                : 2;
		unsigned int SWBOOT         : 1;
		unsigned int                : 7;
	} B;
	int I;
	unsigned int U;

} RST_REQ_type;
#define RST_REQ	(*( RST_REQ_type *) 0xF0000010u)	/* Reset Request Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RSSTM          : 1;
		/* const */ unsigned int                : 1;
		/* const */ unsigned int RSEXT          : 1;
		/* const */ unsigned int                : 13;
		/* const */ unsigned int HWCFG          : 4;
		/* const */ unsigned int                : 1;
		/* const */ unsigned int HWBRKIN        : 1;
		/* const */ unsigned int TMPLS          : 1;
		/* const */ unsigned int                : 4;
		/* const */ unsigned int PWORST         : 1;
		/* const */ unsigned int HDRST          : 1;
		/* const */ unsigned int SFTRST         : 1;
		/* const */ unsigned int WDTRST         : 1;
		/* const */ unsigned int                : 1;
	} B;
	int I;
	unsigned int U;

} RST_SR_type;
#define RST_SR	(*( RST_SR_type *) 0xF0000014u)	/* Reset Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int MOSC           : 1;
		/* const */ unsigned int OSCR           : 1;
		unsigned int ORDRES         : 1;
		unsigned int                : 1;
		unsigned int OGC            : 1;
		unsigned int                : 27;
	} B;
	int I;
	unsigned int U;

} OSC_CON_type;
#define OSC_CON	(*( OSC_CON_type *) 0xF0000018u)	/* Oscillator Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ENDINIT        : 1;
		unsigned int WDTLCK         : 1;
		unsigned int WDTHPW0        : 2;
		unsigned int WDTHPW1        : 4;
		unsigned int WDTPW          : 8;
		unsigned int WDTREL         : 16;
	} B;
	int I;
	unsigned int U;

} WDT_CON0_type;
#define WDT_CON0	(*( WDT_CON0_type *) 0xF0000020u)	/* Watchdog Timer Control Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 2;
		unsigned int WDTIR          : 1;
		unsigned int WDTDR          : 1;
		unsigned int                : 28;
	} B;
	int I;
	unsigned int U;

} WDT_CON1_type;
#define WDT_CON1	(*( WDT_CON1_type *) 0xF0000024u)	/* Watchdog Timer Control Register 1 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int WDTAE          : 1;
		/* const */ unsigned int WDTOE          : 1;
		/* const */ unsigned int WDTIS          : 1;
		/* const */ unsigned int WDTDS          : 1;
		/* const */ unsigned int WDTTO          : 1;
		/* const */ unsigned int WDTPR          : 1;
		/* const */ unsigned int                : 10;
		/* const */ unsigned int WDTTIM         : 16;
	} B;
	int I;
	unsigned int U;

} WDT_SR_type;
#define WDT_SR	(*( WDT_SR_type *) 0xF0000028u)	/* Watchdog Timer Status Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int NMIEXT         : 1;
		/* const */ unsigned int NMIPLL         : 1;
		/* const */ unsigned int NMIWDT         : 1;
		/* const */ unsigned int NMIPER         : 1;
		/* const */ unsigned int                : 28;
	} B;
	int I;
	unsigned int U;

} NMISR_type;
#define NMISR	(*( NMISR_type *) 0xF000002Cu)	/* NMI Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int REQSLP         : 2;
		/* const */ unsigned int                : 6;
		/* const */ unsigned int PMST           : 3;
		/* const */ unsigned int                : 21;
	} B;
	int I;
	unsigned int U;

} PMG_CSR_type;
#define PMG_CSR	(*( PMG_CSR_type *) 0xF0000034u)	/* Power Management Control and Status Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int SW0PT0         : 1;
		/* const */ unsigned int SWOPT1         : 1;
		/* const */ unsigned int SWOPT2         : 1;
		/* const */ unsigned int SWOPT3         : 1;
		/* const */ unsigned int SWOPT4         : 1;
		/* const */ unsigned int SWOPT5         : 1;
		/* const */ unsigned int SWOPT6         : 1;
		/* const */ unsigned int SWOPT7         : 1;
		/* const */ unsigned int SWOPT8         : 1;
		/* const */ unsigned int SWOPT9         : 1;
		/* const */ unsigned int SWOPT10        : 1;
		/* const */ unsigned int SWOPT11        : 1;
		/* const */ unsigned int SWOPT12        : 1;
		/* const */ unsigned int SWOPT13        : 1;
		/* const */ unsigned int SWOPT14        : 1;
		/* const */ unsigned int SWOPT15        : 1;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SCU_SCLIR_type;
#define SCU_SCLIR	(*( SCU_SCLIR_type *) 0xF0000038u)	/* SCU Software Configuration Latched Inputs Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int LOCK           : 1;
		unsigned int RESLD          : 1;
		unsigned int RSV            : 1;
		unsigned int                : 2;
		unsigned int VCOBYP         : 1;
		unsigned int VCOSEL         : 2;
		unsigned int KDIV           : 4;
		unsigned int                : 1;
		unsigned int PDIV           : 3;
		unsigned int NDIV           : 7;
		unsigned int                : 1;
		unsigned int OSCDISC        : 1;
		unsigned int                : 4;
		/* const */ unsigned int BYPPIN         : 1;
		unsigned int                : 2;
	} B;
	int I;
	unsigned int U;

} PLL_CLC_type;
#define PLL_CLC	(*( PLL_CLC_type *) 0xF0000040u)	/* PLL Clock Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int POL            : 1;
		unsigned int MODE           : 1;
		unsigned int ENON           : 1;
		unsigned int                : 13;
		/* const */ unsigned int EMSF           : 1;
		unsigned int                : 7;
		unsigned int EMSFM          : 2;
		unsigned int                : 6;
	} B;
	int I;
	unsigned int U;

} SCU_EMSR_type;
#define SCU_EMSR	(*( SCU_EMSR_type *) 0xF0000044u)	/* SCU Emergency Stop Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int TCV0           : 2;
		unsigned int                : 1;
		unsigned int TCE0           : 1;
		unsigned int TCC0           : 2;
		unsigned int                : 1;
		unsigned int TCS0           : 1;
		unsigned int TCDIV          : 8;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SCU_TCCON_type;
#define SCU_TCCON	(*( SCU_TCCON_type *) 0xF0000048u)	/* SCU Temperature Compensation Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int FIEN           : 1;
		unsigned int                : 4;
		unsigned int NMIEN          : 1;
		unsigned int AN7TM          : 1;
		unsigned int RBOOTA         : 1;
		unsigned int RFCBAE         : 1;
		unsigned int DTSON          : 1;
		unsigned int LDEN           : 1;
		unsigned int RPARAV         : 1;
		unsigned int                : 4;
		unsigned int ZERO0          : 2;
		unsigned int GIN1S          : 2;
		unsigned int ZERO           : 4;
		unsigned int ONE            : 8;
	} B;
	int I;
	unsigned int U;

} SCU_CON_type;
#define SCU_CON	(*( SCU_CON_type *) 0xF0000050u)	/* SCU Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int FXI            : 1;
		/* const */ unsigned int FUI            : 1;
		/* const */ unsigned int FZI            : 1;
		/* const */ unsigned int FVI            : 1;
		/* const */ unsigned int FII            : 1;
		/* const */ unsigned int                : 7;
		/* const */ unsigned int PARAV          : 1;
		/* const */ unsigned int DTSRDY         : 1;
		/* const */ unsigned int FCBAE          : 1;
		/* const */ unsigned int BOOTA          : 1;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SCU_STAT_type;
#define SCU_STAT	(*( SCU_STAT_type *) 0xF0000054u)	/* SCU Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int THMIN0         : 8;
		unsigned int THMED0         : 8;
		unsigned int THMAX0         : 8;
		/* const */ unsigned int THCOUNT        : 8;
	} B;
	int I;
	unsigned int U;

} SCU_TCLR0_type;
#define SCU_TCLR0	(*( SCU_TCLR0_type *) 0xF0000058u)	/* SCU Temperature Compensation Level Register 0 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int DEPT           : 5;
		/* const */ unsigned int MANUF          : 11;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} MANID_type;
#define MANID	(*( MANID_type *) 0xF0000070u)	/* Manufacturer Identification Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int CHREV          : 8;
		/* const */ unsigned int CHID           : 8;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} CHIPID_type;
#define CHIPID	(*( CHIPID_type *) 0xF0000074u)	/* Chip Identification Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RT0            : 1;
		/* const */ unsigned int RT1            : 1;
		/* const */ unsigned int RT2            : 1;
		/* const */ unsigned int RT3            : 1;
		/* const */ unsigned int RT4            : 1;
		/* const */ unsigned int RT5            : 1;
		/* const */ unsigned int RT6            : 1;
		/* const */ unsigned int RT7            : 1;
		/* const */ unsigned int RT8            : 1;
		/* const */ unsigned int RT9            : 1;
		/* const */ unsigned int RT10           : 1;
		/* const */ unsigned int RT11           : 1;
		/* const */ unsigned int RT12           : 1;
		/* const */ unsigned int RT13           : 1;
		/* const */ unsigned int RT14           : 1;
		/* const */ unsigned int RT15           : 1;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} RTID_type;
#define RTID	(*( RTID_type *) 0xF0000078u)	/* Redesign Tracing Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int EXIS0          : 2;
		unsigned int                : 2;
		unsigned int FEN0           : 1;
		unsigned int REN0           : 1;
		unsigned int LDEN0          : 1;
		unsigned int EIEN0          : 1;
		unsigned int INP0           : 3;
		unsigned int                : 5;
		unsigned int EXIS1          : 2;
		unsigned int                : 2;
		unsigned int FEN1           : 1;
		unsigned int REN1           : 1;
		unsigned int LDEN1          : 1;
		unsigned int EIEN1          : 1;
		unsigned int INP1           : 3;
		unsigned int                : 1;
	} B;
	int I;
	unsigned int U;

} EICR0_type;
#define EICR0	(*( EICR0_type *) 0xF0000080u)	/* External Input Channel Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int EXIS2          : 2;
		unsigned int                : 2;
		unsigned int FEN2           : 1;
		unsigned int REN2           : 1;
		unsigned int LDEN2          : 1;
		unsigned int EIEN2          : 1;
		unsigned int INP2           : 3;
		unsigned int                : 5;
		unsigned int EXIS3          : 2;
		unsigned int                : 2;
		unsigned int FEN3           : 1;
		unsigned int REN3           : 1;
		unsigned int LDEN3          : 1;
		unsigned int EIEN3          : 1;
		unsigned int INP3           : 3;
		unsigned int                : 1;
	} B;
	int I;
	unsigned int U;

} EICR1_type;
#define EICR1	(*( EICR1_type *) 0xF0000084u)	/* External Input Channel Register 1 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int INTF0          : 1;
		/* const */ unsigned int INTF1          : 1;
		/* const */ unsigned int INTF2          : 1;
		/* const */ unsigned int INTF3          : 1;
		/* const */ unsigned int                : 28;
	} B;
	int I;
	unsigned int U;

} EIFR_type;
#define EIFR	(*( EIFR_type *) 0xF0000088u)	/* External Input Flag Register */

typedef volatile union
{
	struct
	{ 
		unsigned int FS0            : 1;
		unsigned int FS1            : 1;
		unsigned int FS2            : 1;
		unsigned int FS3            : 1;
		unsigned int                : 12;
		unsigned int FC0            : 1;
		unsigned int FC1            : 1;
		unsigned int FC2            : 1;
		unsigned int FC3            : 1;
		unsigned int                : 12;
	} B;
	int I;
	unsigned int U;

} FMR_type;
#define FMR	(*( FMR_type *) 0xF000008Cu)	/* SCU Flag Modification Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int PDR0           : 1;
		/* const */ unsigned int PDR1           : 1;
		/* const */ unsigned int PDR2           : 1;
		/* const */ unsigned int PDR3           : 1;
		/* const */ unsigned int                : 28;
	} B;
	int I;
	unsigned int U;

} PDRR_type;
#define PDRR	(*( PDRR_type *) 0xF0000090u)	/* Pattern Detection Result Register */

typedef volatile union
{
	struct
	{ 
		unsigned int IPEN00         : 1;
		unsigned int IPEN01         : 1;
		unsigned int IPEN02         : 1;
		unsigned int IPEN03         : 1;
		unsigned int                : 9;
		unsigned int GEEN0          : 1;
		unsigned int IGP0           : 2;
		unsigned int IPEN10         : 1;
		unsigned int IPEN11         : 1;
		unsigned int IPEN12         : 1;
		unsigned int IPEN13         : 1;
		unsigned int                : 9;
		unsigned int GEEN1          : 1;
		unsigned int IGP1           : 2;
	} B;
	int I;
	unsigned int U;

} IGCR0_type;
#define IGCR0	(*( IGCR0_type *) 0xF0000094u)	/* Interrupt Gating Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int IPEN20         : 1;
		unsigned int IPEN21         : 1;
		unsigned int IPEN22         : 1;
		unsigned int IPEN23         : 1;
		unsigned int                : 9;
		unsigned int GEEN2          : 1;
		unsigned int IGP2           : 2;
		unsigned int IPEN30         : 1;
		unsigned int IPEN31         : 1;
		unsigned int IPEN32         : 1;
		unsigned int IPEN33         : 1;
		unsigned int                : 9;
		unsigned int GEEN3          : 1;
		unsigned int IGP3           : 2;
	} B;
	int I;
	unsigned int U;

} IGCR1_type;
#define IGCR1	(*( IGCR1_type *) 0xF0000098u)	/* Interrupt Gating Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int ETRSEL         : 3;
		unsigned int                : 1;
		unsigned int SW0TRSEL       : 3;
		unsigned int                : 1;
		unsigned int QTRSEL         : 3;
		unsigned int                : 1;
		unsigned int TTRSEL         : 3;
		unsigned int                : 1;
		unsigned int EGTSEL         : 3;
		unsigned int                : 1;
		unsigned int SW0GTSEL       : 3;
		unsigned int                : 9;
	} B;
	int I;
	unsigned int U;

} TGADC0_type;
#define TGADC0	(*( TGADC0_type *) 0xF000009Cu)	/* Trigger Gating ADC0 Register */

typedef volatile union
{
	struct
	{ 
		unsigned int PTMLC          : 8;
		unsigned int ENOUT0         : 1;
		/* const */ unsigned int                : 3;
		unsigned int RDSS0          : 1;
		/* const */ unsigned int                : 5;
		unsigned int DISWRJ         : 1;
		/* const */ unsigned int                : 12;
		/* const */ unsigned int PTMEN          : 1;
	} B;
	int I;
	unsigned int U;

} SCU_PTCON_type;
#define SCU_PTCON	(*( SCU_PTCON_type *) 0xF00000B0u)	/* SCU Pad Test Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int TRST           : 1;
		unsigned int TCLK           : 1;
		/* const */ unsigned int TDI            : 1;
		unsigned int TDO            : 1;
		unsigned int TMS            : 1;
		/* const */ unsigned int TESTMODE       : 1;
		unsigned int BYPASS         : 1;
		unsigned int BRKIN          : 1;
		unsigned int BRKOUT         : 1;
		unsigned int TRCLK          : 1;
		unsigned int HDRST          : 1;
		/* const */ unsigned int NMI            : 1;
		unsigned int                : 20;
	} B;
	int I;
	unsigned int U;

} SCU_PTDAT0_type;
#define SCU_PTDAT0	(*( SCU_PTDAT0_type *) 0xF00000B4u)	/* SCU Pad Test Data Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int PEN0           : 1;
		unsigned int PEN1           : 1;
		unsigned int PEN2           : 1;
		unsigned int PEN3           : 1;
		unsigned int PEN4           : 1;
		unsigned int PEN5           : 1;
		unsigned int                : 26;
	} B;
	int I;
	unsigned int U;

} SCU_PETCR_type;
#define SCU_PETCR	(*( SCU_PETCR_type *) 0xF00000D0u)	/* SCU Parity Error Trap Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int PFL0           : 1;
		/* const */ unsigned int PFL1           : 1;
		/* const */ unsigned int PFL2           : 1;
		/* const */ unsigned int PFL3           : 1;
		/* const */ unsigned int PFL4           : 1;
		/* const */ unsigned int PFL5           : 1;
		/* const */ unsigned int                : 26;
	} B;
	int I;
	unsigned int U;

} SCU_PETSR_type;
#define SCU_PETSR	(*( SCU_PETSR_type *) 0xF00000D4u)	/* SCU Parity Error Trap Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SEL0           : 1;
		unsigned int SEL1           : 1;
		unsigned int SEL2           : 1;
		unsigned int SEL3           : 1;
		unsigned int                : 28;
	} B;
	int I;
	unsigned int U;

} SCU_DMARS_type;
#define SCU_DMARS	(*( SCU_DMARS_type *) 0xF00000D8u)	/* DMA Request Select Register */


/* SBCU LL */
typedef volatile union
{
	int I;
	unsigned int U;

} SBCU_ID_type;
#define SBCU_ID	(*( SBCU_ID_type *) 0xF0000108u)	/* SBCU Module Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int TOUT           : 16;	/* Bus time-out value */
		unsigned int DBG            : 1;	/* Debug trace */
		unsigned int                : 1;
		unsigned int PSE            : 1;	/* Power saving */
		unsigned int SPE            : 1;	/* Starvation protection */
		unsigned int                : 4;
		unsigned int SPC            : 8;	/* Starvation counter sample period */
	} B;
	int I;
	unsigned int U;

} SBCU_CON_type;
#define SBCU_CON	(*( SBCU_CON_type *) 0xF0000110u)	/* SBCU Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ERRCNT         : 16;
		unsigned int TOUT           : 1;
		unsigned int RDY            : 1;
		unsigned int ABT            : 1;
		unsigned int ACK            : 2;
		unsigned int SVM            : 1;
		unsigned int WRN            : 1;
		unsigned int RDN            : 1;
		unsigned int TAG            : 4;
		unsigned int OPC            : 4;
	} B;
	int I;
	unsigned int U;

} SBCU_ECON_type;
#define SBCU_ECON	(*( SBCU_ECON_type *) 0xF0000120u)	/* Error Control Capture Register */

typedef volatile union
{
	struct
	{ 
		unsigned int FPIADR         : 32;
	} B;
	int I;
	unsigned int U;

} SBCU_EADD_type;
#define SBCU_EADD	(*( SBCU_EADD_type *) 0xF0000124u)	/* Error Address Capture Register */

typedef volatile union
{
	struct
	{ 
		unsigned int FPIDAT         : 32;
	} B;
	int I;
	unsigned int U;

} SBCU_EDAT_type;
#define SBCU_EDAT	(*( SBCU_EDAT_type *) 0xF0000128u)	/* Error Data Capture Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int EO             : 1;
		/* const */ unsigned int OA             : 1;
		unsigned int                : 2;
		unsigned int RA             : 1;
		unsigned int                : 7;
		unsigned int CONCOM0        : 1;
		unsigned int CONCOM1        : 1;
		unsigned int CONCOM2        : 1;
		unsigned int                : 1;
		unsigned int ONG            : 1;
		unsigned int                : 3;
		unsigned int ONA1           : 2;
		unsigned int                : 2;
		unsigned int ONA2           : 2;
		unsigned int                : 2;
		unsigned int ONBOS0         : 1;
		unsigned int ONBOS1         : 1;
		unsigned int ONBOS2         : 1;
		unsigned int ONBOS3         : 1;
	} B;
	int I;
	unsigned int U;

} SBCU_DBCNTL_type;
#define SBCU_DBCNTL	(*( SBCU_DBCNTL_type *) 0xF0000130u)	/* Debug Control Register (OCDS) */

typedef volatile union
{
	struct
	{ 
		unsigned int CBH            : 1;
		unsigned int                : 2;
		unsigned int PCP            : 1;
		unsigned int DMAH           : 1;
		unsigned int LFI            : 1;
		unsigned int DMAL           : 1;
		unsigned int CBL            : 1;
		unsigned int                : 24;
	} B;
	int I;
	unsigned int U;

} SBCU_DBGRNT_type;
#define SBCU_DBGRNT	(*( SBCU_DBGRNT_type *) 0xF0000134u)	/* SBCU Debug Grant Mask Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ADR1           : 32;
	} B;
	int I;
	unsigned int U;

} SBCU_DBADR1_type;
#define SBCU_DBADR1	(*( SBCU_DBADR1_type *) 0xF0000138u)	/* Debug Address1 Register (OCDS) */

typedef volatile union
{
	struct
	{ 
		unsigned int ADR2           : 32;
	} B;
	int I;
	unsigned int U;

} SBCU_DBADR2_type;
#define SBCU_DBADR2	(*( SBCU_DBADR2_type *) 0xF000013Cu)	/* Debug Address2 Register (OCDS) */

typedef volatile union
{
	struct
	{ 
		unsigned int OPC            : 4;
		unsigned int SVM            : 1;
		unsigned int                : 3;
		unsigned int WR             : 1;
		unsigned int                : 3;
		unsigned int RD             : 1;
		unsigned int                : 19;
	} B;
	int I;
	unsigned int U;

} SBCU_DBBOS_type;
#define SBCU_DBBOS	(*( SBCU_DBBOS_type *) 0xF0000140u)	/* Debug Bus Operation Register (OCDS) */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int CBH            : 1;
		/* const */ unsigned int                : 2;
		/* const */ unsigned int PCP            : 1;
		/* const */ unsigned int DMAH           : 1;
		/* const */ unsigned int LFI            : 1;
		/* const */ unsigned int DMAL           : 1;
		/* const */ unsigned int CBL            : 1;
		/* const */ unsigned int                : 8;
		/* const */ unsigned int CHNR00         : 1;
		/* const */ unsigned int CHNR01         : 1;
		/* const */ unsigned int CHNR02         : 1;
		/* const */ unsigned int CHNR03         : 1;
		/* const */ unsigned int CHNR04         : 1;
		/* const */ unsigned int CHNR05         : 1;
		/* const */ unsigned int CHNR06         : 1;
		/* const */ unsigned int CHNR07         : 1;
		/* const */ unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} SBCU_DBGNTT_type;
#define SBCU_DBGNTT	(*( SBCU_DBGNTT_type *) 0xF0000144u)	/* Debug Trapped Master Register (OCDS) */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int FPIADR         : 32;
	} B;
	int I;
	unsigned int U;

} SBCU_DBADRT_type;
#define SBCU_DBADRT	(*( SBCU_DBADRT_type *) 0xF0000148u)	/* Debug Trapped Address Register (OCDS) */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int FPIOPC         : 4;
		/* const */ unsigned int FPISVM         : 1;
		/* const */ unsigned int FPIACK         : 2;
		/* const */ unsigned int FPIRDY         : 1;
		/* const */ unsigned int FPIWR          : 1;
		/* const */ unsigned int FPIRST         : 2;
		/* const */ unsigned int FPIOPS         : 1;
		/* const */ unsigned int FPIRD          : 1;
		/* const */ unsigned int FPIABORT       : 1;
		/* const */ unsigned int FPITOUT        : 1;
		/* const */ unsigned int                : 1;
		/* const */ unsigned int FPITAG         : 4;
		/* const */ unsigned int                : 12;
	} B;
	int I;
	unsigned int U;

} SBCU_DBBOST_type;
#define SBCU_DBBOST	(*( SBCU_DBBOST_type *) 0xF000014Cu)	/* Debug Trapped Bus Operation Register (OCDS) */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		/* const */ unsigned int TOS            : 2;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SBCU_SRC_type;
#define SBCU_SRC	(*( SBCU_SRC_type *) 0xF00001FCu)	/* SBCU Service Request Control Register */


/* STM */
typedef volatile union
{
	struct
	{ 
		unsigned int DISR           : 1;
		/* const */ unsigned int DISS           : 1;
		unsigned int SPEN           : 1;
		unsigned int EDIS           : 1;
		unsigned int SBWE           : 1;
		unsigned int FSOE           : 1;
		unsigned int                : 2;
		unsigned int RMC            : 3;
		unsigned int                : 21;
	} B;
	int I;
	unsigned int U;

} STM_CLC_type;
#define STM_CLC	(*( STM_CLC_type *) 0xF0000200u)	/* STM Clock Control Register */

typedef volatile union
{
	int I;
	unsigned int U;

} STM_ID_type;
#define STM_ID	(*( STM_ID_type *) 0xF0000208u)	/* STM Module Identification Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int STM            : 32;
	} B;
	int I;
	unsigned int U;

} STM_TIM0_type;
#define STM_TIM0	(*( STM_TIM0_type *) 0xF0000210u)	/* Timer Register 0 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int STM            : 32;
	} B;
	int I;
	unsigned int U;

} STM_TIM1_type;
#define STM_TIM1	(*( STM_TIM1_type *) 0xF0000214u)	/* Timer Register 1 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int STM            : 32;
	} B;
	int I;
	unsigned int U;

} STM_TIM2_type;
#define STM_TIM2	(*( STM_TIM2_type *) 0xF0000218u)	/* Timer Register 2 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int STM            : 32;
	} B;
	int I;
	unsigned int U;

} STM_TIM3_type;
#define STM_TIM3	(*( STM_TIM3_type *) 0xF000021Cu)	/* Timer Register 3 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int STM            : 32;
	} B;
	int I;
	unsigned int U;

} STM_TIM4_type;
#define STM_TIM4	(*( STM_TIM4_type *) 0xF0000220u)	/* Timer Register 4 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int STM            : 32;
	} B;
	int I;
	unsigned int U;

} STM_TIM5_type;
#define STM_TIM5	(*( STM_TIM5_type *) 0xF0000224u)	/* Timer Register 5 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int STM            : 24;
		/* const */ unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} STM_TIM6_type;
#define STM_TIM6	(*( STM_TIM6_type *) 0xF0000228u)	/* Timer Register 6 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int STM_CAP        : 24;
		/* const */ unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} STM_CAP_type;
#define STM_CAP	(*( STM_CAP_type *) 0xF000022Cu)	/* Timer Capture Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CMPVAL         : 32;
	} B;
	int I;
	unsigned int U;

} STM_CMP0_type;
#define STM_CMP0	(*( STM_CMP0_type *) 0xF0000230u)	/* Compare Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int CMPVAL         : 32;
	} B;
	int I;
	unsigned int U;

} STM_CMP1_type;
#define STM_CMP1	(*( STM_CMP1_type *) 0xF0000234u)	/* Compare Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int MSIZE0         : 5;
		unsigned int                : 3;
		unsigned int MSTART0        : 5;
		unsigned int                : 3;
		unsigned int MSIZE1         : 5;
		unsigned int                : 3;
		unsigned int MSTART1        : 5;
		unsigned int                : 3;
	} B;
	int I;
	unsigned int U;

} STM_CMCON_type;
#define STM_CMCON	(*( STM_CMCON_type *) 0xF0000238u)	/* Compare Match Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CMP0EN         : 1;
		/* const */ unsigned int CMP0IR         : 1;
		unsigned int CMP0OS         : 1;
		unsigned int                : 1;
		unsigned int CMP1EN         : 1;
		/* const */ unsigned int CMP1IR         : 1;
		unsigned int CMP1OS         : 1;
		unsigned int                : 25;
	} B;
	int I;
	unsigned int U;

} STM_ICR_type;
#define STM_ICR	(*( STM_ICR_type *) 0xF000023Cu)	/* STM Interrupt Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CMP0IRR        : 1;
		unsigned int CMP0IRS        : 1;
		unsigned int CMP1IRR        : 1;
		unsigned int CMP1IRS        : 1;
		unsigned int                : 28;
	} B;
	int I;
	unsigned int U;

} STM_ISRR_type;
#define STM_ISRR	(*( STM_ISRR_type *) 0xF0000240u)	/* Interrupt Set/Reset Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} STM_SRC1_type;
#define STM_SRC1	(*( STM_SRC1_type *) 0xF00002F8u)	/* STM Service Request Control Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} STM_SRC0_type;
#define STM_SRC0	(*( STM_SRC0_type *) 0xF00002FCu)	/* STM Service Request Control Register 0 */

#define SYSTIME_LOW	STM_TIM0.U
#define SYSTIME_HIGH	STM_CAP.U

/* Cerberus */
typedef volatile union
{
	int I;
	unsigned int U;

} CBS_JDPID_type;
#define CBS_JDPID	(*( CBS_JDPID_type *) 0xF0000408u)	/* Cerberus Module Identification Register */

typedef volatile union
{
	int I;
	unsigned int U;

} CBS_COMDATA_type;
#define CBS_COMDATA	(*( CBS_COMDATA_type *) 0xF0000468u)	/* Cerberus Communication Mode Data Register */

typedef volatile union
{
	int I;
	unsigned int U;

} CBS_IOSR_type;
#define CBS_IOSR	(*( CBS_IOSR_type *) 0xF000046Cu)	/* Cerberus Status Register */

typedef volatile union
{
	int I;
	unsigned int U;

} CBS_MCDBBS_type;
#define CBS_MCDBBS	(*( CBS_MCDBBS_type *) 0xF0000470u)	/* Cerberus Break Bus Switch Configuration Register */

typedef volatile union
{
	int I;
	unsigned int U;

} CBS_MCDSSG_type;
#define CBS_MCDSSG	(*( CBS_MCDSSG_type *) 0xF0000474u)	/* Cerberus Suspend Signal Generation Status and Control Register */

typedef volatile union
{
	int I;
	unsigned int U;

} CBS_OEC_type;
#define CBS_OEC	(*( CBS_OEC_type *) 0xF0000478u)	/* Cerberus OCDS Enable Control Register */

typedef volatile union
{
	int I;
	unsigned int U;

} CBS_OCNTRL_type;
#define CBS_OCNTRL	(*( CBS_OCNTRL_type *) 0xF000047Cu)	/* Cerberus OSCU Configuration and Control Register */

typedef volatile union
{
	int I;
	unsigned int U;

} CBS_OSTATE_type;
#define CBS_OSTATE	(*( CBS_OSTATE_type *) 0xF0000480u)	/* Cerberus OSCU Status Register */

typedef volatile union
{
	int I;
	unsigned int U;

} CBS_MCDBBSS_type;
#define CBS_MCDBBSS	(*( CBS_MCDBBSS_type *) 0xF0000490u)	/* Cerberus Break Bus Switch Status Register */

typedef volatile union
{
	int I;
	unsigned int U;

} CBS_MCDSSGC_type;
#define CBS_MCDSSGC	(*( CBS_MCDSSGC_type *) 0xF0000494u)	/* Cerberus Suspend Signal Generation Configuration Register */

typedef volatile union
{
	int I;
	unsigned int U;

} CBS_SRC_type;
#define CBS_SRC	(*( CBS_SRC_type *) 0xF00004FCu)	/* Cerberus Service Request Control Register */


/* MSC0 LL */
typedef volatile union
{
	struct
	{ 
		unsigned int DISR           : 1;
		/* const */ unsigned int DISS           : 1;
		unsigned int SPEN           : 1;
		unsigned int EDIS           : 1;
		unsigned int SBWE           : 1;
		unsigned int FSOE           : 1;
		unsigned int                : 26;
	} B;
	int I;
	unsigned int U;

} MSC0_CLC_type;
#define MSC0_CLC	(*( MSC0_CLC_type *) 0xF0000800u)	/* MSC Clock Control Register */

typedef volatile union
{
	int I;
	unsigned int U;

} MSC0_ID_type;
#define MSC0_ID	(*( MSC0_ID_type *) 0xF0000808u)	/* MSC Module Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int STEP           : 10;
		unsigned int                : 1;
		unsigned int SM             : 1;
		unsigned int SC             : 2;
		unsigned int DM             : 2;
		/* const */ unsigned int RESULT         : 10;
		unsigned int                : 2;
		/* const */ unsigned int SUSACK         : 1;
		/* const */ unsigned int SUSREQ         : 1;
		unsigned int ENHW           : 1;
		unsigned int DISCLK         : 1;
	} B;
	int I;
	unsigned int U;

} MSC0_FDR_type;
#define MSC0_FDR	(*( MSC0_FDR_type *) 0xF000080Cu)	/* MSC Fractional Divider Register */

typedef volatile union
{
	struct
	{ 
		unsigned int UFT            : 1;
		unsigned int URR            : 3;
		unsigned int PCTR           : 1;
		/* const */ unsigned int                : 11;
		/* const */ unsigned int UC             : 5;
		/* const */ unsigned int                : 11;
	} B;
	int I;
	unsigned int U;

} MSC0_USR_type;
#define MSC0_USR	(*( MSC0_USR_type *) 0xF0000810u)	/* Upstream Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int TM             : 1;
		/* const */ unsigned int CP             : 1;
		/* const */ unsigned int DP             : 1;
		unsigned int NDBL           : 5;
		unsigned int NDBH           : 5;
		unsigned int ENSELL         : 1;
		unsigned int ENSELH         : 1;
		/* const */ unsigned int DSDIS          : 1;
		unsigned int NBC            : 6;
		unsigned int                : 2;
		unsigned int PPD            : 5;
		unsigned int                : 3;
	} B;
	int I;
	unsigned int U;

} MSC0_DSC_type;
#define MSC0_DSC	(*( MSC0_DSC_type *) 0xF0000814u)	/* Downstream Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int PFC            : 4;
		unsigned int                : 4;
		unsigned int NPTF           : 4;
		unsigned int                : 4;
		/* const */ unsigned int DC             : 7;
		unsigned int                : 1;
		/* const */ unsigned int DFA            : 1;
		/* const */ unsigned int CFA            : 1;
		unsigned int                : 6;
	} B;
	int I;
	unsigned int U;

} MSC0_DSS_type;
#define MSC0_DSS	(*( MSC0_DSS_type *) 0xF0000818u)	/* Downstream Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int DDL            : 16;
		unsigned int DDH            : 16;
	} B;
	int I;
	unsigned int U;

} MSC0_DD_type;
#define MSC0_DD	(*( MSC0_DD_type *) 0xF000081Cu)	/* Downstream Data Register */

typedef volatile union
{
	struct
	{ 
		unsigned int DCL            : 16;
		unsigned int DCH            : 16;
	} B;
	int I;
	unsigned int U;

} MSC0_DC_type;
#define MSC0_DC	(*( MSC0_DC_type *) 0xF0000820u)	/* Downstream Command Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SL0            : 2;
		unsigned int SL1            : 2;
		unsigned int SL2            : 2;
		unsigned int SL3            : 2;
		unsigned int SL4            : 2;
		unsigned int SL5            : 2;
		unsigned int SL6            : 2;
		unsigned int SL7            : 2;
		unsigned int SL8            : 2;
		unsigned int SL9            : 2;
		unsigned int SL10           : 2;
		unsigned int SL11           : 2;
		unsigned int SL12           : 2;
		unsigned int SL13           : 2;
		unsigned int SL14           : 2;
		unsigned int SL15           : 2;
	} B;
	int I;
	unsigned int U;

} MSC0_DSDSL_type;
#define MSC0_DSDSL	(*( MSC0_DSDSL_type *) 0xF0000824u)	/* Downstream Select Data Source Register Low */

typedef volatile union
{
	struct
	{ 
		unsigned int SH0            : 2;
		unsigned int SH1            : 2;
		unsigned int SH2            : 2;
		unsigned int SH3            : 2;
		unsigned int SH4            : 2;
		unsigned int SH5            : 2;
		unsigned int SH6            : 2;
		unsigned int SH7            : 2;
		unsigned int SH8            : 2;
		unsigned int SH9            : 2;
		unsigned int SH10           : 2;
		unsigned int SH11           : 2;
		unsigned int SH12           : 2;
		unsigned int SH13           : 2;
		unsigned int SH14           : 2;
		unsigned int SH15           : 2;
	} B;
	int I;
	unsigned int U;

} MSC0_DSDSH_type;
#define MSC0_DSDSH	(*( MSC0_DSDSH_type *) 0xF0000828u)	/* Downstream Select Data Source Register High */

typedef volatile union
{
	struct
	{ 
		unsigned int ENL0           : 1;
		unsigned int ENL1           : 1;
		unsigned int ENL2           : 1;
		unsigned int ENL3           : 1;
		unsigned int ENL4           : 1;
		unsigned int ENL5           : 1;
		unsigned int ENL6           : 1;
		unsigned int ENL7           : 1;
		unsigned int ENL8           : 1;
		unsigned int ENL9           : 1;
		unsigned int ENL10          : 1;
		unsigned int ENL11          : 1;
		unsigned int ENL12          : 1;
		unsigned int ENL13          : 1;
		unsigned int ENL14          : 1;
		unsigned int ENL15          : 1;
		unsigned int ENH0           : 1;
		unsigned int ENH1           : 1;
		unsigned int ENH2           : 1;
		unsigned int ENH3           : 1;
		unsigned int ENH4           : 1;
		unsigned int ENH5           : 1;
		unsigned int ENH6           : 1;
		unsigned int ENH7           : 1;
		unsigned int ENH8           : 1;
		unsigned int ENH9           : 1;
		unsigned int ENH10          : 1;
		unsigned int ENH11          : 1;
		unsigned int ENH12          : 1;
		unsigned int ENH13          : 1;
		unsigned int ENH14          : 1;
		unsigned int ENH15          : 1;
	} B;
	int I;
	unsigned int U;

} MSC0_ESR_type;
#define MSC0_ESR	(*( MSC0_ESR_type *) 0xF000082Cu)	/* MSC Emergency Stop Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int DATA           : 8;
		unsigned int                : 8;
		/* const */ unsigned int V              : 1;
		/* const */ unsigned int P              : 1;
		unsigned int C              : 1;
		/* const */ unsigned int LABF           : 2;
		/* const */ unsigned int IPF            : 1;
		/* const */ unsigned int PERR           : 1;
		unsigned int                : 9;
	} B;
	int I;
	unsigned int U;

} MSC0_UD0_type;
#define MSC0_UD0	(*( MSC0_UD0_type *) 0xF0000830u)	/* Upstream Data Register 0 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int DATA           : 8;
		unsigned int                : 8;
		/* const */ unsigned int V              : 1;
		/* const */ unsigned int P              : 1;
		unsigned int C              : 1;
		/* const */ unsigned int LABF           : 2;
		/* const */ unsigned int IPF            : 1;
		/* const */ unsigned int PERR           : 1;
		unsigned int                : 9;
	} B;
	int I;
	unsigned int U;

} MSC0_UD1_type;
#define MSC0_UD1	(*( MSC0_UD1_type *) 0xF0000834u)	/* Upstream Data Register 1 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int DATA           : 8;
		unsigned int                : 8;
		/* const */ unsigned int V              : 1;
		/* const */ unsigned int P              : 1;
		unsigned int C              : 1;
		/* const */ unsigned int LABF           : 2;
		/* const */ unsigned int IPF            : 1;
		/* const */ unsigned int PERR           : 1;
		unsigned int                : 9;
	} B;
	int I;
	unsigned int U;

} MSC0_UD2_type;
#define MSC0_UD2	(*( MSC0_UD2_type *) 0xF0000838u)	/* Upstream Data Register 2 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int DATA           : 8;
		unsigned int                : 8;
		/* const */ unsigned int V              : 1;
		/* const */ unsigned int P              : 1;
		unsigned int C              : 1;
		/* const */ unsigned int LABF           : 2;
		/* const */ unsigned int IPF            : 1;
		/* const */ unsigned int PERR           : 1;
		unsigned int                : 9;
	} B;
	int I;
	unsigned int U;

} MSC0_UD3_type;
#define MSC0_UD3	(*( MSC0_UD3_type *) 0xF000083Cu)	/* Upstream Data Register 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int EDIP           : 2;
		unsigned int EDIE           : 2;
		unsigned int ECIP           : 2;
		unsigned int                : 1;
		unsigned int ECIE           : 1;
		unsigned int TFIP           : 2;
		unsigned int                : 1;
		unsigned int TFIE           : 1;
		unsigned int RDIP           : 2;
		unsigned int RDIE           : 2;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} MSC0_ICR_type;
#define MSC0_ICR	(*( MSC0_ICR_type *) 0xF0000840u)	/* MSC Interrupt Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int DEDI           : 1;
		/* const */ unsigned int DECI           : 1;
		/* const */ unsigned int DTFI           : 1;
		/* const */ unsigned int URDI           : 1;
		/* const */ unsigned int                : 28;
	} B;
	int I;
	unsigned int U;

} MSC0_ISR_type;
#define MSC0_ISR	(*( MSC0_ISR_type *) 0xF0000844u)	/* MSC Interrupt Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CDEDI          : 1;
		unsigned int CDECI          : 1;
		unsigned int CDTFI          : 1;
		unsigned int CURDI          : 1;
		unsigned int CDP            : 1;
		unsigned int CCP            : 1;
		unsigned int CDDIS          : 1;
		unsigned int                : 9;
		unsigned int SDEDI          : 1;
		unsigned int SDECI          : 1;
		unsigned int SDTFI          : 1;
		unsigned int SURDI          : 1;
		unsigned int SDP            : 1;
		unsigned int SCP            : 1;
		unsigned int SDDIS          : 1;
		unsigned int                : 9;
	} B;
	int I;
	unsigned int U;

} MSC0_ISC_type;
#define MSC0_ISC	(*( MSC0_ISC_type *) 0xF0000848u)	/* Interrupt Set Clear Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CLP            : 1;
		unsigned int SLP            : 1;
		unsigned int CSLP           : 1;
		unsigned int ILP            : 1;
		unsigned int                : 4;
		unsigned int CLKCTRL        : 1;
		unsigned int CSL            : 2;
		unsigned int CSH            : 2;
		unsigned int CSC            : 2;
		unsigned int                : 1;
		unsigned int SDISEL         : 3;
		unsigned int                : 13;
	} B;
	int I;
	unsigned int U;

} MSC0_OCR_type;
#define MSC0_OCR	(*( MSC0_OCR_type *) 0xF000084Cu)	/* Output Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} MSC0_SRC1_type;
#define MSC0_SRC1	(*( MSC0_SRC1_type *) 0xF00008F8u)	/* MSC Service Request Control Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} MSC0_SRC0_type;
#define MSC0_SRC0	(*( MSC0_SRC0_type *) 0xF00008FCu)	/* MSC Service Request Control Register 0 */


/* ASC0 LL */
typedef volatile union
{
	struct
	{ 
		unsigned int DISR           : 1;
		/* const */ unsigned int DISS           : 1;
		unsigned int SPEN           : 1;
		unsigned int EDIS           : 1;
		unsigned int SBWE           : 1;
		unsigned int FSOE           : 1;
		unsigned int                : 2;
		unsigned int RMC            : 8;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ASC0_CLC_type;
#define ASC0_CLC	(*( ASC0_CLC_type *) 0xF0000A00u)	/* ASC Clock Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int RIS            : 1;
		unsigned int                : 31;
	} B;
	int I;
	unsigned int U;

} ASC0_PISEL_type;
#define ASC0_PISEL	(*( ASC0_PISEL_type *) 0xF0000A04u)	/* ASC Peripheral Input Select Register */

typedef volatile union
{
	int I;
	unsigned int U;

} ASC0_ID_type;
#define ASC0_ID	(*( ASC0_ID_type *) 0xF0000A08u)	/* ASC Module Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int M              : 3;
		unsigned int STP            : 1;
		unsigned int REN            : 1;
		unsigned int PEN            : 1;
		unsigned int FEN            : 1;
		unsigned int OEN            : 1;
		unsigned int PE             : 1;
		unsigned int FE             : 1;
		unsigned int OE             : 1;
		unsigned int FDE            : 1;
		unsigned int ODD            : 1;
		unsigned int BRS            : 1;
		unsigned int LB             : 1;
		unsigned int R              : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ASC0_CON_type;
#define ASC0_CON	(*( ASC0_CON_type *) 0xF0000A10u)	/* ASC Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int BR_VALUE       : 13;
		unsigned int                : 19;
	} B;
	int I;
	unsigned int U;

} ASC0_BG_type;
#define ASC0_BG	(*( ASC0_BG_type *) 0xF0000A14u)	/* ASC Baudrate Timer Reload Register */

typedef volatile union
{
	struct
	{ 
		unsigned int FD_VALUE       : 9;
		unsigned int                : 23;
	} B;
	int I;
	unsigned int U;

} ASC0_FDV_type;
#define ASC0_FDV	(*( ASC0_FDV_type *) 0xF0000A18u)	/* ASC Fractional Divider Register */

typedef volatile union
{
	struct
	{ 
		unsigned int TD_VALUE       : 9;
		unsigned int                : 23;
	} B;
	int I;
	unsigned int U;

} ASC0_TBUF_type;
#define ASC0_TBUF	(*( ASC0_TBUF_type *) 0xF0000A20u)	/* ASC Transmit Buffer Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RD_VALUE       : 9;
		/* const */ unsigned int                : 23;
	} B;
	int I;
	unsigned int U;

} ASC0_RBUF_type;
#define ASC0_RBUF	(*( ASC0_RBUF_type *) 0xF0000A24u)	/* ASC Receive Buffer Register */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int CLRREN         : 1;
		unsigned int SETREN         : 1;
		unsigned int                : 2;
		unsigned int CLRPE          : 1;
		unsigned int CLRFE          : 1;
		unsigned int CLROE          : 1;
		unsigned int SETPE          : 1;
		unsigned int SETFE          : 1;
		unsigned int SETOE          : 1;
		unsigned int                : 18;
	} B;
	int I;
	unsigned int U;

} ASC0_WHBCON_type;
#define ASC0_WHBCON	(*( ASC0_WHBCON_type *) 0xF0000A50u)	/* ASC Hardware Bits Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ASC0_TSRC_type;
#define ASC0_TSRC	(*( ASC0_TSRC_type *) 0xF0000AF0u)	/* ASC Transmit Interrupt Service Request Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ASC0_RSRC_type;
#define ASC0_RSRC	(*( ASC0_RSRC_type *) 0xF0000AF4u)	/* ASC Receive Interrupt Service Request Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ASC0_ESRC_type;
#define ASC0_ESRC	(*( ASC0_ESRC_type *) 0xF0000AF8u)	/* ASC Error Interrupt Service Request Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ASC0_TBSRC_type;
#define ASC0_TBSRC	(*( ASC0_TBSRC_type *) 0xF0000AFCu)	/* ASC Transmit Buffer Service Request Control Register */


/* ASC1 LL */
typedef volatile union
{
	struct
	{ 
		unsigned int RIS            : 1;
		unsigned int                : 31;
	} B;
	int I;
	unsigned int U;

} ASC1_PISEL_type;
#define ASC1_PISEL	(*( ASC1_PISEL_type *) 0xF0000B04u)	/* ASC Peripheral Input Select Register */

typedef volatile union
{
	int I;
	unsigned int U;

} ASC1_ID_type;
#define ASC1_ID	(*( ASC1_ID_type *) 0xF0000B08u)	/* ASC Module Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int M              : 3;
		unsigned int STP            : 1;
		unsigned int REN            : 1;
		unsigned int PEN            : 1;
		unsigned int FEN            : 1;
		unsigned int OEN            : 1;
		unsigned int PE             : 1;
		unsigned int FE             : 1;
		unsigned int OE             : 1;
		unsigned int FDE            : 1;
		unsigned int ODD            : 1;
		unsigned int BRS            : 1;
		unsigned int LB             : 1;
		unsigned int R              : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ASC1_CON_type;
#define ASC1_CON	(*( ASC1_CON_type *) 0xF0000B10u)	/* ASC Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int BR_VALUE       : 13;
		unsigned int                : 19;
	} B;
	int I;
	unsigned int U;

} ASC1_BG_type;
#define ASC1_BG	(*( ASC1_BG_type *) 0xF0000B14u)	/* ASC Baudrate Timer Reload Register */

typedef volatile union
{
	struct
	{ 
		unsigned int FD_VALUE       : 9;
		unsigned int                : 23;
	} B;
	int I;
	unsigned int U;

} ASC1_FDV_type;
#define ASC1_FDV	(*( ASC1_FDV_type *) 0xF0000B18u)	/* ASC Fractional Divider Register */

typedef volatile union
{
	struct
	{ 
		unsigned int TD_VALUE       : 9;
		unsigned int                : 23;
	} B;
	int I;
	unsigned int U;

} ASC1_TBUF_type;
#define ASC1_TBUF	(*( ASC1_TBUF_type *) 0xF0000B20u)	/* ASC Transmit Buffer Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RD_VALUE       : 9;
		/* const */ unsigned int                : 23;
	} B;
	int I;
	unsigned int U;

} ASC1_RBUF_type;
#define ASC1_RBUF	(*( ASC1_RBUF_type *) 0xF0000B24u)	/* ASC Receive Buffer Register */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int CLRREN         : 1;
		unsigned int SETREN         : 1;
		unsigned int                : 2;
		unsigned int CLRPE          : 1;
		unsigned int CLRFE          : 1;
		unsigned int CLROE          : 1;
		unsigned int SETPE          : 1;
		unsigned int SETFE          : 1;
		unsigned int SETOE          : 1;
		unsigned int                : 18;
	} B;
	int I;
	unsigned int U;

} ASC1_WHBCON_type;
#define ASC1_WHBCON	(*( ASC1_WHBCON_type *) 0xF0000B50u)	/* ASC Hardware Bits Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ASC1_TSRC_type;
#define ASC1_TSRC	(*( ASC1_TSRC_type *) 0xF0000BF0u)	/* ASC Transmit Interrupt Service Request Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ASC1_RSRC_type;
#define ASC1_RSRC	(*( ASC1_RSRC_type *) 0xF0000BF4u)	/* ASC Receive Interrupt Service Request Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ASC1_ESRC_type;
#define ASC1_ESRC	(*( ASC1_ESRC_type *) 0xF0000BF8u)	/* ASC Error Interrupt Service Request Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ASC1_TBSRC_type;
#define ASC1_TBSRC	(*( ASC1_TBSRC_type *) 0xF0000BFCu)	/* ASC Transmit Buffer Service Request Control Register */


/* P0 LL */
typedef volatile union
{
	struct
	{ 
		unsigned int P0             : 1;
		unsigned int P1             : 1;
		unsigned int P2             : 1;
		unsigned int P3             : 1;
		unsigned int P4             : 1;
		unsigned int P5             : 1;
		unsigned int P6             : 1;
		unsigned int P7             : 1;
		unsigned int P8             : 1;
		unsigned int P9             : 1;
		unsigned int P10            : 1;
		unsigned int P11            : 1;
		unsigned int P12            : 1;
		unsigned int P13            : 1;
		unsigned int P14            : 1;
		unsigned int P15            : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} P0_OUT_type;
#define P0_OUT	(*( P0_OUT_type *) 0xF0000C00u)	/* Output Register */

typedef volatile union
{
	struct
	{ 
		unsigned int PS0            : 1;
		unsigned int PS1            : 1;
		unsigned int PS2            : 1;
		unsigned int PS3            : 1;
		unsigned int PS4            : 1;
		unsigned int PS5            : 1;
		unsigned int PS6            : 1;
		unsigned int PS7            : 1;
		unsigned int PS8            : 1;
		unsigned int PS9            : 1;
		unsigned int PS10           : 1;
		unsigned int PS11           : 1;
		unsigned int PS12           : 1;
		unsigned int PS13           : 1;
		unsigned int PS14           : 1;
		unsigned int PS15           : 1;
		unsigned int PR0            : 1;
		unsigned int PR1            : 1;
		unsigned int PR2            : 1;
		unsigned int PR3            : 1;
		unsigned int PR4            : 1;
		unsigned int PR5            : 1;
		unsigned int PR6            : 1;
		unsigned int PR7            : 1;
		unsigned int PR8            : 1;
		unsigned int PR9            : 1;
		unsigned int PR10           : 1;
		unsigned int PR11           : 1;
		unsigned int PR12           : 1;
		unsigned int PR13           : 1;
		unsigned int PR14           : 1;
		unsigned int PR15           : 1;
	} B;
	int I;
	unsigned int U;

} P0_OMR_type;
#define P0_OMR	(*( P0_OMR_type *) 0xF0000C04u)	/* Port 0 Output Modification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int PC0            : 4;
		unsigned int                : 4;
		unsigned int PC1            : 4;
		unsigned int                : 4;
		unsigned int PC2            : 4;
		unsigned int                : 4;
		unsigned int PC3            : 4;
	} B;
	int I;
	unsigned int U;

} P0_IOCR0_type;
#define P0_IOCR0	(*( P0_IOCR0_type *) 0xF0000C10u)	/* Input/Output Control Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int PC4            : 4;
		unsigned int                : 4;
		unsigned int PC5            : 4;
		unsigned int                : 4;
		unsigned int PC6            : 4;
		unsigned int                : 4;
		unsigned int PC7            : 4;
	} B;
	int I;
	unsigned int U;

} P0_IOCR4_type;
#define P0_IOCR4	(*( P0_IOCR4_type *) 0xF0000C14u)	/* Input/Output Control Register 4 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int PC8            : 4;
		unsigned int                : 4;
		unsigned int PC9            : 4;
		unsigned int                : 4;
		unsigned int PC10           : 4;
		unsigned int                : 4;
		unsigned int PC11           : 4;
	} B;
	int I;
	unsigned int U;

} P0_IOCR8_type;
#define P0_IOCR8	(*( P0_IOCR8_type *) 0xF0000C18u)	/* Input/Output Control Register 8 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int PC12           : 4;
		unsigned int                : 4;
		unsigned int PC13           : 4;
		unsigned int                : 4;
		unsigned int PC14           : 4;
		unsigned int                : 4;
		unsigned int PC15           : 4;
	} B;
	int I;
	unsigned int U;

} P0_IOCR12_type;
#define P0_IOCR12	(*( P0_IOCR12_type *) 0xF0000C1Cu)	/* Input/Output Control Register 12 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int P0             : 1;
		/* const */ unsigned int P1             : 1;
		/* const */ unsigned int P2             : 1;
		/* const */ unsigned int P3             : 1;
		/* const */ unsigned int P4             : 1;
		/* const */ unsigned int P5             : 1;
		/* const */ unsigned int P6             : 1;
		/* const */ unsigned int P7             : 1;
		/* const */ unsigned int P8             : 1;
		/* const */ unsigned int P9             : 1;
		/* const */ unsigned int P10            : 1;
		/* const */ unsigned int P11            : 1;
		/* const */ unsigned int P12            : 1;
		/* const */ unsigned int P13            : 1;
		/* const */ unsigned int P14            : 1;
		/* const */ unsigned int P15            : 1;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} P0_IN_type;
#define P0_IN	(*( P0_IN_type *) 0xF0000C24u)	/* Port 0 Input Register */

typedef volatile union
{
	struct
	{ 
		unsigned int PD0            : 3;
		unsigned int                : 1;
		unsigned int PD1            : 3;
		unsigned int                : 25;
	} B;
	int I;
	unsigned int U;

} P0_PDR_type;
#define P0_PDR	(*( P0_PDR_type *) 0xF0000C40u)	/* Port 0 Pad Driver Mode Register */

typedef volatile union
{
	struct
	{ 
		unsigned int EN0            : 1;
		unsigned int EN1            : 1;
		unsigned int EN2            : 1;
		unsigned int EN3            : 1;
		unsigned int EN4            : 1;
		unsigned int EN5            : 1;
		unsigned int EN6            : 1;
		unsigned int EN7            : 1;
		unsigned int EN8            : 1;
		unsigned int EN9            : 1;
		unsigned int EN10           : 1;
		unsigned int EN11           : 1;
		unsigned int EN12           : 1;
		unsigned int EN13           : 1;
		unsigned int EN14           : 1;
		unsigned int EN15           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} P0_ESR_type;
#define P0_ESR	(*( P0_ESR_type *) 0xF0000C50u)	/* Port 0 Emergency Stop Register */


/* P1 LL */
typedef volatile union
{
	struct
	{ 
		unsigned int P0             : 1;
		unsigned int P1             : 1;
		unsigned int P2             : 1;
		unsigned int P3             : 1;
		unsigned int P4             : 1;
		unsigned int P5             : 1;
		unsigned int P6             : 1;
		unsigned int P7             : 1;
		unsigned int P8             : 1;
		unsigned int P9             : 1;
		unsigned int P10            : 1;
		unsigned int P11            : 1;
		unsigned int P12            : 1;
		unsigned int P13            : 1;
		unsigned int P14            : 1;
		unsigned int                : 17;
	} B;
	int I;
	unsigned int U;

} P1_OUT_type;
#define P1_OUT	(*( P1_OUT_type *) 0xF0000D00u)	/* Port 1 Data Output Register */

typedef volatile union
{
	struct
	{ 
		unsigned int PS0            : 1;
		unsigned int PS1            : 1;
		unsigned int PS2            : 1;
		unsigned int PS3            : 1;
		unsigned int PS4            : 1;
		unsigned int PS5            : 1;
		unsigned int PS6            : 1;
		unsigned int PS7            : 1;
		unsigned int PS8            : 1;
		unsigned int PS9            : 1;
		unsigned int PS10           : 1;
		unsigned int PS11           : 1;
		unsigned int PS12           : 1;
		unsigned int PS13           : 1;
		unsigned int PS14           : 1;
		unsigned int                : 1;
		unsigned int PR0            : 1;
		unsigned int PR1            : 1;
		unsigned int PR2            : 1;
		unsigned int PR3            : 1;
		unsigned int PR4            : 1;
		unsigned int PR5            : 1;
		unsigned int PR6            : 1;
		unsigned int PR7            : 1;
		unsigned int PR8            : 1;
		unsigned int PR9            : 1;
		unsigned int PR10           : 1;
		unsigned int PR11           : 1;
		unsigned int PR12           : 1;
		unsigned int PR13           : 1;
		unsigned int PR14           : 1;
		unsigned int                : 1;
	} B;
	int I;
	unsigned int U;

} P1_OMR_type;
#define P1_OMR	(*( P1_OMR_type *) 0xF0000D04u)	/* Port 1 Output Modification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int PC0            : 4;
		unsigned int                : 4;
		unsigned int PC1            : 4;
		unsigned int                : 4;
		unsigned int PC2            : 4;
		unsigned int                : 4;
		unsigned int PC3            : 4;
	} B;
	int I;
	unsigned int U;

} P1_IOCR0_type;
#define P1_IOCR0	(*( P1_IOCR0_type *) 0xF0000D10u)	/* Input/Output Control Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int PC4            : 4;
		unsigned int                : 4;
		unsigned int PC5            : 4;
		unsigned int                : 4;
		unsigned int PC6            : 4;
		unsigned int                : 4;
		unsigned int PC7            : 4;
	} B;
	int I;
	unsigned int U;

} P1_IOCR4_type;
#define P1_IOCR4	(*( P1_IOCR4_type *) 0xF0000D14u)	/* Input/Output Control Register 4 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int PC8            : 4;
		unsigned int                : 4;
		unsigned int PC9            : 4;
		unsigned int                : 4;
		unsigned int PC10           : 4;
		unsigned int                : 4;
		unsigned int PC11           : 4;
	} B;
	int I;
	unsigned int U;

} P1_IOCR8_type;
#define P1_IOCR8	(*( P1_IOCR8_type *) 0xF0000D18u)	/* Input/Output Control Register 8 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int PC12           : 4;
		unsigned int                : 4;
		unsigned int PC13           : 4;
		unsigned int                : 4;
		unsigned int PC14           : 4;
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} P1_IOCR12_type;
#define P1_IOCR12	(*( P1_IOCR12_type *) 0xF0000D1Cu)	/* Input/Output Control Register 12 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int P0             : 1;
		/* const */ unsigned int P1             : 1;
		/* const */ unsigned int P2             : 1;
		/* const */ unsigned int P3             : 1;
		/* const */ unsigned int P4             : 1;
		/* const */ unsigned int P5             : 1;
		/* const */ unsigned int P6             : 1;
		/* const */ unsigned int P7             : 1;
		/* const */ unsigned int P8             : 1;
		/* const */ unsigned int P9             : 1;
		/* const */ unsigned int P10            : 1;
		/* const */ unsigned int P11            : 1;
		/* const */ unsigned int P12            : 1;
		/* const */ unsigned int P13            : 1;
		/* const */ unsigned int P14            : 1;
		/* const */ unsigned int                : 17;
	} B;
	int I;
	unsigned int U;

} P1_IN_type;
#define P1_IN	(*( P1_IN_type *) 0xF0000D24u)	/* Port 1 Input Register */

typedef volatile union
{
	struct
	{ 
		unsigned int PD0            : 3;
		unsigned int                : 1;
		unsigned int PD1            : 3;
		unsigned int                : 1;
		unsigned int PDEMUX         : 3;
		unsigned int                : 5;
		unsigned int PDSSC1B        : 3;
		unsigned int                : 13;
	} B;
	int I;
	unsigned int U;

} P1_PDR_type;
#define P1_PDR	(*( P1_PDR_type *) 0xF0000D40u)	/* Port 1 Pad Driver Mode Register */

typedef volatile union
{
	struct
	{ 
		unsigned int EN0            : 1;
		unsigned int EN1            : 1;
		unsigned int EN2            : 1;
		unsigned int EN3            : 1;
		unsigned int EN4            : 1;
		unsigned int EN5            : 1;
		unsigned int EN6            : 1;
		unsigned int EN7            : 1;
		unsigned int EN8            : 1;
		unsigned int EN9            : 1;
		unsigned int EN10           : 1;
		unsigned int EN11           : 1;
		unsigned int                : 20;
	} B;
	int I;
	unsigned int U;

} P1_ESR_type;
#define P1_ESR	(*( P1_ESR_type *) 0xF0000D50u)	/* Port 1 Emergency Stop Register */


/* P2 LL */
typedef volatile union
{
	struct
	{ 
		unsigned int P0             : 1;
		unsigned int P1             : 1;
		unsigned int P2             : 1;
		unsigned int P3             : 1;
		unsigned int P4             : 1;
		unsigned int P5             : 1;
		unsigned int P6             : 1;
		unsigned int P7             : 1;
		unsigned int P8             : 1;
		unsigned int P9             : 1;
		unsigned int P10            : 1;
		unsigned int P11            : 1;
		unsigned int P12            : 1;
		unsigned int P13            : 1;
		unsigned int                : 18;
	} B;
	int I;
	unsigned int U;

} P2_OUT_type;
#define P2_OUT	(*( P2_OUT_type *) 0xF0000E00u)	/* Output Register */

typedef volatile union
{
	struct
	{ 
		unsigned int PS0            : 1;
		unsigned int PS1            : 1;
		unsigned int PS2            : 1;
		unsigned int PS3            : 1;
		unsigned int PS4            : 1;
		unsigned int PS5            : 1;
		unsigned int PS6            : 1;
		unsigned int PS7            : 1;
		unsigned int PS8            : 1;
		unsigned int PS9            : 1;
		unsigned int PS10           : 1;
		unsigned int PS11           : 1;
		unsigned int PS12           : 1;
		unsigned int PS13           : 1;
		unsigned int                : 2;
		unsigned int PR0            : 1;
		unsigned int PR1            : 1;
		unsigned int PR2            : 1;
		unsigned int PR3            : 1;
		unsigned int PR4            : 1;
		unsigned int PR5            : 1;
		unsigned int PR6            : 1;
		unsigned int PR7            : 1;
		unsigned int PR8            : 1;
		unsigned int PR9            : 1;
		unsigned int PR10           : 1;
		unsigned int PR11           : 1;
		unsigned int PR12           : 1;
		unsigned int PR13           : 1;
		unsigned int                : 2;
	} B;
	int I;
	unsigned int U;

} P2_OMR_type;
#define P2_OMR	(*( P2_OMR_type *) 0xF0000E04u)	/* Port 2 Output Modification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int PC0            : 4;
		unsigned int                : 4;
		unsigned int PC1            : 4;
		unsigned int                : 4;
		unsigned int PC2            : 4;
		unsigned int                : 4;
		unsigned int PC3            : 4;
	} B;
	int I;
	unsigned int U;

} P2_IOCR0_type;
#define P2_IOCR0	(*( P2_IOCR0_type *) 0xF0000E10u)	/* Input/Output Control Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int PC4            : 4;
		unsigned int                : 4;
		unsigned int PC5            : 4;
		unsigned int                : 4;
		unsigned int PC6            : 4;
		unsigned int                : 4;
		unsigned int PC7            : 4;
	} B;
	int I;
	unsigned int U;

} P2_IOCR4_type;
#define P2_IOCR4	(*( P2_IOCR4_type *) 0xF0000E14u)	/* Input/Output Control Register 4 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int PC8            : 4;
		unsigned int                : 4;
		unsigned int PC9            : 4;
		unsigned int                : 4;
		unsigned int PC10           : 4;
		unsigned int                : 4;
		unsigned int PC11           : 4;
	} B;
	int I;
	unsigned int U;

} P2_IOCR8_type;
#define P2_IOCR8	(*( P2_IOCR8_type *) 0xF0000E18u)	/* Input/Output Control Register 8 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int PC12           : 4;
		unsigned int                : 4;
		unsigned int PC13           : 4;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} P2_IOCR12_type;
#define P2_IOCR12	(*( P2_IOCR12_type *) 0xF0000E1Cu)	/* Input/Output Control Register 12 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int P0             : 1;
		/* const */ unsigned int P1             : 1;
		/* const */ unsigned int P2             : 1;
		/* const */ unsigned int P3             : 1;
		/* const */ unsigned int P4             : 1;
		/* const */ unsigned int P5             : 1;
		/* const */ unsigned int P6             : 1;
		/* const */ unsigned int P7             : 1;
		/* const */ unsigned int P8             : 1;
		/* const */ unsigned int P9             : 1;
		/* const */ unsigned int P10            : 1;
		/* const */ unsigned int P11            : 1;
		/* const */ unsigned int P12            : 1;
		/* const */ unsigned int P13            : 1;
		/* const */ unsigned int                : 18;
	} B;
	int I;
	unsigned int U;

} P2_IN_type;
#define P2_IN	(*( P2_IN_type *) 0xF0000E24u)	/* Port 2 Input Register */

typedef volatile union
{
	struct
	{ 
		unsigned int PD0            : 3;
		unsigned int                : 1;
		unsigned int PD1            : 3;
		unsigned int                : 9;
		unsigned int PDMLI0         : 3;
		unsigned int                : 1;
		unsigned int PDMSC0         : 3;
		unsigned int                : 1;
		unsigned int PDSSC1         : 3;
		unsigned int                : 5;
	} B;
	int I;
	unsigned int U;

} P2_PDR_type;
#define P2_PDR	(*( P2_PDR_type *) 0xF0000E40u)	/* Port 2 Pad Driver Mode Register */

typedef volatile union
{
	struct
	{ 
		unsigned int EN0            : 1;
		unsigned int EN1            : 1;
		unsigned int EN2            : 1;
		unsigned int EN3            : 1;
		unsigned int EN4            : 1;
		unsigned int EN5            : 1;
		unsigned int EN6            : 1;
		unsigned int EN7            : 1;
		unsigned int                : 24;
	} B;
	int I;
	unsigned int U;

} P2_ESR_type;
#define P2_ESR	(*( P2_ESR_type *) 0xF0000E50u)	/* Port 2 Emergency Stop Register */


/* P3 LL */
typedef volatile union
{
	struct
	{ 
		unsigned int P0             : 1;
		unsigned int P1             : 1;
		unsigned int P2             : 1;
		unsigned int P3             : 1;
		unsigned int P4             : 1;
		unsigned int P5             : 1;
		unsigned int P6             : 1;
		unsigned int P7             : 1;
		unsigned int P8             : 1;
		unsigned int P9             : 1;
		unsigned int P10            : 1;
		unsigned int P11            : 1;
		unsigned int P12            : 1;
		unsigned int P13            : 1;
		unsigned int P14            : 1;
		unsigned int P15            : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} P3_OUT_type;
#define P3_OUT	(*( P3_OUT_type *) 0xF0000F00u)	/* Output Register */

typedef volatile union
{
	struct
	{ 
		unsigned int PS0            : 1;
		unsigned int PS1            : 1;
		unsigned int PS2            : 1;
		unsigned int PS3            : 1;
		unsigned int PS4            : 1;
		unsigned int PS5            : 1;
		unsigned int PS6            : 1;
		unsigned int PS7            : 1;
		unsigned int PS8            : 1;
		unsigned int PS9            : 1;
		unsigned int PS10           : 1;
		unsigned int PS11           : 1;
		unsigned int PS12           : 1;
		unsigned int PS13           : 1;
		unsigned int PS14           : 1;
		unsigned int PS15           : 1;
		unsigned int PR0            : 1;
		unsigned int PR1            : 1;
		unsigned int PR2            : 1;
		unsigned int PR3            : 1;
		unsigned int PR4            : 1;
		unsigned int PR5            : 1;
		unsigned int PR6            : 1;
		unsigned int PR7            : 1;
		unsigned int PR8            : 1;
		unsigned int PR9            : 1;
		unsigned int PR10           : 1;
		unsigned int PR11           : 1;
		unsigned int PR12           : 1;
		unsigned int PR13           : 1;
		unsigned int PR14           : 1;
		unsigned int PR15           : 1;
	} B;
	int I;
	unsigned int U;

} P3_OMR_type;
#define P3_OMR	(*( P3_OMR_type *) 0xF0000F04u)	/* Port 3 Output Modification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int PC0            : 4;
		unsigned int                : 4;
		unsigned int PC1            : 4;
		unsigned int                : 4;
		unsigned int PC2            : 4;
		unsigned int                : 4;
		unsigned int PC3            : 4;
	} B;
	int I;
	unsigned int U;

} P3_IOCR0_type;
#define P3_IOCR0	(*( P3_IOCR0_type *) 0xF0000F10u)	/* Input/Output Control Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int PC4            : 4;
		unsigned int                : 4;
		unsigned int PC5            : 4;
		unsigned int                : 4;
		unsigned int PC6            : 4;
		unsigned int                : 4;
		unsigned int PC7            : 4;
	} B;
	int I;
	unsigned int U;

} P3_IOCR4_type;
#define P3_IOCR4	(*( P3_IOCR4_type *) 0xF0000F14u)	/* Input/Output Control Register 4 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int PC8            : 4;
		unsigned int                : 4;
		unsigned int PC9            : 4;
		unsigned int                : 4;
		unsigned int PC10           : 4;
		unsigned int                : 4;
		unsigned int PC11           : 4;
	} B;
	int I;
	unsigned int U;

} P3_IOCR8_type;
#define P3_IOCR8	(*( P3_IOCR8_type *) 0xF0000F18u)	/* Input/Output Control Register 8 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int PC12           : 4;
		unsigned int                : 4;
		unsigned int PC13           : 4;
		unsigned int                : 4;
		unsigned int PC14           : 4;
		unsigned int                : 4;
		unsigned int PC15           : 4;
	} B;
	int I;
	unsigned int U;

} P3_IOCR12_type;
#define P3_IOCR12	(*( P3_IOCR12_type *) 0xF0000F1Cu)	/* Input/Output Control Register 12 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int P0             : 1;
		/* const */ unsigned int P1             : 1;
		/* const */ unsigned int P2             : 1;
		/* const */ unsigned int P3             : 1;
		/* const */ unsigned int P4             : 1;
		/* const */ unsigned int P5             : 1;
		/* const */ unsigned int P6             : 1;
		/* const */ unsigned int P7             : 1;
		/* const */ unsigned int P8             : 1;
		/* const */ unsigned int P9             : 1;
		/* const */ unsigned int P10            : 1;
		/* const */ unsigned int P11            : 1;
		/* const */ unsigned int P12            : 1;
		/* const */ unsigned int P13            : 1;
		/* const */ unsigned int P14            : 1;
		/* const */ unsigned int P15            : 1;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} P3_IN_type;
#define P3_IN	(*( P3_IN_type *) 0xF0000F24u)	/* Port 3 Input Register */

typedef volatile union
{
	struct
	{ 
		unsigned int PD0            : 3;
		unsigned int                : 13;
		unsigned int PDASC0         : 3;
		unsigned int                : 1;
		unsigned int PDSSC0         : 3;
		unsigned int                : 1;
		unsigned int PDASC1         : 3;
		unsigned int                : 1;
		unsigned int PDCAN          : 3;
		unsigned int                : 1;
	} B;
	int I;
	unsigned int U;

} P3_PDR_type;
#define P3_PDR	(*( P3_PDR_type *) 0xF0000F40u)	/* Port 3 Pad Driver Mode Register */


/* P4 LL */
typedef volatile union
{
	struct
	{ 
		unsigned int P0             : 1;
		unsigned int P1             : 1;
		unsigned int P2             : 1;
		unsigned int P3             : 1;
		unsigned int                : 28;
	} B;
	int I;
	unsigned int U;

} P4_OUT_type;
#define P4_OUT	(*( P4_OUT_type *) 0xF0001000u)	/* Output Register */

typedef volatile union
{
	struct
	{ 
		unsigned int PS0            : 1;
		unsigned int PS1            : 1;
		unsigned int PS2            : 1;
		unsigned int PS3            : 1;
		unsigned int                : 12;
		unsigned int PR0            : 1;
		unsigned int PR1            : 1;
		unsigned int PR2            : 1;
		unsigned int PR3            : 1;
		unsigned int                : 12;
	} B;
	int I;
	unsigned int U;

} P4_OMR_type;
#define P4_OMR	(*( P4_OMR_type *) 0xF0001004u)	/* Port 4 Output Modification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int PC0            : 4;
		unsigned int                : 4;
		unsigned int PC1            : 4;
		unsigned int                : 4;
		unsigned int PC2            : 4;
		unsigned int                : 4;
		unsigned int PC3            : 4;
	} B;
	int I;
	unsigned int U;

} P4_IOCR0_type;
#define P4_IOCR0	(*( P4_IOCR0_type *) 0xF0001010u)	/* Input/Output Control Register 0 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int P0             : 1;
		/* const */ unsigned int P1             : 1;
		/* const */ unsigned int P2             : 1;
		/* const */ unsigned int P3             : 1;
		/* const */ unsigned int                : 28;
	} B;
	int I;
	unsigned int U;

} P4_IN_type;
#define P4_IN	(*( P4_IN_type *) 0xF0001024u)	/* Port 4 Input Register */

typedef volatile union
{
	struct
	{ 
		unsigned int PD0            : 3;
		unsigned int                : 1;
		unsigned int PD1            : 3;
		unsigned int                : 9;
		unsigned int PDSYSCLK       : 3;
		unsigned int                : 13;
	} B;
	int I;
	unsigned int U;

} P4_PDR_type;
#define P4_PDR	(*( P4_PDR_type *) 0xF0001040u)	/* Port 4 Pad Driver Mode Register */

typedef volatile union
{
	struct
	{ 
		unsigned int EN0            : 1;
		unsigned int EN1            : 1;
		unsigned int EN2            : 1;
		unsigned int EN3            : 1;
		unsigned int                : 28;
	} B;
	int I;
	unsigned int U;

} P4_ESR_type;
#define P4_ESR	(*( P4_ESR_type *) 0xF0001050u)	/* Port 4 Emergency Stop Register */


/* P5 LL */
typedef volatile union
{
	struct
	{ 
		unsigned int P0             : 1;
		unsigned int P1             : 1;
		unsigned int P2             : 1;
		unsigned int P3             : 1;
		unsigned int P4             : 1;
		unsigned int P5             : 1;
		unsigned int P6             : 1;
		unsigned int P7             : 1;
		unsigned int P8             : 1;
		unsigned int P9             : 1;
		unsigned int P10            : 1;
		unsigned int P11            : 1;
		unsigned int P12            : 1;
		unsigned int P13            : 1;
		unsigned int P14            : 1;
		unsigned int P15            : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} P5_OUT_type;
#define P5_OUT	(*( P5_OUT_type *) 0xF0001100u)	/* Output Register */

typedef volatile union
{
	struct
	{ 
		unsigned int PS0            : 1;
		unsigned int PS1            : 1;
		unsigned int PS2            : 1;
		unsigned int PS3            : 1;
		unsigned int PS4            : 1;
		unsigned int PS5            : 1;
		unsigned int PS6            : 1;
		unsigned int PS7            : 1;
		unsigned int PS8            : 1;
		unsigned int PS9            : 1;
		unsigned int PS10           : 1;
		unsigned int PS11           : 1;
		unsigned int PS12           : 1;
		unsigned int PS13           : 1;
		unsigned int PS14           : 1;
		unsigned int PS15           : 1;
		unsigned int PR0            : 1;
		unsigned int PR1            : 1;
		unsigned int PR2            : 1;
		unsigned int PR3            : 1;
		unsigned int PR4            : 1;
		unsigned int PR5            : 1;
		unsigned int PR6            : 1;
		unsigned int PR7            : 1;
		unsigned int PR8            : 1;
		unsigned int PR9            : 1;
		unsigned int PR10           : 1;
		unsigned int PR11           : 1;
		unsigned int PR12           : 1;
		unsigned int PR13           : 1;
		unsigned int PR14           : 1;
		unsigned int PR15           : 1;
	} B;
	int I;
	unsigned int U;

} P5_OMR_type;
#define P5_OMR	(*( P5_OMR_type *) 0xF0001104u)	/* Port 5 Output Modification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int PC0            : 4;
		unsigned int                : 4;
		unsigned int PC1            : 4;
		unsigned int                : 4;
		unsigned int PC2            : 4;
		unsigned int                : 4;
		unsigned int PC3            : 4;
	} B;
	int I;
	unsigned int U;

} P5_IOCR0_type;
#define P5_IOCR0	(*( P5_IOCR0_type *) 0xF0001110u)	/* Input/Output Control Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int PC4            : 4;
		unsigned int                : 4;
		unsigned int PC5            : 4;
		unsigned int                : 4;
		unsigned int PC6            : 4;
		unsigned int                : 4;
		unsigned int PC7            : 4;
	} B;
	int I;
	unsigned int U;

} P5_IOCR4_type;
#define P5_IOCR4	(*( P5_IOCR4_type *) 0xF0001114u)	/* Input/Output Control Register 4 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int PC8            : 4;
		unsigned int                : 4;
		unsigned int PC9            : 4;
		unsigned int                : 4;
		unsigned int PC10           : 4;
		unsigned int                : 4;
		unsigned int PC11           : 4;
	} B;
	int I;
	unsigned int U;

} P5_IOCR8_type;
#define P5_IOCR8	(*( P5_IOCR8_type *) 0xF0001118u)	/* Input/Output Control Register 8 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 4;
		unsigned int PC12           : 4;
		unsigned int                : 4;
		unsigned int PC13           : 4;
		unsigned int                : 4;
		unsigned int PC14           : 4;
		unsigned int                : 4;
		unsigned int PC15           : 4;
	} B;
	int I;
	unsigned int U;

} P5_IOCR12_type;
#define P5_IOCR12	(*( P5_IOCR12_type *) 0xF000111Cu)	/* Input/Output Control Register 12 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int P0             : 1;
		/* const */ unsigned int P1             : 1;
		/* const */ unsigned int P2             : 1;
		/* const */ unsigned int P3             : 1;
		/* const */ unsigned int P4             : 1;
		/* const */ unsigned int P5             : 1;
		/* const */ unsigned int P6             : 1;
		/* const */ unsigned int P7             : 1;
		/* const */ unsigned int P8             : 1;
		/* const */ unsigned int P9             : 1;
		/* const */ unsigned int P10            : 1;
		/* const */ unsigned int P11            : 1;
		/* const */ unsigned int P12            : 1;
		/* const */ unsigned int P13            : 1;
		/* const */ unsigned int P14            : 1;
		/* const */ unsigned int P15            : 1;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} P5_IN_type;
#define P5_IN	(*( P5_IN_type *) 0xF0001124u)	/* Port 5 Input Register */

typedef volatile union
{
	struct
	{ 
		unsigned int PD0            : 3;
		unsigned int                : 13;
		unsigned int PDMLI0         : 3;
		unsigned int                : 1;
		unsigned int PDMLI1         : 3;
		unsigned int                : 9;
	} B;
	int I;
	unsigned int U;

} P5_PDR_type;
#define P5_PDR	(*( P5_PDR_type *) 0xF0001140u)	/* Port 5 Pad Driver Mode Register */

typedef volatile union
{
	struct
	{ 
		unsigned int EN0            : 1;
		unsigned int EN1            : 1;
		unsigned int EN2            : 1;
		unsigned int EN3            : 1;
		unsigned int EN4            : 1;
		unsigned int EN5            : 1;
		unsigned int EN6            : 1;
		unsigned int EN7            : 1;
		unsigned int                : 24;
	} B;
	int I;
	unsigned int U;

} P5_ESR_type;
#define P5_ESR	(*( P5_ESR_type *) 0xF0001150u)	/* Port 5 Emergency Stop Register */


/* GPTA0 LL */
typedef volatile union
{
	struct
	{ 
		unsigned int DISR           : 1;
		/* const */ unsigned int DISS           : 1;
		unsigned int SPEN           : 1;
		unsigned int EDIS           : 1;
		unsigned int SBWE           : 1;
		unsigned int FSOE           : 1;
		unsigned int                : 26;
	} B;
	int I;
	unsigned int U;

} GPTA0_CLC_type;
#define GPTA0_CLC	(*( GPTA0_CLC_type *) 0xF0001800u)	/* GPTA Clock Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CLKCNT         : 16;
		unsigned int                : 15;
		unsigned int DBGCEN         : 1;
	} B;
	int I;
	unsigned int U;

} GPTA0_DBGCTR_type;
#define GPTA0_DBGCTR	(*( GPTA0_DBGCTR_type *) 0xF0001804u)	/* GPTA Debug Clock Control Register */

typedef volatile union
{
	int I;
	unsigned int U;

} GPTA0_ID_type;
#define GPTA0_ID	(*( GPTA0_ID_type *) 0xF0001808u)	/* GPTA Module Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int STEP           : 10;
		unsigned int                : 1;
		unsigned int SM             : 1;
		unsigned int SC             : 2;
		unsigned int DM             : 2;
		/* const */ unsigned int RESULT         : 10;
		unsigned int                : 2;
		/* const */ unsigned int SUSACK         : 1;
		/* const */ unsigned int SUSREQ         : 1;
		unsigned int ENHW           : 1;
		unsigned int DISCLK         : 1;
	} B;
	int I;
	unsigned int U;

} GPTA0_FDR_type;
#define GPTA0_FDR	(*( GPTA0_FDR_type *) 0xF000180Cu)	/* GPTA Fractional Divider Register */

typedef volatile union
{
	struct
	{ 
		unsigned int DCM00R         : 1;
		unsigned int DCM00F         : 1;
		unsigned int DCM00C         : 1;
		unsigned int DCM01R         : 1;
		unsigned int DCM01F         : 1;
		unsigned int DCM01C         : 1;
		unsigned int DCM02R         : 1;
		unsigned int DCM02F         : 1;
		unsigned int DCM02C         : 1;
		unsigned int DCM03R         : 1;
		unsigned int DCM03F         : 1;
		unsigned int DCM03C         : 1;
		unsigned int PLL            : 1;
		unsigned int GT00           : 1;
		unsigned int GT01           : 1;
		unsigned int                : 17;
	} B;
	int I;
	unsigned int U;

} GPTA0_SRSC0_type;
#define GPTA0_SRSC0	(*( GPTA0_SRSC0_type *) 0xF0001810u)	/* GPTA Service Request Clear Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int DCM00R         : 1;
		unsigned int DCM00F         : 1;
		unsigned int DCM00C         : 1;
		unsigned int DCM01R         : 1;
		unsigned int DCM01F         : 1;
		unsigned int DCM01C         : 1;
		unsigned int DCM02R         : 1;
		unsigned int DCM02F         : 1;
		unsigned int DCM02C         : 1;
		unsigned int DCM03R         : 1;
		unsigned int DCM03F         : 1;
		unsigned int DCM03C         : 1;
		unsigned int PLL            : 1;
		unsigned int GT00           : 1;
		unsigned int GT01           : 1;
		unsigned int                : 17;
	} B;
	int I;
	unsigned int U;

} GPTA0_SRSS0_type;
#define GPTA0_SRSS0	(*( GPTA0_SRSS0_type *) 0xF0001814u)	/* GPTA Service Request Set Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int GTC00          : 1;
		unsigned int GTC01          : 1;
		unsigned int GTC02          : 1;
		unsigned int GTC03          : 1;
		unsigned int GTC04          : 1;
		unsigned int GTC05          : 1;
		unsigned int GTC06          : 1;
		unsigned int GTC07          : 1;
		unsigned int GTC08          : 1;
		unsigned int GTC09          : 1;
		unsigned int GTC10          : 1;
		unsigned int GTC11          : 1;
		unsigned int GTC12          : 1;
		unsigned int GTC13          : 1;
		unsigned int GTC14          : 1;
		unsigned int GTC15          : 1;
		unsigned int GTC16          : 1;
		unsigned int GTC17          : 1;
		unsigned int GTC18          : 1;
		unsigned int GTC19          : 1;
		unsigned int GTC20          : 1;
		unsigned int GTC21          : 1;
		unsigned int GTC22          : 1;
		unsigned int GTC23          : 1;
		unsigned int GTC24          : 1;
		unsigned int GTC25          : 1;
		unsigned int GTC26          : 1;
		unsigned int GTC27          : 1;
		unsigned int GTC28          : 1;
		unsigned int GTC29          : 1;
		unsigned int GTC30          : 1;
		unsigned int GTC31          : 1;
	} B;
	int I;
	unsigned int U;

} GPTA0_SRSC1_type;
#define GPTA0_SRSC1	(*( GPTA0_SRSC1_type *) 0xF0001818u)	/* GPTA Service Request Clear Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int GTC00          : 1;
		unsigned int GTC01          : 1;
		unsigned int GTC02          : 1;
		unsigned int GTC03          : 1;
		unsigned int GTC04          : 1;
		unsigned int GTC05          : 1;
		unsigned int GTC06          : 1;
		unsigned int GTC07          : 1;
		unsigned int GTC08          : 1;
		unsigned int GTC09          : 1;
		unsigned int GTC10          : 1;
		unsigned int GTC11          : 1;
		unsigned int GTC12          : 1;
		unsigned int GTC13          : 1;
		unsigned int GTC14          : 1;
		unsigned int GTC15          : 1;
		unsigned int GTC16          : 1;
		unsigned int GTC17          : 1;
		unsigned int GTC18          : 1;
		unsigned int GTC19          : 1;
		unsigned int GTC20          : 1;
		unsigned int GTC21          : 1;
		unsigned int GTC22          : 1;
		unsigned int GTC23          : 1;
		unsigned int GTC24          : 1;
		unsigned int GTC25          : 1;
		unsigned int GTC26          : 1;
		unsigned int GTC27          : 1;
		unsigned int GTC28          : 1;
		unsigned int GTC29          : 1;
		unsigned int GTC30          : 1;
		unsigned int GTC31          : 1;
	} B;
	int I;
	unsigned int U;

} GPTA0_SRSS1_type;
#define GPTA0_SRSS1	(*( GPTA0_SRSS1_type *) 0xF000181Cu)	/* GPTA Service Request Set Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int LTC00          : 1;
		unsigned int LTC01          : 1;
		unsigned int LTC02          : 1;
		unsigned int LTC03          : 1;
		unsigned int LTC04          : 1;
		unsigned int LTC05          : 1;
		unsigned int LTC06          : 1;
		unsigned int LTC07          : 1;
		unsigned int LTC08          : 1;
		unsigned int LTC09          : 1;
		unsigned int LTC10          : 1;
		unsigned int LTC11          : 1;
		unsigned int LTC12          : 1;
		unsigned int LTC13          : 1;
		unsigned int LTC14          : 1;
		unsigned int LTC15          : 1;
		unsigned int LTC16          : 1;
		unsigned int LTC17          : 1;
		unsigned int LTC18          : 1;
		unsigned int LTC19          : 1;
		unsigned int LTC20          : 1;
		unsigned int LTC21          : 1;
		unsigned int LTC22          : 1;
		unsigned int LTC23          : 1;
		unsigned int LTC24          : 1;
		unsigned int LTC25          : 1;
		unsigned int LTC26          : 1;
		unsigned int LTC27          : 1;
		unsigned int LTC28          : 1;
		unsigned int LTC29          : 1;
		unsigned int LTC30          : 1;
		unsigned int LTC31          : 1;
	} B;
	int I;
	unsigned int U;

} GPTA0_SRSC2_type;
#define GPTA0_SRSC2	(*( GPTA0_SRSC2_type *) 0xF0001820u)	/* GPTA Service Request Clear Register 2 */

typedef volatile union
{
	struct
	{ 
		unsigned int LTC00          : 1;
		unsigned int LTC01          : 1;
		unsigned int LTC02          : 1;
		unsigned int LTC03          : 1;
		unsigned int LTC04          : 1;
		unsigned int LTC05          : 1;
		unsigned int LTC06          : 1;
		unsigned int LTC07          : 1;
		unsigned int LTC08          : 1;
		unsigned int LTC09          : 1;
		unsigned int LTC10          : 1;
		unsigned int LTC11          : 1;
		unsigned int LTC12          : 1;
		unsigned int LTC13          : 1;
		unsigned int LTC14          : 1;
		unsigned int LTC15          : 1;
		unsigned int LTC16          : 1;
		unsigned int LTC17          : 1;
		unsigned int LTC18          : 1;
		unsigned int LTC19          : 1;
		unsigned int LTC20          : 1;
		unsigned int LTC21          : 1;
		unsigned int LTC22          : 1;
		unsigned int LTC23          : 1;
		unsigned int LTC24          : 1;
		unsigned int LTC25          : 1;
		unsigned int LTC26          : 1;
		unsigned int LTC27          : 1;
		unsigned int LTC28          : 1;
		unsigned int LTC29          : 1;
		unsigned int LTC30          : 1;
		unsigned int LTC31          : 1;
	} B;
	int I;
	unsigned int U;

} GPTA0_SRSS2_type;
#define GPTA0_SRSS2	(*( GPTA0_SRSS2_type *) 0xF0001824u)	/* GPTA Service Request Set Register 2 */

typedef volatile union
{
	struct
	{ 
		unsigned int LTC32          : 1;
		unsigned int LTC33          : 1;
		unsigned int LTC34          : 1;
		unsigned int LTC35          : 1;
		unsigned int LTC36          : 1;
		unsigned int LTC37          : 1;
		unsigned int LTC38          : 1;
		unsigned int LTC39          : 1;
		unsigned int LTC40          : 1;
		unsigned int LTC41          : 1;
		unsigned int LTC42          : 1;
		unsigned int LTC43          : 1;
		unsigned int LTC44          : 1;
		unsigned int LTC45          : 1;
		unsigned int LTC46          : 1;
		unsigned int LTC47          : 1;
		unsigned int LTC48          : 1;
		unsigned int LTC49          : 1;
		unsigned int LTC50          : 1;
		unsigned int LTC51          : 1;
		unsigned int LTC52          : 1;
		unsigned int LTC53          : 1;
		unsigned int LTC54          : 1;
		unsigned int LTC55          : 1;
		unsigned int LTC56          : 1;
		unsigned int LTC57          : 1;
		unsigned int LTC58          : 1;
		unsigned int LTC59          : 1;
		unsigned int LTC60          : 1;
		unsigned int LTC61          : 1;
		unsigned int LTC62          : 1;
		unsigned int LTC63          : 1;
	} B;
	int I;
	unsigned int U;

} GPTA0_SRSC3_type;
#define GPTA0_SRSC3	(*( GPTA0_SRSC3_type *) 0xF0001828u)	/* GPTA Service Request Clear Register 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int LTC32          : 1;
		unsigned int LTC33          : 1;
		unsigned int LTC34          : 1;
		unsigned int LTC35          : 1;
		unsigned int LTC36          : 1;
		unsigned int LTC37          : 1;
		unsigned int LTC38          : 1;
		unsigned int LTC39          : 1;
		unsigned int LTC40          : 1;
		unsigned int LTC41          : 1;
		unsigned int LTC42          : 1;
		unsigned int LTC43          : 1;
		unsigned int LTC44          : 1;
		unsigned int LTC45          : 1;
		unsigned int LTC46          : 1;
		unsigned int LTC47          : 1;
		unsigned int LTC48          : 1;
		unsigned int LTC49          : 1;
		unsigned int LTC50          : 1;
		unsigned int LTC51          : 1;
		unsigned int LTC52          : 1;
		unsigned int LTC53          : 1;
		unsigned int LTC54          : 1;
		unsigned int LTC55          : 1;
		unsigned int LTC56          : 1;
		unsigned int LTC57          : 1;
		unsigned int LTC58          : 1;
		unsigned int LTC59          : 1;
		unsigned int LTC60          : 1;
		unsigned int LTC61          : 1;
		unsigned int LTC62          : 1;
		unsigned int LTC63          : 1;
	} B;
	int I;
	unsigned int U;

} GPTA0_SRSS3_type;
#define GPTA0_SRSS3	(*( GPTA0_SRSS3_type *) 0xF000182Cu)	/* GPTA Service Request Set Register 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int GTC01R         : 1;
		unsigned int GTC03R         : 1;
		unsigned int GTC05R         : 1;
		unsigned int GTC07R         : 1;
		unsigned int GTC09R         : 1;
		unsigned int GTC11R         : 1;
		unsigned int GTC13R         : 1;
		unsigned int GTC15R         : 1;
		unsigned int GTC17R         : 1;
		unsigned int GTC19R         : 1;
		unsigned int GTC21R         : 1;
		unsigned int GTC23R         : 1;
		unsigned int GTC25R         : 1;
		unsigned int GTC27R         : 1;
		unsigned int GTC29R         : 1;
		unsigned int GTC31R         : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPTA0_SRNR_type;
#define GPTA0_SRNR	(*( GPTA0_SRNR_type *) 0xF0001830u)	/* Service Request Node Redirection Register */

typedef volatile union
{
	struct
	{ 
		unsigned int MAEN           : 1;
		unsigned int WCRES          : 1;
		/* const */ unsigned int FIFOFULL       : 1;
		/* const */ unsigned int                : 5;
		/* const */ unsigned int FIFOFILLCNT    : 6;
		/* const */ unsigned int                : 18;
	} B;
	int I;
	unsigned int U;

} GPTA0_MRACTL_type;
#define GPTA0_MRACTL	(*( GPTA0_MRACTL_type *) 0xF0001838u)	/* GPTA Multiplexer Register Array Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 DATAIN         : 32;
	} B;
	int I;
	unsigned int U;

} GPTA0_MRADIN_type;
#define GPTA0_MRADIN	(*( GPTA0_MRADIN_type *) 0xF000183Cu)	/* GPTA Multiplexer Register Array Data In Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 DATAOUT        : 32;
	} B;
	int I;
	unsigned int U;

} GPTA0_MRADOUT_type;
#define GPTA0_MRADOUT	(*( GPTA0_MRADOUT_type *) 0xF0001840u)	/* GPTA Multiplexer Register Array Data Out Register */

typedef volatile union
{
	struct
	{ 
		unsigned int REG0           : 1;
		unsigned int REG1           : 1;
		unsigned int REG2           : 1;
		unsigned int REG3           : 1;
		unsigned int REG4           : 1;
		unsigned int REG5           : 1;
		unsigned int                : 2;
		unsigned int FEG0           : 1;
		unsigned int FEG1           : 1;
		unsigned int FEG2           : 1;
		unsigned int FEG3           : 1;
		unsigned int FEG4           : 1;
		unsigned int FEG5           : 1;
		unsigned int                : 18;
	} B;
	int I;
	unsigned int U;

} GPTA0_FPCSTAT_type;
#define GPTA0_FPCSTAT	(*( GPTA0_FPCSTAT_type *) 0xF0001844u)	/* GPTA Filter and Prescaler Cell Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CMP            : 16;
		unsigned int MOD            : 3;
		unsigned int IPS            : 3;
		unsigned int CLK            : 2;
		unsigned int RTG            : 1;
		unsigned int                : 7;
	} B;
	int I;
	unsigned int U;

} GPTA0_FPCCTR0_type;
#define GPTA0_FPCCTR0	(*( GPTA0_FPCCTR0_type *) 0xF0001848u)	/* GPTA Filter and Prescaler Cell Control Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int TIM            : 16;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPTA0_FPCTIM0_type;
#define GPTA0_FPCTIM0	(*( GPTA0_FPCTIM0_type *) 0xF000184Cu)	/* GPTA Filter and Prescaler Cell Timer Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int CMP            : 16;
		unsigned int MOD            : 3;
		unsigned int IPS            : 3;
		unsigned int CLK            : 2;
		unsigned int RTG            : 1;
		unsigned int                : 7;
	} B;
	int I;
	unsigned int U;

} GPTA0_FPCCTR1_type;
#define GPTA0_FPCCTR1	(*( GPTA0_FPCCTR1_type *) 0xF0001850u)	/* GPTA Filter and Prescaler Cell Control Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int TIM            : 16;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPTA0_FPCTIM1_type;
#define GPTA0_FPCTIM1	(*( GPTA0_FPCTIM1_type *) 0xF0001854u)	/* GPTA Filter and Prescaler Cell Timer Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int CMP            : 16;
		unsigned int MOD            : 3;
		unsigned int IPS            : 3;
		unsigned int CLK            : 2;
		unsigned int RTG            : 1;
		unsigned int                : 7;
	} B;
	int I;
	unsigned int U;

} GPTA0_FPCCTR2_type;
#define GPTA0_FPCCTR2	(*( GPTA0_FPCCTR2_type *) 0xF0001858u)	/* GPTA Filter and Prescaler Cell Control Register 2 */

typedef volatile union
{
	struct
	{ 
		unsigned int TIM            : 16;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPTA0_FPCTIM2_type;
#define GPTA0_FPCTIM2	(*( GPTA0_FPCTIM2_type *) 0xF000185Cu)	/* GPTA Filter and Prescaler Cell Timer Register 2 */

typedef volatile union
{
	struct
	{ 
		unsigned int CMP            : 16;
		unsigned int MOD            : 3;
		unsigned int IPS            : 3;
		unsigned int CLK            : 2;
		unsigned int RTG            : 1;
		unsigned int                : 7;
	} B;
	int I;
	unsigned int U;

} GPTA0_FPCCTR3_type;
#define GPTA0_FPCCTR3	(*( GPTA0_FPCCTR3_type *) 0xF0001860u)	/* GPTA Filter and Prescaler Cell Control Register 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int TIM            : 16;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPTA0_FPCTIM3_type;
#define GPTA0_FPCTIM3	(*( GPTA0_FPCTIM3_type *) 0xF0001864u)	/* GPTA Filter and Prescaler Cell Timer Register 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int CMP            : 16;
		unsigned int MOD            : 3;
		unsigned int IPS            : 3;
		unsigned int CLK            : 2;
		unsigned int RTG            : 1;
		unsigned int                : 7;
	} B;
	int I;
	unsigned int U;

} GPTA0_FPCCTR4_type;
#define GPTA0_FPCCTR4	(*( GPTA0_FPCCTR4_type *) 0xF0001868u)	/* GPTA Filter and Prescaler Cell Control Register 4 */

typedef volatile union
{
	struct
	{ 
		unsigned int TIM            : 16;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPTA0_FPCTIM4_type;
#define GPTA0_FPCTIM4	(*( GPTA0_FPCTIM4_type *) 0xF000186Cu)	/* GPTA Filter and Prescaler Cell Timer Register 4 */

typedef volatile union
{
	struct
	{ 
		unsigned int CMP            : 16;
		unsigned int MOD            : 3;
		unsigned int IPS            : 3;
		unsigned int CLK            : 2;
		unsigned int RTG            : 1;
		unsigned int                : 7;
	} B;
	int I;
	unsigned int U;

} GPTA0_FPCCTR5_type;
#define GPTA0_FPCCTR5	(*( GPTA0_FPCCTR5_type *) 0xF0001870u)	/* GPTA Filter and Prescaler Cell Control Register 5 */

typedef volatile union
{
	struct
	{ 
		unsigned int TIM            : 16;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPTA0_FPCTIM5_type;
#define GPTA0_FPCTIM5	(*( GPTA0_FPCTIM5_type *) 0xF0001874u)	/* GPTA Filter and Prescaler Cell Timer Register 5 */

typedef volatile union
{
	struct
	{ 
		unsigned int MUX0           : 1;
		unsigned int TSE0           : 1;
		unsigned int ERR0           : 1;
		unsigned int                : 1;
		unsigned int MUX1           : 1;
		unsigned int TSE1           : 1;
		unsigned int ERR1           : 1;
		unsigned int                : 25;
	} B;
	int I;
	unsigned int U;

} GPTA0_PDLCTR_type;
#define GPTA0_PDLCTR	(*( GPTA0_PDLCTR_type *) 0xF0001878u)	/* GPTA Phase Discrimination Logic Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int RCA            : 1;
		unsigned int OCA            : 1;
		unsigned int RZE            : 1;
		unsigned int FZE            : 1;
		unsigned int RCK            : 1;
		unsigned int FCK            : 1;
		unsigned int QCK            : 1;
		unsigned int RRE            : 1;
		unsigned int FRE            : 1;
		unsigned int CRE            : 1;
		unsigned int                : 22;
	} B;
	int I;
	unsigned int U;

} GPTA0_DCMCTR0_type;
#define GPTA0_DCMCTR0	(*( GPTA0_DCMCTR0_type *) 0xF0001880u)	/* GPTA Duty Cycle Measurement Control Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int TIM            : 24;
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} GPTA0_DCMTIM0_type;
#define GPTA0_DCMTIM0	(*( GPTA0_DCMTIM0_type *) 0xF0001884u)	/* GPTA Duty Cycle Measurement Timer Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int CAV            : 24;
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} GPTA0_DCMCAV0_type;
#define GPTA0_DCMCAV0	(*( GPTA0_DCMCAV0_type *) 0xF0001888u)	/* GPTA Duty Cycle Measurement Capture Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int COV            : 24;
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} GPTA0_DCMCOV0_type;
#define GPTA0_DCMCOV0	(*( GPTA0_DCMCOV0_type *) 0xF000188Cu)	/* GPTA Duty Cycle Measurement Capture/Compare Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int RCA            : 1;
		unsigned int OCA            : 1;
		unsigned int RZE            : 1;
		unsigned int FZE            : 1;
		unsigned int RCK            : 1;
		unsigned int FCK            : 1;
		unsigned int QCK            : 1;
		unsigned int RRE            : 1;
		unsigned int FRE            : 1;
		unsigned int CRE            : 1;
		unsigned int                : 22;
	} B;
	int I;
	unsigned int U;

} GPTA0_DCMCTR1_type;
#define GPTA0_DCMCTR1	(*( GPTA0_DCMCTR1_type *) 0xF0001890u)	/* GPTA Duty Cycle Measurement Control Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int TIM            : 24;
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} GPTA0_DCMTIM1_type;
#define GPTA0_DCMTIM1	(*( GPTA0_DCMTIM1_type *) 0xF0001894u)	/* GPTA Duty Cycle Measurement Timer Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int CAV            : 24;
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} GPTA0_DCMCAV1_type;
#define GPTA0_DCMCAV1	(*( GPTA0_DCMCAV1_type *) 0xF0001898u)	/* GPTA Duty Cycle Measurement Capture Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int COV            : 24;
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} GPTA0_DCMCOV1_type;
#define GPTA0_DCMCOV1	(*( GPTA0_DCMCOV1_type *) 0xF000189Cu)	/* GPTA Duty Cycle Measurement Capture/Compare Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int RCA            : 1;
		unsigned int OCA            : 1;
		unsigned int RZE            : 1;
		unsigned int FZE            : 1;
		unsigned int RCK            : 1;
		unsigned int FCK            : 1;
		unsigned int QCK            : 1;
		unsigned int RRE            : 1;
		unsigned int FRE            : 1;
		unsigned int CRE            : 1;
		unsigned int                : 22;
	} B;
	int I;
	unsigned int U;

} GPTA0_DCMCTR2_type;
#define GPTA0_DCMCTR2	(*( GPTA0_DCMCTR2_type *) 0xF00018A0u)	/* GPTA Duty Cycle Measurement Control Register 2 */

typedef volatile union
{
	struct
	{ 
		unsigned int TIM            : 24;
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} GPTA0_DCMTIM2_type;
#define GPTA0_DCMTIM2	(*( GPTA0_DCMTIM2_type *) 0xF00018A4u)	/* GPTA Duty Cycle Measurement Timer Register 2 */

typedef volatile union
{
	struct
	{ 
		unsigned int CAV            : 24;
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} GPTA0_DCMCAV2_type;
#define GPTA0_DCMCAV2	(*( GPTA0_DCMCAV2_type *) 0xF00018A8u)	/* GPTA Duty Cycle Measurement Capture Register 2 */

typedef volatile union
{
	struct
	{ 
		unsigned int COV            : 24;
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} GPTA0_DCMCOV2_type;
#define GPTA0_DCMCOV2	(*( GPTA0_DCMCOV2_type *) 0xF00018ACu)	/* GPTA Duty Cycle Measurement Capture/Compare Register 2 */

typedef volatile union
{
	struct
	{ 
		unsigned int RCA            : 1;
		unsigned int OCA            : 1;
		unsigned int RZE            : 1;
		unsigned int FZE            : 1;
		unsigned int RCK            : 1;
		unsigned int FCK            : 1;
		unsigned int QCK            : 1;
		unsigned int RRE            : 1;
		unsigned int FRE            : 1;
		unsigned int CRE            : 1;
		unsigned int                : 22;
	} B;
	int I;
	unsigned int U;

} GPTA0_DCMCTR3_type;
#define GPTA0_DCMCTR3	(*( GPTA0_DCMCTR3_type *) 0xF00018B0u)	/* GPTA Duty Cycle Measurement Control Register 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int TIM            : 24;
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} GPTA0_DCMTIM3_type;
#define GPTA0_DCMTIM3	(*( GPTA0_DCMTIM3_type *) 0xF00018B4u)	/* GPTA Duty Cycle Measurement Timer Register 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int CAV            : 24;
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} GPTA0_DCMCAV3_type;
#define GPTA0_DCMCAV3	(*( GPTA0_DCMCAV3_type *) 0xF00018B8u)	/* GPTA Duty Cycle Measurement Capture Register 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int COV            : 24;
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} GPTA0_DCMCOV3_type;
#define GPTA0_DCMCOV3	(*( GPTA0_DCMCOV3_type *) 0xF00018BCu)	/* GPTA Duty Cycle Measurement Capture/Compare Register 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int MUX            : 2;
		unsigned int AEN            : 1;
		unsigned int PEN            : 1;
		unsigned int REN            : 1;
		unsigned int                : 27;
	} B;
	int I;
	unsigned int U;

} GPTA0_PLLCTR_type;
#define GPTA0_PLLCTR	(*( GPTA0_PLLCTR_type *) 0xF00018C0u)	/* GPTA Phase Locked Loop Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int MTI            : 16;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPTA0_PLLMTI_type;
#define GPTA0_PLLMTI	(*( GPTA0_PLLMTI_type *) 0xF00018C4u)	/* GPTA Phase Locked Loop Micro Tick Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CNT            : 16;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPTA0_PLLCNT_type;
#define GPTA0_PLLCNT	(*( GPTA0_PLLCNT_type *) 0xF00018C8u)	/* GPTA Phase Locked Loop Counter Register */

typedef volatile union
{
	struct
	{ 
		unsigned int STP            : 16;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPTA0_PLLSTP_type;
#define GPTA0_PLLSTP	(*( GPTA0_PLLSTP_type *) 0xF00018CCu)	/* GPTA Phase Locked Loop Step Register */

typedef volatile union
{
	struct
	{ 
		unsigned int REV            : 24;
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} GPTA0_PLLREV_type;
#define GPTA0_PLLREV	(*( GPTA0_PLLREV_type *) 0xF00018D0u)	/* GPTA Phase Locked Loop Reload Register */

typedef volatile union
{
	struct
	{ 
		unsigned int DTR            : 25;
		unsigned int                : 7;
	} B;
	int I;
	unsigned int U;

} GPTA0_PLLDTR_type;
#define GPTA0_PLLDTR	(*( GPTA0_PLLDTR_type *) 0xF00018D4u)	/* GPTA Phase Locked Loop Delta Register */

typedef volatile union
{
	struct
	{ 
		unsigned int DFA02          : 4;
		unsigned int DFA04          : 4;
		unsigned int DFA06          : 4;
		unsigned int DFA07          : 4;
		unsigned int DFA03          : 2;
		unsigned int DFALTC         : 3;
		unsigned int                : 11;
	} B;
	int I;
	unsigned int U;

} GPTA0_CKBCTR_type;
#define GPTA0_CKBCTR	(*( GPTA0_CKBCTR_type *) 0xF00018D8u)	/* GPTA Clock Bus Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SCO            : 4;
		unsigned int MUX            : 3;
		unsigned int REN            : 1;
		unsigned int                : 24;
	} B;
	int I;
	unsigned int U;

} GPTA0_GTCTR0_type;
#define GPTA0_GTCTR0	(*( GPTA0_GTCTR0_type *) 0xF00018E0u)	/* GPTA Global Timer Control Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int REV            : 24;
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} GPTA0_GTREV0_type;
#define GPTA0_GTREV0	(*( GPTA0_GTREV0_type *) 0xF00018E4u)	/* GPTA Global Timer Reload Value Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int TIM            : 24;
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} GPTA0_GTTIM0_type;
#define GPTA0_GTTIM0	(*( GPTA0_GTTIM0_type *) 0xF00018E8u)	/* GPTA Global Timer Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int SCO            : 4;
		unsigned int MUX            : 3;
		unsigned int REN            : 1;
		unsigned int                : 24;
	} B;
	int I;
	unsigned int U;

} GPTA0_GTCTR1_type;
#define GPTA0_GTCTR1	(*( GPTA0_GTCTR1_type *) 0xF00018F0u)	/* GPTA Global Timer Control Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int REV            : 24;
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} GPTA0_GTREV1_type;
#define GPTA0_GTREV1	(*( GPTA0_GTREV1_type *) 0xF00018F4u)	/* GPTA Global Timer Reload Value Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int TIM            : 24;
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} GPTA0_GTTIM1_type;
#define GPTA0_GTTIM1	(*( GPTA0_GTTIM1_type *) 0xF00018F8u)	/* GPTA Global Timer Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int MOD            : 2;
		unsigned int OSM            : 1;
		unsigned int REN            : 1;
		unsigned int RED            : 1;
		unsigned int FED            : 1;
		unsigned int NE             : 1;
		unsigned int BYP            : 1;
		unsigned int EOA            : 1;
		unsigned int                : 1;
		/* const */ unsigned int CEN            : 1;
		unsigned int OCM            : 3;
		unsigned int OIA            : 1;
		/* const */ unsigned int OUT            : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPTA0_GTCCTR_type;
#define GPTA0_GTCCTR00	(*( GPTA0_GTCCTR_type *) 0xF0001900u)	/* GPTA Global Timer Cell Control Register 00 */
#define GPTA0_GTCCTR01	(*( GPTA0_GTCCTR_type *) 0xF0001908u)	/* GPTA Global Timer Cell Control Register 01 */
#define GPTA0_GTCCTR02	(*( GPTA0_GTCCTR_type *) 0xF0001910u)	/* GPTA Global Timer Cell Control Register 02 */
#define GPTA0_GTCCTR03	(*( GPTA0_GTCCTR_type *) 0xF0001918u)	/* GPTA Global Timer Cell Control Register 03 */
#define GPTA0_GTCCTR04	(*( GPTA0_GTCCTR_type *) 0xF0001920u)	/* GPTA Global Timer Cell Control Register 04 */
#define GPTA0_GTCCTR05	(*( GPTA0_GTCCTR_type *) 0xF0001928u)	/* GPTA Global Timer Cell Control Register 05 */
#define GPTA0_GTCCTR06	(*( GPTA0_GTCCTR_type *) 0xF0001930u)	/* GPTA Global Timer Cell Control Register 06 */
#define GPTA0_GTCCTR07	(*( GPTA0_GTCCTR_type *) 0xF0001938u)	/* GPTA Global Timer Cell Control Register 07 */
#define GPTA0_GTCCTR08	(*( GPTA0_GTCCTR_type *) 0xF0001940u)	/* GPTA Global Timer Cell Control Register 08 */
#define GPTA0_GTCCTR09	(*( GPTA0_GTCCTR_type *) 0xF0001948u)	/* GPTA Global Timer Cell Control Register 09 */
#define GPTA0_GTCCTR10	(*( GPTA0_GTCCTR_type *) 0xF0001950u)	/* GPTA Global Timer Cell Control Register 10 */
#define GPTA0_GTCCTR11	(*( GPTA0_GTCCTR_type *) 0xF0001958u)	/* GPTA Global Timer Cell Control Register 11 */
#define GPTA0_GTCCTR12	(*( GPTA0_GTCCTR_type *) 0xF0001960u)	/* GPTA Global Timer Cell Control Register 12 */
#define GPTA0_GTCCTR13	(*( GPTA0_GTCCTR_type *) 0xF0001968u)	/* GPTA Global Timer Cell Control Register 13 */
#define GPTA0_GTCCTR14	(*( GPTA0_GTCCTR_type *) 0xF0001970u)	/* GPTA Global Timer Cell Control Register 14 */
#define GPTA0_GTCCTR15	(*( GPTA0_GTCCTR_type *) 0xF0001978u)	/* GPTA Global Timer Cell Control Register 15 */
#define GPTA0_GTCCTR16	(*( GPTA0_GTCCTR_type *) 0xF0001980u)	/* GPTA Global Timer Cell Control Register 16 */
#define GPTA0_GTCCTR17	(*( GPTA0_GTCCTR_type *) 0xF0001988u)	/* GPTA Global Timer Cell Control Register 17 */
#define GPTA0_GTCCTR18	(*( GPTA0_GTCCTR_type *) 0xF0001990u)	/* GPTA Global Timer Cell Control Register 18 */
#define GPTA0_GTCCTR19	(*( GPTA0_GTCCTR_type *) 0xF0001998u)	/* GPTA Global Timer Cell Control Register 19 */
#define GPTA0_GTCCTR20	(*( GPTA0_GTCCTR_type *) 0xF00019A0u)	/* GPTA Global Timer Cell Control Register 20 */
#define GPTA0_GTCCTR21	(*( GPTA0_GTCCTR_type *) 0xF00019A8u)	/* GPTA Global Timer Cell Control Register 21 */
#define GPTA0_GTCCTR22	(*( GPTA0_GTCCTR_type *) 0xF00019B0u)	/* GPTA Global Timer Cell Control Register 22 */
#define GPTA0_GTCCTR23	(*( GPTA0_GTCCTR_type *) 0xF00019B8u)	/* GPTA Global Timer Cell Control Register 23 */
#define GPTA0_GTCCTR24	(*( GPTA0_GTCCTR_type *) 0xF00019C0u)	/* GPTA Global Timer Cell Control Register 24 */
#define GPTA0_GTCCTR25	(*( GPTA0_GTCCTR_type *) 0xF00019C8u)	/* GPTA Global Timer Cell Control Register 25 */
#define GPTA0_GTCCTR26	(*( GPTA0_GTCCTR_type *) 0xF00019D0u)	/* GPTA Global Timer Cell Control Register 26 */
#define GPTA0_GTCCTR27	(*( GPTA0_GTCCTR_type *) 0xF00019D8u)	/* GPTA Global Timer Cell Control Register 27 */
#define GPTA0_GTCCTR28	(*( GPTA0_GTCCTR_type *) 0xF00019E0u)	/* GPTA Global Timer Cell Control Register 28 */
#define GPTA0_GTCCTR29	(*( GPTA0_GTCCTR_type *) 0xF00019E8u)	/* GPTA Global Timer Cell Control Register 29 */
#define GPTA0_GTCCTR30	(*( GPTA0_GTCCTR_type *) 0xF00019F0u)	/* GPTA Global Timer Cell Control Register 30 */
#define GPTA0_GTCCTR31	(*( GPTA0_GTCCTR_type *) 0xF00019F8u)	/* GPTA Global Timer Cell Control Register 31 */

typedef volatile union
{
	struct
	{ 
		unsigned int X              : 24;
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} GPTA0_GTCXR_type;
#define GPTA0_GTCXR00	(*( GPTA0_GTCXR_type *) 0xF0001904u)	/* GPTA Global Timer Cell X Register 00 */
#define GPTA0_GTCXR01	(*( GPTA0_GTCXR_type *) 0xF000190Cu)	/* GPTA Global Timer Cell X Register 01 */
#define GPTA0_GTCXR02	(*( GPTA0_GTCXR_type *) 0xF0001914u)	/* GPTA Global Timer Cell X Register 02 */
#define GPTA0_GTCXR03	(*( GPTA0_GTCXR_type *) 0xF000191Cu)	/* GPTA Global Timer Cell X Register 03 */
#define GPTA0_GTCXR04	(*( GPTA0_GTCXR_type *) 0xF0001924u)	/* GPTA Global Timer Cell X Register 04 */
#define GPTA0_GTCXR05	(*( GPTA0_GTCXR_type *) 0xF000192Cu)	/* GPTA Global Timer Cell X Register 05 */
#define GPTA0_GTCXR06	(*( GPTA0_GTCXR_type *) 0xF0001934u)	/* GPTA Global Timer Cell X Register 06 */
#define GPTA0_GTCXR07	(*( GPTA0_GTCXR_type *) 0xF000193Cu)	/* GPTA Global Timer Cell X Register 07 */
#define GPTA0_GTCXR08	(*( GPTA0_GTCXR_type *) 0xF0001944u)	/* GPTA Global Timer Cell X Register 08 */
#define GPTA0_GTCXR09	(*( GPTA0_GTCXR_type *) 0xF000194Cu)	/* GPTA Global Timer Cell X Register 09 */
#define GPTA0_GTCXR10	(*( GPTA0_GTCXR_type *) 0xF0001954u)	/* GPTA Global Timer Cell X Register 10 */
#define GPTA0_GTCXR11	(*( GPTA0_GTCXR_type *) 0xF000195Cu)	/* GPTA Global Timer Cell X Register 11 */
#define GPTA0_GTCXR12	(*( GPTA0_GTCXR_type *) 0xF0001964u)	/* GPTA Global Timer Cell X Register 12 */
#define GPTA0_GTCXR13	(*( GPTA0_GTCXR_type *) 0xF000196Cu)	/* GPTA Global Timer Cell X Register 13 */
#define GPTA0_GTCXR14	(*( GPTA0_GTCXR_type *) 0xF0001974u)	/* GPTA Global Timer Cell X Register 14 */
#define GPTA0_GTCXR15	(*( GPTA0_GTCXR_type *) 0xF000197Cu)	/* GPTA Global Timer Cell X Register 15 */
#define GPTA0_GTCXR16	(*( GPTA0_GTCXR_type *) 0xF0001984u)	/* GPTA Global Timer Cell X Register 16 */
#define GPTA0_GTCXR17	(*( GPTA0_GTCXR_type *) 0xF000198Cu)	/* GPTA Global Timer Cell X Register 17 */
#define GPTA0_GTCXR18	(*( GPTA0_GTCXR_type *) 0xF0001994u)	/* GPTA Global Timer Cell X Register 18 */
#define GPTA0_GTCXR19	(*( GPTA0_GTCXR_type *) 0xF000199Cu)	/* GPTA Global Timer Cell X Register 19 */
#define GPTA0_GTCXR20	(*( GPTA0_GTCXR_type *) 0xF00019A4u)	/* GPTA Global Timer Cell X Register 20 */
#define GPTA0_GTCXR21	(*( GPTA0_GTCXR_type *) 0xF00019ACu)	/* GPTA Global Timer Cell X Register 21 */
#define GPTA0_GTCXR22	(*( GPTA0_GTCXR_type *) 0xF00019B4u)	/* GPTA Global Timer Cell X Register 22 */
#define GPTA0_GTCXR23	(*( GPTA0_GTCXR_type *) 0xF00019BCu)	/* GPTA Global Timer Cell X Register 23 */
#define GPTA0_GTCXR24	(*( GPTA0_GTCXR_type *) 0xF00019C4u)	/* GPTA Global Timer Cell X Register 24 */
#define GPTA0_GTCXR25	(*( GPTA0_GTCXR_type *) 0xF00019CCu)	/* GPTA Global Timer Cell X Register 25 */
#define GPTA0_GTCXR26	(*( GPTA0_GTCXR_type *) 0xF00019D4u)	/* GPTA Global Timer Cell X Register 26 */
#define GPTA0_GTCXR27	(*( GPTA0_GTCXR_type *) 0xF00019DCu)	/* GPTA Global Timer Cell X Register 27 */
#define GPTA0_GTCXR28	(*( GPTA0_GTCXR_type *) 0xF00019E4u)	/* GPTA Global Timer Cell X Register 28 */
#define GPTA0_GTCXR29	(*( GPTA0_GTCXR_type *) 0xF00019ECu)	/* GPTA Global Timer Cell X Register 29 */
#define GPTA0_GTCXR30	(*( GPTA0_GTCXR_type *) 0xF00019F4u)	/* GPTA Global Timer Cell X Register 30 */
#define GPTA0_GTCXR31	(*( GPTA0_GTCXR_type *) 0xF00019FCu)	/* GPTA Global Timer Cell X Register 31 */

typedef volatile union
{
	struct
	{ 
		unsigned int MOD            : 2;
		unsigned int OSM            : 1;
		unsigned int REN            : 1;
		unsigned int RED            : 1;
		unsigned int FED            : 1;
		unsigned int SLO            : 1;
		unsigned int CUDCLR         : 1;
		unsigned int ILM            : 1;
		unsigned int CUD            : 1;
		/* const */ unsigned int CEN            : 1;
		unsigned int OCM            : 3;
		unsigned int OIA            : 1;
		/* const */ unsigned int OUT            : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPTA0_LTCCTR_type;
#define GPTA0_LTCCTR00	(*( GPTA0_LTCCTR_type *) 0xF0001A00u)	/* GPTA Local Timer Cell Control Register 00 */
#define GPTA0_LTCCTR01	(*( GPTA0_LTCCTR_type *) 0xF0001A08u)	/* GPTA Local Timer Cell Control Register 01 */
#define GPTA0_LTCCTR02	(*( GPTA0_LTCCTR_type *) 0xF0001A10u)	/* GPTA Local Timer Cell Control Register 02 */
#define GPTA0_LTCCTR03	(*( GPTA0_LTCCTR_type *) 0xF0001A18u)	/* GPTA Local Timer Cell Control Register 03 */
#define GPTA0_LTCCTR04	(*( GPTA0_LTCCTR_type *) 0xF0001A20u)	/* GPTA Local Timer Cell Control Register 04 */
#define GPTA0_LTCCTR05	(*( GPTA0_LTCCTR_type *) 0xF0001A28u)	/* GPTA Local Timer Cell Control Register 05 */
#define GPTA0_LTCCTR06	(*( GPTA0_LTCCTR_type *) 0xF0001A30u)	/* GPTA Local Timer Cell Control Register 06 */
#define GPTA0_LTCCTR07	(*( GPTA0_LTCCTR_type *) 0xF0001A38u)	/* GPTA Local Timer Cell Control Register 07 */
#define GPTA0_LTCCTR08	(*( GPTA0_LTCCTR_type *) 0xF0001A40u)	/* GPTA Local Timer Cell Control Register 08 */
#define GPTA0_LTCCTR09	(*( GPTA0_LTCCTR_type *) 0xF0001A48u)	/* GPTA Local Timer Cell Control Register 09 */
#define GPTA0_LTCCTR10	(*( GPTA0_LTCCTR_type *) 0xF0001A50u)	/* GPTA Local Timer Cell Control Register 10 */
#define GPTA0_LTCCTR11	(*( GPTA0_LTCCTR_type *) 0xF0001A58u)	/* GPTA Local Timer Cell Control Register 11 */
#define GPTA0_LTCCTR12	(*( GPTA0_LTCCTR_type *) 0xF0001A60u)	/* GPTA Local Timer Cell Control Register 12 */
#define GPTA0_LTCCTR13	(*( GPTA0_LTCCTR_type *) 0xF0001A68u)	/* GPTA Local Timer Cell Control Register 13 */
#define GPTA0_LTCCTR14	(*( GPTA0_LTCCTR_type *) 0xF0001A70u)	/* GPTA Local Timer Cell Control Register 14 */
#define GPTA0_LTCCTR15	(*( GPTA0_LTCCTR_type *) 0xF0001A78u)	/* GPTA Local Timer Cell Control Register 15 */
#define GPTA0_LTCCTR16	(*( GPTA0_LTCCTR_type *) 0xF0001A80u)	/* GPTA Local Timer Cell Control Register 16 */
#define GPTA0_LTCCTR17	(*( GPTA0_LTCCTR_type *) 0xF0001A88u)	/* GPTA Local Timer Cell Control Register 17 */
#define GPTA0_LTCCTR18	(*( GPTA0_LTCCTR_type *) 0xF0001A90u)	/* GPTA Local Timer Cell Control Register 18 */
#define GPTA0_LTCCTR19	(*( GPTA0_LTCCTR_type *) 0xF0001A98u)	/* GPTA Local Timer Cell Control Register 19 */
#define GPTA0_LTCCTR20	(*( GPTA0_LTCCTR_type *) 0xF0001AA0u)	/* GPTA Local Timer Cell Control Register 20 */
#define GPTA0_LTCCTR21	(*( GPTA0_LTCCTR_type *) 0xF0001AA8u)	/* GPTA Local Timer Cell Control Register 21 */
#define GPTA0_LTCCTR22	(*( GPTA0_LTCCTR_type *) 0xF0001AB0u)	/* GPTA Local Timer Cell Control Register 22 */
#define GPTA0_LTCCTR23	(*( GPTA0_LTCCTR_type *) 0xF0001AB8u)	/* GPTA Local Timer Cell Control Register 23 */
#define GPTA0_LTCCTR24	(*( GPTA0_LTCCTR_type *) 0xF0001AC0u)	/* GPTA Local Timer Cell Control Register 24 */
#define GPTA0_LTCCTR25	(*( GPTA0_LTCCTR_type *) 0xF0001AC8u)	/* GPTA Local Timer Cell Control Register 25 */
#define GPTA0_LTCCTR26	(*( GPTA0_LTCCTR_type *) 0xF0001AD0u)	/* GPTA Local Timer Cell Control Register 26 */
#define GPTA0_LTCCTR27	(*( GPTA0_LTCCTR_type *) 0xF0001AD8u)	/* GPTA Local Timer Cell Control Register 27 */
#define GPTA0_LTCCTR28	(*( GPTA0_LTCCTR_type *) 0xF0001AE0u)	/* GPTA Local Timer Cell Control Register 28 */
#define GPTA0_LTCCTR29	(*( GPTA0_LTCCTR_type *) 0xF0001AE8u)	/* GPTA Local Timer Cell Control Register 29 */
#define GPTA0_LTCCTR30	(*( GPTA0_LTCCTR_type *) 0xF0001AF0u)	/* GPTA Local Timer Cell Control Register 30 */
#define GPTA0_LTCCTR31	(*( GPTA0_LTCCTR_type *) 0xF0001AF8u)	/* GPTA Local Timer Cell Control Register 31 */
#define GPTA0_LTCCTR32	(*( GPTA0_LTCCTR_type *) 0xF0001B00u)	/* GPTA Local Timer Cell Control Register 32 */
#define GPTA0_LTCCTR33	(*( GPTA0_LTCCTR_type *) 0xF0001B08u)	/* GPTA Local Timer Cell Control Register 33 */
#define GPTA0_LTCCTR34	(*( GPTA0_LTCCTR_type *) 0xF0001B10u)	/* GPTA Local Timer Cell Control Register 34 */
#define GPTA0_LTCCTR35	(*( GPTA0_LTCCTR_type *) 0xF0001B18u)	/* GPTA Local Timer Cell Control Register 35 */
#define GPTA0_LTCCTR36	(*( GPTA0_LTCCTR_type *) 0xF0001B20u)	/* GPTA Local Timer Cell Control Register 36 */
#define GPTA0_LTCCTR37	(*( GPTA0_LTCCTR_type *) 0xF0001B28u)	/* GPTA Local Timer Cell Control Register 37 */
#define GPTA0_LTCCTR38	(*( GPTA0_LTCCTR_type *) 0xF0001B30u)	/* GPTA Local Timer Cell Control Register 38 */
#define GPTA0_LTCCTR39	(*( GPTA0_LTCCTR_type *) 0xF0001B38u)	/* GPTA Local Timer Cell Control Register 39 */
#define GPTA0_LTCCTR40	(*( GPTA0_LTCCTR_type *) 0xF0001B40u)	/* GPTA Local Timer Cell Control Register 40 */
#define GPTA0_LTCCTR41	(*( GPTA0_LTCCTR_type *) 0xF0001B48u)	/* GPTA Local Timer Cell Control Register 41 */
#define GPTA0_LTCCTR42	(*( GPTA0_LTCCTR_type *) 0xF0001B50u)	/* GPTA Local Timer Cell Control Register 42 */
#define GPTA0_LTCCTR43	(*( GPTA0_LTCCTR_type *) 0xF0001B58u)	/* GPTA Local Timer Cell Control Register 43 */
#define GPTA0_LTCCTR44	(*( GPTA0_LTCCTR_type *) 0xF0001B60u)	/* GPTA Local Timer Cell Control Register 44 */
#define GPTA0_LTCCTR45	(*( GPTA0_LTCCTR_type *) 0xF0001B68u)	/* GPTA Local Timer Cell Control Register 45 */
#define GPTA0_LTCCTR46	(*( GPTA0_LTCCTR_type *) 0xF0001B70u)	/* GPTA Local Timer Cell Control Register 46 */
#define GPTA0_LTCCTR47	(*( GPTA0_LTCCTR_type *) 0xF0001B78u)	/* GPTA Local Timer Cell Control Register 47 */
#define GPTA0_LTCCTR48	(*( GPTA0_LTCCTR_type *) 0xF0001B80u)	/* GPTA Local Timer Cell Control Register 48 */
#define GPTA0_LTCCTR49	(*( GPTA0_LTCCTR_type *) 0xF0001B88u)	/* GPTA Local Timer Cell Control Register 49 */
#define GPTA0_LTCCTR50	(*( GPTA0_LTCCTR_type *) 0xF0001B90u)	/* GPTA Local Timer Cell Control Register 50 */
#define GPTA0_LTCCTR51	(*( GPTA0_LTCCTR_type *) 0xF0001B98u)	/* GPTA Local Timer Cell Control Register 51 */
#define GPTA0_LTCCTR52	(*( GPTA0_LTCCTR_type *) 0xF0001BA0u)	/* GPTA Local Timer Cell Control Register 52 */
#define GPTA0_LTCCTR53	(*( GPTA0_LTCCTR_type *) 0xF0001BA8u)	/* GPTA Local Timer Cell Control Register 53 */
#define GPTA0_LTCCTR54	(*( GPTA0_LTCCTR_type *) 0xF0001BB0u)	/* GPTA Local Timer Cell Control Register 54 */
#define GPTA0_LTCCTR55	(*( GPTA0_LTCCTR_type *) 0xF0001BB8u)	/* GPTA Local Timer Cell Control Register 55 */
#define GPTA0_LTCCTR56	(*( GPTA0_LTCCTR_type *) 0xF0001BC0u)	/* GPTA Local Timer Cell Control Register 56 */
#define GPTA0_LTCCTR57	(*( GPTA0_LTCCTR_type *) 0xF0001BC8u)	/* GPTA Local Timer Cell Control Register 57 */
#define GPTA0_LTCCTR58	(*( GPTA0_LTCCTR_type *) 0xF0001BD0u)	/* GPTA Local Timer Cell Control Register 58 */
#define GPTA0_LTCCTR59	(*( GPTA0_LTCCTR_type *) 0xF0001BD8u)	/* GPTA Local Timer Cell Control Register 59 */
#define GPTA0_LTCCTR60	(*( GPTA0_LTCCTR_type *) 0xF0001BE0u)	/* GPTA Local Timer Cell Control Register 60 */
#define GPTA0_LTCCTR61	(*( GPTA0_LTCCTR_type *) 0xF0001BE8u)	/* GPTA Local Timer Cell Control Register 61 */
#define GPTA0_LTCCTR62	(*( GPTA0_LTCCTR_type *) 0xF0001BF0u)	/* GPTA Local Timer Cell Control Register 62 */

typedef volatile union
{
	struct
	{ 
		unsigned int X              : 16;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPTA0_LTCXR_type;
#define GPTA0_LTCXR00	(*( GPTA0_LTCXR_type *) 0xF0001A04u)	/* GPTA Local Timer Cell X Register 00 */
#define GPTA0_LTCXR01	(*( GPTA0_LTCXR_type *) 0xF0001A0Cu)	/* GPTA Local Timer Cell X Register 01 */
#define GPTA0_LTCXR02	(*( GPTA0_LTCXR_type *) 0xF0001A14u)	/* GPTA Local Timer Cell X Register 02 */
#define GPTA0_LTCXR03	(*( GPTA0_LTCXR_type *) 0xF0001A1Cu)	/* GPTA Local Timer Cell X Register 03 */
#define GPTA0_LTCXR04	(*( GPTA0_LTCXR_type *) 0xF0001A24u)	/* GPTA Local Timer Cell X Register 04 */
#define GPTA0_LTCXR05	(*( GPTA0_LTCXR_type *) 0xF0001A2Cu)	/* GPTA Local Timer Cell X Register 05 */
#define GPTA0_LTCXR06	(*( GPTA0_LTCXR_type *) 0xF0001A34u)	/* GPTA Local Timer Cell X Register 06 */
#define GPTA0_LTCXR07	(*( GPTA0_LTCXR_type *) 0xF0001A3Cu)	/* GPTA Local Timer Cell X Register 07 */
#define GPTA0_LTCXR08	(*( GPTA0_LTCXR_type *) 0xF0001A44u)	/* GPTA Local Timer Cell X Register 08 */
#define GPTA0_LTCXR09	(*( GPTA0_LTCXR_type *) 0xF0001A4Cu)	/* GPTA Local Timer Cell X Register 09 */
#define GPTA0_LTCXR10	(*( GPTA0_LTCXR_type *) 0xF0001A54u)	/* GPTA Local Timer Cell X Register 10 */
#define GPTA0_LTCXR11	(*( GPTA0_LTCXR_type *) 0xF0001A5Cu)	/* GPTA Local Timer Cell X Register 11 */
#define GPTA0_LTCXR12	(*( GPTA0_LTCXR_type *) 0xF0001A64u)	/* GPTA Local Timer Cell X Register 12 */
#define GPTA0_LTCXR13	(*( GPTA0_LTCXR_type *) 0xF0001A6Cu)	/* GPTA Local Timer Cell X Register 13 */
#define GPTA0_LTCXR14	(*( GPTA0_LTCXR_type *) 0xF0001A74u)	/* GPTA Local Timer Cell X Register 14 */
#define GPTA0_LTCXR15	(*( GPTA0_LTCXR_type *) 0xF0001A7Cu)	/* GPTA Local Timer Cell X Register 15 */
#define GPTA0_LTCXR16	(*( GPTA0_LTCXR_type *) 0xF0001A84u)	/* GPTA Local Timer Cell X Register 16 */
#define GPTA0_LTCXR17	(*( GPTA0_LTCXR_type *) 0xF0001A8Cu)	/* GPTA Local Timer Cell X Register 17 */
#define GPTA0_LTCXR18	(*( GPTA0_LTCXR_type *) 0xF0001A94u)	/* GPTA Local Timer Cell X Register 18 */
#define GPTA0_LTCXR19	(*( GPTA0_LTCXR_type *) 0xF0001A9Cu)	/* GPTA Local Timer Cell X Register 19 */
#define GPTA0_LTCXR20	(*( GPTA0_LTCXR_type *) 0xF0001AA4u)	/* GPTA Local Timer Cell X Register 20 */
#define GPTA0_LTCXR21	(*( GPTA0_LTCXR_type *) 0xF0001AACu)	/* GPTA Local Timer Cell X Register 21 */
#define GPTA0_LTCXR22	(*( GPTA0_LTCXR_type *) 0xF0001AB4u)	/* GPTA Local Timer Cell X Register 22 */
#define GPTA0_LTCXR23	(*( GPTA0_LTCXR_type *) 0xF0001ABCu)	/* GPTA Local Timer Cell X Register 23 */
#define GPTA0_LTCXR24	(*( GPTA0_LTCXR_type *) 0xF0001AC4u)	/* GPTA Local Timer Cell X Register 24 */
#define GPTA0_LTCXR25	(*( GPTA0_LTCXR_type *) 0xF0001ACCu)	/* GPTA Local Timer Cell X Register 25 */
#define GPTA0_LTCXR26	(*( GPTA0_LTCXR_type *) 0xF0001AD4u)	/* GPTA Local Timer Cell X Register 26 */
#define GPTA0_LTCXR27	(*( GPTA0_LTCXR_type *) 0xF0001ADCu)	/* GPTA Local Timer Cell X Register 27 */
#define GPTA0_LTCXR28	(*( GPTA0_LTCXR_type *) 0xF0001AE4u)	/* GPTA Local Timer Cell X Register 28 */
#define GPTA0_LTCXR29	(*( GPTA0_LTCXR_type *) 0xF0001AECu)	/* GPTA Local Timer Cell X Register 29 */
#define GPTA0_LTCXR30	(*( GPTA0_LTCXR_type *) 0xF0001AF4u)	/* GPTA Local Timer Cell X Register 30 */
#define GPTA0_LTCXR31	(*( GPTA0_LTCXR_type *) 0xF0001AFCu)	/* GPTA Local Timer Cell X Register 31 */
#define GPTA0_LTCXR32	(*( GPTA0_LTCXR_type *) 0xF0001B04u)	/* GPTA Local Timer Cell X Register 32 */
#define GPTA0_LTCXR33	(*( GPTA0_LTCXR_type *) 0xF0001B0Cu)	/* GPTA Local Timer Cell X Register 33 */
#define GPTA0_LTCXR34	(*( GPTA0_LTCXR_type *) 0xF0001B14u)	/* GPTA Local Timer Cell X Register 34 */
#define GPTA0_LTCXR35	(*( GPTA0_LTCXR_type *) 0xF0001B1Cu)	/* GPTA Local Timer Cell X Register 35 */
#define GPTA0_LTCXR36	(*( GPTA0_LTCXR_type *) 0xF0001B24u)	/* GPTA Local Timer Cell X Register 36 */
#define GPTA0_LTCXR37	(*( GPTA0_LTCXR_type *) 0xF0001B2Cu)	/* GPTA Local Timer Cell X Register 37 */
#define GPTA0_LTCXR38	(*( GPTA0_LTCXR_type *) 0xF0001B34u)	/* GPTA Local Timer Cell X Register 38 */
#define GPTA0_LTCXR39	(*( GPTA0_LTCXR_type *) 0xF0001B3Cu)	/* GPTA Local Timer Cell X Register 39 */
#define GPTA0_LTCXR40	(*( GPTA0_LTCXR_type *) 0xF0001B44u)	/* GPTA Local Timer Cell X Register 40 */
#define GPTA0_LTCXR41	(*( GPTA0_LTCXR_type *) 0xF0001B4Cu)	/* GPTA Local Timer Cell X Register 41 */
#define GPTA0_LTCXR42	(*( GPTA0_LTCXR_type *) 0xF0001B54u)	/* GPTA Local Timer Cell X Register 42 */
#define GPTA0_LTCXR43	(*( GPTA0_LTCXR_type *) 0xF0001B5Cu)	/* GPTA Local Timer Cell X Register 43 */
#define GPTA0_LTCXR44	(*( GPTA0_LTCXR_type *) 0xF0001B64u)	/* GPTA Local Timer Cell X Register 44 */
#define GPTA0_LTCXR45	(*( GPTA0_LTCXR_type *) 0xF0001B6Cu)	/* GPTA Local Timer Cell X Register 45 */
#define GPTA0_LTCXR46	(*( GPTA0_LTCXR_type *) 0xF0001B74u)	/* GPTA Local Timer Cell X Register 46 */
#define GPTA0_LTCXR47	(*( GPTA0_LTCXR_type *) 0xF0001B7Cu)	/* GPTA Local Timer Cell X Register 47 */
#define GPTA0_LTCXR48	(*( GPTA0_LTCXR_type *) 0xF0001B84u)	/* GPTA Local Timer Cell X Register 48 */
#define GPTA0_LTCXR49	(*( GPTA0_LTCXR_type *) 0xF0001B8Cu)	/* GPTA Local Timer Cell X Register 49 */
#define GPTA0_LTCXR50	(*( GPTA0_LTCXR_type *) 0xF0001B94u)	/* GPTA Local Timer Cell X Register 50 */
#define GPTA0_LTCXR51	(*( GPTA0_LTCXR_type *) 0xF0001B9Cu)	/* GPTA Local Timer Cell X Register 51 */
#define GPTA0_LTCXR52	(*( GPTA0_LTCXR_type *) 0xF0001BA4u)	/* GPTA Local Timer Cell X Register 52 */
#define GPTA0_LTCXR53	(*( GPTA0_LTCXR_type *) 0xF0001BACu)	/* GPTA Local Timer Cell X Register 53 */
#define GPTA0_LTCXR54	(*( GPTA0_LTCXR_type *) 0xF0001BB4u)	/* GPTA Local Timer Cell X Register 54 */
#define GPTA0_LTCXR55	(*( GPTA0_LTCXR_type *) 0xF0001BBCu)	/* GPTA Local Timer Cell X Register 55 */
#define GPTA0_LTCXR56	(*( GPTA0_LTCXR_type *) 0xF0001BC4u)	/* GPTA Local Timer Cell X Register 56 */
#define GPTA0_LTCXR57	(*( GPTA0_LTCXR_type *) 0xF0001BCCu)	/* GPTA Local Timer Cell X Register 57 */
#define GPTA0_LTCXR58	(*( GPTA0_LTCXR_type *) 0xF0001BD4u)	/* GPTA Local Timer Cell X Register 58 */
#define GPTA0_LTCXR59	(*( GPTA0_LTCXR_type *) 0xF0001BDCu)	/* GPTA Local Timer Cell X Register 59 */
#define GPTA0_LTCXR60	(*( GPTA0_LTCXR_type *) 0xF0001BE4u)	/* GPTA Local Timer Cell X Register 60 */
#define GPTA0_LTCXR61	(*( GPTA0_LTCXR_type *) 0xF0001BECu)	/* GPTA Local Timer Cell X Register 61 */
#define GPTA0_LTCXR62	(*( GPTA0_LTCXR_type *) 0xF0001BF4u)	/* GPTA Local Timer Cell X Register 62 */

typedef volatile union
{
	struct
	{ 
		unsigned int BRM            : 1;
		unsigned int OSM            : 1;
		unsigned int REN            : 2;
		unsigned int RED            : 1;
		unsigned int FED            : 1;
		/* const */ unsigned int                : 2;
		unsigned int ILM            : 1;
		/* const */ unsigned int                : 1;
		/* const */ unsigned int CEN            : 1;
		/* const */ unsigned int                : 4;
		/* const */ unsigned int OUT            : 1;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPTA0_LTCCTR63_type;
#define GPTA0_LTCCTR63	(*( GPTA0_LTCCTR63_type *) 0xF0001BF8u)	/* GPTA Local Timer Cell Control Register 63 */

typedef volatile union
{
	struct
	{ 
		unsigned int X              : 16;
		unsigned int XS             : 16;
	} B;
	int I;
	unsigned int U;

} GPTA0_LTCXR63_type;
#define GPTA0_LTCXR63	(*( GPTA0_LTCXR63_type *) 0xF0001BFCu)	/* GPTA Local Timer Cell X Register 63 */

typedef volatile union
{
	struct
	{ 
		unsigned int GT00RUN        : 1;
		unsigned int GT01RUN        : 1;
		unsigned int                : 6;
		unsigned int G0EN           : 1;
		unsigned int                : 23;
	} B;
	int I;
	unsigned int U;

} GPTA0_EDCTR_type;
#define GPTA0_EDCTR	(*( GPTA0_EDCTR_type *) 0xF0001C00u)	/* GPTA Clock Enable/Disable Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} GPTA0_SRC_type;
#define GPTA0_SRC37	(*( GPTA0_SRC_type *) 0xF0001F68u)	/* GPTA Service Request Control Register 37 */
#define GPTA0_SRC36	(*( GPTA0_SRC_type *) 0xF0001F6Cu)	/* GPTA Service Request Control Register 36 */
#define GPTA0_SRC35	(*( GPTA0_SRC_type *) 0xF0001F70u)	/* GPTA Service Request Control Register 35 */
#define GPTA0_SRC34	(*( GPTA0_SRC_type *) 0xF0001F74u)	/* GPTA Service Request Control Register 34 */
#define GPTA0_SRC33	(*( GPTA0_SRC_type *) 0xF0001F78u)	/* GPTA Service Request Control Register 33 */
#define GPTA0_SRC32	(*( GPTA0_SRC_type *) 0xF0001F7Cu)	/* GPTA Service Request Control Register 32 */
#define GPTA0_SRC31	(*( GPTA0_SRC_type *) 0xF0001F80u)	/* GPTA Service Request Control Register 31 */
#define GPTA0_SRC30	(*( GPTA0_SRC_type *) 0xF0001F84u)	/* GPTA Service Request Control Register 30 */
#define GPTA0_SRC29	(*( GPTA0_SRC_type *) 0xF0001F88u)	/* GPTA Service Request Control Register 29 */
#define GPTA0_SRC28	(*( GPTA0_SRC_type *) 0xF0001F8Cu)	/* GPTA Service Request Control Register 28 */
#define GPTA0_SRC27	(*( GPTA0_SRC_type *) 0xF0001F90u)	/* GPTA Service Request Control Register 27 */
#define GPTA0_SRC26	(*( GPTA0_SRC_type *) 0xF0001F94u)	/* GPTA Service Request Control Register 26 */
#define GPTA0_SRC25	(*( GPTA0_SRC_type *) 0xF0001F98u)	/* GPTA Service Request Control Register 25 */
#define GPTA0_SRC24	(*( GPTA0_SRC_type *) 0xF0001F9Cu)	/* GPTA Service Request Control Register 24 */
#define GPTA0_SRC23	(*( GPTA0_SRC_type *) 0xF0001FA0u)	/* GPTA Service Request Control Register 23 */
#define GPTA0_SRC22	(*( GPTA0_SRC_type *) 0xF0001FA4u)	/* GPTA Service Request Control Register 22 */
#define GPTA0_SRC21	(*( GPTA0_SRC_type *) 0xF0001FA8u)	/* GPTA Service Request Control Register 21 */
#define GPTA0_SRC20	(*( GPTA0_SRC_type *) 0xF0001FACu)	/* GPTA Service Request Control Register 20 */
#define GPTA0_SRC19	(*( GPTA0_SRC_type *) 0xF0001FB0u)	/* GPTA Service Request Control Register 19 */
#define GPTA0_SRC18	(*( GPTA0_SRC_type *) 0xF0001FB4u)	/* GPTA Service Request Control Register 18 */
#define GPTA0_SRC17	(*( GPTA0_SRC_type *) 0xF0001FB8u)	/* GPTA Service Request Control Register 17 */
#define GPTA0_SRC16	(*( GPTA0_SRC_type *) 0xF0001FBCu)	/* GPTA Service Request Control Register 16 */
#define GPTA0_SRC15	(*( GPTA0_SRC_type *) 0xF0001FC0u)	/* GPTA Service Request Control Register 15 */
#define GPTA0_SRC14	(*( GPTA0_SRC_type *) 0xF0001FC4u)	/* GPTA Service Request Control Register 14 */
#define GPTA0_SRC13	(*( GPTA0_SRC_type *) 0xF0001FC8u)	/* GPTA Service Request Control Register 13 */
#define GPTA0_SRC12	(*( GPTA0_SRC_type *) 0xF0001FCCu)	/* GPTA Service Request Control Register 12 */
#define GPTA0_SRC11	(*( GPTA0_SRC_type *) 0xF0001FD0u)	/* GPTA Service Request Control Register 11 */
#define GPTA0_SRC10	(*( GPTA0_SRC_type *) 0xF0001FD4u)	/* GPTA Service Request Control Register 10 */
#define GPTA0_SRC09	(*( GPTA0_SRC_type *) 0xF0001FD8u)	/* GPTA Service Request Control Register 09 */
#define GPTA0_SRC08	(*( GPTA0_SRC_type *) 0xF0001FDCu)	/* GPTA Service Request Control Register 08 */
#define GPTA0_SRC07	(*( GPTA0_SRC_type *) 0xF0001FE0u)	/* GPTA Service Request Control Register 07 */
#define GPTA0_SRC06	(*( GPTA0_SRC_type *) 0xF0001FE4u)	/* GPTA Service Request Control Register 06 */
#define GPTA0_SRC05	(*( GPTA0_SRC_type *) 0xF0001FE8u)	/* GPTA Service Request Control Register 05 */
#define GPTA0_SRC04	(*( GPTA0_SRC_type *) 0xF0001FECu)	/* GPTA Service Request Control Register 04 */
#define GPTA0_SRC03	(*( GPTA0_SRC_type *) 0xF0001FF0u)	/* GPTA Service Request Control Register 03 */
#define GPTA0_SRC02	(*( GPTA0_SRC_type *) 0xF0001FF4u)	/* GPTA Service Request Control Register 02 */
#define GPTA0_SRC01	(*( GPTA0_SRC_type *) 0xF0001FF8u)	/* GPTA Service Request Control Register 01 */
#define GPTA0_SRC00	(*( GPTA0_SRC_type *) 0xF0001FFCu)	/* GPTA Service Request Control Register 00 */


/* DMA */
typedef volatile union
{
	struct
	{ 
		unsigned int DISR           : 1;
		/* const */ unsigned int DISS           : 1;
		unsigned int SPEN           : 1;
		unsigned int                : 1;
		unsigned int SBWE           : 1;
		unsigned int FSOE           : 1;
		unsigned int                : 26;
	} B;
	int I;
	unsigned int U;

} DMA_CLC_type;
#define DMA_CLC	(*( DMA_CLC_type *) 0xF0003C00u)	/* DMA Clock Control Register */

typedef volatile union
{
	int I;
	unsigned int U;

} DMA_ID_type;
#define DMA_ID	(*( DMA_ID_type *) 0xF0003C08u)	/* DMA Module Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CH00           : 1;
		unsigned int CH01           : 1;
		unsigned int CH02           : 1;
		unsigned int CH03           : 1;
		unsigned int CH04           : 1;
		unsigned int CH05           : 1;
		unsigned int CH06           : 1;
		unsigned int CH07           : 1;
		unsigned int                : 24;
	} B;
	int I;
	unsigned int U;

} DMA_CHRSTR_type;
#define DMA_CHRSTR	(*( DMA_CHRSTR_type *) 0xF0003C10u)	/* Channel Reset Request Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int CH00           : 1;
		/* const */ unsigned int CH01           : 1;
		/* const */ unsigned int CH02           : 1;
		/* const */ unsigned int CH03           : 1;
		/* const */ unsigned int CH04           : 1;
		/* const */ unsigned int CH05           : 1;
		/* const */ unsigned int CH06           : 1;
		/* const */ unsigned int CH07           : 1;
		/* const */ unsigned int                : 8;
		/* const */ unsigned int HTRE00         : 1;
		/* const */ unsigned int HTRE01         : 1;
		/* const */ unsigned int HTRE02         : 1;
		/* const */ unsigned int HTRE03         : 1;
		/* const */ unsigned int HTRE04         : 1;
		/* const */ unsigned int HTRE05         : 1;
		/* const */ unsigned int HTRE06         : 1;
		/* const */ unsigned int HTRE07         : 1;
		/* const */ unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} DMA_TRSR_type;
#define DMA_TRSR	(*( DMA_TRSR_type *) 0xF0003C14u)	/* Transaction Request State Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SCH00          : 1;
		unsigned int SCH01          : 1;
		unsigned int SCH02          : 1;
		unsigned int SCH03          : 1;
		unsigned int SCH04          : 1;
		unsigned int SCH05          : 1;
		unsigned int SCH06          : 1;
		unsigned int SCH07          : 1;
		unsigned int                : 24;
	} B;
	int I;
	unsigned int U;

} DMA_STREQ_type;
#define DMA_STREQ	(*( DMA_STREQ_type *) 0xF0003C18u)	/* Software Transaction Request Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ECH00          : 1;
		unsigned int ECH01          : 1;
		unsigned int ECH02          : 1;
		unsigned int ECH03          : 1;
		unsigned int ECH04          : 1;
		unsigned int ECH05          : 1;
		unsigned int ECH06          : 1;
		unsigned int ECH07          : 1;
		unsigned int                : 8;
		unsigned int DCH00          : 1;
		unsigned int DCH01          : 1;
		unsigned int DCH02          : 1;
		unsigned int DCH03          : 1;
		unsigned int DCH04          : 1;
		unsigned int DCH05          : 1;
		unsigned int DCH06          : 1;
		unsigned int DCH07          : 1;
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} DMA_HTREQ_type;
#define DMA_HTREQ	(*( DMA_HTREQ_type *) 0xF0003C1Cu)	/* Hardware Transaction Request Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ETRL00         : 1;
		unsigned int ETRL01         : 1;
		unsigned int ETRL02         : 1;
		unsigned int ETRL03         : 1;
		unsigned int ETRL04         : 1;
		unsigned int ETRL05         : 1;
		unsigned int ETRL06         : 1;
		unsigned int ETRL07         : 1;
		unsigned int                : 8;
		unsigned int EME0SER        : 1;
		unsigned int EME0DER        : 1;
		unsigned int                : 2;
		unsigned int ME0INP         : 4;
		unsigned int                : 4;
		unsigned int TRLINP         : 4;
	} B;
	int I;
	unsigned int U;

} DMA_EER_type;
#define DMA_EER	(*( DMA_EER_type *) 0xF0003C20u)	/* Enable Error Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int TRL00          : 1;
		/* const */ unsigned int TRL01          : 1;
		/* const */ unsigned int TRL02          : 1;
		/* const */ unsigned int TRL03          : 1;
		/* const */ unsigned int TRL04          : 1;
		/* const */ unsigned int TRL05          : 1;
		/* const */ unsigned int TRL06          : 1;
		/* const */ unsigned int TRL07          : 1;
		/* const */ unsigned int                : 8;
		/* const */ unsigned int ME0SER         : 1;
		/* const */ unsigned int ME0DER         : 1;
		/* const */ unsigned int                : 2;
		/* const */ unsigned int FPI0ER         : 1;
		/* const */ unsigned int FPI1ER         : 1;
		/* const */ unsigned int                : 2;
		/* const */ unsigned int LECME0         : 3;
		/* const */ unsigned int MLI0           : 1;
		/* const */ unsigned int                : 4;
	} B;
	int I;
	unsigned int U;

} DMA_ERRSR_type;
#define DMA_ERRSR	(*( DMA_ERRSR_type *) 0xF0003C24u)	/* Error Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CTRL00         : 1;
		unsigned int CTRL01         : 1;
		unsigned int CTRL02         : 1;
		unsigned int CTRL03         : 1;
		unsigned int CTRL04         : 1;
		unsigned int CTRL05         : 1;
		unsigned int CTRL06         : 1;
		unsigned int CTRL07         : 1;
		unsigned int                : 8;
		unsigned int CME0SER        : 1;
		unsigned int CME0DER        : 1;
		unsigned int                : 2;
		unsigned int CFPI0ER        : 1;
		unsigned int CFPI1ER        : 1;
		unsigned int                : 5;
		unsigned int CLRMLI0        : 1;
		unsigned int                : 4;
	} B;
	int I;
	unsigned int U;

} DMA_CLRE_type;
#define DMA_CLRE	(*( DMA_CLRE_type *) 0xF0003C28u)	/* Clear Error Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SIDMA0         : 1;
		unsigned int SIDMA1         : 1;
		unsigned int SIDMA2         : 1;
		unsigned int SIDMA3         : 1;
		unsigned int SIDMA4         : 1;
		unsigned int SIDMA5         : 1;
		unsigned int SIDMA6         : 1;
		unsigned int SIDMA7         : 1;
		unsigned int SIDMA8         : 1;
		unsigned int SIDMA9         : 1;
		unsigned int SIDMA10        : 1;
		unsigned int SIDMA11        : 1;
		unsigned int SIDMA12        : 1;
		unsigned int SIDMA13        : 1;
		unsigned int SIDMA14        : 1;
		unsigned int SIDMA15        : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} DMA_GINTR_type;
#define DMA_GINTR	(*( DMA_GINTR_type *) 0xF0003C2Cu)	/* DMA Global Interrupt Set Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int ME0RS          : 1;
		/* const */ unsigned int CH0            : 3;
		/* const */ unsigned int ME0WS          : 1;
		/* const */ unsigned int RBT0           : 3;
		/* const */ unsigned int                : 5;
		/* const */ unsigned int RBT1           : 3;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} DMA_MESR_type;
#define DMA_MESR	(*( DMA_MESR_type *) 0xF0003C30u)	/* Move Engine Status Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RD00           : 8;
		/* const */ unsigned int RD01           : 8;
		/* const */ unsigned int RD02           : 8;
		/* const */ unsigned int RD03           : 8;
	} B;
	int I;
	unsigned int U;

} DMA_ME0R_type;
#define DMA_ME0R	(*( DMA_ME0R_type *) 0xF0003C34u)	/* DMA Move Engine 0 Read Register */

typedef volatile union
{
	struct
	{ 
		unsigned int PAT00          : 8;
		unsigned int PAT01          : 8;
		unsigned int PAT02          : 8;
		unsigned int PAT03          : 8;
	} B;
	int I;
	unsigned int U;

} DMA_ME0PR_type;
#define DMA_ME0PR	(*( DMA_ME0PR_type *) 0xF0003C3Cu)	/* Move Engine 0 Pattern Register */

typedef volatile union
{
	struct
	{ 
		unsigned int AEN0           : 1;
		unsigned int AEN1           : 1;
		unsigned int AEN2           : 1;
		unsigned int AEN3           : 1;
		unsigned int AEN4           : 1;
		unsigned int AEN5           : 1;
		unsigned int AEN6           : 1;
		unsigned int AEN7           : 1;
		unsigned int AEN8           : 1;
		unsigned int AEN9           : 1;
		unsigned int AEN10          : 1;
		unsigned int AEN11          : 1;
		unsigned int AEN12          : 1;
		unsigned int AEN13          : 1;
		unsigned int AEN14          : 1;
		unsigned int AEN15          : 1;
		unsigned int AEN16          : 1;
		unsigned int AEN17          : 1;
		unsigned int AEN18          : 1;
		unsigned int AEN19          : 1;
		unsigned int AEN20          : 1;
		unsigned int AEN21          : 1;
		unsigned int AEN22          : 1;
		unsigned int AEN23          : 1;
		unsigned int AEN24          : 1;
		unsigned int AEN25          : 1;
		unsigned int AEN26          : 1;
		unsigned int AEN27          : 1;
		unsigned int AEN28          : 1;
		unsigned int AEN29          : 1;
		unsigned int AEN30          : 1;
		unsigned int AEN31          : 1;
	} B;
	int I;
	unsigned int U;

} DMA_ME0AENR_type;
#define DMA_ME0AENR	(*( DMA_ME0AENR_type *) 0xF0003C44u)	/* Move Engine 0 Access Enable Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SLICE0         : 5;
		unsigned int SIZE0          : 3;
		unsigned int SLICE1         : 5;
		unsigned int SIZE1          : 3;
		unsigned int SLICE2         : 5;
		unsigned int SIZE2          : 3;
		unsigned int SLICE3         : 5;
		unsigned int SIZE3          : 3;
	} B;
	int I;
	unsigned int U;

} DMA_ME0ARR_type;
#define DMA_ME0ARR	(*( DMA_ME0ARR_type *) 0xF0003C48u)	/* Move Engine 0 Access Range Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int ICH00          : 1;
		/* const */ unsigned int ICH01          : 1;
		/* const */ unsigned int ICH02          : 1;
		/* const */ unsigned int ICH03          : 1;
		/* const */ unsigned int ICH04          : 1;
		/* const */ unsigned int ICH05          : 1;
		/* const */ unsigned int ICH06          : 1;
		/* const */ unsigned int ICH07          : 1;
		/* const */ unsigned int                : 8;
		/* const */ unsigned int IPM00          : 1;
		/* const */ unsigned int IPM01          : 1;
		/* const */ unsigned int IPM02          : 1;
		/* const */ unsigned int IPM03          : 1;
		/* const */ unsigned int IPM04          : 1;
		/* const */ unsigned int IPM05          : 1;
		/* const */ unsigned int IPM06          : 1;
		/* const */ unsigned int IPM07          : 1;
		/* const */ unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} DMA_INTSR_type;
#define DMA_INTSR	(*( DMA_INTSR_type *) 0xF0003C54u)	/* Interrupt Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CICH00         : 1;
		unsigned int CICH01         : 1;
		unsigned int CICH02         : 1;
		unsigned int CICH03         : 1;
		unsigned int CICH04         : 1;
		unsigned int CICH05         : 1;
		unsigned int CICH06         : 1;
		unsigned int CICH07         : 1;
		unsigned int                : 8;
		unsigned int CWRP00         : 1;
		unsigned int CWRP01         : 1;
		unsigned int CWRP02         : 1;
		unsigned int CWRP03         : 1;
		unsigned int CWRP04         : 1;
		unsigned int CWRP05         : 1;
		unsigned int CWRP06         : 1;
		unsigned int CWRP07         : 1;
		unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} DMA_INTCR_type;
#define DMA_INTCR	(*( DMA_INTCR_type *) 0xF0003C58u)	/* Interrupt Clear Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int WRPS00         : 1;
		/* const */ unsigned int WRPS01         : 1;
		/* const */ unsigned int WRPS02         : 1;
		/* const */ unsigned int WRPS03         : 1;
		/* const */ unsigned int WRPS04         : 1;
		/* const */ unsigned int WRPS05         : 1;
		/* const */ unsigned int WRPS06         : 1;
		/* const */ unsigned int WRPS07         : 1;
		/* const */ unsigned int                : 8;
		/* const */ unsigned int WRPD00         : 1;
		/* const */ unsigned int WRPD01         : 1;
		/* const */ unsigned int WRPD02         : 1;
		/* const */ unsigned int WRPD03         : 1;
		/* const */ unsigned int WRPD04         : 1;
		/* const */ unsigned int WRPD05         : 1;
		/* const */ unsigned int WRPD06         : 1;
		/* const */ unsigned int WRPD07         : 1;
		/* const */ unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} DMA_WRPSR_type;
#define DMA_WRPSR	(*( DMA_WRPSR_type *) 0xF0003C5Cu)	/* Wrap Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int BTRC0          : 2;
		unsigned int BCHS0          : 3;
		unsigned int BRL0           : 1;
		unsigned int                : 26;
	} B;
	int I;
	unsigned int U;

} DMA_OCDSR_type;
#define DMA_OCDSR	(*( DMA_OCDSR_type *) 0xF0003C64u)	/* OCDS Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SUSEN00        : 1;
		unsigned int SUSEN01        : 1;
		unsigned int SUSEN02        : 1;
		unsigned int SUSEN03        : 1;
		unsigned int SUSEN04        : 1;
		unsigned int SUSEN05        : 1;
		unsigned int SUSEN06        : 1;
		unsigned int SUSEN07        : 1;
		/* const */ unsigned int                : 8;
		/* const */ unsigned int SUSAC00        : 1;
		/* const */ unsigned int SUSAC01        : 1;
		/* const */ unsigned int SUSAC02        : 1;
		/* const */ unsigned int SUSAC03        : 1;
		/* const */ unsigned int SUSAC04        : 1;
		/* const */ unsigned int SUSAC05        : 1;
		/* const */ unsigned int SUSAC06        : 1;
		/* const */ unsigned int SUSAC07        : 1;
		/* const */ unsigned int                : 8;
	} B;
	int I;
	unsigned int U;

} DMA_SUSPMR_type;
#define DMA_SUSPMR	(*( DMA_SUSPMR_type *) 0xF0003C68u)	/* Suspend Mode Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int TCOUNT         : 9;
		/* const */ unsigned int                : 6;
		/* const */ unsigned int LXO            : 1;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} DMA_CHSR00_type;
#define DMA_CHSR00	(*( DMA_CHSR00_type *) 0xF0003C80u)	/* Channel 00 Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int TREL           : 9;
		unsigned int                : 4;
		unsigned int PRSEL          : 3;
		unsigned int BLKM           : 3;
		unsigned int RROAT          : 1;
		unsigned int CHMODE         : 1;
		unsigned int CHDW           : 2;
		unsigned int                : 1;
		unsigned int PATSEL         : 2;
		unsigned int                : 2;
		unsigned int CHPRIO         : 1;
		unsigned int                : 1;
		unsigned int DMAPRIO        : 1;
		unsigned int                : 1;
	} B;
	int I;
	unsigned int U;

} DMA_CHCR00_type;
#define DMA_CHCR00	(*( DMA_CHCR00_type *) 0xF0003C84u)	/* DMA Channel 00 Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int WRPSE          : 1;
		unsigned int WRPDE          : 1;
		unsigned int INTCT          : 2;
		unsigned int WRPP           : 4;
		unsigned int INTP           : 4;
		unsigned int IRDV           : 4;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} DMA_CHICR00_type;
#define DMA_CHICR00	(*( DMA_CHICR00_type *) 0xF0003C88u)	/* DMA Channel 00 Interrupt Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SMF            : 3;
		unsigned int INCS           : 1;
		unsigned int DMF            : 3;
		unsigned int INCD           : 1;
		unsigned int CBLS           : 4;
		unsigned int CBLD           : 4;
		unsigned int SHCT           : 2;
		unsigned int                : 14;
	} B;
	int I;
	unsigned int U;

} DMA_ADRCR00_type;
#define DMA_ADRCR00	(*( DMA_ADRCR00_type *) 0xF0003C8Cu)	/* DMA Channel 00 Address Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SADR           : 32;
	} B;
	int I;
	unsigned int U;

} DMA_SADR00_type;
#define DMA_SADR00	(*( DMA_SADR00_type *) 0xF0003C90u)	/* DMA Channel 00 Source Address Register */

typedef volatile union
{
	struct
	{ 
		unsigned int DADR           : 32;
	} B;
	int I;
	unsigned int U;

} DMA_DADR00_type;
#define DMA_DADR00	(*( DMA_DADR00_type *) 0xF0003C94u)	/* DMA Channel 00 Destination Address Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int SHADR          : 32;
	} B;
	int I;
	unsigned int U;

} DMA_SHADR00_type;
#define DMA_SHADR00	(*( DMA_SHADR00_type *) 0xF0003C98u)	/* Channel 00 Shadowed Address Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int TCOUNT         : 9;
		/* const */ unsigned int                : 6;
		/* const */ unsigned int LXO            : 1;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} DMA_CHSR01_type;
#define DMA_CHSR01	(*( DMA_CHSR01_type *) 0xF0003CA0u)	/* DMA Channel 01 Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int TREL           : 9;
		unsigned int                : 4;
		unsigned int PRSEL          : 3;
		unsigned int BLKM           : 3;
		unsigned int RROAT          : 1;
		unsigned int CHMODE         : 1;
		unsigned int CHDW           : 2;
		unsigned int                : 1;
		unsigned int PATSEL         : 2;
		unsigned int                : 2;
		unsigned int CHPRIO         : 1;
		unsigned int                : 1;
		unsigned int DMAPRIO        : 1;
		unsigned int                : 1;
	} B;
	int I;
	unsigned int U;

} DMA_CHCR01_type;
#define DMA_CHCR01	(*( DMA_CHCR01_type *) 0xF0003CA4u)	/* DMA Channel 01 Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int WRPSE          : 1;
		unsigned int WRPDE          : 1;
		unsigned int INTCT          : 2;
		unsigned int WRPP           : 4;
		unsigned int INTP           : 4;
		unsigned int IRDV           : 4;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} DMA_CHICR01_type;
#define DMA_CHICR01	(*( DMA_CHICR01_type *) 0xF0003CA8u)	/* DMA Channel 01 Interrupt Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SMF            : 3;
		unsigned int INCS           : 1;
		unsigned int DMF            : 3;
		unsigned int INCD           : 1;
		unsigned int CBLS           : 4;
		unsigned int CBLD           : 4;
		unsigned int SHCT           : 2;
		unsigned int                : 14;
	} B;
	int I;
	unsigned int U;

} DMA_ADRCR01_type;
#define DMA_ADRCR01	(*( DMA_ADRCR01_type *) 0xF0003CACu)	/* DMA Channel 01 Address Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SADR           : 32;
	} B;
	int I;
	unsigned int U;

} DMA_SADR01_type;
#define DMA_SADR01	(*( DMA_SADR01_type *) 0xF0003CB0u)	/* DMA Channel 01 Source Address Register */

typedef volatile union
{
	struct
	{ 
		unsigned int DADR           : 32;
	} B;
	int I;
	unsigned int U;

} DMA_DADR01_type;
#define DMA_DADR01	(*( DMA_DADR01_type *) 0xF0003CB4u)	/* DMA Channel 01 Destination Address Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int SHADR          : 32;
	} B;
	int I;
	unsigned int U;

} DMA_SHADR01_type;
#define DMA_SHADR01	(*( DMA_SHADR01_type *) 0xF0003CB8u)	/* DMA Channel 01 Shadowed Address Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int TCOUNT         : 9;
		/* const */ unsigned int                : 6;
		/* const */ unsigned int LXO            : 1;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} DMA_CHSR02_type;
#define DMA_CHSR02	(*( DMA_CHSR02_type *) 0xF0003CC0u)	/* DMA Channel 02 Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int TREL           : 9;
		unsigned int                : 4;
		unsigned int PRSEL          : 3;
		unsigned int BLKM           : 3;
		unsigned int RROAT          : 1;
		unsigned int CHMODE         : 1;
		unsigned int CHDW           : 2;
		unsigned int                : 1;
		unsigned int PATSEL         : 2;
		unsigned int                : 2;
		unsigned int CHPRIO         : 1;
		unsigned int                : 1;
		unsigned int DMAPRIO        : 1;
		unsigned int                : 1;
	} B;
	int I;
	unsigned int U;

} DMA_CHCR02_type;
#define DMA_CHCR02	(*( DMA_CHCR02_type *) 0xF0003CC4u)	/* DMA Channel 02 Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int WRPSE          : 1;
		unsigned int WRPDE          : 1;
		unsigned int INTCT          : 2;
		unsigned int WRPP           : 4;
		unsigned int INTP           : 4;
		unsigned int IRDV           : 4;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} DMA_CHICR02_type;
#define DMA_CHICR02	(*( DMA_CHICR02_type *) 0xF0003CC8u)	/* DMA Channel 02 Interrupt Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SMF            : 3;
		unsigned int INCS           : 1;
		unsigned int DMF            : 3;
		unsigned int INCD           : 1;
		unsigned int CBLS           : 4;
		unsigned int CBLD           : 4;
		unsigned int SHCT           : 2;
		unsigned int                : 14;
	} B;
	int I;
	unsigned int U;

} DMA_ADRCR02_type;
#define DMA_ADRCR02	(*( DMA_ADRCR02_type *) 0xF0003CCCu)	/* DMA Channel 02 Address Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SADR           : 32;
	} B;
	int I;
	unsigned int U;

} DMA_SADR02_type;
#define DMA_SADR02	(*( DMA_SADR02_type *) 0xF0003CD0u)	/* DMA Channel 02 Source Address Register */

typedef volatile union
{
	struct
	{ 
		unsigned int DADR           : 32;
	} B;
	int I;
	unsigned int U;

} DMA_DADR02_type;
#define DMA_DADR02	(*( DMA_DADR02_type *) 0xF0003CD4u)	/* DMA Channel 02 Destination Address Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int SHADR          : 32;
	} B;
	int I;
	unsigned int U;

} DMA_SHADR02_type;
#define DMA_SHADR02	(*( DMA_SHADR02_type *) 0xF0003CD8u)	/* DMA Channel 02 Shadowed Address Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int TCOUNT         : 9;
		/* const */ unsigned int                : 6;
		/* const */ unsigned int LXO            : 1;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} DMA_CHSR03_type;
#define DMA_CHSR03	(*( DMA_CHSR03_type *) 0xF0003CE0u)	/* DMA Channel 03 Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int TREL           : 9;
		unsigned int                : 4;
		unsigned int PRSEL          : 3;
		unsigned int BLKM           : 3;
		unsigned int RROAT          : 1;
		unsigned int CHMODE         : 1;
		unsigned int CHDW           : 2;
		unsigned int                : 1;
		unsigned int PATSEL         : 2;
		unsigned int                : 2;
		unsigned int CHPRIO         : 1;
		unsigned int                : 1;
		unsigned int DMAPRIO        : 1;
		unsigned int                : 1;
	} B;
	int I;
	unsigned int U;

} DMA_CHCR03_type;
#define DMA_CHCR03	(*( DMA_CHCR03_type *) 0xF0003CE4u)	/* DMA Channel 03 Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int WRPSE          : 1;
		unsigned int WRPDE          : 1;
		unsigned int INTCT          : 2;
		unsigned int WRPP           : 4;
		unsigned int INTP           : 4;
		unsigned int IRDV           : 4;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} DMA_CHICR03_type;
#define DMA_CHICR03	(*( DMA_CHICR03_type *) 0xF0003CE8u)	/* DMA Channel 03 Interrupt Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SMF            : 3;
		unsigned int INCS           : 1;
		unsigned int DMF            : 3;
		unsigned int INCD           : 1;
		unsigned int CBLS           : 4;
		unsigned int CBLD           : 4;
		unsigned int SHCT           : 2;
		unsigned int                : 14;
	} B;
	int I;
	unsigned int U;

} DMA_ADRCR03_type;
#define DMA_ADRCR03	(*( DMA_ADRCR03_type *) 0xF0003CECu)	/* DMA Channel 03 Address Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SADR           : 32;
	} B;
	int I;
	unsigned int U;

} DMA_SADR03_type;
#define DMA_SADR03	(*( DMA_SADR03_type *) 0xF0003CF0u)	/* DMA Channel 03 Source Address Register */

typedef volatile union
{
	struct
	{ 
		unsigned int DADR           : 32;
	} B;
	int I;
	unsigned int U;

} DMA_DADR03_type;
#define DMA_DADR03	(*( DMA_DADR03_type *) 0xF0003CF4u)	/* DMA Channel 03 Destination Address Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int SHADR          : 32;
	} B;
	int I;
	unsigned int U;

} DMA_SHADR03_type;
#define DMA_SHADR03	(*( DMA_SHADR03_type *) 0xF0003CF8u)	/* DMA Channel 03 Shadowed Address Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int TCOUNT         : 9;
		/* const */ unsigned int                : 6;
		/* const */ unsigned int LXO            : 1;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} DMA_CHSR04_type;
#define DMA_CHSR04	(*( DMA_CHSR04_type *) 0xF0003D00u)	/* DMA Channel 04 Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int TREL           : 9;
		unsigned int                : 4;
		unsigned int PRSEL          : 3;
		unsigned int BLKM           : 3;
		unsigned int RROAT          : 1;
		unsigned int CHMODE         : 1;
		unsigned int CHDW           : 2;
		unsigned int                : 1;
		unsigned int PATSEL         : 2;
		unsigned int                : 2;
		unsigned int CHPRIO         : 1;
		unsigned int                : 1;
		unsigned int DMAPRIO        : 1;
		unsigned int                : 1;
	} B;
	int I;
	unsigned int U;

} DMA_CHCR04_type;
#define DMA_CHCR04	(*( DMA_CHCR04_type *) 0xF0003D04u)	/* DMA Channel 04 Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int WRPSE          : 1;
		unsigned int WRPDE          : 1;
		unsigned int INTCT          : 2;
		unsigned int WRPP           : 4;
		unsigned int INTP           : 4;
		unsigned int IRDV           : 4;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} DMA_CHICR04_type;
#define DMA_CHICR04	(*( DMA_CHICR04_type *) 0xF0003D08u)	/* DMA Channel 04 Interrupt Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int SMF            : 3;
		unsigned int INCS           : 1;
		unsigned int DMF            : 3;
		unsigned int INCD           : 1;
		unsigned int CBLS           : 4;
		unsigned int CBLD           : 4;
		unsigned int SHCT           : 2;
		unsigned int                : 14;
	} B;
	int I;
	unsigned int U;

} DMA_ADRCR04_type;
#define DMA_ADRCR04	(*( DMA_ADRCR04_type *) 0xF0003D0Cu)	/* DMA Channel 04 Address Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SADR           : 32;
	} B;
	int I;
	unsigned int U;

} DMA_SADR04_type;
#define DMA_SADR04	(*( DMA_SADR04_type *) 0xF0003D10u)	/* DMA Channel 04 Source Address Register */

typedef volatile union
{
	struct
	{ 
		unsigned int DADR           : 32;
	} B;
	int I;
	unsigned int U;

} DMA_DADR04_type;
#define DMA_DADR04	(*( DMA_DADR04_type *) 0xF0003D14u)	/* DMA Channel 04 Destination Address Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int SHADR          : 32;
	} B;
	int I;
	unsigned int U;

} DMA_SHADR04_type;
#define DMA_SHADR04	(*( DMA_SHADR04_type *) 0xF0003D18u)	/* DMA Channel 04 Shadowed Address Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int TCOUNT         : 9;
		/* const */ unsigned int                : 6;
		/* const */ unsigned int LXO            : 1;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} DMA_CHSR05_type;
#define DMA_CHSR05	(*( DMA_CHSR05_type *) 0xF0003D20u)	/* DMA Channel 05 Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int TREL           : 9;
		unsigned int                : 4;
		unsigned int PRSEL          : 3;
		unsigned int BLKM           : 3;
		unsigned int RROAT          : 1;
		unsigned int CHMODE         : 1;
		unsigned int CHDW           : 2;
		unsigned int                : 1;
		unsigned int PATSEL         : 2;
		unsigned int                : 2;
		unsigned int CHPRIO         : 1;
		unsigned int                : 1;
		unsigned int DMAPRIO        : 1;
		unsigned int                : 1;
	} B;
	int I;
	unsigned int U;

} DMA_CHCR05_type;
#define DMA_CHCR05	(*( DMA_CHCR05_type *) 0xF0003D24u)	/* DMA Channel 05 Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int WRPSE          : 1;
		unsigned int WRPDE          : 1;
		unsigned int INTCT          : 2;
		unsigned int WRPP           : 4;
		unsigned int INTP           : 4;
		unsigned int IRDV           : 4;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} DMA_CHICR05_type;
#define DMA_CHICR05	(*( DMA_CHICR05_type *) 0xF0003D28u)	/* DMA Channel 05 Interrupt Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SMF            : 3;
		unsigned int INCS           : 1;
		unsigned int DMF            : 3;
		unsigned int INCD           : 1;
		unsigned int CBLS           : 4;
		unsigned int CBLD           : 4;
		unsigned int SHCT           : 2;
		unsigned int                : 14;
	} B;
	int I;
	unsigned int U;

} DMA_ADRCR05_type;
#define DMA_ADRCR05	(*( DMA_ADRCR05_type *) 0xF0003D2Cu)	/* DMA Channel 05 Address Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SADR           : 32;
	} B;
	int I;
	unsigned int U;

} DMA_SADR05_type;
#define DMA_SADR05	(*( DMA_SADR05_type *) 0xF0003D30u)	/* DMA Channel 05 Source Address Register */

typedef volatile union
{
	struct
	{ 
		unsigned int DADR           : 32;
	} B;
	int I;
	unsigned int U;

} DMA_DADR05_type;
#define DMA_DADR05	(*( DMA_DADR05_type *) 0xF0003D34u)	/* DMA Channel 05 Destination Address Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int SHADR          : 32;
	} B;
	int I;
	unsigned int U;

} DMA_SHADR05_type;
#define DMA_SHADR05	(*( DMA_SHADR05_type *) 0xF0003D38u)	/* DMA Channel 05 Shadowed Address Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int TCOUNT         : 9;
		/* const */ unsigned int                : 6;
		/* const */ unsigned int LXO            : 1;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} DMA_CHSR06_type;
#define DMA_CHSR06	(*( DMA_CHSR06_type *) 0xF0003D40u)	/* DMA Channel 06 Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int TREL           : 9;
		unsigned int                : 4;
		unsigned int PRSEL          : 3;
		unsigned int BLKM           : 3;
		unsigned int RROAT          : 1;
		unsigned int CHMODE         : 1;
		unsigned int CHDW           : 2;
		unsigned int                : 1;
		unsigned int PATSEL         : 2;
		unsigned int                : 2;
		unsigned int CHPRIO         : 1;
		unsigned int                : 1;
		unsigned int DMAPRIO        : 1;
		unsigned int                : 1;
	} B;
	int I;
	unsigned int U;

} DMA_CHCR06_type;
#define DMA_CHCR06	(*( DMA_CHCR06_type *) 0xF0003D44u)	/* DMA Channel 06 Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int WRPSE          : 1;
		unsigned int WRPDE          : 1;
		unsigned int INTCT          : 2;
		unsigned int WRPP           : 4;
		unsigned int INTP           : 4;
		unsigned int IRDV           : 4;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} DMA_CHICR06_type;
#define DMA_CHICR06	(*( DMA_CHICR06_type *) 0xF0003D48u)	/* DMA Channel 06 Interrupt Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SMF            : 3;
		unsigned int INCS           : 1;
		unsigned int DMF            : 3;
		unsigned int INCD           : 1;
		unsigned int CBLS           : 4;
		unsigned int CBLD           : 4;
		unsigned int SHCT           : 2;
		unsigned int                : 14;
	} B;
	int I;
	unsigned int U;

} DMA_ADRCR06_type;
#define DMA_ADRCR06	(*( DMA_ADRCR06_type *) 0xF0003D4Cu)	/* DMA Channel 06 Address Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SADR           : 32;
	} B;
	int I;
	unsigned int U;

} DMA_SADR06_type;
#define DMA_SADR06	(*( DMA_SADR06_type *) 0xF0003D50u)	/* DMA Channel 06 Source Address Register */

typedef volatile union
{
	struct
	{ 
		unsigned int DADR           : 32;
	} B;
	int I;
	unsigned int U;

} DMA_DADR06_type;
#define DMA_DADR06	(*( DMA_DADR06_type *) 0xF0003D54u)	/* DMA Channel 06 Destination Address Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int SHADR          : 32;
	} B;
	int I;
	unsigned int U;

} DMA_SHADR06_type;
#define DMA_SHADR06	(*( DMA_SHADR06_type *) 0xF0003D58u)	/* DMA Channel 06 Shadowed Address Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int TCOUNT         : 9;
		/* const */ unsigned int                : 6;
		/* const */ unsigned int LXO            : 1;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} DMA_CHSR07_type;
#define DMA_CHSR07	(*( DMA_CHSR07_type *) 0xF0003D60u)	/* DMA Channel 07 Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int TREL           : 9;
		unsigned int                : 4;
		unsigned int PRSEL          : 3;
		unsigned int BLKM           : 3;
		unsigned int RROAT          : 1;
		unsigned int CHMODE         : 1;
		unsigned int CHDW           : 2;
		unsigned int                : 1;
		unsigned int PATSEL         : 2;
		unsigned int                : 2;
		unsigned int CHPRIO         : 1;
		unsigned int                : 1;
		unsigned int DMAPRIO        : 1;
		unsigned int                : 1;
	} B;
	int I;
	unsigned int U;

} DMA_CHCR07_type;
#define DMA_CHCR07	(*( DMA_CHCR07_type *) 0xF0003D64u)	/* DMA Channel 07 Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int WRPSE          : 1;
		unsigned int WRPDE          : 1;
		unsigned int INTCT          : 2;
		unsigned int WRPP           : 4;
		unsigned int INTP           : 4;
		unsigned int IRDV           : 4;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} DMA_CHICR07_type;
#define DMA_CHICR07	(*( DMA_CHICR07_type *) 0xF0003D68u)	/* DMA Channel 07 Interrupt Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SMF            : 3;
		unsigned int INCS           : 1;
		unsigned int DMF            : 3;
		unsigned int INCD           : 1;
		unsigned int CBLS           : 4;
		unsigned int CBLD           : 4;
		unsigned int SHCT           : 2;
		unsigned int                : 14;
	} B;
	int I;
	unsigned int U;

} DMA_ADRCR07_type;
#define DMA_ADRCR07	(*( DMA_ADRCR07_type *) 0xF0003D6Cu)	/* DMA Channel 07 Address Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SADR           : 32;
	} B;
	int I;
	unsigned int U;

} DMA_SADR07_type;
#define DMA_SADR07	(*( DMA_SADR07_type *) 0xF0003D70u)	/* DMA Channel 07 Source Address Register */

typedef volatile union
{
	struct
	{ 
		unsigned int DADR           : 32;
	} B;
	int I;
	unsigned int U;

} DMA_DADR07_type;
#define DMA_DADR07	(*( DMA_DADR07_type *) 0xF0003D74u)	/* DMA Channel 07 Destination Address Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int SHADR          : 32;
	} B;
	int I;
	unsigned int U;

} DMA_SHADR07_type;
#define DMA_SHADR07	(*( DMA_SHADR07_type *) 0xF0003D78u)	/* DMA Channel 07 Shadowed Address Register */

typedef volatile union
{
	struct
	{ 
		unsigned int TOUT           : 16;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} DMA_TOCTR_type;
#define DMA_TOCTR	(*( DMA_TOCTR_type *) 0xF0003E80u)	/* DMA Bus Time-Out Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} DMA_SYSSRC4_type;
#define DMA_SYSSRC4	(*( DMA_SYSSRC4_type *) 0xF0003E8Cu)	/* System Interrupt Service Request Control Register 4 */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} DMA_SYSSRC3_type;
#define DMA_SYSSRC3	(*( DMA_SYSSRC3_type *) 0xF0003E90u)	/* System Interrupt Service Request Control Register 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} DMA_SYSSRC2_type;
#define DMA_SYSSRC2	(*( DMA_SYSSRC2_type *) 0xF0003E94u)	/* System Interrupt Service Request Control Register 2 */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} DMA_SYSSRC1_type;
#define DMA_SYSSRC1	(*( DMA_SYSSRC1_type *) 0xF0003E98u)	/* System Interrupt Service Request Control Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} DMA_SYSSRC0_type;
#define DMA_SYSSRC0	(*( DMA_SYSSRC0_type *) 0xF0003E9Cu)	/* System Interrupt Service Request Control Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} DMA_MLI0SRC3_type;
#define DMA_MLI0SRC3	(*( DMA_MLI0SRC3_type *) 0xF0003EA0u)	/* MLI 0 Service Request Control Register 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} DMA_MLI0SRC2_type;
#define DMA_MLI0SRC2	(*( DMA_MLI0SRC2_type *) 0xF0003EA4u)	/* MLI 0 Service Request Control Register 2 */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} DMA_MLI0SRC1_type;
#define DMA_MLI0SRC1	(*( DMA_MLI0SRC1_type *) 0xF0003EA8u)	/* MLI 0 Service Request Control Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} DMA_MLI0SRC0_type;
#define DMA_MLI0SRC0	(*( DMA_MLI0SRC0_type *) 0xF0003EACu)	/* MLI 0 Service Request Control Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} DMA_SRC3_type;
#define DMA_SRC3	(*( DMA_SRC3_type *) 0xF0003EF0u)	/* DMA Service Request Control Register 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} DMA_SRC2_type;
#define DMA_SRC2	(*( DMA_SRC2_type *) 0xF0003EF4u)	/* DMA Service Request Control Register 2 */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} DMA_SRC1_type;
#define DMA_SRC1	(*( DMA_SRC1_type *) 0xF0003EF8u)	/* DMA Service Request Control Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} DMA_SRC0_type;
#define DMA_SRC0	(*( DMA_SRC0_type *) 0xF0003EFCu)	/* DMA Service Request Control Register 0 */


/* PCP2 */
#define PCP_RAM_BASE	0xF0050000	/* PCP Parameter Memory Start Address */
typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 CNT1           : 12;	/* Counter for BCOPY, COPY and EXIT */
		unsigned __sfrbit32                : 2;
		unsigned __sfrbit32 TOS            : 2;	/* Type Of Service */
		unsigned __sfrbit32 SRPN           : 8;	/* Service Request Priority Number */
		unsigned __sfrbit32 CPPN           : 8;	/* PCP Interrupt Priority Number */
	} B;
	int I;
	unsigned int U;

} PCP_GPR6_type;

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 Z              : 1;	/* Zero flag */
		unsigned __sfrbit32 N              : 1;	/* Negative flag */
		unsigned __sfrbit32 C              : 1;	/* Carry flag */
		unsigned __sfrbit32 V              : 1;	/* Overflow flag */
		unsigned __sfrbit32 CN1Z           : 1;	/* CNT1 = 0 flag */
		unsigned __sfrbit32 IEN            : 1;	/* Enable Interrupt of Channel */
		unsigned __sfrbit32 CEN            : 1;	/* Channel Enable */
		unsigned __sfrbit32                : 1;
		unsigned __sfrbit32 DPTR           : 8;	/* Data Pointer */
		unsigned __sfrbit32 PCP_PC         : 16;	/* Program Counter */
	} B;
	int I;
	unsigned int U;

} PCP_GPR7_type;

typedef volatile struct
{
	PCP_GPR7_type R7;	/* General Purpose Register R7 */
	PCP_GPR6_type R6;	/* General Purpose Register R6 */
	unsigned int  R5;	/* General Purpose Register R5 */
	unsigned int  R4;	/* General Purpose Register R4 */
	unsigned int  R3;	/* General Purpose Register R3 */
	unsigned int  R2;	/* General Purpose Register R2 */
	unsigned int  R1;	/* General Purpose Register R1 */
	unsigned int  R0;	/* General Purpose Register R0 */

} PCP_CONTEXT_type;
/* PCP Channel n - full context */
#define	PCP_CONTEXT(n)	(*(PCP_CONTEXT_type*) (PCP_RAM_BASE + sizeof(PCP_CONTEXT_type) * (n)))

typedef volatile union
{
	struct
	{ 
		unsigned int                : 15;
		unsigned int PCGDIS         : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} PCP_CLC_type;
#define PCP_CLC	(*( PCP_CLC_type *) 0xF0043F00u)	/* PCP Clock Control Register */

typedef volatile union
{
	int I;
	unsigned int U;

} PCP_ID_type;
#define PCP_ID	(*( PCP_ID_type *) 0xF0043F08u)	/* PCP Module Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 EN             : 1;
		unsigned __sfrbit32 RST            : 1;
		/* const */ unsigned __sfrbit32 RS             : 1;
		unsigned __sfrbit32                : 1;
		unsigned __sfrbit32 RCB            : 1;
		unsigned __sfrbit32 EIE            : 1;
		unsigned __sfrbit32 CS             : 2;
		unsigned __sfrbit32 PPE            : 1;
		unsigned __sfrbit32 PPS            : 7;
		unsigned __sfrbit32 CWE            : 1;
		unsigned __sfrbit32 CWT            : 7;
		unsigned __sfrbit32 ESR            : 8;
	} B;
	int I;
	unsigned int U;

} PCP_CS_type;
#define PCP_CS	(*( PCP_CS_type *) 0xF0043F10u)	/* PCP Control/Status Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 BER            : 1;
		/* const */ unsigned __sfrbit32 IOP            : 1;
		/* const */ unsigned __sfrbit32 DCR            : 1;
		/* const */ unsigned __sfrbit32 IAE            : 1;
		/* const */ unsigned __sfrbit32 DBE            : 1;
		/* const */ unsigned __sfrbit32 ME             : 1;
		/* const */ unsigned __sfrbit32 CWD            : 1;
		/* const */ unsigned __sfrbit32 PPC            : 1;
		/* const */ unsigned __sfrbit32 EPN            : 8;
		/* const */ unsigned __sfrbit32 EPC            : 16;
	} B;
	int I;
	unsigned int U;

} PCP_ES_type;
#define PCP_ES	(*( PCP_ES_type *) 0xF0043F14u)	/* PCP Error/Debug Status Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 CPPN           : 8;
		/* const */ unsigned __sfrbit32 IE             : 1;
		unsigned __sfrbit32                : 7;
		/* const */ unsigned __sfrbit32 PIPN           : 8;
		unsigned __sfrbit32 PARBCYC        : 2;
		unsigned __sfrbit32 PONECYC        : 1;
		unsigned __sfrbit32                : 5;
	} B;
	int I;
	unsigned int U;

} PCP_ICR_type;
#define PCP_ICR	(*( PCP_ICR_type *) 0xF0043F20u)	/* PCP Interrupt Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 ITP            : 8;
		unsigned __sfrbit32                : 8;
		unsigned __sfrbit32 ITL            : 4;
		unsigned __sfrbit32                : 12;
	} B;
	int I;
	unsigned int U;

} PCP_ITR_type;
#define PCP_ITR	(*( PCP_ITR_type *) 0xF0043F24u)	/* PCP Interrupt Threshold Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 P0T            : 2;
		/* const */ unsigned __sfrbit32 P1T            : 2;
		/* const */ unsigned __sfrbit32 P2T            : 2;
		/* const */ unsigned __sfrbit32 P3T            : 2;
		/* const */ unsigned __sfrbit32 IP0E           : 1;
		/* const */ unsigned __sfrbit32 IP1E           : 1;
		/* const */ unsigned __sfrbit32 IP2E           : 1;
		/* const */ unsigned __sfrbit32 IP3E           : 1;
		/* const */ unsigned __sfrbit32                : 20;
	} B;
	int I;
	unsigned int U;

} PCP_ICON_type;
#define PCP_ICON	(*( PCP_ICON_type *) 0xF0043F28u)	/* PCP Interrupt Configuration Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 SSRN           : 8;
		/* const */ unsigned __sfrbit32 STOS           : 2;
		/* const */ unsigned __sfrbit32                : 5;
		/* const */ unsigned __sfrbit32 ST             : 1;
		/* const */ unsigned __sfrbit32 SCHN           : 8;
		/* const */ unsigned __sfrbit32                : 8;
	} B;
	int I;
	unsigned int U;

} PCP_SSR_type;
#define PCP_SSR	(*( PCP_SSR_type *) 0xF0043F2Cu)	/* PCP Stall Status Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 SRPN           : 8;
		/* const */ unsigned __sfrbit32                : 2;
		/* const */ unsigned __sfrbit32 TOS            : 2;
		/* const */ unsigned __sfrbit32 SRE            : 1;
		/* const */ unsigned __sfrbit32 SRR            : 1;
		/* const */ unsigned __sfrbit32                : 2;
		/* const */ unsigned __sfrbit32 SRCN           : 8;
		/* const */ unsigned __sfrbit32                : 4;
		/* const */ unsigned __sfrbit32 RRQ            : 1;
		/* const */ unsigned __sfrbit32                : 3;
	} B;
	int I;
	unsigned int U;

} PCP_SRC11_type;
#define PCP_SRC11	(*( PCP_SRC11_type *) 0xF0043FD0u)	/* Service Request Control Register 11 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 SRPN           : 8;
		/* const */ unsigned __sfrbit32                : 2;
		/* const */ unsigned __sfrbit32 TOS            : 2;
		/* const */ unsigned __sfrbit32 SRE            : 1;
		/* const */ unsigned __sfrbit32 SRR            : 1;
		/* const */ unsigned __sfrbit32                : 2;
		/* const */ unsigned __sfrbit32 SRCN           : 8;
		/* const */ unsigned __sfrbit32                : 4;
		/* const */ unsigned __sfrbit32 RRQ            : 1;
		/* const */ unsigned __sfrbit32                : 3;
	} B;
	int I;
	unsigned int U;

} PCP_SRC10_type;
#define PCP_SRC10	(*( PCP_SRC10_type *) 0xF0043FD4u)	/* Service Request Control Register 10 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 SRPN           : 8;
		/* const */ unsigned __sfrbit32                : 2;
		/* const */ unsigned __sfrbit32 TOS            : 2;
		/* const */ unsigned __sfrbit32 SRE            : 1;
		/* const */ unsigned __sfrbit32 SRR            : 1;
		/* const */ unsigned __sfrbit32                : 2;
		/* const */ unsigned __sfrbit32 SRCN           : 8;
		/* const */ unsigned __sfrbit32                : 4;
		/* const */ unsigned __sfrbit32 RRQ            : 1;
		/* const */ unsigned __sfrbit32                : 3;
	} B;
	int I;
	unsigned int U;

} PCP_SRC9_type;
#define PCP_SRC9	(*( PCP_SRC9_type *) 0xF0043FD8u)	/* Service Request Control Register 9 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 SRPN           : 8;
		unsigned __sfrbit32                : 2;
		unsigned __sfrbit32 TOS            : 2;
		/* const */ unsigned __sfrbit32 SRE            : 1;
		/* const */ unsigned __sfrbit32 SRR            : 1;
		unsigned __sfrbit32                : 18;
	} B;
	int I;
	unsigned int U;

} PCP_SRC8_type;
#define PCP_SRC8	(*( PCP_SRC8_type *) 0xF0043FDCu)	/* Service Request Control Register 8 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 SRPN           : 8;
		unsigned __sfrbit32                : 2;
		unsigned __sfrbit32 TOS            : 2;
		/* const */ unsigned __sfrbit32 SRE            : 1;
		/* const */ unsigned __sfrbit32 SRR            : 1;
		unsigned __sfrbit32                : 18;
	} B;
	int I;
	unsigned int U;

} PCP_SRC7_type;
#define PCP_SRC7	(*( PCP_SRC7_type *) 0xF0043FE0u)	/* Service Request Control Register 7 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 SRPN           : 8;
		unsigned __sfrbit32                : 2;
		unsigned __sfrbit32 TOS            : 2;
		/* const */ unsigned __sfrbit32 SRE            : 1;
		/* const */ unsigned __sfrbit32 SRR            : 1;
		unsigned __sfrbit32                : 18;
	} B;
	int I;
	unsigned int U;

} PCP_SRC6_type;
#define PCP_SRC6	(*( PCP_SRC6_type *) 0xF0043FE4u)	/* Service Request Control Register 6 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 SRPN           : 8;
		unsigned __sfrbit32                : 2;
		unsigned __sfrbit32 TOS            : 2;
		/* const */ unsigned __sfrbit32 SRE            : 1;
		/* const */ unsigned __sfrbit32 SRR            : 1;
		unsigned __sfrbit32                : 18;
	} B;
	int I;
	unsigned int U;

} PCP_SRC5_type;
#define PCP_SRC5	(*( PCP_SRC5_type *) 0xF0043FE8u)	/* Service Request Control Register 5 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 SRPN           : 8;
		unsigned __sfrbit32                : 2;
		unsigned __sfrbit32 TOS            : 2;
		/* const */ unsigned __sfrbit32 SRE            : 1;
		/* const */ unsigned __sfrbit32 SRR            : 1;
		unsigned __sfrbit32                : 18;
	} B;
	int I;
	unsigned int U;

} PCP_SRC4_type;
#define PCP_SRC4	(*( PCP_SRC4_type *) 0xF0043FECu)	/* Service Request Control Register 4 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 SRPN           : 8;
		/* const */ unsigned __sfrbit32                : 2;
		/* const */ unsigned __sfrbit32 TOS            : 2;
		/* const */ unsigned __sfrbit32 SRE            : 1;
		/* const */ unsigned __sfrbit32 SRR            : 1;
		/* const */ unsigned __sfrbit32                : 18;
	} B;
	int I;
	unsigned int U;

} PCP_SRC3_type;
#define PCP_SRC3	(*( PCP_SRC3_type *) 0xF0043FF0u)	/* Service Request Control Register 3 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 SRPN           : 8;
		/* const */ unsigned __sfrbit32                : 2;
		/* const */ unsigned __sfrbit32 TOS            : 2;
		/* const */ unsigned __sfrbit32 SRE            : 1;
		/* const */ unsigned __sfrbit32 SRR            : 1;
		/* const */ unsigned __sfrbit32                : 18;
	} B;
	int I;
	unsigned int U;

} PCP_SRC2_type;
#define PCP_SRC2	(*( PCP_SRC2_type *) 0xF0043FF4u)	/* Service Request Control Register 2 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 SRPN           : 8;
		/* const */ unsigned __sfrbit32                : 2;
		/* const */ unsigned __sfrbit32 TOS            : 2;
		/* const */ unsigned __sfrbit32 SRE            : 1;
		/* const */ unsigned __sfrbit32 SRR            : 1;
		/* const */ unsigned __sfrbit32                : 18;
	} B;
	int I;
	unsigned int U;

} PCP_SRC1_type;
#define PCP_SRC1	(*( PCP_SRC1_type *) 0xF0043FF8u)	/* Service Request Control Register 1 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 SRPN           : 8;
		/* const */ unsigned __sfrbit32                : 2;
		/* const */ unsigned __sfrbit32 TOS            : 2;
		/* const */ unsigned __sfrbit32 SRE            : 1;
		/* const */ unsigned __sfrbit32 SRR            : 1;
		/* const */ unsigned __sfrbit32                : 18;
	} B;
	int I;
	unsigned int U;

} PCP_SRC0_type;
#define PCP_SRC0	(*( PCP_SRC0_type *) 0xF0043FFCu)	/* Service Request Control Register 0 */


/* SSC0 LL0 */
typedef volatile union
{
	struct
	{ 
		unsigned int DISR           : 1;
		/* const */ unsigned int DISS           : 1;
		unsigned int SPEN           : 1;
		unsigned int EDIS           : 1;
		unsigned int SBWE           : 1;
		unsigned int FSOE           : 1;
		unsigned int                : 26;
	} B;
	int I;
	unsigned int U;

} SSC0_CLC_type;
#define SSC0_CLC	(*( SSC0_CLC_type *) 0xF0100100u)	/* SSC Clock Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int MRIS           : 1;
		unsigned int SRIS           : 1;
		unsigned int SCIS           : 1;
		unsigned int SLSIS          : 3;
		unsigned int                : 2;
		unsigned int STIP           : 1;
		unsigned int                : 23;
	} B;
	int I;
	unsigned int U;

} SSC0_PISEL_type;
#define SSC0_PISEL	(*( SSC0_PISEL_type *) 0xF0100104u)	/* SSC Port Input Select Register */

typedef volatile union
{
	int I;
	unsigned int U;

} SSC0_ID_type;
#define SSC0_ID	(*( SSC0_ID_type *) 0xF0100108u)	/* SSC Module Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int STEP           : 10;
		unsigned int                : 1;
		unsigned int SM             : 1;
		unsigned int SC             : 2;
		unsigned int DM             : 2;
		/* const */ unsigned int RESULT         : 10;
		unsigned int                : 2;
		/* const */ unsigned int SUSACK         : 1;
		/* const */ unsigned int SUSREQ         : 1;
		unsigned int ENHW           : 1;
		unsigned int DISCLK         : 1;
	} B;
	int I;
	unsigned int U;

} SSC0_FDR_type;
#define SSC0_FDR	(*( SSC0_FDR_type *) 0xF010010Cu)	/* SSC Fractional Divider Register */

typedef volatile union
{
	struct
	{ 
		unsigned int BM             : 4;
		unsigned int HB             : 1;
		unsigned int PH             : 1;
		unsigned int PO             : 1;
		unsigned int LB             : 1;
		unsigned int TEN            : 1;
		unsigned int REN            : 1;
		unsigned int PEN            : 1;
		unsigned int BEN            : 1;
		unsigned int AREN           : 1;
		unsigned int                : 1;
		unsigned int MS             : 1;
		unsigned int EN             : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SSC0_CON_type;
#define SSC0_CON	(*( SSC0_CON_type *) 0xF0100110u)	/* SSC Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int BR_VALUE       : 16;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SSC0_BR_type;
#define SSC0_BR	(*( SSC0_BR_type *) 0xF0100114u)	/* SSC Baudrate Timer Reload Register */

typedef volatile union
{
	struct
	{ 
		unsigned int AOL0           : 1;
		unsigned int AOL1           : 1;
		unsigned int AOL2           : 1;
		unsigned int AOL3           : 1;
		unsigned int AOL4           : 1;
		unsigned int AOL5           : 1;
		unsigned int AOL6           : 1;
		unsigned int AOL7           : 1;
		unsigned int OEN0           : 1;
		unsigned int OEN1           : 1;
		unsigned int OEN2           : 1;
		unsigned int OEN3           : 1;
		unsigned int OEN4           : 1;
		unsigned int OEN5           : 1;
		unsigned int OEN6           : 1;
		unsigned int OEN7           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SSC0_SSOC_type;
#define SSC0_SSOC	(*( SSC0_SSOC_type *) 0xF0100118u)	/* Slave Select Output Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int LEAD           : 2;
		unsigned int TRAIL          : 2;
		unsigned int INACT          : 2;
		unsigned int                : 2;
		unsigned int SLSO7MOD       : 1;
		unsigned int                : 23;
	} B;
	int I;
	unsigned int U;

} SSC0_SSOTC_type;
#define SSC0_SSOTC	(*( SSC0_SSOTC_type *) 0xF010011Cu)	/* Slave Select Output Timing Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int TB_VALUE       : 16;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SSC0_TB_type;
#define SSC0_TB	(*( SSC0_TB_type *) 0xF0100120u)	/* SSC Transmit Buffer Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RB_VALUE       : 16;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SSC0_RB_type;
#define SSC0_RB	(*( SSC0_RB_type *) 0xF0100124u)	/* SSC Receive Buffer Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int BC             : 4;
		/* const */ unsigned int                : 4;
		/* const */ unsigned int TE             : 1;
		/* const */ unsigned int RE             : 1;
		/* const */ unsigned int PE             : 1;
		/* const */ unsigned int BE             : 1;
		/* const */ unsigned int BSY            : 1;
		/* const */ unsigned int                : 19;
	} B;
	int I;
	unsigned int U;

} SSC0_STAT_type;
#define SSC0_STAT	(*( SSC0_STAT_type *) 0xF0100128u)	/* SSC Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 8;
		unsigned int CLRTE          : 1;
		unsigned int CLRRE          : 1;
		unsigned int CLRPE          : 1;
		unsigned int CLRBE          : 1;
		unsigned int SETTE          : 1;
		unsigned int SETRE          : 1;
		unsigned int SETPE          : 1;
		unsigned int SETBE          : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SSC0_EFM_type;
#define SSC0_EFM	(*( SSC0_EFM_type *) 0xF010012Cu)	/* SSC Error Flag Modification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SSC0_TSRC_type;
#define SSC0_TSRC	(*( SSC0_TSRC_type *) 0xF01001F4u)	/* SSC Transmit Interrupt Service Request Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SSC0_RSRC_type;
#define SSC0_RSRC	(*( SSC0_RSRC_type *) 0xF01001F8u)	/* SSC Receive Interrupt Service Request Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SSC0_ESRC_type;
#define SSC0_ESRC	(*( SSC0_ESRC_type *) 0xF01001FCu)	/* SSC Error Interrupt Service Request Control Register */


/* SSC0 LL1 */
typedef volatile union
{
	struct
	{ 
		unsigned int DISR           : 1;
		/* const */ unsigned int DISS           : 1;
		unsigned int SPEN           : 1;
		unsigned int EDIS           : 1;
		unsigned int SBWE           : 1;
		unsigned int FSOE           : 1;
		unsigned int                : 26;
	} B;
	int I;
	unsigned int U;

} SSC1_CLC_type;
#define SSC1_CLC	(*( SSC1_CLC_type *) 0xF0100200u)	/* SSC Clock Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int MRIS           : 1;
		unsigned int SRIS           : 1;
		unsigned int SCIS           : 1;
		unsigned int SLSIS          : 3;
		unsigned int                : 2;
		unsigned int STIP           : 1;
		unsigned int                : 23;
	} B;
	int I;
	unsigned int U;

} SSC1_PISEL_type;
#define SSC1_PISEL	(*( SSC1_PISEL_type *) 0xF0100204u)	/* SSC Port Input Select Register */

typedef volatile union
{
	int I;
	unsigned int U;

} SSC1_ID_type;
#define SSC1_ID	(*( SSC1_ID_type *) 0xF0100208u)	/* SSC Module Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int STEP           : 10;
		unsigned int                : 1;
		unsigned int SM             : 1;
		unsigned int SC             : 2;
		unsigned int DM             : 2;
		/* const */ unsigned int RESULT         : 10;
		unsigned int                : 2;
		/* const */ unsigned int SUSACK         : 1;
		/* const */ unsigned int SUSREQ         : 1;
		unsigned int ENHW           : 1;
		unsigned int DISCLK         : 1;
	} B;
	int I;
	unsigned int U;

} SSC1_FDR_type;
#define SSC1_FDR	(*( SSC1_FDR_type *) 0xF010020Cu)	/* SSC Fractional Divider Register */

typedef volatile union
{
	struct
	{ 
		unsigned int BM             : 4;
		unsigned int HB             : 1;
		unsigned int PH             : 1;
		unsigned int PO             : 1;
		unsigned int LB             : 1;
		unsigned int TEN            : 1;
		unsigned int REN            : 1;
		unsigned int PEN            : 1;
		unsigned int BEN            : 1;
		unsigned int AREN           : 1;
		unsigned int                : 1;
		unsigned int MS             : 1;
		unsigned int EN             : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SSC1_CON_type;
#define SSC1_CON	(*( SSC1_CON_type *) 0xF0100210u)	/* SSC Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int BR_VALUE       : 16;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SSC1_BR_type;
#define SSC1_BR	(*( SSC1_BR_type *) 0xF0100214u)	/* SSC Baudrate Timer Reload Register */

typedef volatile union
{
	struct
	{ 
		unsigned int AOL0           : 1;
		unsigned int AOL1           : 1;
		unsigned int AOL2           : 1;
		unsigned int AOL3           : 1;
		unsigned int AOL4           : 1;
		unsigned int AOL5           : 1;
		unsigned int AOL6           : 1;
		unsigned int AOL7           : 1;
		unsigned int OEN0           : 1;
		unsigned int OEN1           : 1;
		unsigned int OEN2           : 1;
		unsigned int OEN3           : 1;
		unsigned int OEN4           : 1;
		unsigned int OEN5           : 1;
		unsigned int OEN6           : 1;
		unsigned int OEN7           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SSC1_SSOC_type;
#define SSC1_SSOC	(*( SSC1_SSOC_type *) 0xF0100218u)	/* Slave Select Output Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int LEAD           : 2;
		unsigned int TRAIL          : 2;
		unsigned int INACT          : 2;
		unsigned int                : 2;
		unsigned int SLSO7MOD       : 1;
		unsigned int                : 23;
	} B;
	int I;
	unsigned int U;

} SSC1_SSOTC_type;
#define SSC1_SSOTC	(*( SSC1_SSOTC_type *) 0xF010021Cu)	/* Slave Select Output Timing Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int TB_VALUE       : 16;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SSC1_TB_type;
#define SSC1_TB	(*( SSC1_TB_type *) 0xF0100220u)	/* SSC Transmit Buffer Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RB_VALUE       : 16;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SSC1_RB_type;
#define SSC1_RB	(*( SSC1_RB_type *) 0xF0100224u)	/* SSC Receive Buffer Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int BC             : 4;
		/* const */ unsigned int                : 4;
		/* const */ unsigned int TE             : 1;
		/* const */ unsigned int RE             : 1;
		/* const */ unsigned int PE             : 1;
		/* const */ unsigned int BE             : 1;
		/* const */ unsigned int BSY            : 1;
		/* const */ unsigned int                : 19;
	} B;
	int I;
	unsigned int U;

} SSC1_STAT_type;
#define SSC1_STAT	(*( SSC1_STAT_type *) 0xF0100228u)	/* SSC Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 8;
		unsigned int CLRTE          : 1;
		unsigned int CLRRE          : 1;
		unsigned int CLRPE          : 1;
		unsigned int CLRBE          : 1;
		unsigned int SETTE          : 1;
		unsigned int SETRE          : 1;
		unsigned int SETPE          : 1;
		unsigned int SETBE          : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SSC1_EFM_type;
#define SSC1_EFM	(*( SSC1_EFM_type *) 0xF010022Cu)	/* SSC Error Flag Modification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SSC1_TSRC_type;
#define SSC1_TSRC	(*( SSC1_TSRC_type *) 0xF01002F4u)	/* SSC Transmit Interrupt Service Request Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SSC1_RSRC_type;
#define SSC1_RSRC	(*( SSC1_RSRC_type *) 0xF01002F8u)	/* SSC Receive Interrupt Service Request Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} SSC1_ESRC_type;
#define SSC1_ESRC	(*( SSC1_ESRC_type *) 0xF01002FCu)	/* SSC Error Interrupt Service Request Control Register */


/* FADC LL */
typedef volatile union
{
	struct
	{ 
		unsigned int DISR           : 1;
		/* const */ unsigned int DISS           : 1;
		unsigned int SPEN           : 1;
		unsigned int EDIS           : 1;
		unsigned int SBWE           : 1;
		unsigned int FSOE           : 1;
		unsigned int                : 26;
	} B;
	int I;
	unsigned int U;

} FADC_CLC_type;
#define FADC_CLC	(*( FADC_CLC_type *) 0xF0100300u)	/* FADC Clock Control Register */

typedef volatile union
{
	int I;
	unsigned int U;

} FADC_ID_type;
#define FADC_ID	(*( FADC_ID_type *) 0xF0100308u)	/* FADC Module Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int STEP           : 10;
		unsigned int                : 1;
		unsigned int SM             : 1;
		unsigned int SC             : 2;
		unsigned int DM             : 2;
		/* const */ unsigned int RESULT         : 10;
		unsigned int                : 2;
		/* const */ unsigned int SUSACK         : 1;
		/* const */ unsigned int SUSREQ         : 1;
		unsigned int ENHW           : 1;
		unsigned int DISCLK         : 1;
	} B;
	int I;
	unsigned int U;

} FADC_FDR_type;
#define FADC_FDR	(*( FADC_FDR_type *) 0xF010030Cu)	/* FADC Fractional Divider Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int CRF0           : 1;
		/* const */ unsigned int CRF1           : 1;
		/* const */ unsigned int                : 6;
		/* const */ unsigned int BSY0           : 1;
		/* const */ unsigned int BSY1           : 1;
		/* const */ unsigned int                : 6;
		/* const */ unsigned int IRQ0           : 1;
		/* const */ unsigned int IRQ1           : 1;
		/* const */ unsigned int                : 2;
		/* const */ unsigned int IRQF0          : 1;
		/* const */ unsigned int IRQF1          : 1;
		/* const */ unsigned int                : 10;
	} B;
	int I;
	unsigned int U;

} FADC_CRSR_type;
#define FADC_CRSR	(*( FADC_CRSR_type *) 0xF0100310u)	/* Conversion Request Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int RCRF0          : 1;
		unsigned int RCRF1          : 1;
		unsigned int                : 6;
		unsigned int SCRF0          : 1;
		unsigned int SCRF1          : 1;
		unsigned int                : 6;
		unsigned int RIRQ0          : 1;
		unsigned int RIRQ1          : 1;
		unsigned int                : 2;
		unsigned int RIRQF0         : 1;
		unsigned int RIRQF1         : 1;
		unsigned int                : 2;
		unsigned int SIRQ0          : 1;
		unsigned int SIRQ1          : 1;
		unsigned int                : 2;
		unsigned int SIRQF0         : 1;
		unsigned int SIRQF1         : 1;
		unsigned int                : 2;
	} B;
	int I;
	unsigned int U;

} FADC_FMR_type;
#define FADC_FMR	(*( FADC_FMR_type *) 0xF0100314u)	/* FADC Flag Modification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 1;
		unsigned int EN01           : 1;
		unsigned int                : 6;
		unsigned int EN10           : 1;
		unsigned int                : 23;
	} B;
	int I;
	unsigned int U;

} FADC_NCTR_type;
#define FADC_NCTR	(*( FADC_NCTR_type *) 0xF0100318u)	/* Neighbour Channel Trigger Register */

typedef volatile union
{
	struct
	{ 
		unsigned int RCT0           : 1;
		unsigned int RCT1           : 1;
		unsigned int                : 6;
		unsigned int RCD            : 1;
		unsigned int RSTF0          : 1;
		unsigned int RSTF1          : 1;
		unsigned int                : 5;
		unsigned int CRPRIO         : 2;
		unsigned int DPAEN          : 1;
		unsigned int RESWEN         : 1;
		unsigned int MUXTM          : 1;
		unsigned int ANON           : 1;
		unsigned int                : 2;
		unsigned int CALMODE        : 2;
		unsigned int CALCH          : 2;
		unsigned int                : 4;
	} B;
	int I;
	unsigned int U;

} FADC_GCR_type;
#define FADC_GCR	(*( FADC_GCR_type *) 0xF010031Cu)	/* Global Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int GSEL           : 3;
		unsigned int TSEL           : 3;
		unsigned int GM             : 2;
		unsigned int TM             : 2;
		unsigned int CTM            : 2;
		unsigned int CTF            : 3;
		unsigned int                : 1;
		unsigned int CTREL          : 8;
		unsigned int                : 4;
		unsigned int INP            : 2;
		unsigned int                : 1;
		unsigned int IEN            : 1;
	} B;
	int I;
	unsigned int U;

} FADC_CFGR0_type;
#define FADC_CFGR0	(*( FADC_CFGR0_type *) 0xF0100320u)	/* Configuration Register Channel 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int GSEL           : 3;
		unsigned int TSEL           : 3;
		unsigned int GM             : 2;
		unsigned int TM             : 2;
		unsigned int CTM            : 2;
		unsigned int CTF            : 3;
		unsigned int                : 1;
		unsigned int CTREL          : 8;
		unsigned int                : 4;
		unsigned int INP            : 2;
		unsigned int                : 1;
		unsigned int IEN            : 1;
	} B;
	int I;
	unsigned int U;

} FADC_CFGR1_type;
#define FADC_CFGR1	(*( FADC_CFGR1_type *) 0xF0100324u)	/* Configuration Register Channel 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int GAIN           : 2;
		unsigned int ENP            : 1;
		unsigned int ENN            : 1;
		unsigned int                : 4;
		unsigned int CALOFF         : 3;
		unsigned int                : 1;
		unsigned int CALOFF3        : 1;
		unsigned int CALGAIN        : 2;
		unsigned int                : 17;
	} B;
	int I;
	unsigned int U;

} FADC_ACR0_type;
#define FADC_ACR0	(*( FADC_ACR0_type *) 0xF0100330u)	/* Analog Control Register Channel 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int GAIN           : 2;
		unsigned int ENP            : 1;
		unsigned int ENN            : 1;
		unsigned int                : 4;
		unsigned int CALOFF         : 3;
		unsigned int                : 1;
		unsigned int CALOFF3        : 1;
		unsigned int CALGAIN        : 2;
		unsigned int                : 17;
	} B;
	int I;
	unsigned int U;

} FADC_ACR1_type;
#define FADC_ACR1	(*( FADC_ACR1_type *) 0xF0100334u)	/* Analog Control Register Channel 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int ADRES          : 10;
		unsigned int                : 22;
	} B;
	int I;
	unsigned int U;

} FADC_RCH0_type;
#define FADC_RCH0	(*( FADC_RCH0_type *) 0xF0100340u)	/* Conversion Result Register Channel 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int ADRES          : 10;
		unsigned int                : 22;
	} B;
	int I;
	unsigned int U;

} FADC_RCH1_type;
#define FADC_RCH1	(*( FADC_RCH1_type *) 0xF0100344u)	/* Conversion Result Register Channel 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int ADDL           : 3;
		unsigned int                : 1;
		unsigned int MAVL           : 2;
		unsigned int                : 2;
		unsigned int INSEL          : 3;
		unsigned int                : 1;
		unsigned int INP            : 2;
		unsigned int                : 1;
		unsigned int IEN            : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} FADC_FCR0_type;
#define FADC_FCR0	(*( FADC_FCR0_type *) 0xF0100360u)	/* Filter 0 Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int CR             : 13;
		/* const */ unsigned int                : 11;
		/* const */ unsigned int AC             : 3;
		/* const */ unsigned int                : 1;
		/* const */ unsigned int MAVS           : 2;
		/* const */ unsigned int                : 2;
	} B;
	int I;
	unsigned int U;

} FADC_CRR0_type;
#define FADC_CRR0	(*( FADC_CRR0_type *) 0xF0100364u)	/* Filter 0 Current Result Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int IR             : 13;
		/* const */ unsigned int                : 19;
	} B;
	int I;
	unsigned int U;

} FADC_IRR10_type;
#define FADC_IRR10	(*( FADC_IRR10_type *) 0xF0100368u)	/* Filter 0 Intermediate Result Register 1 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int IR             : 13;
		/* const */ unsigned int                : 19;
	} B;
	int I;
	unsigned int U;

} FADC_IRR20_type;
#define FADC_IRR20	(*( FADC_IRR20_type *) 0xF010036Cu)	/* Filter 0 Intermediate Result Register 2 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int IR             : 13;
		/* const */ unsigned int                : 19;
	} B;
	int I;
	unsigned int U;

} FADC_IRR30_type;
#define FADC_IRR30	(*( FADC_IRR30_type *) 0xF0100370u)	/* Filter 0 Intermediate Result Register 3 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int FR             : 15;
		/* const */ unsigned int                : 17;
	} B;
	int I;
	unsigned int U;

} FADC_FRR0_type;
#define FADC_FRR0	(*( FADC_FRR0_type *) 0xF0100374u)	/* Filter 0 Final Result Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ADDL           : 3;
		unsigned int                : 1;
		unsigned int MAVL           : 2;
		unsigned int                : 2;
		unsigned int INSEL          : 3;
		unsigned int                : 1;
		unsigned int INP            : 2;
		unsigned int                : 1;
		unsigned int IEN            : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} FADC_FCR1_type;
#define FADC_FCR1	(*( FADC_FCR1_type *) 0xF0100380u)	/* Filter 1 Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int CR             : 18;
		/* const */ unsigned int                : 6;
		/* const */ unsigned int AC             : 3;
		/* const */ unsigned int                : 1;
		/* const */ unsigned int MAVS           : 2;
		/* const */ unsigned int                : 2;
	} B;
	int I;
	unsigned int U;

} FADC_CRR1_type;
#define FADC_CRR1	(*( FADC_CRR1_type *) 0xF0100384u)	/* Filter 1 Current Result Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int IR             : 18;
		/* const */ unsigned int                : 14;
	} B;
	int I;
	unsigned int U;

} FADC_IRR11_type;
#define FADC_IRR11	(*( FADC_IRR11_type *) 0xF0100388u)	/* Filter 1 Intermediate Result Register 1 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int FR             : 20;
		/* const */ unsigned int                : 12;
	} B;
	int I;
	unsigned int U;

} FADC_FRR1_type;
#define FADC_FRR1	(*( FADC_FRR1_type *) 0xF0100394u)	/* Filter 1 Final Result Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} FADC_SRC1_type;
#define FADC_SRC1	(*( FADC_SRC1_type *) 0xF01003F8u)	/* FADC Service Request Control Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} FADC_SRC0_type;
#define FADC_SRC0	(*( FADC_SRC0_type *) 0xF01003FCu)	/* FADC Service Request Control Register 0 */


/* ADC0 LL */
typedef volatile union
{
	struct
	{ 
		unsigned int DISR           : 1;
		/* const */ unsigned int DISS           : 1;
		unsigned int SPEN           : 1;
		unsigned int EDIS           : 1;
		unsigned int SBWE           : 1;
		unsigned int FSOE           : 1;
		unsigned int                : 26;
	} B;
	int I;
	unsigned int U;

} ADC0_CLC_type;
#define ADC0_CLC	(*( ADC0_CLC_type *) 0xF0100400u)	/* ADC Clock Control Register */

typedef volatile union
{
	int I;
	unsigned int U;

} ADC0_ID_type;
#define ADC0_ID	(*( ADC0_ID_type *) 0xF0100408u)	/* ADC Module Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int STEP           : 10;
		unsigned int                : 1;
		unsigned int SM             : 1;
		unsigned int SC             : 2;
		unsigned int DM             : 2;
		/* const */ unsigned int RESULT         : 10;
		unsigned int                : 2;
		/* const */ unsigned int SUSACK         : 1;
		/* const */ unsigned int SUSREQ         : 1;
		unsigned int ENHW           : 1;
		unsigned int DISCLK         : 1;
	} B;
	int I;
	unsigned int U;

} ADC0_FDR_type;
#define ADC0_FDR	(*( ADC0_FDR_type *) 0xF010040Cu)	/* ADC Fractional Divider Register */

typedef volatile union
{
	struct
	{ 
		unsigned int STC            : 8;
		unsigned int REF            : 2;
		unsigned int RES            : 2;
		unsigned int EMUX           : 2;
		unsigned int GRPS           : 1;
		unsigned int                : 1;
		unsigned int BSELB          : 2;
		unsigned int BSELA          : 2;
		unsigned int LCC            : 3;
		unsigned int ENCH           : 1;
		unsigned int INP            : 3;
		unsigned int                : 5;
	} B;
	int I;
	unsigned int U;

} ADC0_CHCON_type;
#define ADC0_CHCON0	(*( ADC0_CHCON_type *) 0xF0100410u)	/* ADC Channel Control Register 0 */
#define ADC0_CHCON1	(*( ADC0_CHCON_type *) 0xF0100414u)	/* ADC Channel Control Register 1 */
#define ADC0_CHCON2	(*( ADC0_CHCON_type *) 0xF0100418u)	/* ADC Channel Control Register 2 */
#define ADC0_CHCON3	(*( ADC0_CHCON_type *) 0xF010041Cu)	/* ADC Channel Control Register 3 */
#define ADC0_CHCON4	(*( ADC0_CHCON_type *) 0xF0100420u)	/* ADC Channel Control Register 4 */
#define ADC0_CHCON5	(*( ADC0_CHCON_type *) 0xF0100424u)	/* ADC Channel Control Register 5 */
#define ADC0_CHCON6	(*( ADC0_CHCON_type *) 0xF0100428u)	/* ADC Channel Control Register 6 */
#define ADC0_CHCON7	(*( ADC0_CHCON_type *) 0xF010042Cu)	/* ADC Channel Control Register 7 */
#define ADC0_CHCON8	(*( ADC0_CHCON_type *) 0xF0100430u)	/* ADC Channel Control Register 8 */
#define ADC0_CHCON9	(*( ADC0_CHCON_type *) 0xF0100434u)	/* ADC Channel Control Register 9 */
#define ADC0_CHCON10	(*( ADC0_CHCON_type *) 0xF0100438u)	/* ADC Channel Control Register 10 */
#define ADC0_CHCON11	(*( ADC0_CHCON_type *) 0xF010043Cu)	/* ADC Channel Control Register 11 */
#define ADC0_CHCON12	(*( ADC0_CHCON_type *) 0xF0100440u)	/* ADC Channel Control Register 12 */
#define ADC0_CHCON13	(*( ADC0_CHCON_type *) 0xF0100444u)	/* ADC Channel Control Register 13 */
#define ADC0_CHCON14	(*( ADC0_CHCON_type *) 0xF0100448u)	/* ADC Channel Control Register 14 */
#define ADC0_CHCON15	(*( ADC0_CHCON_type *) 0xF010044Cu)	/* ADC Channel Control Register 15 */

typedef volatile union
{
	struct
	{ 
		unsigned int ASP            : 1;
		unsigned int QP             : 1;
		unsigned int                : 1;
		unsigned int SW0P           : 1;
		unsigned int EXP            : 1;
		unsigned int                : 1;
		unsigned int TP             : 1;
		unsigned int CHP            : 1;
		unsigned int                : 24;
	} B;
	int I;
	unsigned int U;

} ADC0_AP_type;
#define ADC0_AP	(*( ADC0_AP_type *) 0xF0100484u)	/* ADC Arbitration Participation Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SALAS          : 3;
		unsigned int                : 1;
		unsigned int SALQ           : 3;
		unsigned int                : 5;
		unsigned int SALSW0         : 3;
		unsigned int                : 1;
		unsigned int SALEXT         : 3;
		unsigned int                : 5;
		unsigned int SALT           : 3;
		unsigned int                : 1;
		unsigned int SALCHIN        : 3;
		unsigned int                : 1;
	} B;
	int I;
	unsigned int U;

} ADC0_SAL_type;
#define ADC0_SAL	(*( ADC0_SAL_type *) 0xF0100488u)	/* ADC Source Arbitration Level Register */

typedef volatile union
{
	struct
	{ 
		unsigned int TTCCH0         : 1;
		unsigned int TTCCH1         : 1;
		unsigned int TTCCH2         : 1;
		unsigned int TTCCH3         : 1;
		unsigned int TTCCH4         : 1;
		unsigned int TTCCH5         : 1;
		unsigned int TTCCH6         : 1;
		unsigned int TTCCH7         : 1;
		unsigned int TTCCH8         : 1;
		unsigned int TTCCH9         : 1;
		unsigned int TTCCH10        : 1;
		unsigned int TTCCH11        : 1;
		unsigned int TTCCH12        : 1;
		unsigned int TTCCH13        : 1;
		unsigned int TTCCH14        : 1;
		unsigned int TTCCH15        : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ADC0_TTC_type;
#define ADC0_TTC	(*( ADC0_TTC_type *) 0xF010048Cu)	/* ADC Timer Trigger Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int ETCCH0         : 1;
		unsigned int ETCCH1         : 1;
		unsigned int ETCCH2         : 1;
		unsigned int ETCCH3         : 1;
		unsigned int ETCCH4         : 1;
		unsigned int ETCCH5         : 1;
		unsigned int ETCCH6         : 1;
		unsigned int ETCCH7         : 1;
		unsigned int ETCCH8         : 1;
		unsigned int ETCCH9         : 1;
		unsigned int ETCCH10        : 1;
		unsigned int ETCCH11        : 1;
		unsigned int ETCCH12        : 1;
		unsigned int ETCCH13        : 1;
		unsigned int ETCCH14        : 1;
		unsigned int ETCCH15        : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ADC0_EXTC_type;
#define ADC0_EXTC	(*( ADC0_EXTC_type *) 0xF0100490u)	/* ADC External Trigger Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int QENC           : 1;
		unsigned int QENS           : 1;
		unsigned int TRC            : 1;
		unsigned int TRS            : 1;
		unsigned int QRS            : 1;
		unsigned int                : 27;
	} B;
	int I;
	unsigned int U;

} ADC0_SCON_type;
#define ADC0_SCON	(*( ADC0_SCON_type *) 0xF0100498u)	/* ADC Source Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CHNR           : 4;
		unsigned int                : 2;
		unsigned int RES            : 2;
		unsigned int EMUX           : 2;
		unsigned int GRPS           : 1;
		unsigned int                : 4;
		unsigned int V              : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ADC0_QUEUET0_type;
#define ADC0_QUEUET0	(*( ADC0_QUEUET0_type *) 0xF01004A0u)	/* ADC Queue Test Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int BOUNDARY       : 12;
		unsigned int                : 20;
	} B;
	int I;
	unsigned int U;

} ADC0_LCCON0_type;
#define ADC0_LCCON0	(*( ADC0_LCCON0_type *) 0xF0100500u)	/* ADC Limit Check Control Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int BOUNDARY       : 12;
		unsigned int                : 20;
	} B;
	int I;
	unsigned int U;

} ADC0_LCCON1_type;
#define ADC0_LCCON1	(*( ADC0_LCCON1_type *) 0xF0100504u)	/* ADC Limit Check Control Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int BOUNDARY       : 12;
		unsigned int                : 20;
	} B;
	int I;
	unsigned int U;

} ADC0_LCCON2_type;
#define ADC0_LCCON2	(*( ADC0_LCCON2_type *) 0xF0100508u)	/* ADC Limit Check Control Register 2 */

typedef volatile union
{
	struct
	{ 
		unsigned int BOUNDARY       : 12;
		unsigned int                : 20;
	} B;
	int I;
	unsigned int U;

} ADC0_LCCON3_type;
#define ADC0_LCCON3	(*( ADC0_LCCON3_type *) 0xF010050Cu)	/* ADC Limit Check Control Register 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int ALB            : 14;
		/* const */ unsigned int                : 2;
		unsigned int TRLD           : 14;
		unsigned int TSEN           : 1;
		/* const */ unsigned int TR             : 1;
	} B;
	int I;
	unsigned int U;

} ADC0_TCON_type;
#define ADC0_TCON	(*( ADC0_TCON_type *) 0xF0100514u)	/* ADC Timer Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CHNRIN         : 4;
		unsigned int                : 2;
		unsigned int RES            : 2;
		unsigned int EMUX           : 2;
		unsigned int GRPS           : 1;
		unsigned int                : 4;
		unsigned int CIREN          : 1;
		unsigned int                : 15;
		unsigned int CINREQ         : 1;
	} B;
	int I;
	unsigned int U;

} ADC0_CHIN_type;
#define ADC0_CHIN	(*( ADC0_CHIN_type *) 0xF0100518u)	/* ADC Channel Injection Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CHNR           : 4;
		unsigned int                : 2;
		unsigned int RES            : 2;
		unsigned int EMUX           : 2;
		unsigned int GRPS           : 1;
		unsigned int                : 4;
		unsigned int V              : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ADC0_QR_type;
#define ADC0_QR	(*( ADC0_QR_type *) 0xF010051Cu)	/* ADC Queue Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CTC            : 8;
		unsigned int SCNM           : 2;
		unsigned int                : 5;
		/* const */ unsigned int QEN            : 1;
		unsigned int QWLP           : 4;
		unsigned int                : 7;
		unsigned int PCDIS          : 1;
		unsigned int CPR            : 1;
		unsigned int                : 2;
		unsigned int SRTEST         : 1;
	} B;
	int I;
	unsigned int U;

} ADC0_CON_type;
#define ADC0_CON	(*( ADC0_CON_type *) 0xF0100520u)	/* ADC Converter Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SRQ0           : 1;
		unsigned int SRQ1           : 1;
		unsigned int SRQ2           : 1;
		unsigned int SRQ3           : 1;
		unsigned int SRQ4           : 1;
		unsigned int SRQ5           : 1;
		unsigned int SRQ6           : 1;
		unsigned int SRQ7           : 1;
		unsigned int SRQ8           : 1;
		unsigned int SRQ9           : 1;
		unsigned int SRQ10          : 1;
		unsigned int SRQ11          : 1;
		unsigned int SRQ12          : 1;
		unsigned int SRQ13          : 1;
		unsigned int SRQ14          : 1;
		unsigned int SRQ15          : 1;
		unsigned int                : 14;
		unsigned int GRPC           : 2;
	} B;
	int I;
	unsigned int U;

} ADC0_SCN_type;
#define ADC0_SCN	(*( ADC0_SCN_type *) 0xF0100524u)	/* ADC Auto Scan Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int REQ00          : 1;
		unsigned int REQ01          : 1;
		unsigned int REQ02          : 1;
		unsigned int REQ03          : 1;
		unsigned int REQ04          : 1;
		unsigned int REQ05          : 1;
		unsigned int REQ06          : 1;
		unsigned int REQ07          : 1;
		unsigned int REQ08          : 1;
		unsigned int REQ09          : 1;
		unsigned int REQ010         : 1;
		unsigned int REQ011         : 1;
		unsigned int REQ012         : 1;
		unsigned int REQ013         : 1;
		unsigned int REQ014         : 1;
		unsigned int REQ015         : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ADC0_REQ0_type;
#define ADC0_REQ0	(*( ADC0_REQ0_type *) 0xF0100528u)	/* ADC Conversion Request Register SW0 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RESULT         : 12;
		/* const */ unsigned int                : 4;
		/* const */ unsigned int EMUX           : 2;
		/* const */ unsigned int GRPS           : 1;
		/* const */ unsigned int                : 1;
		/* const */ unsigned int CRS            : 3;
		/* const */ unsigned int                : 1;
		/* const */ unsigned int CHNR           : 4;
		/* const */ unsigned int                : 4;
	} B;
	int I;
	unsigned int U;

} ADC0_CHSTAT_type;
#define ADC0_CHSTAT0	(*( ADC0_CHSTAT_type *) 0xF0100530u)	/* ADC Channel Status Register 0 */
#define ADC0_CHSTAT1	(*( ADC0_CHSTAT_type *) 0xF0100534u)	/* ADC Channel Status Register 1 */
#define ADC0_CHSTAT2	(*( ADC0_CHSTAT_type *) 0xF0100538u)	/* ADC Channel Status Register 2 */
#define ADC0_CHSTAT3	(*( ADC0_CHSTAT_type *) 0xF010053Cu)	/* ADC Channel Status Register 3 */
#define ADC0_CHSTAT4	(*( ADC0_CHSTAT_type *) 0xF0100540u)	/* ADC Channel Status Register 4 */
#define ADC0_CHSTAT5	(*( ADC0_CHSTAT_type *) 0xF0100544u)	/* ADC Channel Status Register 5 */
#define ADC0_CHSTAT6	(*( ADC0_CHSTAT_type *) 0xF0100548u)	/* ADC Channel Status Register 6 */
#define ADC0_CHSTAT7	(*( ADC0_CHSTAT_type *) 0xF010054Cu)	/* ADC Channel Status Register 7 */
#define ADC0_CHSTAT8	(*( ADC0_CHSTAT_type *) 0xF0100550u)	/* ADC Channel Status Register 8 */
#define ADC0_CHSTAT9	(*( ADC0_CHSTAT_type *) 0xF0100554u)	/* ADC Channel Status Register 9 */
#define ADC0_CHSTAT10	(*( ADC0_CHSTAT_type *) 0xF0100558u)	/* ADC Channel Status Register 10 */
#define ADC0_CHSTAT11	(*( ADC0_CHSTAT_type *) 0xF010055Cu)	/* ADC Channel Status Register 11 */
#define ADC0_CHSTAT12	(*( ADC0_CHSTAT_type *) 0xF0100560u)	/* ADC Channel Status Register 12 */
#define ADC0_CHSTAT13	(*( ADC0_CHSTAT_type *) 0xF0100564u)	/* ADC Channel Status Register 13 */
#define ADC0_CHSTAT14	(*( ADC0_CHSTAT_type *) 0xF0100568u)	/* ADC Channel Status Register 14 */
#define ADC0_CHSTAT15	(*( ADC0_CHSTAT_type *) 0xF010056Cu)	/* ADC Channel Status Register 15 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int CHNR           : 4;
		/* const */ unsigned int                : 2;
		/* const */ unsigned int RES            : 2;
		/* const */ unsigned int EMUX           : 2;
		/* const */ unsigned int GRPS           : 1;
		/* const */ unsigned int                : 4;
		/* const */ unsigned int V              : 1;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ADC0_QUEUE0_type;
#define ADC0_QUEUE0	(*( ADC0_QUEUE0_type *) 0xF0100570u)	/* ADC Queue Status Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int SW0CRP0        : 1;
		/* const */ unsigned int SW0CRP1        : 1;
		/* const */ unsigned int SW0CRP2        : 1;
		/* const */ unsigned int SW0CRP3        : 1;
		/* const */ unsigned int SW0CRP4        : 1;
		/* const */ unsigned int SW0CRP5        : 1;
		/* const */ unsigned int SW0CRP6        : 1;
		/* const */ unsigned int SW0CRP7        : 1;
		/* const */ unsigned int SW0CRP8        : 1;
		/* const */ unsigned int SW0CRP9        : 1;
		/* const */ unsigned int SW0CRP10       : 1;
		/* const */ unsigned int SW0CRP11       : 1;
		/* const */ unsigned int SW0CRP12       : 1;
		/* const */ unsigned int SW0CRP13       : 1;
		/* const */ unsigned int SW0CRP14       : 1;
		/* const */ unsigned int SW0CRP15       : 1;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ADC0_SW0CRP_type;
#define ADC0_SW0CRP	(*( ADC0_SW0CRP_type *) 0xF0100580u)	/* ADC Software SW0 Conversion Request Pending Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int ASCRP0         : 1;
		/* const */ unsigned int ASCRP1         : 1;
		/* const */ unsigned int ASCRP2         : 1;
		/* const */ unsigned int ASCRP3         : 1;
		/* const */ unsigned int ASCRP4         : 1;
		/* const */ unsigned int ASCRP5         : 1;
		/* const */ unsigned int ASCRP6         : 1;
		/* const */ unsigned int ASCRP7         : 1;
		/* const */ unsigned int ASCRP8         : 1;
		/* const */ unsigned int ASCRP9         : 1;
		/* const */ unsigned int ASCRP10        : 1;
		/* const */ unsigned int ASCRP11        : 1;
		/* const */ unsigned int ASCRP12        : 1;
		/* const */ unsigned int ASCRP13        : 1;
		/* const */ unsigned int ASCRP14        : 1;
		/* const */ unsigned int ASCRP15        : 1;
		/* const */ unsigned int                : 15;
		/* const */ unsigned int GRPS           : 1;
	} B;
	int I;
	unsigned int U;

} ADC0_ASCRP_type;
#define ADC0_ASCRP	(*( ADC0_ASCRP_type *) 0xF0100588u)	/* ADC Auto Scan Conversion Request Pending Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int TIMER          : 14;
		/* const */ unsigned int                : 18;
	} B;
	int I;
	unsigned int U;

} ADC0_TSTAT_type;
#define ADC0_TSTAT	(*( ADC0_TSTAT_type *) 0xF01005B0u)	/* ADC Timer Status Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int CHNRCC         : 4;
		/* const */ unsigned int                : 4;
		/* const */ unsigned int CHTSCC         : 3;
		/* const */ unsigned int DATAVAL        : 1;
		/* const */ unsigned int AL             : 1;
		/* const */ unsigned int CAL            : 1;
		/* const */ unsigned int SMPL           : 1;
		/* const */ unsigned int BUSY           : 1;
		/* const */ unsigned int QLP            : 4;
		/* const */ unsigned int QF             : 1;
		/* const */ unsigned int                : 11;
	} B;
	int I;
	unsigned int U;

} ADC0_STAT_type;
#define ADC0_STAT	(*( ADC0_STAT_type *) 0xF01005B4u)	/* ADC Converter Status Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int TRP0           : 1;
		/* const */ unsigned int TRP1           : 1;
		/* const */ unsigned int TRP2           : 1;
		/* const */ unsigned int TRP3           : 1;
		/* const */ unsigned int TRP4           : 1;
		/* const */ unsigned int TRP5           : 1;
		/* const */ unsigned int TRP6           : 1;
		/* const */ unsigned int TRP7           : 1;
		/* const */ unsigned int TRP8           : 1;
		/* const */ unsigned int TRP9           : 1;
		/* const */ unsigned int TRP10          : 1;
		/* const */ unsigned int TRP11          : 1;
		/* const */ unsigned int TRP12          : 1;
		/* const */ unsigned int TRP13          : 1;
		/* const */ unsigned int TRP14          : 1;
		/* const */ unsigned int TRP15          : 1;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ADC0_TCRP_type;
#define ADC0_TCRP	(*( ADC0_TCRP_type *) 0xF01005B8u)	/* ADC Timer Conversion Request Pending Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int EXCRP0         : 1;
		/* const */ unsigned int EXCRP1         : 1;
		/* const */ unsigned int EXCRP2         : 1;
		/* const */ unsigned int EXCRP3         : 1;
		/* const */ unsigned int EXCRP4         : 1;
		/* const */ unsigned int EXCRP5         : 1;
		/* const */ unsigned int EXCRP6         : 1;
		/* const */ unsigned int EXCRP7         : 1;
		/* const */ unsigned int EXCRP8         : 1;
		/* const */ unsigned int EXCRP9         : 1;
		/* const */ unsigned int EXCRP10        : 1;
		/* const */ unsigned int EXCRP11        : 1;
		/* const */ unsigned int EXCRP12        : 1;
		/* const */ unsigned int EXCRP13        : 1;
		/* const */ unsigned int EXCRP14        : 1;
		/* const */ unsigned int EXCRP15        : 1;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ADC0_EXCRP_type;
#define ADC0_EXCRP	(*( ADC0_EXCRP_type *) 0xF01005BCu)	/* ADC External Event Conversion Request Pending Register */

typedef volatile union
{
	struct
	{ 
		unsigned int MSRCH0         : 1;
		unsigned int MSRCH1         : 1;
		unsigned int MSRCH2         : 1;
		unsigned int MSRCH3         : 1;
		unsigned int MSRCH4         : 1;
		unsigned int MSRCH5         : 1;
		unsigned int MSRCH6         : 1;
		unsigned int MSRCH7         : 1;
		unsigned int MSRCH8         : 1;
		unsigned int MSRCH9         : 1;
		unsigned int MSRCH10        : 1;
		unsigned int MSRCH11        : 1;
		unsigned int MSRCH12        : 1;
		unsigned int MSRCH13        : 1;
		unsigned int MSRCH14        : 1;
		unsigned int MSRCH15        : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ADC0_MSS0_type;
#define ADC0_MSS0	(*( ADC0_MSS0_type *) 0xF01005D0u)	/* ADC Module Service Request Status Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned int MSRT           : 1;
		unsigned int                : 1;
		unsigned int MSRQR          : 1;
		unsigned int MSRAS          : 1;
		unsigned int                : 28;
	} B;
	int I;
	unsigned int U;

} ADC0_MSS1_type;
#define ADC0_MSS1	(*( ADC0_MSS1_type *) 0xF01005D4u)	/* ADC Module Service Request Status Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int ENPT           : 1;
		unsigned int PT             : 3;
		unsigned int                : 4;
		unsigned int ENPQR          : 1;
		unsigned int PQR            : 3;
		unsigned int ENPAS          : 1;
		unsigned int PAS            : 3;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ADC0_SRNP_type;
#define ADC0_SRNP	(*( ADC0_SRNP_type *) 0xF01005DCu)	/* ADC Service Request Node Pointer Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ADC0_SRC3_type;
#define ADC0_SRC3	(*( ADC0_SRC3_type *) 0xF01005F0u)	/* ADC Service Request Control Register 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ADC0_SRC2_type;
#define ADC0_SRC2	(*( ADC0_SRC2_type *) 0xF01005F4u)	/* ADC Service Request Control Register 2 */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ADC0_SRC1_type;
#define ADC0_SRC1	(*( ADC0_SRC1_type *) 0xF01005F8u)	/* ADC Service Request Control Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} ADC0_SRC0_type;
#define ADC0_SRC0	(*( ADC0_SRC0_type *) 0xF01005FCu)	/* ADC Service Request Control Register 0 */


/* MLI LL0 */
typedef volatile union
{
	int I;
	unsigned int U;

} MLI0_ID_type;
#define MLI0_ID	(*( MLI0_ID_type *) 0xF010C008u)	/* MLI Module Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int STEP           : 10;
		unsigned int                : 1;
		unsigned int SM             : 1;
		unsigned int SC             : 2;
		unsigned int DM             : 2;
		/* const */ unsigned int RESULT         : 10;
		unsigned int                : 2;
		/* const */ unsigned int SUSACK         : 1;
		/* const */ unsigned int SUSREQ         : 1;
		unsigned int ENHW           : 1;
		unsigned int DISCLK         : 1;
	} B;
	int I;
	unsigned int U;

} MLI0_FDR_type;
#define MLI0_FDR	(*( MLI0_FDR_type *) 0xF010C00Cu)	/* MLI Fractional Divider Register */

typedef volatile union
{
	struct
	{ 
		unsigned int MOD            : 1;
		unsigned int DNT            : 1;
		unsigned int RTY            : 1;
		unsigned int                : 1;
		unsigned int MPE            : 4;
		unsigned int MNAE           : 2;
		unsigned int MDP            : 4;
		unsigned int NO             : 1;
		unsigned int TP             : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} MLI0_TCR_type;
#define MLI0_TCR	(*( MLI0_TCR_type *) 0xF010C010u)	/* Transmitter Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int RDC            : 5;
		/* const */ unsigned int APN            : 2;
		/* const */ unsigned int PE             : 1;
		/* const */ unsigned int NAE            : 1;
		/* const */ unsigned int                : 23;
	} B;
	int I;
	unsigned int U;

} MLI0_TSTATR_type;
#define MLI0_TSTATR	(*( MLI0_TSTATR_type *) 0xF010C014u)	/* Transmitter Status Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int BS             : 4;
		/* const */ unsigned int DW             : 2;
		/* const */ unsigned int AP             : 10;
		/* const */ unsigned int OP             : 1;
		/* const */ unsigned int                : 15;
	} B;
	int I;
	unsigned int U;

} MLI0_TP0STATR_type;
#define MLI0_TP0STATR	(*( MLI0_TP0STATR_type *) 0xF010C018u)	/* Transmitter Pipe 0 Status Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int BS             : 4;
		/* const */ unsigned int DW             : 2;
		/* const */ unsigned int AP             : 10;
		/* const */ unsigned int OP             : 1;
		/* const */ unsigned int                : 15;
	} B;
	int I;
	unsigned int U;

} MLI0_TP1STATR_type;
#define MLI0_TP1STATR	(*( MLI0_TP1STATR_type *) 0xF010C01Cu)	/* Transmitter Pipe 1 Status Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int BS             : 4;
		/* const */ unsigned int DW             : 2;
		/* const */ unsigned int AP             : 10;
		/* const */ unsigned int OP             : 1;
		/* const */ unsigned int                : 15;
	} B;
	int I;
	unsigned int U;

} MLI0_TP2STATR_type;
#define MLI0_TP2STATR	(*( MLI0_TP2STATR_type *) 0xF010C020u)	/* Transmitter Pipe 2 Status Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int BS             : 4;
		/* const */ unsigned int DW             : 2;
		/* const */ unsigned int AP             : 10;
		/* const */ unsigned int OP             : 1;
		/* const */ unsigned int                : 15;
	} B;
	int I;
	unsigned int U;

} MLI0_TP3STATR_type;
#define MLI0_TP3STATR	(*( MLI0_TP3STATR_type *) 0xF010C024u)	/* Transmitter Pipe 3 Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int CMDP0          : 4;
		unsigned int                : 4;
		unsigned int CMDP1          : 4;
		unsigned int                : 4;
		unsigned int CMDP2          : 4;
		unsigned int                : 4;
		unsigned int CMDP3          : 4;
		unsigned int                : 4;
	} B;
	int I;
	unsigned int U;

} MLI0_TCMDR_type;
#define MLI0_TCMDR	(*( MLI0_TCMDR_type *) 0xF010C028u)	/* Transmitter Command Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int                : 4;
		/* const */ unsigned int CV0            : 1;
		/* const */ unsigned int CV1            : 1;
		/* const */ unsigned int CV2            : 1;
		/* const */ unsigned int CV3            : 1;
		/* const */ unsigned int AV             : 1;
		/* const */ unsigned int BAV            : 1;
		/* const */ unsigned int                : 6;
		/* const */ unsigned int DV0            : 1;
		/* const */ unsigned int DV1            : 1;
		/* const */ unsigned int DV2            : 1;
		/* const */ unsigned int DV3            : 1;
		/* const */ unsigned int RP0            : 1;
		/* const */ unsigned int RP1            : 1;
		/* const */ unsigned int RP2            : 1;
		/* const */ unsigned int RP3            : 1;
		/* const */ unsigned int PN             : 2;
		/* const */ unsigned int                : 6;
	} B;
	int I;
	unsigned int U;

} MLI0_TRSTATR_type;
#define MLI0_TRSTATR	(*( MLI0_TRSTATR_type *) 0xF010C02Cu)	/* Transmitter Registers Status Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int AOFF           : 16;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} MLI0_TP0AOFR_type;
#define MLI0_TP0AOFR	(*( MLI0_TP0AOFR_type *) 0xF010C030u)	/* Transmitter Pipe 0 Address Offset Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int AOFF           : 16;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} MLI0_TP1AOFR_type;
#define MLI0_TP1AOFR	(*( MLI0_TP1AOFR_type *) 0xF010C034u)	/* Transmitter Pipe 1 Address Offset Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int AOFF           : 16;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} MLI0_TP2AOFR_type;
#define MLI0_TP2AOFR	(*( MLI0_TP2AOFR_type *) 0xF010C038u)	/* Transmitter Pipe 2 Address Offset Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int AOFF           : 16;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} MLI0_TP3AOFR_type;
#define MLI0_TP3AOFR	(*( MLI0_TP3AOFR_type *) 0xF010C03Cu)	/* Transmitter Pipe 3 Address Offset Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int DATA           : 32;
	} B;
	int I;
	unsigned int U;

} MLI0_TP0DATAR_type;
#define MLI0_TP0DATAR	(*( MLI0_TP0DATAR_type *) 0xF010C040u)	/* Transmitter Pipe 0 Data Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int DATA           : 32;
	} B;
	int I;
	unsigned int U;

} MLI0_TP1DATAR_type;
#define MLI0_TP1DATAR	(*( MLI0_TP1DATAR_type *) 0xF010C044u)	/* Transmitter Pipe 1 Data Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int DATA           : 32;
	} B;
	int I;
	unsigned int U;

} MLI0_TP2DATAR_type;
#define MLI0_TP2DATAR	(*( MLI0_TP2DATAR_type *) 0xF010C048u)	/* Transmitter Pipe 2 Data Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int DATA           : 32;
	} B;
	int I;
	unsigned int U;

} MLI0_TP3DATAR_type;
#define MLI0_TP3DATAR	(*( MLI0_TP3DATAR_type *) 0xF010C04Cu)	/* Transmitter Pipe 3 Data Register */

typedef volatile union
{
	struct
	{ 
		unsigned int DATA           : 32;
	} B;
	int I;
	unsigned int U;

} MLI0_TDRAR_type;
#define MLI0_TDRAR	(*( MLI0_TDRAR_type *) 0xF010C050u)	/* Transmitter Data Read Answer Register */

typedef volatile union
{
	struct
	{ 
		unsigned int BS             : 4;
		unsigned int ADDR           : 28;
	} B;
	int I;
	unsigned int U;

} MLI0_TP0BAR_type;
#define MLI0_TP0BAR	(*( MLI0_TP0BAR_type *) 0xF010C054u)	/* Transmitter Pipe 0 Base Address Register */

typedef volatile union
{
	struct
	{ 
		unsigned int BS             : 4;
		unsigned int ADDR           : 28;
	} B;
	int I;
	unsigned int U;

} MLI0_TP1BAR_type;
#define MLI0_TP1BAR	(*( MLI0_TP1BAR_type *) 0xF010C058u)	/* Transmitter Pipe 1 Base Address Register */

typedef volatile union
{
	struct
	{ 
		unsigned int BS             : 4;
		unsigned int ADDR           : 28;
	} B;
	int I;
	unsigned int U;

} MLI0_TP2BAR_type;
#define MLI0_TP2BAR	(*( MLI0_TP2BAR_type *) 0xF010C05Cu)	/* Transmitter Pipe 2 Base Address Register */

typedef volatile union
{
	struct
	{ 
		unsigned int BS             : 4;
		unsigned int ADDR           : 28;
	} B;
	int I;
	unsigned int U;

} MLI0_TP3BAR_type;
#define MLI0_TP3BAR	(*( MLI0_TP3BAR_type *) 0xF010C060u)	/* Transmitter Pipe 3 Base Address Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int                : 4;
		/* const */ unsigned int ADDR           : 28;
	} B;
	int I;
	unsigned int U;

} MLI0_TCBAR_type;
#define MLI0_TCBAR	(*( MLI0_TCBAR_type *) 0xF010C064u)	/* Transmitter Copy Base Address Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int DPE            : 4;
		/* const */ unsigned int CMDP3          : 4;
		/* const */ unsigned int MOD            : 1;
		/* const */ unsigned int DW             : 2;
		/* const */ unsigned int TF             : 2;
		/* const */ unsigned int PE             : 1;
		/* const */ unsigned int RPN            : 2;
		unsigned int MPE            : 4;
		unsigned int BEN            : 1;
		unsigned int                : 3;
		unsigned int RCVRST         : 1;
		unsigned int                : 7;
	} B;
	int I;
	unsigned int U;

} MLI0_RCR_type;
#define MLI0_RCR	(*( MLI0_RCR_type *) 0xF010C068u)	/* Receiver Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int                : 4;
		/* const */ unsigned int ADDR           : 28;
	} B;
	int I;
	unsigned int U;

} MLI0_RP0BAR_type;
#define MLI0_RP0BAR	(*( MLI0_RP0BAR_type *) 0xF010C06Cu)	/* Receiver Pipe 0 Base Address Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int                : 4;
		/* const */ unsigned int ADDR           : 28;
	} B;
	int I;
	unsigned int U;

} MLI0_RP1BAR_type;
#define MLI0_RP1BAR	(*( MLI0_RP1BAR_type *) 0xF010C070u)	/* Receiver Pipe 1 Base Address Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int                : 4;
		/* const */ unsigned int ADDR           : 28;
	} B;
	int I;
	unsigned int U;

} MLI0_RP2BAR_type;
#define MLI0_RP2BAR	(*( MLI0_RP2BAR_type *) 0xF010C074u)	/* Receiver Pipe 2 Base Address Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int                : 4;
		/* const */ unsigned int ADDR           : 28;
	} B;
	int I;
	unsigned int U;

} MLI0_RP3BAR_type;
#define MLI0_RP3BAR	(*( MLI0_RP3BAR_type *) 0xF010C078u)	/* Receiver Pipe 3 Base Address Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int BS             : 4;
		/* const */ unsigned int                : 2;
		/* const */ unsigned int AP             : 10;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} MLI0_RP0STATR_type;
#define MLI0_RP0STATR	(*( MLI0_RP0STATR_type *) 0xF010C07Cu)	/* Receiver Pipe 0 Status Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int BS             : 4;
		/* const */ unsigned int                : 2;
		/* const */ unsigned int AP             : 10;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} MLI0_RP1STATR_type;
#define MLI0_RP1STATR	(*( MLI0_RP1STATR_type *) 0xF010C080u)	/* Receiver Pipe 1 Status Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int BS             : 4;
		/* const */ unsigned int                : 2;
		/* const */ unsigned int AP             : 10;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} MLI0_RP2STATR_type;
#define MLI0_RP2STATR	(*( MLI0_RP2STATR_type *) 0xF010C084u)	/* Receiver Pipe 2 Status Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int BS             : 4;
		/* const */ unsigned int                : 2;
		/* const */ unsigned int AP             : 10;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} MLI0_RP3STATR_type;
#define MLI0_RP3STATR	(*( MLI0_RP3STATR_type *) 0xF010C088u)	/* Receiver Pipe 3 Status Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int ADDR           : 32;
	} B;
	int I;
	unsigned int U;

} MLI0_RADRR_type;
#define MLI0_RADRR	(*( MLI0_RADRR_type *) 0xF010C08Cu)	/* Receiver Address Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int DATA           : 32;
	} B;
	int I;
	unsigned int U;

} MLI0_RDATAR_type;
#define MLI0_RDATAR	(*( MLI0_RDATAR_type *) 0xF010C090u)	/* Receiver Data Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SCV0           : 1;
		unsigned int SCV1           : 1;
		unsigned int SCV2           : 1;
		unsigned int SCV3           : 1;
		unsigned int SMOD           : 1;
		unsigned int                : 3;
		unsigned int CDV0           : 1;
		unsigned int CDV1           : 1;
		unsigned int CDV2           : 1;
		unsigned int CDV3           : 1;
		unsigned int CCV0           : 1;
		unsigned int CCV1           : 1;
		unsigned int CCV2           : 1;
		unsigned int CCV3           : 1;
		unsigned int CMOD           : 1;
		unsigned int CBAV           : 1;
		unsigned int                : 6;
		unsigned int CAV            : 1;
		unsigned int CRPE           : 1;
		unsigned int CTPE           : 1;
		unsigned int CNAE           : 1;
		unsigned int                : 4;
	} B;
	int I;
	unsigned int U;

} MLI0_SCR_type;
#define MLI0_SCR	(*( MLI0_SCR_type *) 0xF010C094u)	/* Set Clear Register */

typedef volatile union
{
	struct
	{ 
		unsigned int NFSIE0         : 1;
		unsigned int NFSIE1         : 1;
		unsigned int NFSIE2         : 1;
		unsigned int NFSIE3         : 1;
		unsigned int CFSIE0         : 1;
		unsigned int CFSIE1         : 1;
		unsigned int CFSIE2         : 1;
		unsigned int CFSIE3         : 1;
		unsigned int PEIE           : 1;
		unsigned int TEIE           : 1;
		unsigned int                : 6;
		unsigned int NFSIR0         : 1;
		unsigned int NFSIR1         : 1;
		unsigned int NFSIR2         : 1;
		unsigned int NFSIR3         : 1;
		unsigned int CFSIR0         : 1;
		unsigned int CFSIR1         : 1;
		unsigned int CFSIR2         : 1;
		unsigned int CFSIR3         : 1;
		unsigned int PEIR           : 1;
		unsigned int TEIR           : 1;
		unsigned int                : 6;
	} B;
	int I;
	unsigned int U;

} MLI0_TIER_type;
#define MLI0_TIER	(*( MLI0_TIER_type *) 0xF010C098u)	/* Transmitter Interrupt Enable Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int NFSI0          : 1;
		/* const */ unsigned int NFSI1          : 1;
		/* const */ unsigned int NFSI2          : 1;
		/* const */ unsigned int NFSI3          : 1;
		/* const */ unsigned int CFSI0          : 1;
		/* const */ unsigned int CFSI1          : 1;
		/* const */ unsigned int CFSI2          : 1;
		/* const */ unsigned int CFSI3          : 1;
		/* const */ unsigned int PEI            : 1;
		/* const */ unsigned int TEI            : 1;
		/* const */ unsigned int                : 22;
	} B;
	int I;
	unsigned int U;

} MLI0_TISR_type;
#define MLI0_TISR	(*( MLI0_TISR_type *) 0xF010C09Cu)	/* Transmitter Interrupt Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int NFSIP0         : 3;
		unsigned int                : 1;
		unsigned int NFSIP1         : 3;
		unsigned int                : 1;
		unsigned int NFSIP2         : 3;
		unsigned int                : 1;
		unsigned int NFSIP3         : 3;
		unsigned int                : 1;
		unsigned int CFSIP          : 3;
		unsigned int                : 1;
		unsigned int PTEIP          : 3;
		unsigned int                : 9;
	} B;
	int I;
	unsigned int U;

} MLI0_TINPR_type;
#define MLI0_TINPR	(*( MLI0_TINPR_type *) 0xF010C0A0u)	/* Transmitter Interrupt Node Pointer Register */

typedef volatile union
{
	struct
	{ 
		unsigned int NFRIE          : 2;
		unsigned int CFRIE0         : 1;
		unsigned int CFRIE1         : 1;
		unsigned int CFRIE2         : 1;
		unsigned int CFRIE3         : 1;
		unsigned int ICE            : 1;
		unsigned int PEIE           : 1;
		unsigned int MPEIE          : 1;
		unsigned int DRAIE          : 1;
		unsigned int                : 6;
		unsigned int NFRIR          : 1;
		unsigned int MEIR           : 1;
		unsigned int CFRIR0         : 1;
		unsigned int CFRIR1         : 1;
		unsigned int CFRIR2         : 1;
		unsigned int CFRIR3         : 1;
		unsigned int ICER           : 1;
		unsigned int PEIR           : 1;
		unsigned int MPEIR          : 1;
		unsigned int DRAIR          : 1;
		unsigned int                : 6;
	} B;
	int I;
	unsigned int U;

} MLI0_RIER_type;
#define MLI0_RIER	(*( MLI0_RIER_type *) 0xF010C0A4u)	/* Receiver Interrupt Enable Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int NFRI           : 1;
		/* const */ unsigned int MEI            : 1;
		/* const */ unsigned int CFRI0          : 1;
		/* const */ unsigned int CFRI1          : 1;
		/* const */ unsigned int CFRI2          : 1;
		/* const */ unsigned int CFRI3          : 1;
		/* const */ unsigned int IC             : 1;
		/* const */ unsigned int PEI            : 1;
		/* const */ unsigned int MPEI           : 1;
		/* const */ unsigned int DRAI           : 1;
		/* const */ unsigned int                : 22;
	} B;
	int I;
	unsigned int U;

} MLI0_RISR_type;
#define MLI0_RISR	(*( MLI0_RISR_type *) 0xF010C0A8u)	/* Receiver Interrupt Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int NFRIP          : 3;
		unsigned int                : 1;
		unsigned int CFRIP          : 3;
		unsigned int                : 1;
		unsigned int MPPEIP         : 3;
		unsigned int                : 1;
		unsigned int DRAIP          : 3;
		unsigned int                : 17;
	} B;
	int I;
	unsigned int U;

} MLI0_RINPR_type;
#define MLI0_RINPR	(*( MLI0_RINPR_type *) 0xF010C0ACu)	/* Receiver Interrupt Node Pointer Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SIMLI0         : 1;
		unsigned int SIMLI1         : 1;
		unsigned int SIMLI2         : 1;
		unsigned int SIMLI3         : 1;
		unsigned int SIMLI4         : 1;
		unsigned int SIMLI5         : 1;
		unsigned int SIMLI6         : 1;
		unsigned int SIMLI7         : 1;
		unsigned int                : 24;
	} B;
	int I;
	unsigned int U;

} MLI0_GINTR_type;
#define MLI0_GINTR	(*( MLI0_GINTR_type *) 0xF010C0B0u)	/* MLI Global Interrupt Set Register */

typedef volatile union
{
	struct
	{ 
		unsigned int TVEA           : 1;
		unsigned int TVEB           : 1;
		unsigned int TVEC           : 1;
		unsigned int TVED           : 1;
		unsigned int TVPA           : 1;
		unsigned int TVPB           : 1;
		unsigned int TVPC           : 1;
		unsigned int TVPD           : 1;
		unsigned int TRS            : 2;
		unsigned int TRP            : 1;
		unsigned int TRE            : 1;
		unsigned int TCE            : 1;
		unsigned int TCP            : 1;
		unsigned int TDP            : 1;
		unsigned int RVE            : 1;
		unsigned int RRS            : 2;
		unsigned int RRPA           : 1;
		unsigned int RRPB           : 1;
		unsigned int RRPC           : 1;
		unsigned int RRPD           : 1;
		unsigned int RVS            : 2;
		unsigned int RVP            : 1;
		unsigned int RCS            : 2;
		unsigned int RCP            : 1;
		unsigned int RCE            : 1;
		unsigned int RDS            : 2;
		unsigned int RDP            : 1;
	} B;
	int I;
	unsigned int U;

} MLI0_OICR_type;
#define MLI0_OICR	(*( MLI0_OICR_type *) 0xF010C0B4u)	/* Output Input Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int AEN0           : 1;
		unsigned int AEN1           : 1;
		unsigned int AEN2           : 1;
		unsigned int AEN3           : 1;
		unsigned int AEN4           : 1;
		unsigned int AEN5           : 1;
		unsigned int AEN6           : 1;
		unsigned int AEN7           : 1;
		unsigned int AEN8           : 1;
		unsigned int AEN9           : 1;
		unsigned int AEN10          : 1;
		unsigned int AEN11          : 1;
		unsigned int AEN12          : 1;
		unsigned int AEN13          : 1;
		unsigned int AEN14          : 1;
		unsigned int AEN15          : 1;
		unsigned int AEN16          : 1;
		unsigned int AEN17          : 1;
		unsigned int AEN18          : 1;
		unsigned int AEN19          : 1;
		unsigned int AEN20          : 1;
		unsigned int AEN21          : 1;
		unsigned int AEN22          : 1;
		unsigned int AEN23          : 1;
		unsigned int AEN24          : 1;
		unsigned int AEN25          : 1;
		unsigned int AEN26          : 1;
		unsigned int AEN27          : 1;
		unsigned int AEN28          : 1;
		unsigned int AEN29          : 1;
		unsigned int AEN30          : 1;
		unsigned int AEN31          : 1;
	} B;
	int I;
	unsigned int U;

} MLI0_AER_type;
#define MLI0_AER	(*( MLI0_AER_type *) 0xF010C0B8u)	/* Access Enable Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SLICE0         : 5;
		unsigned int SIZE0          : 3;
		unsigned int SLICE1         : 5;
		unsigned int SIZE1          : 3;
		unsigned int SLICE2         : 5;
		unsigned int SIZE2          : 3;
		unsigned int SLICE3         : 5;
		unsigned int SIZE3          : 3;
	} B;
	int I;
	unsigned int U;

} MLI0_ARR_type;
#define MLI0_ARR	(*( MLI0_ARR_type *) 0xF010C0BCu)	/* Access Range Register */


/* MCHK */
typedef volatile union
{
	int I;
	unsigned int U;

} MCHK_ID_type;
#define MCHK_ID	(*( MCHK_ID_type *) 0xF010C208u)	/* MCHK Module Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int MCHKIN         : 32;
	} B;
	int I;
	unsigned int U;

} MCHK_IR_type;
#define MCHK_IR	(*( MCHK_IR_type *) 0xF010C210u)	/* MCHK Memory Checker Input Register */

typedef volatile union
{
	struct
	{ 
		unsigned int MCHKR          : 32;
	} B;
	int I;
	unsigned int U;

} MCHK_RR_type;
#define MCHK_RR	(*( MCHK_RR_type *) 0xF010C214u)	/* Memory Checker Result Register */

typedef volatile union
{
	struct
	{ 
		unsigned int WO             : 31;
		unsigned int                : 1;
	} B;
	int I;
	unsigned int U;

} MCHK_WR_type;
#define MCHK_WR	(*( MCHK_WR_type *) 0xF010C220u)	/* Write Register */


/* CPS */
typedef volatile union
{
	int I;
	unsigned int U;

} CPS_ID_type;
#define CPS_ID	(*( CPS_ID_type *) 0xF7E0FF08u)	/* CPS Module Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} CPU_SBSRC_type;
#define CPU_SBSRC	(*( CPU_SBSRC_type *) 0xF7E0FFBCu)	/* Software Break Service Request Control Register */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} CPU_SRC3_type;
#define CPU_SRC3	(*( CPU_SRC3_type *) 0xF7E0FFF0u)	/* CPU Service Request Control Register 3 */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} CPU_SRC2_type;
#define CPU_SRC2	(*( CPU_SRC2_type *) 0xF7E0FFF4u)	/* CPU Service Request Control Register 2 */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} CPU_SRC1_type;
#define CPU_SRC1	(*( CPU_SRC1_type *) 0xF7E0FFF8u)	/* CPU Service Request Control Register 1 */

typedef volatile union
{
	struct
	{ 
		unsigned int SRPN           : 8;
		unsigned int                : 2;
		unsigned int TOS            : 1;
		unsigned int                : 1;
		unsigned int SRE            : 1;
		/* const */ unsigned int SRR            : 1;
		unsigned int CLRR           : 1;
		unsigned int SETR           : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} CPU_SRC0_type;
#define CPU_SRC0	(*( CPU_SRC0_type *) 0xF7E0FFFCu)	/* CPU Service Request Control Register 0 */


/* PMU LL */
typedef volatile union
{
	int I;
	unsigned int U;

} PMU_ID_type;
#define PMU_ID	(*( PMU_ID_type *) 0xF8000508u)	/* PMU Module Identification Register (LL) */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 1;
		unsigned int OBASE          : 12;
		unsigned int                : 15;
		/* const */ unsigned int RC0            : 1;
		/* const */ unsigned int RC1            : 1;
		/* const */ unsigned int IEMS           : 1;
		unsigned int OVEN           : 1;
	} B;
	int I;
	unsigned int U;

} PMU_RABR_type;
#define PMU_RABR0	(*( PMU_RABR_type *) 0xF8000520u)	/* Redirected Address Base Register 0 */
#define PMU_RABR1	(*( PMU_RABR_type *) 0xF800052Cu)	/* Redirected Address Base Register 1 */
#define PMU_RABR2	(*( PMU_RABR_type *) 0xF8000538u)	/* Redirected Address Base Register 2 */
#define PMU_RABR3	(*( PMU_RABR_type *) 0xF8000544u)	/* Redirected Address Base Register 3 */
#define PMU_RABR4	(*( PMU_RABR_type *) 0xF8000550u)	/* Redirected Address Base Register 4 */
#define PMU_RABR5	(*( PMU_RABR_type *) 0xF800055Cu)	/* Redirected Address Base Register 5 */
#define PMU_RABR6	(*( PMU_RABR_type *) 0xF8000568u)	/* Redirected Address Base Register 6 */
#define PMU_RABR7	(*( PMU_RABR_type *) 0xF8000574u)	/* Redirected Address Base Register 7 */
#define PMU_RABR8	(*( PMU_RABR_type *) 0xF8000580u)	/* Redirected Address Base Register 8 */
#define PMU_RABR9	(*( PMU_RABR_type *) 0xF800058Cu)	/* Redirected Address Base Register 9 */
#define PMU_RABR10	(*( PMU_RABR_type *) 0xF8000598u)	/* Redirected Address Base Register 10 */
#define PMU_RABR11	(*( PMU_RABR_type *) 0xF80005A4u)	/* Redirected Address Base Register 11 */
#define PMU_RABR12	(*( PMU_RABR_type *) 0xF80005B0u)	/* Redirected Address Base Register 12 */
#define PMU_RABR13	(*( PMU_RABR_type *) 0xF80005BCu)	/* Redirected Address Base Register 13 */
#define PMU_RABR14	(*( PMU_RABR_type *) 0xF80005C8u)	/* Redirected Address Base Register 14 */
#define PMU_RABR15	(*( PMU_RABR_type *) 0xF80005D4u)	/* Redirected Address Base Register 15 */

typedef volatile union
{
	struct
	{ 
		unsigned int                : 1;
		unsigned int TBASE          : 27;
		unsigned int TSEG           : 4;
	} B;
	int I;
	unsigned int U;

} PMU_OTAR_type;
#define PMU_OTAR0	(*( PMU_OTAR_type *) 0xF8000524u)	/* Overlay Target Address Register 0 */
#define PMU_OTAR1	(*( PMU_OTAR_type *) 0xF8000530u)	/* Overlay Target Address Register 1 */
#define PMU_OTAR2	(*( PMU_OTAR_type *) 0xF800053Cu)	/* Overlay Target Address Register 2 */
#define PMU_OTAR3	(*( PMU_OTAR_type *) 0xF8000548u)	/* Overlay Target Address Register 3 */
#define PMU_OTAR4	(*( PMU_OTAR_type *) 0xF8000554u)	/* Overlay Target Address Register 4 */
#define PMU_OTAR5	(*( PMU_OTAR_type *) 0xF8000560u)	/* Overlay Target Address Register 5 */
#define PMU_OTAR6	(*( PMU_OTAR_type *) 0xF800056Cu)	/* Overlay Target Address Register 6 */
#define PMU_OTAR7	(*( PMU_OTAR_type *) 0xF8000578u)	/* Overlay Target Address Register 7 */
#define PMU_OTAR8	(*( PMU_OTAR_type *) 0xF8000584u)	/* Overlay Target Address Register 8 */
#define PMU_OTAR9	(*( PMU_OTAR_type *) 0xF8000590u)	/* Overlay Target Address Register 9 */
#define PMU_OTAR10	(*( PMU_OTAR_type *) 0xF800059Cu)	/* Overlay Target Address Register 10 */
#define PMU_OTAR11	(*( PMU_OTAR_type *) 0xF80005A8u)	/* Overlay Target Address Register 11 */
#define PMU_OTAR12	(*( PMU_OTAR_type *) 0xF80005B4u)	/* Overlay Target Address Register 12 */
#define PMU_OTAR13	(*( PMU_OTAR_type *) 0xF80005C0u)	/* Overlay Target Address Register 13 */
#define PMU_OTAR14	(*( PMU_OTAR_type *) 0xF80005CCu)	/* Overlay Target Address Register 14 */
#define PMU_OTAR15	(*( PMU_OTAR_type *) 0xF80005D8u)	/* Overlay Target Address Register 15 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int                : 1;
		unsigned int OMASK          : 8;
		/* const */ unsigned int ONE            : 19;
		/* const */ unsigned int                : 4;
	} B;
	int I;
	unsigned int U;

} PMU_OMASK_type;
#define PMU_OMASK0	(*( PMU_OMASK_type *) 0xF8000528u)	/* Overlay Mask Register 0 */
#define PMU_OMASK1	(*( PMU_OMASK_type *) 0xF8000534u)	/* Overlay Mask Register 1 */
#define PMU_OMASK2	(*( PMU_OMASK_type *) 0xF8000540u)	/* Overlay Mask Register 2 */
#define PMU_OMASK3	(*( PMU_OMASK_type *) 0xF800054Cu)	/* Overlay Mask Register 3 */
#define PMU_OMASK4	(*( PMU_OMASK_type *) 0xF8000558u)	/* Overlay Mask Register 4 */
#define PMU_OMASK5	(*( PMU_OMASK_type *) 0xF8000564u)	/* Overlay Mask Register 5 */
#define PMU_OMASK6	(*( PMU_OMASK_type *) 0xF8000570u)	/* Overlay Mask Register 6 */
#define PMU_OMASK7	(*( PMU_OMASK_type *) 0xF800057Cu)	/* Overlay Mask Register 7 */
#define PMU_OMASK8	(*( PMU_OMASK_type *) 0xF8000588u)	/* Overlay Mask Register 8 */
#define PMU_OMASK9	(*( PMU_OMASK_type *) 0xF8000594u)	/* Overlay Mask Register 9 */
#define PMU_OMASK10	(*( PMU_OMASK_type *) 0xF80005A0u)	/* Overlay Mask Register 10 */
#define PMU_OMASK11	(*( PMU_OMASK_type *) 0xF80005ACu)	/* Overlay Mask Register 11 */
#define PMU_OMASK12	(*( PMU_OMASK_type *) 0xF80005B8u)	/* Overlay Mask Register 12 */
#define PMU_OMASK13	(*( PMU_OMASK_type *) 0xF80005C4u)	/* Overlay Mask Register 13 */
#define PMU_OMASK14	(*( PMU_OMASK_type *) 0xF80005D0u)	/* Overlay Mask Register 14 */
#define PMU_OMASK15	(*( PMU_OMASK_type *) 0xF80005DCu)	/* Overlay Mask Register 15 */


/* FLASH LL */
typedef volatile union
{
	int I;
	unsigned int U;

} FLASH_ID_type;
#define FLASH_ID	(*( FLASH_ID_type *) 0xF8002008u)	/* Flash Module Identification Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int PBUSY          : 1;
		/* const */ unsigned int FABUSY         : 1;
		/* const */ unsigned int D0BUSY         : 1;
		/* const */ unsigned int D1BUSY         : 1;
		/* const */ unsigned int PROG           : 1;
		/* const */ unsigned int ERASE          : 1;
		/* const */ unsigned int PFPAGE         : 1;
		/* const */ unsigned int DFPAGE         : 1;
		/* const */ unsigned int PFOPER         : 1;
		/* const */ unsigned int DFOPER         : 1;
		/* const */ unsigned int SQER           : 1;
		/* const */ unsigned int PROER          : 1;
		/* const */ unsigned int PFSBER         : 1;
		/* const */ unsigned int DFSBER         : 1;
		/* const */ unsigned int PFDBER         : 1;
		/* const */ unsigned int DFDBER         : 1;
		/* const */ unsigned int PROIN          : 1;
		/* const */ unsigned int                : 1;
		/* const */ unsigned int RPROIN         : 1;
		/* const */ unsigned int RPRODIS        : 1;
		/* const */ unsigned int                : 1;
		/* const */ unsigned int WPROIN0        : 1;
		/* const */ unsigned int WPROIN1        : 1;
		/* const */ unsigned int WPROIN2        : 1;
		/* const */ unsigned int                : 1;
		/* const */ unsigned int WPRODIS0       : 1;
		/* const */ unsigned int WPRODIS1       : 1;
		/* const */ unsigned int                : 1;
		/* const */ unsigned int SLM            : 1;
		/* const */ unsigned int                : 1;
		/* const */ unsigned int X              : 1;
		/* const */ unsigned int VER            : 1;
	} B;
	int I;
	unsigned int U;

} FLASH_FSR_type;
#define FLASH_FSR	(*( FLASH_FSR_type *) 0xF8002010u)	/* Flash Status Register */

typedef volatile union
{
	struct
	{ 
		unsigned int WSPFLASH       : 3;
		unsigned int WSECPF         : 1;
		unsigned int WSWLHIT        : 3;
		unsigned int                : 1;
		unsigned int WSDFLASH       : 3;
		unsigned int WSECDF         : 1;
		unsigned int                : 2;
		unsigned int ESLDIS         : 1;
		unsigned int SLEEP          : 1;
		/* const */ unsigned int RPA            : 1;
		unsigned int DCF            : 1;
		unsigned int DDF            : 1;
		unsigned int DDFDBG         : 1;
		unsigned int DDFDMA         : 1;
		unsigned int DDFPCP         : 1;
		unsigned int                : 3;
		unsigned int SQERM          : 1;
		unsigned int PROERM         : 1;
		unsigned int PFSBERM        : 1;
		unsigned int DFSBERM        : 1;
		unsigned int PFDBERM        : 1;
		unsigned int DFDBERM        : 1;
		unsigned int EOBM           : 1;
	} B;
	int I;
	unsigned int U;

} FLASH_FCON_type;
#define FLASH_FCON	(*( FLASH_FCON_type *) 0xF8002014u)	/* Flash Configuration Register */

typedef volatile union
{
	struct
	{ 
		unsigned int MARGIN0        : 2;
		unsigned int MARGIN1        : 2;
		unsigned int                : 11;
		unsigned int TRAPDIS        : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} FLASH_MARP_type;
#define FLASH_MARP	(*( FLASH_MARP_type *) 0xF8002018u)	/* Margin Control Register PFlash */

typedef volatile union
{
	struct
	{ 
		unsigned int MARGIN0        : 2;
		unsigned int MARGIN1        : 2;
		unsigned int BNKSEL         : 1;
		unsigned int                : 10;
		unsigned int TRAPDIS        : 1;
		unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} FLASH_MARD_type;
#define FLASH_MARD	(*( FLASH_MARD_type *) 0xF800201Cu)	/* Margin Control Register DFlash */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int S0L            : 1;
		/* const */ unsigned int S1L            : 1;
		/* const */ unsigned int S2L            : 1;
		/* const */ unsigned int S3L            : 1;
		/* const */ unsigned int S4L            : 1;
		/* const */ unsigned int S5L            : 1;
		/* const */ unsigned int S6L            : 1;
		/* const */ unsigned int S7L            : 1;
		/* const */ unsigned int S8L            : 1;
		/* const */ unsigned int S9L            : 1;
		/* const */ unsigned int S10L           : 1;
		/* const */ unsigned int                : 4;
		/* const */ unsigned int RPRO           : 1;
		/* const */ unsigned int                : 16;
	} B;
	int I;
	unsigned int U;

} FLASH_PROCON0_type;
#define FLASH_PROCON0	(*( FLASH_PROCON0_type *) 0xF8002020u)	/* Flash Protection Configuration User 0 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int S0L            : 1;
		/* const */ unsigned int S1L            : 1;
		/* const */ unsigned int S2L            : 1;
		/* const */ unsigned int S3L            : 1;
		/* const */ unsigned int S4L            : 1;
		/* const */ unsigned int S5L            : 1;
		/* const */ unsigned int S6L            : 1;
		/* const */ unsigned int S7L            : 1;
		/* const */ unsigned int S8L            : 1;
		/* const */ unsigned int S9L            : 1;
		/* const */ unsigned int S10L           : 1;
		/* const */ unsigned int                : 21;
	} B;
	int I;
	unsigned int U;

} FLASH_PROCON1_type;
#define FLASH_PROCON1	(*( FLASH_PROCON1_type *) 0xF8002024u)	/* Flash Protection Configuration User 1 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int S0L            : 1;
		/* const */ unsigned int S1L            : 1;
		/* const */ unsigned int S2L            : 1;
		/* const */ unsigned int S3L            : 1;
		/* const */ unsigned int S4L            : 1;
		/* const */ unsigned int S5L            : 1;
		/* const */ unsigned int S6L            : 1;
		/* const */ unsigned int S7L            : 1;
		/* const */ unsigned int S8L            : 1;
		/* const */ unsigned int S9L            : 1;
		/* const */ unsigned int S10L           : 1;
		/* const */ unsigned int                : 21;
	} B;
	int I;
	unsigned int U;

} FLASH_PROCON2_type;
#define FLASH_PROCON2	(*( FLASH_PROCON2_type *) 0xF8002028u)	/* Flash Protection Configuration User 2 */


/* DMI */
typedef volatile union
{
	int I;
	unsigned int U;

} DMI_ID_type;
#define DMI_ID	(*( DMI_ID_type *) 0xF87FFC08u)	/* DMI Module Identification Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int DCSZ           : 2;
		/* const */ unsigned int                : 2;
		/* const */ unsigned int DMEMSZ         : 1;
		/* const */ unsigned int                : 27;
	} B;
	int I;
	unsigned int U;

} DMI_CON_type;
#define DMI_CON	(*( DMI_CON_type *) 0xF87FFC10u)	/* DMI Control Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int LRESTF         : 1;
		/* const */ unsigned int                : 1;
		/* const */ unsigned int LBESTF         : 1;
		/* const */ unsigned int                : 29;
	} B;
	int I;
	unsigned int U;

} DMI_STR_type;
#define DMI_STR	(*( DMI_STR_type *) 0xF87FFC18u)	/* DMI Synchronous Trap Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int                : 1;
		/* const */ unsigned int SREATF         : 1;
		/* const */ unsigned int                : 1;
		/* const */ unsigned int SBEATF         : 1;
		/* const */ unsigned int                : 28;
	} B;
	int I;
	unsigned int U;

} DMI_ATR_type;
#define DMI_ATR	(*( DMI_ATR_type *) 0xF87FFC20u)	/* DMI Asynchronous Trap Register */

typedef volatile union
{
	struct
	{ 
		unsigned int DC2SPR         : 1;
		unsigned int                : 31;
	} B;
	int I;
	unsigned int U;

} DMI_CON1_type;
#define DMI_CON1	(*( DMI_CON1_type *) 0xF87FFC28u)	/* DMI Control Register 1 */

#define DMU_CON	DMI_CON

/* PMI */
typedef volatile union
{
	int I;
	unsigned int U;

} PMI_ID_type;
#define PMI_ID	(*( PMI_ID_type *) 0xF87FFD08u)	/* PMI Module Identification Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 CC2SPR         : 1;	/* Code Cache Memory to SPR */
		unsigned __sfrbit32 CCBYP          : 1;	/* Instruction Cache Bypass */
		unsigned __sfrbit32                : 30;
	} B;
	int I;
	unsigned int U;

} PMI_CON0_type;
#define PMI_CON0	(*( PMI_CON0_type *) 0xF87FFD10u)	/* PMI Control Register 0 */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 CCINV          : 1;
		unsigned __sfrbit32                : 31;
	} B;
	int I;
	unsigned int U;

} PMI_CON1_type;
#define PMI_CON1	(*( PMI_CON1_type *) 0xF87FFD14u)	/* PMI Control Register 1 */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 PCSZ           : 2;	/* 8KB Instruction cache */
		/* const */ unsigned __sfrbit32                : 2;
		/* const */ unsigned __sfrbit32 PMEMSZ         : 3;	/* 24KB Program memory */
		/* const */ unsigned __sfrbit32                : 25;
	} B;
	int I;
	unsigned int U;

} PMI_CON2_type;
#define PMI_CON2	(*( PMI_CON2_type *) 0xF87FFD18u)	/* PMI Control Register 2 */


/* LBCU LL */
typedef volatile union
{
	int I;
	unsigned int U;

} LBCU_ID_type;
#define LBCU_ID	(*( LBCU_ID_type *) 0xF87FFE08u)	/* LBCU Module Identification Register */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 LEC            : 1;
		/* const */ unsigned __sfrbit32                : 3;
		/* const */ unsigned __sfrbit32 FPITAG         : 4;
		/* const */ unsigned __sfrbit32                : 7;
		/* const */ unsigned __sfrbit32 LOC            : 1;
		/* const */ unsigned __sfrbit32 ACK            : 3;
		/* const */ unsigned __sfrbit32 UIS            : 1;
		/* const */ unsigned __sfrbit32                : 1;
		/* const */ unsigned __sfrbit32 SVM            : 1;
		/* const */ unsigned __sfrbit32 WR             : 1;
		/* const */ unsigned __sfrbit32 RD             : 1;
		/* const */ unsigned __sfrbit32 TAG            : 3;
		/* const */ unsigned __sfrbit32                : 1;
		/* const */ unsigned __sfrbit32 OPC            : 4;
	} B;
	int I;
	unsigned int U;

} LBCU_LEATT_type;
#define LBCU_LEATT	(*( LBCU_LEATT_type *) 0xF87FFE20u)	/* LMB Error Attributes Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 LEADDR         : 32;
	} B;
	int I;
	unsigned int U;

} LBCU_LEADDR_type;
#define LBCU_LEADDR	(*( LBCU_LEADDR_type *) 0xF87FFE24u)	/* LMB Error Addres Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned __sfrbit32 LEDAT          : 32;
	} B;
	int I;
	unsigned int U;

} LBCU_LEDATL_type;
#define LBCU_LEDATL	(*( LBCU_LEDATL_type *) 0xF87FFE28u)	/* LMB Error Data Register (32 LSB's) */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int LEDAT          : 32;
	} B;
	int I;
	unsigned int U;

} LBCU_LEDATH_type;
#define LBCU_LEDATH	(*( LBCU_LEDATH_type *) 0xF87FFE2Cu)	/* LMB Error Data Register (32 MSB's) */

typedef volatile union
{
	struct
	{ 
		unsigned __sfrbit32 SRPN           : 8;
		unsigned __sfrbit32                : 2;
		/* const */ unsigned __sfrbit32 TOS            : 2;
		unsigned __sfrbit32 SRE            : 1;
		/* const */ unsigned __sfrbit32 SRR            : 1;
		unsigned __sfrbit32 CLRR           : 1;
		unsigned __sfrbit32 SETR           : 1;
		unsigned __sfrbit32                : 16;
	} B;
	int I;
	unsigned int U;

} LBCU_SRC_type;
#define LBCU_SRC	(*( LBCU_SRC_type *) 0xF87FFEFCu)	/* PBCU Service Request Control Register */


/* LFI */
typedef volatile union
{
	int I;
	unsigned int U;

} LFI_ID_type;
#define LFI_ID	(*( LFI_ID_type *) 0xF87FFF08u)	/* LFI Module Identification Register */

typedef volatile union
{
	struct
	{ 
		/* const */ unsigned int                : 4;
		/* const */ unsigned int LTAG           : 3;
		/* const */ unsigned int                : 1;
		/* const */ unsigned int FTAG           : 4;
		/* const */ unsigned int                : 20;
	} B;
	int I;
	unsigned int U;

} LFI_CON_type;
#define LFI_CON	(*( LFI_CON_type *) 0xF87FFF10u)	/* LFI Configuration Register */

#endif /*_REGTC1163_H*/
