============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.13-s093_1
  Generated on:           Nov 30 2025  09:03:11 pm
  Module:                 I2CAndMemory
  Library domain:         PVT_1_80_V_WC_TC
    Domain index:         0
    Technology libraries: D_CELLS_HD_LPMOS_slow_1_62V_175C 3.0.0
                          IO_CELLS_3V_LPMOS_slow_1_62V_3_00V_175C 2.1.0
  Library domain:         PVT_1_80_V_TYP_TC
    Domain index:         1
    Technology libraries: D_CELLS_HD_LPMOS_typ_1_80V_25C 3.0.0
                          IO_CELLS_3V_LPMOS_typ_1_80V_3_30V_25C 2.1.0
  Library domain:         PVT_1_80_V_BC_TC
    Domain index:         2
    Technology libraries: D_CELLS_HD_LPMOS_fast_1_98V_m40C 3.0.0
                          IO_CELLS_3V_LPMOS_fast_1_98V_3_60V_m40C 2.1.0
  Operating conditions:   slow_1_62V_175C 
  Operating conditions:   typ_1_80V_25C 
  Operating conditions:   fast_1_98V_m40C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

-------------------------------------------------------------------------------
Inputs without clocked external delays

The following primary inputs have no clocked external delays in mode            
'PVT_1_80_V_BC_VIEW'.  As a result the timing paths leading from the ports have 
no timing constraints derived from clock waveforms.  The'external_delay'        
command is used to create new external delays.                                  

port:I2CAndMemory/scan_in
port:I2CAndMemory/se
port:I2CAndMemory/test_mode
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without clocked external delays

The following primary outputs have no clocked external delays in mode           
'PVT_1_80_V_BC_VIEW'.  As a result the timing paths leading to the ports have   
no timing constraints derived from clock waveforms.  The'external_delay'        
command is used to create new external delays.                                  

port:I2CAndMemory/scan_out
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without external driver/transition

The following primary inputs have no external driver or input transition set.   
As a result the transition on the ports will be assumed as zero. The            
'external_driver' attribute is used to add and external driver or the           
'fixed_slew' attribute to add an external transition.                           

port:I2CAndMemory/scan_in
port:I2CAndMemory/se
port:I2CAndMemory/test_mode
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without external load

The following primary outputs have no external load set. As a result the load   
on the ports will be assumed as zero. The 'external_pin_cap' attribute is used  
to add and external pin cap.                                                    

port:I2CAndMemory/scan_out
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                     0
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Pins/ports with conflicting case constants                       0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           3
 Outputs without clocked external delays                          1
 Inputs without external driver/transition                        3
 Outputs without external load                                    1
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:          8
============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.13-s093_1
  Generated on:           Nov 30 2025  09:03:11 pm
  Module:                 I2CAndMemory
  Library domain:         PVT_1_80_V_WC_TC
    Domain index:         0
    Technology libraries: D_CELLS_HD_LPMOS_slow_1_62V_175C 3.0.0
                          IO_CELLS_3V_LPMOS_slow_1_62V_3_00V_175C 2.1.0
  Library domain:         PVT_1_80_V_TYP_TC
    Domain index:         1
    Technology libraries: D_CELLS_HD_LPMOS_typ_1_80V_25C 3.0.0
                          IO_CELLS_3V_LPMOS_typ_1_80V_3_30V_25C 2.1.0
  Library domain:         PVT_1_80_V_BC_TC
    Domain index:         2
    Technology libraries: D_CELLS_HD_LPMOS_fast_1_98V_m40C 3.0.0
                          IO_CELLS_3V_LPMOS_fast_1_98V_3_60V_m40C 2.1.0
  Operating conditions:   slow_1_62V_175C 
  Operating conditions:   typ_1_80V_25C 
  Operating conditions:   fast_1_98V_m40C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

-------------------------------------------------------------------------------
Inputs without clocked external delays

The following primary inputs have no clocked external delays in mode            
'PVT_1_80_V_TYP_VIEW'.  As a result the timing paths leading from the ports     
have no timing constraints derived from clock waveforms.  The'external_delay'   
command is used to create new external delays.                                  

port:I2CAndMemory/scan_in
port:I2CAndMemory/se
port:I2CAndMemory/test_mode
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without clocked external delays

The following primary outputs have no clocked external delays in mode           
'PVT_1_80_V_TYP_VIEW'.  As a result the timing paths leading to the ports have  
no timing constraints derived from clock waveforms.  The'external_delay'        
command is used to create new external delays.                                  

port:I2CAndMemory/scan_out
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without external driver/transition

The following primary inputs have no external driver or input transition set.   
As a result the transition on the ports will be assumed as zero. The            
'external_driver' attribute is used to add and external driver or the           
'fixed_slew' attribute to add an external transition.                           

port:I2CAndMemory/scan_in
port:I2CAndMemory/se
port:I2CAndMemory/test_mode
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without external load

The following primary outputs have no external load set. As a result the load   
on the ports will be assumed as zero. The 'external_pin_cap' attribute is used  
to add and external pin cap.                                                    

port:I2CAndMemory/scan_out
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                     0
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Pins/ports with conflicting case constants                       0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           3
 Outputs without clocked external delays                          1
 Inputs without external driver/transition                        3
 Outputs without external load                                    1
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:          8
============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.13-s093_1
  Generated on:           Nov 30 2025  09:03:11 pm
  Module:                 I2CAndMemory
  Library domain:         PVT_1_80_V_WC_TC
    Domain index:         0
    Technology libraries: D_CELLS_HD_LPMOS_slow_1_62V_175C 3.0.0
                          IO_CELLS_3V_LPMOS_slow_1_62V_3_00V_175C 2.1.0
  Library domain:         PVT_1_80_V_TYP_TC
    Domain index:         1
    Technology libraries: D_CELLS_HD_LPMOS_typ_1_80V_25C 3.0.0
                          IO_CELLS_3V_LPMOS_typ_1_80V_3_30V_25C 2.1.0
  Library domain:         PVT_1_80_V_BC_TC
    Domain index:         2
    Technology libraries: D_CELLS_HD_LPMOS_fast_1_98V_m40C 3.0.0
                          IO_CELLS_3V_LPMOS_fast_1_98V_3_60V_m40C 2.1.0
  Operating conditions:   slow_1_62V_175C 
  Operating conditions:   typ_1_80V_25C 
  Operating conditions:   fast_1_98V_m40C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

-------------------------------------------------------------------------------
Inputs without clocked external delays

The following primary inputs have no clocked external delays in mode            
'PVT_1_80_V_WC_VIEW'.  As a result the timing paths leading from the ports have 
no timing constraints derived from clock waveforms.  The'external_delay'        
command is used to create new external delays.                                  

port:I2CAndMemory/scan_in
port:I2CAndMemory/se
port:I2CAndMemory/test_mode
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without clocked external delays

The following primary outputs have no clocked external delays in mode           
'PVT_1_80_V_WC_VIEW'.  As a result the timing paths leading to the ports have   
no timing constraints derived from clock waveforms.  The'external_delay'        
command is used to create new external delays.                                  

port:I2CAndMemory/scan_out
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without external driver/transition

The following primary inputs have no external driver or input transition set.   
As a result the transition on the ports will be assumed as zero. The            
'external_driver' attribute is used to add and external driver or the           
'fixed_slew' attribute to add an external transition.                           

port:I2CAndMemory/scan_in
port:I2CAndMemory/se
port:I2CAndMemory/test_mode
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without external load

The following primary outputs have no external load set. As a result the load   
on the ports will be assumed as zero. The 'external_pin_cap' attribute is used  
to add and external pin cap.                                                    

port:I2CAndMemory/scan_out
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                     0
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Pins/ports with conflicting case constants                       0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           3
 Outputs without clocked external delays                          1
 Inputs without external driver/transition                        3
 Outputs without external load                                    1
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:          8

