set_property PACKAGE_PIN M15 [get_ports SPI_0_0_io0_io]
set_property PACKAGE_PIN N15 [get_ports SPI_0_0_sck_io]
set_property PACKAGE_PIN P15 [get_ports SPI_0_0_ss_io]
set_property IOSTANDARD LVCMOS33 [get_ports SPI_0_0_io0_io]
set_property IOSTANDARD LVCMOS33 [get_ports SPI_0_0_sck_io]
set_property IOSTANDARD LVCMOS33 [get_ports SPI_0_0_ss_io]
set_property PACKAGE_PIN R15 [get_ports {GPIO_0_0_tri_io[0]}]
set_property PACKAGE_PIN L16 [get_ports {GPIO_0_0_tri_io[1]}]
set_property PACKAGE_PIN T16 [get_ports {GPIO_0_0_tri_io[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GPIO_0_0_tri_io[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GPIO_0_0_tri_io[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GPIO_0_0_tri_io[0]}]

# PL CONSTRAINTS
set_property PACKAGE_PIN K21 [get_ports key_input]
set_property PACKAGE_PIN P20 [get_ports key_output]
set_property IOSTANDARD LVCMOS33 [get_ports key_input]
set_property IOSTANDARD LVCMOS33 [get_ports key_output]


set_property PACKAGE_PIN J20 [get_ports {GPIO_0_0_tri_io[4]}]
set_property PACKAGE_PIN P21 [get_ports {GPIO_0_0_tri_io[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GPIO_0_0_tri_io[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GPIO_0_0_tri_io[3]}]
