<?xml version="1.0" encoding="UTF-8"?>
<module id="TAC_SGCP" HW_revision="" XML_version="1" description="">
  <!-- csl_sgcp_cfgregs -->
  <register id="spm_spm_dpch_w0" offset="0x00000" width="32" description="(1 of 512, stride 32)">
    <bitfield id="init_cm_type_bit0" width="1" begin="31" end="31" description="" rwaccess="RW" />
    <bitfield id="sl_for_id" width="5" begin="30" end="26" description="" rwaccess="RW" />
    <bitfield id="initfr_lastslot_bit" width="1" begin="25" end="25" description="" rwaccess="RW" />
    <bitfield id="mod_scheme" width="2" begin="24" end="23" description="" rwaccess="RW" />
    <bitfield id="txoffset" width="8" begin="22" end="15" description="" rwaccess="RW" />
    <bitfield id="tcell" width="11" begin="14" end="4" description="" rwaccess="RW" />
    <bitfield id="channel_kind" width="4" begin="3" end="0" description="" rwaccess="RW" />
  </register>
  <register id="spm_spm_dpch_w1" offset="0x00004" width="32" description="(1 of 512, stride 32)">
    <bitfield id="init_cm_type_bit1" width="1" begin="31" end="31" description="" rwaccess="RW" />
    <bitfield id="div_mode" width="2" begin="30" end="29" description="" rwaccess="RW" />
    <bitfield id="alt_scr_code_flg" width="1" begin="28" end="28" description="" rwaccess="RW" />
    <bitfield id="stream_pair_id" width="6" begin="27" end="22" description="" rwaccess="RW" />
    <bitfield id="channel_code_id" width="9" begin="21" end="13" description="" rwaccess="RW" />
    <bitfield id="scr_code_id" width="13" begin="12" end="0" description="" rwaccess="RW" />
  </register>
  <register id="spm_spm_dpch_w2" offset="0x00008" width="32" description="(1 of 512, stride 32)">
    <bitfield id="msg_master" width="1" begin="31" end="31" description="" rwaccess="RW" />
    <bitfield id="fetch_master" width="1" begin="30" end="30" description="" rwaccess="RW" />
    <bitfield id="sym_ib_id" width="9" begin="29" end="21" description="" rwaccess="RW" />
    <bitfield id="bf_ena" width="1" begin="20" end="20" description="" rwaccess="RW" />
    <bitfield id="bf_rl_id" width="3" begin="19" end="17" description="" rwaccess="RW" />
    <bitfield id="bf_rls_id" width="7" begin="16" end="10" description="" rwaccess="RW" />
    <bitfield id="msg_rl_id" width="3" begin="9" end="7" description="" rwaccess="RW" />
    <bitfield id="msg_rls_id" width="7" begin="6" end="0" description="" rwaccess="RW" />
  </register>
  <register id="spm_spm_dpch_w3" offset="0x0000c" width="32" description="(1 of 512, stride 32)">
    <bitfield id="even_frame_ptr" width="32" begin="31" end="0" description="" rwaccess="RW" />
  </register>
  <register id="spm_spm_dpch_w4" offset="0x00010" width="32" description="(1 of 512, stride 32)">
    <bitfield id="odd_frame_ptr" width="32" begin="31" end="0" description="" rwaccess="RW" />
  </register>
  <register id="spm_spm_dpch_w5" offset="0x00014" width="32" description="(1 of 512, stride 32)">
    <bitfield id="dtx_flag1" width="1" begin="31" end="31" description="" rwaccess="RW" />
    <bitfield id="slot_mask1" width="15" begin="30" end="16" description="" rwaccess="RW" />
    <bitfield id="dtx_flag0" width="1" begin="15" end="15" description="" rwaccess="RW" />
    <bitfield id="slot_mask0" width="15" begin="14" end="0" description="" rwaccess="RW" />
  </register>
  <register id="spm_spm_dpch_w6" offset="0x00018" width="32" description="(1 of 512, stride 32)">
    <bitfield id="next_blk_ptr0" width="29" begin="31" end="3" description="" rwaccess="RW" />
    <bitfield id="cm_type0" width="2" begin="1" end="0" description="" rwaccess="RW" />
  </register>
  <register id="spm_spm_dpch_w7" offset="0x0001c" width="32" description="(1 of 512, stride 32)">
    <bitfield id="next_blk_ptr1" width="29" begin="31" end="3" description="" rwaccess="RW" />
    <bitfield id="cm_type1" width="2" begin="1" end="0" description="" rwaccess="RW" />
  </register>
  <register id="dl_tpc_ctl_dl_tpc_w00" offset="0x04000" width="32" description="(1 of 128, stride 128)">
    <bitfield id="msg_flg" width="1" begin="8" end="8" description="" rwaccess="RW" />
    <bitfield id="delta_gain" width="8" begin="7" end="0" description="" rwaccess="RW" />
  </register>
  <register id="dl_tpc_ctl_dl_tpc_w01" offset="0x04004" width="32" description="(1 of 128, stride 128)">
    <bitfield id="msg2_flg" width="1" begin="24" end="24" description="" rwaccess="RW" />
    <bitfield id="pcurr" width="8" begin="23" end="16" description="" rwaccess="RW" />
    <bitfield id="psir" width="10" begin="9" end="0" description="" rwaccess="RW" />
  </register>
  <register id="dl_tpc_ctl_dl_tpc_w02" offset="0x04008" width="32" description="(1 of 128, stride 128)">
    <bitfield id="rl_id" width="3" begin="22" end="20" description="" rwaccess="RW" />
    <bitfield id="cpm_gen_flag" width="1" begin="19" end="19" description="" rwaccess="RW" />
    <bitfield id="acc_clr_only" width="1" begin="18" end="18" description="" rwaccess="RW" />
    <bitfield id="acc_clr" width="1" begin="17" end="17" description="" rwaccess="RW" />
    <bitfield id="req_flag" width="1" begin="16" end="16" description="" rwaccess="RW" />
    <bitfield id="channel_slot" width="4" begin="15" end="12" description="" rwaccess="RW" />
    <bitfield id="channel_frame" width="12" begin="11" end="0" description="" rwaccess="RW" />
  </register>
  <register id="dl_tpc_ctl_dl_tpc_w03" offset="0x0400c" width="32" description="(1 of 128, stride 128)">
    <bitfield id="new_max" width="10" begin="19" end="10" description="" rwaccess="RW" />
    <bitfield id="new_min" width="10" begin="9" end="0" description="" rwaccess="RW" />
  </register>
  <register id="dl_tpc_ctl_dl_tpc_w04" offset="0x04010" width="32" description="(1 of 128, stride 128)">
    <bitfield id="new_po3" width="5" begin="14" end="10" description="" rwaccess="RW" />
    <bitfield id="new_po2" width="5" begin="9" end="5" description="" rwaccess="RW" />
    <bitfield id="new_po1" width="5" begin="4" end="0" description="" rwaccess="RW" />
  </register>
  <register id="dl_tpc_ctl_dl_tpc_w05" offset="0x04014" width="32" description="(1 of 128, stride 128)">
    <bitfield id="new_early" width="4" begin="31" end="28" description="" rwaccess="RW" />
    <bitfield id="new_rd" width="8" begin="27" end="20" description="" rwaccess="RW" />
    <bitfield id="new_wr" width="1" begin="19" end="19" description="" rwaccess="RW" />
    <bitfield id="rl_id" width="3" begin="18" end="16" description="" rwaccess="RW" />
    <bitfield id="channel_slot" width="4" begin="15" end="12" description="" rwaccess="RW" />
    <bitfield id="channel_frame" width="12" begin="11" end="0" description="" rwaccess="RW" />
  </register>
  <register id="dl_tpc_ctl_dl_tpc_w06" offset="0x04018" width="32" description="(1 of 128, stride 128)">
    <bitfield id="rl_mask" width="8" begin="23" end="16" description="" rwaccess="RW" />
    <bitfield id="req_flag" width="1" begin="12" end="12" description="" rwaccess="RW" />
    <bitfield id="channel_frame" width="12" begin="11" end="0" description="" rwaccess="RW" />
  </register>
  <register id="dl_tpc_ctl_dl_tpc_w07" offset="0x0401c" width="32" description="(1 of 128, stride 128)">
    <bitfield id="miss_counter" width="9" begin="23" end="15" description="" rwaccess="RW" />
  </register>
  <register id="dl_tpc_ctl_dl_tpc_w08" offset="0x04020" width="32" description="(1 of 128, stride 128)">
    <bitfield id="new_init0" width="10" begin="9" end="0" description="" rwaccess="RW" />
  </register>
  <register id="dl_tpc_ctl_dl_tpc_w9" offset="0x04024" width="32" description="(1 of 128, stride 128)">
    <bitfield id="new_init1" width="10" begin="9" end="0" description="" rwaccess="RW" />
  </register>
  <register id="dl_tpc_ctl_dl_tpc_w10" offset="0x04028" width="32" description="(1 of 128, stride 128)">
    <bitfield id="new_init2" width="10" begin="9" end="0" description="" rwaccess="RW" />
  </register>
  <register id="dl_tpc_ctl_dl_tpc_w11" offset="0x0402c" width="32" description="(1 of 128, stride 128)">
    <bitfield id="new_init3" width="10" begin="9" end="0" description="" rwaccess="RW" />
  </register>
  <register id="dl_tpc_ctl_dl_tpc_w12" offset="0x04030" width="32" description="(1 of 128, stride 128)">
    <bitfield id="new_init4" width="10" begin="9" end="0" description="" rwaccess="RW" />
  </register>
  <register id="dl_tpc_ctl_dl_tpc_w13" offset="0x04034" width="32" description="(1 of 128, stride 128)">
    <bitfield id="new_init5" width="10" begin="9" end="0" description="" rwaccess="RW" />
  </register>
  <register id="dl_tpc_ctl_dl_tpc_w14" offset="0x04038" width="32" description="(1 of 128, stride 128)">
    <bitfield id="new_init6" width="10" begin="9" end="0" description="" rwaccess="RW" />
  </register>
  <register id="dl_tpc_ctl_dl_tpc_w15" offset="0x0403c" width="32" description="(1 of 128, stride 128)">
    <bitfield id="new_init7" width="10" begin="9" end="0" description="" rwaccess="RW" />
  </register>
  <register id="dl_tpc_ctl_dl_tpc_w16" offset="0x04040" width="32" description="(1 of 128, stride 128)">
    <bitfield id="init0" width="10" begin="9" end="0" description="" rwaccess="RW" />
  </register>
  <register id="dl_tpc_ctl_dl_tpc_w17" offset="0x04044" width="32" description="(1 of 128, stride 128)">
    <bitfield id="init1" width="10" begin="9" end="0" description="" rwaccess="RW" />
  </register>
  <register id="dl_tpc_ctl_dl_tpc_w18" offset="0x04048" width="32" description="(1 of 128, stride 128)">
    <bitfield id="init2" width="10" begin="9" end="0" description="" rwaccess="RW" />
  </register>
  <register id="dl_tpc_ctl_dl_tpc_w19" offset="0x0404c" width="32" description="(1 of 128, stride 128)">
    <bitfield id="init3" width="10" begin="9" end="0" description="" rwaccess="RW" />
  </register>
  <register id="dl_tpc_ctl_dl_tpc_w20" offset="0x04050" width="32" description="(1 of 128, stride 128)">
    <bitfield id="init4" width="10" begin="9" end="0" description="" rwaccess="RW" />
  </register>
  <register id="dl_tpc_ctl_dl_tpc_w21" offset="0x04054" width="32" description="(1 of 128, stride 128)">
    <bitfield id="init5" width="10" begin="9" end="0" description="" rwaccess="RW" />
  </register>
  <register id="dl_tpc_ctl_dl_tpc_w22" offset="0x04058" width="32" description="(1 of 128, stride 128)">
    <bitfield id="init6" width="10" begin="9" end="0" description="" rwaccess="RW" />
  </register>
  <register id="dl_tpc_ctl_dl_tpc_w23" offset="0x0405c" width="32" description="(1 of 128, stride 128)">
    <bitfield id="init7" width="10" begin="9" end="0" description="" rwaccess="RW" />
  </register>
  <register id="dl_tpc_ctl_dl_tpc_w24" offset="0x04060" width="32" description="(1 of 128, stride 128)">
    <bitfield id="acc_gain1" width="10" begin="25" end="16" description="" rwaccess="RW" />
    <bitfield id="acc_gain0" width="10" begin="9" end="0" description="" rwaccess="RW" />
  </register>
  <register id="dl_tpc_ctl_dl_tpc_w25" offset="0x04064" width="32" description="(1 of 128, stride 128)">
    <bitfield id="early" width="4" begin="19" end="16" description="" rwaccess="RW" />
    <bitfield id="rd" width="8" begin="15" end="8" description="" rwaccess="RW" />
    <bitfield id="wr" width="1" begin="0" end="0" description="" rwaccess="RW" />
  </register>
  <register id="dl_tpc_ctl_dl_tpc_w26" offset="0x04068" width="32" description="(1 of 128, stride 128)">
    <bitfield id="st_min1" width="10" begin="25" end="16" description="" rwaccess="RW" />
    <bitfield id="st_min0" width="10" begin="9" end="0" description="" rwaccess="RW" />
  </register>
  <register id="dl_tpc_ctl_dl_tpc_w27" offset="0x0406c" width="32" description="(1 of 128, stride 128)">
    <bitfield id="st_max1" width="10" begin="25" end="16" description="" rwaccess="RW" />
    <bitfield id="st_max0" width="10" begin="9" end="0" description="" rwaccess="RW" />
  </register>
  <register id="dl_tpc_ctl_dl_tpc_w28" offset="0x04070" width="32" description="(1 of 128, stride 128)">
    <bitfield id="st_psir1" width="10" begin="25" end="16" description="" rwaccess="RW" />
    <bitfield id="st_psir0" width="10" begin="9" end="0" description="" rwaccess="RW" />
  </register>
  <register id="dl_tpc_ctl_dl_tpc_w29" offset="0x04074" width="32" description="(1 of 128, stride 128)">
    <bitfield id="st_pcurr1" width="8" begin="23" end="16" description="" rwaccess="RW" />
    <bitfield id="st_pcurr0" width="8" begin="7" end="0" description="" rwaccess="RW" />
  </register>
  <register id="dl_tpc_ctl_dl_tpc_w30" offset="0x04078" width="32" description="(1 of 128, stride 128)">
    <bitfield id="st_po3_0" width="5" begin="14" end="10" description="" rwaccess="RW" />
    <bitfield id="st_po1_0" width="5" begin="4" end="0" description="" rwaccess="RW" />
  </register>
  <register id="dl_tpc_ctl_dl_tpc_w31" offset="0x0407c" width="32" description="(1 of 128, stride 128)">
    <bitfield id="st_po3_1" width="5" begin="14" end="10" description="" rwaccess="RW" />
    <bitfield id="st_po1_1" width="5" begin="4" end="0" description="" rwaccess="RW" />
  </register>
  <register id="bf_ctl_bf_w00" offset="0x08000" width="32" description="(1 of 128, stride 64)">
    <bitfield id="weight_mask" width="8" begin="31" end="24" description="" rwaccess="RW" />
    <bitfield id="single_cyc_update" width="1" begin="17" end="17" description="" rwaccess="RW" />
    <bitfield id="req_flag" width="1" begin="16" end="16" description="" rwaccess="RW" />
    <bitfield id="channel_slot" width="4" begin="15" end="12" description="" rwaccess="RW" />
    <bitfield id="channel_frame" width="12" begin="11" end="0" description="" rwaccess="RW" />
  </register>
  <register id="bf_ctl_bf_w01" offset="0x08004" width="32" description="(1 of 128, stride 64)">
    <bitfield id="new_w1_i" width="8" begin="31" end="24" description="" rwaccess="RW" />
    <bitfield id="new_w1_q" width="8" begin="23" end="16" description="" rwaccess="RW" />
    <bitfield id="new_w0_i" width="8" begin="15" end="8" description="" rwaccess="RW" />
    <bitfield id="new_w0_q" width="8" begin="7" end="0" description="" rwaccess="RW" />
  </register>
  <register id="bf_ctl_bf_w02" offset="0x08008" width="32" description="(1 of 128, stride 64)">
    <bitfield id="new_w3_i" width="8" begin="31" end="24" description="" rwaccess="RW" />
    <bitfield id="new_w3_q" width="8" begin="23" end="16" description="" rwaccess="RW" />
    <bitfield id="new_w2_i" width="8" begin="15" end="8" description="" rwaccess="RW" />
    <bitfield id="new_w2_q" width="8" begin="7" end="0" description="" rwaccess="RW" />
  </register>
  <register id="bf_ctl_bf_w03" offset="0x0800c" width="32" description="(1 of 128, stride 64)">
    <bitfield id="new_w5_i" width="8" begin="31" end="24" description="" rwaccess="RW" />
    <bitfield id="new_w5_q" width="8" begin="23" end="16" description="" rwaccess="RW" />
    <bitfield id="new_w4_i" width="8" begin="15" end="8" description="" rwaccess="RW" />
    <bitfield id="new_w4_q" width="8" begin="7" end="0" description="" rwaccess="RW" />
  </register>
  <register id="bf_ctl_bf_w04" offset="0x08010" width="32" description="(1 of 128, stride 64)">
    <bitfield id="new_w7_i" width="8" begin="31" end="24" description="" rwaccess="RW" />
    <bitfield id="new_w7_q" width="8" begin="23" end="16" description="" rwaccess="RW" />
    <bitfield id="new_w6_i" width="8" begin="15" end="8" description="" rwaccess="RW" />
    <bitfield id="new_w6_q" width="8" begin="7" end="0" description="" rwaccess="RW" />
  </register>
  <register id="bf_ctl_bf_w08" offset="0x08020" width="32" description="(1 of 128, stride 64)">
    <bitfield id="w1_i" width="8" begin="31" end="24" description="" rwaccess="RW" />
    <bitfield id="w1_q" width="8" begin="23" end="16" description="" rwaccess="RW" />
    <bitfield id="w0_i" width="8" begin="15" end="8" description="" rwaccess="RW" />
    <bitfield id="w0_q" width="8" begin="7" end="0" description="" rwaccess="RW" />
  </register>
  <register id="bf_ctl_bf_w09" offset="0x08024" width="32" description="(1 of 128, stride 64)">
    <bitfield id="w3_i" width="8" begin="31" end="24" description="" rwaccess="RW" />
    <bitfield id="w3_q" width="8" begin="23" end="16" description="" rwaccess="RW" />
    <bitfield id="w2_i" width="8" begin="15" end="8" description="" rwaccess="RW" />
    <bitfield id="w2_q" width="8" begin="7" end="0" description="" rwaccess="RW" />
  </register>
  <register id="bf_ctl_bf_w10" offset="0x08028" width="32" description="(1 of 128, stride 64)">
    <bitfield id="w5_i" width="8" begin="31" end="24" description="" rwaccess="RW" />
    <bitfield id="w5_q" width="8" begin="23" end="16" description="" rwaccess="RW" />
    <bitfield id="w4_i" width="8" begin="15" end="8" description="" rwaccess="RW" />
    <bitfield id="w4_q" width="8" begin="7" end="0" description="" rwaccess="RW" />
  </register>
  <register id="bf_ctl_bf_w11" offset="0x0802c" width="32" description="(1 of 128, stride 64)">
    <bitfield id="w7_i" width="8" begin="31" end="24" description="" rwaccess="RW" />
    <bitfield id="w7_q" width="8" begin="23" end="16" description="" rwaccess="RW" />
    <bitfield id="w6_i" width="8" begin="15" end="8" description="" rwaccess="RW" />
    <bitfield id="w6_q" width="8" begin="7" end="0" description="" rwaccess="RW" />
  </register>
  <register id="ul_tpc_ctl_ul_tpc_w0" offset="0x0a000" width="32" description="(1 of 128, stride 32)">
    <bitfield id="msg_flg" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="inv_cmd" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="dtx_bit" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="tpc_bit" width="1" begin="0" end="0" description="" rwaccess="RW" />
  </register>
  <register id="ul_tpc_ctl_ul_tpc_w1" offset="0x0a004" width="32" description="(1 of 128, stride 32)">
    <bitfield id="rl_id" width="3" begin="22" end="20" description="" rwaccess="RW" />
    <bitfield id="req_flag" width="1" begin="16" end="16" description="" rwaccess="RW" />
    <bitfield id="channel_slot" width="4" begin="15" end="12" description="" rwaccess="RW" />
    <bitfield id="channel_frame" width="12" begin="11" end="0" description="" rwaccess="RW" />
  </register>
  <register id="ul_tpc_ctl_ul_tpc_w2" offset="0x0a008" width="32" description="(1 of 128, stride 32)">
    <bitfield id="new_early" width="4" begin="19" end="16" description="" rwaccess="RW" />
    <bitfield id="new_rd" width="8" begin="15" end="8" description="" rwaccess="RW" />
    <bitfield id="new_wr" width="1" begin="0" end="0" description="" rwaccess="RW" />
  </register>
  <register id="ul_tpc_ctl_ul_tpc_w3" offset="0x0a00c" width="32" description="(1 of 128, stride 32)">
    <bitfield id="st_cnt1" width="1" begin="19" end="19" description="" rwaccess="RW" />
    <bitfield id="st_inv1" width="1" begin="18" end="18" description="" rwaccess="RW" />
    <bitfield id="st_dtx1" width="1" begin="17" end="17" description="" rwaccess="RW" />
    <bitfield id="st_tpc1" width="1" begin="16" end="16" description="" rwaccess="RW" />
    <bitfield id="st_cnt0" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="st_inv0" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="st_dtx0" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="st_tpc0" width="1" begin="0" end="0" description="" rwaccess="RW" />
  </register>
  <register id="ul_tpc_ctl_ul_tpc_w4" offset="0x0a010" width="32" description="(1 of 128, stride 32)">
    <bitfield id="early" width="4" begin="19" end="16" description="" rwaccess="RW" />
    <bitfield id="rd" width="8" begin="15" end="8" description="" rwaccess="RW" />
    <bitfield id="wr" width="1" begin="0" end="0" description="" rwaccess="RW" />
  </register>
  <register id="ul_tpc_ctl_ul_tpc_w7" offset="0x0a01c" width="32" description="(1 of 128, stride 32)">
    <bitfield id="miss_counter" width="9" begin="23" end="15" description="" rwaccess="RW" />
  </register>
  <register id="div_ctl_div_w0" offset="0x0b000" width="32" description="(1 of 128, stride 32)">
    <bitfield id="msg_flg" width="1" begin="31" end="31" description="" rwaccess="RW" />
    <bitfield id="w2phase_i" width="15" begin="30" end="16" description="" rwaccess="RW" />
    <bitfield id="w2phase_q" width="15" begin="14" end="0" description="" rwaccess="RW" />
  </register>
  <register id="div_ctl_div_w1" offset="0x0b004" width="32" description="(1 of 128, stride 32)">
    <bitfield id="rl_id" width="3" begin="22" end="20" description="" rwaccess="RW" />
    <bitfield id="req_flag" width="1" begin="16" end="16" description="" rwaccess="RW" />
    <bitfield id="channel_slot" width="4" begin="15" end="12" description="" rwaccess="RW" />
    <bitfield id="channel_frame" width="12" begin="11" end="0" description="" rwaccess="RW" />
  </register>
  <register id="div_ctl_div_w2" offset="0x0b008" width="32" description="(1 of 128, stride 32)">
    <bitfield id="new_early" width="4" begin="19" end="16" description="" rwaccess="RW" />
    <bitfield id="new_rd" width="8" begin="15" end="8" description="" rwaccess="RW" />
    <bitfield id="new_wr" width="1" begin="0" end="0" description="" rwaccess="RW" />
  </register>
  <register id="div_ctl_div_w3" offset="0x0b00c" width="32" description="(1 of 128, stride 32)">
    <bitfield id="early" width="4" begin="19" end="16" description="" rwaccess="RW" />
    <bitfield id="rd" width="8" begin="15" end="8" description="" rwaccess="RW" />
    <bitfield id="wr" width="1" begin="0" end="0" description="" rwaccess="RW" />
  </register>
  <register id="div_ctl_div_w4" offset="0x0b010" width="32" description="(1 of 128, stride 32)">
    <bitfield id="st_w2phase_i0" width="15" begin="30" end="16" description="" rwaccess="RW" />
    <bitfield id="st_w2phase_q0" width="15" begin="14" end="0" description="" rwaccess="RW" />
  </register>
  <register id="div_ctl_div_w5" offset="0x0b014" width="32" description="(1 of 128, stride 32)">
    <bitfield id="st_w2phase_i1" width="15" begin="30" end="16" description="" rwaccess="RW" />
    <bitfield id="st_w2phase_q1" width="15" begin="14" end="0" description="" rwaccess="RW" />
  </register>
  <register id="div_ctl_div_w7" offset="0x0b01c" width="32" description="(1 of 128, stride 32)">
    <bitfield id="miss_counter" width="9" begin="23" end="15" description="" rwaccess="RW" />
  </register>
  <register id="srm" offset="0x0c000" width="32" description="(1 of 512, stride 4)">
    <bitfield id="cycle_cnt" width="1" begin="31" end="31" description="" rwaccess="RW" />
    <bitfield id="req_id" width="3" begin="30" end="28" description="" rwaccess="RW" />
    <bitfield id="frame_id" width="12" begin="27" end="16" description="" rwaccess="RW" />
    <bitfield id="ite_id" width="14" begin="13" end="0" description="" rwaccess="RW" />
  </register>
  <register id="sig_setup" offset="0x0c800" width="32" description="(1 of 384, stride 4)">
    <bitfield id="offset" width="14" begin="29" end="16" description="" rwaccess="RW" />
    <bitfield id="vam_gain_flag" width="1" begin="13" end="13" description="" rwaccess="RW" />
    <bitfield id="e_aich_flag" width="1" begin="12" end="12" description="" rwaccess="RW" />
    <bitfield id="aggr_cmd" width="2" begin="11" end="10" description="" rwaccess="RW" />
    <bitfield id="div_gain_flag" width="1" begin="9" end="9" description="" rwaccess="RW" />
    <bitfield id="channel_kind" width="1" begin="8" end="8" description="" rwaccess="RW" />
    <bitfield id="aggr_id" width="8" begin="7" end="0" description="" rwaccess="RW" />
  </register>
  <register id="pbt" offset="0x0d000" width="32" description="(1 of 300, stride 4)">
    <bitfield id="pilot00" width="2" begin="31" end="30" description="" rwaccess="RW" />
    <bitfield id="pilot01" width="2" begin="29" end="28" description="" rwaccess="RW" />
    <bitfield id="pilot02" width="2" begin="27" end="26" description="" rwaccess="RW" />
    <bitfield id="pilot03" width="2" begin="25" end="24" description="" rwaccess="RW" />
    <bitfield id="pilot04" width="2" begin="23" end="22" description="" rwaccess="RW" />
    <bitfield id="pilot05" width="2" begin="21" end="20" description="" rwaccess="RW" />
    <bitfield id="pilot06" width="2" begin="19" end="18" description="" rwaccess="RW" />
    <bitfield id="pilot07" width="2" begin="17" end="16" description="" rwaccess="RW" />
    <bitfield id="pilot08" width="2" begin="15" end="14" description="" rwaccess="RW" />
    <bitfield id="pilot09" width="2" begin="13" end="12" description="" rwaccess="RW" />
    <bitfield id="pilot10" width="2" begin="11" end="10" description="" rwaccess="RW" />
    <bitfield id="pilot11" width="2" begin="9" end="8" description="" rwaccess="RW" />
    <bitfield id="pilot12" width="2" begin="7" end="6" description="" rwaccess="RW" />
    <bitfield id="pilot13" width="2" begin="5" end="4" description="" rwaccess="RW" />
    <bitfield id="pilot14" width="2" begin="3" end="2" description="" rwaccess="RW" />
  </register>
  <register id="slt_slt_w0" offset="0x0d800" width="32" description="(1 of 128, stride 8)">
    <bitfield id="nb_ite_tpc" width="10" begin="27" end="18" description="" rwaccess="RW" />
    <bitfield id="nb_ite_data1" width="10" begin="17" end="8" description="" rwaccess="RW" />
    <bitfield id="pbt_index" width="4" begin="7" end="4" description="" rwaccess="RW" />
    <bitfield id="sf" width="4" begin="3" end="0" description="" rwaccess="RW" />
  </register>
  <register id="slt_slt_w1" offset="0x0d804" width="32" description="(1 of 128, stride 8)">
    <bitfield id="nb_ite_pilot" width="10" begin="29" end="20" description="" rwaccess="RW" />
    <bitfield id="nb_ite_data2" width="10" begin="19" end="10" description="" rwaccess="RW" />
    <bitfield id="nb_ite_tfci" width="10" begin="9" end="0" description="" rwaccess="RW" />
  </register>
  <register id="ssm" offset="0x0dc00" width="32" description="(1 of 64, stride 4)">
    <bitfield id="state7" width="3" begin="30" end="28" description="" rwaccess="RW" />
    <bitfield id="state6" width="3" begin="26" end="24" description="" rwaccess="RW" />
    <bitfield id="state5" width="3" begin="22" end="20" description="" rwaccess="RW" />
    <bitfield id="state4" width="3" begin="18" end="16" description="" rwaccess="RW" />
    <bitfield id="state3" width="3" begin="14" end="12" description="" rwaccess="RW" />
    <bitfield id="state2" width="3" begin="10" end="8" description="" rwaccess="RW" />
    <bitfield id="state1" width="3" begin="6" end="4" description="" rwaccess="RW" />
    <bitfield id="state0" width="3" begin="2" end="0" description="" rwaccess="RW" />
  </register>
  <register id="sgcp_seq_ena" offset="0x0f000" width="32" description="">
    <bitfield id="enable" width="1" begin="0" end="0" description="" rwaccess="RW" />
  </register>
  <register id="sgcp_seq_act" offset="0x0f004" width="32" description="">
    <bitfield id="act_count" width="9" begin="8" end="0" description="" rwaccess="RW" />
  </register>
  <register id="sgcp_seq_cyc" offset="0x0f008" width="32" description="">
    <bitfield id="seq_count" width="9" begin="8" end="0" description="" rwaccess="RW" />
  </register>
  <register id="sgcp_cyc_over" offset="0x0f00c" width="32" description="">
    <bitfield id="ite_nb" width="14" begin="23" end="10" description="" rwaccess="RW" />
    <bitfield id="cyc_over_flg" width="1" begin="9" end="9" description="" rwaccess="RW" />
    <bitfield id="page_idx" width="5" begin="8" end="4" description="" rwaccess="RW" />
    <bitfield id="task_idx" width="4" begin="3" end="0" description="" rwaccess="RW" />
  </register>
  <register id="sgcp_fifo_over" offset="0x0f010" width="32" description="">
    <bitfield id="ite_nb" width="14" begin="25" end="12" description="" rwaccess="RW" />
    <bitfield id="fifo_id" width="2" begin="11" end="10" description="" rwaccess="RW" />
    <bitfield id="cyc_over_flg" width="1" begin="9" end="9" description="" rwaccess="RW" />
    <bitfield id="page_idx" width="5" begin="8" end="4" description="" rwaccess="RW" />
    <bitfield id="task_idx" width="4" begin="3" end="0" description="" rwaccess="RW" />
  </register>
  <register id="sgcp_fifo_reset" offset="0x0f014" width="32" description="">
    <bitfield id="warn_reset" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="cpm_reset" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="fetch_reset" width="1" begin="0" end="0" description="" rwaccess="RW" />
  </register>
  <register id="sgcp_rd_sys_time" offset="0x0f018" width="32" description="">
    <bitfield id="frame_nb" width="12" begin="27" end="16" description="" rwaccess="RW" />
    <bitfield id="slot_nb" width="4" begin="15" end="12" description="" rwaccess="RW" />
    <bitfield id="chip_nb" width="12" begin="11" end="0" description="" rwaccess="RW" />
  </register>
  <register id="sgcp_ib_miss" offset="0x0f01c" width="32" description="">
    <bitfield id="ite_nb" width="14" begin="23" end="10" description="" rwaccess="RW" />
    <bitfield id="wr_miss" width="1" begin="9" end="9" description="" rwaccess="RW" />
    <bitfield id="page_idx" width="5" begin="8" end="4" description="" rwaccess="RW" />
    <bitfield id="task_idx" width="4" begin="3" end="0" description="" rwaccess="RW" />
  </register>
  <register id="tra_ctl" offset="0x0f020" width="32" description="">
    <bitfield id="devent_flag" width="1" begin="26" end="26" description="" rwaccess="RW" />
    <bitfield id="cycle_id" width="1" begin="25" end="25" description="" rwaccess="RW" />
    <bitfield id="req_id" width="9" begin="24" end="16" description="" rwaccess="RW" />
    <bitfield id="ite_id" width="14" begin="15" end="2" description="" rwaccess="RW" />
    <bitfield id="tra_mode" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="tra_ena" width="1" begin="0" end="0" description="" rwaccess="RW" />
  </register>
  <register id="tra_stat" offset="0x0f024" width="32" description="">
    <bitfield id="local_time" width="14" begin="28" end="15" description="" rwaccess="RW" />
    <bitfield id="sys_time" width="14" begin="14" end="1" description="" rwaccess="RW" />
    <bitfield id="task_status" width="1" begin="0" end="0" description="" rwaccess="RW" />
  </register>
  <register id="tra_ina" offset="0x0f028" width="32" description="(1 of 2, stride 4)">
    <bitfield id="word" width="32" begin="31" end="0" description="" rwaccess="RW" />
  </register>
  <register id="tra_inb" offset="0x0f030" width="32" description="">
    <bitfield id="ul_tpc_rl_id" width="3" begin="31" end="29" description="" rwaccess="RW" />
    <bitfield id="ul_tpc_rls_id" width="7" begin="28" end="22" description="" rwaccess="RW" />
    <bitfield id="ul_tpc_cmd" width="2" begin="21" end="20" description="" rwaccess="RW" />
    <bitfield id="out_i" width="4" begin="19" end="16" description="" rwaccess="RW" />
    <bitfield id="out_q" width="4" begin="15" end="12" description="" rwaccess="RW" />
    <bitfield id="sl_fo_id" width="5" begin="11" end="7" description="" rwaccess="RW" />
    <bitfield id="ch_kind" width="4" begin="6" end="3" description="" rwaccess="RW" />
    <bitfield id="mod_scheme" width="3" begin="2" end="0" description="" rwaccess="RW" />
  </register>
  <register id="tra_gaina" offset="0x0f034" width="32" description="">
    <bitfield id="gain_in_flag" width="1" begin="30" end="30" description="" rwaccess="RW" />
    <bitfield id="log_gain" width="10" begin="29" end="20" description="" rwaccess="RW" />
    <bitfield id="linear_gain" width="18" begin="17" end="0" description="" rwaccess="RW" />
  </register>
  <register id="tra_gainb" offset="0x0f038" width="32" description="">
    <bitfield id="mod_corr" width="3" begin="15" end="13" description="" rwaccess="RW" />
    <bitfield id="trans_gap" width="1" begin="12" end="12" description="" rwaccess="RW" />
    <bitfield id="pow_off" width="2" begin="11" end="10" description="" rwaccess="RW" />
    <bitfield id="dl_tpc_rl_id" width="3" begin="9" end="7" description="" rwaccess="RW" />
    <bitfield id="dl_tpc_rls_id" width="7" begin="6" end="0" description="" rwaccess="RW" />
  </register>
  <register id="tra_gaincd" offset="0x0f03c" width="32" description="(1 of 2, stride 4)">
    <bitfield id="gain_out" width="23" begin="22" end="0" description="" rwaccess="RW" />
  </register>
  <register id="tra_diva" offset="0x0f044" width="32" description="">
    <bitfield id="div_phasor_q" width="15" begin="30" end="16" description="" rwaccess="RW" />
    <bitfield id="div_phasor_i" width="15" begin="14" end="0" description="" rwaccess="RW" />
  </register>
  <register id="tra_divb" offset="0x0f048" width="32" description="">
    <bitfield id="div_bypass" width="1" begin="10" end="10" description="" rwaccess="RW" />
    <bitfield id="div_rl_id" width="3" begin="9" end="7" description="" rwaccess="RW" />
    <bitfield id="div_rls_id" width="7" begin="6" end="0" description="" rwaccess="RW" />
  </register>
  <register id="tra_divcd" offset="0x0f04c" width="32" description="(1 of 2, stride 4)">
    <bitfield id="div_out" width="23" begin="22" end="0" description="" rwaccess="RW" />
  </register>
  <register id="tra_bfna" offset="0x0f054" width="32" description="">
    <bitfield id="extended_q" width="8" begin="31" end="24" description="" rwaccess="RW" />
    <bitfield id="weight_q" width="8" begin="23" end="16" description="" rwaccess="RW" />
    <bitfield id="extended_i" width="8" begin="15" end="8" description="" rwaccess="RW" />
    <bitfield id="weight_i" width="8" begin="7" end="0" description="" rwaccess="RW" />
  </register>
  <register id="tra_bfnb" offset="0x0f058" width="32" description="">
    <bitfield id="bfn_bypass" width="1" begin="10" end="10" description="" rwaccess="RW" />
    <bitfield id="bfn_weight_id" width="3" begin="9" end="7" description="" rwaccess="RW" />
    <bitfield id="bfn_rls_id" width="7" begin="6" end="0" description="" rwaccess="RW" />
  </register>
  <register id="tra_bfncd" offset="0x0f05c" width="32" description="(1 of 2, stride 4)">
    <bitfield id="bfn_out" width="23" begin="22" end="0" description="" rwaccess="RW" />
  </register>
  <register id="tra_chcda" offset="0x0f064" width="32" description="">
    <bitfield id="chcd_bypass" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="chcd3" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="chcd2" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="chcd1" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="chcd0" width="1" begin="0" end="0" description="" rwaccess="RW" />
  </register>
  <register id="tra_chcdbc" offset="0x0f068" width="32" description="(1 of 2, stride 4)">
    <bitfield id="chcd_out" width="23" begin="22" end="0" description="" rwaccess="RW" />
  </register>
  <register id="tra_sccda" offset="0x0f070" width="32" description="">
    <bitfield id="chcd_bypass" width="1" begin="8" end="8" description="" rwaccess="RW" />
    <bitfield id="chcd3" width="2" begin="7" end="6" description="" rwaccess="RW" />
    <bitfield id="chcd2" width="2" begin="5" end="4" description="" rwaccess="RW" />
    <bitfield id="chcd1" width="2" begin="3" end="2" description="" rwaccess="RW" />
    <bitfield id="chcd0" width="2" begin="1" end="0" description="" rwaccess="RW" />
  </register>
  <register id="tra_sccdbc" offset="0x0f074" width="32" description="(1 of 2, stride 4)">
    <bitfield id="sccd_out" width="23" begin="22" end="0" description="" rwaccess="RW" />
  </register>
  <register id="tra_aggra" offset="0x0f07c" width="32" description="">
    <bitfield id="aggr_cmd" width="1" begin="8" end="8" description="" rwaccess="RW" />
    <bitfield id="str_id" width="7" begin="6" end="0" description="" rwaccess="RW" />
  </register>
  <register id="tra_aggrbc" offset="0x0f080" width="32" description="(1 of 2, stride 4)">
    <bitfield id="aggr_out" width="24" begin="23" end="0" description="" rwaccess="RW" />
  </register>
  <register id="tra_siga" offset="0x0f088" width="32" description="">
    <bitfield id="sig_div" width="1" begin="9" end="9" description="" rwaccess="RW" />
    <bitfield id="sig_aggr_id" width="8" begin="8" end="1" description="" rwaccess="RW" />
    <bitfield id="sig_req" width="1" begin="0" end="0" description="" rwaccess="RW" />
  </register>
  <register id="tra_sigbc" offset="0x0f08c" width="32" description="(1 of 2, stride 4)">
    <bitfield id="sig_out" width="22" begin="21" end="0" description="" rwaccess="RW" />
  </register>
  <register id="tra_spm" offset="0x0f094" width="32" description="(1 of 9, stride 4)">
    <bitfield id="pong_bfn_rls_id" width="7" begin="22" end="16" description="" rwaccess="RW" />
    <bitfield id="ping_bfn_rls_id" width="7" begin="6" end="0" description="" rwaccess="RW" />
  </register>
  <register id="spm_word_9" offset="0x0f0fc" width="32" description="">
    <bitfield id="word" width="32" begin="31" end="0" description="" rwaccess="RW" />
  </register>
  <register id="pat" offset="0x0f100" width="32" description="">
    <bitfield id="page_31" width="1" begin="31" end="31" description="" rwaccess="RW" />
    <bitfield id="page_30" width="1" begin="30" end="30" description="" rwaccess="RW" />
    <bitfield id="page_29" width="1" begin="29" end="29" description="" rwaccess="RW" />
    <bitfield id="page_28" width="1" begin="28" end="28" description="" rwaccess="RW" />
    <bitfield id="page_27" width="1" begin="27" end="27" description="" rwaccess="RW" />
    <bitfield id="page_26" width="1" begin="26" end="26" description="" rwaccess="RW" />
    <bitfield id="page_25" width="1" begin="25" end="25" description="" rwaccess="RW" />
    <bitfield id="page_24" width="1" begin="24" end="24" description="" rwaccess="RW" />
    <bitfield id="page_23" width="1" begin="23" end="23" description="" rwaccess="RW" />
    <bitfield id="page_22" width="1" begin="22" end="22" description="" rwaccess="RW" />
    <bitfield id="page_21" width="1" begin="21" end="21" description="" rwaccess="RW" />
    <bitfield id="page_20" width="1" begin="20" end="20" description="" rwaccess="RW" />
    <bitfield id="page_19" width="1" begin="19" end="19" description="" rwaccess="RW" />
    <bitfield id="page_18" width="1" begin="18" end="18" description="" rwaccess="RW" />
    <bitfield id="page_17" width="1" begin="17" end="17" description="" rwaccess="RW" />
    <bitfield id="page_16" width="1" begin="16" end="16" description="" rwaccess="RW" />
    <bitfield id="page_15" width="1" begin="15" end="15" description="" rwaccess="RW" />
    <bitfield id="page_14" width="1" begin="14" end="14" description="" rwaccess="RW" />
    <bitfield id="page_13" width="1" begin="13" end="13" description="" rwaccess="RW" />
    <bitfield id="page_12" width="1" begin="12" end="12" description="" rwaccess="RW" />
    <bitfield id="page_11" width="1" begin="11" end="11" description="" rwaccess="RW" />
    <bitfield id="page_10" width="1" begin="10" end="10" description="" rwaccess="RW" />
    <bitfield id="page_9" width="1" begin="9" end="9" description="" rwaccess="RW" />
    <bitfield id="page_8" width="1" begin="8" end="8" description="" rwaccess="RW" />
    <bitfield id="page_7" width="1" begin="7" end="7" description="" rwaccess="RW" />
    <bitfield id="page_6" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="page_5" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="page_4" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="page_3" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="page_2" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="page_1" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="page_0" width="1" begin="0" end="0" description="" rwaccess="RW" />
  </register>
  <register id="sig_page_en" offset="0x0f104" width="32" description="">
    <bitfield id="page_23" width="1" begin="23" end="23" description="" rwaccess="RW" />
    <bitfield id="page_22" width="1" begin="22" end="22" description="" rwaccess="RW" />
    <bitfield id="page_21" width="1" begin="21" end="21" description="" rwaccess="RW" />
    <bitfield id="page_20" width="1" begin="20" end="20" description="" rwaccess="RW" />
    <bitfield id="page_19" width="1" begin="19" end="19" description="" rwaccess="RW" />
    <bitfield id="page_18" width="1" begin="18" end="18" description="" rwaccess="RW" />
    <bitfield id="page_17" width="1" begin="17" end="17" description="" rwaccess="RW" />
    <bitfield id="page_16" width="1" begin="16" end="16" description="" rwaccess="RW" />
    <bitfield id="page_15" width="1" begin="15" end="15" description="" rwaccess="RW" />
    <bitfield id="page_14" width="1" begin="14" end="14" description="" rwaccess="RW" />
    <bitfield id="page_13" width="1" begin="13" end="13" description="" rwaccess="RW" />
    <bitfield id="page_12" width="1" begin="12" end="12" description="" rwaccess="RW" />
    <bitfield id="page_11" width="1" begin="11" end="11" description="" rwaccess="RW" />
    <bitfield id="page_10" width="1" begin="10" end="10" description="" rwaccess="RW" />
    <bitfield id="page_9" width="1" begin="9" end="9" description="" rwaccess="RW" />
    <bitfield id="page_8" width="1" begin="8" end="8" description="" rwaccess="RW" />
    <bitfield id="page_7" width="1" begin="7" end="7" description="" rwaccess="RW" />
    <bitfield id="page_6" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="page_5" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="page_4" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="page_3" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="page_2" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="page_1" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="page_0" width="1" begin="0" end="0" description="" rwaccess="RW" />
  </register>
  <register id="head_fetch" offset="0x0f108" width="32" description="">
    <bitfield id="head_latency" width="5" begin="4" end="0" description="" rwaccess="RW" />
  </register>
  <register id="data_fetch" offset="0x0f10c" width="32" description="">
    <bitfield id="data_latency" width="5" begin="4" end="0" description="" rwaccess="RW" />
  </register>
  <register id="ss2m" offset="0x0f200" width="32" description="(1 of 16, stride 4)">
    <bitfield id="state31" width="1" begin="31" end="31" description="" rwaccess="RW" />
    <bitfield id="state30" width="1" begin="30" end="30" description="" rwaccess="RW" />
    <bitfield id="state29" width="1" begin="29" end="29" description="" rwaccess="RW" />
    <bitfield id="state28" width="1" begin="28" end="28" description="" rwaccess="RW" />
    <bitfield id="state27" width="1" begin="27" end="27" description="" rwaccess="RW" />
    <bitfield id="state26" width="1" begin="26" end="26" description="" rwaccess="RW" />
    <bitfield id="state25" width="1" begin="25" end="25" description="" rwaccess="RW" />
    <bitfield id="state24" width="1" begin="24" end="24" description="" rwaccess="RW" />
    <bitfield id="state23" width="1" begin="23" end="23" description="" rwaccess="RW" />
    <bitfield id="state22" width="1" begin="22" end="22" description="" rwaccess="RW" />
    <bitfield id="state21" width="1" begin="21" end="21" description="" rwaccess="RW" />
    <bitfield id="state20" width="1" begin="20" end="20" description="" rwaccess="RW" />
    <bitfield id="state19" width="1" begin="19" end="19" description="" rwaccess="RW" />
    <bitfield id="state18" width="1" begin="18" end="18" description="" rwaccess="RW" />
    <bitfield id="state17" width="1" begin="17" end="17" description="" rwaccess="RW" />
    <bitfield id="state16" width="1" begin="16" end="16" description="" rwaccess="RW" />
    <bitfield id="state15" width="1" begin="15" end="15" description="" rwaccess="RW" />
    <bitfield id="state14" width="1" begin="14" end="14" description="" rwaccess="RW" />
    <bitfield id="state13" width="1" begin="13" end="13" description="" rwaccess="RW" />
    <bitfield id="state12" width="1" begin="12" end="12" description="" rwaccess="RW" />
    <bitfield id="state11" width="1" begin="11" end="11" description="" rwaccess="RW" />
    <bitfield id="state10" width="1" begin="10" end="10" description="" rwaccess="RW" />
    <bitfield id="state9" width="1" begin="9" end="9" description="" rwaccess="RW" />
    <bitfield id="state8" width="1" begin="8" end="8" description="" rwaccess="RW" />
    <bitfield id="state7" width="1" begin="7" end="7" description="" rwaccess="RW" />
    <bitfield id="state6" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="state5" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="state4" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="state3" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="state2" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="state1" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="state0" width="1" begin="0" end="0" description="" rwaccess="RW" />
  </register>
  <register id="ftq_curr_lvl" offset="0x0f800" width="32" description="">
    <bitfield id="curr_lvl" width="10" begin="9" end="0" description="" rwaccess="RW" />
  </register>
  <register id="ftq_wtmk_lvl" offset="0x0f804" width="32" description="">
    <bitfield id="watermark" width="10" begin="9" end="0" description="" rwaccess="RW" />
  </register>
  <register id="ctq_curr_lvl" offset="0x0f808" width="32" description="">
    <bitfield id="curr_lvl" width="8" begin="7" end="0" description="" rwaccess="RW" />
  </register>
  <register id="ctq_wtmk_lvl" offset="0x0f80c" width="32" description="">
    <bitfield id="watermark" width="8" begin="7" end="0" description="" rwaccess="RW" />
  </register>
  <register id="wtq_curr_lvl" offset="0x0f810" width="32" description="">
    <bitfield id="curr_lvl" width="8" begin="7" end="0" description="" rwaccess="RW" />
  </register>
  <register id="wtq_wtmk_lvl" offset="0x0f814" width="32" description="">
    <bitfield id="watermark" width="8" begin="7" end="0" description="" rwaccess="RW" />
  </register>
</module>
<!-- KeyStone2 Emupack version __KEYSTONE2_EMUPACK_VERSION__ -->
