INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/545_Project/Rohan_chip_sim/project_1/project_1.srcs/sources_1/imports/sound_mp/test_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_tristate_buffer
INFO: [VRFC 10-311] analyzing module testbench_LS244
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ece.cmu.edu/usr/rsaigal/18-545/545_Project/Rohan_chip_sim/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
