Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/ProySisDigAva/Exam1_Sorter/Sorter_Test_isim_beh.exe -prj C:/ProySisDigAva/Exam1_Sorter/Sorter_Test_beh.prj work.Sorter_Test 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/ProySisDigAva/Exam1_Sorter/Sorter.vhd" into library work
Parsing VHDL file "C:/ProySisDigAva/Exam1_Sorter/Sorter_Test.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling architecture behavioral of entity Sorter [sorter_default]
Compiling architecture behavior of entity sorter_test
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 VHDL Units
Built simulation executable C:/ProySisDigAva/Exam1_Sorter/Sorter_Test_isim_beh.exe
Fuse Memory Usage: 34456 KB
Fuse CPU Usage: 389 ms
