#
ifndef
GOOGLE_BREAKPAD_COMMON_MINIDUMP_CPU_MIPS_H__
#
define
GOOGLE_BREAKPAD_COMMON_MINIDUMP_CPU_MIPS_H__
#
define
MD_CONTEXT_MIPS_GPR_COUNT
32
#
define
MD_FLOATINGSAVEAREA_MIPS_FPR_COUNT
32
#
define
MD_CONTEXT_MIPS_DSP_COUNT
3
typedef
struct
{
uint64_t
regs
[
MD_FLOATINGSAVEAREA_MIPS_FPR_COUNT
]
;
uint32_t
fpcsr
;
uint32_t
fir
;
}
MDFloatingSaveAreaMIPS
;
typedef
struct
{
uint32_t
context_flags
;
uint32_t
_pad0
;
uint64_t
iregs
[
MD_CONTEXT_MIPS_GPR_COUNT
]
;
uint64_t
mdhi
mdlo
;
uint32_t
hi
[
MD_CONTEXT_MIPS_DSP_COUNT
]
;
uint32_t
lo
[
MD_CONTEXT_MIPS_DSP_COUNT
]
;
uint32_t
dsp_control
;
uint32_t
_pad1
;
uint64_t
epc
;
uint64_t
badvaddr
;
uint32_t
status
;
uint32_t
cause
;
MDFloatingSaveAreaMIPS
float_save
;
}
MDRawContextMIPS
;
enum
MDMIPSRegisterNumbers
{
MD_CONTEXT_MIPS_REG_S0
=
16
MD_CONTEXT_MIPS_REG_S1
=
17
MD_CONTEXT_MIPS_REG_S2
=
18
MD_CONTEXT_MIPS_REG_S3
=
19
MD_CONTEXT_MIPS_REG_S4
=
20
MD_CONTEXT_MIPS_REG_S5
=
21
MD_CONTEXT_MIPS_REG_S6
=
22
MD_CONTEXT_MIPS_REG_S7
=
23
MD_CONTEXT_MIPS_REG_GP
=
28
MD_CONTEXT_MIPS_REG_SP
=
29
MD_CONTEXT_MIPS_REG_FP
=
30
MD_CONTEXT_MIPS_REG_RA
=
31
}
;
#
define
MD_CONTEXT_MIPS
0x00040000
#
define
MD_CONTEXT_MIPS_INTEGER
(
MD_CONTEXT_MIPS
|
0x00000002
)
#
define
MD_CONTEXT_MIPS_FLOATING_POINT
(
MD_CONTEXT_MIPS
|
0x00000004
)
#
define
MD_CONTEXT_MIPS_DSP
(
MD_CONTEXT_MIPS
|
0x00000008
)
#
define
MD_CONTEXT_MIPS_FULL
(
MD_CONTEXT_MIPS_INTEGER
|
\
MD_CONTEXT_MIPS_FLOATING_POINT
|
\
MD_CONTEXT_MIPS_DSP
)
#
define
MD_CONTEXT_MIPS_ALL
(
MD_CONTEXT_MIPS_INTEGER
|
\
MD_CONTEXT_MIPS_FLOATING_POINT
\
MD_CONTEXT_MIPS_DSP
)
#
endif
