#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Aug  7 15:02:24 2018
# Process ID: 15907
# Current directory: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/project.runs/synth_1
# Command line: vivado -log kernel_fdtd_2d.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source kernel_fdtd_2d.tcl
# Log file: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/project.runs/synth_1/kernel_fdtd_2d.vds
# Journal file: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/project.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source kernel_fdtd_2d.tcl -notrace
Command: synth_design -top kernel_fdtd_2d -part xc7k160tfbg484-1 -directive sdx_optimization_effort_high -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15977 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1292.812 ; gain = 82.895 ; free physical = 1535 ; free virtual = 10459
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'kernel_fdtd_2d' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d.vhd:50]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d.vhd:209]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d.vhd:212]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d.vhd:215]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d.vhd:217]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d.vhd:219]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d.vhd:224]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d.vhd:226]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d.vhd:228]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d.vhd:230]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d.vhd:232]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d.vhd:234]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d.vhd:236]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d.vhd:238]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d.vhd:241]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d.vhd:244]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d.vhd:246]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d.vhd:250]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d.vhd:256]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d.vhd:258]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d.vhd:262]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d.vhd:269]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d.vhd:280]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d.vhd:284]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d.vhd:289]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d.vhd:300]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d.vhd:304]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d.vhd:313]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d.vhd:318]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d.vhd:323]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d.vhd:325]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d.vhd:332]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d.vhd:337]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d.vhd:342]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d.vhd:348]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d.vhd:358]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d.vhd:360]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d.vhd:362]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d.vhd:364]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d.vhd:366]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d.vhd:368]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d.vhd:370]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d.vhd:372]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d.vhd:374]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d.vhd:376]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d.vhd:378]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d.vhd:380]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d.vhd:382]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d.vhd:384]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d.vhd:386]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d.vhd:388]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d.vhd:390]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d.vhd:392]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d.vhd:394]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d.vhd:396]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d.vhd:400]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d.vhd:402]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d.vhd:404]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d.vhd:406]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d.vhd:408]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d.vhd:410]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d.vhd:412]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d.vhd:416]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d.vhd:418]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'kernel_fdtd_2d_dabkb' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_dabkb.vhd:11' bound to instance 'kernel_fdtd_2d_dabkb_U1' of component 'kernel_fdtd_2d_dabkb' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d.vhd:548]
INFO: [Synth 8-638] synthesizing module 'kernel_fdtd_2d_dabkb' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_dabkb.vhd:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'kernel_fdtd_2d_ap_dadddsub_3_full_dsp_64' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/project.srcs/sources_1/ip/kernel_fdtd_2d_ap_dadddsub_3_full_dsp_64/synth/kernel_fdtd_2d_ap_dadddsub_3_full_dsp_64.vhd:59' bound to instance 'kernel_fdtd_2d_ap_dadddsub_3_full_dsp_64_u' of component 'kernel_fdtd_2d_ap_dadddsub_3_full_dsp_64' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_dabkb.vhd:65]
INFO: [Synth 8-638] synthesizing module 'kernel_fdtd_2d_ap_dadddsub_3_full_dsp_64' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/project.srcs/sources_1/ip/kernel_fdtd_2d_ap_dadddsub_3_full_dsp_64/synth/kernel_fdtd_2d_ap_dadddsub_3_full_dsp_64.vhd:74]
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 1 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/project.srcs/sources_1/ip/kernel_fdtd_2d_ap_dmul_3_max_dsp_64/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/project.srcs/sources_1/ip/kernel_fdtd_2d_ap_dadddsub_3_full_dsp_64/synth/kernel_fdtd_2d_ap_dadddsub_3_full_dsp_64.vhd:209]
INFO: [Synth 8-256] done synthesizing module 'kernel_fdtd_2d_ap_dadddsub_3_full_dsp_64' (27#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/project.srcs/sources_1/ip/kernel_fdtd_2d_ap_dadddsub_3_full_dsp_64/synth/kernel_fdtd_2d_ap_dadddsub_3_full_dsp_64.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'kernel_fdtd_2d_dabkb' (28#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_dabkb.vhd:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'kernel_fdtd_2d_dmcud' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_dmcud.vhd:11' bound to instance 'kernel_fdtd_2d_dmcud_U2' of component 'kernel_fdtd_2d_dmcud' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d.vhd:564]
INFO: [Synth 8-638] synthesizing module 'kernel_fdtd_2d_dmcud' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_dmcud.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'kernel_fdtd_2d_ap_dmul_3_max_dsp_64' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/project.srcs/sources_1/ip/kernel_fdtd_2d_ap_dmul_3_max_dsp_64/synth/kernel_fdtd_2d_ap_dmul_3_max_dsp_64.vhd:59' bound to instance 'kernel_fdtd_2d_ap_dmul_3_max_dsp_64_u' of component 'kernel_fdtd_2d_ap_dmul_3_max_dsp_64' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_dmcud.vhd:59]
INFO: [Synth 8-638] synthesizing module 'kernel_fdtd_2d_ap_dmul_3_max_dsp_64' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/project.srcs/sources_1/ip/kernel_fdtd_2d_ap_dmul_3_max_dsp_64/synth/kernel_fdtd_2d_ap_dmul_3_max_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/project.srcs/sources_1/ip/kernel_fdtd_2d_ap_dmul_3_max_dsp_64/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/project.srcs/sources_1/ip/kernel_fdtd_2d_ap_dmul_3_max_dsp_64/synth/kernel_fdtd_2d_ap_dmul_3_max_dsp_64.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'kernel_fdtd_2d_ap_dmul_3_max_dsp_64' (35#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/project.srcs/sources_1/ip/kernel_fdtd_2d_ap_dmul_3_max_dsp_64/synth/kernel_fdtd_2d_ap_dmul_3_max_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'kernel_fdtd_2d_dmcud' (36#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_dmcud.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'kernel_fdtd_2d_mudEe' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_mudEe.vhd:32' bound to instance 'kernel_fdtd_2d_mudEe_U3' of component 'kernel_fdtd_2d_mudEe' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d.vhd:579]
INFO: [Synth 8-638] synthesizing module 'kernel_fdtd_2d_mudEe' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_mudEe.vhd:45]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'kernel_fdtd_2d_mudEe_DSP48_0' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_mudEe.vhd:6' bound to instance 'kernel_fdtd_2d_mudEe_DSP48_0_U' of component 'kernel_fdtd_2d_mudEe_DSP48_0' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_mudEe.vhd:56]
INFO: [Synth 8-638] synthesizing module 'kernel_fdtd_2d_mudEe_DSP48_0' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_mudEe.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'kernel_fdtd_2d_mudEe_DSP48_0' (37#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_mudEe.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'kernel_fdtd_2d_mudEe' (38#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_mudEe.vhd:45]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'kernel_fdtd_2d_mudEe' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_mudEe.vhd:32' bound to instance 'kernel_fdtd_2d_mudEe_U4' of component 'kernel_fdtd_2d_mudEe' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d.vhd:591]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'kernel_fdtd_2d_mudEe' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_mudEe.vhd:32' bound to instance 'kernel_fdtd_2d_mudEe_U5' of component 'kernel_fdtd_2d_mudEe' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d.vhd:603]
INFO: [Synth 8-256] done synthesizing module 'kernel_fdtd_2d' (39#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d.vhd:50]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized65 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized65 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized65 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized65 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized65 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized4 has unconnected port B[18]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized41 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized41 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized41 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized41 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized41 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized35 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized35 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized35 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized35 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized35 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized33 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized33 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized33 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized33 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized33 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized37 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized37 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized37 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized37 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized37 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized29 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized29 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized29 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized29 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized29 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized27 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized27 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized27 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized27 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized27 has unconnected port SINIT
WARNING: [Synth 8-3331] design dsp48e1_wrapper__parameterized1 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized67 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized67 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized67 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized67 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized67 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized63 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized63 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized63 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized63 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized63 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port NORMALIZE[1]
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port FIXED_POINT
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port FIX_MANT_SIGN
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port SIGN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized95 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized95 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized95 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized95 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized95 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized61 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized61 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized61 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized61 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized61 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized59 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized59 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized59 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized59 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized59 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_mult_round has unconnected port MANT_CASC_IN[47]
WARNING: [Synth 8-3331] design flt_mult_round has unconnected port MANT_CASC_IN[46]
WARNING: [Synth 8-3331] design flt_mult_round has unconnected port MANT_CASC_IN[45]
WARNING: [Synth 8-3331] design flt_mult_round has unconnected port MANT_CASC_IN[44]
WARNING: [Synth 8-3331] design flt_mult_round has unconnected port MANT_CASC_IN[43]
WARNING: [Synth 8-3331] design flt_mult_round has unconnected port MANT_CASC_IN[42]
WARNING: [Synth 8-3331] design flt_mult_round has unconnected port MANT_CASC_IN[41]
WARNING: [Synth 8-3331] design flt_mult_round has unconnected port MANT_CASC_IN[40]
WARNING: [Synth 8-3331] design flt_mult_round has unconnected port MANT_CASC_IN[39]
WARNING: [Synth 8-3331] design flt_mult_round has unconnected port MANT_CASC_IN[38]
WARNING: [Synth 8-3331] design flt_mult_round has unconnected port MANT_CASC_IN[37]
WARNING: [Synth 8-3331] design flt_mult_round has unconnected port MANT_CASC_IN[36]
WARNING: [Synth 8-3331] design flt_mult_round has unconnected port MANT_CASC_IN[35]
WARNING: [Synth 8-3331] design flt_mult_round has unconnected port MANT_CASC_IN[34]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1406.438 ; gain = 196.520 ; free physical = 1510 ; free virtual = 10437
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1406.438 ; gain = 196.520 ; free physical = 1516 ; free virtual = 10443
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1406.438 ; gain = 196.520 ; free physical = 1516 ; free virtual = 10443
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 360 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d.xdc]
Finished Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d.xdc]
Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  FDE => FDRE: 5 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1725.758 ; gain = 0.000 ; free physical = 1224 ; free virtual = 10150
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:43 . Memory (MB): peak = 1725.758 ; gain = 515.840 ; free physical = 1358 ; free virtual = 10285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:43 . Memory (MB): peak = 1725.758 ; gain = 515.840 ; free physical = 1358 ; free virtual = 10285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for kernel_fdtd_2d_dmcud_U2/kernel_fdtd_2d_ap_dmul_3_max_dsp_64_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for kernel_fdtd_2d_dabkb_U1/kernel_fdtd_2d_ap_dadddsub_3_full_dsp_64_u. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:43 . Memory (MB): peak = 1725.758 ; gain = 515.840 ; free physical = 1358 ; free virtual = 10284
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d.vhd:1370]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond7_fu_364_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_381_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_398_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_418_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_669_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_681_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_938_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_954_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i6_fu_760_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_1_i7_fu_766_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_541_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond7_fu_364_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_381_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_398_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_418_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_669_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_681_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_938_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_954_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i6_fu_760_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_1_i7_fu_766_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_541_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "grp_fu_325_opcode" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:45 . Memory (MB): peak = 1725.758 ; gain = 515.840 ; free physical = 1348 ; free virtual = 10274
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'kernel_fdtd_2d_dabkb_U1/kernel_fdtd_2d_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'kernel_fdtd_2d_dabkb_U1/kernel_fdtd_2d_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kernel_fdtd_2d_dabkb_U1/kernel_fdtd_2d_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'kernel_fdtd_2d_dabkb_U1/kernel_fdtd_2d_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kernel_fdtd_2d_dabkb_U1/kernel_fdtd_2d_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/SUB_DELAY' (delay__parameterized1) to 'kernel_fdtd_2d_dabkb_U1/kernel_fdtd_2d_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/SUBTRACT_PREADD_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_fdtd_2d_dabkb_U1/kernel_fdtd_2d_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/YES_DIST_1.DIST_1_PREADD_DEL' (delay__parameterized1) to 'kernel_fdtd_2d_dabkb_U1/kernel_fdtd_2d_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/YES_DIST_1.DIST_1_ADD_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_fdtd_2d_dabkb_U1/kernel_fdtd_2d_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'kernel_fdtd_2d_dabkb_U1/kernel_fdtd_2d_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_fdtd_2d_dabkb_U1/kernel_fdtd_2d_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'kernel_fdtd_2d_dabkb_U1/kernel_fdtd_2d_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'kernel_fdtd_2d_dabkb_U1/kernel_fdtd_2d_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/NORMALIZE_DEL' (delay__parameterized7) to 'kernel_fdtd_2d_dabkb_U1/kernel_fdtd_2d_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_fdtd_2d_dmcud_U2/kernel_fdtd_2d_ap_dmul_3_max_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'kernel_fdtd_2d_dmcud_U2/kernel_fdtd_2d_ap_dmul_3_max_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kernel_fdtd_2d_dmcud_U2/kernel_fdtd_2d_ap_dmul_3_max_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'kernel_fdtd_2d_dmcud_U2/kernel_fdtd_2d_ap_dmul_3_max_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kernel_fdtd_2d_dmcud_U2/kernel_fdtd_2d_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'kernel_fdtd_2d_dmcud_U2/kernel_fdtd_2d_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_fdtd_2d_dmcud_U2/kernel_fdtd_2d_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_INC_DELAY' (delay__parameterized1) to 'kernel_fdtd_2d_dmcud_U2/kernel_fdtd_2d_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'kernel_fdtd_2d_dmcud_U2/kernel_fdtd_2d_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/NORMALIZE_DEL' (delay__parameterized7) to 'kernel_fdtd_2d_dmcud_U2/kernel_fdtd_2d_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_fdtd_2d_dmcud_U2/kernel_fdtd_2d_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized50) to 'kernel_fdtd_2d_dmcud_U2/kernel_fdtd_2d_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_fdtd_2d_dmcud_U2/kernel_fdtd_2d_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized50) to 'kernel_fdtd_2d_dmcud_U2/kernel_fdtd_2d_ap_dmul_3_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_418_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_398_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_681_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_669_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_954_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_938_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_381_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_541_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_1_i7_fu_766_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i6_fu_760_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element tmp_3_reg_1062_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d.vhd:904]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_dmcud_U2/din1_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_fdtd_2d_dmcud_U2/din1_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_fdtd_2d_dmcud_U2/din1_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_dmcud_U2/din1_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_dmcud_U2/din1_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_fdtd_2d_dmcud_U2/din1_buf1_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_fdtd_2d_dmcud_U2/din1_buf1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_dmcud_U2/din1_buf1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_dmcud_U2/din1_buf1_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_fdtd_2d_dmcud_U2/din1_buf1_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_fdtd_2d_dmcud_U2/din1_buf1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_dmcud_U2/din1_buf1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_dmcud_U2/din1_buf1_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_fdtd_2d_dmcud_U2/din1_buf1_reg[13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_fdtd_2d_dmcud_U2/din1_buf1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_dmcud_U2/din1_buf1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_dmcud_U2/din1_buf1_reg[16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_fdtd_2d_dmcud_U2/din1_buf1_reg[17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_fdtd_2d_dmcud_U2/din1_buf1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_dmcud_U2/din1_buf1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_dmcud_U2/din1_buf1_reg[20] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_fdtd_2d_dmcud_U2/din1_buf1_reg[21] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_fdtd_2d_dmcud_U2/din1_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_dmcud_U2/din1_buf1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_dmcud_U2/din1_buf1_reg[24] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_fdtd_2d_dmcud_U2/din1_buf1_reg[25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_fdtd_2d_dmcud_U2/din1_buf1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_dmcud_U2/din1_buf1_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_dmcud_U2/din1_buf1_reg[28] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_fdtd_2d_dmcud_U2/din1_buf1_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_fdtd_2d_dmcud_U2/din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_dmcud_U2/din1_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_dmcud_U2/din1_buf1_reg[32] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_fdtd_2d_dmcud_U2/din1_buf1_reg[33] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_fdtd_2d_dmcud_U2/din1_buf1_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_dmcud_U2/din1_buf1_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_dmcud_U2/din1_buf1_reg[36] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_fdtd_2d_dmcud_U2/din1_buf1_reg[37] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_fdtd_2d_dmcud_U2/din1_buf1_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_dmcud_U2/din1_buf1_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_dmcud_U2/din1_buf1_reg[40] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_fdtd_2d_dmcud_U2/din1_buf1_reg[41] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_fdtd_2d_dmcud_U2/din1_buf1_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_dmcud_U2/din1_buf1_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_dmcud_U2/din1_buf1_reg[44] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_fdtd_2d_dmcud_U2/din1_buf1_reg[45] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_fdtd_2d_dmcud_U2/din1_buf1_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_dmcud_U2/din1_buf1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_dmcud_U2/din1_buf1_reg[48] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_fdtd_2d_dmcud_U2/din1_buf1_reg[49] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_fdtd_2d_dmcud_U2/din1_buf1_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_dmcud_U2/din1_buf1_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_dmcud_U2/din1_buf1_reg[52] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_fdtd_2d_dmcud_U2/din1_buf1_reg[53] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_fdtd_2d_dmcud_U2/din1_buf1_reg[54] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_fdtd_2d_dmcud_U2/din1_buf1_reg[55] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_fdtd_2d_dmcud_U2/din1_buf1_reg[56] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_fdtd_2d_dmcud_U2/din1_buf1_reg[57] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_fdtd_2d_dmcud_U2/din1_buf1_reg[58] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_fdtd_2d_dmcud_U2/din1_buf1_reg[59] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_fdtd_2d_dmcud_U2/din1_buf1_reg[60] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_fdtd_2d_dmcud_U2/din1_buf1_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_dmcud_U2/din1_buf1_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_dmcud_U2/din1_buf1_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_fdtd_2d_dmcud_U2/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_dabkb_U1/opcode_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_fdtd_2d_dabkb_U1/ce_r_reg )
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dabkb_U1/ce_r_reg) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dabkb_U1/dout_r_reg[63]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dabkb_U1/dout_r_reg[62]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dabkb_U1/dout_r_reg[61]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dabkb_U1/dout_r_reg[60]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dabkb_U1/dout_r_reg[59]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dabkb_U1/dout_r_reg[58]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dabkb_U1/dout_r_reg[57]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dabkb_U1/dout_r_reg[56]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dabkb_U1/dout_r_reg[55]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dabkb_U1/dout_r_reg[54]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dabkb_U1/dout_r_reg[53]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dabkb_U1/dout_r_reg[52]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dabkb_U1/dout_r_reg[51]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dabkb_U1/dout_r_reg[50]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dabkb_U1/dout_r_reg[49]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dabkb_U1/dout_r_reg[48]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dabkb_U1/dout_r_reg[47]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dabkb_U1/dout_r_reg[46]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dabkb_U1/dout_r_reg[45]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dabkb_U1/dout_r_reg[44]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dabkb_U1/dout_r_reg[43]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dabkb_U1/dout_r_reg[42]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dabkb_U1/dout_r_reg[41]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dabkb_U1/dout_r_reg[40]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dabkb_U1/dout_r_reg[39]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dabkb_U1/dout_r_reg[38]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dabkb_U1/dout_r_reg[37]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dabkb_U1/dout_r_reg[36]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dabkb_U1/dout_r_reg[35]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dabkb_U1/dout_r_reg[34]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dabkb_U1/dout_r_reg[33]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dabkb_U1/dout_r_reg[32]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dabkb_U1/dout_r_reg[31]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dabkb_U1/dout_r_reg[30]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dabkb_U1/dout_r_reg[29]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dabkb_U1/dout_r_reg[28]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dabkb_U1/dout_r_reg[27]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dabkb_U1/dout_r_reg[26]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dabkb_U1/dout_r_reg[25]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dabkb_U1/dout_r_reg[24]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dabkb_U1/dout_r_reg[23]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dabkb_U1/dout_r_reg[22]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dabkb_U1/dout_r_reg[21]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dabkb_U1/dout_r_reg[20]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dabkb_U1/dout_r_reg[19]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dabkb_U1/dout_r_reg[18]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dabkb_U1/dout_r_reg[17]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dabkb_U1/dout_r_reg[16]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dabkb_U1/dout_r_reg[15]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dabkb_U1/dout_r_reg[14]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dabkb_U1/dout_r_reg[13]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dabkb_U1/dout_r_reg[12]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dabkb_U1/dout_r_reg[11]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dabkb_U1/dout_r_reg[10]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dabkb_U1/dout_r_reg[9]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dabkb_U1/dout_r_reg[8]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dabkb_U1/dout_r_reg[7]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dabkb_U1/dout_r_reg[6]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dabkb_U1/dout_r_reg[5]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dabkb_U1/dout_r_reg[4]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dabkb_U1/dout_r_reg[3]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dabkb_U1/dout_r_reg[2]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dabkb_U1/dout_r_reg[1]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dabkb_U1/dout_r_reg[0]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dabkb_U1/opcode_buf1_reg[1]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dmcud_U2/ce_r_reg) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dmcud_U2/dout_r_reg[63]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dmcud_U2/dout_r_reg[62]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dmcud_U2/dout_r_reg[61]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dmcud_U2/dout_r_reg[60]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dmcud_U2/dout_r_reg[59]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dmcud_U2/dout_r_reg[58]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dmcud_U2/dout_r_reg[57]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dmcud_U2/dout_r_reg[56]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dmcud_U2/dout_r_reg[55]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dmcud_U2/dout_r_reg[54]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dmcud_U2/dout_r_reg[53]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dmcud_U2/dout_r_reg[52]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dmcud_U2/dout_r_reg[51]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dmcud_U2/dout_r_reg[50]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dmcud_U2/dout_r_reg[49]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dmcud_U2/dout_r_reg[48]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dmcud_U2/dout_r_reg[47]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dmcud_U2/dout_r_reg[46]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dmcud_U2/dout_r_reg[45]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dmcud_U2/dout_r_reg[44]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dmcud_U2/dout_r_reg[43]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dmcud_U2/dout_r_reg[42]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dmcud_U2/dout_r_reg[41]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dmcud_U2/dout_r_reg[40]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dmcud_U2/dout_r_reg[39]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dmcud_U2/dout_r_reg[38]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dmcud_U2/dout_r_reg[37]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dmcud_U2/dout_r_reg[36]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dmcud_U2/dout_r_reg[35]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dmcud_U2/dout_r_reg[34]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dmcud_U2/dout_r_reg[33]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dmcud_U2/dout_r_reg[32]) is unused and will be removed from module kernel_fdtd_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_dmcud_U2/dout_r_reg[31]) is unused and will be removed from module kernel_fdtd_2d.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:51 . Memory (MB): peak = 1725.758 ; gain = 515.840 ; free physical = 1304 ; free virtual = 10235
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:01:02 . Memory (MB): peak = 1771.758 ; gain = 561.840 ; free physical = 1080 ; free virtual = 10012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:01:03 . Memory (MB): peak = 1780.758 ; gain = 570.840 ; free physical = 1071 ; free virtual = 10002
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:01:04 . Memory (MB): peak = 1803.836 ; gain = 593.918 ; free physical = 1065 ; free virtual = 9996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:01:05 . Memory (MB): peak = 1803.836 ; gain = 593.918 ; free physical = 1065 ; free virtual = 9997
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:01:05 . Memory (MB): peak = 1803.836 ; gain = 593.918 ; free physical = 1065 ; free virtual = 9997
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:01:06 . Memory (MB): peak = 1803.836 ; gain = 593.918 ; free physical = 1068 ; free virtual = 9999
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:01:06 . Memory (MB): peak = 1803.836 ; gain = 593.918 ; free physical = 1068 ; free virtual = 9999
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:01:06 . Memory (MB): peak = 1803.836 ; gain = 593.918 ; free physical = 1067 ; free virtual = 9999
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:01:06 . Memory (MB): peak = 1803.836 ; gain = 593.918 ; free physical = 1067 ; free virtual = 9999
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    53|
|2     |DSP48E1    |     3|
|3     |DSP48E1_1  |     1|
|4     |DSP48E1_10 |     1|
|5     |DSP48E1_12 |     1|
|6     |DSP48E1_13 |     2|
|7     |DSP48E1_2  |     2|
|8     |DSP48E1_3  |     1|
|9     |DSP48E1_4  |     1|
|10    |DSP48E1_5  |     1|
|11    |DSP48E1_6  |     1|
|12    |DSP48E1_7  |     1|
|13    |DSP48E1_8  |     1|
|14    |DSP48E1_9  |     1|
|15    |LUT1       |    32|
|16    |LUT2       |   194|
|17    |LUT3       |   374|
|18    |LUT4       |   218|
|19    |LUT5       |   331|
|20    |LUT6       |   552|
|21    |MUXCY      |   199|
|22    |MUXF7      |    10|
|23    |MUXF8      |     1|
|24    |XORCY      |    89|
|25    |FDE        |     5|
|26    |FDRE       |  1556|
|27    |FDSE       |     3|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:01:06 . Memory (MB): peak = 1803.836 ; gain = 593.918 ; free physical = 1067 ; free virtual = 9999
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 501 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:44 . Memory (MB): peak = 1803.836 ; gain = 274.598 ; free physical = 1129 ; free virtual = 10060
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:01:06 . Memory (MB): peak = 1803.844 ; gain = 593.918 ; free physical = 1129 ; free virtual = 10060
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 374 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 78 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 73 instances
  FDE => FDRE: 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
285 Infos, 204 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:01:08 . Memory (MB): peak = 1803.844 ; gain = 605.484 ; free physical = 1204 ; free virtual = 10137
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/project.runs/synth_1/kernel_fdtd_2d.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file kernel_fdtd_2d_utilization_synth.rpt -pb kernel_fdtd_2d_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1827.848 ; gain = 0.000 ; free physical = 1206 ; free virtual = 10139
INFO: [Common 17-206] Exiting Vivado at Tue Aug  7 15:03:41 2018...
