#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Feb 19 00:55:14 2018
# Process ID: 4620
# Current directory: C:/Users/Jake/Engineering/ZYNQ/PS-EMIO
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9632 C:\Users\Jake\Engineering\ZYNQ\PS-EMIO\PS-EMIO.xpr
# Log file: C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/vivado.log
# Journal file: C:/Users/Jake/Engineering/ZYNQ/PS-EMIO\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 767.297 ; gain = 98.988
update_compile_order -fileset sources_1
file mkdir C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.sdk
file copy -force C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.runs/impl_1/design_1_wrapper.sysdef C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.sdk -hwspec C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.sdk -hwspec C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Successfully read diagram <design_1> from BD file <C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 861.398 ; gain = 78.332
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41J256M16 RE-125}] [get_bd_cells processing_system7_0]
endgroup
save_bd_design
Wrote  : <C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.srcs/sources_1/bd/design_1/design_1.bd> 
generate_target all [get_files  C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 1030.457 ; gain = 105.488
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 2 design_1_processing_system7_0_0_synth_1
[Mon Feb 19 01:45:25 2018] Launched design_1_processing_system7_0_0_synth_1...
Run output will be captured here: C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.runs/design_1_processing_system7_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.ip_user_files -ipstatic_source_dir C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.cache/compile_simlib/modelsim} {questa=C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.cache/compile_simlib/questa} {riviera=C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.cache/compile_simlib/riviera} {activehdl=C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Feb 19 01:45:58 2018] Launched design_1_processing_system7_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.runs/design_1_processing_system7_0_0_synth_1/runme.log
synth_1: C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.runs/synth_1/runme.log
[Mon Feb 19 01:45:58 2018] Launched impl_1...
Run output will be captured here: C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.runs/impl_1/runme.log
file copy -force C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.runs/impl_1/design_1_wrapper.sysdef C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.sdk -hwspec C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.sdk -hwspec C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_SDIO_PERIPHERAL_FREQMHZ {125}] [get_bd_cells processing_system7_0]
endgroup
generate_target all [get_files  C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [Common 17-365] Interrupt caught but 'generate_target' cannot be canceled. Please wait for command to finish.
INFO: [IP_Flow 19-3499] Reset cancelled 'Synthesis' target for IP 'processing_system7_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1242.070 ; gain = 59.125
INFO: [Common 17-681] Processing pending cancel.
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 2 design_1_processing_system7_0_0_synth_1
[Mon Feb 19 02:17:19 2018] Launched design_1_processing_system7_0_0_synth_1...
Run output will be captured here: C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.runs/design_1_processing_system7_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.ip_user_files -ipstatic_source_dir C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.cache/compile_simlib/modelsim} {questa=C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.cache/compile_simlib/questa} {riviera=C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.cache/compile_simlib/riviera} {activehdl=C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
make_wrapper -files [get_files C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
generate_target all [get_files  C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 2 design_1_processing_system7_0_0_synth_1
[Mon Feb 19 02:18:05 2018] Launched design_1_processing_system7_0_0_synth_1...
Run output will be captured here: C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.runs/design_1_processing_system7_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.ip_user_files -ipstatic_source_dir C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.cache/compile_simlib/modelsim} {questa=C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.cache/compile_simlib/questa} {riviera=C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.cache/compile_simlib/riviera} {activehdl=C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Feb 19 02:18:26 2018] Launched design_1_processing_system7_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.runs/design_1_processing_system7_0_0_synth_1/runme.log
synth_1: C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.runs/synth_1/runme.log
[Mon Feb 19 02:18:26 2018] Launched impl_1...
Run output will be captured here: C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.runs/impl_1/runme.log
reset_target all [get_files  C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_EN_RST0_PORT {0}] [get_bd_cells processing_system7_0]
endgroup
generate_target all [get_files  C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 1369.371 ; gain = 50.133
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 2 design_1_processing_system7_0_0_synth_1
[Mon Feb 19 02:20:51 2018] Launched design_1_processing_system7_0_0_synth_1...
Run output will be captured here: C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.runs/design_1_processing_system7_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.ip_user_files -ipstatic_source_dir C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.cache/compile_simlib/modelsim} {questa=C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.cache/compile_simlib/questa} {riviera=C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.cache/compile_simlib/riviera} {activehdl=C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Feb 19 02:21:15 2018] Launched design_1_processing_system7_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.runs/design_1_processing_system7_0_0_synth_1/runme.log
synth_1: C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.runs/synth_1/runme.log
[Mon Feb 19 02:21:15 2018] Launched impl_1...
Run output will be captured here: C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.runs/impl_1/runme.log
file copy -force C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.runs/impl_1/design_1_wrapper.sysdef C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.sdk -hwspec C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.sdk -hwspec C:/Users/Jake/Engineering/ZYNQ/PS-EMIO/PS-EMIO.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Feb 19 02:32:12 2018...
