// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// -------------------------------------------------------------------------------

`timescale 1 ps / 1 ps

(* BLOCK_STUB = "true" *)
module Block_Diagram_LCD (
  DDR3_0_dq,
  DDR3_0_dqs_p,
  DDR3_0_dqs_n,
  DDR3_0_addr,
  DDR3_0_ba,
  DDR3_0_ras_n,
  DDR3_0_cas_n,
  DDR3_0_we_n,
  DDR3_0_reset_n,
  DDR3_0_ck_p,
  DDR3_0_ck_n,
  DDR3_0_cke,
  DDR3_0_cs_n,
  DDR3_0_dm,
  DDR3_0_odt,
  SW_0,
  SW_1,
  PB_1,
  PB_2,
  PB_3,
  gpio2_io_o_0,
  UART_RX,
  UART_TX,
  DISPLAY_SCLK,
  DISPLAY_MOSI,
  DISPLAY_MISO,
  DISPLAY_CSn,
  CLK_IN,
  RST,
  AXI_CLK,
  DDR_READY
);

  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR3_0 DQ" *)
  (* X_INTERFACE_MODE = "master DDR3_0" *)
  (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME DDR3_0, CAN_DEBUG false, TIMEPERIOD_PS 1250, MEMORY_TYPE COMPONENTS, DATA_WIDTH 8, CS_ENABLED true, DATA_MASK_ENABLED true, SLOT Single, MEM_ADDR_MAP ROW_COLUMN_BANK, BURST_LENGTH 8, AXI_ARBITRATION_SCHEME TDM, CAS_LATENCY 11, CAS_WRITE_LATENCY 11" *)
  inout [15:0]DDR3_0_dq;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR3_0 DQS_P" *)
  inout [1:0]DDR3_0_dqs_p;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR3_0 DQS_N" *)
  inout [1:0]DDR3_0_dqs_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR3_0 ADDR" *)
  output [13:0]DDR3_0_addr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR3_0 BA" *)
  output [2:0]DDR3_0_ba;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR3_0 RAS_N" *)
  output DDR3_0_ras_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR3_0 CAS_N" *)
  output DDR3_0_cas_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR3_0 WE_N" *)
  output DDR3_0_we_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR3_0 RESET_N" *)
  output DDR3_0_reset_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR3_0 CK_P" *)
  output [0:0]DDR3_0_ck_p;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR3_0 CK_N" *)
  output [0:0]DDR3_0_ck_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR3_0 CKE" *)
  output [0:0]DDR3_0_cke;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR3_0 CS_N" *)
  output [0:0]DDR3_0_cs_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR3_0 DM" *)
  output [1:0]DDR3_0_dm;
  (* X_INTERFACE_INFO = "xilinx.com:interface:ddrx:1.0 DDR3_0 ODT" *)
  output [0:0]DDR3_0_odt;
  (* X_INTERFACE_IGNORE = "true" *)
  input [0:0]SW_0;
  (* X_INTERFACE_IGNORE = "true" *)
  input SW_1;
  (* X_INTERFACE_IGNORE = "true" *)
  input [0:0]PB_1;
  (* X_INTERFACE_IGNORE = "true" *)
  input [0:0]PB_2;
  (* X_INTERFACE_IGNORE = "true" *)
  input [0:0]PB_3;
  (* X_INTERFACE_IGNORE = "true" *)
  output [3:0]gpio2_io_o_0;
  (* X_INTERFACE_IGNORE = "true" *)
  input UART_RX;
  (* X_INTERFACE_IGNORE = "true" *)
  output UART_TX;
  (* X_INTERFACE_IGNORE = "true" *)
  output DISPLAY_SCLK;
  (* X_INTERFACE_IGNORE = "true" *)
  output DISPLAY_MOSI;
  (* X_INTERFACE_IGNORE = "true" *)
  input DISPLAY_MISO;
  (* X_INTERFACE_IGNORE = "true" *)
  output [0:0]DISPLAY_CSn;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLK.CLK_IN CLK" *)
  (* X_INTERFACE_MODE = "slave CLK.CLK_IN" *)
  (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CLK.CLK_IN, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN Block_Diagram_LCD_CLK_IN, INSERT_VIP 0" *)
  input CLK_IN;
  (* X_INTERFACE_IGNORE = "true" *)
  input [0:0]RST;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLK.AXI_CLK CLK" *)
  (* X_INTERFACE_MODE = "master CLK.AXI_CLK" *)
  (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CLK.AXI_CLK, FREQ_HZ 83333333, FREQ_TOLERANCE_HZ 0, PHASE 0, CLK_DOMAIN Block_Diagram_LCD_mig_7series_0_0_ui_clk, INSERT_VIP 0" *)
  output AXI_CLK;
  (* X_INTERFACE_IGNORE = "true" *)
  output DDR_READY;

  // stub module has no contents

endmodule
