[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/GenIfNamed/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/GenIfNamed/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<106> s<105> l<2:1> el<1:2>
n<module> u<2> t<Module_keyword> p<6> s<3> l<2:1> el<2:7>
n<top> u<3> t<StringConst> p<6> s<5> l<2:8> el<2:11>
n<> u<4> t<Port> p<5> l<2:12> el<2:12>
n<> u<5> t<List_of_ports> p<6> c<4> l<2:11> el<2:13>
n<> u<6> t<Module_nonansi_header> p<103> c<2> s<101> l<2:1> el<2:14>
n<i> u<7> t<StringConst> p<12> s<11> l<4:8> el<4:9>
n<0> u<8> t<IntConst> p<9> l<4:12> el<4:13>
n<> u<9> t<Primary_literal> p<10> c<8> l<4:12> el<4:13>
n<> u<10> t<Constant_primary> p<11> c<9> l<4:12> el<4:13>
n<> u<11> t<Constant_expression> p<12> c<10> l<4:12> el<4:13>
n<> u<12> t<Genvar_initialization> p<97> c<7> s<22> l<4:8> el<4:13>
n<i> u<13> t<StringConst> p<14> l<4:15> el<4:16>
n<> u<14> t<Primary_literal> p<15> c<13> l<4:15> el<4:16>
n<> u<15> t<Constant_primary> p<16> c<14> l<4:15> el<4:16>
n<> u<16> t<Constant_expression> p<22> c<15> s<21> l<4:15> el<4:16>
n<3> u<17> t<IntConst> p<18> l<4:19> el<4:20>
n<> u<18> t<Primary_literal> p<19> c<17> l<4:19> el<4:20>
n<> u<19> t<Constant_primary> p<20> c<18> l<4:19> el<4:20>
n<> u<20> t<Constant_expression> p<22> c<19> l<4:19> el<4:20>
n<> u<21> t<BinOp_Less> p<22> s<20> l<4:17> el<4:18>
n<> u<22> t<Constant_expression> p<97> c<16> s<35> l<4:15> el<4:20>
n<i> u<23> t<StringConst> p<35> s<24> l<4:23> el<4:24>
n<> u<24> t<AssignOp_Assign> p<35> s<34> l<4:25> el<4:26>
n<i> u<25> t<StringConst> p<26> l<4:27> el<4:28>
n<> u<26> t<Primary_literal> p<27> c<25> l<4:27> el<4:28>
n<> u<27> t<Constant_primary> p<28> c<26> l<4:27> el<4:28>
n<> u<28> t<Constant_expression> p<34> c<27> s<33> l<4:27> el<4:28>
n<1> u<29> t<IntConst> p<30> l<4:31> el<4:32>
n<> u<30> t<Primary_literal> p<31> c<29> l<4:31> el<4:32>
n<> u<31> t<Constant_primary> p<32> c<30> l<4:31> el<4:32>
n<> u<32> t<Constant_expression> p<34> c<31> l<4:31> el<4:32>
n<> u<33> t<BinOp_Plus> p<34> s<32> l<4:29> el<4:30>
n<> u<34> t<Constant_expression> p<35> c<28> l<4:27> el<4:32>
n<> u<35> t<Genvar_iteration> p<97> c<23> s<96> l<4:23> el<4:32>
n<tag1> u<36> t<StringConst> p<96> s<94> l<4:41> el<4:45>
n<1> u<37> t<IntConst> p<38> l<5:10> el<5:11>
n<> u<38> t<Primary_literal> p<39> c<37> l<5:10> el<5:11>
n<> u<39> t<Constant_primary> p<40> c<38> l<5:10> el<5:11>
n<> u<40> t<Constant_expression> p<89> c<39> s<63> l<5:10> el<5:11>
n<tag2> u<41> t<StringConst> p<63> s<61> l<5:20> el<5:24>
n<tmp> u<42> t<StringConst> p<43> l<6:16> el<6:19>
n<> u<43> t<Ps_or_hierarchical_identifier> p<50> c<42> s<49> l<6:16> el<6:19>
n<i> u<44> t<StringConst> p<45> l<6:20> el<6:21>
n<> u<45> t<Primary_literal> p<46> c<44> l<6:20> el<6:21>
n<> u<46> t<Constant_primary> p<47> c<45> l<6:20> el<6:21>
n<> u<47> t<Constant_expression> p<48> c<46> l<6:20> el<6:21>
n<> u<48> t<Constant_bit_select> p<49> c<47> l<6:19> el<6:22>
n<> u<49> t<Constant_select> p<50> c<48> l<6:19> el<6:22>
n<> u<50> t<Net_lvalue> p<55> c<43> s<54> l<6:16> el<6:22>
n<> u<51> t<Number_1Tickb1> p<52> l<6:25> el<6:29>
n<> u<52> t<Primary_literal> p<53> c<51> l<6:25> el<6:29>
n<> u<53> t<Primary> p<54> c<52> l<6:25> el<6:29>
n<> u<54> t<Expression> p<55> c<53> l<6:25> el<6:29>
n<> u<55> t<Net_assignment> p<56> c<50> l<6:16> el<6:29>
n<> u<56> t<List_of_net_assignments> p<57> c<55> l<6:16> el<6:29>
n<> u<57> t<Continuous_assign> p<58> c<56> l<6:9> el<6:30>
n<> u<58> t<Module_common_item> p<59> c<57> l<6:9> el<6:30>
n<> u<59> t<Module_or_generate_item> p<60> c<58> l<6:9> el<6:30>
n<> u<60> t<Generate_item> p<61> c<59> l<6:9> el<6:30>
n<> u<61> t<Generate_block> p<63> c<60> s<62> l<6:9> el<6:30>
n<> u<62> t<End> p<63> l<7:6> el<7:9>
n<> u<63> t<Generate_block> p<89> c<41> s<88> l<5:13> el<7:9>
n<tag3> u<64> t<StringConst> p<86> s<84> l<7:22> el<7:26>
n<tmp> u<65> t<StringConst> p<66> l<8:16> el<8:19>
n<> u<66> t<Ps_or_hierarchical_identifier> p<73> c<65> s<72> l<8:16> el<8:19>
n<i> u<67> t<StringConst> p<68> l<8:20> el<8:21>
n<> u<68> t<Primary_literal> p<69> c<67> l<8:20> el<8:21>
n<> u<69> t<Constant_primary> p<70> c<68> l<8:20> el<8:21>
n<> u<70> t<Constant_expression> p<71> c<69> l<8:20> el<8:21>
n<> u<71> t<Constant_bit_select> p<72> c<70> l<8:19> el<8:22>
n<> u<72> t<Constant_select> p<73> c<71> l<8:19> el<8:22>
n<> u<73> t<Net_lvalue> p<78> c<66> s<77> l<8:16> el<8:22>
n<> u<74> t<Number_1Tickb0> p<75> l<8:25> el<8:29>
n<> u<75> t<Primary_literal> p<76> c<74> l<8:25> el<8:29>
n<> u<76> t<Primary> p<77> c<75> l<8:25> el<8:29>
n<> u<77> t<Expression> p<78> c<76> l<8:25> el<8:29>
n<> u<78> t<Net_assignment> p<79> c<73> l<8:16> el<8:29>
n<> u<79> t<List_of_net_assignments> p<80> c<78> l<8:16> el<8:29>
n<> u<80> t<Continuous_assign> p<81> c<79> l<8:9> el<8:30>
n<> u<81> t<Module_common_item> p<82> c<80> l<8:9> el<8:30>
n<> u<82> t<Module_or_generate_item> p<83> c<81> l<8:9> el<8:30>
n<> u<83> t<Generate_item> p<84> c<82> l<8:9> el<8:30>
n<> u<84> t<Generate_block> p<86> c<83> s<85> l<8:9> el<8:30>
n<> u<85> t<End> p<86> l<9:6> el<9:9>
n<> u<86> t<Generate_block> p<89> c<64> l<7:15> el<9:9>
n<> u<87> t<IF> p<89> s<40> l<5:6> el<5:8>
n<> u<88> t<Else> p<89> s<86> l<7:10> el<7:14>
n<> u<89> t<If_generate_construct> p<90> c<87> l<5:6> el<9:9>
n<> u<90> t<Conditional_generate_construct> p<91> c<89> l<5:6> el<9:9>
n<> u<91> t<Module_common_item> p<92> c<90> l<5:6> el<9:9>
n<> u<92> t<Module_or_generate_item> p<93> c<91> l<5:6> el<9:9>
n<> u<93> t<Generate_item> p<94> c<92> l<5:6> el<9:9>
n<> u<94> t<Generate_block> p<96> c<93> s<95> l<5:6> el<9:9>
n<> u<95> t<End> p<96> l<10:3> el<10:6>
n<> u<96> t<Generate_block> p<97> c<36> l<4:34> el<10:6>
n<> u<97> t<Loop_generate_construct> p<98> c<12> l<4:3> el<10:6>
n<> u<98> t<Module_common_item> p<99> c<97> l<4:3> el<10:6>
n<> u<99> t<Module_or_generate_item> p<100> c<98> l<4:3> el<10:6>
n<> u<100> t<Non_port_module_item> p<101> c<99> l<4:3> el<10:6>
n<> u<101> t<Module_item> p<103> c<100> s<102> l<4:3> el<10:6>
n<> u<102> t<Endmodule> p<103> l<12:1> el<12:10>
n<> u<103> t<Module_declaration> p<104> c<6> l<2:1> el<12:10>
n<> u<104> t<Description> p<105> c<103> l<2:1> el<12:10>
n<> u<105> t<Source_text> p<106> c<104> l<2:1> el<12:10>
n<> u<106> t<Top_level_rule> c<1> l<2:1> el<12:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/GenIfNamed/dut.sv:2:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/GenIfNamed/dut.sv:2:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[INF:CP0335] ${SURELOG_DIR}/tests/GenIfNamed/dut.sv:4:3: Compile generate block "work@top.tag1[0]".

[INF:CP0335] ${SURELOG_DIR}/tests/GenIfNamed/dut.sv:5:6: Compile generate block "work@top.tag1[0].tag2".

[INF:CP0335] ${SURELOG_DIR}/tests/GenIfNamed/dut.sv:4:3: Compile generate block "work@top.tag1[1]".

[INF:CP0335] ${SURELOG_DIR}/tests/GenIfNamed/dut.sv:5:6: Compile generate block "work@top.tag1[1].tag2".

[INF:CP0335] ${SURELOG_DIR}/tests/GenIfNamed/dut.sv:4:3: Compile generate block "work@top.tag1[2]".

[INF:CP0335] ${SURELOG_DIR}/tests/GenIfNamed/dut.sv:5:6: Compile generate block "work@top.tag1[2].tag2".

[NTE:EL0503] ${SURELOG_DIR}/tests/GenIfNamed/dut.sv:2:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
assign_stmt                                            1
assignment                                             1
bit_select                                             8
constant                                              28
cont_assign                                            8
design                                                 1
gen_for                                                1
gen_if_else                                            1
gen_scope                                             12
gen_scope_array                                       12
int_typespec                                           3
logic_net                                              1
module_inst                                            4
named_begin                                            3
operation                                              6
parameter                                              3
ref_obj                                               19
ref_var                                                1
unsupported_typespec                                   1
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
assign_stmt                                            1
assignment                                             1
bit_select                                            11
constant                                              28
cont_assign                                           11
design                                                 1
gen_for                                                1
gen_if_else                                            1
gen_scope                                             18
gen_scope_array                                       18
int_typespec                                           3
logic_net                                              1
module_inst                                            4
named_begin                                            3
operation                                              6
parameter                                              3
ref_obj                                               25
ref_var                                                1
unsupported_typespec                                   1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/GenIfNamed/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/GenIfNamed/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/GenIfNamed/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenIfNamed/dut.sv, line:2:1, endln:12:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiGenStmt:
  \_gen_for: 
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenIfNamed/dut.sv, line:2:1, endln:12:10
    |vpiForInitStmt:
    \_assign_stmt: , line:4:8, endln:4:13
      |vpiParent:
      \_gen_for: 
      |vpiRhs:
      \_constant: , line:4:12, endln:4:13
        |vpiParent:
        \_assign_stmt: , line:4:8, endln:4:13
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_ref_var: (work@top.i), line:4:8, endln:4:9
        |vpiParent:
        \_assign_stmt: , line:4:8, endln:4:13
        |vpiTypespec:
        \_unsupported_typespec: (i), line:4:8, endln:4:9
          |vpiName:i
        |vpiName:i
        |vpiFullName:work@top.i
    |vpiCondition:
    \_operation: , line:4:15, endln:4:20
      |vpiOpType:20
      |vpiOperand:
      \_ref_obj: (i), line:4:15, endln:4:16
        |vpiParent:
        \_operation: , line:4:15, endln:4:20
        |vpiName:i
        |vpiActual:
        \_logic_net: (i)
      |vpiOperand:
      \_constant: , line:4:19, endln:4:20
        |vpiParent:
        \_operation: , line:4:15, endln:4:20
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
    |vpiForIncStmt:
    \_assignment: , line:4:23, endln:4:32
      |vpiParent:
      \_gen_for: 
      |vpiOpType:82
      |vpiRhs:
      \_operation: , line:4:27, endln:4:32
        |vpiOpType:24
        |vpiOperand:
        \_ref_obj: (i), line:4:27, endln:4:28
          |vpiParent:
          \_operation: , line:4:27, endln:4:32
          |vpiName:i
          |vpiActual:
          \_logic_net: (i)
        |vpiOperand:
        \_constant: , line:4:31, endln:4:32
          |vpiParent:
          \_operation: , line:4:27, endln:4:32
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiLhs:
      \_ref_obj: (i), line:4:23, endln:4:24
        |vpiName:i
        |vpiActual:
        \_logic_net: (i)
    |vpiStmt:
    \_named_begin: (tag1)
      |vpiName:tag1
      |vpiStmt:
      \_gen_if_else: , line:5:6, endln:9:9
        |vpiCondition:
        \_constant: , line:5:10, endln:5:11
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiStmt:
        \_named_begin: (tag2)
          |vpiName:tag2
          |vpiStmt:
          \_cont_assign: , line:6:16, endln:6:29
            |vpiRhs:
            \_constant: , line:6:25, endln:6:29
              |vpiParent:
              \_cont_assign: , line:6:16, endln:6:29
              |vpiDecompile:1'b1
              |vpiSize:1
              |BIN:1
              |vpiConstType:3
            |vpiLhs:
            \_bit_select: (tmp), line:6:16, endln:6:22
              |vpiParent:
              \_ref_obj: (tmp)
                |vpiParent:
                \_cont_assign: , line:6:16, endln:6:29
                |vpiName:tmp
              |vpiName:tmp
              |vpiIndex:
              \_ref_obj: (tmp.i), line:6:20, endln:6:21
                |vpiParent:
                \_bit_select: (tmp), line:6:16, endln:6:22
                |vpiName:i
                |vpiFullName:tmp.i
                |vpiActual:
                \_logic_net: (i)
        |vpiElseStmt:
        \_named_begin: (tag3)
          |vpiName:tag3
          |vpiStmt:
          \_cont_assign: , line:8:16, endln:8:29
            |vpiRhs:
            \_constant: , line:8:25, endln:8:29
              |vpiParent:
              \_cont_assign: , line:8:16, endln:8:29
              |vpiDecompile:1'b0
              |vpiSize:1
              |BIN:0
              |vpiConstType:3
            |vpiLhs:
            \_bit_select: (tmp), line:8:16, endln:8:22
              |vpiParent:
              \_ref_obj: (tmp)
                |vpiParent:
                \_cont_assign: , line:8:16, endln:8:29
                |vpiName:tmp
              |vpiName:tmp
              |vpiIndex:
              \_ref_obj: (tmp.i), line:8:20, endln:8:21
                |vpiParent:
                \_bit_select: (tmp), line:8:16, endln:8:22
                |vpiName:i
                |vpiFullName:tmp.i
                |vpiActual:
                \_logic_net: (i)
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenIfNamed/dut.sv, line:2:1, endln:12:10
  |vpiName:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiNet:
  \_logic_net: (i)
    |vpiName:i
    |vpiNetType:1
  |vpiTopModule:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.tag1[0]), line:4:34, endln:10:6
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenIfNamed/dut.sv, line:2:1, endln:12:10
    |vpiName:tag1[0]
    |vpiFullName:work@top.tag1[0]
    |vpiGenScope:
    \_gen_scope: (work@top.tag1[0])
      |vpiParent:
      \_gen_scope_array: (work@top.tag1[0]), line:4:34, endln:10:6
      |vpiFullName:work@top.tag1[0]
      |vpiParameter:
      \_parameter: (work@top.tag1[0].i), line:4:0
        |vpiParent:
        \_gen_scope: (work@top.tag1[0])
        |UINT:0
        |vpiTypespec:
        \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:i
        |vpiFullName:work@top.tag1[0].i
      |vpiGenScopeArray:
      \_gen_scope_array: (work@top.tag1[0].tag2), line:5:6, endln:9:9
        |vpiParent:
        \_gen_scope: (work@top.tag1[0])
        |vpiName:tag2
        |vpiFullName:work@top.tag1[0].tag2
        |vpiGenScope:
        \_gen_scope: (work@top.tag1[0].tag2)
          |vpiParent:
          \_gen_scope_array: (work@top.tag1[0].tag2), line:5:6, endln:9:9
          |vpiFullName:work@top.tag1[0].tag2
          |vpiContAssign:
          \_cont_assign: , line:6:16, endln:6:29
            |vpiParent:
            \_gen_scope: (work@top.tag1[0].tag2)
            |vpiRhs:
            \_constant: , line:6:25, endln:6:29
              |vpiParent:
              \_cont_assign: , line:6:16, endln:6:29
              |vpiDecompile:1'b1
              |vpiSize:1
              |BIN:1
              |vpiConstType:3
            |vpiLhs:
            \_bit_select: (work@top.tag1[0].tag2.tmp), line:6:16, endln:6:22
              |vpiParent:
              \_ref_obj: (work@top.tag1[0].tag2.tmp)
                |vpiParent:
                \_cont_assign: , line:6:16, endln:6:29
                |vpiName:tmp
                |vpiFullName:work@top.tag1[0].tag2.tmp
              |vpiName:tmp
              |vpiFullName:work@top.tag1[0].tag2.tmp
              |vpiIndex:
              \_ref_obj: (work@top.tag1[0].tag2.tmp.i), line:6:20, endln:6:21
                |vpiParent:
                \_bit_select: (work@top.tag1[0].tag2.tmp), line:6:16, endln:6:22
                |vpiName:i
                |vpiFullName:work@top.tag1[0].tag2.tmp.i
                |vpiActual:
                \_parameter: (work@top.tag1[0].i), line:4:0
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.tag1[1]), line:4:34, endln:10:6
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenIfNamed/dut.sv, line:2:1, endln:12:10
    |vpiName:tag1[1]
    |vpiFullName:work@top.tag1[1]
    |vpiGenScope:
    \_gen_scope: (work@top.tag1[1])
      |vpiParent:
      \_gen_scope_array: (work@top.tag1[1]), line:4:34, endln:10:6
      |vpiFullName:work@top.tag1[1]
      |vpiParameter:
      \_parameter: (work@top.tag1[1].i), line:4:0
        |vpiParent:
        \_gen_scope: (work@top.tag1[1])
        |UINT:1
        |vpiTypespec:
        \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:i
        |vpiFullName:work@top.tag1[1].i
      |vpiGenScopeArray:
      \_gen_scope_array: (work@top.tag1[1].tag2), line:5:6, endln:9:9
        |vpiParent:
        \_gen_scope: (work@top.tag1[1])
        |vpiName:tag2
        |vpiFullName:work@top.tag1[1].tag2
        |vpiGenScope:
        \_gen_scope: (work@top.tag1[1].tag2)
          |vpiParent:
          \_gen_scope_array: (work@top.tag1[1].tag2), line:5:6, endln:9:9
          |vpiFullName:work@top.tag1[1].tag2
          |vpiContAssign:
          \_cont_assign: , line:6:16, endln:6:29
            |vpiParent:
            \_gen_scope: (work@top.tag1[1].tag2)
            |vpiRhs:
            \_constant: , line:6:25, endln:6:29
              |vpiParent:
              \_cont_assign: , line:6:16, endln:6:29
              |vpiDecompile:1'b1
              |vpiSize:1
              |BIN:1
              |vpiConstType:3
            |vpiLhs:
            \_bit_select: (work@top.tag1[1].tag2.tmp), line:6:16, endln:6:22
              |vpiParent:
              \_ref_obj: (work@top.tag1[1].tag2.tmp)
                |vpiParent:
                \_cont_assign: , line:6:16, endln:6:29
                |vpiName:tmp
                |vpiFullName:work@top.tag1[1].tag2.tmp
              |vpiName:tmp
              |vpiFullName:work@top.tag1[1].tag2.tmp
              |vpiIndex:
              \_ref_obj: (work@top.tag1[1].tag2.tmp.i), line:6:20, endln:6:21
                |vpiParent:
                \_bit_select: (work@top.tag1[1].tag2.tmp), line:6:16, endln:6:22
                |vpiName:i
                |vpiFullName:work@top.tag1[1].tag2.tmp.i
                |vpiActual:
                \_parameter: (work@top.tag1[1].i), line:4:0
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.tag1[2]), line:4:34, endln:10:6
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenIfNamed/dut.sv, line:2:1, endln:12:10
    |vpiName:tag1[2]
    |vpiFullName:work@top.tag1[2]
    |vpiGenScope:
    \_gen_scope: (work@top.tag1[2])
      |vpiParent:
      \_gen_scope_array: (work@top.tag1[2]), line:4:34, endln:10:6
      |vpiFullName:work@top.tag1[2]
      |vpiParameter:
      \_parameter: (work@top.tag1[2].i), line:4:0
        |vpiParent:
        \_gen_scope: (work@top.tag1[2])
        |UINT:2
        |vpiTypespec:
        \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:i
        |vpiFullName:work@top.tag1[2].i
      |vpiGenScopeArray:
      \_gen_scope_array: (work@top.tag1[2].tag2), line:5:6, endln:9:9
        |vpiParent:
        \_gen_scope: (work@top.tag1[2])
        |vpiName:tag2
        |vpiFullName:work@top.tag1[2].tag2
        |vpiGenScope:
        \_gen_scope: (work@top.tag1[2].tag2)
          |vpiParent:
          \_gen_scope_array: (work@top.tag1[2].tag2), line:5:6, endln:9:9
          |vpiFullName:work@top.tag1[2].tag2
          |vpiContAssign:
          \_cont_assign: , line:6:16, endln:6:29
            |vpiParent:
            \_gen_scope: (work@top.tag1[2].tag2)
            |vpiRhs:
            \_constant: , line:6:25, endln:6:29
              |vpiParent:
              \_cont_assign: , line:6:16, endln:6:29
              |vpiDecompile:1'b1
              |vpiSize:1
              |BIN:1
              |vpiConstType:3
            |vpiLhs:
            \_bit_select: (work@top.tag1[2].tag2.tmp), line:6:16, endln:6:22
              |vpiParent:
              \_ref_obj: (work@top.tag1[2].tag2.tmp)
                |vpiParent:
                \_cont_assign: , line:6:16, endln:6:29
                |vpiName:tmp
                |vpiFullName:work@top.tag1[2].tag2.tmp
              |vpiName:tmp
              |vpiFullName:work@top.tag1[2].tag2.tmp
              |vpiIndex:
              \_ref_obj: (work@top.tag1[2].tag2.tmp.i), line:6:20, endln:6:21
                |vpiParent:
                \_bit_select: (work@top.tag1[2].tag2.tmp), line:6:16, endln:6:22
                |vpiName:i
                |vpiFullName:work@top.tag1[2].tag2.tmp.i
                |vpiActual:
                \_parameter: (work@top.tag1[2].i), line:4:0
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/GenIfNamed/dut.sv | ${SURELOG_DIR}/build/regression/GenIfNamed/roundtrip/dut_000.sv | 5 | 12 |