
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/vedant/Practicals/AdvanceCA/Assignments/Assignment2/traces/sssp-3.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C Stream prefetcher
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000002 cycles: 2980502 heartbeat IPC: 3.35514 cumulative IPC: 3.35514 (Simulation time: 0 hr 0 min 46 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 6362457 heartbeat IPC: 2.95687 cumulative IPC: 3.14344 (Simulation time: 0 hr 1 min 39 sec) 

Warmup complete CPU 0 instructions: 25000004 cycles: 8127036 (Simulation time: 0 hr 2 min 4 sec) 

Heartbeat CPU 0 instructions: 30000002 cycles: 26012158 heartbeat IPC: 0.508914 cumulative IPC: 0.279562 (Simulation time: 0 hr 2 min 57 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 62712768 heartbeat IPC: 0.272475 cumulative IPC: 0.274797 (Simulation time: 0 hr 4 min 34 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 98803279 heartbeat IPC: 0.277081 cumulative IPC: 0.275706 (Simulation time: 0 hr 5 min 50 sec) 
Finished CPU 0 instructions: 25000000 cycles: 90676261 cumulative IPC: 0.275706 (Simulation time: 0 hr 5 min 50 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.275706 instructions: 25000000 cycles: 90676261
cpu0_DTLB TOTAL     ACCESS:    6314052  HIT:    5876472  MISS:     437580
cpu0_DTLB LOAD      ACCESS:    5889252  HIT:    5608998  MISS:     280254
cpu0_DTLB RFO       ACCESS:     424800  HIT:     267474  MISS:     157326
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 11.3291 cycles
cpu0_ITLB TOTAL     ACCESS:    2383376  HIT:    2383376  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2383376  HIT:    2383376  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      10706  HIT:      10706  MISS:          0
cpu0_L1I LOAD      ACCESS:      10706  HIT:      10706  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:     437580  HIT:     432150  MISS:       5430
cpu0_STLB LOAD      ACCESS:     280254  HIT:     275569  MISS:       4685
cpu0_STLB RFO       ACCESS:     157326  HIT:     156581  MISS:        745
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 180.562 cycles
cpu0_L1D TOTAL     ACCESS:    6194105  HIT:    4951915  MISS:    1242190
cpu0_L1D LOAD      ACCESS:    5558719  HIT:    4432923  MISS:    1125796
cpu0_L1D RFO       ACCESS:     629983  HIT:     515539  MISS:     114444
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       5403  HIT:       3453  MISS:       1950
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 128.724 cycles
cpu0_L2C TOTAL     ACCESS:    3679494  HIT:    2386014  MISS:    1293480
cpu0_L2C LOAD      ACCESS:    1125791  HIT:     134683  MISS:     991108
cpu0_L2C RFO       ACCESS:     114436  HIT:      73948  MISS:      40488
cpu0_L2C PREFETCH  ACCESS:    2089241  HIT:    1830293  MISS:     258948
cpu0_L2C WRITEBACK ACCESS:     348076  HIT:     345680  MISS:       2396
cpu0_L2C TRANSLATION ACCESS:       1950  HIT:       1410  MISS:        540
cpu0_L2C PREFETCH  REQUESTED:    2587615  ISSUED:    2104815  USEFUL:     221304  USELESS:      37596
cpu0_L2C AVERAGE MISS LATENCY: 122.467 cycles
LLC TOTAL     ACCESS:    1534840  HIT:     907417  MISS:     627423
LLC LOAD      ACCESS:     991108  HIT:     416639  MISS:     574469
LLC RFO       ACCESS:      40488  HIT:      14641  MISS:      25847
LLC PREFETCH  ACCESS:     259504  HIT:     234189  MISS:      25315
LLC WRITEBACK ACCESS:     243200  HIT:     241647  MISS:       1553
LLC TRANSLATION ACCESS:        540  HIT:        301  MISS:        239
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 209.89 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      54711  ROW_BUFFER_MISS:     570796
 DBUS AVG_CONGESTED_CYCLE:    3.95308
 WQ ROW_BUFFER_HIT:      41296  ROW_BUFFER_MISS:     164905  FULL:          0


CPU 0 Branch Prediction Accuracy: 91.1986% MPKI: 12.9566 Average ROB Occupancy at Mispredict: 52.1931
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 12.9566
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

