{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696968143188 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696968143193 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 10 13:02:23 2023 " "Processing started: Tue Oct 10 13:02:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696968143193 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696968143193 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696968143193 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696968143693 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696968143693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram32x3.v 1 1 " "Found 1 design units, including 1 entities, in source file ram32x3.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram32x3 " "Found entity 1: ram32x3" {  } { { "ram32x3.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/ram32x3.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696968150991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696968150991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task1.sv 1 1 " "Found 1 design units, including 1 entities, in source file task1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 task1 " "Found entity 1: task1" {  } { { "task1.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/task1.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696968150992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696968150992 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "task2.sv(16) " "Verilog HDL information at task2.sv(16): always construct contains both blocking and non-blocking assignments" {  } { { "task2.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/task2.sv" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1696968151003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task2.sv 1 1 " "Found 1 design units, including 1 entities, in source file task2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 task2 " "Found entity 1: task2" {  } { { "task2.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/task2.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696968151003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696968151003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task1_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file task1_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 task1_tb " "Found entity 1: task1_tb" {  } { { "task1_tb.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/task1_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696968151010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696968151010 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(36) " "Verilog HDL Expression warning at DE1_SoC.sv(36): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 36 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696968151021 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(37) " "Verilog HDL Expression warning at DE1_SoC.sv(37): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 37 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696968151021 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(38) " "Verilog HDL Expression warning at DE1_SoC.sv(38): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 38 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696968151021 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(39) " "Verilog HDL Expression warning at DE1_SoC.sv(39): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 39 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696968151021 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(40) " "Verilog HDL Expression warning at DE1_SoC.sv(40): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 40 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696968151022 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(41) " "Verilog HDL Expression warning at DE1_SoC.sv(41): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 41 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696968151022 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(42) " "Verilog HDL Expression warning at DE1_SoC.sv(42): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 42 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696968151022 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(43) " "Verilog HDL Expression warning at DE1_SoC.sv(43): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 43 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696968151022 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(44) " "Verilog HDL Expression warning at DE1_SoC.sv(44): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 44 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696968151022 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(45) " "Verilog HDL Expression warning at DE1_SoC.sv(45): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 45 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696968151022 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(46) " "Verilog HDL Expression warning at DE1_SoC.sv(46): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 46 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696968151022 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(47) " "Verilog HDL Expression warning at DE1_SoC.sv(47): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 47 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696968151022 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(48) " "Verilog HDL Expression warning at DE1_SoC.sv(48): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 48 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696968151022 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(49) " "Verilog HDL Expression warning at DE1_SoC.sv(49): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 49 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696968151022 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(57) " "Verilog HDL Expression warning at DE1_SoC.sv(57): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 57 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696968151022 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(58) " "Verilog HDL Expression warning at DE1_SoC.sv(58): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 58 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696968151022 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(60) " "Verilog HDL Expression warning at DE1_SoC.sv(60): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 60 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696968151022 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(61) " "Verilog HDL Expression warning at DE1_SoC.sv(61): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 61 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696968151022 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(62) " "Verilog HDL Expression warning at DE1_SoC.sv(62): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 62 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696968151022 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(70) " "Verilog HDL Expression warning at DE1_SoC.sv(70): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 70 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696968151022 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(71) " "Verilog HDL Expression warning at DE1_SoC.sv(71): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 71 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696968151022 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(73) " "Verilog HDL Expression warning at DE1_SoC.sv(73): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 73 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696968151022 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(74) " "Verilog HDL Expression warning at DE1_SoC.sv(74): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 74 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696968151022 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(75) " "Verilog HDL Expression warning at DE1_SoC.sv(75): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 75 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696968151022 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 DE1_SoC.sv(10) " "Verilog HDL Declaration information at DE1_SoC.sv(10): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696968151023 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 DE1_SoC.sv(10) " "Verilog HDL Declaration information at DE1_SoC.sv(10): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696968151023 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 DE1_SoC.sv(10) " "Verilog HDL Declaration information at DE1_SoC.sv(10): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696968151023 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 DE1_SoC.sv(10) " "Verilog HDL Declaration information at DE1_SoC.sv(10): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696968151023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696968151023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696968151023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.sv 1 1 " "Found 1 design units, including 1 entities, in source file seg7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/seg7.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696968151032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696968151032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_tb " "Found entity 1: DE1_SoC_tb" {  } { { "DE1_SoC_tb.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696968151042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696968151042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram32x3port2.v 1 1 " "Found 1 design units, including 1 entities, in source file ram32x3port2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram32x3port2 " "Found entity 1: ram32x3port2" {  } { { "ram32x3port2.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/ram32x3port2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696968151044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696968151044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task3_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file task3_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 task3_tb " "Found entity 1: task3_tb" {  } { { "task3_tb.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/task3_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696968151056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696968151056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task3.sv 1 1 " "Found 1 design units, including 1 entities, in source file task3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 task3 " "Found entity 1: task3" {  } { { "task3.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/task3.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696968151071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696968151071 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(44) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(44): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 44 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696968151072 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(45) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(45): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 45 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696968151072 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(46) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(46): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 46 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696968151072 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(47) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(47): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 47 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696968151072 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(48) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(48): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 48 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696968151072 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(49) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(49): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 49 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696968151072 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(50) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(50): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 50 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696968151072 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(51) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(51): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 51 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696968151072 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(52) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(52): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 52 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696968151072 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(53) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(53): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 53 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696968151072 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(54) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(54): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 54 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696968151072 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(55) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(55): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 55 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696968151072 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(56) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(56): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 56 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696968151072 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(57) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(57): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 57 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696968151072 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(65) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(65): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 65 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696968151072 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(66) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(66): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 66 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696968151072 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(68) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(68): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696968151072 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(69) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(69): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 69 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696968151072 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(70) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(70): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 70 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696968151072 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(79) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(79): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 79 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696968151072 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(80) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(80): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 80 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696968151072 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(81) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(81): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 81 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696968151073 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(82) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(82): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 82 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696968151073 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(83) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(83): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 83 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696968151073 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(84) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(84): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 84 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696968151073 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(85) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(85): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 85 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696968151073 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(86) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(86): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 86 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696968151073 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(87) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(87): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 87 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696968151073 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(88) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(88): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 88 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696968151073 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(89) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(89): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 89 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696968151073 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(90) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(90): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 90 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696968151073 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(91) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(91): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 91 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696968151073 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(92) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(92): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 92 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696968151073 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(107) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(107): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 107 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696968151073 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(108) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(108): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 108 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696968151073 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(110) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(110): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 110 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696968151073 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(111) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(111): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 111 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696968151073 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(112) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(112): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 112 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696968151073 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DE1_SoC_augment.sv(119) " "Verilog HDL information at DE1_SoC_augment.sv(119): always construct contains both blocking and non-blocking assignments" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 119 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1696968151073 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 DE1_SoC_augment.sv(10) " "Verilog HDL Declaration information at DE1_SoC_augment.sv(10): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696968151073 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 DE1_SoC_augment.sv(10) " "Verilog HDL Declaration information at DE1_SoC_augment.sv(10): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696968151073 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 DE1_SoC_augment.sv(10) " "Verilog HDL Declaration information at DE1_SoC_augment.sv(10): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696968151073 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 DE1_SoC_augment.sv(10) " "Verilog HDL Declaration information at DE1_SoC_augment.sv(10): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696968151073 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 DE1_SoC_augment.sv(10) " "Verilog HDL Declaration information at DE1_SoC_augment.sv(10): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696968151073 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 DE1_SoC_augment.sv(10) " "Verilog HDL Declaration information at DE1_SoC_augment.sv(10): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696968151073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_augment.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_augment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_augment " "Found entity 1: DE1_SoC_augment" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696968151073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696968151073 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "task2_augment.sv(20) " "Verilog HDL information at task2_augment.sv(20): always construct contains both blocking and non-blocking assignments" {  } { { "task2_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/task2_augment.sv" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1696968151075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task2_augment.sv 1 1 " "Found 1 design units, including 1 entities, in source file task2_augment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 task2_augment " "Found entity 1: task2_augment" {  } { { "task2_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/task2_augment.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696968151075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696968151075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/clock_divider.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696968151083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696968151083 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "h2 DE1_SoC_augment.sv(27) " "Verilog HDL Implicit Net warning at DE1_SoC_augment.sv(27): created implicit net for \"h2\"" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696968151084 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "h3 DE1_SoC_augment.sv(28) " "Verilog HDL Implicit Net warning at DE1_SoC_augment.sv(28): created implicit net for \"h3\"" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696968151084 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC_augment " "Elaborating entity \"DE1_SoC_augment\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696968151245 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 DE1_SoC_augment.sv(121) " "Verilog HDL assignment warning at DE1_SoC_augment.sv(121): truncated value with size 32 to match size of target (5)" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696968151254 "|DE1_SoC_augment"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "task2_augment task2_augment:t2 " "Elaborating entity \"task2_augment\" for hierarchy \"task2_augment:t2\"" {  } { { "DE1_SoC_augment.sv" "t2" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696968151277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "task3 task3:t3 " "Elaborating entity \"task3\" for hierarchy \"task3:t3\"" {  } { { "DE1_SoC_augment.sv" "t3" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696968151294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram32x3port2 task3:t3\|ram32x3port2:ram " "Elaborating entity \"ram32x3port2\" for hierarchy \"task3:t3\|ram32x3port2:ram\"" {  } { { "task3.sv" "ram" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/task3.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696968151304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram task3:t3\|ram32x3port2:ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"task3:t3\|ram32x3port2:ram\|altsyncram:altsyncram_component\"" {  } { { "ram32x3port2.v" "altsyncram_component" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/ram32x3port2.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696968151481 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "task3:t3\|ram32x3port2:ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"task3:t3\|ram32x3port2:ram\|altsyncram:altsyncram_component\"" {  } { { "ram32x3port2.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/ram32x3port2.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696968151494 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "task3:t3\|ram32x3port2:ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"task3:t3\|ram32x3port2:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696968151495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696968151495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696968151495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696968151495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696968151495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram32x3.mif " "Parameter \"init_file\" = \"ram32x3.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696968151495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696968151495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696968151495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696968151495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696968151495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696968151495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696968151495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696968151495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696968151495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696968151495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696968151495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696968151495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696968151495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696968151495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 3 " "Parameter \"width_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696968151495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696968151495 ""}  } { { "ram32x3port2.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/ram32x3port2.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696968151495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m622.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m622.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m622 " "Found entity 1: altsyncram_m622" {  } { { "db/altsyncram_m622.tdf" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/db/altsyncram_m622.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696968151560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696968151560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m622 task3:t3\|ram32x3port2:ram\|altsyncram:altsyncram_component\|altsyncram_m622:auto_generated " "Elaborating entity \"altsyncram_m622\" for hierarchy \"task3:t3\|ram32x3port2:ram\|altsyncram:altsyncram_component\|altsyncram_m622:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696968151560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:cd " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:cd\"" {  } { { "DE1_SoC_augment.sv" "cd" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696968151573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:hex0 " "Elaborating entity \"seg7\" for hierarchy \"seg7:hex0\"" {  } { { "DE1_SoC_augment.sv" "hex0" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696968151585 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1696968152130 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696968152163 "|DE1_SoC_augment|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696968152163 "|DE1_SoC_augment|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696968152163 "|DE1_SoC_augment|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696968152163 "|DE1_SoC_augment|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696968152163 "|DE1_SoC_augment|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696968152163 "|DE1_SoC_augment|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696968152163 "|DE1_SoC_augment|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696968152163 "|DE1_SoC_augment|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696968152163 "|DE1_SoC_augment|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696968152163 "|DE1_SoC_augment|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696968152163 "|DE1_SoC_augment|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696968152163 "|DE1_SoC_augment|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696968152163 "|DE1_SoC_augment|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696968152163 "|DE1_SoC_augment|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696968152163 "|DE1_SoC_augment|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696968152163 "|DE1_SoC_augment|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696968152163 "|DE1_SoC_augment|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696968152163 "|DE1_SoC_augment|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1696968152163 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1696968152238 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1696968152467 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Anna/Documents/ee_371/ee_371/lab2/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/Anna/Documents/ee_371/ee_371/lab2/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696968152576 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1696968152802 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696968152802 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696968153015 "|DE1_SoC_augment|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696968153015 "|DE1_SoC_augment|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696968153015 "|DE1_SoC_augment|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1696968153015 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "293 " "Implemented 293 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1696968153017 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1696968153017 ""} { "Info" "ICUT_CUT_TM_LCELLS" "233 " "Implemented 233 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1696968153017 ""} { "Info" "ICUT_CUT_TM_RAMS" "3 " "Implemented 3 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1696968153017 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1696968153017 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 90 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 90 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696968153034 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 10 13:02:33 2023 " "Processing ended: Tue Oct 10 13:02:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696968153034 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696968153034 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696968153034 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696968153034 ""}
