[03/01 20:27:54      0] 
[03/01 20:27:54      0] Cadence Innovus(TM) Implementation System.
[03/01 20:27:54      0] Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/01 20:27:54      0] 
[03/01 20:27:54      0] Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
[03/01 20:27:54      0] Options:	
[03/01 20:27:54      0] Date:		Sat Mar  1 20:27:54 2025
[03/01 20:27:54      0] Host:		ieng6-ece-11.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
[03/01 20:27:54      0] OS:		CentOS Linux release 7.9.2009 (Core)
[03/01 20:27:54      0] 
[03/01 20:27:54      0] License:
[03/01 20:27:54      0] 		invs	Innovus Implementation System	15.2	checkout succeeded
[03/01 20:27:54      0] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/01 20:27:55      0] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/01 20:27:55      0] 
[03/01 20:27:55      0] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/01 20:27:55      0] 
[03/01 20:27:55      0] **ERROR: (IMPOAX-142):	OA features will be disabled in this session.
[03/01 20:27:55      0] 
[03/01 20:28:03      7] @(#)CDS: Innovus v15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
[03/01 20:28:03      7] @(#)CDS: NanoRoute 15.23-s045_1 NR160414-1105/15_23-UB (database version 2.30, 317.6.1) {superthreading v1.26}
[03/01 20:28:03      7] @(#)CDS: AAE 15.23-s014 (64bit) 04/22/2016 (Linux 2.6.18-194.el5)
[03/01 20:28:03      7] @(#)CDS: CTE 15.23-s022_1 () Apr 22 2016 09:38:45 ( )
[03/01 20:28:03      7] @(#)CDS: SYNTECH 15.23-s008_1 () Apr 12 2016 21:52:59 ( )
[03/01 20:28:03      7] @(#)CDS: CPE v15.23-s045
[03/01 20:28:03      7] @(#)CDS: IQRC/TQRC 15.1.4-s213 (64bit) Tue Feb  9 17:31:28 PST 2016 (Linux 2.6.18-194.el5)
[03/01 20:28:03      7] @(#)CDS: OA 22.50-p036 Tue Nov  3 09:29:52 2015
[03/01 20:28:03      7] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[03/01 20:28:03      7] @(#)CDS: RCDB 11.7
[03/01 20:28:03      7] --- Running on ieng6-ece-11.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB) ---
[03/01 20:28:03      7] Create and set the environment variable TMPDIR to /tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8.

[03/01 20:28:03      8] 
[03/01 20:28:03      8] **INFO:  MMMC transition support version v31-84 
[03/01 20:28:03      8] 
[03/01 20:28:03      8] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[03/01 20:28:03      8] <CMD> suppressMessage ENCEXT-2799
[03/01 20:28:04      8] <CMD> getDrawView
[03/01 20:28:04      8] <CMD> loadWorkspace -name Physical
[03/01 20:28:04      8] <CMD> win
[03/01 20:32:05     55] <CMD> set init_pwr_net VDD
[03/01 20:32:05     55] <CMD> set init_gnd_net VSS
[03/01 20:32:05     55] <CMD> set init_verilog ./netlist/fullchip.out.v
[03/01 20:32:05     55] <CMD> set init_design_netlisttype Verilog
[03/01 20:32:05     55] <CMD> set init_design_settop 1
[03/01 20:32:05     55] <CMD> set init_top_cell fullchip
[03/01 20:32:05     55] <CMD> set init_lef_file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
[03/01 20:32:05     55] <CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
[03/01 20:32:05     55] <CMD> create_library_set -name BC_LIB -timing $best_timing_lib
[03/01 20:32:05     55] <CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
[03/01 20:32:05     55] <CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
[03/01 20:32:05     55] <CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
[03/01 20:32:05     55] <CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
[03/01 20:32:05     55] <CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
[03/01 20:32:05     55] <CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
[03/01 20:32:05     55] <CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
[03/01 20:32:05     55] <CMD> init_design -setup WC_VIEW -hold BC_VIEW
[03/01 20:32:05     55] **ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.
[03/01 20:32:05     55] 
[03/01 20:32:05     55] **ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.
[03/01 20:32:05     55] 
[03/01 20:32:05     55] Loading LEF file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
[03/01 20:32:05     55] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[03/01 20:32:05     55] The LEF parser will ignore this statement.
[03/01 20:32:05     55] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
[03/01 20:32:05     55] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/01 20:32:05     55] The LEF parser will ignore this statement.
[03/01 20:32:05     55] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
[03/01 20:32:05     55] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/01 20:32:05     55] The LEF parser will ignore this statement.
[03/01 20:32:05     55] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
[03/01 20:32:05     55] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/01 20:32:05     55] The LEF parser will ignore this statement.
[03/01 20:32:05     55] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
[03/01 20:32:05     55] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/01 20:32:05     55] The LEF parser will ignore this statement.
[03/01 20:32:05     55] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
[03/01 20:32:05     55] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/01 20:32:05     55] The LEF parser will ignore this statement.
[03/01 20:32:05     55] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
[03/01 20:32:05     55] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/01 20:32:05     55] The LEF parser will ignore this statement.
[03/01 20:32:05     55] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
[03/01 20:32:05     55] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/01 20:32:05     55] The LEF parser will ignore this statement.
[03/01 20:32:05     55] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
[03/01 20:32:05     55] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/01 20:32:05     55] The LEF parser will ignore this statement.
[03/01 20:32:05     55] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
[03/01 20:32:05     55] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/01 20:32:05     55] The LEF parser will ignore this statement.
[03/01 20:32:05     55] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
[03/01 20:32:05     55] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/01 20:32:05     55] The LEF parser will ignore this statement.
[03/01 20:32:05     55] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
[03/01 20:32:05     55] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/01 20:32:05     55] The LEF parser will ignore this statement.
[03/01 20:32:05     55] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
[03/01 20:32:05     55] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/01 20:32:05     55] The LEF parser will ignore this statement.
[03/01 20:32:05     55] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
[03/01 20:32:05     55] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/01 20:32:05     55] The LEF parser will ignore this statement.
[03/01 20:32:05     55] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
[03/01 20:32:05     55] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/01 20:32:05     55] The LEF parser will ignore this statement.
[03/01 20:32:05     55] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
[03/01 20:32:05     55] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/01 20:32:05     55] The LEF parser will ignore this statement.
[03/01 20:32:05     55] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
[03/01 20:32:05     55] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/01 20:32:05     55] The LEF parser will ignore this statement.
[03/01 20:32:05     55] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
[03/01 20:32:05     55] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/01 20:32:05     55] The LEF parser will ignore this statement.
[03/01 20:32:05     55] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
[03/01 20:32:05     55] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/01 20:32:05     55] The LEF parser will ignore this statement.
[03/01 20:32:05     55] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
[03/01 20:32:05     55] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/01 20:32:05     55] The LEF parser will ignore this statement.
[03/01 20:32:05     55] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
[03/01 20:32:05     55] Set DBUPerIGU to M2 pitch 400.
[03/01 20:32:05     56] **WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/01 20:32:05     56] Type 'man IMPLF-200' for more detail.
[03/01 20:32:05     56] 
[03/01 20:32:05     56] viaInitial starts at Sat Mar  1 20:32:05 2025
viaInitial ends at Sat Mar  1 20:32:05 2025
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
[03/01 20:32:05     56] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
[03/01 20:32:05     56] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
[03/01 20:32:05     56] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
[03/01 20:32:05     56] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
[03/01 20:32:05     56] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
[03/01 20:32:05     56] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
[03/01 20:32:05     56] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
[03/01 20:32:05     56] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
[03/01 20:32:05     56] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
[03/01 20:32:05     56] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
[03/01 20:32:05     56] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
[03/01 20:32:05     56] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
[03/01 20:32:05     56] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
[03/01 20:32:05     56] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
[03/01 20:32:05     56] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
[03/01 20:32:05     56] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
[03/01 20:32:05     56] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
[03/01 20:32:05     56] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
[03/01 20:32:05     56] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
[03/01 20:32:05     56] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
[03/01 20:32:05     56] Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
[03/01 20:32:06     57] Read 811 cells in library 'tcbn65gpluswc' 
[03/01 20:32:06     57] Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
[03/01 20:32:07     58] Read 811 cells in library 'tcbn65gplusbc' 
[03/01 20:32:07     58] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.97min, fe_real=4.22min, fe_mem=475.7M) ***
[03/01 20:32:07     58] *** Begin netlist parsing (mem=475.7M) ***
[03/01 20:32:07     58] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/01 20:32:07     58] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/01 20:32:07     58] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/01 20:32:07     58] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/01 20:32:07     58] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/01 20:32:07     58] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/01 20:32:07     58] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/01 20:32:07     58] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/01 20:32:07     58] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/01 20:32:07     58] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/01 20:32:07     58] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/01 20:32:07     58] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/01 20:32:07     58] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/01 20:32:07     58] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/01 20:32:07     58] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/01 20:32:07     58] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/01 20:32:07     58] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/01 20:32:07     58] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/01 20:32:07     58] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/01 20:32:07     58] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/01 20:32:07     58] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[03/01 20:32:07     58] To increase the message display limit, refer to the product command reference manual.
[03/01 20:32:07     58] Created 811 new cells from 2 timing libraries.
[03/01 20:32:07     58] Reading netlist ...
[03/01 20:32:07     58] Backslashed names will retain backslash and a trailing blank character.
[03/01 20:32:07     58] Reading verilog netlist './netlist/fullchip.out.v'
[03/01 20:32:07     58] 
[03/01 20:32:07     58] *** Memory Usage v#1 (Current mem = 477.707M, initial mem = 149.258M) ***
[03/01 20:32:07     58] *** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=477.7M) ***
[03/01 20:32:07     58] Set top cell to fullchip.
[03/01 20:32:07     58] Hooked 1622 DB cells to tlib cells.
[03/01 20:32:07     58] Starting recursive module instantiation check.
[03/01 20:32:07     58] No recursion found.
[03/01 20:32:07     58] Building hierarchical netlist for Cell fullchip ...
[03/01 20:32:08     58] *** Netlist is unique.
[03/01 20:32:08     58] ** info: there are 1752 modules.
[03/01 20:32:08     58] ** info: there are 21033 stdCell insts.
[03/01 20:32:08     58] 
[03/01 20:32:08     58] *** Memory Usage v#1 (Current mem = 545.539M, initial mem = 149.258M) ***
[03/01 20:32:08     58] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/01 20:32:08     58] Type 'man IMPFP-3961' for more detail.
[03/01 20:32:08     58] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/01 20:32:08     58] Type 'man IMPFP-3961' for more detail.
[03/01 20:32:08     58] Set Default Net Delay as 1000 ps.
[03/01 20:32:08     58] Set Default Net Load as 0.5 pF. 
[03/01 20:32:08     58] Set Default Input Pin Transition as 0.1 ps.
[03/01 20:32:08     59] Initializing multi-corner RC extraction with 2 active RC Corners ...
[03/01 20:32:08     59] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/01 20:32:08     59] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/01 20:32:08     59] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/01 20:32:08     59] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/01 20:32:08     59] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/01 20:32:08     59] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[03/01 20:32:08     59] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/01 20:32:08     59] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/01 20:32:08     59] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/01 20:32:08     59] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/01 20:32:08     59] Importing multi-corner RC tables ... 
[03/01 20:32:08     59] Summary of Active RC-Corners : 
[03/01 20:32:08     59]  
[03/01 20:32:08     59]  Analysis View: WC_VIEW
[03/01 20:32:08     59]     RC-Corner Name        : Cmax
[03/01 20:32:08     59]     RC-Corner Index       : 0
[03/01 20:32:08     59]     RC-Corner Temperature : 125 Celsius
[03/01 20:32:08     59]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/01 20:32:08     59]     RC-Corner PreRoute Res Factor         : 1
[03/01 20:32:08     59]     RC-Corner PreRoute Cap Factor         : 1
[03/01 20:32:08     59]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/01 20:32:08     59]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/01 20:32:08     59]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/01 20:32:08     59]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/01 20:32:08     59]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/01 20:32:08     59]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/01 20:32:08     59]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/01 20:32:08     59]  
[03/01 20:32:08     59]  Analysis View: BC_VIEW
[03/01 20:32:08     59]     RC-Corner Name        : Cmin
[03/01 20:32:08     59]     RC-Corner Index       : 1
[03/01 20:32:08     59]     RC-Corner Temperature : -40 Celsius
[03/01 20:32:08     59]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
[03/01 20:32:08     59]     RC-Corner PreRoute Res Factor         : 1
[03/01 20:32:08     59]     RC-Corner PreRoute Cap Factor         : 1
[03/01 20:32:08     59]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/01 20:32:08     59]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/01 20:32:08     59]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/01 20:32:08     59]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/01 20:32:08     59]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/01 20:32:08     59]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/01 20:32:08     59]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/01 20:32:08     59] *Info: initialize multi-corner CTS.
[03/01 20:32:08     59] Reading timing constraints file './constraints/fullchip.sdc' ...
[03/01 20:32:08     59] Current (total cpu=0:00:59.2, real=0:04:14, peak res=295.1M, current mem=665.5M)
[03/01 20:32:08     59] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'reset]' (File ./constraints/fullchip.sdc, Line 12).
[03/01 20:32:08     59] 
[03/01 20:32:08     59] **ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'reset]' (File ./constraints/fullchip.sdc, Line 12).
[03/01 20:32:08     59] 
[03/01 20:32:08     59] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '' (File ./constraints/fullchip.sdc, Line 12).
[03/01 20:32:08     59] 
[03/01 20:32:08     59] **ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ./constraints/fullchip.sdc, Line 12).
[03/01 20:32:08     59] 
[03/01 20:32:08     59] INFO (CTE): Reading of timing constraints file ./constraints/fullchip.sdc completed, with 2 Warnings and 2 Errors.
[03/01 20:32:08     59] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=310.3M, current mem=682.7M)
[03/01 20:32:08     59] Current (total cpu=0:00:59.3, real=0:04:14, peak res=310.3M, current mem=682.7M)
[03/01 20:32:08     59] Summary for sequential cells idenfication: 
[03/01 20:32:08     59] Identified SBFF number: 199
[03/01 20:32:08     59] Identified MBFF number: 0
[03/01 20:32:08     59] Not identified SBFF number: 0
[03/01 20:32:08     59] Not identified MBFF number: 0
[03/01 20:32:08     59] Number of sequential cells which are not FFs: 104
[03/01 20:32:08     59] 
[03/01 20:32:08     59] Total number of combinational cells: 492
[03/01 20:32:08     59] Total number of sequential cells: 303
[03/01 20:32:08     59] Total number of tristate cells: 11
[03/01 20:32:08     59] Total number of level shifter cells: 0
[03/01 20:32:08     59] Total number of power gating cells: 0
[03/01 20:32:08     59] Total number of isolation cells: 0
[03/01 20:32:08     59] Total number of power switch cells: 0
[03/01 20:32:08     59] Total number of pulse generator cells: 0
[03/01 20:32:08     59] Total number of always on buffers: 0
[03/01 20:32:08     59] Total number of retention cells: 0
[03/01 20:32:08     59] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/01 20:32:08     59] Total number of usable buffers: 18
[03/01 20:32:08     59] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/01 20:32:08     59] Total number of unusable buffers: 9
[03/01 20:32:08     59] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/01 20:32:08     59] Total number of usable inverters: 18
[03/01 20:32:08     59] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/01 20:32:08     59] Total number of unusable inverters: 9
[03/01 20:32:08     59] List of identified usable delay cells:
[03/01 20:32:08     59] Total number of identified usable delay cells: 0
[03/01 20:32:08     59] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/01 20:32:08     59] Total number of identified unusable delay cells: 9
[03/01 20:32:08     59] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/01 20:32:08     59] 
[03/01 20:32:08     59] *** Summary of all messages that are not suppressed in this session:
[03/01 20:32:08     59] Severity  ID               Count  Summary                                  
[03/01 20:32:08     59] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/01 20:32:08     59] WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
[03/01 20:32:08     59] WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
[03/01 20:32:08     59] WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
[03/01 20:32:08     59] WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
[03/01 20:32:08     59] WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
[03/01 20:32:08     59] WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
[03/01 20:32:08     59] ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
[03/01 20:32:08     59] ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
[03/01 20:32:08     59] *** Message Summary: 1633 warning(s), 2 error(s)
[03/01 20:32:08     59] 
[03/01 20:32:08     59] <CMD> set_interactive_constraint_modes {CON}
[03/01 20:32:08     59] <CMD> setDesignMode -process 65
[03/01 20:32:08     59] Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[03/01 20:32:08     59] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[03/01 20:32:08     59] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[03/01 20:32:08     59] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[03/01 20:32:08     59] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[03/01 20:32:08     59] Updating process node dependent CCOpt properties for the 65nm process node.
[03/01 20:32:31     64] <CMD> floorPlan -site core -r 1 0.50 10.0 10.0 10.0 10.0
[03/01 20:32:31     64] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[03/01 20:32:31     64] <CMD> timeDesign -preplace -prefix preplace
[03/01 20:32:31     64] **WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
[03/01 20:32:31     64] Set Using Default Delay Limit as 101.
[03/01 20:32:31     64] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[03/01 20:32:31     64] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[03/01 20:32:31     64] Set Default Net Delay as 0 ps.
[03/01 20:32:31     64] Set Default Net Load as 0 pF. 
[03/01 20:32:31     64] Effort level <high> specified for reg2reg path_group
[03/01 20:32:32     65] #################################################################################
[03/01 20:32:32     65] # Design Stage: PreRoute
[03/01 20:32:32     65] # Design Name: fullchip
[03/01 20:32:32     65] # Design Mode: 65nm
[03/01 20:32:32     65] # Analysis Mode: MMMC Non-OCV 
[03/01 20:32:32     65] # Parasitics Mode: No SPEF/RCDB
[03/01 20:32:32     65] # Signoff Settings: SI Off 
[03/01 20:32:32     65] #################################################################################
[03/01 20:32:32     65] AAE_INFO: 1 threads acquired from CTE.
[03/01 20:32:32     65] Calculate delays in BcWc mode...
[03/01 20:32:32     65] Topological Sorting (CPU = 0:00:00.0, MEM = 1010.9M, InitMEM = 1007.7M)
[03/01 20:32:35     68] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/01 20:32:35     68] End delay calculation. (MEM=1203.53 CPU=0:00:02.3 REAL=0:00:02.0)
[03/01 20:32:35     68] *** CDM Built up (cpu=0:00:03.3  real=0:00:03.0  mem= 1203.5M) ***
[03/01 20:32:35     69] *** Done Building Timing Graph (cpu=0:00:03.8 real=0:00:03.0 totSessionCpu=0:01:09 mem=1203.5M)
[03/01 20:32:36     69] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.004  | -0.004  |  0.298  |
|           TNS (ns):| -0.033  | -0.033  |  0.000  |
|    Violating Paths:|   13    |   13    |    0    |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
[03/01 20:32:36     69] Resetting back High Fanout Nets as non-ideal
[03/01 20:32:36     69] Set Default Net Delay as 1000 ps.
[03/01 20:32:36     69] Set Default Net Load as 0.5 pF. 
[03/01 20:32:36     69] Reported timing to dir ./timingReports
[03/01 20:32:36     69] Total CPU time: 5.04 sec
[03/01 20:32:36     69] Total Real time: 5.0 sec
[03/01 20:32:36     69] Total Memory Usage: 1133.933594 Mbytes
[03/01 20:32:36     69] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[03/01 20:32:36     69] 21033 new pwr-pin connections were made to global net 'VDD'.
[03/01 20:32:36     69] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[03/01 20:32:36     69] 21033 new gnd-pin connections were made to global net 'VSS'.
[03/01 20:32:36     69] <CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS  VDD}
[03/01 20:32:36     69] 
[03/01 20:32:36     69] Ring generation is complete; vias are now being generated.
[03/01 20:32:36     69] The power planner created 8 wires.
[03/01 20:32:36     69] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 1133.9M) ***
[03/01 20:32:36     69] <CMD> setAddStripeMode -break_at block_ring
[03/01 20:32:36     69] Stripe will break at block ring.
[03/01 20:32:36     69] <CMD> addStripe -number_of_sets 10 -spacing 6 -layer M4 -width 2 -nets { VSS VDD }
[03/01 20:32:36     69] 
[03/01 20:32:36     69] Starting stripe generation ...
[03/01 20:32:36     69] Non-Default setAddStripeOption Settings :
[03/01 20:32:36     69]   NONE
[03/01 20:32:36     69] Stripe generation is complete; vias are now being generated.
[03/01 20:32:36     69] The power planner created 20 wires.
[03/01 20:32:36     69] *** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 1133.9M) ***
[03/01 20:32:36     69] <CMD> sroute
[03/01 20:32:36     69] *** Begin SPECIAL ROUTE on Sat Mar  1 20:32:36 2025 ***
[03/01 20:32:36     69] SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR_2_GHz
[03/01 20:32:36     69] SPECIAL ROUTE ran on machine: ieng6-ece-11.ucsd.edu (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.19Ghz)
[03/01 20:32:36     69] 
[03/01 20:32:36     69] Begin option processing ...
[03/01 20:32:36     69] srouteConnectPowerBump set to false
[03/01 20:32:36     69] routeSpecial set to true
[03/01 20:32:36     69] srouteConnectConverterPin set to false
[03/01 20:32:36     69] srouteFollowCorePinEnd set to 3
[03/01 20:32:36     69] srouteJogControl set to "preferWithChanges differentLayer"
[03/01 20:32:36     69] sroutePadPinAllPorts set to true
[03/01 20:32:36     69] sroutePreserveExistingRoutes set to true
[03/01 20:32:36     69] srouteRoutePowerBarPortOnBothDir set to true
[03/01 20:32:36     69] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2022.00 megs.
[03/01 20:32:36     69] 
[03/01 20:32:36     69] Reading DB technology information...
[03/01 20:32:36     70] Finished reading DB technology information.
[03/01 20:32:36     70] Reading floorplan and netlist information...
[03/01 20:32:36     70] Finished reading floorplan and netlist information.
[03/01 20:32:37     70] Read in 17 layers, 8 routing layers, 1 overlap layer
[03/01 20:32:37     70] Read in 846 macros, 100 used
[03/01 20:32:37     70] Read in 100 components
[03/01 20:32:37     70]   100 core components: 100 unplaced, 0 placed, 0 fixed
[03/01 20:32:37     70] Read in 243 logical pins
[03/01 20:32:37     70] Read in 243 nets
[03/01 20:32:37     70] Read in 2 special nets, 2 routed
[03/01 20:32:37     70] Read in 200 terminals
[03/01 20:32:37     70] Begin power routing ...
[03/01 20:32:37     70] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[03/01 20:32:37     70] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[03/01 20:32:37     70] Type 'man IMPSR-1256' for more detail.
[03/01 20:32:37     70] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/01 20:32:37     70] **WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[03/01 20:32:37     70] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[03/01 20:32:37     70] Type 'man IMPSR-1256' for more detail.
[03/01 20:32:37     70] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/01 20:32:37     70] CPU time for FollowPin 0 seconds
[03/01 20:32:37     70] CPU time for FollowPin 0 seconds
[03/01 20:32:37     70]   Number of IO ports routed: 0
[03/01 20:32:37     70]   Number of Block ports routed: 0
[03/01 20:32:37     70]   Number of Stripe ports routed: 0
[03/01 20:32:37     70]   Number of Core ports routed: 490
[03/01 20:32:37     70]   Number of Pad ports routed: 0
[03/01 20:32:37     70]   Number of Power Bump ports routed: 0
[03/01 20:32:37     70]   Number of Followpin connections: 245
[03/01 20:32:37     70] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2026.00 megs.
[03/01 20:32:37     70] 
[03/01 20:32:37     70] 
[03/01 20:32:37     70] 
[03/01 20:32:37     70]  Begin updating DB with routing results ...
[03/01 20:32:37     70]  Updating DB with 106 via definition ...Extracting standard cell pins and blockage ...... 
[03/01 20:32:37     70] Pin and blockage extraction finished
[03/01 20:32:37     70] 
[03/01 20:32:37     70] 
sroute post-processing starts at Sat Mar  1 20:32:37 2025
The viaGen is rebuilding shadow vias for net VSS.
[03/01 20:32:37     70] sroute post-processing ends at Sat Mar  1 20:32:37 2025

sroute post-processing starts at Sat Mar  1 20:32:37 2025
The viaGen is rebuilding shadow vias for net VDD.
[03/01 20:32:37     70] sroute post-processing ends at Sat Mar  1 20:32:37 2025
sroute: Total CPU time used = 0:0:0
[03/01 20:32:37     70] sroute: Total Real time used = 0:0:1
[03/01 20:32:37     70] sroute: Total Memory used = 5.31 megs
[03/01 20:32:37     70] sroute: Total Peak Memory used = 1139.24 megs
[03/01 20:32:42     71] <CMD> fit
[03/01 20:32:52     74] <CMD> setPinAssignMode -pinEditInBatch true
[03/01 20:32:52     74] <CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 2 -spreadType start -spacing 2.0 -start 55.1 0.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]}}
[03/01 20:32:52     74] Successfully spread [160] pins.
[03/01 20:32:52     74] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1139.2M).
[03/01 20:32:52     74] <CMD> setPinAssignMode -pinEditInBatch true
[03/01 20:32:52     74] <CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType start -spacing 2.0 -start 0.0 55.0 -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} reset {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]}}
[03/01 20:32:52     74] Successfully spread [83] pins.
[03/01 20:32:52     74] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1139.2M).
[03/01 20:32:58     75] <CMD> fit
[03/01 20:33:13     79] <CMD> checkPinAssignment
[03/01 20:33:13     79] **WARN: (IMPPTN-3034):	Only editPin command should be used with 'setPinAssignMode -pinEditInBatch true' setting. Current command will reset the persistent database. Subsequent editPin command will run slow. To speed up editPin command again, wrap all editPin commands within 'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[03/01 20:33:13     79] Checking pins of top cell fullchip ... completed
[03/01 20:33:13     79] 
[03/01 20:33:13     79] ===========================================================================================================================
[03/01 20:33:13     79]                                                 checkPinAssignment Summary
[03/01 20:33:13     79] ===========================================================================================================================
[03/01 20:33:13     79] Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
[03/01 20:33:13     79] ===========================================================================================================================
[03/01 20:33:13     79] fullchip    |     0 |    243 |    243 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
[03/01 20:33:13     79] ===========================================================================================================================
[03/01 20:33:13     79] TOTAL       |     0 |    243 |    243 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
[03/01 20:33:13     79] ===========================================================================================================================
[03/01 20:33:13     79] checkPinAssignment : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1141.2M).
[03/01 20:33:58     89] <CMD> setMaxRouteLayer 4
[03/01 20:33:58     89] <CMD> saveDesign floorplan.enc
[03/01 20:33:58     89] Writing Netlist "floorplan.enc.dat.tmp/fullchip.v.gz" ...
[03/01 20:33:58     89] Saving AAE Data ...
[03/01 20:33:59     89] Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
[03/01 20:33:59     89] Saving mode setting ...
[03/01 20:33:59     89] Saving global file ...
[03/01 20:33:59     89] Saving floorplan file ...
[03/01 20:33:59     89] Saving Drc markers ...
[03/01 20:33:59     89] ... No Drc file written since there is no markers found.
[03/01 20:33:59     89] Saving placement file ...
[03/01 20:33:59     89] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1141.3M) ***
[03/01 20:33:59     89] Saving route file ...
[03/01 20:33:59     89] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1141.3M) ***
[03/01 20:33:59     89] Saving DEF file ...
[03/01 20:33:59     89] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/01 20:33:59     89] 
[03/01 20:33:59     89] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/01 20:33:59     89] 
[03/01 20:33:59     89] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/01 20:34:00     91] Generated self-contained design floorplan.enc.dat.tmp
[03/01 20:34:00     91] 
[03/01 20:34:00     91] *** Summary of all messages that are not suppressed in this session:
[03/01 20:34:00     91] Severity  ID               Count  Summary                                  
[03/01 20:34:00     91] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/01 20:34:00     91] ERROR     IMPOAX-142           2  %s                                       
[03/01 20:34:00     91] *** Message Summary: 0 warning(s), 3 error(s)
[03/01 20:34:00     91] 
[03/01 20:34:00     91] <CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false
[03/01 20:34:00     91] <CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
[03/01 20:34:00     91] <CMD> place_opt_design
[03/01 20:34:00     91] *** Starting GigaPlace ***
[03/01 20:34:00     91] **INFO: user set placement options
[03/01 20:34:00     91] setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
[03/01 20:34:00     91] **INFO: user set opt options
[03/01 20:34:00     91] setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
[03/01 20:34:00     91] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/01 20:34:01     91] **INFO: Enable pre-place timing setting for timing analysis
[03/01 20:34:01     91] Set Using Default Delay Limit as 101.
[03/01 20:34:01     91] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[03/01 20:34:01     91] Set Default Net Delay as 0 ps.
[03/01 20:34:01     91] Set Default Net Load as 0 pF. 
[03/01 20:34:01     91] **INFO: Analyzing IO path groups for slack adjustment
[03/01 20:34:01     92] Effort level <high> specified for reg2reg_tmp.25561 path_group
[03/01 20:34:01     92] #################################################################################
[03/01 20:34:01     92] # Design Stage: PreRoute
[03/01 20:34:01     92] # Design Name: fullchip
[03/01 20:34:01     92] # Design Mode: 65nm
[03/01 20:34:01     92] # Analysis Mode: MMMC Non-OCV 
[03/01 20:34:01     92] # Parasitics Mode: No SPEF/RCDB
[03/01 20:34:01     92] # Signoff Settings: SI Off 
[03/01 20:34:01     92] #################################################################################
[03/01 20:34:01     92] Calculate delays in BcWc mode...
[03/01 20:34:01     92] Topological Sorting (CPU = 0:00:00.0, MEM = 1180.0M, InitMEM = 1176.7M)
[03/01 20:34:04     94] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/01 20:34:04     94] End delay calculation. (MEM=1250.51 CPU=0:00:02.3 REAL=0:00:02.0)
[03/01 20:34:04     94] *** CDM Built up (cpu=0:00:02.6  real=0:00:03.0  mem= 1250.5M) ***
[03/01 20:34:04     95] **INFO : CPU of IO adjustment for placeDesign : (CPU : 0:00:04.0) (Real : 0:00:03.0) (mem : 1250.5M)
[03/01 20:34:04     95] *** Start deleteBufferTree ***
[03/01 20:34:05     95] *info: Marking 0 level shifter instances dont touch
[03/01 20:34:05     95] *info: Marking 0 always on instances dont touch
[03/01 20:34:05     95] Info: Detect buffers to remove automatically.
[03/01 20:34:05     95] Analyzing netlist ...
[03/01 20:34:05     95] All-RC-Corners-Per-Net-In-Memory is turned ON...
[03/01 20:34:05     96] Updating netlist
[03/01 20:34:05     96] 
[03/01 20:34:05     96] Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 46 instances (buffers/inverters) removed
[03/01 20:34:05     96] *       :      2 instances of type 'INVD1' removed
[03/01 20:34:05     96] *       :     16 instances of type 'CKBD1' removed
[03/01 20:34:05     96] *       :      5 instances of type 'BUFFD3' removed
[03/01 20:34:05     96] *       :     19 instances of type 'BUFFD2' removed
[03/01 20:34:05     96] *       :      4 instances of type 'BUFFD1' removed
[03/01 20:34:05     96] *** Finish deleteBufferTree (0:00:00.8) ***
[03/01 20:34:05     96] **INFO: Disable pre-place timing setting for timing analysis
[03/01 20:34:05     96] Set Using Default Delay Limit as 1000.
[03/01 20:34:05     96] Set Default Net Delay as 1000 ps.
[03/01 20:34:05     96] Set Default Net Load as 0.5 pF. 
[03/01 20:34:05     96] Deleted 0 physical inst  (cell - / prefix -).
[03/01 20:34:05     96] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
[03/01 20:34:05     96] **WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
[03/01 20:34:05     96] Define the scan chains before using this option.
[03/01 20:34:05     96] Type 'man IMPSP-9042' for more detail.
[03/01 20:34:05     96] #spOpts: N=65 
[03/01 20:34:05     96] #std cell=20987 (0 fixed + 20987 movable) #block=0 (0 floating + 0 preplaced)
[03/01 20:34:05     96] #ioInst=0 #net=23461 #term=83137 #term/net=3.54, #fixedIo=0, #floatIo=0, #fixedPin=241, #floatPin=0
[03/01 20:34:05     96] stdCell: 20987 single + 0 double + 0 multi
[03/01 20:34:05     96] Total standard cell length = 53.8416 (mm), area = 0.0969 (mm^2)
[03/01 20:34:05     96] Core basic site is core
[03/01 20:34:05     96] Estimated cell power/ground rail width = 0.365 um
[03/01 20:34:05     96] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/01 20:34:05     96] Apply auto density screen in pre-place stage.
[03/01 20:34:05     96] Auto density screen increases utilization from 0.499 to 0.502
[03/01 20:34:05     96] Auto density screen runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1236.0M
[03/01 20:34:05     96] Average module density = 0.502.
[03/01 20:34:05     96] Density for the design = 0.502.
[03/01 20:34:05     96]        = stdcell_area 269208 sites (96915 um^2) / alloc_area 536174 sites (193022 um^2).
[03/01 20:34:05     96] Pin Density = 0.1542.
[03/01 20:34:05     96]             = total # of pins 83137 / total area 538996.
[03/01 20:34:06     96] Initial padding reaches pin density 0.393 for top
[03/01 20:34:06     96] Initial padding increases density from 0.502 to 0.621 for top
[03/01 20:34:06     96] *Internal placement parameters: * | 14 | 0x000555
[03/01 20:34:08     99] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/01 20:34:08     99] End delay calculation. (MEM=1269.59 CPU=0:00:02.4 REAL=0:00:02.0)
[03/01 20:34:09     99] Clock gating cells determined by native netlist tracing.
[03/01 20:34:09    100] Iteration  1: Total net bbox = 8.498e+04 (4.09e+04 4.41e+04)
[03/01 20:34:09    100]               Est.  stn bbox = 1.112e+05 (6.27e+04 4.84e+04)
[03/01 20:34:09    100]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 1269.6M
[03/01 20:34:10    100] Iteration  2: Total net bbox = 1.374e+05 (4.09e+04 9.66e+04)
[03/01 20:34:10    100]               Est.  stn bbox = 2.009e+05 (6.27e+04 1.38e+05)
[03/01 20:34:10    100]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 1269.6M
[03/01 20:34:11    101] Iteration  3: Total net bbox = 1.634e+05 (7.40e+04 8.94e+04)
[03/01 20:34:11    101]               Est.  stn bbox = 2.324e+05 (1.17e+05 1.15e+05)
[03/01 20:34:11    101]               cpu = 0:00:01.3 real = 0:00:01.0 mem = 1269.6M
[03/01 20:34:13    103] Iteration  4: Total net bbox = 1.974e+05 (7.32e+04 1.24e+05)
[03/01 20:34:13    103]               Est.  stn bbox = 2.855e+05 (1.15e+05 1.70e+05)
[03/01 20:34:13    103]               cpu = 0:00:01.7 real = 0:00:02.0 mem = 1269.6M
[03/01 20:34:22    113] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/01 20:34:22    113] End delay calculation. (MEM=1288.66 CPU=0:00:02.3 REAL=0:00:02.0)
[03/01 20:34:23    113] nrCritNet: 1.46% ( 342 / 23461 ) cutoffSlk: -1308.6ps stdDelay: 14.2ps
[03/01 20:34:23    113] Iteration  5: Total net bbox = 4.805e+05 (2.12e+05 2.68e+05)
[03/01 20:34:23    113]               Est.  stn bbox = 6.156e+05 (2.74e+05 3.41e+05)
[03/01 20:34:23    113]               cpu = 0:00:10.5 real = 0:00:10.0 mem = 1288.7M
[03/01 20:34:25    115] Iteration  6: Total net bbox = 3.296e+05 (1.33e+05 1.96e+05)
[03/01 20:34:25    115]               Est.  stn bbox = 4.468e+05 (1.87e+05 2.60e+05)
[03/01 20:34:25    115]               cpu = 0:00:02.0 real = 0:00:02.0 mem = 1288.7M
[03/01 20:34:29    119] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/01 20:34:29    119] End delay calculation. (MEM=1288.66 CPU=0:00:02.3 REAL=0:00:02.0)
[03/01 20:34:30    120] nrCritNet: 1.46% ( 342 / 23461 ) cutoffSlk: -1308.6ps stdDelay: 14.2ps
[03/01 20:34:30    120] Iteration  7: Total net bbox = 3.540e+05 (1.58e+05 1.96e+05)
[03/01 20:34:30    120]               Est.  stn bbox = 4.748e+05 (2.15e+05 2.60e+05)
[03/01 20:34:30    120]               cpu = 0:00:04.8 real = 0:00:05.0 mem = 1288.7M
[03/01 20:34:30    121] Iteration  8: Total net bbox = 3.871e+05 (1.58e+05 2.30e+05)
[03/01 20:34:30    121]               Est.  stn bbox = 5.136e+05 (2.15e+05 2.98e+05)
[03/01 20:34:30    121]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 1288.7M
[03/01 20:34:34    125] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/01 20:34:34    125] End delay calculation. (MEM=1288.66 CPU=0:00:02.3 REAL=0:00:02.0)
[03/01 20:34:35    126] nrCritNet: 1.46% ( 342 / 23461 ) cutoffSlk: -1308.6ps stdDelay: 14.2ps
[03/01 20:34:35    126] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/01 20:34:35    126] enableMT= 3
[03/01 20:34:35    126] useHNameCompare= 3 (lazy mode)
[03/01 20:34:35    126] doMTMainInit= 1
[03/01 20:34:35    126] doMTFlushLazyWireDelete= 1
[03/01 20:34:35    126] useFastLRoute= 0
[03/01 20:34:35    126] useFastCRoute= 1
[03/01 20:34:35    126] doMTNetInitAdjWires= 1
[03/01 20:34:35    126] wireMPoolNoThreadCheck= 1
[03/01 20:34:35    126] allMPoolNoThreadCheck= 1
[03/01 20:34:35    126] doNotUseMPoolInCRoute= 1
[03/01 20:34:35    126] doMTSprFixZeroViaCodes= 1
[03/01 20:34:35    126] doMTDtrRoute1CleanupA= 1
[03/01 20:34:35    126] doMTDtrRoute1CleanupB= 1
[03/01 20:34:35    126] doMTWireLenCalc= 0
[03/01 20:34:35    126] doSkipQALenRecalc= 1
[03/01 20:34:35    126] doMTMainCleanup= 1
[03/01 20:34:35    126] doMTMoveCellTermsToMSLayer= 1
[03/01 20:34:35    126] doMTConvertWiresToNewViaCode= 1
[03/01 20:34:35    126] doMTRemoveAntenna= 1
[03/01 20:34:35    126] doMTCheckConnectivity= 1
[03/01 20:34:35    126] enableRuntimeLog= 0
[03/01 20:34:36    126] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/01 20:34:36    126] Iteration  9: Total net bbox = 3.986e+05 (1.69e+05 2.30e+05)
[03/01 20:34:36    126]               Est.  stn bbox = 5.279e+05 (2.29e+05 2.98e+05)
[03/01 20:34:36    126]               cpu = 0:00:05.4 real = 0:00:06.0 mem = 1288.8M
[03/01 20:34:36    127] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/01 20:34:37    127] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/01 20:34:37    128] Iteration 10: Total net bbox = 4.483e+05 (1.91e+05 2.57e+05)
[03/01 20:34:37    128]               Est.  stn bbox = 5.849e+05 (2.55e+05 3.30e+05)
[03/01 20:34:37    128]               cpu = 0:00:01.5 real = 0:00:01.0 mem = 1288.8M
[03/01 20:34:38    128] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/01 20:34:38    128] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/01 20:34:39    129] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/01 20:34:39    130] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/01 20:34:43    134] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/01 20:34:43    134] End delay calculation. (MEM=1288.79 CPU=0:00:02.3 REAL=0:00:02.0)
[03/01 20:34:44    135] nrCritNet: 1.46% ( 342 / 23461 ) cutoffSlk: -1308.6ps stdDelay: 14.2ps
[03/01 20:34:44    135] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/01 20:34:45    135] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/01 20:34:45    136] Iteration 11: Total net bbox = 4.602e+05 (1.99e+05 2.61e+05)
[03/01 20:34:45    136]               Est.  stn bbox = 5.982e+05 (2.64e+05 3.35e+05)
[03/01 20:34:45    136]               cpu = 0:00:07.8 real = 0:00:08.0 mem = 1288.8M
[03/01 20:34:46    136] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/01 20:34:46    137] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/01 20:34:47    137] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/01 20:34:47    138] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/01 20:34:48    139] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/01 20:34:49    139] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/01 20:34:50    140] Iteration 12: Total net bbox = 4.917e+05 (2.13e+05 2.79e+05)
[03/01 20:34:50    140]               Est.  stn bbox = 6.322e+05 (2.78e+05 3.54e+05)
[03/01 20:34:50    140]               cpu = 0:00:04.6 real = 0:00:05.0 mem = 1288.8M
[03/01 20:34:50    141] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/01 20:34:50    141] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/01 20:34:52    142] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/01 20:34:52    143] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/01 20:34:57    147] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/01 20:34:57    147] End delay calculation. (MEM=1288.79 CPU=0:00:02.3 REAL=0:00:03.0)
[03/01 20:34:58    148] nrCritNet: 1.46% ( 342 / 23461 ) cutoffSlk: -1308.6ps stdDelay: 14.2ps
[03/01 20:34:58    148] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/01 20:34:59    149] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/01 20:34:59    150] Iteration 13: Total net bbox = 5.213e+05 (2.43e+05 2.78e+05)
[03/01 20:34:59    150]               Est.  stn bbox = 6.635e+05 (3.11e+05 3.52e+05)
[03/01 20:34:59    150]               cpu = 0:00:09.7 real = 0:00:09.0 mem = 1288.8M
[03/01 20:35:00    150] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/01 20:35:01    151] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/01 20:35:02    152] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/01 20:35:03    153] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/01 20:35:04    155] Iteration 14: Total net bbox = 5.080e+05 (2.51e+05 2.57e+05)
[03/01 20:35:04    155]               Est.  stn bbox = 6.496e+05 (3.20e+05 3.30e+05)
[03/01 20:35:04    155]               cpu = 0:00:04.9 real = 0:00:05.0 mem = 1288.8M
[03/01 20:35:04    155] Iteration 15: Total net bbox = 5.290e+05 (2.68e+05 2.61e+05)
[03/01 20:35:04    155]               Est.  stn bbox = 6.710e+05 (3.38e+05 3.33e+05)
[03/01 20:35:04    155]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1288.8M
[03/01 20:35:04    155] *** cost = 5.290e+05 (2.68e+05 2.61e+05) (cpu for global=0:00:55.7) real=0:00:55.0***
[03/01 20:35:04    155] Info: 0 clock gating cells identified, 0 (on average) moved
[03/01 20:35:05    155] #spOpts: N=65 mergeVia=F 
[03/01 20:35:05    155] Core basic site is core
[03/01 20:35:05    155] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/01 20:35:05    155] *** Starting refinePlace (0:02:36 mem=1180.7M) ***
[03/01 20:35:05    155] Total net bbox length = 5.290e+05 (2.682e+05 2.608e+05) (ext = 2.916e+04)
[03/01 20:35:05    155] Starting refinePlace ...
[03/01 20:35:05    155] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/01 20:35:05    155] default core: bins with density >  0.75 = 6.08 % ( 38 / 625 )
[03/01 20:35:05    155] Density distribution unevenness ratio = 12.392%
[03/01 20:35:05    156]   Spread Effort: high, standalone mode, useDDP on.
[03/01 20:35:05    156] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=1184.1MB) @(0:02:36 - 0:02:36).
[03/01 20:35:05    156] Move report: preRPlace moves 16002 insts, mean move: 1.08 um, max move: 6.20 um
[03/01 20:35:05    156] 	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U721): (385.80, 420.40) --> (388.40, 424.00)
[03/01 20:35:05    156] 	Length: 25 sites, height: 1 rows, site name: core, cell type: FA1D0
[03/01 20:35:05    156] wireLenOptFixPriorityInst 0 inst fixed
[03/01 20:35:05    156] Placement tweakage begins.
[03/01 20:35:05    156] wire length = 6.925e+05
[03/01 20:35:08    159] wire length = 6.390e+05
[03/01 20:35:08    159] Placement tweakage ends.
[03/01 20:35:08    159] Move report: tweak moves 12277 insts, mean move: 4.86 um, max move: 39.20 um
[03/01 20:35:08    159] 	Max move on inst (core_instance/mac_array_instance/col_idx_4__mac_col_inst/U119): (281.20, 256.60) --> (320.40, 256.60)
[03/01 20:35:08    159] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.8, real=0:00:03.0, mem=1187.7MB) @(0:02:36 - 0:02:39).
[03/01 20:35:08    159] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/01 20:35:08    159] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1187.7MB) @(0:02:39 - 0:02:39).
[03/01 20:35:08    159] Move report: Detail placement moves 18041 insts, mean move: 3.43 um, max move: 39.20 um
[03/01 20:35:08    159] 	Max move on inst (core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U1027): (144.00, 191.80) --> (158.00, 217.00)
[03/01 20:35:08    159] 	Runtime: CPU: 0:00:03.5 REAL: 0:00:03.0 MEM: 1187.7MB
[03/01 20:35:08    159] Statistics of distance of Instance movement in refine placement:
[03/01 20:35:08    159]   maximum (X+Y) =        39.20 um
[03/01 20:35:08    159]   inst (core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U1027) with max move: (144, 191.8) -> (158, 217)
[03/01 20:35:08    159]   mean    (X+Y) =         3.43 um
[03/01 20:35:08    159] Total instances flipped for WireLenOpt: 1516
[03/01 20:35:08    159] Total instances flipped, including legalization: 2076
[03/01 20:35:08    159] Summary Report:
[03/01 20:35:08    159] Instances move: 18041 (out of 20987 movable)
[03/01 20:35:08    159] Mean displacement: 3.43 um
[03/01 20:35:08    159] Max displacement: 39.20 um (Instance: core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U1027) (144, 191.8) -> (158, 217)
[03/01 20:35:08    159] 	Length: 10 sites, height: 1 rows, site name: core, cell type: XNR2D0
[03/01 20:35:08    159] Total instances moved : 18041
[03/01 20:35:08    159] Total net bbox length = 4.954e+05 (2.326e+05 2.628e+05) (ext = 2.865e+04)
[03/01 20:35:08    159] Runtime: CPU: 0:00:03.6 REAL: 0:00:03.0 MEM: 1187.7MB
[03/01 20:35:08    159] [CPU] RefinePlace/total (cpu=0:00:03.6, real=0:00:03.0, mem=1187.7MB) @(0:02:36 - 0:02:39).
[03/01 20:35:08    159] *** Finished refinePlace (0:02:39 mem=1187.7M) ***
[03/01 20:35:08    159] *** Finished Initial Placement (cpu=0:01:03, real=0:01:03, mem=1187.7M) ***
[03/01 20:35:08    159] #spOpts: N=65 mergeVia=F 
[03/01 20:35:08    159] Core basic site is core
[03/01 20:35:08    159] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/01 20:35:08    159] default core: bins with density >  0.75 = 6.56 % ( 41 / 625 )
[03/01 20:35:08    159] Density distribution unevenness ratio = 12.018%
[03/01 20:35:08    159] Starting IO pin assignment...
[03/01 20:35:08    159] [NR-eagl] Detected a user setting of 'getNanoRouteMode -routeTopRoutingLayer 4' which was translated to 'setRouteMode -earlyGlobalMaxRouteLayer 4'.
[03/01 20:35:08    159] [PSP] Started earlyGlobalRoute kernel
[03/01 20:35:08    159] [PSP] Initial Peak syMemory usage = 1187.7 MB
[03/01 20:35:08    159] (I)       Reading DB...
[03/01 20:35:09    159] (I)       congestionReportName   : 
[03/01 20:35:09    159] (I)       buildTerm2TermWires    : 1
[03/01 20:35:09    159] (I)       doTrackAssignment      : 1
[03/01 20:35:09    159] (I)       dumpBookshelfFiles     : 0
[03/01 20:35:09    159] (I)       numThreads             : 1
[03/01 20:35:09    159] [NR-eagl] honorMsvRouteConstraint: false
[03/01 20:35:09    159] (I)       honorPin               : false
[03/01 20:35:09    159] (I)       honorPinGuide          : true
[03/01 20:35:09    159] (I)       honorPartition         : false
[03/01 20:35:09    159] (I)       allowPartitionCrossover: false
[03/01 20:35:09    159] (I)       honorSingleEntry       : true
[03/01 20:35:09    159] (I)       honorSingleEntryStrong : true
[03/01 20:35:09    159] (I)       handleViaSpacingRule   : false
[03/01 20:35:09    159] (I)       PDConstraint           : none
[03/01 20:35:09    159] (I)       expBetterNDRHandling   : false
[03/01 20:35:09    159] [NR-eagl] honorClockSpecNDR      : 0
[03/01 20:35:09    159] (I)       routingEffortLevel     : 3
[03/01 20:35:09    159] [NR-eagl] minRouteLayer          : 2
[03/01 20:35:09    159] [NR-eagl] maxRouteLayer          : 4
[03/01 20:35:09    159] (I)       numRowsPerGCell        : 1
[03/01 20:35:09    159] (I)       speedUpLargeDesign     : 0
[03/01 20:35:09    159] (I)       speedUpBlkViolationClean: 0
[03/01 20:35:09    159] (I)       multiThreadingTA       : 0
[03/01 20:35:09    159] (I)       blockedPinEscape       : 1
[03/01 20:35:09    159] (I)       blkAwareLayerSwitching : 0
[03/01 20:35:09    159] (I)       betterClockWireModeling: 1
[03/01 20:35:09    159] (I)       punchThroughDistance   : 500.00
[03/01 20:35:09    159] (I)       scenicBound            : 1.15
[03/01 20:35:09    159] (I)       maxScenicToAvoidBlk    : 100.00
[03/01 20:35:09    159] (I)       source-to-sink ratio   : 0.00
[03/01 20:35:09    159] (I)       targetCongestionRatioH : 1.00
[03/01 20:35:09    159] (I)       targetCongestionRatioV : 1.00
[03/01 20:35:09    159] (I)       layerCongestionRatio   : 0.70
[03/01 20:35:09    159] (I)       m1CongestionRatio      : 0.10
[03/01 20:35:09    159] (I)       m2m3CongestionRatio    : 0.70
[03/01 20:35:09    159] (I)       localRouteEffort       : 1.00
[03/01 20:35:09    159] (I)       numSitesBlockedByOneVia: 8.00
[03/01 20:35:09    159] (I)       supplyScaleFactorH     : 1.00
[03/01 20:35:09    159] (I)       supplyScaleFactorV     : 1.00
[03/01 20:35:09    159] (I)       highlight3DOverflowFactor: 0.00
[03/01 20:35:09    159] (I)       doubleCutViaModelingRatio: 0.00
[03/01 20:35:09    159] (I)       blockTrack             : 
[03/01 20:35:09    159] (I)       readTROption           : true
[03/01 20:35:09    159] (I)       extraSpacingBothSide   : false
[03/01 20:35:09    159] [NR-eagl] numTracksPerClockWire  : 0
[03/01 20:35:09    159] (I)       routeSelectedNetsOnly  : false
[03/01 20:35:09    159] (I)       before initializing RouteDB syMemory usage = 1205.7 MB
[03/01 20:35:09    159] (I)       starting read tracks
[03/01 20:35:09    159] (I)       build grid graph
[03/01 20:35:09    159] (I)       build grid graph start
[03/01 20:35:09    159] [NR-eagl] Layer1 has no routable track
[03/01 20:35:09    159] [NR-eagl] Layer2 has single uniform track structure
[03/01 20:35:09    159] [NR-eagl] Layer3 has single uniform track structure
[03/01 20:35:09    159] [NR-eagl] Layer4 has single uniform track structure
[03/01 20:35:09    159] (I)       build grid graph end
[03/01 20:35:09    159] (I)       Layer1   numNetMinLayer=23461
[03/01 20:35:09    159] (I)       Layer2   numNetMinLayer=0
[03/01 20:35:09    159] (I)       Layer3   numNetMinLayer=0
[03/01 20:35:09    159] (I)       Layer4   numNetMinLayer=0
[03/01 20:35:09    159] (I)       numViaLayers=3
[03/01 20:35:09    159] (I)       end build via table
[03/01 20:35:09    159] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=7992 numBumpBlks=0 numBoundaryFakeBlks=0
[03/01 20:35:09    159] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/01 20:35:09    159] (I)       readDataFromPlaceDB
[03/01 20:35:09    159] (I)       Read net information..
[03/01 20:35:09    159] [NR-eagl] Read numTotalNets=23461  numIgnoredNets=0
[03/01 20:35:09    159] (I)       Read testcase time = 0.010 seconds
[03/01 20:35:09    159] 
[03/01 20:35:09    159] (I)       totalPins=83137  totalGlobalPin=79952 (96.17%)
[03/01 20:35:09    159] (I)       Model blockage into capacity
[03/01 20:35:09    159] (I)       Read numBlocks=7992  numPreroutedWires=0  numCapScreens=0
[03/01 20:35:09    159] (I)       blocked area on Layer1 : 0  (0.00%)
[03/01 20:35:09    159] (I)       blocked area on Layer2 : 47308032000  (5.58%)
[03/01 20:35:09    159] (I)       blocked area on Layer3 : 15888400000  (1.87%)
[03/01 20:35:09    159] (I)       blocked area on Layer4 : 125936360000  (14.85%)
[03/01 20:35:09    159] (I)       Modeling time = 0.020 seconds
[03/01 20:35:09    159] 
[03/01 20:35:09    159] (I)       Number of ignored nets = 0
[03/01 20:35:09    159] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/01 20:35:09    159] (I)       Number of clock nets = 1.  Ignored: No
[03/01 20:35:09    159] (I)       Number of analog nets = 0.  Ignored: Yes
[03/01 20:35:09    159] (I)       Number of special nets = 0.  Ignored: Yes
[03/01 20:35:09    159] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/01 20:35:09    159] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/01 20:35:09    159] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/01 20:35:09    159] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/01 20:35:09    159] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/01 20:35:09    159] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/01 20:35:09    159] (I)       Before initializing earlyGlobalRoute syMemory usage = 1209.5 MB
[03/01 20:35:09    159] (I)       Layer1  viaCost=300.00
[03/01 20:35:09    159] (I)       Layer2  viaCost=100.00
[03/01 20:35:09    159] (I)       Layer3  viaCost=100.00
[03/01 20:35:09    159] (I)       ---------------------Grid Graph Info--------------------
[03/01 20:35:09    159] (I)       routing area        :  (0, 0) - (923600, 918400)
[03/01 20:35:09    159] (I)       core area           :  (20000, 20000) - (903600, 898400)
[03/01 20:35:09    159] (I)       Site Width          :   400  (dbu)
[03/01 20:35:09    159] (I)       Row Height          :  3600  (dbu)
[03/01 20:35:09    159] (I)       GCell Width         :  3600  (dbu)
[03/01 20:35:09    159] (I)       GCell Height        :  3600  (dbu)
[03/01 20:35:09    159] (I)       grid                :   256   255     4
[03/01 20:35:09    159] (I)       vertical capacity   :     0  3600     0  3600
[03/01 20:35:09    159] (I)       horizontal capacity :     0     0  3600     0
[03/01 20:35:09    159] (I)       Default wire width  :   180   200   200   200
[03/01 20:35:09    159] (I)       Default wire space  :   180   200   200   200
[03/01 20:35:09    159] (I)       Default pitch size  :   360   400   400   400
[03/01 20:35:09    159] (I)       First Track Coord   :     0   200   400   200
[03/01 20:35:09    159] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00
[03/01 20:35:09    159] (I)       Total num of tracks :     0  2309  2295  2309
[03/01 20:35:09    159] (I)       Num of masks        :     1     1     1     1
[03/01 20:35:09    159] (I)       --------------------------------------------------------
[03/01 20:35:09    159] 
[03/01 20:35:09    159] [NR-eagl] ============ Routing rule table ============
[03/01 20:35:09    159] [NR-eagl] Rule id 0. Nets 23461 
[03/01 20:35:09    159] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/01 20:35:09    159] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[03/01 20:35:09    159] [NR-eagl] ========================================
[03/01 20:35:09    159] [NR-eagl] 
[03/01 20:35:09    159] (I)       After initializing earlyGlobalRoute syMemory usage = 1209.5 MB
[03/01 20:35:09    159] (I)       Loading and dumping file time : 0.16 seconds
[03/01 20:35:09    159] (I)       ============= Initialization =============
[03/01 20:35:09    159] (I)       total 2D Cap : 1623172 = (572477 H, 1050695 V)
[03/01 20:35:09    159] [NR-eagl] Layer group 1: route 23461 net(s) in layer range [2, 4]
[03/01 20:35:09    159] (I)       ============  Phase 1a Route ============
[03/01 20:35:09    159] (I)       Phase 1a runs 0.08 seconds
[03/01 20:35:09    159] (I)       blkAvoiding Routing :  time=0.02  numBlkSegs=0
[03/01 20:35:09    159] (I)       Usage: 342150 = (162411 H, 179739 V) = (28.37% H, 17.11% V) = (2.923e+05um H, 3.235e+05um V)
[03/01 20:35:09    159] (I)       
[03/01 20:35:09    159] (I)       ============  Phase 1b Route ============
[03/01 20:35:09    159] (I)       Phase 1b runs 0.02 seconds
[03/01 20:35:09    159] (I)       Usage: 342271 = (162494 H, 179777 V) = (28.38% H, 17.11% V) = (2.925e+05um H, 3.236e+05um V)
[03/01 20:35:09    159] (I)       
[03/01 20:35:09    159] (I)       earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.13% V. EstWL: 6.160878e+05um
[03/01 20:35:09    159] (I)       ============  Phase 1c Route ============
[03/01 20:35:09    159] (I)       Level2 Grid: 52 x 51
[03/01 20:35:09    159] (I)       Phase 1c runs 0.01 seconds
[03/01 20:35:09    159] (I)       Usage: 342271 = (162494 H, 179777 V) = (28.38% H, 17.11% V) = (2.925e+05um H, 3.236e+05um V)
[03/01 20:35:09    159] (I)       
[03/01 20:35:09    159] (I)       ============  Phase 1d Route ============
[03/01 20:35:09    159] (I)       Phase 1d runs 0.01 seconds
[03/01 20:35:09    159] (I)       Usage: 342296 = (162514 H, 179782 V) = (28.39% H, 17.11% V) = (2.925e+05um H, 3.236e+05um V)
[03/01 20:35:09    159] (I)       
[03/01 20:35:09    159] (I)       ============  Phase 1e Route ============
[03/01 20:35:09    159] (I)       Phase 1e runs 0.01 seconds
[03/01 20:35:09    159] (I)       Usage: 342296 = (162514 H, 179782 V) = (28.39% H, 17.11% V) = (2.925e+05um H, 3.236e+05um V)
[03/01 20:35:09    159] (I)       
[03/01 20:35:09    159] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.08% V. EstWL: 6.161328e+05um
[03/01 20:35:09    159] [NR-eagl] 
[03/01 20:35:09    159] (I)       ============  Phase 1l Route ============
[03/01 20:35:09    159] (I)       dpBasedLA: time=0.05  totalOF=3073  totalVia=162799  totalWL=342288  total(Via+WL)=505087 
[03/01 20:35:09    159] (I)       Total Global Routing Runtime: 0.30 seconds
[03/01 20:35:09    159] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.04% V
[03/01 20:35:09    159] [NR-eagl] Overflow after earlyGlobalRoute 0.02% H + 0.04% V
[03/01 20:35:09    159] (I)       
[03/01 20:35:09    159] (I)       ============= track Assignment ============
[03/01 20:35:09    159] (I)       extract Global 3D Wires
[03/01 20:35:09    159] (I)       Extract Global WL : time=0.01
[03/01 20:35:09    159] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/01 20:35:09    159] (I)       Initialization real time=0.01 seconds
[03/01 20:35:09    160] (I)       Kernel real time=0.30 seconds
[03/01 20:35:09    160] (I)       End Greedy Track Assignment
[03/01 20:35:09    160] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 82896
[03/01 20:35:09    160] [NR-eagl] Layer2(M2)(V) length: 2.170848e+05um, number of vias: 116864
[03/01 20:35:09    160] [NR-eagl] Layer3(M3)(H) length: 2.974951e+05um, number of vias: 9241
[03/01 20:35:09    160] [NR-eagl] Layer4(M4)(V) length: 1.177845e+05um, number of vias: 0
[03/01 20:35:09    160] [NR-eagl] Total length: 6.323645e+05um, number of vias: 209001
[03/01 20:35:09    160] [NR-eagl] End Peak syMemory usage = 1217.5 MB
[03/01 20:35:09    160] [NR-eagl] Early Global Router Kernel+IO runtime : 0.93 seconds
[03/01 20:35:09    160] **placeDesign ... cpu = 0: 1: 9, real = 0: 1: 8, mem = 1207.1M **
[03/01 20:35:09    160] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/01 20:35:09    160] -clockNDRAwarePlaceOpt false               # bool, default=false, private
[03/01 20:35:09    160] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/01 20:35:09    160] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/01 20:35:09    160] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/01 20:35:09    160] -setupDynamicPowerViewAsDefaultView false
[03/01 20:35:09    160]                                            # bool, default=false, private
[03/01 20:35:09    160] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[03/01 20:35:09    160] #spOpts: N=65 
[03/01 20:35:09    160] Core basic site is core
[03/01 20:35:10    160] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/01 20:35:10    160] #spOpts: N=65 mergeVia=F 
[03/01 20:35:10    160] GigaOpt running with 1 threads.
[03/01 20:35:10    160] Info: 1 threads available for lower-level modules during optimization.
[03/01 20:35:10    160] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/01 20:35:10    160] 	Cell FILL1_LL, site bcore.
[03/01 20:35:10    160] 	Cell FILL_NW_HH, site bcore.
[03/01 20:35:10    160] 	Cell FILL_NW_LL, site bcore.
[03/01 20:35:10    160] 	Cell GFILL, site gacore.
[03/01 20:35:10    160] 	Cell GFILL10, site gacore.
[03/01 20:35:10    160] 	Cell GFILL2, site gacore.
[03/01 20:35:10    160] 	Cell GFILL3, site gacore.
[03/01 20:35:10    160] 	Cell GFILL4, site gacore.
[03/01 20:35:10    160] 	Cell LVLLHCD1, site bcore.
[03/01 20:35:10    160] 	Cell LVLLHCD2, site bcore.
[03/01 20:35:10    160] 	Cell LVLLHCD4, site bcore.
[03/01 20:35:10    160] 	Cell LVLLHCD8, site bcore.
[03/01 20:35:10    160] 	Cell LVLLHD1, site bcore.
[03/01 20:35:10    160] 	Cell LVLLHD2, site bcore.
[03/01 20:35:10    160] 	Cell LVLLHD4, site bcore.
[03/01 20:35:10    160] 	Cell LVLLHD8, site bcore.
[03/01 20:35:10    160] .
[03/01 20:35:10    160] Updating RC grid for preRoute extraction ...
[03/01 20:35:10    160] Initializing multi-corner capacitance tables ... 
[03/01 20:35:10    160] Initializing multi-corner resistance tables ...
[03/01 20:35:10    160] **WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
[03/01 20:35:10    160] Type 'man IMPTS-403' for more detail.
[03/01 20:35:11    161] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1215.1M, totSessionCpu=0:02:42 **
[03/01 20:35:11    161] setTrialRouteMode -maxRouteLayer 4
[03/01 20:35:11    161] Added -handlePreroute to trialRouteMode
[03/01 20:35:11    161] *** optDesign -preCTS ***
[03/01 20:35:11    161] DRC Margin: user margin 0.0; extra margin 0.2
[03/01 20:35:11    161] Setup Target Slack: user slack 0; extra slack 0.1
[03/01 20:35:11    161] Hold Target Slack: user slack 0
[03/01 20:35:11    161] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/01 20:35:11    161] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/01 20:35:11    161] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/01 20:35:11    161] -setupDynamicPowerViewAsDefaultView false
[03/01 20:35:11    161]                                            # bool, default=false, private
[03/01 20:35:11    161] Start to check current routing status for nets...
[03/01 20:35:11    161] Using hname+ instead name for net compare
[03/01 20:35:11    162] All nets are already routed correctly.
[03/01 20:35:11    162] End to check current routing status for nets (mem=1217.1M)
[03/01 20:35:11    162] Extraction called for design 'fullchip' of instances=20987 and nets=23584 using extraction engine 'preRoute' .
[03/01 20:35:11    162] PreRoute RC Extraction called for design fullchip.
[03/01 20:35:11    162] RC Extraction called in multi-corner(2) mode.
[03/01 20:35:11    162] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/01 20:35:11    162] RCMode: PreRoute
[03/01 20:35:11    162]       RC Corner Indexes            0       1   
[03/01 20:35:11    162] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/01 20:35:11    162] Resistance Scaling Factor    : 1.00000 1.00000 
[03/01 20:35:11    162] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/01 20:35:11    162] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/01 20:35:11    162] Shrink Factor                : 1.00000
[03/01 20:35:11    162] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/01 20:35:11    162] Using capacitance table file ...
[03/01 20:35:11    162] Updating RC grid for preRoute extraction ...
[03/01 20:35:11    162] Initializing multi-corner capacitance tables ... 
[03/01 20:35:11    162] Initializing multi-corner resistance tables ...
[03/01 20:35:11    162] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1217.113M)
[03/01 20:35:11    162] ** Profile ** Start :  cpu=0:00:00.0, mem=1217.1M
[03/01 20:35:11    162] ** Profile ** Other data :  cpu=0:00:00.1, mem=1217.1M
[03/01 20:35:11    162] #################################################################################
[03/01 20:35:11    162] # Design Stage: PreRoute
[03/01 20:35:11    162] # Design Name: fullchip
[03/01 20:35:11    162] # Design Mode: 65nm
[03/01 20:35:11    162] # Analysis Mode: MMMC Non-OCV 
[03/01 20:35:11    162] # Parasitics Mode: No SPEF/RCDB
[03/01 20:35:11    162] # Signoff Settings: SI Off 
[03/01 20:35:11    162] #################################################################################
[03/01 20:35:12    163] AAE_INFO: 1 threads acquired from CTE.
[03/01 20:35:12    163] Calculate delays in BcWc mode...
[03/01 20:35:12    163] Topological Sorting (CPU = 0:00:00.0, MEM = 1243.7M, InitMEM = 1240.5M)
[03/01 20:35:15    166] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/01 20:35:15    166] End delay calculation. (MEM=1318.38 CPU=0:00:02.9 REAL=0:00:03.0)
[03/01 20:35:15    166] *** CDM Built up (cpu=0:00:03.8  real=0:00:04.0  mem= 1318.4M) ***
[03/01 20:35:16    166] *** Done Building Timing Graph (cpu=0:00:04.2 real=0:00:05.0 totSessionCpu=0:02:47 mem=1318.4M)
[03/01 20:35:16    166] ** Profile ** Overall slacks :  cpu=0:00:04.3, mem=1318.4M
[03/01 20:35:16    167] ** Profile ** DRVs :  cpu=0:00:00.5, mem=1318.4M
[03/01 20:35:16    167] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -14.905 |
|           TNS (ns):|-17254.3 |
|    Violating Paths:|  4620   |
|          All Paths:|  6712   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    218 (218)     |   -0.695   |    218 (218)     |
|   max_tran     |   224 (10260)    |  -17.537   |   224 (10260)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.946%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1318.4M
[03/01 20:35:16    167] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1265.0M, totSessionCpu=0:02:47 **
[03/01 20:35:16    167] ** INFO : this run is activating medium effort placeOptDesign flow
[03/01 20:35:16    167] PhyDesignGrid: maxLocalDensity 0.98
[03/01 20:35:16    167] #spOpts: N=65 mergeVia=F 
[03/01 20:35:16    167] PhyDesignGrid: maxLocalDensity 0.98
[03/01 20:35:16    167] #spOpts: N=65 mergeVia=F 
[03/01 20:35:16    167] *** Starting optimizing excluded clock nets MEM= 1267.0M) ***
[03/01 20:35:16    167] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1267.0M) ***
[03/01 20:35:16    167] 
[03/01 20:35:16    167] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/01 20:35:16    167] 
[03/01 20:35:16    167] Type 'man IMPOPT-3663' for more detail.
[03/01 20:35:16    167] 
[03/01 20:35:16    167] Power view               = WC_VIEW
[03/01 20:35:16    167] Number of VT partitions  = 2
[03/01 20:35:16    167] Standard cells in design = 811
[03/01 20:35:16    167] Instances in design      = 20987
[03/01 20:35:16    167] 
[03/01 20:35:16    167] Instance distribution across the VT partitions:
[03/01 20:35:16    167] 
[03/01 20:35:16    167]  LVT : inst = 1389 (6.6%), cells = 335 (41%)
[03/01 20:35:16    167]    Lib tcbn65gpluswc        : inst = 1389 (6.6%)
[03/01 20:35:16    167] 
[03/01 20:35:16    167]  HVT : inst = 19598 (93.4%), cells = 457 (56%)
[03/01 20:35:16    167]    Lib tcbn65gpluswc        : inst = 19598 (93.4%)
[03/01 20:35:16    167] 
[03/01 20:35:16    167] Reporting took 0 sec
[03/01 20:35:16    167] **INFO: Num dontuse cells 97, Num usable cells 844
[03/01 20:35:16    167] optDesignOneStep: Leakage Power Flow
[03/01 20:35:16    167] **INFO: Num dontuse cells 97, Num usable cells 844
[03/01 20:35:16    167] Info: 1 clock net  excluded from IPO operation.
[03/01 20:35:16    167] Design State:
[03/01 20:35:16    167]     #signal nets       :  23463
[03/01 20:35:16    167]     #routed signal nets:  0
[03/01 20:35:16    167]     #clock nets        :  0
[03/01 20:35:16    167]     #routed clock nets :  0
[03/01 20:35:16    167] OptMgr: Begin leakage power optimization
[03/01 20:35:16    167] OptMgr: Number of active setup views: 1
[03/01 20:35:16    167] 
[03/01 20:35:16    167] Power Net Detected:
[03/01 20:35:16    167]     Voltage	    Name
[03/01 20:35:16    167]     0.00V	    VSS
[03/01 20:35:16    167]     0.90V	    VDD
[03/01 20:35:16    167] 
[03/01 20:35:16    167] Begin Power Analysis
[03/01 20:35:16    167] 
[03/01 20:35:17    167]     0.00V	    VSS
[03/01 20:35:17    167]     0.90V	    VDD
[03/01 20:35:17    167] Begin Processing Timing Library for Power Calculation
[03/01 20:35:17    167] 
[03/01 20:35:17    167] Begin Processing Timing Library for Power Calculation
[03/01 20:35:17    167] 
[03/01 20:35:17    167] 
[03/01 20:35:17    167] 
[03/01 20:35:17    167] Begin Processing Power Net/Grid for Power Calculation
[03/01 20:35:17    167] 
[03/01 20:35:17    167] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1037.19MB/1037.19MB)
[03/01 20:35:17    167] 
[03/01 20:35:17    167] Begin Processing Timing Window Data for Power Calculation
[03/01 20:35:17    167] 
[03/01 20:35:17    167] clk(500MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1037.30MB/1037.30MB)
[03/01 20:35:17    167] 
[03/01 20:35:17    167] Begin Processing User Attributes
[03/01 20:35:17    167] 
[03/01 20:35:17    167] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1037.34MB/1037.34MB)
[03/01 20:35:17    167] 
[03/01 20:35:17    167] Begin Processing Signal Activity
[03/01 20:35:17    167] 
[03/01 20:35:17    168] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:00, mem(process/total)=1038.35MB/1038.35MB)
[03/01 20:35:17    168] 
[03/01 20:35:17    168] Begin Power Computation
[03/01 20:35:17    168] 
[03/01 20:35:17    168]       ----------------------------------------------------------
[03/01 20:35:17    168]       # of cell(s) missing both power/leakage table: 0
[03/01 20:35:17    168]       # of cell(s) missing power table: 0
[03/01 20:35:17    168]       # of cell(s) missing leakage table: 0
[03/01 20:35:17    168]       # of MSMV cell(s) missing power_level: 0
[03/01 20:35:17    168]       ----------------------------------------------------------
[03/01 20:35:17    168] 
[03/01 20:35:17    168] 
[03/01 20:35:18    168] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1038.51MB/1038.51MB)
[03/01 20:35:18    168] 
[03/01 20:35:18    168] Begin Processing User Attributes
[03/01 20:35:18    168] 
[03/01 20:35:18    168] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1038.51MB/1038.51MB)
[03/01 20:35:18    168] 
[03/01 20:35:18    168] Ended Power Analysis: (cpu=0:00:00, real=0:00:01, mem(process/total)=1038.54MB/1038.54MB)
[03/01 20:35:18    168] 
[03/01 20:35:18    169] OptMgr: Optimization mode is pre-route
[03/01 20:35:18    169] OptMgr: current WNS: -15.006 ns
[03/01 20:35:18    169] OptMgr: Using aggressive mode for Force Mode
[03/01 20:35:18    169] PhyDesignGrid: maxLocalDensity 0.98
[03/01 20:35:18    169] #spOpts: N=65 mergeVia=F 
[03/01 20:35:19    169] 
[03/01 20:35:19    169] Design leakage power (state independent) = 0.731 mW
[03/01 20:35:19    169] Resizable instances =  20987 (100.0%), leakage = 0.731 mW (100.0%)
[03/01 20:35:19    169] Leakage power distribution among resizable instances:
[03/01 20:35:19    169]  Total LVT =   1389 ( 6.6%), lkg = 0.037 mW ( 5.1%)
[03/01 20:35:19    169]    -ve slk =   1311 ( 6.2%), lkg = 0.036 mW ( 5.0%)
[03/01 20:35:19    169]  Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[03/01 20:35:19    169]    -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[03/01 20:35:19    169]  Total HVT =  19598 (93.4%), lkg = 0.693 mW (94.9%)
[03/01 20:35:19    169]    -ve slk =  17721 (84.4%), lkg = 0.661 mW (90.4%)
[03/01 20:35:19    169] 
[03/01 20:35:19    169] OptMgr: Begin forced downsizing
[03/01 20:35:19    170] OptMgr: 1490 instances resized in force mode
[03/01 20:35:19    170] OptMgr: Updating timing
[03/01 20:35:22    173] OptMgr: Design WNS: -17.606 ns
[03/01 20:35:22    173] OptMgr: 433 (29%) instances reverted to original cell
[03/01 20:35:22    173] OptMgr: Updating timing
[03/01 20:35:24    175] OptMgr: Design WNS: -15.062 ns
[03/01 20:35:24    175] 
[03/01 20:35:24    175] Design leakage power (state independent) = 0.720 mW
[03/01 20:35:24    175] Resizable instances =  20987 (100.0%), leakage = 0.720 mW (100.0%)
[03/01 20:35:24    175] Leakage power distribution among resizable instances:
[03/01 20:35:24    175]  Total LVT =    527 ( 2.5%), lkg = 0.017 mW ( 2.3%)
[03/01 20:35:24    175]    -ve slk =    484 ( 2.3%), lkg = 0.016 mW ( 2.2%)
[03/01 20:35:24    175]  Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[03/01 20:35:24    175]    -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[03/01 20:35:24    175]  Total HVT =  20460 (97.5%), lkg = 0.703 mW (97.7%)
[03/01 20:35:24    175]    -ve slk =  18574 (88.5%), lkg = 0.671 mW (93.3%)
[03/01 20:35:24    175] 
[03/01 20:35:24    175] 
[03/01 20:35:24    175] Summary: cell sizing
[03/01 20:35:24    175] 
[03/01 20:35:24    175]  1057 instances changed cell type
[03/01 20:35:24    175] 
[03/01 20:35:24    175]                        UpSize    DownSize   SameSize   Total
[03/01 20:35:24    175]                        ------    --------   --------   -----
[03/01 20:35:24    175]     Sequential            0          0          0          0
[03/01 20:35:24    175]  Combinational            0          0       1057       1057
[03/01 20:35:24    175] 
[03/01 20:35:24    175]     2 instances changed cell type from        AN2D0   to    CKAN2D0
[03/01 20:35:24    175]     2 instances changed cell type from       AN2XD1   to    CKAN2D0
[03/01 20:35:24    175]     1 instances changed cell type from       AO21D1   to     AO21D0
[03/01 20:35:24    175]    69 instances changed cell type from      AOI21D1   to    AOI21D0
[03/01 20:35:24    175]     4 instances changed cell type from     CKMUX2D1   to   CKMUX2D0
[03/01 20:35:24    175]    31 instances changed cell type from      CKND2D1   to    CKND2D0
[03/01 20:35:24    175]     2 instances changed cell type from      CKND2D1   to      ND2D0
[03/01 20:35:24    175]   139 instances changed cell type from     CKXOR2D1   to   CKXOR2D0
[03/01 20:35:24    175]    13 instances changed cell type from     CKXOR2D1   to     XOR2D0
[03/01 20:35:24    175]     8 instances changed cell type from       IND3D1   to     IND3D0
[03/01 20:35:24    175]    45 instances changed cell type from       INR2D1   to     INR2D0
[03/01 20:35:24    175]     5 instances changed cell type from       INR2D1   to    INR2XD0
[03/01 20:35:24    175]    20 instances changed cell type from      INR2XD0   to     INR2D0
[03/01 20:35:24    175]    14 instances changed cell type from        INVD1   to      CKND0
[03/01 20:35:24    175]     8 instances changed cell type from        INVD1   to      INVD0
[03/01 20:35:24    175]     7 instances changed cell type from        ND2D0   to    CKND2D0
[03/01 20:35:24    175]    37 instances changed cell type from        ND2D1   to    CKND2D0
[03/01 20:35:24    175]     1 instances changed cell type from        ND2D1   to      ND2D0
[03/01 20:35:24    175]    62 instances changed cell type from        ND2D2   to    CKND2D2
[03/01 20:35:24    175]     1 instances changed cell type from        ND4D1   to      ND4D0
[03/01 20:35:24    175]    15 instances changed cell type from        NR2D1   to      NR2D0
[03/01 20:35:24    175]    19 instances changed cell type from        NR2D1   to     NR2XD0
[03/01 20:35:24    175]     4 instances changed cell type from        NR2D2   to     NR2XD1
[03/01 20:35:24    175]    11 instances changed cell type from       NR2XD0   to      NR2D0
[03/01 20:35:24    175]     4 instances changed cell type from       OA21D1   to     OA21D0
[03/01 20:35:24    175]    48 instances changed cell type from      OAI21D1   to    OAI21D0
[03/01 20:35:24    175]   342 instances changed cell type from      OAI22D1   to    OAI22D0
[03/01 20:35:24    175]    13 instances changed cell type from        OR2D1   to      OR2D0
[03/01 20:35:24    175]     2 instances changed cell type from       OR2XD1   to      OR2D0
[03/01 20:35:24    175]   121 instances changed cell type from       XNR2D1   to     XNR2D0
[03/01 20:35:24    175]     7 instances changed cell type from       XOR3D1   to     XOR3D0
[03/01 20:35:24    175]   checkSum: 1057
[03/01 20:35:24    175] 
[03/01 20:35:24    175] 
[03/01 20:35:24    175] 
[03/01 20:35:24    175] Begin Power Analysis
[03/01 20:35:24    175] 
[03/01 20:35:24    175]     0.00V	    VSS
[03/01 20:35:24    175]     0.90V	    VDD
[03/01 20:35:24    175] Begin Processing Timing Library for Power Calculation
[03/01 20:35:24    175] 
[03/01 20:35:24    175] Begin Processing Timing Library for Power Calculation
[03/01 20:35:24    175] 
[03/01 20:35:24    175] 
[03/01 20:35:24    175] 
[03/01 20:35:24    175] Begin Processing Power Net/Grid for Power Calculation
[03/01 20:35:24    175] 
[03/01 20:35:24    175] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1057.99MB/1057.99MB)
[03/01 20:35:24    175] 
[03/01 20:35:24    175] Begin Processing Timing Window Data for Power Calculation
[03/01 20:35:24    175] 
[03/01 20:35:25    175] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1057.99MB/1057.99MB)
[03/01 20:35:25    175] 
[03/01 20:35:25    175] Begin Processing User Attributes
[03/01 20:35:25    175] 
[03/01 20:35:25    175] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1057.99MB/1057.99MB)
[03/01 20:35:25    175] 
[03/01 20:35:25    175] Begin Processing Signal Activity
[03/01 20:35:25    175] 
[03/01 20:35:26    176] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1059.66MB/1059.66MB)
[03/01 20:35:26    176] 
[03/01 20:35:26    176] Begin Power Computation
[03/01 20:35:26    176] 
[03/01 20:35:26    176]       ----------------------------------------------------------
[03/01 20:35:26    176]       # of cell(s) missing both power/leakage table: 0
[03/01 20:35:26    176]       # of cell(s) missing power table: 0
[03/01 20:35:26    176]       # of cell(s) missing leakage table: 0
[03/01 20:35:26    176]       # of MSMV cell(s) missing power_level: 0
[03/01 20:35:26    176]       ----------------------------------------------------------
[03/01 20:35:26    176] 
[03/01 20:35:26    176] 
[03/01 20:35:26    176] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1059.66MB/1059.66MB)
[03/01 20:35:26    176] 
[03/01 20:35:26    176] Begin Processing User Attributes
[03/01 20:35:26    176] 
[03/01 20:35:26    176] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1059.66MB/1059.66MB)
[03/01 20:35:26    176] 
[03/01 20:35:26    176] Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total)=1059.66MB/1059.66MB)
[03/01 20:35:26    176] 
[03/01 20:35:26    177] OptMgr: Leakage power optimization took: 10 seconds
[03/01 20:35:26    177] OptMgr: End leakage power optimization
[03/01 20:35:26    177] The useful skew maximum allowed delay is: 0.3
[03/01 20:35:26    177] **INFO: Num dontuse cells 97, Num usable cells 844
[03/01 20:35:26    177] optDesignOneStep: Leakage Power Flow
[03/01 20:35:26    177] **INFO: Num dontuse cells 97, Num usable cells 844
[03/01 20:35:26    177] Info: 1 clock net  excluded from IPO operation.
[03/01 20:35:27    178] PhyDesignGrid: maxLocalDensity 0.98
[03/01 20:35:27    178] #spOpts: N=65 
[03/01 20:35:28    178] *info: There are 18 candidate Buffer cells
[03/01 20:35:28    178] *info: There are 18 candidate Inverter cells
[03/01 20:35:29    180] 
[03/01 20:35:29    180] Netlist preparation processing... 
[03/01 20:35:29    180] 
[03/01 20:35:29    180] Constant propagation run...
[03/01 20:35:29    180] CPU of constant propagation run : 0:00:00.0 (mem :1408.5M)
[03/01 20:35:29    180] 
[03/01 20:35:29    180] Dangling output instance removal run...
[03/01 20:35:29    180] CPU of dangling output instance removal run : 0:00:00.0 (mem :1408.5M)
[03/01 20:35:29    180] 
[03/01 20:35:29    180] Dont care observability instance removal run...
[03/01 20:35:29    180] CPU of dont care observability instance removal run : 0:00:00.0 (mem :1408.5M)
[03/01 20:35:29    180] 
[03/01 20:35:29    180] Removed instances... 
[03/01 20:35:29    180] 
[03/01 20:35:29    180] Replaced instances... 
[03/01 20:35:29    180] 
[03/01 20:35:29    180] Removed 0 instance
[03/01 20:35:29    180] 	CPU for removing db instances : 0:00:00.0 (mem :1408.5M)
[03/01 20:35:29    180] 	CPU for removing timing graph nodes : 0:00:00.0 (mem :1408.5M)
[03/01 20:35:29    180] CPU of: netlist preparation :0:00:00.0 (mem :1408.5M)
[03/01 20:35:29    180] 
[03/01 20:35:29    180] Mark undriven nets with IPOIgnored run...
[03/01 20:35:29    180] CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1408.5M)
[03/01 20:35:29    180] *info: Marking 0 isolation instances dont touch
[03/01 20:35:29    180] *info: Marking 0 level shifter instances dont touch
[03/01 20:35:29    180] PhyDesignGrid: maxLocalDensity 0.98
[03/01 20:35:29    180] #spOpts: N=65 mergeVia=F 
[03/01 20:35:29    180] 
[03/01 20:35:29    180] Completed downsize cell map
[03/01 20:35:32    182] Forced downsizing resized 497 out of 20987 instances
[03/01 20:35:32    182]      #inst not ok to resize: 0
[03/01 20:35:32    182]      #inst with no smaller cells: 20134
[03/01 20:35:32    182] **INFO: Num dontuse cells 97, Num usable cells 844
[03/01 20:35:32    182] optDesignOneStep: Leakage Power Flow
[03/01 20:35:32    182] **INFO: Num dontuse cells 97, Num usable cells 844
[03/01 20:35:32    182] Info: 1 clock net  excluded from IPO operation.
[03/01 20:35:32    182] Begin: Area Reclaim Optimization
[03/01 20:35:33    183] PhyDesignGrid: maxLocalDensity 0.98
[03/01 20:35:33    183] #spOpts: N=65 mergeVia=F 
[03/01 20:35:33    184] Reclaim Optimization WNS Slack -17.392  TNS Slack -28978.183 Density 49.76
[03/01 20:35:33    184] +----------+---------+--------+----------+------------+--------+
[03/01 20:35:33    184] | Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
[03/01 20:35:33    184] +----------+---------+--------+----------+------------+--------+
[03/01 20:35:33    184] |    49.76%|        -| -17.392|-28978.183|   0:00:00.0| 1505.0M|
[03/01 20:35:34    184] |    49.76%|        0| -17.392|-28978.184|   0:00:01.0| 1505.0M|
[03/01 20:35:34    185] |    49.76%|        0| -17.392|-28978.184|   0:00:00.0| 1505.0M|
[03/01 20:35:35    185] |    49.76%|       11| -17.392|-28977.900|   0:00:01.0| 1505.0M|
[03/01 20:35:35    186] |    49.76%|        0| -17.392|-28977.900|   0:00:00.0| 1505.0M|
[03/01 20:35:35    186] +----------+---------+--------+----------+------------+--------+
[03/01 20:35:35    186] Reclaim Optimization End WNS Slack -17.392  TNS Slack -28977.901 Density 49.76
[03/01 20:35:35    186] 
[03/01 20:35:35    186] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 10 **
[03/01 20:35:35    186] --------------------------------------------------------------
[03/01 20:35:35    186] |                                   | Total     | Sequential |
[03/01 20:35:35    186] --------------------------------------------------------------
[03/01 20:35:35    186] | Num insts resized                 |      10  |       0    |
[03/01 20:35:35    186] | Num insts undone                  |       1  |       0    |
[03/01 20:35:35    186] | Num insts Downsized               |      10  |       0    |
[03/01 20:35:35    186] | Num insts Samesized               |       0  |       0    |
[03/01 20:35:35    186] | Num insts Upsized                 |       0  |       0    |
[03/01 20:35:35    186] | Num multiple commits+uncommits    |       0  |       -    |
[03/01 20:35:35    186] --------------------------------------------------------------
[03/01 20:35:35    186] ** Finished Core Area Reclaim Optimization (cpu = 0:00:03.2) (real = 0:00:03.0) **
[03/01 20:35:35    186] Executing incremental physical updates
[03/01 20:35:35    186] Executing incremental physical updates
[03/01 20:35:35    186] *** Finished Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=1341.90M, totSessionCpu=0:03:06).
[03/01 20:35:35    186] Leakage Power Opt: re-selecting buf/inv list 
[03/01 20:35:35    186] Summary for sequential cells idenfication: 
[03/01 20:35:35    186] Identified SBFF number: 199
[03/01 20:35:35    186] Identified MBFF number: 0
[03/01 20:35:35    186] Not identified SBFF number: 0
[03/01 20:35:35    186] Not identified MBFF number: 0
[03/01 20:35:35    186] Number of sequential cells which are not FFs: 104
[03/01 20:35:35    186] 
[03/01 20:35:35    186] **INFO: Num dontuse cells 97, Num usable cells 844
[03/01 20:35:35    186] optDesignOneStep: Leakage Power Flow
[03/01 20:35:35    186] **INFO: Num dontuse cells 97, Num usable cells 844
[03/01 20:35:35    186] Begin: GigaOpt high fanout net optimization
[03/01 20:35:35    186] Info: 1 clock net  excluded from IPO operation.
[03/01 20:35:35    186] Summary for sequential cells idenfication: 
[03/01 20:35:35    186] Identified SBFF number: 199
[03/01 20:35:35    186] Identified MBFF number: 0
[03/01 20:35:35    186] Not identified SBFF number: 0
[03/01 20:35:35    186] Not identified MBFF number: 0
[03/01 20:35:35    186] Number of sequential cells which are not FFs: 104
[03/01 20:35:35    186] 
[03/01 20:35:35    186] PhyDesignGrid: maxLocalDensity 0.98
[03/01 20:35:35    186] #spOpts: N=65 
[03/01 20:35:39    190] DEBUG: @coeDRVCandCache::init.
[03/01 20:35:39    190] +----------+---------+--------+----------+------------+--------+
[03/01 20:35:39    190] | Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
[03/01 20:35:39    190] +----------+---------+--------+----------+------------+--------+
[03/01 20:35:39    190] |    49.76%|        -| -17.392|-28977.901|   0:00:00.0| 1475.5M|
[03/01 20:35:39    190] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/01 20:35:39    190] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/01 20:35:39    190] |    49.76%|        -| -17.392|-28977.901|   0:00:00.0| 1475.5M|
[03/01 20:35:39    190] +----------+---------+--------+----------+------------+--------+
[03/01 20:35:39    190] 
[03/01 20:35:39    190] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1475.5M) ***
[03/01 20:35:39    190] DEBUG: @coeDRVCandCache::cleanup.
[03/01 20:35:39    190] End: GigaOpt high fanout net optimization
[03/01 20:35:39    190] Begin: GigaOpt DRV Optimization
[03/01 20:35:39    190] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.980000, optModeMaxLocDen=0.98)
[03/01 20:35:39    190] Info: 1 clock net  excluded from IPO operation.
[03/01 20:35:39    190] PhyDesignGrid: maxLocalDensity 3.00
[03/01 20:35:39    190] #spOpts: N=65 mergeVia=F 
[03/01 20:35:41    192] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/01 20:35:41    192] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/01 20:35:41    192] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/01 20:35:41    192] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/01 20:35:41    192] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/01 20:35:41    192] DEBUG: @coeDRVCandCache::init.
[03/01 20:35:41    192] Info: violation cost 125678.843750 (cap = 944.019287, tran = 124711.812500, len = 0.000000, fanout load = 0.000000, fanout count = 23.000000, glitch 0.000000)
[03/01 20:35:42    192] |   392   | 11589   |   337   |    337  |     0   |     0   |     0   |     0   | -17.39 |          0|          0|          0|  49.76  |            |           |
[03/01 20:35:50    201] Info: violation cost 5.282796 (cap = 0.020010, tran = 5.262786, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/01 20:35:50    201] |    13   |   692   |     2   |      2  |     0   |     0   |     0   |     0   | -2.29 |        211|          0|        300|  50.05  |   0:00:08.0|    1497.7M|
[03/01 20:35:51    201] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/01 20:35:51    201] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -2.29 |          1|          0|         13|  50.05  |   0:00:01.0|    1497.7M|
[03/01 20:35:51    201] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/01 20:35:51    201] 
[03/01 20:35:51    201] *** Finish DRV Fixing (cpu=0:00:09.5 real=0:00:10.0 mem=1497.7M) ***
[03/01 20:35:51    201] 
[03/01 20:35:51    201] DEBUG: @coeDRVCandCache::cleanup.
[03/01 20:35:51    201] End: GigaOpt DRV Optimization
[03/01 20:35:51    201] GigaOpt DRV: restore maxLocalDensity to 0.98
[03/01 20:35:51    201] Leakage Power Opt: resetting the buf/inv selection
[03/01 20:35:51    201] **optDesign ... cpu = 0:00:40, real = 0:00:40, mem = 1346.9M, totSessionCpu=0:03:22 **
[03/01 20:35:51    201] Leakage Power Opt: re-selecting buf/inv list 
[03/01 20:35:51    202] Summary for sequential cells idenfication: 
[03/01 20:35:51    202] Identified SBFF number: 199
[03/01 20:35:51    202] Identified MBFF number: 0
[03/01 20:35:51    202] Not identified SBFF number: 0
[03/01 20:35:51    202] Not identified MBFF number: 0
[03/01 20:35:51    202] Number of sequential cells which are not FFs: 104
[03/01 20:35:51    202] 
[03/01 20:35:51    202] **INFO: Num dontuse cells 97, Num usable cells 844
[03/01 20:35:51    202] optDesignOneStep: Leakage Power Flow
[03/01 20:35:51    202] **INFO: Num dontuse cells 97, Num usable cells 844
[03/01 20:35:51    202] Begin: GigaOpt Global Optimization
[03/01 20:35:51    202] *info: use new DP (enabled)
[03/01 20:35:51    202] Info: 1 clock net  excluded from IPO operation.
[03/01 20:35:51    202] PhyDesignGrid: maxLocalDensity 1.20
[03/01 20:35:51    202] #spOpts: N=65 mergeVia=F 
[03/01 20:35:51    202] Summary for sequential cells idenfication: 
[03/01 20:35:51    202] Identified SBFF number: 199
[03/01 20:35:51    202] Identified MBFF number: 0
[03/01 20:35:51    202] Not identified SBFF number: 0
[03/01 20:35:51    202] Not identified MBFF number: 0
[03/01 20:35:51    202] Number of sequential cells which are not FFs: 104
[03/01 20:35:51    202] 
[03/01 20:35:54    205] *info: 1 clock net excluded
[03/01 20:35:54    205] *info: 2 special nets excluded.
[03/01 20:35:54    205] *info: 121 no-driver nets excluded.
[03/01 20:35:58    209] ** GigaOpt Global Opt WNS Slack -2.288  TNS Slack -2050.590 
[03/01 20:35:58    209] +--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 20:35:58    209] |  WNS   |   TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/01 20:35:58    209] +--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 20:35:58    209] |  -2.288|-2050.590|    50.05%|   0:00:00.0| 1492.5M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/01 20:35:58    209] |        |         |          |            |        |          |         | q7_reg_18_/D                                       |
[03/01 20:36:06    217] |  -2.194|-1521.639|    50.26%|   0:00:08.0| 1560.1M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/01 20:36:06    217] |        |         |          |            |        |          |         | q7_reg_18_/D                                       |
[03/01 20:36:10    221] |  -2.194|-1474.108|    50.61%|   0:00:04.0| 1560.1M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/01 20:36:10    221] |        |         |          |            |        |          |         | q7_reg_18_/D                                       |
[03/01 20:36:11    222] |  -2.194|-1474.108|    50.61%|   0:00:01.0| 1560.1M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/01 20:36:11    222] |        |         |          |            |        |          |         | q7_reg_18_/D                                       |
[03/01 20:36:36    247] |  -0.899| -617.785|    51.84%|   0:00:25.0| 1560.1M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/01 20:36:36    247] |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
[03/01 20:36:42    253] |  -0.873| -613.217|    51.96%|   0:00:06.0| 1560.1M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/01 20:36:42    253] |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
[03/01 20:36:45    256] |  -0.873| -612.122|    52.02%|   0:00:03.0| 1560.1M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/01 20:36:45    256] |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
[03/01 20:36:46    257] |  -0.873| -612.122|    52.02%|   0:00:01.0| 1560.1M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/01 20:36:46    257] |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
[03/01 20:37:00    270] |  -0.732| -450.868|    52.45%|   0:00:14.0| 1560.1M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/01 20:37:00    270] |        |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/01 20:37:04    275] |  -0.732| -450.836|    52.45%|   0:00:04.0| 1541.0M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/01 20:37:04    275] |        |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/01 20:37:06    277] |  -0.732| -450.836|    52.47%|   0:00:02.0| 1541.0M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/01 20:37:06    277] |        |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/01 20:37:07    278] |  -0.732| -450.836|    52.47%|   0:00:01.0| 1541.0M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/01 20:37:07    278] |        |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/01 20:37:14    285] |  -0.677| -410.135|    52.88%|   0:00:07.0| 1541.0M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/01 20:37:14    285] |        |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/01 20:37:18    289] |  -0.677| -409.538|    52.88%|   0:00:04.0| 1541.0M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/01 20:37:18    289] |        |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/01 20:37:20    290] |  -0.677| -409.074|    52.90%|   0:00:02.0| 1541.0M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/01 20:37:20    290] |        |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/01 20:37:21    291] |  -0.677| -409.074|    52.90%|   0:00:01.0| 1541.0M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/01 20:37:21    291] |        |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/01 20:37:25    296] |  -0.672| -388.845|    53.03%|   0:00:04.0| 1541.0M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/01 20:37:25    296] |        |         |          |            |        |          |         | q3_reg_14_/D                                       |
[03/01 20:37:28    299] |  -0.672| -388.845|    53.04%|   0:00:03.0| 1541.0M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/01 20:37:28    299] |        |         |          |            |        |          |         | q3_reg_14_/D                                       |
[03/01 20:37:29    300] |  -0.672| -388.845|    53.05%|   0:00:01.0| 1541.0M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/01 20:37:29    300] |        |         |          |            |        |          |         | q3_reg_14_/D                                       |
[03/01 20:37:30    301] |  -0.672| -388.845|    53.05%|   0:00:01.0| 1541.0M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/01 20:37:30    301] |        |         |          |            |        |          |         | q3_reg_14_/D                                       |
[03/01 20:37:33    304] |  -0.642| -379.553|    53.10%|   0:00:03.0| 1541.0M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/01 20:37:33    304] |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
[03/01 20:37:33    304] +--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 20:37:33    304] 
[03/01 20:37:33    304] *** Finish pre-CTS Global Setup Fixing (cpu=0:01:35 real=0:01:35 mem=1541.0M) ***
[03/01 20:37:33    304] 
[03/01 20:37:33    304] *** Finish pre-CTS Setup Fixing (cpu=0:01:35 real=0:01:35 mem=1541.0M) ***
[03/01 20:37:33    304] ** GigaOpt Global Opt End WNS Slack -0.642  TNS Slack -379.553 
[03/01 20:37:33    304] End: GigaOpt Global Optimization
[03/01 20:37:33    304] Leakage Power Opt: resetting the buf/inv selection
[03/01 20:37:33    304] 
[03/01 20:37:33    304] Active setup views:
[03/01 20:37:33    304]  WC_VIEW
[03/01 20:37:33    304]   Dominating endpoints: 0
[03/01 20:37:33    304]   Dominating TNS: -0.000
[03/01 20:37:33    304] 
[03/01 20:37:33    304] *** Timing NOT met, worst failing slack is -0.642
[03/01 20:37:33    304] *** Check timing (0:00:00.0)
[03/01 20:37:33    304] **INFO: Num dontuse cells 97, Num usable cells 844
[03/01 20:37:33    304] optDesignOneStep: Leakage Power Flow
[03/01 20:37:33    304] **INFO: Num dontuse cells 97, Num usable cells 844
[03/01 20:37:33    304] Info: 1 clock net  excluded from IPO operation.
[03/01 20:37:33    304] Begin: Area Reclaim Optimization
[03/01 20:37:34    305] PhyDesignGrid: maxLocalDensity 0.98
[03/01 20:37:34    305] #spOpts: N=65 mergeVia=F 
[03/01 20:37:34    305] Reclaim Optimization WNS Slack -0.642  TNS Slack -379.553 Density 53.10
[03/01 20:37:34    305] +----------+---------+--------+--------+------------+--------+
[03/01 20:37:34    305] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/01 20:37:34    305] +----------+---------+--------+--------+------------+--------+
[03/01 20:37:34    305] |    53.10%|        -|  -0.642|-379.553|   0:00:00.0| 1536.9M|
[03/01 20:37:36    307] |    53.09%|        9|  -0.642|-379.514|   0:00:02.0| 1538.6M|
[03/01 20:37:37    307] |    53.09%|        0|  -0.642|-379.514|   0:00:01.0| 1538.6M|
[03/01 20:37:38    309] |    53.07%|       20|  -0.642|-379.514|   0:00:01.0| 1538.6M|
[03/01 20:37:41    312] |    52.94%|      390|  -0.639|-381.946|   0:00:03.0| 1538.6M|
[03/01 20:37:41    312] |    52.94%|        5|  -0.639|-381.946|   0:00:00.0| 1538.6M|
[03/01 20:37:42    312] |    52.94%|        0|  -0.639|-381.946|   0:00:01.0| 1538.6M|
[03/01 20:37:42    312] +----------+---------+--------+--------+------------+--------+
[03/01 20:37:42    312] Reclaim Optimization End WNS Slack -0.639  TNS Slack -381.946 Density 52.94
[03/01 20:37:42    312] 
[03/01 20:37:42    312] ** Summary: Restruct = 9 Buffer Deletion = 19 Declone = 1 Resize = 363 **
[03/01 20:37:42    312] --------------------------------------------------------------
[03/01 20:37:42    312] |                                   | Total     | Sequential |
[03/01 20:37:42    312] --------------------------------------------------------------
[03/01 20:37:42    312] | Num insts resized                 |     358  |       0    |
[03/01 20:37:42    312] | Num insts undone                  |      32  |       0    |
[03/01 20:37:42    312] | Num insts Downsized               |     358  |       0    |
[03/01 20:37:42    312] | Num insts Samesized               |       0  |       0    |
[03/01 20:37:42    312] | Num insts Upsized                 |       0  |       0    |
[03/01 20:37:42    312] | Num multiple commits+uncommits    |       5  |       -    |
[03/01 20:37:42    312] --------------------------------------------------------------
[03/01 20:37:42    312] ** Finished Core Area Reclaim Optimization (cpu = 0:00:08.6) (real = 0:00:09.0) **
[03/01 20:37:42    312] Executing incremental physical updates
[03/01 20:37:42    312] Executing incremental physical updates
[03/01 20:37:42    313] *** Finished Area Reclaim Optimization (cpu=0:00:09, real=0:00:09, mem=1389.82M, totSessionCpu=0:05:13).
[03/01 20:37:42    313] setup target slack: 0.1
[03/01 20:37:42    313] extra slack: 0.1
[03/01 20:37:42    313] std delay: 0.0142
[03/01 20:37:42    313] real setup target slack: 0.0142
[03/01 20:37:42    313] PhyDesignGrid: maxLocalDensity 0.98
[03/01 20:37:42    313] #spOpts: N=65 
[03/01 20:37:42    313] [NR-eagl] Detected a user setting of 'getNanoRouteMode -routeTopRoutingLayer 4' which was translated to 'setRouteMode -earlyGlobalMaxRouteLayer 4'.
[03/01 20:37:42    313] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/01 20:37:42    313] [NR-eagl] Started earlyGlobalRoute kernel
[03/01 20:37:42    313] [NR-eagl] Initial Peak syMemory usage = 1389.8 MB
[03/01 20:37:42    313] (I)       Reading DB...
[03/01 20:37:42    313] (I)       congestionReportName   : 
[03/01 20:37:42    313] (I)       buildTerm2TermWires    : 0
[03/01 20:37:42    313] (I)       doTrackAssignment      : 1
[03/01 20:37:42    313] (I)       dumpBookshelfFiles     : 0
[03/01 20:37:42    313] (I)       numThreads             : 1
[03/01 20:37:42    313] [NR-eagl] honorMsvRouteConstraint: false
[03/01 20:37:42    313] (I)       honorPin               : false
[03/01 20:37:42    313] (I)       honorPinGuide          : true
[03/01 20:37:42    313] (I)       honorPartition         : false
[03/01 20:37:42    313] (I)       allowPartitionCrossover: false
[03/01 20:37:42    313] (I)       honorSingleEntry       : true
[03/01 20:37:42    313] (I)       honorSingleEntryStrong : true
[03/01 20:37:42    313] (I)       handleViaSpacingRule   : false
[03/01 20:37:42    313] (I)       PDConstraint           : none
[03/01 20:37:42    313] (I)       expBetterNDRHandling   : false
[03/01 20:37:42    313] [NR-eagl] honorClockSpecNDR      : 0
[03/01 20:37:42    313] (I)       routingEffortLevel     : 3
[03/01 20:37:42    313] [NR-eagl] minRouteLayer          : 2
[03/01 20:37:42    313] [NR-eagl] maxRouteLayer          : 4
[03/01 20:37:42    313] (I)       numRowsPerGCell        : 1
[03/01 20:37:42    313] (I)       speedUpLargeDesign     : 0
[03/01 20:37:42    313] (I)       speedUpBlkViolationClean: 0
[03/01 20:37:42    313] (I)       multiThreadingTA       : 0
[03/01 20:37:42    313] (I)       blockedPinEscape       : 1
[03/01 20:37:42    313] (I)       blkAwareLayerSwitching : 0
[03/01 20:37:42    313] (I)       betterClockWireModeling: 1
[03/01 20:37:42    313] (I)       punchThroughDistance   : 500.00
[03/01 20:37:42    313] (I)       scenicBound            : 1.15
[03/01 20:37:42    313] (I)       maxScenicToAvoidBlk    : 100.00
[03/01 20:37:42    313] (I)       source-to-sink ratio   : 0.00
[03/01 20:37:42    313] (I)       targetCongestionRatioH : 1.00
[03/01 20:37:42    313] (I)       targetCongestionRatioV : 1.00
[03/01 20:37:42    313] (I)       layerCongestionRatio   : 0.70
[03/01 20:37:42    313] (I)       m1CongestionRatio      : 0.10
[03/01 20:37:42    313] (I)       m2m3CongestionRatio    : 0.70
[03/01 20:37:42    313] (I)       localRouteEffort       : 1.00
[03/01 20:37:42    313] (I)       numSitesBlockedByOneVia: 8.00
[03/01 20:37:42    313] (I)       supplyScaleFactorH     : 1.00
[03/01 20:37:42    313] (I)       supplyScaleFactorV     : 1.00
[03/01 20:37:42    313] (I)       highlight3DOverflowFactor: 0.00
[03/01 20:37:42    313] (I)       doubleCutViaModelingRatio: 0.00
[03/01 20:37:42    313] (I)       blockTrack             : 
[03/01 20:37:42    313] (I)       readTROption           : true
[03/01 20:37:42    313] (I)       extraSpacingBothSide   : false
[03/01 20:37:42    313] [NR-eagl] numTracksPerClockWire  : 0
[03/01 20:37:42    313] (I)       routeSelectedNetsOnly  : false
[03/01 20:37:42    313] (I)       before initializing RouteDB syMemory usage = 1410.4 MB
[03/01 20:37:42    313] (I)       starting read tracks
[03/01 20:37:42    313] (I)       build grid graph
[03/01 20:37:42    313] (I)       build grid graph start
[03/01 20:37:42    313] [NR-eagl] Layer1 has no routable track
[03/01 20:37:42    313] [NR-eagl] Layer2 has single uniform track structure
[03/01 20:37:42    313] [NR-eagl] Layer3 has single uniform track structure
[03/01 20:37:42    313] [NR-eagl] Layer4 has single uniform track structure
[03/01 20:37:42    313] (I)       build grid graph end
[03/01 20:37:42    313] (I)       Layer1   numNetMinLayer=24197
[03/01 20:37:42    313] (I)       Layer2   numNetMinLayer=0
[03/01 20:37:42    313] (I)       Layer3   numNetMinLayer=0
[03/01 20:37:42    313] (I)       Layer4   numNetMinLayer=0
[03/01 20:37:42    313] (I)       numViaLayers=3
[03/01 20:37:42    313] (I)       end build via table
[03/01 20:37:42    313] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=7992 numBumpBlks=0 numBoundaryFakeBlks=0
[03/01 20:37:42    313] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/01 20:37:42    313] (I)       readDataFromPlaceDB
[03/01 20:37:42    313] (I)       Read net information..
[03/01 20:37:42    313] [NR-eagl] Read numTotalNets=24197  numIgnoredNets=0
[03/01 20:37:42    313] (I)       Read testcase time = 0.010 seconds
[03/01 20:37:42    313] 
[03/01 20:37:42    313] (I)       totalPins=84609  totalGlobalPin=80628 (95.29%)
[03/01 20:37:42    313] (I)       Model blockage into capacity
[03/01 20:37:42    313] (I)       Read numBlocks=7992  numPreroutedWires=0  numCapScreens=0
[03/01 20:37:42    313] (I)       blocked area on Layer1 : 0  (0.00%)
[03/01 20:37:42    313] (I)       blocked area on Layer2 : 47308032000  (5.58%)
[03/01 20:37:42    313] (I)       blocked area on Layer3 : 15888400000  (1.87%)
[03/01 20:37:42    313] (I)       blocked area on Layer4 : 125936360000  (14.85%)
[03/01 20:37:42    313] (I)       Modeling time = 0.020 seconds
[03/01 20:37:42    313] 
[03/01 20:37:42    313] (I)       Number of ignored nets = 0
[03/01 20:37:42    313] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/01 20:37:42    313] (I)       Number of clock nets = 1.  Ignored: No
[03/01 20:37:42    313] (I)       Number of analog nets = 0.  Ignored: Yes
[03/01 20:37:42    313] (I)       Number of special nets = 0.  Ignored: Yes
[03/01 20:37:42    313] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/01 20:37:42    313] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/01 20:37:42    313] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/01 20:37:42    313] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/01 20:37:42    313] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/01 20:37:42    313] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/01 20:37:42    313] (I)       Before initializing earlyGlobalRoute syMemory usage = 1410.4 MB
[03/01 20:37:42    313] (I)       Layer1  viaCost=300.00
[03/01 20:37:42    313] (I)       Layer2  viaCost=100.00
[03/01 20:37:42    313] (I)       Layer3  viaCost=100.00
[03/01 20:37:42    313] (I)       ---------------------Grid Graph Info--------------------
[03/01 20:37:42    313] (I)       routing area        :  (0, 0) - (923600, 918400)
[03/01 20:37:42    313] (I)       core area           :  (20000, 20000) - (903600, 898400)
[03/01 20:37:42    313] (I)       Site Width          :   400  (dbu)
[03/01 20:37:42    313] (I)       Row Height          :  3600  (dbu)
[03/01 20:37:42    313] (I)       GCell Width         :  3600  (dbu)
[03/01 20:37:42    313] (I)       GCell Height        :  3600  (dbu)
[03/01 20:37:42    313] (I)       grid                :   256   255     4
[03/01 20:37:42    313] (I)       vertical capacity   :     0  3600     0  3600
[03/01 20:37:42    313] (I)       horizontal capacity :     0     0  3600     0
[03/01 20:37:42    313] (I)       Default wire width  :   180   200   200   200
[03/01 20:37:42    313] (I)       Default wire space  :   180   200   200   200
[03/01 20:37:42    313] (I)       Default pitch size  :   360   400   400   400
[03/01 20:37:42    313] (I)       First Track Coord   :     0   200   400   200
[03/01 20:37:42    313] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00
[03/01 20:37:42    313] (I)       Total num of tracks :     0  2309  2295  2309
[03/01 20:37:42    313] (I)       Num of masks        :     1     1     1     1
[03/01 20:37:42    313] (I)       --------------------------------------------------------
[03/01 20:37:42    313] 
[03/01 20:37:42    313] [NR-eagl] ============ Routing rule table ============
[03/01 20:37:42    313] [NR-eagl] Rule id 0. Nets 24197 
[03/01 20:37:42    313] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/01 20:37:42    313] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[03/01 20:37:42    313] [NR-eagl] ========================================
[03/01 20:37:42    313] [NR-eagl] 
[03/01 20:37:42    313] (I)       After initializing earlyGlobalRoute syMemory usage = 1413.1 MB
[03/01 20:37:42    313] (I)       Loading and dumping file time : 0.19 seconds
[03/01 20:37:42    313] (I)       ============= Initialization =============
[03/01 20:37:42    313] (I)       total 2D Cap : 1623172 = (572477 H, 1050695 V)
[03/01 20:37:42    313] [NR-eagl] Layer group 1: route 24197 net(s) in layer range [2, 4]
[03/01 20:37:42    313] (I)       ============  Phase 1a Route ============
[03/01 20:37:42    313] (I)       Phase 1a runs 0.09 seconds
[03/01 20:37:42    313] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[03/01 20:37:42    313] (I)       Usage: 345820 = (166419 H, 179401 V) = (29.07% H, 17.07% V) = (2.996e+05um H, 3.229e+05um V)
[03/01 20:37:42    313] (I)       
[03/01 20:37:42    313] (I)       ============  Phase 1b Route ============
[03/01 20:37:42    313] (I)       Phase 1b runs 0.02 seconds
[03/01 20:37:42    313] (I)       Usage: 345956 = (166519 H, 179437 V) = (29.09% H, 17.08% V) = (2.997e+05um H, 3.230e+05um V)
[03/01 20:37:42    313] (I)       
[03/01 20:37:42    313] (I)       earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.21% V. EstWL: 6.227208e+05um
[03/01 20:37:42    313] (I)       ============  Phase 1c Route ============
[03/01 20:37:42    313] (I)       Level2 Grid: 52 x 51
[03/01 20:37:42    313] (I)       Phase 1c runs 0.01 seconds
[03/01 20:37:42    313] (I)       Usage: 345956 = (166519 H, 179437 V) = (29.09% H, 17.08% V) = (2.997e+05um H, 3.230e+05um V)
[03/01 20:37:42    313] (I)       
[03/01 20:37:42    313] (I)       ============  Phase 1d Route ============
[03/01 20:37:42    313] (I)       Phase 1d runs 0.02 seconds
[03/01 20:37:42    313] (I)       Usage: 346006 = (166554 H, 179452 V) = (29.09% H, 17.08% V) = (2.998e+05um H, 3.230e+05um V)
[03/01 20:37:42    313] (I)       
[03/01 20:37:42    313] (I)       ============  Phase 1e Route ============
[03/01 20:37:42    313] (I)       Phase 1e runs 0.00 seconds
[03/01 20:37:42    313] (I)       Usage: 346006 = (166554 H, 179452 V) = (29.09% H, 17.08% V) = (2.998e+05um H, 3.230e+05um V)
[03/01 20:37:42    313] (I)       
[03/01 20:37:42    313] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.09% V. EstWL: 6.228108e+05um
[03/01 20:37:42    313] [NR-eagl] 
[03/01 20:37:42    313] (I)       ============  Phase 1l Route ============
[03/01 20:37:43    313] (I)       dpBasedLA: time=0.05  totalOF=3508  totalVia=165210  totalWL=345997  total(Via+WL)=511207 
[03/01 20:37:43    313] (I)       Total Global Routing Runtime: 0.29 seconds
[03/01 20:37:43    313] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.03% H + 0.05% V
[03/01 20:37:43    313] [NR-eagl] Overflow after earlyGlobalRoute 0.04% H + 0.05% V
[03/01 20:37:43    313] (I)       
[03/01 20:37:43    313] [NR-eagl] End Peak syMemory usage = 1413.1 MB
[03/01 20:37:43    313] [NR-eagl] Early Global Router Kernel+IO runtime : 0.50 seconds
[03/01 20:37:43    313] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/01 20:37:43    313] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/01 20:37:43    313] 
[03/01 20:37:43    313] ** np local hotspot detection info verbose **
[03/01 20:37:43    313] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/01 20:37:43    313] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/01 20:37:43    313] 
[03/01 20:37:43    314] #spOpts: N=65 
[03/01 20:37:43    314] Apply auto density screen in post-place stage.
[03/01 20:37:43    314] Auto density screen increases utilization from 0.529 to 0.530
[03/01 20:37:43    314] Auto density screen runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1413.1M
[03/01 20:37:43    314] *** Starting refinePlace (0:05:14 mem=1413.1M) ***
[03/01 20:37:43    314] Total net bbox length = 5.157e+05 (2.464e+05 2.693e+05) (ext = 2.677e+04)
[03/01 20:37:43    314] default core: bins with density >  0.75 =   12 % ( 75 / 625 )
[03/01 20:37:43    314] Density distribution unevenness ratio = 13.205%
[03/01 20:37:43    314] RPlace IncrNP: Rollback Lev = -5
[03/01 20:37:43    314] RPlace: Density =1.068889, incremental np is triggered.
[03/01 20:37:43    314] incr SKP is on..., with optDC mode
[03/01 20:37:43    314] tdgpInitIgnoreNetLoadFix on 
[03/01 20:37:44    315] (cpu=0:00:01.2 mem=1413.1M) ***
[03/01 20:37:44    315] *** Build Virtual Sizing Timing Model
[03/01 20:37:44    315] (cpu=0:00:01.6 mem=1413.1M) ***
[03/01 20:37:47    317] Congestion driven padding in post-place stage.
[03/01 20:37:48    318] Congestion driven padding increases utilization from 0.811 to 0.814
[03/01 20:37:48    318] Congestion driven padding runtime: cpu = 0:00:00.2 real = 0:00:01.0 mem = 1459.1M
[03/01 20:38:26    356] default core: bins with density >  0.75 = 6.88 % ( 43 / 625 )
[03/01 20:38:26    356] Density distribution unevenness ratio = 11.760%
[03/01 20:38:26    356] RPlace postIncrNP: Density = 1.068889 -> 0.881111.
[03/01 20:38:26    356] RPlace postIncrNP Info: Density distribution changes:
[03/01 20:38:26    356] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/01 20:38:26    356] [1.05 - 1.10] :	 1 (0.16%) -> 0 (0.00%)
[03/01 20:38:26    356] [1.00 - 1.05] :	 6 (0.96%) -> 0 (0.00%)
[03/01 20:38:26    356] [0.95 - 1.00] :	 6 (0.96%) -> 0 (0.00%)
[03/01 20:38:26    356] [0.90 - 0.95] :	 10 (1.60%) -> 0 (0.00%)
[03/01 20:38:26    356] [0.85 - 0.90] :	 14 (2.24%) -> 3 (0.48%)
[03/01 20:38:26    356] [0.80 - 0.85] :	 17 (2.72%) -> 13 (2.08%)
[03/01 20:38:26    356] [CPU] RefinePlace/IncrNP (cpu=0:00:42.6, real=0:00:43.0, mem=1555.8MB) @(0:05:14 - 0:05:57).
[03/01 20:38:26    356] Move report: incrNP moves 21712 insts, mean move: 19.75 um, max move: 188.20 um
[03/01 20:38:26    356] 	Max move on inst (core_instance/psum_mem_instance/FE_OFC109_n344): (14.00, 65.80) --> (33.00, 235.00)
[03/01 20:38:26    356] Move report: Timing Driven Placement moves 21712 insts, mean move: 19.75 um, max move: 188.20 um
[03/01 20:38:26    356] 	Max move on inst (core_instance/psum_mem_instance/FE_OFC109_n344): (14.00, 65.80) --> (33.00, 235.00)
[03/01 20:38:26    356] 	Runtime: CPU: 0:00:42.6 REAL: 0:00:43.0 MEM: 1555.8MB
[03/01 20:38:26    356] Starting refinePlace ...
[03/01 20:38:26    356] default core: bins with density >  0.75 = 6.88 % ( 43 / 625 )
[03/01 20:38:26    356] Density distribution unevenness ratio = 11.745%
[03/01 20:38:27    357]   Spread Effort: high, pre-route mode, useDDP on.
[03/01 20:38:27    357] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:01.0, mem=1555.8MB) @(0:05:57 - 0:05:57).
[03/01 20:38:27    357] Move report: preRPlace moves 3057 insts, mean move: 0.47 um, max move: 3.20 um
[03/01 20:38:27    357] 	Max move on inst (core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1133): (235.00, 281.80) --> (233.60, 280.00)
[03/01 20:38:27    357] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
[03/01 20:38:27    357] wireLenOptFixPriorityInst 0 inst fixed
[03/01 20:38:27    357] Placement tweakage begins.
[03/01 20:38:27    357] wire length = 5.927e+05
[03/01 20:38:28    359] wire length = 5.645e+05
[03/01 20:38:29    359] Placement tweakage ends.
[03/01 20:38:29    359] Move report: tweak moves 1727 insts, mean move: 2.97 um, max move: 22.00 um
[03/01 20:38:29    359] 	Max move on inst (core_instance/psum_mem_instance/Q_reg_94_): (291.20, 10.00) --> (269.20, 10.00)
[03/01 20:38:29    359] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.0, real=0:00:02.0, mem=1555.8MB) @(0:05:57 - 0:05:59).
[03/01 20:38:29    359] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/01 20:38:29    359] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1555.8MB) @(0:05:59 - 0:05:59).
[03/01 20:38:29    359] Move report: Detail placement moves 4275 insts, mean move: 1.46 um, max move: 22.00 um
[03/01 20:38:29    359] 	Max move on inst (core_instance/psum_mem_instance/Q_reg_94_): (291.20, 10.00) --> (269.20, 10.00)
[03/01 20:38:29    359] 	Runtime: CPU: 0:00:02.7 REAL: 0:00:03.0 MEM: 1555.8MB
[03/01 20:38:29    359] Statistics of distance of Instance movement in refine placement:
[03/01 20:38:29    359]   maximum (X+Y) =       188.20 um
[03/01 20:38:29    359]   inst (core_instance/psum_mem_instance/FE_OFC109_n344) with max move: (14, 65.8) -> (33, 235)
[03/01 20:38:29    359]   mean    (X+Y) =        19.77 um
[03/01 20:38:29    359] Total instances flipped for WireLenOpt: 1404
[03/01 20:38:29    359] Total instances flipped, including legalization: 2
[03/01 20:38:29    359] Summary Report:
[03/01 20:38:29    359] Instances move: 21714 (out of 21723 movable)
[03/01 20:38:29    359] Mean displacement: 19.77 um
[03/01 20:38:29    359] Max displacement: 188.20 um (Instance: core_instance/psum_mem_instance/FE_OFC109_n344) (14, 65.8) -> (33, 235)
[03/01 20:38:29    359] 	Length: 7 sites, height: 1 rows, site name: core, cell type: CKBD3
[03/01 20:38:29    359] Total instances moved : 21714
[03/01 20:38:29    359] Total net bbox length = 4.449e+05 (1.881e+05 2.568e+05) (ext = 2.377e+04)
[03/01 20:38:29    359] Runtime: CPU: 0:00:45.3 REAL: 0:00:46.0 MEM: 1555.8MB
[03/01 20:38:29    359] [CPU] RefinePlace/total (cpu=0:00:45.3, real=0:00:46.0, mem=1555.8MB) @(0:05:14 - 0:05:59).
[03/01 20:38:29    359] *** Finished refinePlace (0:05:59 mem=1555.8M) ***
[03/01 20:38:29    359] #spOpts: N=65 
[03/01 20:38:29    359] default core: bins with density >  0.75 = 6.72 % ( 42 / 625 )
[03/01 20:38:29    359] Density distribution unevenness ratio = 11.713%
[03/01 20:38:29    359] Trial Route Overflow 0(H) 0(V)
[03/01 20:38:29    359] Starting congestion repair ...
[03/01 20:38:29    359] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[03/01 20:38:29    359] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/01 20:38:29    359] (I)       Reading DB...
[03/01 20:38:29    359] (I)       congestionReportName   : 
[03/01 20:38:29    359] (I)       buildTerm2TermWires    : 1
[03/01 20:38:29    359] (I)       doTrackAssignment      : 1
[03/01 20:38:29    359] (I)       dumpBookshelfFiles     : 0
[03/01 20:38:29    359] (I)       numThreads             : 1
[03/01 20:38:29    359] [NR-eagl] honorMsvRouteConstraint: false
[03/01 20:38:29    359] (I)       honorPin               : false
[03/01 20:38:29    359] (I)       honorPinGuide          : true
[03/01 20:38:29    359] (I)       honorPartition         : false
[03/01 20:38:29    359] (I)       allowPartitionCrossover: false
[03/01 20:38:29    359] (I)       honorSingleEntry       : true
[03/01 20:38:29    359] (I)       honorSingleEntryStrong : true
[03/01 20:38:29    359] (I)       handleViaSpacingRule   : false
[03/01 20:38:29    359] (I)       PDConstraint           : none
[03/01 20:38:29    359] (I)       expBetterNDRHandling   : false
[03/01 20:38:29    359] [NR-eagl] honorClockSpecNDR      : 0
[03/01 20:38:29    359] (I)       routingEffortLevel     : 3
[03/01 20:38:29    359] [NR-eagl] minRouteLayer          : 2
[03/01 20:38:29    359] [NR-eagl] maxRouteLayer          : 4
[03/01 20:38:29    359] (I)       numRowsPerGCell        : 1
[03/01 20:38:29    359] (I)       speedUpLargeDesign     : 0
[03/01 20:38:29    359] (I)       speedUpBlkViolationClean: 0
[03/01 20:38:29    359] (I)       multiThreadingTA       : 0
[03/01 20:38:29    359] (I)       blockedPinEscape       : 1
[03/01 20:38:29    359] (I)       blkAwareLayerSwitching : 0
[03/01 20:38:29    359] (I)       betterClockWireModeling: 1
[03/01 20:38:29    359] (I)       punchThroughDistance   : 500.00
[03/01 20:38:29    359] (I)       scenicBound            : 1.15
[03/01 20:38:29    359] (I)       maxScenicToAvoidBlk    : 100.00
[03/01 20:38:29    359] (I)       source-to-sink ratio   : 0.00
[03/01 20:38:29    359] (I)       targetCongestionRatioH : 1.00
[03/01 20:38:29    359] (I)       targetCongestionRatioV : 1.00
[03/01 20:38:29    359] (I)       layerCongestionRatio   : 0.70
[03/01 20:38:29    359] (I)       m1CongestionRatio      : 0.10
[03/01 20:38:29    359] (I)       m2m3CongestionRatio    : 0.70
[03/01 20:38:29    359] (I)       localRouteEffort       : 1.00
[03/01 20:38:29    359] (I)       numSitesBlockedByOneVia: 8.00
[03/01 20:38:29    359] (I)       supplyScaleFactorH     : 1.00
[03/01 20:38:29    359] (I)       supplyScaleFactorV     : 1.00
[03/01 20:38:29    359] (I)       highlight3DOverflowFactor: 0.00
[03/01 20:38:29    359] (I)       doubleCutViaModelingRatio: 0.00
[03/01 20:38:29    359] (I)       blockTrack             : 
[03/01 20:38:29    359] (I)       readTROption           : true
[03/01 20:38:29    359] (I)       extraSpacingBothSide   : false
[03/01 20:38:29    359] [NR-eagl] numTracksPerClockWire  : 0
[03/01 20:38:29    359] (I)       routeSelectedNetsOnly  : false
[03/01 20:38:29    359] (I)       before initializing RouteDB syMemory usage = 1555.8 MB
[03/01 20:38:29    359] (I)       starting read tracks
[03/01 20:38:29    359] (I)       build grid graph
[03/01 20:38:29    359] (I)       build grid graph start
[03/01 20:38:29    359] [NR-eagl] Layer1 has no routable track
[03/01 20:38:29    359] [NR-eagl] Layer2 has single uniform track structure
[03/01 20:38:29    359] [NR-eagl] Layer3 has single uniform track structure
[03/01 20:38:29    359] [NR-eagl] Layer4 has single uniform track structure
[03/01 20:38:29    359] (I)       build grid graph end
[03/01 20:38:29    359] (I)       Layer1   numNetMinLayer=24197
[03/01 20:38:29    359] (I)       Layer2   numNetMinLayer=0
[03/01 20:38:29    359] (I)       Layer3   numNetMinLayer=0
[03/01 20:38:29    359] (I)       Layer4   numNetMinLayer=0
[03/01 20:38:29    359] (I)       numViaLayers=3
[03/01 20:38:29    359] (I)       end build via table
[03/01 20:38:29    359] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=7992 numBumpBlks=0 numBoundaryFakeBlks=0
[03/01 20:38:29    359] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/01 20:38:29    359] (I)       readDataFromPlaceDB
[03/01 20:38:29    359] (I)       Read net information..
[03/01 20:38:29    359] [NR-eagl] Read numTotalNets=24197  numIgnoredNets=0
[03/01 20:38:29    359] (I)       Read testcase time = 0.010 seconds
[03/01 20:38:29    359] 
[03/01 20:38:29    359] (I)       totalPins=84609  totalGlobalPin=83390 (98.56%)
[03/01 20:38:29    359] (I)       Model blockage into capacity
[03/01 20:38:29    359] (I)       Read numBlocks=7992  numPreroutedWires=0  numCapScreens=0
[03/01 20:38:29    359] (I)       blocked area on Layer1 : 0  (0.00%)
[03/01 20:38:29    359] (I)       blocked area on Layer2 : 47308032000  (5.58%)
[03/01 20:38:29    359] (I)       blocked area on Layer3 : 15888400000  (1.87%)
[03/01 20:38:29    359] (I)       blocked area on Layer4 : 125936360000  (14.85%)
[03/01 20:38:29    359] (I)       Modeling time = 0.020 seconds
[03/01 20:38:29    359] 
[03/01 20:38:29    359] (I)       Number of ignored nets = 0
[03/01 20:38:29    359] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/01 20:38:29    359] (I)       Number of clock nets = 1.  Ignored: No
[03/01 20:38:29    359] (I)       Number of analog nets = 0.  Ignored: Yes
[03/01 20:38:29    359] (I)       Number of special nets = 0.  Ignored: Yes
[03/01 20:38:29    359] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/01 20:38:29    359] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/01 20:38:29    359] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/01 20:38:29    359] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/01 20:38:29    359] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/01 20:38:29    359] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/01 20:38:29    359] (I)       Before initializing earlyGlobalRoute syMemory usage = 1555.8 MB
[03/01 20:38:29    359] (I)       Layer1  viaCost=300.00
[03/01 20:38:29    359] (I)       Layer2  viaCost=100.00
[03/01 20:38:29    359] (I)       Layer3  viaCost=100.00
[03/01 20:38:29    359] (I)       ---------------------Grid Graph Info--------------------
[03/01 20:38:29    359] (I)       routing area        :  (0, 0) - (923600, 918400)
[03/01 20:38:29    359] (I)       core area           :  (20000, 20000) - (903600, 898400)
[03/01 20:38:29    359] (I)       Site Width          :   400  (dbu)
[03/01 20:38:29    359] (I)       Row Height          :  3600  (dbu)
[03/01 20:38:29    359] (I)       GCell Width         :  3600  (dbu)
[03/01 20:38:29    359] (I)       GCell Height        :  3600  (dbu)
[03/01 20:38:29    359] (I)       grid                :   256   255     4
[03/01 20:38:29    359] (I)       vertical capacity   :     0  3600     0  3600
[03/01 20:38:29    359] (I)       horizontal capacity :     0     0  3600     0
[03/01 20:38:29    359] (I)       Default wire width  :   180   200   200   200
[03/01 20:38:29    359] (I)       Default wire space  :   180   200   200   200
[03/01 20:38:29    359] (I)       Default pitch size  :   360   400   400   400
[03/01 20:38:29    359] (I)       First Track Coord   :     0   200   400   200
[03/01 20:38:29    359] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00
[03/01 20:38:29    359] (I)       Total num of tracks :     0  2309  2295  2309
[03/01 20:38:29    359] (I)       Num of masks        :     1     1     1     1
[03/01 20:38:29    359] (I)       --------------------------------------------------------
[03/01 20:38:29    359] 
[03/01 20:38:29    359] [NR-eagl] ============ Routing rule table ============
[03/01 20:38:29    359] [NR-eagl] Rule id 0. Nets 24197 
[03/01 20:38:29    359] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/01 20:38:29    359] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[03/01 20:38:29    359] [NR-eagl] ========================================
[03/01 20:38:29    359] [NR-eagl] 
[03/01 20:38:29    359] (I)       After initializing earlyGlobalRoute syMemory usage = 1555.8 MB
[03/01 20:38:29    359] (I)       Loading and dumping file time : 0.17 seconds
[03/01 20:38:29    359] (I)       ============= Initialization =============
[03/01 20:38:29    359] (I)       total 2D Cap : 1623172 = (572477 H, 1050695 V)
[03/01 20:38:29    359] [NR-eagl] Layer group 1: route 24197 net(s) in layer range [2, 4]
[03/01 20:38:29    359] (I)       ============  Phase 1a Route ============
[03/01 20:38:29    359] (I)       Phase 1a runs 0.08 seconds
[03/01 20:38:29    359] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[03/01 20:38:29    359] (I)       Usage: 303601 = (131849 H, 171752 V) = (23.03% H, 16.35% V) = (2.373e+05um H, 3.092e+05um V)
[03/01 20:38:29    359] (I)       
[03/01 20:38:29    359] (I)       ============  Phase 1b Route ============
[03/01 20:38:29    359] (I)       Phase 1b runs 0.02 seconds
[03/01 20:38:29    359] (I)       Usage: 303702 = (131928 H, 171774 V) = (23.05% H, 16.35% V) = (2.375e+05um H, 3.092e+05um V)
[03/01 20:38:29    359] (I)       
[03/01 20:38:29    359] (I)       earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.13% V. EstWL: 5.466636e+05um
[03/01 20:38:29    359] (I)       ============  Phase 1c Route ============
[03/01 20:38:29    359] (I)       Level2 Grid: 52 x 51
[03/01 20:38:29    359] (I)       Phase 1c runs 0.01 seconds
[03/01 20:38:29    359] (I)       Usage: 303703 = (131929 H, 171774 V) = (23.05% H, 16.35% V) = (2.375e+05um H, 3.092e+05um V)
[03/01 20:38:29    359] (I)       
[03/01 20:38:29    359] (I)       ============  Phase 1d Route ============
[03/01 20:38:29    359] (I)       Phase 1d runs 0.01 seconds
[03/01 20:38:29    359] (I)       Usage: 303739 = (131958 H, 171781 V) = (23.05% H, 16.35% V) = (2.375e+05um H, 3.092e+05um V)
[03/01 20:38:29    359] (I)       
[03/01 20:38:29    359] (I)       ============  Phase 1e Route ============
[03/01 20:38:29    359] (I)       Phase 1e runs 0.00 seconds
[03/01 20:38:29    359] (I)       Usage: 303739 = (131958 H, 171781 V) = (23.05% H, 16.35% V) = (2.375e+05um H, 3.092e+05um V)
[03/01 20:38:29    359] (I)       
[03/01 20:38:29    359] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.08% V. EstWL: 5.467302e+05um
[03/01 20:38:29    359] [NR-eagl] 
[03/01 20:38:29    359] (I)       ============  Phase 1l Route ============
[03/01 20:38:29    360] (I)       dpBasedLA: time=0.05  totalOF=1243  totalVia=159940  totalWL=303730  total(Via+WL)=463670 
[03/01 20:38:29    360] (I)       Total Global Routing Runtime: 0.27 seconds
[03/01 20:38:29    360] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.04% V
[03/01 20:38:29    360] [NR-eagl] Overflow after earlyGlobalRoute 0.02% H + 0.04% V
[03/01 20:38:29    360] (I)       
[03/01 20:38:29    360] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/01 20:38:29    360] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/01 20:38:29    360] 
[03/01 20:38:29    360] ** np local hotspot detection info verbose **
[03/01 20:38:29    360] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/01 20:38:29    360] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/01 20:38:29    360] 
[03/01 20:38:29    360] describeCongestion: hCong = 0.00 vCong = 0.00
[03/01 20:38:29    360] Skipped repairing congestion.
[03/01 20:38:29    360] (I)       ============= track Assignment ============
[03/01 20:38:29    360] (I)       extract Global 3D Wires
[03/01 20:38:29    360] (I)       Extract Global WL : time=0.01
[03/01 20:38:29    360] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/01 20:38:29    360] (I)       Initialization real time=0.01 seconds
[03/01 20:38:30    360] (I)       Kernel real time=0.29 seconds
[03/01 20:38:30    360] (I)       End Greedy Track Assignment
[03/01 20:38:30    360] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 84368
[03/01 20:38:30    360] [NR-eagl] Layer2(M2)(V) length: 2.296726e+05um, number of vias: 124246
[03/01 20:38:30    360] [NR-eagl] Layer3(M3)(H) length: 2.432849e+05um, number of vias: 4939
[03/01 20:38:30    360] [NR-eagl] Layer4(M4)(V) length: 8.723339e+04um, number of vias: 0
[03/01 20:38:30    360] [NR-eagl] Total length: 5.601908e+05um, number of vias: 213553
[03/01 20:38:30    360] End of congRepair (cpu=0:00:01.1, real=0:00:01.0)
[03/01 20:38:30    360] Start to check current routing status for nets...
[03/01 20:38:30    360] Using hname+ instead name for net compare
[03/01 20:38:30    360] All nets are already routed correctly.
[03/01 20:38:30    360] End to check current routing status for nets (mem=1419.8M)
[03/01 20:38:30    360] Extraction called for design 'fullchip' of instances=21723 and nets=24321 using extraction engine 'preRoute' .
[03/01 20:38:30    360] PreRoute RC Extraction called for design fullchip.
[03/01 20:38:30    360] RC Extraction called in multi-corner(2) mode.
[03/01 20:38:30    360] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/01 20:38:30    360] RCMode: PreRoute
[03/01 20:38:30    360]       RC Corner Indexes            0       1   
[03/01 20:38:30    360] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/01 20:38:30    360] Resistance Scaling Factor    : 1.00000 1.00000 
[03/01 20:38:30    360] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/01 20:38:30    360] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/01 20:38:30    360] Shrink Factor                : 1.00000
[03/01 20:38:30    360] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/01 20:38:30    360] Using capacitance table file ...
[03/01 20:38:30    360] Updating RC grid for preRoute extraction ...
[03/01 20:38:30    360] Initializing multi-corner capacitance tables ... 
[03/01 20:38:30    360] Initializing multi-corner resistance tables ...
[03/01 20:38:30    360] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1419.848M)
[03/01 20:38:31    361] Compute RC Scale Done ...
[03/01 20:38:31    361] **optDesign ... cpu = 0:03:20, real = 0:03:20, mem = 1412.4M, totSessionCpu=0:06:02 **
[03/01 20:38:31    361] #################################################################################
[03/01 20:38:31    361] # Design Stage: PreRoute
[03/01 20:38:31    361] # Design Name: fullchip
[03/01 20:38:31    361] # Design Mode: 65nm
[03/01 20:38:31    361] # Analysis Mode: MMMC Non-OCV 
[03/01 20:38:31    361] # Parasitics Mode: No SPEF/RCDB
[03/01 20:38:31    361] # Signoff Settings: SI Off 
[03/01 20:38:31    361] #################################################################################
[03/01 20:38:32    362] AAE_INFO: 1 threads acquired from CTE.
[03/01 20:38:32    362] Calculate delays in BcWc mode...
[03/01 20:38:32    362] Topological Sorting (CPU = 0:00:00.0, MEM = 1422.6M, InitMEM = 1419.2M)
[03/01 20:38:35    365] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/01 20:38:35    365] End delay calculation. (MEM=1495.92 CPU=0:00:03.0 REAL=0:00:03.0)
[03/01 20:38:35    365] *** CDM Built up (cpu=0:00:03.9  real=0:00:04.0  mem= 1495.9M) ***
[03/01 20:38:35    366] *** Timing NOT met, worst failing slack is -0.602
[03/01 20:38:35    366] *** Check timing (0:00:04.3)
[03/01 20:38:35    366] **INFO: Num dontuse cells 97, Num usable cells 844
[03/01 20:38:35    366] optDesignOneStep: Leakage Power Flow
[03/01 20:38:35    366] **INFO: Num dontuse cells 97, Num usable cells 844
[03/01 20:38:35    366] Begin: GigaOpt Optimization in TNS mode
[03/01 20:38:35    366] Effort level <high> specified for reg2reg path_group
[03/01 20:38:37    367] Info: 1 clock net  excluded from IPO operation.
[03/01 20:38:37    367] PhyDesignGrid: maxLocalDensity 0.95
[03/01 20:38:37    367] #spOpts: N=65 
[03/01 20:38:37    367] Core basic site is core
[03/01 20:38:37    367] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/01 20:38:40    370] *info: 1 clock net excluded
[03/01 20:38:40    370] *info: 2 special nets excluded.
[03/01 20:38:40    370] *info: 122 no-driver nets excluded.
[03/01 20:38:41    371] ** GigaOpt Optimizer WNS Slack -0.602 TNS Slack -319.179 Density 52.94
[03/01 20:38:41    371] Optimizer TNS Opt
[03/01 20:38:41    371] Active Path Group: reg2reg  
[03/01 20:38:41    371] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 20:38:41    371] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/01 20:38:41    371] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 20:38:41    371] |  -0.602|   -0.602|-307.384| -319.179|    52.94%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:38:41    371] |        |         |        |         |          |            |        |          |         | q2_reg_18_/D                                       |
[03/01 20:38:41    372] |  -0.552|   -0.552|-305.834| -317.629|    52.94%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/01 20:38:41    372] |        |         |        |         |          |            |        |          |         | q3_reg_13_/D                                       |
[03/01 20:38:42    372] |  -0.507|   -0.507|-289.271| -301.066|    52.94%|   0:00:01.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:38:42    372] |        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
[03/01 20:38:42    372] |  -0.481|   -0.481|-288.490| -300.285|    52.94%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/01 20:38:42    372] |        |         |        |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/01 20:38:42    372] |  -0.456|   -0.456|-271.655| -283.450|    52.95%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/01 20:38:42    372] |        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
[03/01 20:38:42    373] |  -0.436|   -0.436|-267.101| -278.896|    52.96%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/01 20:38:42    373] |        |         |        |         |          |            |        |          |         | q3_reg_17_/D                                       |
[03/01 20:38:43    373] |  -0.424|   -0.424|-261.584| -273.379|    52.96%|   0:00:01.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/01 20:38:43    373] |        |         |        |         |          |            |        |          |         | q3_reg_19_/D                                       |
[03/01 20:38:43    373] |  -0.420|   -0.420|-255.019| -266.814|    52.97%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/01 20:38:43    373] |        |         |        |         |          |            |        |          |         | q3_reg_17_/D                                       |
[03/01 20:38:43    373] |  -0.400|   -0.400|-250.253| -262.048|    52.98%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/01 20:38:43    373] |        |         |        |         |          |            |        |          |         | q3_reg_17_/D                                       |
[03/01 20:38:43    374] |  -0.393|   -0.393|-242.031| -253.827|    53.00%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/01 20:38:43    374] |        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
[03/01 20:38:44    374] |  -0.388|   -0.388|-240.802| -252.598|    53.00%|   0:00:01.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:38:44    374] |        |         |        |         |          |            |        |          |         | q3_reg_19_/D                                       |
[03/01 20:38:44    374] |  -0.374|   -0.374|-238.489| -250.284|    53.01%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:38:44    374] |        |         |        |         |          |            |        |          |         | q3_reg_19_/D                                       |
[03/01 20:38:44    374] |  -0.363|   -0.363|-235.910| -247.705|    53.01%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:38:44    374] |        |         |        |         |          |            |        |          |         | q3_reg_18_/D                                       |
[03/01 20:38:44    375] |  -0.359|   -0.359|-231.077| -242.872|    53.01%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:38:44    375] |        |         |        |         |          |            |        |          |         | q3_reg_18_/D                                       |
[03/01 20:38:45    375] |  -0.343|   -0.343|-229.273| -241.068|    53.02%|   0:00:01.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:38:45    375] |        |         |        |         |          |            |        |          |         | q3_reg_18_/D                                       |
[03/01 20:38:45    375] |  -0.329|   -0.329|-220.311| -232.106|    53.02%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/01 20:38:45    375] |        |         |        |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/01 20:38:45    376] |  -0.319|   -0.319|-213.645| -225.440|    53.03%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/01 20:38:45    376] |        |         |        |         |          |            |        |          |         | q6_reg_13_/D                                       |
[03/01 20:38:46    376] |  -0.315|   -0.315|-207.458| -219.253|    53.03%|   0:00:01.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/01 20:38:46    376] |        |         |        |         |          |            |        |          |         | q6_reg_13_/D                                       |
[03/01 20:38:46    376] |  -0.303|   -0.303|-205.058| -216.853|    53.04%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/01 20:38:46    376] |        |         |        |         |          |            |        |          |         | q6_reg_13_/D                                       |
[03/01 20:38:47    377] |  -0.288|   -0.288|-192.573| -204.368|    53.04%|   0:00:01.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:38:47    377] |        |         |        |         |          |            |        |          |         | q4_reg_18_/D                                       |
[03/01 20:38:47    377] |  -0.283|   -0.283|-186.108| -197.903|    53.05%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:38:47    377] |        |         |        |         |          |            |        |          |         | q3_reg_19_/D                                       |
[03/01 20:38:48    378] |  -0.277|   -0.277|-181.685| -193.480|    53.05%|   0:00:01.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:38:48    378] |        |         |        |         |          |            |        |          |         | q3_reg_19_/D                                       |
[03/01 20:38:48    378] |  -0.271|   -0.271|-176.804| -188.599|    53.05%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/01 20:38:48    378] |        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
[03/01 20:38:48    379] |  -0.271|   -0.271|-170.815| -182.610|    53.06%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/01 20:38:48    379] |        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
[03/01 20:38:49    379] |  -0.261|   -0.261|-169.233| -181.028|    53.07%|   0:00:01.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/01 20:38:49    379] |        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
[03/01 20:38:49    379] |  -0.253|   -0.253|-163.139| -174.934|    53.08%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/01 20:38:49    379] |        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
[03/01 20:38:50    380] |  -0.253|   -0.253|-159.703| -171.498|    53.09%|   0:00:01.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/01 20:38:50    380] |        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
[03/01 20:38:50    380] |  -0.249|   -0.249|-158.964| -170.759|    53.10%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/01 20:38:50    380] |        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
[03/01 20:38:50    381] |  -0.249|   -0.249|-154.452| -166.247|    53.11%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:38:50    381] |        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
[03/01 20:38:51    381] |  -0.249|   -0.249|-151.928| -163.723|    53.11%|   0:00:01.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:38:51    381] |        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
[03/01 20:38:51    381] |  -0.243|   -0.243|-151.408| -163.203|    53.12%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:38:51    381] |        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
[03/01 20:38:51    381] |  -0.243|   -0.243|-147.498| -159.293|    53.12%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:38:51    381] |        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
[03/01 20:38:51    381] |  -0.237|   -0.237|-146.956| -158.751|    53.13%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:38:51    381] |        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
[03/01 20:38:52    382] |  -0.237|   -0.237|-144.894| -156.689|    53.13%|   0:00:01.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:38:52    382] |        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
[03/01 20:38:52    382] |  -0.232|   -0.232|-144.284| -156.079|    53.14%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:38:52    382] |        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
[03/01 20:38:52    382] |  -0.228|   -0.228|-141.520| -153.316|    53.14%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:38:52    382] |        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
[03/01 20:38:52    383] |  -0.223|   -0.223|-138.883| -150.678|    53.15%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/01 20:38:52    383] |        |         |        |         |          |            |        |          |         | q6_reg_12_/D                                       |
[03/01 20:38:53    383] |  -0.223|   -0.223|-136.050| -147.845|    53.16%|   0:00:01.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:38:53    383] |        |         |        |         |          |            |        |          |         | q3_reg_19_/D                                       |
[03/01 20:38:53    383] |  -0.223|   -0.223|-136.044| -147.840|    53.16%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:38:53    383] |        |         |        |         |          |            |        |          |         | q3_reg_19_/D                                       |
[03/01 20:38:53    383] |  -0.222|   -0.222|-134.548| -146.343|    53.17%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:38:53    383] |        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
[03/01 20:38:53    383] |  -0.219|   -0.219|-133.606| -145.401|    53.17%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:38:53    383] |        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
[03/01 20:38:53    384] |  -0.215|   -0.215|-131.840| -143.635|    53.17%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:38:53    384] |        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
[03/01 20:38:54    384] |  -0.215|   -0.215|-128.054| -139.849|    53.18%|   0:00:01.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:38:54    384] |        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
[03/01 20:38:54    384] |  -0.206|   -0.206|-127.180| -138.975|    53.20%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:38:54    384] |        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
[03/01 20:38:55    385] |  -0.200|   -0.200|-124.410| -136.205|    53.20%|   0:00:01.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/01 20:38:55    385] |        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
[03/01 20:38:55    385] |  -0.200|   -0.200|-122.032| -133.827|    53.21%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/01 20:38:55    385] |        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
[03/01 20:38:56    386] |  -0.196|   -0.199|-119.072| -130.867|    53.24%|   0:00:01.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:38:56    386] |        |         |        |         |          |            |        |          |         | q7_reg_11_/D                                       |
[03/01 20:38:56    386] |  -0.194|   -0.199|-116.837| -128.632|    53.25%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:38:56    386] |        |         |        |         |          |            |        |          |         | q7_reg_11_/D                                       |
[03/01 20:38:56    387] |  -0.193|   -0.199|-113.301| -125.096|    53.25%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/01 20:38:56    387] |        |         |        |         |          |            |        |          |         | q4_reg_16_/D                                       |
[03/01 20:38:57    387] |  -0.193|   -0.199|-112.237| -124.032|    53.26%|   0:00:01.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/01 20:38:57    387] |        |         |        |         |          |            |        |          |         | q4_reg_16_/D                                       |
[03/01 20:38:57    387] |  -0.191|   -0.199|-110.197| -121.992|    53.28%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:38:57    387] |        |         |        |         |          |            |        |          |         | q7_reg_11_/D                                       |
[03/01 20:38:57    387] |  -0.191|   -0.199|-109.492| -121.287|    53.28%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:38:57    387] |        |         |        |         |          |            |        |          |         | q7_reg_11_/D                                       |
[03/01 20:38:57    388] |  -0.187|   -0.199|-108.715| -120.510|    53.29%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/01 20:38:57    388] |        |         |        |         |          |            |        |          |         | q7_reg_17_/D                                       |
[03/01 20:38:58    388] |  -0.187|   -0.199|-107.884| -119.679|    53.29%|   0:00:01.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/01 20:38:58    388] |        |         |        |         |          |            |        |          |         | q7_reg_17_/D                                       |
[03/01 20:38:58    388] |  -0.185|   -0.199|-107.177| -118.972|    53.31%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/01 20:38:58    388] |        |         |        |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/01 20:38:58    389] |  -0.185|   -0.199|-105.066| -116.861|    53.32%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/01 20:38:58    389] |        |         |        |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/01 20:38:58    389] |  -0.185|   -0.199|-104.837| -116.632|    53.32%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/01 20:38:58    389] |        |         |        |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/01 20:38:59    389] |  -0.184|   -0.199|-104.577| -116.372|    53.33%|   0:00:01.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/01 20:38:59    389] |        |         |        |         |          |            |        |          |         | q4_reg_16_/D                                       |
[03/01 20:38:59    389] |  -0.184|   -0.199|-104.523| -116.318|    53.33%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/01 20:38:59    389] |        |         |        |         |          |            |        |          |         | q4_reg_16_/D                                       |
[03/01 20:38:59    389] |  -0.176|   -0.199|-103.948| -115.743|    53.34%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/01 20:38:59    389] |        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
[03/01 20:38:59    390] |  -0.173|   -0.199|-101.998| -113.793|    53.35%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/01 20:38:59    390] |        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
[03/01 20:39:00    390] |  -0.170|   -0.199| -99.317| -111.112|    53.36%|   0:00:01.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:39:00    390] |        |         |        |         |          |            |        |          |         | q3_reg_19_/D                                       |
[03/01 20:39:00    391] |  -0.171|   -0.199| -97.918| -109.714|    53.37%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:39:00    391] |        |         |        |         |          |            |        |          |         | q3_reg_19_/D                                       |
[03/01 20:39:01    391] |  -0.168|   -0.199| -97.467| -109.262|    53.39%|   0:00:01.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:39:01    391] |        |         |        |         |          |            |        |          |         | q2_reg_11_/D                                       |
[03/01 20:39:01    391] |  -0.168|   -0.199| -96.707| -108.502|    53.40%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:39:01    391] |        |         |        |         |          |            |        |          |         | q2_reg_11_/D                                       |
[03/01 20:39:01    391] |  -0.168|   -0.199| -96.695| -108.490|    53.40%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:39:01    391] |        |         |        |         |          |            |        |          |         | q2_reg_11_/D                                       |
[03/01 20:39:01    391] |  -0.167|   -0.199| -95.641| -107.436|    53.41%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:39:01    391] |        |         |        |         |          |            |        |          |         | q4_reg_18_/D                                       |
[03/01 20:39:01    392] |  -0.167|   -0.199| -95.182| -106.977|    53.42%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:39:01    392] |        |         |        |         |          |            |        |          |         | q4_reg_18_/D                                       |
[03/01 20:39:02    392] |  -0.164|   -0.199| -94.982| -106.777|    53.41%|   0:00:01.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/01 20:39:02    392] |        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
[03/01 20:39:02    392] |  -0.164|   -0.199| -94.378| -106.173|    53.42%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/01 20:39:02    392] |        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
[03/01 20:39:02    392] |  -0.162|   -0.199| -92.725| -104.520|    53.42%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:39:02    392] |        |         |        |         |          |            |        |          |         | q4_reg_17_/D                                       |
[03/01 20:39:02    392] |  -0.162|   -0.199| -91.165| -102.960|    53.42%|   0:00:00.0| 1591.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:39:02    392] |        |         |        |         |          |            |        |          |         | q4_reg_17_/D                                       |
[03/01 20:39:02    392] |  -0.160|   -0.199| -90.836| -102.631|    53.43%|   0:00:00.0| 1581.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 20:39:02    392] |        |         |        |         |          |            |        |          |         | q7_reg_15_/D                                       |
[03/01 20:39:02    393] |  -0.160|   -0.199| -90.448| -102.243|    53.43%|   0:00:00.0| 1581.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 20:39:02    393] |        |         |        |         |          |            |        |          |         | q7_reg_15_/D                                       |
[03/01 20:39:03    393] |  -0.158|   -0.199| -89.358| -101.153|    53.43%|   0:00:01.0| 1583.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:39:03    393] |        |         |        |         |          |            |        |          |         | q4_reg_17_/D                                       |
[03/01 20:39:03    393] |  -0.158|   -0.199| -89.099| -100.894|    53.43%|   0:00:00.0| 1583.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:39:03    393] |        |         |        |         |          |            |        |          |         | q4_reg_17_/D                                       |
[03/01 20:39:03    393] |  -0.157|   -0.199| -88.696| -100.491|    53.44%|   0:00:00.0| 1583.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/01 20:39:03    393] |        |         |        |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/01 20:39:03    393] |  -0.157|   -0.199| -87.277|  -99.072|    53.44%|   0:00:00.0| 1583.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/01 20:39:03    393] |        |         |        |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/01 20:39:03    394] |  -0.156|   -0.199| -85.438|  -97.233|    53.46%|   0:00:00.0| 1583.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:39:03    394] |        |         |        |         |          |            |        |          |         | q4_reg_17_/D                                       |
[03/01 20:39:03    394] |  -0.156|   -0.199| -85.414|  -97.209|    53.46%|   0:00:00.0| 1583.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:39:03    394] |        |         |        |         |          |            |        |          |         | q4_reg_17_/D                                       |
[03/01 20:39:04    394] |  -0.156|   -0.199| -84.634|  -96.429|    53.46%|   0:00:01.0| 1583.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:39:04    394] |        |         |        |         |          |            |        |          |         | q4_reg_17_/D                                       |
[03/01 20:39:04    394] |  -0.156|   -0.199| -84.141|  -95.936|    53.46%|   0:00:00.0| 1583.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:39:04    394] |        |         |        |         |          |            |        |          |         | q4_reg_17_/D                                       |
[03/01 20:39:04    394] |  -0.156|   -0.199| -84.141|  -95.936|    53.46%|   0:00:00.0| 1583.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:39:04    394] |        |         |        |         |          |            |        |          |         | q4_reg_17_/D                                       |
[03/01 20:39:05    395] |  -0.156|   -0.199| -80.822|  -92.617|    53.48%|   0:00:01.0| 1584.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:39:05    395] |        |         |        |         |          |            |        |          |         | q2_reg_12_/D                                       |
[03/01 20:39:05    396] |  -0.156|   -0.199| -78.927|  -90.722|    53.50%|   0:00:00.0| 1585.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:39:05    396] |        |         |        |         |          |            |        |          |         | q2_reg_12_/D                                       |
[03/01 20:39:05    396] |  -0.156|   -0.199| -78.923|  -90.718|    53.50%|   0:00:00.0| 1585.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:39:05    396] |        |         |        |         |          |            |        |          |         | q2_reg_12_/D                                       |
[03/01 20:39:06    396] |  -0.156|   -0.199| -77.553|  -89.349|    53.50%|   0:00:01.0| 1585.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:39:06    396] |        |         |        |         |          |            |        |          |         | q2_reg_12_/D                                       |
[03/01 20:39:06    396] |  -0.156|   -0.199| -77.209|  -89.004|    53.51%|   0:00:00.0| 1585.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:39:06    396] |        |         |        |         |          |            |        |          |         | q2_reg_12_/D                                       |
[03/01 20:39:06    397] |  -0.156|   -0.199| -75.198|  -86.993|    53.51%|   0:00:00.0| 1585.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:39:06    397] |        |         |        |         |          |            |        |          |         | q5_reg_16_/D                                       |
[03/01 20:39:07    397] |  -0.156|   -0.199| -74.255|  -86.050|    53.53%|   0:00:01.0| 1585.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:39:07    397] |        |         |        |         |          |            |        |          |         | q5_reg_16_/D                                       |
[03/01 20:39:07    397] |  -0.156|   -0.199| -74.127|  -85.922|    53.53%|   0:00:00.0| 1585.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:39:07    397] |        |         |        |         |          |            |        |          |         | q5_reg_16_/D                                       |
[03/01 20:39:07    397] |  -0.156|   -0.199| -74.085|  -85.880|    53.53%|   0:00:00.0| 1585.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:39:07    397] |        |         |        |         |          |            |        |          |         | q5_reg_16_/D                                       |
[03/01 20:39:08    398] |  -0.156|   -0.199| -72.402|  -84.198|    53.55%|   0:00:01.0| 1585.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:39:08    398] |        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
[03/01 20:39:08    398] |  -0.156|   -0.199| -72.326|  -84.121|    53.55%|   0:00:00.0| 1585.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:39:08    398] |        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
[03/01 20:39:08    399] |  -0.156|   -0.199| -71.475|  -83.270|    53.57%|   0:00:00.0| 1585.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/01 20:39:08    399] |        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
[03/01 20:39:08    399] |  -0.156|   -0.199| -71.162|  -82.957|    53.57%|   0:00:00.0| 1585.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:39:08    399] |        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
[03/01 20:39:09    399] |  -0.156|   -0.199| -70.525|  -82.320|    53.58%|   0:00:01.0| 1585.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:39:09    399] |        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
[03/01 20:39:09    399] |  -0.156|   -0.199| -70.157|  -81.952|    53.58%|   0:00:00.0| 1585.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:39:09    399] |        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
[03/01 20:39:09    399] |  -0.156|   -0.199| -70.133|  -81.928|    53.58%|   0:00:00.0| 1585.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:39:09    399] |        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
[03/01 20:39:10    400] |  -0.156|   -0.199| -68.373|  -80.169|    53.61%|   0:00:01.0| 1586.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/01 20:39:10    400] |        |         |        |         |          |            |        |          |         | q1_reg_15_/D                                       |
[03/01 20:39:10    400] |  -0.156|   -0.199| -68.152|  -79.947|    53.61%|   0:00:00.0| 1586.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:39:10    400] |        |         |        |         |          |            |        |          |         | q2_reg_11_/D                                       |
[03/01 20:39:10    400] |  -0.156|   -0.199| -67.334|  -79.129|    53.62%|   0:00:00.0| 1586.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:39:10    400] |        |         |        |         |          |            |        |          |         | q2_reg_11_/D                                       |
[03/01 20:39:10    400] |  -0.156|   -0.199| -67.268|  -79.063|    53.62%|   0:00:00.0| 1586.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:39:10    400] |        |         |        |         |          |            |        |          |         | q2_reg_11_/D                                       |
[03/01 20:39:10    401] |  -0.156|   -0.199| -66.797|  -78.592|    53.62%|   0:00:00.0| 1586.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:39:10    401] |        |         |        |         |          |            |        |          |         | q2_reg_11_/D                                       |
[03/01 20:39:10    401] |  -0.156|   -0.199| -66.616|  -78.411|    53.62%|   0:00:00.0| 1586.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:39:10    401] |        |         |        |         |          |            |        |          |         | q2_reg_11_/D                                       |
[03/01 20:39:12    402] |  -0.156|   -0.199| -64.331|  -76.127|    53.65%|   0:00:02.0| 1586.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/01 20:39:12    402] |        |         |        |         |          |            |        |          |         | q3_reg_18_/D                                       |
[03/01 20:39:12    402] |  -0.156|   -0.199| -64.191|  -75.987|    53.65%|   0:00:00.0| 1586.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/01 20:39:12    402] |        |         |        |         |          |            |        |          |         | q3_reg_18_/D                                       |
[03/01 20:39:12    402] |  -0.156|   -0.199| -63.421|  -75.216|    53.67%|   0:00:00.0| 1586.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/01 20:39:12    402] |        |         |        |         |          |            |        |          |         | q7_reg_15_/D                                       |
[03/01 20:39:12    403] |  -0.156|   -0.199| -62.342|  -74.137|    53.68%|   0:00:00.0| 1586.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/01 20:39:12    403] |        |         |        |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/01 20:39:13    403] |  -0.156|   -0.199| -61.910|  -73.705|    53.68%|   0:00:01.0| 1586.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/01 20:39:13    403] |        |         |        |         |          |            |        |          |         | q0_reg_19_/D                                       |
[03/01 20:39:13    403] |  -0.156|   -0.199| -61.535|  -73.330|    53.68%|   0:00:00.0| 1586.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/01 20:39:13    403] |        |         |        |         |          |            |        |          |         | q0_reg_19_/D                                       |
[03/01 20:39:13    403] |  -0.156|   -0.199| -61.042|  -72.837|    53.68%|   0:00:00.0| 1586.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/01 20:39:13    403] |        |         |        |         |          |            |        |          |         | q7_reg_16_/D                                       |
[03/01 20:39:13    403] |  -0.156|   -0.199| -60.215|  -72.010|    53.69%|   0:00:00.0| 1586.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/01 20:39:13    403] |        |         |        |         |          |            |        |          |         | q7_reg_16_/D                                       |
[03/01 20:39:13    403] |  -0.156|   -0.199| -60.168|  -71.964|    53.69%|   0:00:00.0| 1586.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/01 20:39:13    403] |        |         |        |         |          |            |        |          |         | q7_reg_16_/D                                       |
[03/01 20:39:13    404] |  -0.156|   -0.199| -59.845|  -71.640|    53.70%|   0:00:00.0| 1586.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/01 20:39:13    404] |        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
[03/01 20:39:13    404] |  -0.156|   -0.199| -59.841|  -71.636|    53.70%|   0:00:00.0| 1586.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/01 20:39:13    404] |        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
[03/01 20:39:14    404] |  -0.156|   -0.199| -59.755|  -71.550|    53.70%|   0:00:01.0| 1586.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/01 20:39:14    404] |        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
[03/01 20:39:14    404] |  -0.156|   -0.199| -59.604|  -71.399|    53.71%|   0:00:00.0| 1586.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/01 20:39:14    404] |        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
[03/01 20:39:15    405] |  -0.156|   -0.199| -58.755|  -70.550|    53.73%|   0:00:01.0| 1586.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/01 20:39:15    405] |        |         |        |         |          |            |        |          |         | q2_reg_18_/D                                       |
[03/01 20:39:15    405] |  -0.156|   -0.199| -57.584|  -69.379|    53.75%|   0:00:00.0| 1586.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/01 20:39:15    405] |        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
[03/01 20:39:16    406] |  -0.156|   -0.199| -54.921|  -66.716|    53.78%|   0:00:01.0| 1587.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/01 20:39:16    406] |        |         |        |         |          |            |        |          |         | q2_reg_18_/D                                       |
[03/01 20:39:16    406] |  -0.156|   -0.199| -54.841|  -66.636|    53.78%|   0:00:00.0| 1587.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/01 20:39:16    406] |        |         |        |         |          |            |        |          |         | q6_reg_13_/D                                       |
[03/01 20:39:18    408] |  -0.156|   -0.199| -53.132|  -64.927|    53.81%|   0:00:02.0| 1588.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/01 20:39:18    408] |        |         |        |         |          |            |        |          |         | q4_reg_12_/D                                       |
[03/01 20:39:18    408] |  -0.156|   -0.199| -52.571|  -64.366|    53.81%|   0:00:00.0| 1588.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/01 20:39:18    408] |        |         |        |         |          |            |        |          |         | q4_reg_12_/D                                       |
[03/01 20:39:18    409] |  -0.156|   -0.199| -51.259|  -63.054|    53.82%|   0:00:00.0| 1588.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/01 20:39:18    409] |        |         |        |         |          |            |        |          |         | q4_reg_12_/D                                       |
[03/01 20:39:18    409] |  -0.156|   -0.199| -51.080|  -62.875|    53.82%|   0:00:00.0| 1588.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/01 20:39:18    409] |        |         |        |         |          |            |        |          |         | q4_reg_12_/D                                       |
[03/01 20:39:19    409] |  -0.156|   -0.199| -49.235|  -61.030|    53.87%|   0:00:01.0| 1588.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/01 20:39:19    409] |        |         |        |         |          |            |        |          |         | q2_reg_18_/D                                       |
[03/01 20:39:19    409] |  -0.156|   -0.199| -48.621|  -60.416|    53.88%|   0:00:00.0| 1588.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/01 20:39:19    409] |        |         |        |         |          |            |        |          |         | q3_reg_14_/D                                       |
[03/01 20:39:20    410] |  -0.156|   -0.199| -48.120|  -59.915|    53.90%|   0:00:01.0| 1588.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/01 20:39:20    410] |        |         |        |         |          |            |        |          |         | q3_reg_14_/D                                       |
[03/01 20:39:20    411] |  -0.156|   -0.199| -47.304|  -59.099|    53.94%|   0:00:00.0| 1588.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/01 20:39:20    411] |        |         |        |         |          |            |        |          |         | q3_reg_14_/D                                       |
[03/01 20:39:21    411] |  -0.156|   -0.199| -47.270|  -59.065|    53.94%|   0:00:01.0| 1588.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/01 20:39:21    411] |        |         |        |         |          |            |        |          |         | q3_reg_14_/D                                       |
[03/01 20:39:21    411] |  -0.156|   -0.199| -46.853|  -58.648|    53.95%|   0:00:00.0| 1588.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/01 20:39:21    411] |        |         |        |         |          |            |        |          |         | q3_reg_14_/D                                       |
[03/01 20:39:21    411] |  -0.156|   -0.199| -46.731|  -58.527|    53.95%|   0:00:00.0| 1588.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/01 20:39:21    411] |        |         |        |         |          |            |        |          |         | q3_reg_14_/D                                       |
[03/01 20:39:21    411] |  -0.156|   -0.199| -46.526|  -58.321|    53.97%|   0:00:00.0| 1588.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/01 20:39:21    411] |        |         |        |         |          |            |        |          |         | q3_reg_14_/D                                       |
[03/01 20:39:23    413] |  -0.156|   -0.199| -44.284|  -56.079|    54.03%|   0:00:02.0| 1589.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 20:39:23    413] |        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
[03/01 20:39:23    413] |  -0.156|   -0.199| -43.939|  -55.735|    54.03%|   0:00:00.0| 1589.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 20:39:23    413] |        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
[03/01 20:39:24    414] |  -0.156|   -0.199| -43.256|  -55.051|    54.03%|   0:00:01.0| 1589.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 20:39:24    414] |        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
[03/01 20:39:24    414] |  -0.156|   -0.199| -43.249|  -55.044|    54.03%|   0:00:00.0| 1589.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 20:39:24    414] |        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
[03/01 20:39:24    415] |  -0.156|   -0.199| -42.370|  -54.165|    54.10%|   0:00:00.0| 1589.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:39:24    415] |        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
[03/01 20:39:26    416] |  -0.156|   -0.199| -41.146|  -52.941|    54.15%|   0:00:02.0| 1590.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:39:26    416] |        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
[03/01 20:39:26    416] |  -0.156|   -0.199| -40.985|  -52.780|    54.15%|   0:00:00.0| 1590.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:39:26    416] |        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
[03/01 20:39:26    416] |  -0.156|   -0.199| -40.669|  -52.464|    54.15%|   0:00:00.0| 1590.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:39:26    416] |        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
[03/01 20:39:26    417] |  -0.156|   -0.199| -40.407|  -52.202|    54.15%|   0:00:00.0| 1590.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:39:26    417] |        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
[03/01 20:39:28    418] |  -0.156|   -0.199| -39.121|  -50.917|    54.19%|   0:00:02.0| 1590.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/01 20:39:28    418] |        |         |        |         |          |            |        |          |         | q3_reg_13_/D                                       |
[03/01 20:39:28    418] |  -0.156|   -0.199| -38.957|  -50.752|    54.19%|   0:00:00.0| 1590.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/01 20:39:28    418] |        |         |        |         |          |            |        |          |         | q3_reg_13_/D                                       |
[03/01 20:39:28    419] |  -0.156|   -0.199| -37.644|  -49.439|    54.23%|   0:00:00.0| 1590.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/01 20:39:28    419] |        |         |        |         |          |            |        |          |         | q3_reg_13_/D                                       |
[03/01 20:39:29    419] |  -0.156|   -0.199| -37.401|  -49.196|    54.24%|   0:00:01.0| 1590.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/01 20:39:29    419] |        |         |        |         |          |            |        |          |         | q3_reg_13_/D                                       |
[03/01 20:39:29    419] |  -0.156|   -0.199| -36.884|  -48.679|    54.25%|   0:00:00.0| 1591.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/01 20:39:29    419] |        |         |        |         |          |            |        |          |         | q3_reg_13_/D                                       |
[03/01 20:39:29    420] |  -0.156|   -0.199| -36.551|  -48.347|    54.27%|   0:00:00.0| 1591.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/01 20:39:29    420] |        |         |        |         |          |            |        |          |         | q3_reg_13_/D                                       |
[03/01 20:39:30    420] |  -0.156|   -0.199| -36.528|  -48.323|    54.27%|   0:00:01.0| 1591.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/01 20:39:30    420] |        |         |        |         |          |            |        |          |         | q3_reg_13_/D                                       |
[03/01 20:39:30    420] |  -0.156|   -0.199| -36.525|  -48.320|    54.28%|   0:00:00.0| 1591.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/01 20:39:30    420] |        |         |        |         |          |            |        |          |         | q3_reg_13_/D                                       |
[03/01 20:39:32    422] |  -0.156|   -0.199| -35.356|  -47.151|    54.32%|   0:00:02.0| 1591.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 20:39:32    422] |        |         |        |         |          |            |        |          |         | q4_reg_19_/D                                       |
[03/01 20:39:32    422] |  -0.156|   -0.199| -35.165|  -46.960|    54.32%|   0:00:00.0| 1591.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 20:39:32    422] |        |         |        |         |          |            |        |          |         | q4_reg_19_/D                                       |
[03/01 20:39:33    423] |  -0.156|   -0.199| -33.589|  -45.384|    54.41%|   0:00:01.0| 1592.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 20:39:33    423] |        |         |        |         |          |            |        |          |         | q4_reg_19_/D                                       |
[03/01 20:39:33    423] |  -0.156|   -0.199| -33.326|  -45.121|    54.42%|   0:00:00.0| 1592.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 20:39:33    423] |        |         |        |         |          |            |        |          |         | q4_reg_19_/D                                       |
[03/01 20:39:34    424] |  -0.156|   -0.199| -33.132|  -44.927|    54.42%|   0:00:01.0| 1592.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 20:39:34    424] |        |         |        |         |          |            |        |          |         | q4_reg_19_/D                                       |
[03/01 20:39:34    424] |  -0.156|   -0.199| -33.103|  -44.898|    54.42%|   0:00:00.0| 1592.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 20:39:34    424] |        |         |        |         |          |            |        |          |         | q4_reg_19_/D                                       |
[03/01 20:39:34    424] |  -0.156|   -0.199| -33.015|  -44.811|    54.44%|   0:00:00.0| 1592.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 20:39:34    424] |        |         |        |         |          |            |        |          |         | q4_reg_19_/D                                       |
[03/01 20:39:35    426] |  -0.156|   -0.199| -32.661|  -44.457|    54.46%|   0:00:01.0| 1593.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 20:39:35    426] |        |         |        |         |          |            |        |          |         | q3_reg_11_/D                                       |
[03/01 20:39:36    426] |  -0.156|   -0.199| -32.648|  -44.443|    54.46%|   0:00:01.0| 1593.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 20:39:36    426] |        |         |        |         |          |            |        |          |         | q3_reg_11_/D                                       |
[03/01 20:39:36    427] |  -0.156|   -0.199| -32.463|  -44.258|    54.51%|   0:00:00.0| 1593.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 20:39:36    427] |        |         |        |         |          |            |        |          |         | q3_reg_11_/D                                       |
[03/01 20:39:37    427] |  -0.156|   -0.199| -32.453|  -44.248|    54.52%|   0:00:01.0| 1593.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 20:39:37    427] |        |         |        |         |          |            |        |          |         | q3_reg_11_/D                                       |
[03/01 20:39:37    427] |  -0.156|   -0.199| -32.434|  -44.229|    54.52%|   0:00:00.0| 1593.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 20:39:37    427] |        |         |        |         |          |            |        |          |         | q3_reg_11_/D                                       |
[03/01 20:39:37    428] |  -0.156|   -0.199| -32.431|  -44.226|    54.52%|   0:00:00.0| 1593.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 20:39:37    428] |        |         |        |         |          |            |        |          |         | q3_reg_11_/D                                       |
[03/01 20:39:39    429] |  -0.156|   -0.199| -32.296|  -44.091|    54.55%|   0:00:02.0| 1594.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/01 20:39:39    429] |        |         |        |         |          |            |        |          |         | q3_reg_14_/D                                       |
[03/01 20:39:39    429] |  -0.156|   -0.199| -32.284|  -44.079|    54.55%|   0:00:00.0| 1594.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/01 20:39:39    429] |        |         |        |         |          |            |        |          |         | q3_reg_14_/D                                       |
[03/01 20:39:39    430] |  -0.156|   -0.199| -32.163|  -43.958|    54.57%|   0:00:00.0| 1594.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/01 20:39:39    430] |        |         |        |         |          |            |        |          |         | q3_reg_14_/D                                       |
[03/01 20:39:40    430] |  -0.156|   -0.199| -32.140|  -43.935|    54.57%|   0:00:01.0| 1594.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/01 20:39:40    430] |        |         |        |         |          |            |        |          |         | q3_reg_14_/D                                       |
[03/01 20:39:40    431] |  -0.156|   -0.199| -32.008|  -43.803|    54.58%|   0:00:00.0| 1594.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/01 20:39:40    431] |        |         |        |         |          |            |        |          |         | q3_reg_16_/D                                       |
[03/01 20:39:41    431] |  -0.156|   -0.199| -31.937|  -43.732|    54.59%|   0:00:01.0| 1594.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/01 20:39:41    431] |        |         |        |         |          |            |        |          |         | q3_reg_16_/D                                       |
[03/01 20:39:41    431] |  -0.156|   -0.199| -31.921|  -43.717|    54.61%|   0:00:00.0| 1594.4M|        NA|       NA| NA                                                 |
[03/01 20:39:41    431] |  -0.157|   -0.199| -31.922|  -43.717|    54.61%|   0:00:00.0| 1594.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:39:41    431] |        |         |        |         |          |            |        |          |         | q4_reg_17_/D                                       |
[03/01 20:39:41    431] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 20:39:41    431] 
[03/01 20:39:41    431] *** Finish Core Optimize Step (cpu=0:00:59.9 real=0:01:00.0 mem=1594.4M) ***
[03/01 20:39:41    431] 
[03/01 20:39:41    431] *** Finished Optimize Step Cumulative (cpu=0:00:59.9 real=0:01:00.0 mem=1594.4M) ***
[03/01 20:39:41    431] ** GigaOpt Optimizer WNS Slack -0.199 TNS Slack -43.717 Density 54.61
[03/01 20:39:41    431] Placement Snapshot: Density distribution:
[03/01 20:39:41    431] [1.00 -  +++]: 2 (0.33%)
[03/01 20:39:41    431] [0.95 - 1.00]: 2 (0.33%)
[03/01 20:39:41    431] [0.90 - 0.95]: 2 (0.33%)
[03/01 20:39:41    431] [0.85 - 0.90]: 4 (0.67%)
[03/01 20:39:41    431] [0.80 - 0.85]: 12 (2.00%)
[03/01 20:39:41    431] [0.75 - 0.80]: 12 (2.00%)
[03/01 20:39:41    431] [0.70 - 0.75]: 38 (6.33%)
[03/01 20:39:41    431] [0.65 - 0.70]: 42 (7.00%)
[03/01 20:39:41    431] [0.60 - 0.65]: 57 (9.50%)
[03/01 20:39:41    431] [0.55 - 0.60]: 65 (10.83%)
[03/01 20:39:41    431] [0.50 - 0.55]: 68 (11.33%)
[03/01 20:39:41    431] [0.45 - 0.50]: 64 (10.67%)
[03/01 20:39:41    431] [0.40 - 0.45]: 70 (11.67%)
[03/01 20:39:41    431] [0.35 - 0.40]: 45 (7.50%)
[03/01 20:39:41    431] [0.30 - 0.35]: 48 (8.00%)
[03/01 20:39:41    431] [0.25 - 0.30]: 36 (6.00%)
[03/01 20:39:41    431] [0.20 - 0.25]: 19 (3.17%)
[03/01 20:39:41    431] [0.15 - 0.20]: 6 (1.00%)
[03/01 20:39:41    431] [0.10 - 0.15]: 6 (1.00%)
[03/01 20:39:41    431] [0.05 - 0.10]: 1 (0.17%)
[03/01 20:39:41    431] [0.00 - 0.05]: 1 (0.17%)
[03/01 20:39:41    431] Begin: Area Reclaim Optimization
[03/01 20:39:41    432] Reclaim Optimization WNS Slack -0.199  TNS Slack -43.717 Density 54.61
[03/01 20:39:41    432] +----------+---------+--------+--------+------------+--------+
[03/01 20:39:41    432] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/01 20:39:41    432] +----------+---------+--------+--------+------------+--------+
[03/01 20:39:41    432] |    54.61%|        -|  -0.199| -43.717|   0:00:00.0| 1594.4M|
[03/01 20:39:43    433] |    54.43%|      157|  -0.199| -43.677|   0:00:02.0| 1594.4M|
[03/01 20:39:47    437] |    54.22%|      439|  -0.199| -43.433|   0:00:04.0| 1594.4M|
[03/01 20:39:47    437] |    54.20%|       62|  -0.199| -43.429|   0:00:00.0| 1594.4M|
[03/01 20:39:47    438] |    54.20%|        8|  -0.199| -43.429|   0:00:00.0| 1594.4M|
[03/01 20:39:47    438] |    54.20%|        0|  -0.199| -43.429|   0:00:00.0| 1594.4M|
[03/01 20:39:47    438] +----------+---------+--------+--------+------------+--------+
[03/01 20:39:47    438] Reclaim Optimization End WNS Slack -0.199  TNS Slack -43.429 Density 54.20
[03/01 20:39:47    438] 
[03/01 20:39:47    438] ** Summary: Restruct = 0 Buffer Deletion = 99 Declone = 74 Resize = 485 **
[03/01 20:39:47    438] --------------------------------------------------------------
[03/01 20:39:47    438] |                                   | Total     | Sequential |
[03/01 20:39:47    438] --------------------------------------------------------------
[03/01 20:39:47    438] | Num insts resized                 |     415  |       0    |
[03/01 20:39:47    438] | Num insts undone                  |      24  |       0    |
[03/01 20:39:47    438] | Num insts Downsized               |     415  |       0    |
[03/01 20:39:47    438] | Num insts Samesized               |       0  |       0    |
[03/01 20:39:47    438] | Num insts Upsized                 |       0  |       0    |
[03/01 20:39:47    438] | Num multiple commits+uncommits    |      70  |       -    |
[03/01 20:39:47    438] --------------------------------------------------------------
[03/01 20:39:47    438] ** Finished Core Area Reclaim Optimization (cpu = 0:00:06.3) (real = 0:00:06.0) **
[03/01 20:39:47    438] *** Finished Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=1594.43M, totSessionCpu=0:07:18).
[03/01 20:39:47    438] Placement Snapshot: Density distribution:
[03/01 20:39:47    438] [1.00 -  +++]: 2 (0.33%)
[03/01 20:39:47    438] [0.95 - 1.00]: 2 (0.33%)
[03/01 20:39:47    438] [0.90 - 0.95]: 2 (0.33%)
[03/01 20:39:47    438] [0.85 - 0.90]: 4 (0.67%)
[03/01 20:39:47    438] [0.80 - 0.85]: 12 (2.00%)
[03/01 20:39:47    438] [0.75 - 0.80]: 12 (2.00%)
[03/01 20:39:47    438] [0.70 - 0.75]: 38 (6.33%)
[03/01 20:39:47    438] [0.65 - 0.70]: 42 (7.00%)
[03/01 20:39:47    438] [0.60 - 0.65]: 60 (10.00%)
[03/01 20:39:47    438] [0.55 - 0.60]: 63 (10.50%)
[03/01 20:39:47    438] [0.50 - 0.55]: 68 (11.33%)
[03/01 20:39:47    438] [0.45 - 0.50]: 68 (11.33%)
[03/01 20:39:47    438] [0.40 - 0.45]: 73 (12.17%)
[03/01 20:39:47    438] [0.35 - 0.40]: 48 (8.00%)
[03/01 20:39:47    438] [0.30 - 0.35]: 45 (7.50%)
[03/01 20:39:47    438] [0.25 - 0.30]: 30 (5.00%)
[03/01 20:39:47    438] [0.20 - 0.25]: 19 (3.17%)
[03/01 20:39:47    438] [0.15 - 0.20]: 6 (1.00%)
[03/01 20:39:47    438] [0.10 - 0.15]: 5 (0.83%)
[03/01 20:39:47    438] [0.05 - 0.10]: 1 (0.17%)
[03/01 20:39:47    438] [0.00 - 0.05]: 0 (0.00%)
[03/01 20:39:47    438] ** GigaOpt Optimizer WNS Slack -0.199 TNS Slack -43.429 Density 54.20
[03/01 20:39:47    438] 
[03/01 20:39:47    438] *** Finish pre-CTS Setup Fixing (cpu=0:01:07 real=0:01:06 mem=1594.4M) ***
[03/01 20:39:47    438] 
[03/01 20:39:47    438] End: GigaOpt Optimization in TNS mode
[03/01 20:39:48    438] setup target slack: 0.1
[03/01 20:39:48    438] extra slack: 0.1
[03/01 20:39:48    438] std delay: 0.0142
[03/01 20:39:48    438] real setup target slack: 0.0142
[03/01 20:39:48    438] PhyDesignGrid: maxLocalDensity 0.98
[03/01 20:39:48    438] #spOpts: N=65 
[03/01 20:39:48    438] [NR-eagl] Detected a user setting of 'getNanoRouteMode -routeTopRoutingLayer 4' which was translated to 'setRouteMode -earlyGlobalMaxRouteLayer 4'.
[03/01 20:39:48    438] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/01 20:39:48    438] [NR-eagl] Started earlyGlobalRoute kernel
[03/01 20:39:48    438] [NR-eagl] Initial Peak syMemory usage = 1457.8 MB
[03/01 20:39:48    438] (I)       Reading DB...
[03/01 20:39:48    438] (I)       congestionReportName   : 
[03/01 20:39:48    438] (I)       buildTerm2TermWires    : 0
[03/01 20:39:48    438] (I)       doTrackAssignment      : 1
[03/01 20:39:48    438] (I)       dumpBookshelfFiles     : 0
[03/01 20:39:48    438] (I)       numThreads             : 1
[03/01 20:39:48    438] [NR-eagl] honorMsvRouteConstraint: false
[03/01 20:39:48    438] (I)       honorPin               : false
[03/01 20:39:48    438] (I)       honorPinGuide          : true
[03/01 20:39:48    438] (I)       honorPartition         : false
[03/01 20:39:48    438] (I)       allowPartitionCrossover: false
[03/01 20:39:48    438] (I)       honorSingleEntry       : true
[03/01 20:39:48    438] (I)       honorSingleEntryStrong : true
[03/01 20:39:48    438] (I)       handleViaSpacingRule   : false
[03/01 20:39:48    438] (I)       PDConstraint           : none
[03/01 20:39:48    438] (I)       expBetterNDRHandling   : false
[03/01 20:39:48    438] [NR-eagl] honorClockSpecNDR      : 0
[03/01 20:39:48    438] (I)       routingEffortLevel     : 3
[03/01 20:39:48    438] [NR-eagl] minRouteLayer          : 2
[03/01 20:39:48    438] [NR-eagl] maxRouteLayer          : 4
[03/01 20:39:48    438] (I)       numRowsPerGCell        : 1
[03/01 20:39:48    438] (I)       speedUpLargeDesign     : 0
[03/01 20:39:48    438] (I)       speedUpBlkViolationClean: 0
[03/01 20:39:48    438] (I)       multiThreadingTA       : 0
[03/01 20:39:48    438] (I)       blockedPinEscape       : 1
[03/01 20:39:48    438] (I)       blkAwareLayerSwitching : 0
[03/01 20:39:48    438] (I)       betterClockWireModeling: 1
[03/01 20:39:48    438] (I)       punchThroughDistance   : 500.00
[03/01 20:39:48    438] (I)       scenicBound            : 1.15
[03/01 20:39:48    438] (I)       maxScenicToAvoidBlk    : 100.00
[03/01 20:39:48    438] (I)       source-to-sink ratio   : 0.00
[03/01 20:39:48    438] (I)       targetCongestionRatioH : 1.00
[03/01 20:39:48    438] (I)       targetCongestionRatioV : 1.00
[03/01 20:39:48    438] (I)       layerCongestionRatio   : 0.70
[03/01 20:39:48    438] (I)       m1CongestionRatio      : 0.10
[03/01 20:39:48    438] (I)       m2m3CongestionRatio    : 0.70
[03/01 20:39:48    438] (I)       localRouteEffort       : 1.00
[03/01 20:39:48    438] (I)       numSitesBlockedByOneVia: 8.00
[03/01 20:39:48    438] (I)       supplyScaleFactorH     : 1.00
[03/01 20:39:48    438] (I)       supplyScaleFactorV     : 1.00
[03/01 20:39:48    438] (I)       highlight3DOverflowFactor: 0.00
[03/01 20:39:48    438] (I)       doubleCutViaModelingRatio: 0.00
[03/01 20:39:48    438] (I)       blockTrack             : 
[03/01 20:39:48    438] (I)       readTROption           : true
[03/01 20:39:48    438] (I)       extraSpacingBothSide   : false
[03/01 20:39:48    438] [NR-eagl] numTracksPerClockWire  : 0
[03/01 20:39:48    438] (I)       routeSelectedNetsOnly  : false
[03/01 20:39:48    438] (I)       before initializing RouteDB syMemory usage = 1478.5 MB
[03/01 20:39:48    438] (I)       starting read tracks
[03/01 20:39:48    438] (I)       build grid graph
[03/01 20:39:48    438] (I)       build grid graph start
[03/01 20:39:48    438] [NR-eagl] Layer1 has no routable track
[03/01 20:39:48    438] [NR-eagl] Layer2 has single uniform track structure
[03/01 20:39:48    438] [NR-eagl] Layer3 has single uniform track structure
[03/01 20:39:48    438] [NR-eagl] Layer4 has single uniform track structure
[03/01 20:39:48    438] (I)       build grid graph end
[03/01 20:39:48    438] (I)       Layer1   numNetMinLayer=25013
[03/01 20:39:48    438] (I)       Layer2   numNetMinLayer=0
[03/01 20:39:48    438] (I)       Layer3   numNetMinLayer=0
[03/01 20:39:48    438] (I)       Layer4   numNetMinLayer=0
[03/01 20:39:48    438] (I)       numViaLayers=3
[03/01 20:39:48    438] (I)       end build via table
[03/01 20:39:48    438] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=7992 numBumpBlks=0 numBoundaryFakeBlks=0
[03/01 20:39:48    438] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/01 20:39:48    438] (I)       readDataFromPlaceDB
[03/01 20:39:48    438] (I)       Read net information..
[03/01 20:39:48    438] [NR-eagl] Read numTotalNets=25013  numIgnoredNets=1
[03/01 20:39:48    438] (I)       Read testcase time = 0.020 seconds
[03/01 20:39:48    438] 
[03/01 20:39:48    438] (I)       totalPins=87018  totalGlobalPin=84117 (96.67%)
[03/01 20:39:48    438] (I)       Model blockage into capacity
[03/01 20:39:48    438] (I)       Read numBlocks=7992  numPreroutedWires=0  numCapScreens=0
[03/01 20:39:48    438] (I)       blocked area on Layer1 : 0  (0.00%)
[03/01 20:39:48    438] (I)       blocked area on Layer2 : 47308032000  (5.58%)
[03/01 20:39:48    438] (I)       blocked area on Layer3 : 15888400000  (1.87%)
[03/01 20:39:48    438] (I)       blocked area on Layer4 : 125936360000  (14.85%)
[03/01 20:39:48    438] (I)       Modeling time = 0.020 seconds
[03/01 20:39:48    438] 
[03/01 20:39:48    438] (I)       Number of ignored nets = 1
[03/01 20:39:48    438] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/01 20:39:48    438] (I)       Number of clock nets = 1.  Ignored: No
[03/01 20:39:48    438] (I)       Number of analog nets = 0.  Ignored: Yes
[03/01 20:39:48    438] (I)       Number of special nets = 0.  Ignored: Yes
[03/01 20:39:48    438] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/01 20:39:48    438] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/01 20:39:48    438] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/01 20:39:48    438] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/01 20:39:48    438] (I)       Number of two pin nets which has pins at the same location = 1.  Ignored: Yes
[03/01 20:39:48    438] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/01 20:39:48    438] (I)       Before initializing earlyGlobalRoute syMemory usage = 1482.5 MB
[03/01 20:39:48    438] (I)       Layer1  viaCost=300.00
[03/01 20:39:48    438] (I)       Layer2  viaCost=100.00
[03/01 20:39:48    438] (I)       Layer3  viaCost=100.00
[03/01 20:39:48    438] (I)       ---------------------Grid Graph Info--------------------
[03/01 20:39:48    438] (I)       routing area        :  (0, 0) - (923600, 918400)
[03/01 20:39:48    438] (I)       core area           :  (20000, 20000) - (903600, 898400)
[03/01 20:39:48    438] (I)       Site Width          :   400  (dbu)
[03/01 20:39:48    438] (I)       Row Height          :  3600  (dbu)
[03/01 20:39:48    438] (I)       GCell Width         :  3600  (dbu)
[03/01 20:39:48    438] (I)       GCell Height        :  3600  (dbu)
[03/01 20:39:48    438] (I)       grid                :   256   255     4
[03/01 20:39:48    438] (I)       vertical capacity   :     0  3600     0  3600
[03/01 20:39:48    438] (I)       horizontal capacity :     0     0  3600     0
[03/01 20:39:48    438] (I)       Default wire width  :   180   200   200   200
[03/01 20:39:48    438] (I)       Default wire space  :   180   200   200   200
[03/01 20:39:48    438] (I)       Default pitch size  :   360   400   400   400
[03/01 20:39:48    438] (I)       First Track Coord   :     0   200   400   200
[03/01 20:39:48    438] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00
[03/01 20:39:48    438] (I)       Total num of tracks :     0  2309  2295  2309
[03/01 20:39:48    438] (I)       Num of masks        :     1     1     1     1
[03/01 20:39:48    438] (I)       --------------------------------------------------------
[03/01 20:39:48    438] 
[03/01 20:39:48    438] [NR-eagl] ============ Routing rule table ============
[03/01 20:39:48    438] [NR-eagl] Rule id 0. Nets 25012 
[03/01 20:39:48    438] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/01 20:39:48    438] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[03/01 20:39:48    438] [NR-eagl] ========================================
[03/01 20:39:48    438] [NR-eagl] 
[03/01 20:39:48    438] (I)       After initializing earlyGlobalRoute syMemory usage = 1482.5 MB
[03/01 20:39:48    438] (I)       Loading and dumping file time : 0.21 seconds
[03/01 20:39:48    438] (I)       ============= Initialization =============
[03/01 20:39:48    439] (I)       total 2D Cap : 1623172 = (572477 H, 1050695 V)
[03/01 20:39:48    439] [NR-eagl] Layer group 1: route 25012 net(s) in layer range [2, 4]
[03/01 20:39:48    439] (I)       ============  Phase 1a Route ============
[03/01 20:39:48    439] (I)       Phase 1a runs 0.07 seconds
[03/01 20:39:48    439] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[03/01 20:39:48    439] (I)       Usage: 306336 = (133785 H, 172551 V) = (23.37% H, 16.42% V) = (2.408e+05um H, 3.106e+05um V)
[03/01 20:39:48    439] (I)       
[03/01 20:39:48    439] (I)       ============  Phase 1b Route ============
[03/01 20:39:48    439] (I)       Phase 1b runs 0.02 seconds
[03/01 20:39:48    439] (I)       Usage: 306442 = (133862 H, 172580 V) = (23.38% H, 16.43% V) = (2.410e+05um H, 3.106e+05um V)
[03/01 20:39:48    439] (I)       
[03/01 20:39:48    439] (I)       earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.37% V. EstWL: 5.515956e+05um
[03/01 20:39:48    439] (I)       ============  Phase 1c Route ============
[03/01 20:39:48    439] (I)       Level2 Grid: 52 x 51
[03/01 20:39:48    439] (I)       Phase 1c runs 0.01 seconds
[03/01 20:39:48    439] (I)       Usage: 306450 = (133870 H, 172580 V) = (23.38% H, 16.43% V) = (2.410e+05um H, 3.106e+05um V)
[03/01 20:39:48    439] (I)       
[03/01 20:39:48    439] (I)       ============  Phase 1d Route ============
[03/01 20:39:48    439] (I)       Phase 1d runs 0.01 seconds
[03/01 20:39:48    439] (I)       Usage: 306480 = (133893 H, 172587 V) = (23.39% H, 16.43% V) = (2.410e+05um H, 3.107e+05um V)
[03/01 20:39:48    439] (I)       
[03/01 20:39:48    439] (I)       ============  Phase 1e Route ============
[03/01 20:39:48    439] (I)       Phase 1e runs 0.01 seconds
[03/01 20:39:48    439] (I)       Usage: 306480 = (133893 H, 172587 V) = (23.39% H, 16.43% V) = (2.410e+05um H, 3.107e+05um V)
[03/01 20:39:48    439] (I)       
[03/01 20:39:48    439] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.34% V. EstWL: 5.516640e+05um
[03/01 20:39:48    439] [NR-eagl] 
[03/01 20:39:48    439] (I)       ============  Phase 1l Route ============
[03/01 20:39:48    439] (I)       dpBasedLA: time=0.04  totalOF=2068  totalVia=162557  totalWL=306477  total(Via+WL)=469034 
[03/01 20:39:48    439] (I)       Total Global Routing Runtime: 0.26 seconds
[03/01 20:39:48    439] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.04% H + 0.14% V
[03/01 20:39:48    439] [NR-eagl] Overflow after earlyGlobalRoute 0.05% H + 0.30% V
[03/01 20:39:48    439] (I)       
[03/01 20:39:48    439] [NR-eagl] End Peak syMemory usage = 1482.5 MB
[03/01 20:39:48    439] [NR-eagl] Early Global Router Kernel+IO runtime : 0.49 seconds
[03/01 20:39:48    439] Local HotSpot Analysis: normalized max congestion hotspot area = 0.89, normalized total congestion hotspot area = 4.00 (area is in unit of 4 std-cell row bins)
[03/01 20:39:48    439] Local HotSpot Analysis: normalized congestion hotspot area = 0.89/4.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/01 20:39:48    439] HotSpot [1] box (298.00 233.20 319.60 262.00)
[03/01 20:39:48    439] HotSpot [1] area 0.89
[03/01 20:39:48    439] HotSpot [2] box (434.80 370.00 451.80 384.40)
[03/01 20:39:48    439] HotSpot [2] area 0.89
[03/01 20:39:48    439] HotSpot [3] box (175.60 290.80 197.20 312.40)
[03/01 20:39:48    439] HotSpot [3] area 0.44
[03/01 20:39:48    439] HotSpot [4] box (427.60 319.60 451.80 348.40)
[03/01 20:39:48    439] HotSpot [4] area 0.89
[03/01 20:39:48    439] HotSpot [5] box (254.80 341.20 269.20 355.60)
[03/01 20:39:48    439] HotSpot [5] area 0.44
[03/01 20:39:48    439] Top 5 hotspots total area: 3.56
[03/01 20:39:48    439] 
[03/01 20:39:48    439] ** np local hotspot detection info verbose **
[03/01 20:39:48    439] level 0: max group area = 2.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/01 20:39:48    439] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/01 20:39:48    439] 
[03/01 20:39:48    439] #spOpts: N=65 
[03/01 20:39:49    439] Apply auto density screen in post-place stage.
[03/01 20:39:49    439] Auto density screen increases utilization from 0.542 to 0.542
[03/01 20:39:49    439] Auto density screen runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1482.5M
[03/01 20:39:49    439] *** Starting refinePlace (0:07:19 mem=1482.5M) ***
[03/01 20:39:49    439] Total net bbox length = 4.500e+05 (1.915e+05 2.585e+05) (ext = 2.407e+04)
[03/01 20:39:49    439] default core: bins with density >  0.75 =  9.6 % ( 60 / 625 )
[03/01 20:39:49    439] Density distribution unevenness ratio = 12.109%
[03/01 20:39:49    439] RPlace IncrNP: Rollback Lev = -5
[03/01 20:39:49    439] RPlace: Density =1.011111, incremental np is triggered.
[03/01 20:39:49    439] incr SKP is on..., with optDC mode
[03/01 20:39:49    439] tdgpInitIgnoreNetLoadFix on 
[03/01 20:39:51    441] Congestion driven padding in post-place stage.
[03/01 20:39:51    441] Congestion driven padding increases utilization from 0.804 to 0.806
[03/01 20:39:51    441] Congestion driven padding runtime: cpu = 0:00:00.2 real = 0:00:00.0 mem = 1489.1M
[03/01 20:40:29    479] default core: bins with density >  0.75 = 10.9 % ( 68 / 625 )
[03/01 20:40:29    479] Density distribution unevenness ratio = 12.316%
[03/01 20:40:29    479] RPlace postIncrNP: Density = 1.011111 -> 0.860000.
[03/01 20:40:29    479] RPlace postIncrNP Info: Density distribution changes:
[03/01 20:40:29    479] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/01 20:40:29    479] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/01 20:40:29    479] [1.00 - 1.05] :	 1 (0.16%) -> 0 (0.00%)
[03/01 20:40:29    479] [0.95 - 1.00] :	 0 (0.00%) -> 0 (0.00%)
[03/01 20:40:29    479] [0.90 - 0.95] :	 4 (0.64%) -> 0 (0.00%)
[03/01 20:40:29    479] [0.85 - 0.90] :	 8 (1.28%) -> 1 (0.16%)
[03/01 20:40:29    479] [0.80 - 0.85] :	 17 (2.72%) -> 21 (3.36%)
[03/01 20:40:29    479] [CPU] RefinePlace/IncrNP (cpu=0:00:40.3, real=0:00:40.0, mem=1574.0MB) @(0:07:19 - 0:08:00).
[03/01 20:40:29    479] Move report: incrNP moves 22529 insts, mean move: 8.54 um, max move: 89.60 um
[03/01 20:40:29    479] 	Max move on inst (core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_384_0): (365.60, 289.00) --> (368.80, 202.60)
[03/01 20:40:29    479] Move report: Timing Driven Placement moves 22529 insts, mean move: 8.54 um, max move: 89.60 um
[03/01 20:40:29    479] 	Max move on inst (core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_384_0): (365.60, 289.00) --> (368.80, 202.60)
[03/01 20:40:29    479] 	Runtime: CPU: 0:00:40.3 REAL: 0:00:40.0 MEM: 1574.0MB
[03/01 20:40:29    479] Starting refinePlace ...
[03/01 20:40:29    479] default core: bins with density >  0.75 = 10.9 % ( 68 / 625 )
[03/01 20:40:29    479] Density distribution unevenness ratio = 12.316%
[03/01 20:40:29    480]   Spread Effort: high, pre-route mode, useDDP on.
[03/01 20:40:29    480] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=1574.0MB) @(0:08:00 - 0:08:00).
[03/01 20:40:29    480] Move report: preRPlace moves 3623 insts, mean move: 0.47 um, max move: 3.60 um
[03/01 20:40:29    480] 	Max move on inst (core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U492): (114.40, 379.00) --> (116.20, 377.20)
[03/01 20:40:29    480] 	Length: 28 sites, height: 1 rows, site name: core, cell type: FA1D1
[03/01 20:40:29    480] wireLenOptFixPriorityInst 0 inst fixed
[03/01 20:40:29    480] Placement tweakage begins.
[03/01 20:40:29    480] wire length = 5.838e+05
[03/01 20:40:31    482] wire length = 5.560e+05
[03/01 20:40:31    482] Placement tweakage ends.
[03/01 20:40:31    482] Move report: tweak moves 1897 insts, mean move: 2.86 um, max move: 35.40 um
[03/01 20:40:31    482] 	Max move on inst (core_instance/psum_mem_instance/Q_reg_27_): (69.40, 11.80) --> (104.80, 11.80)
[03/01 20:40:31    482] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.1, real=0:00:02.0, mem=1574.0MB) @(0:08:00 - 0:08:02).
[03/01 20:40:31    482] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/01 20:40:31    482] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1574.0MB) @(0:08:02 - 0:08:02).
[03/01 20:40:31    482] Move report: Detail placement moves 4875 insts, mean move: 1.38 um, max move: 35.40 um
[03/01 20:40:31    482] 	Max move on inst (core_instance/psum_mem_instance/Q_reg_27_): (69.40, 11.80) --> (104.80, 11.80)
[03/01 20:40:31    482] 	Runtime: CPU: 0:00:02.8 REAL: 0:00:02.0 MEM: 1574.0MB
[03/01 20:40:31    482] Statistics of distance of Instance movement in refine placement:
[03/01 20:40:31    482]   maximum (X+Y) =        89.60 um
[03/01 20:40:31    482]   inst (core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_384_0) with max move: (365.6, 289) -> (368.8, 202.6)
[03/01 20:40:31    482]   mean    (X+Y) =         8.58 um
[03/01 20:40:31    482] Total instances flipped for WireLenOpt: 1417
[03/01 20:40:31    482] Total instances flipped, including legalization: 20
[03/01 20:40:31    482] Summary Report:
[03/01 20:40:31    482] Instances move: 22534 (out of 22602 movable)
[03/01 20:40:31    482] Mean displacement: 8.58 um
[03/01 20:40:31    482] Max displacement: 89.60 um (Instance: core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_384_0) (365.6, 289) -> (368.8, 202.6)
[03/01 20:40:31    482] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
[03/01 20:40:31    482] Total instances moved : 22534
[03/01 20:40:31    482] Total net bbox length = 4.383e+05 (1.842e+05 2.540e+05) (ext = 2.321e+04)
[03/01 20:40:31    482] Runtime: CPU: 0:00:43.1 REAL: 0:00:42.0 MEM: 1574.0MB
[03/01 20:40:31    482] [CPU] RefinePlace/total (cpu=0:00:43.1, real=0:00:42.0, mem=1574.0MB) @(0:07:19 - 0:08:02).
[03/01 20:40:31    482] *** Finished refinePlace (0:08:02 mem=1574.0M) ***
[03/01 20:40:31    482] #spOpts: N=65 
[03/01 20:40:31    482] default core: bins with density >  0.75 = 10.2 % ( 64 / 625 )
[03/01 20:40:31    482] Density distribution unevenness ratio = 12.305%
[03/01 20:40:32    482] Trial Route Overflow 0(H) 0(V)
[03/01 20:40:32    482] Starting congestion repair ...
[03/01 20:40:32    482] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[03/01 20:40:32    482] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/01 20:40:32    482] (I)       Reading DB...
[03/01 20:40:32    482] (I)       congestionReportName   : 
[03/01 20:40:32    482] (I)       buildTerm2TermWires    : 1
[03/01 20:40:32    482] (I)       doTrackAssignment      : 1
[03/01 20:40:32    482] (I)       dumpBookshelfFiles     : 0
[03/01 20:40:32    482] (I)       numThreads             : 1
[03/01 20:40:32    482] [NR-eagl] honorMsvRouteConstraint: false
[03/01 20:40:32    482] (I)       honorPin               : false
[03/01 20:40:32    482] (I)       honorPinGuide          : true
[03/01 20:40:32    482] (I)       honorPartition         : false
[03/01 20:40:32    482] (I)       allowPartitionCrossover: false
[03/01 20:40:32    482] (I)       honorSingleEntry       : true
[03/01 20:40:32    482] (I)       honorSingleEntryStrong : true
[03/01 20:40:32    482] (I)       handleViaSpacingRule   : false
[03/01 20:40:32    482] (I)       PDConstraint           : none
[03/01 20:40:32    482] (I)       expBetterNDRHandling   : false
[03/01 20:40:32    482] [NR-eagl] honorClockSpecNDR      : 0
[03/01 20:40:32    482] (I)       routingEffortLevel     : 3
[03/01 20:40:32    482] [NR-eagl] minRouteLayer          : 2
[03/01 20:40:32    482] [NR-eagl] maxRouteLayer          : 4
[03/01 20:40:32    482] (I)       numRowsPerGCell        : 1
[03/01 20:40:32    482] (I)       speedUpLargeDesign     : 0
[03/01 20:40:32    482] (I)       speedUpBlkViolationClean: 0
[03/01 20:40:32    482] (I)       multiThreadingTA       : 0
[03/01 20:40:32    482] (I)       blockedPinEscape       : 1
[03/01 20:40:32    482] (I)       blkAwareLayerSwitching : 0
[03/01 20:40:32    482] (I)       betterClockWireModeling: 1
[03/01 20:40:32    482] (I)       punchThroughDistance   : 500.00
[03/01 20:40:32    482] (I)       scenicBound            : 1.15
[03/01 20:40:32    482] (I)       maxScenicToAvoidBlk    : 100.00
[03/01 20:40:32    482] (I)       source-to-sink ratio   : 0.00
[03/01 20:40:32    482] (I)       targetCongestionRatioH : 1.00
[03/01 20:40:32    482] (I)       targetCongestionRatioV : 1.00
[03/01 20:40:32    482] (I)       layerCongestionRatio   : 0.70
[03/01 20:40:32    482] (I)       m1CongestionRatio      : 0.10
[03/01 20:40:32    482] (I)       m2m3CongestionRatio    : 0.70
[03/01 20:40:32    482] (I)       localRouteEffort       : 1.00
[03/01 20:40:32    482] (I)       numSitesBlockedByOneVia: 8.00
[03/01 20:40:32    482] (I)       supplyScaleFactorH     : 1.00
[03/01 20:40:32    482] (I)       supplyScaleFactorV     : 1.00
[03/01 20:40:32    482] (I)       highlight3DOverflowFactor: 0.00
[03/01 20:40:32    482] (I)       doubleCutViaModelingRatio: 0.00
[03/01 20:40:32    482] (I)       blockTrack             : 
[03/01 20:40:32    482] (I)       readTROption           : true
[03/01 20:40:32    482] (I)       extraSpacingBothSide   : false
[03/01 20:40:32    482] [NR-eagl] numTracksPerClockWire  : 0
[03/01 20:40:32    482] (I)       routeSelectedNetsOnly  : false
[03/01 20:40:32    482] (I)       before initializing RouteDB syMemory usage = 1574.0 MB
[03/01 20:40:32    482] (I)       starting read tracks
[03/01 20:40:32    482] (I)       build grid graph
[03/01 20:40:32    482] (I)       build grid graph start
[03/01 20:40:32    482] [NR-eagl] Layer1 has no routable track
[03/01 20:40:32    482] [NR-eagl] Layer2 has single uniform track structure
[03/01 20:40:32    482] [NR-eagl] Layer3 has single uniform track structure
[03/01 20:40:32    482] [NR-eagl] Layer4 has single uniform track structure
[03/01 20:40:32    482] (I)       build grid graph end
[03/01 20:40:32    482] (I)       Layer1   numNetMinLayer=25013
[03/01 20:40:32    482] (I)       Layer2   numNetMinLayer=0
[03/01 20:40:32    482] (I)       Layer3   numNetMinLayer=0
[03/01 20:40:32    482] (I)       Layer4   numNetMinLayer=0
[03/01 20:40:32    482] (I)       numViaLayers=3
[03/01 20:40:32    482] (I)       end build via table
[03/01 20:40:32    482] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=7992 numBumpBlks=0 numBoundaryFakeBlks=0
[03/01 20:40:32    482] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/01 20:40:32    482] (I)       readDataFromPlaceDB
[03/01 20:40:32    482] (I)       Read net information..
[03/01 20:40:32    482] [NR-eagl] Read numTotalNets=25013  numIgnoredNets=0
[03/01 20:40:32    482] (I)       Read testcase time = 0.000 seconds
[03/01 20:40:32    482] 
[03/01 20:40:32    482] (I)       totalPins=87020  totalGlobalPin=85643 (98.42%)
[03/01 20:40:32    482] (I)       Model blockage into capacity
[03/01 20:40:32    482] (I)       Read numBlocks=7992  numPreroutedWires=0  numCapScreens=0
[03/01 20:40:32    482] (I)       blocked area on Layer1 : 0  (0.00%)
[03/01 20:40:32    482] (I)       blocked area on Layer2 : 47308032000  (5.58%)
[03/01 20:40:32    482] (I)       blocked area on Layer3 : 15888400000  (1.87%)
[03/01 20:40:32    482] (I)       blocked area on Layer4 : 125936360000  (14.85%)
[03/01 20:40:32    482] (I)       Modeling time = 0.020 seconds
[03/01 20:40:32    482] 
[03/01 20:40:32    482] (I)       Number of ignored nets = 0
[03/01 20:40:32    482] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/01 20:40:32    482] (I)       Number of clock nets = 1.  Ignored: No
[03/01 20:40:32    482] (I)       Number of analog nets = 0.  Ignored: Yes
[03/01 20:40:32    482] (I)       Number of special nets = 0.  Ignored: Yes
[03/01 20:40:32    482] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/01 20:40:32    482] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/01 20:40:32    482] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/01 20:40:32    482] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/01 20:40:32    482] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/01 20:40:32    482] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/01 20:40:32    482] (I)       Before initializing earlyGlobalRoute syMemory usage = 1574.0 MB
[03/01 20:40:32    482] (I)       Layer1  viaCost=300.00
[03/01 20:40:32    482] (I)       Layer2  viaCost=100.00
[03/01 20:40:32    482] (I)       Layer3  viaCost=100.00
[03/01 20:40:32    482] (I)       ---------------------Grid Graph Info--------------------
[03/01 20:40:32    482] (I)       routing area        :  (0, 0) - (923600, 918400)
[03/01 20:40:32    482] (I)       core area           :  (20000, 20000) - (903600, 898400)
[03/01 20:40:32    482] (I)       Site Width          :   400  (dbu)
[03/01 20:40:32    482] (I)       Row Height          :  3600  (dbu)
[03/01 20:40:32    482] (I)       GCell Width         :  3600  (dbu)
[03/01 20:40:32    482] (I)       GCell Height        :  3600  (dbu)
[03/01 20:40:32    482] (I)       grid                :   256   255     4
[03/01 20:40:32    482] (I)       vertical capacity   :     0  3600     0  3600
[03/01 20:40:32    482] (I)       horizontal capacity :     0     0  3600     0
[03/01 20:40:32    482] (I)       Default wire width  :   180   200   200   200
[03/01 20:40:32    482] (I)       Default wire space  :   180   200   200   200
[03/01 20:40:32    482] (I)       Default pitch size  :   360   400   400   400
[03/01 20:40:32    482] (I)       First Track Coord   :     0   200   400   200
[03/01 20:40:32    482] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00
[03/01 20:40:32    482] (I)       Total num of tracks :     0  2309  2295  2309
[03/01 20:40:32    482] (I)       Num of masks        :     1     1     1     1
[03/01 20:40:32    482] (I)       --------------------------------------------------------
[03/01 20:40:32    482] 
[03/01 20:40:32    482] [NR-eagl] ============ Routing rule table ============
[03/01 20:40:32    482] [NR-eagl] Rule id 0. Nets 25013 
[03/01 20:40:32    482] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/01 20:40:32    482] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[03/01 20:40:32    482] [NR-eagl] ========================================
[03/01 20:40:32    482] [NR-eagl] 
[03/01 20:40:32    482] (I)       After initializing earlyGlobalRoute syMemory usage = 1574.0 MB
[03/01 20:40:32    482] (I)       Loading and dumping file time : 0.16 seconds
[03/01 20:40:32    482] (I)       ============= Initialization =============
[03/01 20:40:32    482] (I)       total 2D Cap : 1623172 = (572477 H, 1050695 V)
[03/01 20:40:32    482] [NR-eagl] Layer group 1: route 25013 net(s) in layer range [2, 4]
[03/01 20:40:32    482] (I)       ============  Phase 1a Route ============
[03/01 20:40:32    482] (I)       Phase 1a runs 0.08 seconds
[03/01 20:40:32    482] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=1
[03/01 20:40:32    482] (I)       Usage: 299364 = (129740 H, 169624 V) = (22.66% H, 16.14% V) = (2.335e+05um H, 3.053e+05um V)
[03/01 20:40:32    482] (I)       
[03/01 20:40:32    482] (I)       ============  Phase 1b Route ============
[03/01 20:40:32    482] (I)       Phase 1b runs 0.02 seconds
[03/01 20:40:32    482] (I)       Usage: 299455 = (129805 H, 169650 V) = (22.67% H, 16.15% V) = (2.336e+05um H, 3.054e+05um V)
[03/01 20:40:32    482] (I)       
[03/01 20:40:32    482] (I)       earlyGlobalRoute overflow of layer group 1: 0.04% H + 0.11% V. EstWL: 5.390190e+05um
[03/01 20:40:32    482] (I)       ============  Phase 1c Route ============
[03/01 20:40:32    482] (I)       Level2 Grid: 52 x 51
[03/01 20:40:32    482] (I)       Phase 1c runs 0.01 seconds
[03/01 20:40:32    482] (I)       Usage: 299455 = (129805 H, 169650 V) = (22.67% H, 16.15% V) = (2.336e+05um H, 3.054e+05um V)
[03/01 20:40:32    482] (I)       
[03/01 20:40:32    482] (I)       ============  Phase 1d Route ============
[03/01 20:40:32    482] (I)       Phase 1d runs 0.01 seconds
[03/01 20:40:32    482] (I)       Usage: 299498 = (129828 H, 169670 V) = (22.68% H, 16.15% V) = (2.337e+05um H, 3.054e+05um V)
[03/01 20:40:32    482] (I)       
[03/01 20:40:32    482] (I)       ============  Phase 1e Route ============
[03/01 20:40:32    482] (I)       Phase 1e runs 0.00 seconds
[03/01 20:40:32    482] (I)       Usage: 299498 = (129828 H, 169670 V) = (22.68% H, 16.15% V) = (2.337e+05um H, 3.054e+05um V)
[03/01 20:40:32    482] (I)       
[03/01 20:40:32    482] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.06% V. EstWL: 5.390964e+05um
[03/01 20:40:32    482] [NR-eagl] 
[03/01 20:40:32    482] (I)       ============  Phase 1l Route ============
[03/01 20:40:32    483] (I)       dpBasedLA: time=0.05  totalOF=1207  totalVia=163572  totalWL=299476  total(Via+WL)=463048 
[03/01 20:40:32    483] (I)       Total Global Routing Runtime: 0.27 seconds
[03/01 20:40:32    483] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.04% V
[03/01 20:40:32    483] [NR-eagl] Overflow after earlyGlobalRoute 0.02% H + 0.04% V
[03/01 20:40:32    483] (I)       
[03/01 20:40:32    483] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/01 20:40:32    483] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/01 20:40:32    483] 
[03/01 20:40:32    483] ** np local hotspot detection info verbose **
[03/01 20:40:32    483] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/01 20:40:32    483] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/01 20:40:32    483] 
[03/01 20:40:32    483] describeCongestion: hCong = 0.00 vCong = 0.00
[03/01 20:40:32    483] Skipped repairing congestion.
[03/01 20:40:32    483] (I)       ============= track Assignment ============
[03/01 20:40:32    483] (I)       extract Global 3D Wires
[03/01 20:40:32    483] (I)       Extract Global WL : time=0.01
[03/01 20:40:32    483] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/01 20:40:32    483] (I)       Initialization real time=0.01 seconds
[03/01 20:40:32    483] (I)       Kernel real time=0.30 seconds
[03/01 20:40:32    483] (I)       End Greedy Track Assignment
[03/01 20:40:32    483] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 86779
[03/01 20:40:32    483] [NR-eagl] Layer2(M2)(V) length: 2.249400e+05um, number of vias: 126533
[03/01 20:40:32    483] [NR-eagl] Layer3(M3)(H) length: 2.393051e+05um, number of vias: 5139
[03/01 20:40:32    483] [NR-eagl] Layer4(M4)(V) length: 8.837457e+04um, number of vias: 0
[03/01 20:40:32    483] [NR-eagl] Total length: 5.526197e+05um, number of vias: 218451
[03/01 20:40:33    483] End of congRepair (cpu=0:00:01.1, real=0:00:01.0)
[03/01 20:40:33    483] Start to check current routing status for nets...
[03/01 20:40:33    483] Using hname+ instead name for net compare
[03/01 20:40:33    483] All nets are already routed correctly.
[03/01 20:40:33    483] End to check current routing status for nets (mem=1433.5M)
[03/01 20:40:33    483] Extraction called for design 'fullchip' of instances=22602 and nets=25138 using extraction engine 'preRoute' .
[03/01 20:40:33    483] PreRoute RC Extraction called for design fullchip.
[03/01 20:40:33    483] RC Extraction called in multi-corner(2) mode.
[03/01 20:40:33    483] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/01 20:40:33    483] RCMode: PreRoute
[03/01 20:40:33    483]       RC Corner Indexes            0       1   
[03/01 20:40:33    483] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/01 20:40:33    483] Resistance Scaling Factor    : 1.00000 1.00000 
[03/01 20:40:33    483] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/01 20:40:33    483] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/01 20:40:33    483] Shrink Factor                : 1.00000
[03/01 20:40:33    483] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/01 20:40:33    483] Using capacitance table file ...
[03/01 20:40:33    483] Updating RC grid for preRoute extraction ...
[03/01 20:40:33    483] Initializing multi-corner capacitance tables ... 
[03/01 20:40:33    483] Initializing multi-corner resistance tables ...
[03/01 20:40:33    484] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1433.496M)
[03/01 20:40:34    484] Compute RC Scale Done ...
[03/01 20:40:34    484] **optDesign ... cpu = 0:05:23, real = 0:05:23, mem = 1427.0M, totSessionCpu=0:08:05 **
[03/01 20:40:34    485] Include MVT Delays for Hold Opt
[03/01 20:40:34    485] #################################################################################
[03/01 20:40:34    485] # Design Stage: PreRoute
[03/01 20:40:34    485] # Design Name: fullchip
[03/01 20:40:34    485] # Design Mode: 65nm
[03/01 20:40:34    485] # Analysis Mode: MMMC Non-OCV 
[03/01 20:40:34    485] # Parasitics Mode: No SPEF/RCDB
[03/01 20:40:34    485] # Signoff Settings: SI Off 
[03/01 20:40:34    485] #################################################################################
[03/01 20:40:35    485] AAE_INFO: 1 threads acquired from CTE.
[03/01 20:40:35    485] Calculate delays in BcWc mode...
[03/01 20:40:35    485] Topological Sorting (CPU = 0:00:00.1, MEM = 1428.2M, InitMEM = 1424.7M)
[03/01 20:40:38    489] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/01 20:40:38    489] End delay calculation. (MEM=1501.89 CPU=0:00:03.0 REAL=0:00:03.0)
[03/01 20:40:38    489] *** CDM Built up (cpu=0:00:04.0  real=0:00:04.0  mem= 1501.9M) ***
[03/01 20:40:39    489] Leakage Power Opt: re-selecting buf/inv list 
[03/01 20:40:39    489] Summary for sequential cells idenfication: 
[03/01 20:40:39    489] Identified SBFF number: 199
[03/01 20:40:39    489] Identified MBFF number: 0
[03/01 20:40:39    489] Not identified SBFF number: 0
[03/01 20:40:39    489] Not identified MBFF number: 0
[03/01 20:40:39    489] Number of sequential cells which are not FFs: 104
[03/01 20:40:39    489] 
[03/01 20:40:39    489] **INFO: Num dontuse cells 97, Num usable cells 844
[03/01 20:40:39    489] optDesignOneStep: Leakage Power Flow
[03/01 20:40:39    489] **INFO: Num dontuse cells 97, Num usable cells 844
[03/01 20:40:39    489] Begin: GigaOpt DRV Optimization
[03/01 20:40:39    489] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.98, optModeMaxLocDen=0.98)
[03/01 20:40:39    490] Info: 1 clock net  excluded from IPO operation.
[03/01 20:40:39    490] Summary for sequential cells idenfication: 
[03/01 20:40:39    490] Identified SBFF number: 199
[03/01 20:40:39    490] Identified MBFF number: 0
[03/01 20:40:39    490] Not identified SBFF number: 0
[03/01 20:40:39    490] Not identified MBFF number: 0
[03/01 20:40:39    490] Number of sequential cells which are not FFs: 104
[03/01 20:40:39    490] 
[03/01 20:40:39    490] PhyDesignGrid: maxLocalDensity 3.00
[03/01 20:40:39    490] #spOpts: N=65 
[03/01 20:40:39    490] Core basic site is core
[03/01 20:40:39    490] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/01 20:40:43    493] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/01 20:40:43    493] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/01 20:40:43    493] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/01 20:40:43    493] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/01 20:40:43    493] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/01 20:40:43    493] DEBUG: @coeDRVCandCache::init.
[03/01 20:40:43    493] Info: violation cost 694.566162 (cap = 6.019332, tran = 682.546753, len = 0.000000, fanout load = 0.000000, fanout count = 6.000000, glitch 0.000000)
[03/01 20:40:43    493] |    28   |   859   |    23   |     23  |     0   |     0   |     0   |     0   | -0.25 |          0|          0|          0|  54.20  |            |           |
[03/01 20:40:44    495] Info: violation cost 1.495943 (cap = 0.000000, tran = 1.495943, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/01 20:40:44    495] |     1   |    73   |     0   |      0  |     0   |     0   |     0   |     0   | -0.32 |         17|          0|         31|  54.22  |   0:00:01.0|    1597.3M|
[03/01 20:40:44    495] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/01 20:40:44    495] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.32 |          0|          0|          1|  54.22  |   0:00:00.0|    1597.3M|
[03/01 20:40:44    495] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/01 20:40:44    495] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.32 |          0|          0|          0|  54.22  |   0:00:00.0|    1597.3M|
[03/01 20:40:44    495] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/01 20:40:44    495] 
[03/01 20:40:44    495] *** Finish DRV Fixing (cpu=0:00:02.1 real=0:00:02.0 mem=1597.3M) ***
[03/01 20:40:44    495] 
[03/01 20:40:45    495] *** Starting refinePlace (0:08:16 mem=1629.3M) ***
[03/01 20:40:45    495] Total net bbox length = 4.406e+05 (1.852e+05 2.553e+05) (ext = 2.264e+04)
[03/01 20:40:45    495] default core: bins with density >  0.75 = 10.2 % ( 64 / 625 )
[03/01 20:40:45    495] Density distribution unevenness ratio = 12.281%
[03/01 20:40:45    495] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1629.3MB) @(0:08:16 - 0:08:16).
[03/01 20:40:45    495] Starting refinePlace ...
[03/01 20:40:45    495] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/01 20:40:45    495] default core: bins with density >  0.75 = 10.2 % ( 64 / 625 )
[03/01 20:40:45    495] Density distribution unevenness ratio = 12.281%
[03/01 20:40:45    495]   Spread Effort: high, pre-route mode, useDDP on.
[03/01 20:40:45    495] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1629.3MB) @(0:08:16 - 0:08:16).
[03/01 20:40:45    495] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/01 20:40:45    495] wireLenOptFixPriorityInst 0 inst fixed
[03/01 20:40:45    496] Move report: legalization moves 13 insts, mean move: 1.25 um, max move: 2.60 um
[03/01 20:40:45    496] 	Max move on inst (FE_OFC1428_out_40_): (135.00, 100.00) --> (135.80, 98.20)
[03/01 20:40:45    496] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1629.3MB) @(0:08:16 - 0:08:16).
[03/01 20:40:45    496] Move report: Detail placement moves 13 insts, mean move: 1.25 um, max move: 2.60 um
[03/01 20:40:45    496] 	Max move on inst (FE_OFC1428_out_40_): (135.00, 100.00) --> (135.80, 98.20)
[03/01 20:40:45    496] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1629.3MB
[03/01 20:40:45    496] Statistics of distance of Instance movement in refine placement:
[03/01 20:40:45    496]   maximum (X+Y) =         2.60 um
[03/01 20:40:45    496]   inst (FE_OFC1428_out_40_) with max move: (135, 100) -> (135.8, 98.2)
[03/01 20:40:45    496]   mean    (X+Y) =         1.25 um
[03/01 20:40:45    496] Summary Report:
[03/01 20:40:45    496] Instances move: 13 (out of 22619 movable)
[03/01 20:40:45    496] Mean displacement: 1.25 um
[03/01 20:40:45    496] Max displacement: 2.60 um (Instance: FE_OFC1428_out_40_) (135, 100) -> (135.8, 98.2)
[03/01 20:40:45    496] 	Length: 4 sites, height: 1 rows, site name: core, cell type: BUFFD1
[03/01 20:40:45    496] Total instances moved : 13
[03/01 20:40:45    496] Total net bbox length = 4.406e+05 (1.852e+05 2.553e+05) (ext = 2.264e+04)
[03/01 20:40:45    496] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1629.3MB
[03/01 20:40:45    496] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1629.3MB) @(0:08:16 - 0:08:16).
[03/01 20:40:45    496] *** Finished refinePlace (0:08:16 mem=1629.3M) ***
[03/01 20:40:45    496] Finished re-routing un-routed nets (0:00:00.0 1629.3M)
[03/01 20:40:45    496] 
[03/01 20:40:45    496] 
[03/01 20:40:45    496] Density : 0.5422
[03/01 20:40:45    496] Max route overflow : 0.0004
[03/01 20:40:45    496] 
[03/01 20:40:45    496] 
[03/01 20:40:45    496] *** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=1629.3M) ***
[03/01 20:40:45    496] DEBUG: @coeDRVCandCache::cleanup.
[03/01 20:40:45    496] End: GigaOpt DRV Optimization
[03/01 20:40:45    496] GigaOpt DRV: restore maxLocalDensity to 0.98
[03/01 20:40:45    496] Leakage Power Opt: resetting the buf/inv selection
[03/01 20:40:45    496] ** Profile ** Start :  cpu=0:00:00.0, mem=1452.7M
[03/01 20:40:45    496] ** Profile ** Other data :  cpu=0:00:00.1, mem=1452.7M
[03/01 20:40:45    496] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1462.7M
[03/01 20:40:46    496] ** Profile ** DRVs :  cpu=0:00:00.3, mem=1462.7M
[03/01 20:40:46    496] 
------------------------------------------------------------
     Summary (cpu=0.11min real=0.10min mem=1452.7M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.318  | -0.215  | -0.318  |
|           TNS (ns):|-100.418 | -68.882 | -31.536 |
|    Violating Paths:|   942   |   759   |   183   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.216%
Routing Overflow: 0.02% H and 0.04% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1462.7M
[03/01 20:40:46    496] **optDesign ... cpu = 0:05:35, real = 0:05:35, mem = 1452.7M, totSessionCpu=0:08:17 **
[03/01 20:40:46    496] *** Timing NOT met, worst failing slack is -0.319
[03/01 20:40:46    496] *** Check timing (0:00:00.0)
[03/01 20:40:46    496] **INFO: Num dontuse cells 97, Num usable cells 844
[03/01 20:40:46    496] optDesignOneStep: Leakage Power Flow
[03/01 20:40:46    496] **INFO: Num dontuse cells 97, Num usable cells 844
[03/01 20:40:46    496] Begin: GigaOpt Optimization in WNS mode
[03/01 20:40:46    497] Info: 1 clock net  excluded from IPO operation.
[03/01 20:40:46    497] PhyDesignGrid: maxLocalDensity 1.00
[03/01 20:40:46    497] #spOpts: N=65 
[03/01 20:40:49    500] *info: 1 clock net excluded
[03/01 20:40:49    500] *info: 2 special nets excluded.
[03/01 20:40:49    500] *info: 123 no-driver nets excluded.
[03/01 20:40:50    501] ** GigaOpt Optimizer WNS Slack -0.319 TNS Slack -100.417 Density 54.22
[03/01 20:40:50    501] Optimizer WNS Pass 0
[03/01 20:40:50    501] Active Path Group: reg2reg  
[03/01 20:40:50    501] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 20:40:50    501] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/01 20:40:50    501] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 20:40:50    501] |  -0.215|   -0.319| -68.881| -100.417|    54.22%|   0:00:00.0| 1586.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:40:50    501] |        |         |        |         |          |            |        |          |         | q4_reg_17_/D                                       |
[03/01 20:40:50    501] |  -0.179|   -0.319| -64.398|  -95.934|    54.22%|   0:00:00.0| 1590.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:40:50    501] |        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
[03/01 20:40:50    501] |  -0.169|   -0.319| -63.391|  -94.927|    54.22%|   0:00:00.0| 1590.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/01 20:40:50    501] |        |         |        |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/01 20:40:50    501] |  -0.160|   -0.319| -61.916|  -93.452|    54.22%|   0:00:00.0| 1590.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:40:50    501] |        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
[03/01 20:40:51    501] |  -0.153|   -0.319| -60.882|  -92.418|    54.22%|   0:00:01.0| 1590.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/01 20:40:51    501] |        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
[03/01 20:40:51    502] |  -0.144|   -0.319| -58.712|  -90.249|    54.22%|   0:00:00.0| 1590.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:40:51    502] |        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
[03/01 20:40:51    502] |  -0.140|   -0.319| -55.161|  -86.698|    54.22%|   0:00:00.0| 1590.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:40:51    502] |        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
[03/01 20:40:51    502] |  -0.131|   -0.319| -54.206|  -85.743|    54.22%|   0:00:00.0| 1590.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/01 20:40:51    502] |        |         |        |         |          |            |        |          |         | q0_reg_17_/D                                       |
[03/01 20:40:52    503] |  -0.123|   -0.319| -51.665|  -83.201|    54.23%|   0:00:01.0| 1591.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:40:52    503] |        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
[03/01 20:40:52    503] |  -0.122|   -0.319| -50.133|  -81.669|    54.23%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:40:52    503] |        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
[03/01 20:40:52    503] |  -0.114|   -0.319| -49.221|  -80.757|    54.23%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 20:40:52    503] |        |         |        |         |          |            |        |          |         | q3_reg_16_/D                                       |
[03/01 20:40:53    503] |  -0.107|   -0.319| -46.210|  -77.746|    54.23%|   0:00:01.0| 1591.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/01 20:40:53    503] |        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
[03/01 20:40:53    504] |  -0.100|   -0.319| -42.191|  -73.727|    54.24%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/01 20:40:53    504] |        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
[03/01 20:40:53    504] |  -0.092|   -0.319| -37.439|  -68.975|    54.24%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/01 20:40:53    504] |        |         |        |         |          |            |        |          |         | q6_reg_19_/D                                       |
[03/01 20:40:53    504] |  -0.084|   -0.319| -34.438|  -65.975|    54.25%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 20:40:53    504] |        |         |        |         |          |            |        |          |         | q3_reg_16_/D                                       |
[03/01 20:40:54    505] |  -0.078|   -0.319| -32.024|  -63.561|    54.26%|   0:00:01.0| 1591.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/01 20:40:54    505] |        |         |        |         |          |            |        |          |         | q0_reg_19_/D                                       |
[03/01 20:40:54    505] |  -0.072|   -0.319| -28.879|  -60.415|    54.28%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/01 20:40:54    505] |        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
[03/01 20:40:55    506] |  -0.068|   -0.319| -24.288|  -55.824|    54.28%|   0:00:01.0| 1591.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:40:55    506] |        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
[03/01 20:40:55    506] |  -0.068|   -0.319| -22.814|  -54.351|    54.29%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:40:55    506] |        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
[03/01 20:40:56    506] |  -0.061|   -0.319| -22.274|  -53.811|    54.29%|   0:00:01.0| 1591.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:40:56    506] |        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
[03/01 20:40:56    507] |  -0.059|   -0.319| -18.894|  -50.431|    54.30%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:40:56    507] |        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
[03/01 20:40:57    507] |  -0.053|   -0.319| -16.988|  -48.524|    54.31%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:40:57    507] |        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
[03/01 20:40:57    508] |  -0.052|   -0.319| -15.050|  -46.586|    54.32%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:40:57    508] |        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
[03/01 20:40:57    508] |  -0.052|   -0.319| -14.868|  -46.404|    54.33%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:40:57    508] |        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
[03/01 20:40:57    508] |  -0.046|   -0.319| -14.270|  -45.806|    54.33%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:40:57    508] |        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
[03/01 20:40:58    509] |  -0.044|   -0.319| -11.724|  -43.260|    54.35%|   0:00:01.0| 1591.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 20:40:58    509] |        |         |        |         |          |            |        |          |         | q3_reg_15_/D                                       |
[03/01 20:40:58    509] |  -0.038|   -0.319| -10.392|  -41.929|    54.35%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/01 20:40:58    509] |        |         |        |         |          |            |        |          |         | q3_reg_18_/D                                       |
[03/01 20:40:59    510] |  -0.038|   -0.319|  -8.561|  -40.097|    54.37%|   0:00:01.0| 1591.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/01 20:40:59    510] |        |         |        |         |          |            |        |          |         | q3_reg_18_/D                                       |
[03/01 20:40:59    510] |  -0.038|   -0.319|  -8.133|  -39.670|    54.38%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/01 20:40:59    510] |        |         |        |         |          |            |        |          |         | q3_reg_18_/D                                       |
[03/01 20:40:59    510] |  -0.034|   -0.319|  -7.922|  -39.459|    54.38%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/01 20:40:59    510] |        |         |        |         |          |            |        |          |         | q3_reg_18_/D                                       |
[03/01 20:41:00    510] |  -0.034|   -0.319|  -6.665|  -38.201|    54.39%|   0:00:01.0| 1591.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/01 20:41:00    510] |        |         |        |         |          |            |        |          |         | q3_reg_18_/D                                       |
[03/01 20:41:00    510] |  -0.026|   -0.319|  -6.352|  -37.888|    54.40%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/01 20:41:00    510] |        |         |        |         |          |            |        |          |         | q4_reg_16_/D                                       |
[03/01 20:41:01    511] |  -0.026|   -0.319|  -4.510|  -36.046|    54.42%|   0:00:01.0| 1591.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/01 20:41:01    511] |        |         |        |         |          |            |        |          |         | q1_reg_15_/D                                       |
[03/01 20:41:01    512] |  -0.025|   -0.319|  -3.451|  -34.987|    54.43%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:41:01    512] |        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
[03/01 20:41:01    512] |  -0.025|   -0.319|  -3.231|  -34.768|    54.43%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:41:01    512] |        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
[03/01 20:41:01    512] |  -0.017|   -0.319|  -2.563|  -34.099|    54.45%|   0:00:00.0| 1592.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/01 20:41:01    512] |        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
[03/01 20:41:02    513] |  -0.017|   -0.319|  -1.800|  -33.337|    54.48%|   0:00:01.0| 1592.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/01 20:41:02    513] |        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
[03/01 20:41:03    513] |  -0.015|   -0.319|  -1.384|  -32.920|    54.48%|   0:00:01.0| 1592.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/01 20:41:03    513] |        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
[03/01 20:41:03    514] |  -0.015|   -0.319|  -1.114|  -32.650|    54.49%|   0:00:00.0| 1592.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/01 20:41:03    514] |        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
[03/01 20:41:03    514] |  -0.014|   -0.319|  -0.747|  -32.283|    54.50%|   0:00:00.0| 1593.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/01 20:41:03    514] |        |         |        |         |          |            |        |          |         | q0_reg_19_/D                                       |
[03/01 20:41:04    514] |  -0.014|   -0.319|  -0.623|  -32.160|    54.51%|   0:00:01.0| 1593.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/01 20:41:04    514] |        |         |        |         |          |            |        |          |         | q0_reg_19_/D                                       |
[03/01 20:41:04    514] |  -0.014|   -0.319|  -0.620|  -32.156|    54.51%|   0:00:00.0| 1593.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/01 20:41:04    514] |        |         |        |         |          |            |        |          |         | q0_reg_19_/D                                       |
[03/01 20:41:04    515] |  -0.007|   -0.319|  -0.432|  -31.969|    54.51%|   0:00:00.0| 1593.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/01 20:41:04    515] |        |         |        |         |          |            |        |          |         | q0_reg_19_/D                                       |
[03/01 20:41:05    516] |  -0.008|   -0.319|  -0.246|  -31.782|    54.53%|   0:00:01.0| 1593.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/01 20:41:05    516] |        |         |        |         |          |            |        |          |         | q4_reg_16_/D                                       |
[03/01 20:41:05    516] |  -0.007|   -0.319|  -0.096|  -31.632|    54.54%|   0:00:00.0| 1593.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/01 20:41:05    516] |        |         |        |         |          |            |        |          |         | q0_reg_19_/D                                       |
[03/01 20:41:05    516] |  -0.003|   -0.319|  -0.025|  -31.561|    54.54%|   0:00:00.0| 1593.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:41:05    516] |        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
[03/01 20:41:06    517] |  -0.001|   -0.319|  -0.004|  -31.540|    54.57%|   0:00:01.0| 1593.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/01 20:41:06    517] |        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
[03/01 20:41:07    518] |   0.001|   -0.319|   0.000|  -31.536|    54.59%|   0:00:01.0| 1593.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/01 20:41:07    518] |        |         |        |         |          |            |        |          |         | q0_reg_19_/D                                       |
[03/01 20:41:07    518] |   0.007|   -0.319|   0.000|  -31.536|    54.61%|   0:00:00.0| 1593.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:41:07    518] |        |         |        |         |          |            |        |          |         | q0_reg_17_/D                                       |
[03/01 20:41:09    520] |   0.008|   -0.319|   0.000|  -31.536|    54.65%|   0:00:02.0| 1597.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:41:09    520] |        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
[03/01 20:41:10    521] |   0.010|   -0.319|   0.000|  -31.536|    54.66%|   0:00:01.0| 1597.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:41:10    521] |        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
[03/01 20:41:11    521] |   0.010|   -0.319|   0.000|  -31.536|    54.68%|   0:00:01.0| 1597.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:41:11    521] |        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
[03/01 20:41:11    522] |   0.012|   -0.319|   0.000|  -31.536|    54.69%|   0:00:00.0| 1602.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:41:11    522] |        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
[03/01 20:41:12    523] |   0.019|   -0.319|   0.000|  -31.536|    54.71%|   0:00:01.0| 1602.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/01 20:41:12    523] |        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
[03/01 20:41:12    523] |   0.019|   -0.319|   0.000|  -31.536|    54.71%|   0:00:00.0| 1602.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/01 20:41:12    523] |        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
[03/01 20:41:12    523] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 20:41:12    523] 
[03/01 20:41:12    523] *** Finish Core Optimize Step (cpu=0:00:22.3 real=0:00:22.0 mem=1602.0M) ***
[03/01 20:41:12    523] Active Path Group: default 
[03/01 20:41:12    523] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 20:41:12    523] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/01 20:41:12    523] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 20:41:12    523] |  -0.319|   -0.319| -31.536|  -31.536|    54.71%|   0:00:00.0| 1602.0M|   WC_VIEW|  default| core_instance/psum_mem_instance/memory4_reg_58_/D  |
[03/01 20:41:12    523] |  -0.210|   -0.210| -26.388|  -26.388|    54.71%|   0:00:00.0| 1621.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/memory2_reg_56_/D  |
[03/01 20:41:12    523] |  -0.194|   -0.194| -18.910|  -18.910|    54.71%|   0:00:00.0| 1621.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/memory7_reg_56_/D  |
[03/01 20:41:13    523] |  -0.097|   -0.097|  -9.511|   -9.511|    54.71%|   0:00:01.0| 1621.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/memory4_reg_58_/D  |
[03/01 20:41:13    523] |  -0.076|   -0.076|  -6.255|   -6.255|    54.72%|   0:00:00.0| 1621.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/memory7_reg_56_/D  |
[03/01 20:41:13    523] |  -0.045|   -0.045|  -1.141|   -1.141|    54.72%|   0:00:00.0| 1621.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/memory2_reg_56_/D  |
[03/01 20:41:13    523] |  -0.010|   -0.010|  -0.010|   -0.010|    54.72%|   0:00:00.0| 1621.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_110_/D       |
[03/01 20:41:13    523] |   0.019|    0.019|   0.000|    0.000|    54.72%|   0:00:00.0| 1621.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_110_/D       |
[03/01 20:41:13    523] |   0.019|    0.019|   0.000|    0.000|    54.72%|   0:00:00.0| 1621.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_110_/D       |
[03/01 20:41:13    523] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 20:41:13    523] 
[03/01 20:41:13    523] *** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:01.0 mem=1621.1M) ***
[03/01 20:41:13    523] 
[03/01 20:41:13    523] *** Finished Optimize Step Cumulative (cpu=0:00:22.9 real=0:00:23.0 mem=1621.1M) ***
[03/01 20:41:13    523] ** GigaOpt Optimizer WNS Slack 0.019 TNS Slack 0.000 Density 54.72
[03/01 20:41:13    523] Placement Snapshot: Density distribution:
[03/01 20:41:13    523] [1.00 -  +++]: 2 (0.33%)
[03/01 20:41:13    523] [0.95 - 1.00]: 1 (0.17%)
[03/01 20:41:13    523] [0.90 - 0.95]: 2 (0.33%)
[03/01 20:41:13    523] [0.85 - 0.90]: 8 (1.33%)
[03/01 20:41:13    523] [0.80 - 0.85]: 15 (2.50%)
[03/01 20:41:13    523] [0.75 - 0.80]: 18 (3.00%)
[03/01 20:41:13    523] [0.70 - 0.75]: 27 (4.50%)
[03/01 20:41:13    523] [0.65 - 0.70]: 43 (7.17%)
[03/01 20:41:13    523] [0.60 - 0.65]: 58 (9.67%)
[03/01 20:41:13    523] [0.55 - 0.60]: 49 (8.17%)
[03/01 20:41:13    523] [0.50 - 0.55]: 70 (11.67%)
[03/01 20:41:13    523] [0.45 - 0.50]: 74 (12.33%)
[03/01 20:41:13    523] [0.40 - 0.45]: 64 (10.67%)
[03/01 20:41:13    523] [0.35 - 0.40]: 46 (7.67%)
[03/01 20:41:13    523] [0.30 - 0.35]: 45 (7.50%)
[03/01 20:41:13    523] [0.25 - 0.30]: 54 (9.00%)
[03/01 20:41:13    523] [0.20 - 0.25]: 21 (3.50%)
[03/01 20:41:13    523] [0.15 - 0.20]: 3 (0.50%)
[03/01 20:41:13    523] [0.10 - 0.15]: 0 (0.00%)
[03/01 20:41:13    523] [0.05 - 0.10]: 0 (0.00%)
[03/01 20:41:13    523] [0.00 - 0.05]: 0 (0.00%)
[03/01 20:41:13    523] Begin: Area Reclaim Optimization
[03/01 20:41:13    524] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 54.72
[03/01 20:41:13    524] +----------+---------+--------+--------+------------+--------+
[03/01 20:41:13    524] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/01 20:41:13    524] +----------+---------+--------+--------+------------+--------+
[03/01 20:41:13    524] |    54.72%|        -|   0.000|   0.000|   0:00:00.0| 1621.1M|
[03/01 20:41:15    526] |    54.50%|      197|  -0.008|  -0.040|   0:00:02.0| 1621.1M|
[03/01 20:41:21    532] |    53.95%|      796|  -0.008|  -0.040|   0:00:06.0| 1621.1M|
[03/01 20:41:22    532] |    53.93%|       52|  -0.008|  -0.040|   0:00:01.0| 1621.1M|
[03/01 20:41:22    532] |    53.93%|        1|  -0.008|  -0.040|   0:00:00.0| 1621.1M|
[03/01 20:41:22    532] |    53.93%|        0|  -0.008|  -0.040|   0:00:00.0| 1621.1M|
[03/01 20:41:22    532] +----------+---------+--------+--------+------------+--------+
[03/01 20:41:22    532] Reclaim Optimization End WNS Slack -0.008  TNS Slack -0.040 Density 53.93
[03/01 20:41:22    532] 
[03/01 20:41:22    532] ** Summary: Restruct = 0 Buffer Deletion = 129 Declone = 74 Resize = 848 **
[03/01 20:41:22    532] --------------------------------------------------------------
[03/01 20:41:22    532] |                                   | Total     | Sequential |
[03/01 20:41:22    532] --------------------------------------------------------------
[03/01 20:41:22    532] | Num insts resized                 |     795  |      15    |
[03/01 20:41:22    532] | Num insts undone                  |       1  |       0    |
[03/01 20:41:22    532] | Num insts Downsized               |     795  |      15    |
[03/01 20:41:22    532] | Num insts Samesized               |       0  |       0    |
[03/01 20:41:22    532] | Num insts Upsized                 |       0  |       0    |
[03/01 20:41:22    532] | Num multiple commits+uncommits    |      53  |       -    |
[03/01 20:41:22    532] --------------------------------------------------------------
[03/01 20:41:22    532] ** Finished Core Area Reclaim Optimization (cpu = 0:00:08.8) (real = 0:00:09.0) **
[03/01 20:41:22    532] *** Finished Area Reclaim Optimization (cpu=0:00:09, real=0:00:09, mem=1601.98M, totSessionCpu=0:08:53).
[03/01 20:41:22    532] Placement Snapshot: Density distribution:
[03/01 20:41:22    532] [1.00 -  +++]: 2 (0.33%)
[03/01 20:41:22    532] [0.95 - 1.00]: 1 (0.17%)
[03/01 20:41:22    532] [0.90 - 0.95]: 2 (0.33%)
[03/01 20:41:22    532] [0.85 - 0.90]: 8 (1.33%)
[03/01 20:41:22    532] [0.80 - 0.85]: 15 (2.50%)
[03/01 20:41:22    532] [0.75 - 0.80]: 19 (3.17%)
[03/01 20:41:22    532] [0.70 - 0.75]: 26 (4.33%)
[03/01 20:41:22    532] [0.65 - 0.70]: 45 (7.50%)
[03/01 20:41:22    532] [0.60 - 0.65]: 57 (9.50%)
[03/01 20:41:22    532] [0.55 - 0.60]: 52 (8.67%)
[03/01 20:41:22    532] [0.50 - 0.55]: 73 (12.17%)
[03/01 20:41:22    532] [0.45 - 0.50]: 78 (13.00%)
[03/01 20:41:22    532] [0.40 - 0.45]: 59 (9.83%)
[03/01 20:41:22    532] [0.35 - 0.40]: 59 (9.83%)
[03/01 20:41:22    532] [0.30 - 0.35]: 48 (8.00%)
[03/01 20:41:22    532] [0.25 - 0.30]: 42 (7.00%)
[03/01 20:41:22    532] [0.20 - 0.25]: 14 (2.33%)
[03/01 20:41:22    532] [0.15 - 0.20]: 0 (0.00%)
[03/01 20:41:22    532] [0.10 - 0.15]: 0 (0.00%)
[03/01 20:41:22    532] [0.05 - 0.10]: 0 (0.00%)
[03/01 20:41:22    532] [0.00 - 0.05]: 0 (0.00%)
[03/01 20:41:22    532] *** Starting refinePlace (0:08:53 mem=1618.0M) ***
[03/01 20:41:22    532] Total net bbox length = 4.410e+05 (1.858e+05 2.552e+05) (ext = 2.353e+04)
[03/01 20:41:22    532] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/01 20:41:22    532] default core: bins with density >  0.75 = 8.64 % ( 54 / 625 )
[03/01 20:41:22    532] Density distribution unevenness ratio = 12.142%
[03/01 20:41:22    532] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1618.0MB) @(0:08:53 - 0:08:53).
[03/01 20:41:22    532] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/01 20:41:22    532] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1618.0MB
[03/01 20:41:22    532] Starting refinePlace ...
[03/01 20:41:22    532] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/01 20:41:22    533] default core: bins with density >  0.75 = 8.64 % ( 54 / 625 )
[03/01 20:41:22    533] Density distribution unevenness ratio = 12.142%
[03/01 20:41:22    533]   Spread Effort: high, pre-route mode, useDDP on.
[03/01 20:41:22    533] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=1620.0MB) @(0:08:53 - 0:08:53).
[03/01 20:41:22    533] Move report: preRPlace moves 699 insts, mean move: 0.44 um, max move: 4.00 um
[03/01 20:41:22    533] 	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_1353_0): (369.00, 334.00) --> (371.20, 335.80)
[03/01 20:41:22    533] 	Length: 7 sites, height: 1 rows, site name: core, cell type: ND2D2
[03/01 20:41:22    533] wireLenOptFixPriorityInst 0 inst fixed
[03/01 20:41:22    533] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/01 20:41:22    533] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1620.0MB) @(0:08:53 - 0:08:54).
[03/01 20:41:22    533] Move report: Detail placement moves 699 insts, mean move: 0.44 um, max move: 4.00 um
[03/01 20:41:22    533] 	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_1353_0): (369.00, 334.00) --> (371.20, 335.80)
[03/01 20:41:22    533] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1620.0MB
[03/01 20:41:22    533] Statistics of distance of Instance movement in refine placement:
[03/01 20:41:22    533]   maximum (X+Y) =         4.00 um
[03/01 20:41:22    533]   inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_1353_0) with max move: (369, 334) -> (371.2, 335.8)
[03/01 20:41:22    533]   mean    (X+Y) =         0.44 um
[03/01 20:41:22    533] Summary Report:
[03/01 20:41:22    533] Instances move: 699 (out of 22434 movable)
[03/01 20:41:22    533] Mean displacement: 0.44 um
[03/01 20:41:22    533] Max displacement: 4.00 um (Instance: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_1353_0) (369, 334) -> (371.2, 335.8)
[03/01 20:41:22    533] 	Length: 7 sites, height: 1 rows, site name: core, cell type: ND2D2
[03/01 20:41:22    533] Total instances moved : 699
[03/01 20:41:22    533] Total net bbox length = 4.410e+05 (1.859e+05 2.552e+05) (ext = 2.353e+04)
[03/01 20:41:22    533] Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 1620.0MB
[03/01 20:41:22    533] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:00.0, mem=1620.0MB) @(0:08:53 - 0:08:54).
[03/01 20:41:22    533] *** Finished refinePlace (0:08:54 mem=1620.0M) ***
[03/01 20:41:23    533] Finished re-routing un-routed nets (0:00:00.0 1620.0M)
[03/01 20:41:23    533] 
[03/01 20:41:23    533] 
[03/01 20:41:23    533] Density : 0.5393
[03/01 20:41:23    533] Max route overflow : 0.0004
[03/01 20:41:23    533] 
[03/01 20:41:23    533] 
[03/01 20:41:23    533] *** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=1620.0M) ***
[03/01 20:41:23    534] ** GigaOpt Optimizer WNS Slack -0.008 TNS Slack -0.040 Density 53.93
[03/01 20:41:23    534] Skipped Place ECO bump recovery (WNS opt)
[03/01 20:41:23    534] Optimizer WNS Pass 1
[03/01 20:41:23    534] Active Path Group: reg2reg  
[03/01 20:41:23    534] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 20:41:23    534] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/01 20:41:23    534] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 20:41:23    534] |  -0.008|   -0.008|  -0.040|   -0.040|    53.93%|   0:00:00.0| 1620.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 20:41:23    534] |        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
[03/01 20:41:26    537] |   0.003|    0.003|   0.000|    0.000|    53.96%|   0:00:03.0| 1620.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/01 20:41:26    537] |        |         |        |         |          |            |        |          |         | q2_reg_19_/D                                       |
[03/01 20:41:29    540] |   0.005|    0.005|   0.000|    0.000|    53.98%|   0:00:03.0| 1620.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/01 20:41:29    540] |        |         |        |         |          |            |        |          |         | q2_reg_19_/D                                       |
[03/01 20:41:30    541] |   0.006|    0.006|   0.000|    0.000|    53.98%|   0:00:01.0| 1620.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 20:41:30    541] |        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
[03/01 20:41:30    541] |   0.013|    0.013|   0.000|    0.000|    53.98%|   0:00:00.0| 1620.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 20:41:30    541] |        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
[03/01 20:41:38    549] |   0.013|    0.013|   0.000|    0.000|    54.01%|   0:00:08.0| 1627.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/01 20:41:38    549] |        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
[03/01 20:41:40    551] |   0.015|    0.015|   0.000|    0.000|    54.03%|   0:00:02.0| 1627.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/01 20:41:40    551] |        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
[03/01 20:41:40    551] |   0.015|    0.015|   0.000|    0.000|    54.03%|   0:00:00.0| 1627.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/01 20:41:40    551] |        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
[03/01 20:41:40    551] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 20:41:40    551] 
[03/01 20:41:40    551] *** Finish Core Optimize Step (cpu=0:00:17.1 real=0:00:17.0 mem=1627.2M) ***
[03/01 20:41:40    551] 
[03/01 20:41:40    551] *** Finished Optimize Step Cumulative (cpu=0:00:17.1 real=0:00:17.0 mem=1627.2M) ***
[03/01 20:41:40    551] ** GigaOpt Optimizer WNS Slack 0.015 TNS Slack 0.000 Density 54.03
[03/01 20:41:40    551] *** Starting refinePlace (0:09:11 mem=1627.2M) ***
[03/01 20:41:40    551] Total net bbox length = 4.414e+05 (1.860e+05 2.554e+05) (ext = 2.353e+04)
[03/01 20:41:40    551] default core: bins with density >  0.75 = 9.12 % ( 57 / 625 )
[03/01 20:41:40    551] Density distribution unevenness ratio = 12.187%
[03/01 20:41:40    551] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1627.2MB) @(0:09:11 - 0:09:11).
[03/01 20:41:40    551] Starting refinePlace ...
[03/01 20:41:40    551] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/01 20:41:40    551] default core: bins with density >  0.75 = 9.12 % ( 57 / 625 )
[03/01 20:41:40    551] Density distribution unevenness ratio = 12.187%
[03/01 20:41:41    551]   Spread Effort: high, pre-route mode, useDDP on.
[03/01 20:41:41    551] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:01.0, mem=1629.2MB) @(0:09:11 - 0:09:12).
[03/01 20:41:41    551] Move report: preRPlace moves 269 insts, mean move: 0.32 um, max move: 1.00 um
[03/01 20:41:41    551] 	Max move on inst (core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_1460_0): (117.20, 244.00) --> (118.20, 244.00)
[03/01 20:41:41    551] 	Length: 12 sites, height: 1 rows, site name: core, cell type: ND2D4
[03/01 20:41:41    551] wireLenOptFixPriorityInst 0 inst fixed
[03/01 20:41:41    552] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/01 20:41:41    552] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1629.2MB) @(0:09:12 - 0:09:12).
[03/01 20:41:41    552] Move report: Detail placement moves 269 insts, mean move: 0.32 um, max move: 1.00 um
[03/01 20:41:41    552] 	Max move on inst (core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_1460_0): (117.20, 244.00) --> (118.20, 244.00)
[03/01 20:41:41    552] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1629.2MB
[03/01 20:41:41    552] Statistics of distance of Instance movement in refine placement:
[03/01 20:41:41    552]   maximum (X+Y) =         1.00 um
[03/01 20:41:41    552]   inst (core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_1460_0) with max move: (117.2, 244) -> (118.2, 244)
[03/01 20:41:41    552]   mean    (X+Y) =         0.32 um
[03/01 20:41:41    552] Summary Report:
[03/01 20:41:41    552] Instances move: 269 (out of 22423 movable)
[03/01 20:41:41    552] Mean displacement: 0.32 um
[03/01 20:41:41    552] Max displacement: 1.00 um (Instance: core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_1460_0) (117.2, 244) -> (118.2, 244)
[03/01 20:41:41    552] 	Length: 12 sites, height: 1 rows, site name: core, cell type: ND2D4
[03/01 20:41:41    552] Total instances moved : 269
[03/01 20:41:41    552] Total net bbox length = 4.414e+05 (1.860e+05 2.554e+05) (ext = 2.353e+04)
[03/01 20:41:41    552] Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1629.2MB
[03/01 20:41:41    552] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:01.0, mem=1629.2MB) @(0:09:11 - 0:09:12).
[03/01 20:41:41    552] *** Finished refinePlace (0:09:12 mem=1629.2M) ***
[03/01 20:41:41    552] Finished re-routing un-routed nets (0:00:00.0 1629.2M)
[03/01 20:41:41    552] 
[03/01 20:41:41    552] 
[03/01 20:41:41    552] Density : 0.5403
[03/01 20:41:41    552] Max route overflow : 0.0004
[03/01 20:41:41    552] 
[03/01 20:41:41    552] 
[03/01 20:41:41    552] *** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=1629.2M) ***
[03/01 20:41:41    552] ** GigaOpt Optimizer WNS Slack 0.015 TNS Slack 0.000 Density 54.03
[03/01 20:41:41    552] 
[03/01 20:41:41    552] *** Finish pre-CTS Setup Fixing (cpu=0:00:51.6 real=0:00:51.0 mem=1629.2M) ***
[03/01 20:41:41    552] 
[03/01 20:41:41    552] End: GigaOpt Optimization in WNS mode
[03/01 20:41:41    552] *** Timing NOT met, worst failing slack is 0.015
[03/01 20:41:41    552] *** Check timing (0:00:00.0)
[03/01 20:41:41    552] **INFO: Num dontuse cells 97, Num usable cells 844
[03/01 20:41:41    552] optDesignOneStep: Leakage Power Flow
[03/01 20:41:41    552] **INFO: Num dontuse cells 97, Num usable cells 844
[03/01 20:41:41    552] **INFO: Flow update: Design timing is met.
[03/01 20:41:41    552] Info: 1 clock net  excluded from IPO operation.
[03/01 20:41:41    552] Begin: Area Reclaim Optimization
[03/01 20:41:42    553] PhyDesignGrid: maxLocalDensity 0.98
[03/01 20:41:42    553] #spOpts: N=65 mergeVia=F 
[03/01 20:41:43    554] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 54.03
[03/01 20:41:43    554] +----------+---------+--------+--------+------------+--------+
[03/01 20:41:43    554] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/01 20:41:43    554] +----------+---------+--------+--------+------------+--------+
[03/01 20:41:43    554] |    54.03%|        -|   0.000|   0.000|   0:00:00.0| 1621.3M|
[03/01 20:41:44    555] |    54.01%|       15|   0.000|   0.000|   0:00:01.0| 1621.3M|
[03/01 20:41:52    562] |    53.39%|     1101|  -0.001|  -0.002|   0:00:08.0| 1621.3M|
[03/01 20:41:53    564] |    53.35%|       95|  -0.001|  -0.002|   0:00:01.0| 1621.3M|
[03/01 20:41:53    564] |    53.35%|        2|  -0.001|  -0.002|   0:00:00.0| 1621.3M|
[03/01 20:41:53    564] |    53.35%|        0|  -0.001|  -0.002|   0:00:00.0| 1621.3M|
[03/01 20:41:53    564] +----------+---------+--------+--------+------------+--------+
[03/01 20:41:53    564] Reclaim Optimization End WNS Slack -0.001  TNS Slack -0.002 Density 53.35
[03/01 20:41:53    564] 
[03/01 20:41:53    564] ** Summary: Restruct = 0 Buffer Deletion = 7 Declone = 8 Resize = 1192 **
[03/01 20:41:53    564] --------------------------------------------------------------
[03/01 20:41:53    564] |                                   | Total     | Sequential |
[03/01 20:41:53    564] --------------------------------------------------------------
[03/01 20:41:53    564] | Num insts resized                 |    1123  |     109    |
[03/01 20:41:53    564] | Num insts undone                  |       5  |       0    |
[03/01 20:41:53    564] | Num insts Downsized               |    1123  |     109    |
[03/01 20:41:53    564] | Num insts Samesized               |       0  |       0    |
[03/01 20:41:53    564] | Num insts Upsized                 |       0  |       0    |
[03/01 20:41:53    564] | Num multiple commits+uncommits    |      71  |       -    |
[03/01 20:41:53    564] --------------------------------------------------------------
[03/01 20:41:53    564] ** Finished Core Area Reclaim Optimization (cpu = 0:00:11.8) (real = 0:00:12.0) **
[03/01 20:41:53    564] *** Starting refinePlace (0:09:25 mem=1621.3M) ***
[03/01 20:41:53    564] Total net bbox length = 4.416e+05 (1.863e+05 2.553e+05) (ext = 2.353e+04)
[03/01 20:41:53    564] Starting refinePlace ...
[03/01 20:41:53    564] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/01 20:41:53    564] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/01 20:41:53    564] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1621.3MB) @(0:09:25 - 0:09:25).
[03/01 20:41:53    564] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/01 20:41:53    564] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1621.3MB
[03/01 20:41:53    564] Statistics of distance of Instance movement in refine placement:
[03/01 20:41:53    564]   maximum (X+Y) =         0.00 um
[03/01 20:41:53    564]   mean    (X+Y) =         0.00 um
[03/01 20:41:53    564] Summary Report:
[03/01 20:41:53    564] Instances move: 0 (out of 22408 movable)
[03/01 20:41:53    564] Mean displacement: 0.00 um
[03/01 20:41:53    564] Max displacement: 0.00 um 
[03/01 20:41:53    564] Total instances moved : 0
[03/01 20:41:53    564] Total net bbox length = 4.416e+05 (1.863e+05 2.553e+05) (ext = 2.353e+04)
[03/01 20:41:53    564] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1621.3MB
[03/01 20:41:53    564] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1621.3MB) @(0:09:25 - 0:09:25).
[03/01 20:41:53    564] *** Finished refinePlace (0:09:25 mem=1621.3M) ***
[03/01 20:41:54    564] Finished re-routing un-routed nets (0:00:00.0 1621.3M)
[03/01 20:41:54    564] 
[03/01 20:41:54    565] 
[03/01 20:41:54    565] Density : 0.5335
[03/01 20:41:54    565] Max route overflow : 0.0004
[03/01 20:41:54    565] 
[03/01 20:41:54    565] 
[03/01 20:41:54    565] *** Finish Physical Update (cpu=0:00:00.5 real=0:00:01.0 mem=1621.3M) ***
[03/01 20:41:54    565] *** Finished Area Reclaim Optimization (cpu=0:00:12, real=0:00:13, mem=1472.45M, totSessionCpu=0:09:25).
[03/01 20:41:54    565] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/01 20:41:54    565] [PSP] Started earlyGlobalRoute kernel
[03/01 20:41:54    565] [PSP] Initial Peak syMemory usage = 1472.5 MB
[03/01 20:41:54    565] (I)       Reading DB...
[03/01 20:41:54    565] (I)       congestionReportName   : 
[03/01 20:41:54    565] (I)       buildTerm2TermWires    : 1
[03/01 20:41:54    565] (I)       doTrackAssignment      : 1
[03/01 20:41:54    565] (I)       dumpBookshelfFiles     : 0
[03/01 20:41:54    565] (I)       numThreads             : 1
[03/01 20:41:54    565] [NR-eagl] honorMsvRouteConstraint: false
[03/01 20:41:54    565] (I)       honorPin               : false
[03/01 20:41:54    565] (I)       honorPinGuide          : true
[03/01 20:41:54    565] (I)       honorPartition         : false
[03/01 20:41:54    565] (I)       allowPartitionCrossover: false
[03/01 20:41:54    565] (I)       honorSingleEntry       : true
[03/01 20:41:54    565] (I)       honorSingleEntryStrong : true
[03/01 20:41:54    565] (I)       handleViaSpacingRule   : false
[03/01 20:41:54    565] (I)       PDConstraint           : none
[03/01 20:41:54    565] (I)       expBetterNDRHandling   : false
[03/01 20:41:54    565] [NR-eagl] honorClockSpecNDR      : 0
[03/01 20:41:54    565] (I)       routingEffortLevel     : 3
[03/01 20:41:54    565] [NR-eagl] minRouteLayer          : 2
[03/01 20:41:54    565] [NR-eagl] maxRouteLayer          : 4
[03/01 20:41:54    565] (I)       numRowsPerGCell        : 1
[03/01 20:41:54    565] (I)       speedUpLargeDesign     : 0
[03/01 20:41:54    565] (I)       speedUpBlkViolationClean: 0
[03/01 20:41:54    565] (I)       multiThreadingTA       : 0
[03/01 20:41:54    565] (I)       blockedPinEscape       : 1
[03/01 20:41:54    565] (I)       blkAwareLayerSwitching : 0
[03/01 20:41:54    565] (I)       betterClockWireModeling: 1
[03/01 20:41:54    565] (I)       punchThroughDistance   : 500.00
[03/01 20:41:54    565] (I)       scenicBound            : 1.15
[03/01 20:41:54    565] (I)       maxScenicToAvoidBlk    : 100.00
[03/01 20:41:54    565] (I)       source-to-sink ratio   : 0.00
[03/01 20:41:54    565] (I)       targetCongestionRatioH : 1.00
[03/01 20:41:54    565] (I)       targetCongestionRatioV : 1.00
[03/01 20:41:54    565] (I)       layerCongestionRatio   : 0.70
[03/01 20:41:54    565] (I)       m1CongestionRatio      : 0.10
[03/01 20:41:54    565] (I)       m2m3CongestionRatio    : 0.70
[03/01 20:41:54    565] (I)       localRouteEffort       : 1.00
[03/01 20:41:54    565] (I)       numSitesBlockedByOneVia: 8.00
[03/01 20:41:54    565] (I)       supplyScaleFactorH     : 1.00
[03/01 20:41:54    565] (I)       supplyScaleFactorV     : 1.00
[03/01 20:41:54    565] (I)       highlight3DOverflowFactor: 0.00
[03/01 20:41:54    565] (I)       doubleCutViaModelingRatio: 0.00
[03/01 20:41:54    565] (I)       blockTrack             : 
[03/01 20:41:54    565] (I)       readTROption           : true
[03/01 20:41:54    565] (I)       extraSpacingBothSide   : false
[03/01 20:41:54    565] [NR-eagl] numTracksPerClockWire  : 0
[03/01 20:41:54    565] (I)       routeSelectedNetsOnly  : false
[03/01 20:41:54    565] (I)       before initializing RouteDB syMemory usage = 1493.1 MB
[03/01 20:41:54    565] (I)       starting read tracks
[03/01 20:41:54    565] (I)       build grid graph
[03/01 20:41:54    565] (I)       build grid graph start
[03/01 20:41:54    565] [NR-eagl] Layer1 has no routable track
[03/01 20:41:54    565] [NR-eagl] Layer2 has single uniform track structure
[03/01 20:41:54    565] [NR-eagl] Layer3 has single uniform track structure
[03/01 20:41:54    565] [NR-eagl] Layer4 has single uniform track structure
[03/01 20:41:54    565] (I)       build grid graph end
[03/01 20:41:54    565] (I)       Layer1   numNetMinLayer=24818
[03/01 20:41:54    565] (I)       Layer2   numNetMinLayer=0
[03/01 20:41:54    565] (I)       Layer3   numNetMinLayer=0
[03/01 20:41:54    565] (I)       Layer4   numNetMinLayer=0
[03/01 20:41:54    565] (I)       numViaLayers=3
[03/01 20:41:54    565] (I)       end build via table
[03/01 20:41:54    565] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=7992 numBumpBlks=0 numBoundaryFakeBlks=0
[03/01 20:41:54    565] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/01 20:41:54    565] (I)       readDataFromPlaceDB
[03/01 20:41:54    565] (I)       Read net information..
[03/01 20:41:54    565] [NR-eagl] Read numTotalNets=24818  numIgnoredNets=0
[03/01 20:41:54    565] (I)       Read testcase time = 0.010 seconds
[03/01 20:41:54    565] 
[03/01 20:41:54    565] (I)       totalPins=86666  totalGlobalPin=85367 (98.50%)
[03/01 20:41:54    565] (I)       Model blockage into capacity
[03/01 20:41:54    565] (I)       Read numBlocks=7992  numPreroutedWires=0  numCapScreens=0
[03/01 20:41:54    565] (I)       blocked area on Layer1 : 0  (0.00%)
[03/01 20:41:54    565] (I)       blocked area on Layer2 : 47308032000  (5.58%)
[03/01 20:41:54    565] (I)       blocked area on Layer3 : 15888400000  (1.87%)
[03/01 20:41:54    565] (I)       blocked area on Layer4 : 125936360000  (14.85%)
[03/01 20:41:54    565] (I)       Modeling time = 0.020 seconds
[03/01 20:41:54    565] 
[03/01 20:41:54    565] (I)       Number of ignored nets = 0
[03/01 20:41:54    565] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/01 20:41:54    565] (I)       Number of clock nets = 1.  Ignored: No
[03/01 20:41:54    565] (I)       Number of analog nets = 0.  Ignored: Yes
[03/01 20:41:54    565] (I)       Number of special nets = 0.  Ignored: Yes
[03/01 20:41:54    565] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/01 20:41:54    565] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/01 20:41:54    565] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/01 20:41:54    565] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/01 20:41:54    565] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/01 20:41:54    565] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/01 20:41:54    565] (I)       Before initializing earlyGlobalRoute syMemory usage = 1497.1 MB
[03/01 20:41:54    565] (I)       Layer1  viaCost=300.00
[03/01 20:41:54    565] (I)       Layer2  viaCost=100.00
[03/01 20:41:54    565] (I)       Layer3  viaCost=100.00
[03/01 20:41:54    565] (I)       ---------------------Grid Graph Info--------------------
[03/01 20:41:54    565] (I)       routing area        :  (0, 0) - (923600, 918400)
[03/01 20:41:54    565] (I)       core area           :  (20000, 20000) - (903600, 898400)
[03/01 20:41:54    565] (I)       Site Width          :   400  (dbu)
[03/01 20:41:54    565] (I)       Row Height          :  3600  (dbu)
[03/01 20:41:54    565] (I)       GCell Width         :  3600  (dbu)
[03/01 20:41:54    565] (I)       GCell Height        :  3600  (dbu)
[03/01 20:41:54    565] (I)       grid                :   256   255     4
[03/01 20:41:54    565] (I)       vertical capacity   :     0  3600     0  3600
[03/01 20:41:54    565] (I)       horizontal capacity :     0     0  3600     0
[03/01 20:41:54    565] (I)       Default wire width  :   180   200   200   200
[03/01 20:41:54    565] (I)       Default wire space  :   180   200   200   200
[03/01 20:41:54    565] (I)       Default pitch size  :   360   400   400   400
[03/01 20:41:54    565] (I)       First Track Coord   :     0   200   400   200
[03/01 20:41:54    565] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00
[03/01 20:41:54    565] (I)       Total num of tracks :     0  2309  2295  2309
[03/01 20:41:54    565] (I)       Num of masks        :     1     1     1     1
[03/01 20:41:54    565] (I)       --------------------------------------------------------
[03/01 20:41:54    565] 
[03/01 20:41:54    565] [NR-eagl] ============ Routing rule table ============
[03/01 20:41:54    565] [NR-eagl] Rule id 0. Nets 24818 
[03/01 20:41:54    565] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/01 20:41:54    565] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[03/01 20:41:54    565] [NR-eagl] ========================================
[03/01 20:41:54    565] [NR-eagl] 
[03/01 20:41:54    565] (I)       After initializing earlyGlobalRoute syMemory usage = 1497.1 MB
[03/01 20:41:54    565] (I)       Loading and dumping file time : 0.17 seconds
[03/01 20:41:54    565] (I)       ============= Initialization =============
[03/01 20:41:54    565] (I)       total 2D Cap : 1623172 = (572477 H, 1050695 V)
[03/01 20:41:54    565] [NR-eagl] Layer group 1: route 24818 net(s) in layer range [2, 4]
[03/01 20:41:54    565] (I)       ============  Phase 1a Route ============
[03/01 20:41:54    565] (I)       Phase 1a runs 0.10 seconds
[03/01 20:41:54    565] (I)       blkAvoiding Routing :  time=0.02  numBlkSegs=1
[03/01 20:41:54    565] (I)       Usage: 300038 = (130355 H, 169683 V) = (22.77% H, 16.15% V) = (2.346e+05um H, 3.054e+05um V)
[03/01 20:41:54    565] (I)       
[03/01 20:41:54    565] (I)       ============  Phase 1b Route ============
[03/01 20:41:54    565] (I)       Phase 1b runs 0.01 seconds
[03/01 20:41:54    565] (I)       Usage: 300132 = (130424 H, 169708 V) = (22.78% H, 16.15% V) = (2.348e+05um H, 3.055e+05um V)
[03/01 20:41:54    565] (I)       
[03/01 20:41:54    565] (I)       earlyGlobalRoute overflow of layer group 1: 0.04% H + 0.13% V. EstWL: 5.402376e+05um
[03/01 20:41:54    565] (I)       ============  Phase 1c Route ============
[03/01 20:41:54    565] (I)       Level2 Grid: 52 x 51
[03/01 20:41:54    565] (I)       Phase 1c runs 0.01 seconds
[03/01 20:41:54    565] (I)       Usage: 300132 = (130424 H, 169708 V) = (22.78% H, 16.15% V) = (2.348e+05um H, 3.055e+05um V)
[03/01 20:41:54    565] (I)       
[03/01 20:41:54    565] (I)       ============  Phase 1d Route ============
[03/01 20:41:54    565] (I)       Phase 1d runs 0.01 seconds
[03/01 20:41:54    565] (I)       Usage: 300179 = (130455 H, 169724 V) = (22.79% H, 16.15% V) = (2.348e+05um H, 3.055e+05um V)
[03/01 20:41:54    565] (I)       
[03/01 20:41:54    565] (I)       ============  Phase 1e Route ============
[03/01 20:41:54    565] (I)       Phase 1e runs 0.01 seconds
[03/01 20:41:54    565] (I)       Usage: 300179 = (130455 H, 169724 V) = (22.79% H, 16.15% V) = (2.348e+05um H, 3.055e+05um V)
[03/01 20:41:54    565] (I)       
[03/01 20:41:54    565] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.05% V. EstWL: 5.403222e+05um
[03/01 20:41:54    565] [NR-eagl] 
[03/01 20:41:54    565] (I)       ============  Phase 1l Route ============
[03/01 20:41:54    565] (I)       dpBasedLA: time=0.05  totalOF=1252  totalVia=163553  totalWL=300161  total(Via+WL)=463714 
[03/01 20:41:54    565] (I)       Total Global Routing Runtime: 0.31 seconds
[03/01 20:41:54    565] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.04% V
[03/01 20:41:54    565] [NR-eagl] Overflow after earlyGlobalRoute 0.02% H + 0.04% V
[03/01 20:41:54    565] (I)       
[03/01 20:41:54    565] (I)       ============= track Assignment ============
[03/01 20:41:54    565] (I)       extract Global 3D Wires
[03/01 20:41:54    565] (I)       Extract Global WL : time=0.01
[03/01 20:41:54    565] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/01 20:41:54    565] (I)       Initialization real time=0.01 seconds
[03/01 20:41:55    566] (I)       Kernel real time=0.30 seconds
[03/01 20:41:55    566] (I)       End Greedy Track Assignment
[03/01 20:41:55    566] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 86425
[03/01 20:41:55    566] [NR-eagl] Layer2(M2)(V) length: 2.258899e+05um, number of vias: 126348
[03/01 20:41:55    566] [NR-eagl] Layer3(M3)(H) length: 2.403557e+05um, number of vias: 5049
[03/01 20:41:55    566] [NR-eagl] Layer4(M4)(V) length: 8.756336e+04um, number of vias: 0
[03/01 20:41:55    566] [NR-eagl] Total length: 5.538089e+05um, number of vias: 217822
[03/01 20:41:55    566] [NR-eagl] End Peak syMemory usage = 1460.5 MB
[03/01 20:41:55    566] [NR-eagl] Early Global Router Kernel+IO runtime : 1.10 seconds
[03/01 20:41:55    566] Extraction called for design 'fullchip' of instances=22408 and nets=24943 using extraction engine 'preRoute' .
[03/01 20:41:55    566] PreRoute RC Extraction called for design fullchip.
[03/01 20:41:55    566] RC Extraction called in multi-corner(2) mode.
[03/01 20:41:55    566] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/01 20:41:55    566] RCMode: PreRoute
[03/01 20:41:55    566]       RC Corner Indexes            0       1   
[03/01 20:41:55    566] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/01 20:41:55    566] Resistance Scaling Factor    : 1.00000 1.00000 
[03/01 20:41:55    566] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/01 20:41:55    566] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/01 20:41:55    566] Shrink Factor                : 1.00000
[03/01 20:41:55    566] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/01 20:41:55    566] Using capacitance table file ...
[03/01 20:41:55    566] Updating RC grid for preRoute extraction ...
[03/01 20:41:55    566] Initializing multi-corner capacitance tables ... 
[03/01 20:41:55    566] Initializing multi-corner resistance tables ...
[03/01 20:41:55    566] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1452.473M)
[03/01 20:41:56    567] Compute RC Scale Done ...
[03/01 20:41:56    567] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/01 20:41:56    567] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/01 20:41:56    567] 
[03/01 20:41:56    567] ** np local hotspot detection info verbose **
[03/01 20:41:56    567] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/01 20:41:56    567] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/01 20:41:56    567] 
[03/01 20:41:56    567] #################################################################################
[03/01 20:41:56    567] # Design Stage: PreRoute
[03/01 20:41:56    567] # Design Name: fullchip
[03/01 20:41:56    567] # Design Mode: 65nm
[03/01 20:41:56    567] # Analysis Mode: MMMC Non-OCV 
[03/01 20:41:56    567] # Parasitics Mode: No SPEF/RCDB
[03/01 20:41:56    567] # Signoff Settings: SI Off 
[03/01 20:41:56    567] #################################################################################
[03/01 20:41:57    568] AAE_INFO: 1 threads acquired from CTE.
[03/01 20:41:57    568] Calculate delays in BcWc mode...
[03/01 20:41:57    568] Topological Sorting (CPU = 0:00:00.0, MEM = 1507.7M, InitMEM = 1507.7M)
[03/01 20:42:00    571] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/01 20:42:00    571] End delay calculation. (MEM=1524.16 CPU=0:00:03.0 REAL=0:00:03.0)
[03/01 20:42:00    571] *** CDM Built up (cpu=0:00:04.0  real=0:00:04.0  mem= 1524.2M) ***
[03/01 20:42:01    572] Begin: GigaOpt postEco DRV Optimization
[03/01 20:42:01    572] Info: 1 clock net  excluded from IPO operation.
[03/01 20:42:01    572] PhyDesignGrid: maxLocalDensity 0.98
[03/01 20:42:01    572] #spOpts: N=65 
[03/01 20:42:01    572] Core basic site is core
[03/01 20:42:01    572] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/01 20:42:03    574] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/01 20:42:03    574] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/01 20:42:03    574] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/01 20:42:03    574] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/01 20:42:03    574] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/01 20:42:03    574] DEBUG: @coeDRVCandCache::init.
[03/01 20:42:04    575] Info: violation cost 0.022399 (cap = 0.000000, tran = 0.022399, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/01 20:42:04    575] |     3   |     3   |     0   |      0  |     0   |     0   |     0   |     0   | -0.02 |          0|          0|          0|  53.35  |            |           |
[03/01 20:42:04    575] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/01 20:42:04    575] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.02 |          0|          0|          3|  53.35  |   0:00:00.0|    1600.5M|
[03/01 20:42:04    575] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/01 20:42:04    575] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.02 |          0|          0|          0|  53.35  |   0:00:00.0|    1600.5M|
[03/01 20:42:04    575] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/01 20:42:04    575] 
[03/01 20:42:04    575] *** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=1600.5M) ***
[03/01 20:42:04    575] 
[03/01 20:42:04    575] *** Starting refinePlace (0:09:35 mem=1632.5M) ***
[03/01 20:42:04    575] Total net bbox length = 4.416e+05 (1.863e+05 2.553e+05) (ext = 2.353e+04)
[03/01 20:42:04    575] Starting refinePlace ...
[03/01 20:42:04    575] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/01 20:42:04    575] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/01 20:42:04    575] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1632.5MB) @(0:09:35 - 0:09:35).
[03/01 20:42:04    575] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/01 20:42:04    575] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1632.5MB
[03/01 20:42:04    575] Statistics of distance of Instance movement in refine placement:
[03/01 20:42:04    575]   maximum (X+Y) =         0.00 um
[03/01 20:42:04    575]   mean    (X+Y) =         0.00 um
[03/01 20:42:04    575] Summary Report:
[03/01 20:42:04    575] Instances move: 0 (out of 22408 movable)
[03/01 20:42:04    575] Mean displacement: 0.00 um
[03/01 20:42:04    575] Max displacement: 0.00 um 
[03/01 20:42:04    575] Total instances moved : 0
[03/01 20:42:04    575] Total net bbox length = 4.416e+05 (1.863e+05 2.553e+05) (ext = 2.353e+04)
[03/01 20:42:04    575] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1632.5MB
[03/01 20:42:04    575] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1632.5MB) @(0:09:35 - 0:09:35).
[03/01 20:42:04    575] *** Finished refinePlace (0:09:35 mem=1632.5M) ***
[03/01 20:42:04    575] Finished re-routing un-routed nets (0:00:00.0 1632.5M)
[03/01 20:42:04    575] 
[03/01 20:42:04    575] 
[03/01 20:42:04    575] Density : 0.5335
[03/01 20:42:04    575] Max route overflow : 0.0004
[03/01 20:42:04    575] 
[03/01 20:42:04    575] 
[03/01 20:42:04    575] *** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=1632.5M) ***
[03/01 20:42:04    575] DEBUG: @coeDRVCandCache::cleanup.
[03/01 20:42:04    575] End: GigaOpt postEco DRV Optimization
[03/01 20:42:04    575] GigaOpt: WNS changes after routing: -0.000 -> -0.016 (bump = 0.016)
[03/01 20:42:04    575] Begin: GigaOpt postEco optimization
[03/01 20:42:04    575] Info: 1 clock net  excluded from IPO operation.
[03/01 20:42:04    575] PhyDesignGrid: maxLocalDensity 1.00
[03/01 20:42:04    575] #spOpts: N=65 
[03/01 20:42:06    578] *info: 1 clock net excluded
[03/01 20:42:06    578] *info: 2 special nets excluded.
[03/01 20:42:06    578] *info: 123 no-driver nets excluded.
[03/01 20:42:07    578] ** GigaOpt Optimizer WNS Slack -0.016 TNS Slack -0.745 Density 53.35
[03/01 20:42:07    578] Optimizer WNS Pass 0
[03/01 20:42:08    579] Active Path Group: reg2reg  
[03/01 20:42:08    579] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 20:42:08    579] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/01 20:42:08    579] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 20:42:08    579] |  -0.016|   -0.016|  -0.745|   -0.745|    53.35%|   0:00:00.0| 1615.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/01 20:42:08    579] |        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
[03/01 20:42:11    582] |  -0.001|   -0.001|  -0.002|   -0.002|    53.38%|   0:00:03.0| 1615.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/01 20:42:11    582] |        |         |        |         |          |            |        |          |         | q4_reg_16_/D                                       |
[03/01 20:42:11    582] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 20:42:11    582] 
[03/01 20:42:11    582] *** Finish Core Optimize Step (cpu=0:00:03.7 real=0:00:03.0 mem=1615.8M) ***
[03/01 20:42:11    582] 
[03/01 20:42:11    582] *** Finished Optimize Step Cumulative (cpu=0:00:03.7 real=0:00:03.0 mem=1615.8M) ***
[03/01 20:42:11    582] ** GigaOpt Optimizer WNS Slack -0.001 TNS Slack -0.002 Density 53.38
[03/01 20:42:11    582] *** Starting refinePlace (0:09:43 mem=1615.8M) ***
[03/01 20:42:11    582] Total net bbox length = 4.416e+05 (1.863e+05 2.553e+05) (ext = 2.353e+04)
[03/01 20:42:11    582] Starting refinePlace ...
[03/01 20:42:11    582] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/01 20:42:11    583] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/01 20:42:11    583] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1615.8MB) @(0:09:43 - 0:09:43).
[03/01 20:42:11    583] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/01 20:42:11    583] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1615.8MB
[03/01 20:42:11    583] Statistics of distance of Instance movement in refine placement:
[03/01 20:42:11    583]   maximum (X+Y) =         0.00 um
[03/01 20:42:11    583]   mean    (X+Y) =         0.00 um
[03/01 20:42:11    583] Summary Report:
[03/01 20:42:11    583] Instances move: 0 (out of 22401 movable)
[03/01 20:42:11    583] Mean displacement: 0.00 um
[03/01 20:42:11    583] Max displacement: 0.00 um 
[03/01 20:42:11    583] Total instances moved : 0
[03/01 20:42:11    583] Total net bbox length = 4.416e+05 (1.863e+05 2.553e+05) (ext = 2.353e+04)
[03/01 20:42:11    583] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1615.8MB
[03/01 20:42:11    583] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1615.8MB) @(0:09:43 - 0:09:43).
[03/01 20:42:11    583] *** Finished refinePlace (0:09:43 mem=1615.8M) ***
[03/01 20:42:12    583] Finished re-routing un-routed nets (0:00:00.0 1615.8M)
[03/01 20:42:12    583] 
[03/01 20:42:12    583] 
[03/01 20:42:12    583] Density : 0.5338
[03/01 20:42:12    583] Max route overflow : 0.0004
[03/01 20:42:12    583] 
[03/01 20:42:12    583] 
[03/01 20:42:12    583] *** Finish Physical Update (cpu=0:00:00.5 real=0:00:01.0 mem=1615.8M) ***
[03/01 20:42:12    583] ** GigaOpt Optimizer WNS Slack -0.001 TNS Slack -0.002 Density 53.38
[03/01 20:42:12    583] 
[03/01 20:42:12    583] *** Finish pre-CTS Setup Fixing (cpu=0:00:04.7 real=0:00:05.0 mem=1615.8M) ***
[03/01 20:42:12    583] 
[03/01 20:42:12    583] End: GigaOpt postEco optimization
[03/01 20:42:12    583] GigaOpt: WNS changes after postEco optimization: -0.000 -> -0.000 (bump = 0.0)
[03/01 20:42:12    583] GigaOpt: Skipping nonLegal postEco optimization
[03/01 20:42:12    583] *** Steiner Routed Nets: 0.089%; Threshold: 100; Threshold for Hold: 100
[03/01 20:42:12    583] Start to check current routing status for nets...
[03/01 20:42:12    583] Using hname+ instead name for net compare
[03/01 20:42:12    584] All nets are already routed correctly.
[03/01 20:42:12    584] End to check current routing status for nets (mem=1581.4M)
[03/01 20:42:12    584] Begin: GigaOpt Optimization in post-eco TNS mode
[03/01 20:42:12    584] Info: 1 clock net  excluded from IPO operation.
[03/01 20:42:12    584] PhyDesignGrid: maxLocalDensity 1.00
[03/01 20:42:12    584] #spOpts: N=65 
[03/01 20:42:12    584] Core basic site is core
[03/01 20:42:12    584] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/01 20:42:14    586] *info: 1 clock net excluded
[03/01 20:42:14    586] *info: 2 special nets excluded.
[03/01 20:42:15    586] *info: 123 no-driver nets excluded.
[03/01 20:42:15    587] ** GigaOpt Optimizer WNS Slack -0.001 TNS Slack -0.002 Density 53.38
[03/01 20:42:15    587] Optimizer TNS Opt
[03/01 20:42:16    587] Active Path Group: reg2reg  
[03/01 20:42:16    587] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 20:42:16    587] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/01 20:42:16    587] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 20:42:16    587] |  -0.001|   -0.001|  -0.002|   -0.002|    53.38%|   0:00:00.0| 1615.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/01 20:42:16    587] |        |         |        |         |          |            |        |          |         | q4_reg_16_/D                                       |
[03/01 20:42:16    587] |  -0.001|   -0.001|  -0.002|   -0.002|    53.38%|   0:00:00.0| 1615.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/01 20:42:16    587] |        |         |        |         |          |            |        |          |         | q4_reg_16_/D                                       |
[03/01 20:42:16    587] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 20:42:16    587] 
[03/01 20:42:16    587] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1615.8M) ***
[03/01 20:42:16    587] 
[03/01 20:42:16    587] *** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=1615.8M) ***
[03/01 20:42:16    587] 
[03/01 20:42:16    587] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.4 real=0:00:01.0 mem=1615.8M) ***
[03/01 20:42:16    587] 
[03/01 20:42:16    587] End: GigaOpt Optimization in post-eco TNS mode
[03/01 20:42:16    587] **optDesign ... cpu = 0:07:05, real = 0:07:05, mem = 1466.9M, totSessionCpu=0:09:47 **
[03/01 20:42:16    587] ** Profile ** Start :  cpu=0:00:00.0, mem=1466.9M
[03/01 20:42:16    587] ** Profile ** Other data :  cpu=0:00:00.0, mem=1466.9M
[03/01 20:42:16    587] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1474.9M
[03/01 20:42:16    588] ** Profile ** DRVs :  cpu=0:00:00.4, mem=1474.9M
[03/01 20:42:16    588] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  | -0.000  |  0.021  |
|           TNS (ns):| -0.001  | -0.001  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.376%
Routing Overflow: 0.02% H and 0.04% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1474.9M
[03/01 20:42:16    588] Info: 1 clock net  excluded from IPO operation.
[03/01 20:42:16    588] 
[03/01 20:42:16    588] Begin Power Analysis
[03/01 20:42:16    588] 
[03/01 20:42:16    588]     0.00V	    VSS
[03/01 20:42:16    588]     0.90V	    VDD
[03/01 20:42:17    588] Begin Processing Timing Library for Power Calculation
[03/01 20:42:17    588] 
[03/01 20:42:17    588] Begin Processing Timing Library for Power Calculation
[03/01 20:42:17    588] 
[03/01 20:42:17    588] 
[03/01 20:42:17    588] 
[03/01 20:42:17    588] Begin Processing Power Net/Grid for Power Calculation
[03/01 20:42:17    588] 
[03/01 20:42:17    588] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1214.13MB/1214.13MB)
[03/01 20:42:17    588] 
[03/01 20:42:17    588] Begin Processing Timing Window Data for Power Calculation
[03/01 20:42:17    588] 
[03/01 20:42:17    588] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1214.13MB/1214.13MB)
[03/01 20:42:17    588] 
[03/01 20:42:17    588] Begin Processing User Attributes
[03/01 20:42:17    588] 
[03/01 20:42:17    588] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1214.13MB/1214.13MB)
[03/01 20:42:17    588] 
[03/01 20:42:17    588] Begin Processing Signal Activity
[03/01 20:42:17    588] 
[03/01 20:42:18    589] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1215.09MB/1215.09MB)
[03/01 20:42:18    589] 
[03/01 20:42:18    589] Begin Power Computation
[03/01 20:42:18    589] 
[03/01 20:42:18    589]       ----------------------------------------------------------
[03/01 20:42:18    589]       # of cell(s) missing both power/leakage table: 0
[03/01 20:42:18    589]       # of cell(s) missing power table: 0
[03/01 20:42:18    589]       # of cell(s) missing leakage table: 0
[03/01 20:42:18    589]       # of MSMV cell(s) missing power_level: 0
[03/01 20:42:18    589]       ----------------------------------------------------------
[03/01 20:42:18    589] 
[03/01 20:42:18    589] 
[03/01 20:42:21    592] Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1215.19MB/1215.19MB)
[03/01 20:42:21    592] 
[03/01 20:42:21    592] Begin Processing User Attributes
[03/01 20:42:21    592] 
[03/01 20:42:21    592] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1215.19MB/1215.19MB)
[03/01 20:42:21    592] 
[03/01 20:42:21    592] Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1215.19MB/1215.19MB)
[03/01 20:42:21    592] 
[03/01 20:42:22    593]   Timing Snapshot: (REF)
[03/01 20:42:22    593]      Weighted WNS: -0.000
[03/01 20:42:22    593]       All  PG WNS: -0.001
[03/01 20:42:22    593]       High PG WNS: -0.001
[03/01 20:42:22    593]       All  PG TNS: -0.002
[03/01 20:42:22    593]       High PG TNS: -0.002
[03/01 20:42:22    593]          Tran DRV: 0
[03/01 20:42:22    593]           Cap DRV: 0
[03/01 20:42:22    593]        Fanout DRV: 0
[03/01 20:42:22    593]            Glitch: 0
[03/01 20:42:22    593]    Category Slack: { [L, -0.001] [H, -0.001] }
[03/01 20:42:22    593] 
[03/01 20:42:22    593] Begin: Power Optimization
[03/01 20:42:22    593] PhyDesignGrid: maxLocalDensity 0.98
[03/01 20:42:22    593] #spOpts: N=65 mergeVia=F 
[03/01 20:42:22    594] Reclaim Optimization WNS Slack -0.001  TNS Slack -0.002 Density 53.38
[03/01 20:42:22    594] +----------+---------+--------+--------+------------+--------+
[03/01 20:42:22    594] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/01 20:42:22    594] +----------+---------+--------+--------+------------+--------+
[03/01 20:42:22    594] |    53.38%|        -|  -0.001|  -0.002|   0:00:00.0| 1623.8M|
[03/01 20:42:26    597] |    53.38%|        0|  -0.001|  -0.002|   0:00:04.0| 1623.8M|
[03/01 20:42:41    612] |    53.38%|        8|  -0.001|  -0.002|   0:00:15.0| 1623.8M|
[03/01 20:42:47    618] |    53.35%|       71|  -0.001|  -0.002|   0:00:06.0| 1617.5M|
[03/01 20:42:47    618] |    53.35%|        1|  -0.001|  -0.002|   0:00:00.0| 1617.5M|
[03/01 20:42:58    629] |    53.34%|     2043|   0.000|   0.000|   0:00:11.0| 1619.7M|
[03/01 20:42:58    629] |    53.34%|       14|   0.000|   0.000|   0:00:00.0| 1619.7M|
[03/01 20:42:58    629] +----------+---------+--------+--------+------------+--------+
[03/01 20:42:58    629] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 53.34
[03/01 20:42:58    629] 
[03/01 20:42:58    629] ** Summary: Restruct = 72 Buffer Deletion = 0 Declone = 0 Resize = 2056 **
[03/01 20:42:58    629] --------------------------------------------------------------
[03/01 20:42:58    629] |                                   | Total     | Sequential |
[03/01 20:42:58    629] --------------------------------------------------------------
[03/01 20:42:58    629] | Num insts resized                 |    1813  |       3    |
[03/01 20:42:58    629] | Num insts undone                  |       1  |       0    |
[03/01 20:42:58    629] | Num insts Downsized               |      20  |       2    |
[03/01 20:42:58    629] | Num insts Samesized               |    1793  |       1    |
[03/01 20:42:58    629] | Num insts Upsized                 |       0  |       0    |
[03/01 20:42:58    629] | Num multiple commits+uncommits    |     243  |       -    |
[03/01 20:42:58    629] --------------------------------------------------------------
[03/01 20:42:58    629] ** Finished Core Power Optimization (cpu = 0:00:36.5) (real = 0:00:36.0) **
[03/01 20:42:58    629] Executing incremental physical updates
[03/01 20:42:58    629] #spOpts: N=65 mergeVia=F 
[03/01 20:42:58    629] *** Starting refinePlace (0:10:30 mem=1585.4M) ***
[03/01 20:42:58    629] Total net bbox length = 4.416e+05 (1.863e+05 2.553e+05) (ext = 2.353e+04)
[03/01 20:42:58    629] default core: bins with density >  0.75 = 7.36 % ( 46 / 625 )
[03/01 20:42:58    629] Density distribution unevenness ratio = 11.979%
[03/01 20:42:58    629] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1585.4MB) @(0:10:30 - 0:10:30).
[03/01 20:42:58    629] Starting refinePlace ...
[03/01 20:42:58    629] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/01 20:42:58    630] default core: bins with density >  0.75 = 7.36 % ( 46 / 625 )
[03/01 20:42:58    630] Density distribution unevenness ratio = 11.979%
[03/01 20:42:58    630]   Spread Effort: high, pre-route mode, useDDP on.
[03/01 20:42:58    630] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1585.4MB) @(0:10:30 - 0:10:30).
[03/01 20:42:58    630] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/01 20:42:58    630] wireLenOptFixPriorityInst 0 inst fixed
[03/01 20:42:58    630] Move report: legalization moves 27 insts, mean move: 1.49 um, max move: 3.80 um
[03/01 20:42:58    630] 	Max move on inst (core_instance/mac_array_instance/col_idx_4__mac_col_inst/U36): (235.00, 317.80) --> (238.80, 317.80)
[03/01 20:42:58    630] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1585.4MB) @(0:10:30 - 0:10:30).
[03/01 20:42:58    630] Move report: Detail placement moves 27 insts, mean move: 1.49 um, max move: 3.80 um
[03/01 20:42:58    630] 	Max move on inst (core_instance/mac_array_instance/col_idx_4__mac_col_inst/U36): (235.00, 317.80) --> (238.80, 317.80)
[03/01 20:42:58    630] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1585.4MB
[03/01 20:42:58    630] Statistics of distance of Instance movement in refine placement:
[03/01 20:42:58    630]   maximum (X+Y) =         3.80 um
[03/01 20:42:58    630]   inst (core_instance/mac_array_instance/col_idx_4__mac_col_inst/U36) with max move: (235, 317.8) -> (238.8, 317.8)
[03/01 20:42:58    630]   mean    (X+Y) =         1.49 um
[03/01 20:42:58    630] Total instances flipped for legalization: 24
[03/01 20:42:58    630] Summary Report:
[03/01 20:42:58    630] Instances move: 27 (out of 22327 movable)
[03/01 20:42:58    630] Mean displacement: 1.49 um
[03/01 20:42:58    630] Max displacement: 3.80 um (Instance: core_instance/mac_array_instance/col_idx_4__mac_col_inst/U36) (235, 317.8) -> (238.8, 317.8)
[03/01 20:42:58    630] 	Length: 9 sites, height: 1 rows, site name: core, cell type: MUX2D0
[03/01 20:42:58    630] Total instances moved : 27
[03/01 20:42:58    630] Total net bbox length = 4.416e+05 (1.863e+05 2.553e+05) (ext = 2.353e+04)
[03/01 20:42:58    630] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1585.4MB
[03/01 20:42:58    630] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1585.4MB) @(0:10:30 - 0:10:30).
[03/01 20:42:58    630] *** Finished refinePlace (0:10:30 mem=1585.4M) ***
[03/01 20:42:59    630]   Timing Snapshot: (TGT)
[03/01 20:42:59    630]      Weighted WNS: 0.000
[03/01 20:42:59    630]       All  PG WNS: 0.000
[03/01 20:42:59    630]       High PG WNS: 0.000
[03/01 20:42:59    630]       All  PG TNS: 0.000
[03/01 20:42:59    630]       High PG TNS: 0.000
[03/01 20:42:59    630]          Tran DRV: 0
[03/01 20:42:59    630]           Cap DRV: 0
[03/01 20:42:59    630]        Fanout DRV: 0
[03/01 20:42:59    630]            Glitch: 0
[03/01 20:42:59    630]    Category Slack: { [L, 0.000] [H, 0.000] }
[03/01 20:42:59    630] 
[03/01 20:42:59    630] Checking setup slack degradation ...
[03/01 20:42:59    630] 
[03/01 20:42:59    630] Recovery Manager:
[03/01 20:42:59    630]   Low  Effort WNS Jump: 0.000 (REF: -0.001, TGT: 0.000, Threshold: 0.010) - Skip
[03/01 20:42:59    630]   High Effort WNS Jump: 0.000 (REF: -0.001, TGT: 0.000, Threshold: 0.010) - Skip
[03/01 20:42:59    630]   Low  Effort TNS Jump: 0.000 (REF: -0.002, TGT: 0.000, Threshold: 25.000) - Skip
[03/01 20:42:59    630]   High Effort TNS Jump: 0.000 (REF: -0.002, TGT: 0.000, Threshold: 25.000) - Skip
[03/01 20:42:59    630] 
[03/01 20:43:00    631] Info: 1 clock net  excluded from IPO operation.
[03/01 20:43:00    631] PhyDesignGrid: maxLocalDensity 0.98
[03/01 20:43:00    631] #spOpts: N=65 mergeVia=F 
[03/01 20:43:02    633] Info: 1 clock net  excluded from IPO operation.
[03/01 20:43:03    634] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 20:43:03    634] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/01 20:43:03    634] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 20:43:03    634] |   0.000|    0.000|   0.000|    0.000|    53.34%|   0:00:00.0| 1619.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/01 20:43:03    634] |        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
[03/01 20:43:04    635] |   0.000|    0.000|   0.000|    0.000|    53.34%|   0:00:01.0| 1624.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/01 20:43:04    635] |        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
[03/01 20:43:04    635] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 20:43:04    635] 
[03/01 20:43:04    635] *** Finish pre-CTS Optimize Step (cpu=0:00:01.1 real=0:00:01.0 mem=1624.0M) ***
[03/01 20:43:04    635] 
[03/01 20:43:04    635] *** Finish pre-CTS Setup Fixing (cpu=0:00:01.3 real=0:00:02.0 mem=1624.0M) ***
[03/01 20:43:04    635] 
[03/01 20:43:04    635] Begin Power Analysis
[03/01 20:43:04    635] 
[03/01 20:43:04    635]     0.00V	    VSS
[03/01 20:43:04    635]     0.90V	    VDD
[03/01 20:43:04    635] Begin Processing Timing Library for Power Calculation
[03/01 20:43:04    635] 
[03/01 20:43:04    635] Begin Processing Timing Library for Power Calculation
[03/01 20:43:04    635] 
[03/01 20:43:04    635] 
[03/01 20:43:04    635] 
[03/01 20:43:04    635] Begin Processing Power Net/Grid for Power Calculation
[03/01 20:43:04    635] 
[03/01 20:43:04    635] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1252.49MB/1252.49MB)
[03/01 20:43:04    635] 
[03/01 20:43:04    635] Begin Processing Timing Window Data for Power Calculation
[03/01 20:43:04    635] 
[03/01 20:43:04    635] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1252.49MB/1252.49MB)
[03/01 20:43:04    635] 
[03/01 20:43:04    635] Begin Processing User Attributes
[03/01 20:43:04    635] 
[03/01 20:43:04    635] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1252.49MB/1252.49MB)
[03/01 20:43:04    635] 
[03/01 20:43:04    635] Begin Processing Signal Activity
[03/01 20:43:04    635] 
[03/01 20:43:05    636] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1252.50MB/1252.50MB)
[03/01 20:43:05    636] 
[03/01 20:43:05    636] Begin Power Computation
[03/01 20:43:05    636] 
[03/01 20:43:05    636]       ----------------------------------------------------------
[03/01 20:43:05    636]       # of cell(s) missing both power/leakage table: 0
[03/01 20:43:05    636]       # of cell(s) missing power table: 0
[03/01 20:43:05    636]       # of cell(s) missing leakage table: 0
[03/01 20:43:05    636]       # of MSMV cell(s) missing power_level: 0
[03/01 20:43:05    636]       ----------------------------------------------------------
[03/01 20:43:05    636] 
[03/01 20:43:05    636] 
[03/01 20:43:08    639] Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1252.50MB/1252.50MB)
[03/01 20:43:08    639] 
[03/01 20:43:08    639] Begin Processing User Attributes
[03/01 20:43:08    639] 
[03/01 20:43:08    639] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1252.50MB/1252.50MB)
[03/01 20:43:08    639] 
[03/01 20:43:08    639] Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1252.50MB/1252.50MB)
[03/01 20:43:08    639] 
[03/01 20:43:08    640] *** Finished Leakage Power Optimization (cpu=0:00:47, real=0:00:46, mem=1470.09M, totSessionCpu=0:10:40).
[03/01 20:43:09    640] Extraction called for design 'fullchip' of instances=22327 and nets=24862 using extraction engine 'preRoute' .
[03/01 20:43:09    640] PreRoute RC Extraction called for design fullchip.
[03/01 20:43:09    640] RC Extraction called in multi-corner(2) mode.
[03/01 20:43:09    640] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/01 20:43:09    640] RCMode: PreRoute
[03/01 20:43:09    640]       RC Corner Indexes            0       1   
[03/01 20:43:09    640] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/01 20:43:09    640] Resistance Scaling Factor    : 1.00000 1.00000 
[03/01 20:43:09    640] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/01 20:43:09    640] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/01 20:43:09    640] Shrink Factor                : 1.00000
[03/01 20:43:09    640] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/01 20:43:09    640] Using capacitance table file ...
[03/01 20:43:09    640] Initializing multi-corner capacitance tables ... 
[03/01 20:43:09    640] Initializing multi-corner resistance tables ...
[03/01 20:43:09    640] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1451.605M)
[03/01 20:43:09    640] doiPBLastSyncSlave
[03/01 20:43:09    640] #################################################################################
[03/01 20:43:09    640] # Design Stage: PreRoute
[03/01 20:43:09    640] # Design Name: fullchip
[03/01 20:43:09    640] # Design Mode: 65nm
[03/01 20:43:09    640] # Analysis Mode: MMMC Non-OCV 
[03/01 20:43:09    640] # Parasitics Mode: No SPEF/RCDB
[03/01 20:43:09    640] # Signoff Settings: SI Off 
[03/01 20:43:09    640] #################################################################################
[03/01 20:43:10    641] AAE_INFO: 1 threads acquired from CTE.
[03/01 20:43:10    641] Calculate delays in BcWc mode...
[03/01 20:43:10    641] Topological Sorting (CPU = 0:00:00.1, MEM = 1457.0M, InitMEM = 1453.6M)
[03/01 20:43:13    644] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/01 20:43:13    644] End delay calculation. (MEM=1530.73 CPU=0:00:03.0 REAL=0:00:03.0)
[03/01 20:43:13    644] *** CDM Built up (cpu=0:00:04.0  real=0:00:04.0  mem= 1530.7M) ***
[03/01 20:43:13    645] 
[03/01 20:43:13    645] Begin Power Analysis
[03/01 20:43:13    645] 
[03/01 20:43:14    645]     0.00V	    VSS
[03/01 20:43:14    645]     0.90V	    VDD
[03/01 20:43:14    645] Begin Processing Timing Library for Power Calculation
[03/01 20:43:14    645] 
[03/01 20:43:14    645] Begin Processing Timing Library for Power Calculation
[03/01 20:43:14    645] 
[03/01 20:43:14    645] 
[03/01 20:43:14    645] 
[03/01 20:43:14    645] Begin Processing Power Net/Grid for Power Calculation
[03/01 20:43:14    645] 
[03/01 20:43:14    645] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1237.61MB/1237.61MB)
[03/01 20:43:14    645] 
[03/01 20:43:14    645] Begin Processing Timing Window Data for Power Calculation
[03/01 20:43:14    645] 
[03/01 20:43:14    645] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1237.61MB/1237.61MB)
[03/01 20:43:14    645] 
[03/01 20:43:14    645] Begin Processing User Attributes
[03/01 20:43:14    645] 
[03/01 20:43:14    645] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1237.61MB/1237.61MB)
[03/01 20:43:14    645] 
[03/01 20:43:14    645] Begin Processing Signal Activity
[03/01 20:43:14    645] 
[03/01 20:43:15    646] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1238.33MB/1238.33MB)
[03/01 20:43:15    646] 
[03/01 20:43:15    646] Begin Power Computation
[03/01 20:43:15    646] 
[03/01 20:43:15    646]       ----------------------------------------------------------
[03/01 20:43:15    646]       # of cell(s) missing both power/leakage table: 0
[03/01 20:43:15    646]       # of cell(s) missing power table: 0
[03/01 20:43:15    646]       # of cell(s) missing leakage table: 0
[03/01 20:43:15    646]       # of MSMV cell(s) missing power_level: 0
[03/01 20:43:15    646]       ----------------------------------------------------------
[03/01 20:43:15    646] 
[03/01 20:43:15    646] 
[03/01 20:43:18    649] Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1238.33MB/1238.33MB)
[03/01 20:43:18    649] 
[03/01 20:43:18    649] Begin Processing User Attributes
[03/01 20:43:18    649] 
[03/01 20:43:18    649] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1238.33MB/1238.33MB)
[03/01 20:43:18    649] 
[03/01 20:43:18    649] Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1238.33MB/1238.33MB)
[03/01 20:43:18    649] 
[03/01 20:43:18    649] <optDesign CMD> Restore Using all VT Cells
[03/01 20:43:18    649] Reported timing to dir ./timingReports
[03/01 20:43:18    649] **optDesign ... cpu = 0:08:08, real = 0:08:07, mem = 1473.5M, totSessionCpu=0:10:50 **
[03/01 20:43:18    649] ** Profile ** Start :  cpu=0:00:00.0, mem=1473.5M
[03/01 20:43:18    649] ** Profile ** Other data :  cpu=0:00:00.1, mem=1473.5M
[03/01 20:43:18    650] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1481.5M
[03/01 20:43:19    650] ** Profile ** Total reports :  cpu=0:00:00.6, mem=1473.5M
[03/01 20:43:20    651] ** Profile ** DRVs :  cpu=0:00:00.3, mem=1473.5M
[03/01 20:43:20    651] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.025  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.337%
Routing Overflow: 0.02% H and 0.04% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1473.5M
[03/01 20:43:20    651] **optDesign ... cpu = 0:08:09, real = 0:08:09, mem = 1471.5M, totSessionCpu=0:10:51 **
[03/01 20:43:20    651] *** Finished optDesign ***
[03/01 20:43:20    651] 
[03/01 20:43:20    651] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:08:26 real=  0:08:25)
[03/01 20:43:20    651] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:02.7 real=0:00:02.6)
[03/01 20:43:20    651] 	OPT_RUNTIME:            reclaim (count =  6): (cpu=0:00:51.4 real=0:00:51.3)
[03/01 20:43:20    651] 	OPT_RUNTIME:                ofo (count =  1): (cpu=  0:01:42 real=  0:01:42)
[03/01 20:43:20    651] 	OPT_RUNTIME:            rePlace (count =  2): (cpu=  0:01:35 real=  0:01:35)
[03/01 20:43:20    651] 	OPT_RUNTIME:                tns (count =  2): (cpu=  0:01:15 real=  0:01:15)
[03/01 20:43:20    651] 	OPT_RUNTIME:             tnsOpt (count =  2): (cpu=  0:01:00 real=  0:01:00)
[03/01 20:43:20    651] 	OPT_RUNTIME:          phyUpdate (count =  6): (cpu=0:00:04.0 real=0:00:03.7)
[03/01 20:43:20    651] 	OPT_RUNTIME:                wns (count =  2): (cpu=0:00:59.6 real=0:00:59.5)
[03/01 20:43:20    651] 	OPT_RUNTIME:             wnsOpt (count =  3): (cpu=0:00:44.1 real=0:00:44.1)
[03/01 20:43:20    651] 	OPT_RUNTIME:          postTROpt (count =  2): (cpu=0:00:27.6 real=0:00:27.4)
[03/01 20:43:20    651] 	OPT_RUNTIME:                lkg (count =  1): (cpu=0:00:52.9 real=0:00:52.8)
[03/01 20:43:20    651] Info: pop threads available for lower-level modules during optimization.
[03/01 20:43:20    651] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/01 20:43:20    651] **place_opt_design ... cpu = 0:09:20, real = 0:09:20, mem = 1437.8M **
[03/01 20:43:20    651] *** Finished GigaPlace ***
[03/01 20:43:20    651] 
[03/01 20:43:20    651] *** Summary of all messages that are not suppressed in this session:
[03/01 20:43:20    651] Severity  ID               Count  Summary                                  
[03/01 20:43:20    651] WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
[03/01 20:43:20    651] WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
[03/01 20:43:20    651] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[03/01 20:43:20    651] WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
[03/01 20:43:20    651] WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
[03/01 20:43:20    651] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[03/01 20:43:20    651] *** Message Summary: 10 warning(s), 0 error(s)
[03/01 20:43:20    651] 
[03/01 20:43:20    651] <CMD> addFiller -cell {DCAP DCAP4 DCAP8 DCAP16 DCAP32} -merge true
[03/01 20:43:20    651] #spOpts: N=65 
[03/01 20:43:20    651] Core basic site is core
[03/01 20:43:20    651]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[03/01 20:43:20    651] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/01 20:43:20    651] *INFO: Adding fillers to top-module.
[03/01 20:43:20    651] *INFO:   Added 1547 filler insts (cell DCAP32 / prefix FILLER).
[03/01 20:43:20    651] *INFO:   Added 3506 filler insts (cell DCAP16 / prefix FILLER).
[03/01 20:43:20    651] *INFO:   Added 5799 filler insts (cell DCAP8 / prefix FILLER).
[03/01 20:43:20    651] *INFO:   Added 7121 filler insts (cell DCAP4 / prefix FILLER).
[03/01 20:43:20    651] *INFO:   Added 21717 filler insts (cell DCAP / prefix FILLER).
[03/01 20:43:20    651] *INFO: Total 39690 filler insts added - prefix FILLER (CPU: 0:00:00.6).
[03/01 20:43:20    651] For 39690 new insts, 39690 new pwr-pin connections were made to global net 'VDD'.
[03/01 20:43:20    651] 39690 new gnd-pin connections were made to global net 'VSS'.
[03/01 20:43:20    651] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/01 20:43:20    651] For 62017 new insts, 0 new pwr-pin connection was made to global net 'VDD'.
[03/01 20:43:20    651] 0 new gnd-pin connection was made to global net 'VSS'.
[03/01 20:43:20    651] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/01 20:43:20    651] <CMD> saveDesign placement.enc
[03/01 20:43:20    651] Writing Netlist "placement.enc.dat.tmp/fullchip.v.gz" ...
[03/01 20:43:20    651] Saving AAE Data ...
[03/01 20:43:20    651] Saving preference file placement.enc.dat.tmp/gui.pref.tcl ...
[03/01 20:43:20    651] Saving mode setting ...
[03/01 20:43:20    651] Saving global file ...
[03/01 20:43:21    651] Saving floorplan file ...
[03/01 20:43:21    652] Saving Drc markers ...
[03/01 20:43:21    652] ... No Drc file written since there is no markers found.
[03/01 20:43:21    652] Saving placement file ...
[03/01 20:43:21    652] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=1439.8M) ***
[03/01 20:43:21    652] Saving route file ...
[03/01 20:43:22    652] *** Completed saveRoute (cpu=0:00:00.4 real=0:00:01.0 mem=1440.8M) ***
[03/01 20:43:22    652] Saving DEF file ...
[03/01 20:43:22    652] Saving rc congestion map placement.enc.dat.tmp/fullchip.congmap.gz ...
[03/01 20:43:22    652] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/01 20:43:22    652] 
[03/01 20:43:22    652] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/01 20:43:22    652] 
[03/01 20:43:22    652] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/01 20:43:23    654] Generated self-contained design placement.enc.dat.tmp
[03/01 20:43:23    654] 
[03/01 20:43:23    654] *** Summary of all messages that are not suppressed in this session:
[03/01 20:43:23    654] Severity  ID               Count  Summary                                  
[03/01 20:43:23    654] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/01 20:43:23    654] ERROR     IMPOAX-142           2  %s                                       
[03/01 20:43:23    654] *** Message Summary: 0 warning(s), 3 error(s)
[03/01 20:43:23    654] 
[03/01 20:44:24    666] <CMD> verifyGeometry
[03/01 20:44:24    666]  *** Starting Verify Geometry (MEM: 1452.6) ***
[03/01 20:44:24    666] 
[03/01 20:44:24    666]   VERIFY GEOMETRY ...... Starting Verification
[03/01 20:44:24    666]   VERIFY GEOMETRY ...... Initializing
[03/01 20:44:24    666]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/01 20:44:24    666]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/01 20:44:24    666]                   ...... bin size: 2880
[03/01 20:44:24    666]   VERIFY GEOMETRY ...... SubArea : 1 of 4
[03/01 20:44:27    669] **WARN: (IMPVFG-103):	VERIFY GEOMETRY issue this message when number of violations exceeds the Error Limit or with insufficient memory and disk space. Change the limit to higher number or make sure the disk space before running VERIFY GEOMETRY.Number of violations exceeds the Error Limit [1000]
[03/01 20:44:27    669] VG: elapsed time: 3.00
[03/01 20:44:27    669] Begin Summary ...
[03/01 20:44:27    669]   Cells       : 0
[03/01 20:44:27    669]   SameNet     : 0
[03/01 20:44:27    669]   Wiring      : 0
[03/01 20:44:27    669]   Antenna     : 0
[03/01 20:44:27    669]   Short       : 1000
[03/01 20:44:27    669]   Overlap     : 0
[03/01 20:44:27    669] End Summary
[03/01 20:44:27    669] 
[03/01 20:44:27    669]   Verification Complete : 1000 Viols.  0 Wrngs.
[03/01 20:44:27    669] 
[03/01 20:44:27    669] **********End: VERIFY GEOMETRY**********
[03/01 20:44:27    669]  *** verify geometry (CPU: 0:00:02.9  MEM: 214.7M)
[03/01 20:44:27    669] 
[03/01 20:45:28    683] <CMD> zoomOut
[03/01 20:45:28    683] <CMD> zoomOut
[03/01 20:45:31    684] <CMD> zoomOut
[03/01 20:45:34    685] <CMD> zoomOut
[03/01 20:45:43    687] <CMD> zoomOut
[03/01 20:45:46    687] <CMD> zoomOut
[03/01 20:45:58    690] <CMD> selectMarker 93.2500 163.7500 94.1500 163.8500 3 1 6
[03/01 20:46:00    690] <CMD> deselectAll
[03/01 20:46:00    690] <CMD> selectMarker 93.2500 163.7500 94.1500 163.8500 3 1 6
[03/01 20:46:03    691] <CMD> zoomOut
[03/01 20:47:41    713] <CMD> set_ccopt_property -update_io_latency false
[03/01 20:47:41    713] <CMD> create_ccopt_clock_tree_spec -file ./constraints/fullchip.ccopt
[03/01 20:47:41    713] Creating clock tree spec for modes (timing configs): CON
[03/01 20:47:41    713] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[03/01 20:47:42    714] Analyzing clock structure... 
[03/01 20:47:43    715] Analyzing clock structure done.
[03/01 20:47:43    715] Wrote: ./constraints/fullchip.ccopt
[03/01 20:47:43    715] <CMD> ccopt_design
[03/01 20:47:43    715] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[03/01 20:47:43    715] (ccopt_design): create_ccopt_clock_tree_spec
[03/01 20:47:43    715] Creating clock tree spec for modes (timing configs): CON
[03/01 20:47:43    715] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[03/01 20:47:44    716] Analyzing clock structure... 
[03/01 20:47:44    716] Analyzing clock structure done.
[03/01 20:47:44    716] Extracting original clock gating for clk... 
[03/01 20:47:44    716]   clock_tree clk contains 5024 sinks and 0 clock gates.
[03/01 20:47:44    716]   Extraction for clk complete.
[03/01 20:47:44    716] Extracting original clock gating for clk done.
[03/01 20:47:44    716] Checking clock tree convergence... 
[03/01 20:47:44    716] Checking clock tree convergence done.
[03/01 20:47:44    716] Preferred extra space for top nets is 0
[03/01 20:47:44    716] Preferred extra space for trunk nets is 1
[03/01 20:47:44    716] Preferred extra space for leaf nets is 1
[03/01 20:47:44    716] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[03/01 20:47:44    716] Set place::cacheFPlanSiteMark to 1
[03/01 20:47:44    716] Using CCOpt effort low.
[03/01 20:47:44    716] #spOpts: N=65 
[03/01 20:47:44    716] Core basic site is core
[03/01 20:47:44    716] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/01 20:47:44    716] Begin checking placement ... (start mem=1652.8M, init mem=1652.8M)
[03/01 20:47:44    716] *info: Placed = 62017         
[03/01 20:47:44    716] *info: Unplaced = 0           
[03/01 20:47:44    716] Placement Density:98.91%(191921/194039)
[03/01 20:47:44    716] Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1652.8M)
[03/01 20:47:44    716] Validating CTS configuration... 
[03/01 20:47:44    716]   Non-default CCOpt properties:
[03/01 20:47:44    716]   preferred_extra_space is set for at least one key
[03/01 20:47:44    716]   route_type is set for at least one key
[03/01 20:47:44    716]   update_io_latency: 0 (default: true)
[03/01 20:47:44    716] setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
[03/01 20:47:44    716] #spOpts: N=65 
[03/01 20:47:44    716] Core basic site is core
[03/01 20:47:44    716] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/01 20:47:44    716]   Route type trimming info:
[03/01 20:47:44    716]     No route type modifications were made.
[03/01 20:47:44    716]   Clock tree balancer configuration for clock_tree clk:
[03/01 20:47:44    716]   Non-default CCOpt properties for clock tree clk:
[03/01 20:47:44    716]     route_type (leaf): default_route_type_leaf (default: default)
[03/01 20:47:44    716]     route_type (trunk): default_route_type_nonleaf (default: default)
[03/01 20:47:44    716]     route_type (top): default_route_type_nonleaf (default: default)
[03/01 20:47:44    716]   For power_domain auto-default and effective power_domain auto-default:
[03/01 20:47:44    716]     Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/01 20:47:44    716]     Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/01 20:47:44    716]     Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[03/01 20:47:44    716]     Unblocked area available for placement of any clock cells in power_domain auto-default: 212058.560um^2
[03/01 20:47:44    716]   Top Routing info:
[03/01 20:47:44    716]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/01 20:47:44    716]     Unshielded; Mask Constraint: 0.
[03/01 20:47:44    716]   Trunk Routing info:
[03/01 20:47:44    716]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/01 20:47:44    716]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/01 20:47:44    716]   Leaf Routing info:
[03/01 20:47:44    716]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/01 20:47:44    716]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/01 20:47:44    716]   Rebuilding timing graph... 
[03/01 20:47:45    717]   Rebuilding timing graph done.
[03/01 20:47:45    717]   For timing_corner WC:setup, late:
[03/01 20:47:45    717]     Slew time target (leaf):    0.105ns
[03/01 20:47:45    717]     Slew time target (trunk):   0.105ns
[03/01 20:47:45    717]     Slew time target (top):     0.105ns
[03/01 20:47:45    717]     Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
[03/01 20:47:45    717]     Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
[03/01 20:47:45    717]   Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
[03/01 20:47:45    717]     Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
[03/01 20:47:46    718]     Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
[03/01 20:47:46    718]     Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
[03/01 20:47:46    718]   Info: CCOpt is analyzing the delay of a net driven by CKBD16/Z using a timing arc from cell CKBD16
[03/01 20:47:46    718]   Info: CCOpt is analyzing the delay of a net driven by CKND12/ZN using a timing arc from cell CKND12
[03/01 20:47:46    718]   Info: CCOpt is analyzing the delay of a net driven by CKLNQD16/Q using a timing arc from cell CKLNQD16
[03/01 20:47:46    718]   Clock tree balancer configuration for skew_group clk/CON:
[03/01 20:47:46    718]     Sources:                     pin clk
[03/01 20:47:46    718]     Total number of sinks:       5024
[03/01 20:47:46    718]     Delay constrained sinks:     5024
[03/01 20:47:46    718]     Non-leaf sinks:              0
[03/01 20:47:46    718]     Ignore pins:                 0
[03/01 20:47:46    718]    Timing corner WC:setup.late:
[03/01 20:47:46    718]     Skew target:                 0.057ns
[03/01 20:47:46    718]   
[03/01 20:47:46    718]   Via Selection for Estimated Routes (rule default):
[03/01 20:47:46    718]   
[03/01 20:47:46    718]   ----------------------------------------------------------------
[03/01 20:47:46    718]   Layer    Via Cell        Res.     Cap.     RC       Top of Stack
[03/01 20:47:46    718]   Range                    (Ohm)    (fF)     (fs)     Only
[03/01 20:47:46    718]   ----------------------------------------------------------------
[03/01 20:47:46    718]   M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
[03/01 20:47:46    718]   M2-M3    VIA23_1cut      1.500    0.030    0.046    false
[03/01 20:47:46    718]   M3-M4    VIA34_1cut      1.500    0.030    0.046    false
[03/01 20:47:46    718]   M4-M5    VIA45_1cut      1.500    0.030    0.046    false
[03/01 20:47:46    718]   M5-M6    VIA56_1cut      1.500    0.028    0.043    false
[03/01 20:47:46    718]   M6-M7    VIA67_1cut      0.220    0.099    0.022    false
[03/01 20:47:46    718]   M7-M8    VIA78_1cut      0.220    0.119    0.026    false
[03/01 20:47:46    718]   ----------------------------------------------------------------
[03/01 20:47:46    718]   
[03/01 20:47:46    718] Validating CTS configuration done.
[03/01 20:47:46    718] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[03/01 20:47:46    718]  * CCOpt property update_io_latency is false
[03/01 20:47:46    718] 
[03/01 20:47:46    718] All good
[03/01 20:47:46    718] Executing ccopt post-processing.
[03/01 20:47:46    718] Synthesizing clock trees with CCOpt...
[03/01 20:47:46    718] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/01 20:47:46    718] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/01 20:47:46    718] [PSP] Started earlyGlobalRoute kernel
[03/01 20:47:46    718] [PSP] Initial Peak syMemory usage = 1527.0 MB
[03/01 20:47:46    718] (I)       Reading DB...
[03/01 20:47:46    718] (I)       congestionReportName   : 
[03/01 20:47:46    718] (I)       buildTerm2TermWires    : 1
[03/01 20:47:46    718] (I)       doTrackAssignment      : 1
[03/01 20:47:46    718] (I)       dumpBookshelfFiles     : 0
[03/01 20:47:46    718] (I)       numThreads             : 1
[03/01 20:47:46    718] [NR-eagl] honorMsvRouteConstraint: false
[03/01 20:47:46    718] (I)       honorPin               : false
[03/01 20:47:46    718] (I)       honorPinGuide          : true
[03/01 20:47:46    718] (I)       honorPartition         : false
[03/01 20:47:46    718] (I)       allowPartitionCrossover: false
[03/01 20:47:46    718] (I)       honorSingleEntry       : true
[03/01 20:47:46    718] (I)       honorSingleEntryStrong : true
[03/01 20:47:46    718] (I)       handleViaSpacingRule   : false
[03/01 20:47:46    718] (I)       PDConstraint           : none
[03/01 20:47:46    718] (I)       expBetterNDRHandling   : false
[03/01 20:47:46    718] [NR-eagl] honorClockSpecNDR      : 0
[03/01 20:47:46    718] (I)       routingEffortLevel     : 3
[03/01 20:47:46    718] [NR-eagl] minRouteLayer          : 2
[03/01 20:47:46    718] [NR-eagl] maxRouteLayer          : 4
[03/01 20:47:46    718] (I)       numRowsPerGCell        : 1
[03/01 20:47:46    718] (I)       speedUpLargeDesign     : 0
[03/01 20:47:46    718] (I)       speedUpBlkViolationClean: 0
[03/01 20:47:46    718] (I)       multiThreadingTA       : 0
[03/01 20:47:46    718] (I)       blockedPinEscape       : 1
[03/01 20:47:46    718] (I)       blkAwareLayerSwitching : 0
[03/01 20:47:46    718] (I)       betterClockWireModeling: 1
[03/01 20:47:46    718] (I)       punchThroughDistance   : 500.00
[03/01 20:47:46    718] (I)       scenicBound            : 1.15
[03/01 20:47:46    718] (I)       maxScenicToAvoidBlk    : 100.00
[03/01 20:47:46    718] (I)       source-to-sink ratio   : 0.00
[03/01 20:47:46    718] (I)       targetCongestionRatioH : 1.00
[03/01 20:47:46    718] (I)       targetCongestionRatioV : 1.00
[03/01 20:47:46    718] (I)       layerCongestionRatio   : 0.70
[03/01 20:47:46    718] (I)       m1CongestionRatio      : 0.10
[03/01 20:47:46    718] (I)       m2m3CongestionRatio    : 0.70
[03/01 20:47:46    718] (I)       localRouteEffort       : 1.00
[03/01 20:47:46    718] (I)       numSitesBlockedByOneVia: 8.00
[03/01 20:47:46    718] (I)       supplyScaleFactorH     : 1.00
[03/01 20:47:46    718] (I)       supplyScaleFactorV     : 1.00
[03/01 20:47:46    718] (I)       highlight3DOverflowFactor: 0.00
[03/01 20:47:46    718] (I)       doubleCutViaModelingRatio: 0.00
[03/01 20:47:46    718] (I)       blockTrack             : 
[03/01 20:47:46    718] (I)       readTROption           : true
[03/01 20:47:46    718] (I)       extraSpacingBothSide   : false
[03/01 20:47:46    718] [NR-eagl] numTracksPerClockWire  : 0
[03/01 20:47:46    718] (I)       routeSelectedNetsOnly  : false
[03/01 20:47:46    718] (I)       before initializing RouteDB syMemory usage = 1527.0 MB
[03/01 20:47:46    718] (I)       starting read tracks
[03/01 20:47:46    718] (I)       build grid graph
[03/01 20:47:46    718] (I)       build grid graph start
[03/01 20:47:46    718] [NR-eagl] Layer1 has no routable track
[03/01 20:47:46    718] [NR-eagl] Layer2 has single uniform track structure
[03/01 20:47:46    718] [NR-eagl] Layer3 has single uniform track structure
[03/01 20:47:46    718] [NR-eagl] Layer4 has single uniform track structure
[03/01 20:47:46    718] (I)       build grid graph end
[03/01 20:47:46    718] (I)       Layer1   numNetMinLayer=24737
[03/01 20:47:46    718] (I)       Layer2   numNetMinLayer=0
[03/01 20:47:46    718] (I)       Layer3   numNetMinLayer=0
[03/01 20:47:46    718] (I)       Layer4   numNetMinLayer=0
[03/01 20:47:46    718] (I)       numViaLayers=3
[03/01 20:47:46    718] (I)       end build via table
[03/01 20:47:46    718] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=7992 numBumpBlks=0 numBoundaryFakeBlks=0
[03/01 20:47:46    718] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/01 20:47:46    718] (I)       readDataFromPlaceDB
[03/01 20:47:46    718] (I)       Read net information..
[03/01 20:47:46    718] [NR-eagl] Read numTotalNets=24737  numIgnoredNets=0
[03/01 20:47:46    718] (I)       Read testcase time = 0.000 seconds
[03/01 20:47:46    718] 
[03/01 20:47:46    718] (I)       totalPins=86500  totalGlobalPin=85221 (98.52%)
[03/01 20:47:46    718] (I)       Model blockage into capacity
[03/01 20:47:46    718] (I)       Read numBlocks=7992  numPreroutedWires=0  numCapScreens=0
[03/01 20:47:46    718] (I)       blocked area on Layer1 : 0  (0.00%)
[03/01 20:47:46    718] (I)       blocked area on Layer2 : 47308032000  (5.58%)
[03/01 20:47:46    718] (I)       blocked area on Layer3 : 15888400000  (1.87%)
[03/01 20:47:46    718] (I)       blocked area on Layer4 : 125936360000  (14.85%)
[03/01 20:47:46    718] (I)       Modeling time = 0.020 seconds
[03/01 20:47:46    718] 
[03/01 20:47:46    718] (I)       Number of ignored nets = 0
[03/01 20:47:46    718] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/01 20:47:46    718] (I)       Number of clock nets = 1.  Ignored: No
[03/01 20:47:46    718] (I)       Number of analog nets = 0.  Ignored: Yes
[03/01 20:47:46    718] (I)       Number of special nets = 0.  Ignored: Yes
[03/01 20:47:46    718] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/01 20:47:46    718] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/01 20:47:46    718] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/01 20:47:46    718] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/01 20:47:46    718] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/01 20:47:46    718] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/01 20:47:46    718] (I)       Before initializing earlyGlobalRoute syMemory usage = 1527.0 MB
[03/01 20:47:46    718] (I)       Layer1  viaCost=300.00
[03/01 20:47:46    718] (I)       Layer2  viaCost=100.00
[03/01 20:47:46    718] (I)       Layer3  viaCost=100.00
[03/01 20:47:46    718] (I)       ---------------------Grid Graph Info--------------------
[03/01 20:47:46    718] (I)       routing area        :  (0, 0) - (923600, 918400)
[03/01 20:47:46    718] (I)       core area           :  (20000, 20000) - (903600, 898400)
[03/01 20:47:46    718] (I)       Site Width          :   400  (dbu)
[03/01 20:47:46    718] (I)       Row Height          :  3600  (dbu)
[03/01 20:47:46    718] (I)       GCell Width         :  3600  (dbu)
[03/01 20:47:46    718] (I)       GCell Height        :  3600  (dbu)
[03/01 20:47:46    718] (I)       grid                :   256   255     4
[03/01 20:47:46    718] (I)       vertical capacity   :     0  3600     0  3600
[03/01 20:47:46    718] (I)       horizontal capacity :     0     0  3600     0
[03/01 20:47:46    718] (I)       Default wire width  :   180   200   200   200
[03/01 20:47:46    718] (I)       Default wire space  :   180   200   200   200
[03/01 20:47:46    718] (I)       Default pitch size  :   360   400   400   400
[03/01 20:47:46    718] (I)       First Track Coord   :     0   200   400   200
[03/01 20:47:46    718] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00
[03/01 20:47:46    718] (I)       Total num of tracks :     0  2309  2295  2309
[03/01 20:47:46    718] (I)       Num of masks        :     1     1     1     1
[03/01 20:47:46    718] (I)       --------------------------------------------------------
[03/01 20:47:46    718] 
[03/01 20:47:46    718] [NR-eagl] ============ Routing rule table ============
[03/01 20:47:46    718] [NR-eagl] Rule id 0. Nets 24737 
[03/01 20:47:46    718] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/01 20:47:46    718] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[03/01 20:47:46    718] [NR-eagl] ========================================
[03/01 20:47:46    718] [NR-eagl] 
[03/01 20:47:46    718] (I)       After initializing earlyGlobalRoute syMemory usage = 1527.0 MB
[03/01 20:47:46    718] (I)       Loading and dumping file time : 0.23 seconds
[03/01 20:47:46    718] (I)       ============= Initialization =============
[03/01 20:47:46    718] (I)       total 2D Cap : 1623172 = (572477 H, 1050695 V)
[03/01 20:47:46    718] [NR-eagl] Layer group 1: route 24737 net(s) in layer range [2, 4]
[03/01 20:47:46    718] (I)       ============  Phase 1a Route ============
[03/01 20:47:46    718] (I)       Phase 1a runs 0.07 seconds
[03/01 20:47:46    718] (I)       blkAvoiding Routing :  time=0.02  numBlkSegs=1
[03/01 20:47:46    718] (I)       Usage: 300059 = (130337 H, 169722 V) = (22.77% H, 16.15% V) = (2.346e+05um H, 3.055e+05um V)
[03/01 20:47:46    718] (I)       
[03/01 20:47:46    718] (I)       ============  Phase 1b Route ============
[03/01 20:47:46    718] (I)       Phase 1b runs 0.02 seconds
[03/01 20:47:46    718] (I)       Usage: 300149 = (130403 H, 169746 V) = (22.78% H, 16.16% V) = (2.347e+05um H, 3.055e+05um V)
[03/01 20:47:46    718] (I)       
[03/01 20:47:46    718] (I)       earlyGlobalRoute overflow of layer group 1: 0.05% H + 0.12% V. EstWL: 5.402682e+05um
[03/01 20:47:46    718] (I)       ============  Phase 1c Route ============
[03/01 20:47:46    718] (I)       Level2 Grid: 52 x 51
[03/01 20:47:46    718] (I)       Phase 1c runs 0.01 seconds
[03/01 20:47:46    718] (I)       Usage: 300149 = (130403 H, 169746 V) = (22.78% H, 16.16% V) = (2.347e+05um H, 3.055e+05um V)
[03/01 20:47:46    718] (I)       
[03/01 20:47:46    718] (I)       ============  Phase 1d Route ============
[03/01 20:47:46    718] (I)       Phase 1d runs 0.01 seconds
[03/01 20:47:46    718] (I)       Usage: 300201 = (130437 H, 169764 V) = (22.78% H, 16.16% V) = (2.348e+05um H, 3.056e+05um V)
[03/01 20:47:46    718] (I)       
[03/01 20:47:46    718] (I)       ============  Phase 1e Route ============
[03/01 20:47:46    718] (I)       Phase 1e runs 0.00 seconds
[03/01 20:47:46    718] (I)       Usage: 300201 = (130437 H, 169764 V) = (22.78% H, 16.16% V) = (2.348e+05um H, 3.056e+05um V)
[03/01 20:47:46    718] (I)       
[03/01 20:47:46    718] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.05% V. EstWL: 5.403618e+05um
[03/01 20:47:46    718] [NR-eagl] 
[03/01 20:47:46    718] (I)       ============  Phase 1l Route ============
[03/01 20:47:46    718] (I)       dpBasedLA: time=0.05  totalOF=1226  totalVia=163391  totalWL=300181  total(Via+WL)=463572 
[03/01 20:47:46    718] (I)       Total Global Routing Runtime: 0.28 seconds
[03/01 20:47:46    718] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.04% V
[03/01 20:47:46    718] [NR-eagl] Overflow after earlyGlobalRoute 0.02% H + 0.04% V
[03/01 20:47:46    718] (I)       
[03/01 20:47:46    718] (I)       ============= track Assignment ============
[03/01 20:47:46    718] (I)       extract Global 3D Wires
[03/01 20:47:46    718] (I)       Extract Global WL : time=0.01
[03/01 20:47:46    718] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/01 20:47:46    718] (I)       Initialization real time=0.01 seconds
[03/01 20:47:47    719] (I)       Kernel real time=0.30 seconds
[03/01 20:47:47    719] (I)       End Greedy Track Assignment
[03/01 20:47:47    719] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 86259
[03/01 20:47:47    719] [NR-eagl] Layer2(M2)(V) length: 2.254227e+05um, number of vias: 126062
[03/01 20:47:47    719] [NR-eagl] Layer3(M3)(H) length: 2.402617e+05um, number of vias: 5032
[03/01 20:47:47    719] [NR-eagl] Layer4(M4)(V) length: 8.800246e+04um, number of vias: 0
[03/01 20:47:47    719] [NR-eagl] Total length: 5.536868e+05um, number of vias: 217353
[03/01 20:47:47    719] [NR-eagl] End Peak syMemory usage = 1469.8 MB
[03/01 20:47:47    719] [NR-eagl] Early Global Router Kernel+IO runtime : 1.00 seconds
[03/01 20:47:47    719] setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
[03/01 20:47:47    719] #spOpts: N=65 
[03/01 20:47:47    719] Core basic site is core
[03/01 20:47:47    719] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/01 20:47:47    719] Validating CTS configuration... 
[03/01 20:47:47    719]   Non-default CCOpt properties:
[03/01 20:47:47    719]   cts_merge_clock_gates is set for at least one key
[03/01 20:47:47    719]   cts_merge_clock_logic is set for at least one key
[03/01 20:47:47    719]   preferred_extra_space is set for at least one key
[03/01 20:47:47    719]   route_type is set for at least one key
[03/01 20:47:47    719]   update_io_latency: 0 (default: true)
[03/01 20:47:47    719]   Route type trimming info:
[03/01 20:47:47    719]     No route type modifications were made.
[03/01 20:47:47    719]   Clock tree balancer configuration for clock_tree clk:
[03/01 20:47:47    719]   Non-default CCOpt properties for clock tree clk:
[03/01 20:47:47    719]     cts_merge_clock_gates: true (default: false)
[03/01 20:47:47    719]     cts_merge_clock_logic: true (default: false)
[03/01 20:47:47    719]     route_type (leaf): default_route_type_leaf (default: default)
[03/01 20:47:47    719]     route_type (trunk): default_route_type_nonleaf (default: default)
[03/01 20:47:47    719]     route_type (top): default_route_type_nonleaf (default: default)
[03/01 20:47:47    719]   For power_domain auto-default and effective power_domain auto-default:
[03/01 20:47:47    719]     Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/01 20:47:47    719]     Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/01 20:47:47    719]     Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[03/01 20:47:47    719]     Unblocked area available for placement of any clock cells in power_domain auto-default: 212058.560um^2
[03/01 20:47:47    719]   Top Routing info:
[03/01 20:47:47    719]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/01 20:47:47    719]     Unshielded; Mask Constraint: 0.
[03/01 20:47:47    719]   Trunk Routing info:
[03/01 20:47:47    719]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/01 20:47:47    719]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/01 20:47:47    719]   Leaf Routing info:
[03/01 20:47:47    719]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/01 20:47:47    719]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/01 20:47:47    719] Updating RC grid for preRoute extraction ...
[03/01 20:47:47    719] Initializing multi-corner capacitance tables ... 
[03/01 20:47:47    719] Initializing multi-corner resistance tables ...
[03/01 20:47:47    719]   Rebuilding timing graph... 
[03/01 20:47:47    719]   Rebuilding timing graph done.
[03/01 20:47:47    719]   For timing_corner WC:setup, late:
[03/01 20:47:47    719]     Slew time target (leaf):    0.105ns
[03/01 20:47:47    719]     Slew time target (trunk):   0.105ns
[03/01 20:47:47    719]     Slew time target (top):     0.105ns
[03/01 20:47:47    719]     Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
[03/01 20:47:47    719]     Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
[03/01 20:47:47    719]   Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
[03/01 20:47:47    720]     Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
[03/01 20:47:48    720]     Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
[03/01 20:47:48    720]     Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
[03/01 20:47:48    720]   Clock tree balancer configuration for skew_group clk/CON:
[03/01 20:47:48    720]     Sources:                     pin clk
[03/01 20:47:48    720]     Total number of sinks:       5024
[03/01 20:47:48    720]     Delay constrained sinks:     5024
[03/01 20:47:48    720]     Non-leaf sinks:              0
[03/01 20:47:48    720]     Ignore pins:                 0
[03/01 20:47:48    720]    Timing corner WC:setup.late:
[03/01 20:47:48    720]     Skew target:                 0.057ns
[03/01 20:47:48    720]   
[03/01 20:47:48    720]   Via Selection for Estimated Routes (rule default):
[03/01 20:47:48    720]   
[03/01 20:47:48    720]   ----------------------------------------------------------------
[03/01 20:47:48    720]   Layer    Via Cell        Res.     Cap.     RC       Top of Stack
[03/01 20:47:48    720]   Range                    (Ohm)    (fF)     (fs)     Only
[03/01 20:47:48    720]   ----------------------------------------------------------------
[03/01 20:47:48    720]   M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
[03/01 20:47:48    720]   M2-M3    VIA23_1cut      1.500    0.030    0.046    false
[03/01 20:47:48    720]   M3-M4    VIA34_1cut      1.500    0.030    0.046    false
[03/01 20:47:48    720]   M4-M5    VIA45_1cut      1.500    0.030    0.046    false
[03/01 20:47:48    720]   M5-M6    VIA56_1cut      1.500    0.028    0.043    false
[03/01 20:47:48    720]   M6-M7    VIA67_1cut      0.220    0.099    0.022    false
[03/01 20:47:48    720]   M7-M8    VIA78_1cut      0.220    0.119    0.026    false
[03/01 20:47:48    720]   ----------------------------------------------------------------
[03/01 20:47:48    720]   
[03/01 20:47:48    720] Validating CTS configuration done.
[03/01 20:47:48    720] Adding driver cell for primary IO roots...
[03/01 20:47:48    720] Maximizing clock DAG abstraction... 
[03/01 20:47:48    720] Maximizing clock DAG abstraction done.
[03/01 20:47:48    720] Synthesizing clock trees... #spOpts: N=65 
[03/01 20:47:48    720] 
[03/01 20:47:48    720]   Merging duplicate siblings in DAG... 
[03/01 20:47:48    720]     Resynthesising clock tree into netlist... 
[03/01 20:47:48    720]     Resynthesising clock tree into netlist done.
[03/01 20:47:48    720]     Summary of the merge of duplicate siblings
[03/01 20:47:48    720]     
[03/01 20:47:48    720]     ----------------------------------------------------------
[03/01 20:47:48    720]     Description                          Number of occurrences
[03/01 20:47:48    720]     ----------------------------------------------------------
[03/01 20:47:48    720]     Total clock gates                              0
[03/01 20:47:48    720]     Globally unique enables                        0
[03/01 20:47:48    720]     Potentially mergeable clock gates              0
[03/01 20:47:48    720]     Actually merged                                0
[03/01 20:47:48    720]     ----------------------------------------------------------
[03/01 20:47:48    720]     
[03/01 20:47:48    720]     
[03/01 20:47:48    720]     Disconnecting clock tree from netlist... 
[03/01 20:47:48    720]     Disconnecting clock tree from netlist done.
[03/01 20:47:48    720]   Merging duplicate siblings in DAG done.
[03/01 20:47:48    720]   Clustering... 
[03/01 20:47:48    720]     Clock DAG stats before clustering:
[03/01 20:47:48    720]       cell counts    : b=0, i=0, cg=0, l=0, total=0
[03/01 20:47:48    720]       cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/01 20:47:48    720]     Clustering clock_tree clk... 
[03/01 20:47:48    720]       Creating channel graph for ccopt_3_8... 
[03/01 20:47:48    720]       Creating channel graph for ccopt_3_8 done.
[03/01 20:47:48    720]       Creating channel graph for ccopt_3_4_available_3_8... 
[03/01 20:47:48    720]       Creating channel graph for ccopt_3_4_available_3_8 done.
[03/01 20:47:48    720]       Rebuilding timing graph... 
[03/01 20:47:48    721]       Rebuilding timing graph done.
[03/01 20:47:52    725]     Clustering clock_tree clk done.
[03/01 20:47:52    725]     Clock DAG stats after bottom-up phase:
[03/01 20:47:52    725]       cell counts    : b=86, i=0, cg=0, l=0, total=86
[03/01 20:47:52    725]       cell areas     : b=866.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=866.880um^2
[03/01 20:47:52    725]     Legalizing clock trees... 
[03/01 20:47:52    725]       Resynthesising clock tree into netlist... 
[03/01 20:47:53    725]       Resynthesising clock tree into netlist done.
[03/01 20:47:53    725] #spOpts: N=65 
[03/01 20:47:53    725] *** Starting refinePlace (0:12:06 mem=1527.0M) ***
[03/01 20:47:53    725] Total net bbox length = 4.500e+05 (1.905e+05 2.594e+05) (ext = 2.370e+04)
[03/01 20:47:53    725] Starting refinePlace ...
[03/01 20:47:53    725] **ERROR: (IMPSP-2002):	Density too high (99.4%), stopping detail placement.
[03/01 20:47:53    725] Type 'man IMPSP-2002' for more detail.
[03/01 20:47:53    725] Total net bbox length = 4.500e+05 (1.905e+05 2.594e+05) (ext = 2.370e+04)
[03/01 20:47:53    725] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1527.0MB
[03/01 20:47:53    725] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1527.0MB) @(0:12:06 - 0:12:06).
[03/01 20:47:53    725] *** Finished refinePlace (0:12:06 mem=1527.0M) ***
[03/01 20:47:53    725] #spOpts: N=65 
[03/01 20:47:53    725]       Disconnecting clock tree from netlist... 
[03/01 20:47:53    725]       Disconnecting clock tree from netlist done.
[03/01 20:47:53    725] #spOpts: N=65 
[03/01 20:47:53    725]       Rebuilding timing graph... 
[03/01 20:47:53    726]       Rebuilding timing graph done.
[03/01 20:47:54    726]       
[03/01 20:47:54    726]       Clock tree legalization - Histogram:
[03/01 20:47:54    726]       ====================================
[03/01 20:47:54    726]       
[03/01 20:47:54    726]       --------------------------------
[03/01 20:47:54    726]       Movement (um)    Number of cells
[03/01 20:47:54    726]       --------------------------------
[03/01 20:47:54    726]       [2.75,3.215)            1
[03/01 20:47:54    726]       [3.215,3.68)            7
[03/01 20:47:54    726]       [3.68,4.145)            0
[03/01 20:47:54    726]       [4.145,4.61)            1
[03/01 20:47:54    726]       [4.61,5.075)            0
[03/01 20:47:54    726]       [5.075,5.54)            1
[03/01 20:47:54    726]       [5.54,6.005)            1
[03/01 20:47:54    726]       [6.005,6.47)            1
[03/01 20:47:54    726]       [6.47,6.935)            0
[03/01 20:47:54    726]       [6.935,7.4)             2
[03/01 20:47:54    726]       --------------------------------
[03/01 20:47:54    726]       
[03/01 20:47:54    726]       
[03/01 20:47:54    726]       Clock tree legalization - Top 10 Movements:
[03/01 20:47:54    726]       ===========================================
[03/01 20:47:54    726]       
[03/01 20:47:54    726]       --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/01 20:47:54    726]       Movement (um)    Desired              Achieved             Node
[03/01 20:47:54    726]                        location             location             
[03/01 20:47:54    726]       --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/01 20:47:54    726]           7.4          (133.507,106.118)    (129.708,102.517)    ccl clock buffer, uid:A16da1 (a lib_cell CKBD16) at (127.200,101.800), in power domain auto-default
[03/01 20:47:54    726]           7.2          (321.707,232.118)    (321.707,224.917)    ccl clock buffer, uid:A16fd8 (a lib_cell CKBD16) at (319.200,224.200), in power domain auto-default
[03/01 20:47:54    726]           6.35         (133.507,106.118)    (134.093,111.882)    ccl clock buffer, uid:A1703e (a lib_cell CKBD16) at (131.000,110.800), in power domain auto-default
[03/01 20:47:54    726]           6            (134.093,144.282)    (136.493,140.683)    ccl clock buffer, uid:A16da9 (a lib_cell CKBD16) at (133.400,139.600), in power domain auto-default
[03/01 20:47:54    726]           5.2          (234.093,320.683)    (232.493,324.283)    ccl clock buffer, uid:A16fd3 (a lib_cell CKBD16) at (229.400,323.200), in power domain auto-default
[03/01 20:47:54    726]           4.2          (109.308,282.517)    (109.907,286.118)    ccl clock buffer, uid:A16e6a (a lib_cell CKBD16) at (107.400,285.400), in power domain auto-default
[03/01 20:47:54    726]           3.6          (63.092,277.483)     (63.092,273.882)     ccl clock buffer, uid:A16e6d (a lib_cell CKBD16) at (60.000,272.800), in power domain auto-default
[03/01 20:47:54    726]           3.6          (209.907,106.118)    (209.907,102.517)    ccl clock buffer, uid:A16da3 (a lib_cell CKBD16) at (207.400,101.800), in power domain auto-default
[03/01 20:47:54    726]           3.6          (140.292,140.683)    (140.292,137.083)    ccl clock buffer, uid:A16dac (a lib_cell CKBD16) at (137.200,136.000), in power domain auto-default
[03/01 20:47:54    726]           3.6          (323.692,230.683)    (323.692,234.282)    ccl clock buffer, uid:A16f61 (a lib_cell CKBD16) at (320.600,233.200), in power domain auto-default
[03/01 20:47:54    726]       --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/01 20:47:54    726]       
[03/01 20:47:54    726]     Legalizing clock trees done.
[03/01 20:47:54    726]     Clock DAG stats after 'Clustering':
[03/01 20:47:54    726]       cell counts    : b=86, i=0, cg=0, l=0, total=86
[03/01 20:47:54    726]       cell areas     : b=866.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=866.880um^2
[03/01 20:47:54    726]       gate capacitance : top=0.000pF, trunk=0.473pF, leaf=4.206pF, total=4.679pF
[03/01 20:47:54    726]       wire capacitance : top=0.000pF, trunk=0.462pF, leaf=4.118pF, total=4.581pF
[03/01 20:47:54    726]       wire lengths   : top=0.000um, trunk=3058.787um, leaf=22828.240um, total=25887.027um
[03/01 20:47:54    726]       sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/01 20:47:54    726]     Clock DAG net violations after 'Clustering':none
[03/01 20:47:54    726]     Clock tree state after 'Clustering':
[03/01 20:47:54    726]       clock_tree clk: worst slew is leaf(0.103),trunk(0.087),top(nil), margined worst slew is leaf(0.103),trunk(0.087),top(nil)
[03/01 20:47:54    726]       skew_group clk/CON: insertion delay [min=0.206, max=0.269, avg=0.248, sd=0.011], skew [0.063 vs 0.057*, 99.8% {0.219, 0.248, 0.269}] (wid=0.034 ws=0.027) (gid=0.248 gs=0.062)
[03/01 20:47:54    726]     Clock network insertion delays are now [0.206ns, 0.269ns] average 0.248ns std.dev 0.011ns
[03/01 20:47:54    726]   Clustering done.
[03/01 20:47:54    726]   Resynthesising clock tree into netlist... 
[03/01 20:47:54    727]   Resynthesising clock tree into netlist done.
[03/01 20:47:54    727]   Updating congestion map to accurately time the clock tree... 
[03/01 20:47:55    727]     Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=62103 and nets=28942 using extraction engine 'preRoute' .
[03/01 20:47:55    727] PreRoute RC Extraction called for design fullchip.
[03/01 20:47:55    727] RC Extraction called in multi-corner(2) mode.
[03/01 20:47:55    727] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/01 20:47:55    727] RCMode: PreRoute
[03/01 20:47:55    727]       RC Corner Indexes            0       1   
[03/01 20:47:55    727] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/01 20:47:55    727] Resistance Scaling Factor    : 1.00000 1.00000 
[03/01 20:47:55    727] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/01 20:47:55    727] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/01 20:47:55    727] Shrink Factor                : 1.00000
[03/01 20:47:55    727] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/01 20:47:55    727] Using capacitance table file ...
[03/01 20:47:55    727] Updating RC grid for preRoute extraction ...
[03/01 20:47:55    727] Initializing multi-corner capacitance tables ... 
[03/01 20:47:55    727] Initializing multi-corner resistance tables ...
[03/01 20:47:55    727] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1461.793M)
[03/01 20:47:55    727] 
[03/01 20:47:55    727]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/01 20:47:55    727]   Updating congestion map to accurately time the clock tree done.
[03/01 20:47:55    727]   Disconnecting clock tree from netlist... 
[03/01 20:47:55    727]   Disconnecting clock tree from netlist done.
[03/01 20:47:55    727]   Rebuilding timing graph... 
[03/01 20:47:55    727]   Rebuilding timing graph done.
[03/01 20:47:55    728]   Rebuilding timing graph Clock DAG stats After congestion update:
[03/01 20:47:55    728]   Rebuilding timing graph   cell counts    : b=86, i=0, cg=0, l=0, total=86
[03/01 20:47:55    728]   Rebuilding timing graph   cell areas     : b=866.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=866.880um^2
[03/01 20:47:55    728]   Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.473pF, leaf=4.206pF, total=4.679pF
[03/01 20:47:55    728]   Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.466pF, leaf=4.139pF, total=4.605pF
[03/01 20:47:55    728]   Rebuilding timing graph   wire lengths   : top=0.000um, trunk=3058.787um, leaf=22828.240um, total=25887.027um
[03/01 20:47:55    728]   Rebuilding timing graph   sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/01 20:47:55    728]   Rebuilding timing graph Clock DAG net violations After congestion update:none
[03/01 20:47:55    728]   Clock tree state After congestion update:
[03/01 20:47:55    728]     clock_tree clk: worst slew is leaf(0.104),trunk(0.087),top(nil), margined worst slew is leaf(0.104),trunk(0.087),top(nil)
[03/01 20:47:56    728]     skew_group clk/CON: insertion delay [min=0.206, max=0.269, avg=0.248, sd=0.011], skew [0.063 vs 0.057*, 99.8% {0.220, 0.248, 0.269}] (wid=0.034 ws=0.027) (gid=0.249 gs=0.062)
[03/01 20:47:56    728]   Clock network insertion delays are now [0.206ns, 0.269ns] average 0.248ns std.dev 0.011ns
[03/01 20:47:56    728]   Fixing clock tree slew time and max cap violations... 
[03/01 20:47:56    728]     Fixing clock tree overload: 
[03/01 20:47:56    728]     Fixing clock tree overload: .
[03/01 20:47:56    728]     Fixing clock tree overload: ..
[03/01 20:47:56    728]     Fixing clock tree overload: ...
[03/01 20:47:56    728]     Fixing clock tree overload: ... 20% 
[03/01 20:47:56    728]     Fixing clock tree overload: ... 20% .
[03/01 20:47:56    728]     Fixing clock tree overload: ... 20% ..
[03/01 20:47:56    728]     Fixing clock tree overload: ... 20% ...
[03/01 20:47:56    728]     Fixing clock tree overload: ... 20% ... 40% 
[03/01 20:47:56    728]     Fixing clock tree overload: ... 20% ... 40% .
[03/01 20:47:56    728]     Fixing clock tree overload: ... 20% ... 40% ..
[03/01 20:47:56    728]     Fixing clock tree overload: ... 20% ... 40% ...
[03/01 20:47:56    728]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[03/01 20:47:56    728]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[03/01 20:47:56    728]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[03/01 20:47:56    728]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[03/01 20:47:56    728]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[03/01 20:47:56    728]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[03/01 20:47:56    728]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[03/01 20:47:56    728]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[03/01 20:47:56    728]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/01 20:47:56    728]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[03/01 20:47:56    728]       cell counts    : b=86, i=0, cg=0, l=0, total=86
[03/01 20:47:56    728]       cell areas     : b=866.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=866.880um^2
[03/01 20:47:56    728]       gate capacitance : top=0.000pF, trunk=0.473pF, leaf=4.206pF, total=4.679pF
[03/01 20:47:56    728]       wire capacitance : top=0.000pF, trunk=0.466pF, leaf=4.139pF, total=4.605pF
[03/01 20:47:56    728]       wire lengths   : top=0.000um, trunk=3058.787um, leaf=22828.240um, total=25887.027um
[03/01 20:47:56    728]       sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/01 20:47:56    728]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':none
[03/01 20:47:56    728]     Clock tree state after 'Fixing clock tree slew time and max cap violations':
[03/01 20:47:56    728]       clock_tree clk: worst slew is leaf(0.104),trunk(0.087),top(nil), margined worst slew is leaf(0.104),trunk(0.087),top(nil)
[03/01 20:47:56    728]       skew_group clk/CON: insertion delay [min=0.206, max=0.269, avg=0.248, sd=0.011], skew [0.063 vs 0.057*, 99.8% {0.220, 0.248, 0.269}] (wid=0.034 ws=0.027) (gid=0.249 gs=0.062)
[03/01 20:47:56    728]     Clock network insertion delays are now [0.206ns, 0.269ns] average 0.248ns std.dev 0.011ns
[03/01 20:47:56    728]   Fixing clock tree slew time and max cap violations done.
[03/01 20:47:56    728]   Fixing clock tree slew time and max cap violations - detailed pass... 
[03/01 20:47:56    728]     Fixing clock tree overload: 
[03/01 20:47:56    728]     Fixing clock tree overload: .
[03/01 20:47:56    728]     Fixing clock tree overload: ..
[03/01 20:47:56    728]     Fixing clock tree overload: ...
[03/01 20:47:56    728]     Fixing clock tree overload: ... 20% 
[03/01 20:47:56    728]     Fixing clock tree overload: ... 20% .
[03/01 20:47:56    728]     Fixing clock tree overload: ... 20% ..
[03/01 20:47:56    728]     Fixing clock tree overload: ... 20% ...
[03/01 20:47:56    728]     Fixing clock tree overload: ... 20% ... 40% 
[03/01 20:47:56    728]     Fixing clock tree overload: ... 20% ... 40% .
[03/01 20:47:56    728]     Fixing clock tree overload: ... 20% ... 40% ..
[03/01 20:47:56    728]     Fixing clock tree overload: ... 20% ... 40% ...
[03/01 20:47:56    728]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[03/01 20:47:56    728]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[03/01 20:47:56    728]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[03/01 20:47:56    728]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[03/01 20:47:56    728]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[03/01 20:47:56    728]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[03/01 20:47:56    728]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[03/01 20:47:56    728]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[03/01 20:47:56    728]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/01 20:47:56    728]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/01 20:47:56    728]       cell counts    : b=86, i=0, cg=0, l=0, total=86
[03/01 20:47:56    728]       cell areas     : b=866.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=866.880um^2
[03/01 20:47:56    728]       gate capacitance : top=0.000pF, trunk=0.473pF, leaf=4.206pF, total=4.679pF
[03/01 20:47:56    728]       wire capacitance : top=0.000pF, trunk=0.466pF, leaf=4.139pF, total=4.605pF
[03/01 20:47:56    728]       wire lengths   : top=0.000um, trunk=3058.787um, leaf=22828.240um, total=25887.027um
[03/01 20:47:56    728]       sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/01 20:47:56    728]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':none
[03/01 20:47:56    728]     Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/01 20:47:56    728]       clock_tree clk: worst slew is leaf(0.104),trunk(0.087),top(nil), margined worst slew is leaf(0.104),trunk(0.087),top(nil)
[03/01 20:47:56    728]       skew_group clk/CON: insertion delay [min=0.206, max=0.269, avg=0.248, sd=0.011], skew [0.063 vs 0.057*, 99.8% {0.220, 0.248, 0.269}] (wid=0.034 ws=0.027) (gid=0.249 gs=0.062)
[03/01 20:47:56    728]     Clock network insertion delays are now [0.206ns, 0.269ns] average 0.248ns std.dev 0.011ns
[03/01 20:47:56    728]   Fixing clock tree slew time and max cap violations - detailed pass done.
[03/01 20:47:56    728]   Removing unnecessary root buffering... 
[03/01 20:47:57    730]     Clock DAG stats after 'Removing unnecessary root buffering':
[03/01 20:47:57    730]       cell counts    : b=86, i=0, cg=0, l=0, total=86
[03/01 20:47:57    730]       cell areas     : b=866.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=866.880um^2
[03/01 20:47:57    730]       gate capacitance : top=0.000pF, trunk=0.473pF, leaf=4.206pF, total=4.679pF
[03/01 20:47:57    730]       wire capacitance : top=0.000pF, trunk=0.466pF, leaf=4.139pF, total=4.605pF
[03/01 20:47:57    730]       wire lengths   : top=0.000um, trunk=3058.787um, leaf=22828.240um, total=25887.027um
[03/01 20:47:57    730]       sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/01 20:47:57    730]     Clock DAG net violations after 'Removing unnecessary root buffering':none
[03/01 20:47:57    730]     Clock tree state after 'Removing unnecessary root buffering':
[03/01 20:47:57    730]       clock_tree clk: worst slew is leaf(0.104),trunk(0.087),top(nil), margined worst slew is leaf(0.104),trunk(0.087),top(nil)
[03/01 20:47:57    730]       skew_group clk/CON: insertion delay [min=0.206, max=0.269, avg=0.248, sd=0.011], skew [0.063 vs 0.057*, 99.8% {0.220, 0.248, 0.269}] (wid=0.034 ws=0.027) (gid=0.249 gs=0.062)
[03/01 20:47:57    730]     Clock network insertion delays are now [0.206ns, 0.269ns] average 0.248ns std.dev 0.011ns
[03/01 20:47:57    730]   Removing unnecessary root buffering done.
[03/01 20:47:57    730]   Equalizing net lengths... 
[03/01 20:47:58    730]     Clock DAG stats after 'Equalizing net lengths':
[03/01 20:47:58    730]       cell counts    : b=86, i=0, cg=0, l=0, total=86
[03/01 20:47:58    730]       cell areas     : b=866.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=866.880um^2
[03/01 20:47:58    730]       gate capacitance : top=0.000pF, trunk=0.473pF, leaf=4.206pF, total=4.679pF
[03/01 20:47:58    730]       wire capacitance : top=0.000pF, trunk=0.466pF, leaf=4.139pF, total=4.605pF
[03/01 20:47:58    730]       wire lengths   : top=0.000um, trunk=3058.787um, leaf=22828.240um, total=25887.027um
[03/01 20:47:58    730]       sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/01 20:47:58    730]     Clock DAG net violations after 'Equalizing net lengths':none
[03/01 20:47:58    730]     Clock tree state after 'Equalizing net lengths':
[03/01 20:47:58    730]       clock_tree clk: worst slew is leaf(0.104),trunk(0.087),top(nil), margined worst slew is leaf(0.104),trunk(0.087),top(nil)
[03/01 20:47:58    730]       skew_group clk/CON: insertion delay [min=0.206, max=0.269, avg=0.248, sd=0.011], skew [0.063 vs 0.057*, 99.8% {0.220, 0.248, 0.269}] (wid=0.034 ws=0.027) (gid=0.249 gs=0.062)
[03/01 20:47:58    730]     Clock network insertion delays are now [0.206ns, 0.269ns] average 0.248ns std.dev 0.011ns
[03/01 20:47:58    730]   Equalizing net lengths done.
[03/01 20:47:58    730]   Reducing insertion delay 1... 
[03/01 20:47:58    730]     Clock DAG stats after 'Reducing insertion delay 1':
[03/01 20:47:58    730]       cell counts    : b=86, i=0, cg=0, l=0, total=86
[03/01 20:47:58    730]       cell areas     : b=866.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=866.880um^2
[03/01 20:47:58    730]       gate capacitance : top=0.000pF, trunk=0.473pF, leaf=4.206pF, total=4.679pF
[03/01 20:47:58    730]       wire capacitance : top=0.000pF, trunk=0.466pF, leaf=4.139pF, total=4.605pF
[03/01 20:47:58    730]       wire lengths   : top=0.000um, trunk=3058.787um, leaf=22828.240um, total=25887.027um
[03/01 20:47:58    730]       sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/01 20:47:58    730]     Clock DAG net violations after 'Reducing insertion delay 1':none
[03/01 20:47:58    730]     Clock tree state after 'Reducing insertion delay 1':
[03/01 20:47:58    730]       clock_tree clk: worst slew is leaf(0.104),trunk(0.087),top(nil), margined worst slew is leaf(0.104),trunk(0.087),top(nil)
[03/01 20:47:58    730]       skew_group clk/CON: insertion delay [min=0.206, max=0.269, avg=0.248, sd=0.011], skew [0.063 vs 0.057*, 99.8% {0.220, 0.248, 0.269}] (wid=0.034 ws=0.027) (gid=0.249 gs=0.062)
[03/01 20:47:58    730]     Clock network insertion delays are now [0.206ns, 0.269ns] average 0.248ns std.dev 0.011ns
[03/01 20:47:58    730]   Reducing insertion delay 1 done.
[03/01 20:47:58    730]   Removing longest path buffering... 
[03/01 20:47:59    732]     Clock DAG stats after removing longest path buffering:
[03/01 20:47:59    732]       cell counts    : b=86, i=0, cg=0, l=0, total=86
[03/01 20:47:59    732]       cell areas     : b=866.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=866.880um^2
[03/01 20:47:59    732]       gate capacitance : top=0.000pF, trunk=0.473pF, leaf=4.206pF, total=4.679pF
[03/01 20:47:59    732]       wire capacitance : top=0.000pF, trunk=0.466pF, leaf=4.139pF, total=4.605pF
[03/01 20:47:59    732]       wire lengths   : top=0.000um, trunk=3058.787um, leaf=22828.240um, total=25887.027um
[03/01 20:47:59    732]       sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/01 20:47:59    732]     Clock DAG net violations after removing longest path buffering:none
[03/01 20:47:59    732]     Clock tree state after removing longest path buffering:
[03/01 20:47:59    732]       clock_tree clk: worst slew is leaf(0.104),trunk(0.087),top(nil), margined worst slew is leaf(0.104),trunk(0.087),top(nil)
[03/01 20:47:59    732]       skew_group clk/CON: insertion delay [min=0.206, max=0.269, avg=0.248, sd=0.011], skew [0.063 vs 0.057*, 99.8% {0.220, 0.248, 0.269}] (wid=0.034 ws=0.027) (gid=0.249 gs=0.062)
[03/01 20:47:59    732]     Clock network insertion delays are now [0.206ns, 0.269ns] average 0.248ns std.dev 0.011ns
[03/01 20:47:59    732]     Clock DAG stats after 'Removing longest path buffering':
[03/01 20:47:59    732]       cell counts    : b=86, i=0, cg=0, l=0, total=86
[03/01 20:47:59    732]       cell areas     : b=866.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=866.880um^2
[03/01 20:47:59    732]       gate capacitance : top=0.000pF, trunk=0.473pF, leaf=4.206pF, total=4.679pF
[03/01 20:47:59    732]       wire capacitance : top=0.000pF, trunk=0.466pF, leaf=4.139pF, total=4.605pF
[03/01 20:47:59    732]       wire lengths   : top=0.000um, trunk=3058.787um, leaf=22828.240um, total=25887.027um
[03/01 20:47:59    732]       sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/01 20:47:59    732]     Clock DAG net violations after 'Removing longest path buffering':none
[03/01 20:47:59    732]     Clock tree state after 'Removing longest path buffering':
[03/01 20:47:59    732]       clock_tree clk: worst slew is leaf(0.104),trunk(0.087),top(nil), margined worst slew is leaf(0.104),trunk(0.087),top(nil)
[03/01 20:47:59    732]       skew_group clk/CON: insertion delay [min=0.206, max=0.269, avg=0.248, sd=0.011], skew [0.063 vs 0.057*, 99.8% {0.220, 0.248, 0.269}] (wid=0.034 ws=0.027) (gid=0.249 gs=0.062)
[03/01 20:48:00    732]     Clock network insertion delays are now [0.206ns, 0.269ns] average 0.248ns std.dev 0.011ns
[03/01 20:48:00    732]   Removing longest path buffering done.
[03/01 20:48:00    732]   Reducing insertion delay 2... 
[03/01 20:48:03    736]     Path optimization required 492 stage delay updates 
[03/01 20:48:03    736]     Clock DAG stats after 'Reducing insertion delay 2':
[03/01 20:48:03    736]       cell counts    : b=86, i=0, cg=0, l=0, total=86
[03/01 20:48:03    736]       cell areas     : b=866.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=866.880um^2
[03/01 20:48:03    736]       gate capacitance : top=0.000pF, trunk=0.473pF, leaf=4.206pF, total=4.679pF
[03/01 20:48:03    736]       wire capacitance : top=0.000pF, trunk=0.476pF, leaf=4.133pF, total=4.609pF
[03/01 20:48:03    736]       wire lengths   : top=0.000um, trunk=3130.028um, leaf=22784.542um, total=25914.570um
[03/01 20:48:03    736]       sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/01 20:48:03    736]     Clock DAG net violations after 'Reducing insertion delay 2':none
[03/01 20:48:03    736]     Clock tree state after 'Reducing insertion delay 2':
[03/01 20:48:03    736]       clock_tree clk: worst slew is leaf(0.099),trunk(0.088),top(nil), margined worst slew is leaf(0.099),trunk(0.088),top(nil)
[03/01 20:48:04    736]       skew_group clk/CON: insertion delay [min=0.213, max=0.266, avg=0.251, sd=0.008], skew [0.053 vs 0.057, 99.8% {0.223, 0.251, 0.266}] (wid=0.032 ws=0.024) (gid=0.250 gs=0.062)
[03/01 20:48:04    736]     Clock network insertion delays are now [0.213ns, 0.266ns] average 0.251ns std.dev 0.008ns
[03/01 20:48:04    736]   Reducing insertion delay 2 done.
[03/01 20:48:04    736]   Reducing clock tree power 1... 
[03/01 20:48:04    736]     Resizing gates: 
[03/01 20:48:04    736]     Resizing gates: .
[03/01 20:48:04    736]     Resizing gates: ..
[03/01 20:48:04    736]     Resizing gates: ...
[03/01 20:48:04    736]     Resizing gates: ... 20% 
[03/01 20:48:04    736]     Resizing gates: ... 20% .
[03/01 20:48:04    737]     Resizing gates: ... 20% ..
[03/01 20:48:05    737]     Resizing gates: ... 20% ...
[03/01 20:48:05    737]     Resizing gates: ... 20% ... 40% 
[03/01 20:48:05    737]     Resizing gates: ... 20% ... 40% .
[03/01 20:48:05    737]     Resizing gates: ... 20% ... 40% ..
[03/01 20:48:05    737]     Resizing gates: ... 20% ... 40% ...
[03/01 20:48:05    738]     Resizing gates: ... 20% ... 40% ... 60% 
[03/01 20:48:05    738]     Resizing gates: ... 20% ... 40% ... 60% .
[03/01 20:48:06    738]     Resizing gates: ... 20% ... 40% ... 60% ..
[03/01 20:48:06    738]     Resizing gates: ... 20% ... 40% ... 60% ...
[03/01 20:48:06    738]     Resizing gates: ... 20% ... 40% ... 60% ... 80% 
[03/01 20:48:06    738]     Resizing gates: ... 20% ... 40% ... 60% ... 80% .
[03/01 20:48:06    738]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
[03/01 20:48:06    739]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
[03/01 20:48:06    739]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/01 20:48:06    739]     Clock DAG stats after 'Reducing clock tree power 1':
[03/01 20:48:06    739]       cell counts    : b=86, i=0, cg=0, l=0, total=86
[03/01 20:48:06    739]       cell areas     : b=663.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=663.120um^2
[03/01 20:48:06    739]       gate capacitance : top=0.000pF, trunk=0.367pF, leaf=4.206pF, total=4.572pF
[03/01 20:48:06    739]       wire capacitance : top=0.000pF, trunk=0.475pF, leaf=4.135pF, total=4.610pF
[03/01 20:48:06    739]       wire lengths   : top=0.000um, trunk=3115.640um, leaf=22792.552um, total=25908.192um
[03/01 20:48:06    739]       sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/01 20:48:06    739]     Clock DAG net violations after 'Reducing clock tree power 1':none
[03/01 20:48:06    739]     Clock tree state after 'Reducing clock tree power 1':
[03/01 20:48:06    739]       clock_tree clk: worst slew is leaf(0.105),trunk(0.082),top(nil), margined worst slew is leaf(0.105),trunk(0.082),top(nil)
[03/01 20:48:07    739]       skew_group clk/CON: insertion delay [min=0.241, max=0.274, avg=0.261, sd=0.007], skew [0.034 vs 0.057, 100% {0.241, 0.262, 0.274}] (wid=0.031 ws=0.023) (gid=0.255 gs=0.030)
[03/01 20:48:07    739]     Clock network insertion delays are now [0.241ns, 0.274ns] average 0.261ns std.dev 0.007ns
[03/01 20:48:07    739]   Reducing clock tree power 1 done.
[03/01 20:48:07    739]   Reducing clock tree power 2... 
[03/01 20:48:07    739]     Path optimization required 0 stage delay updates 
[03/01 20:48:07    739]     Clock DAG stats after 'Reducing clock tree power 2':
[03/01 20:48:07    739]       cell counts    : b=86, i=0, cg=0, l=0, total=86
[03/01 20:48:07    739]       cell areas     : b=663.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=663.120um^2
[03/01 20:48:07    739]       gate capacitance : top=0.000pF, trunk=0.367pF, leaf=4.206pF, total=4.572pF
[03/01 20:48:07    739]       wire capacitance : top=0.000pF, trunk=0.475pF, leaf=4.135pF, total=4.610pF
[03/01 20:48:07    739]       wire lengths   : top=0.000um, trunk=3115.640um, leaf=22792.552um, total=25908.192um
[03/01 20:48:07    739]       sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/01 20:48:07    739]     Clock DAG net violations after 'Reducing clock tree power 2':none
[03/01 20:48:07    739]     Clock tree state after 'Reducing clock tree power 2':
[03/01 20:48:07    739]       clock_tree clk: worst slew is leaf(0.105),trunk(0.082),top(nil), margined worst slew is leaf(0.105),trunk(0.082),top(nil)
[03/01 20:48:07    739]       skew_group clk/CON: insertion delay [min=0.241, max=0.274, avg=0.261, sd=0.007], skew [0.034 vs 0.057, 100% {0.241, 0.262, 0.274}] (wid=0.031 ws=0.023) (gid=0.255 gs=0.030)
[03/01 20:48:07    739]     Clock network insertion delays are now [0.241ns, 0.274ns] average 0.261ns std.dev 0.007ns
[03/01 20:48:07    739]   Reducing clock tree power 2 done.
[03/01 20:48:07    739]   Approximately balancing fragments step... 
[03/01 20:48:07    739]     Resolving skew group constraints... 
[03/01 20:48:07    739]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[03/01 20:48:07    739]     Resolving skew group constraints done.
[03/01 20:48:07    739]     Approximately balancing fragments... 
[03/01 20:48:07    739]       Approximately balancing fragments, wire and cell delays, iteration 1... 
[03/01 20:48:07    739]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[03/01 20:48:07    739]           cell counts    : b=86, i=0, cg=0, l=0, total=86
[03/01 20:48:07    739]           cell areas     : b=663.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=663.120um^2
[03/01 20:48:07    739]           gate capacitance : top=0.000pF, trunk=0.367pF, leaf=4.206pF, total=4.572pF
[03/01 20:48:07    739]           wire capacitance : top=0.000pF, trunk=0.475pF, leaf=4.135pF, total=4.610pF
[03/01 20:48:07    739]           wire lengths   : top=0.000um, trunk=3115.640um, leaf=22792.552um, total=25908.192um
[03/01 20:48:07    739]           sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/01 20:48:07    739]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:none
[03/01 20:48:07    739]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[03/01 20:48:07    739]     Approximately balancing fragments done.
[03/01 20:48:07    739]     Clock DAG stats after 'Approximately balancing fragments step':
[03/01 20:48:07    739]       cell counts    : b=86, i=0, cg=0, l=0, total=86
[03/01 20:48:07    739]       cell areas     : b=663.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=663.120um^2
[03/01 20:48:07    739]       gate capacitance : top=0.000pF, trunk=0.367pF, leaf=4.206pF, total=4.572pF
[03/01 20:48:07    739]       wire capacitance : top=0.000pF, trunk=0.475pF, leaf=4.135pF, total=4.610pF
[03/01 20:48:07    739]       wire lengths   : top=0.000um, trunk=3115.640um, leaf=22792.552um, total=25908.192um
[03/01 20:48:07    739]       sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/01 20:48:07    739]     Clock DAG net violations after 'Approximately balancing fragments step':none
[03/01 20:48:07    739]     Clock tree state after 'Approximately balancing fragments step':
[03/01 20:48:07    739]       clock_tree clk: worst slew is leaf(0.105),trunk(0.082),top(nil), margined worst slew is leaf(0.105),trunk(0.082),top(nil)
[03/01 20:48:07    740]     Clock network insertion delays are now [0.241ns, 0.274ns] average 0.261ns std.dev 0.007ns
[03/01 20:48:07    740]   Approximately balancing fragments step done.
[03/01 20:48:07    740]   Clock DAG stats after Approximately balancing fragments:
[03/01 20:48:07    740]     cell counts    : b=86, i=0, cg=0, l=0, total=86
[03/01 20:48:07    740]     cell areas     : b=663.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=663.120um^2
[03/01 20:48:07    740]     gate capacitance : top=0.000pF, trunk=0.367pF, leaf=4.206pF, total=4.572pF
[03/01 20:48:07    740]     wire capacitance : top=0.000pF, trunk=0.475pF, leaf=4.135pF, total=4.610pF
[03/01 20:48:07    740]     wire lengths   : top=0.000um, trunk=3115.640um, leaf=22792.552um, total=25908.192um
[03/01 20:48:07    740]     sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/01 20:48:07    740]   Clock DAG net violations after Approximately balancing fragments:none
[03/01 20:48:07    740]   Clock tree state after Approximately balancing fragments:
[03/01 20:48:07    740]     clock_tree clk: worst slew is leaf(0.105),trunk(0.082),top(nil), margined worst slew is leaf(0.105),trunk(0.082),top(nil)
[03/01 20:48:07    740]     skew_group clk/CON: insertion delay [min=0.241, max=0.274, avg=0.261, sd=0.007], skew [0.034 vs 0.057, 100% {0.241, 0.262, 0.274}] (wid=0.031 ws=0.023) (gid=0.255 gs=0.030)
[03/01 20:48:07    740]   Clock network insertion delays are now [0.241ns, 0.274ns] average 0.261ns std.dev 0.007ns
[03/01 20:48:07    740]   Improving fragments clock skew... 
[03/01 20:48:08    740]     Clock DAG stats after 'Improving fragments clock skew':
[03/01 20:48:08    740]       cell counts    : b=86, i=0, cg=0, l=0, total=86
[03/01 20:48:08    740]       cell areas     : b=663.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=663.120um^2
[03/01 20:48:08    740]       gate capacitance : top=0.000pF, trunk=0.367pF, leaf=4.206pF, total=4.572pF
[03/01 20:48:08    740]       wire capacitance : top=0.000pF, trunk=0.475pF, leaf=4.135pF, total=4.610pF
[03/01 20:48:08    740]       wire lengths   : top=0.000um, trunk=3115.640um, leaf=22792.552um, total=25908.192um
[03/01 20:48:08    740]       sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/01 20:48:08    740]     Clock DAG net violations after 'Improving fragments clock skew':none
[03/01 20:48:08    740]     Clock tree state after 'Improving fragments clock skew':
[03/01 20:48:08    740]       clock_tree clk: worst slew is leaf(0.105),trunk(0.082),top(nil), margined worst slew is leaf(0.105),trunk(0.082),top(nil)
[03/01 20:48:08    740]       skew_group clk/CON: insertion delay [min=0.241, max=0.274, avg=0.261, sd=0.007], skew [0.034 vs 0.057, 100% {0.241, 0.262, 0.274}] (wid=0.031 ws=0.023) (gid=0.255 gs=0.030)
[03/01 20:48:08    740]     Clock network insertion delays are now [0.241ns, 0.274ns] average 0.261ns std.dev 0.007ns
[03/01 20:48:08    740]   Improving fragments clock skew done.
[03/01 20:48:08    740]   Approximately balancing step... 
[03/01 20:48:08    740]     Resolving skew group constraints... 
[03/01 20:48:08    740]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[03/01 20:48:08    740]     Resolving skew group constraints done.
[03/01 20:48:08    740]     Approximately balancing... 
[03/01 20:48:08    740]       Approximately balancing, wire and cell delays, iteration 1... 
[03/01 20:48:08    740]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[03/01 20:48:08    740]           cell counts    : b=86, i=0, cg=0, l=0, total=86
[03/01 20:48:08    740]           cell areas     : b=663.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=663.120um^2
[03/01 20:48:08    740]           gate capacitance : top=0.000pF, trunk=0.367pF, leaf=4.206pF, total=4.572pF
[03/01 20:48:08    740]           wire capacitance : top=0.000pF, trunk=0.475pF, leaf=4.135pF, total=4.610pF
[03/01 20:48:08    740]           wire lengths   : top=0.000um, trunk=3115.640um, leaf=22792.552um, total=25908.192um
[03/01 20:48:08    740]           sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/01 20:48:08    740]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:none
[03/01 20:48:08    740]       Approximately balancing, wire and cell delays, iteration 1 done.
[03/01 20:48:08    740]     Approximately balancing done.
[03/01 20:48:08    740]     Clock DAG stats after 'Approximately balancing step':
[03/01 20:48:08    740]       cell counts    : b=86, i=0, cg=0, l=0, total=86
[03/01 20:48:08    740]       cell areas     : b=663.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=663.120um^2
[03/01 20:48:08    740]       gate capacitance : top=0.000pF, trunk=0.367pF, leaf=4.206pF, total=4.572pF
[03/01 20:48:08    740]       wire capacitance : top=0.000pF, trunk=0.475pF, leaf=4.135pF, total=4.610pF
[03/01 20:48:08    740]       wire lengths   : top=0.000um, trunk=3115.640um, leaf=22792.552um, total=25908.192um
[03/01 20:48:08    740]       sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/01 20:48:08    740]     Clock DAG net violations after 'Approximately balancing step':none
[03/01 20:48:08    740]     Clock tree state after 'Approximately balancing step':
[03/01 20:48:08    740]       clock_tree clk: worst slew is leaf(0.105),trunk(0.082),top(nil), margined worst slew is leaf(0.105),trunk(0.082),top(nil)
[03/01 20:48:08    740]       skew_group clk/CON: insertion delay [min=0.241, max=0.274, avg=0.261, sd=0.007], skew [0.034 vs 0.057, 100% {0.241, 0.262, 0.274}] (wid=0.031 ws=0.023) (gid=0.255 gs=0.030)
[03/01 20:48:08    740]     Clock network insertion delays are now [0.241ns, 0.274ns] average 0.261ns std.dev 0.007ns
[03/01 20:48:08    740]   Approximately balancing step done.
[03/01 20:48:08    740]   Fixing clock tree overload... 
[03/01 20:48:08    740]     Fixing clock tree overload: 
[03/01 20:48:08    740]     Fixing clock tree overload: .
[03/01 20:48:08    740]     Fixing clock tree overload: ..
[03/01 20:48:08    740]     Fixing clock tree overload: ...
[03/01 20:48:08    740]     Fixing clock tree overload: ... 20% 
[03/01 20:48:08    740]     Fixing clock tree overload: ... 20% .
[03/01 20:48:08    740]     Fixing clock tree overload: ... 20% ..
[03/01 20:48:08    740]     Fixing clock tree overload: ... 20% ...
[03/01 20:48:08    740]     Fixing clock tree overload: ... 20% ... 40% 
[03/01 20:48:08    740]     Fixing clock tree overload: ... 20% ... 40% .
[03/01 20:48:08    740]     Fixing clock tree overload: ... 20% ... 40% ..
[03/01 20:48:08    740]     Fixing clock tree overload: ... 20% ... 40% ...
[03/01 20:48:08    740]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[03/01 20:48:08    740]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[03/01 20:48:08    740]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[03/01 20:48:08    740]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[03/01 20:48:08    740]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[03/01 20:48:08    740]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[03/01 20:48:08    740]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[03/01 20:48:08    740]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[03/01 20:48:08    740]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/01 20:48:08    740]     Clock DAG stats after 'Fixing clock tree overload':
[03/01 20:48:08    740]       cell counts    : b=86, i=0, cg=0, l=0, total=86
[03/01 20:48:08    740]       cell areas     : b=663.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=663.120um^2
[03/01 20:48:08    740]       gate capacitance : top=0.000pF, trunk=0.367pF, leaf=4.206pF, total=4.572pF
[03/01 20:48:08    740]       wire capacitance : top=0.000pF, trunk=0.475pF, leaf=4.135pF, total=4.610pF
[03/01 20:48:08    740]       wire lengths   : top=0.000um, trunk=3115.640um, leaf=22792.552um, total=25908.192um
[03/01 20:48:08    740]       sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/01 20:48:08    740]     Clock DAG net violations after 'Fixing clock tree overload':none
[03/01 20:48:08    740]     Clock tree state after 'Fixing clock tree overload':
[03/01 20:48:08    740]       clock_tree clk: worst slew is leaf(0.105),trunk(0.082),top(nil), margined worst slew is leaf(0.105),trunk(0.082),top(nil)
[03/01 20:48:08    740]       skew_group clk/CON: insertion delay [min=0.241, max=0.274, avg=0.261, sd=0.007], skew [0.034 vs 0.057, 100% {0.241, 0.262, 0.274}] (wid=0.031 ws=0.023) (gid=0.255 gs=0.030)
[03/01 20:48:08    740]     Clock network insertion delays are now [0.241ns, 0.274ns] average 0.261ns std.dev 0.007ns
[03/01 20:48:08    740]   Fixing clock tree overload done.
[03/01 20:48:08    740]   Approximately balancing paths... 
[03/01 20:48:08    740]     Added 0 buffers.
[03/01 20:48:08    740]     Clock DAG stats after 'Approximately balancing paths':
[03/01 20:48:08    740]       cell counts    : b=86, i=0, cg=0, l=0, total=86
[03/01 20:48:08    740]       cell areas     : b=663.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=663.120um^2
[03/01 20:48:08    740]       gate capacitance : top=0.000pF, trunk=0.367pF, leaf=4.206pF, total=4.572pF
[03/01 20:48:08    740]       wire capacitance : top=0.000pF, trunk=0.475pF, leaf=4.135pF, total=4.610pF
[03/01 20:48:08    740]       wire lengths   : top=0.000um, trunk=3115.640um, leaf=22792.552um, total=25908.192um
[03/01 20:48:08    740]       sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/01 20:48:08    740]     Clock DAG net violations after 'Approximately balancing paths':none
[03/01 20:48:08    740]     Clock tree state after 'Approximately balancing paths':
[03/01 20:48:08    740]       clock_tree clk: worst slew is leaf(0.105),trunk(0.082),top(nil), margined worst slew is leaf(0.105),trunk(0.082),top(nil)
[03/01 20:48:08    740]       skew_group clk/CON: insertion delay [min=0.241, max=0.274, avg=0.261, sd=0.007], skew [0.034 vs 0.057, 100% {0.241, 0.262, 0.274}] (wid=0.031 ws=0.023) (gid=0.255 gs=0.030)
[03/01 20:48:08    740]     Clock network insertion delays are now [0.241ns, 0.274ns] average 0.261ns std.dev 0.007ns
[03/01 20:48:08    740]   Approximately balancing paths done.
[03/01 20:48:08    740]   Resynthesising clock tree into netlist... 
[03/01 20:48:08    741]   Resynthesising clock tree into netlist done.
[03/01 20:48:08    741]   Updating congestion map to accurately time the clock tree... 
[03/01 20:48:09    741]     Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=62103 and nets=28942 using extraction engine 'preRoute' .
[03/01 20:48:09    741] PreRoute RC Extraction called for design fullchip.
[03/01 20:48:09    741] RC Extraction called in multi-corner(2) mode.
[03/01 20:48:09    741] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/01 20:48:09    741] RCMode: PreRoute
[03/01 20:48:09    741]       RC Corner Indexes            0       1   
[03/01 20:48:09    741] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/01 20:48:09    741] Resistance Scaling Factor    : 1.00000 1.00000 
[03/01 20:48:09    741] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/01 20:48:09    741] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/01 20:48:09    741] Shrink Factor                : 1.00000
[03/01 20:48:09    741] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/01 20:48:09    741] Using capacitance table file ...
[03/01 20:48:09    741] Updating RC grid for preRoute extraction ...
[03/01 20:48:09    741] Initializing multi-corner capacitance tables ... 
[03/01 20:48:09    741] Initializing multi-corner resistance tables ...
[03/01 20:48:09    741] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1461.797M)
[03/01 20:48:09    741] 
[03/01 20:48:09    741]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/01 20:48:09    741]   Updating congestion map to accurately time the clock tree done.
[03/01 20:48:09    741]   Disconnecting clock tree from netlist... 
[03/01 20:48:09    741]   Disconnecting clock tree from netlist done.
[03/01 20:48:09    741]   Rebuilding timing graph... 
[03/01 20:48:09    741]   Rebuilding timing graph done.
[03/01 20:48:10    742]   Rebuilding timing graph Clock DAG stats After congestion update:
[03/01 20:48:10    742]   Rebuilding timing graph   cell counts    : b=86, i=0, cg=0, l=0, total=86
[03/01 20:48:10    742]   Rebuilding timing graph   cell areas     : b=663.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=663.120um^2
[03/01 20:48:10    742]   Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.367pF, leaf=4.206pF, total=4.572pF
[03/01 20:48:10    742]   Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.475pF, leaf=4.135pF, total=4.610pF
[03/01 20:48:10    742]   Rebuilding timing graph   wire lengths   : top=0.000um, trunk=3115.640um, leaf=22792.552um, total=25908.192um
[03/01 20:48:10    742]   Rebuilding timing graph   sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/01 20:48:10    742]   Rebuilding timing graph Clock DAG net violations After congestion update:none
[03/01 20:48:10    742]   Clock tree state After congestion update:
[03/01 20:48:10    742]     clock_tree clk: worst slew is leaf(0.105),trunk(0.082),top(nil), margined worst slew is leaf(0.105),trunk(0.082),top(nil)
[03/01 20:48:10    742]     skew_group clk/CON: insertion delay [min=0.241, max=0.275, avg=0.261, sd=0.007], skew [0.034 vs 0.057, 100% {0.241, 0.262, 0.275}] (wid=0.031 ws=0.023) (gid=0.255 gs=0.030)
[03/01 20:48:10    742]   Clock network insertion delays are now [0.241ns, 0.275ns] average 0.261ns std.dev 0.007ns
[03/01 20:48:10    742]   Improving clock skew... 
[03/01 20:48:10    742]     Clock DAG stats after 'Improving clock skew':
[03/01 20:48:10    742]       cell counts    : b=86, i=0, cg=0, l=0, total=86
[03/01 20:48:10    742]       cell areas     : b=663.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=663.120um^2
[03/01 20:48:10    742]       gate capacitance : top=0.000pF, trunk=0.367pF, leaf=4.206pF, total=4.572pF
[03/01 20:48:10    742]       wire capacitance : top=0.000pF, trunk=0.475pF, leaf=4.135pF, total=4.610pF
[03/01 20:48:10    742]       wire lengths   : top=0.000um, trunk=3115.640um, leaf=22792.552um, total=25908.192um
[03/01 20:48:10    742]       sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/01 20:48:10    742]     Clock DAG net violations after 'Improving clock skew':none
[03/01 20:48:10    742]     Clock tree state after 'Improving clock skew':
[03/01 20:48:10    742]       clock_tree clk: worst slew is leaf(0.105),trunk(0.082),top(nil), margined worst slew is leaf(0.105),trunk(0.082),top(nil)
[03/01 20:48:10    742]       skew_group clk/CON: insertion delay [min=0.241, max=0.275, avg=0.261, sd=0.007], skew [0.034 vs 0.057, 100% {0.241, 0.262, 0.275}] (wid=0.031 ws=0.023) (gid=0.255 gs=0.030)
[03/01 20:48:10    742]     Clock network insertion delays are now [0.241ns, 0.275ns] average 0.261ns std.dev 0.007ns
[03/01 20:48:10    742]   Improving clock skew done.
[03/01 20:48:10    742]   Reducing clock tree power 3... 
[03/01 20:48:10    742]     Initial gate capacitance is (rise=4.572pF fall=4.557pF).
[03/01 20:48:10    742]     Resizing gates: 
[03/01 20:48:10    742]     Resizing gates: .
[03/01 20:48:10    742]     Resizing gates: ..
[03/01 20:48:10    743]     Resizing gates: ...
[03/01 20:48:10    743]     Resizing gates: ... 20% 
[03/01 20:48:10    743]     Resizing gates: ... 20% .
[03/01 20:48:10    743]     Resizing gates: ... 20% ..
[03/01 20:48:10    743]     Resizing gates: ... 20% ...
[03/01 20:48:10    743]     Resizing gates: ... 20% ... 40% 
[03/01 20:48:11    743]     Resizing gates: ... 20% ... 40% .
[03/01 20:48:11    743]     Resizing gates: ... 20% ... 40% ..
[03/01 20:48:11    743]     Resizing gates: ... 20% ... 40% ...
[03/01 20:48:11    743]     Resizing gates: ... 20% ... 40% ... 60% 
[03/01 20:48:11    743]     Resizing gates: ... 20% ... 40% ... 60% .
[03/01 20:48:11    743]     Resizing gates: ... 20% ... 40% ... 60% ..
[03/01 20:48:11    743]     Resizing gates: ... 20% ... 40% ... 60% ...
[03/01 20:48:11    743]     Resizing gates: ... 20% ... 40% ... 60% ... 80% 
[03/01 20:48:11    743]     Resizing gates: ... 20% ... 40% ... 60% ... 80% .
[03/01 20:48:11    743]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
[03/01 20:48:11    743]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
[03/01 20:48:11    743]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/01 20:48:11    743]     Stopping in iteration 1: unable to make further power recovery in this step.
[03/01 20:48:11    743]     Iteration 1: gate capacitance is (rise=4.569pF fall=4.554pF).
[03/01 20:48:11    743]     Clock DAG stats after 'Reducing clock tree power 3':
[03/01 20:48:11    743]       cell counts    : b=86, i=0, cg=0, l=0, total=86
[03/01 20:48:11    743]       cell areas     : b=656.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=656.640um^2
[03/01 20:48:11    743]       gate capacitance : top=0.000pF, trunk=0.363pF, leaf=4.206pF, total=4.569pF
[03/01 20:48:11    743]       wire capacitance : top=0.000pF, trunk=0.475pF, leaf=4.135pF, total=4.610pF
[03/01 20:48:11    743]       wire lengths   : top=0.000um, trunk=3115.635um, leaf=22791.427um, total=25907.062um
[03/01 20:48:11    743]       sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/01 20:48:11    743]     Clock DAG net violations after 'Reducing clock tree power 3':none
[03/01 20:48:11    743]     Clock tree state after 'Reducing clock tree power 3':
[03/01 20:48:11    743]       clock_tree clk: worst slew is leaf(0.105),trunk(0.091),top(nil), margined worst slew is leaf(0.105),trunk(0.091),top(nil)
[03/01 20:48:11    743]       skew_group clk/CON: insertion delay [min=0.244, max=0.279, avg=0.263, sd=0.007], skew [0.035 vs 0.057, 100% {0.244, 0.264, 0.279}] (wid=0.031 ws=0.023) (gid=0.263 gs=0.039)
[03/01 20:48:11    743]     Clock network insertion delays are now [0.244ns, 0.279ns] average 0.263ns std.dev 0.007ns
[03/01 20:48:11    743] BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
[03/01 20:48:11    743] {clk/CON,WC: 2749.86 -> 2785}
[03/01 20:48:11    743]   Reducing clock tree power 3 done.
[03/01 20:48:11    743]   Improving insertion delay... 
[03/01 20:48:11    743]     Clock DAG stats after improving insertion delay:
[03/01 20:48:11    743]       cell counts    : b=86, i=0, cg=0, l=0, total=86
[03/01 20:48:11    743]       cell areas     : b=656.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=656.640um^2
[03/01 20:48:11    743]       gate capacitance : top=0.000pF, trunk=0.363pF, leaf=4.206pF, total=4.569pF
[03/01 20:48:11    743]       wire capacitance : top=0.000pF, trunk=0.475pF, leaf=4.135pF, total=4.610pF
[03/01 20:48:11    743]       wire lengths   : top=0.000um, trunk=3115.635um, leaf=22791.427um, total=25907.062um
[03/01 20:48:11    743]       sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/01 20:48:11    743]     Clock DAG net violations after improving insertion delay:none
[03/01 20:48:11    743]     Clock tree state after improving insertion delay:
[03/01 20:48:11    743]       clock_tree clk: worst slew is leaf(0.105),trunk(0.091),top(nil), margined worst slew is leaf(0.105),trunk(0.091),top(nil)
[03/01 20:48:11    743]       skew_group clk/CON: insertion delay [min=0.244, max=0.279, avg=0.263, sd=0.007], skew [0.035 vs 0.057, 100% {0.244, 0.264, 0.279}] (wid=0.031 ws=0.023) (gid=0.263 gs=0.039)
[03/01 20:48:11    743]     Clock network insertion delays are now [0.244ns, 0.279ns] average 0.263ns std.dev 0.007ns
[03/01 20:48:11    743]     Clock DAG stats after 'Improving insertion delay':
[03/01 20:48:11    743]       cell counts    : b=86, i=0, cg=0, l=0, total=86
[03/01 20:48:11    743]       cell areas     : b=656.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=656.640um^2
[03/01 20:48:11    743]       gate capacitance : top=0.000pF, trunk=0.363pF, leaf=4.206pF, total=4.569pF
[03/01 20:48:11    743]       wire capacitance : top=0.000pF, trunk=0.475pF, leaf=4.135pF, total=4.610pF
[03/01 20:48:11    743]       wire lengths   : top=0.000um, trunk=3115.635um, leaf=22791.427um, total=25907.062um
[03/01 20:48:11    743]       sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/01 20:48:11    743]     Clock DAG net violations after 'Improving insertion delay':none
[03/01 20:48:11    743]     Clock tree state after 'Improving insertion delay':
[03/01 20:48:11    743]       clock_tree clk: worst slew is leaf(0.105),trunk(0.091),top(nil), margined worst slew is leaf(0.105),trunk(0.091),top(nil)
[03/01 20:48:11    743]       skew_group clk/CON: insertion delay [min=0.244, max=0.279, avg=0.263, sd=0.007], skew [0.035 vs 0.057, 100% {0.244, 0.264, 0.279}] (wid=0.031 ws=0.023) (gid=0.263 gs=0.039)
[03/01 20:48:11    743]     Clock network insertion delays are now [0.244ns, 0.279ns] average 0.263ns std.dev 0.007ns
[03/01 20:48:11    743] BalancingStep Improving insertion delay has increased max latencies (wire and cell) to be greater than the max desired latencies
[03/01 20:48:11    743] {clk/CON,WC: 2749.86 -> 2785}
[03/01 20:48:11    743]   Improving insertion delay done.
[03/01 20:48:11    743]   Total capacitance is (rise=9.179pF fall=9.164pF), of which (rise=4.610pF fall=4.610pF) is wire, and (rise=4.569pF fall=4.554pF) is gate.
[03/01 20:48:11    743]   Legalizer releasing space for clock trees... 
[03/01 20:48:11    743]   Legalizer releasing space for clock trees done.
[03/01 20:48:11    743]   Updating netlist... 
[03/01 20:48:11    744] *
[03/01 20:48:11    744] * Starting clock placement refinement...
[03/01 20:48:11    744] *
[03/01 20:48:11    744] * First pass: Refine non-clock instances...
[03/01 20:48:11    744] *
[03/01 20:48:11    744] #spOpts: N=65 
[03/01 20:48:12    744] *** Starting refinePlace (0:12:24 mem=1519.0M) ***
[03/01 20:48:12    744] Total net bbox length = 4.501e+05 (1.906e+05 2.595e+05) (ext = 2.376e+04)
[03/01 20:48:12    744] Starting refinePlace ...
[03/01 20:48:12    744] **ERROR: (IMPSP-2002):	Density too high (99.1%), stopping detail placement.
[03/01 20:48:12    744] Type 'man IMPSP-2002' for more detail.
[03/01 20:48:12    744] Total net bbox length = 4.501e+05 (1.906e+05 2.595e+05) (ext = 2.376e+04)
[03/01 20:48:12    744] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1519.0MB
[03/01 20:48:12    744] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1519.0MB) @(0:12:24 - 0:12:24).
[03/01 20:48:12    744] *** Finished refinePlace (0:12:24 mem=1519.0M) ***
[03/01 20:48:12    744] *
[03/01 20:48:12    744] * Second pass: Refine clock instances...
[03/01 20:48:12    744] *
[03/01 20:48:12    744] #spOpts: N=65 mergeVia=F 
[03/01 20:48:12    744] *** Starting refinePlace (0:12:24 mem=1519.0M) ***
[03/01 20:48:12    744] Total net bbox length = 4.501e+05 (1.906e+05 2.595e+05) (ext = 2.376e+04)
[03/01 20:48:12    744] Starting refinePlace ...
[03/01 20:48:12    744] **ERROR: (IMPSP-2002):	Density too high (99.2%), stopping detail placement.
[03/01 20:48:12    744] Type 'man IMPSP-2002' for more detail.
[03/01 20:48:12    744] Total net bbox length = 4.501e+05 (1.906e+05 2.595e+05) (ext = 2.376e+04)
[03/01 20:48:12    744] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1519.0MB
[03/01 20:48:12    744] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1519.0MB) @(0:12:24 - 0:12:24).
[03/01 20:48:12    744] *** Finished refinePlace (0:12:24 mem=1519.0M) ***
[03/01 20:48:12    744] *
[03/01 20:48:12    744] * No clock instances moved during refinement.
[03/01 20:48:12    744] *
[03/01 20:48:12    744] * Finished with clock placement refinement.
[03/01 20:48:12    744] *
[03/01 20:48:12    744] #spOpts: N=65 
[03/01 20:48:12    744] 
[03/01 20:48:12    744]     Rebuilding timing graph... 
[03/01 20:48:12    744]     Rebuilding timing graph done.
[03/01 20:48:13    746]     Clock implementation routing... Net route status summary:
[03/01 20:48:13    746]   Clock:        87 (unrouted=87, trialRouted=0, noStatus=0, routed=0, fixed=0)
[03/01 20:48:13    746]   Non-clock: 24736 (unrouted=0, trialRouted=24736, noStatus=0, routed=0, fixed=0)
[03/01 20:48:13    746] (Not counting 4119 nets with <2 term connections)
[03/01 20:48:13    746] 
[03/01 20:48:13    746]       Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=62103 and nets=28942 using extraction engine 'preRoute' .
[03/01 20:48:13    746] PreRoute RC Extraction called for design fullchip.
[03/01 20:48:13    746] RC Extraction called in multi-corner(2) mode.
[03/01 20:48:13    746] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/01 20:48:13    746] RCMode: PreRoute
[03/01 20:48:13    746]       RC Corner Indexes            0       1   
[03/01 20:48:13    746] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/01 20:48:13    746] Resistance Scaling Factor    : 1.00000 1.00000 
[03/01 20:48:13    746] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/01 20:48:13    746] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/01 20:48:13    746] Shrink Factor                : 1.00000
[03/01 20:48:13    746] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/01 20:48:13    746] Using capacitance table file ...
[03/01 20:48:13    746] Updating RC grid for preRoute extraction ...
[03/01 20:48:13    746] Initializing multi-corner capacitance tables ... 
[03/01 20:48:14    746] Initializing multi-corner resistance tables ...
[03/01 20:48:14    746] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1528.570M)
[03/01 20:48:14    746] 
[03/01 20:48:14    746]       Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/01 20:48:14    746] 
[03/01 20:48:14    746] CCOPT: Preparing to route 87 clock nets with NanoRoute.
[03/01 20:48:14    746]   All net are default rule.
[03/01 20:48:14    746]   Removed pre-existing routes for 87 nets.
[03/01 20:48:14    746]   Preferred NanoRoute mode settings: Current
[03/01 20:48:14    746] setNanoRouteMode -routeTopRoutingLayer 4
[03/01 20:48:14    746] 
[03/01 20:48:14    746]   drouteAutoStop = "false"
[03/01 20:48:14    746]   drouteEndIteration = "20"
[03/01 20:48:14    746]   drouteExpDeterministicMultiThread = "true"
[03/01 20:48:14    746]   envHonorGlobalRoute = "false"
[03/01 20:48:14    746]   grouteExpUseNanoRoute2 = "false"
[03/01 20:48:14    746]   routeAllowPinAsFeedthrough = "false"
[03/01 20:48:14    746]   routeExpDeterministicMultiThread = "true"
[03/01 20:48:14    746]   routeSelectedNetOnly = "true"
[03/01 20:48:14    746]   routeTopRoutingLayer = "4" (current non-default setting)
[03/01 20:48:14    746]   routeWithEco = "true"
[03/01 20:48:14    746]   routeWithSiDriven = "false"
[03/01 20:48:14    746]   routeWithTimingDriven = "false"
[03/01 20:48:14    746]       Clock detailed routing... 
[03/01 20:48:14    746] globalDetailRoute
[03/01 20:48:14    746] 
[03/01 20:48:14    746] #setNanoRouteMode -drouteAutoStop false
[03/01 20:48:14    746] #setNanoRouteMode -drouteEndIteration 20
[03/01 20:48:14    746] #setNanoRouteMode -routeAllowPinAsFeedthrough "false"
[03/01 20:48:14    746] #setNanoRouteMode -routeSelectedNetOnly true
[03/01 20:48:14    746] #setNanoRouteMode -routeTopRoutingLayer 4
[03/01 20:48:14    746] #setNanoRouteMode -routeWithEco true
[03/01 20:48:14    746] #setNanoRouteMode -routeWithSiDriven false
[03/01 20:48:14    746] #setNanoRouteMode -routeWithTimingDriven false
[03/01 20:48:14    746] #Start globalDetailRoute on Sat Mar  1 20:48:14 2025
[03/01 20:48:14    746] #
[03/01 20:48:15    747] ### Net info: total nets: 28942
[03/01 20:48:15    747] ### Net info: dirty nets: 87
[03/01 20:48:15    747] ### Net info: marked as disconnected nets: 0
[03/01 20:48:15    747] ### Net info: fully routed nets: 0
[03/01 20:48:15    747] ### Net info: trivial (single pin) nets: 0
[03/01 20:48:15    747] ### Net info: unrouted nets: 28942
[03/01 20:48:15    747] ### Net info: re-extraction nets: 0
[03/01 20:48:15    747] ### Net info: selected nets: 87
[03/01 20:48:15    747] ### Net info: ignored nets: 0
[03/01 20:48:15    747] ### Net info: skip routing nets: 0
[03/01 20:48:15    747] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/01 20:48:15    747] #Start routing data preparation.
[03/01 20:48:15    747] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
[03/01 20:48:15    747] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
[03/01 20:48:15    747] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
[03/01 20:48:15    747] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
[03/01 20:48:15    747] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
[03/01 20:48:15    747] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
[03/01 20:48:15    747] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
[03/01 20:48:15    747] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
[03/01 20:48:15    747] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
[03/01 20:48:15    747] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
[03/01 20:48:15    747] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
[03/01 20:48:15    747] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
[03/01 20:48:15    747] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
[03/01 20:48:15    747] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
[03/01 20:48:15    747] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
[03/01 20:48:15    747] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
[03/01 20:48:15    747] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
[03/01 20:48:15    747] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
[03/01 20:48:15    747] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
[03/01 20:48:15    747] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
[03/01 20:48:15    747] #WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
[03/01 20:48:15    747] #WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
[03/01 20:48:15    747] #WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
[03/01 20:48:15    747] #WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
[03/01 20:48:15    747] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
[03/01 20:48:15    747] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
[03/01 20:48:15    747] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
[03/01 20:48:15    747] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
[03/01 20:48:15    747] #Minimum voltage of a net in the design = 0.000.
[03/01 20:48:15    747] #Maximum voltage of a net in the design = 1.100.
[03/01 20:48:15    747] #Voltage range [0.000 - 0.000] has 1 net.
[03/01 20:48:15    747] #Voltage range [0.900 - 1.100] has 1 net.
[03/01 20:48:15    747] #Voltage range [0.000 - 1.100] has 28940 nets.
[03/01 20:48:30    762] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/01 20:48:30    762] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/01 20:48:30    762] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/01 20:48:30    762] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/01 20:48:30    762] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/01 20:48:30    762] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/01 20:48:30    762] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/01 20:48:30    762] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/01 20:48:31    763] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16d9e core_instance/kmem_instance/U549. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/01 20:48:31    763] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/01 20:48:31    763] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16da1 core_instance/qmem_instance/U171. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/01 20:48:31    763] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/01 20:48:31    763] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16da1 core_instance/qmem_instance/U255. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/01 20:48:31    763] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/01 20:48:31    763] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16da2 core_instance/mac_array_instance/col_idx_1__mac_col_inst/U140. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/01 20:48:31    763] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/01 20:48:31    763] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16da2 core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U494. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/01 20:48:31    763] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/01 20:48:31    763] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16da3 core_instance/ofifo_inst/col_idx_0__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U13. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/01 20:48:31    763] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/01 20:48:31    763] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16da4 core_instance/qmem_instance/U325. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/01 20:48:31    763] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/01 20:48:31    763] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16da5 core_instance/psum_mem_instance/U1301. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/01 20:48:31    763] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/01 20:48:31    763] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16da6 core_instance/kmem_instance/U111. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/01 20:48:31    763] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/01 20:48:31    763] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16da7 core_instance/mac_array_instance/col_idx_1__mac_col_inst/U8. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/01 20:48:31    763] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/01 20:48:31    763] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16daa core_instance/qmem_instance/U443. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/01 20:48:31    763] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/01 20:48:31    763] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16dab core_instance/qmem_instance/U599. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/01 20:48:31    763] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/01 20:48:31    763] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16dac core_instance/qmem_instance/U455. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/01 20:48:31    763] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/01 20:48:31    763] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16dac core_instance/qmem_instance/U114. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/01 20:48:31    763] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/01 20:48:31    763] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16dad core_instance/mac_array_instance/col_idx_1__mac_col_inst/U30. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/01 20:48:31    763] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/01 20:48:31    763] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16dae core_instance/qmem_instance/U69. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/01 20:48:31    763] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/01 20:48:31    763] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16daf core_instance/psum_mem_instance/U408. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/01 20:48:31    763] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/01 20:48:31    763] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16db0 core_instance/kmem_instance/U714. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/01 20:48:31    763] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/01 20:48:31    763] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16db2 core_instance/ofifo_inst/col_idx_0__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1b/U15. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/01 20:48:31    763] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/01 20:48:31    763] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16db2 core_instance/ofifo_inst/col_idx_0__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1c/U10. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/01 20:48:31    763] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/01 20:48:31    763] #WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
[03/01 20:48:31    763] #To increase the message display limit, refer to the product command reference manual.
[03/01 20:48:31    763] #WARNING (NRDB-2110) Found 94 overlapping core instances, this may cause problems with pin access and increase routing run-time.
[03/01 20:48:31    763] #Regenerating Ggrids automatically.
[03/01 20:48:31    763] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/01 20:48:31    763] #Using automatically generated G-grids.
[03/01 20:48:31    763] #Done routing data preparation.
[03/01 20:48:31    763] #cpu time = 00:00:16, elapsed time = 00:00:16, memory = 1278.04 (MB), peak = 1433.00 (MB)
[03/01 20:48:31    763] #Merging special wires...
[03/01 20:48:31    763] #reading routing guides ......
[03/01 20:48:31    763] #Number of eco nets is 0
[03/01 20:48:31    763] #
[03/01 20:48:31    763] #Start data preparation...
[03/01 20:48:31    763] #
[03/01 20:48:31    763] #Data preparation is done on Sat Mar  1 20:48:31 2025
[03/01 20:48:31    763] #
[03/01 20:48:31    763] #Analyzing routing resource...
[03/01 20:48:31    764] #Routing resource analysis is done on Sat Mar  1 20:48:31 2025
[03/01 20:48:31    764] #
[03/01 20:48:31    764] #  Resource Analysis:
[03/01 20:48:31    764] #
[03/01 20:48:31    764] #               Routing  #Avail      #Track     #Total     %Gcell
[03/01 20:48:31    764] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/01 20:48:31    764] #  --------------------------------------------------------------
[03/01 20:48:31    764] #  Metal 1        H        2216          79       23562    92.35%
[03/01 20:48:31    764] #  Metal 2        V        2225          84       23562     1.30%
[03/01 20:48:31    764] #  Metal 3        H        2295           0       23562     0.08%
[03/01 20:48:31    764] #  Metal 4        V        1993         316       23562     0.00%
[03/01 20:48:31    764] #  --------------------------------------------------------------
[03/01 20:48:31    764] #  Total                   8729       5.19%  94248    23.43%
[03/01 20:48:31    764] #
[03/01 20:48:31    764] #  87 nets (0.30%) with 1 preferred extra spacing.
[03/01 20:48:31    764] #
[03/01 20:48:31    764] #
[03/01 20:48:31    764] #Routing guide is on.
[03/01 20:48:31    764] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1281.17 (MB), peak = 1433.00 (MB)
[03/01 20:48:31    764] #
[03/01 20:48:31    764] #start global routing iteration 1...
[03/01 20:48:32    764] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1300.42 (MB), peak = 1433.00 (MB)
[03/01 20:48:32    764] #
[03/01 20:48:32    764] #start global routing iteration 2...
[03/01 20:48:32    765] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1301.35 (MB), peak = 1433.00 (MB)
[03/01 20:48:32    765] #
[03/01 20:48:32    765] #start global routing iteration 3...
[03/01 20:48:33    765] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1301.51 (MB), peak = 1433.00 (MB)
[03/01 20:48:33    765] #
[03/01 20:48:33    765] #start global routing iteration 4...
[03/01 20:48:34    766] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1301.51 (MB), peak = 1433.00 (MB)
[03/01 20:48:34    766] #
[03/01 20:48:34    766] #
[03/01 20:48:34    766] #Total number of trivial nets (e.g. < 2 pins) = 4119 (skipped).
[03/01 20:48:34    766] #Total number of selected nets for routing = 87.
[03/01 20:48:34    766] #Total number of unselected nets (but routable) for routing = 24736 (skipped).
[03/01 20:48:34    766] #Total number of nets in the design = 28942.
[03/01 20:48:34    766] #
[03/01 20:48:34    766] #24736 skipped nets do not have any wires.
[03/01 20:48:34    766] #87 routable nets have only global wires.
[03/01 20:48:34    766] #87 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/01 20:48:34    766] #
[03/01 20:48:34    766] #Routed net constraints summary:
[03/01 20:48:34    766] #------------------------------------------------
[03/01 20:48:34    766] #        Rules   Pref Extra Space   Unconstrained  
[03/01 20:48:34    766] #------------------------------------------------
[03/01 20:48:34    766] #      Default                 87               0  
[03/01 20:48:34    766] #------------------------------------------------
[03/01 20:48:34    766] #        Total                 87               0  
[03/01 20:48:34    766] #------------------------------------------------
[03/01 20:48:34    766] #
[03/01 20:48:34    766] #Routing constraints summary of the whole design:
[03/01 20:48:34    766] #------------------------------------------------
[03/01 20:48:34    766] #        Rules   Pref Extra Space   Unconstrained  
[03/01 20:48:34    766] #------------------------------------------------
[03/01 20:48:34    766] #      Default                 87           24736  
[03/01 20:48:34    766] #------------------------------------------------
[03/01 20:48:34    766] #        Total                 87           24736  
[03/01 20:48:34    766] #------------------------------------------------
[03/01 20:48:34    766] #
[03/01 20:48:34    766] #
[03/01 20:48:34    766] #  Congestion Analysis: (blocked Gcells are excluded)
[03/01 20:48:34    766] #
[03/01 20:48:34    766] #                 OverCon       OverCon          
[03/01 20:48:34    766] #                  #Gcell        #Gcell    %Gcell
[03/01 20:48:34    766] #     Layer           (1)           (2)   OverCon
[03/01 20:48:34    766] #  ----------------------------------------------
[03/01 20:48:34    766] #   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
[03/01 20:48:34    766] #   Metal 2     21(0.09%)     10(0.04%)   (0.13%)
[03/01 20:48:34    766] #   Metal 3      0(0.00%)      0(0.00%)   (0.00%)
[03/01 20:48:34    766] #   Metal 4      6(0.03%)      0(0.00%)   (0.03%)
[03/01 20:48:34    766] #  ----------------------------------------------
[03/01 20:48:34    766] #     Total     27(0.04%)     10(0.01%)   (0.05%)
[03/01 20:48:34    766] #
[03/01 20:48:34    766] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
[03/01 20:48:34    766] #  Overflow after GR: 0.00% H + 0.08% V
[03/01 20:48:34    766] #
[03/01 20:48:34    766] #Complete Global Routing.
[03/01 20:48:34    766] #Total number of nets with non-default rule or having extra spacing = 87
[03/01 20:48:34    766] #Total wire length = 26751 um.
[03/01 20:48:34    766] #Total half perimeter of net bounding box = 9446 um.
[03/01 20:48:34    766] #Total wire length on LAYER M1 = 0 um.
[03/01 20:48:34    766] #Total wire length on LAYER M2 = 810 um.
[03/01 20:48:34    766] #Total wire length on LAYER M3 = 14961 um.
[03/01 20:48:34    766] #Total wire length on LAYER M4 = 10980 um.
[03/01 20:48:34    766] #Total wire length on LAYER M5 = 0 um.
[03/01 20:48:34    766] #Total wire length on LAYER M6 = 0 um.
[03/01 20:48:34    766] #Total wire length on LAYER M7 = 0 um.
[03/01 20:48:34    766] #Total wire length on LAYER M8 = 0 um.
[03/01 20:48:34    766] #Total number of vias = 13451
[03/01 20:48:34    766] #Up-Via Summary (total 13451):
[03/01 20:48:34    766] #           
[03/01 20:48:34    766] #-----------------------
[03/01 20:48:34    766] #  Metal 1         5196
[03/01 20:48:34    766] #  Metal 2         4603
[03/01 20:48:34    766] #  Metal 3         3652
[03/01 20:48:34    766] #-----------------------
[03/01 20:48:34    766] #                 13451 
[03/01 20:48:34    766] #
[03/01 20:48:34    766] #Total number of involved priority nets 87
[03/01 20:48:34    766] #Maximum src to sink distance for priority net 293.5
[03/01 20:48:34    766] #Average of max src_to_sink distance for priority net 102.7
[03/01 20:48:34    766] #Average of ave src_to_sink distance for priority net 58.7
[03/01 20:48:34    766] #Max overcon = 2 tracks.
[03/01 20:48:34    766] #Total overcon = 0.05%.
[03/01 20:48:34    766] #Worst layer Gcell overcon rate = 0.03%.
[03/01 20:48:34    766] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1301.56 (MB), peak = 1433.00 (MB)
[03/01 20:48:34    766] #
[03/01 20:48:34    766] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1287.75 (MB), peak = 1433.00 (MB)
[03/01 20:48:34    766] #Start Track Assignment.
[03/01 20:48:34    767] #Done with 3589 horizontal wires in 2 hboxes and 2914 vertical wires in 2 hboxes.
[03/01 20:48:34    767] #Done with 52 horizontal wires in 2 hboxes and 33 vertical wires in 2 hboxes.
[03/01 20:48:34    767] #Complete Track Assignment.
[03/01 20:48:34    767] #Total number of nets with non-default rule or having extra spacing = 87
[03/01 20:48:34    767] #Total wire length = 30057 um.
[03/01 20:48:34    767] #Total half perimeter of net bounding box = 9446 um.
[03/01 20:48:34    767] #Total wire length on LAYER M1 = 2900 um.
[03/01 20:48:34    767] #Total wire length on LAYER M2 = 786 um.
[03/01 20:48:34    767] #Total wire length on LAYER M3 = 14913 um.
[03/01 20:48:34    767] #Total wire length on LAYER M4 = 11458 um.
[03/01 20:48:34    767] #Total wire length on LAYER M5 = 0 um.
[03/01 20:48:34    767] #Total wire length on LAYER M6 = 0 um.
[03/01 20:48:34    767] #Total wire length on LAYER M7 = 0 um.
[03/01 20:48:34    767] #Total wire length on LAYER M8 = 0 um.
[03/01 20:48:34    767] #Total number of vias = 13451
[03/01 20:48:34    767] #Up-Via Summary (total 13451):
[03/01 20:48:34    767] #           
[03/01 20:48:34    767] #-----------------------
[03/01 20:48:34    767] #  Metal 1         5196
[03/01 20:48:34    767] #  Metal 2         4603
[03/01 20:48:34    767] #  Metal 3         3652
[03/01 20:48:34    767] #-----------------------
[03/01 20:48:34    767] #                 13451 
[03/01 20:48:34    767] #
[03/01 20:48:34    767] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1302.08 (MB), peak = 1433.00 (MB)
[03/01 20:48:34    767] #
[03/01 20:48:34    767] #Cpu time = 00:00:20
[03/01 20:48:34    767] #Elapsed time = 00:00:20
[03/01 20:48:34    767] #Increased memory = 41.55 (MB)
[03/01 20:48:34    767] #Total memory = 1302.12 (MB)
[03/01 20:48:34    767] #Peak memory = 1433.00 (MB)
[03/01 20:48:35    767] #
[03/01 20:48:35    767] #Start Detail Routing..
[03/01 20:48:35    767] #start initial detail routing ...
[03/01 20:49:11    804] # ECO: 7.7% of the total area was rechecked for DRC, and 78.9% required routing.
[03/01 20:49:11    804] #    number of violations = 0
[03/01 20:49:11    804] #cpu time = 00:00:37, elapsed time = 00:00:37, memory = 1331.06 (MB), peak = 1433.00 (MB)
[03/01 20:49:11    804] #start 1st optimization iteration ...
[03/01 20:49:11    804] #    number of violations = 0
[03/01 20:49:11    804] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1295.48 (MB), peak = 1433.00 (MB)
[03/01 20:49:11    804] #Complete Detail Routing.
[03/01 20:49:11    804] #Total number of nets with non-default rule or having extra spacing = 87
[03/01 20:49:11    804] #Total wire length = 26928 um.
[03/01 20:49:11    804] #Total half perimeter of net bounding box = 9446 um.
[03/01 20:49:11    804] #Total wire length on LAYER M1 = 12 um.
[03/01 20:49:11    804] #Total wire length on LAYER M2 = 1152 um.
[03/01 20:49:11    804] #Total wire length on LAYER M3 = 14226 um.
[03/01 20:49:11    804] #Total wire length on LAYER M4 = 11538 um.
[03/01 20:49:11    804] #Total wire length on LAYER M5 = 0 um.
[03/01 20:49:11    804] #Total wire length on LAYER M6 = 0 um.
[03/01 20:49:11    804] #Total wire length on LAYER M7 = 0 um.
[03/01 20:49:11    804] #Total wire length on LAYER M8 = 0 um.
[03/01 20:49:11    804] #Total number of vias = 14935
[03/01 20:49:11    804] #Total number of multi-cut vias = 84 (  0.6%)
[03/01 20:49:11    804] #Total number of single cut vias = 14851 ( 99.4%)
[03/01 20:49:11    804] #Up-Via Summary (total 14935):
[03/01 20:49:11    804] #                   single-cut          multi-cut      Total
[03/01 20:49:11    804] #-----------------------------------------------------------
[03/01 20:49:11    804] #  Metal 1        5089 ( 98.4%)        84 (  1.6%)       5173
[03/01 20:49:11    804] #  Metal 2        4959 (100.0%)         0 (  0.0%)       4959
[03/01 20:49:11    804] #  Metal 3        4803 (100.0%)         0 (  0.0%)       4803
[03/01 20:49:11    804] #-----------------------------------------------------------
[03/01 20:49:11    804] #                14851 ( 99.4%)        84 (  0.6%)      14935 
[03/01 20:49:11    804] #
[03/01 20:49:11    804] #Total number of DRC violations = 0
[03/01 20:49:11    804] #Total number of overlapping instance violations = 1
[03/01 20:49:11    804] #Cpu time = 00:00:37
[03/01 20:49:11    804] #Elapsed time = 00:00:37
[03/01 20:49:11    804] #Increased memory = -7.58 (MB)
[03/01 20:49:11    804] #Total memory = 1294.54 (MB)
[03/01 20:49:11    804] #Peak memory = 1433.00 (MB)
[03/01 20:49:11    804] #detailRoute Statistics:
[03/01 20:49:11    804] #Cpu time = 00:00:37
[03/01 20:49:11    804] #Elapsed time = 00:00:37
[03/01 20:49:11    804] #Increased memory = -7.58 (MB)
[03/01 20:49:11    804] #Total memory = 1294.54 (MB)
[03/01 20:49:11    804] #Peak memory = 1433.00 (MB)
[03/01 20:49:12    804] #
[03/01 20:49:12    804] #globalDetailRoute statistics:
[03/01 20:49:12    804] #Cpu time = 00:00:58
[03/01 20:49:12    804] #Elapsed time = 00:00:58
[03/01 20:49:12    804] #Increased memory = 47.52 (MB)
[03/01 20:49:12    804] #Total memory = 1275.02 (MB)
[03/01 20:49:12    804] #Peak memory = 1433.00 (MB)
[03/01 20:49:12    804] #Number of warnings = 50
[03/01 20:49:12    804] #Total number of warnings = 50
[03/01 20:49:12    804] #Number of fails = 0
[03/01 20:49:12    804] #Total number of fails = 0
[03/01 20:49:12    804] #Complete globalDetailRoute on Sat Mar  1 20:49:12 2025
[03/01 20:49:12    804] #
[03/01 20:49:12    804] 
[03/01 20:49:12    804]       Clock detailed routing done.
[03/01 20:49:12    804] Checking guided vs. routed lengths for 87 nets...
[03/01 20:49:12    804] 
[03/01 20:49:12    804]       
[03/01 20:49:12    804]       Guided max path lengths
[03/01 20:49:12    804]       =======================
[03/01 20:49:12    804]       
[03/01 20:49:12    804]       ---------------------------------------
[03/01 20:49:12    804]       From (um)    To (um)    Number of paths
[03/01 20:49:12    804]       ---------------------------------------
[03/01 20:49:12    804]          0.000      50.000           2
[03/01 20:49:12    804]         50.000     100.000          65
[03/01 20:49:12    804]        100.000     150.000          15
[03/01 20:49:12    804]        150.000     200.000           1
[03/01 20:49:12    804]        200.000     250.000           3
[03/01 20:49:12    804]        250.000     300.000           1
[03/01 20:49:12    804]       ---------------------------------------
[03/01 20:49:12    804]       
[03/01 20:49:12    804]       Deviation of routing from guided max path lengths
[03/01 20:49:12    804]       =================================================
[03/01 20:49:12    804]       
[03/01 20:49:12    804]       --------------------------------------
[03/01 20:49:12    804]       From (%)    To (%)     Number of paths
[03/01 20:49:12    804]       --------------------------------------
[03/01 20:49:12    804]       below         0.000           9
[03/01 20:49:12    804]         0.000      20.000          42
[03/01 20:49:12    804]        20.000      40.000          23
[03/01 20:49:12    804]        40.000      60.000          11
[03/01 20:49:12    804]        60.000      80.000           0
[03/01 20:49:12    804]        80.000     100.000           1
[03/01 20:49:12    804]       100.000     120.000           1
[03/01 20:49:12    804]       --------------------------------------
[03/01 20:49:12    804]       
[03/01 20:49:12    804] 
[03/01 20:49:12    804]     Top 10 notable deviations of routed length from guided length
[03/01 20:49:12    804]     =============================================================
[03/01 20:49:12    804] 
[03/01 20:49:12    804]     Net core_instance/CTS_197 (81 terminals)
[03/01 20:49:12    804]     Guided length:  max path =    75.922um, total =   314.168um
[03/01 20:49:12    804]     Routed length:  max path =   159.800um, total =   367.620um
[03/01 20:49:12    804]     Deviation:      max path =   110.478%,  total =    17.014%
[03/01 20:49:12    804] 
[03/01 20:49:12    804]     Net core_instance/CTS_224 (61 terminals)
[03/01 20:49:12    804]     Guided length:  max path =    61.218um, total =   274.433um
[03/01 20:49:12    804]     Routed length:  max path =   114.600um, total =   318.640um
[03/01 20:49:12    804]     Deviation:      max path =    87.201%,  total =    16.109%
[03/01 20:49:12    804] 
[03/01 20:49:12    804]     Net core_instance/CTS_216 (75 terminals)
[03/01 20:49:12    804]     Guided length:  max path =    81.383um, total =   311.600um
[03/01 20:49:12    804]     Routed length:  max path =   129.400um, total =   358.220um
[03/01 20:49:12    804]     Deviation:      max path =    59.002%,  total =    14.961%
[03/01 20:49:12    804] 
[03/01 20:49:12    804]     Net core_instance/CTS_208 (55 terminals)
[03/01 20:49:12    804]     Guided length:  max path =    75.030um, total =   290.925um
[03/01 20:49:12    804]     Routed length:  max path =   117.400um, total =   332.180um
[03/01 20:49:12    804]     Deviation:      max path =    56.471%,  total =    14.181%
[03/01 20:49:12    804] 
[03/01 20:49:12    804]     Net core_instance/CTS_228 (53 terminals)
[03/01 20:49:12    804]     Guided length:  max path =    72.210um, total =   216.812um
[03/01 20:49:12    804]     Routed length:  max path =   111.200um, total =   243.560um
[03/01 20:49:12    804]     Deviation:      max path =    53.995%,  total =    12.337%
[03/01 20:49:12    804] 
[03/01 20:49:12    804]     Net core_instance/CTS_238 (81 terminals)
[03/01 20:49:12    804]     Guided length:  max path =    75.495um, total =   289.215um
[03/01 20:49:12    804]     Routed length:  max path =   114.600um, total =   334.240um
[03/01 20:49:12    804]     Deviation:      max path =    51.798%,  total =    15.568%
[03/01 20:49:12    804] 
[03/01 20:49:12    804]     Net core_instance/CTS_233 (82 terminals)
[03/01 20:49:12    804]     Guided length:  max path =    81.585um, total =   344.988um
[03/01 20:49:12    804]     Routed length:  max path =   121.000um, total =   389.100um
[03/01 20:49:12    804]     Deviation:      max path =    48.312%,  total =    12.787%
[03/01 20:49:12    804] 
[03/01 20:49:12    804]     Net core_instance/CTS_234 (57 terminals)
[03/01 20:49:12    804]     Guided length:  max path =    50.115um, total =   226.632um
[03/01 20:49:12    804]     Routed length:  max path =    73.400um, total =   267.600um
[03/01 20:49:12    804]     Deviation:      max path =    46.463%,  total =    18.077%
[03/01 20:49:12    804] 
[03/01 20:49:12    804]     Net core_instance/CTS_203 (62 terminals)
[03/01 20:49:12    804]     Guided length:  max path =    72.953um, total =   309.838um
[03/01 20:49:12    804]     Routed length:  max path =   106.600um, total =   339.740um
[03/01 20:49:12    804]     Deviation:      max path =    46.122%,  total =     9.651%
[03/01 20:49:12    804] 
[03/01 20:49:12    804]     Net core_instance/CTS_240 (101 terminals)
[03/01 20:49:12    804]     Guided length:  max path =    76.090um, total =   361.895um
[03/01 20:49:12    804]     Routed length:  max path =   110.800um, total =   431.560um
[03/01 20:49:12    804]     Deviation:      max path =    45.617%,  total =    19.250%
[03/01 20:49:12    804] 
[03/01 20:49:12    804] Set FIXED routing status on 87 net(s)
[03/01 20:49:12    804] Set FIXED placed status on 86 instance(s)
[03/01 20:49:12    804] Net route status summary:
[03/01 20:49:12    804]   Clock:        87 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=87)
[03/01 20:49:12    804]   Non-clock: 24736 (unrouted=24736, trialRouted=0, noStatus=0, routed=0, fixed=0)
[03/01 20:49:12    804] (Not counting 4119 nets with <2 term connections)
[03/01 20:49:12    804] 
[03/01 20:49:12    804] CCOPT: Done with clock implementation routing.
[03/01 20:49:12    804] 
[03/01 20:49:12    804] 
[03/01 20:49:12    804] CCOPT: Starting congestion repair using flow wrapper.
[03/01 20:49:12    804] Trial Route Overflow 0(H) 0(V)
[03/01 20:49:12    804] Starting congestion repair ...
[03/01 20:49:12    804] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 2.
[03/01 20:49:12    804] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/01 20:49:12    804] (I)       Reading DB...
[03/01 20:49:12    804] (I)       congestionReportName   : 
[03/01 20:49:12    804] (I)       buildTerm2TermWires    : 1
[03/01 20:49:12    804] (I)       doTrackAssignment      : 1
[03/01 20:49:12    804] (I)       dumpBookshelfFiles     : 0
[03/01 20:49:12    804] (I)       numThreads             : 1
[03/01 20:49:12    804] [NR-eagl] honorMsvRouteConstraint: false
[03/01 20:49:12    804] (I)       honorPin               : false
[03/01 20:49:12    804] (I)       honorPinGuide          : true
[03/01 20:49:12    804] (I)       honorPartition         : false
[03/01 20:49:12    804] (I)       allowPartitionCrossover: false
[03/01 20:49:12    804] (I)       honorSingleEntry       : true
[03/01 20:49:12    804] (I)       honorSingleEntryStrong : true
[03/01 20:49:12    804] (I)       handleViaSpacingRule   : false
[03/01 20:49:12    804] (I)       PDConstraint           : none
[03/01 20:49:12    804] (I)       expBetterNDRHandling   : false
[03/01 20:49:12    804] [NR-eagl] honorClockSpecNDR      : 0
[03/01 20:49:12    804] (I)       routingEffortLevel     : 3
[03/01 20:49:12    804] [NR-eagl] minRouteLayer          : 2
[03/01 20:49:12    804] [NR-eagl] maxRouteLayer          : 4
[03/01 20:49:12    804] (I)       numRowsPerGCell        : 1
[03/01 20:49:12    804] (I)       speedUpLargeDesign     : 0
[03/01 20:49:12    804] (I)       speedUpBlkViolationClean: 0
[03/01 20:49:12    804] (I)       multiThreadingTA       : 0
[03/01 20:49:12    804] (I)       blockedPinEscape       : 1
[03/01 20:49:12    804] (I)       blkAwareLayerSwitching : 0
[03/01 20:49:12    804] (I)       betterClockWireModeling: 1
[03/01 20:49:12    804] (I)       punchThroughDistance   : 500.00
[03/01 20:49:12    804] (I)       scenicBound            : 1.15
[03/01 20:49:12    804] (I)       maxScenicToAvoidBlk    : 100.00
[03/01 20:49:12    804] (I)       source-to-sink ratio   : 0.00
[03/01 20:49:12    804] (I)       targetCongestionRatioH : 1.00
[03/01 20:49:12    804] (I)       targetCongestionRatioV : 1.00
[03/01 20:49:12    804] (I)       layerCongestionRatio   : 0.70
[03/01 20:49:12    804] (I)       m1CongestionRatio      : 0.10
[03/01 20:49:12    804] (I)       m2m3CongestionRatio    : 0.70
[03/01 20:49:12    804] (I)       localRouteEffort       : 1.00
[03/01 20:49:12    804] (I)       numSitesBlockedByOneVia: 8.00
[03/01 20:49:12    804] (I)       supplyScaleFactorH     : 1.00
[03/01 20:49:12    804] (I)       supplyScaleFactorV     : 1.00
[03/01 20:49:12    804] (I)       highlight3DOverflowFactor: 0.00
[03/01 20:49:12    804] (I)       doubleCutViaModelingRatio: 0.00
[03/01 20:49:12    804] (I)       blockTrack             : 
[03/01 20:49:12    804] (I)       readTROption           : true
[03/01 20:49:12    804] (I)       extraSpacingBothSide   : false
[03/01 20:49:12    804] [NR-eagl] numTracksPerClockWire  : 0
[03/01 20:49:12    804] (I)       routeSelectedNetsOnly  : false
[03/01 20:49:12    804] (I)       before initializing RouteDB syMemory usage = 1530.7 MB
[03/01 20:49:12    804] (I)       starting read tracks
[03/01 20:49:12    804] (I)       build grid graph
[03/01 20:49:12    804] (I)       build grid graph start
[03/01 20:49:12    804] [NR-eagl] Layer1 has no routable track
[03/01 20:49:12    804] [NR-eagl] Layer2 has single uniform track structure
[03/01 20:49:12    804] [NR-eagl] Layer3 has single uniform track structure
[03/01 20:49:12    804] [NR-eagl] Layer4 has single uniform track structure
[03/01 20:49:12    804] (I)       build grid graph end
[03/01 20:49:12    804] (I)       Layer1   numNetMinLayer=24736
[03/01 20:49:12    804] (I)       Layer2   numNetMinLayer=0
[03/01 20:49:12    804] (I)       Layer3   numNetMinLayer=87
[03/01 20:49:12    804] (I)       Layer4   numNetMinLayer=0
[03/01 20:49:12    804] (I)       numViaLayers=3
[03/01 20:49:12    804] (I)       end build via table
[03/01 20:49:12    804] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=7992 numBumpBlks=0 numBoundaryFakeBlks=0
[03/01 20:49:12    804] [NR-eagl] numPreroutedNet = 87  numPreroutedWires = 15934
[03/01 20:49:12    804] (I)       readDataFromPlaceDB
[03/01 20:49:12    804] (I)       Read net information..
[03/01 20:49:12    804] [NR-eagl] Read numTotalNets=24823  numIgnoredNets=87
[03/01 20:49:12    804] (I)       Read testcase time = 0.010 seconds
[03/01 20:49:12    804] 
[03/01 20:49:12    804] (I)       totalPins=81475  totalGlobalPin=80327 (98.59%)
[03/01 20:49:12    804] (I)       Model blockage into capacity
[03/01 20:49:12    804] (I)       Read numBlocks=7992  numPreroutedWires=15934  numCapScreens=0
[03/01 20:49:12    804] (I)       blocked area on Layer1 : 0  (0.00%)
[03/01 20:49:12    804] (I)       blocked area on Layer2 : 47308032000  (5.58%)
[03/01 20:49:12    804] (I)       blocked area on Layer3 : 15888400000  (1.87%)
[03/01 20:49:12    804] (I)       blocked area on Layer4 : 125936360000  (14.85%)
[03/01 20:49:12    804] (I)       Modeling time = 0.020 seconds
[03/01 20:49:12    804] 
[03/01 20:49:12    804] (I)       Number of ignored nets = 87
[03/01 20:49:12    804] (I)       Number of fixed nets = 87.  Ignored: Yes
[03/01 20:49:12    804] (I)       Number of clock nets = 87.  Ignored: No
[03/01 20:49:12    804] (I)       Number of analog nets = 0.  Ignored: Yes
[03/01 20:49:12    804] (I)       Number of special nets = 0.  Ignored: Yes
[03/01 20:49:12    804] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/01 20:49:12    804] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/01 20:49:12    804] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/01 20:49:12    804] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/01 20:49:12    804] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/01 20:49:12    804] (I)       Before initializing earlyGlobalRoute syMemory usage = 1530.7 MB
[03/01 20:49:12    804] (I)       Layer1  viaCost=300.00
[03/01 20:49:12    804] (I)       Layer2  viaCost=100.00
[03/01 20:49:12    804] (I)       Layer3  viaCost=100.00
[03/01 20:49:12    804] (I)       ---------------------Grid Graph Info--------------------
[03/01 20:49:12    804] (I)       routing area        :  (0, 0) - (923600, 918400)
[03/01 20:49:12    804] (I)       core area           :  (20000, 20000) - (903600, 898400)
[03/01 20:49:12    804] (I)       Site Width          :   400  (dbu)
[03/01 20:49:12    804] (I)       Row Height          :  3600  (dbu)
[03/01 20:49:12    804] (I)       GCell Width         :  3600  (dbu)
[03/01 20:49:12    804] (I)       GCell Height        :  3600  (dbu)
[03/01 20:49:12    804] (I)       grid                :   256   255     4
[03/01 20:49:12    804] (I)       vertical capacity   :     0  3600     0  3600
[03/01 20:49:12    804] (I)       horizontal capacity :     0     0  3600     0
[03/01 20:49:12    804] (I)       Default wire width  :   180   200   200   200
[03/01 20:49:12    804] (I)       Default wire space  :   180   200   200   200
[03/01 20:49:12    804] (I)       Default pitch size  :   360   400   400   400
[03/01 20:49:12    804] (I)       First Track Coord   :     0   200   400   200
[03/01 20:49:12    804] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00
[03/01 20:49:12    804] (I)       Total num of tracks :     0  2309  2295  2309
[03/01 20:49:12    804] (I)       Num of masks        :     1     1     1     1
[03/01 20:49:12    804] (I)       --------------------------------------------------------
[03/01 20:49:12    804] 
[03/01 20:49:12    804] [NR-eagl] ============ Routing rule table ============
[03/01 20:49:12    804] [NR-eagl] Rule id 0. Nets 0 
[03/01 20:49:12    804] [NR-eagl] id=0  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[03/01 20:49:12    804] [NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800
[03/01 20:49:12    804] [NR-eagl] Rule id 1. Nets 24736 
[03/01 20:49:12    804] [NR-eagl] id=1  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/01 20:49:12    804] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[03/01 20:49:12    804] [NR-eagl] ========================================
[03/01 20:49:12    804] [NR-eagl] 
[03/01 20:49:12    804] (I)       After initializing earlyGlobalRoute syMemory usage = 1530.7 MB
[03/01 20:49:12    804] (I)       Loading and dumping file time : 0.25 seconds
[03/01 20:49:12    804] (I)       free getNanoCongMap()->getMpool()
[03/01 20:49:12    804] (I)       ============= Initialization =============
[03/01 20:49:12    804] (I)       total 2D Cap : 1623172 = (572477 H, 1050695 V)
[03/01 20:49:12    804] [NR-eagl] Layer group 1: route 24736 net(s) in layer range [2, 4]
[03/01 20:49:12    804] (I)       ============  Phase 1a Route ============
[03/01 20:49:12    805] (I)       Phase 1a runs 0.07 seconds
[03/01 20:49:12    805] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=1
[03/01 20:49:12    805] (I)       Usage: 288817 = (124921 H, 163896 V) = (21.82% H, 15.60% V) = (2.249e+05um H, 2.950e+05um V)
[03/01 20:49:12    805] (I)       
[03/01 20:49:12    805] (I)       ============  Phase 1b Route ============
[03/01 20:49:12    805] (I)       Phase 1b runs 0.01 seconds
[03/01 20:49:12    805] (I)       Usage: 288933 = (124987 H, 163946 V) = (21.83% H, 15.60% V) = (2.250e+05um H, 2.951e+05um V)
[03/01 20:49:12    805] (I)       
[03/01 20:49:12    805] (I)       earlyGlobalRoute overflow of layer group 1: 0.06% H + 0.13% V. EstWL: 5.200794e+05um
[03/01 20:49:12    805] (I)       ============  Phase 1c Route ============
[03/01 20:49:12    805] (I)       Level2 Grid: 52 x 51
[03/01 20:49:12    805] (I)       Phase 1c runs 0.00 seconds
[03/01 20:49:12    805] (I)       Usage: 288933 = (124987 H, 163946 V) = (21.83% H, 15.60% V) = (2.250e+05um H, 2.951e+05um V)
[03/01 20:49:12    805] (I)       
[03/01 20:49:12    805] (I)       ============  Phase 1d Route ============
[03/01 20:49:12    805] (I)       Phase 1d runs 0.01 seconds
[03/01 20:49:12    805] (I)       Usage: 288981 = (125017 H, 163964 V) = (21.84% H, 15.61% V) = (2.250e+05um H, 2.951e+05um V)
[03/01 20:49:12    805] (I)       
[03/01 20:49:12    805] (I)       ============  Phase 1e Route ============
[03/01 20:49:12    805] (I)       Phase 1e runs 0.01 seconds
[03/01 20:49:12    805] (I)       Usage: 288981 = (125017 H, 163964 V) = (21.84% H, 15.61% V) = (2.250e+05um H, 2.951e+05um V)
[03/01 20:49:12    805] (I)       
[03/01 20:49:12    805] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.06% V. EstWL: 5.201658e+05um
[03/01 20:49:12    805] [NR-eagl] 
[03/01 20:49:12    805] (I)       ============  Phase 1l Route ============
[03/01 20:49:12    805] (I)       dpBasedLA: time=0.04  totalOF=1580  totalVia=153340  totalWL=288964  total(Via+WL)=442304 
[03/01 20:49:12    805] (I)       Total Global Routing Runtime: 0.24 seconds
[03/01 20:49:12    805] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.04% V
[03/01 20:49:12    805] [NR-eagl] Overflow after earlyGlobalRoute 0.03% H + 0.04% V
[03/01 20:49:12    805] (I)       
[03/01 20:49:12    805] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/01 20:49:12    805] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/01 20:49:12    805] 
[03/01 20:49:12    805] ** np local hotspot detection info verbose **
[03/01 20:49:12    805] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/01 20:49:12    805] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/01 20:49:12    805] 
[03/01 20:49:12    805] describeCongestion: hCong = 0.00 vCong = 0.00
[03/01 20:49:12    805] Skipped repairing congestion.
[03/01 20:49:12    805] (I)       ============= track Assignment ============
[03/01 20:49:12    805] (I)       extract Global 3D Wires
[03/01 20:49:12    805] (I)       Extract Global WL : time=0.01
[03/01 20:49:12    805] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/01 20:49:12    805] (I)       Initialization real time=0.01 seconds
[03/01 20:49:13    805] (I)       Kernel real time=0.26 seconds
[03/01 20:49:13    805] (I)       End Greedy Track Assignment
[03/01 20:49:13    805] [NR-eagl] Layer1(M1)(F) length: 1.200000e+01um, number of vias: 86408
[03/01 20:49:13    805] [NR-eagl] Layer2(M2)(V) length: 2.190076e+05um, number of vias: 122552
[03/01 20:49:13    805] [NR-eagl] Layer3(M3)(H) length: 2.441260e+05um, number of vias: 9676
[03/01 20:49:13    805] [NR-eagl] Layer4(M4)(V) length: 9.626286e+04um, number of vias: 0
[03/01 20:49:13    805] [NR-eagl] Total length: 5.594084e+05um, number of vias: 218636
[03/01 20:49:13    805] End of congRepair (cpu=0:00:01.0, real=0:00:01.0)
[03/01 20:49:13    805] 
[03/01 20:49:13    805] CCOPT: Done with congestion repair using flow wrapper.
[03/01 20:49:13    805] 
[03/01 20:49:13    805] #spOpts: N=65 
[03/01 20:49:13    805] Core basic site is core
[03/01 20:49:13    805] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/01 20:49:13    805]     Clock implementation routing done.
[03/01 20:49:13    805]     Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=62103 and nets=28942 using extraction engine 'preRoute' .
[03/01 20:49:13    805] PreRoute RC Extraction called for design fullchip.
[03/01 20:49:13    805] RC Extraction called in multi-corner(2) mode.
[03/01 20:49:13    805] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/01 20:49:13    805] RCMode: PreRoute
[03/01 20:49:13    805]       RC Corner Indexes            0       1   
[03/01 20:49:13    805] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/01 20:49:13    805] Resistance Scaling Factor    : 1.00000 1.00000 
[03/01 20:49:13    805] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/01 20:49:13    805] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/01 20:49:13    805] Shrink Factor                : 1.00000
[03/01 20:49:13    805] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/01 20:49:13    805] Using capacitance table file ...
[03/01 20:49:13    805] Updating RC grid for preRoute extraction ...
[03/01 20:49:13    805] Initializing multi-corner capacitance tables ... 
[03/01 20:49:13    805] Initializing multi-corner resistance tables ...
[03/01 20:49:13    806] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1515.801M)
[03/01 20:49:13    806] 
[03/01 20:49:13    806]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/01 20:49:13    806]     Rebuilding timing graph... 
[03/01 20:49:13    806]     Rebuilding timing graph done.
[03/01 20:49:15    808]     
[03/01 20:49:15    808]     Routing Correlation Report
[03/01 20:49:15    808]     ==========================
[03/01 20:49:15    808]     
[03/01 20:49:15    808]     Top/Trunk Low-Fanout (<=5) Routes:
[03/01 20:49:15    808]     
[03/01 20:49:15    808]     ------------------------------------------------------------------------------------------------------------------------------
[03/01 20:49:15    808]     Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
[03/01 20:49:15    808]                                   Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
[03/01 20:49:15    808]     ------------------------------------------------------------------------------------------------------------------------------
[03/01 20:49:15    808]     Gate Delay           ns          0.000        0.000        -         0.000        0.000      1.000      1.000         1.000
[03/01 20:49:15    808]     S->S Wire Len.       um        120.814      121.600      1.007     170.856      171.968      1.000      1.007         0.994
[03/01 20:49:15    808]     S->S Wire Res.       Ohm       134.515      136.871      1.018     190.233      193.565      1.000      1.018         0.983
[03/01 20:49:15    808]     S->S Wire Res./um    Ohm         0.557        0.563      1.011       0.787        0.796      1.000      1.011         0.989
[03/01 20:49:15    808]     Total Wire Len.      um        120.814      121.600      1.007     170.856      171.968      1.000      1.007         0.994
[03/01 20:49:15    808]     Trans. Time          ns          0.005        0.005      1.000       0.007        0.007      1.000      1.000         1.000
[03/01 20:49:15    808]     Wire Cap.            fF         18.787       18.786      1.000      26.569       26.568      1.000      1.000         1.000
[03/01 20:49:15    808]     Wire Cap./um         fF          0.078        0.077      0.993       0.110        0.109      1.000      0.993         1.007
[03/01 20:49:15    808]     Wire Delay           ns          0.003        0.003      0.943       0.004        0.004      1.000      0.943         1.060
[03/01 20:49:15    808]     Wire Skew            ns          0.000        0.000        -         0.000        0.000      1.000      1.000         1.000
[03/01 20:49:15    808]     ------------------------------------------------------------------------------------------------------------------------------
[03/01 20:49:15    808]     
[03/01 20:49:15    808]     Top/Trunk High-Fanout (>5) Routes:
[03/01 20:49:15    808]     
[03/01 20:49:15    808]     ------------------------------------------------------------------------------------------------------------------------------
[03/01 20:49:15    808]     Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
[03/01 20:49:15    808]                                   Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
[03/01 20:49:15    808]     ------------------------------------------------------------------------------------------------------------------------------
[03/01 20:49:15    808]     Gate Delay           ns          0.083        0.085      1.020      0.009         0.010      0.998      1.061         0.939
[03/01 20:49:15    808]     S->S Wire Len.       um         80.560       87.455      1.086     57.329        59.304      0.995      1.029         0.961
[03/01 20:49:15    808]     S->S Wire Res.       Ohm        99.379      109.806      1.105     63.625        67.879      0.990      1.057         0.928
[03/01 20:49:15    808]     S->S Wire Res./um    Ohm         1.373        1.370      0.998      0.322         0.298      0.908      0.842         0.980
[03/01 20:49:15    808]     Total Wire Len.      um        359.251      388.512      1.081     87.972        96.838      0.990      1.090         0.899
[03/01 20:49:15    808]     Trans. Time          ns          0.078        0.081      1.042      0.007         0.009      0.998      1.192         0.836
[03/01 20:49:15    808]     Wire Cap.            fF         54.671       58.727      1.074     12.402        13.812      0.990      1.102         0.889
[03/01 20:49:15    808]     Wire Cap./um         fF          0.153        0.152      0.993      0.004         0.003      0.966      0.890         1.049
[03/01 20:49:15    808]     Wire Delay           ns          0.004        0.004      1.175      0.002         0.002      0.969      1.081         0.868
[03/01 20:49:15    808]     Wire Skew            ns          0.005        0.006      1.105      0.002         0.002      0.987      0.930         1.048
[03/01 20:49:15    808]     ------------------------------------------------------------------------------------------------------------------------------
[03/01 20:49:15    808]     
[03/01 20:49:15    808]     Leaf Routes:
[03/01 20:49:15    808]     
[03/01 20:49:15    808]     ------------------------------------------------------------------------------------------------------------------------------
[03/01 20:49:15    808]     Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
[03/01 20:49:15    808]                                   Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
[03/01 20:49:15    808]     ------------------------------------------------------------------------------------------------------------------------------
[03/01 20:49:15    808]     Gate Delay           ns          0.095        0.095      0.996      0.005         0.005      0.977      0.976         0.978
[03/01 20:49:15    808]     S->S Wire Len.       um         44.151       55.119      1.248     21.855        27.046      0.844      1.044         0.682
[03/01 20:49:15    808]     S->S Wire Res.       Ohm        70.945       79.448      1.120     30.878        36.068      0.824      0.962         0.705
[03/01 20:49:15    808]     S->S Wire Res./um    Ohm         1.709        1.509      0.883      0.369         0.259      0.842      0.591         1.198
[03/01 20:49:15    808]     Total Wire Len.      um        292.198      302.265      1.034     66.125        68.225      0.992      1.024         0.962
[03/01 20:49:15    808]     Trans. Time          ns          0.092        0.092      1.001      0.008         0.008      0.985      1.000         0.970
[03/01 20:49:15    808]     Wire Cap.            fF         53.015       51.898      0.979     12.209        11.844      0.993      0.963         1.024
[03/01 20:49:15    808]     Wire Cap./um         fF          0.181        0.172      0.947      0.007         0.005      0.959      0.684         1.345
[03/01 20:49:15    808]     Wire Delay           ns          0.004        0.005      1.359      0.002         0.003      0.735      0.997         0.541
[03/01 20:49:15    808]     Wire Skew            ns          0.000        0.000        -        0.000         0.000      1.000      1.000         1.000
[03/01 20:49:15    808]     ------------------------------------------------------------------------------------------------------------------------------
[03/01 20:49:15    808]     
[03/01 20:49:15    808]     S->S: Measured source-to-sink; PPMCC: Pearson Product Moment Correlation Coefficient
[03/01 20:49:15    808]     
[03/01 20:49:15    808]     Top Wire Delay Differences (Top/Trunk Low-Fanout routes):
[03/01 20:49:15    808]     
[03/01 20:49:15    808]     -------------------------------------------------------------------
[03/01 20:49:15    808]     Route Sink Pin                                       Difference (%)
[03/01 20:49:15    808]     -------------------------------------------------------------------
[03/01 20:49:15    808]     core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A17044/I        5.660
[03/01 20:49:15    808]     -------------------------------------------------------------------
[03/01 20:49:15    808]     
[03/01 20:49:15    808]     Clock Tree Layer Assignment (Top/Trunk Low-Fanout Routes):
[03/01 20:49:15    808]     
[03/01 20:49:15    808]     -----------------------------------------------------------------------------------------------
[03/01 20:49:15    808]     Layer                        Pre-Route    Post-Route    Res.           Cap.          RC
[03/01 20:49:15    808]                                                             (Ohm um^-1)    (fF um^-1)    (fs um^-2)
[03/01 20:49:15    808]     -----------------------------------------------------------------------------------------------
[03/01 20:49:15    808]     M3                           190.635um    190.800um        1.599         0.282         0.451
[03/01 20:49:15    808]     M4                            50.992um     52.400um        1.599         0.282         0.451
[03/01 20:49:15    808]     Preferred Layer Adherence    100.000%     100.000%           -             -             -
[03/01 20:49:15    808]     -----------------------------------------------------------------------------------------------
[03/01 20:49:15    808]     
[03/01 20:49:15    808]     No transition time violation increases to report
[03/01 20:49:15    808]     
[03/01 20:49:15    808]     Top Wire Delay Differences (Top/Trunk High-Fanout routes):
[03/01 20:49:15    808]     
[03/01 20:49:15    808]     -------------------------------------------------------------------
[03/01 20:49:15    808]     Route Sink Pin                                       Difference (%)
[03/01 20:49:15    808]     -------------------------------------------------------------------
[03/01 20:49:15    808]     core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16db4/I       -120.000
[03/01 20:49:15    808]     core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16e6e/I        -57.143
[03/01 20:49:15    808]     core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16f67/I        -56.098
[03/01 20:49:15    808]     core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16f6f/I        -55.000
[03/01 20:49:15    808]     core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16e62/I        -51.852
[03/01 20:49:15    808]     -------------------------------------------------------------------
[03/01 20:49:15    808]     
[03/01 20:49:15    808]     Clock Tree Layer Assignment (Top/Trunk High-Fanout Routes):
[03/01 20:49:15    808]     
[03/01 20:49:15    808]     ------------------------------------------------------------------------------------------------
[03/01 20:49:15    808]     Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
[03/01 20:49:15    808]                                                              (Ohm um^-1)    (fF um^-1)    (fs um^-2)
[03/01 20:49:15    808]     ------------------------------------------------------------------------------------------------
[03/01 20:49:15    808]     M1                              0.000um       0.600um       1.787         0.272         0.487
[03/01 20:49:15    808]     M2                              0.000um       8.500um       1.599         0.282         0.451
[03/01 20:49:15    808]     M3                           1269.862um    1373.000um       1.599         0.282         0.451
[03/01 20:49:15    808]     M4                           1604.145um    1726.000um       1.599         0.282         0.451
[03/01 20:49:15    808]     Preferred Layer Adherence     100.000%       99.707%          -             -             -
[03/01 20:49:15    808]     ------------------------------------------------------------------------------------------------
[03/01 20:49:15    808]     
[03/01 20:49:15    808]     No transition time violation increases to report
[03/01 20:49:15    808]     
[03/01 20:49:15    808]     Top Wire Delay Differences (Leaf routes):
[03/01 20:49:15    808]     
[03/01 20:49:15    808]     ---------------------------------------------------------------------------------
[03/01 20:49:15    808]     Route Sink Pin                                                     Difference (%)
[03/01 20:49:15    808]     ---------------------------------------------------------------------------------
[03/01 20:49:15    808]     core_instance/ofifo_inst/col_idx_7__fifo_instance/q7_reg_11_/CP       -900.000
[03/01 20:49:15    808]     core_instance/ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/CP       -833.333
[03/01 20:49:15    808]     core_instance/ofifo_inst/col_idx_5__fifo_instance/q3_reg_12_/CP       -775.000
[03/01 20:49:15    808]     core_instance/ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/CP       -768.750
[03/01 20:49:15    808]     core_instance/ofifo_inst/col_idx_4__fifo_instance/q5_reg_19_/CP       -760.000
[03/01 20:49:15    808]     ---------------------------------------------------------------------------------
[03/01 20:49:15    808]     
[03/01 20:49:15    808]     Clock Tree Layer Assignment (Leaf Routes):
[03/01 20:49:15    808]     
[03/01 20:49:15    808]     --------------------------------------------------------------------------------------------------
[03/01 20:49:15    808]     Layer                        Pre-Route      Post-Route     Res.           Cap.          RC
[03/01 20:49:15    808]                                                                (Ohm um^-1)    (fF um^-1)    (fs um^-2)
[03/01 20:49:15    808]     --------------------------------------------------------------------------------------------------
[03/01 20:49:15    808]     M1                               0.000um       11.400um       1.787         0.272         0.487
[03/01 20:49:15    808]     M2                               0.000um     1143.300um       1.599         0.282         0.451
[03/01 20:49:15    808]     M3                           11249.855um    12662.200um       1.599         0.282         0.451
[03/01 20:49:15    808]     M4                           11541.573um     9759.800um       1.599         0.282         0.451
[03/01 20:49:15    808]     Preferred Layer Adherence      100.000%        95.102%          -             -             -
[03/01 20:49:15    808]     --------------------------------------------------------------------------------------------------
[03/01 20:49:15    808]     
[03/01 20:49:15    808]     Transition Time Violating Nets (Leaf Routes)
[03/01 20:49:15    808]     ============================================
[03/01 20:49:15    808]     
[03/01 20:49:15    808]     Net: core_instance/CTS_198:
[03/01 20:49:15    808]     
[03/01 20:49:15    808]     -------------------------------------------------------------------------
[03/01 20:49:15    808]     Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
[03/01 20:49:15    808]                          Length        Via Count     Length        Via Count
[03/01 20:49:15    808]     -------------------------------------------------------------------------
[03/01 20:49:15    808]     M2                     0.000um      54            10.800um         54
[03/01 20:49:15    808]     M3                   148.215um      54           157.400um         53
[03/01 20:49:15    808]     M4                   114.125um      81           110.000um         58
[03/01 20:49:15    808]     -------------------------------------------------------------------------
[03/01 20:49:15    808]     Totals               262.000um     189           277.000um        165
[03/01 20:49:15    808]     -------------------------------------------------------------------------
[03/01 20:49:15    808]     Quantity             Pre-Route     Post-Route        -             -
[03/01 20:49:15    808]     -------------------------------------------------------------------------
[03/01 20:49:15    808]     S->WS OverSlew         0.000ns       0.001ns         -             -
[03/01 20:49:15    808]     S->WS Trans. Time      0.105ns       0.106ns         -             -
[03/01 20:49:15    808]     S->WS Wire Len.        8.863um       9.400um         -             -
[03/01 20:49:15    808]     S->WS Wire Res.       21.648Ohm     18.483Ohm        -             -
[03/01 20:49:15    808]     Wire Cap.             47.164fF      47.289fF         -             -
[03/01 20:49:15    808]     -------------------------------------------------------------------------
[03/01 20:49:15    808]     Pre-route worst sink:
[03/01 20:49:15    808]     core_instance/psum_mem_instance/memory4_reg_137_/CP.
[03/01 20:49:15    808]     Post-route worst sink:
[03/01 20:49:15    808]     core_instance/psum_mem_instance/memory4_reg_137_/CP.
[03/01 20:49:15    808]     -------------------------------------------------------------------------
[03/01 20:49:15    808]     Driver instance: core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16f73.
[03/01 20:49:15    808]     Driver fanout: 53.
[03/01 20:49:15    808]     Driver cell: CKBD8.
[03/01 20:49:15    808]     -------------------------------------------------------------------------
[03/01 20:49:15    808]     
[03/01 20:49:15    808]     Net: core_instance/mac_array_instance/CTS_47:
[03/01 20:49:15    808]     
[03/01 20:49:15    808]     -------------------------------------------------------------------------
[03/01 20:49:15    808]     Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
[03/01 20:49:15    808]                          Length        Via Count     Length        Via Count
[03/01 20:49:15    808]     -------------------------------------------------------------------------
[03/01 20:49:15    808]     M2                     0.000um      43             7.400um         43
[03/01 20:49:15    808]     M3                    74.335um      43            90.400um         40
[03/01 20:49:15    808]     M4                    99.320um      63            91.200um         43
[03/01 20:49:15    808]     -------------------------------------------------------------------------
[03/01 20:49:15    808]     Totals               173.000um     149           188.000um        126
[03/01 20:49:15    808]     -------------------------------------------------------------------------
[03/01 20:49:15    808]     Quantity             Pre-Route     Post-Route        -             -
[03/01 20:49:15    808]     -------------------------------------------------------------------------
[03/01 20:49:15    808]     S->WS OverSlew         0.000ns       0.001ns         -             -
[03/01 20:49:15    808]     S->WS Trans. Time      0.105ns       0.106ns         -             -
[03/01 20:49:15    808]     S->WS Wire Len.       75.263um      75.400um         -             -
[03/01 20:49:15    808]     S->WS Wire Res.      120.929Ohm    108.329Ohm        -             -
[03/01 20:49:15    808]     Wire Cap.             32.401fF      32.958fF         -             -
[03/01 20:49:15    808]     -------------------------------------------------------------------------
[03/01 20:49:15    808]     Pre-route worst sink:
[03/01 20:49:15    808]     core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_45_-
[03/01 20:49:15    808]     /CP.
[03/01 20:49:15    808]     Post-route worst sink:
[03/01 20:49:15    808]     core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_45_-
[03/01 20:49:15    808]     /CP.
[03/01 20:49:15    808]     -------------------------------------------------------------------------
[03/01 20:49:15    808]     Driver instance:
[03/01 20:49:15    808]     core_instance/mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16e70.
[03/01 20:49:15    808]     Driver fanout: 42.
[03/01 20:49:15    808]     Driver cell: CKBD6.
[03/01 20:49:15    808]     -------------------------------------------------------------------------
[03/01 20:49:15    808]     
[03/01 20:49:15    808]     Net: core_instance/CTS_234:
[03/01 20:49:15    808]     
[03/01 20:49:15    808]     -------------------------------------------------------------------------
[03/01 20:49:15    808]     Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
[03/01 20:49:15    808]                          Length        Via Count     Length        Via Count
[03/01 20:49:15    808]     -------------------------------------------------------------------------
[03/01 20:49:15    808]     M2                     0.000um      57            15.200um         57
[03/01 20:49:15    808]     M3                   111.520um      57           126.800um         54
[03/01 20:49:15    808]     M4                   115.112um      84            99.800um         53
[03/01 20:49:15    808]     -------------------------------------------------------------------------
[03/01 20:49:15    808]     Totals               226.000um     198           240.000um        164
[03/01 20:49:15    808]     -------------------------------------------------------------------------
[03/01 20:49:15    808]     Quantity             Pre-Route     Post-Route        -             -
[03/01 20:49:15    808]     -------------------------------------------------------------------------
[03/01 20:49:15    808]     S->WS OverSlew         0.000ns       0.000ns         -             -
[03/01 20:49:15    808]     S->WS Trans. Time      0.103ns       0.105ns         -             -
[03/01 20:49:15    808]     S->WS Wire Len.       14.275um      54.000um         -             -
[03/01 20:49:15    808]     S->WS Wire Res.       27.539Ohm     82.033Ohm        -             -
[03/01 20:49:15    808]     Wire Cap.             42.286fF      42.139fF         -             -
[03/01 20:49:15    808]     -------------------------------------------------------------------------
[03/01 20:49:15    808]     Pre-route worst sink: core_instance/psum_mem_instance/memory4_reg_70_/CP.
[03/01 20:49:15    808]     Post-route worst sink:
[03/01 20:49:15    808]     core_instance/psum_mem_instance/memory4_reg_99_/CP.
[03/01 20:49:15    808]     -------------------------------------------------------------------------
[03/01 20:49:15    808]     Driver instance: core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A16f6f.
[03/01 20:49:15    808]     Driver fanout: 56.
[03/01 20:49:15    808]     Driver cell: CKBD8.
[03/01 20:49:15    808]     -------------------------------------------------------------------------
[03/01 20:49:15    808]     
[03/01 20:49:15    808]     Via Selection for Estimated Routes (rule default):
[03/01 20:49:15    808]     
[03/01 20:49:15    808]     ----------------------------------------------------------------
[03/01 20:49:15    808]     Layer    Via Cell        Res.     Cap.     RC       Top of Stack
[03/01 20:49:15    808]     Range                    (Ohm)    (fF)     (fs)     Only
[03/01 20:49:15    808]     ----------------------------------------------------------------
[03/01 20:49:15    808]     M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
[03/01 20:49:15    808]     M2-M3    VIA23_1cut      1.500    0.030    0.046    false
[03/01 20:49:15    808]     M3-M4    VIA34_1cut      1.500    0.030    0.046    false
[03/01 20:49:15    808]     M4-M5    VIA45_1cut      1.500    0.030    0.046    false
[03/01 20:49:15    808]     M5-M6    VIA56_1cut      1.500    0.028    0.043    false
[03/01 20:49:15    808]     M6-M7    VIA67_1cut      0.220    0.099    0.022    false
[03/01 20:49:15    808]     M7-M8    VIA78_1cut      0.220    0.119    0.026    false
[03/01 20:49:15    808]     ----------------------------------------------------------------
[03/01 20:49:15    808]     
[03/01 20:49:15    808]     Post-Route Via Usage Statistics:
[03/01 20:49:15    808]     
[03/01 20:49:15    808]     --------------------------------------------------------------------------------------------------------------------------------------------------
[03/01 20:49:15    808]     Layer    Via Cell            Res.     Cap.     RC       Leaf     Leaf Usage    Leaf    Trunk    Trunk Usage    Trunk    Top      Top Usage    Top
[03/01 20:49:15    808]     Range                        (Ohm)    (fF)     (fs)     Usage    (%)           Tags    Usage    (%)            Tags     Usage    (%)          Tags
[03/01 20:49:15    808]                                                             Count                          Count                            Count                 
[03/01 20:49:15    808]     --------------------------------------------------------------------------------------------------------------------------------------------------
[03/01 20:49:15    808]     M1-M2    VIA12_1cut          1.500    0.032    0.047       1          0%        -         1          1%          -        -          -         -
[03/01 20:49:15    808]     M1-M2    VIA12_1cut_FAT_V    1.500    0.042    0.063       8          0%        -        -           -           -        -          -         -
[03/01 20:49:15    808]     M1-M2    VIA12_1cut_V        1.500    0.032    0.047    4994         98%       ER        85         90%        ER         -          -         -
[03/01 20:49:15    808]     M1-M2    VIA12_2cut_N        0.750    0.059    0.044      41          1%        -         5          5%          -        -          -         -
[03/01 20:49:15    808]     M1-M2    VIA12_2cut_S        0.750    0.059    0.044      35          1%        -         3          3%          -        -          -         -
[03/01 20:49:15    808]     M2-M3    VIA23_1cut          1.500    0.030    0.046    4864        100%       ER        94        100%        ER         -          -         -
[03/01 20:49:15    808]     M2-M3    VIA23_1cut_V        1.500    0.030    0.046       1          0%        -        -           -           -        -          -         -
[03/01 20:49:15    808]     M3-M4    VIA34_1cut          1.500    0.030    0.046    4593        100%       ER       207         99%        ER         -          -         -
[03/01 20:49:15    808]     M3-M4    VIA34_1stack_E      1.500    0.059    0.089      -          -          -         2          1%          -        -          -         -
[03/01 20:49:15    808]     M3-M4    VIA34_1stack_W      1.500    0.059    0.089       1          0%        -        -           -           -        -          -         -
[03/01 20:49:15    808]     --------------------------------------------------------------------------------------------------------------------------------------------------
[03/01 20:49:15    808]     
[03/01 20:49:15    808]     Tag Key:
[03/01 20:49:15    808]     	E=Used for route estimates;
[03/01 20:49:15    808]     	R=Most frequently used by router for this net type and layer transition.
[03/01 20:49:15    808]     
[03/01 20:49:15    808]     
[03/01 20:49:15    808]     Clock DAG stats after routing clock trees:
[03/01 20:49:15    808]       cell counts    : b=86, i=0, cg=0, l=0, total=86
[03/01 20:49:15    808]       cell areas     : b=656.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=656.640um^2
[03/01 20:49:15    808]       gate capacitance : top=0.000pF, trunk=0.363pF, leaf=4.206pF, total=4.569pF
[03/01 20:49:15    808]       wire capacitance : top=0.000pF, trunk=0.507pF, leaf=4.048pF, total=4.555pF
[03/01 20:49:15    808]       wire lengths   : top=0.000um, trunk=3351.300um, leaf=23576.700um, total=26928.000um
[03/01 20:49:15    808]       sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/01 20:49:15    808]     Clock DAG net violations after routing clock trees:
[03/01 20:49:15    808]       Transition : {count=3, worst=[0.001ns, 0.001ns, 0.000ns]} avg=0.001ns sd=0.001ns
[03/01 20:49:15    808]     Clock tree state after routing clock trees:
[03/01 20:49:15    808]       clock_tree clk: worst slew is leaf(0.106),trunk(0.097),top(nil), margined worst slew is leaf(0.106),trunk(0.097),top(nil)
[03/01 20:49:15    808]       skew_group clk/CON: insertion delay [min=0.245, max=0.285, avg=0.268, sd=0.008], skew [0.040 vs 0.057, 100% {0.245, 0.269, 0.285}] (wid=0.033 ws=0.025) (gid=0.267 gs=0.042)
[03/01 20:49:15    808]     Clock network insertion delays are now [0.245ns, 0.285ns] average 0.268ns std.dev 0.008ns
[03/01 20:49:15    808]     Legalizer reserving space for clock trees... 
[03/01 20:49:15    808]     Legalizer reserving space for clock trees done.
[03/01 20:49:15    808]     PostConditioning... 
[03/01 20:49:15    808]       Update timing... 
[03/01 20:49:15    808]         Updating timing graph... 
[03/01 20:49:15    808]           
[03/01 20:49:15    808] #################################################################################
[03/01 20:49:15    808] # Design Stage: PreRoute
[03/01 20:49:15    808] # Design Name: fullchip
[03/01 20:49:15    808] # Design Mode: 65nm
[03/01 20:49:15    808] # Analysis Mode: MMMC Non-OCV 
[03/01 20:49:15    808] # Parasitics Mode: No SPEF/RCDB
[03/01 20:49:15    808] # Signoff Settings: SI Off 
[03/01 20:49:15    808] #################################################################################
[03/01 20:49:16    809] AAE_INFO: 1 threads acquired from CTE.
[03/01 20:49:16    809] Calculate delays in BcWc mode...
[03/01 20:49:16    809] Topological Sorting (CPU = 0:00:00.0, MEM = 1580.6M, InitMEM = 1580.6M)
[03/01 20:49:19    812] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/01 20:49:19    812] End delay calculation. (MEM=1654.26 CPU=0:00:03.1 REAL=0:00:03.0)
[03/01 20:49:19    812] *** CDM Built up (cpu=0:00:04.1  real=0:00:04.0  mem= 1654.3M) ***
[03/01 20:49:19    812]         Updating timing graph done.
[03/01 20:49:19    812]         Updating latch analysis... 
[03/01 20:49:20    812]         Updating latch analysis done.
[03/01 20:49:20    812]       Update timing done.
[03/01 20:49:20    812]       Invalidating timing
[03/01 20:49:20    812]       PostConditioning active optimizations:
[03/01 20:49:20    812]        - DRV fixing with cell sizing
[03/01 20:49:20    812]       
[03/01 20:49:20    812]       Currently running CTS, using active skew data
[03/01 20:49:20    812]       Rebuilding timing graph... 
[03/01 20:49:20    812]       Rebuilding timing graph done.
[03/01 20:49:20    813]       Rebuilding timing graph Clock DAG stats PostConditioning before bufferablility reset:
[03/01 20:49:20    813]       Rebuilding timing graph   cell counts    : b=86, i=0, cg=0, l=0, total=86
[03/01 20:49:20    813]       Rebuilding timing graph   cell areas     : b=656.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=656.640um^2
[03/01 20:49:20    813]       Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.363pF, leaf=4.206pF, total=4.569pF
[03/01 20:49:20    813]       Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.507pF, leaf=4.048pF, total=4.555pF
[03/01 20:49:20    813]       Rebuilding timing graph   wire lengths   : top=0.000um, trunk=3351.300um, leaf=23576.700um, total=26928.000um
[03/01 20:49:20    813]       Rebuilding timing graph   sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/01 20:49:20    813]       Rebuilding timing graph Clock DAG net violations PostConditioning before bufferablility reset:
[03/01 20:49:20    813]       Rebuilding timing graph   Transition : {count=3, worst=[0.001ns, 0.001ns, 0.000ns]} avg=0.001ns sd=0.001ns
[03/01 20:49:20    813]       Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[03/01 20:49:20    813]       Clock DAG stats PostConditioning initial state:
[03/01 20:49:20    813]         cell counts    : b=86, i=0, cg=0, l=0, total=86
[03/01 20:49:20    813]         cell areas     : b=656.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=656.640um^2
[03/01 20:49:20    813]         gate capacitance : top=0.000pF, trunk=0.363pF, leaf=4.206pF, total=4.569pF
[03/01 20:49:20    813]         wire capacitance : top=0.000pF, trunk=0.507pF, leaf=4.048pF, total=4.555pF
[03/01 20:49:20    813]         wire lengths   : top=0.000um, trunk=3351.300um, leaf=23576.700um, total=26928.000um
[03/01 20:49:20    813]         sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/01 20:49:20    813]       Clock DAG net violations PostConditioning initial state:
[03/01 20:49:20    813]         Transition : {count=3, worst=[0.001ns, 0.001ns, 0.000ns]} avg=0.001ns sd=0.001ns
[03/01 20:49:20    813]       Recomputing CTS skew targets... 
[03/01 20:49:20    813]         Resolving skew group constraints... 
[03/01 20:49:21    813]           Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[03/01 20:49:21    813]         Resolving skew group constraints done.
[03/01 20:49:21    813]       Recomputing CTS skew targets done.
[03/01 20:49:21    813]       Fixing DRVs... 
[03/01 20:49:21    813]         Fixing clock tree DRVs: 
[03/01 20:49:21    813]         Fixing clock tree DRVs: .
[03/01 20:49:21    813]         Fixing clock tree DRVs: ..
[03/01 20:49:21    813]         Fixing clock tree DRVs: ...
[03/01 20:49:21    813]         Fixing clock tree DRVs: ... 20% 
[03/01 20:49:21    813]         Fixing clock tree DRVs: ... 20% .
[03/01 20:49:21    813]         Fixing clock tree DRVs: ... 20% ..
[03/01 20:49:21    814]         Fixing clock tree DRVs: ... 20% ...
[03/01 20:49:21    814]         Fixing clock tree DRVs: ... 20% ... 40% 
[03/01 20:49:21    814]         Fixing clock tree DRVs: ... 20% ... 40% .
[03/01 20:49:21    814]         Fixing clock tree DRVs: ... 20% ... 40% ..
[03/01 20:49:21    814]         Fixing clock tree DRVs: ... 20% ... 40% ...
[03/01 20:49:21    814]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
[03/01 20:49:21    814]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
[03/01 20:49:21    814]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
[03/01 20:49:21    814]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
[03/01 20:49:21    814]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
[03/01 20:49:21    814]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
[03/01 20:49:21    814]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
[03/01 20:49:21    814]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
[03/01 20:49:21    814]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/01 20:49:21    814]         CCOpt-PostConditioning: considered: 87, tested: 87, violation detected: 3, cannot run: 0, attempted: 3, failed: 0, sized: 3
[03/01 20:49:21    814]         
[03/01 20:49:21    814]         PRO Statistics: Fix DRVs (cell sizing):
[03/01 20:49:21    814]         =======================================
[03/01 20:49:21    814]         
[03/01 20:49:21    814]         Cell changes by Net Type:
[03/01 20:49:21    814]         
[03/01 20:49:21    814]         ------------------------------
[03/01 20:49:21    814]         Net Type    Attempted    Sized
[03/01 20:49:21    814]         ------------------------------
[03/01 20:49:21    814]         top             0          0
[03/01 20:49:21    814]         trunk           0          0
[03/01 20:49:21    814]         leaf            3          3
[03/01 20:49:21    814]         ------------------------------
[03/01 20:49:21    814]         Total           3          3
[03/01 20:49:21    814]         ------------------------------
[03/01 20:49:21    814]         
[03/01 20:49:21    814]         Upsized: 3, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 5.760um^2
[03/01 20:49:21    814]         Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[03/01 20:49:21    814]         
[03/01 20:49:21    814]         Clock DAG stats PostConditioning after DRV fixing:
[03/01 20:49:21    814]           cell counts    : b=86, i=0, cg=0, l=0, total=86
[03/01 20:49:21    814]           cell areas     : b=662.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=662.400um^2
[03/01 20:49:21    814]           gate capacitance : top=0.000pF, trunk=0.367pF, leaf=4.206pF, total=4.572pF
[03/01 20:49:21    814]           wire capacitance : top=0.000pF, trunk=0.507pF, leaf=4.048pF, total=4.555pF
[03/01 20:49:21    814]           wire lengths   : top=0.000um, trunk=3351.300um, leaf=23576.700um, total=26928.000um
[03/01 20:49:21    814]           sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/01 20:49:21    814]         Clock DAG net violations PostConditioning after DRV fixing:none
[03/01 20:49:21    814]         Clock tree state PostConditioning after DRV fixing:
[03/01 20:49:21    814]           clock_tree clk: worst slew is leaf(0.104),trunk(0.098),top(nil), margined worst slew is leaf(0.104),trunk(0.098),top(nil)
[03/01 20:49:22    814]           skew_group clk/CON: insertion delay [min=0.246, max=0.286, avg=0.268, sd=0.008], skew [0.041 vs 0.057, 100% {0.246, 0.269, 0.286}] (wid=0.033 ws=0.025) (gid=0.266 gs=0.041)
[03/01 20:49:22    814]         Clock network insertion delays are now [0.246ns, 0.286ns] average 0.268ns std.dev 0.008ns
[03/01 20:49:22    814]       Fixing DRVs done.
[03/01 20:49:22    814]       
[03/01 20:49:22    814]       Slew Diagnostics: After DRV fixing
[03/01 20:49:22    814]       ==================================
[03/01 20:49:22    814]       
[03/01 20:49:22    814]       Global Causes:
[03/01 20:49:22    814]       
[03/01 20:49:22    814]       -------------------------------------
[03/01 20:49:22    814]       Cause
[03/01 20:49:22    814]       -------------------------------------
[03/01 20:49:22    814]       DRV fixing with buffering is disabled
[03/01 20:49:22    814]       -------------------------------------
[03/01 20:49:22    814]       
[03/01 20:49:22    814]       Top 5 overslews:
[03/01 20:49:22    814]       
[03/01 20:49:22    814]       ---------------------------------
[03/01 20:49:22    814]       Overslew    Causes    Driving Pin
[03/01 20:49:22    814]       ---------------------------------
[03/01 20:49:22    814]         (empty table)
[03/01 20:49:22    814]       ---------------------------------
[03/01 20:49:22    814]       
[03/01 20:49:22    814]       Slew Diagnostics Counts:
[03/01 20:49:22    814]       
[03/01 20:49:22    814]       -------------------
[03/01 20:49:22    814]       Cause    Occurences
[03/01 20:49:22    814]       -------------------
[03/01 20:49:22    814]         (empty table)
[03/01 20:49:22    814]       -------------------
[03/01 20:49:22    814]       
[03/01 20:49:22    814]       Reconnecting optimized routes... 
[03/01 20:49:22    814]       Reconnecting optimized routes done.
[03/01 20:49:22    814]       Refining placement... 
[03/01 20:49:22    814] *
[03/01 20:49:22    814] * Starting clock placement refinement...
[03/01 20:49:22    814] *
[03/01 20:49:22    814] * First pass: Refine non-clock instances...
[03/01 20:49:22    814] *
[03/01 20:49:22    814] #spOpts: N=65 
[03/01 20:49:22    814] *** Starting refinePlace (0:13:35 mem=1526.3M) ***
[03/01 20:49:22    814] Total net bbox length = 4.501e+05 (1.906e+05 2.595e+05) (ext = 2.376e+04)
[03/01 20:49:22    814] Starting refinePlace ...
[03/01 20:49:22    814] **ERROR: (IMPSP-2002):	Density too high (99.1%), stopping detail placement.
[03/01 20:49:22    814] Type 'man IMPSP-2002' for more detail.
[03/01 20:49:22    814] Total net bbox length = 4.501e+05 (1.906e+05 2.595e+05) (ext = 2.376e+04)
[03/01 20:49:22    814] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1526.3MB
[03/01 20:49:22    814] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1526.3MB) @(0:13:35 - 0:13:35).
[03/01 20:49:22    814] *** Finished refinePlace (0:13:35 mem=1526.3M) ***
[03/01 20:49:22    814] *
[03/01 20:49:22    814] * Second pass: Refine clock instances...
[03/01 20:49:22    814] *
[03/01 20:49:22    814] #spOpts: N=65 mergeVia=F 
[03/01 20:49:22    814] *** Starting refinePlace (0:13:35 mem=1526.3M) ***
[03/01 20:49:22    814] Total net bbox length = 4.501e+05 (1.906e+05 2.595e+05) (ext = 2.376e+04)
[03/01 20:49:22    814] Starting refinePlace ...
[03/01 20:49:22    814] **ERROR: (IMPSP-2002):	Density too high (99.2%), stopping detail placement.
[03/01 20:49:22    814] Type 'man IMPSP-2002' for more detail.
[03/01 20:49:22    814] Total net bbox length = 4.501e+05 (1.906e+05 2.595e+05) (ext = 2.376e+04)
[03/01 20:49:22    814] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1526.3MB
[03/01 20:49:22    814] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1526.3MB) @(0:13:35 - 0:13:35).
[03/01 20:49:22    814] *** Finished refinePlace (0:13:35 mem=1526.3M) ***
[03/01 20:49:22    814] *
[03/01 20:49:22    814] * No clock instances moved during refinement.
[03/01 20:49:22    814] *
[03/01 20:49:22    814] * Finished with clock placement refinement.
[03/01 20:49:22    814] *
[03/01 20:49:22    815] #spOpts: N=65 
[03/01 20:49:22    815] 
[03/01 20:49:22    815]       Refining placement done.
[03/01 20:49:22    815]       Set dirty flag on 6 insts, 12 nets
[03/01 20:49:22    815]       Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=62103 and nets=28942 using extraction engine 'preRoute' .
[03/01 20:49:22    815] PreRoute RC Extraction called for design fullchip.
[03/01 20:49:22    815] RC Extraction called in multi-corner(2) mode.
[03/01 20:49:22    815] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/01 20:49:22    815] RCMode: PreRoute
[03/01 20:49:22    815]       RC Corner Indexes            0       1   
[03/01 20:49:22    815] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/01 20:49:22    815] Resistance Scaling Factor    : 1.00000 1.00000 
[03/01 20:49:22    815] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/01 20:49:22    815] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/01 20:49:22    815] Shrink Factor                : 1.00000
[03/01 20:49:22    815] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/01 20:49:22    815] Using capacitance table file ...
[03/01 20:49:22    815] Updating RC grid for preRoute extraction ...
[03/01 20:49:22    815] Initializing multi-corner capacitance tables ... 
[03/01 20:49:22    815] Initializing multi-corner resistance tables ...
[03/01 20:49:22    815] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1526.297M)
[03/01 20:49:23    815] 
[03/01 20:49:23    815]       Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/01 20:49:23    815]       Rebuilding timing graph... 
[03/01 20:49:23    816]       Rebuilding timing graph done.
[03/01 20:49:24    816]       Rebuilding timing graph Clock DAG stats PostConditioning final:
[03/01 20:49:24    816]       Rebuilding timing graph   cell counts    : b=86, i=0, cg=0, l=0, total=86
[03/01 20:49:24    816]       Rebuilding timing graph   cell areas     : b=662.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=662.400um^2
[03/01 20:49:24    816]       Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.367pF, leaf=4.206pF, total=4.572pF
[03/01 20:49:24    816]       Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.507pF, leaf=4.048pF, total=4.555pF
[03/01 20:49:24    816]       Rebuilding timing graph   wire lengths   : top=0.000um, trunk=3351.300um, leaf=23576.700um, total=26928.000um
[03/01 20:49:24    816]       Rebuilding timing graph   sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/01 20:49:24    816]       Rebuilding timing graph Clock DAG net violations PostConditioning final:none
[03/01 20:49:24    816]     PostConditioning done.
[03/01 20:49:24    816] Net route status summary:
[03/01 20:49:24    816]   Clock:        87 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=87)
[03/01 20:49:24    816]   Non-clock: 24736 (unrouted=0, trialRouted=24736, noStatus=0, routed=0, fixed=0)
[03/01 20:49:24    816] (Not counting 4119 nets with <2 term connections)
[03/01 20:49:24    816]     Clock DAG stats after post-conditioning:
[03/01 20:49:24    816]       cell counts    : b=86, i=0, cg=0, l=0, total=86
[03/01 20:49:24    816]       cell areas     : b=662.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=662.400um^2
[03/01 20:49:24    816]       gate capacitance : top=0.000pF, trunk=0.367pF, leaf=4.206pF, total=4.572pF
[03/01 20:49:24    816]       wire capacitance : top=0.000pF, trunk=0.507pF, leaf=4.048pF, total=4.555pF
[03/01 20:49:24    816]       wire lengths   : top=0.000um, trunk=3351.300um, leaf=23576.700um, total=26928.000um
[03/01 20:49:24    816]       sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/01 20:49:24    816]     Clock DAG net violations after post-conditioning:none
[03/01 20:49:24    816]     Clock tree state after post-conditioning:
[03/01 20:49:24    816]       clock_tree clk: worst slew is leaf(0.104),trunk(0.098),top(nil), margined worst slew is leaf(0.104),trunk(0.098),top(nil)
[03/01 20:49:24    816]       skew_group clk/CON: insertion delay [min=0.246, max=0.286, avg=0.268, sd=0.008], skew [0.041 vs 0.057, 100% {0.246, 0.269, 0.286}] (wid=0.033 ws=0.025) (gid=0.266 gs=0.041)
[03/01 20:49:24    816]     Clock network insertion delays are now [0.246ns, 0.286ns] average 0.268ns std.dev 0.008ns
[03/01 20:49:24    816]   Updating netlist done.
[03/01 20:49:24    816]   
[03/01 20:49:24    816]   Clock DAG stats at end of CTS:
[03/01 20:49:24    816]   ==============================
[03/01 20:49:24    816]   
[03/01 20:49:24    816]   -------------------------------
[03/01 20:49:24    816]   Cell type      Count    Area
[03/01 20:49:24    816]   -------------------------------
[03/01 20:49:24    816]   Buffers         86      662.400
[03/01 20:49:24    816]   Inverters        0        0.000
[03/01 20:49:24    816]   Clock Gates      0        0.000
[03/01 20:49:24    816]   Clock Logic      0        0.000
[03/01 20:49:24    816]   All             86      662.400
[03/01 20:49:24    816]   -------------------------------
[03/01 20:49:24    816]   
[03/01 20:49:24    816]   
[03/01 20:49:24    816]   Clock DAG wire lengths at end of CTS:
[03/01 20:49:24    816]   =====================================
[03/01 20:49:24    816]   
[03/01 20:49:24    816]   --------------------
[03/01 20:49:24    816]   Type     Wire Length
[03/01 20:49:24    816]   --------------------
[03/01 20:49:24    816]   Top           0.000
[03/01 20:49:24    816]   Trunk      3351.300
[03/01 20:49:24    816]   Leaf      23576.700
[03/01 20:49:24    816]   Total     26928.000
[03/01 20:49:24    816]   --------------------
[03/01 20:49:24    816]   
[03/01 20:49:24    816]   
[03/01 20:49:24    816]   Clock DAG capacitances at end of CTS:
[03/01 20:49:24    816]   =====================================
[03/01 20:49:24    816]   
[03/01 20:49:24    816]   --------------------------------
[03/01 20:49:24    816]   Type     Gate     Wire     Total
[03/01 20:49:24    816]   --------------------------------
[03/01 20:49:24    816]   Top      0.000    0.000    0.000
[03/01 20:49:24    816]   Trunk    0.367    0.507    0.874
[03/01 20:49:24    816]   Leaf     4.206    4.048    8.254
[03/01 20:49:24    816]   Total    4.572    4.555    9.128
[03/01 20:49:24    816]   --------------------------------
[03/01 20:49:24    816]   
[03/01 20:49:24    816]   
[03/01 20:49:24    816]   Clock DAG sink capacitances at end of CTS:
[03/01 20:49:24    816]   ==========================================
[03/01 20:49:24    816]   
[03/01 20:49:24    816]   --------------------------------------------------------
[03/01 20:49:24    816]   Count    Total    Average    Std. Dev.    Min      Max
[03/01 20:49:24    816]   --------------------------------------------------------
[03/01 20:49:24    816]   5024     4.206     0.001       0.000      0.001    0.001
[03/01 20:49:24    816]   --------------------------------------------------------
[03/01 20:49:24    816]   
[03/01 20:49:24    816]   
[03/01 20:49:24    816]   Clock DAG net violations at end of CTS:
[03/01 20:49:24    816]   =======================================
[03/01 20:49:24    816]   
[03/01 20:49:24    816]   None
[03/01 20:49:24    816]   
[03/01 20:49:24    816]   
[03/01 20:49:24    816]   Clock tree summary at end of CTS:
[03/01 20:49:24    816]   =================================
[03/01 20:49:24    816]   
[03/01 20:49:24    816]   -----------------------------------------------------
[03/01 20:49:24    816]   Clock Tree        Worst Trunk Slew    Worst Leaf Slew
[03/01 20:49:24    816]   -----------------------------------------------------
[03/01 20:49:24    816]   clock_tree clk         0.098               0.104
[03/01 20:49:24    816]   -----------------------------------------------------
[03/01 20:49:24    816]   
[03/01 20:49:24    816]   
[03/01 20:49:24    816]   Skew group summary at end of CTS:
[03/01 20:49:24    816]   =================================
[03/01 20:49:24    816]   
[03/01 20:49:24    816]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/01 20:49:24    816]   Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[03/01 20:49:24    816]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/01 20:49:24    816]   WC:setup.late    clk/CON       0.246     0.286     0.041       0.057         0.025           0.013           0.268        0.008     100% {0.246, 0.269, 0.286}
[03/01 20:49:24    816]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/01 20:49:24    816]   
[03/01 20:49:24    816]   Clock network insertion delays are now [0.246ns, 0.286ns] average 0.268ns std.dev 0.008ns
[03/01 20:49:24    816]   
[03/01 20:49:24    816]   Found a total of 0 clock tree pins with a slew violation.
[03/01 20:49:24    816]   
[03/01 20:49:24    816] Synthesizing clock trees done.
[03/01 20:49:24    817] Connecting clock gate test enables... 
[03/01 20:49:24    817] Connecting clock gate test enables done.
[03/01 20:49:24    817] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[03/01 20:49:24    817]  * CCOpt property update_io_latency is false
[03/01 20:49:24    817] 
[03/01 20:49:24    817] Setting all clocks to propagated mode.
[03/01 20:49:24    817] Resetting all latency settings from fanout cone of clock 'clk'
[03/01 20:49:24    817] Resetting all latency settings from fanout cone of clock 'clk'
[03/01 20:49:25    817] Clock DAG stats after update timingGraph:
[03/01 20:49:25    817]   cell counts    : b=86, i=0, cg=0, l=0, total=86
[03/01 20:49:25    817]   cell areas     : b=662.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=662.400um^2
[03/01 20:49:25    817]   gate capacitance : top=0.000pF, trunk=0.367pF, leaf=4.206pF, total=4.572pF
[03/01 20:49:25    817]   wire capacitance : top=0.000pF, trunk=0.507pF, leaf=4.048pF, total=4.555pF
[03/01 20:49:25    817]   wire lengths   : top=0.000um, trunk=3351.300um, leaf=23576.700um, total=26928.000um
[03/01 20:49:25    817]   sink capacitance : count=5024, total=4.206pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/01 20:49:25    817] Clock DAG net violations after update timingGraph:none
[03/01 20:49:25    817] Clock tree state after update timingGraph:
[03/01 20:49:25    817]   clock_tree clk: worst slew is leaf(0.104),trunk(0.098),top(nil), margined worst slew is leaf(0.104),trunk(0.098),top(nil)
[03/01 20:49:25    817]   skew_group clk/CON: insertion delay [min=0.246, max=0.286, avg=0.268, sd=0.008], skew [0.041 vs 0.057, 100% {0.246, 0.269, 0.286}] (wid=0.033 ws=0.025) (gid=0.266 gs=0.041)
[03/01 20:49:25    817] Clock network insertion delays are now [0.246ns, 0.286ns] average 0.268ns std.dev 0.008ns
[03/01 20:49:25    817] Logging CTS constraint violations... 
[03/01 20:49:25    817]   No violations found.
[03/01 20:49:25    817] Logging CTS constraint violations done.
[03/01 20:49:25    817] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/01 20:49:25    818] Synthesizing clock trees with CCOpt done.
[03/01 20:49:25    818] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/01 20:49:25    818] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/01 20:49:25    818] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/01 20:49:25    818] -setupDynamicPowerViewAsDefaultView false
[03/01 20:49:25    818]                                            # bool, default=false, private
[03/01 20:49:25    818] #spOpts: N=65 
[03/01 20:49:25    818] #spOpts: N=65 mergeVia=F 
[03/01 20:49:25    818] GigaOpt running with 1 threads.
[03/01 20:49:25    818] Info: 1 threads available for lower-level modules during optimization.
[03/01 20:49:25    818] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/01 20:49:25    818] 	Cell FILL1_LL, site bcore.
[03/01 20:49:25    818] 	Cell FILL_NW_HH, site bcore.
[03/01 20:49:25    818] 	Cell FILL_NW_LL, site bcore.
[03/01 20:49:25    818] 	Cell GFILL, site gacore.
[03/01 20:49:25    818] 	Cell GFILL10, site gacore.
[03/01 20:49:25    818] 	Cell GFILL2, site gacore.
[03/01 20:49:25    818] 	Cell GFILL3, site gacore.
[03/01 20:49:25    818] 	Cell GFILL4, site gacore.
[03/01 20:49:25    818] 	Cell LVLLHCD1, site bcore.
[03/01 20:49:25    818] 	Cell LVLLHCD2, site bcore.
[03/01 20:49:25    818] 	Cell LVLLHCD4, site bcore.
[03/01 20:49:25    818] 	Cell LVLLHCD8, site bcore.
[03/01 20:49:25    818] 	Cell LVLLHD1, site bcore.
[03/01 20:49:25    818] 	Cell LVLLHD2, site bcore.
[03/01 20:49:25    818] 	Cell LVLLHD4, site bcore.
[03/01 20:49:25    818] 	Cell LVLLHD8, site bcore.
[03/01 20:49:25    818] .
[03/01 20:49:26    819] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1517.9M, totSessionCpu=0:13:39 **
[03/01 20:49:26    819] *** optDesign -postCTS ***
[03/01 20:49:26    819] DRC Margin: user margin 0.0; extra margin 0.2
[03/01 20:49:26    819] Hold Target Slack: user slack 0
[03/01 20:49:26    819] Setup Target Slack: user slack 0; extra slack 0.1
[03/01 20:49:26    819] setUsefulSkewMode -noEcoRoute
[03/01 20:49:26    819] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/01 20:49:26    819] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/01 20:49:26    819] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/01 20:49:26    819] -setupDynamicPowerViewAsDefaultView false
[03/01 20:49:26    819]                                            # bool, default=false, private
[03/01 20:49:26    819] Start to check current routing status for nets...
[03/01 20:49:26    819] Using hname+ instead name for net compare
[03/01 20:49:26    819] All nets are already routed correctly.
[03/01 20:49:26    819] End to check current routing status for nets (mem=1517.9M)
[03/01 20:49:26    819] ** Profile ** Start :  cpu=0:00:00.0, mem=1517.9M
[03/01 20:49:26    819] ** Profile ** Other data :  cpu=0:00:00.1, mem=1517.9M
[03/01 20:49:27    819] #################################################################################
[03/01 20:49:27    819] # Design Stage: PreRoute
[03/01 20:49:27    819] # Design Name: fullchip
[03/01 20:49:27    819] # Design Mode: 65nm
[03/01 20:49:27    819] # Analysis Mode: MMMC Non-OCV 
[03/01 20:49:27    819] # Parasitics Mode: No SPEF/RCDB
[03/01 20:49:27    819] # Signoff Settings: SI Off 
[03/01 20:49:27    819] #################################################################################
[03/01 20:49:27    819] AAE_INFO: 1 threads acquired from CTE.
[03/01 20:49:27    819] Calculate delays in BcWc mode...
[03/01 20:49:27    819] Topological Sorting (CPU = 0:00:00.0, MEM = 1519.3M, InitMEM = 1515.9M)
[03/01 20:49:30    822] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/01 20:49:30    822] End delay calculation. (MEM=1590.97 CPU=0:00:03.1 REAL=0:00:03.0)
[03/01 20:49:30    822] *** CDM Built up (cpu=0:00:03.3  real=0:00:03.0  mem= 1591.0M) ***
[03/01 20:49:30    823] *** Done Building Timing Graph (cpu=0:00:03.8 real=0:00:04.0 totSessionCpu=0:13:43 mem=1591.0M)
[03/01 20:49:30    823] ** Profile ** Overall slacks :  cpu=0:00:03.9, mem=1591.0M
[03/01 20:49:31    823] ** Profile ** DRVs :  cpu=0:00:00.4, mem=1591.0M
[03/01 20:49:31    823] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.019  |
|           TNS (ns):| -1.135  |
|    Violating Paths:|   171   |
|          All Paths:|  6712   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.679%
       (99.250% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1591.0M
[03/01 20:49:31    823] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1533.7M, totSessionCpu=0:13:44 **
[03/01 20:49:31    823] ** INFO : this run is activating low effort ccoptDesign flow
[03/01 20:49:31    823] PhyDesignGrid: maxLocalDensity 0.98
[03/01 20:49:31    823] #spOpts: N=65 mergeVia=F 
[03/01 20:49:31    823] 
[03/01 20:49:31    823] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/01 20:49:31    823] 
[03/01 20:49:31    823] Type 'man IMPOPT-3663' for more detail.
[03/01 20:49:31    824] 
[03/01 20:49:31    824] Power view               = WC_VIEW
[03/01 20:49:31    824] Number of VT partitions  = 2
[03/01 20:49:31    824] Standard cells in design = 811
[03/01 20:49:31    824] Instances in design      = 22413
[03/01 20:49:31    824] 
[03/01 20:49:31    824] Instance distribution across the VT partitions:
[03/01 20:49:31    824] 
[03/01 20:49:31    824]  LVT : inst = 4247 (18.9%), cells = 335 (41%)
[03/01 20:49:31    824]    Lib tcbn65gpluswc        : inst = 4247 (18.9%)
[03/01 20:49:31    824] 
[03/01 20:49:31    824]  HVT : inst = 18166 (81.1%), cells = 457 (56%)
[03/01 20:49:31    824]    Lib tcbn65gpluswc        : inst = 18166 (81.1%)
[03/01 20:49:31    824] 
[03/01 20:49:31    824] Reporting took 0 sec
[03/01 20:49:32    824] *** Starting optimizing excluded clock nets MEM= 1533.8M) ***
[03/01 20:49:32    824] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1533.8M) ***
[03/01 20:49:32    824] *** Starting optimizing excluded clock nets MEM= 1533.8M) ***
[03/01 20:49:32    824] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1533.8M) ***
[03/01 20:49:32    824] Include MVT Delays for Hold Opt
[03/01 20:49:32    825] *** Timing NOT met, worst failing slack is -0.019
[03/01 20:49:32    825] *** Check timing (0:00:00.0)
[03/01 20:49:32    825] **INFO: Num dontuse cells 97, Num usable cells 844
[03/01 20:49:32    825] optDesignOneStep: Leakage Power Flow
[03/01 20:49:32    825] **INFO: Num dontuse cells 97, Num usable cells 844
[03/01 20:49:32    825] Begin: GigaOpt Optimization in TNS mode
[03/01 20:49:32    825] Info: 87 nets with fixed/cover wires excluded.
[03/01 20:49:32    825] Info: 87 clock nets excluded from IPO operation.
[03/01 20:49:32    825] PhyDesignGrid: maxLocalDensity 0.95
[03/01 20:49:32    825] #spOpts: N=65 
[03/01 20:49:37    829] *info: 87 clock nets excluded
[03/01 20:49:37    829] *info: 2 special nets excluded.
[03/01 20:49:37    829] *info: 123 no-driver nets excluded.
[03/01 20:49:37    829] *info: 87 nets with fixed/cover wires excluded.
[03/01 20:49:38    830] Effort level <high> specified for reg2reg path_group
[03/01 20:49:39    832] ** GigaOpt Optimizer WNS Slack -0.019 TNS Slack -1.135 Density 99.25
[03/01 20:49:39    832] Optimizer TNS Opt
[03/01 20:49:40    832] Active Path Group: reg2reg  
[03/01 20:49:40    832] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 20:49:40    832] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/01 20:49:40    832] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 20:49:40    832] |  -0.019|   -0.019|  -1.135|   -1.135|    99.25%|   0:00:00.0| 1718.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/01 20:49:40    832] |        |         |        |         |          |            |        |          |         | q3_reg_19_/D                                       |
[03/01 20:49:41    834] |  -0.019|   -0.019|  -0.861|   -0.861|    99.25%|   0:00:01.0| 1722.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/01 20:49:41    834] |        |         |        |         |          |            |        |          |         | q3_reg_19_/D                                       |
[03/01 20:49:41    834] |  -0.019|   -0.019|  -0.849|   -0.849|    99.25%|   0:00:00.0| 1722.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/01 20:49:41    834] |        |         |        |         |          |            |        |          |         | q3_reg_19_/D                                       |
[03/01 20:49:42    835] |  -0.019|   -0.019|  -0.796|   -0.796|    99.25%|   0:00:01.0| 1722.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/01 20:49:42    835] |        |         |        |         |          |            |        |          |         | q3_reg_19_/D                                       |
[03/01 20:49:42    835] |  -0.019|   -0.019|  -0.796|   -0.796|    99.25%|   0:00:00.0| 1722.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/01 20:49:42    835] |        |         |        |         |          |            |        |          |         | q3_reg_19_/D                                       |
[03/01 20:49:42    835] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 20:49:42    835] 
[03/01 20:49:42    835] *** Finish Core Optimize Step (cpu=0:00:02.9 real=0:00:02.0 mem=1722.0M) ***
[03/01 20:49:42    835] 
[03/01 20:49:42    835] *** Finished Optimize Step Cumulative (cpu=0:00:03.0 real=0:00:02.0 mem=1722.0M) ***
[03/01 20:49:42    835] ** GigaOpt Optimizer WNS Slack -0.019 TNS Slack -0.796 Density 99.25
[03/01 20:49:43    835] *** Starting refinePlace (0:13:56 mem=1740.0M) ***
[03/01 20:49:43    835] Total net bbox length = 4.501e+05 (1.906e+05 2.595e+05) (ext = 2.376e+04)
[03/01 20:49:43    835] default core: bins with density >  0.75 =  100 % ( 625 / 625 )
[03/01 20:49:43    835] Density distribution unevenness ratio = 0.485%
[03/01 20:49:43    835] RPlace IncrNP: Rollback Lev = -3
[03/01 20:49:43    835] RPlace: Density =1.061111, incremental np is triggered.
[03/01 20:49:43    835] nrCritNet: 1.95% ( 483 / 24823 ) cutoffSlk: -7.6ps stdDelay: 14.2ps
[03/01 20:49:53    846] default core: bins with density >  0.75 =  100 % ( 625 / 625 )
[03/01 20:49:53    846] Density distribution unevenness ratio = 2.067%
[03/01 20:49:53    846] RPlace postIncrNP: Density = 1.061111 -> 1.157778.
[03/01 20:49:53    846] RPlace postIncrNP Info: Density distribution changes:
[03/01 20:49:53    846] [1.10+      ] :	 0 (0.00%) -> 27 (4.32%)
[03/01 20:49:53    846] [1.05 - 1.10] :	 2 (0.32%) -> 45 (7.20%)
[03/01 20:49:53    846] [1.00 - 1.05] :	 65 (10.40%) -> 163 (26.08%)
[03/01 20:49:53    846] [0.95 - 1.00] :	 555 (88.80%) -> 254 (40.64%)
[03/01 20:49:53    846] [0.90 - 0.95] :	 3 (0.48%) -> 103 (16.48%)
[03/01 20:49:53    846] [0.85 - 0.90] :	 0 (0.00%) -> 32 (5.12%)
[03/01 20:49:53    846] [0.80 - 0.85] :	 0 (0.00%) -> 1 (0.16%)
[03/01 20:49:53    846] [CPU] RefinePlace/IncrNP (cpu=0:00:10.6, real=0:00:10.0, mem=1782.5MB) @(0:13:56 - 0:14:06).
[03/01 20:49:53    846] Move report: incrNP moves 61240 insts, mean move: 4.78 um, max move: 74.80 um
[03/01 20:49:53    846] 	Max move on inst (core_instance/mac_array_instance/col_idx_2__mac_col_inst/U136): (147.60, 290.80) --> (154.00, 222.40)
[03/01 20:49:53    846] Move report: Timing Driven Placement moves 61240 insts, mean move: 4.78 um, max move: 74.80 um
[03/01 20:49:53    846] 	Max move on inst (core_instance/mac_array_instance/col_idx_2__mac_col_inst/U136): (147.60, 290.80) --> (154.00, 222.40)
[03/01 20:49:53    846] 	Runtime: CPU: 0:00:10.6 REAL: 0:00:10.0 MEM: 1782.5MB
[03/01 20:49:53    846] Starting refinePlace ...
[03/01 20:49:53    846] **ERROR: (IMPSP-2002):	Density too high (99.2%), stopping detail placement.
[03/01 20:49:53    846] Type 'man IMPSP-2002' for more detail.
[03/01 20:49:53    846] Total net bbox length = 4.286e+05 (1.931e+05 2.355e+05) (ext = 2.455e+04)
[03/01 20:49:53    846] Runtime: CPU: 0:00:10.6 REAL: 0:00:10.0 MEM: 1782.5MB
[03/01 20:49:53    846] [CPU] RefinePlace/total (cpu=0:00:10.6, real=0:00:10.0, mem=1782.5MB) @(0:13:56 - 0:14:06).
[03/01 20:49:53    846] *** Finished refinePlace (0:14:06 mem=1782.5M) ***
[03/01 20:49:53    846] Finished re-routing un-routed nets (0:00:00.1 1782.5M)
[03/01 20:49:53    846] 
[03/01 20:49:55    848] 
[03/01 20:49:55    848] Density : 0.9925
[03/01 20:49:55    848] Max route overflow : 0.0004
[03/01 20:49:55    848] 
[03/01 20:49:55    848] 
[03/01 20:49:55    848] *** Finish Physical Update (cpu=0:00:12.7 real=0:00:13.0 mem=1782.5M) ***
[03/01 20:49:55    848] ** GigaOpt Optimizer WNS Slack -0.074 TNS Slack -11.062 Density 99.25
[03/01 20:49:55    848] Recovering Place ECO bump
[03/01 20:49:56    848] Active Path Group: reg2reg  
[03/01 20:49:56    848] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 20:49:56    848] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/01 20:49:56    848] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 20:49:56    848] |  -0.074|   -0.074| -11.062|  -11.062|    99.25%|   0:00:00.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/01 20:49:56    848] |        |         |        |         |          |            |        |          |         | q3_reg_19_/D                                       |
[03/01 20:49:56    848] |  -0.055|   -0.055|  -9.789|   -9.789|    99.25%|   0:00:00.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/01 20:49:56    848] |        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
[03/01 20:49:56    849] |  -0.055|   -0.055|  -7.537|   -7.537|    99.25%|   0:00:00.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/01 20:49:56    849] |        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
[03/01 20:49:56    849] |  -0.055|   -0.055|  -7.537|   -7.537|    99.25%|   0:00:00.0| 1782.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/01 20:49:56    849] |        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
[03/01 20:49:56    849] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 20:49:56    849] 
[03/01 20:49:56    849] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=1782.5M) ***
[03/01 20:49:56    849] 
[03/01 20:49:56    849] *** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:00.0 mem=1782.5M) ***
[03/01 20:49:56    849] ** GigaOpt Optimizer WNS Slack -0.055 TNS Slack -7.537 Density 99.25
[03/01 20:49:56    849] *** Starting refinePlace (0:14:09 mem=1782.5M) ***
[03/01 20:49:56    849] Total net bbox length = 4.301e+05 (1.931e+05 2.370e+05) (ext = 2.456e+04)
[03/01 20:49:56    849] Starting refinePlace ...
[03/01 20:49:56    849] **ERROR: (IMPSP-2002):	Density too high (99.2%), stopping detail placement.
[03/01 20:49:56    849] Type 'man IMPSP-2002' for more detail.
[03/01 20:49:56    849] Total net bbox length = 4.301e+05 (1.931e+05 2.370e+05) (ext = 2.456e+04)
[03/01 20:49:56    849] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1782.5MB
[03/01 20:49:56    849] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1782.5MB) @(0:14:09 - 0:14:09).
[03/01 20:49:56    849] *** Finished refinePlace (0:14:09 mem=1782.5M) ***
[03/01 20:49:56    849] Finished re-routing un-routed nets (0:00:00.0 1782.5M)
[03/01 20:49:56    849] 
[03/01 20:49:56    849] 
[03/01 20:49:56    849] Density : 0.9925
[03/01 20:49:56    849] Max route overflow : 0.0004
[03/01 20:49:56    849] 
[03/01 20:49:56    849] 
[03/01 20:49:56    849] *** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=1782.5M) ***
[03/01 20:49:57    849] ** GigaOpt Optimizer WNS Slack -0.055 TNS Slack -7.638 Density 99.25
[03/01 20:49:57    849] 
[03/01 20:49:57    849] *** Finish post-CTS Setup Fixing (cpu=0:00:19.2 real=0:00:19.0 mem=1782.5M) ***
[03/01 20:49:57    849] 
[03/01 20:49:57    849] End: GigaOpt Optimization in TNS mode
[03/01 20:49:57    850] **INFO: Num dontuse cells 97, Num usable cells 844
[03/01 20:49:57    850] optDesignOneStep: Leakage Power Flow
[03/01 20:49:57    850] **INFO: Num dontuse cells 97, Num usable cells 844
[03/01 20:49:57    850] Begin: GigaOpt Optimization in WNS mode
[03/01 20:49:57    850] Info: 87 nets with fixed/cover wires excluded.
[03/01 20:49:57    850] Info: 87 clock nets excluded from IPO operation.
[03/01 20:49:57    850] PhyDesignGrid: maxLocalDensity 1.00
[03/01 20:49:57    850] #spOpts: N=65 
[03/01 20:50:00    853] *info: 87 clock nets excluded
[03/01 20:50:00    853] *info: 2 special nets excluded.
[03/01 20:50:00    853] *info: 123 no-driver nets excluded.
[03/01 20:50:00    853] *info: 87 nets with fixed/cover wires excluded.
[03/01 20:50:01    854] ** GigaOpt Optimizer WNS Slack -0.055 TNS Slack -7.638 Density 99.25
[03/01 20:50:01    854] Optimizer WNS Pass 0
[03/01 20:50:01    854] Active Path Group: reg2reg  
[03/01 20:50:01    854] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 20:50:01    854] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/01 20:50:01    854] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 20:50:01    854] |  -0.055|   -0.055|  -7.638|   -7.638|    99.25%|   0:00:00.0| 1729.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/01 20:50:01    854] |        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
[03/01 20:50:01    854] |  -0.046|   -0.046|  -6.244|   -6.244|    99.25%|   0:00:00.0| 1729.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/01 20:50:01    854] |        |         |        |         |          |            |        |          |         | q6_reg_11_/D                                       |
[03/01 20:50:01    854] |  -0.038|   -0.038|  -4.604|   -4.604|    99.25%|   0:00:00.0| 1729.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/01 20:50:01    854] |        |         |        |         |          |            |        |          |         | q0_reg_12_/D                                       |
[03/01 20:50:01    854] |  -0.029|   -0.029|  -3.658|   -3.658|    99.25%|   0:00:00.0| 1731.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/01 20:50:01    854] |        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
[03/01 20:50:03    856] |  -0.025|   -0.025|  -2.611|   -2.611|    99.25%|   0:00:02.0| 1731.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/01 20:50:03    856] |        |         |        |         |          |            |        |          |         | q2_reg_19_/D                                       |
[03/01 20:50:05    858] |  -0.022|   -0.022|  -2.489|   -2.489|    99.25%|   0:00:02.0| 1735.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/01 20:50:05    858] |        |         |        |         |          |            |        |          |         | q0_reg_12_/D                                       |
[03/01 20:50:07    860] |  -0.022|   -0.022|  -2.443|   -2.443|    99.25%|   0:00:02.0| 1735.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/01 20:50:07    860] |        |         |        |         |          |            |        |          |         | q0_reg_12_/D                                       |
[03/01 20:50:08    861] |  -0.022|   -0.022|  -2.183|   -2.183|    99.25%|   0:00:01.0| 1735.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/01 20:50:08    861] |        |         |        |         |          |            |        |          |         | q0_reg_12_/D                                       |
[03/01 20:50:10    863] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 20:50:10    863] **INFO: Starting Blocking QThread with 1 CPU
[03/01 20:50:10    863]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/01 20:50:10    863] #################################################################################
[03/01 20:50:10    863] # Design Stage: PreRoute
[03/01 20:50:10    863] # Design Name: fullchip
[03/01 20:50:10    863] # Design Mode: 65nm
[03/01 20:50:10    863] # Analysis Mode: MMMC Non-OCV 
[03/01 20:50:10    863] # Parasitics Mode: No SPEF/RCDB
[03/01 20:50:10    863] # Signoff Settings: SI Off 
[03/01 20:50:10    863] #################################################################################
[03/01 20:50:10    863] AAE_INFO: 1 threads acquired from CTE.
[03/01 20:50:10    863] Calculate delays in BcWc mode...
[03/01 20:50:10    863] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/01 20:50:10    863] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/01 20:50:10    863] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/01 20:50:10    863] End delay calculation. (MEM=0 CPU=0:00:03.1 REAL=0:00:04.0)
[03/01 20:50:10    863] *** CDM Built up (cpu=0:00:04.3  real=0:00:05.0  mem= 0.0M) ***
[03/01 20:50:10    863] { slack_summary { { columns { path_group } { total_neg_slack } { worst_slack } { num_of_violations } { num_of_paths } } { default { -2.622 } { -0.109 } { 46 } { 5430 } } } }
[03/01 20:50:15    868]  
_______________________________________________________________________
[03/01 20:50:17    870] skewClock has inserted core_instance/FE_USKC1449_CTS_200 (CKBD16)
[03/01 20:50:17    870] skewClock has inserted core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_USKC1450_CTS_220 (CKBD1)
[03/01 20:50:17    870] skewClock has inserted core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_USKC1451_CTS_220 (CKBD1)
[03/01 20:50:17    870] skewClock has inserted core_instance/FE_USKC1452_CTS_218 (CKBD16)
[03/01 20:50:17    870] skewClock has inserted core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_USKC1453_CTS_220 (CKBD1)
[03/01 20:50:17    870] skewClock has inserted core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_USKC1454_CTS_7 (BUFFD12)
[03/01 20:50:17    870] skewClock has inserted core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_USKC1455_CTS_7 (CKBD16)
[03/01 20:50:17    870] skewClock sized 0 and inserted 7 insts
[03/01 20:50:18    870] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 20:50:18    870] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/01 20:50:18    870] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 20:50:21    874] |  -0.009|   -0.009|  -0.233|   -0.233|    99.25%|   0:00:13.0| 1759.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/01 20:50:21    874] |        |         |        |         |          |            |        |          |         | q1_reg_16_/D                                       |
[03/01 20:50:24    877] |  -0.009|   -0.009|  -0.153|   -0.153|    99.25%|   0:00:03.0| 1759.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:50:24    877] |        |         |        |         |          |            |        |          |         | q4_reg_16_/D                                       |
[03/01 20:50:25    877] |  -0.009|   -0.009|  -0.146|   -0.146|    99.25%|   0:00:01.0| 1759.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:50:25    877] |        |         |        |         |          |            |        |          |         | q4_reg_16_/D                                       |
[03/01 20:50:27    880] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 20:50:29    881] skewClock has inserted core_instance/FE_USKC1456_CTS_234 (BUFFD12)
[03/01 20:50:29    881] skewClock has inserted core_instance/FE_USKC1457_CTS_222 (CKBD16)
[03/01 20:50:29    881] skewClock has inserted core_instance/FE_USKC1458_CTS_231 (BUFFD12)
[03/01 20:50:29    881] skewClock has inserted core_instance/FE_USKC1459_CTS_212 (BUFFD12)
[03/01 20:50:29    881] skewClock has inserted core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_USKC1460_CTS_220 (CKBD1)
[03/01 20:50:29    881] skewClock has inserted core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_USKC1461_CTS_220 (CKBD1)
[03/01 20:50:29    881] skewClock sized 0 and inserted 6 insts
[03/01 20:50:29    881] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 20:50:29    881] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/01 20:50:29    881] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 20:50:32    885] |  -0.004|   -0.004|  -0.011|   -0.011|    99.25%|   0:00:07.0| 1760.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 20:50:32    885] |        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
[03/01 20:50:33    885] |  -0.003|   -0.003|  -0.009|   -0.009|    99.26%|   0:00:01.0| 1760.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 20:50:33    885] |        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
[03/01 20:50:33    886] |  -0.003|   -0.003|  -0.008|   -0.008|    99.26%|   0:00:00.0| 1760.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 20:50:33    886] |        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
[03/01 20:50:35    888] |  -0.003|   -0.003|  -0.008|   -0.008|    99.25%|   0:00:02.0| 1760.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 20:50:35    888] |        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
[03/01 20:50:35    888] |  -0.003|   -0.003|  -0.008|   -0.008|    99.25%|   0:00:00.0| 1760.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 20:50:35    888] |        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
[03/01 20:50:35    888] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 20:50:35    888] 
[03/01 20:50:35    888] *** Finish Core Optimize Step (cpu=0:00:33.8 real=0:00:34.0 mem=1760.8M) ***
[03/01 20:50:35    888] 
[03/01 20:50:35    888] *** Finished Optimize Step Cumulative (cpu=0:00:33.8 real=0:00:34.0 mem=1760.8M) ***
[03/01 20:50:35    888] ** GigaOpt Optimizer WNS Slack -0.003 TNS Slack -0.008 Density 99.25
[03/01 20:50:35    888] *** Starting refinePlace (0:14:48 mem=1776.8M) ***
[03/01 20:50:35    888] Total net bbox length = 4.305e+05 (1.933e+05 2.372e+05) (ext = 2.456e+04)
[03/01 20:50:35    888] default core: bins with density >  0.75 =  100 % ( 625 / 625 )
[03/01 20:50:35    888] Density distribution unevenness ratio = 2.068%
[03/01 20:50:35    888] RPlace IncrNP: Rollback Lev = -3
[03/01 20:50:35    888] RPlace: Density =1.157778, incremental np is triggered.
[03/01 20:50:36    888] nrCritNet: 2.00% ( 496 / 24835 ) cutoffSlk: -12.9ps stdDelay: 14.2ps
[03/01 20:50:50    903] default core: bins with density >  0.75 =  100 % ( 625 / 625 )
[03/01 20:50:50    903] Density distribution unevenness ratio = 2.260%
[03/01 20:50:50    903] RPlace postIncrNP: Density = 1.157778 -> 1.156667.
[03/01 20:50:50    903] RPlace postIncrNP Info: Density distribution changes:
[03/01 20:50:50    903] [1.10+      ] :	 27 (4.32%) -> 33 (5.28%)
[03/01 20:50:50    903] [1.05 - 1.10] :	 46 (7.36%) -> 56 (8.96%)
[03/01 20:50:50    903] [1.00 - 1.05] :	 164 (26.24%) -> 146 (23.36%)
[03/01 20:50:50    903] [0.95 - 1.00] :	 255 (40.80%) -> 232 (37.12%)
[03/01 20:50:50    903] [0.90 - 0.95] :	 101 (16.16%) -> 128 (20.48%)
[03/01 20:50:50    903] [0.85 - 0.90] :	 31 (4.96%) -> 27 (4.32%)
[03/01 20:50:50    903] [0.80 - 0.85] :	 1 (0.16%) -> 3 (0.48%)
[03/01 20:50:50    903] [CPU] RefinePlace/IncrNP (cpu=0:00:15.1, real=0:00:15.0, mem=1813.8MB) @(0:14:48 - 0:15:03).
[03/01 20:50:50    903] Move report: incrNP moves 60560 insts, mean move: 4.58 um, max move: 130.00 um
[03/01 20:50:50    903] 	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U39): (358.20, 353.80) --> (347.00, 235.00)
[03/01 20:50:50    903] Move report: Timing Driven Placement moves 60560 insts, mean move: 4.58 um, max move: 130.00 um
[03/01 20:50:50    903] 	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U39): (358.20, 353.80) --> (347.00, 235.00)
[03/01 20:50:50    903] 	Runtime: CPU: 0:00:15.1 REAL: 0:00:15.0 MEM: 1813.8MB
[03/01 20:50:50    903] Starting refinePlace ...
[03/01 20:50:50    903] **ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
[03/01 20:50:50    903] Type 'man IMPSP-2002' for more detail.
[03/01 20:50:50    903] Total net bbox length = 4.155e+05 (1.866e+05 2.289e+05) (ext = 2.479e+04)
[03/01 20:50:50    903] Runtime: CPU: 0:00:15.1 REAL: 0:00:15.0 MEM: 1813.8MB
[03/01 20:50:50    903] [CPU] RefinePlace/total (cpu=0:00:15.1, real=0:00:15.0, mem=1813.8MB) @(0:14:48 - 0:15:03).
[03/01 20:50:50    903] *** Finished refinePlace (0:15:03 mem=1813.8M) ***
[03/01 20:50:51    903] Finished re-routing un-routed nets (0:00:00.2 1813.8M)
[03/01 20:50:51    903] 
[03/01 20:50:53    906] 
[03/01 20:50:53    906] Density : 0.9930
[03/01 20:50:53    906] Max route overflow : 0.0004
[03/01 20:50:53    906] 
[03/01 20:50:53    906] 
[03/01 20:50:53    906] *** Finish Physical Update (cpu=0:00:17.9 real=0:00:18.0 mem=1813.8M) ***
[03/01 20:50:53    906] ** GigaOpt Optimizer WNS Slack -0.167 TNS Slack -12.294 Density 99.30
[03/01 20:50:53    906] Skipped Place ECO bump recovery (WNS opt)
[03/01 20:50:53    906] Optimizer WNS Pass 1
[03/01 20:50:54    906] Active Path Group: reg2reg  
[03/01 20:50:54    906] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 20:50:54    906] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/01 20:50:54    906] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 20:50:54    906] |  -0.167|   -0.167| -12.294|  -12.294|    99.30%|   0:00:00.0| 1813.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/01 20:50:54    906] |        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
[03/01 20:50:55    907] |  -0.158|   -0.158| -11.597|  -11.597|    99.29%|   0:00:01.0| 1813.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/01 20:50:55    907] |        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
[03/01 20:50:55    908] |  -0.156|   -0.156| -11.467|  -11.467|    99.29%|   0:00:00.0| 1813.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/01 20:50:55    908] |        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
[03/01 20:50:57    909] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 20:50:59    911] skewClock has inserted core_instance/FE_USKC1462_CTS_213 (BUFFD12)
[03/01 20:50:59    911] skewClock has inserted core_instance/FE_USKC1463_CTS_200 (BUFFD6)
[03/01 20:50:59    911] skewClock has inserted core_instance/FE_USKC1464_CTS_200 (CKBD16)
[03/01 20:50:59    911] skewClock has inserted core_instance/FE_USKC1465_CTS_194 (CKBD16)
[03/01 20:50:59    911] skewClock has inserted core_instance/FE_USKC1466_CTS_236 (BUFFD12)
[03/01 20:50:59    911] skewClock has inserted core_instance/FE_USKC1467_CTS_230 (BUFFD12)
[03/01 20:50:59    911] skewClock has inserted core_instance/FE_USKC1468_CTS_213 (BUFFD12)
[03/01 20:50:59    911] skewClock has inserted core_instance/FE_USKC1469_CTS_233 (BUFFD12)
[03/01 20:50:59    911] skewClock has inserted core_instance/FE_USKC1470_CTS_236 (BUFFD12)
[03/01 20:50:59    911] skewClock has inserted core_instance/FE_USKC1471_CTS_211 (BUFFD12)
[03/01 20:50:59    911] skewClock has inserted core_instance/FE_USKC1472_CTS_204 (BUFFD12)
[03/01 20:50:59    911] skewClock has inserted core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_USKC1473_CTS_8 (BUFFD12)
[03/01 20:50:59    911] skewClock has inserted core_instance/FE_USKC1474_CTS_222 (CKBD8)
[03/01 20:50:59    911] skewClock has inserted core_instance/FE_USKC1475_CTS_222 (CKBD16)
[03/01 20:50:59    911] skewClock has inserted core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_USKC1476_CTS_7 (BUFFD8)
[03/01 20:50:59    911] skewClock sized 0 and inserted 15 insts
[03/01 20:51:00    912] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 20:51:00    912] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/01 20:51:00    912] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 20:51:00    912] |  -0.079|   -0.079|  -4.013|   -4.013|    99.29%|   0:00:05.0| 1792.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/01 20:51:00    912] |        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
[03/01 20:51:00    912] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 20:51:01    914] skewClock has inserted core_instance/FE_USKC1477_CTS_213 (BUFFD8)
[03/01 20:51:01    914] skewClock has inserted core_instance/FE_USKC1478_CTS_213 (CKBD8)
[03/01 20:51:01    914] skewClock has inserted core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_USKC1479_CTS_246 (CKBD1)
[03/01 20:51:01    914] skewClock has inserted core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_USKC1480_CTS_246 (CKBD1)
[03/01 20:51:01    914] skewClock has inserted core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_USKC1481_CTS_246 (CKBD1)
[03/01 20:51:01    914] skewClock has inserted core_instance/FE_USKC1482_CTS_200 (BUFFD12)
[03/01 20:51:01    914] skewClock sized 0 and inserted 6 insts
[03/01 20:51:02    914] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 20:51:02    914] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/01 20:51:02    914] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 20:51:03    916] |  -0.053|   -0.053|  -0.962|   -0.962|    99.29%|   0:00:03.0| 1794.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 20:51:03    916] |        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
[03/01 20:51:04    916] |  -0.052|   -0.052|  -0.949|   -0.949|    99.29%|   0:00:01.0| 1794.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 20:51:04    916] |        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
[03/01 20:51:04    916] |  -0.052|   -0.052|  -0.949|   -0.949|    99.29%|   0:00:00.0| 1794.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 20:51:04    916] |        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
[03/01 20:51:04    916] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 20:51:04    916] 
[03/01 20:51:04    916] *** Finish Core Optimize Step (cpu=0:00:10.2 real=0:00:10.0 mem=1794.6M) ***
[03/01 20:51:04    916] 
[03/01 20:51:04    916] *** Finished Optimize Step Cumulative (cpu=0:00:10.3 real=0:00:10.0 mem=1794.6M) ***
[03/01 20:51:04    916] ** GigaOpt Optimizer WNS Slack -0.052 TNS Slack -0.949 Density 99.29
[03/01 20:51:04    917] *** Starting refinePlace (0:15:17 mem=1794.6M) ***
[03/01 20:51:04    917] Total net bbox length = 4.177e+05 (1.869e+05 2.307e+05) (ext = 2.478e+04)
[03/01 20:51:04    917] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/01 20:51:04    917] default core: bins with density >  0.75 =  100 % ( 625 / 625 )
[03/01 20:51:04    917] Density distribution unevenness ratio = 2.257%
[03/01 20:51:04    917] RPlace IncrNP: Rollback Lev = -3
[03/01 20:51:04    917] RPlace: Density =1.156667, incremental np is triggered.
[03/01 20:51:04    917] nrCritNet: 1.98% ( 491 / 24856 ) cutoffSlk: -27.8ps stdDelay: 14.2ps
[03/01 20:51:14    927] default core: bins with density >  0.75 =  100 % ( 625 / 625 )
[03/01 20:51:14    927] Density distribution unevenness ratio = 2.323%
[03/01 20:51:14    927] RPlace postIncrNP: Density = 1.156667 -> 1.225556.
[03/01 20:51:14    927] RPlace postIncrNP Info: Density distribution changes:
[03/01 20:51:14    927] [1.10+      ] :	 33 (5.28%) -> 44 (7.04%)
[03/01 20:51:14    927] [1.05 - 1.10] :	 60 (9.60%) -> 43 (6.88%)
[03/01 20:51:14    927] [1.00 - 1.05] :	 144 (23.04%) -> 132 (21.12%)
[03/01 20:51:14    927] [0.95 - 1.00] :	 234 (37.44%) -> 246 (39.36%)
[03/01 20:51:14    927] [0.90 - 0.95] :	 124 (19.84%) -> 131 (20.96%)
[03/01 20:51:14    927] [0.85 - 0.90] :	 27 (4.32%) -> 27 (4.32%)
[03/01 20:51:14    927] [0.80 - 0.85] :	 3 (0.48%) -> 2 (0.32%)
[03/01 20:51:14    927] [CPU] RefinePlace/IncrNP (cpu=0:00:10.1, real=0:00:10.0, mem=1823.8MB) @(0:15:17 - 0:15:27).
[03/01 20:51:14    927] Move report: incrNP moves 55523 insts, mean move: 2.01 um, max move: 71.60 um
[03/01 20:51:14    927] 	Max move on inst (core_instance/mac_array_instance/col_idx_3__mac_col_inst/FE_OFC1063_q_temp_144_): (172.00, 330.40) --> (143.60, 287.20)
[03/01 20:51:14    927] Move report: Timing Driven Placement moves 55523 insts, mean move: 2.01 um, max move: 71.60 um
[03/01 20:51:14    927] 	Max move on inst (core_instance/mac_array_instance/col_idx_3__mac_col_inst/FE_OFC1063_q_temp_144_): (172.00, 330.40) --> (143.60, 287.20)
[03/01 20:51:14    927] 	Runtime: CPU: 0:00:10.2 REAL: 0:00:10.0 MEM: 1823.8MB
[03/01 20:51:14    927] Starting refinePlace ...
[03/01 20:51:14    927] **ERROR: (IMPSP-2002):	Density too high (99.4%), stopping detail placement.
[03/01 20:51:14    927] Type 'man IMPSP-2002' for more detail.
[03/01 20:51:14    927] Total net bbox length = 4.125e+05 (1.851e+05 2.274e+05) (ext = 2.485e+04)
[03/01 20:51:14    927] Runtime: CPU: 0:00:10.2 REAL: 0:00:10.0 MEM: 1823.8MB
[03/01 20:51:14    927] [CPU] RefinePlace/total (cpu=0:00:10.2, real=0:00:10.0, mem=1823.8MB) @(0:15:17 - 0:15:27).
[03/01 20:51:14    927] *** Finished refinePlace (0:15:27 mem=1823.8M) ***
[03/01 20:51:14    927] Finished re-routing un-routed nets (0:00:00.1 1823.8M)
[03/01 20:51:14    927] 
[03/01 20:51:16    928] 
[03/01 20:51:16    928] Density : 0.9936
[03/01 20:51:16    928] Max route overflow : 0.0004
[03/01 20:51:16    928] 
[03/01 20:51:16    928] 
[03/01 20:51:16    928] *** Finish Physical Update (cpu=0:00:11.8 real=0:00:12.0 mem=1823.8M) ***
[03/01 20:51:16    929] ** GigaOpt Optimizer WNS Slack -0.037 TNS Slack -0.653 Density 99.36
[03/01 20:51:16    929] 
[03/01 20:51:16    929] *** Finish post-CTS Setup Fixing (cpu=0:01:15 real=0:01:15 mem=1823.8M) ***
[03/01 20:51:16    929] 
[03/01 20:51:16    929] End: GigaOpt Optimization in WNS mode
[03/01 20:51:16    929] **INFO: Num dontuse cells 97, Num usable cells 844
[03/01 20:51:16    929] optDesignOneStep: Leakage Power Flow
[03/01 20:51:16    929] **INFO: Num dontuse cells 97, Num usable cells 844
[03/01 20:51:16    929] Begin: GigaOpt Optimization in TNS mode
[03/01 20:51:16    929] Info: 87 nets with fixed/cover wires excluded.
[03/01 20:51:16    929] Info: 121 clock nets excluded from IPO operation.
[03/01 20:51:16    929] PhyDesignGrid: maxLocalDensity 0.95
[03/01 20:51:16    929] #spOpts: N=65 
[03/01 20:51:19    932] *info: 121 clock nets excluded
[03/01 20:51:19    932] *info: 2 special nets excluded.
[03/01 20:51:19    932] *info: 123 no-driver nets excluded.
[03/01 20:51:19    932] *info: 87 nets with fixed/cover wires excluded.
[03/01 20:51:20    933] ** GigaOpt Optimizer WNS Slack -0.037 TNS Slack -0.653 Density 99.36
[03/01 20:51:20    933] Optimizer TNS Opt
[03/01 20:51:20    933] Active Path Group: reg2reg  
[03/01 20:51:21    933] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 20:51:21    933] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/01 20:51:21    933] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 20:51:21    933] |  -0.037|   -0.037|  -0.653|   -0.653|    99.36%|   0:00:01.0| 1777.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 20:51:21    933] |        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
[03/01 20:51:23    936] |  -0.023|   -0.023|  -0.081|   -0.081|    99.37%|   0:00:02.0| 1778.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 20:51:23    936] |        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
[03/01 20:51:25    938] |  -0.023|   -0.023|  -0.081|   -0.081|    99.37%|   0:00:02.0| 1778.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/01 20:51:25    938] |        |         |        |         |          |            |        |          |         | q4_reg_19_/D                                       |
[03/01 20:51:25    938] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 20:51:25    938] 
[03/01 20:51:25    938] *** Finish Core Optimize Step (cpu=0:00:05.0 real=0:00:05.0 mem=1778.9M) ***
[03/01 20:51:25    938] 
[03/01 20:51:25    938] *** Finished Optimize Step Cumulative (cpu=0:00:05.0 real=0:00:05.0 mem=1778.9M) ***
[03/01 20:51:25    938] ** GigaOpt Optimizer WNS Slack -0.023 TNS Slack -0.081 Density 99.37
[03/01 20:51:26    938] *** Starting refinePlace (0:15:39 mem=1794.9M) ***
[03/01 20:51:26    938] Total net bbox length = 4.141e+05 (1.852e+05 2.289e+05) (ext = 2.485e+04)
[03/01 20:51:26    938] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/01 20:51:26    938] default core: bins with density >  0.75 =  100 % ( 625 / 625 )
[03/01 20:51:26    938] Density distribution unevenness ratio = 2.326%
[03/01 20:51:26    938] RPlace IncrNP: Rollback Lev = -3
[03/01 20:51:26    938] RPlace: Density =1.225556, incremental np is triggered.
[03/01 20:51:26    939] nrCritNet: 1.98% ( 493 / 24855 ) cutoffSlk: -10.6ps stdDelay: 14.2ps
[03/01 20:51:34    947] default core: bins with density >  0.75 =  100 % ( 625 / 625 )
[03/01 20:51:34    947] Density distribution unevenness ratio = 2.148%
[03/01 20:51:34    947] RPlace postIncrNP: Density = 1.225556 -> 1.221111.
[03/01 20:51:34    947] RPlace postIncrNP Info: Density distribution changes:
[03/01 20:51:34    947] [1.10+      ] :	 44 (7.04%) -> 32 (5.12%)
[03/01 20:51:34    947] [1.05 - 1.10] :	 43 (6.88%) -> 53 (8.48%)
[03/01 20:51:34    947] [1.00 - 1.05] :	 132 (21.12%) -> 142 (22.72%)
[03/01 20:51:34    947] [0.95 - 1.00] :	 246 (39.36%) -> 254 (40.64%)
[03/01 20:51:34    947] [0.90 - 0.95] :	 131 (20.96%) -> 116 (18.56%)
[03/01 20:51:34    947] [0.85 - 0.90] :	 27 (4.32%) -> 28 (4.48%)
[03/01 20:51:34    947] [0.80 - 0.85] :	 2 (0.32%) -> 0 (0.00%)
[03/01 20:51:34    947] [CPU] RefinePlace/IncrNP (cpu=0:00:08.6, real=0:00:08.0, mem=1821.1MB) @(0:15:39 - 0:15:48).
[03/01 20:51:34    947] Move report: incrNP moves 49666 insts, mean move: 1.29 um, max move: 43.80 um
[03/01 20:51:34    947] 	Max move on inst (core_instance/mac_array_instance/col_idx_3__mac_col_inst/FE_OFC1063_q_temp_144_): (143.60, 287.20) --> (164.00, 310.60)
[03/01 20:51:34    947] Move report: Timing Driven Placement moves 49666 insts, mean move: 1.29 um, max move: 43.80 um
[03/01 20:51:34    947] 	Max move on inst (core_instance/mac_array_instance/col_idx_3__mac_col_inst/FE_OFC1063_q_temp_144_): (143.60, 287.20) --> (164.00, 310.60)
[03/01 20:51:34    947] 	Runtime: CPU: 0:00:08.6 REAL: 0:00:08.0 MEM: 1821.1MB
[03/01 20:51:34    947] Starting refinePlace ...
[03/01 20:51:34    947] **ERROR: (IMPSP-2002):	Density too high (99.4%), stopping detail placement.
[03/01 20:51:34    947] Type 'man IMPSP-2002' for more detail.
[03/01 20:51:34    947] Total net bbox length = 4.114e+05 (1.844e+05 2.270e+05) (ext = 2.483e+04)
[03/01 20:51:34    947] Runtime: CPU: 0:00:08.7 REAL: 0:00:08.0 MEM: 1821.1MB
[03/01 20:51:34    947] [CPU] RefinePlace/total (cpu=0:00:08.7, real=0:00:08.0, mem=1821.1MB) @(0:15:39 - 0:15:48).
[03/01 20:51:34    947] *** Finished refinePlace (0:15:48 mem=1821.1M) ***
[03/01 20:51:34    947] Finished re-routing un-routed nets (0:00:00.0 1821.1M)
[03/01 20:51:34    947] 
[03/01 20:51:35    948] 
[03/01 20:51:35    948] Density : 0.9937
[03/01 20:51:35    948] Max route overflow : 0.0004
[03/01 20:51:35    948] 
[03/01 20:51:35    948] 
[03/01 20:51:35    948] *** Finish Physical Update (cpu=0:00:09.9 real=0:00:10.0 mem=1821.1M) ***
[03/01 20:51:36    948] ** GigaOpt Optimizer WNS Slack -0.046 TNS Slack -0.811 Density 99.37
[03/01 20:51:36    949] Recovering Place ECO bump
[03/01 20:51:36    949] Active Path Group: reg2reg  
[03/01 20:51:36    949] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 20:51:36    949] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/01 20:51:36    949] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 20:51:36    949] |  -0.046|   -0.046|  -0.811|   -0.811|    99.37%|   0:00:00.0| 1821.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 20:51:36    949] |        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
[03/01 20:51:36    949] |   0.003|    0.003|   0.000|    0.000|    99.37%|   0:00:00.0| 1821.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/01 20:51:36    949] |        |         |        |         |          |            |        |          |         | q4_reg_19_/D                                       |
[03/01 20:51:36    949] |   0.010|    0.010|   0.000|    0.000|    99.37%|   0:00:00.0| 1821.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/01 20:51:36    949] |        |         |        |         |          |            |        |          |         | q4_reg_19_/D                                       |
[03/01 20:51:37    950] |   0.015|    0.015|   0.000|    0.000|    99.37%|   0:00:01.0| 1821.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/01 20:51:37    950] |        |         |        |         |          |            |        |          |         | q6_reg_19_/D                                       |
[03/01 20:51:37    950] |   0.015|    0.015|   0.000|    0.000|    99.37%|   0:00:00.0| 1821.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/01 20:51:37    950] |        |         |        |         |          |            |        |          |         | q6_reg_19_/D                                       |
[03/01 20:51:37    950] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 20:51:37    950] 
[03/01 20:51:37    950] *** Finish Core Optimize Step (cpu=0:00:00.9 real=0:00:01.0 mem=1821.1M) ***
[03/01 20:51:37    950] 
[03/01 20:51:37    950] *** Finished Optimize Step Cumulative (cpu=0:00:00.9 real=0:00:01.0 mem=1821.1M) ***
[03/01 20:51:37    950] ** GigaOpt Optimizer WNS Slack 0.015 TNS Slack 0.000 Density 99.37
[03/01 20:51:37    950] *** Starting refinePlace (0:15:50 mem=1821.1M) ***
[03/01 20:51:37    950] Total net bbox length = 4.128e+05 (1.844e+05 2.285e+05) (ext = 2.482e+04)
[03/01 20:51:37    950] Starting refinePlace ...
[03/01 20:51:37    950] **ERROR: (IMPSP-2002):	Density too high (99.4%), stopping detail placement.
[03/01 20:51:37    950] Type 'man IMPSP-2002' for more detail.
[03/01 20:51:37    950] Total net bbox length = 4.128e+05 (1.844e+05 2.285e+05) (ext = 2.482e+04)
[03/01 20:51:37    950] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1821.1MB
[03/01 20:51:37    950] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1821.1MB) @(0:15:50 - 0:15:50).
[03/01 20:51:37    950] *** Finished refinePlace (0:15:50 mem=1821.1M) ***
[03/01 20:51:37    950] Finished re-routing un-routed nets (0:00:00.0 1821.1M)
[03/01 20:51:37    950] 
[03/01 20:51:37    950] 
[03/01 20:51:37    950] Density : 0.9937
[03/01 20:51:37    950] Max route overflow : 0.0004
[03/01 20:51:37    950] 
[03/01 20:51:37    950] 
[03/01 20:51:37    950] *** Finish Physical Update (cpu=0:00:00.7 real=0:00:00.0 mem=1821.1M) ***
[03/01 20:51:38    951] ** GigaOpt Optimizer WNS Slack 0.009 TNS Slack 0.000 Density 99.37
[03/01 20:51:38    951] 
[03/01 20:51:38    951] *** Finish post-CTS Setup Fixing (cpu=0:00:17.8 real=0:00:18.0 mem=1821.1M) ***
[03/01 20:51:38    951] 
[03/01 20:51:38    951] End: GigaOpt Optimization in TNS mode
[03/01 20:51:38    951] Info: 87 nets with fixed/cover wires excluded.
[03/01 20:51:38    951] Info: 121 clock nets excluded from IPO operation.
[03/01 20:51:38    951] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/01 20:51:38    951] [PSP] Started earlyGlobalRoute kernel
[03/01 20:51:38    951] [PSP] Initial Peak syMemory usage = 1643.4 MB
[03/01 20:51:38    951] (I)       Reading DB...
[03/01 20:51:38    951] (I)       congestionReportName   : 
[03/01 20:51:38    951] (I)       buildTerm2TermWires    : 1
[03/01 20:51:38    951] (I)       doTrackAssignment      : 1
[03/01 20:51:38    951] (I)       dumpBookshelfFiles     : 0
[03/01 20:51:38    951] (I)       numThreads             : 1
[03/01 20:51:38    951] [NR-eagl] honorMsvRouteConstraint: false
[03/01 20:51:38    951] (I)       honorPin               : false
[03/01 20:51:38    951] (I)       honorPinGuide          : true
[03/01 20:51:38    951] (I)       honorPartition         : false
[03/01 20:51:38    951] (I)       allowPartitionCrossover: false
[03/01 20:51:38    951] (I)       honorSingleEntry       : true
[03/01 20:51:38    951] (I)       honorSingleEntryStrong : true
[03/01 20:51:38    951] (I)       handleViaSpacingRule   : false
[03/01 20:51:38    951] (I)       PDConstraint           : none
[03/01 20:51:38    951] (I)       expBetterNDRHandling   : false
[03/01 20:51:38    951] [NR-eagl] honorClockSpecNDR      : 0
[03/01 20:51:38    951] (I)       routingEffortLevel     : 3
[03/01 20:51:38    951] [NR-eagl] minRouteLayer          : 2
[03/01 20:51:38    951] [NR-eagl] maxRouteLayer          : 4
[03/01 20:51:38    951] (I)       numRowsPerGCell        : 1
[03/01 20:51:38    951] (I)       speedUpLargeDesign     : 0
[03/01 20:51:38    951] (I)       speedUpBlkViolationClean: 0
[03/01 20:51:38    951] (I)       multiThreadingTA       : 0
[03/01 20:51:38    951] (I)       blockedPinEscape       : 1
[03/01 20:51:38    951] (I)       blkAwareLayerSwitching : 0
[03/01 20:51:38    951] (I)       betterClockWireModeling: 1
[03/01 20:51:38    951] (I)       punchThroughDistance   : 500.00
[03/01 20:51:38    951] (I)       scenicBound            : 1.15
[03/01 20:51:38    951] (I)       maxScenicToAvoidBlk    : 100.00
[03/01 20:51:38    951] (I)       source-to-sink ratio   : 0.00
[03/01 20:51:38    951] (I)       targetCongestionRatioH : 1.00
[03/01 20:51:38    951] (I)       targetCongestionRatioV : 1.00
[03/01 20:51:38    951] (I)       layerCongestionRatio   : 0.70
[03/01 20:51:38    951] (I)       m1CongestionRatio      : 0.10
[03/01 20:51:38    951] (I)       m2m3CongestionRatio    : 0.70
[03/01 20:51:38    951] (I)       localRouteEffort       : 1.00
[03/01 20:51:38    951] (I)       numSitesBlockedByOneVia: 8.00
[03/01 20:51:38    951] (I)       supplyScaleFactorH     : 1.00
[03/01 20:51:38    951] (I)       supplyScaleFactorV     : 1.00
[03/01 20:51:38    951] (I)       highlight3DOverflowFactor: 0.00
[03/01 20:51:38    951] (I)       doubleCutViaModelingRatio: 0.00
[03/01 20:51:38    951] (I)       blockTrack             : 
[03/01 20:51:38    951] (I)       readTROption           : true
[03/01 20:51:38    951] (I)       extraSpacingBothSide   : false
[03/01 20:51:38    951] [NR-eagl] numTracksPerClockWire  : 0
[03/01 20:51:38    951] (I)       routeSelectedNetsOnly  : false
[03/01 20:51:38    951] (I)       before initializing RouteDB syMemory usage = 1671.5 MB
[03/01 20:51:38    951] (I)       starting read tracks
[03/01 20:51:38    951] (I)       build grid graph
[03/01 20:51:38    951] (I)       build grid graph start
[03/01 20:51:38    951] [NR-eagl] Layer1 has no routable track
[03/01 20:51:38    951] [NR-eagl] Layer2 has single uniform track structure
[03/01 20:51:38    951] [NR-eagl] Layer3 has single uniform track structure
[03/01 20:51:38    951] [NR-eagl] Layer4 has single uniform track structure
[03/01 20:51:38    951] (I)       build grid graph end
[03/01 20:51:38    951] (I)       Layer1   numNetMinLayer=24732
[03/01 20:51:38    951] (I)       Layer2   numNetMinLayer=0
[03/01 20:51:38    951] (I)       Layer3   numNetMinLayer=121
[03/01 20:51:38    951] (I)       Layer4   numNetMinLayer=0
[03/01 20:51:38    951] (I)       numViaLayers=3
[03/01 20:51:38    951] (I)       end build via table
[03/01 20:51:38    951] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=7992 numBumpBlks=0 numBoundaryFakeBlks=0
[03/01 20:51:38    951] [NR-eagl] numPreroutedNet = 87  numPreroutedWires = 15935
[03/01 20:51:38    951] (I)       readDataFromPlaceDB
[03/01 20:51:38    951] (I)       Read net information..
[03/01 20:51:38    951] [NR-eagl] Read numTotalNets=24853  numIgnoredNets=97
[03/01 20:51:38    951] (I)       Read testcase time = 0.000 seconds
[03/01 20:51:38    951] 
[03/01 20:51:38    951] (I)       totalPins=81515  totalGlobalPin=77250 (94.77%)
[03/01 20:51:38    951] (I)       Model blockage into capacity
[03/01 20:51:38    951] (I)       Read numBlocks=7992  numPreroutedWires=15935  numCapScreens=0
[03/01 20:51:38    951] (I)       blocked area on Layer1 : 0  (0.00%)
[03/01 20:51:38    951] (I)       blocked area on Layer2 : 47308032000  (5.58%)
[03/01 20:51:38    951] (I)       blocked area on Layer3 : 15888400000  (1.87%)
[03/01 20:51:38    951] (I)       blocked area on Layer4 : 125936360000  (14.85%)
[03/01 20:51:38    951] (I)       Modeling time = 0.020 seconds
[03/01 20:51:38    951] 
[03/01 20:51:38    951] (I)       Number of ignored nets = 97
[03/01 20:51:38    951] (I)       Number of fixed nets = 87.  Ignored: Yes
[03/01 20:51:38    951] (I)       Number of clock nets = 121.  Ignored: No
[03/01 20:51:38    951] (I)       Number of analog nets = 0.  Ignored: Yes
[03/01 20:51:38    951] (I)       Number of special nets = 0.  Ignored: Yes
[03/01 20:51:38    951] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/01 20:51:38    951] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/01 20:51:38    951] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/01 20:51:38    951] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/01 20:51:38    951] (I)       Number of two pin nets which has pins at the same location = 10.  Ignored: Yes
[03/01 20:51:38    951] [NR-eagl] There are 34 clock nets ( 34 with NDR ).
[03/01 20:51:38    951] (I)       Before initializing earlyGlobalRoute syMemory usage = 1671.5 MB
[03/01 20:51:38    951] (I)       Layer1  viaCost=300.00
[03/01 20:51:38    951] (I)       Layer2  viaCost=100.00
[03/01 20:51:38    951] (I)       Layer3  viaCost=100.00
[03/01 20:51:38    951] (I)       ---------------------Grid Graph Info--------------------
[03/01 20:51:38    951] (I)       routing area        :  (0, 0) - (923600, 918400)
[03/01 20:51:38    951] (I)       core area           :  (20000, 20000) - (903600, 898400)
[03/01 20:51:38    951] (I)       Site Width          :   400  (dbu)
[03/01 20:51:38    951] (I)       Row Height          :  3600  (dbu)
[03/01 20:51:38    951] (I)       GCell Width         :  3600  (dbu)
[03/01 20:51:38    951] (I)       GCell Height        :  3600  (dbu)
[03/01 20:51:38    951] (I)       grid                :   256   255     4
[03/01 20:51:38    951] (I)       vertical capacity   :     0  3600     0  3600
[03/01 20:51:38    951] (I)       horizontal capacity :     0     0  3600     0
[03/01 20:51:38    951] (I)       Default wire width  :   180   200   200   200
[03/01 20:51:38    951] (I)       Default wire space  :   180   200   200   200
[03/01 20:51:38    951] (I)       Default pitch size  :   360   400   400   400
[03/01 20:51:38    951] (I)       First Track Coord   :     0   200   400   200
[03/01 20:51:38    951] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00
[03/01 20:51:38    951] (I)       Total num of tracks :     0  2309  2295  2309
[03/01 20:51:38    951] (I)       Num of masks        :     1     1     1     1
[03/01 20:51:38    951] (I)       --------------------------------------------------------
[03/01 20:51:38    951] 
[03/01 20:51:38    951] [NR-eagl] ============ Routing rule table ============
[03/01 20:51:38    951] [NR-eagl] Rule id 0. Nets 24722 
[03/01 20:51:38    951] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/01 20:51:38    951] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[03/01 20:51:38    951] [NR-eagl] Rule id 1. Nets 34 
[03/01 20:51:38    951] [NR-eagl] id=1  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[03/01 20:51:38    951] [NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800
[03/01 20:51:38    951] [NR-eagl] ========================================
[03/01 20:51:38    951] [NR-eagl] 
[03/01 20:51:38    951] (I)       After initializing earlyGlobalRoute syMemory usage = 1671.5 MB
[03/01 20:51:38    951] (I)       Loading and dumping file time : 0.25 seconds
[03/01 20:51:38    951] (I)       ============= Initialization =============
[03/01 20:51:38    951] (I)       total 2D Cap : 1083185 = (572477 H, 510708 V)
[03/01 20:51:38    951] [NR-eagl] Layer group 1: route 34 net(s) in layer range [3, 4]
[03/01 20:51:38    951] (I)       ============  Phase 1a Route ============
[03/01 20:51:38    951] (I)       Phase 1a runs 0.00 seconds
[03/01 20:51:38    951] (I)       Usage: 194 = (76 H, 118 V) = (0.01% H, 0.02% V) = (1.368e+02um H, 2.124e+02um V)
[03/01 20:51:38    951] (I)       
[03/01 20:51:38    951] (I)       ============  Phase 1b Route ============
[03/01 20:51:38    951] (I)       Usage: 194 = (76 H, 118 V) = (0.01% H, 0.02% V) = (1.368e+02um H, 2.124e+02um V)
[03/01 20:51:38    951] (I)       
[03/01 20:51:38    951] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.492000e+02um
[03/01 20:51:38    951] (I)       ============  Phase 1c Route ============
[03/01 20:51:38    951] (I)       Usage: 194 = (76 H, 118 V) = (0.01% H, 0.02% V) = (1.368e+02um H, 2.124e+02um V)
[03/01 20:51:38    951] (I)       
[03/01 20:51:38    951] (I)       ============  Phase 1d Route ============
[03/01 20:51:38    951] (I)       Usage: 194 = (76 H, 118 V) = (0.01% H, 0.02% V) = (1.368e+02um H, 2.124e+02um V)
[03/01 20:51:38    951] (I)       
[03/01 20:51:38    951] (I)       ============  Phase 1e Route ============
[03/01 20:51:38    951] (I)       Phase 1e runs 0.00 seconds
[03/01 20:51:38    951] (I)       Usage: 194 = (76 H, 118 V) = (0.01% H, 0.02% V) = (1.368e+02um H, 2.124e+02um V)
[03/01 20:51:38    951] (I)       
[03/01 20:51:38    951] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.492000e+02um
[03/01 20:51:38    951] [NR-eagl] 
[03/01 20:51:38    951] (I)       dpBasedLA: time=0.00  totalOF=154  totalVia=196  totalWL=194  total(Via+WL)=390 
[03/01 20:51:38    951] (I)       total 2D Cap : 1623172 = (572477 H, 1050695 V)
[03/01 20:51:38    951] [NR-eagl] Layer group 2: route 24722 net(s) in layer range [2, 4]
[03/01 20:51:38    951] (I)       ============  Phase 1a Route ============
[03/01 20:51:38    951] (I)       Phase 1a runs 0.07 seconds
[03/01 20:51:38    951] (I)       blkAvoiding Routing :  time=0.02  numBlkSegs=0
[03/01 20:51:38    951] (I)       Usage: 256419 = (115552 H, 140867 V) = (20.18% H, 13.41% V) = (2.080e+05um H, 2.536e+05um V)
[03/01 20:51:38    951] (I)       
[03/01 20:51:38    951] (I)       ============  Phase 1b Route ============
[03/01 20:51:38    951] (I)       Phase 1b runs 0.02 seconds
[03/01 20:51:38    951] (I)       Usage: 256609 = (115652 H, 140957 V) = (20.20% H, 13.42% V) = (2.082e+05um H, 2.537e+05um V)
[03/01 20:51:38    951] (I)       
[03/01 20:51:38    951] (I)       earlyGlobalRoute overflow of layer group 2: 0.40% H + 0.43% V. EstWL: 4.615470e+05um
[03/01 20:51:38    951] (I)       ============  Phase 1c Route ============
[03/01 20:51:38    951] (I)       Level2 Grid: 52 x 51
[03/01 20:51:38    951] (I)       Phase 1c runs 0.01 seconds
[03/01 20:51:38    951] (I)       Usage: 256609 = (115652 H, 140957 V) = (20.20% H, 13.42% V) = (2.082e+05um H, 2.537e+05um V)
[03/01 20:51:38    951] (I)       
[03/01 20:51:38    951] (I)       ============  Phase 1d Route ============
[03/01 20:51:38    951] (I)       Phase 1d runs 0.01 seconds
[03/01 20:51:38    951] (I)       Usage: 256615 = (115659 H, 140956 V) = (20.20% H, 13.42% V) = (2.082e+05um H, 2.537e+05um V)
[03/01 20:51:38    951] (I)       
[03/01 20:51:38    951] (I)       ============  Phase 1e Route ============
[03/01 20:51:38    951] (I)       Phase 1e runs 0.01 seconds
[03/01 20:51:38    951] (I)       Usage: 256615 = (115659 H, 140956 V) = (20.20% H, 13.42% V) = (2.082e+05um H, 2.537e+05um V)
[03/01 20:51:38    951] (I)       
[03/01 20:51:38    951] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.39% H + 0.40% V. EstWL: 4.615578e+05um
[03/01 20:51:38    951] [NR-eagl] 
[03/01 20:51:39    952] (I)       dpBasedLA: time=0.04  totalOF=4036  totalVia=154319  totalWL=256405  total(Via+WL)=410724 
[03/01 20:51:39    952] (I)       ============  Phase 1l Route ============
[03/01 20:51:39    952] (I)       Total Global Routing Runtime: 0.32 seconds
[03/01 20:51:39    952] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.27% H + 0.18% V
[03/01 20:51:39    952] [NR-eagl] Overflow after earlyGlobalRoute 0.32% H + 0.23% V
[03/01 20:51:39    952] (I)       
[03/01 20:51:39    952] (I)       ============= track Assignment ============
[03/01 20:51:39    952] (I)       extract Global 3D Wires
[03/01 20:51:39    952] (I)       Extract Global WL : time=0.01
[03/01 20:51:39    952] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/01 20:51:39    952] (I)       Initialization real time=0.01 seconds
[03/01 20:51:39    952] (I)       Kernel real time=0.26 seconds
[03/01 20:51:39    952] (I)       End Greedy Track Assignment
[03/01 20:51:39    952] [NR-eagl] Layer1(M1)(F) length: 1.200000e+01um, number of vias: 86468
[03/01 20:51:39    952] [NR-eagl] Layer2(M2)(V) length: 1.628890e+05um, number of vias: 115871
[03/01 20:51:39    952] [NR-eagl] Layer3(M3)(H) length: 2.269758e+05um, number of vias: 13213
[03/01 20:51:39    952] [NR-eagl] Layer4(M4)(V) length: 1.152223e+05um, number of vias: 0
[03/01 20:51:39    952] [NR-eagl] Total length: 5.050992e+05um, number of vias: 215552
[03/01 20:51:39    952] [NR-eagl] End Peak syMemory usage = 1628.9 MB
[03/01 20:51:39    952] [NR-eagl] Early Global Router Kernel+IO runtime : 1.22 seconds
[03/01 20:51:39    952] Extraction called for design 'fullchip' of instances=62133 and nets=24978 using extraction engine 'preRoute' .
[03/01 20:51:39    952] PreRoute RC Extraction called for design fullchip.
[03/01 20:51:39    952] RC Extraction called in multi-corner(2) mode.
[03/01 20:51:39    952] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/01 20:51:39    952] RCMode: PreRoute
[03/01 20:51:39    952]       RC Corner Indexes            0       1   
[03/01 20:51:39    952] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/01 20:51:39    952] Resistance Scaling Factor    : 1.00000 1.00000 
[03/01 20:51:39    952] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/01 20:51:39    952] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/01 20:51:39    952] Shrink Factor                : 1.00000
[03/01 20:51:39    952] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/01 20:51:39    952] Using capacitance table file ...
[03/01 20:51:39    952] Updating RC grid for preRoute extraction ...
[03/01 20:51:39    952] Initializing multi-corner capacitance tables ... 
[03/01 20:51:39    952] Initializing multi-corner resistance tables ...
[03/01 20:51:40    953] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1624.910M)
[03/01 20:51:40    953] Compute RC Scale Done ...
[03/01 20:51:40    953] Local HotSpot Analysis: normalized max congestion hotspot area = 0.44, normalized total congestion hotspot area = 0.44 (area is in unit of 4 std-cell row bins)
[03/01 20:51:40    953] Local HotSpot Analysis: normalized congestion hotspot area = 0.44/0.44 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/01 20:51:40    953] HotSpot [1] box (384.40 247.60 406.00 269.20)
[03/01 20:51:40    953] HotSpot [1] area 0.44
[03/01 20:51:40    953] 
[03/01 20:51:40    953] ** np local hotspot detection info verbose **
[03/01 20:51:40    953] level 0: max group area = 1.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/01 20:51:40    953] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/01 20:51:40    953] 
[03/01 20:51:40    953] #################################################################################
[03/01 20:51:40    953] # Design Stage: PreRoute
[03/01 20:51:40    953] # Design Name: fullchip
[03/01 20:51:40    953] # Design Mode: 65nm
[03/01 20:51:40    953] # Analysis Mode: MMMC Non-OCV 
[03/01 20:51:40    953] # Parasitics Mode: No SPEF/RCDB
[03/01 20:51:40    953] # Signoff Settings: SI Off 
[03/01 20:51:40    953] #################################################################################
[03/01 20:51:41    954] AAE_INFO: 1 threads acquired from CTE.
[03/01 20:51:41    954] Calculate delays in BcWc mode...
[03/01 20:51:41    954] Topological Sorting (CPU = 0:00:00.1, MEM = 1680.1M, InitMEM = 1680.1M)
[03/01 20:51:44    957] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/01 20:51:44    957] End delay calculation. (MEM=1715.68 CPU=0:00:03.1 REAL=0:00:03.0)
[03/01 20:51:44    957] *** CDM Built up (cpu=0:00:04.1  real=0:00:04.0  mem= 1715.7M) ***
[03/01 20:51:45    958] Begin: GigaOpt postEco DRV Optimization
[03/01 20:51:45    958] Info: 87 nets with fixed/cover wires excluded.
[03/01 20:51:45    958] Info: 121 clock nets excluded from IPO operation.
[03/01 20:51:45    958] PhyDesignGrid: maxLocalDensity 0.98
[03/01 20:51:45    958] #spOpts: N=65 mergeVia=F 
[03/01 20:51:45    958] Core basic site is core
[03/01 20:51:45    958] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/01 20:51:48    961] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/01 20:51:48    961] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/01 20:51:48    961] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/01 20:51:48    961] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/01 20:51:48    961] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/01 20:51:48    961] DEBUG: @coeDRVCandCache::init.
[03/01 20:51:48    961] Info: violation cost 0.590873 (cap = 0.081526, tran = 0.509347, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/01 20:51:48    961] |     5   |    10   |     1   |      1  |     0   |     0   |     0   |     0   | -0.01 |          0|          0|          0|  99.37  |            |           |
[03/01 20:51:48    961] Info: violation cost 0.077954 (cap = 0.000000, tran = 0.077954, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/01 20:51:48    961] |     2   |     4   |     0   |      0  |     0   |     0   |     0   |     0   | -0.01 |          0|          0|          3|  99.37  |   0:00:00.0|    1792.0M|
[03/01 20:51:48    961] Info: violation cost 0.077954 (cap = 0.000000, tran = 0.077954, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/01 20:51:48    961] |     2   |     4   |     0   |      0  |     0   |     0   |     0   |     0   | -0.01 |          0|          0|          0|  99.37  |   0:00:00.0|    1792.0M|
[03/01 20:51:48    961] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/01 20:51:48    961] 
[03/01 20:51:48    961] *** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:00.0 mem=1792.0M) ***
[03/01 20:51:48    961] 
[03/01 20:51:48    962] *** Starting refinePlace (0:16:02 mem=1824.0M) ***
[03/01 20:51:48    962] Total net bbox length = 4.128e+05 (1.844e+05 2.285e+05) (ext = 2.482e+04)
[03/01 20:51:48    962] Starting refinePlace ...
[03/01 20:51:48    962] **ERROR: (IMPSP-2002):	Density too high (99.4%), stopping detail placement.
[03/01 20:51:48    962] Type 'man IMPSP-2002' for more detail.
[03/01 20:51:48    962] Total net bbox length = 4.128e+05 (1.844e+05 2.285e+05) (ext = 2.482e+04)
[03/01 20:51:48    962] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1824.0MB
[03/01 20:51:48    962] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1824.0MB) @(0:16:02 - 0:16:02).
[03/01 20:51:48    962] *** Finished refinePlace (0:16:02 mem=1824.0M) ***
[03/01 20:51:49    962] Finished re-routing un-routed nets (0:00:00.0 1824.0M)
[03/01 20:51:49    962] 
[03/01 20:51:49    962] 
[03/01 20:51:49    962] Density : 0.9937
[03/01 20:51:49    962] Max route overflow : 0.0032
[03/01 20:51:49    962] 
[03/01 20:51:49    962] 
[03/01 20:51:49    962] *** Finish Physical Update (cpu=0:00:00.5 real=0:00:01.0 mem=1824.0M) ***
[03/01 20:51:49    962] DEBUG: @coeDRVCandCache::cleanup.
[03/01 20:51:49    962] End: GigaOpt postEco DRV Optimization
[03/01 20:51:49    962] GigaOpt: WNS changes after routing: 0.009 -> -0.014 (bump = 0.023)
[03/01 20:51:49    962] Begin: GigaOpt postEco optimization
[03/01 20:51:49    962] Info: 87 nets with fixed/cover wires excluded.
[03/01 20:51:49    962] Info: 121 clock nets excluded from IPO operation.
[03/01 20:51:49    962] PhyDesignGrid: maxLocalDensity 1.00
[03/01 20:51:49    962] #spOpts: N=65 
[03/01 20:51:51    964] *info: 121 clock nets excluded
[03/01 20:51:51    964] *info: 2 special nets excluded.
[03/01 20:51:51    964] *info: 123 no-driver nets excluded.
[03/01 20:51:51    964] *info: 87 nets with fixed/cover wires excluded.
[03/01 20:51:52    965] ** GigaOpt Optimizer WNS Slack -0.014 TNS Slack -0.112 Density 99.37
[03/01 20:51:52    965] Optimizer WNS Pass 0
[03/01 20:51:52    965] Active Path Group: reg2reg  
[03/01 20:51:52    966] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 20:51:52    966] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/01 20:51:52    966] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 20:51:52    966] |  -0.014|   -0.014|  -0.112|   -0.112|    99.37%|   0:00:00.0| 1826.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 20:51:52    966] |        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
[03/01 20:51:53    966] |   0.000|    0.000|   0.000|    0.000|    99.37%|   0:00:01.0| 1826.3M|   WC_VIEW|       NA| NA                                                 |
[03/01 20:51:53    966] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 20:51:53    966] 
[03/01 20:51:53    966] *** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:01.0 mem=1826.3M) ***
[03/01 20:51:53    966] 
[03/01 20:51:53    966] *** Finished Optimize Step Cumulative (cpu=0:00:00.4 real=0:00:01.0 mem=1826.3M) ***
[03/01 20:51:53    966] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 99.37
[03/01 20:51:53    966] *** Starting refinePlace (0:16:07 mem=1826.3M) ***
[03/01 20:51:53    966] Total net bbox length = 4.132e+05 (1.844e+05 2.288e+05) (ext = 2.482e+04)
[03/01 20:51:53    966] Starting refinePlace ...
[03/01 20:51:53    966] **ERROR: (IMPSP-2002):	Density too high (99.4%), stopping detail placement.
[03/01 20:51:53    966] Type 'man IMPSP-2002' for more detail.
[03/01 20:51:53    966] Total net bbox length = 4.132e+05 (1.844e+05 2.288e+05) (ext = 2.482e+04)
[03/01 20:51:53    966] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1826.3MB
[03/01 20:51:53    966] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1826.3MB) @(0:16:07 - 0:16:07).
[03/01 20:51:53    966] *** Finished refinePlace (0:16:07 mem=1826.3M) ***
[03/01 20:51:53    966] Finished re-routing un-routed nets (0:00:00.0 1826.3M)
[03/01 20:51:53    966] 
[03/01 20:51:53    966] 
[03/01 20:51:53    966] Density : 0.9937
[03/01 20:51:53    966] Max route overflow : 0.0032
[03/01 20:51:53    966] 
[03/01 20:51:53    966] 
[03/01 20:51:53    966] *** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=1826.3M) ***
[03/01 20:51:53    967] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 99.37
[03/01 20:51:53    967] 
[03/01 20:51:53    967] *** Finish post-CTS Setup Fixing (cpu=0:00:01.5 real=0:00:01.0 mem=1826.3M) ***
[03/01 20:51:53    967] 
[03/01 20:51:53    967] End: GigaOpt postEco optimization
[03/01 20:51:53    967] **INFO: Flow update: Design timing is met.
[03/01 20:51:53    967] **INFO: Flow update: Design timing is met.
[03/01 20:51:53    967] *** Steiner Routed Nets: 0.129%; Threshold: 100; Threshold for Hold: 100
[03/01 20:51:53    967] Re-routed 0 nets
[03/01 20:51:53    967] **optDesign ... cpu = 0:02:28, real = 0:02:27, mem = 1641.4M, totSessionCpu=0:16:07 **
[03/01 20:51:53    967] ** Profile ** Start :  cpu=0:00:00.0, mem=1641.4M
[03/01 20:51:54    967] ** Profile ** Other data :  cpu=0:00:00.1, mem=1641.4M
[03/01 20:51:54    967] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1649.4M
[03/01 20:51:54    968] ** Profile ** DRVs :  cpu=0:00:00.4, mem=1649.4M
[03/01 20:51:54    968] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.425  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.803%
       (99.374% with Fillers)
Routing Overflow: 0.32% H and 0.23% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1649.4M
[03/01 20:51:54    968] Info: 87 nets with fixed/cover wires excluded.
[03/01 20:51:54    968] Info: 121 clock nets excluded from IPO operation.
[03/01 20:51:54    968] 
[03/01 20:51:54    968] Begin Power Analysis
[03/01 20:51:54    968] 
[03/01 20:51:54    968]     0.00V	    VSS
[03/01 20:51:54    968]     0.90V	    VDD
[03/01 20:51:54    968] Begin Processing Timing Library for Power Calculation
[03/01 20:51:54    968] 
[03/01 20:51:55    968] Begin Processing Timing Library for Power Calculation
[03/01 20:51:55    968] 
[03/01 20:51:55    968] 
[03/01 20:51:55    968] 
[03/01 20:51:55    968] Begin Processing Power Net/Grid for Power Calculation
[03/01 20:51:55    968] 
[03/01 20:51:55    968] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1378.26MB/1378.26MB)
[03/01 20:51:55    968] 
[03/01 20:51:55    968] Begin Processing Timing Window Data for Power Calculation
[03/01 20:51:55    968] 
[03/01 20:51:55    968] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1378.26MB/1378.26MB)
[03/01 20:51:55    968] 
[03/01 20:51:55    968] Begin Processing User Attributes
[03/01 20:51:55    968] 
[03/01 20:51:55    968] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1378.26MB/1378.26MB)
[03/01 20:51:55    968] 
[03/01 20:51:55    968] Begin Processing Signal Activity
[03/01 20:51:55    968] 
[03/01 20:51:56    969] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1381.83MB/1381.83MB)
[03/01 20:51:56    969] 
[03/01 20:51:56    969] Begin Power Computation
[03/01 20:51:56    969] 
[03/01 20:51:56    969]       ----------------------------------------------------------
[03/01 20:51:56    969]       # of cell(s) missing both power/leakage table: 0
[03/01 20:51:56    969]       # of cell(s) missing power table: 0
[03/01 20:51:56    969]       # of cell(s) missing leakage table: 0
[03/01 20:51:56    969]       # of MSMV cell(s) missing power_level: 0
[03/01 20:51:56    969]       ----------------------------------------------------------
[03/01 20:51:56    969] 
[03/01 20:51:56    969] 
[03/01 20:51:59    973] Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1381.83MB/1381.83MB)
[03/01 20:51:59    973] 
[03/01 20:51:59    973] Begin Processing User Attributes
[03/01 20:51:59    973] 
[03/01 20:51:59    973] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1381.83MB/1381.83MB)
[03/01 20:51:59    973] 
[03/01 20:51:59    973] Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1381.83MB/1381.83MB)
[03/01 20:51:59    973] 
[03/01 20:52:00    973]   Timing Snapshot: (REF)
[03/01 20:52:00    973]      Weighted WNS: 0.000
[03/01 20:52:00    973]       All  PG WNS: 0.000
[03/01 20:52:00    973]       High PG WNS: 0.000
[03/01 20:52:00    973]       All  PG TNS: 0.000
[03/01 20:52:00    973]       High PG TNS: 0.000
[03/01 20:52:00    973]          Tran DRV: 0
[03/01 20:52:00    973]           Cap DRV: 0
[03/01 20:52:00    973]        Fanout DRV: 0
[03/01 20:52:00    973]            Glitch: 0
[03/01 20:52:00    973]    Category Slack: { [L, 0.000] [H, 0.000] }
[03/01 20:52:00    973] 
[03/01 20:52:00    973] Begin: Power Optimization
[03/01 20:52:00    973] PhyDesignGrid: maxLocalDensity 0.98
[03/01 20:52:00    973] #spOpts: N=65 mergeVia=F 
[03/01 20:52:01    974] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 99.37
[03/01 20:52:01    974] +----------+---------+--------+--------+------------+--------+
[03/01 20:52:01    974] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/01 20:52:01    974] +----------+---------+--------+--------+------------+--------+
[03/01 20:52:01    974] |    99.37%|        -|   0.000|   0.000|   0:00:00.0| 1798.2M|
[03/01 20:52:05    978] |    99.37%|        0|   0.000|   0.000|   0:00:04.0| 1798.2M|
[03/01 20:52:20    994] |    99.37%|        0|   0.000|   0.000|   0:00:15.0| 1798.2M|
[03/01 20:52:26    999] |    99.33%|       69|   0.000|   0.000|   0:00:06.0| 1798.2M|
[03/01 20:52:26   1000] |    99.33%|        2|   0.000|   0.000|   0:00:00.0| 1798.2M|
[03/01 20:52:47   1021] |    98.67%|     3075|  -0.018|  -0.065|   0:00:21.0| 1802.1M|
[03/01 20:52:49   1022] |    98.64%|       76|  -0.018|  -0.065|   0:00:02.0| 1802.1M|
[03/01 20:52:49   1022] +----------+---------+--------+--------+------------+--------+
[03/01 20:52:49   1022] Reclaim Optimization End WNS Slack -0.018  TNS Slack -0.065 Density 98.64
[03/01 20:52:49   1022] 
[03/01 20:52:49   1022] ** Summary: Restruct = 71 Buffer Deletion = 0 Declone = 0 Resize = 3032 **
[03/01 20:52:49   1022] --------------------------------------------------------------
[03/01 20:52:49   1022] |                                   | Total     | Sequential |
[03/01 20:52:49   1022] --------------------------------------------------------------
[03/01 20:52:49   1022] | Num insts resized                 |    2580  |      15    |
[03/01 20:52:49   1022] | Num insts undone                  |     236  |       0    |
[03/01 20:52:49   1022] | Num insts Downsized               |    1130  |      13    |
[03/01 20:52:49   1022] | Num insts Samesized               |    1450  |       2    |
[03/01 20:52:49   1022] | Num insts Upsized                 |       0  |       0    |
[03/01 20:52:49   1022] | Num multiple commits+uncommits    |     342  |       -    |
[03/01 20:52:49   1022] --------------------------------------------------------------
[03/01 20:52:49   1022] ** Finished Core Power Optimization (cpu = 0:00:48.9) (real = 0:00:49.0) **
[03/01 20:52:49   1022] Executing incremental physical updates
[03/01 20:52:49   1022] #spOpts: N=65 mergeVia=F 
[03/01 20:52:49   1022] *** Starting refinePlace (0:17:03 mem=1767.8M) ***
[03/01 20:52:49   1022] Total net bbox length = 4.134e+05 (1.842e+05 2.292e+05) (ext = 2.482e+04)
[03/01 20:52:49   1023] default core: bins with density >  0.75 =  100 % ( 625 / 625 )
[03/01 20:52:49   1023] Density distribution unevenness ratio = 2.046%
[03/01 20:52:49   1023] RPlace IncrNP: Rollback Lev = -3
[03/01 20:52:49   1023] RPlace: Density =1.201111, incremental np is triggered.
[03/01 20:52:49   1023] nrCritNet: 1.99% ( 494 / 24778 ) cutoffSlk: 16.6ps stdDelay: 14.2ps
[03/01 20:52:57   1030] default core: bins with density >  0.75 =  100 % ( 625 / 625 )
[03/01 20:52:57   1030] Density distribution unevenness ratio = 2.023%
[03/01 20:52:57   1030] RPlace postIncrNP: Density = 1.201111 -> 1.208889.
[03/01 20:52:57   1030] RPlace postIncrNP Info: Density distribution changes:
[03/01 20:52:57   1030] [1.10+      ] :	 21 (3.36%) -> 22 (3.52%)
[03/01 20:52:57   1030] [1.05 - 1.10] :	 52 (8.32%) -> 47 (7.52%)
[03/01 20:52:57   1030] [1.00 - 1.05] :	 133 (21.28%) -> 136 (21.76%)
[03/01 20:52:57   1030] [0.95 - 1.00] :	 256 (40.96%) -> 264 (42.24%)
[03/01 20:52:57   1030] [0.90 - 0.95] :	 123 (19.68%) -> 121 (19.36%)
[03/01 20:52:57   1030] [0.85 - 0.90] :	 39 (6.24%) -> 35 (5.60%)
[03/01 20:52:57   1030] [0.80 - 0.85] :	 1 (0.16%) -> 0 (0.00%)
[03/01 20:52:57   1030] [CPU] RefinePlace/IncrNP (cpu=0:00:07.9, real=0:00:08.0, mem=1767.8MB) @(0:17:03 - 0:17:11).
[03/01 20:52:57   1030] Move report: incrNP moves 46987 insts, mean move: 1.21 um, max move: 63.60 um
[03/01 20:52:57   1030] 	Max move on inst (core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U223): (261.60, 409.60) --> (287.40, 371.80)
[03/01 20:52:57   1030] Move report: Timing Driven Placement moves 46987 insts, mean move: 1.21 um, max move: 63.60 um
[03/01 20:52:57   1030] 	Max move on inst (core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U223): (261.60, 409.60) --> (287.40, 371.80)
[03/01 20:52:57   1030] 	Runtime: CPU: 0:00:08.0 REAL: 0:00:08.0 MEM: 1767.8MB
[03/01 20:52:57   1030] Starting refinePlace ...
[03/01 20:52:57   1030] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/01 20:52:57   1031] default core: bins with density >  0.75 =   96 % ( 600 / 625 )
[03/01 20:52:57   1031] Density distribution unevenness ratio = 2.025%
[03/01 20:52:59   1032]   Spread Effort: high, pre-route mode, useDDP on.
[03/01 20:52:59   1032] [CPU] RefinePlace/preRPlace (cpu=0:00:01.8, real=0:00:02.0, mem=1767.8MB) @(0:17:11 - 0:17:13).
[03/01 20:52:59   1032] Move report: preRPlace moves 55743 insts, mean move: 2.18 um, max move: 32.00 um
[03/01 20:52:59   1032] 	Max move on inst (FILLER_26362): (241.80, 285.40) --> (248.60, 260.20)
[03/01 20:52:59   1032] 	Length: 3 sites, height: 1 rows, site name: core, cell type: DCAP
[03/01 20:52:59   1032] wireLenOptFixPriorityInst 5024 inst fixed
[03/01 20:52:59   1033] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/01 20:52:59   1033] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1767.8MB) @(0:17:13 - 0:17:13).
[03/01 20:52:59   1033] Move report: Detail placement moves 55743 insts, mean move: 2.18 um, max move: 32.00 um
[03/01 20:52:59   1033] 	Max move on inst (FILLER_26362): (241.80, 285.40) --> (248.60, 260.20)
[03/01 20:52:59   1033] 	Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 1767.8MB
[03/01 20:52:59   1033] Statistics of distance of Instance movement in refine placement:
[03/01 20:52:59   1033]   maximum (X+Y) =        62.00 um
[03/01 20:52:59   1033]   inst (core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U223) with max move: (261.6, 409.6) -> (285.8, 371.8)
[03/01 20:52:59   1033]   mean    (X+Y) =         3.01 um
[03/01 20:52:59   1033] Total instances flipped for legalization: 304
[03/01 20:52:59   1033] Summary Report:
[03/01 20:52:59   1033] Instances move: 21635 (out of 22282 movable)
[03/01 20:52:59   1033] Mean displacement: 3.01 um
[03/01 20:52:59   1033] Max displacement: 62.00 um (Instance: core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U223) (261.6, 409.6) -> (285.8, 371.8)
[03/01 20:52:59   1033] 	Length: 10 sites, height: 1 rows, site name: core, cell type: XNR2D1
[03/01 20:52:59   1033] Total instances moved : 21635
[03/01 20:52:59   1033] Total net bbox length = 4.412e+05 (2.084e+05 2.328e+05) (ext = 2.478e+04)
[03/01 20:52:59   1033] Runtime: CPU: 0:00:10.1 REAL: 0:00:10.0 MEM: 1767.8MB
[03/01 20:52:59   1033] [CPU] RefinePlace/total (cpu=0:00:10.1, real=0:00:10.0, mem=1767.8MB) @(0:17:03 - 0:17:13).
[03/01 20:52:59   1033] *** Finished refinePlace (0:17:13 mem=1767.8M) ***
[03/01 20:53:00   1033]   Timing Snapshot: (TGT)
[03/01 20:53:00   1033]      Weighted WNS: -0.018
[03/01 20:53:00   1033]       All  PG WNS: -0.018
[03/01 20:53:00   1033]       High PG WNS: -0.018
[03/01 20:53:00   1033]       All  PG TNS: -0.065
[03/01 20:53:00   1033]       High PG TNS: -0.065
[03/01 20:53:00   1033]          Tran DRV: 0
[03/01 20:53:00   1033]           Cap DRV: 0
[03/01 20:53:00   1033]        Fanout DRV: 0
[03/01 20:53:00   1033]            Glitch: 0
[03/01 20:53:00   1033]    Category Slack: { [L, -0.018] [H, -0.018] }
[03/01 20:53:00   1033] 
[03/01 20:53:00   1033] Checking setup slack degradation ...
[03/01 20:53:00   1033] 
[03/01 20:53:00   1033] Recovery Manager:
[03/01 20:53:00   1033]   Low  Effort WNS Jump: 0.018 (REF: 0.000, TGT: -0.018, Threshold: 0.010) - Trigger
[03/01 20:53:00   1033]   High Effort WNS Jump: 0.018 (REF: 0.000, TGT: -0.018, Threshold: 0.010) - Trigger
[03/01 20:53:00   1033]   Low  Effort TNS Jump: 0.065 (REF: 0.000, TGT: -0.065, Threshold: 25.000) - Skip
[03/01 20:53:00   1033]   High Effort TNS Jump: 0.065 (REF: 0.000, TGT: -0.065, Threshold: 25.000) - Skip
[03/01 20:53:00   1033] 
[03/01 20:53:00   1033] Begin: GigaOpt postEco optimization
[03/01 20:53:00   1033] Info: 87 nets with fixed/cover wires excluded.
[03/01 20:53:00   1033] Info: 121 clock nets excluded from IPO operation.
[03/01 20:53:00   1033] PhyDesignGrid: maxLocalDensity 0.98
[03/01 20:53:00   1033] #spOpts: N=65 mergeVia=F 
[03/01 20:53:02   1036] Info: 87 nets with fixed/cover wires excluded.
[03/01 20:53:02   1036] Info: 121 clock nets excluded from IPO operation.
[03/01 20:53:03   1037] ** GigaOpt Optimizer WNS Slack -0.018 TNS Slack -0.065 Density 98.64
[03/01 20:53:03   1037] Optimizer WNS Pass 0
[03/01 20:53:03   1037] Active Path Group: reg2reg  
[03/01 20:53:03   1037] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 20:53:03   1037] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/01 20:53:03   1037] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 20:53:03   1037] |  -0.018|   -0.018|  -0.065|   -0.065|    98.64%|   0:00:00.0| 1821.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:53:03   1037] |        |         |        |         |          |            |        |          |         | q3_reg_13_/D                                       |
[03/01 20:53:03   1037] |  -0.007|   -0.007|  -0.013|   -0.013|    98.64%|   0:00:00.0| 1821.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:53:03   1037] |        |         |        |         |          |            |        |          |         | q3_reg_13_/D                                       |
[03/01 20:53:03   1037] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 20:53:03   1037] 
[03/01 20:53:03   1037] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1821.2M) ***
[03/01 20:53:04   1037] Checking setup slack degradation ...
[03/01 20:53:04   1037] 
[03/01 20:53:04   1037] Recovery Manager:
[03/01 20:53:04   1037]   Low  Effort WNS Jump: 0.007 (REF: 0.000, TGT: -0.007, Threshold: 0.010) - Skip
[03/01 20:53:04   1037]   High Effort WNS Jump: 0.007 (REF: 0.000, TGT: -0.007, Threshold: 0.010) - Skip
[03/01 20:53:04   1037]   Low  Effort TNS Jump: 0.013 (REF: 0.000, TGT: -0.013, Threshold: 25.000) - Skip
[03/01 20:53:04   1037]   High Effort TNS Jump: 0.013 (REF: 0.000, TGT: -0.013, Threshold: 25.000) - Skip
[03/01 20:53:04   1037] 
[03/01 20:53:04   1037] 
[03/01 20:53:04   1037] *** Finished Optimize Step Cumulative (cpu=0:00:00.4 real=0:00:01.0 mem=1821.2M) ***
[03/01 20:53:04   1037] ** GigaOpt Optimizer WNS Slack -0.007 TNS Slack -0.013 Density 98.64
[03/01 20:53:04   1037] *** Starting refinePlace (0:17:18 mem=1821.2M) ***
[03/01 20:53:04   1037] Total net bbox length = 4.412e+05 (2.084e+05 2.328e+05) (ext = 2.478e+04)
[03/01 20:53:04   1037] Starting refinePlace ...
[03/01 20:53:04   1037] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/01 20:53:04   1038] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/01 20:53:04   1038] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1821.2MB) @(0:17:18 - 0:17:18).
[03/01 20:53:04   1038] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/01 20:53:04   1038] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1821.2MB
[03/01 20:53:04   1038] Statistics of distance of Instance movement in refine placement:
[03/01 20:53:04   1038]   maximum (X+Y) =         0.00 um
[03/01 20:53:04   1038]   mean    (X+Y) =         0.00 um
[03/01 20:53:04   1038] Summary Report:
[03/01 20:53:04   1038] Instances move: 0 (out of 22282 movable)
[03/01 20:53:04   1038] Mean displacement: 0.00 um
[03/01 20:53:04   1038] Max displacement: 0.00 um 
[03/01 20:53:04   1038] Total instances moved : 0
[03/01 20:53:04   1038] Total net bbox length = 4.412e+05 (2.084e+05 2.328e+05) (ext = 2.478e+04)
[03/01 20:53:04   1038] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1821.2MB
[03/01 20:53:04   1038] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1821.2MB) @(0:17:18 - 0:17:18).
[03/01 20:53:04   1038] *** Finished refinePlace (0:17:18 mem=1821.2M) ***
[03/01 20:53:04   1038] Finished re-routing un-routed nets (0:00:00.0 1821.2M)
[03/01 20:53:04   1038] 
[03/01 20:53:05   1038] 
[03/01 20:53:05   1038] Density : 0.9864
[03/01 20:53:05   1038] Max route overflow : 0.0032
[03/01 20:53:05   1038] 
[03/01 20:53:05   1038] 
[03/01 20:53:05   1038] *** Finish Physical Update (cpu=0:00:01.2 real=0:00:01.0 mem=1821.2M) ***
[03/01 20:53:05   1039] ** GigaOpt Optimizer WNS Slack -0.119 TNS Slack -5.348 Density 98.64
[03/01 20:53:05   1039] 
[03/01 20:53:05   1039] *** Finish post-CTS Setup Fixing (cpu=0:00:02.2 real=0:00:02.0 mem=1821.2M) ***
[03/01 20:53:05   1039] 
[03/01 20:53:05   1039] End: GigaOpt postEco optimization
[03/01 20:53:05   1039] Begin: GigaOpt postEco optimization
[03/01 20:53:05   1039] Info: 87 nets with fixed/cover wires excluded.
[03/01 20:53:05   1039] Info: 121 clock nets excluded from IPO operation.
[03/01 20:53:05   1039] PhyDesignGrid: maxLocalDensity 0.98
[03/01 20:53:05   1039] #spOpts: N=65 
[03/01 20:53:07   1041] Info: 87 nets with fixed/cover wires excluded.
[03/01 20:53:07   1041] Info: 121 clock nets excluded from IPO operation.
[03/01 20:53:08   1042] ** GigaOpt Optimizer WNS Slack -0.119 TNS Slack -5.348 Density 98.64
[03/01 20:53:08   1042] Optimizer TNS Opt
[03/01 20:53:09   1042] Active Path Group: reg2reg  
[03/01 20:53:09   1042] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 20:53:09   1042] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/01 20:53:09   1042] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 20:53:09   1042] |  -0.119|   -0.119|  -5.348|   -5.348|    98.64%|   0:00:00.0| 1821.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:53:09   1042] |        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
[03/01 20:53:09   1042] |  -0.084|   -0.084|  -4.896|   -4.896|    98.64%|   0:00:00.0| 1821.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:53:09   1042] |        |         |        |         |          |            |        |          |         | q3_reg_16_/D                                       |
[03/01 20:53:09   1042] |  -0.075|   -0.075|  -4.080|   -4.080|    98.64%|   0:00:00.0| 1821.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:53:09   1042] |        |         |        |         |          |            |        |          |         | q3_reg_16_/D                                       |
[03/01 20:53:09   1042] |  -0.054|   -0.054|  -2.664|   -2.664|    98.64%|   0:00:00.0| 1821.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 20:53:09   1042] |        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
[03/01 20:53:09   1043] |  -0.054|   -0.054|  -1.586|   -1.586|    98.64%|   0:00:00.0| 1821.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 20:53:09   1043] |        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
[03/01 20:53:09   1043] |  -0.054|   -0.054|  -1.441|   -1.441|    98.64%|   0:00:00.0| 1821.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 20:53:09   1043] |        |         |        |         |          |            |        |          |         | q3_reg_15_/D                                       |
[03/01 20:53:09   1043] |  -0.054|   -0.054|  -1.210|   -1.210|    98.64%|   0:00:00.0| 1821.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 20:53:09   1043] |        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
[03/01 20:53:10   1043] |  -0.054|   -0.054|  -1.203|   -1.203|    98.64%|   0:00:01.0| 1821.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 20:53:10   1043] |        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
[03/01 20:53:10   1043] |  -0.054|   -0.054|  -1.188|   -1.188|    98.64%|   0:00:00.0| 1821.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 20:53:10   1043] |        |         |        |         |          |            |        |          |         | q3_reg_16_/D                                       |
[03/01 20:53:10   1043] |  -0.054|   -0.054|  -1.188|   -1.188|    98.64%|   0:00:00.0| 1821.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 20:53:10   1043] |        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
[03/01 20:53:10   1043] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 20:53:10   1043] 
[03/01 20:53:10   1043] *** Finish Core Optimize Step (cpu=0:00:01.1 real=0:00:01.0 mem=1821.2M) ***
[03/01 20:53:10   1044] Checking setup slack degradation ...
[03/01 20:53:10   1044] 
[03/01 20:53:10   1044] Recovery Manager:
[03/01 20:53:10   1044]   Low  Effort WNS Jump: 0.054 (REF: 0.000, TGT: -0.054, Threshold: 0.010) - Trigger
[03/01 20:53:10   1044]   High Effort WNS Jump: 0.054 (REF: 0.000, TGT: -0.054, Threshold: 0.010) - Trigger
[03/01 20:53:10   1044]   Low  Effort TNS Jump: 1.188 (REF: 0.000, TGT: -1.188, Threshold: 25.000) - Skip
[03/01 20:53:10   1044]   High Effort TNS Jump: 1.188 (REF: 0.000, TGT: -1.188, Threshold: 25.000) - Skip
[03/01 20:53:10   1044] 
[03/01 20:53:10   1044] 
[03/01 20:53:10   1044] *** Finished Optimize Step Cumulative (cpu=0:00:01.3 real=0:00:01.0 mem=1821.2M) ***
[03/01 20:53:10   1044] ** GigaOpt Optimizer WNS Slack -0.054 TNS Slack -1.188 Density 98.64
[03/01 20:53:10   1044] *** Starting refinePlace (0:17:24 mem=1821.2M) ***
[03/01 20:53:10   1044] Total net bbox length = 4.412e+05 (2.084e+05 2.328e+05) (ext = 2.478e+04)
[03/01 20:53:10   1044] Starting refinePlace ...
[03/01 20:53:10   1044] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/01 20:53:10   1044] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/01 20:53:10   1044] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1821.2MB) @(0:17:24 - 0:17:25).
[03/01 20:53:11   1044] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/01 20:53:11   1044] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1821.2MB
[03/01 20:53:11   1044] Statistics of distance of Instance movement in refine placement:
[03/01 20:53:11   1044]   maximum (X+Y) =         0.00 um
[03/01 20:53:11   1044]   mean    (X+Y) =         0.00 um
[03/01 20:53:11   1044] Summary Report:
[03/01 20:53:11   1044] Instances move: 0 (out of 22282 movable)
[03/01 20:53:11   1044] Mean displacement: 0.00 um
[03/01 20:53:11   1044] Max displacement: 0.00 um 
[03/01 20:53:11   1044] Total instances moved : 0
[03/01 20:53:11   1044] Total net bbox length = 4.412e+05 (2.084e+05 2.328e+05) (ext = 2.478e+04)
[03/01 20:53:11   1044] Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1821.2MB
[03/01 20:53:11   1044] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:01.0, mem=1821.2MB) @(0:17:24 - 0:17:25).
[03/01 20:53:11   1044] *** Finished refinePlace (0:17:25 mem=1821.2M) ***
[03/01 20:53:11   1044] Finished re-routing un-routed nets (0:00:00.0 1821.2M)
[03/01 20:53:11   1044] 
[03/01 20:53:11   1044] 
[03/01 20:53:11   1044] Density : 0.9864
[03/01 20:53:11   1044] Max route overflow : 0.0032
[03/01 20:53:11   1044] 
[03/01 20:53:11   1044] 
[03/01 20:53:11   1044] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=1821.2M) ***
[03/01 20:53:11   1045] ** GigaOpt Optimizer WNS Slack -0.054 TNS Slack -1.188 Density 98.64
[03/01 20:53:11   1045] 
[03/01 20:53:11   1045] *** Finish post-CTS Setup Fixing (cpu=0:00:02.8 real=0:00:03.0 mem=1821.2M) ***
[03/01 20:53:11   1045] 
[03/01 20:53:11   1045] End: GigaOpt postEco optimization
[03/01 20:53:11   1045] Info: 87 nets with fixed/cover wires excluded.
[03/01 20:53:11   1045] Info: 121 clock nets excluded from IPO operation.
[03/01 20:53:11   1045] PhyDesignGrid: maxLocalDensity 0.98
[03/01 20:53:11   1045] #spOpts: N=65 
[03/01 20:53:13   1047] Info: 87 nets with fixed/cover wires excluded.
[03/01 20:53:13   1047] Info: 121 clock nets excluded from IPO operation.
[03/01 20:53:15   1048] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 20:53:15   1048] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/01 20:53:15   1048] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 20:53:15   1048] |  -0.054|   -0.054|  -1.188|   -1.188|    98.64%|   0:00:01.0| 1821.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 20:53:15   1048] |        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
[03/01 20:53:15   1048] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 20:53:15   1048] 
[03/01 20:53:15   1048] *** Finish post-CTS Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=1821.2M) ***
[03/01 20:53:15   1048] 
[03/01 20:53:15   1048] *** Finish post-CTS Setup Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=1821.2M) ***
[03/01 20:53:15   1048] 
[03/01 20:53:15   1048] Begin Power Analysis
[03/01 20:53:15   1048] 
[03/01 20:53:15   1048]     0.00V	    VSS
[03/01 20:53:15   1048]     0.90V	    VDD
[03/01 20:53:15   1049] Begin Processing Timing Library for Power Calculation
[03/01 20:53:15   1049] 
[03/01 20:53:15   1049] Begin Processing Timing Library for Power Calculation
[03/01 20:53:15   1049] 
[03/01 20:53:15   1049] 
[03/01 20:53:15   1049] 
[03/01 20:53:15   1049] Begin Processing Power Net/Grid for Power Calculation
[03/01 20:53:15   1049] 
[03/01 20:53:15   1049] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1469.02MB/1469.02MB)
[03/01 20:53:15   1049] 
[03/01 20:53:15   1049] Begin Processing Timing Window Data for Power Calculation
[03/01 20:53:15   1049] 
[03/01 20:53:15   1049] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1469.02MB/1469.02MB)
[03/01 20:53:15   1049] 
[03/01 20:53:15   1049] Begin Processing User Attributes
[03/01 20:53:15   1049] 
[03/01 20:53:15   1049] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1469.02MB/1469.02MB)
[03/01 20:53:15   1049] 
[03/01 20:53:15   1049] Begin Processing Signal Activity
[03/01 20:53:15   1049] 
[03/01 20:53:16   1050] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:01, mem(process/total)=1469.02MB/1469.02MB)
[03/01 20:53:16   1050] 
[03/01 20:53:16   1050] Begin Power Computation
[03/01 20:53:16   1050] 
[03/01 20:53:16   1050]       ----------------------------------------------------------
[03/01 20:53:16   1050]       # of cell(s) missing both power/leakage table: 0
[03/01 20:53:16   1050]       # of cell(s) missing power table: 0
[03/01 20:53:16   1050]       # of cell(s) missing leakage table: 0
[03/01 20:53:16   1050]       # of MSMV cell(s) missing power_level: 0
[03/01 20:53:16   1050]       ----------------------------------------------------------
[03/01 20:53:16   1050] 
[03/01 20:53:16   1050] 
[03/01 20:53:19   1053] Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1469.02MB/1469.02MB)
[03/01 20:53:19   1053] 
[03/01 20:53:19   1053] Begin Processing User Attributes
[03/01 20:53:19   1053] 
[03/01 20:53:19   1053] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1469.02MB/1469.02MB)
[03/01 20:53:19   1053] 
[03/01 20:53:19   1053] Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1469.02MB/1469.02MB)
[03/01 20:53:19   1053] 
[03/01 20:53:20   1053] *** Finished Leakage Power Optimization (cpu=0:01:20, real=0:01:20, mem=1667.06M, totSessionCpu=0:17:34).
[03/01 20:53:20   1054] Extraction called for design 'fullchip' of instances=62058 and nets=24903 using extraction engine 'preRoute' .
[03/01 20:53:20   1054] PreRoute RC Extraction called for design fullchip.
[03/01 20:53:20   1054] RC Extraction called in multi-corner(2) mode.
[03/01 20:53:20   1054] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/01 20:53:20   1054] RCMode: PreRoute
[03/01 20:53:20   1054]       RC Corner Indexes            0       1   
[03/01 20:53:20   1054] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/01 20:53:20   1054] Resistance Scaling Factor    : 1.00000 1.00000 
[03/01 20:53:20   1054] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/01 20:53:20   1054] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/01 20:53:20   1054] Shrink Factor                : 1.00000
[03/01 20:53:20   1054] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/01 20:53:20   1054] Using capacitance table file ...
[03/01 20:53:20   1054] Initializing multi-corner capacitance tables ... 
[03/01 20:53:20   1054] Initializing multi-corner resistance tables ...
[03/01 20:53:20   1054] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1648.582M)
[03/01 20:53:20   1054] doiPBLastSyncSlave
[03/01 20:53:20   1054] #################################################################################
[03/01 20:53:20   1054] # Design Stage: PreRoute
[03/01 20:53:20   1054] # Design Name: fullchip
[03/01 20:53:20   1054] # Design Mode: 65nm
[03/01 20:53:20   1054] # Analysis Mode: MMMC Non-OCV 
[03/01 20:53:20   1054] # Parasitics Mode: No SPEF/RCDB
[03/01 20:53:20   1054] # Signoff Settings: SI Off 
[03/01 20:53:20   1054] #################################################################################
[03/01 20:53:21   1055] AAE_INFO: 1 threads acquired from CTE.
[03/01 20:53:21   1055] Calculate delays in BcWc mode...
[03/01 20:53:21   1055] Topological Sorting (CPU = 0:00:00.1, MEM = 1654.0M, InitMEM = 1650.6M)
[03/01 20:53:24   1058] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/01 20:53:24   1058] End delay calculation. (MEM=1727.71 CPU=0:00:03.0 REAL=0:00:03.0)
[03/01 20:53:24   1058] *** CDM Built up (cpu=0:00:04.1  real=0:00:04.0  mem= 1727.7M) ***
[03/01 20:53:25   1059] 
[03/01 20:53:25   1059] Begin Power Analysis
[03/01 20:53:25   1059] 
[03/01 20:53:25   1059]     0.00V	    VSS
[03/01 20:53:25   1059]     0.90V	    VDD
[03/01 20:53:25   1059] Begin Processing Timing Library for Power Calculation
[03/01 20:53:25   1059] 
[03/01 20:53:25   1059] Begin Processing Timing Library for Power Calculation
[03/01 20:53:25   1059] 
[03/01 20:53:25   1059] 
[03/01 20:53:25   1059] 
[03/01 20:53:25   1059] Begin Processing Power Net/Grid for Power Calculation
[03/01 20:53:25   1059] 
[03/01 20:53:25   1059] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1415.32MB/1415.32MB)
[03/01 20:53:25   1059] 
[03/01 20:53:25   1059] Begin Processing Timing Window Data for Power Calculation
[03/01 20:53:25   1059] 
[03/01 20:53:25   1059] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1415.32MB/1415.32MB)
[03/01 20:53:25   1059] 
[03/01 20:53:25   1059] Begin Processing User Attributes
[03/01 20:53:25   1059] 
[03/01 20:53:25   1059] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1415.32MB/1415.32MB)
[03/01 20:53:25   1059] 
[03/01 20:53:25   1059] Begin Processing Signal Activity
[03/01 20:53:25   1059] 
[03/01 20:53:26   1060] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:00, mem(process/total)=1415.82MB/1415.82MB)
[03/01 20:53:26   1060] 
[03/01 20:53:26   1060] Begin Power Computation
[03/01 20:53:26   1060] 
[03/01 20:53:26   1060]       ----------------------------------------------------------
[03/01 20:53:26   1060]       # of cell(s) missing both power/leakage table: 0
[03/01 20:53:26   1060]       # of cell(s) missing power table: 0
[03/01 20:53:26   1060]       # of cell(s) missing leakage table: 0
[03/01 20:53:26   1060]       # of MSMV cell(s) missing power_level: 0
[03/01 20:53:26   1060]       ----------------------------------------------------------
[03/01 20:53:26   1060] 
[03/01 20:53:26   1060] 
[03/01 20:53:29   1063] Ended Power Computation: (cpu=0:00:02, real=0:00:03, mem(process/total)=1415.82MB/1415.82MB)
[03/01 20:53:29   1063] 
[03/01 20:53:29   1063] Begin Processing User Attributes
[03/01 20:53:29   1063] 
[03/01 20:53:29   1063] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1415.82MB/1415.82MB)
[03/01 20:53:29   1063] 
[03/01 20:53:29   1063] Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1415.82MB/1415.82MB)
[03/01 20:53:29   1063] 
[03/01 20:53:30   1064] <optDesign CMD> Restore Using all VT Cells
[03/01 20:53:30   1064] Reported timing to dir ./timingReports
[03/01 20:53:30   1064] **optDesign ... cpu = 0:04:05, real = 0:04:04, mem = 1665.6M, totSessionCpu=0:17:44 **
[03/01 20:53:30   1064] ** Profile ** Start :  cpu=0:00:00.0, mem=1665.6M
[03/01 20:53:30   1064] ** Profile ** Other data :  cpu=0:00:00.1, mem=1665.6M
[03/01 20:53:30   1064] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1675.6M
[03/01 20:53:31   1065] ** Profile ** Total reports :  cpu=0:00:00.7, mem=1667.6M
[03/01 20:53:31   1065] ** Profile ** DRVs :  cpu=0:00:00.4, mem=1667.6M
[03/01 20:53:31   1065] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.054  | -0.054  |  0.036  |
|           TNS (ns):| -1.187  | -1.187  |  0.000  |
|    Violating Paths:|   64    |   64    |    0    |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.070%
       (98.641% with Fillers)
Routing Overflow: 0.32% H and 0.23% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1667.6M
[03/01 20:53:31   1065] **optDesign ... cpu = 0:04:06, real = 0:04:05, mem = 1665.6M, totSessionCpu=0:17:46 **
[03/01 20:53:31   1065] *** Finished optDesign ***
[03/01 20:53:31   1065] 
[03/01 20:53:31   1065] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:04:13 real=  0:04:12)
[03/01 20:53:31   1065] 	OPT_RUNTIME:                tns (count =  4): (cpu=0:00:57.4 real=0:00:56.9)
[03/01 20:53:31   1065] 	OPT_RUNTIME:             tnsOpt (count =  3): (cpu=0:00:09.8 real=0:00:09.9)
[03/01 20:53:31   1065] 	OPT_RUNTIME:          phyUpdate (count = 10): (cpu=0:00:56.0 real=0:00:55.0)
[03/01 20:53:31   1065] 	OPT_RUNTIME:        tnsPlaceEco (count =  2): (cpu=0:00:01.6 real=0:00:01.6)
[03/01 20:53:31   1065] 	OPT_RUNTIME:                wns (count =  2): (cpu=  0:01:23 real=  0:01:23)
[03/01 20:53:31   1065] 	OPT_RUNTIME:             wnsOpt (count =  4): (cpu=0:00:45.6 real=0:00:46.0)
[03/01 20:53:31   1065] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[03/01 20:53:31   1065] 	OPT_RUNTIME:          postTROpt (count =  2): (cpu=0:00:21.6 real=0:00:21.3)
[03/01 20:53:31   1065] 	OPT_RUNTIME:                lkg (count =  2): (cpu=  0:02:36 real=  0:02:36)
[03/01 20:53:31   1065] Info: pop threads available for lower-level modules during optimization.
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/kmem_instance/memory2_reg_52_, Center Move (13.700,90.100)->(25.300,99.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 2.900 79.300 2.900 100.900
[03/01 20:53:32   1065] addCustomLine AAA 2.900 79.300 24.500 79.300
[03/01 20:53:32   1065] addCustomLine AAA 2.900 100.900 24.500 100.900
[03/01 20:53:32   1065] addCustomLine AAA 24.500 79.300 24.500 100.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/kmem_instance/memory2_reg_41_, Center Move (59.500,232.300)->(53.900,221.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 48.700 221.500 48.700 243.100
[03/01 20:53:32   1065] addCustomLine AAA 48.700 221.500 70.300 221.500
[03/01 20:53:32   1065] addCustomLine AAA 48.700 243.100 70.300 243.100
[03/01 20:53:32   1065] addCustomLine AAA 70.300 221.500 70.300 243.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/kmem_instance/memory2_reg_40_, Center Move (45.500,234.100)->(47.900,223.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 34.700 223.300 34.700 244.900
[03/01 20:53:32   1065] addCustomLine AAA 34.700 223.300 56.300 223.300
[03/01 20:53:32   1065] addCustomLine AAA 34.700 244.900 56.300 244.900
[03/01 20:53:32   1065] addCustomLine AAA 56.300 223.300 56.300 244.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/kmem_instance/memory2_reg_24_, Center Move (39.900,234.100)->(44.100,223.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 29.100 223.300 29.100 244.900
[03/01 20:53:32   1065] addCustomLine AAA 29.100 223.300 50.700 223.300
[03/01 20:53:32   1065] addCustomLine AAA 29.100 244.900 50.700 244.900
[03/01 20:53:32   1065] addCustomLine AAA 50.700 223.300 50.700 244.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/kmem_instance/memory2_reg_10_, Center Move (24.700,21.700)->(35.300,32.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 13.900 10.900 13.900 32.500
[03/01 20:53:32   1065] addCustomLine AAA 13.900 10.900 35.500 10.900
[03/01 20:53:32   1065] addCustomLine AAA 13.900 32.500 35.500 32.500
[03/01 20:53:32   1065] addCustomLine AAA 35.500 10.900 35.500 32.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/kmem_instance/memory2_reg_3_, Center Move (63.700,36.100)->(53.500,46.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 52.900 25.300 52.900 46.900
[03/01 20:53:32   1065] addCustomLine AAA 52.900 25.300 74.500 25.300
[03/01 20:53:32   1065] addCustomLine AAA 52.900 46.900 74.500 46.900
[03/01 20:53:32   1065] addCustomLine AAA 74.500 25.300 74.500 46.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/kmem_instance/memory2_reg_2_, Center Move (60.300,23.500)->(49.900,34.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 49.500 12.700 49.500 34.300
[03/01 20:53:32   1065] addCustomLine AAA 49.500 12.700 71.100 12.700
[03/01 20:53:32   1065] addCustomLine AAA 49.500 34.300 71.100 34.300
[03/01 20:53:32   1065] addCustomLine AAA 71.100 12.700 71.100 34.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/kmem_instance/memory2_reg_1_, Center Move (57.700,19.900)->(49.100,30.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 46.900 9.100 46.900 30.700
[03/01 20:53:32   1065] addCustomLine AAA 46.900 9.100 68.500 9.100
[03/01 20:53:32   1065] addCustomLine AAA 46.900 30.700 68.500 30.700
[03/01 20:53:32   1065] addCustomLine AAA 68.500 9.100 68.500 30.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/kmem_instance/memory2_reg_0_, Center Move (15.700,16.300)->(28.500,27.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 4.900 5.500 4.900 27.100
[03/01 20:53:32   1065] addCustomLine AAA 4.900 5.500 26.500 5.500
[03/01 20:53:32   1065] addCustomLine AAA 4.900 27.100 26.500 27.100
[03/01 20:53:32   1065] addCustomLine AAA 26.500 5.500 26.500 27.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/kmem_instance/memory0_reg_52_, Center Move (19.000,93.700)->(29.800,99.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 8.200 82.900 8.200 104.500
[03/01 20:53:32   1065] addCustomLine AAA 8.200 82.900 29.800 82.900
[03/01 20:53:32   1065] addCustomLine AAA 8.200 104.500 29.800 104.500
[03/01 20:53:32   1065] addCustomLine AAA 29.800 82.900 29.800 104.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/kmem_instance/memory0_reg_11_, Center Move (21.800,46.900)->(33.000,52.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 11.000 36.100 11.000 57.700
[03/01 20:53:32   1065] addCustomLine AAA 11.000 36.100 32.600 36.100
[03/01 20:53:32   1065] addCustomLine AAA 11.000 57.700 32.600 57.700
[03/01 20:53:32   1065] addCustomLine AAA 32.600 36.100 32.600 57.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/kmem_instance/memory0_reg_10_, Center Move (23.600,23.500)->(33.800,34.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 12.800 12.700 12.800 34.300
[03/01 20:53:32   1065] addCustomLine AAA 12.800 12.700 34.400 12.700
[03/01 20:53:32   1065] addCustomLine AAA 12.800 34.300 34.400 34.300
[03/01 20:53:32   1065] addCustomLine AAA 34.400 12.700 34.400 34.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/kmem_instance/memory0_reg_2_, Center Move (52.000,23.500)->(45.400,34.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 41.200 12.700 41.200 34.300
[03/01 20:53:32   1065] addCustomLine AAA 41.200 12.700 62.800 12.700
[03/01 20:53:32   1065] addCustomLine AAA 41.200 34.300 62.800 34.300
[03/01 20:53:32   1065] addCustomLine AAA 62.800 12.700 62.800 34.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/kmem_instance/memory0_reg_0_, Center Move (20.600,30.700)->(29.000,41.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 9.800 19.900 9.800 41.500
[03/01 20:53:32   1065] addCustomLine AAA 9.800 19.900 31.400 19.900
[03/01 20:53:32   1065] addCustomLine AAA 9.800 41.500 31.400 41.500
[03/01 20:53:32   1065] addCustomLine AAA 31.400 19.900 31.400 41.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/kmem_instance/memory7_reg_50_, Center Move (41.700,45.100)->(44.300,55.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 30.900 34.300 30.900 55.900
[03/01 20:53:32   1065] addCustomLine AAA 30.900 34.300 52.500 34.300
[03/01 20:53:32   1065] addCustomLine AAA 30.900 55.900 52.500 55.900
[03/01 20:53:32   1065] addCustomLine AAA 52.500 34.300 52.500 55.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/kmem_instance/memory7_reg_10_, Center Move (12.700,37.900)->(20.700,48.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 1.900 27.100 1.900 48.700
[03/01 20:53:32   1065] addCustomLine AAA 1.900 27.100 23.500 27.100
[03/01 20:53:32   1065] addCustomLine AAA 1.900 48.700 23.500 48.700
[03/01 20:53:32   1065] addCustomLine AAA 23.500 27.100 23.500 48.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/kmem_instance/memory7_reg_3_, Center Move (51.900,43.300)->(48.900,54.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 41.100 32.500 41.100 54.100
[03/01 20:53:32   1065] addCustomLine AAA 41.100 32.500 62.700 32.500
[03/01 20:53:32   1065] addCustomLine AAA 41.100 54.100 62.700 54.100
[03/01 20:53:32   1065] addCustomLine AAA 62.700 32.500 62.700 54.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/kmem_instance/memory7_reg_1_, Center Move (50.700,39.700)->(49.700,50.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 39.900 28.900 39.900 50.500
[03/01 20:53:32   1065] addCustomLine AAA 39.900 28.900 61.500 28.900
[03/01 20:53:32   1065] addCustomLine AAA 39.900 50.500 61.500 50.500
[03/01 20:53:32   1065] addCustomLine AAA 61.500 28.900 61.500 50.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/kmem_instance/memory7_reg_0_, Center Move (14.300,43.300)->(26.100,48.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 3.500 32.500 3.500 54.100
[03/01 20:53:32   1065] addCustomLine AAA 3.500 32.500 25.100 32.500
[03/01 20:53:32   1065] addCustomLine AAA 3.500 54.100 25.100 54.100
[03/01 20:53:32   1065] addCustomLine AAA 25.100 32.500 25.100 54.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/kmem_instance/memory5_reg_39_, Center Move (12.300,99.100)->(26.900,104.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 1.500 88.300 1.500 109.900
[03/01 20:53:32   1065] addCustomLine AAA 1.500 88.300 23.100 88.300
[03/01 20:53:32   1065] addCustomLine AAA 1.500 109.900 23.100 109.900
[03/01 20:53:32   1065] addCustomLine AAA 23.100 88.300 23.100 109.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/kmem_instance/memory5_reg_13_, Center Move (12.700,79.300)->(24.700,84.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 1.900 68.500 1.900 90.100
[03/01 20:53:32   1065] addCustomLine AAA 1.900 68.500 23.500 68.500
[03/01 20:53:32   1065] addCustomLine AAA 1.900 90.100 23.500 90.100
[03/01 20:53:32   1065] addCustomLine AAA 23.500 68.500 23.500 90.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/kmem_instance/memory5_reg_11_, Center Move (12.500,54.100)->(24.700,52.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 1.700 43.300 1.700 64.900
[03/01 20:53:32   1065] addCustomLine AAA 1.700 43.300 23.300 43.300
[03/01 20:53:32   1065] addCustomLine AAA 1.700 64.900 23.300 64.900
[03/01 20:53:32   1065] addCustomLine AAA 23.300 43.300 23.300 64.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/kmem_instance/memory5_reg_10_, Center Move (13.100,30.700)->(23.900,41.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 2.300 19.900 2.300 41.500
[03/01 20:53:32   1065] addCustomLine AAA 2.300 19.900 23.900 19.900
[03/01 20:53:32   1065] addCustomLine AAA 2.300 41.500 23.900 41.500
[03/01 20:53:32   1065] addCustomLine AAA 23.900 19.900 23.900 41.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/kmem_instance/memory5_reg_2_, Center Move (45.300,39.700)->(41.300,50.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 34.500 28.900 34.500 50.500
[03/01 20:53:32   1065] addCustomLine AAA 34.500 28.900 56.100 28.900
[03/01 20:53:32   1065] addCustomLine AAA 34.500 50.500 56.100 50.500
[03/01 20:53:32   1065] addCustomLine AAA 56.100 28.900 56.100 50.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/kmem_instance/memory5_reg_1_, Center Move (39.500,37.900)->(45.700,48.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 28.700 27.100 28.700 48.700
[03/01 20:53:32   1065] addCustomLine AAA 28.700 27.100 50.300 27.100
[03/01 20:53:32   1065] addCustomLine AAA 28.700 48.700 50.300 48.700
[03/01 20:53:32   1065] addCustomLine AAA 50.300 27.100 50.300 48.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/kmem_instance/memory5_reg_0_, Center Move (22.100,34.300)->(28.100,45.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 11.300 23.500 11.300 45.100
[03/01 20:53:32   1065] addCustomLine AAA 11.300 23.500 32.900 23.500
[03/01 20:53:32   1065] addCustomLine AAA 11.300 45.100 32.900 45.100
[03/01 20:53:32   1065] addCustomLine AAA 32.900 23.500 32.900 45.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/kmem_instance/memory6_reg_10_, Center Move (35.400,21.700)->(39.800,32.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 24.600 10.900 24.600 32.500
[03/01 20:53:32   1065] addCustomLine AAA 24.600 10.900 46.200 10.900
[03/01 20:53:32   1065] addCustomLine AAA 24.600 32.500 46.200 32.500
[03/01 20:53:32   1065] addCustomLine AAA 46.200 10.900 46.200 32.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/kmem_instance/memory6_reg_2_, Center Move (44.800,16.300)->(46.200,27.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 34.000 5.500 34.000 27.100
[03/01 20:53:32   1065] addCustomLine AAA 34.000 5.500 55.600 5.500
[03/01 20:53:32   1065] addCustomLine AAA 34.000 27.100 55.600 27.100
[03/01 20:53:32   1065] addCustomLine AAA 55.600 5.500 55.600 27.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/kmem_instance/memory6_reg_1_, Center Move (55.000,16.300)->(51.400,27.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 44.200 5.500 44.200 27.100
[03/01 20:53:32   1065] addCustomLine AAA 44.200 5.500 65.800 5.500
[03/01 20:53:32   1065] addCustomLine AAA 44.200 27.100 65.800 27.100
[03/01 20:53:32   1065] addCustomLine AAA 65.800 5.500 65.800 27.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/kmem_instance/memory6_reg_0_, Center Move (35.200,16.300)->(39.400,27.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 24.400 5.500 24.400 27.100
[03/01 20:53:32   1065] addCustomLine AAA 24.400 5.500 46.000 5.500
[03/01 20:53:32   1065] addCustomLine AAA 24.400 27.100 46.000 27.100
[03/01 20:53:32   1065] addCustomLine AAA 46.000 5.500 46.000 27.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/kmem_instance/memory1_reg_61_, Center Move (101.100,77.500)->(103.900,88.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 90.300 66.700 90.300 88.300
[03/01 20:53:32   1065] addCustomLine AAA 90.300 66.700 111.900 66.700
[03/01 20:53:32   1065] addCustomLine AAA 90.300 88.300 111.900 88.300
[03/01 20:53:32   1065] addCustomLine AAA 111.900 66.700 111.900 88.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/kmem_instance/memory1_reg_53_, Center Move (92.100,77.500)->(91.700,88.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 81.300 66.700 81.300 88.300
[03/01 20:53:32   1065] addCustomLine AAA 81.300 66.700 102.900 66.700
[03/01 20:53:32   1065] addCustomLine AAA 81.300 88.300 102.900 88.300
[03/01 20:53:32   1065] addCustomLine AAA 102.900 66.700 102.900 88.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/kmem_instance/memory1_reg_13_, Center Move (25.100,73.900)->(32.900,84.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 14.300 63.100 14.300 84.700
[03/01 20:53:32   1065] addCustomLine AAA 14.300 63.100 35.900 63.100
[03/01 20:53:32   1065] addCustomLine AAA 14.300 84.700 35.900 84.700
[03/01 20:53:32   1065] addCustomLine AAA 35.900 63.100 35.900 84.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/kmem_instance/memory1_reg_10_, Center Move (25.300,18.100)->(36.100,28.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 14.500 7.300 14.500 28.900
[03/01 20:53:32   1065] addCustomLine AAA 14.500 7.300 36.100 7.300
[03/01 20:53:32   1065] addCustomLine AAA 14.500 28.900 36.100 28.900
[03/01 20:53:32   1065] addCustomLine AAA 36.100 7.300 36.100 28.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/kmem_instance/memory1_reg_2_, Center Move (44.300,10.900)->(46.700,21.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 33.500 0.100 33.500 21.700
[03/01 20:53:32   1065] addCustomLine AAA 33.500 0.100 55.100 0.100
[03/01 20:53:32   1065] addCustomLine AAA 33.500 21.700 55.100 21.700
[03/01 20:53:32   1065] addCustomLine AAA 55.100 0.100 55.100 21.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/kmem_instance/memory1_reg_1_, Center Move (54.100,10.900)->(50.500,21.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 43.300 0.100 43.300 21.700
[03/01 20:53:32   1065] addCustomLine AAA 43.300 0.100 64.900 0.100
[03/01 20:53:32   1065] addCustomLine AAA 43.300 21.700 64.900 21.700
[03/01 20:53:32   1065] addCustomLine AAA 64.900 0.100 64.900 21.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/kmem_instance/memory1_reg_0_, Center Move (34.100,10.900)->(39.300,21.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 23.300 0.100 23.300 21.700
[03/01 20:53:32   1065] addCustomLine AAA 23.300 0.100 44.900 0.100
[03/01 20:53:32   1065] addCustomLine AAA 23.300 21.700 44.900 21.700
[03/01 20:53:32   1065] addCustomLine AAA 44.900 0.100 44.900 21.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/kmem_instance/memory3_reg_50_, Center Move (61.700,37.900)->(51.700,48.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 50.900 27.100 50.900 48.700
[03/01 20:53:32   1065] addCustomLine AAA 50.900 27.100 72.500 27.100
[03/01 20:53:32   1065] addCustomLine AAA 50.900 48.700 72.500 48.700
[03/01 20:53:32   1065] addCustomLine AAA 72.500 27.100 72.500 48.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/kmem_instance/memory3_reg_27_, Center Move (73.700,115.300)->(81.100,126.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 62.900 104.500 62.900 126.100
[03/01 20:53:32   1065] addCustomLine AAA 62.900 104.500 84.500 104.500
[03/01 20:53:32   1065] addCustomLine AAA 62.900 126.100 84.500 126.100
[03/01 20:53:32   1065] addCustomLine AAA 84.500 104.500 84.500 126.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/kmem_instance/memory3_reg_2_, Center Move (43.900,32.500)->(44.900,43.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 33.100 21.700 33.100 43.300
[03/01 20:53:32   1065] addCustomLine AAA 33.100 21.700 54.700 21.700
[03/01 20:53:32   1065] addCustomLine AAA 33.100 43.300 54.700 43.300
[03/01 20:53:32   1065] addCustomLine AAA 54.700 21.700 54.700 43.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/kmem_instance/memory3_reg_1_, Center Move (49.900,32.500)->(48.700,43.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 39.100 21.700 39.100 43.300
[03/01 20:53:32   1065] addCustomLine AAA 39.100 21.700 60.700 21.700
[03/01 20:53:32   1065] addCustomLine AAA 39.100 43.300 60.700 43.300
[03/01 20:53:32   1065] addCustomLine AAA 60.700 21.700 60.700 43.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/kmem_instance/Q_reg_53_, Center Move (128.600,88.300)->(117.600,90.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 117.800 77.500 117.800 99.100
[03/01 20:53:32   1065] addCustomLine AAA 117.800 77.500 139.400 77.500
[03/01 20:53:32   1065] addCustomLine AAA 117.800 99.100 139.400 99.100
[03/01 20:53:32   1065] addCustomLine AAA 139.400 77.500 139.400 99.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/kmem_instance/memory4_reg_13_, Center Move (31.900,75.700)->(35.100,86.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 21.100 64.900 21.100 86.500
[03/01 20:53:32   1065] addCustomLine AAA 21.100 64.900 42.700 64.900
[03/01 20:53:32   1065] addCustomLine AAA 21.100 86.500 42.700 86.500
[03/01 20:53:32   1065] addCustomLine AAA 42.700 64.900 42.700 86.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/kmem_instance/memory4_reg_10_, Center Move (36.300,27.100)->(37.500,37.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 25.500 16.300 25.500 37.900
[03/01 20:53:32   1065] addCustomLine AAA 25.500 16.300 47.100 16.300
[03/01 20:53:32   1065] addCustomLine AAA 25.500 37.900 47.100 37.900
[03/01 20:53:32   1065] addCustomLine AAA 47.100 16.300 47.100 37.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/kmem_instance/memory4_reg_2_, Center Move (44.900,21.700)->(47.100,32.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 34.100 10.900 34.100 32.500
[03/01 20:53:32   1065] addCustomLine AAA 34.100 10.900 55.700 10.900
[03/01 20:53:32   1065] addCustomLine AAA 34.100 32.500 55.700 32.500
[03/01 20:53:32   1065] addCustomLine AAA 55.700 10.900 55.700 32.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/kmem_instance/memory4_reg_1_, Center Move (41.300,28.900)->(43.900,39.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 30.500 18.100 30.500 39.700
[03/01 20:53:32   1065] addCustomLine AAA 30.500 18.100 52.100 18.100
[03/01 20:53:32   1065] addCustomLine AAA 30.500 39.700 52.100 39.700
[03/01 20:53:32   1065] addCustomLine AAA 52.100 18.100 52.100 39.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/kmem_instance/Q_reg_1_, Center Move (62.000,30.700)->(52.600,41.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 51.200 19.900 51.200 41.500
[03/01 20:53:32   1065] addCustomLine AAA 51.200 19.900 72.800 19.900
[03/01 20:53:32   1065] addCustomLine AAA 51.200 41.500 72.800 41.500
[03/01 20:53:32   1065] addCustomLine AAA 72.800 19.900 72.800 41.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/kmem_instance/memory4_reg_0_, Center Move (28.500,30.700)->(33.500,41.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 17.700 19.900 17.700 41.500
[03/01 20:53:32   1065] addCustomLine AAA 17.700 19.900 39.300 19.900
[03/01 20:53:32   1065] addCustomLine AAA 17.700 41.500 39.300 41.500
[03/01 20:53:32   1065] addCustomLine AAA 39.300 19.900 39.300 41.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/kmem_instance/Q_reg_0_, Center Move (62.800,28.900)->(52.800,39.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 52.000 18.100 52.000 39.700
[03/01 20:53:32   1065] addCustomLine AAA 52.000 18.100 73.600 18.100
[03/01 20:53:32   1065] addCustomLine AAA 52.000 39.700 73.600 39.700
[03/01 20:53:32   1065] addCustomLine AAA 73.600 18.100 73.600 39.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory2_reg_139_, Center Move (404.500,21.700)->(394.900,32.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 393.700 10.900 393.700 32.500
[03/01 20:53:32   1065] addCustomLine AAA 393.700 10.900 415.300 10.900
[03/01 20:53:32   1065] addCustomLine AAA 393.700 32.500 415.300 32.500
[03/01 20:53:32   1065] addCustomLine AAA 415.300 10.900 415.300 32.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory2_reg_138_, Center Move (404.500,39.700)->(392.700,39.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 393.700 28.900 393.700 50.500
[03/01 20:53:32   1065] addCustomLine AAA 393.700 28.900 415.300 28.900
[03/01 20:53:32   1065] addCustomLine AAA 393.700 50.500 415.300 50.500
[03/01 20:53:32   1065] addCustomLine AAA 415.300 28.900 415.300 50.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory2_reg_133_, Center Move (407.100,27.100)->(396.100,34.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 396.300 16.300 396.300 37.900
[03/01 20:53:32   1065] addCustomLine AAA 396.300 16.300 417.900 16.300
[03/01 20:53:32   1065] addCustomLine AAA 396.300 37.900 417.900 37.900
[03/01 20:53:32   1065] addCustomLine AAA 417.900 16.300 417.900 37.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory2_reg_113_, Center Move (339.300,90.100)->(350.700,91.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 328.500 79.300 328.500 100.900
[03/01 20:53:32   1065] addCustomLine AAA 328.500 79.300 350.100 79.300
[03/01 20:53:32   1065] addCustomLine AAA 328.500 100.900 350.100 100.900
[03/01 20:53:32   1065] addCustomLine AAA 350.100 79.300 350.100 100.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory2_reg_94_, Center Move (294.300,16.300)->(291.100,27.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 283.500 5.500 283.500 27.100
[03/01 20:53:32   1065] addCustomLine AAA 283.500 5.500 305.100 5.500
[03/01 20:53:32   1065] addCustomLine AAA 283.500 27.100 305.100 27.100
[03/01 20:53:32   1065] addCustomLine AAA 305.100 5.500 305.100 27.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory2_reg_93_, Center Move (286.300,18.100)->(284.700,28.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 275.500 7.300 275.500 28.900
[03/01 20:53:32   1065] addCustomLine AAA 275.500 7.300 297.100 7.300
[03/01 20:53:32   1065] addCustomLine AAA 275.500 28.900 297.100 28.900
[03/01 20:53:32   1065] addCustomLine AAA 297.100 7.300 297.100 28.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory2_reg_92_, Center Move (325.900,18.100)->(318.900,28.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 315.100 7.300 315.100 28.900
[03/01 20:53:32   1065] addCustomLine AAA 315.100 7.300 336.700 7.300
[03/01 20:53:32   1065] addCustomLine AAA 315.100 28.900 336.700 28.900
[03/01 20:53:32   1065] addCustomLine AAA 336.700 7.300 336.700 28.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory2_reg_44_, Center Move (13.700,329.500)->(24.500,324.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 2.900 318.700 2.900 340.300
[03/01 20:53:32   1065] addCustomLine AAA 2.900 318.700 24.500 318.700
[03/01 20:53:32   1065] addCustomLine AAA 2.900 340.300 24.500 340.300
[03/01 20:53:32   1065] addCustomLine AAA 24.500 318.700 24.500 340.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory2_reg_31_, Center Move (13.300,270.100)->(25.300,266.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 2.500 259.300 2.500 280.900
[03/01 20:53:32   1065] addCustomLine AAA 2.500 259.300 24.100 259.300
[03/01 20:53:32   1065] addCustomLine AAA 2.500 280.900 24.100 280.900
[03/01 20:53:32   1065] addCustomLine AAA 24.100 259.300 24.100 280.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory2_reg_21_, Center Move (13.900,311.500)->(24.900,300.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 3.100 300.700 3.100 322.300
[03/01 20:53:32   1065] addCustomLine AAA 3.100 300.700 24.700 300.700
[03/01 20:53:32   1065] addCustomLine AAA 3.100 322.300 24.700 322.300
[03/01 20:53:32   1065] addCustomLine AAA 24.700 300.700 24.700 322.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory2_reg_20_, Center Move (39.300,275.500)->(50.700,270.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 28.500 264.700 28.500 286.300
[03/01 20:53:32   1065] addCustomLine AAA 28.500 264.700 50.100 264.700
[03/01 20:53:32   1065] addCustomLine AAA 28.500 286.300 50.100 286.300
[03/01 20:53:32   1065] addCustomLine AAA 50.100 264.700 50.100 286.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory2_reg_15_, Center Move (193.900,21.700)->(193.700,32.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 183.100 10.900 183.100 32.500
[03/01 20:53:32   1065] addCustomLine AAA 183.100 10.900 204.700 10.900
[03/01 20:53:32   1065] addCustomLine AAA 183.100 32.500 204.700 32.500
[03/01 20:53:32   1065] addCustomLine AAA 204.700 10.900 204.700 32.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory2_reg_5_, Center Move (117.500,32.500)->(128.500,43.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 106.700 21.700 106.700 43.300
[03/01 20:53:32   1065] addCustomLine AAA 106.700 21.700 128.300 21.700
[03/01 20:53:32   1065] addCustomLine AAA 106.700 43.300 128.300 43.300
[03/01 20:53:32   1065] addCustomLine AAA 128.300 21.700 128.300 43.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory2_reg_4_, Center Move (121.100,25.300)->(130.900,36.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 110.300 14.500 110.300 36.100
[03/01 20:53:32   1065] addCustomLine AAA 110.300 14.500 131.900 14.500
[03/01 20:53:32   1065] addCustomLine AAA 110.300 36.100 131.900 36.100
[03/01 20:53:32   1065] addCustomLine AAA 131.900 14.500 131.900 36.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory2_reg_0_, Center Move (118.500,36.100)->(128.900,46.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 107.700 25.300 107.700 46.900
[03/01 20:53:32   1065] addCustomLine AAA 107.700 25.300 129.300 25.300
[03/01 20:53:32   1065] addCustomLine AAA 107.700 46.900 129.300 46.900
[03/01 20:53:32   1065] addCustomLine AAA 129.300 25.300 129.300 46.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory0_reg_149_, Center Move (372.800,108.100)->(373.600,118.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 362.000 97.300 362.000 118.900
[03/01 20:53:32   1065] addCustomLine AAA 362.000 97.300 383.600 97.300
[03/01 20:53:32   1065] addCustomLine AAA 362.000 118.900 383.600 118.900
[03/01 20:53:32   1065] addCustomLine AAA 383.600 97.300 383.600 118.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory0_reg_139_, Center Move (396.600,19.900)->(389.400,30.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 385.800 9.100 385.800 30.700
[03/01 20:53:32   1065] addCustomLine AAA 385.800 9.100 407.400 9.100
[03/01 20:53:32   1065] addCustomLine AAA 385.800 30.700 407.400 30.700
[03/01 20:53:32   1065] addCustomLine AAA 407.400 9.100 407.400 30.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory0_reg_122_, Center Move (348.000,19.900)->(347.600,30.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 337.200 9.100 337.200 30.700
[03/01 20:53:32   1065] addCustomLine AAA 337.200 9.100 358.800 9.100
[03/01 20:53:32   1065] addCustomLine AAA 337.200 30.700 358.800 30.700
[03/01 20:53:32   1065] addCustomLine AAA 358.800 9.100 358.800 30.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory0_reg_92_, Center Move (334.600,18.100)->(324.800,28.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 323.800 7.300 323.800 28.900
[03/01 20:53:32   1065] addCustomLine AAA 323.800 7.300 345.400 7.300
[03/01 20:53:32   1065] addCustomLine AAA 323.800 28.900 345.400 28.900
[03/01 20:53:32   1065] addCustomLine AAA 345.400 7.300 345.400 28.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory0_reg_88_, Center Move (312.800,18.100)->(312.800,28.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 302.000 7.300 302.000 28.900
[03/01 20:53:32   1065] addCustomLine AAA 302.000 7.300 323.600 7.300
[03/01 20:53:32   1065] addCustomLine AAA 302.000 28.900 323.600 28.900
[03/01 20:53:32   1065] addCustomLine AAA 323.600 7.300 323.600 28.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory0_reg_68_, Center Move (254.400,124.300)->(242.400,127.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 243.600 113.500 243.600 135.100
[03/01 20:53:32   1065] addCustomLine AAA 243.600 113.500 265.200 113.500
[03/01 20:53:32   1065] addCustomLine AAA 243.600 135.100 265.200 135.100
[03/01 20:53:32   1065] addCustomLine AAA 265.200 113.500 265.200 135.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory0_reg_52_, Center Move (18.600,336.700)->(30.200,342.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 7.800 325.900 7.800 347.500
[03/01 20:53:32   1065] addCustomLine AAA 7.800 325.900 29.400 325.900
[03/01 20:53:32   1065] addCustomLine AAA 7.800 347.500 29.400 347.500
[03/01 20:53:32   1065] addCustomLine AAA 29.400 325.900 29.400 347.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory0_reg_41_, Center Move (40.600,356.500)->(46.200,345.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 29.800 345.700 29.800 367.300
[03/01 20:53:32   1065] addCustomLine AAA 29.800 345.700 51.400 345.700
[03/01 20:53:32   1065] addCustomLine AAA 29.800 367.300 51.400 367.300
[03/01 20:53:32   1065] addCustomLine AAA 51.400 345.700 51.400 367.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory0_reg_22_, Center Move (19.600,262.900)->(31.000,261.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 8.800 252.100 8.800 273.700
[03/01 20:53:32   1065] addCustomLine AAA 8.800 252.100 30.400 252.100
[03/01 20:53:32   1065] addCustomLine AAA 8.800 273.700 30.400 273.700
[03/01 20:53:32   1065] addCustomLine AAA 30.400 252.100 30.400 273.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory0_reg_21_, Center Move (15.800,307.900)->(27.800,298.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 5.000 297.100 5.000 318.700
[03/01 20:53:32   1065] addCustomLine AAA 5.000 297.100 26.600 297.100
[03/01 20:53:32   1065] addCustomLine AAA 5.000 318.700 26.600 318.700
[03/01 20:53:32   1065] addCustomLine AAA 26.600 297.100 26.600 318.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory7_reg_129_, Center Move (398.100,75.700)->(386.300,81.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 387.300 64.900 387.300 86.500
[03/01 20:53:32   1065] addCustomLine AAA 387.300 64.900 408.900 64.900
[03/01 20:53:32   1065] addCustomLine AAA 387.300 86.500 408.900 86.500
[03/01 20:53:32   1065] addCustomLine AAA 408.900 64.900 408.900 86.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory7_reg_90_, Center Move (278.500,19.900)->(270.900,30.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 267.700 9.100 267.700 30.700
[03/01 20:53:32   1065] addCustomLine AAA 267.700 9.100 289.300 9.100
[03/01 20:53:32   1065] addCustomLine AAA 267.700 30.700 289.300 30.700
[03/01 20:53:32   1065] addCustomLine AAA 289.300 9.100 289.300 30.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory7_reg_59_, Center Move (56.300,367.300)->(64.100,356.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 45.500 356.500 45.500 378.100
[03/01 20:53:32   1065] addCustomLine AAA 45.500 356.500 67.100 356.500
[03/01 20:53:32   1065] addCustomLine AAA 45.500 378.100 67.100 378.100
[03/01 20:53:32   1065] addCustomLine AAA 67.100 356.500 67.100 378.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory7_reg_57_, Center Move (25.300,365.500)->(30.900,354.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 14.500 354.700 14.500 376.300
[03/01 20:53:32   1065] addCustomLine AAA 14.500 354.700 36.100 354.700
[03/01 20:53:32   1065] addCustomLine AAA 14.500 376.300 36.100 376.300
[03/01 20:53:32   1065] addCustomLine AAA 36.100 354.700 36.100 376.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory7_reg_52_, Center Move (21.300,370.900)->(31.100,360.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 10.500 360.100 10.500 381.700
[03/01 20:53:32   1065] addCustomLine AAA 10.500 360.100 32.100 360.100
[03/01 20:53:32   1065] addCustomLine AAA 10.500 381.700 32.100 381.700
[03/01 20:53:32   1065] addCustomLine AAA 32.100 360.100 32.100 381.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory7_reg_51_, Center Move (52.300,367.300)->(58.700,356.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 41.500 356.500 41.500 378.100
[03/01 20:53:32   1065] addCustomLine AAA 41.500 356.500 63.100 356.500
[03/01 20:53:32   1065] addCustomLine AAA 41.500 378.100 63.100 378.100
[03/01 20:53:32   1065] addCustomLine AAA 63.100 356.500 63.100 378.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory7_reg_50_, Center Move (34.100,367.300)->(41.900,356.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 23.300 356.500 23.300 378.100
[03/01 20:53:32   1065] addCustomLine AAA 23.300 356.500 44.900 356.500
[03/01 20:53:32   1065] addCustomLine AAA 23.300 378.100 44.900 378.100
[03/01 20:53:32   1065] addCustomLine AAA 44.900 356.500 44.900 378.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory7_reg_31_, Center Move (23.300,277.300)->(34.100,270.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 12.500 266.500 12.500 288.100
[03/01 20:53:32   1065] addCustomLine AAA 12.500 266.500 34.100 266.500
[03/01 20:53:32   1065] addCustomLine AAA 12.500 288.100 34.100 288.100
[03/01 20:53:32   1065] addCustomLine AAA 34.100 266.500 34.100 288.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory7_reg_26_, Center Move (27.300,237.700)->(33.700,248.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 16.500 226.900 16.500 248.500
[03/01 20:53:32   1065] addCustomLine AAA 16.500 226.900 38.100 226.900
[03/01 20:53:32   1065] addCustomLine AAA 16.500 248.500 38.100 248.500
[03/01 20:53:32   1065] addCustomLine AAA 38.100 226.900 38.100 248.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory7_reg_10_, Center Move (228.500,25.300)->(225.900,36.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 217.700 14.500 217.700 36.100
[03/01 20:53:32   1065] addCustomLine AAA 217.700 14.500 239.300 14.500
[03/01 20:53:32   1065] addCustomLine AAA 217.700 36.100 239.300 36.100
[03/01 20:53:32   1065] addCustomLine AAA 239.300 14.500 239.300 36.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory7_reg_7_, Center Move (169.100,48.700)->(162.500,37.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 158.300 37.900 158.300 59.500
[03/01 20:53:32   1065] addCustomLine AAA 158.300 37.900 179.900 37.900
[03/01 20:53:32   1065] addCustomLine AAA 158.300 59.500 179.900 59.500
[03/01 20:53:32   1065] addCustomLine AAA 179.900 37.900 179.900 59.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory7_reg_6_, Center Move (157.700,21.700)->(151.500,32.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 146.900 10.900 146.900 32.500
[03/01 20:53:32   1065] addCustomLine AAA 146.900 10.900 168.500 10.900
[03/01 20:53:32   1065] addCustomLine AAA 146.900 32.500 168.500 32.500
[03/01 20:53:32   1065] addCustomLine AAA 168.500 10.900 168.500 32.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory7_reg_4_, Center Move (146.300,21.700)->(146.100,32.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 135.500 10.900 135.500 32.500
[03/01 20:53:32   1065] addCustomLine AAA 135.500 10.900 157.100 10.900
[03/01 20:53:32   1065] addCustomLine AAA 135.500 32.500 157.100 32.500
[03/01 20:53:32   1065] addCustomLine AAA 157.100 10.900 157.100 32.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory5_reg_139_, Center Move (392.700,10.900)->(385.100,21.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 381.900 0.100 381.900 21.700
[03/01 20:53:32   1065] addCustomLine AAA 381.900 0.100 403.500 0.100
[03/01 20:53:32   1065] addCustomLine AAA 381.900 21.700 403.500 21.700
[03/01 20:53:32   1065] addCustomLine AAA 403.500 0.100 403.500 21.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory5_reg_133_, Center Move (386.700,10.900)->(381.300,21.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 375.900 0.100 375.900 21.700
[03/01 20:53:32   1065] addCustomLine AAA 375.900 0.100 397.500 0.100
[03/01 20:53:32   1065] addCustomLine AAA 375.900 21.700 397.500 21.700
[03/01 20:53:32   1065] addCustomLine AAA 397.500 0.100 397.500 21.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory5_reg_122_, Center Move (366.100,16.300)->(366.900,27.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 355.300 5.500 355.300 27.100
[03/01 20:53:32   1065] addCustomLine AAA 355.300 5.500 376.900 5.500
[03/01 20:53:32   1065] addCustomLine AAA 355.300 27.100 376.900 27.100
[03/01 20:53:32   1065] addCustomLine AAA 376.900 5.500 376.900 27.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory5_reg_114_, Center Move (348.700,162.100)->(346.500,151.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 337.900 151.300 337.900 172.900
[03/01 20:53:32   1065] addCustomLine AAA 337.900 151.300 359.500 151.300
[03/01 20:53:32   1065] addCustomLine AAA 337.900 172.900 359.500 172.900
[03/01 20:53:32   1065] addCustomLine AAA 359.500 151.300 359.500 172.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory5_reg_112_, Center Move (345.300,118.900)->(345.100,129.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 334.500 108.100 334.500 129.700
[03/01 20:53:32   1065] addCustomLine AAA 334.500 108.100 356.100 108.100
[03/01 20:53:32   1065] addCustomLine AAA 334.500 129.700 356.100 129.700
[03/01 20:53:32   1065] addCustomLine AAA 356.100 108.100 356.100 129.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory5_reg_110_, Center Move (355.100,162.100)->(354.100,151.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 344.300 151.300 344.300 172.900
[03/01 20:53:32   1065] addCustomLine AAA 344.300 151.300 365.900 151.300
[03/01 20:53:32   1065] addCustomLine AAA 344.300 172.900 365.900 172.900
[03/01 20:53:32   1065] addCustomLine AAA 365.900 151.300 365.900 172.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory5_reg_90_, Center Move (272.500,18.100)->(269.300,28.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 261.700 7.300 261.700 28.900
[03/01 20:53:32   1065] addCustomLine AAA 261.700 7.300 283.300 7.300
[03/01 20:53:32   1065] addCustomLine AAA 261.700 28.900 283.300 28.900
[03/01 20:53:32   1065] addCustomLine AAA 283.300 7.300 283.300 28.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory5_reg_89_, Center Move (263.100,19.900)->(264.100,30.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 252.300 9.100 252.300 30.700
[03/01 20:53:32   1065] addCustomLine AAA 252.300 9.100 273.900 9.100
[03/01 20:53:32   1065] addCustomLine AAA 252.300 30.700 273.900 30.700
[03/01 20:53:32   1065] addCustomLine AAA 273.900 9.100 273.900 30.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory5_reg_88_, Center Move (304.500,14.500)->(300.700,25.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 293.700 3.700 293.700 25.300
[03/01 20:53:32   1065] addCustomLine AAA 293.700 3.700 315.300 3.700
[03/01 20:53:32   1065] addCustomLine AAA 293.700 25.300 315.300 25.300
[03/01 20:53:32   1065] addCustomLine AAA 315.300 3.700 315.300 25.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory5_reg_21_, Center Move (21.700,316.900)->(31.300,306.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 10.900 306.100 10.900 327.700
[03/01 20:53:32   1065] addCustomLine AAA 10.900 306.100 32.500 306.100
[03/01 20:53:32   1065] addCustomLine AAA 10.900 327.700 32.500 327.700
[03/01 20:53:32   1065] addCustomLine AAA 32.500 306.100 32.500 327.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory5_reg_6_, Center Move (158.100,12.700)->(151.500,23.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 147.300 1.900 147.300 23.500
[03/01 20:53:32   1065] addCustomLine AAA 147.300 1.900 168.900 1.900
[03/01 20:53:32   1065] addCustomLine AAA 147.300 23.500 168.900 23.500
[03/01 20:53:32   1065] addCustomLine AAA 168.900 1.900 168.900 23.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory5_reg_4_, Center Move (147.700,12.700)->(147.700,23.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 136.900 1.900 136.900 23.500
[03/01 20:53:32   1065] addCustomLine AAA 136.900 1.900 158.500 1.900
[03/01 20:53:32   1065] addCustomLine AAA 136.900 23.500 158.500 23.500
[03/01 20:53:32   1065] addCustomLine AAA 158.500 1.900 158.500 23.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory5_reg_3_, Center Move (152.300,16.300)->(149.500,27.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 141.500 5.500 141.500 27.100
[03/01 20:53:32   1065] addCustomLine AAA 141.500 5.500 163.100 5.500
[03/01 20:53:32   1065] addCustomLine AAA 141.500 27.100 163.100 27.100
[03/01 20:53:32   1065] addCustomLine AAA 163.100 5.500 163.100 27.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory5_reg_2_, Center Move (175.900,50.500)->(172.700,39.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 165.100 39.700 165.100 61.300
[03/01 20:53:32   1065] addCustomLine AAA 165.100 39.700 186.700 39.700
[03/01 20:53:32   1065] addCustomLine AAA 165.100 61.300 186.700 61.300
[03/01 20:53:32   1065] addCustomLine AAA 186.700 39.700 186.700 61.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory6_reg_147_, Center Move (399.600,108.100)->(394.600,118.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 388.800 97.300 388.800 118.900
[03/01 20:53:32   1065] addCustomLine AAA 388.800 97.300 410.400 97.300
[03/01 20:53:32   1065] addCustomLine AAA 388.800 118.900 410.400 118.900
[03/01 20:53:32   1065] addCustomLine AAA 410.400 97.300 410.400 118.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory6_reg_142_, Center Move (407.400,129.700)->(396.400,129.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 396.600 118.900 396.600 140.500
[03/01 20:53:32   1065] addCustomLine AAA 396.600 118.900 418.200 118.900
[03/01 20:53:32   1065] addCustomLine AAA 396.600 140.500 418.200 140.500
[03/01 20:53:32   1065] addCustomLine AAA 418.200 118.900 418.200 140.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory6_reg_139_, Center Move (407.000,18.100)->(397.200,28.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 396.200 7.300 396.200 28.900
[03/01 20:53:32   1065] addCustomLine AAA 396.200 7.300 417.800 7.300
[03/01 20:53:32   1065] addCustomLine AAA 396.200 28.900 417.800 28.900
[03/01 20:53:32   1065] addCustomLine AAA 417.800 7.300 417.800 28.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory6_reg_133_, Center Move (403.000,19.900)->(396.000,30.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 392.200 9.100 392.200 30.700
[03/01 20:53:32   1065] addCustomLine AAA 392.200 9.100 413.800 9.100
[03/01 20:53:32   1065] addCustomLine AAA 392.200 30.700 413.800 30.700
[03/01 20:53:32   1065] addCustomLine AAA 413.800 9.100 413.800 30.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory6_reg_29_, Center Move (21.800,297.100)->(32.800,293.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 11.000 286.300 11.000 307.900
[03/01 20:53:32   1065] addCustomLine AAA 11.000 286.300 32.600 286.300
[03/01 20:53:32   1065] addCustomLine AAA 11.000 307.900 32.600 307.900
[03/01 20:53:32   1065] addCustomLine AAA 32.600 286.300 32.600 307.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory6_reg_15_, Center Move (192.800,16.300)->(190.800,27.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 182.000 5.500 182.000 27.100
[03/01 20:53:32   1065] addCustomLine AAA 182.000 5.500 203.600 5.500
[03/01 20:53:32   1065] addCustomLine AAA 182.000 27.100 203.600 27.100
[03/01 20:53:32   1065] addCustomLine AAA 203.600 5.500 203.600 27.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory6_reg_9_, Center Move (211.800,21.700)->(201.200,32.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 201.000 10.900 201.000 32.500
[03/01 20:53:32   1065] addCustomLine AAA 201.000 10.900 222.600 10.900
[03/01 20:53:32   1065] addCustomLine AAA 201.000 32.500 222.600 32.500
[03/01 20:53:32   1065] addCustomLine AAA 222.600 10.900 222.600 32.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory6_reg_6_, Center Move (165.200,18.100)->(160.000,28.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 154.400 7.300 154.400 28.900
[03/01 20:53:32   1065] addCustomLine AAA 154.400 7.300 176.000 7.300
[03/01 20:53:32   1065] addCustomLine AAA 154.400 28.900 176.000 28.900
[03/01 20:53:32   1065] addCustomLine AAA 176.000 7.300 176.000 28.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory6_reg_4_, Center Move (118.400,18.100)->(128.400,28.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 107.600 7.300 107.600 28.900
[03/01 20:53:32   1065] addCustomLine AAA 107.600 7.300 129.200 7.300
[03/01 20:53:32   1065] addCustomLine AAA 107.600 28.900 129.200 28.900
[03/01 20:53:32   1065] addCustomLine AAA 129.200 7.300 129.200 28.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory1_reg_148_, Center Move (408.700,135.100)->(397.500,136.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 397.900 124.300 397.900 145.900
[03/01 20:53:32   1065] addCustomLine AAA 397.900 124.300 419.500 124.300
[03/01 20:53:32   1065] addCustomLine AAA 397.900 145.900 419.500 145.900
[03/01 20:53:32   1065] addCustomLine AAA 419.500 124.300 419.500 145.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory1_reg_139_, Center Move (404.100,10.900)->(394.300,21.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 393.300 0.100 393.300 21.700
[03/01 20:53:32   1065] addCustomLine AAA 393.300 0.100 414.900 0.100
[03/01 20:53:32   1065] addCustomLine AAA 393.300 21.700 414.900 21.700
[03/01 20:53:32   1065] addCustomLine AAA 414.900 0.100 414.900 21.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory1_reg_133_, Center Move (398.500,10.900)->(390.500,21.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 387.700 0.100 387.700 21.700
[03/01 20:53:32   1065] addCustomLine AAA 387.700 0.100 409.300 0.100
[03/01 20:53:32   1065] addCustomLine AAA 387.700 21.700 409.300 21.700
[03/01 20:53:32   1065] addCustomLine AAA 409.300 0.100 409.300 21.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory1_reg_50_, Center Move (28.100,356.500)->(39.100,351.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 17.300 345.700 17.300 367.300
[03/01 20:53:32   1065] addCustomLine AAA 17.300 345.700 38.900 345.700
[03/01 20:53:32   1065] addCustomLine AAA 17.300 367.300 38.900 367.300
[03/01 20:53:32   1065] addCustomLine AAA 38.900 345.700 38.900 367.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory1_reg_42_, Center Move (74.100,338.500)->(77.900,349.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 63.300 327.700 63.300 349.300
[03/01 20:53:32   1065] addCustomLine AAA 63.300 327.700 84.900 327.700
[03/01 20:53:32   1065] addCustomLine AAA 63.300 349.300 84.900 349.300
[03/01 20:53:32   1065] addCustomLine AAA 84.900 327.700 84.900 349.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory1_reg_18_, Center Move (183.500,14.500)->(183.700,25.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 172.700 3.700 172.700 25.300
[03/01 20:53:32   1065] addCustomLine AAA 172.700 3.700 194.300 3.700
[03/01 20:53:32   1065] addCustomLine AAA 172.700 25.300 194.300 25.300
[03/01 20:53:32   1065] addCustomLine AAA 194.300 3.700 194.300 25.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory1_reg_9_, Center Move (207.300,18.100)->(201.300,28.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 196.500 7.300 196.500 28.900
[03/01 20:53:32   1065] addCustomLine AAA 196.500 7.300 218.100 7.300
[03/01 20:53:32   1065] addCustomLine AAA 196.500 28.900 218.100 28.900
[03/01 20:53:32   1065] addCustomLine AAA 218.100 7.300 218.100 28.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory1_reg_6_, Center Move (165.300,14.500)->(159.500,25.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 154.500 3.700 154.500 25.300
[03/01 20:53:32   1065] addCustomLine AAA 154.500 3.700 176.100 3.700
[03/01 20:53:32   1065] addCustomLine AAA 154.500 25.300 176.100 25.300
[03/01 20:53:32   1065] addCustomLine AAA 176.100 3.700 176.100 25.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory1_reg_4_, Center Move (129.900,14.500)->(137.100,25.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 119.100 3.700 119.100 25.300
[03/01 20:53:32   1065] addCustomLine AAA 119.100 3.700 140.700 3.700
[03/01 20:53:32   1065] addCustomLine AAA 119.100 25.300 140.700 25.300
[03/01 20:53:32   1065] addCustomLine AAA 140.700 3.700 140.700 25.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory1_reg_3_, Center Move (138.300,12.700)->(138.700,23.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 127.500 1.900 127.500 23.500
[03/01 20:53:32   1065] addCustomLine AAA 127.500 1.900 149.100 1.900
[03/01 20:53:32   1065] addCustomLine AAA 127.500 23.500 149.100 23.500
[03/01 20:53:32   1065] addCustomLine AAA 149.100 1.900 149.100 23.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory1_reg_2_, Center Move (174.500,16.300)->(172.700,27.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 163.700 5.500 163.700 27.100
[03/01 20:53:32   1065] addCustomLine AAA 163.700 5.500 185.300 5.500
[03/01 20:53:32   1065] addCustomLine AAA 163.700 27.100 185.300 27.100
[03/01 20:53:32   1065] addCustomLine AAA 185.300 5.500 185.300 27.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory3_reg_144_, Center Move (427.500,140.500)->(416.500,136.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 416.700 129.700 416.700 151.300
[03/01 20:53:32   1065] addCustomLine AAA 416.700 129.700 438.300 129.700
[03/01 20:53:32   1065] addCustomLine AAA 416.700 151.300 438.300 151.300
[03/01 20:53:32   1065] addCustomLine AAA 438.300 129.700 438.300 151.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory3_reg_142_, Center Move (427.700,129.700)->(415.900,129.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 416.900 118.900 416.900 140.500
[03/01 20:53:32   1065] addCustomLine AAA 416.900 118.900 438.500 118.900
[03/01 20:53:32   1065] addCustomLine AAA 416.900 140.500 438.500 140.500
[03/01 20:53:32   1065] addCustomLine AAA 438.500 118.900 438.500 140.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory3_reg_139_, Center Move (381.700,12.700)->(381.900,23.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 370.900 1.900 370.900 23.500
[03/01 20:53:32   1065] addCustomLine AAA 370.900 1.900 392.500 1.900
[03/01 20:53:32   1065] addCustomLine AAA 370.900 23.500 392.500 23.500
[03/01 20:53:32   1065] addCustomLine AAA 392.500 1.900 392.500 23.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory3_reg_122_, Center Move (358.500,16.300)->(357.300,27.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 347.700 5.500 347.700 27.100
[03/01 20:53:32   1065] addCustomLine AAA 347.700 5.500 369.300 5.500
[03/01 20:53:32   1065] addCustomLine AAA 347.700 27.100 369.300 27.100
[03/01 20:53:32   1065] addCustomLine AAA 369.300 5.500 369.300 27.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory3_reg_93_, Center Move (287.500,23.500)->(282.900,34.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 276.700 12.700 276.700 34.300
[03/01 20:53:32   1065] addCustomLine AAA 276.700 12.700 298.300 12.700
[03/01 20:53:32   1065] addCustomLine AAA 276.700 34.300 298.300 34.300
[03/01 20:53:32   1065] addCustomLine AAA 298.300 12.700 298.300 34.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory3_reg_83_, Center Move (273.300,57.700)->(261.900,54.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 262.500 46.900 262.500 68.500
[03/01 20:53:32   1065] addCustomLine AAA 262.500 46.900 284.100 46.900
[03/01 20:53:32   1065] addCustomLine AAA 262.500 68.500 284.100 68.500
[03/01 20:53:32   1065] addCustomLine AAA 284.100 46.900 284.100 68.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory3_reg_58_, Center Move (89.100,378.100)->(86.100,367.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 78.300 367.300 78.300 388.900
[03/01 20:53:32   1065] addCustomLine AAA 78.300 367.300 99.900 367.300
[03/01 20:53:32   1065] addCustomLine AAA 78.300 388.900 99.900 388.900
[03/01 20:53:32   1065] addCustomLine AAA 99.900 367.300 99.900 388.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory3_reg_57_, Center Move (15.700,367.300)->(26.900,356.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 4.900 356.500 4.900 378.100
[03/01 20:53:32   1065] addCustomLine AAA 4.900 356.500 26.500 356.500
[03/01 20:53:32   1065] addCustomLine AAA 4.900 378.100 26.500 378.100
[03/01 20:53:32   1065] addCustomLine AAA 26.500 356.500 26.500 378.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory3_reg_53_, Center Move (99.900,372.700)->(101.100,361.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 89.100 361.900 89.100 383.500
[03/01 20:53:32   1065] addCustomLine AAA 89.100 361.900 110.700 361.900
[03/01 20:53:32   1065] addCustomLine AAA 89.100 383.500 110.700 383.500
[03/01 20:53:32   1065] addCustomLine AAA 110.700 361.900 110.700 383.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory3_reg_50_, Center Move (25.700,374.500)->(37.300,363.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 14.900 363.700 14.900 385.300
[03/01 20:53:32   1065] addCustomLine AAA 14.900 363.700 36.500 363.700
[03/01 20:53:32   1065] addCustomLine AAA 14.900 385.300 36.500 385.300
[03/01 20:53:32   1065] addCustomLine AAA 36.500 363.700 36.500 385.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory3_reg_46_, Center Move (80.500,376.300)->(75.900,365.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 69.700 365.500 69.700 387.100
[03/01 20:53:32   1065] addCustomLine AAA 69.700 365.500 91.300 365.500
[03/01 20:53:32   1065] addCustomLine AAA 69.700 387.100 91.300 387.100
[03/01 20:53:32   1065] addCustomLine AAA 91.300 365.500 91.300 387.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory3_reg_45_, Center Move (65.300,372.700)->(74.100,361.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 54.500 361.900 54.500 383.500
[03/01 20:53:32   1065] addCustomLine AAA 54.500 361.900 76.100 361.900
[03/01 20:53:32   1065] addCustomLine AAA 54.500 383.500 76.100 383.500
[03/01 20:53:32   1065] addCustomLine AAA 76.100 361.900 76.100 383.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory3_reg_44_, Center Move (13.900,324.100)->(24.700,325.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 3.100 313.300 3.100 334.900
[03/01 20:53:32   1065] addCustomLine AAA 3.100 313.300 24.700 313.300
[03/01 20:53:32   1065] addCustomLine AAA 3.100 334.900 24.700 334.900
[03/01 20:53:32   1065] addCustomLine AAA 24.700 313.300 24.700 334.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory3_reg_43_, Center Move (94.900,378.100)->(91.100,367.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 84.100 367.300 84.100 388.900
[03/01 20:53:32   1065] addCustomLine AAA 84.100 367.300 105.700 367.300
[03/01 20:53:32   1065] addCustomLine AAA 84.100 388.900 105.700 388.900
[03/01 20:53:32   1065] addCustomLine AAA 105.700 367.300 105.700 388.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory3_reg_42_, Center Move (73.700,372.700)->(79.300,361.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 62.900 361.900 62.900 383.500
[03/01 20:53:32   1065] addCustomLine AAA 62.900 361.900 84.500 361.900
[03/01 20:53:32   1065] addCustomLine AAA 62.900 383.500 84.500 383.500
[03/01 20:53:32   1065] addCustomLine AAA 84.500 361.900 84.500 383.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory3_reg_26_, Center Move (15.500,239.500)->(25.100,250.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 4.700 228.700 4.700 250.300
[03/01 20:53:32   1065] addCustomLine AAA 4.700 228.700 26.300 228.700
[03/01 20:53:32   1065] addCustomLine AAA 4.700 250.300 26.300 250.300
[03/01 20:53:32   1065] addCustomLine AAA 26.300 228.700 26.300 250.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory3_reg_24_, Center Move (52.500,277.300)->(55.900,266.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 41.700 266.500 41.700 288.100
[03/01 20:53:32   1065] addCustomLine AAA 41.700 266.500 63.300 266.500
[03/01 20:53:32   1065] addCustomLine AAA 41.700 288.100 63.300 288.100
[03/01 20:53:32   1065] addCustomLine AAA 63.300 266.500 63.300 288.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory3_reg_14_, Center Move (217.700,52.300)->(228.900,59.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 206.900 41.500 206.900 63.100
[03/01 20:53:32   1065] addCustomLine AAA 206.900 41.500 228.500 41.500
[03/01 20:53:32   1065] addCustomLine AAA 206.900 63.100 228.500 63.100
[03/01 20:53:32   1065] addCustomLine AAA 228.500 41.500 228.500 63.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory3_reg_10_, Center Move (237.100,25.300)->(238.100,36.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 226.300 14.500 226.300 36.100
[03/01 20:53:32   1065] addCustomLine AAA 226.300 14.500 247.900 14.500
[03/01 20:53:32   1065] addCustomLine AAA 226.300 36.100 247.900 36.100
[03/01 20:53:32   1065] addCustomLine AAA 247.900 14.500 247.900 36.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory4_reg_154_, Center Move (356.300,90.100)->(358.100,100.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 345.500 79.300 345.500 100.900
[03/01 20:53:32   1065] addCustomLine AAA 345.500 79.300 367.100 79.300
[03/01 20:53:32   1065] addCustomLine AAA 345.500 100.900 367.100 100.900
[03/01 20:53:32   1065] addCustomLine AAA 367.100 79.300 367.100 100.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory4_reg_122_, Center Move (372.300,16.300)->(378.300,27.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 361.500 5.500 361.500 27.100
[03/01 20:53:32   1065] addCustomLine AAA 361.500 5.500 383.100 5.500
[03/01 20:53:32   1065] addCustomLine AAA 361.500 27.100 383.100 27.100
[03/01 20:53:32   1065] addCustomLine AAA 383.100 5.500 383.100 27.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory4_reg_120_, Center Move (379.100,27.100)->(380.700,37.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 368.300 16.300 368.300 37.900
[03/01 20:53:32   1065] addCustomLine AAA 368.300 16.300 389.900 16.300
[03/01 20:53:32   1065] addCustomLine AAA 368.300 37.900 389.900 37.900
[03/01 20:53:32   1065] addCustomLine AAA 389.900 16.300 389.900 37.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory4_reg_112_, Center Move (339.900,118.900)->(335.300,129.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 329.100 108.100 329.100 129.700
[03/01 20:53:32   1065] addCustomLine AAA 329.100 108.100 350.700 108.100
[03/01 20:53:32   1065] addCustomLine AAA 329.100 129.700 350.700 129.700
[03/01 20:53:32   1065] addCustomLine AAA 350.700 108.100 350.700 129.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory4_reg_92_, Center Move (338.500,21.700)->(327.500,30.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 327.700 10.900 327.700 32.500
[03/01 20:53:32   1065] addCustomLine AAA 327.700 10.900 349.300 10.900
[03/01 20:53:32   1065] addCustomLine AAA 327.700 32.500 349.300 32.500
[03/01 20:53:32   1065] addCustomLine AAA 349.300 10.900 349.300 32.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory4_reg_59_, Center Move (57.500,378.100)->(59.900,367.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 46.700 367.300 46.700 388.900
[03/01 20:53:32   1065] addCustomLine AAA 46.700 367.300 68.300 367.300
[03/01 20:53:32   1065] addCustomLine AAA 46.700 388.900 68.300 388.900
[03/01 20:53:32   1065] addCustomLine AAA 68.300 367.300 68.300 388.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory4_reg_58_, Center Move (83.700,378.100)->(82.300,367.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 72.900 367.300 72.900 388.900
[03/01 20:53:32   1065] addCustomLine AAA 72.900 367.300 94.500 367.300
[03/01 20:53:32   1065] addCustomLine AAA 72.900 388.900 94.500 388.900
[03/01 20:53:32   1065] addCustomLine AAA 94.500 367.300 94.500 388.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory4_reg_52_, Center Move (13.500,345.700)->(24.700,343.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 2.700 334.900 2.700 356.500
[03/01 20:53:32   1065] addCustomLine AAA 2.700 334.900 24.300 334.900
[03/01 20:53:32   1065] addCustomLine AAA 2.700 356.500 24.300 356.500
[03/01 20:53:32   1065] addCustomLine AAA 24.300 334.900 24.300 356.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory4_reg_50_, Center Move (35.900,374.500)->(42.700,363.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 25.100 363.700 25.100 385.300
[03/01 20:53:32   1065] addCustomLine AAA 25.100 363.700 46.700 363.700
[03/01 20:53:32   1065] addCustomLine AAA 25.100 385.300 46.700 385.300
[03/01 20:53:32   1065] addCustomLine AAA 46.700 363.700 46.700 385.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory4_reg_45_, Center Move (65.700,379.900)->(72.300,369.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 54.900 369.100 54.900 390.700
[03/01 20:53:32   1065] addCustomLine AAA 54.900 369.100 76.500 369.100
[03/01 20:53:32   1065] addCustomLine AAA 54.900 390.700 76.500 390.700
[03/01 20:53:32   1065] addCustomLine AAA 76.500 369.100 76.500 390.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory4_reg_44_, Center Move (14.100,316.900)->(24.700,327.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 3.300 306.100 3.300 327.700
[03/01 20:53:32   1065] addCustomLine AAA 3.300 306.100 24.900 306.100
[03/01 20:53:32   1065] addCustomLine AAA 3.300 327.700 24.900 327.700
[03/01 20:53:32   1065] addCustomLine AAA 24.900 306.100 24.900 327.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory4_reg_41_, Center Move (45.900,378.100)->(47.100,367.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 35.100 367.300 35.100 388.900
[03/01 20:53:32   1065] addCustomLine AAA 35.100 367.300 56.700 367.300
[03/01 20:53:32   1065] addCustomLine AAA 35.100 388.900 56.700 388.900
[03/01 20:53:32   1065] addCustomLine AAA 56.700 367.300 56.700 388.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory4_reg_40_, Center Move (28.500,327.700)->(39.300,325.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 17.700 316.900 17.700 338.500
[03/01 20:53:32   1065] addCustomLine AAA 17.700 316.900 39.300 316.900
[03/01 20:53:32   1065] addCustomLine AAA 17.700 338.500 39.300 338.500
[03/01 20:53:32   1065] addCustomLine AAA 39.300 316.900 39.300 338.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory4_reg_39_, Center Move (114.300,288.100)->(103.100,289.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 103.500 277.300 103.500 298.900
[03/01 20:53:32   1065] addCustomLine AAA 103.500 277.300 125.100 277.300
[03/01 20:53:32   1065] addCustomLine AAA 103.500 298.900 125.100 298.900
[03/01 20:53:32   1065] addCustomLine AAA 125.100 277.300 125.100 298.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory4_reg_32_, Center Move (54.900,252.100)->(66.700,248.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 44.100 241.300 44.100 262.900
[03/01 20:53:32   1065] addCustomLine AAA 44.100 241.300 65.700 241.300
[03/01 20:53:32   1065] addCustomLine AAA 44.100 262.900 65.700 262.900
[03/01 20:53:32   1065] addCustomLine AAA 65.700 241.300 65.700 262.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory4_reg_31_, Center Move (17.900,275.500)->(28.700,270.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 7.100 264.700 7.100 286.300
[03/01 20:53:32   1065] addCustomLine AAA 7.100 264.700 28.700 264.700
[03/01 20:53:32   1065] addCustomLine AAA 7.100 286.300 28.700 286.300
[03/01 20:53:32   1065] addCustomLine AAA 28.700 264.700 28.700 286.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory4_reg_27_, Center Move (15.700,288.100)->(26.900,282.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 4.900 277.300 4.900 298.900
[03/01 20:53:32   1065] addCustomLine AAA 4.900 277.300 26.500 277.300
[03/01 20:53:32   1065] addCustomLine AAA 4.900 298.900 26.500 298.900
[03/01 20:53:32   1065] addCustomLine AAA 26.500 277.300 26.500 298.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/memory4_reg_25_, Center Move (33.100,246.700)->(45.300,252.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 22.300 235.900 22.300 257.500
[03/01 20:53:32   1065] addCustomLine AAA 22.300 235.900 43.900 235.900
[03/01 20:53:32   1065] addCustomLine AAA 22.300 257.500 43.900 257.500
[03/01 20:53:32   1065] addCustomLine AAA 43.900 235.900 43.900 257.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_138_, Center Move (363.800,12.700)->(366.800,23.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 353.000 1.900 353.000 23.500
[03/01 20:53:32   1065] addCustomLine AAA 353.000 1.900 374.600 1.900
[03/01 20:53:32   1065] addCustomLine AAA 353.000 23.500 374.600 23.500
[03/01 20:53:32   1065] addCustomLine AAA 374.600 1.900 374.600 23.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_135_, Center Move (345.600,10.900)->(345.200,21.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 334.800 0.100 334.800 21.700
[03/01 20:53:32   1065] addCustomLine AAA 334.800 0.100 356.400 0.100
[03/01 20:53:32   1065] addCustomLine AAA 334.800 21.700 356.400 21.700
[03/01 20:53:32   1065] addCustomLine AAA 356.400 0.100 356.400 21.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_128_, Center Move (352.400,10.900)->(350.400,21.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 341.600 0.100 341.600 21.700
[03/01 20:53:32   1065] addCustomLine AAA 341.600 0.100 363.200 0.100
[03/01 20:53:32   1065] addCustomLine AAA 341.600 21.700 363.200 21.700
[03/01 20:53:32   1065] addCustomLine AAA 363.200 0.100 363.200 21.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_127_, Center Move (367.200,10.900)->(367.200,21.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 356.400 0.100 356.400 21.700
[03/01 20:53:32   1065] addCustomLine AAA 356.400 0.100 378.000 0.100
[03/01 20:53:32   1065] addCustomLine AAA 356.400 21.700 378.000 21.700
[03/01 20:53:32   1065] addCustomLine AAA 378.000 0.100 378.000 21.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_125_, Center Move (320.800,14.500)->(323.200,25.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 310.000 3.700 310.000 25.300
[03/01 20:53:32   1065] addCustomLine AAA 310.000 3.700 331.600 3.700
[03/01 20:53:32   1065] addCustomLine AAA 310.000 25.300 331.600 25.300
[03/01 20:53:32   1065] addCustomLine AAA 331.600 3.700 331.600 25.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_61_, Center Move (187.600,10.900)->(193.400,21.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 176.800 0.100 176.800 21.700
[03/01 20:53:32   1065] addCustomLine AAA 176.800 0.100 198.400 0.100
[03/01 20:53:32   1065] addCustomLine AAA 176.800 21.700 198.400 21.700
[03/01 20:53:32   1065] addCustomLine AAA 198.400 0.100 198.400 21.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_56_, Center Move (116.200,284.500)->(103.400,284.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 105.400 273.700 105.400 295.300
[03/01 20:53:32   1065] addCustomLine AAA 105.400 273.700 127.000 273.700
[03/01 20:53:32   1065] addCustomLine AAA 105.400 295.300 127.000 295.300
[03/01 20:53:32   1065] addCustomLine AAA 127.000 273.700 127.000 295.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_53_, Center Move (116.600,329.500)->(105.800,325.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 105.800 318.700 105.800 340.300
[03/01 20:53:32   1065] addCustomLine AAA 105.800 318.700 127.400 318.700
[03/01 20:53:32   1065] addCustomLine AAA 105.800 340.300 127.400 340.300
[03/01 20:53:32   1065] addCustomLine AAA 127.400 318.700 127.400 340.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_42_, Center Move (116.000,331.300)->(105.000,327.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 105.200 320.500 105.200 342.100
[03/01 20:53:32   1065] addCustomLine AAA 105.200 320.500 126.800 320.500
[03/01 20:53:32   1065] addCustomLine AAA 105.200 342.100 126.800 342.100
[03/01 20:53:32   1065] addCustomLine AAA 126.800 320.500 126.800 342.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_32_, Center Move (69.200,10.900)->(76.200,21.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 58.400 0.100 58.400 21.700
[03/01 20:53:32   1065] addCustomLine AAA 58.400 0.100 80.000 0.100
[03/01 20:53:32   1065] addCustomLine AAA 58.400 21.700 80.000 21.700
[03/01 20:53:32   1065] addCustomLine AAA 80.000 0.100 80.000 21.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_31_, Center Move (40.000,235.900)->(50.800,228.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 29.200 225.100 29.200 246.700
[03/01 20:53:32   1065] addCustomLine AAA 29.200 225.100 50.800 225.100
[03/01 20:53:32   1065] addCustomLine AAA 29.200 246.700 50.800 246.700
[03/01 20:53:32   1065] addCustomLine AAA 50.800 225.100 50.800 246.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_27_, Center Move (107.400,12.700)->(96.400,23.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 96.600 1.900 96.600 23.500
[03/01 20:53:32   1065] addCustomLine AAA 96.600 1.900 118.200 1.900
[03/01 20:53:32   1065] addCustomLine AAA 96.600 23.500 118.200 23.500
[03/01 20:53:32   1065] addCustomLine AAA 118.200 1.900 118.200 23.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_19_, Center Move (108.800,10.900)->(101.800,21.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 98.000 0.100 98.000 21.700
[03/01 20:53:32   1065] addCustomLine AAA 98.000 0.100 119.600 0.100
[03/01 20:53:32   1065] addCustomLine AAA 98.000 21.700 119.600 21.700
[03/01 20:53:32   1065] addCustomLine AAA 119.600 0.100 119.600 21.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_15_, Center Move (162.600,10.900)->(152.600,21.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 151.800 0.100 151.800 21.700
[03/01 20:53:32   1065] addCustomLine AAA 151.800 0.100 173.400 0.100
[03/01 20:53:32   1065] addCustomLine AAA 151.800 21.700 173.400 21.700
[03/01 20:53:32   1065] addCustomLine AAA 173.400 0.100 173.400 21.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_12_, Center Move (177.400,10.900)->(173.400,21.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 166.600 0.100 166.600 21.700
[03/01 20:53:32   1065] addCustomLine AAA 166.600 0.100 188.200 0.100
[03/01 20:53:32   1065] addCustomLine AAA 166.600 21.700 188.200 21.700
[03/01 20:53:32   1065] addCustomLine AAA 188.200 0.100 188.200 21.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_10_, Center Move (120.200,10.900)->(130.000,21.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 109.400 0.100 109.400 21.700
[03/01 20:53:32   1065] addCustomLine AAA 109.400 0.100 131.000 0.100
[03/01 20:53:32   1065] addCustomLine AAA 109.400 21.700 131.000 21.700
[03/01 20:53:32   1065] addCustomLine AAA 131.000 0.100 131.000 21.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_8_, Center Move (189.000,12.700)->(190.600,23.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 178.200 1.900 178.200 23.500
[03/01 20:53:32   1065] addCustomLine AAA 178.200 1.900 199.800 1.900
[03/01 20:53:32   1065] addCustomLine AAA 178.200 23.500 199.800 23.500
[03/01 20:53:32   1065] addCustomLine AAA 199.800 1.900 199.800 23.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_7_, Center Move (119.400,12.700)->(129.200,23.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 108.600 1.900 108.600 23.500
[03/01 20:53:32   1065] addCustomLine AAA 108.600 1.900 130.200 1.900
[03/01 20:53:32   1065] addCustomLine AAA 108.600 23.500 130.200 23.500
[03/01 20:53:32   1065] addCustomLine AAA 130.200 1.900 130.200 23.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_6_, Center Move (131.600,10.900)->(137.600,21.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 120.800 0.100 120.800 21.700
[03/01 20:53:32   1065] addCustomLine AAA 120.800 0.100 142.400 0.100
[03/01 20:53:32   1065] addCustomLine AAA 120.800 21.700 142.400 21.700
[03/01 20:53:32   1065] addCustomLine AAA 142.400 0.100 142.400 21.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_5_, Center Move (86.200,10.900)->(88.800,21.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 75.400 0.100 75.400 21.700
[03/01 20:53:32   1065] addCustomLine AAA 75.400 0.100 97.000 0.100
[03/01 20:53:32   1065] addCustomLine AAA 75.400 21.700 97.000 21.700
[03/01 20:53:32   1065] addCustomLine AAA 97.000 0.100 97.000 21.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_4_, Center Move (72.000,12.700)->(76.400,23.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 61.200 1.900 61.200 23.500
[03/01 20:53:32   1065] addCustomLine AAA 61.200 1.900 82.800 1.900
[03/01 20:53:32   1065] addCustomLine AAA 61.200 23.500 82.800 23.500
[03/01 20:53:32   1065] addCustomLine AAA 82.800 1.900 82.800 23.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_3_, Center Move (69.200,14.500)->(76.000,25.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 58.400 3.700 58.400 25.300
[03/01 20:53:32   1065] addCustomLine AAA 58.400 3.700 80.000 3.700
[03/01 20:53:32   1065] addCustomLine AAA 58.400 25.300 80.000 25.300
[03/01 20:53:32   1065] addCustomLine AAA 80.000 3.700 80.000 25.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_2_, Center Move (152.200,10.900)->(147.400,21.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 141.400 0.100 141.400 21.700
[03/01 20:53:32   1065] addCustomLine AAA 141.400 0.100 163.000 0.100
[03/01 20:53:32   1065] addCustomLine AAA 141.400 21.700 163.000 21.700
[03/01 20:53:32   1065] addCustomLine AAA 163.000 0.100 163.000 21.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_38_, Center Move (347.400,376.300)->(333.000,378.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 336.600 365.500 336.600 387.100
[03/01 20:53:32   1065] addCustomLine AAA 336.600 365.500 358.200 365.500
[03/01 20:53:32   1065] addCustomLine AAA 336.600 387.100 358.200 387.100
[03/01 20:53:32   1065] addCustomLine AAA 358.200 365.500 358.200 387.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_31_, Center Move (336.600,325.900)->(337.800,336.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 325.800 315.100 325.800 336.700
[03/01 20:53:32   1065] addCustomLine AAA 325.800 315.100 347.400 315.100
[03/01 20:53:32   1065] addCustomLine AAA 325.800 336.700 347.400 336.700
[03/01 20:53:32   1065] addCustomLine AAA 347.400 315.100 347.400 336.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_30_, Center Move (336.200,318.700)->(338.200,329.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 325.400 307.900 325.400 329.500
[03/01 20:53:32   1065] addCustomLine AAA 325.400 307.900 347.000 307.900
[03/01 20:53:32   1065] addCustomLine AAA 325.400 329.500 347.000 329.500
[03/01 20:53:32   1065] addCustomLine AAA 347.000 307.900 347.000 329.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_27_, Center Move (329.200,329.500)->(328.600,340.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 318.400 318.700 318.400 340.300
[03/01 20:53:32   1065] addCustomLine AAA 318.400 318.700 340.000 318.700
[03/01 20:53:32   1065] addCustomLine AAA 318.400 340.300 340.000 340.300
[03/01 20:53:32   1065] addCustomLine AAA 340.000 318.700 340.000 340.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_24_, Center Move (325.300,329.500)->(320.300,340.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 314.500 318.700 314.500 340.300
[03/01 20:53:32   1065] addCustomLine AAA 314.500 318.700 336.100 318.700
[03/01 20:53:32   1065] addCustomLine AAA 314.500 340.300 336.100 340.300
[03/01 20:53:32   1065] addCustomLine AAA 336.100 318.700 336.100 340.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_15_, Center Move (393.900,428.500)->(384.500,417.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 383.100 417.700 383.100 439.300
[03/01 20:53:32   1065] addCustomLine AAA 383.100 417.700 404.700 417.700
[03/01 20:53:32   1065] addCustomLine AAA 383.100 439.300 404.700 439.300
[03/01 20:53:32   1065] addCustomLine AAA 404.700 417.700 404.700 439.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_14_, Center Move (395.500,421.300)->(390.100,410.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 384.700 410.500 384.700 432.100
[03/01 20:53:32   1065] addCustomLine AAA 384.700 410.500 406.300 410.500
[03/01 20:53:32   1065] addCustomLine AAA 384.700 432.100 406.300 432.100
[03/01 20:53:32   1065] addCustomLine AAA 406.300 410.500 406.300 432.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_13_, Center Move (396.500,426.700)->(387.300,415.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 385.700 415.900 385.700 437.500
[03/01 20:53:32   1065] addCustomLine AAA 385.700 415.900 407.300 415.900
[03/01 20:53:32   1065] addCustomLine AAA 385.700 437.500 407.300 437.500
[03/01 20:53:32   1065] addCustomLine AAA 407.300 415.900 407.300 437.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_10_, Center Move (305.200,428.500)->(305.000,417.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 294.400 417.700 294.400 439.300
[03/01 20:53:32   1065] addCustomLine AAA 294.400 417.700 316.000 417.700
[03/01 20:53:32   1065] addCustomLine AAA 294.400 439.300 316.000 439.300
[03/01 20:53:32   1065] addCustomLine AAA 316.000 417.700 316.000 439.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_9_, Center Move (298.500,430.300)->(307.100,419.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 287.700 419.500 287.700 441.100
[03/01 20:53:32   1065] addCustomLine AAA 287.700 419.500 309.300 419.500
[03/01 20:53:32   1065] addCustomLine AAA 287.700 441.100 309.300 441.100
[03/01 20:53:32   1065] addCustomLine AAA 309.300 419.500 309.300 441.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_7_, Center Move (392.300,435.700)->(380.700,424.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 381.500 424.900 381.500 446.500
[03/01 20:53:32   1065] addCustomLine AAA 381.500 424.900 403.100 424.900
[03/01 20:53:32   1065] addCustomLine AAA 381.500 446.500 403.100 446.500
[03/01 20:53:32   1065] addCustomLine AAA 403.100 424.900 403.100 446.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_6_, Center Move (388.600,441.100)->(377.800,430.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 377.800 430.300 377.800 451.900
[03/01 20:53:32   1065] addCustomLine AAA 377.800 430.300 399.400 430.300
[03/01 20:53:32   1065] addCustomLine AAA 377.800 451.900 399.400 451.900
[03/01 20:53:32   1065] addCustomLine AAA 399.400 430.300 399.400 451.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_5_, Center Move (384.900,442.900)->(374.300,432.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 374.100 432.100 374.100 453.700
[03/01 20:53:32   1065] addCustomLine AAA 374.100 432.100 395.700 432.100
[03/01 20:53:32   1065] addCustomLine AAA 374.100 453.700 395.700 453.700
[03/01 20:53:32   1065] addCustomLine AAA 395.700 432.100 395.700 453.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_0_, Center Move (306.300,441.100)->(315.100,430.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 295.500 430.300 295.500 451.900
[03/01 20:53:32   1065] addCustomLine AAA 295.500 430.300 317.100 430.300
[03/01 20:53:32   1065] addCustomLine AAA 295.500 451.900 317.100 451.900
[03/01 20:53:32   1065] addCustomLine AAA 317.100 430.300 317.100 451.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_0_, Center Move (306.300,437.500)->(312.500,426.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 295.500 426.700 295.500 448.300
[03/01 20:53:32   1065] addCustomLine AAA 295.500 426.700 317.100 426.700
[03/01 20:53:32   1065] addCustomLine AAA 295.500 448.300 317.100 448.300
[03/01 20:53:32   1065] addCustomLine AAA 317.100 426.700 317.100 448.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_31_, Center Move (341.400,320.500)->(342.400,331.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 330.600 309.700 330.600 331.300
[03/01 20:53:32   1065] addCustomLine AAA 330.600 309.700 352.200 309.700
[03/01 20:53:32   1065] addCustomLine AAA 330.600 331.300 352.200 331.300
[03/01 20:53:32   1065] addCustomLine AAA 352.200 309.700 352.200 331.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_30_, Center Move (333.900,322.300)->(337.100,333.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 323.100 311.500 323.100 333.100
[03/01 20:53:32   1065] addCustomLine AAA 323.100 311.500 344.700 311.500
[03/01 20:53:32   1065] addCustomLine AAA 323.100 333.100 344.700 333.100
[03/01 20:53:32   1065] addCustomLine AAA 344.700 311.500 344.700 333.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_, Center Move (331.600,331.300)->(332.200,342.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 320.800 320.500 320.800 342.100
[03/01 20:53:32   1065] addCustomLine AAA 320.800 320.500 342.400 320.500
[03/01 20:53:32   1065] addCustomLine AAA 320.800 342.100 342.400 342.100
[03/01 20:53:32   1065] addCustomLine AAA 342.400 320.500 342.400 342.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_28_, Center Move (332.500,327.700)->(331.700,338.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 321.700 316.900 321.700 338.500
[03/01 20:53:32   1065] addCustomLine AAA 321.700 316.900 343.300 316.900
[03/01 20:53:32   1065] addCustomLine AAA 321.700 338.500 343.300 338.500
[03/01 20:53:32   1065] addCustomLine AAA 343.300 316.900 343.300 338.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_, Center Move (389.900,424.900)->(383.100,414.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 379.100 414.100 379.100 435.700
[03/01 20:53:32   1065] addCustomLine AAA 379.100 414.100 400.700 414.100
[03/01 20:53:32   1065] addCustomLine AAA 379.100 435.700 400.700 435.700
[03/01 20:53:32   1065] addCustomLine AAA 400.700 414.100 400.700 435.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_15_, Center Move (390.300,433.900)->(379.500,423.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 379.500 423.100 379.500 444.700
[03/01 20:53:32   1065] addCustomLine AAA 379.500 423.100 401.100 423.100
[03/01 20:53:32   1065] addCustomLine AAA 379.500 444.700 401.100 444.700
[03/01 20:53:32   1065] addCustomLine AAA 401.100 423.100 401.100 444.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_12_, Center Move (294.600,430.300)->(305.800,421.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 283.800 419.500 283.800 441.100
[03/01 20:53:32   1065] addCustomLine AAA 283.800 419.500 305.400 419.500
[03/01 20:53:32   1065] addCustomLine AAA 283.800 441.100 305.400 441.100
[03/01 20:53:32   1065] addCustomLine AAA 305.400 419.500 305.400 441.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_11_, Center Move (306.300,432.100)->(310.000,421.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 295.500 421.300 295.500 442.900
[03/01 20:53:32   1065] addCustomLine AAA 295.500 421.300 317.100 421.300
[03/01 20:53:32   1065] addCustomLine AAA 295.500 442.900 317.100 442.900
[03/01 20:53:32   1065] addCustomLine AAA 317.100 421.300 317.100 442.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_10_, Center Move (301.900,426.700)->(308.500,415.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 291.100 415.900 291.100 437.500
[03/01 20:53:32   1065] addCustomLine AAA 291.100 415.900 312.700 415.900
[03/01 20:53:32   1065] addCustomLine AAA 291.100 437.500 312.700 437.500
[03/01 20:53:32   1065] addCustomLine AAA 312.700 415.900 312.700 437.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_7_, Center Move (381.600,439.300)->(373.800,428.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 370.800 428.500 370.800 450.100
[03/01 20:53:32   1065] addCustomLine AAA 370.800 428.500 392.400 428.500
[03/01 20:53:32   1065] addCustomLine AAA 370.800 450.100 392.400 450.100
[03/01 20:53:32   1065] addCustomLine AAA 392.400 428.500 392.400 450.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_4_, Center Move (301.000,444.700)->(309.800,433.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 290.200 433.900 290.200 455.500
[03/01 20:53:32   1065] addCustomLine AAA 290.200 433.900 311.800 433.900
[03/01 20:53:32   1065] addCustomLine AAA 290.200 455.500 311.800 455.500
[03/01 20:53:32   1065] addCustomLine AAA 311.800 433.900 311.800 455.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_, Center Move (296.100,444.700)->(305.500,433.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 285.300 433.900 285.300 455.500
[03/01 20:53:32   1065] addCustomLine AAA 285.300 433.900 306.900 433.900
[03/01 20:53:32   1065] addCustomLine AAA 285.300 455.500 306.900 455.500
[03/01 20:53:32   1065] addCustomLine AAA 306.900 433.900 306.900 455.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_, Center Move (381.900,444.700)->(372.300,433.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 371.100 433.900 371.100 455.500
[03/01 20:53:32   1065] addCustomLine AAA 371.100 433.900 392.700 433.900
[03/01 20:53:32   1065] addCustomLine AAA 371.100 455.500 392.700 455.500
[03/01 20:53:32   1065] addCustomLine AAA 392.700 433.900 392.700 455.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_, Center Move (439.900,419.500)->(435.900,408.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 429.100 408.700 429.100 430.300
[03/01 20:53:32   1065] addCustomLine AAA 429.100 408.700 450.700 408.700
[03/01 20:53:32   1065] addCustomLine AAA 429.100 430.300 450.700 430.300
[03/01 20:53:32   1065] addCustomLine AAA 450.700 408.700 450.700 430.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_49_, Center Move (382.500,334.900)->(382.900,345.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 371.700 324.100 371.700 345.700
[03/01 20:53:32   1065] addCustomLine AAA 371.700 324.100 393.300 324.100
[03/01 20:53:32   1065] addCustomLine AAA 371.700 345.700 393.300 345.700
[03/01 20:53:32   1065] addCustomLine AAA 393.300 324.100 393.300 345.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_33_, Center Move (377.000,315.100)->(382.000,325.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 366.200 304.300 366.200 325.900
[03/01 20:53:32   1065] addCustomLine AAA 366.200 304.300 387.800 304.300
[03/01 20:53:32   1065] addCustomLine AAA 366.200 325.900 387.800 325.900
[03/01 20:53:32   1065] addCustomLine AAA 387.800 304.300 387.800 325.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_31_, Center Move (367.700,320.500)->(370.500,331.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 356.900 309.700 356.900 331.300
[03/01 20:53:32   1065] addCustomLine AAA 356.900 309.700 378.500 309.700
[03/01 20:53:32   1065] addCustomLine AAA 356.900 331.300 378.500 331.300
[03/01 20:53:32   1065] addCustomLine AAA 378.500 309.700 378.500 331.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_30_, Center Move (367.500,316.900)->(373.100,327.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 356.700 306.100 356.700 327.700
[03/01 20:53:32   1065] addCustomLine AAA 356.700 306.100 378.300 306.100
[03/01 20:53:32   1065] addCustomLine AAA 356.700 327.700 378.300 327.700
[03/01 20:53:32   1065] addCustomLine AAA 378.300 306.100 378.300 327.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_13_, Center Move (398.100,424.900)->(402.300,414.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 387.300 414.100 387.300 435.700
[03/01 20:53:32   1065] addCustomLine AAA 387.300 414.100 408.900 414.100
[03/01 20:53:32   1065] addCustomLine AAA 387.300 435.700 408.900 435.700
[03/01 20:53:32   1065] addCustomLine AAA 408.900 414.100 408.900 435.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_7_, Center Move (415.100,437.500)->(410.100,426.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 404.300 426.700 404.300 448.300
[03/01 20:53:32   1065] addCustomLine AAA 404.300 426.700 425.900 426.700
[03/01 20:53:32   1065] addCustomLine AAA 404.300 448.300 425.900 448.300
[03/01 20:53:32   1065] addCustomLine AAA 425.900 426.700 425.900 448.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_6_, Center Move (401.400,432.100)->(406.400,421.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 390.600 421.300 390.600 442.900
[03/01 20:53:32   1065] addCustomLine AAA 390.600 421.300 412.200 421.300
[03/01 20:53:32   1065] addCustomLine AAA 390.600 442.900 412.200 442.900
[03/01 20:53:32   1065] addCustomLine AAA 412.200 421.300 412.200 442.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_5_, Center Move (407.900,433.900)->(409.900,423.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 397.100 423.100 397.100 444.700
[03/01 20:53:32   1065] addCustomLine AAA 397.100 423.100 418.700 423.100
[03/01 20:53:32   1065] addCustomLine AAA 397.100 444.700 418.700 444.700
[03/01 20:53:32   1065] addCustomLine AAA 418.700 423.100 418.700 444.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_2_, Center Move (423.300,428.500)->(420.100,417.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 412.500 417.700 412.500 439.300
[03/01 20:53:32   1065] addCustomLine AAA 412.500 417.700 434.100 417.700
[03/01 20:53:32   1065] addCustomLine AAA 412.500 439.300 434.100 439.300
[03/01 20:53:32   1065] addCustomLine AAA 434.100 417.700 434.100 439.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_1_, Center Move (420.500,432.100)->(417.300,421.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 409.700 421.300 409.700 442.900
[03/01 20:53:32   1065] addCustomLine AAA 409.700 421.300 431.300 421.300
[03/01 20:53:32   1065] addCustomLine AAA 409.700 442.900 431.300 442.900
[03/01 20:53:32   1065] addCustomLine AAA 431.300 421.300 431.300 442.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_62_, Center Move (448.700,410.500)->(443.900,399.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 437.900 399.700 437.900 421.300
[03/01 20:53:32   1065] addCustomLine AAA 437.900 399.700 459.500 399.700
[03/01 20:53:32   1065] addCustomLine AAA 437.900 421.300 459.500 421.300
[03/01 20:53:32   1065] addCustomLine AAA 459.500 399.700 459.500 421.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_42_, Center Move (383.900,354.700)->(372.300,356.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 373.100 343.900 373.100 365.500
[03/01 20:53:32   1065] addCustomLine AAA 373.100 343.900 394.700 343.900
[03/01 20:53:32   1065] addCustomLine AAA 373.100 365.500 394.700 365.500
[03/01 20:53:32   1065] addCustomLine AAA 394.700 343.900 394.700 365.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_24_, Center Move (382.300,311.500)->(385.900,322.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 371.500 300.700 371.500 322.300
[03/01 20:53:32   1065] addCustomLine AAA 371.500 300.700 393.100 300.700
[03/01 20:53:32   1065] addCustomLine AAA 371.500 322.300 393.100 322.300
[03/01 20:53:32   1065] addCustomLine AAA 393.100 300.700 393.100 322.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_20_, Center Move (398.500,410.500)->(400.700,399.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 387.700 399.700 387.700 421.300
[03/01 20:53:32   1065] addCustomLine AAA 387.700 399.700 409.300 399.700
[03/01 20:53:32   1065] addCustomLine AAA 387.700 421.300 409.300 421.300
[03/01 20:53:32   1065] addCustomLine AAA 409.300 399.700 409.300 421.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_4_, Center Move (406.300,421.300)->(407.500,410.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 395.500 410.500 395.500 432.100
[03/01 20:53:32   1065] addCustomLine AAA 395.500 410.500 417.100 410.500
[03/01 20:53:32   1065] addCustomLine AAA 395.500 432.100 417.100 432.100
[03/01 20:53:32   1065] addCustomLine AAA 417.100 410.500 417.100 432.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_2_, Center Move (411.100,426.700)->(415.300,415.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 400.300 415.900 400.300 437.500
[03/01 20:53:32   1065] addCustomLine AAA 400.300 415.900 421.900 415.900
[03/01 20:53:32   1065] addCustomLine AAA 400.300 437.500 421.900 437.500
[03/01 20:53:32   1065] addCustomLine AAA 421.900 415.900 421.900 437.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_11_, Center Move (408.900,419.500)->(414.300,408.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 398.100 408.700 398.100 430.300
[03/01 20:53:32   1065] addCustomLine AAA 398.100 408.700 419.700 408.700
[03/01 20:53:32   1065] addCustomLine AAA 398.100 430.300 419.700 430.300
[03/01 20:53:32   1065] addCustomLine AAA 419.700 408.700 419.700 430.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_, Center Move (407.700,424.900)->(413.300,414.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 396.900 414.100 396.900 435.700
[03/01 20:53:32   1065] addCustomLine AAA 396.900 414.100 418.500 414.100
[03/01 20:53:32   1065] addCustomLine AAA 396.900 435.700 418.500 435.700
[03/01 20:53:32   1065] addCustomLine AAA 418.500 414.100 418.500 435.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_, Center Move (411.900,424.900)->(409.100,414.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 401.100 414.100 401.100 435.700
[03/01 20:53:32   1065] addCustomLine AAA 401.100 414.100 422.700 414.100
[03/01 20:53:32   1065] addCustomLine AAA 401.100 435.700 422.700 435.700
[03/01 20:53:32   1065] addCustomLine AAA 422.700 414.100 422.700 435.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_63_, Center Move (343.100,306.100)->(359.300,300.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 332.300 295.300 332.300 316.900
[03/01 20:53:32   1065] addCustomLine AAA 332.300 295.300 353.900 295.300
[03/01 20:53:32   1065] addCustomLine AAA 332.300 316.900 353.900 316.900
[03/01 20:53:32   1065] addCustomLine AAA 353.900 295.300 353.900 316.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_62_, Center Move (346.700,304.300)->(361.900,298.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 335.900 293.500 335.900 315.100
[03/01 20:53:32   1065] addCustomLine AAA 335.900 293.500 357.500 293.500
[03/01 20:53:32   1065] addCustomLine AAA 335.900 315.100 357.500 315.100
[03/01 20:53:32   1065] addCustomLine AAA 357.500 293.500 357.500 315.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_60_, Center Move (342.700,295.300)->(358.100,298.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 331.900 284.500 331.900 306.100
[03/01 20:53:32   1065] addCustomLine AAA 331.900 284.500 353.500 284.500
[03/01 20:53:32   1065] addCustomLine AAA 331.900 306.100 353.500 306.100
[03/01 20:53:32   1065] addCustomLine AAA 353.500 284.500 353.500 306.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_51_, Center Move (402.100,205.300)->(399.500,216.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 391.300 194.500 391.300 216.100
[03/01 20:53:32   1065] addCustomLine AAA 391.300 194.500 412.900 194.500
[03/01 20:53:32   1065] addCustomLine AAA 391.300 216.100 412.900 216.100
[03/01 20:53:32   1065] addCustomLine AAA 412.900 194.500 412.900 216.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_50_, Center Move (402.700,212.500)->(400.300,223.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 391.900 201.700 391.900 223.300
[03/01 20:53:32   1065] addCustomLine AAA 391.900 201.700 413.500 201.700
[03/01 20:53:32   1065] addCustomLine AAA 391.900 223.300 413.500 223.300
[03/01 20:53:32   1065] addCustomLine AAA 413.500 201.700 413.500 223.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_48_, Center Move (413.700,239.500)->(400.900,246.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 402.900 228.700 402.900 250.300
[03/01 20:53:32   1065] addCustomLine AAA 402.900 228.700 424.500 228.700
[03/01 20:53:32   1065] addCustomLine AAA 402.900 250.300 424.500 250.300
[03/01 20:53:32   1065] addCustomLine AAA 424.500 228.700 424.500 250.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_47_, Center Move (363.900,302.500)->(376.900,300.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 353.100 291.700 353.100 313.300
[03/01 20:53:32   1065] addCustomLine AAA 353.100 291.700 374.700 291.700
[03/01 20:53:32   1065] addCustomLine AAA 353.100 313.300 374.700 313.300
[03/01 20:53:32   1065] addCustomLine AAA 374.700 291.700 374.700 313.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_43_, Center Move (371.500,302.500)->(383.700,300.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 360.700 291.700 360.700 313.300
[03/01 20:53:32   1065] addCustomLine AAA 360.700 291.700 382.300 291.700
[03/01 20:53:32   1065] addCustomLine AAA 360.700 313.300 382.300 313.300
[03/01 20:53:32   1065] addCustomLine AAA 382.300 291.700 382.300 313.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_31_, Center Move (356.500,302.500)->(367.300,304.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 345.700 291.700 345.700 313.300
[03/01 20:53:32   1065] addCustomLine AAA 345.700 291.700 367.300 291.700
[03/01 20:53:32   1065] addCustomLine AAA 345.700 313.300 367.300 313.300
[03/01 20:53:32   1065] addCustomLine AAA 367.300 291.700 367.300 313.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_30_, Center Move (353.500,304.300)->(367.100,302.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 342.700 293.500 342.700 315.100
[03/01 20:53:32   1065] addCustomLine AAA 342.700 293.500 364.300 293.500
[03/01 20:53:32   1065] addCustomLine AAA 342.700 315.100 364.300 315.100
[03/01 20:53:32   1065] addCustomLine AAA 364.300 293.500 364.300 315.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_28_, Center Move (356.700,306.100)->(369.700,306.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 345.900 295.300 345.900 316.900
[03/01 20:53:32   1065] addCustomLine AAA 345.900 295.300 367.500 295.300
[03/01 20:53:32   1065] addCustomLine AAA 345.900 316.900 367.500 316.900
[03/01 20:53:32   1065] addCustomLine AAA 367.500 295.300 367.500 316.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_25_, Center Move (410.300,237.700)->(404.900,248.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 399.500 226.900 399.500 248.500
[03/01 20:53:32   1065] addCustomLine AAA 399.500 226.900 421.100 226.900
[03/01 20:53:32   1065] addCustomLine AAA 399.500 248.500 421.100 248.500
[03/01 20:53:32   1065] addCustomLine AAA 421.100 226.900 421.100 248.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_18_, Center Move (416.900,219.700)->(415.500,230.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 406.100 208.900 406.100 230.500
[03/01 20:53:32   1065] addCustomLine AAA 406.100 208.900 427.700 208.900
[03/01 20:53:32   1065] addCustomLine AAA 406.100 230.500 427.700 230.500
[03/01 20:53:32   1065] addCustomLine AAA 427.700 208.900 427.700 230.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_63_, Center Move (351.300,307.900)->(365.700,298.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 340.500 297.100 340.500 318.700
[03/01 20:53:32   1065] addCustomLine AAA 340.500 297.100 362.100 297.100
[03/01 20:53:32   1065] addCustomLine AAA 340.500 318.700 362.100 318.700
[03/01 20:53:32   1065] addCustomLine AAA 362.100 297.100 362.100 318.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_60_, Center Move (349.500,297.100)->(361.100,293.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 338.700 286.300 338.700 307.900
[03/01 20:53:32   1065] addCustomLine AAA 338.700 286.300 360.300 286.300
[03/01 20:53:32   1065] addCustomLine AAA 338.700 307.900 360.300 307.900
[03/01 20:53:32   1065] addCustomLine AAA 360.300 286.300 360.300 307.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_, Center Move (443.300,248.500)->(436.300,259.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 432.500 237.700 432.500 259.300
[03/01 20:53:32   1065] addCustomLine AAA 432.500 237.700 454.100 237.700
[03/01 20:53:32   1065] addCustomLine AAA 432.500 259.300 454.100 259.300
[03/01 20:53:32   1065] addCustomLine AAA 454.100 237.700 454.100 259.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_, Center Move (399.100,207.100)->(396.900,217.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 388.300 196.300 388.300 217.900
[03/01 20:53:32   1065] addCustomLine AAA 388.300 196.300 409.900 196.300
[03/01 20:53:32   1065] addCustomLine AAA 388.300 217.900 409.900 217.900
[03/01 20:53:32   1065] addCustomLine AAA 409.900 196.300 409.900 217.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_48_, Center Move (414.500,243.100)->(400.500,248.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 403.700 232.300 403.700 253.900
[03/01 20:53:32   1065] addCustomLine AAA 403.700 232.300 425.300 232.300
[03/01 20:53:32   1065] addCustomLine AAA 403.700 253.900 425.300 253.900
[03/01 20:53:32   1065] addCustomLine AAA 425.300 232.300 425.300 253.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_47_, Center Move (364.900,306.100)->(376.900,302.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 354.100 295.300 354.100 316.900
[03/01 20:53:32   1065] addCustomLine AAA 354.100 295.300 375.700 295.300
[03/01 20:53:32   1065] addCustomLine AAA 354.100 316.900 375.700 316.900
[03/01 20:53:32   1065] addCustomLine AAA 375.700 295.300 375.700 316.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_, Center Move (371.300,298.900)->(384.300,302.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 360.500 288.100 360.500 309.700
[03/01 20:53:32   1065] addCustomLine AAA 360.500 288.100 382.100 288.100
[03/01 20:53:32   1065] addCustomLine AAA 360.500 309.700 382.100 309.700
[03/01 20:53:32   1065] addCustomLine AAA 382.100 288.100 382.100 309.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_22_, Center Move (390.300,302.500)->(404.300,300.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 379.500 291.700 379.500 313.300
[03/01 20:53:32   1065] addCustomLine AAA 379.500 291.700 401.100 291.700
[03/01 20:53:32   1065] addCustomLine AAA 379.500 313.300 401.100 313.300
[03/01 20:53:32   1065] addCustomLine AAA 401.100 291.700 401.100 313.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_, Center Move (339.700,298.900)->(351.500,297.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 328.900 288.100 328.900 309.700
[03/01 20:53:32   1065] addCustomLine AAA 328.900 288.100 350.500 288.100
[03/01 20:53:32   1065] addCustomLine AAA 328.900 309.700 350.500 309.700
[03/01 20:53:32   1065] addCustomLine AAA 350.500 288.100 350.500 309.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/rd_ptr_reg_1_, Center Move (154.400,59.500)->(155.600,70.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 143.600 48.700 143.600 70.300
[03/01 20:53:32   1065] addCustomLine AAA 143.600 48.700 165.200 48.700
[03/01 20:53:32   1065] addCustomLine AAA 143.600 70.300 165.200 70.300
[03/01 20:53:32   1065] addCustomLine AAA 165.200 48.700 165.200 70.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/rd_ptr_reg_2_, Center Move (148.400,57.700)->(153.000,68.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 137.600 46.900 137.600 68.500
[03/01 20:53:32   1065] addCustomLine AAA 137.600 46.900 159.200 46.900
[03/01 20:53:32   1065] addCustomLine AAA 137.600 68.500 159.200 68.500
[03/01 20:53:32   1065] addCustomLine AAA 159.200 46.900 159.200 68.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/rd_ptr_reg_3_, Center Move (144.400,63.100)->(151.600,73.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 133.600 52.300 133.600 73.900
[03/01 20:53:32   1065] addCustomLine AAA 133.600 52.300 155.200 52.300
[03/01 20:53:32   1065] addCustomLine AAA 133.600 73.900 155.200 73.900
[03/01 20:53:32   1065] addCustomLine AAA 155.200 52.300 155.200 73.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/q0_reg_19_, Center Move (158.600,84.700)->(169.800,91.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 147.800 73.900 147.800 95.500
[03/01 20:53:32   1065] addCustomLine AAA 147.800 73.900 169.400 73.900
[03/01 20:53:32   1065] addCustomLine AAA 147.800 95.500 169.400 95.500
[03/01 20:53:32   1065] addCustomLine AAA 169.400 73.900 169.400 95.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/q6_reg_15_, Center Move (200.500,48.700)->(196.900,59.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 189.700 37.900 189.700 59.500
[03/01 20:53:32   1065] addCustomLine AAA 189.700 37.900 211.300 37.900
[03/01 20:53:32   1065] addCustomLine AAA 189.700 59.500 211.300 59.500
[03/01 20:53:32   1065] addCustomLine AAA 211.300 37.900 211.300 59.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/q6_reg_13_, Center Move (187.700,46.900)->(191.900,57.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 176.900 36.100 176.900 57.700
[03/01 20:53:32   1065] addCustomLine AAA 176.900 36.100 198.500 36.100
[03/01 20:53:32   1065] addCustomLine AAA 176.900 57.700 198.500 57.700
[03/01 20:53:32   1065] addCustomLine AAA 198.500 36.100 198.500 57.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/q3_reg_19_, Center Move (150.500,82.900)->(161.300,86.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 139.700 72.100 139.700 93.700
[03/01 20:53:32   1065] addCustomLine AAA 139.700 72.100 161.300 72.100
[03/01 20:53:32   1065] addCustomLine AAA 139.700 93.700 161.300 93.700
[03/01 20:53:32   1065] addCustomLine AAA 161.300 72.100 161.300 93.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/q3_reg_18_, Center Move (151.500,90.100)->(163.100,90.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 140.700 79.300 140.700 100.900
[03/01 20:53:32   1065] addCustomLine AAA 140.700 79.300 162.300 79.300
[03/01 20:53:32   1065] addCustomLine AAA 140.700 100.900 162.300 100.900
[03/01 20:53:32   1065] addCustomLine AAA 162.300 79.300 162.300 100.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_, Center Move (192.700,46.900)->(195.700,57.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 181.900 36.100 181.900 57.700
[03/01 20:53:32   1065] addCustomLine AAA 181.900 36.100 203.500 36.100
[03/01 20:53:32   1065] addCustomLine AAA 181.900 57.700 203.500 57.700
[03/01 20:53:32   1065] addCustomLine AAA 203.500 36.100 203.500 57.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/q7_reg_10_, Center Move (184.500,48.700)->(191.300,59.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 173.700 37.900 173.700 59.500
[03/01 20:53:32   1065] addCustomLine AAA 173.700 37.900 195.300 37.900
[03/01 20:53:32   1065] addCustomLine AAA 173.700 59.500 195.300 59.500
[03/01 20:53:32   1065] addCustomLine AAA 195.300 37.900 195.300 59.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/q1_reg_15_, Center Move (205.000,48.700)->(201.400,59.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 194.200 37.900 194.200 59.500
[03/01 20:53:32   1065] addCustomLine AAA 194.200 37.900 215.800 37.900
[03/01 20:53:32   1065] addCustomLine AAA 194.200 59.500 215.800 59.500
[03/01 20:53:32   1065] addCustomLine AAA 215.800 37.900 215.800 59.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_2_, Center Move (48.800,325.900)->(51.800,315.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 38.000 315.100 38.000 336.700
[03/01 20:53:32   1065] addCustomLine AAA 38.000 315.100 59.600 315.100
[03/01 20:53:32   1065] addCustomLine AAA 38.000 336.700 59.600 336.700
[03/01 20:53:32   1065] addCustomLine AAA 59.600 315.100 59.600 336.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_3_, Center Move (38.400,320.500)->(49.800,309.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 27.600 309.700 27.600 331.300
[03/01 20:53:32   1065] addCustomLine AAA 27.600 309.700 49.200 309.700
[03/01 20:53:32   1065] addCustomLine AAA 27.600 331.300 49.200 331.300
[03/01 20:53:32   1065] addCustomLine AAA 49.200 309.700 49.200 331.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_1__fifo_instance/q2_reg_9_, Center Move (83.700,286.300)->(72.100,289.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 72.900 275.500 72.900 297.100
[03/01 20:53:32   1065] addCustomLine AAA 72.900 275.500 94.500 275.500
[03/01 20:53:32   1065] addCustomLine AAA 72.900 297.100 94.500 297.100
[03/01 20:53:32   1065] addCustomLine AAA 94.500 275.500 94.500 297.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_1__fifo_instance/q2_reg_4_, Center Move (99.700,324.100)->(88.300,318.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 88.900 313.300 88.900 334.900
[03/01 20:53:32   1065] addCustomLine AAA 88.900 313.300 110.500 313.300
[03/01 20:53:32   1065] addCustomLine AAA 88.900 334.900 110.500 334.900
[03/01 20:53:32   1065] addCustomLine AAA 110.500 313.300 110.500 334.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_1__fifo_instance/q3_reg_9_, Center Move (81.500,293.500)->(68.300,289.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 70.700 282.700 70.700 304.300
[03/01 20:53:32   1065] addCustomLine AAA 70.700 282.700 92.300 282.700
[03/01 20:53:32   1065] addCustomLine AAA 70.700 304.300 92.300 304.300
[03/01 20:53:32   1065] addCustomLine AAA 92.300 282.700 92.300 304.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_1__fifo_instance/q3_reg_3_, Center Move (81.100,329.500)->(79.300,318.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 70.300 318.700 70.300 340.300
[03/01 20:53:32   1065] addCustomLine AAA 70.300 318.700 91.900 318.700
[03/01 20:53:32   1065] addCustomLine AAA 70.300 340.300 91.900 340.300
[03/01 20:53:32   1065] addCustomLine AAA 91.900 318.700 91.900 340.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_1__fifo_instance/q3_reg_2_, Center Move (66.500,329.500)->(69.300,318.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 55.700 318.700 55.700 340.300
[03/01 20:53:32   1065] addCustomLine AAA 55.700 318.700 77.300 318.700
[03/01 20:53:32   1065] addCustomLine AAA 55.700 340.300 77.300 340.300
[03/01 20:53:32   1065] addCustomLine AAA 77.300 318.700 77.300 340.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_1__fifo_instance/q1_reg_9_, Center Move (77.000,293.500)->(76.200,282.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 66.200 282.700 66.200 304.300
[03/01 20:53:32   1065] addCustomLine AAA 66.200 282.700 87.800 282.700
[03/01 20:53:32   1065] addCustomLine AAA 66.200 304.300 87.800 304.300
[03/01 20:53:32   1065] addCustomLine AAA 87.800 282.700 87.800 304.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/wr_ptr_reg_0_, Center Move (28.600,392.500)->(40.200,394.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 17.800 381.700 17.800 403.300
[03/01 20:53:32   1065] addCustomLine AAA 17.800 381.700 39.400 381.700
[03/01 20:53:32   1065] addCustomLine AAA 17.800 403.300 39.400 403.300
[03/01 20:53:32   1065] addCustomLine AAA 39.400 381.700 39.400 403.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_1_, Center Move (18.200,408.700)->(28.800,397.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 7.400 397.900 7.400 419.500
[03/01 20:53:32   1065] addCustomLine AAA 7.400 397.900 29.000 397.900
[03/01 20:53:32   1065] addCustomLine AAA 7.400 419.500 29.000 419.500
[03/01 20:53:32   1065] addCustomLine AAA 29.000 397.900 29.000 419.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/q0_reg_12_, Center Move (30.600,433.900)->(41.000,423.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 19.800 423.100 19.800 444.700
[03/01 20:53:32   1065] addCustomLine AAA 19.800 423.100 41.400 423.100
[03/01 20:53:32   1065] addCustomLine AAA 19.800 444.700 41.400 444.700
[03/01 20:53:32   1065] addCustomLine AAA 41.400 423.100 41.400 444.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/q0_reg_8_, Center Move (54.600,437.500)->(60.000,426.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 43.800 426.700 43.800 448.300
[03/01 20:53:32   1065] addCustomLine AAA 43.800 426.700 65.400 426.700
[03/01 20:53:32   1065] addCustomLine AAA 43.800 448.300 65.400 448.300
[03/01 20:53:32   1065] addCustomLine AAA 65.400 426.700 65.400 448.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/q0_reg_3_, Center Move (95.200,387.100)->(84.200,390.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 84.400 376.300 84.400 397.900
[03/01 20:53:32   1065] addCustomLine AAA 84.400 376.300 106.000 376.300
[03/01 20:53:32   1065] addCustomLine AAA 84.400 397.900 106.000 397.900
[03/01 20:53:32   1065] addCustomLine AAA 106.000 376.300 106.000 397.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_, Center Move (70.300,448.300)->(79.300,437.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 59.500 437.500 59.500 459.100
[03/01 20:53:32   1065] addCustomLine AAA 59.500 437.500 81.100 437.500
[03/01 20:53:32   1065] addCustomLine AAA 59.500 459.100 81.100 459.100
[03/01 20:53:32   1065] addCustomLine AAA 81.100 437.500 81.100 459.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_, Center Move (76.700,446.500)->(78.700,435.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 65.900 435.700 65.900 457.300
[03/01 20:53:32   1065] addCustomLine AAA 65.900 435.700 87.500 435.700
[03/01 20:53:32   1065] addCustomLine AAA 65.900 457.300 87.500 457.300
[03/01 20:53:32   1065] addCustomLine AAA 87.500 435.700 87.500 457.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/q6_reg_16_, Center Move (107.100,448.300)->(105.300,437.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 96.300 437.500 96.300 459.100
[03/01 20:53:32   1065] addCustomLine AAA 96.300 437.500 117.900 437.500
[03/01 20:53:32   1065] addCustomLine AAA 96.300 459.100 117.900 459.100
[03/01 20:53:32   1065] addCustomLine AAA 117.900 437.500 117.900 459.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/q6_reg_15_, Center Move (93.300,448.300)->(96.100,437.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 82.500 437.500 82.500 459.100
[03/01 20:53:32   1065] addCustomLine AAA 82.500 437.500 104.100 437.500
[03/01 20:53:32   1065] addCustomLine AAA 82.500 459.100 104.100 459.100
[03/01 20:53:32   1065] addCustomLine AAA 104.100 437.500 104.100 459.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/q6_reg_12_, Center Move (25.900,446.500)->(36.700,435.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 15.100 435.700 15.100 457.300
[03/01 20:53:32   1065] addCustomLine AAA 15.100 435.700 36.700 435.700
[03/01 20:53:32   1065] addCustomLine AAA 15.100 457.300 36.700 457.300
[03/01 20:53:32   1065] addCustomLine AAA 36.700 435.700 36.700 457.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/q6_reg_11_, Center Move (43.300,405.100)->(54.100,412.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 32.500 394.300 32.500 415.900
[03/01 20:53:32   1065] addCustomLine AAA 32.500 394.300 54.100 394.300
[03/01 20:53:32   1065] addCustomLine AAA 32.500 415.900 54.100 415.900
[03/01 20:53:32   1065] addCustomLine AAA 54.100 394.300 54.100 415.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/q6_reg_10_, Center Move (39.500,448.300)->(46.300,437.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 28.700 437.500 28.700 459.100
[03/01 20:53:32   1065] addCustomLine AAA 28.700 437.500 50.300 437.500
[03/01 20:53:32   1065] addCustomLine AAA 28.700 459.100 50.300 459.100
[03/01 20:53:32   1065] addCustomLine AAA 50.300 437.500 50.300 459.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/q6_reg_8_, Center Move (60.300,448.300)->(59.500,437.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 49.500 437.500 49.500 459.100
[03/01 20:53:32   1065] addCustomLine AAA 49.500 437.500 71.100 437.500
[03/01 20:53:32   1065] addCustomLine AAA 49.500 459.100 71.100 459.100
[03/01 20:53:32   1065] addCustomLine AAA 71.100 437.500 71.100 459.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/q6_reg_6_, Center Move (55.700,406.900)->(67.500,405.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 44.900 396.100 44.900 417.700
[03/01 20:53:32   1065] addCustomLine AAA 44.900 396.100 66.500 396.100
[03/01 20:53:32   1065] addCustomLine AAA 44.900 417.700 66.500 417.700
[03/01 20:53:32   1065] addCustomLine AAA 66.500 396.100 66.500 417.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/q2_reg_16_, Center Move (109.900,442.900)->(103.100,432.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 99.100 432.100 99.100 453.700
[03/01 20:53:32   1065] addCustomLine AAA 99.100 432.100 120.700 432.100
[03/01 20:53:32   1065] addCustomLine AAA 99.100 453.700 120.700 453.700
[03/01 20:53:32   1065] addCustomLine AAA 120.700 432.100 120.700 453.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/q2_reg_12_, Center Move (18.900,439.300)->(28.700,428.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 8.100 428.500 8.100 450.100
[03/01 20:53:32   1065] addCustomLine AAA 8.100 428.500 29.700 428.500
[03/01 20:53:32   1065] addCustomLine AAA 8.100 450.100 29.700 450.100
[03/01 20:53:32   1065] addCustomLine AAA 29.700 428.500 29.700 450.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/q2_reg_7_, Center Move (55.100,415.900)->(66.900,417.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 44.300 405.100 44.300 426.700
[03/01 20:53:32   1065] addCustomLine AAA 44.300 405.100 65.900 405.100
[03/01 20:53:32   1065] addCustomLine AAA 44.300 426.700 65.900 426.700
[03/01 20:53:32   1065] addCustomLine AAA 65.900 405.100 65.900 426.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/wr_ptr_reg_3_, Center Move (15.900,374.500)->(26.700,385.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 5.100 363.700 5.100 385.300
[03/01 20:53:32   1065] addCustomLine AAA 5.100 363.700 26.700 363.700
[03/01 20:53:32   1065] addCustomLine AAA 5.100 385.300 26.700 385.300
[03/01 20:53:32   1065] addCustomLine AAA 26.700 363.700 26.700 385.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/q3_reg_17_, Center Move (16.900,414.100)->(27.900,415.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 6.100 403.300 6.100 424.900
[03/01 20:53:32   1065] addCustomLine AAA 6.100 403.300 27.700 403.300
[03/01 20:53:32   1065] addCustomLine AAA 6.100 424.900 27.700 424.900
[03/01 20:53:32   1065] addCustomLine AAA 27.700 403.300 27.700 424.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_, Center Move (100.700,448.300)->(101.500,437.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 89.900 437.500 89.900 459.100
[03/01 20:53:32   1065] addCustomLine AAA 89.900 437.500 111.500 437.500
[03/01 20:53:32   1065] addCustomLine AAA 89.900 459.100 111.500 459.100
[03/01 20:53:32   1065] addCustomLine AAA 111.500 437.500 111.500 459.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/q7_reg_15_, Center Move (84.100,448.300)->(92.300,437.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 73.300 437.500 73.300 459.100
[03/01 20:53:32   1065] addCustomLine AAA 73.300 437.500 94.900 437.500
[03/01 20:53:32   1065] addCustomLine AAA 73.300 459.100 94.900 459.100
[03/01 20:53:32   1065] addCustomLine AAA 94.900 437.500 94.900 459.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/q7_reg_8_, Center Move (50.300,448.300)->(55.700,437.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 39.500 437.500 39.500 459.100
[03/01 20:53:32   1065] addCustomLine AAA 39.500 437.500 61.100 437.500
[03/01 20:53:32   1065] addCustomLine AAA 39.500 459.100 61.100 459.100
[03/01 20:53:32   1065] addCustomLine AAA 61.100 437.500 61.100 459.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/q7_reg_7_, Center Move (60.300,415.900)->(71.500,415.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 49.500 405.100 49.500 426.700
[03/01 20:53:32   1065] addCustomLine AAA 49.500 405.100 71.100 405.100
[03/01 20:53:32   1065] addCustomLine AAA 49.500 426.700 71.100 426.700
[03/01 20:53:32   1065] addCustomLine AAA 71.100 405.100 71.100 426.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/q1_reg_12_, Center Move (30.200,428.500)->(41.200,426.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 19.400 417.700 19.400 439.300
[03/01 20:53:32   1065] addCustomLine AAA 19.400 417.700 41.000 417.700
[03/01 20:53:32   1065] addCustomLine AAA 19.400 439.300 41.000 439.300
[03/01 20:53:32   1065] addCustomLine AAA 41.000 417.700 41.000 439.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/q4_reg_19_, Center Move (62.600,444.700)->(72.000,433.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 51.800 433.900 51.800 455.500
[03/01 20:53:32   1065] addCustomLine AAA 51.800 433.900 73.400 433.900
[03/01 20:53:32   1065] addCustomLine AAA 51.800 455.500 73.400 455.500
[03/01 20:53:32   1065] addCustomLine AAA 73.400 433.900 73.400 455.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/q4_reg_17_, Center Move (32.200,408.700)->(44.000,417.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 21.400 397.900 21.400 419.500
[03/01 20:53:32   1065] addCustomLine AAA 21.400 397.900 43.000 397.900
[03/01 20:53:32   1065] addCustomLine AAA 21.400 419.500 43.000 419.500
[03/01 20:53:32   1065] addCustomLine AAA 43.000 397.900 43.000 419.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/q4_reg_15_, Center Move (84.200,442.900)->(92.200,432.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 73.400 432.100 73.400 453.700
[03/01 20:53:32   1065] addCustomLine AAA 73.400 432.100 95.000 432.100
[03/01 20:53:32   1065] addCustomLine AAA 73.400 453.700 95.000 453.700
[03/01 20:53:32   1065] addCustomLine AAA 95.000 432.100 95.000 453.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/q4_reg_11_, Center Move (39.400,417.700)->(50.400,415.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 28.600 406.900 28.600 428.500
[03/01 20:53:32   1065] addCustomLine AAA 28.600 406.900 50.200 406.900
[03/01 20:53:32   1065] addCustomLine AAA 28.600 428.500 50.200 428.500
[03/01 20:53:32   1065] addCustomLine AAA 50.200 406.900 50.200 428.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/q4_reg_8_, Center Move (55.000,441.100)->(58.800,430.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 44.200 430.300 44.200 451.900
[03/01 20:53:32   1065] addCustomLine AAA 44.200 430.300 65.800 430.300
[03/01 20:53:32   1065] addCustomLine AAA 44.200 451.900 65.800 451.900
[03/01 20:53:32   1065] addCustomLine AAA 65.800 430.300 65.800 451.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/q4_reg_1_, Center Move (41.800,388.900)->(54.000,392.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 31.000 378.100 31.000 399.700
[03/01 20:53:32   1065] addCustomLine AAA 31.000 378.100 52.600 378.100
[03/01 20:53:32   1065] addCustomLine AAA 31.000 399.700 52.600 399.700
[03/01 20:53:32   1065] addCustomLine AAA 52.600 378.100 52.600 399.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/q4_reg_0_, Center Move (49.200,387.100)->(60.000,392.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 38.400 376.300 38.400 397.900
[03/01 20:53:32   1065] addCustomLine AAA 38.400 376.300 60.000 376.300
[03/01 20:53:32   1065] addCustomLine AAA 38.400 397.900 60.000 397.900
[03/01 20:53:32   1065] addCustomLine AAA 60.000 376.300 60.000 397.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/q5_reg_19_, Center Move (62.200,442.900)->(72.600,432.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 51.400 432.100 51.400 453.700
[03/01 20:53:32   1065] addCustomLine AAA 51.400 432.100 73.000 432.100
[03/01 20:53:32   1065] addCustomLine AAA 51.400 453.700 73.000 453.700
[03/01 20:53:32   1065] addCustomLine AAA 73.000 432.100 73.000 453.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/q5_reg_15_, Center Move (84.800,441.100)->(89.400,430.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 74.000 430.300 74.000 451.900
[03/01 20:53:32   1065] addCustomLine AAA 74.000 430.300 95.600 430.300
[03/01 20:53:32   1065] addCustomLine AAA 74.000 451.900 95.600 451.900
[03/01 20:53:32   1065] addCustomLine AAA 95.600 430.300 95.600 451.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/q5_reg_12_, Center Move (36.000,424.900)->(46.800,423.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 25.200 414.100 25.200 435.700
[03/01 20:53:32   1065] addCustomLine AAA 25.200 414.100 46.800 414.100
[03/01 20:53:32   1065] addCustomLine AAA 25.200 435.700 46.800 435.700
[03/01 20:53:32   1065] addCustomLine AAA 46.800 414.100 46.800 435.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/q5_reg_11_, Center Move (38.000,419.500)->(49.200,417.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 27.200 408.700 27.200 430.300
[03/01 20:53:32   1065] addCustomLine AAA 27.200 408.700 48.800 408.700
[03/01 20:53:32   1065] addCustomLine AAA 27.200 430.300 48.800 430.300
[03/01 20:53:32   1065] addCustomLine AAA 48.800 408.700 48.800 430.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/q5_reg_8_, Center Move (49.800,442.900)->(56.000,432.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 39.000 432.100 39.000 453.700
[03/01 20:53:32   1065] addCustomLine AAA 39.000 432.100 60.600 432.100
[03/01 20:53:32   1065] addCustomLine AAA 39.000 453.700 60.600 453.700
[03/01 20:53:32   1065] addCustomLine AAA 60.600 432.100 60.600 453.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/wr_ptr_reg_1_, Center Move (22.800,394.300)->(33.600,396.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 12.000 383.500 12.000 405.100
[03/01 20:53:32   1065] addCustomLine AAA 12.000 383.500 33.600 383.500
[03/01 20:53:32   1065] addCustomLine AAA 12.000 405.100 33.600 405.100
[03/01 20:53:32   1065] addCustomLine AAA 33.600 383.500 33.600 405.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_, Center Move (237.700,162.100)->(249.100,165.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 226.900 151.300 226.900 172.900
[03/01 20:53:32   1065] addCustomLine AAA 226.900 151.300 248.500 151.300
[03/01 20:53:32   1065] addCustomLine AAA 226.900 172.900 248.500 172.900
[03/01 20:53:32   1065] addCustomLine AAA 248.500 151.300 248.500 172.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_3__fifo_instance/q6_reg_13_, Center Move (237.100,167.500)->(250.900,172.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 226.300 156.700 226.300 178.300
[03/01 20:53:32   1065] addCustomLine AAA 226.300 156.700 247.900 156.700
[03/01 20:53:32   1065] addCustomLine AAA 226.300 178.300 247.900 178.300
[03/01 20:53:32   1065] addCustomLine AAA 247.900 156.700 247.900 178.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_3__fifo_instance/q5_reg_17_, Center Move (245.000,165.700)->(257.200,172.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 234.200 154.900 234.200 176.500
[03/01 20:53:32   1065] addCustomLine AAA 234.200 154.900 255.800 154.900
[03/01 20:53:32   1065] addCustomLine AAA 234.200 176.500 255.800 176.500
[03/01 20:53:32   1065] addCustomLine AAA 255.800 154.900 255.800 176.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_3__fifo_instance/q5_reg_15_, Center Move (255.600,169.300)->(267.600,172.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 244.800 158.500 244.800 180.100
[03/01 20:53:32   1065] addCustomLine AAA 244.800 158.500 266.400 158.500
[03/01 20:53:32   1065] addCustomLine AAA 244.800 180.100 266.400 180.100
[03/01 20:53:32   1065] addCustomLine AAA 266.400 158.500 266.400 180.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_3__fifo_instance/q5_reg_12_, Center Move (249.400,169.300)->(262.400,172.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 238.600 158.500 238.600 180.100
[03/01 20:53:32   1065] addCustomLine AAA 238.600 158.500 260.200 158.500
[03/01 20:53:32   1065] addCustomLine AAA 238.600 180.100 260.200 180.100
[03/01 20:53:32   1065] addCustomLine AAA 260.200 158.500 260.200 180.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_4__fifo_instance/wr_ptr_reg_3_, Center Move (340.300,115.300)->(328.700,113.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 329.500 104.500 329.500 126.100
[03/01 20:53:32   1065] addCustomLine AAA 329.500 104.500 351.100 104.500
[03/01 20:53:32   1065] addCustomLine AAA 329.500 126.100 351.100 126.100
[03/01 20:53:32   1065] addCustomLine AAA 351.100 104.500 351.100 126.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_4__fifo_instance/q3_reg_14_, Center Move (281.700,61.300)->(281.900,72.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 270.900 50.500 270.900 72.100
[03/01 20:53:32   1065] addCustomLine AAA 270.900 50.500 292.500 50.500
[03/01 20:53:32   1065] addCustomLine AAA 270.900 72.100 292.500 72.100
[03/01 20:53:32   1065] addCustomLine AAA 292.500 50.500 292.500 72.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_4__fifo_instance/q4_reg_8_, Center Move (335.000,84.700)->(324.200,86.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 324.200 73.900 324.200 95.500
[03/01 20:53:32   1065] addCustomLine AAA 324.200 73.900 345.800 73.900
[03/01 20:53:32   1065] addCustomLine AAA 324.200 95.500 345.800 95.500
[03/01 20:53:32   1065] addCustomLine AAA 345.800 73.900 345.800 95.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_4__fifo_instance/q5_reg_17_, Center Move (334.800,68.500)->(323.400,73.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 324.000 57.700 324.000 79.300
[03/01 20:53:32   1065] addCustomLine AAA 324.000 57.700 345.600 57.700
[03/01 20:53:32   1065] addCustomLine AAA 324.000 79.300 345.600 79.300
[03/01 20:53:32   1065] addCustomLine AAA 345.600 57.700 345.600 79.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_2_, Center Move (332.800,165.700)->(334.400,176.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 322.000 154.900 322.000 176.500
[03/01 20:53:32   1065] addCustomLine AAA 322.000 154.900 343.600 154.900
[03/01 20:53:32   1065] addCustomLine AAA 322.000 176.500 343.600 176.500
[03/01 20:53:32   1065] addCustomLine AAA 343.600 154.900 343.600 176.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_3_, Center Move (328.200,165.700)->(330.400,176.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 317.400 154.900 317.400 176.500
[03/01 20:53:32   1065] addCustomLine AAA 317.400 154.900 339.000 154.900
[03/01 20:53:32   1065] addCustomLine AAA 317.400 176.500 339.000 176.500
[03/01 20:53:32   1065] addCustomLine AAA 339.000 154.900 339.000 176.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_5__fifo_instance/q6_reg_18_, Center Move (321.100,162.100)->(316.700,172.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 310.300 151.300 310.300 172.900
[03/01 20:53:32   1065] addCustomLine AAA 310.300 151.300 331.900 151.300
[03/01 20:53:32   1065] addCustomLine AAA 310.300 172.900 331.900 172.900
[03/01 20:53:32   1065] addCustomLine AAA 331.900 151.300 331.900 172.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_5__fifo_instance/q6_reg_10_, Center Move (336.500,169.300)->(339.300,180.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 325.700 158.500 325.700 180.100
[03/01 20:53:32   1065] addCustomLine AAA 325.700 158.500 347.300 158.500
[03/01 20:53:32   1065] addCustomLine AAA 325.700 180.100 347.300 180.100
[03/01 20:53:32   1065] addCustomLine AAA 347.300 158.500 347.300 180.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_5__fifo_instance/q6_reg_9_, Center Move (329.900,199.900)->(334.500,210.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 319.100 189.100 319.100 210.700
[03/01 20:53:32   1065] addCustomLine AAA 319.100 189.100 340.700 189.100
[03/01 20:53:32   1065] addCustomLine AAA 319.100 210.700 340.700 210.700
[03/01 20:53:32   1065] addCustomLine AAA 340.700 189.100 340.700 210.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_5__fifo_instance/q6_reg_2_, Center Move (297.500,187.300)->(309.900,190.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 286.700 176.500 286.700 198.100
[03/01 20:53:32   1065] addCustomLine AAA 286.700 176.500 308.300 176.500
[03/01 20:53:32   1065] addCustomLine AAA 286.700 198.100 308.300 198.100
[03/01 20:53:32   1065] addCustomLine AAA 308.300 176.500 308.300 198.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_5__fifo_instance/q2_reg_10_, Center Move (340.300,172.900)->(347.500,183.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 329.500 162.100 329.500 183.700
[03/01 20:53:32   1065] addCustomLine AAA 329.500 162.100 351.100 162.100
[03/01 20:53:32   1065] addCustomLine AAA 329.500 183.700 351.100 183.700
[03/01 20:53:32   1065] addCustomLine AAA 351.100 162.100 351.100 183.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_3_, Center Move (326.900,176.500)->(338.900,183.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 316.100 165.700 316.100 187.300
[03/01 20:53:32   1065] addCustomLine AAA 316.100 165.700 337.700 165.700
[03/01 20:53:32   1065] addCustomLine AAA 316.100 187.300 337.700 187.300
[03/01 20:53:32   1065] addCustomLine AAA 337.700 165.700 337.700 187.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_5__fifo_instance/q7_reg_17_, Center Move (329.700,203.500)->(333.500,214.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 318.900 192.700 318.900 214.300
[03/01 20:53:32   1065] addCustomLine AAA 318.900 192.700 340.500 192.700
[03/01 20:53:32   1065] addCustomLine AAA 318.900 214.300 340.500 214.300
[03/01 20:53:32   1065] addCustomLine AAA 340.500 192.700 340.500 214.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_5__fifo_instance/q7_reg_11_, Center Move (333.100,192.700)->(345.100,196.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 322.300 181.900 322.300 203.500
[03/01 20:53:32   1065] addCustomLine AAA 322.300 181.900 343.900 181.900
[03/01 20:53:32   1065] addCustomLine AAA 322.300 203.500 343.900 203.500
[03/01 20:53:32   1065] addCustomLine AAA 343.900 181.900 343.900 203.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_5__fifo_instance/q7_reg_10_, Center Move (338.100,165.700)->(341.300,176.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 327.300 154.900 327.300 176.500
[03/01 20:53:32   1065] addCustomLine AAA 327.300 154.900 348.900 154.900
[03/01 20:53:32   1065] addCustomLine AAA 327.300 176.500 348.900 176.500
[03/01 20:53:32   1065] addCustomLine AAA 348.900 154.900 348.900 176.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_5__fifo_instance/q7_reg_3_, Center Move (297.700,171.100)->(309.300,174.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 286.900 160.300 286.900 181.900
[03/01 20:53:32   1065] addCustomLine AAA 286.900 160.300 308.500 160.300
[03/01 20:53:32   1065] addCustomLine AAA 286.900 181.900 308.500 181.900
[03/01 20:53:32   1065] addCustomLine AAA 308.500 160.300 308.500 181.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_5__fifo_instance/q1_reg_12_, Center Move (351.000,181.900)->(352.400,192.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 340.200 171.100 340.200 192.700
[03/01 20:53:32   1065] addCustomLine AAA 340.200 171.100 361.800 171.100
[03/01 20:53:32   1065] addCustomLine AAA 340.200 192.700 361.800 192.700
[03/01 20:53:32   1065] addCustomLine AAA 361.800 171.100 361.800 192.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_5__fifo_instance/q4_reg_4_, Center Move (302.600,171.100)->(303.800,181.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 291.800 160.300 291.800 181.900
[03/01 20:53:32   1065] addCustomLine AAA 291.800 160.300 313.400 160.300
[03/01 20:53:32   1065] addCustomLine AAA 291.800 181.900 313.400 181.900
[03/01 20:53:32   1065] addCustomLine AAA 313.400 160.300 313.400 181.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_5__fifo_instance/q5_reg_16_, Center Move (339.600,194.500)->(338.000,205.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 328.800 183.700 328.800 205.300
[03/01 20:53:32   1065] addCustomLine AAA 328.800 183.700 350.400 183.700
[03/01 20:53:32   1065] addCustomLine AAA 328.800 205.300 350.400 205.300
[03/01 20:53:32   1065] addCustomLine AAA 350.400 183.700 350.400 205.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_, Center Move (426.000,16.300)->(421.000,27.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 415.200 5.500 415.200 27.100
[03/01 20:53:32   1065] addCustomLine AAA 415.200 5.500 436.800 5.500
[03/01 20:53:32   1065] addCustomLine AAA 415.200 27.100 436.800 27.100
[03/01 20:53:32   1065] addCustomLine AAA 436.800 5.500 436.800 27.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_6__fifo_instance/q0_reg_13_, Center Move (436.400,18.100)->(437.000,28.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 425.600 7.300 425.600 28.900
[03/01 20:53:32   1065] addCustomLine AAA 425.600 7.300 447.200 7.300
[03/01 20:53:32   1065] addCustomLine AAA 425.600 28.900 447.200 28.900
[03/01 20:53:32   1065] addCustomLine AAA 447.200 7.300 447.200 28.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_6__fifo_instance/q0_reg_10_, Center Move (431.000,64.900)->(433.000,75.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 420.200 54.100 420.200 75.700
[03/01 20:53:32   1065] addCustomLine AAA 420.200 54.100 441.800 54.100
[03/01 20:53:32   1065] addCustomLine AAA 420.200 75.700 441.800 75.700
[03/01 20:53:32   1065] addCustomLine AAA 441.800 54.100 441.800 75.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_, Center Move (419.900,28.900)->(421.700,39.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 409.100 18.100 409.100 39.700
[03/01 20:53:32   1065] addCustomLine AAA 409.100 18.100 430.700 18.100
[03/01 20:53:32   1065] addCustomLine AAA 409.100 39.700 430.700 39.700
[03/01 20:53:32   1065] addCustomLine AAA 430.700 18.100 430.700 39.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_, Center Move (441.100,135.100)->(433.700,124.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 430.300 124.300 430.300 145.900
[03/01 20:53:32   1065] addCustomLine AAA 430.300 124.300 451.900 124.300
[03/01 20:53:32   1065] addCustomLine AAA 430.300 145.900 451.900 145.900
[03/01 20:53:32   1065] addCustomLine AAA 451.900 124.300 451.900 145.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_6__fifo_instance/q2_reg_19_, Center Move (418.700,10.900)->(418.500,21.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 407.900 0.100 407.900 21.700
[03/01 20:53:32   1065] addCustomLine AAA 407.900 0.100 429.500 0.100
[03/01 20:53:32   1065] addCustomLine AAA 407.900 21.700 429.500 21.700
[03/01 20:53:32   1065] addCustomLine AAA 429.500 0.100 429.500 21.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_6__fifo_instance/q2_reg_18_, Center Move (411.300,10.900)->(414.700,21.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 400.500 0.100 400.500 21.700
[03/01 20:53:32   1065] addCustomLine AAA 400.500 0.100 422.100 0.100
[03/01 20:53:32   1065] addCustomLine AAA 400.500 21.700 422.100 21.700
[03/01 20:53:32   1065] addCustomLine AAA 422.100 0.100 422.100 21.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_6__fifo_instance/q2_reg_14_, Center Move (449.100,84.700)->(436.900,82.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 438.300 73.900 438.300 95.500
[03/01 20:53:32   1065] addCustomLine AAA 438.300 73.900 459.900 73.900
[03/01 20:53:32   1065] addCustomLine AAA 438.300 95.500 459.900 95.500
[03/01 20:53:32   1065] addCustomLine AAA 459.900 73.900 459.900 95.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_6__fifo_instance/q2_reg_13_, Center Move (446.300,14.500)->(439.300,25.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 435.500 3.700 435.500 25.300
[03/01 20:53:32   1065] addCustomLine AAA 435.500 3.700 457.100 3.700
[03/01 20:53:32   1065] addCustomLine AAA 435.500 25.300 457.100 25.300
[03/01 20:53:32   1065] addCustomLine AAA 457.100 3.700 457.100 25.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_6__fifo_instance/q2_reg_4_, Center Move (426.900,72.100)->(425.300,82.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 416.100 61.300 416.100 82.900
[03/01 20:53:32   1065] addCustomLine AAA 416.100 61.300 437.700 61.300
[03/01 20:53:32   1065] addCustomLine AAA 416.100 82.900 437.700 82.900
[03/01 20:53:32   1065] addCustomLine AAA 437.700 61.300 437.700 82.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_6__fifo_instance/q3_reg_19_, Center Move (412.100,19.900)->(413.900,30.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 401.300 9.100 401.300 30.700
[03/01 20:53:32   1065] addCustomLine AAA 401.300 9.100 422.900 9.100
[03/01 20:53:32   1065] addCustomLine AAA 401.300 30.700 422.900 30.700
[03/01 20:53:32   1065] addCustomLine AAA 422.900 9.100 422.900 30.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_6__fifo_instance/q3_reg_13_, Center Move (447.100,21.700)->(439.100,32.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 436.300 10.900 436.300 32.500
[03/01 20:53:32   1065] addCustomLine AAA 436.300 10.900 457.900 10.900
[03/01 20:53:32   1065] addCustomLine AAA 436.300 32.500 457.900 32.500
[03/01 20:53:32   1065] addCustomLine AAA 457.900 10.900 457.900 32.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_6__fifo_instance/q7_reg_9_, Center Move (433.900,133.300)->(431.100,122.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 423.100 122.500 423.100 144.100
[03/01 20:53:32   1065] addCustomLine AAA 423.100 122.500 444.700 122.500
[03/01 20:53:32   1065] addCustomLine AAA 423.100 144.100 444.700 144.100
[03/01 20:53:32   1065] addCustomLine AAA 444.700 122.500 444.700 144.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_6__fifo_instance/q1_reg_19_, Center Move (425.600,14.500)->(422.000,25.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 414.800 3.700 414.800 25.300
[03/01 20:53:32   1065] addCustomLine AAA 414.800 3.700 436.400 3.700
[03/01 20:53:32   1065] addCustomLine AAA 414.800 25.300 436.400 25.300
[03/01 20:53:32   1065] addCustomLine AAA 436.400 3.700 436.400 25.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_6__fifo_instance/q1_reg_13_, Center Move (436.200,14.500)->(434.800,25.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 425.400 3.700 425.400 25.300
[03/01 20:53:32   1065] addCustomLine AAA 425.400 3.700 447.000 3.700
[03/01 20:53:32   1065] addCustomLine AAA 425.400 25.300 447.000 25.300
[03/01 20:53:32   1065] addCustomLine AAA 447.000 3.700 447.000 25.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_6__fifo_instance/q5_reg_13_, Center Move (439.600,21.700)->(434.600,32.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 428.800 10.900 428.800 32.500
[03/01 20:53:32   1065] addCustomLine AAA 428.800 10.900 450.400 10.900
[03/01 20:53:32   1065] addCustomLine AAA 428.800 32.500 450.400 32.500
[03/01 20:53:32   1065] addCustomLine AAA 450.400 10.900 450.400 32.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_6__fifo_instance/q5_reg_0_, Center Move (440.600,32.500)->(428.800,36.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 429.800 21.700 429.800 43.300
[03/01 20:53:32   1065] addCustomLine AAA 429.800 21.700 451.400 21.700
[03/01 20:53:32   1065] addCustomLine AAA 429.800 43.300 451.400 43.300
[03/01 20:53:32   1065] addCustomLine AAA 451.400 21.700 451.400 43.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_7__fifo_instance/q0_reg_4_, Center Move (442.800,144.100)->(433.200,154.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 432.000 133.300 432.000 154.900
[03/01 20:53:32   1065] addCustomLine AAA 432.000 133.300 453.600 133.300
[03/01 20:53:32   1065] addCustomLine AAA 432.000 154.900 453.600 154.900
[03/01 20:53:32   1065] addCustomLine AAA 453.600 133.300 453.600 154.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_7__fifo_instance/q0_reg_3_, Center Move (432.200,144.100)->(428.000,154.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 421.400 133.300 421.400 154.900
[03/01 20:53:32   1065] addCustomLine AAA 421.400 133.300 443.000 133.300
[03/01 20:53:32   1065] addCustomLine AAA 421.400 154.900 443.000 154.900
[03/01 20:53:32   1065] addCustomLine AAA 443.000 133.300 443.000 154.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_7__fifo_instance/q6_reg_4_, Center Move (448.500,165.700)->(437.500,169.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 437.700 154.900 437.700 176.500
[03/01 20:53:32   1065] addCustomLine AAA 437.700 154.900 459.300 154.900
[03/01 20:53:32   1065] addCustomLine AAA 437.700 176.500 459.300 176.500
[03/01 20:53:32   1065] addCustomLine AAA 459.300 154.900 459.300 176.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_7__fifo_instance/q6_reg_2_, Center Move (448.300,183.700)->(437.300,183.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 437.500 172.900 437.500 194.500
[03/01 20:53:32   1065] addCustomLine AAA 437.500 172.900 459.100 172.900
[03/01 20:53:32   1065] addCustomLine AAA 437.500 194.500 459.100 194.500
[03/01 20:53:32   1065] addCustomLine AAA 459.100 172.900 459.100 194.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_7__fifo_instance/q3_reg_17_, Center Move (398.100,169.300)->(387.100,178.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 387.300 158.500 387.300 180.100
[03/01 20:53:32   1065] addCustomLine AAA 387.300 158.500 408.900 158.500
[03/01 20:53:32   1065] addCustomLine AAA 387.300 180.100 408.900 180.100
[03/01 20:53:32   1065] addCustomLine AAA 408.900 158.500 408.900 180.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_7__fifo_instance/q3_reg_5_, Center Move (443.300,169.300)->(431.700,172.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 432.500 158.500 432.500 180.100
[03/01 20:53:32   1065] addCustomLine AAA 432.500 158.500 454.100 158.500
[03/01 20:53:32   1065] addCustomLine AAA 432.500 180.100 454.100 180.100
[03/01 20:53:32   1065] addCustomLine AAA 454.100 158.500 454.100 180.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_7__fifo_instance/q3_reg_2_, Center Move (441.900,198.100)->(431.100,190.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 431.100 187.300 431.100 208.900
[03/01 20:53:32   1065] addCustomLine AAA 431.100 187.300 452.700 187.300
[03/01 20:53:32   1065] addCustomLine AAA 431.100 208.900 452.700 208.900
[03/01 20:53:32   1065] addCustomLine AAA 452.700 187.300 452.700 208.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_7__fifo_instance/q7_reg_1_, Center Move (449.500,172.900)->(437.300,172.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 438.700 162.100 438.700 183.700
[03/01 20:53:32   1065] addCustomLine AAA 438.700 162.100 460.300 162.100
[03/01 20:53:32   1065] addCustomLine AAA 438.700 183.700 460.300 183.700
[03/01 20:53:32   1065] addCustomLine AAA 460.300 162.100 460.300 183.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_7__fifo_instance/q1_reg_8_, Center Move (427.000,169.300)->(416.200,171.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 416.200 158.500 416.200 180.100
[03/01 20:53:32   1065] addCustomLine AAA 416.200 158.500 437.800 158.500
[03/01 20:53:32   1065] addCustomLine AAA 416.200 180.100 437.800 180.100
[03/01 20:53:32   1065] addCustomLine AAA 437.800 158.500 437.800 180.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_7__fifo_instance/q1_reg_5_, Center Move (435.600,169.300)->(424.400,171.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 424.800 158.500 424.800 180.100
[03/01 20:53:32   1065] addCustomLine AAA 424.800 158.500 446.400 158.500
[03/01 20:53:32   1065] addCustomLine AAA 424.800 180.100 446.400 180.100
[03/01 20:53:32   1065] addCustomLine AAA 446.400 158.500 446.400 180.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_7__fifo_instance/q1_reg_4_, Center Move (443.200,145.900)->(432.400,156.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 432.400 135.100 432.400 156.700
[03/01 20:53:32   1065] addCustomLine AAA 432.400 135.100 454.000 135.100
[03/01 20:53:32   1065] addCustomLine AAA 432.400 156.700 454.000 156.700
[03/01 20:53:32   1065] addCustomLine AAA 454.000 135.100 454.000 156.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_7__fifo_instance/q1_reg_3_, Center Move (431.800,145.900)->(426.800,156.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 421.000 135.100 421.000 156.700
[03/01 20:53:32   1065] addCustomLine AAA 421.000 135.100 442.600 135.100
[03/01 20:53:32   1065] addCustomLine AAA 421.000 156.700 442.600 156.700
[03/01 20:53:32   1065] addCustomLine AAA 442.600 135.100 442.600 156.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_7__fifo_instance/q5_reg_3_, Center Move (425.000,147.700)->(420.000,158.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 414.200 136.900 414.200 158.500
[03/01 20:53:32   1065] addCustomLine AAA 414.200 136.900 435.800 136.900
[03/01 20:53:32   1065] addCustomLine AAA 414.200 158.500 435.800 158.500
[03/01 20:53:32   1065] addCustomLine AAA 435.800 136.900 435.800 158.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/qmem_instance/memory2_reg_53_, Center Move (114.500,70.300)->(121.500,81.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 103.700 59.500 103.700 81.100
[03/01 20:53:32   1065] addCustomLine AAA 103.700 59.500 125.300 59.500
[03/01 20:53:32   1065] addCustomLine AAA 103.700 81.100 125.300 81.100
[03/01 20:53:32   1065] addCustomLine AAA 125.300 59.500 125.300 81.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/qmem_instance/memory2_reg_20_, Center Move (92.700,160.300)->(91.900,171.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 81.900 149.500 81.900 171.100
[03/01 20:53:32   1065] addCustomLine AAA 81.900 149.500 103.500 149.500
[03/01 20:53:32   1065] addCustomLine AAA 81.900 171.100 103.500 171.100
[03/01 20:53:32   1065] addCustomLine AAA 103.500 149.500 103.500 171.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/qmem_instance/memory2_reg_11_, Center Move (99.900,37.900)->(95.700,48.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 89.100 27.100 89.100 48.700
[03/01 20:53:32   1065] addCustomLine AAA 89.100 27.100 110.700 27.100
[03/01 20:53:32   1065] addCustomLine AAA 89.100 48.700 110.700 48.700
[03/01 20:53:32   1065] addCustomLine AAA 110.700 27.100 110.700 48.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/qmem_instance/memory2_reg_10_, Center Move (90.500,36.100)->(93.100,46.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 79.700 25.300 79.700 46.900
[03/01 20:53:32   1065] addCustomLine AAA 79.700 25.300 101.300 25.300
[03/01 20:53:32   1065] addCustomLine AAA 79.700 46.900 101.300 46.900
[03/01 20:53:32   1065] addCustomLine AAA 101.300 25.300 101.300 46.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/qmem_instance/memory2_reg_1_, Center Move (73.900,39.700)->(77.100,50.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 63.100 28.900 63.100 50.500
[03/01 20:53:32   1065] addCustomLine AAA 63.100 28.900 84.700 28.900
[03/01 20:53:32   1065] addCustomLine AAA 63.100 50.500 84.700 50.500
[03/01 20:53:32   1065] addCustomLine AAA 84.700 28.900 84.700 50.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/qmem_instance/memory0_reg_16_, Center Move (49.600,75.700)->(53.800,86.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 38.800 64.900 38.800 86.500
[03/01 20:53:32   1065] addCustomLine AAA 38.800 64.900 60.400 64.900
[03/01 20:53:32   1065] addCustomLine AAA 38.800 86.500 60.400 86.500
[03/01 20:53:32   1065] addCustomLine AAA 60.400 64.900 60.400 86.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/qmem_instance/memory0_reg_1_, Center Move (76.000,36.100)->(75.800,48.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 65.200 25.300 65.200 46.900
[03/01 20:53:32   1065] addCustomLine AAA 65.200 25.300 86.800 25.300
[03/01 20:53:32   1065] addCustomLine AAA 65.200 46.900 86.800 46.900
[03/01 20:53:32   1065] addCustomLine AAA 86.800 25.300 86.800 46.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/qmem_instance/memory7_reg_26_, Center Move (14.700,237.700)->(25.300,226.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 3.900 226.900 3.900 248.500
[03/01 20:53:32   1065] addCustomLine AAA 3.900 226.900 25.500 226.900
[03/01 20:53:32   1065] addCustomLine AAA 3.900 248.500 25.500 248.500
[03/01 20:53:32   1065] addCustomLine AAA 25.500 226.900 25.500 248.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/qmem_instance/memory7_reg_24_, Center Move (22.700,235.900)->(27.700,225.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 11.900 225.100 11.900 246.700
[03/01 20:53:32   1065] addCustomLine AAA 11.900 225.100 33.500 225.100
[03/01 20:53:32   1065] addCustomLine AAA 11.900 246.700 33.500 246.700
[03/01 20:53:32   1065] addCustomLine AAA 33.500 225.100 33.500 246.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/qmem_instance/memory7_reg_19_, Center Move (11.900,169.300)->(23.300,169.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 1.100 158.500 1.100 180.100
[03/01 20:53:32   1065] addCustomLine AAA 1.100 158.500 22.700 158.500
[03/01 20:53:32   1065] addCustomLine AAA 1.100 180.100 22.700 180.100
[03/01 20:53:32   1065] addCustomLine AAA 22.700 158.500 22.700 180.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/qmem_instance/memory7_reg_10_, Center Move (98.300,28.900)->(91.300,39.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 87.500 18.100 87.500 39.700
[03/01 20:53:32   1065] addCustomLine AAA 87.500 18.100 109.100 18.100
[03/01 20:53:32   1065] addCustomLine AAA 87.500 39.700 109.100 39.700
[03/01 20:53:32   1065] addCustomLine AAA 109.100 18.100 109.100 39.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/qmem_instance/memory7_reg_2_, Center Move (84.500,28.900)->(81.900,39.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 73.700 18.100 73.700 39.700
[03/01 20:53:32   1065] addCustomLine AAA 73.700 18.100 95.300 18.100
[03/01 20:53:32   1065] addCustomLine AAA 73.700 39.700 95.300 39.700
[03/01 20:53:32   1065] addCustomLine AAA 95.300 18.100 95.300 39.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/qmem_instance/memory7_reg_1_, Center Move (112.900,25.300)->(102.500,36.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 102.100 14.500 102.100 36.100
[03/01 20:53:32   1065] addCustomLine AAA 102.100 14.500 123.700 14.500
[03/01 20:53:32   1065] addCustomLine AAA 102.100 36.100 123.700 36.100
[03/01 20:53:32   1065] addCustomLine AAA 123.700 14.500 123.700 36.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/qmem_instance/memory7_reg_0_, Center Move (107.300,28.900)->(98.500,39.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 96.500 18.100 96.500 39.700
[03/01 20:53:32   1065] addCustomLine AAA 96.500 18.100 118.100 18.100
[03/01 20:53:32   1065] addCustomLine AAA 96.500 39.700 118.100 39.700
[03/01 20:53:32   1065] addCustomLine AAA 118.100 18.100 118.100 39.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/qmem_instance/memory5_reg_41_, Center Move (13.900,216.100)->(25.100,207.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 3.100 205.300 3.100 226.900
[03/01 20:53:32   1065] addCustomLine AAA 3.100 205.300 24.700 205.300
[03/01 20:53:32   1065] addCustomLine AAA 3.100 226.900 24.700 226.900
[03/01 20:53:32   1065] addCustomLine AAA 24.700 205.300 24.700 226.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/qmem_instance/memory5_reg_40_, Center Move (12.900,225.100)->(21.300,214.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 2.100 214.300 2.100 235.900
[03/01 20:53:32   1065] addCustomLine AAA 2.100 214.300 23.700 214.300
[03/01 20:53:32   1065] addCustomLine AAA 2.100 235.900 23.700 235.900
[03/01 20:53:32   1065] addCustomLine AAA 23.700 214.300 23.700 235.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/qmem_instance/memory5_reg_30_, Center Move (63.500,167.500)->(75.900,165.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 52.700 156.700 52.700 178.300
[03/01 20:53:32   1065] addCustomLine AAA 52.700 156.700 74.300 156.700
[03/01 20:53:32   1065] addCustomLine AAA 52.700 178.300 74.300 178.300
[03/01 20:53:32   1065] addCustomLine AAA 74.300 156.700 74.300 178.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/qmem_instance/memory5_reg_26_, Center Move (13.500,230.500)->(24.100,219.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 2.700 219.700 2.700 241.300
[03/01 20:53:32   1065] addCustomLine AAA 2.700 219.700 24.300 219.700
[03/01 20:53:32   1065] addCustomLine AAA 2.700 241.300 24.300 241.300
[03/01 20:53:32   1065] addCustomLine AAA 24.300 219.700 24.300 241.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/qmem_instance/memory5_reg_24_, Center Move (20.900,230.500)->(27.900,219.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 10.100 219.700 10.100 241.300
[03/01 20:53:32   1065] addCustomLine AAA 10.100 219.700 31.700 219.700
[03/01 20:53:32   1065] addCustomLine AAA 10.100 241.300 31.700 241.300
[03/01 20:53:32   1065] addCustomLine AAA 31.700 219.700 31.700 241.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/qmem_instance/memory5_reg_2_, Center Move (80.500,32.500)->(80.100,43.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 69.700 21.700 69.700 43.300
[03/01 20:53:32   1065] addCustomLine AAA 69.700 21.700 91.300 21.700
[03/01 20:53:32   1065] addCustomLine AAA 69.700 43.300 91.300 43.300
[03/01 20:53:32   1065] addCustomLine AAA 91.300 21.700 91.300 43.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/qmem_instance/memory5_reg_1_, Center Move (113.300,32.500)->(103.700,43.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 102.500 21.700 102.500 43.300
[03/01 20:53:32   1065] addCustomLine AAA 102.500 21.700 124.100 21.700
[03/01 20:53:32   1065] addCustomLine AAA 102.500 43.300 124.100 43.300
[03/01 20:53:32   1065] addCustomLine AAA 124.100 21.700 124.100 43.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/qmem_instance/memory5_reg_0_, Center Move (108.300,32.500)->(99.900,43.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 97.500 21.700 97.500 43.300
[03/01 20:53:32   1065] addCustomLine AAA 97.500 21.700 119.100 21.700
[03/01 20:53:32   1065] addCustomLine AAA 97.500 43.300 119.100 43.300
[03/01 20:53:32   1065] addCustomLine AAA 119.100 21.700 119.100 43.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/qmem_instance/memory6_reg_40_, Center Move (28.200,225.100)->(31.600,214.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 17.400 214.300 17.400 235.900
[03/01 20:53:32   1065] addCustomLine AAA 17.400 214.300 39.000 214.300
[03/01 20:53:32   1065] addCustomLine AAA 17.400 235.900 39.000 235.900
[03/01 20:53:32   1065] addCustomLine AAA 39.000 214.300 39.000 235.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/qmem_instance/memory6_reg_26_, Center Move (28.800,228.700)->(31.200,217.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 18.000 217.900 18.000 239.500
[03/01 20:53:32   1065] addCustomLine AAA 18.000 217.900 39.600 217.900
[03/01 20:53:32   1065] addCustomLine AAA 18.000 239.500 39.600 239.500
[03/01 20:53:32   1065] addCustomLine AAA 39.600 217.900 39.600 239.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/qmem_instance/memory6_reg_10_, Center Move (97.800,16.300)->(92.800,27.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 87.000 5.500 87.000 27.100
[03/01 20:53:32   1065] addCustomLine AAA 87.000 5.500 108.600 5.500
[03/01 20:53:32   1065] addCustomLine AAA 87.000 27.100 108.600 27.100
[03/01 20:53:32   1065] addCustomLine AAA 108.600 5.500 108.600 27.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/qmem_instance/memory6_reg_2_, Center Move (68.600,27.100)->(77.200,37.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 57.800 16.300 57.800 37.900
[03/01 20:53:32   1065] addCustomLine AAA 57.800 16.300 79.400 16.300
[03/01 20:53:32   1065] addCustomLine AAA 57.800 37.900 79.400 37.900
[03/01 20:53:32   1065] addCustomLine AAA 79.400 16.300 79.400 37.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/qmem_instance/memory6_reg_1_, Center Move (96.000,14.500)->(92.000,25.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 85.200 3.700 85.200 25.300
[03/01 20:53:32   1065] addCustomLine AAA 85.200 3.700 106.800 3.700
[03/01 20:53:32   1065] addCustomLine AAA 85.200 25.300 106.800 25.300
[03/01 20:53:32   1065] addCustomLine AAA 106.800 3.700 106.800 25.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/qmem_instance/memory6_reg_0_, Center Move (106.000,18.100)->(95.600,28.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 95.200 7.300 95.200 28.900
[03/01 20:53:32   1065] addCustomLine AAA 95.200 7.300 116.800 7.300
[03/01 20:53:32   1065] addCustomLine AAA 95.200 28.900 116.800 28.900
[03/01 20:53:32   1065] addCustomLine AAA 116.800 7.300 116.800 28.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/qmem_instance/memory1_reg_50_, Center Move (68.100,45.100)->(73.900,55.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 57.300 34.300 57.300 55.900
[03/01 20:53:32   1065] addCustomLine AAA 57.300 34.300 78.900 34.300
[03/01 20:53:32   1065] addCustomLine AAA 57.300 55.900 78.900 55.900
[03/01 20:53:32   1065] addCustomLine AAA 78.900 34.300 78.900 55.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/qmem_instance/memory1_reg_40_, Center Move (28.100,234.100)->(28.700,223.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 17.300 223.300 17.300 244.900
[03/01 20:53:32   1065] addCustomLine AAA 17.300 223.300 38.900 223.300
[03/01 20:53:32   1065] addCustomLine AAA 17.300 244.900 38.900 244.900
[03/01 20:53:32   1065] addCustomLine AAA 38.900 223.300 38.900 244.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/qmem_instance/memory1_reg_26_, Center Move (33.300,234.100)->(32.500,223.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 22.500 223.300 22.500 244.900
[03/01 20:53:32   1065] addCustomLine AAA 22.500 223.300 44.100 223.300
[03/01 20:53:32   1065] addCustomLine AAA 22.500 244.900 44.100 244.900
[03/01 20:53:32   1065] addCustomLine AAA 44.100 223.300 44.100 244.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/qmem_instance/memory1_reg_10_, Center Move (99.900,19.900)->(93.100,30.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 89.100 9.100 89.100 30.700
[03/01 20:53:32   1065] addCustomLine AAA 89.100 9.100 110.700 9.100
[03/01 20:53:32   1065] addCustomLine AAA 89.100 30.700 110.700 30.700
[03/01 20:53:32   1065] addCustomLine AAA 110.700 9.100 110.700 30.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/qmem_instance/memory1_reg_2_, Center Move (67.900,21.700)->(75.300,32.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 57.100 10.900 57.100 32.500
[03/01 20:53:32   1065] addCustomLine AAA 57.100 10.900 78.700 10.900
[03/01 20:53:32   1065] addCustomLine AAA 57.100 32.500 78.700 32.500
[03/01 20:53:32   1065] addCustomLine AAA 78.700 10.900 78.700 32.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/qmem_instance/memory1_reg_1_, Center Move (94.300,21.700)->(93.700,32.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 83.500 10.900 83.500 32.500
[03/01 20:53:32   1065] addCustomLine AAA 83.500 10.900 105.100 10.900
[03/01 20:53:32   1065] addCustomLine AAA 83.500 32.500 105.100 32.500
[03/01 20:53:32   1065] addCustomLine AAA 105.100 10.900 105.100 32.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/qmem_instance/memory1_reg_0_, Center Move (106.700,19.900)->(96.900,30.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 95.900 9.100 95.900 30.700
[03/01 20:53:32   1065] addCustomLine AAA 95.900 9.100 117.500 9.100
[03/01 20:53:32   1065] addCustomLine AAA 95.900 30.700 117.500 30.700
[03/01 20:53:32   1065] addCustomLine AAA 117.500 9.100 117.500 30.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/qmem_instance/memory3_reg_50_, Center Move (81.500,36.100)->(84.100,46.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 70.700 25.300 70.700 46.900
[03/01 20:53:32   1065] addCustomLine AAA 70.700 25.300 92.300 25.300
[03/01 20:53:32   1065] addCustomLine AAA 70.700 46.900 92.300 46.900
[03/01 20:53:32   1065] addCustomLine AAA 92.300 25.300 92.300 46.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/qmem_instance/memory3_reg_13_, Center Move (42.700,68.500)->(45.900,79.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 31.900 57.700 31.900 79.300
[03/01 20:53:32   1065] addCustomLine AAA 31.900 57.700 53.500 57.700
[03/01 20:53:32   1065] addCustomLine AAA 31.900 79.300 53.500 79.300
[03/01 20:53:32   1065] addCustomLine AAA 53.500 57.700 53.500 79.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/qmem_instance/memory3_reg_10_, Center Move (90.500,23.500)->(88.900,34.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 79.700 12.700 79.700 34.300
[03/01 20:53:32   1065] addCustomLine AAA 79.700 12.700 101.300 12.700
[03/01 20:53:32   1065] addCustomLine AAA 79.700 34.300 101.300 34.300
[03/01 20:53:32   1065] addCustomLine AAA 101.300 12.700 101.300 34.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/qmem_instance/memory3_reg_3_, Center Move (121.500,45.100)->(110.500,55.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 110.700 34.300 110.700 55.900
[03/01 20:53:32   1065] addCustomLine AAA 110.700 34.300 132.300 34.300
[03/01 20:53:32   1065] addCustomLine AAA 110.700 55.900 132.300 55.900
[03/01 20:53:32   1065] addCustomLine AAA 132.300 34.300 132.300 55.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/qmem_instance/memory3_reg_2_, Center Move (75.500,21.700)->(80.700,32.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 64.700 10.900 64.700 32.500
[03/01 20:53:32   1065] addCustomLine AAA 64.700 10.900 86.300 10.900
[03/01 20:53:32   1065] addCustomLine AAA 64.700 32.500 86.300 32.500
[03/01 20:53:32   1065] addCustomLine AAA 86.300 10.900 86.300 32.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/qmem_instance/memory3_reg_1_, Center Move (85.700,21.700)->(88.300,32.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 74.900 10.900 74.900 32.500
[03/01 20:53:32   1065] addCustomLine AAA 74.900 10.900 96.500 10.900
[03/01 20:53:32   1065] addCustomLine AAA 74.900 32.500 96.500 32.500
[03/01 20:53:32   1065] addCustomLine AAA 96.500 10.900 96.500 32.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/qmem_instance/memory3_reg_0_, Center Move (80.700,21.700)->(84.500,32.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 69.900 10.900 69.900 32.500
[03/01 20:53:32   1065] addCustomLine AAA 69.900 10.900 91.500 10.900
[03/01 20:53:32   1065] addCustomLine AAA 69.900 32.500 91.500 32.500
[03/01 20:53:32   1065] addCustomLine AAA 91.500 10.900 91.500 32.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/qmem_instance/Q_reg_50_, Center Move (88.800,46.900)->(81.000,57.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 78.000 36.100 78.000 57.700
[03/01 20:53:32   1065] addCustomLine AAA 78.000 36.100 99.600 36.100
[03/01 20:53:32   1065] addCustomLine AAA 78.000 57.700 99.600 57.700
[03/01 20:53:32   1065] addCustomLine AAA 99.600 36.100 99.600 57.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/qmem_instance/memory4_reg_11_, Center Move (86.300,36.100)->(87.900,46.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 75.500 25.300 75.500 46.900
[03/01 20:53:32   1065] addCustomLine AAA 75.500 25.300 97.100 25.300
[03/01 20:53:32   1065] addCustomLine AAA 75.500 46.900 97.100 46.900
[03/01 20:53:32   1065] addCustomLine AAA 97.100 25.300 97.100 46.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/qmem_instance/memory4_reg_10_, Center Move (89.300,19.900)->(87.900,30.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 78.500 9.100 78.500 30.700
[03/01 20:53:32   1065] addCustomLine AAA 78.500 9.100 100.100 9.100
[03/01 20:53:32   1065] addCustomLine AAA 78.500 30.700 100.100 30.700
[03/01 20:53:32   1065] addCustomLine AAA 100.100 9.100 100.100 30.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/qmem_instance/Q_reg_10_, Center Move (90.600,32.500)->(93.600,43.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 79.800 21.700 79.800 43.300
[03/01 20:53:32   1065] addCustomLine AAA 79.800 21.700 101.400 21.700
[03/01 20:53:32   1065] addCustomLine AAA 79.800 43.300 101.400 43.300
[03/01 20:53:32   1065] addCustomLine AAA 101.400 21.700 101.400 43.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/qmem_instance/memory4_reg_3_, Center Move (118.100,39.700)->(111.900,50.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 107.300 28.900 107.300 50.500
[03/01 20:53:32   1065] addCustomLine AAA 107.300 28.900 128.900 28.900
[03/01 20:53:32   1065] addCustomLine AAA 107.300 50.500 128.900 50.500
[03/01 20:53:32   1065] addCustomLine AAA 128.900 28.900 128.900 50.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/qmem_instance/memory4_reg_2_, Center Move (75.500,18.100)->(82.300,28.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 64.700 7.300 64.700 28.900
[03/01 20:53:32   1065] addCustomLine AAA 64.700 7.300 86.300 7.300
[03/01 20:53:32   1065] addCustomLine AAA 64.700 28.900 86.300 28.900
[03/01 20:53:32   1065] addCustomLine AAA 86.300 7.300 86.300 28.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/qmem_instance/Q_reg_2_, Center Move (75.200,30.700)->(77.600,41.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 64.400 19.900 64.400 41.500
[03/01 20:53:32   1065] addCustomLine AAA 64.400 19.900 86.000 19.900
[03/01 20:53:32   1065] addCustomLine AAA 64.400 41.500 86.000 41.500
[03/01 20:53:32   1065] addCustomLine AAA 86.000 19.900 86.000 41.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/qmem_instance/memory4_reg_1_, Center Move (85.300,14.500)->(87.500,25.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 74.500 3.700 74.500 25.300
[03/01 20:53:32   1065] addCustomLine AAA 74.500 3.700 96.100 3.700
[03/01 20:53:32   1065] addCustomLine AAA 74.500 25.300 96.100 25.300
[03/01 20:53:32   1065] addCustomLine AAA 96.100 3.700 96.100 25.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/qmem_instance/Q_reg_1_, Center Move (85.400,32.500)->(84.600,43.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 74.600 21.700 74.600 43.300
[03/01 20:53:32   1065] addCustomLine AAA 74.600 21.700 96.200 21.700
[03/01 20:53:32   1065] addCustomLine AAA 74.600 43.300 96.200 43.300
[03/01 20:53:32   1065] addCustomLine AAA 96.200 21.700 96.200 43.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_59_, Center Move (150.700,226.900)->(151.900,216.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 139.900 216.100 139.900 237.700
[03/01 20:53:32   1065] addCustomLine AAA 139.900 216.100 161.500 216.100
[03/01 20:53:32   1065] addCustomLine AAA 139.900 237.700 161.500 237.700
[03/01 20:53:32   1065] addCustomLine AAA 161.500 216.100 161.500 237.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_58_, Center Move (147.700,228.700)->(154.700,217.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 136.900 217.900 136.900 239.500
[03/01 20:53:32   1065] addCustomLine AAA 136.900 217.900 158.500 217.900
[03/01 20:53:32   1065] addCustomLine AAA 136.900 239.500 158.500 239.500
[03/01 20:53:32   1065] addCustomLine AAA 158.500 217.900 158.500 239.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_56_, Center Move (131.500,226.900)->(137.300,216.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 120.700 216.100 120.700 237.700
[03/01 20:53:32   1065] addCustomLine AAA 120.700 216.100 142.300 216.100
[03/01 20:53:32   1065] addCustomLine AAA 120.700 237.700 142.300 237.700
[03/01 20:53:32   1065] addCustomLine AAA 142.300 216.100 142.300 237.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_48_, Center Move (127.900,225.100)->(136.700,214.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 117.100 214.300 117.100 235.900
[03/01 20:53:32   1065] addCustomLine AAA 117.100 214.300 138.700 214.300
[03/01 20:53:32   1065] addCustomLine AAA 117.100 235.900 138.700 235.900
[03/01 20:53:32   1065] addCustomLine AAA 138.700 214.300 138.700 235.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_47_, Center Move (178.800,127.900)->(179.200,138.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 168.000 117.100 168.000 138.700
[03/01 20:53:32   1065] addCustomLine AAA 168.000 117.100 189.600 117.100
[03/01 20:53:32   1065] addCustomLine AAA 168.000 138.700 189.600 138.700
[03/01 20:53:32   1065] addCustomLine AAA 189.600 117.100 189.600 138.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_46_, Center Move (178.500,118.900)->(179.500,129.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 167.700 108.100 167.700 129.700
[03/01 20:53:32   1065] addCustomLine AAA 167.700 108.100 189.300 108.100
[03/01 20:53:32   1065] addCustomLine AAA 167.700 129.700 189.300 129.700
[03/01 20:53:32   1065] addCustomLine AAA 189.300 108.100 189.300 129.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_40_, Center Move (124.500,217.900)->(134.700,207.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 113.700 207.100 113.700 228.700
[03/01 20:53:32   1065] addCustomLine AAA 113.700 207.100 135.300 207.100
[03/01 20:53:32   1065] addCustomLine AAA 113.700 228.700 135.300 228.700
[03/01 20:53:32   1065] addCustomLine AAA 135.300 207.100 135.300 228.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_30_, Center Move (176.700,153.100)->(194.700,156.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 165.900 142.300 165.900 163.900
[03/01 20:53:32   1065] addCustomLine AAA 165.900 142.300 187.500 142.300
[03/01 20:53:32   1065] addCustomLine AAA 165.900 163.900 187.500 163.900
[03/01 20:53:32   1065] addCustomLine AAA 187.500 142.300 187.500 163.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_24_, Center Move (123.900,226.900)->(131.500,216.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 113.100 216.100 113.100 237.700
[03/01 20:53:32   1065] addCustomLine AAA 113.100 216.100 134.700 216.100
[03/01 20:53:32   1065] addCustomLine AAA 113.100 237.700 134.700 237.700
[03/01 20:53:32   1065] addCustomLine AAA 134.700 216.100 134.700 237.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_, Center Move (163.700,111.700)->(159.900,122.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 152.900 100.900 152.900 122.500
[03/01 20:53:32   1065] addCustomLine AAA 152.900 100.900 174.500 100.900
[03/01 20:53:32   1065] addCustomLine AAA 152.900 122.500 174.500 122.500
[03/01 20:53:32   1065] addCustomLine AAA 174.500 100.900 174.500 122.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_20_, Center Move (151.500,144.100)->(156.600,154.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 140.700 133.300 140.700 154.900
[03/01 20:53:32   1065] addCustomLine AAA 140.700 133.300 162.300 133.300
[03/01 20:53:32   1065] addCustomLine AAA 140.700 154.900 162.300 154.900
[03/01 20:53:32   1065] addCustomLine AAA 162.300 133.300 162.300 154.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_19_, Center Move (124.300,163.900)->(138.100,156.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 113.500 153.100 113.500 174.700
[03/01 20:53:32   1065] addCustomLine AAA 113.500 153.100 135.100 153.100
[03/01 20:53:32   1065] addCustomLine AAA 113.500 174.700 135.100 174.700
[03/01 20:53:32   1065] addCustomLine AAA 135.100 153.100 135.100 174.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_, Center Move (205.500,106.300)->(199.500,117.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 194.700 95.500 194.700 117.100
[03/01 20:53:32   1065] addCustomLine AAA 194.700 95.500 216.300 95.500
[03/01 20:53:32   1065] addCustomLine AAA 194.700 117.100 216.300 117.100
[03/01 20:53:32   1065] addCustomLine AAA 216.300 95.500 216.300 117.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_12_, Center Move (201.500,117.100)->(198.900,127.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 190.700 106.300 190.700 127.900
[03/01 20:53:32   1065] addCustomLine AAA 190.700 106.300 212.300 106.300
[03/01 20:53:32   1065] addCustomLine AAA 190.700 127.900 212.300 127.900
[03/01 20:53:32   1065] addCustomLine AAA 212.300 106.300 212.300 127.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_11_, Center Move (132.700,171.100)->(144.100,169.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 121.900 160.300 121.900 181.900
[03/01 20:53:32   1065] addCustomLine AAA 121.900 160.300 143.500 160.300
[03/01 20:53:32   1065] addCustomLine AAA 121.900 181.900 143.500 181.900
[03/01 20:53:32   1065] addCustomLine AAA 143.500 160.300 143.500 181.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_8_, Center Move (121.100,185.500)->(132.700,190.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 110.300 174.700 110.300 196.300
[03/01 20:53:32   1065] addCustomLine AAA 110.300 174.700 131.900 174.700
[03/01 20:53:32   1065] addCustomLine AAA 110.300 196.300 131.900 196.300
[03/01 20:53:32   1065] addCustomLine AAA 131.900 174.700 131.900 196.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_7_, Center Move (184.200,108.100)->(185.400,118.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 173.400 97.300 173.400 118.900
[03/01 20:53:32   1065] addCustomLine AAA 173.400 97.300 195.000 97.300
[03/01 20:53:32   1065] addCustomLine AAA 173.400 118.900 195.000 118.900
[03/01 20:53:32   1065] addCustomLine AAA 195.000 97.300 195.000 118.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_, Center Move (177.100,115.300)->(184.700,126.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 166.300 104.500 166.300 126.100
[03/01 20:53:32   1065] addCustomLine AAA 166.300 104.500 187.900 104.500
[03/01 20:53:32   1065] addCustomLine AAA 166.300 126.100 187.900 126.100
[03/01 20:53:32   1065] addCustomLine AAA 187.900 104.500 187.900 126.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_1_, Center Move (124.900,172.900)->(138.100,167.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 114.100 162.100 114.100 183.700
[03/01 20:53:32   1065] addCustomLine AAA 114.100 162.100 135.700 162.100
[03/01 20:53:32   1065] addCustomLine AAA 114.100 183.700 135.700 183.700
[03/01 20:53:32   1065] addCustomLine AAA 135.700 162.100 135.700 183.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_63_, Center Move (171.300,111.700)->(175.300,122.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 160.500 100.900 160.500 122.500
[03/01 20:53:32   1065] addCustomLine AAA 160.500 100.900 182.100 100.900
[03/01 20:53:32   1065] addCustomLine AAA 160.500 122.500 182.100 122.500
[03/01 20:53:32   1065] addCustomLine AAA 182.100 100.900 182.100 122.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_, Center Move (150.300,109.900)->(155.500,120.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 139.500 99.100 139.500 120.700
[03/01 20:53:32   1065] addCustomLine AAA 139.500 99.100 161.100 99.100
[03/01 20:53:32   1065] addCustomLine AAA 139.500 120.700 161.100 120.700
[03/01 20:53:32   1065] addCustomLine AAA 161.100 99.100 161.100 120.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_52_, Center Move (150.700,120.700)->(158.700,131.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 139.900 109.900 139.900 131.500
[03/01 20:53:32   1065] addCustomLine AAA 139.900 109.900 161.500 109.900
[03/01 20:53:32   1065] addCustomLine AAA 139.900 131.500 161.500 131.500
[03/01 20:53:32   1065] addCustomLine AAA 161.500 109.900 161.500 131.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_44_, Center Move (156.300,135.100)->(155.700,145.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 145.500 124.300 145.500 145.900
[03/01 20:53:32   1065] addCustomLine AAA 145.500 124.300 167.100 124.300
[03/01 20:53:32   1065] addCustomLine AAA 145.500 145.900 167.100 145.900
[03/01 20:53:32   1065] addCustomLine AAA 167.100 124.300 167.100 145.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_, Center Move (156.200,140.500)->(157.000,151.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 145.400 129.700 145.400 151.300
[03/01 20:53:32   1065] addCustomLine AAA 145.400 129.700 167.000 129.700
[03/01 20:53:32   1065] addCustomLine AAA 145.400 151.300 167.000 151.300
[03/01 20:53:32   1065] addCustomLine AAA 167.000 129.700 167.000 151.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_18_, Center Move (131.500,167.500)->(142.900,171.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 120.700 156.700 120.700 178.300
[03/01 20:53:32   1065] addCustomLine AAA 120.700 156.700 142.300 156.700
[03/01 20:53:32   1065] addCustomLine AAA 120.700 178.300 142.300 178.300
[03/01 20:53:32   1065] addCustomLine AAA 142.300 156.700 142.300 178.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_14_, Center Move (207.700,113.500)->(202.100,124.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 196.900 102.700 196.900 124.300
[03/01 20:53:32   1065] addCustomLine AAA 196.900 102.700 218.500 102.700
[03/01 20:53:32   1065] addCustomLine AAA 196.900 124.300 218.500 124.300
[03/01 20:53:32   1065] addCustomLine AAA 218.500 102.700 218.500 124.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_12_, Center Move (200.100,109.900)->(196.300,120.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 189.300 99.100 189.300 120.700
[03/01 20:53:32   1065] addCustomLine AAA 189.300 99.100 210.900 99.100
[03/01 20:53:32   1065] addCustomLine AAA 189.300 120.700 210.900 120.700
[03/01 20:53:32   1065] addCustomLine AAA 210.900 99.100 210.900 120.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_10_, Center Move (128.900,199.900)->(140.100,198.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 118.100 189.100 118.100 210.700
[03/01 20:53:32   1065] addCustomLine AAA 118.100 189.100 139.700 189.100
[03/01 20:53:32   1065] addCustomLine AAA 118.100 210.700 139.700 210.700
[03/01 20:53:32   1065] addCustomLine AAA 139.700 189.100 139.700 210.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_8_, Center Move (123.300,199.900)->(135.700,199.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 112.500 189.100 112.500 210.700
[03/01 20:53:32   1065] addCustomLine AAA 112.500 189.100 134.100 189.100
[03/01 20:53:32   1065] addCustomLine AAA 112.500 210.700 134.100 210.700
[03/01 20:53:32   1065] addCustomLine AAA 134.100 189.100 134.100 210.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_, Center Move (188.500,108.100)->(189.300,118.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 177.700 97.300 177.700 118.900
[03/01 20:53:32   1065] addCustomLine AAA 177.700 97.300 199.300 97.300
[03/01 20:53:32   1065] addCustomLine AAA 177.700 118.900 199.300 118.900
[03/01 20:53:32   1065] addCustomLine AAA 199.300 97.300 199.300 118.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_6_, Center Move (177.300,109.900)->(179.100,120.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 166.500 99.100 166.500 120.700
[03/01 20:53:32   1065] addCustomLine AAA 166.500 99.100 188.100 99.100
[03/01 20:53:32   1065] addCustomLine AAA 166.500 120.700 188.100 120.700
[03/01 20:53:32   1065] addCustomLine AAA 188.100 99.100 188.100 120.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_4_, Center Move (174.900,117.100)->(182.700,127.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 164.100 106.300 164.100 127.900
[03/01 20:53:32   1065] addCustomLine AAA 164.100 106.300 185.700 106.300
[03/01 20:53:32   1065] addCustomLine AAA 164.100 127.900 185.700 127.900
[03/01 20:53:32   1065] addCustomLine AAA 185.700 106.300 185.700 127.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_, Center Move (125.200,167.500)->(137.600,165.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 114.400 156.700 114.400 178.300
[03/01 20:53:32   1065] addCustomLine AAA 114.400 156.700 136.000 156.700
[03/01 20:53:32   1065] addCustomLine AAA 114.400 178.300 136.000 178.300
[03/01 20:53:32   1065] addCustomLine AAA 136.000 156.700 136.000 178.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_, Center Move (206.100,111.700)->(199.500,122.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 195.300 100.900 195.300 122.500
[03/01 20:53:32   1065] addCustomLine AAA 195.300 100.900 216.900 100.900
[03/01 20:53:32   1065] addCustomLine AAA 195.300 122.500 216.900 122.500
[03/01 20:53:32   1065] addCustomLine AAA 216.900 100.900 216.900 122.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_60_, Center Move (217.400,297.100)->(214.400,286.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 206.600 286.300 206.600 307.900
[03/01 20:53:32   1065] addCustomLine AAA 206.600 286.300 228.200 286.300
[03/01 20:53:32   1065] addCustomLine AAA 206.600 307.900 228.200 307.900
[03/01 20:53:32   1065] addCustomLine AAA 228.200 286.300 228.200 307.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_48_, Center Move (124.700,266.500)->(137.100,262.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 113.900 255.700 113.900 277.300
[03/01 20:53:32   1065] addCustomLine AAA 113.900 255.700 135.500 255.700
[03/01 20:53:32   1065] addCustomLine AAA 113.900 277.300 135.500 277.300
[03/01 20:53:32   1065] addCustomLine AAA 135.500 255.700 135.500 277.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_41_, Center Move (121.700,275.500)->(133.000,264.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 110.900 264.700 110.900 286.300
[03/01 20:53:32   1065] addCustomLine AAA 110.900 264.700 132.500 264.700
[03/01 20:53:32   1065] addCustomLine AAA 110.900 286.300 132.500 286.300
[03/01 20:53:32   1065] addCustomLine AAA 132.500 264.700 132.500 286.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_40_, Center Move (123.900,271.900)->(134.700,266.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 113.100 261.100 113.100 282.700
[03/01 20:53:32   1065] addCustomLine AAA 113.100 261.100 134.700 261.100
[03/01 20:53:32   1065] addCustomLine AAA 113.100 282.700 134.700 282.700
[03/01 20:53:32   1065] addCustomLine AAA 134.700 261.100 134.700 282.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_11_, Center Move (140.100,268.300)->(152.100,266.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 129.300 257.500 129.300 279.100
[03/01 20:53:32   1065] addCustomLine AAA 129.300 257.500 150.900 257.500
[03/01 20:53:32   1065] addCustomLine AAA 129.300 279.100 150.900 279.100
[03/01 20:53:32   1065] addCustomLine AAA 150.900 257.500 150.900 279.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_44_, Center Move (162.300,239.500)->(174.300,230.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 151.500 228.700 151.500 250.300
[03/01 20:53:32   1065] addCustomLine AAA 151.500 228.700 173.100 228.700
[03/01 20:53:32   1065] addCustomLine AAA 151.500 250.300 173.100 250.300
[03/01 20:53:32   1065] addCustomLine AAA 173.100 228.700 173.100 250.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_, Center Move (162.200,223.300)->(167.600,234.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 151.400 212.500 151.400 234.100
[03/01 20:53:32   1065] addCustomLine AAA 151.400 212.500 173.000 212.500
[03/01 20:53:32   1065] addCustomLine AAA 151.400 234.100 173.000 234.100
[03/01 20:53:32   1065] addCustomLine AAA 173.000 212.500 173.000 234.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_32_, Center Move (126.300,273.700)->(138.700,264.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 115.500 262.900 115.500 284.500
[03/01 20:53:32   1065] addCustomLine AAA 115.500 262.900 137.100 262.900
[03/01 20:53:32   1065] addCustomLine AAA 115.500 284.500 137.100 284.500
[03/01 20:53:32   1065] addCustomLine AAA 137.100 262.900 137.100 284.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_, Center Move (224.900,223.300)->(216.900,234.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 214.100 212.500 214.100 234.100
[03/01 20:53:32   1065] addCustomLine AAA 214.100 212.500 235.700 212.500
[03/01 20:53:32   1065] addCustomLine AAA 214.100 234.100 235.700 234.100
[03/01 20:53:32   1065] addCustomLine AAA 235.700 212.500 235.700 234.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_, Center Move (223.700,244.900)->(218.900,255.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 212.900 234.100 212.900 255.700
[03/01 20:53:32   1065] addCustomLine AAA 212.900 234.100 234.500 234.100
[03/01 20:53:32   1065] addCustomLine AAA 212.900 255.700 234.500 255.700
[03/01 20:53:32   1065] addCustomLine AAA 234.500 234.100 234.500 255.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_20_, Center Move (153.300,228.700)->(164.300,226.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 142.500 217.900 142.500 239.500
[03/01 20:53:32   1065] addCustomLine AAA 142.500 217.900 164.100 217.900
[03/01 20:53:32   1065] addCustomLine AAA 142.500 239.500 164.100 239.500
[03/01 20:53:32   1065] addCustomLine AAA 164.100 217.900 164.100 239.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_10_, Center Move (135.300,262.900)->(142.500,273.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 124.500 252.100 124.500 273.700
[03/01 20:53:32   1065] addCustomLine AAA 124.500 252.100 146.100 252.100
[03/01 20:53:32   1065] addCustomLine AAA 124.500 273.700 146.100 273.700
[03/01 20:53:32   1065] addCustomLine AAA 146.100 252.100 146.100 273.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_, Center Move (137.000,253.900)->(146.200,264.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 126.200 243.100 126.200 264.700
[03/01 20:53:32   1065] addCustomLine AAA 126.200 243.100 147.800 243.100
[03/01 20:53:32   1065] addCustomLine AAA 126.200 264.700 147.800 264.700
[03/01 20:53:32   1065] addCustomLine AAA 147.800 243.100 147.800 264.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_, Center Move (128.900,277.300)->(135.500,288.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 118.100 266.500 118.100 288.100
[03/01 20:53:32   1065] addCustomLine AAA 118.100 266.500 139.700 266.500
[03/01 20:53:32   1065] addCustomLine AAA 118.100 288.100 139.700 288.100
[03/01 20:53:32   1065] addCustomLine AAA 139.700 266.500 139.700 288.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_, Center Move (134.000,255.700)->(144.000,266.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 123.200 244.900 123.200 266.500
[03/01 20:53:32   1065] addCustomLine AAA 123.200 244.900 144.800 244.900
[03/01 20:53:32   1065] addCustomLine AAA 123.200 266.500 144.800 266.500
[03/01 20:53:32   1065] addCustomLine AAA 144.800 244.900 144.800 266.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_41_, Center Move (133.800,327.700)->(146.000,327.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 123.000 316.900 123.000 338.500
[03/01 20:53:32   1065] addCustomLine AAA 123.000 316.900 144.600 316.900
[03/01 20:53:32   1065] addCustomLine AAA 123.000 338.500 144.600 338.500
[03/01 20:53:32   1065] addCustomLine AAA 144.600 316.900 144.600 338.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_39_, Center Move (178.100,340.300)->(175.500,329.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 167.300 329.500 167.300 351.100
[03/01 20:53:32   1065] addCustomLine AAA 167.300 329.500 188.900 329.500
[03/01 20:53:32   1065] addCustomLine AAA 167.300 351.100 188.900 351.100
[03/01 20:53:32   1065] addCustomLine AAA 188.900 329.500 188.900 351.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_32_, Center Move (121.100,331.300)->(131.900,327.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 110.300 320.500 110.300 342.100
[03/01 20:53:32   1065] addCustomLine AAA 110.300 320.500 131.900 320.500
[03/01 20:53:32   1065] addCustomLine AAA 110.300 342.100 131.900 342.100
[03/01 20:53:32   1065] addCustomLine AAA 131.900 320.500 131.900 342.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_24_, Center Move (127.900,327.700)->(139.500,327.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 117.100 316.900 117.100 338.500
[03/01 20:53:32   1065] addCustomLine AAA 117.100 316.900 138.700 316.900
[03/01 20:53:32   1065] addCustomLine AAA 117.100 338.500 138.700 338.500
[03/01 20:53:32   1065] addCustomLine AAA 138.700 316.900 138.700 338.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_16_, Center Move (178.500,336.700)->(175.500,325.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 167.700 325.900 167.700 347.500
[03/01 20:53:32   1065] addCustomLine AAA 167.700 325.900 189.300 325.900
[03/01 20:53:32   1065] addCustomLine AAA 167.700 347.500 189.300 347.500
[03/01 20:53:32   1065] addCustomLine AAA 189.300 325.900 189.300 347.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_, Center Move (213.100,358.300)->(201.100,349.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 202.300 347.500 202.300 369.100
[03/01 20:53:32   1065] addCustomLine AAA 202.300 347.500 223.900 347.500
[03/01 20:53:32   1065] addCustomLine AAA 202.300 369.100 223.900 369.100
[03/01 20:53:32   1065] addCustomLine AAA 223.900 347.500 223.900 369.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_0_, Center Move (125.100,329.500)->(136.300,331.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 114.300 318.700 114.300 340.300
[03/01 20:53:32   1065] addCustomLine AAA 114.300 318.700 135.900 318.700
[03/01 20:53:32   1065] addCustomLine AAA 114.300 340.300 135.900 340.300
[03/01 20:53:32   1065] addCustomLine AAA 135.900 318.700 135.900 340.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_63_, Center Move (206.700,345.700)->(201.900,334.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 195.900 334.900 195.900 356.500
[03/01 20:53:32   1065] addCustomLine AAA 195.900 334.900 217.500 334.900
[03/01 20:53:32   1065] addCustomLine AAA 195.900 356.500 217.500 356.500
[03/01 20:53:32   1065] addCustomLine AAA 217.500 334.900 217.500 356.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_, Center Move (160.100,343.900)->(167.300,333.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 149.300 333.100 149.300 354.700
[03/01 20:53:32   1065] addCustomLine AAA 149.300 333.100 170.900 333.100
[03/01 20:53:32   1065] addCustomLine AAA 149.300 354.700 170.900 354.700
[03/01 20:53:32   1065] addCustomLine AAA 170.900 333.100 170.900 354.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_56_, Center Move (138.300,329.500)->(149.900,327.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 127.500 318.700 127.500 340.300
[03/01 20:53:32   1065] addCustomLine AAA 127.500 318.700 149.100 318.700
[03/01 20:53:32   1065] addCustomLine AAA 127.500 340.300 149.100 340.300
[03/01 20:53:32   1065] addCustomLine AAA 149.100 318.700 149.100 340.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_52_, Center Move (156.500,345.700)->(164.500,334.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 145.700 334.900 145.700 356.500
[03/01 20:53:32   1065] addCustomLine AAA 145.700 334.900 167.300 334.900
[03/01 20:53:32   1065] addCustomLine AAA 145.700 356.500 167.300 356.500
[03/01 20:53:32   1065] addCustomLine AAA 167.300 334.900 167.300 356.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_, Center Move (156.900,340.300)->(160.100,329.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 146.100 329.500 146.100 351.100
[03/01 20:53:32   1065] addCustomLine AAA 146.100 329.500 167.700 329.500
[03/01 20:53:32   1065] addCustomLine AAA 146.100 351.100 167.700 351.100
[03/01 20:53:32   1065] addCustomLine AAA 167.700 329.500 167.700 351.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_40_, Center Move (128.100,333.100)->(140.100,331.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 117.300 322.300 117.300 343.900
[03/01 20:53:32   1065] addCustomLine AAA 117.300 322.300 138.900 322.300
[03/01 20:53:32   1065] addCustomLine AAA 117.300 343.900 138.900 343.900
[03/01 20:53:32   1065] addCustomLine AAA 138.900 322.300 138.900 343.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_39_, Center Move (177.300,343.900)->(178.700,333.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 166.500 333.100 166.500 354.700
[03/01 20:53:32   1065] addCustomLine AAA 166.500 333.100 188.100 333.100
[03/01 20:53:32   1065] addCustomLine AAA 166.500 354.700 188.100 354.700
[03/01 20:53:32   1065] addCustomLine AAA 188.100 333.100 188.100 354.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_16_, Center Move (128.900,336.700)->(136.300,325.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 118.100 325.900 118.100 347.500
[03/01 20:53:32   1065] addCustomLine AAA 118.100 325.900 139.700 325.900
[03/01 20:53:32   1065] addCustomLine AAA 118.100 347.500 139.700 347.500
[03/01 20:53:32   1065] addCustomLine AAA 139.700 325.900 139.700 347.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_15_, Center Move (210.100,356.500)->(201.700,345.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 199.300 345.700 199.300 367.300
[03/01 20:53:32   1065] addCustomLine AAA 199.300 345.700 220.900 345.700
[03/01 20:53:32   1065] addCustomLine AAA 199.300 367.300 220.900 367.300
[03/01 20:53:32   1065] addCustomLine AAA 220.900 345.700 220.900 367.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_, Center Move (207.300,358.300)->(201.900,347.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 196.500 347.500 196.500 369.100
[03/01 20:53:32   1065] addCustomLine AAA 196.500 347.500 218.100 347.500
[03/01 20:53:32   1065] addCustomLine AAA 196.500 369.100 218.100 369.100
[03/01 20:53:32   1065] addCustomLine AAA 218.100 347.500 218.100 369.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_1_, Center Move (119.500,343.900)->(130.300,342.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 108.700 333.100 108.700 354.700
[03/01 20:53:32   1065] addCustomLine AAA 108.700 333.100 130.300 333.100
[03/01 20:53:32   1065] addCustomLine AAA 108.700 354.700 130.300 354.700
[03/01 20:53:32   1065] addCustomLine AAA 130.300 333.100 130.300 354.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_33_, Center Move (127.500,342.100)->(139.300,338.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 116.700 331.300 116.700 352.900
[03/01 20:53:32   1065] addCustomLine AAA 116.700 331.300 138.300 331.300
[03/01 20:53:32   1065] addCustomLine AAA 116.700 352.900 138.300 352.900
[03/01 20:53:32   1065] addCustomLine AAA 138.300 331.300 138.300 352.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_1_, Center Move (117.900,345.700)->(130.100,343.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 107.100 334.900 107.100 356.500
[03/01 20:53:32   1065] addCustomLine AAA 107.100 334.900 128.700 334.900
[03/01 20:53:32   1065] addCustomLine AAA 107.100 356.500 128.700 356.500
[03/01 20:53:32   1065] addCustomLine AAA 128.700 334.900 128.700 356.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_, Center Move (217.500,304.300)->(228.500,293.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 206.700 293.500 206.700 315.100
[03/01 20:53:32   1065] addCustomLine AAA 206.700 293.500 228.300 293.500
[03/01 20:53:32   1065] addCustomLine AAA 206.700 315.100 228.300 315.100
[03/01 20:53:32   1065] addCustomLine AAA 228.300 293.500 228.300 315.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_42_, Center Move (296.300,268.300)->(309.500,275.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 285.500 257.500 285.500 279.100
[03/01 20:53:32   1065] addCustomLine AAA 285.500 257.500 307.100 257.500
[03/01 20:53:32   1065] addCustomLine AAA 285.500 279.100 307.100 279.100
[03/01 20:53:32   1065] addCustomLine AAA 307.100 257.500 307.100 279.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_, Center Move (232.900,316.900)->(234.100,327.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 222.100 306.100 222.100 327.700
[03/01 20:53:32   1065] addCustomLine AAA 222.100 306.100 243.700 306.100
[03/01 20:53:32   1065] addCustomLine AAA 222.100 327.700 243.700 327.700
[03/01 20:53:32   1065] addCustomLine AAA 243.700 306.100 243.700 327.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_43_, Center Move (225.300,259.300)->(229.500,270.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 214.500 248.500 214.500 270.100
[03/01 20:53:32   1065] addCustomLine AAA 214.500 248.500 236.100 248.500
[03/01 20:53:32   1065] addCustomLine AAA 214.500 270.100 236.100 270.100
[03/01 20:53:32   1065] addCustomLine AAA 236.100 248.500 236.100 270.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_59_, Center Move (321.100,329.500)->(308.100,340.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 310.300 318.700 310.300 340.300
[03/01 20:53:32   1065] addCustomLine AAA 310.300 318.700 331.900 318.700
[03/01 20:53:32   1065] addCustomLine AAA 310.300 340.300 331.900 340.300
[03/01 20:53:32   1065] addCustomLine AAA 331.900 318.700 331.900 340.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_58_, Center Move (316.900,342.100)->(304.500,351.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 306.100 331.300 306.100 352.900
[03/01 20:53:32   1065] addCustomLine AAA 306.100 331.300 327.700 331.300
[03/01 20:53:32   1065] addCustomLine AAA 306.100 352.900 327.700 352.900
[03/01 20:53:32   1065] addCustomLine AAA 327.700 331.300 327.700 352.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_, Center Move (223.500,342.100)->(235.000,345.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 212.700 331.300 212.700 352.900
[03/01 20:53:32   1065] addCustomLine AAA 212.700 331.300 234.300 331.300
[03/01 20:53:32   1065] addCustomLine AAA 212.700 352.900 234.300 352.900
[03/01 20:53:32   1065] addCustomLine AAA 234.300 331.300 234.300 352.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_7_, Center Move (241.900,448.300)->(250.100,437.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 231.100 437.500 231.100 459.100
[03/01 20:53:32   1065] addCustomLine AAA 231.100 437.500 252.700 437.500
[03/01 20:53:32   1065] addCustomLine AAA 231.100 459.100 252.700 459.100
[03/01 20:53:32   1065] addCustomLine AAA 252.700 437.500 252.700 459.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_6_, Center Move (227.700,446.500)->(238.700,435.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 216.900 435.700 216.900 457.300
[03/01 20:53:32   1065] addCustomLine AAA 216.900 435.700 238.500 435.700
[03/01 20:53:32   1065] addCustomLine AAA 216.900 457.300 238.500 457.300
[03/01 20:53:32   1065] addCustomLine AAA 238.500 435.700 238.500 457.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_34_, Center Move (296.500,338.500)->(285.700,349.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 285.700 327.700 285.700 349.300
[03/01 20:53:32   1065] addCustomLine AAA 285.700 327.700 307.300 327.700
[03/01 20:53:32   1065] addCustomLine AAA 285.700 349.300 307.300 349.300
[03/01 20:53:32   1065] addCustomLine AAA 307.300 327.700 307.300 349.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_, Center Move (294.300,345.700)->(280.700,356.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 283.500 334.900 283.500 356.500
[03/01 20:53:32   1065] addCustomLine AAA 283.500 334.900 305.100 334.900
[03/01 20:53:32   1065] addCustomLine AAA 283.500 356.500 305.100 356.500
[03/01 20:53:32   1065] addCustomLine AAA 305.100 334.900 305.100 356.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_18_, Center Move (301.700,394.300)->(301.500,405.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 290.900 383.500 290.900 405.100
[03/01 20:53:32   1065] addCustomLine AAA 290.900 383.500 312.500 383.500
[03/01 20:53:32   1065] addCustomLine AAA 290.900 405.100 312.500 405.100
[03/01 20:53:32   1065] addCustomLine AAA 312.500 383.500 312.500 405.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_, Center Move (256.500,435.700)->(252.100,424.900). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 245.700 424.900 245.700 446.500
[03/01 20:53:32   1065] addCustomLine AAA 245.700 424.900 267.300 424.900
[03/01 20:53:32   1065] addCustomLine AAA 245.700 446.500 267.300 446.500
[03/01 20:53:32   1065] addCustomLine AAA 267.300 424.900 267.300 446.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_13_, Center Move (260.500,430.300)->(262.500,419.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 249.700 419.500 249.700 441.100
[03/01 20:53:32   1065] addCustomLine AAA 249.700 419.500 271.300 419.500
[03/01 20:53:32   1065] addCustomLine AAA 249.700 441.100 271.300 441.100
[03/01 20:53:32   1065] addCustomLine AAA 271.300 419.500 271.300 441.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_12_, Center Move (268.500,433.900)->(266.900,423.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 257.700 423.100 257.700 444.700
[03/01 20:53:32   1065] addCustomLine AAA 257.700 423.100 279.300 423.100
[03/01 20:53:32   1065] addCustomLine AAA 257.700 444.700 279.300 444.700
[03/01 20:53:32   1065] addCustomLine AAA 279.300 423.100 279.300 444.700
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_6_, Center Move (226.100,441.100)->(236.900,432.100). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 215.300 430.300 215.300 451.900
[03/01 20:53:32   1065] addCustomLine AAA 215.300 430.300 236.900 430.300
[03/01 20:53:32   1065] addCustomLine AAA 215.300 451.900 236.900 451.900
[03/01 20:53:32   1065] addCustomLine AAA 236.900 430.300 236.900 451.900
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_2_, Center Move (287.100,437.500)->(282.900,426.700). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 276.300 426.700 276.300 448.300
[03/01 20:53:32   1065] addCustomLine AAA 276.300 426.700 297.900 426.700
[03/01 20:53:32   1065] addCustomLine AAA 276.300 448.300 297.900 448.300
[03/01 20:53:32   1065] addCustomLine AAA 297.900 426.700 297.900 448.300
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_, Center Move (313.700,336.700)->(301.700,340.300). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 302.900 325.900 302.900 347.500
[03/01 20:53:32   1065] addCustomLine AAA 302.900 325.900 324.500 325.900
[03/01 20:53:32   1065] addCustomLine AAA 302.900 347.500 324.500 347.500
[03/01 20:53:32   1065] addCustomLine AAA 324.500 325.900 324.500 347.500
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_5_, Center Move (246.900,448.300)->(254.700,437.500). Limit box is: 
[03/01 20:53:32   1065] addCustomLine AAA 236.100 437.500 236.100 459.100
[03/01 20:53:32   1065] addCustomLine AAA 236.100 437.500 257.700 437.500
[03/01 20:53:32   1065] addCustomLine AAA 236.100 459.100 257.700 459.100
[03/01 20:53:32   1065] addCustomLine AAA 257.700 437.500 257.700 459.100
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/01 20:53:32   1065] Set place::cacheFPlanSiteMark to 0
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] *** Summary of all messages that are not suppressed in this session:
[03/01 20:53:32   1065] Severity  ID               Count  Summary                                  
[03/01 20:53:32   1065] WARNING   IMPEXT-3442          7  The version of the capacitance table fil...
[03/01 20:53:32   1065] ERROR     IMPSP-2002          13  Density too high (%.1f%%), stopping deta...
[03/01 20:53:32   1065] WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
[03/01 20:53:32   1065] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[03/01 20:53:32   1065] WARNING   IMPCCOPT-2231        4  CCOpt data structures have been affected...
[03/01 20:53:32   1065] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[03/01 20:53:32   1065] *** Message Summary: 15 warning(s), 13 error(s)
[03/01 20:53:32   1065] 
[03/01 20:53:32   1065] **ccopt_design ... cpu = 0:05:50, real = 0:05:49, mem = 1635.0M, totSessionCpu=0:17:46 **
[03/01 20:53:32   1065] <CMD> set_propagated_clock [all_clocks]
[03/01 20:53:32   1065] <CMD> optDesign -postCTS -hold
[03/01 20:53:32   1065] GigaOpt running with 1 threads.
[03/01 20:53:32   1065] Info: 1 threads available for lower-level modules during optimization.
[03/01 20:53:32   1065] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/01 20:53:32   1065] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/01 20:53:32   1065] -setupDynamicPowerViewAsDefaultView false
[03/01 20:53:32   1065]                                            # bool, default=false, private
[03/01 20:53:32   1065] #spOpts: N=65 
[03/01 20:53:32   1065] Core basic site is core
[03/01 20:53:32   1065] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/01 20:53:32   1065] #spOpts: N=65 mergeVia=F 
[03/01 20:53:32   1065] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/01 20:53:32   1065] 	Cell FILL1_LL, site bcore.
[03/01 20:53:32   1065] 	Cell FILL_NW_HH, site bcore.
[03/01 20:53:32   1065] 	Cell FILL_NW_LL, site bcore.
[03/01 20:53:32   1065] 	Cell GFILL, site gacore.
[03/01 20:53:32   1065] 	Cell GFILL10, site gacore.
[03/01 20:53:32   1065] 	Cell GFILL2, site gacore.
[03/01 20:53:32   1065] 	Cell GFILL3, site gacore.
[03/01 20:53:32   1065] 	Cell GFILL4, site gacore.
[03/01 20:53:32   1065] 	Cell LVLLHCD1, site bcore.
[03/01 20:53:32   1065] 	Cell LVLLHCD2, site bcore.
[03/01 20:53:32   1065] 	Cell LVLLHCD4, site bcore.
[03/01 20:53:32   1065] 	Cell LVLLHCD8, site bcore.
[03/01 20:53:32   1065] 	Cell LVLLHD1, site bcore.
[03/01 20:53:32   1065] 	Cell LVLLHD2, site bcore.
[03/01 20:53:32   1065] 	Cell LVLLHD4, site bcore.
[03/01 20:53:32   1065] 	Cell LVLLHD8, site bcore.
[03/01 20:53:32   1065] .
[03/01 20:53:33   1067] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1641.0M, totSessionCpu=0:17:47 **
[03/01 20:53:33   1067] *** optDesign -postCTS ***
[03/01 20:53:33   1067] DRC Margin: user margin 0.0
[03/01 20:53:33   1067] Hold Target Slack: user slack 0
[03/01 20:53:33   1067] Setup Target Slack: user slack 0;
[03/01 20:53:33   1067] setUsefulSkewMode -noEcoRoute
[03/01 20:53:33   1067] Start to check current routing status for nets...
[03/01 20:53:33   1067] Using hname+ instead name for net compare
[03/01 20:53:33   1067] All nets are already routed correctly.
[03/01 20:53:33   1067] End to check current routing status for nets (mem=1641.0M)
[03/01 20:53:33   1067] DEL0 does not have usable cells
[03/01 20:53:33   1067]  This may be because it is dont_use, or because it has no LEF.
[03/01 20:53:33   1067]  **WARN: (IMPOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/01 20:53:33   1067] Type 'man IMPOPT-3080' for more detail.
[03/01 20:53:33   1067] *info: All cells identified as Buffer and Delay cells:
[03/01 20:53:33   1067] *info:   with footprint "BUFFD1" or "BUFFD1": 
[03/01 20:53:33   1067] *info: ------------------------------------------------------------------
[03/01 20:53:33   1067] *info: (dly) GBUFFD1    dont_use  tcbn65gplusbc
[03/01 20:53:33   1067] *info: (dly) GBUFFD2    dont_use  tcbn65gplusbc
[03/01 20:53:33   1067] *info: (dly) GBUFFD3    dont_use  tcbn65gplusbc
[03/01 20:53:33   1067] *info: (dly) GBUFFD4    dont_use  tcbn65gplusbc
[03/01 20:53:33   1067] *info: (dly) GBUFFD8    dont_use  tcbn65gplusbc
[03/01 20:53:33   1067] *info: (dly) BUFFD0            -  tcbn65gplusbc
[03/01 20:53:33   1067] *info: (dly) CKBD0             -  tcbn65gplusbc
[03/01 20:53:33   1067] *info: (dly) BUFFD1            -  tcbn65gplusbc
[03/01 20:53:33   1067] *info: (dly) CKBD1             -  tcbn65gplusbc
[03/01 20:53:33   1067] *info: (dly) CKBD2             -  tcbn65gplusbc
[03/01 20:53:33   1067] *info: (dly) BUFFD2            -  tcbn65gplusbc
[03/01 20:53:33   1067] *info: (dly) CKBD3             -  tcbn65gplusbc
[03/01 20:53:33   1067] *info: (dly) BUFFD3            -  tcbn65gplusbc
[03/01 20:53:33   1067] *info: (dly) CKBD4             -  tcbn65gplusbc
[03/01 20:53:33   1067] *info: (dly) CKBD6             -  tcbn65gplusbc
[03/01 20:53:33   1067] *info: (dly) BUFFD4            -  tcbn65gplusbc
[03/01 20:53:33   1067] *info: (dly) BUFFD6            -  tcbn65gplusbc
[03/01 20:53:33   1067] *info: (dly) CKBD8             -  tcbn65gplusbc
[03/01 20:53:33   1067] *info: (dly) BUFFD8            -  tcbn65gplusbc
[03/01 20:53:33   1067] *info: (dly) CKBD12            -  tcbn65gplusbc
[03/01 20:53:33   1067] *info: (dly) BUFFD12           -  tcbn65gplusbc
[03/01 20:53:33   1067] *info: (dly) CKBD16            -  tcbn65gplusbc
[03/01 20:53:33   1067] *info: (dly) BUFFD16           -  tcbn65gplusbc
[03/01 20:53:33   1067] *info: (dly) CKBD20     dont_use  tcbn65gplusbc
[03/01 20:53:33   1067] *info: (dly) BUFFD20    dont_use  tcbn65gplusbc
[03/01 20:53:33   1067] *info: (dly) CKBD24     dont_use  tcbn65gplusbc
[03/01 20:53:33   1067] *info: (dly) BUFFD24    dont_use  tcbn65gplusbc
[03/01 20:53:33   1067] *info: (dly) BUFFD0            -  tcbn65gplusbc
[03/01 20:53:33   1067] *info: (dly) CKBD0             -  tcbn65gplusbc
[03/01 20:53:33   1067] *info: (dly) BUFFD1            -  tcbn65gplusbc
[03/01 20:53:33   1067] *info: (dly) GBUFFD1    dont_use  tcbn65gplusbc
[03/01 20:53:33   1067] *info: (dly) CKBD1             -  tcbn65gplusbc
[03/01 20:53:33   1067] *info: (dly) GBUFFD2    dont_use  tcbn65gplusbc
[03/01 20:53:33   1067] *info: (dly) CKBD2             -  tcbn65gplusbc
[03/01 20:53:33   1067] *info: (dly) BUFFD2            -  tcbn65gplusbc
[03/01 20:53:33   1067] *info: (dly) CKBD3             -  tcbn65gplusbc
[03/01 20:53:33   1067] *info: (dly) GBUFFD3    dont_use  tcbn65gplusbc
[03/01 20:53:33   1067] *info: (dly) BUFFD3            -  tcbn65gplusbc
[03/01 20:53:33   1067] *info: (dly) BUFFD4            -  tcbn65gplusbc
[03/01 20:53:33   1067] *info: (dly) CKBD4             -  tcbn65gplusbc
[03/01 20:53:33   1067] *info: (dly) GBUFFD4    dont_use  tcbn65gplusbc
[03/01 20:53:33   1067] *info: (dly) CKBD6             -  tcbn65gplusbc
[03/01 20:53:33   1067] *info: (dly) BUFFD6            -  tcbn65gplusbc
[03/01 20:53:33   1067] *info: (dly) CKBD8             -  tcbn65gplusbc
[03/01 20:53:33   1067] *info: (dly) BUFFD8            -  tcbn65gplusbc
[03/01 20:53:33   1067] *info: (dly) GBUFFD8    dont_use  tcbn65gplusbc
[03/01 20:53:33   1067] *info: (dly) BUFFD12           -  tcbn65gplusbc
[03/01 20:53:33   1067] *info: (dly) CKBD12            -  tcbn65gplusbc
[03/01 20:53:33   1067] *info: (dly) CKBD16            -  tcbn65gplusbc
[03/01 20:53:33   1067] *info: (dly) BUFFD16           -  tcbn65gplusbc
[03/01 20:53:33   1067] *info: (dly) CKBD20     dont_use  tcbn65gplusbc
[03/01 20:53:33   1067] *info: (dly) BUFFD20    dont_use  tcbn65gplusbc
[03/01 20:53:33   1067] *info: (dly) CKBD24     dont_use  tcbn65gplusbc
[03/01 20:53:33   1067] *info: (dly) BUFFD24    dont_use  tcbn65gplusbc
[03/01 20:53:33   1067] PhyDesignGrid: maxLocalDensity 0.98
[03/01 20:53:33   1067] #spOpts: N=65 mergeVia=F 
[03/01 20:53:33   1067] Core basic site is core
[03/01 20:53:33   1067] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/01 20:53:33   1067] GigaOpt Hold Optimizer is used
[03/01 20:53:33   1067] Include MVT Delays for Hold Opt
[03/01 20:53:34   1067] <optDesign CMD> fixhold  no -lvt Cells
[03/01 20:53:34   1067] **INFO: Num dontuse cells 396, Num usable cells 545
[03/01 20:53:34   1067] optDesignOneStep: Leakage Power Flow
[03/01 20:53:34   1067] **INFO: Num dontuse cells 396, Num usable cells 545
[03/01 20:53:34   1067] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:17:48 mem=1639.1M ***
[03/01 20:53:34   1067] Effort level <high> specified for reg2reg path_group
[03/01 20:53:35   1068] **INFO: Starting Blocking QThread with 1 CPU
[03/01 20:53:35   1068]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/01 20:53:35   1068] #################################################################################
[03/01 20:53:35   1068] # Design Stage: PreRoute
[03/01 20:53:35   1068] # Design Name: fullchip
[03/01 20:53:35   1068] # Design Mode: 65nm
[03/01 20:53:35   1068] # Analysis Mode: MMMC Non-OCV 
[03/01 20:53:35   1068] # Parasitics Mode: No SPEF/RCDB
[03/01 20:53:35   1068] # Signoff Settings: SI Off 
[03/01 20:53:35   1068] #################################################################################
[03/01 20:53:35   1068] AAE_INFO: 1 threads acquired from CTE.
[03/01 20:53:35   1068] Calculate delays in BcWc mode...
[03/01 20:53:35   1068] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/01 20:53:35   1068] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/01 20:53:35   1068] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/01 20:53:35   1068] End delay calculation. (MEM=0 CPU=0:00:03.2 REAL=0:00:03.0)
[03/01 20:53:35   1068] *** CDM Built up (cpu=0:00:03.5  real=0:00:03.0  mem= 0.0M) ***
[03/01 20:53:35   1068] *** Done Building Timing Graph (cpu=0:00:04.1 real=0:00:04.0 totSessionCpu=0:00:10.1 mem=0.0M)
[03/01 20:53:35   1068] 
[03/01 20:53:35   1068] Active hold views:
[03/01 20:53:35   1068]  BC_VIEW
[03/01 20:53:35   1068]   Dominating endpoints: 0
[03/01 20:53:35   1068]   Dominating TNS: -0.000
[03/01 20:53:35   1068] 
[03/01 20:53:35   1068] Done building cte hold timing graph (fixHold) cpu=0:00:05.2 real=0:00:05.0 totSessionCpu=0:00:10.2 mem=0.0M ***
[03/01 20:53:35   1068] ** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
[03/01 20:53:35   1068] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=0.0M
[03/01 20:53:35   1068] Done building hold timer [8993 node(s), 12247 edge(s), 1 view(s)] (fixHold) cpu=0:00:06.3 real=0:00:06.0 totSessionCpu=0:00:11.3 mem=0.0M ***
[03/01 20:53:41   1074]  
_______________________________________________________________________
[03/01 20:53:41   1074] Done building cte setup timing graph (fixHold) cpu=0:00:07.0 real=0:00:07.0 totSessionCpu=0:17:55 mem=1639.1M ***
[03/01 20:53:41   1074] ** Profile ** Start :  cpu=0:00:00.0, mem=1639.1M
[03/01 20:53:41   1074] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1647.1M
[03/01 20:53:42   1075] *info: category slack lower bound [L -54.4] default
[03/01 20:53:42   1075] *info: category slack lower bound [H -54.4] reg2reg 
[03/01 20:53:42   1075] --------------------------------------------------- 
[03/01 20:53:42   1075]    Setup Violation Summary with Target Slack (0.000 ns)
[03/01 20:53:42   1075] --------------------------------------------------- 
[03/01 20:53:42   1075]          WNS    reg2regWNS
[03/01 20:53:42   1075]    -0.054 ns     -0.054 ns
[03/01 20:53:42   1075] --------------------------------------------------- 
[03/01 20:53:42   1075] Restoring autoHoldViews:  BC_VIEW
[03/01 20:53:42   1075] ** Profile ** Start :  cpu=0:00:00.0, mem=1647.1M
[03/01 20:53:42   1075] ** Profile ** Other data :  cpu=0:00:00.1, mem=1647.1M
[03/01 20:53:42   1076] ** Profile ** DRVs :  cpu=0:00:00.3, mem=1647.1M
[03/01 20:53:42   1076] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.054  | -0.054  |  0.036  |
|           TNS (ns):| -1.187  | -1.187  |  0.000  |
|    Violating Paths:|   64    |   64    |    0    |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.141  |  0.000  | -0.141  |
|           TNS (ns):| -4.594  |  0.000  | -4.594  |
|    Violating Paths:|   134   |    0    |   134   |
|          All Paths:|  5430   |  5406   |  2432   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.070%
       (98.641% with Fillers)
Routing Overflow: 0.32% H and 0.23% V
------------------------------------------------------------
Summary for sequential cells idenfication: 
[03/01 20:53:42   1076] Identified SBFF number: 199
[03/01 20:53:42   1076] Identified MBFF number: 0
[03/01 20:53:42   1076] Not identified SBFF number: 0
[03/01 20:53:42   1076] Not identified MBFF number: 0
[03/01 20:53:42   1076] Number of sequential cells which are not FFs: 104
[03/01 20:53:42   1076] 
[03/01 20:53:43   1076] Summary for sequential cells idenfication: 
[03/01 20:53:43   1076] Identified SBFF number: 199
[03/01 20:53:43   1076] Identified MBFF number: 0
[03/01 20:53:43   1076] Not identified SBFF number: 0
[03/01 20:53:43   1076] Not identified MBFF number: 0
[03/01 20:53:43   1076] Number of sequential cells which are not FFs: 104
[03/01 20:53:43   1076] 
[03/01 20:53:43   1076] 
[03/01 20:53:43   1076] *Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
[03/01 20:53:43   1076] *Info: worst delay setup view: WC_VIEW
[03/01 20:53:43   1076] Footprint list for hold buffering (delay unit: ps)
[03/01 20:53:43   1076] =================================================================
[03/01 20:53:43   1076] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[03/01 20:53:43   1076] ------------------------------------------------------------------
[03/01 20:53:43   1076] *Info:       24.5       2.48    4.0   2.47 CKBD0 (I,Z)
[03/01 20:53:43   1076] *Info:       23.0       2.40    4.0   2.47 BUFFD0 (I,Z)
[03/01 20:53:43   1076] =================================================================
[03/01 20:53:44   1077] **optDesign ... cpu = 0:00:10, real = 0:00:11, mem = 1641.1M, totSessionCpu=0:17:57 **
[03/01 20:53:44   1077] gigaOpt Hold fixing search radius: 72.000000 Microns (40 stdCellHgt)
[03/01 20:53:44   1077] *info: Run optDesign holdfix with 1 thread.
[03/01 20:53:44   1077] Info: 87 nets with fixed/cover wires excluded.
[03/01 20:53:44   1077] Info: 121 clock nets excluded from IPO operation.
[03/01 20:53:44   1077] --------------------------------------------------- 
[03/01 20:53:44   1077]    Hold Timing Summary  - Initial 
[03/01 20:53:44   1077] --------------------------------------------------- 
[03/01 20:53:44   1077]  Target slack: 0.000 ns
[03/01 20:53:44   1077] View: BC_VIEW 
[03/01 20:53:44   1077] 	WNS: -0.141 
[03/01 20:53:44   1077] 	TNS: -4.594 
[03/01 20:53:44   1077] 	VP: 134 
[03/01 20:53:44   1077] 	Worst hold path end point: core_instance/ofifo_inst/col_idx_0__fifo_instance/rd_ptr_reg_2_/D 
[03/01 20:53:44   1077] --------------------------------------------------- 
[03/01 20:53:44   1077]    Setup Timing Summary  - Initial 
[03/01 20:53:44   1077] --------------------------------------------------- 
[03/01 20:53:44   1077]  Target slack: 0.000 ns
[03/01 20:53:44   1077] View: WC_VIEW 
[03/01 20:53:44   1077] 	WNS: -0.054 
[03/01 20:53:44   1077] 	TNS: -1.187 
[03/01 20:53:44   1077] 	VP: 64 
[03/01 20:53:44   1077] 	Worst setup path end point:core_instance/ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D 
[03/01 20:53:44   1077] --------------------------------------------------- 
[03/01 20:53:44   1077] PhyDesignGrid: maxLocalDensity 0.98
[03/01 20:53:44   1077] #spOpts: N=65 mergeVia=F 
[03/01 20:53:44   1077] 
[03/01 20:53:44   1077] *** Starting Core Fixing (fixHold) cpu=0:00:10.2 real=0:00:10.0 totSessionCpu=0:17:58 mem=1809.0M density=98.641% ***
[03/01 20:53:44   1077] Optimizer Target Slack 0.000 StdDelay is 0.014  
[03/01 20:53:44   1078] 
[03/01 20:53:44   1078] Phase I ......
[03/01 20:53:44   1078] *info: Multithread Hold Batch Commit is enabled
[03/01 20:53:44   1078] *info: Levelized Batch Commit is enabled
[03/01 20:53:44   1078] Executing transform: ECO Safe Resize
[03/01 20:53:45   1078] Worst hold path end point:
[03/01 20:53:45   1078]   core_instance/ofifo_inst/col_idx_0__fifo_instance/rd_ptr_reg_2_/D
[03/01 20:53:45   1078]     net: core_instance/ofifo_inst/col_idx_0__fifo_instance/n51 (nrTerm=2)
[03/01 20:53:45   1078] **Info: Stopping hold fixing due to density exceeding max design density 95.000%
[03/01 20:53:45   1078] ===========================================================================================
[03/01 20:53:45   1078]   Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
[03/01 20:53:45   1078] ------------------------------------------------------------------------------------------
[03/01 20:53:45   1078]  Hold WNS :      -0.1412
[03/01 20:53:45   1078]       TNS :      -4.5943
[03/01 20:53:45   1078]       #VP :          134
[03/01 20:53:45   1078]   Density :      98.641%
[03/01 20:53:45   1078] ------------------------------------------------------------------------------------------
[03/01 20:53:45   1078]  cpu=0:00:10.5 real=0:00:11.0 totSessionCpu=0:17:58 mem=1809.0M
[03/01 20:53:45   1078] ===========================================================================================
[03/01 20:53:45   1078] 
[03/01 20:53:45   1078] Executing transform: AddBuffer + LegalResize
[03/01 20:53:45   1078] Worst hold path end point:
[03/01 20:53:45   1078]   core_instance/ofifo_inst/col_idx_0__fifo_instance/rd_ptr_reg_2_/D
[03/01 20:53:45   1078]     net: core_instance/ofifo_inst/col_idx_0__fifo_instance/n51 (nrTerm=2)
[03/01 20:53:45   1078] **Info: Stopping hold fixing due to density exceeding max design density 95.000%
[03/01 20:53:45   1078] ===========================================================================================
[03/01 20:53:45   1078]   Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
[03/01 20:53:45   1078] ------------------------------------------------------------------------------------------
[03/01 20:53:45   1078]  Hold WNS :      -0.1412
[03/01 20:53:45   1078]       TNS :      -4.5943
[03/01 20:53:45   1078]       #VP :          134
[03/01 20:53:45   1078]   Density :      98.641%
[03/01 20:53:45   1078] ------------------------------------------------------------------------------------------
[03/01 20:53:45   1078]  cpu=0:00:10.6 real=0:00:11.0 totSessionCpu=0:17:58 mem=1809.0M
[03/01 20:53:45   1078] ===========================================================================================
[03/01 20:53:45   1078] 
[03/01 20:53:45   1078] --------------------------------------------------- 
[03/01 20:53:45   1078]    Hold Timing Summary  - Phase I 
[03/01 20:53:45   1078] --------------------------------------------------- 
[03/01 20:53:45   1078]  Target slack: 0.000 ns
[03/01 20:53:45   1078] View: BC_VIEW 
[03/01 20:53:45   1078] 	WNS: -0.141 
[03/01 20:53:45   1078] 	TNS: -4.594 
[03/01 20:53:45   1078] 	VP: 134 
[03/01 20:53:45   1078] 	Worst hold path end point: core_instance/ofifo_inst/col_idx_0__fifo_instance/rd_ptr_reg_2_/D 
[03/01 20:53:45   1078] --------------------------------------------------- 
[03/01 20:53:45   1078]    Setup Timing Summary  - Phase I 
[03/01 20:53:45   1078] --------------------------------------------------- 
[03/01 20:53:45   1078]  Target slack: 0.000 ns
[03/01 20:53:45   1078] View: WC_VIEW 
[03/01 20:53:45   1078] 	WNS: -0.054 
[03/01 20:53:45   1078] 	TNS: -1.187 
[03/01 20:53:45   1078] 	VP: 64 
[03/01 20:53:45   1078] 	Worst setup path end point:core_instance/ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D 
[03/01 20:53:45   1078] --------------------------------------------------- 
[03/01 20:53:45   1078] 
[03/01 20:53:45   1078] *** Finished Core Fixing (fixHold) cpu=0:00:10.8 real=0:00:11.0 totSessionCpu=0:17:58 mem=1809.0M density=98.641% ***
[03/01 20:53:45   1078] *info:
[03/01 20:53:45   1078] 
[03/01 20:53:45   1078] 
[03/01 20:53:45   1078] =======================================================================
[03/01 20:53:45   1078]                 Reasons for remaining hold violations
[03/01 20:53:45   1078] =======================================================================
[03/01 20:53:45   1078] *info: Total 230 net(s) have violated hold timing slacks.
[03/01 20:53:45   1078] 
[03/01 20:53:45   1078] Buffering failure reasons
[03/01 20:53:45   1078] ------------------------------------------------
[03/01 20:53:45   1078] *info:   230 net(s): Could not be fixed because of internal reason: UnknownReason.
[03/01 20:53:45   1078] 	reset
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n35
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n33
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n32
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n30
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n29
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n28
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n27
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n231
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n230
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n227
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n21
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n19
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n146
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n145
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n143
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n35
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n33
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n32
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n30
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n29
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n28
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n231
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n230
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n227
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n21
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n19
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n145
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n143
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n35
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n33
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n32
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n30
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n29
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n28
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n27
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n26
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n24
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n231
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n230
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n229
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n228
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n227
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n21
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n19
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n16
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n146
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n145
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n143
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n35
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n33
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n32
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n30
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n29
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n28
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n27
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n231
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n230
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n227
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n21
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n19
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n146
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n145
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n143
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n35
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n32
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n30
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n29
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n231
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n230
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n21
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n19
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n145
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n143
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n7
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n44
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n39
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n35
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n33
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n32
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n30
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n29
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n28
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n27
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n26
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n24
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n231
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n230
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n229
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n228
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n227
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n21
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n20
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n199
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n197
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n195
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n194
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n193
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n192
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n191
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n190
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n19
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n189
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n188
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n18
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n16
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n15
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n146
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n145
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n143
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n13
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n91
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n9
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n86
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n85
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n84
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n82
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n7
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n54
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n53
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n52
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n51
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n50
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n44
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n40
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n35
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n33
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n32
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n30
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n3
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n29
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n28
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n27
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n26
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n24
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n21
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n20
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n19
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n18
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n16
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n15
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n143
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n14
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n136
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n135
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n13
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n126
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n125
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n124
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n122
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n1
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_OFN152_n3
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_OFN151_n1
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n7
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n54
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n53
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n52
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n51
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n50
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n49
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n48
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n35
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n33
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n32
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n30
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n3
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n29
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n28
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n27
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n26
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n24
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n21
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n20
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n19
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n18
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n16
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n15
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n143
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n136
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n135
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n13
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n1
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_OFN150_n3
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_OFN149_n1
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n8
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n20
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n19
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n151
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n15
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/n156
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/n155
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n9
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n7
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n23
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n22
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n21
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n19
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n16
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n155
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n153
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n152
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n14
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n13
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n11
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n9
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n8
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n6
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n18
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n17
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n16
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n152
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n148
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n147
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n12
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n9
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n4
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n21
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n20
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n19
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n18
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n154
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n151
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n150
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n15
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n138
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n13
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n12
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n11
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n10
[03/01 20:53:45   1078] 	core_instance/FE_OFN20_reset
[03/01 20:53:45   1078] 
[03/01 20:53:45   1078] 
[03/01 20:53:45   1078] Resizing failure reasons
[03/01 20:53:45   1078] ------------------------------------------------
[03/01 20:53:45   1078] *info:   230 net(s): Could not be fixed because of internal reason: UnknownReason.
[03/01 20:53:45   1078] 	reset
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n35
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n33
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n32
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n30
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n29
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n28
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n27
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n231
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n230
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n227
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n21
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n19
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n146
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n145
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n143
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n35
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n33
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n32
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n30
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n29
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n28
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n231
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n230
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n227
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n21
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n19
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n145
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n143
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n35
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n33
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n32
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n30
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n29
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n28
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n27
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n26
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n24
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n231
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n230
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n229
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n228
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n227
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n21
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n19
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n16
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n146
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n145
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n143
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n35
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n33
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n32
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n30
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n29
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n28
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n27
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n231
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n230
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n227
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n21
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n19
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n146
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n145
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n143
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n35
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n32
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n30
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n29
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n231
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n230
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n21
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n19
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n145
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n143
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n7
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n44
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n39
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n35
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n33
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n32
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n30
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n29
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n28
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n27
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n26
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n24
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n231
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n230
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n229
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n228
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n227
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n21
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n20
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n199
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n197
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n195
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n194
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n193
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n192
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n191
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n190
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n19
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n189
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n188
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n18
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n16
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n15
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n146
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n145
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n143
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n13
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n91
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n9
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n86
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n85
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n84
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n82
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n7
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n54
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n53
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n52
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n51
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n50
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n44
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n40
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n35
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n33
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n32
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n30
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n3
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n29
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n28
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n27
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n26
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n24
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n21
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n20
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n19
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n18
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n16
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n15
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n143
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n14
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n136
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n135
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n13
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n126
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n125
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n124
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n122
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n1
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_OFN152_n3
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_OFN151_n1
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n7
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n54
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n53
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n52
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n51
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n50
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n49
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n48
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n35
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n33
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n32
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n30
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n3
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n29
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n28
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n27
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n26
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n24
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n21
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n20
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n19
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n18
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n16
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n15
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n143
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n136
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n135
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n13
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n1
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_OFN150_n3
[03/01 20:53:45   1078] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_OFN149_n1
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n8
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n20
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n19
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n151
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n15
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/n156
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/n155
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n9
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n7
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n23
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n22
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n21
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n19
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n16
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n155
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n153
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n152
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n14
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n13
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n11
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n9
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n8
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n6
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n18
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n17
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n16
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n152
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n148
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n147
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n12
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n9
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n4
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n21
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n20
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n19
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n18
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n154
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n151
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n150
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n15
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n138
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n13
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n12
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n11
[03/01 20:53:45   1078] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n10
[03/01 20:53:45   1078] 	core_instance/FE_OFN20_reset
[03/01 20:53:45   1078] 
[03/01 20:53:45   1078] 
[03/01 20:53:45   1078] *info: net names were printed out to logv file
[03/01 20:53:45   1078] 
[03/01 20:53:45   1078] *** Finish Post CTS Hold Fixing (cpu=0:00:10.8 real=0:00:11.0 totSessionCpu=0:17:58 mem=1809.0M density=98.641%) ***
[03/01 20:53:45   1078] <optDesign CMD> Restore Using all VT Cells
[03/01 20:53:45   1078] Reported timing to dir ./timingReports
[03/01 20:53:45   1078] **optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 1659.6M, totSessionCpu=0:17:59 **
[03/01 20:53:45   1078] ** Profile ** Start :  cpu=0:00:00.0, mem=1659.6M
[03/01 20:53:45   1078] ** Profile ** Other data :  cpu=0:00:00.1, mem=1659.6M
[03/01 20:53:45   1078] **INFO: Starting Blocking QThread with 1 CPU
[03/01 20:53:45   1078]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/01 20:53:45   1078] #################################################################################
[03/01 20:53:45   1078] # Design Stage: PreRoute
[03/01 20:53:45   1078] # Design Name: fullchip
[03/01 20:53:45   1078] # Design Mode: 65nm
[03/01 20:53:45   1078] # Analysis Mode: MMMC Non-OCV 
[03/01 20:53:45   1078] # Parasitics Mode: No SPEF/RCDB
[03/01 20:53:45   1078] # Signoff Settings: SI Off 
[03/01 20:53:45   1078] #################################################################################
[03/01 20:53:45   1078] AAE_INFO: 1 threads acquired from CTE.
[03/01 20:53:45   1078] Calculate delays in BcWc mode...
[03/01 20:53:45   1078] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/01 20:53:45   1078] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/01 20:53:45   1078] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/01 20:53:45   1078] End delay calculation. (MEM=0 CPU=0:00:03.1 REAL=0:00:03.0)
[03/01 20:53:45   1078] *** CDM Built up (cpu=0:00:03.4  real=0:00:03.0  mem= 0.0M) ***
[03/01 20:53:45   1078] *** Done Building Timing Graph (cpu=0:00:04.0 real=0:00:04.0 totSessionCpu=0:00:16.0 mem=0.0M)
[03/01 20:53:45   1078] ** Profile ** Overall slacks :  cpu=0:0-7:0-2.-4, mem=0.0M
[03/01 20:53:45   1078] ** Profile ** Total reports :  cpu=0:00:00.2, mem=0.0M
[03/01 20:53:50   1083]  
_______________________________________________________________________
[03/01 20:53:51   1083] ** Profile ** Overall slacks :  cpu=0:00:05.2, mem=1669.6M
[03/01 20:53:51   1084] ** Profile ** Total reports :  cpu=0:00:00.8, mem=1661.6M
[03/01 20:53:52   1085] ** Profile ** DRVs :  cpu=0:00:00.4, mem=1661.6M
[03/01 20:53:52   1085] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.054  | -0.054  |  0.036  |
|           TNS (ns):| -1.187  | -1.187  |  0.000  |
|    Violating Paths:|   64    |   64    |    0    |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.141  |  0.000  | -0.141  |
|           TNS (ns):| -4.594  |  0.000  | -4.594  |
|    Violating Paths:|   134   |    0    |   134   |
|          All Paths:|  5430   |  5406   |  2432   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.070%
       (98.641% with Fillers)
Routing Overflow: 0.32% H and 0.23% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1661.6M
[03/01 20:53:52   1085] *** Final Summary (holdfix) CPU=0:00:06.5, REAL=0:00:07.0, MEM=1661.6M
[03/01 20:53:52   1085] **optDesign ... cpu = 0:00:18, real = 0:00:19, mem = 1659.6M, totSessionCpu=0:18:05 **
[03/01 20:53:52   1085] *** Finished optDesign ***
[03/01 20:53:52   1085] 
[03/01 20:53:52   1085] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:19.0 real=0:00:19.8)
[03/01 20:53:52   1085] Info: pop threads available for lower-level modules during optimization.
[03/01 20:53:52   1085] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/01 20:53:52   1085] <CMD> saveDesign cts.enc
[03/01 20:53:52   1085] Writing Netlist "cts.enc.dat.tmp/fullchip.v.gz" ...
[03/01 20:53:52   1085] Saving AAE Data ...
[03/01 20:53:52   1085] Saving preference file cts.enc.dat.tmp/gui.pref.tcl ...
[03/01 20:53:53   1085] Saving mode setting ...
[03/01 20:53:53   1085] Saving global file ...
[03/01 20:53:53   1085] Saving floorplan file ...
[03/01 20:53:53   1085] Saving Drc markers ...
[03/01 20:53:53   1085] ... 1000 markers are saved ...
[03/01 20:53:53   1085] ... 1000 geometry drc markers are saved ...
[03/01 20:53:53   1085] ... 0 antenna drc markers are saved ...
[03/01 20:53:53   1085] Saving placement file ...
[03/01 20:53:53   1085] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=1659.6M) ***
[03/01 20:53:53   1085] Saving route file ...
[03/01 20:53:54   1086] *** Completed saveRoute (cpu=0:00:00.4 real=0:00:01.0 mem=1659.6M) ***
[03/01 20:53:54   1086] Saving DEF file ...
[03/01 20:53:54   1086] Saving rc congestion map cts.enc.dat.tmp/fullchip.congmap.gz ...
[03/01 20:53:54   1086] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/01 20:53:54   1086] 
[03/01 20:53:54   1086] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/01 20:53:54   1086] 
[03/01 20:53:54   1086] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/01 20:53:55   1087] Generated self-contained design cts.enc.dat.tmp
[03/01 20:53:55   1087] 
[03/01 20:53:55   1087] *** Summary of all messages that are not suppressed in this session:
[03/01 20:53:55   1087] Severity  ID               Count  Summary                                  
[03/01 20:53:55   1087] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/01 20:53:55   1087] ERROR     IMPOAX-142           2  %s                                       
[03/01 20:53:55   1087] *** Message Summary: 0 warning(s), 3 error(s)
[03/01 20:53:55   1087] 
[03/01 20:54:12   1091] <CMD> fit
[03/01 20:54:17   1092] <CMD> fit
[03/01 20:54:20   1093] <CMD> selectInst FILLER_20332
[03/01 20:54:24   1094] <CMD> deselectAll
[03/01 20:54:24   1094] <CMD> selectInst FILLER_22164
[03/01 20:54:26   1094] <CMD> deselectAll
[03/01 20:54:26   1094] <CMD> selectInst core_instance/ofifo_inst/col_idx_5__fifo_instance/q5_reg_6_
[03/01 20:54:36   1096] <CMD> fit
[03/01 20:55:16   1106] <CMD> deselectAll
[03/01 20:55:16   1106] <CMD> selectMarker 222.8100 192.5500 224.1900 192.6500 3 1 6
[03/01 20:55:23   1107] <CMD> deselectAll
[03/01 20:55:23   1107] <CMD> selectInst FILLER_17638
[03/01 20:55:24   1107] <CMD> deselectAll
[03/01 20:55:24   1107] <CMD> selectMarker 222.8100 192.5500 224.1900 192.6500 3 1 6
[03/01 20:56:13   1119] <CMD> deselectAll
[03/01 20:56:13   1119] <CMD> selectMarker 222.8100 192.5500 224.1900 192.6500 3 1 6
[03/01 20:56:16   1119] <CMD> deselectAll
[03/01 20:56:16   1119] <CMD> selectMarker 222.8100 192.5500 224.1900 192.6500 3 1 6
[03/01 20:56:20   1120] <CMD> deselectAll
[03/01 20:56:20   1120] <CMD> selectMarker 222.8100 192.5500 224.1900 192.6500 3 1 6
[03/01 20:56:23   1121] <CMD> deselectAll
[03/01 20:56:23   1121] <CMD> selectMarker 222.8100 192.5500 224.1900 192.6500 3 1 6
[03/01 20:56:25   1121] <CMD> deselectAll
[03/01 20:56:25   1121] <CMD> selectMarker 222.8100 192.5500 224.1900 192.6500 3 1 6
[03/01 20:56:25   1121] <CMD> setLayerPreference violation -isVisible 1
[03/01 20:56:25   1121] <CMD> uiKit::addWidget vb -type main
[03/01 20:56:25   1121] <CMD> violationBrowser -all -no_display_false
[03/01 20:56:25   1121] <CMD> zoomBox 222.12 191.86 224.88 193.34
[03/01 20:56:25   1121] <CMD> zoomBox 222.12 191.86 224.88 193.34
[03/01 20:56:29   1122] <CMD> deselectAll
[03/01 20:56:29   1122] <CMD> selectMarker 222.8100 192.5500 224.1900 192.6500 3 1 6
[03/01 20:56:32   1123] <CMD> deselectAll
[03/01 20:56:32   1123] <CMD> selectMarker 222.8100 192.5500 224.1900 192.6500 3 1 6
[03/01 20:56:45   1126] <CMD> deselectAll
[03/01 20:56:45   1126] <CMD> selectMarker 222.8100 192.5500 224.1900 192.6500 3 1 6
[03/01 20:56:47   1126] <CMD> deselectAll
[03/01 20:56:47   1126] <CMD> selectMarker 222.8100 192.5500 224.1900 192.6500 3 1 6
[03/01 20:56:49   1127] <CMD> deselectAll
[03/01 20:56:49   1127] <CMD> selectWire 10.0000 191.6350 451.8000 191.9650 1 VSS
[03/01 20:56:50   1127] <CMD> deselectAll
[03/01 20:56:50   1127] <CMD> selectMarker 222.8100 192.5500 224.1900 192.6500 3 1 6
[03/01 20:57:11   1132] <CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
[03/01 20:57:11   1132] <CMD> setNanoRouteMode -quiet -drouteFixAntenna true
[03/01 20:57:11   1132] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[03/01 20:57:11   1132] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[03/01 20:57:11   1132] <CMD> setNanoRouteMode -quiet -routeSiEffort medium
[03/01 20:57:11   1132] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
[03/01 20:57:11   1132] <CMD> setNanoRouteMode -quiet -drouteAutoStop true
[03/01 20:57:11   1132] <CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
[03/01 20:57:11   1132] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[03/01 20:57:11   1132] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/01 20:57:11   1132] <CMD> routeDesign
[03/01 20:57:11   1132] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1390.20 (MB), peak = 1471.12 (MB)
[03/01 20:57:11   1132] #**INFO: setDesignMode -flowEffort standard
[03/01 20:57:11   1132] #**INFO: multi-cut via swapping  will be performed after routing.
[03/01 20:57:11   1132] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[03/01 20:57:11   1132] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[03/01 20:57:11   1132] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[03/01 20:57:11   1132] #spOpts: N=65 
[03/01 20:57:11   1132] Core basic site is core
[03/01 20:57:11   1132] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/01 20:57:11   1132] Begin checking placement ... (start mem=1634.6M, init mem=1634.6M)
[03/01 20:57:12   1132] *info: Placed = 62058          (Fixed = 86)
[03/01 20:57:12   1132] *info: Unplaced = 0           
[03/01 20:57:12   1132] Placement Density:98.64%(191402/194039)
[03/01 20:57:12   1132] Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1634.6M)
[03/01 20:57:12   1132] #**INFO: honoring user setting for routeWithTimingDriven set to true
[03/01 20:57:12   1132] #**INFO: honoring user setting for routeWithSiDriven set to true
[03/01 20:57:12   1132] 
[03/01 20:57:12   1132] changeUseClockNetStatus Option :  -noFixedNetWires 
[03/01 20:57:12   1132] *** Changed status on (87) nets in Clock.
[03/01 20:57:12   1132] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1634.6M) ***
[03/01 20:57:12   1132] #Start route 121 clock nets...
[03/01 20:57:12   1132] 
[03/01 20:57:12   1132] globalDetailRoute
[03/01 20:57:12   1132] 
[03/01 20:57:12   1132] #setNanoRouteMode -drouteAutoStop true
[03/01 20:57:12   1132] #setNanoRouteMode -drouteEndIteration 5
[03/01 20:57:12   1132] #setNanoRouteMode -drouteFixAntenna true
[03/01 20:57:12   1132] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[03/01 20:57:12   1132] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[03/01 20:57:12   1132] #setNanoRouteMode -routeSelectedNetOnly false
[03/01 20:57:12   1132] #setNanoRouteMode -routeTopRoutingLayer 4
[03/01 20:57:12   1132] #setNanoRouteMode -routeWithEco true
[03/01 20:57:12   1132] #setNanoRouteMode -routeWithSiDriven true
[03/01 20:57:12   1132] #setNanoRouteMode -routeWithTimingDriven true
[03/01 20:57:12   1132] #Start globalDetailRoute on Sat Mar  1 20:57:12 2025
[03/01 20:57:12   1132] #
[03/01 20:57:12   1132] Initializing multi-corner capacitance tables ... 
[03/01 20:57:12   1133] Initializing multi-corner resistance tables ...
[03/01 20:57:12   1133] ### Net info: total nets: 24903
[03/01 20:57:12   1133] ### Net info: dirty nets: 803
[03/01 20:57:12   1133] ### Net info: marked as disconnected nets: 0
[03/01 20:57:12   1133] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ connects to NET core_instance/mac_array_instance/CTS_57 at location ( 160.700 234.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/01 20:57:12   1133] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_22_ connects to NET core_instance/mac_array_instance/CTS_57 at location ( 159.900 230.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/01 20:57:12   1133] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_23_ connects to NET core_instance/mac_array_instance/CTS_57 at location ( 156.700 234.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/01 20:57:12   1133] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_44_ connects to NET core_instance/mac_array_instance/CTS_57 at location ( 168.700 237.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/01 20:57:12   1133] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_ connects to NET core_instance/mac_array_instance/CTS_57 at location ( 169.300 230.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/01 20:57:12   1133] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_ connects to NET core_instance/mac_array_instance/CTS_57 at location ( 221.900 245.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/01 20:57:12   1133] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ connects to NET core_instance/mac_array_instance/CTS_57 at location ( 222.700 243.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/01 20:57:12   1133] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_63_ connects to NET core_instance/mac_array_instance/CTS_57 at location ( 222.500 243.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/01 20:57:12   1133] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_12_ connects to NET core_instance/mac_array_instance/CTS_57 at location ( 216.900 245.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/01 20:57:12   1133] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_12_ connects to NET core_instance/mac_array_instance/CTS_57 at location ( 213.900 246.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/01 20:57:12   1133] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ connects to NET core_instance/mac_array_instance/CTS_57 at location ( 220.900 261.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/01 20:57:12   1133] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_28_ connects to NET core_instance/mac_array_instance/CTS_57 at location ( 221.500 248.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/01 20:57:12   1133] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_31_ connects to NET core_instance/mac_array_instance/CTS_57 at location ( 217.100 230.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/01 20:57:12   1133] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_14_ connects to NET core_instance/mac_array_instance/CTS_57 at location ( 214.500 232.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/01 20:57:12   1133] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ connects to NET core_instance/mac_array_instance/CTS_57 at location ( 210.500 230.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/01 20:57:12   1133] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_13_ connects to NET core_instance/mac_array_instance/CTS_57 at location ( 206.500 230.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/01 20:57:12   1133] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_36_ connects to NET core_instance/mac_array_instance/CTS_57 at location ( 165.900 241.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/01 20:57:12   1133] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_44_ connects to NET core_instance/mac_array_instance/CTS_57 at location ( 164.100 239.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/01 20:57:12   1133] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_19_ connects to NET core_instance/mac_array_instance/CTS_57 at location ( 157.100 244.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/01 20:57:12   1133] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ connects to NET core_instance/mac_array_instance/CTS_57 at location ( 157.900 232.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/01 20:57:12   1133] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_57 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/01 20:57:12   1133] #WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
[03/01 20:57:12   1133] #To increase the message display limit, refer to the product command reference manual.
[03/01 20:57:12   1133] #WARNING (NRIG-44) Imported NET core_instance/CTS_245 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/01 20:57:12   1133] #WARNING (NRIG-44) Imported NET core_instance/CTS_244 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/01 20:57:12   1133] #WARNING (NRIG-44) Imported NET core_instance/CTS_243 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/01 20:57:12   1133] #WARNING (NRIG-44) Imported NET core_instance/CTS_242 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/01 20:57:12   1133] #WARNING (NRIG-44) Imported NET core_instance/CTS_241 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/01 20:57:12   1133] #WARNING (NRIG-44) Imported NET core_instance/CTS_240 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/01 20:57:12   1133] #WARNING (NRIG-44) Imported NET core_instance/CTS_239 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/01 20:57:12   1133] #WARNING (NRIG-44) Imported NET core_instance/CTS_238 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/01 20:57:12   1133] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_56 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/01 20:57:12   1133] #WARNING (NRIG-44) Imported NET core_instance/CTS_237 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/01 20:57:12   1133] #WARNING (NRIG-44) Imported NET core_instance/CTS_235 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/01 20:57:12   1133] #WARNING (NRIG-44) Imported NET core_instance/CTS_232 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/01 20:57:12   1133] #WARNING (NRIG-44) Imported NET core_instance/CTS_229 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/01 20:57:12   1133] #WARNING (NRIG-44) Imported NET core_instance/psum_mem_instance/CTS_12 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/01 20:57:12   1133] #WARNING (NRIG-44) Imported NET core_instance/CTS_228 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/01 20:57:12   1133] #WARNING (NRIG-44) Imported NET core_instance/CTS_227 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/01 20:57:12   1133] #WARNING (NRIG-44) Imported NET core_instance/CTS_226 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/01 20:57:12   1133] #WARNING (NRIG-44) Imported NET core_instance/CTS_225 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/01 20:57:12   1133] #WARNING (NRIG-44) Imported NET core_instance/CTS_224 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/01 20:57:12   1133] #WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
[03/01 20:57:12   1133] #To increase the message display limit, refer to the product command reference manual.
[03/01 20:57:12   1133] ### Net info: fully routed nets: 4
[03/01 20:57:12   1133] ### Net info: trivial (single pin) nets: 0
[03/01 20:57:12   1133] ### Net info: unrouted nets: 24816
[03/01 20:57:12   1133] ### Net info: re-extraction nets: 83
[03/01 20:57:12   1133] ### Net info: ignored nets: 0
[03/01 20:57:12   1133] ### Net info: skip routing nets: 24782
[03/01 20:57:12   1133] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/01 20:57:12   1133] #Start routing data preparation.
[03/01 20:57:12   1133] #Minimum voltage of a net in the design = 0.000.
[03/01 20:57:12   1133] #Maximum voltage of a net in the design = 1.100.
[03/01 20:57:12   1133] #Voltage range [0.000 - 0.000] has 1 net.
[03/01 20:57:12   1133] #Voltage range [0.900 - 1.100] has 1 net.
[03/01 20:57:12   1133] #Voltage range [0.000 - 1.100] has 24901 nets.
[03/01 20:57:15   1136] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/01 20:57:15   1136] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/01 20:57:15   1136] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/01 20:57:15   1136] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/01 20:57:15   1136] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/01 20:57:15   1136] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/01 20:57:15   1136] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/01 20:57:15   1136] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/01 20:57:16   1137] #Regenerating Ggrids automatically.
[03/01 20:57:16   1137] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/01 20:57:16   1137] #Using automatically generated G-grids.
[03/01 20:57:16   1137] #Done routing data preparation.
[03/01 20:57:16   1137] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1397.97 (MB), peak = 1471.12 (MB)
[03/01 20:57:16   1137] #Merging special wires...
[03/01 20:57:16   1137] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 394.320 34.290 ) on M1 for NET core_instance/CTS_188. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/01 20:57:16   1137] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 419.320 45.090 ) on M1 for NET core_instance/CTS_188. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/01 20:57:16   1137] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 415.520 45.090 ) on M1 for NET core_instance/CTS_188. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/01 20:57:16   1137] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 436.920 37.890 ) on M1 for NET core_instance/CTS_188. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/01 20:57:16   1137] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 439.520 43.310 ) on M1 for NET core_instance/CTS_188. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/01 20:57:16   1137] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 423.120 45.090 ) on M1 for NET core_instance/CTS_188. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/01 20:57:16   1137] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 415.320 50.510 ) on M1 for NET core_instance/CTS_188. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/01 20:57:16   1137] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 419.920 39.710 ) on M1 for NET core_instance/CTS_188. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/01 20:57:16   1137] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 419.520 41.490 ) on M1 for NET core_instance/CTS_188. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/01 20:57:16   1137] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 440.120 39.710 ) on M1 for NET core_instance/CTS_188. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/01 20:57:16   1137] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 439.120 46.910 ) on M1 for NET core_instance/CTS_188. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/01 20:57:16   1137] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 423.320 41.490 ) on M1 for NET core_instance/CTS_188. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/01 20:57:16   1137] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 419.075 30.510 ) on M1 for NET core_instance/CTS_188. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/01 20:57:16   1137] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 418.875 37.710 ) on M1 for NET core_instance/CTS_188. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/01 20:57:16   1137] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 433.475 32.690 ) on M1 for NET core_instance/CTS_188. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/01 20:57:16   1137] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 436.475 41.310 ) on M1 for NET core_instance/CTS_188. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/01 20:57:16   1137] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 427.675 36.290 ) on M1 for NET core_instance/CTS_188. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/01 20:57:16   1137] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 417.475 34.110 ) on M1 for NET core_instance/CTS_188. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/01 20:57:16   1137] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 418.875 36.290 ) on M1 for NET core_instance/CTS_188. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/01 20:57:16   1137] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 436.075 36.290 ) on M1 for NET core_instance/CTS_188. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/01 20:57:16   1137] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[03/01 20:57:16   1137] #To increase the message display limit, refer to the product command reference manual.
[03/01 20:57:16   1137] #
[03/01 20:57:16   1137] #Connectivity extraction summary:
[03/01 20:57:16   1137] #83 routed nets are extracted.
[03/01 20:57:16   1137] #    81 (0.33%) extracted nets are partially routed.
[03/01 20:57:16   1137] #4 routed nets are imported.
[03/01 20:57:16   1137] #34 (0.14%) nets are without wires.
[03/01 20:57:16   1137] #24782 nets are fixed|skipped|trivial (not extracted).
[03/01 20:57:16   1137] #Total number of nets = 24903.
[03/01 20:57:16   1137] #
[03/01 20:57:16   1137] #Number of eco nets is 81
[03/01 20:57:16   1137] #
[03/01 20:57:16   1137] #Start data preparation...
[03/01 20:57:16   1137] #
[03/01 20:57:16   1137] #Data preparation is done on Sat Mar  1 20:57:16 2025
[03/01 20:57:16   1137] #
[03/01 20:57:16   1137] #Analyzing routing resource...
[03/01 20:57:17   1137] #Routing resource analysis is done on Sat Mar  1 20:57:17 2025
[03/01 20:57:17   1137] #
[03/01 20:57:17   1137] #  Resource Analysis:
[03/01 20:57:17   1137] #
[03/01 20:57:17   1137] #               Routing  #Avail      #Track     #Total     %Gcell
[03/01 20:57:17   1137] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/01 20:57:17   1137] #  --------------------------------------------------------------
[03/01 20:57:17   1137] #  Metal 1        H        2216          79       23562    92.31%
[03/01 20:57:17   1137] #  Metal 2        V        2225          84       23562     1.30%
[03/01 20:57:17   1137] #  Metal 3        H        2295           0       23562     0.08%
[03/01 20:57:17   1137] #  Metal 4        V        1993         316       23562     0.00%
[03/01 20:57:17   1137] #  --------------------------------------------------------------
[03/01 20:57:17   1137] #  Total                   8729       5.19%  94248    23.42%
[03/01 20:57:17   1137] #
[03/01 20:57:17   1137] #  121 nets (0.49%) with 1 preferred extra spacing.
[03/01 20:57:17   1137] #
[03/01 20:57:17   1137] #
[03/01 20:57:17   1137] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1401.24 (MB), peak = 1471.12 (MB)
[03/01 20:57:17   1137] #
[03/01 20:57:17   1137] #start global routing iteration 1...
[03/01 20:57:17   1138] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1403.88 (MB), peak = 1471.12 (MB)
[03/01 20:57:17   1138] #
[03/01 20:57:17   1138] #start global routing iteration 2...
[03/01 20:57:18   1139] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1426.20 (MB), peak = 1471.12 (MB)
[03/01 20:57:18   1139] #
[03/01 20:57:18   1139] #start global routing iteration 3...
[03/01 20:57:18   1139] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1426.41 (MB), peak = 1471.12 (MB)
[03/01 20:57:18   1139] #
[03/01 20:57:18   1139] #
[03/01 20:57:18   1139] #Total number of trivial nets (e.g. < 2 pins) = 125 (skipped).
[03/01 20:57:18   1139] #Total number of nets with skipped attribute = 24657 (skipped).
[03/01 20:57:18   1139] #Total number of routable nets = 121.
[03/01 20:57:18   1139] #Total number of nets in the design = 24903.
[03/01 20:57:18   1139] #
[03/01 20:57:18   1139] #115 routable nets have only global wires.
[03/01 20:57:18   1139] #6 routable nets have only detail routed wires.
[03/01 20:57:18   1139] #24657 skipped nets have only detail routed wires.
[03/01 20:57:18   1139] #115 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/01 20:57:18   1139] #6 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/01 20:57:18   1139] #
[03/01 20:57:18   1139] #Routed net constraints summary:
[03/01 20:57:18   1139] #------------------------------------------------
[03/01 20:57:18   1139] #        Rules   Pref Extra Space   Unconstrained  
[03/01 20:57:18   1139] #------------------------------------------------
[03/01 20:57:18   1139] #      Default                115               0  
[03/01 20:57:18   1139] #------------------------------------------------
[03/01 20:57:18   1139] #        Total                115               0  
[03/01 20:57:18   1139] #------------------------------------------------
[03/01 20:57:18   1139] #
[03/01 20:57:18   1139] #Routing constraints summary of the whole design:
[03/01 20:57:18   1139] #------------------------------------------------
[03/01 20:57:18   1139] #        Rules   Pref Extra Space   Unconstrained  
[03/01 20:57:18   1139] #------------------------------------------------
[03/01 20:57:18   1139] #      Default                121           24657  
[03/01 20:57:18   1139] #------------------------------------------------
[03/01 20:57:18   1139] #        Total                121           24657  
[03/01 20:57:18   1139] #------------------------------------------------
[03/01 20:57:18   1139] #
[03/01 20:57:18   1139] #
[03/01 20:57:18   1139] #  Congestion Analysis: (blocked Gcells are excluded)
[03/01 20:57:18   1139] #
[03/01 20:57:18   1139] #                 OverCon          
[03/01 20:57:18   1139] #                  #Gcell    %Gcell
[03/01 20:57:18   1139] #     Layer           (1)   OverCon
[03/01 20:57:18   1139] #  --------------------------------
[03/01 20:57:18   1139] #   Metal 1      0(0.00%)   (0.00%)
[03/01 20:57:18   1139] #   Metal 2      0(0.00%)   (0.00%)
[03/01 20:57:18   1139] #   Metal 3      0(0.00%)   (0.00%)
[03/01 20:57:18   1139] #   Metal 4      0(0.00%)   (0.00%)
[03/01 20:57:18   1139] #  --------------------------------
[03/01 20:57:18   1139] #     Total      0(0.00%)   (0.00%)
[03/01 20:57:18   1139] #
[03/01 20:57:18   1139] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/01 20:57:18   1139] #  Overflow after GR: 0.00% H + 0.00% V
[03/01 20:57:18   1139] #
[03/01 20:57:18   1139] #Complete Global Routing.
[03/01 20:57:18   1139] #Total number of nets with non-default rule or having extra spacing = 121
[03/01 20:57:18   1139] #Total wire length = 36744 um.
[03/01 20:57:18   1139] #Total half perimeter of net bounding box = 9890 um.
[03/01 20:57:18   1139] #Total wire length on LAYER M1 = 2 um.
[03/01 20:57:18   1139] #Total wire length on LAYER M2 = 510 um.
[03/01 20:57:18   1139] #Total wire length on LAYER M3 = 21036 um.
[03/01 20:57:18   1139] #Total wire length on LAYER M4 = 15196 um.
[03/01 20:57:18   1139] #Total wire length on LAYER M5 = 0 um.
[03/01 20:57:18   1139] #Total wire length on LAYER M6 = 0 um.
[03/01 20:57:18   1139] #Total wire length on LAYER M7 = 0 um.
[03/01 20:57:18   1139] #Total wire length on LAYER M8 = 0 um.
[03/01 20:57:18   1139] #Total number of vias = 15176
[03/01 20:57:18   1139] #Total number of multi-cut vias = 71 (  0.5%)
[03/01 20:57:18   1139] #Total number of single cut vias = 15105 ( 99.5%)
[03/01 20:57:18   1139] #Up-Via Summary (total 15176):
[03/01 20:57:18   1139] #                   single-cut          multi-cut      Total
[03/01 20:57:18   1139] #-----------------------------------------------------------
[03/01 20:57:18   1139] #  Metal 1        5171 ( 98.6%)        71 (  1.4%)       5242
[03/01 20:57:18   1139] #  Metal 2        4722 (100.0%)         0 (  0.0%)       4722
[03/01 20:57:18   1139] #  Metal 3        5212 (100.0%)         0 (  0.0%)       5212
[03/01 20:57:18   1139] #-----------------------------------------------------------
[03/01 20:57:18   1139] #                15105 ( 99.5%)        71 (  0.5%)      15176 
[03/01 20:57:18   1139] #
[03/01 20:57:18   1139] #Total number of involved priority nets 115
[03/01 20:57:18   1139] #Maximum src to sink distance for priority net 248.9
[03/01 20:57:18   1139] #Average of max src_to_sink distance for priority net 81.0
[03/01 20:57:18   1139] #Average of ave src_to_sink distance for priority net 44.4
[03/01 20:57:18   1139] #Max overcon = 0 track.
[03/01 20:57:18   1139] #Total overcon = 0.00%.
[03/01 20:57:18   1139] #Worst layer Gcell overcon rate = 0.00%.
[03/01 20:57:18   1139] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1426.41 (MB), peak = 1471.12 (MB)
[03/01 20:57:18   1139] #
[03/01 20:57:18   1139] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1412.55 (MB), peak = 1471.12 (MB)
[03/01 20:57:18   1139] #Start Track Assignment.
[03/01 20:57:18   1139] #Done with 2369 horizontal wires in 2 hboxes and 1072 vertical wires in 2 hboxes.
[03/01 20:57:19   1139] #Done with 39 horizontal wires in 2 hboxes and 16 vertical wires in 2 hboxes.
[03/01 20:57:19   1139] #Complete Track Assignment.
[03/01 20:57:19   1139] #Total number of nets with non-default rule or having extra spacing = 121
[03/01 20:57:19   1139] #Total wire length = 38375 um.
[03/01 20:57:19   1139] #Total half perimeter of net bounding box = 9890 um.
[03/01 20:57:19   1139] #Total wire length on LAYER M1 = 1687 um.
[03/01 20:57:19   1139] #Total wire length on LAYER M2 = 510 um.
[03/01 20:57:19   1139] #Total wire length on LAYER M3 = 20932 um.
[03/01 20:57:19   1139] #Total wire length on LAYER M4 = 15246 um.
[03/01 20:57:19   1139] #Total wire length on LAYER M5 = 0 um.
[03/01 20:57:19   1139] #Total wire length on LAYER M6 = 0 um.
[03/01 20:57:19   1139] #Total wire length on LAYER M7 = 0 um.
[03/01 20:57:19   1139] #Total wire length on LAYER M8 = 0 um.
[03/01 20:57:19   1139] #Total number of vias = 14848
[03/01 20:57:19   1139] #Total number of multi-cut vias = 71 (  0.5%)
[03/01 20:57:19   1139] #Total number of single cut vias = 14777 ( 99.5%)
[03/01 20:57:19   1139] #Up-Via Summary (total 14848):
[03/01 20:57:19   1139] #                   single-cut          multi-cut      Total
[03/01 20:57:19   1139] #-----------------------------------------------------------
[03/01 20:57:19   1139] #  Metal 1        5019 ( 98.6%)        71 (  1.4%)       5090
[03/01 20:57:19   1139] #  Metal 2        4568 (100.0%)         0 (  0.0%)       4568
[03/01 20:57:19   1139] #  Metal 3        5190 (100.0%)         0 (  0.0%)       5190
[03/01 20:57:19   1139] #-----------------------------------------------------------
[03/01 20:57:19   1139] #                14777 ( 99.5%)        71 (  0.5%)      14848 
[03/01 20:57:19   1139] #
[03/01 20:57:19   1139] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1427.45 (MB), peak = 1471.12 (MB)
[03/01 20:57:19   1139] #
[03/01 20:57:19   1139] #Cpu time = 00:00:06
[03/01 20:57:19   1139] #Elapsed time = 00:00:06
[03/01 20:57:19   1139] #Increased memory = 36.16 (MB)
[03/01 20:57:19   1139] #Total memory = 1427.45 (MB)
[03/01 20:57:19   1139] #Peak memory = 1471.12 (MB)
[03/01 20:57:19   1140] #
[03/01 20:57:19   1140] #Start Detail Routing..
[03/01 20:57:19   1140] #start initial detail routing ...
[03/01 20:58:03   1184] # ECO: 7.7% of the total area was rechecked for DRC, and 76.3% required routing.
[03/01 20:58:03   1184] #    number of violations = 0
[03/01 20:58:03   1184] #59400 out of 62058 instances need to be verified(marked ipoed).
[03/01 20:58:10   1190] #    number of violations = 1
[03/01 20:58:10   1190] #
[03/01 20:58:10   1190] #    By Layer and Type :
[03/01 20:58:10   1190] #	          Short   Totals
[03/01 20:58:10   1190] #	M1            1        1
[03/01 20:58:10   1190] #	Totals        1        1
[03/01 20:58:10   1190] #cpu time = 00:00:51, elapsed time = 00:00:51, memory = 1448.50 (MB), peak = 1471.12 (MB)
[03/01 20:58:10   1190] #start 1st optimization iteration ...
[03/01 20:58:10   1190] #    number of violations = 0
[03/01 20:58:10   1190] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1428.13 (MB), peak = 1471.12 (MB)
[03/01 20:58:10   1190] #Complete Detail Routing.
[03/01 20:58:10   1190] #Total number of nets with non-default rule or having extra spacing = 121
[03/01 20:58:10   1190] #Total wire length = 30697 um.
[03/01 20:58:10   1190] #Total half perimeter of net bounding box = 9890 um.
[03/01 20:58:10   1190] #Total wire length on LAYER M1 = 5 um.
[03/01 20:58:10   1190] #Total wire length on LAYER M2 = 4372 um.
[03/01 20:58:10   1190] #Total wire length on LAYER M3 = 16030 um.
[03/01 20:58:10   1190] #Total wire length on LAYER M4 = 10290 um.
[03/01 20:58:10   1190] #Total wire length on LAYER M5 = 0 um.
[03/01 20:58:10   1190] #Total wire length on LAYER M6 = 0 um.
[03/01 20:58:10   1190] #Total wire length on LAYER M7 = 0 um.
[03/01 20:58:10   1190] #Total wire length on LAYER M8 = 0 um.
[03/01 20:58:10   1190] #Total number of vias = 12917
[03/01 20:58:10   1190] #Total number of multi-cut vias = 111 (  0.9%)
[03/01 20:58:10   1190] #Total number of single cut vias = 12806 ( 99.1%)
[03/01 20:58:10   1190] #Up-Via Summary (total 12917):
[03/01 20:58:10   1190] #                   single-cut          multi-cut      Total
[03/01 20:58:10   1190] #-----------------------------------------------------------
[03/01 20:58:10   1190] #  Metal 1        5153 ( 97.9%)       111 (  2.1%)       5264
[03/01 20:58:10   1190] #  Metal 2        4600 (100.0%)         0 (  0.0%)       4600
[03/01 20:58:10   1190] #  Metal 3        3053 (100.0%)         0 (  0.0%)       3053
[03/01 20:58:10   1190] #-----------------------------------------------------------
[03/01 20:58:10   1190] #                12806 ( 99.1%)       111 (  0.9%)      12917 
[03/01 20:58:10   1190] #
[03/01 20:58:10   1190] #Total number of DRC violations = 0
[03/01 20:58:10   1190] #Cpu time = 00:00:51
[03/01 20:58:10   1190] #Elapsed time = 00:00:51
[03/01 20:58:10   1190] #Increased memory = -4.39 (MB)
[03/01 20:58:10   1190] #Total memory = 1423.06 (MB)
[03/01 20:58:10   1190] #Peak memory = 1471.12 (MB)
[03/01 20:58:10   1190] #detailRoute Statistics:
[03/01 20:58:10   1190] #Cpu time = 00:00:51
[03/01 20:58:10   1190] #Elapsed time = 00:00:51
[03/01 20:58:10   1190] #Increased memory = -4.39 (MB)
[03/01 20:58:10   1190] #Total memory = 1423.06 (MB)
[03/01 20:58:10   1190] #Peak memory = 1471.12 (MB)
[03/01 20:58:10   1191] #
[03/01 20:58:10   1191] #globalDetailRoute statistics:
[03/01 20:58:10   1191] #Cpu time = 00:00:58
[03/01 20:58:10   1191] #Elapsed time = 00:00:58
[03/01 20:58:10   1191] #Increased memory = -3.79 (MB)
[03/01 20:58:10   1191] #Total memory = 1386.47 (MB)
[03/01 20:58:10   1191] #Peak memory = 1471.12 (MB)
[03/01 20:58:10   1191] #Number of warnings = 63
[03/01 20:58:10   1191] #Total number of warnings = 114
[03/01 20:58:10   1191] #Number of fails = 0
[03/01 20:58:10   1191] #Total number of fails = 0
[03/01 20:58:10   1191] #Complete globalDetailRoute on Sat Mar  1 20:58:10 2025
[03/01 20:58:10   1191] #
[03/01 20:58:10   1191] 
[03/01 20:58:10   1191] globalDetailRoute
[03/01 20:58:10   1191] 
[03/01 20:58:10   1191] #setNanoRouteMode -drouteAutoStop true
[03/01 20:58:10   1191] #setNanoRouteMode -drouteFixAntenna true
[03/01 20:58:10   1191] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[03/01 20:58:10   1191] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[03/01 20:58:10   1191] #setNanoRouteMode -routeSelectedNetOnly false
[03/01 20:58:10   1191] #setNanoRouteMode -routeTopRoutingLayer 4
[03/01 20:58:10   1191] #setNanoRouteMode -routeWithSiDriven true
[03/01 20:58:10   1191] #setNanoRouteMode -routeWithTimingDriven true
[03/01 20:58:10   1191] #Start globalDetailRoute on Sat Mar  1 20:58:10 2025
[03/01 20:58:10   1191] #
[03/01 20:58:10   1191] #Generating timing data, please wait...
[03/01 20:58:10   1191] #24778 total nets, 121 already routed, 121 will ignore in trialRoute
[03/01 20:58:10   1191] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/01 20:58:11   1192] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/01 20:58:11   1192] #Dump tif for version 2.1
[03/01 20:58:16   1196] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[03/01 20:58:16   1196] End delay calculation. (MEM=1713.44 CPU=0:00:03.2 REAL=0:00:04.0)
[03/01 20:58:18   1199] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[03/01 20:58:18   1199] #Generating timing data took: cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1369.07 (MB), peak = 1471.12 (MB)
[03/01 20:58:18   1199] #Done generating timing data.
[03/01 20:58:19   1199] ### Net info: total nets: 24903
[03/01 20:58:19   1199] ### Net info: dirty nets: 0
[03/01 20:58:19   1199] ### Net info: marked as disconnected nets: 0
[03/01 20:58:19   1199] ### Net info: fully routed nets: 121
[03/01 20:58:19   1199] ### Net info: trivial (single pin) nets: 0
[03/01 20:58:19   1199] ### Net info: unrouted nets: 24782
[03/01 20:58:19   1199] ### Net info: re-extraction nets: 0
[03/01 20:58:19   1199] ### Net info: ignored nets: 0
[03/01 20:58:19   1199] ### Net info: skip routing nets: 0
[03/01 20:58:19   1200] #Start reading timing information from file .timing_file_25561.tif.gz ...
[03/01 20:58:19   1200] #Read in timing information for 243 ports, 22368 instances from timing file .timing_file_25561.tif.gz.
[03/01 20:58:19   1200] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/01 20:58:19   1200] #Start routing data preparation.
[03/01 20:58:19   1200] #Minimum voltage of a net in the design = 0.000.
[03/01 20:58:19   1200] #Maximum voltage of a net in the design = 1.100.
[03/01 20:58:19   1200] #Voltage range [0.000 - 0.000] has 1 net.
[03/01 20:58:19   1200] #Voltage range [0.900 - 1.100] has 1 net.
[03/01 20:58:19   1200] #Voltage range [0.000 - 1.100] has 24901 nets.
[03/01 20:58:20   1200] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/01 20:58:20   1200] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/01 20:58:20   1200] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/01 20:58:20   1200] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/01 20:58:20   1200] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/01 20:58:20   1200] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/01 20:58:20   1200] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/01 20:58:20   1200] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/01 20:58:20   1201] #Regenerating Ggrids automatically.
[03/01 20:58:20   1201] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/01 20:58:20   1201] #Using automatically generated G-grids.
[03/01 20:58:20   1201] #Done routing data preparation.
[03/01 20:58:20   1201] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1347.97 (MB), peak = 1471.12 (MB)
[03/01 20:58:20   1201] #Merging special wires...
[03/01 20:58:20   1201] #Number of eco nets is 0
[03/01 20:58:20   1201] #
[03/01 20:58:20   1201] #Start data preparation...
[03/01 20:58:21   1201] #
[03/01 20:58:21   1201] #Data preparation is done on Sat Mar  1 20:58:20 2025
[03/01 20:58:21   1201] #
[03/01 20:58:21   1201] #Analyzing routing resource...
[03/01 20:58:21   1202] #Routing resource analysis is done on Sat Mar  1 20:58:21 2025
[03/01 20:58:21   1202] #
[03/01 20:58:21   1202] #  Resource Analysis:
[03/01 20:58:21   1202] #
[03/01 20:58:21   1202] #               Routing  #Avail      #Track     #Total     %Gcell
[03/01 20:58:21   1202] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/01 20:58:21   1202] #  --------------------------------------------------------------
[03/01 20:58:21   1202] #  Metal 1        H        2216          79       23562    92.31%
[03/01 20:58:21   1202] #  Metal 2        V        2225          84       23562     1.30%
[03/01 20:58:21   1202] #  Metal 3        H        2295           0       23562     0.08%
[03/01 20:58:21   1202] #  Metal 4        V        1993         316       23562     0.00%
[03/01 20:58:21   1202] #  --------------------------------------------------------------
[03/01 20:58:21   1202] #  Total                   8729       5.19%  94248    23.42%
[03/01 20:58:21   1202] #
[03/01 20:58:21   1202] #  121 nets (0.49%) with 1 preferred extra spacing.
[03/01 20:58:21   1202] #
[03/01 20:58:21   1202] #
[03/01 20:58:21   1202] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1350.37 (MB), peak = 1471.12 (MB)
[03/01 20:58:21   1202] #
[03/01 20:58:21   1202] #start global routing iteration 1...
[03/01 20:58:24   1204] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1427.50 (MB), peak = 1471.12 (MB)
[03/01 20:58:24   1204] #
[03/01 20:58:24   1204] #start global routing iteration 2...
[03/01 20:58:27   1207] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1436.10 (MB), peak = 1471.12 (MB)
[03/01 20:58:27   1207] #
[03/01 20:58:27   1207] #start global routing iteration 3...
[03/01 20:58:30   1210] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1436.26 (MB), peak = 1471.12 (MB)
[03/01 20:58:30   1210] #
[03/01 20:58:30   1210] #start global routing iteration 4...
[03/01 20:58:33   1214] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1437.48 (MB), peak = 1471.12 (MB)
[03/01 20:58:33   1214] #
[03/01 20:58:33   1214] #
[03/01 20:58:33   1214] #Total number of trivial nets (e.g. < 2 pins) = 125 (skipped).
[03/01 20:58:33   1214] #Total number of routable nets = 24778.
[03/01 20:58:33   1214] #Total number of nets in the design = 24903.
[03/01 20:58:33   1214] #
[03/01 20:58:33   1214] #24657 routable nets have only global wires.
[03/01 20:58:33   1214] #121 routable nets have only detail routed wires.
[03/01 20:58:33   1214] #121 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/01 20:58:33   1214] #
[03/01 20:58:33   1214] #Routed nets constraints summary:
[03/01 20:58:33   1214] #-----------------------------
[03/01 20:58:33   1214] #        Rules   Unconstrained  
[03/01 20:58:33   1214] #-----------------------------
[03/01 20:58:33   1214] #      Default           24657  
[03/01 20:58:33   1214] #-----------------------------
[03/01 20:58:33   1214] #        Total           24657  
[03/01 20:58:33   1214] #-----------------------------
[03/01 20:58:33   1214] #
[03/01 20:58:33   1214] #Routing constraints summary of the whole design:
[03/01 20:58:33   1214] #------------------------------------------------
[03/01 20:58:33   1214] #        Rules   Pref Extra Space   Unconstrained  
[03/01 20:58:33   1214] #------------------------------------------------
[03/01 20:58:33   1214] #      Default                121           24657  
[03/01 20:58:33   1214] #------------------------------------------------
[03/01 20:58:33   1214] #        Total                121           24657  
[03/01 20:58:33   1214] #------------------------------------------------
[03/01 20:58:33   1214] #
[03/01 20:58:34   1214] #
[03/01 20:58:34   1214] #  Congestion Analysis: (blocked Gcells are excluded)
[03/01 20:58:34   1214] #
[03/01 20:58:34   1214] #                 OverCon       OverCon       OverCon       OverCon          
[03/01 20:58:34   1214] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[03/01 20:58:34   1214] #     Layer         (1-3)         (4-7)        (8-10)       (11-14)   OverCon
[03/01 20:58:34   1214] #  --------------------------------------------------------------------------
[03/01 20:58:34   1214] #   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/01 20:58:34   1214] #   Metal 2    650(2.79%)    160(0.69%)     20(0.09%)      4(0.02%)   (3.59%)
[03/01 20:58:34   1214] #   Metal 3     25(0.11%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.11%)
[03/01 20:58:34   1214] #   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/01 20:58:34   1214] #  --------------------------------------------------------------------------
[03/01 20:58:34   1214] #     Total    675(0.93%)    160(0.22%)     20(0.03%)      4(0.01%)   (1.19%)
[03/01 20:58:34   1214] #
[03/01 20:58:34   1214] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 14
[03/01 20:58:34   1214] #  Overflow after GR: 0.10% H + 1.78% V
[03/01 20:58:34   1214] #
[03/01 20:58:34   1214] #Complete Global Routing.
[03/01 20:58:34   1214] #Total number of nets with non-default rule or having extra spacing = 121
[03/01 20:58:34   1214] #Total wire length = 540862 um.
[03/01 20:58:34   1214] #Total half perimeter of net bounding box = 465703 um.
[03/01 20:58:34   1214] #Total wire length on LAYER M1 = 356 um.
[03/01 20:58:34   1214] #Total wire length on LAYER M2 = 158874 um.
[03/01 20:58:34   1214] #Total wire length on LAYER M3 = 247439 um.
[03/01 20:58:34   1214] #Total wire length on LAYER M4 = 134194 um.
[03/01 20:58:34   1214] #Total wire length on LAYER M5 = 0 um.
[03/01 20:58:34   1214] #Total wire length on LAYER M6 = 0 um.
[03/01 20:58:34   1214] #Total wire length on LAYER M7 = 0 um.
[03/01 20:58:34   1214] #Total wire length on LAYER M8 = 0 um.
[03/01 20:58:34   1214] #Total number of vias = 158971
[03/01 20:58:34   1214] #Total number of multi-cut vias = 111 (  0.1%)
[03/01 20:58:34   1214] #Total number of single cut vias = 158860 ( 99.9%)
[03/01 20:58:34   1214] #Up-Via Summary (total 158971):
[03/01 20:58:34   1214] #                   single-cut          multi-cut      Total
[03/01 20:58:34   1214] #-----------------------------------------------------------
[03/01 20:58:34   1214] #  Metal 1       83327 ( 99.9%)       111 (  0.1%)      83438
[03/01 20:58:34   1214] #  Metal 2       63468 (100.0%)         0 (  0.0%)      63468
[03/01 20:58:34   1214] #  Metal 3       12065 (100.0%)         0 (  0.0%)      12065
[03/01 20:58:34   1214] #-----------------------------------------------------------
[03/01 20:58:34   1214] #               158860 ( 99.9%)       111 (  0.1%)     158971 
[03/01 20:58:34   1214] #
[03/01 20:58:34   1214] #Max overcon = 14 tracks.
[03/01 20:58:34   1214] #Total overcon = 1.19%.
[03/01 20:58:34   1214] #Worst layer Gcell overcon rate = 0.11%.
[03/01 20:58:34   1214] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1437.57 (MB), peak = 1471.12 (MB)
[03/01 20:58:34   1214] #
[03/01 20:58:34   1214] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1389.43 (MB), peak = 1471.12 (MB)
[03/01 20:58:34   1214] #Start Track Assignment.
[03/01 20:58:37   1218] #Done with 41508 horizontal wires in 2 hboxes and 38938 vertical wires in 2 hboxes.
[03/01 20:58:42   1222] #Done with 9373 horizontal wires in 2 hboxes and 7940 vertical wires in 2 hboxes.
[03/01 20:58:42   1222] #Complete Track Assignment.
[03/01 20:58:42   1222] #Total number of nets with non-default rule or having extra spacing = 121
[03/01 20:58:42   1222] #Total wire length = 566851 um.
[03/01 20:58:42   1222] #Total half perimeter of net bounding box = 465703 um.
[03/01 20:58:42   1222] #Total wire length on LAYER M1 = 19249 um.
[03/01 20:58:42   1222] #Total wire length on LAYER M2 = 157478 um.
[03/01 20:58:42   1222] #Total wire length on LAYER M3 = 255186 um.
[03/01 20:58:42   1222] #Total wire length on LAYER M4 = 134938 um.
[03/01 20:58:42   1222] #Total wire length on LAYER M5 = 0 um.
[03/01 20:58:42   1222] #Total wire length on LAYER M6 = 0 um.
[03/01 20:58:42   1222] #Total wire length on LAYER M7 = 0 um.
[03/01 20:58:42   1222] #Total wire length on LAYER M8 = 0 um.
[03/01 20:58:42   1222] #Total number of vias = 158971
[03/01 20:58:42   1222] #Total number of multi-cut vias = 111 (  0.1%)
[03/01 20:58:42   1222] #Total number of single cut vias = 158860 ( 99.9%)
[03/01 20:58:42   1222] #Up-Via Summary (total 158971):
[03/01 20:58:42   1222] #                   single-cut          multi-cut      Total
[03/01 20:58:42   1222] #-----------------------------------------------------------
[03/01 20:58:42   1222] #  Metal 1       83327 ( 99.9%)       111 (  0.1%)      83438
[03/01 20:58:42   1222] #  Metal 2       63468 (100.0%)         0 (  0.0%)      63468
[03/01 20:58:42   1222] #  Metal 3       12065 (100.0%)         0 (  0.0%)      12065
[03/01 20:58:42   1222] #-----------------------------------------------------------
[03/01 20:58:42   1222] #               158860 ( 99.9%)       111 (  0.1%)     158971 
[03/01 20:58:42   1222] #
[03/01 20:58:42   1222] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1406.40 (MB), peak = 1471.12 (MB)
[03/01 20:58:42   1222] #
[03/01 20:58:42   1222] #Cpu time = 00:00:22
[03/01 20:58:42   1222] #Elapsed time = 00:00:22
[03/01 20:58:42   1222] #Increased memory = 63.11 (MB)
[03/01 20:58:42   1222] #Total memory = 1406.40 (MB)
[03/01 20:58:42   1222] #Peak memory = 1471.12 (MB)
[03/01 20:58:42   1223] #routeSiEffort set to medium
[03/01 20:58:42   1223] #
[03/01 20:58:42   1223] #Start Detail Routing..
[03/01 20:58:42   1223] #start initial detail routing ...
[03/01 21:01:57   1418] #    number of violations = 356
[03/01 21:01:57   1418] #
[03/01 21:01:57   1418] #    By Layer and Type :
[03/01 21:01:57   1418] #	         MetSpc    NSMet   EOLSpc    Short   MinStp     Loop   CutSpc   Totals
[03/01 21:01:57   1418] #	M1          105        1       23       18       18        1        6      172
[03/01 21:01:57   1418] #	M2           89        0       49       45        0        0        0      183
[03/01 21:01:57   1418] #	M3            1        0        0        0        0        0        0        1
[03/01 21:01:57   1418] #	Totals      195        1       72       63       18        1        6      356
[03/01 21:01:57   1418] #cpu time = 00:03:15, elapsed time = 00:03:15, memory = 1430.34 (MB), peak = 1471.12 (MB)
[03/01 21:01:57   1418] #start 1st optimization iteration ...
[03/01 21:02:06   1427] #    number of violations = 245
[03/01 21:02:06   1427] #
[03/01 21:02:06   1427] #    By Layer and Type :
[03/01 21:02:06   1427] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
[03/01 21:02:06   1427] #	M1           35        8        9        3        1        0       56
[03/01 21:02:06   1427] #	M2           60       38       65       12        1       13      189
[03/01 21:02:06   1427] #	Totals       95       46       74       15        2       13      245
[03/01 21:02:06   1427] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1407.58 (MB), peak = 1471.12 (MB)
[03/01 21:02:06   1427] #start 2nd optimization iteration ...
[03/01 21:02:12   1433] #    number of violations = 265
[03/01 21:02:12   1433] #
[03/01 21:02:12   1433] #    By Layer and Type :
[03/01 21:02:12   1433] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort      Mar   Totals
[03/01 21:02:12   1433] #	M1           35        9        9        3        0        2        0       58
[03/01 21:02:12   1433] #	M2           67       29       69       27        1        0       14      207
[03/01 21:02:12   1433] #	Totals      102       38       78       30        1        2       14      265
[03/01 21:02:12   1433] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1408.82 (MB), peak = 1471.12 (MB)
[03/01 21:02:12   1433] #start 3rd optimization iteration ...
[03/01 21:02:18   1439] #    number of violations = 32
[03/01 21:02:18   1439] #
[03/01 21:02:18   1439] #    By Layer and Type :
[03/01 21:02:18   1439] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
[03/01 21:02:18   1439] #	M1            0        0        0        0        0        0        0
[03/01 21:02:18   1439] #	M2            4        1       19        4        1        3       32
[03/01 21:02:18   1439] #	Totals        4        1       19        4        1        3       32
[03/01 21:02:18   1439] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1410.59 (MB), peak = 1471.12 (MB)
[03/01 21:02:18   1439] #start 4th optimization iteration ...
[03/01 21:02:19   1440] #    number of violations = 0
[03/01 21:02:19   1440] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1407.74 (MB), peak = 1471.12 (MB)
[03/01 21:02:19   1440] #Complete Detail Routing.
[03/01 21:02:19   1440] #Total number of nets with non-default rule or having extra spacing = 121
[03/01 21:02:19   1440] #Total wire length = 562128 um.
[03/01 21:02:19   1440] #Total half perimeter of net bounding box = 465703 um.
[03/01 21:02:19   1440] #Total wire length on LAYER M1 = 536 um.
[03/01 21:02:19   1440] #Total wire length on LAYER M2 = 156753 um.
[03/01 21:02:19   1440] #Total wire length on LAYER M3 = 251750 um.
[03/01 21:02:19   1440] #Total wire length on LAYER M4 = 153088 um.
[03/01 21:02:19   1440] #Total wire length on LAYER M5 = 0 um.
[03/01 21:02:19   1440] #Total wire length on LAYER M6 = 0 um.
[03/01 21:02:19   1440] #Total wire length on LAYER M7 = 0 um.
[03/01 21:02:19   1440] #Total wire length on LAYER M8 = 0 um.
[03/01 21:02:19   1440] #Total number of vias = 183988
[03/01 21:02:19   1440] #Total number of multi-cut vias = 202 (  0.1%)
[03/01 21:02:19   1440] #Total number of single cut vias = 183786 ( 99.9%)
[03/01 21:02:19   1440] #Up-Via Summary (total 183988):
[03/01 21:02:19   1440] #                   single-cut          multi-cut      Total
[03/01 21:02:19   1440] #-----------------------------------------------------------
[03/01 21:02:19   1440] #  Metal 1       85766 ( 99.8%)       202 (  0.2%)      85968
[03/01 21:02:19   1440] #  Metal 2       79383 (100.0%)         0 (  0.0%)      79383
[03/01 21:02:19   1440] #  Metal 3       18637 (100.0%)         0 (  0.0%)      18637
[03/01 21:02:19   1440] #-----------------------------------------------------------
[03/01 21:02:19   1440] #               183786 ( 99.9%)       202 (  0.1%)     183988 
[03/01 21:02:19   1440] #
[03/01 21:02:19   1440] #Total number of DRC violations = 0
[03/01 21:02:19   1440] #Cpu time = 00:03:38
[03/01 21:02:19   1440] #Elapsed time = 00:03:38
[03/01 21:02:19   1440] #Increased memory = -9.17 (MB)
[03/01 21:02:19   1440] #Total memory = 1397.23 (MB)
[03/01 21:02:19   1440] #Peak memory = 1471.12 (MB)
[03/01 21:02:19   1440] #
[03/01 21:02:19   1440] #start routing for process antenna violation fix ...
[03/01 21:02:20   1441] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1398.23 (MB), peak = 1471.12 (MB)
[03/01 21:02:20   1441] #
[03/01 21:02:20   1441] #Total number of nets with non-default rule or having extra spacing = 121
[03/01 21:02:20   1441] #Total wire length = 562128 um.
[03/01 21:02:20   1441] #Total half perimeter of net bounding box = 465703 um.
[03/01 21:02:20   1441] #Total wire length on LAYER M1 = 536 um.
[03/01 21:02:20   1441] #Total wire length on LAYER M2 = 156753 um.
[03/01 21:02:20   1441] #Total wire length on LAYER M3 = 251750 um.
[03/01 21:02:20   1441] #Total wire length on LAYER M4 = 153088 um.
[03/01 21:02:20   1441] #Total wire length on LAYER M5 = 0 um.
[03/01 21:02:20   1441] #Total wire length on LAYER M6 = 0 um.
[03/01 21:02:20   1441] #Total wire length on LAYER M7 = 0 um.
[03/01 21:02:20   1441] #Total wire length on LAYER M8 = 0 um.
[03/01 21:02:20   1441] #Total number of vias = 183988
[03/01 21:02:20   1441] #Total number of multi-cut vias = 202 (  0.1%)
[03/01 21:02:20   1441] #Total number of single cut vias = 183786 ( 99.9%)
[03/01 21:02:20   1441] #Up-Via Summary (total 183988):
[03/01 21:02:20   1441] #                   single-cut          multi-cut      Total
[03/01 21:02:20   1441] #-----------------------------------------------------------
[03/01 21:02:20   1441] #  Metal 1       85766 ( 99.8%)       202 (  0.2%)      85968
[03/01 21:02:20   1441] #  Metal 2       79383 (100.0%)         0 (  0.0%)      79383
[03/01 21:02:20   1441] #  Metal 3       18637 (100.0%)         0 (  0.0%)      18637
[03/01 21:02:20   1441] #-----------------------------------------------------------
[03/01 21:02:20   1441] #               183786 ( 99.9%)       202 (  0.1%)     183988 
[03/01 21:02:20   1441] #
[03/01 21:02:20   1441] #Total number of DRC violations = 0
[03/01 21:02:20   1441] #Total number of net violated process antenna rule = 0
[03/01 21:02:20   1441] #
[03/01 21:02:21   1442] #
[03/01 21:02:21   1442] #Start Post Route wire spreading..
[03/01 21:02:21   1442] #
[03/01 21:02:21   1442] #Start data preparation for wire spreading...
[03/01 21:02:21   1442] #
[03/01 21:02:21   1442] #Data preparation is done on Sat Mar  1 21:02:21 2025
[03/01 21:02:21   1442] #
[03/01 21:02:21   1442] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1398.23 (MB), peak = 1471.12 (MB)
[03/01 21:02:21   1442] #
[03/01 21:02:21   1442] #Start Post Route Wire Spread.
[03/01 21:02:24   1445] #Done with 7867 horizontal wires in 3 hboxes and 7099 vertical wires in 3 hboxes.
[03/01 21:02:24   1445] #Complete Post Route Wire Spread.
[03/01 21:02:24   1445] #
[03/01 21:02:24   1445] #Total number of nets with non-default rule or having extra spacing = 121
[03/01 21:02:24   1445] #Total wire length = 567616 um.
[03/01 21:02:24   1445] #Total half perimeter of net bounding box = 465703 um.
[03/01 21:02:24   1445] #Total wire length on LAYER M1 = 536 um.
[03/01 21:02:24   1445] #Total wire length on LAYER M2 = 157787 um.
[03/01 21:02:24   1445] #Total wire length on LAYER M3 = 254416 um.
[03/01 21:02:24   1445] #Total wire length on LAYER M4 = 154877 um.
[03/01 21:02:24   1445] #Total wire length on LAYER M5 = 0 um.
[03/01 21:02:24   1445] #Total wire length on LAYER M6 = 0 um.
[03/01 21:02:24   1445] #Total wire length on LAYER M7 = 0 um.
[03/01 21:02:24   1445] #Total wire length on LAYER M8 = 0 um.
[03/01 21:02:24   1445] #Total number of vias = 183988
[03/01 21:02:24   1445] #Total number of multi-cut vias = 202 (  0.1%)
[03/01 21:02:24   1445] #Total number of single cut vias = 183786 ( 99.9%)
[03/01 21:02:24   1445] #Up-Via Summary (total 183988):
[03/01 21:02:24   1445] #                   single-cut          multi-cut      Total
[03/01 21:02:24   1445] #-----------------------------------------------------------
[03/01 21:02:24   1445] #  Metal 1       85766 ( 99.8%)       202 (  0.2%)      85968
[03/01 21:02:24   1445] #  Metal 2       79383 (100.0%)         0 (  0.0%)      79383
[03/01 21:02:24   1445] #  Metal 3       18637 (100.0%)         0 (  0.0%)      18637
[03/01 21:02:24   1445] #-----------------------------------------------------------
[03/01 21:02:24   1445] #               183786 ( 99.9%)       202 (  0.1%)     183988 
[03/01 21:02:24   1445] #
[03/01 21:02:24   1445] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1433.77 (MB), peak = 1471.12 (MB)
[03/01 21:02:24   1445] #
[03/01 21:02:24   1445] #Post Route wire spread is done.
[03/01 21:02:25   1445] #Total number of nets with non-default rule or having extra spacing = 121
[03/01 21:02:25   1445] #Total wire length = 567616 um.
[03/01 21:02:25   1445] #Total half perimeter of net bounding box = 465703 um.
[03/01 21:02:25   1445] #Total wire length on LAYER M1 = 536 um.
[03/01 21:02:25   1445] #Total wire length on LAYER M2 = 157787 um.
[03/01 21:02:25   1445] #Total wire length on LAYER M3 = 254416 um.
[03/01 21:02:25   1445] #Total wire length on LAYER M4 = 154877 um.
[03/01 21:02:25   1445] #Total wire length on LAYER M5 = 0 um.
[03/01 21:02:25   1445] #Total wire length on LAYER M6 = 0 um.
[03/01 21:02:25   1445] #Total wire length on LAYER M7 = 0 um.
[03/01 21:02:25   1445] #Total wire length on LAYER M8 = 0 um.
[03/01 21:02:25   1445] #Total number of vias = 183988
[03/01 21:02:25   1445] #Total number of multi-cut vias = 202 (  0.1%)
[03/01 21:02:25   1445] #Total number of single cut vias = 183786 ( 99.9%)
[03/01 21:02:25   1445] #Up-Via Summary (total 183988):
[03/01 21:02:25   1445] #                   single-cut          multi-cut      Total
[03/01 21:02:25   1445] #-----------------------------------------------------------
[03/01 21:02:25   1445] #  Metal 1       85766 ( 99.8%)       202 (  0.2%)      85968
[03/01 21:02:25   1445] #  Metal 2       79383 (100.0%)         0 (  0.0%)      79383
[03/01 21:02:25   1445] #  Metal 3       18637 (100.0%)         0 (  0.0%)      18637
[03/01 21:02:25   1445] #-----------------------------------------------------------
[03/01 21:02:25   1445] #               183786 ( 99.9%)       202 (  0.1%)     183988 
[03/01 21:02:25   1445] #
[03/01 21:02:25   1446] #
[03/01 21:02:25   1446] #Start DRC checking..
[03/01 21:02:40   1460] #    number of violations = 0
[03/01 21:02:40   1460] #cpu time = 00:00:15, elapsed time = 00:00:15, memory = 1432.86 (MB), peak = 1471.12 (MB)
[03/01 21:02:40   1460] #CELL_VIEW fullchip,init has no DRC violation.
[03/01 21:02:40   1460] #Total number of DRC violations = 0
[03/01 21:02:40   1460] #Total number of net violated process antenna rule = 0
[03/01 21:02:41   1461] #
[03/01 21:02:41   1461] #Start Post Route via swapping..
[03/01 21:03:10   1491] #    number of violations = 0
[03/01 21:03:10   1491] #cpu time = 00:00:30, elapsed time = 00:00:30, memory = 1407.05 (MB), peak = 1471.12 (MB)
[03/01 21:03:11   1492] #    number of violations = 0
[03/01 21:03:11   1492] #cpu time = 00:00:31, elapsed time = 00:00:31, memory = 1407.06 (MB), peak = 1471.12 (MB)
[03/01 21:03:11   1492] #CELL_VIEW fullchip,init has no DRC violation.
[03/01 21:03:11   1492] #Total number of DRC violations = 0
[03/01 21:03:11   1492] #Total number of net violated process antenna rule = 0
[03/01 21:03:11   1492] #Post Route via swapping is done.
[03/01 21:03:11   1492] #Total number of nets with non-default rule or having extra spacing = 121
[03/01 21:03:11   1492] #Total wire length = 567616 um.
[03/01 21:03:11   1492] #Total half perimeter of net bounding box = 465703 um.
[03/01 21:03:11   1492] #Total wire length on LAYER M1 = 536 um.
[03/01 21:03:11   1492] #Total wire length on LAYER M2 = 157787 um.
[03/01 21:03:11   1492] #Total wire length on LAYER M3 = 254416 um.
[03/01 21:03:11   1492] #Total wire length on LAYER M4 = 154877 um.
[03/01 21:03:11   1492] #Total wire length on LAYER M5 = 0 um.
[03/01 21:03:11   1492] #Total wire length on LAYER M6 = 0 um.
[03/01 21:03:11   1492] #Total wire length on LAYER M7 = 0 um.
[03/01 21:03:11   1492] #Total wire length on LAYER M8 = 0 um.
[03/01 21:03:11   1492] #Total number of vias = 183988
[03/01 21:03:11   1492] #Total number of multi-cut vias = 124554 ( 67.7%)
[03/01 21:03:11   1492] #Total number of single cut vias = 59434 ( 32.3%)
[03/01 21:03:11   1492] #Up-Via Summary (total 183988):
[03/01 21:03:11   1492] #                   single-cut          multi-cut      Total
[03/01 21:03:11   1492] #-----------------------------------------------------------
[03/01 21:03:11   1492] #  Metal 1       56899 ( 66.2%)     29069 ( 33.8%)      85968
[03/01 21:03:11   1492] #  Metal 2        2287 (  2.9%)     77096 ( 97.1%)      79383
[03/01 21:03:11   1492] #  Metal 3         248 (  1.3%)     18389 ( 98.7%)      18637
[03/01 21:03:11   1492] #-----------------------------------------------------------
[03/01 21:03:11   1492] #                59434 ( 32.3%)    124554 ( 67.7%)     183988 
[03/01 21:03:11   1492] #
[03/01 21:03:11   1492] #detailRoute Statistics:
[03/01 21:03:11   1492] #Cpu time = 00:04:30
[03/01 21:03:11   1492] #Elapsed time = 00:04:30
[03/01 21:03:11   1492] #Increased memory = -0.31 (MB)
[03/01 21:03:11   1492] #Total memory = 1406.09 (MB)
[03/01 21:03:11   1492] #Peak memory = 1471.12 (MB)
[03/01 21:03:12   1492] #
[03/01 21:03:12   1492] #globalDetailRoute statistics:
[03/01 21:03:12   1492] #Cpu time = 00:05:02
[03/01 21:03:12   1492] #Elapsed time = 00:05:02
[03/01 21:03:12   1492] #Increased memory = -18.90 (MB)
[03/01 21:03:12   1492] #Total memory = 1367.57 (MB)
[03/01 21:03:12   1492] #Peak memory = 1471.12 (MB)
[03/01 21:03:12   1492] #Number of warnings = 0
[03/01 21:03:12   1492] #Total number of warnings = 114
[03/01 21:03:12   1492] #Number of fails = 0
[03/01 21:03:12   1492] #Total number of fails = 0
[03/01 21:03:12   1492] #Complete globalDetailRoute on Sat Mar  1 21:03:12 2025
[03/01 21:03:12   1492] #
[03/01 21:03:12   1492] #routeDesign: cpu time = 00:06:00, elapsed time = 00:06:01, memory = 1367.57 (MB), peak = 1471.12 (MB)
[03/01 21:03:12   1492] 
[03/01 21:03:12   1492] *** Summary of all messages that are not suppressed in this session:
[03/01 21:03:12   1492] Severity  ID               Count  Summary                                  
[03/01 21:03:12   1492] WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
[03/01 21:03:12   1492] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[03/01 21:03:12   1492] *** Message Summary: 2 warning(s), 0 error(s)
[03/01 21:03:12   1492] 
[03/01 21:03:12   1492] <CMD> setExtractRCMode -engine postRoute
[03/01 21:03:12   1492] <CMD> extractRC
[03/01 21:03:12   1492] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/01 21:03:12   1492] Extraction called for design 'fullchip' of instances=62058 and nets=24903 using extraction engine 'postRoute' at effort level 'low' .
[03/01 21:03:12   1492] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[03/01 21:03:12   1492] RC Extraction called in multi-corner(2) mode.
[03/01 21:03:12   1492] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/01 21:03:12   1492] Process corner(s) are loaded.
[03/01 21:03:12   1492]  Corner: Cmax
[03/01 21:03:12   1492]  Corner: Cmin
[03/01 21:03:12   1492] extractDetailRC Option : -outfile /tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/fullchip_25561_6ldHA7.rcdb.d  -extended
[03/01 21:03:12   1492] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/01 21:03:12   1492]       RC Corner Indexes            0       1   
[03/01 21:03:12   1492] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/01 21:03:12   1492] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/01 21:03:12   1492] Resistance Scaling Factor    : 1.00000 1.00000 
[03/01 21:03:12   1492] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/01 21:03:12   1492] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/01 21:03:12   1492] Shrink Factor                : 1.00000
[03/01 21:03:12   1493] Initializing multi-corner capacitance tables ... 
[03/01 21:03:12   1493] Initializing multi-corner resistance tables ...
[03/01 21:03:13   1493] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1648.5M)
[03/01 21:03:13   1493] Creating parasitic data file '/tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/fullchip_25561_6ldHA7.rcdb.d' for storing RC.
[03/01 21:03:13   1494] Extracted 10.0007% (CPU Time= 0:00:00.8  MEM= 1713.8M)
[03/01 21:03:13   1494] Extracted 20.0006% (CPU Time= 0:00:00.9  MEM= 1713.8M)
[03/01 21:03:13   1494] Extracted 30.0005% (CPU Time= 0:00:01.0  MEM= 1713.8M)
[03/01 21:03:14   1494] Extracted 40.0004% (CPU Time= 0:00:01.2  MEM= 1713.8M)
[03/01 21:03:14   1494] Extracted 50.0007% (CPU Time= 0:00:01.4  MEM= 1713.8M)
[03/01 21:03:14   1494] Extracted 60.0007% (CPU Time= 0:00:01.7  MEM= 1713.8M)
[03/01 21:03:14   1495] Extracted 70.0006% (CPU Time= 0:00:02.1  MEM= 1717.8M)
[03/01 21:03:15   1495] Extracted 80.0005% (CPU Time= 0:00:02.5  MEM= 1717.8M)
[03/01 21:03:16   1496] Extracted 90.0004% (CPU Time= 0:00:03.5  MEM= 1717.8M)
[03/01 21:03:16   1497] Extracted 100% (CPU Time= 0:00:04.0  MEM= 1717.8M)
[03/01 21:03:16   1497] Number of Extracted Resistors     : 489606
[03/01 21:03:16   1497] Number of Extracted Ground Cap.   : 485202
[03/01 21:03:16   1497] Number of Extracted Coupling Cap. : 886800
[03/01 21:03:16   1497] Opening parasitic data file '/tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/fullchip_25561_6ldHA7.rcdb.d' for reading.
[03/01 21:03:16   1497] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/01 21:03:16   1497]  Corner: Cmax
[03/01 21:03:16   1497]  Corner: Cmin
[03/01 21:03:17   1497] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1681.8M)
[03/01 21:03:17   1497] Creating parasitic data file '/tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/fullchip_25561_6ldHA7.rcdb_Filter.rcdb.d' for storing RC.
[03/01 21:03:17   1498] Closing parasitic data file '/tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/fullchip_25561_6ldHA7.rcdb.d'. 24778 times net's RC data read were performed.
[03/01 21:03:17   1498] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1681.816M)
[03/01 21:03:17   1498] Opening parasitic data file '/tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/fullchip_25561_6ldHA7.rcdb.d' for reading.
[03/01 21:03:17   1498] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1681.816M)
[03/01 21:03:17   1498] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:05.3  Real Time: 0:00:05.0  MEM: 1681.816M)
[03/01 21:03:17   1498] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[03/01 21:03:17   1498] <CMD> optDesign -postRoute -setup -hold
[03/01 21:03:17   1498] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/01 21:03:17   1498] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/01 21:03:17   1498] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/01 21:03:17   1498] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/01 21:03:17   1498] -setupDynamicPowerViewAsDefaultView false
[03/01 21:03:17   1498]                                            # bool, default=false, private
[03/01 21:03:17   1498] #spOpts: N=65 
[03/01 21:03:17   1498] Core basic site is core
[03/01 21:03:17   1498] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/01 21:03:18   1499] Summary for sequential cells idenfication: 
[03/01 21:03:18   1499] Identified SBFF number: 199
[03/01 21:03:18   1499] Identified MBFF number: 0
[03/01 21:03:18   1499] Not identified SBFF number: 0
[03/01 21:03:18   1499] Not identified MBFF number: 0
[03/01 21:03:18   1499] Number of sequential cells which are not FFs: 104
[03/01 21:03:18   1499] 
[03/01 21:03:18   1499] #spOpts: N=65 mergeVia=F 
[03/01 21:03:18   1499] Switching SI Aware to true by default in postroute mode   
[03/01 21:03:18   1499] GigaOpt running with 1 threads.
[03/01 21:03:18   1499] Info: 1 threads available for lower-level modules during optimization.
[03/01 21:03:18   1499] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/01 21:03:18   1499] 	Cell FILL1_LL, site bcore.
[03/01 21:03:18   1499] 	Cell FILL_NW_HH, site bcore.
[03/01 21:03:18   1499] 	Cell FILL_NW_LL, site bcore.
[03/01 21:03:18   1499] 	Cell GFILL, site gacore.
[03/01 21:03:18   1499] 	Cell GFILL10, site gacore.
[03/01 21:03:18   1499] 	Cell GFILL2, site gacore.
[03/01 21:03:18   1499] 	Cell GFILL3, site gacore.
[03/01 21:03:18   1499] 	Cell GFILL4, site gacore.
[03/01 21:03:18   1499] 	Cell LVLLHCD1, site bcore.
[03/01 21:03:18   1499] 	Cell LVLLHCD2, site bcore.
[03/01 21:03:18   1499] 	Cell LVLLHCD4, site bcore.
[03/01 21:03:18   1499] 	Cell LVLLHCD8, site bcore.
[03/01 21:03:18   1499] 	Cell LVLLHD1, site bcore.
[03/01 21:03:18   1499] 	Cell LVLLHD2, site bcore.
[03/01 21:03:18   1499] 	Cell LVLLHD4, site bcore.
[03/01 21:03:18   1499] 	Cell LVLLHD8, site bcore.
[03/01 21:03:18   1499] .
[03/01 21:03:18   1499] Initializing multi-corner capacitance tables ... 
[03/01 21:03:18   1499] Initializing multi-corner resistance tables ...
[03/01 21:03:18   1499] **WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
[03/01 21:03:18   1499] Type 'man IMPOPT-7077' for more detail.
[03/01 21:03:19   1500] Effort level <high> specified for reg2reg path_group
[03/01 21:03:20   1500] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1678.5M, totSessionCpu=0:25:01 **
[03/01 21:03:20   1500] #Created 847 library cell signatures
[03/01 21:03:20   1500] #Created 24903 NETS and 0 SPECIALNETS signatures
[03/01 21:03:20   1500] #Created 62059 instance signatures
[03/01 21:03:20   1500] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1388.53 (MB), peak = 1471.12 (MB)
[03/01 21:03:20   1501] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1388.54 (MB), peak = 1471.12 (MB)
[03/01 21:03:20   1501] #spOpts: N=65 
[03/01 21:03:20   1501] Begin checking placement ... (start mem=1678.5M, init mem=1678.5M)
[03/01 21:03:20   1501] *info: Placed = 62058          (Fixed = 86)
[03/01 21:03:20   1501] *info: Unplaced = 0           
[03/01 21:03:20   1501] Placement Density:98.64%(191402/194039)
[03/01 21:03:20   1501] Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1678.5M)
[03/01 21:03:20   1501]  Initial DC engine is -> aae
[03/01 21:03:20   1501]  
[03/01 21:03:20   1501]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/01 21:03:20   1501]  
[03/01 21:03:20   1501]  
[03/01 21:03:20   1501]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/01 21:03:20   1501]  
[03/01 21:03:20   1501] Reset EOS DB
[03/01 21:03:20   1501] Ignoring AAE DB Resetting ...
[03/01 21:03:20   1501]  Set Options for AAE Based Opt flow 
[03/01 21:03:20   1501] *** optDesign -postRoute ***
[03/01 21:03:20   1501] DRC Margin: user margin 0.0; extra margin 0
[03/01 21:03:20   1501] Setup Target Slack: user slack 0
[03/01 21:03:20   1501] Hold Target Slack: user slack 0
[03/01 21:03:20   1501] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/01 21:03:20   1501] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/01 21:03:20   1501] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/01 21:03:20   1501] -setupDynamicPowerViewAsDefaultView false
[03/01 21:03:20   1501]                                            # bool, default=false, private
[03/01 21:03:20   1501] Include MVT Delays for Hold Opt
[03/01 21:03:21   1501] ** INFO : this run is activating 'postRoute' automaton
[03/01 21:03:21   1501] 
[03/01 21:03:21   1501] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/01 21:03:21   1501] 
[03/01 21:03:21   1501] Type 'man IMPOPT-3663' for more detail.
[03/01 21:03:21   1501] 
[03/01 21:03:21   1501] Power view               = WC_VIEW
[03/01 21:03:21   1501] Number of VT partitions  = 2
[03/01 21:03:21   1501] Standard cells in design = 811
[03/01 21:03:21   1501] Instances in design      = 22368
[03/01 21:03:21   1501] 
[03/01 21:03:21   1501] Instance distribution across the VT partitions:
[03/01 21:03:21   1501] 
[03/01 21:03:21   1501]  LVT : inst = 3500 (15.6%), cells = 335 (41%)
[03/01 21:03:21   1501]    Lib tcbn65gpluswc        : inst = 3500 (15.6%)
[03/01 21:03:21   1501] 
[03/01 21:03:21   1501]  HVT : inst = 18868 (84.4%), cells = 457 (56%)
[03/01 21:03:21   1501]    Lib tcbn65gpluswc        : inst = 18868 (84.4%)
[03/01 21:03:21   1501] 
[03/01 21:03:21   1501] Reporting took 0 sec
[03/01 21:03:21   1501] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/01 21:03:21   1501] Extraction called for design 'fullchip' of instances=62058 and nets=24903 using extraction engine 'postRoute' at effort level 'low' .
[03/01 21:03:21   1501] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[03/01 21:03:21   1501] RC Extraction called in multi-corner(2) mode.
[03/01 21:03:21   1501] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/01 21:03:21   1501] Process corner(s) are loaded.
[03/01 21:03:21   1501]  Corner: Cmax
[03/01 21:03:21   1501]  Corner: Cmin
[03/01 21:03:21   1501] extractDetailRC Option : -outfile /tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/fullchip_25561_6ldHA7.rcdb.d -maxResLength 200  -extended
[03/01 21:03:21   1501] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/01 21:03:21   1501]       RC Corner Indexes            0       1   
[03/01 21:03:21   1501] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/01 21:03:21   1501] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/01 21:03:21   1501] Resistance Scaling Factor    : 1.00000 1.00000 
[03/01 21:03:21   1501] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/01 21:03:21   1501] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/01 21:03:21   1501] Shrink Factor                : 1.00000
[03/01 21:03:21   1502] Initializing multi-corner capacitance tables ... 
[03/01 21:03:21   1502] Initializing multi-corner resistance tables ...
[03/01 21:03:21   1502] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1670.5M)
[03/01 21:03:22   1502] Creating parasitic data file '/tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/fullchip_25561_6ldHA7.rcdb.d' for storing RC.
[03/01 21:03:22   1503] Extracted 10.0007% (CPU Time= 0:00:00.8  MEM= 1719.8M)
[03/01 21:03:22   1503] Extracted 20.0006% (CPU Time= 0:00:00.9  MEM= 1719.8M)
[03/01 21:03:22   1503] Extracted 30.0005% (CPU Time= 0:00:01.1  MEM= 1719.8M)
[03/01 21:03:22   1503] Extracted 40.0004% (CPU Time= 0:00:01.3  MEM= 1719.8M)
[03/01 21:03:23   1503] Extracted 50.0007% (CPU Time= 0:00:01.5  MEM= 1719.8M)
[03/01 21:03:23   1504] Extracted 60.0007% (CPU Time= 0:00:01.7  MEM= 1719.8M)
[03/01 21:03:23   1504] Extracted 70.0006% (CPU Time= 0:00:02.1  MEM= 1723.8M)
[03/01 21:03:24   1504] Extracted 80.0005% (CPU Time= 0:00:02.5  MEM= 1723.8M)
[03/01 21:03:25   1505] Extracted 90.0004% (CPU Time= 0:00:03.5  MEM= 1723.8M)
[03/01 21:03:25   1506] Extracted 100% (CPU Time= 0:00:04.0  MEM= 1723.8M)
[03/01 21:03:25   1506] Number of Extracted Resistors     : 489606
[03/01 21:03:25   1506] Number of Extracted Ground Cap.   : 485202
[03/01 21:03:25   1506] Number of Extracted Coupling Cap. : 886800
[03/01 21:03:25   1506] Opening parasitic data file '/tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/fullchip_25561_6ldHA7.rcdb.d' for reading.
[03/01 21:03:25   1506] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/01 21:03:25   1506]  Corner: Cmax
[03/01 21:03:25   1506]  Corner: Cmin
[03/01 21:03:25   1506] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1704.8M)
[03/01 21:03:25   1506] Creating parasitic data file '/tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/fullchip_25561_6ldHA7.rcdb_Filter.rcdb.d' for storing RC.
[03/01 21:03:26   1506] Closing parasitic data file '/tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/fullchip_25561_6ldHA7.rcdb.d'. 24778 times net's RC data read were performed.
[03/01 21:03:26   1507] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1704.824M)
[03/01 21:03:26   1507] Opening parasitic data file '/tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/fullchip_25561_6ldHA7.rcdb.d' for reading.
[03/01 21:03:26   1507] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1704.824M)
[03/01 21:03:26   1507] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:05.2  Real Time: 0:00:05.0  MEM: 1704.824M)
[03/01 21:03:26   1507] Opening parasitic data file '/tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/fullchip_25561_6ldHA7.rcdb.d' for reading.
[03/01 21:03:26   1507] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1704.8M)
[03/01 21:03:26   1507] Initializing multi-corner capacitance tables ... 
[03/01 21:03:26   1507] Initializing multi-corner resistance tables ...
[03/01 21:03:27   1508] **INFO: Starting Blocking QThread with 1 CPU
[03/01 21:03:27   1508]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/01 21:03:27   1508] #################################################################################
[03/01 21:03:27   1508] # Design Stage: PostRoute
[03/01 21:03:27   1508] # Design Name: fullchip
[03/01 21:03:27   1508] # Design Mode: 65nm
[03/01 21:03:27   1508] # Analysis Mode: MMMC OCV 
[03/01 21:03:27   1508] # Parasitics Mode: SPEF/RCDB
[03/01 21:03:27   1508] # Signoff Settings: SI Off 
[03/01 21:03:27   1508] #################################################################################
[03/01 21:03:27   1508] AAE_INFO: 1 threads acquired from CTE.
[03/01 21:03:27   1508] Calculate late delays in OCV mode...
[03/01 21:03:27   1508] Calculate early delays in OCV mode...
[03/01 21:03:27   1508] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/01 21:03:27   1508] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/01 21:03:27   1508] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/01 21:03:27   1508] End delay calculation. (MEM=0 CPU=0:00:03.5 REAL=0:00:03.0)
[03/01 21:03:27   1508] *** CDM Built up (cpu=0:00:03.8  real=0:00:04.0  mem= 0.0M) ***
[03/01 21:03:27   1508] *** Done Building Timing Graph (cpu=0:00:04.7 real=0:00:05.0 totSessionCpu=0:00:21.6 mem=0.0M)
[03/01 21:03:27   1508] Done building cte hold timing graph (HoldAware) cpu=0:00:05.6 real=0:00:06.0 totSessionCpu=0:00:21.6 mem=0.0M ***
[03/01 21:03:34   1514]  
_______________________________________________________________________
[03/01 21:03:34   1514] Starting SI iteration 1 using Infinite Timing Windows
[03/01 21:03:34   1514] Begin IPO call back ...
[03/01 21:03:34   1514] End IPO call back ...
[03/01 21:03:34   1514] #################################################################################
[03/01 21:03:34   1514] # Design Stage: PostRoute
[03/01 21:03:34   1514] # Design Name: fullchip
[03/01 21:03:34   1514] # Design Mode: 65nm
[03/01 21:03:34   1514] # Analysis Mode: MMMC OCV 
[03/01 21:03:34   1514] # Parasitics Mode: SPEF/RCDB
[03/01 21:03:34   1514] # Signoff Settings: SI On 
[03/01 21:03:34   1514] #################################################################################
[03/01 21:03:34   1514] AAE_INFO: 1 threads acquired from CTE.
[03/01 21:03:34   1514] Setting infinite Tws ...
[03/01 21:03:34   1514] First Iteration Infinite Tw... 
[03/01 21:03:34   1514] Calculate early delays in OCV mode...
[03/01 21:03:34   1514] Calculate late delays in OCV mode...
[03/01 21:03:34   1515] Topological Sorting (CPU = 0:00:00.1, MEM = 1788.7M, InitMEM = 1788.7M)
[03/01 21:03:43   1523] AAE_INFO-618: Total number of nets in the design is 24903,  99.4 percent of the nets selected for SI analysis
[03/01 21:03:43   1523] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/01 21:03:43   1523] End delay calculation. (MEM=1805.15 CPU=0:00:08.2 REAL=0:00:08.0)
[03/01 21:03:43   1523] Save waveform /tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/.AAE_XJUzHf/.AAE_25561/waveform.data...
[03/01 21:03:43   1523] *** CDM Built up (cpu=0:00:09.0  real=0:00:09.0  mem= 1805.2M) ***
[03/01 21:03:44   1524] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1805.2M)
[03/01 21:03:44   1524] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/01 21:03:44   1524] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1805.2M)
[03/01 21:03:44   1524] 
[03/01 21:03:44   1524] Executing IPO callback for view pruning ..
[03/01 21:03:44   1524] Starting SI iteration 2
[03/01 21:03:44   1524] AAE_INFO: 1 threads acquired from CTE.
[03/01 21:03:44   1524] Calculate early delays in OCV mode...
[03/01 21:03:44   1524] Calculate late delays in OCV mode...
[03/01 21:03:50   1530] AAE_INFO-618: Total number of nets in the design is 24903,  22.2 percent of the nets selected for SI analysis
[03/01 21:03:50   1530] End delay calculation. (MEM=1781.2 CPU=0:00:05.9 REAL=0:00:06.0)
[03/01 21:03:50   1530] *** CDM Built up (cpu=0:00:06.0  real=0:00:06.0  mem= 1781.2M) ***
[03/01 21:03:51   1531] *** Done Building Timing Graph (cpu=0:00:17.4 real=0:00:17.0 totSessionCpu=0:25:32 mem=1781.2M)
[03/01 21:03:51   1531] ** Profile ** Start :  cpu=0:00:00.0, mem=1781.2M
[03/01 21:03:51   1531] ** Profile ** Other data :  cpu=0:00:00.1, mem=1781.2M
[03/01 21:03:51   1532] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1781.2M
[03/01 21:03:52   1532] ** Profile ** DRVs :  cpu=0:00:00.2, mem=1781.2M
[03/01 21:03:52   1532] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.153  | -0.153  |  0.057  |
|           TNS (ns):| -55.720 | -55.720 |  0.000  |
|    Violating Paths:|   757   |   757   |    0    |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.070%
       (98.641% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:32, real = 0:00:32, mem = 1690.6M, totSessionCpu=0:25:32 **
[03/01 21:03:52   1532] Setting latch borrow mode to budget during optimization.
[03/01 21:03:53   1533] Glitch fixing enabled
[03/01 21:03:53   1533] <optDesign CMD> fixdrv  all VT Cells
[03/01 21:03:53   1533] Leakage Power Opt: re-selecting buf/inv list 
[03/01 21:03:53   1533] Summary for sequential cells idenfication: 
[03/01 21:03:53   1533] Identified SBFF number: 199
[03/01 21:03:53   1533] Identified MBFF number: 0
[03/01 21:03:53   1533] Not identified SBFF number: 0
[03/01 21:03:53   1533] Not identified MBFF number: 0
[03/01 21:03:53   1533] Number of sequential cells which are not FFs: 104
[03/01 21:03:53   1533] 
[03/01 21:03:53   1533] **INFO: Num dontuse cells 97, Num usable cells 844
[03/01 21:03:53   1533] optDesignOneStep: Leakage Power Flow
[03/01 21:03:53   1533] **INFO: Num dontuse cells 97, Num usable cells 844
[03/01 21:03:53   1533] **INFO: Start fixing DRV (Mem = 1757.40M) ...
[03/01 21:03:53   1533] **INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
[03/01 21:03:53   1533] **INFO: Start fixing DRV iteration 1 ...
[03/01 21:03:53   1533] Begin: GigaOpt DRV Optimization
[03/01 21:03:53   1533] Glitch fixing enabled
[03/01 21:03:53   1533] Info: 121 clock nets excluded from IPO operation.
[03/01 21:03:53   1534] Summary for sequential cells idenfication: 
[03/01 21:03:53   1534] Identified SBFF number: 199
[03/01 21:03:53   1534] Identified MBFF number: 0
[03/01 21:03:53   1534] Not identified SBFF number: 0
[03/01 21:03:53   1534] Not identified MBFF number: 0
[03/01 21:03:53   1534] Number of sequential cells which are not FFs: 104
[03/01 21:03:53   1534] 
[03/01 21:03:53   1534] DRV pessimism of 5.00% is used.
[03/01 21:03:53   1534] PhyDesignGrid: maxLocalDensity 0.96
[03/01 21:03:53   1534] #spOpts: N=65 mergeVia=F 
[03/01 21:03:56   1537] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/01 21:03:56   1537] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
[03/01 21:03:56   1537] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/01 21:03:56   1537] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/01 21:03:56   1537] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/01 21:03:56   1537] DEBUG: @coeDRVCandCache::init.
[03/01 21:03:57   1537] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/01 21:03:57   1537] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.15 |          0|          0|          0|  98.64  |            |           |
[03/01 21:03:57   1537] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/01 21:03:57   1537] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.15 |          0|          0|          0|  98.64  |   0:00:00.0|    1965.0M|
[03/01 21:03:57   1537] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/01 21:03:57   1537] 
[03/01 21:03:57   1537] *** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=1965.0M) ***
[03/01 21:03:57   1537] 
[03/01 21:03:57   1537] Begin: glitch net info
[03/01 21:03:57   1537] glitch slack range: number of glitch nets
[03/01 21:03:57   1537] glitch slack < -0.32 : 0
[03/01 21:03:57   1537] -0.32 < glitch slack < -0.28 : 0
[03/01 21:03:57   1537] -0.28 < glitch slack < -0.24 : 0
[03/01 21:03:57   1537] -0.24 < glitch slack < -0.2 : 0
[03/01 21:03:57   1537] -0.2 < glitch slack < -0.16 : 0
[03/01 21:03:57   1537] -0.16 < glitch slack < -0.12 : 0
[03/01 21:03:57   1537] -0.12 < glitch slack < -0.08 : 0
[03/01 21:03:57   1537] -0.08 < glitch slack < -0.04 : 0
[03/01 21:03:57   1537] -0.04 < glitch slack : 0
[03/01 21:03:57   1537] End: glitch net info
[03/01 21:03:57   1537] DEBUG: @coeDRVCandCache::cleanup.
[03/01 21:03:57   1537] drv optimizer changes nothing and skips refinePlace
[03/01 21:03:57   1537] End: GigaOpt DRV Optimization
[03/01 21:03:57   1537] **optDesign ... cpu = 0:00:37, real = 0:00:37, mem = 1835.2M, totSessionCpu=0:25:38 **
[03/01 21:03:57   1537] *info:
[03/01 21:03:57   1537] **INFO: Completed fixing DRV (CPU Time = 0:00:04, Mem = 1835.25M).
[03/01 21:03:57   1537] Leakage Power Opt: resetting the buf/inv selection
[03/01 21:03:57   1537] ** Profile ** Start :  cpu=0:00:00.0, mem=1835.2M
[03/01 21:03:57   1538] ** Profile ** Other data :  cpu=0:00:00.1, mem=1835.2M
[03/01 21:03:57   1538] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1845.3M
[03/01 21:03:58   1538] ** Profile ** DRVs :  cpu=0:00:00.4, mem=1845.3M
[03/01 21:03:58   1538] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.07min real=0.07min mem=1835.2M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.153  | -0.153  |  0.057  |
|           TNS (ns):| -55.720 | -55.720 |  0.000  |
|    Violating Paths:|   757   |   757   |    0    |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.070%
       (98.641% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1845.3M
[03/01 21:03:58   1538] **optDesign ... cpu = 0:00:38, real = 0:00:38, mem = 1835.2M, totSessionCpu=0:25:39 **
[03/01 21:03:58   1539]   Timing Snapshot: (REF)
[03/01 21:03:58   1539]      Weighted WNS: 0.000
[03/01 21:03:58   1539]       All  PG WNS: 0.000
[03/01 21:03:58   1539]       High PG WNS: 0.000
[03/01 21:03:58   1539]       All  PG TNS: 0.000
[03/01 21:03:58   1539]       High PG TNS: 0.000
[03/01 21:03:58   1539]          Tran DRV: 0
[03/01 21:03:58   1539]           Cap DRV: 0
[03/01 21:03:58   1539]        Fanout DRV: 0
[03/01 21:03:58   1539]            Glitch: 0
[03/01 21:03:58   1539] *** Timing NOT met, worst failing slack is -0.153
[03/01 21:03:58   1539] *** Check timing (0:00:00.0)
[03/01 21:03:58   1539] **INFO: Num dontuse cells 97, Num usable cells 844
[03/01 21:03:58   1539] optDesignOneStep: Leakage Power Flow
[03/01 21:03:58   1539] **INFO: Num dontuse cells 97, Num usable cells 844
[03/01 21:03:58   1539] Begin: GigaOpt Optimization in WNS mode
[03/01 21:03:58   1539] Info: 121 clock nets excluded from IPO operation.
[03/01 21:03:58   1539] PhyDesignGrid: maxLocalDensity 0.96
[03/01 21:03:58   1539] #spOpts: N=65 mergeVia=F 
[03/01 21:04:01   1542] *info: 121 clock nets excluded
[03/01 21:04:01   1542] *info: 2 special nets excluded.
[03/01 21:04:01   1542] *info: 123 no-driver nets excluded.
[03/01 21:04:03   1543] ** GigaOpt Optimizer WNS Slack -0.153 TNS Slack -55.720 Density 98.64
[03/01 21:04:03   1543] Optimizer WNS Pass 0
[03/01 21:04:03   1543] Active Path Group: reg2reg  
[03/01 21:04:03   1543] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 21:04:03   1543] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/01 21:04:03   1543] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 21:04:03   1543] |  -0.153|   -0.153| -55.720|  -55.720|    98.64%|   0:00:00.0| 1902.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 21:04:03   1543] |        |         |        |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/01 21:04:03   1544] |  -0.129|   -0.129| -53.376|  -53.376|    98.65%|   0:00:00.0| 1906.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 21:04:03   1544] |        |         |        |         |          |            |        |          |         | q2_reg_9_/D                                        |
[03/01 21:04:03   1544] |  -0.120|   -0.120| -50.602|  -50.602|    98.65%|   0:00:00.0| 1906.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 21:04:03   1544] |        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
[03/01 21:04:04   1544] |  -0.112|   -0.112| -42.418|  -42.418|    98.65%|   0:00:01.0| 1907.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/01 21:04:04   1544] |        |         |        |         |          |            |        |          |         | q4_reg_19_/D                                       |
[03/01 21:04:04   1544] |  -0.109|   -0.109| -39.114|  -39.114|    98.65%|   0:00:00.0| 1907.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 21:04:04   1544] |        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
[03/01 21:04:04   1544] |  -0.109|   -0.109| -38.767|  -38.767|    98.65%|   0:00:00.0| 1907.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 21:04:04   1544] |        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
[03/01 21:04:04   1545] |  -0.108|   -0.108| -38.564|  -38.564|    98.65%|   0:00:00.0| 1907.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 21:04:04   1545] |        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
[03/01 21:04:05   1545] |  -0.108|   -0.108| -38.561|  -38.561|    98.65%|   0:00:01.0| 1907.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 21:04:05   1545] |        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
[03/01 21:04:05   1545] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 21:04:06   1547] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 21:04:06   1547] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/01 21:04:06   1547] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 21:04:06   1547] |  -0.108|   -0.108| -38.561|  -38.561|    98.65%|   0:00:01.0| 1921.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 21:04:06   1547] |        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
[03/01 21:04:06   1547] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 21:04:06   1547] 
[03/01 21:04:06   1547] *** Finish Core Optimize Step (cpu=0:00:03.5 real=0:00:03.0 mem=1921.8M) ***
[03/01 21:04:06   1547] 
[03/01 21:04:06   1547] *** Finished Optimize Step Cumulative (cpu=0:00:03.5 real=0:00:03.0 mem=1921.8M) ***
[03/01 21:04:06   1547] ** GigaOpt Optimizer WNS Slack -0.108 TNS Slack -38.561 Density 98.65
[03/01 21:04:06   1547] Update Timing Windows (Threshold 0.014) ...
[03/01 21:04:06   1547] Re Calculate Delays on 27 Nets
[03/01 21:04:06   1547] 
[03/01 21:04:06   1547] *** Finish Post Route Setup Fixing (cpu=0:00:04.0 real=0:00:04.0 mem=1921.8M) ***
[03/01 21:04:06   1547] #spOpts: N=65 
[03/01 21:04:07   1547] *** Starting refinePlace (0:25:47 mem=1902.7M) ***
[03/01 21:04:07   1547] Total net bbox length = 4.416e+05 (2.084e+05 2.331e+05) (ext = 2.478e+04)
[03/01 21:04:07   1547] Starting refinePlace ...
[03/01 21:04:07   1547] default core: bins with density >  0.75 =   96 % ( 600 / 625 )
[03/01 21:04:07   1547] Density distribution unevenness ratio = 0.829%
[03/01 21:04:07   1547]   Spread Effort: high, post-route mode, useDDP on.
[03/01 21:04:07   1547] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=1902.7MB) @(0:25:48 - 0:25:48).
[03/01 21:04:07   1547] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/01 21:04:07   1547] wireLenOptFixPriorityInst 5024 inst fixed
[03/01 21:04:07   1547] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/01 21:04:07   1547] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1902.7MB) @(0:25:48 - 0:25:48).
[03/01 21:04:07   1547] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/01 21:04:07   1547] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1902.7MB
[03/01 21:04:07   1548] Statistics of distance of Instance movement in refine placement:
[03/01 21:04:07   1548]   maximum (X+Y) =         0.00 um
[03/01 21:04:07   1548]   mean    (X+Y) =         0.00 um
[03/01 21:04:07   1548] Summary Report:
[03/01 21:04:07   1548] Instances move: 0 (out of 22289 movable)
[03/01 21:04:07   1548] Mean displacement: 0.00 um
[03/01 21:04:07   1548] Max displacement: 0.00 um 
[03/01 21:04:07   1548] Total instances moved : 0
[03/01 21:04:07   1548] Total net bbox length = 4.416e+05 (2.084e+05 2.331e+05) (ext = 2.478e+04)
[03/01 21:04:07   1548] Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1902.7MB
[03/01 21:04:07   1548] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:00.0, mem=1902.7MB) @(0:25:47 - 0:25:48).
[03/01 21:04:07   1548] *** Finished refinePlace (0:25:48 mem=1902.7M) ***
[03/01 21:04:07   1548] #spOpts: N=65 
[03/01 21:04:07   1548] default core: bins with density >  0.75 =   96 % ( 600 / 625 )
[03/01 21:04:07   1548] Density distribution unevenness ratio = 0.826%
[03/01 21:04:07   1548] End: GigaOpt Optimization in WNS mode
[03/01 21:04:07   1548] **INFO: Num dontuse cells 97, Num usable cells 844
[03/01 21:04:07   1548] optDesignOneStep: Leakage Power Flow
[03/01 21:04:07   1548] **INFO: Num dontuse cells 97, Num usable cells 844
[03/01 21:04:08   1548] Begin: GigaOpt Optimization in TNS mode
[03/01 21:04:08   1548] Info: 121 clock nets excluded from IPO operation.
[03/01 21:04:08   1548] PhyDesignGrid: maxLocalDensity 0.96
[03/01 21:04:08   1548] #spOpts: N=65 
[03/01 21:04:11   1551] *info: 121 clock nets excluded
[03/01 21:04:11   1551] *info: 2 special nets excluded.
[03/01 21:04:11   1551] *info: 123 no-driver nets excluded.
[03/01 21:04:12   1552] ** GigaOpt Optimizer WNS Slack -0.108 TNS Slack -38.565 Density 98.65
[03/01 21:04:12   1553] Optimizer TNS Opt
[03/01 21:04:12   1553] Active Path Group: reg2reg  
[03/01 21:04:12   1553] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 21:04:12   1553] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/01 21:04:12   1553] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 21:04:12   1553] |  -0.108|   -0.108| -38.565|  -38.565|    98.65%|   0:00:00.0| 1919.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 21:04:12   1553] |        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
[03/01 21:04:13   1553] |  -0.108|   -0.108| -36.085|  -36.085|    98.65%|   0:00:01.0| 1923.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 21:04:13   1553] |        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
[03/01 21:04:13   1553] |  -0.108|   -0.108| -35.493|  -35.493|    98.65%|   0:00:00.0| 1923.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 21:04:13   1553] |        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
[03/01 21:04:13   1553] |  -0.108|   -0.108| -35.452|  -35.452|    98.65%|   0:00:00.0| 1923.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 21:04:13   1553] |        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
[03/01 21:04:14   1554] |  -0.108|   -0.108| -31.616|  -31.616|    98.65%|   0:00:01.0| 1922.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 21:04:14   1554] |        |         |        |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/01 21:04:14   1555] |  -0.108|   -0.108| -31.485|  -31.485|    98.65%|   0:00:00.0| 1922.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 21:04:14   1555] |        |         |        |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/01 21:04:15   1555] |  -0.108|   -0.108| -29.114|  -29.114|    98.65%|   0:00:01.0| 1922.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/01 21:04:15   1555] |        |         |        |         |          |            |        |          |         | q7_reg_14_/D                                       |
[03/01 21:04:15   1556] |  -0.108|   -0.108| -28.032|  -28.032|    98.66%|   0:00:00.0| 1922.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 21:04:15   1556] |        |         |        |         |          |            |        |          |         | q6_reg_19_/D                                       |
[03/01 21:04:15   1556] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 21:04:20   1561] skewClock has sized core_instance/ofifo_inst/col_idx_6__fifo_instance/CTS_ccl_BUF_clk_G0_L3_16 (CKBD8)
[03/01 21:04:20   1561] skewClock has sized core_instance/FE_USKC1459_CTS_212 (BUFFD8)
[03/01 21:04:20   1561] skewClock has sized core_instance/FE_USKC1471_CTS_211 (BUFFD8)
[03/01 21:04:20   1561] skewClock has sized core_instance/FE_USKC1475_CTS_222 (CKBD12)
[03/01 21:04:20   1561] skewClock has sized core_instance/CTS_ccl_BUF_clk_G0_L3_20 (CKBD8)
[03/01 21:04:20   1561] skewClock has sized core_instance/FE_USKC1458_CTS_231 (BUFFD8)
[03/01 21:04:20   1561] skewClock has sized core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_USKC1455_CTS_7 (CKBD12)
[03/01 21:04:20   1561] skewClock has sized core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_USKC1473_CTS_8 (BUFFD8)
[03/01 21:04:20   1561] skewClock has sized core_instance/FE_USKC1472_CTS_204 (BUFFD8)
[03/01 21:04:20   1561] skewClock has sized core_instance/CTS_ccl_BUF_clk_G0_L2_3 (CKBD3)
[03/01 21:04:20   1561] skewClock has sized core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_USKC1454_CTS_7 (BUFFD8)
[03/01 21:04:20   1561] skewClock has sized core_instance/FE_USKC1464_CTS_200 (CKBD12)
[03/01 21:04:20   1561] skewClock has sized core_instance/FE_USKC1452_CTS_218 (CKBD12)
[03/01 21:04:20   1561] skewClock has sized core_instance/ofifo_inst/col_idx_2__fifo_instance/CTS_ccl_BUF_clk_G0_L3_3 (CKBD3)
[03/01 21:04:20   1561] skewClock has sized core_instance/CTS_ccl_BUF_clk_G0_L3_65 (CKBD8)
[03/01 21:04:20   1561] skewClock has sized core_instance/CTS_ccl_BUF_clk_G0_L3_51 (CKBD3)
[03/01 21:04:20   1561] skewClock has sized core_instance/CTS_ccl_BUF_clk_G0_L2_2 (CKBD3)
[03/01 21:04:20   1561] skewClock has sized core_instance/CTS_ccl_BUF_clk_G0_L3_64 (CKBD3)
[03/01 21:04:20   1561] skewClock has sized core_instance/CTS_ccl_BUF_clk_G0_L3_27 (CKBD3)
[03/01 21:04:20   1561] skewClock has sized core_instance/ofifo_inst/col_idx_3__fifo_instance/CTS_ccl_BUF_clk_G0_L3_66 (BUFFD3)
[03/01 21:04:20   1561] skewClock has sized core_instance/CTS_ccl_BUF_clk_G0_L3_55 (CKBD8)
[03/01 21:04:20   1561] skewClock has sized core_instance/FE_USKC1456_CTS_234 (BUFFD8)
[03/01 21:04:20   1561] skewClock has inserted core_instance/FE_USKC1495_CTS_213 (CKBD4)
[03/01 21:04:20   1561] skewClock has inserted core_instance/FE_USKC1496_CTS_213 (CKND4)
[03/01 21:04:20   1561] skewClock has inserted core_instance/FE_USKC1497_CTS_213 (CKND4)
[03/01 21:04:20   1561] skewClock sized 22 and inserted 3 insts
[03/01 21:04:22   1562] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 21:04:22   1562] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/01 21:04:22   1562] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 21:04:22   1562] |  -0.108|   -0.108| -15.494|  -15.494|    98.66%|   0:00:07.0| 1953.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/01 21:04:22   1562] |        |         |        |         |          |            |        |          |         | q1_reg_14_/D                                       |
[03/01 21:04:22   1563] |  -0.108|   -0.108| -15.379|  -15.379|    98.66%|   0:00:00.0| 1953.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/01 21:04:22   1563] |        |         |        |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/01 21:04:22   1563] |  -0.108|   -0.108| -15.320|  -15.320|    98.66%|   0:00:00.0| 1953.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/01 21:04:22   1563] |        |         |        |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/01 21:04:22   1563] |  -0.108|   -0.108| -15.252|  -15.252|    98.66%|   0:00:00.0| 1953.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/01 21:04:22   1563] |        |         |        |         |          |            |        |          |         | q3_reg_13_/D                                       |
[03/01 21:04:23   1563] |  -0.108|   -0.108| -15.020|  -15.020|    98.66%|   0:00:01.0| 1953.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 21:04:23   1563] |        |         |        |         |          |            |        |          |         | q1_reg_14_/D                                       |
[03/01 21:04:23   1563] |  -0.108|   -0.108| -14.995|  -14.995|    98.66%|   0:00:00.0| 1953.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/01 21:04:23   1563] |        |         |        |         |          |            |        |          |         | q1_reg_14_/D                                       |
[03/01 21:04:23   1563] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 21:04:26   1567] skewClock has sized core_instance/FE_USKC1452_CTS_218 (CKBD8)
[03/01 21:04:26   1567] skewClock has sized core_instance/FE_USKC1464_CTS_200 (CKBD8)
[03/01 21:04:26   1567] skewClock has sized core_instance/CTS_ccl_BUF_clk_G0_L3_49 (CKBD8)
[03/01 21:04:26   1567] skewClock has sized core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_USKC1455_CTS_7 (CKBD8)
[03/01 21:04:26   1567] skewClock has sized core_instance/FE_USKC1470_CTS_236 (BUFFD8)
[03/01 21:04:26   1567] skewClock has inserted core_instance/FE_USKC1498_CTS_200 (BUFFD2)
[03/01 21:04:26   1567] skewClock has inserted core_instance/FE_USKC1499_CTS_234 (BUFFD2)
[03/01 21:04:26   1567] skewClock has inserted core_instance/FE_USKC1500_CTS_212 (CKBD4)
[03/01 21:04:26   1567] skewClock sized 5 and inserted 3 insts
[03/01 21:04:27   1568] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 21:04:27   1568] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/01 21:04:27   1568] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 21:04:27   1568] |  -0.111|   -0.111| -10.035|  -10.035|    98.66%|   0:00:04.0| 1954.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/01 21:04:27   1568] |        |         |        |         |          |            |        |          |         | q7_reg_7_/D                                        |
[03/01 21:04:28   1568] |  -0.111|   -0.111| -10.034|  -10.034|    98.66%|   0:00:01.0| 1954.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 21:04:28   1568] |        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
[03/01 21:04:28   1568] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 21:04:28   1568] 
[03/01 21:04:28   1568] *** Finish Core Optimize Step (cpu=0:00:15.5 real=0:00:16.0 mem=1954.4M) ***
[03/01 21:04:28   1568] 
[03/01 21:04:28   1568] *** Finished Optimize Step Cumulative (cpu=0:00:15.6 real=0:00:16.0 mem=1954.4M) ***
[03/01 21:04:28   1568] ** GigaOpt Optimizer WNS Slack -0.111 TNS Slack -10.034 Density 98.66
[03/01 21:04:28   1568] Update Timing Windows (Threshold 0.014) ...
[03/01 21:04:28   1568] Re Calculate Delays on 26 Nets
[03/01 21:04:28   1568] 
[03/01 21:04:28   1568] *** Finish Post Route Setup Fixing (cpu=0:00:16.0 real=0:00:16.0 mem=1954.4M) ***
[03/01 21:04:28   1568] #spOpts: N=65 
[03/01 21:04:28   1568] *** Starting refinePlace (0:26:09 mem=1935.4M) ***
[03/01 21:04:28   1568] Total net bbox length = 4.418e+05 (2.085e+05 2.333e+05) (ext = 2.478e+04)
[03/01 21:04:28   1569] Starting refinePlace ...
[03/01 21:04:28   1569] default core: bins with density >  0.75 =   96 % ( 600 / 625 )
[03/01 21:04:28   1569] Density distribution unevenness ratio = 0.823%
[03/01 21:04:28   1569]   Spread Effort: high, post-route mode, useDDP on.
[03/01 21:04:28   1569] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=1935.4MB) @(0:26:09 - 0:26:09).
[03/01 21:04:28   1569] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/01 21:04:28   1569] wireLenOptFixPriorityInst 5036 inst fixed
[03/01 21:04:28   1569] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/01 21:04:28   1569] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1935.4MB) @(0:26:09 - 0:26:09).
[03/01 21:04:28   1569] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/01 21:04:28   1569] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1935.4MB
[03/01 21:04:28   1569] Statistics of distance of Instance movement in refine placement:
[03/01 21:04:28   1569]   maximum (X+Y) =         0.00 um
[03/01 21:04:28   1569]   mean    (X+Y) =         0.00 um
[03/01 21:04:28   1569] Summary Report:
[03/01 21:04:28   1569] Instances move: 0 (out of 22312 movable)
[03/01 21:04:28   1569] Mean displacement: 0.00 um
[03/01 21:04:28   1569] Max displacement: 0.00 um 
[03/01 21:04:28   1569] Total instances moved : 0
[03/01 21:04:28   1569] Total net bbox length = 4.418e+05 (2.085e+05 2.333e+05) (ext = 2.478e+04)
[03/01 21:04:28   1569] Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1935.4MB
[03/01 21:04:28   1569] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:00.0, mem=1935.4MB) @(0:26:09 - 0:26:10).
[03/01 21:04:28   1569] *** Finished refinePlace (0:26:10 mem=1935.4M) ***
[03/01 21:04:28   1569] #spOpts: N=65 
[03/01 21:04:29   1569] default core: bins with density >  0.75 =   96 % ( 600 / 625 )
[03/01 21:04:29   1569] Density distribution unevenness ratio = 0.820%
[03/01 21:04:29   1569] End: GigaOpt Optimization in TNS mode
[03/01 21:04:29   1570]   Timing Snapshot: (REF)
[03/01 21:04:29   1570]      Weighted WNS: -0.111
[03/01 21:04:29   1570]       All  PG WNS: -0.111
[03/01 21:04:29   1570]       High PG WNS: -0.111
[03/01 21:04:29   1570]       All  PG TNS: -10.035
[03/01 21:04:29   1570]       High PG TNS: -10.035
[03/01 21:04:29   1570]          Tran DRV: 0
[03/01 21:04:29   1570]           Cap DRV: 0
[03/01 21:04:29   1570]        Fanout DRV: 0
[03/01 21:04:29   1570]            Glitch: 0
[03/01 21:04:29   1570]    Category Slack: { [L, -0.111] [H, -0.111] }
[03/01 21:04:29   1570] 
[03/01 21:04:29   1570] ** Profile ** Start :  cpu=0:00:00.0, mem=1818.9M
[03/01 21:04:29   1570] ** Profile ** Other data :  cpu=0:00:00.1, mem=1818.9M
[03/01 21:04:30   1570] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1826.9M
[03/01 21:04:30   1571] ** Profile ** DRVs :  cpu=0:00:00.5, mem=1826.9M
[03/01 21:04:30   1571] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.111  | -0.111  |  0.050  |
|           TNS (ns):| -10.034 | -10.034 |  0.000  |
|    Violating Paths:|   271   |   271   |    0    |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.050%
       (98.622% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1826.9M
[03/01 21:04:30   1571] Info: 127 clock nets excluded from IPO operation.
[03/01 21:04:30   1571] 
[03/01 21:04:30   1571] Begin Power Analysis
[03/01 21:04:30   1571] 
[03/01 21:04:30   1571]     0.00V	    VSS
[03/01 21:04:30   1571]     0.90V	    VDD
[03/01 21:04:30   1571] Begin Processing Timing Library for Power Calculation
[03/01 21:04:30   1571] 
[03/01 21:04:30   1571] Begin Processing Timing Library for Power Calculation
[03/01 21:04:30   1571] 
[03/01 21:04:30   1571] 
[03/01 21:04:30   1571] 
[03/01 21:04:30   1571] Begin Processing Power Net/Grid for Power Calculation
[03/01 21:04:30   1571] 
[03/01 21:04:30   1571] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1537.95MB/1537.95MB)
[03/01 21:04:30   1571] 
[03/01 21:04:30   1571] Begin Processing Timing Window Data for Power Calculation
[03/01 21:04:30   1571] 
[03/01 21:04:31   1571] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1537.95MB/1537.95MB)
[03/01 21:04:31   1571] 
[03/01 21:04:31   1571] Begin Processing User Attributes
[03/01 21:04:31   1571] 
[03/01 21:04:31   1571] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1537.95MB/1537.95MB)
[03/01 21:04:31   1571] 
[03/01 21:04:31   1571] Begin Processing Signal Activity
[03/01 21:04:31   1571] 
[03/01 21:04:32   1573] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1538.46MB/1538.46MB)
[03/01 21:04:32   1573] 
[03/01 21:04:32   1573] Begin Power Computation
[03/01 21:04:32   1573] 
[03/01 21:04:32   1573]       ----------------------------------------------------------
[03/01 21:04:32   1573]       # of cell(s) missing both power/leakage table: 0
[03/01 21:04:32   1573]       # of cell(s) missing power table: 0
[03/01 21:04:32   1573]       # of cell(s) missing leakage table: 0
[03/01 21:04:32   1573]       # of MSMV cell(s) missing power_level: 0
[03/01 21:04:32   1573]       ----------------------------------------------------------
[03/01 21:04:32   1573] 
[03/01 21:04:32   1573] 
[03/01 21:04:35   1575] Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1538.57MB/1538.57MB)
[03/01 21:04:35   1575] 
[03/01 21:04:35   1575] Begin Processing User Attributes
[03/01 21:04:35   1575] 
[03/01 21:04:35   1575] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1538.57MB/1538.57MB)
[03/01 21:04:35   1575] 
[03/01 21:04:35   1575] Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1538.57MB/1538.57MB)
[03/01 21:04:35   1575] 
[03/01 21:04:35   1576] Begin: Power Optimization
[03/01 21:04:35   1576] PhyDesignGrid: maxLocalDensity 0.98
[03/01 21:04:35   1576] #spOpts: N=65 mergeVia=F 
[03/01 21:04:36   1577] Reclaim Optimization WNS Slack -0.111  TNS Slack -10.034 Density 98.62
[03/01 21:04:36   1577] +----------+---------+--------+--------+------------+--------+
[03/01 21:04:36   1577] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/01 21:04:36   1577] +----------+---------+--------+--------+------------+--------+
[03/01 21:04:36   1577] |    98.62%|        -|  -0.111| -10.034|   0:00:00.0| 2099.7M|
[03/01 21:04:52   1593] |    98.52%|      636|  -0.111|  -9.670|   0:00:16.0| 2099.7M|
[03/01 21:04:52   1593] +----------+---------+--------+--------+------------+--------+
[03/01 21:04:52   1593] Reclaim Optimization End WNS Slack -0.111  TNS Slack -9.670 Density 98.52
[03/01 21:04:52   1593] 
[03/01 21:04:52   1593] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 615 **
[03/01 21:04:52   1593] --------------------------------------------------------------
[03/01 21:04:52   1593] |                                   | Total     | Sequential |
[03/01 21:04:52   1593] --------------------------------------------------------------
[03/01 21:04:52   1593] | Num insts resized                 |     547  |       2    |
[03/01 21:04:52   1593] | Num insts undone                  |      42  |       0    |
[03/01 21:04:52   1593] | Num insts Downsized               |     186  |       2    |
[03/01 21:04:52   1593] | Num insts Samesized               |     361  |       0    |
[03/01 21:04:52   1593] | Num insts Upsized                 |       0  |       0    |
[03/01 21:04:52   1593] | Num multiple commits+uncommits    |      52  |       -    |
[03/01 21:04:52   1593] --------------------------------------------------------------
[03/01 21:04:52   1593] ** Finished Core Power Optimization (cpu = 0:00:17.4) (real = 0:00:17.0) **
[03/01 21:04:52   1593] #spOpts: N=65 
[03/01 21:04:52   1593] *** Starting refinePlace (0:26:34 mem=2055.8M) ***
[03/01 21:04:52   1593] Total net bbox length = 4.418e+05 (2.085e+05 2.333e+05) (ext = 2.478e+04)
[03/01 21:04:52   1593] Starting refinePlace ...
[03/01 21:04:53   1593] default core: bins with density >  0.75 =   96 % ( 600 / 625 )
[03/01 21:04:53   1593] Density distribution unevenness ratio = 0.822%
[03/01 21:04:53   1593]   Spread Effort: high, post-route mode, useDDP on.
[03/01 21:04:53   1593] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=2055.8MB) @(0:26:34 - 0:26:34).
[03/01 21:04:53   1593] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/01 21:04:53   1593] wireLenOptFixPriorityInst 5036 inst fixed
[03/01 21:04:53   1594] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/01 21:04:53   1594] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=2055.8MB) @(0:26:34 - 0:26:34).
[03/01 21:04:53   1594] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/01 21:04:53   1594] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2055.8MB
[03/01 21:04:53   1594] Statistics of distance of Instance movement in refine placement:
[03/01 21:04:53   1594]   maximum (X+Y) =         0.00 um
[03/01 21:04:53   1594]   mean    (X+Y) =         0.00 um
[03/01 21:04:53   1594] Summary Report:
[03/01 21:04:53   1594] Instances move: 0 (out of 22312 movable)
[03/01 21:04:53   1594] Mean displacement: 0.00 um
[03/01 21:04:53   1594] Max displacement: 0.00 um 
[03/01 21:04:53   1594] Total instances moved : 0
[03/01 21:04:53   1594] Total net bbox length = 4.418e+05 (2.085e+05 2.333e+05) (ext = 2.478e+04)
[03/01 21:04:53   1594] Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2055.8MB
[03/01 21:04:53   1594] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:01.0, mem=2055.8MB) @(0:26:34 - 0:26:34).
[03/01 21:04:53   1594] *** Finished refinePlace (0:26:34 mem=2055.8M) ***
[03/01 21:04:53   1594] #spOpts: N=65 
[03/01 21:04:53   1594] default core: bins with density >  0.75 =   96 % ( 600 / 625 )
[03/01 21:04:53   1594] Density distribution unevenness ratio = 0.819%
[03/01 21:04:53   1594] Running setup recovery post routing.
[03/01 21:04:53   1594] **optDesign ... cpu = 0:01:34, real = 0:01:33, mem = 1821.2M, totSessionCpu=0:26:35 **
[03/01 21:04:54   1595]   Timing Snapshot: (TGT)
[03/01 21:04:54   1595]      Weighted WNS: -0.111
[03/01 21:04:54   1595]       All  PG WNS: -0.111
[03/01 21:04:54   1595]       High PG WNS: -0.111
[03/01 21:04:54   1595]       All  PG TNS: -9.670
[03/01 21:04:54   1595]       High PG TNS: -9.670
[03/01 21:04:54   1595]          Tran DRV: 0
[03/01 21:04:54   1595]           Cap DRV: 0
[03/01 21:04:54   1595]        Fanout DRV: 0
[03/01 21:04:54   1595]            Glitch: 0
[03/01 21:04:54   1595]    Category Slack: { [L, -0.111] [H, -0.111] }
[03/01 21:04:54   1595] 
[03/01 21:04:54   1595] Checking setup slack degradation ...
[03/01 21:04:54   1595] 
[03/01 21:04:54   1595] Recovery Manager:
[03/01 21:04:54   1595]   Low  Effort WNS Jump: 0.000 (REF: -0.111, TGT: -0.111, Threshold: 0.000) - Skip
[03/01 21:04:54   1595]   High Effort WNS Jump: 0.000 (REF: -0.111, TGT: -0.111, Threshold: 0.000) - Skip
[03/01 21:04:54   1595]   Low  Effort TNS Jump: 0.000 (REF: -10.035, TGT: -9.670, Threshold: 25.000) - Skip
[03/01 21:04:54   1595]   High Effort TNS Jump: 0.000 (REF: -10.035, TGT: -9.670, Threshold: 25.000) - Skip
[03/01 21:04:54   1595] 
[03/01 21:04:54   1595] Checking DRV degradation...
[03/01 21:04:54   1595] 
[03/01 21:04:54   1595] Recovery Manager:
[03/01 21:04:54   1595]     Tran DRV degradation : 0 (0 -> 0)
[03/01 21:04:54   1595]      Cap DRV degradation : 0 (0 -> 0)
[03/01 21:04:54   1595]   Fanout DRV degradation : 0 (0 -> 0)
[03/01 21:04:54   1595]       Glitch degradation : 0 (0 -> 0)
[03/01 21:04:54   1595]   DRV Recovery (Margin: 100) - Skip
[03/01 21:04:54   1595] 
[03/01 21:04:54   1595] **INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
[03/01 21:04:54   1595] *** Finish setup-recovery (cpu=0:00:00, real=0:00:01, mem=1821.17M, totSessionCpu=0:26:35 .
[03/01 21:04:54   1595] **optDesign ... cpu = 0:01:35, real = 0:01:34, mem = 1821.2M, totSessionCpu=0:26:35 **
[03/01 21:04:54   1595] 
[03/01 21:04:54   1595] Info: 127 clock nets excluded from IPO operation.
[03/01 21:04:54   1595] PhyDesignGrid: maxLocalDensity 0.98
[03/01 21:04:54   1595] #spOpts: N=65 
[03/01 21:04:56   1597] Info: 127 clock nets excluded from IPO operation.
[03/01 21:04:58   1599] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 21:04:58   1599] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/01 21:04:58   1599] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 21:04:58   1599] |  -0.111|   -0.111|  -9.670|   -9.670|    98.52%|   0:00:00.0| 1972.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 21:04:58   1599] |        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
[03/01 21:04:58   1599] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 21:04:58   1599] 
[03/01 21:04:58   1599] *** Finish post-Route Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1972.0M) ***
[03/01 21:04:58   1599] 
[03/01 21:04:58   1599] *** Finish post-Route Setup Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=1972.0M) ***
[03/01 21:04:58   1599] 
[03/01 21:04:58   1599] Begin Power Analysis
[03/01 21:04:58   1599] 
[03/01 21:04:58   1599]     0.00V	    VSS
[03/01 21:04:58   1599]     0.90V	    VDD
[03/01 21:04:58   1599] Begin Processing Timing Library for Power Calculation
[03/01 21:04:58   1599] 
[03/01 21:04:58   1599] Begin Processing Timing Library for Power Calculation
[03/01 21:04:58   1599] 
[03/01 21:04:58   1599] 
[03/01 21:04:58   1599] 
[03/01 21:04:58   1599] Begin Processing Power Net/Grid for Power Calculation
[03/01 21:04:58   1599] 
[03/01 21:04:58   1599] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1564.82MB/1564.82MB)
[03/01 21:04:58   1599] 
[03/01 21:04:58   1599] Begin Processing Timing Window Data for Power Calculation
[03/01 21:04:58   1599] 
[03/01 21:04:58   1599] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1564.82MB/1564.82MB)
[03/01 21:04:58   1599] 
[03/01 21:04:58   1599] Begin Processing User Attributes
[03/01 21:04:58   1599] 
[03/01 21:04:58   1599] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1564.82MB/1564.82MB)
[03/01 21:04:58   1599] 
[03/01 21:04:58   1599] Begin Processing Signal Activity
[03/01 21:04:58   1599] 
[03/01 21:04:59   1600] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1565.41MB/1565.41MB)
[03/01 21:04:59   1600] 
[03/01 21:04:59   1600] Begin Power Computation
[03/01 21:04:59   1600] 
[03/01 21:04:59   1600]       ----------------------------------------------------------
[03/01 21:04:59   1600]       # of cell(s) missing both power/leakage table: 0
[03/01 21:04:59   1600]       # of cell(s) missing power table: 0
[03/01 21:04:59   1600]       # of cell(s) missing leakage table: 0
[03/01 21:04:59   1600]       # of MSMV cell(s) missing power_level: 0
[03/01 21:04:59   1600]       ----------------------------------------------------------
[03/01 21:04:59   1600] 
[03/01 21:04:59   1600] 
[03/01 21:05:02   1603] Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1565.41MB/1565.41MB)
[03/01 21:05:02   1603] 
[03/01 21:05:02   1603] Begin Processing User Attributes
[03/01 21:05:02   1603] 
[03/01 21:05:02   1603] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1565.41MB/1565.41MB)
[03/01 21:05:02   1603] 
[03/01 21:05:02   1603] Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1565.41MB/1565.41MB)
[03/01 21:05:02   1603] 
[03/01 21:05:02   1603] *** Finished Leakage Power Optimization (cpu=0:00:28, real=0:00:27, mem=1821.17M, totSessionCpu=0:26:44).
[03/01 21:05:02   1603] *info: All cells identified as Buffer and Delay cells:
[03/01 21:05:02   1603] *info:   with footprint "BUFFD1" or "BUFFD1": 
[03/01 21:05:02   1603] *info: ------------------------------------------------------------------
[03/01 21:05:02   1603] *info: (dly) GBUFFD1    dont_use  tcbn65gplusbc
[03/01 21:05:02   1603] *info: (dly) GBUFFD2    dont_use  tcbn65gplusbc
[03/01 21:05:02   1603] *info: (dly) GBUFFD3    dont_use  tcbn65gplusbc
[03/01 21:05:02   1603] *info: (dly) GBUFFD4    dont_use  tcbn65gplusbc
[03/01 21:05:02   1603] *info: (dly) GBUFFD8    dont_use  tcbn65gplusbc
[03/01 21:05:02   1603] *info: (dly) BUFFD0            -  tcbn65gplusbc
[03/01 21:05:02   1603] *info: (dly) CKBD0             -  tcbn65gplusbc
[03/01 21:05:02   1603] *info: (dly) BUFFD1            -  tcbn65gplusbc
[03/01 21:05:02   1603] *info: (dly) CKBD1             -  tcbn65gplusbc
[03/01 21:05:02   1603] *info: (dly) CKBD2             -  tcbn65gplusbc
[03/01 21:05:02   1603] *info: (dly) BUFFD2            -  tcbn65gplusbc
[03/01 21:05:02   1603] *info: (dly) CKBD3             -  tcbn65gplusbc
[03/01 21:05:02   1603] *info: (dly) BUFFD3            -  tcbn65gplusbc
[03/01 21:05:02   1603] *info: (dly) CKBD4             -  tcbn65gplusbc
[03/01 21:05:02   1603] *info: (dly) CKBD6             -  tcbn65gplusbc
[03/01 21:05:02   1603] *info: (dly) BUFFD4            -  tcbn65gplusbc
[03/01 21:05:02   1603] *info: (dly) BUFFD6            -  tcbn65gplusbc
[03/01 21:05:02   1603] *info: (dly) CKBD8             -  tcbn65gplusbc
[03/01 21:05:02   1603] *info: (dly) BUFFD8            -  tcbn65gplusbc
[03/01 21:05:02   1603] *info: (dly) CKBD12            -  tcbn65gplusbc
[03/01 21:05:02   1603] *info: (dly) BUFFD12           -  tcbn65gplusbc
[03/01 21:05:02   1603] *info: (dly) CKBD16            -  tcbn65gplusbc
[03/01 21:05:02   1603] *info: (dly) BUFFD16           -  tcbn65gplusbc
[03/01 21:05:02   1603] *info: (dly) CKBD20     dont_use  tcbn65gplusbc
[03/01 21:05:02   1603] *info: (dly) BUFFD20    dont_use  tcbn65gplusbc
[03/01 21:05:02   1603] *info: (dly) CKBD24     dont_use  tcbn65gplusbc
[03/01 21:05:02   1603] *info: (dly) BUFFD24    dont_use  tcbn65gplusbc
[03/01 21:05:02   1603] *info: (dly) BUFFD0            -  tcbn65gplusbc
[03/01 21:05:02   1603] *info: (dly) CKBD0             -  tcbn65gplusbc
[03/01 21:05:02   1603] *info: (dly) BUFFD1            -  tcbn65gplusbc
[03/01 21:05:02   1603] *info: (dly) GBUFFD1    dont_use  tcbn65gplusbc
[03/01 21:05:02   1603] *info: (dly) CKBD1             -  tcbn65gplusbc
[03/01 21:05:02   1603] *info: (dly) GBUFFD2    dont_use  tcbn65gplusbc
[03/01 21:05:02   1603] *info: (dly) CKBD2             -  tcbn65gplusbc
[03/01 21:05:02   1603] *info: (dly) BUFFD2            -  tcbn65gplusbc
[03/01 21:05:02   1603] *info: (dly) CKBD3             -  tcbn65gplusbc
[03/01 21:05:02   1603] *info: (dly) GBUFFD3    dont_use  tcbn65gplusbc
[03/01 21:05:02   1603] *info: (dly) BUFFD3            -  tcbn65gplusbc
[03/01 21:05:02   1603] *info: (dly) BUFFD4            -  tcbn65gplusbc
[03/01 21:05:02   1603] *info: (dly) CKBD4             -  tcbn65gplusbc
[03/01 21:05:02   1603] *info: (dly) GBUFFD4    dont_use  tcbn65gplusbc
[03/01 21:05:02   1603] *info: (dly) CKBD6             -  tcbn65gplusbc
[03/01 21:05:02   1603] *info: (dly) BUFFD6            -  tcbn65gplusbc
[03/01 21:05:02   1603] *info: (dly) CKBD8             -  tcbn65gplusbc
[03/01 21:05:02   1603] *info: (dly) BUFFD8            -  tcbn65gplusbc
[03/01 21:05:02   1603] *info: (dly) GBUFFD8    dont_use  tcbn65gplusbc
[03/01 21:05:02   1603] *info: (dly) BUFFD12           -  tcbn65gplusbc
[03/01 21:05:02   1603] *info: (dly) CKBD12            -  tcbn65gplusbc
[03/01 21:05:02   1603] *info: (dly) CKBD16            -  tcbn65gplusbc
[03/01 21:05:02   1603] *info: (dly) BUFFD16           -  tcbn65gplusbc
[03/01 21:05:02   1603] *info: (dly) CKBD20     dont_use  tcbn65gplusbc
[03/01 21:05:02   1603] *info: (dly) BUFFD20    dont_use  tcbn65gplusbc
[03/01 21:05:02   1603] *info: (dly) CKBD24     dont_use  tcbn65gplusbc
[03/01 21:05:02   1603] *info: (dly) BUFFD24    dont_use  tcbn65gplusbc
[03/01 21:05:02   1603] Summary for sequential cells idenfication: 
[03/01 21:05:02   1603] Identified SBFF number: 199
[03/01 21:05:02   1603] Identified MBFF number: 0
[03/01 21:05:02   1603] Not identified SBFF number: 0
[03/01 21:05:02   1603] Not identified MBFF number: 0
[03/01 21:05:02   1603] Number of sequential cells which are not FFs: 104
[03/01 21:05:02   1603] 
[03/01 21:05:02   1603] **ERROR: (IMPOPT-310):	Design density (98.52%) exceeds/equals limit (95.00%).
[03/01 21:05:02   1603] GigaOpt Hold Optimizer is used
[03/01 21:05:03   1604] Include MVT Delays for Hold Opt
[03/01 21:05:03   1604] <optDesign CMD> fixhold  no -lvt Cells
[03/01 21:05:03   1604] **INFO: Num dontuse cells 396, Num usable cells 545
[03/01 21:05:03   1604] optDesignOneStep: Leakage Power Flow
[03/01 21:05:03   1604] **INFO: Num dontuse cells 396, Num usable cells 545
[03/01 21:05:03   1604] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:26:44 mem=1821.2M ***
[03/01 21:05:03   1604] **INFO: Starting Blocking QThread with 1 CPU
[03/01 21:05:03   1604]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/01 21:05:03   1604] Latch borrow mode reset to max_borrow
[03/01 21:05:03   1604] Starting SI iteration 1 using Infinite Timing Windows
[03/01 21:05:03   1604] Begin IPO call back ...
[03/01 21:05:03   1604] End IPO call back ...
[03/01 21:05:03   1604] #################################################################################
[03/01 21:05:03   1604] # Design Stage: PostRoute
[03/01 21:05:03   1604] # Design Name: fullchip
[03/01 21:05:03   1604] # Design Mode: 65nm
[03/01 21:05:03   1604] # Analysis Mode: MMMC OCV 
[03/01 21:05:03   1604] # Parasitics Mode: SPEF/RCDB
[03/01 21:05:03   1604] # Signoff Settings: SI On 
[03/01 21:05:03   1604] #################################################################################
[03/01 21:05:03   1604] AAE_INFO: 1 threads acquired from CTE.
[03/01 21:05:03   1604] Setting infinite Tws ...
[03/01 21:05:03   1604] First Iteration Infinite Tw... 
[03/01 21:05:03   1604] Calculate late delays in OCV mode...
[03/01 21:05:03   1604] Calculate early delays in OCV mode...
[03/01 21:05:03   1604] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/01 21:05:03   1604] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/01 21:05:03   1604] AAE_INFO-618: Total number of nets in the design is 24921,  99.4 percent of the nets selected for SI analysis
[03/01 21:05:03   1604] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/01 21:05:03   1604] End delay calculation. (MEM=0 CPU=0:00:07.4 REAL=0:00:07.0)
[03/01 21:05:03   1604] Save waveform /tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/.AAE_XJUzHf/.AAE_25561/waveform.data...
[03/01 21:05:03   1604] *** CDM Built up (cpu=0:00:08.1  real=0:00:08.0  mem= 0.0M) ***
[03/01 21:05:03   1604] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[03/01 21:05:03   1604] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/01 21:05:03   1604] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 0.0M)
[03/01 21:05:03   1604] 
[03/01 21:05:03   1604] Executing IPO callback for view pruning ..
[03/01 21:05:03   1604] Starting SI iteration 2
[03/01 21:05:03   1604] AAE_INFO: 1 threads acquired from CTE.
[03/01 21:05:03   1604] Calculate late delays in OCV mode...
[03/01 21:05:03   1604] Calculate early delays in OCV mode...
[03/01 21:05:03   1604] AAE_INFO-618: Total number of nets in the design is 24921,  0.1 percent of the nets selected for SI analysis
[03/01 21:05:03   1604] End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
[03/01 21:05:03   1604] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 0.0M) ***
[03/01 21:05:03   1604] *** Done Building Timing Graph (cpu=0:00:10.3 real=0:00:10.0 totSessionCpu=0:00:33.4 mem=0.0M)
[03/01 21:05:03   1604] Done building cte hold timing graph (fixHold) cpu=0:00:11.4 real=0:00:11.0 totSessionCpu=0:00:33.4 mem=0.0M ***
[03/01 21:05:03   1604] ** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
[03/01 21:05:03   1604] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=0.0M
[03/01 21:05:03   1604] Done building hold timer [10513 node(s), 12693 edge(s), 1 view(s)] (fixHold) cpu=0:00:12.5 real=0:00:12.0 totSessionCpu=0:00:34.5 mem=0.0M ***
[03/01 21:05:03   1604] Timing Data dump into file /tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/coe_eosdata_vBC2NJ/BC_VIEW.twf, for view: BC_VIEW 
[03/01 21:05:03   1604] 	 Dumping view 1 BC_VIEW 
[03/01 21:05:15   1616]  
_______________________________________________________________________
[03/01 21:05:15   1616] Done building cte setup timing graph (fixHold) cpu=0:00:12.1 real=0:00:12.0 totSessionCpu=0:26:56 mem=1821.2M ***
[03/01 21:05:15   1616] ** Profile ** Start :  cpu=0:00:00.0, mem=1821.2M
[03/01 21:05:16   1616] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1829.2M
[03/01 21:05:16   1616] *info: category slack lower bound [L -111.2] default
[03/01 21:05:16   1616] *info: category slack lower bound [H -111.2] reg2reg 
[03/01 21:05:16   1616] --------------------------------------------------- 
[03/01 21:05:16   1616]    Setup Violation Summary with Target Slack (0.000 ns)
[03/01 21:05:16   1616] --------------------------------------------------- 
[03/01 21:05:16   1616]          WNS    reg2regWNS
[03/01 21:05:16   1616]    -0.111 ns     -0.111 ns
[03/01 21:05:16   1616] --------------------------------------------------- 
[03/01 21:05:16   1616] Loading timing data from /tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/coe_eosdata_vBC2NJ/BC_VIEW.twf 
[03/01 21:05:16   1616] 	 Loading view 1 BC_VIEW 
[03/01 21:05:16   1616] ** Profile ** Start :  cpu=0:00:00.0, mem=1829.2M
[03/01 21:05:16   1616] ** Profile ** Other data :  cpu=0:00:00.1, mem=1829.2M
[03/01 21:05:16   1617] ** Profile ** DRVs :  cpu=0:00:00.2, mem=1829.2M
[03/01 21:05:16   1617] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.111  | -0.111  |  0.030  |
|           TNS (ns):| -9.670  | -9.670  |  0.000  |
|    Violating Paths:|   262   |   262   |    0    |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.159  | -0.058  | -0.159  |
|           TNS (ns):| -6.502  | -0.059  | -6.442  |
|    Violating Paths:|   198   |    2    |   196   |
|          All Paths:|  5430   |  5406   |  2432   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.944%
       (98.515% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
Summary for sequential cells idenfication: 
[03/01 21:05:16   1617] Identified SBFF number: 199
[03/01 21:05:16   1617] Identified MBFF number: 0
[03/01 21:05:16   1617] Not identified SBFF number: 0
[03/01 21:05:16   1617] Not identified MBFF number: 0
[03/01 21:05:16   1617] Number of sequential cells which are not FFs: 104
[03/01 21:05:16   1617] 
[03/01 21:05:16   1617] Summary for sequential cells idenfication: 
[03/01 21:05:16   1617] Identified SBFF number: 199
[03/01 21:05:16   1617] Identified MBFF number: 0
[03/01 21:05:16   1617] Not identified SBFF number: 0
[03/01 21:05:16   1617] Not identified MBFF number: 0
[03/01 21:05:16   1617] Number of sequential cells which are not FFs: 104
[03/01 21:05:16   1617] 
[03/01 21:05:17   1617] 
[03/01 21:05:17   1617] *Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
[03/01 21:05:17   1617] *Info: worst delay setup view: WC_VIEW
[03/01 21:05:17   1617] Footprint list for hold buffering (delay unit: ps)
[03/01 21:05:17   1617] =================================================================
[03/01 21:05:17   1617] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[03/01 21:05:17   1617] ------------------------------------------------------------------
[03/01 21:05:17   1617] *Info:       24.5       2.48    4.0   2.47 CKBD0 (I,Z)
[03/01 21:05:17   1617] *Info:       23.0       2.40    4.0   2.47 BUFFD0 (I,Z)
[03/01 21:05:17   1617] =================================================================
[03/01 21:05:17   1618] **optDesign ... cpu = 0:01:57, real = 0:01:57, mem = 1821.2M, totSessionCpu=0:26:58 **
[03/01 21:05:17   1618] gigaOpt Hold fixing search radius: 72.000000 Microns (40 stdCellHgt)
[03/01 21:05:17   1618] *info: Run optDesign holdfix with 1 thread.
[03/01 21:05:17   1618] Info: 127 clock nets excluded from IPO operation.
[03/01 21:05:17   1618] --------------------------------------------------- 
[03/01 21:05:17   1618]    Hold Timing Summary  - Initial 
[03/01 21:05:17   1618] --------------------------------------------------- 
[03/01 21:05:17   1618]  Target slack: 0.000 ns
[03/01 21:05:17   1618] View: BC_VIEW 
[03/01 21:05:17   1618] 	WNS: -0.160 
[03/01 21:05:17   1618] 	TNS: -6.501 
[03/01 21:05:17   1618] 	VP: 198 
[03/01 21:05:17   1618] 	Worst hold path end point: core_instance/ofifo_inst/col_idx_0__fifo_instance/rd_ptr_reg_2_/D 
[03/01 21:05:17   1618] --------------------------------------------------- 
[03/01 21:05:17   1618]    Setup Timing Summary  - Initial 
[03/01 21:05:17   1618] --------------------------------------------------- 
[03/01 21:05:17   1618]  Target slack: 0.000 ns
[03/01 21:05:17   1618] View: WC_VIEW 
[03/01 21:05:17   1618] 	WNS: -0.111 
[03/01 21:05:17   1618] 	TNS: -9.670 
[03/01 21:05:17   1618] 	VP: 262 
[03/01 21:05:17   1618] 	Worst setup path end point:core_instance/ofifo_inst/col_idx_1__fifo_instance/q1_reg_14_/D 
[03/01 21:05:17   1618] --------------------------------------------------- 
[03/01 21:05:17   1618] PhyDesignGrid: maxLocalDensity 0.98
[03/01 21:05:17   1618] #spOpts: N=65 mergeVia=F 
[03/01 21:05:18   1618] 
[03/01 21:05:18   1618] *** Starting Core Fixing (fixHold) cpu=0:00:14.3 real=0:00:15.0 totSessionCpu=0:26:59 mem=1954.7M density=98.515% ***
[03/01 21:05:18   1618] Optimizer Target Slack 0.000 StdDelay is 0.014  
[03/01 21:05:18   1618] 
[03/01 21:05:18   1618] Phase I ......
[03/01 21:05:18   1618] *info: Multithread Hold Batch Commit is enabled
[03/01 21:05:18   1618] *info: Levelized Batch Commit is enabled
[03/01 21:05:18   1618] Executing transform: ECO Safe Resize
[03/01 21:05:18   1618] Worst hold path end point:
[03/01 21:05:18   1618]   core_instance/ofifo_inst/col_idx_0__fifo_instance/rd_ptr_reg_2_/D
[03/01 21:05:18   1618]     net: core_instance/ofifo_inst/col_idx_0__fifo_instance/n51 (nrTerm=2)
[03/01 21:05:18   1618] **Info: Stopping hold fixing due to density exceeding max design density 95.000%
[03/01 21:05:18   1618] ===========================================================================================
[03/01 21:05:18   1618]   Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
[03/01 21:05:18   1618] ------------------------------------------------------------------------------------------
[03/01 21:05:18   1618]  Hold WNS :      -0.1595
[03/01 21:05:18   1618]       TNS :      -6.5009
[03/01 21:05:18   1618]       #VP :          198
[03/01 21:05:18   1618]   Density :      98.515%
[03/01 21:05:18   1618] ------------------------------------------------------------------------------------------
[03/01 21:05:18   1618]  cpu=0:00:14.7 real=0:00:15.0 totSessionCpu=0:26:59 mem=1954.7M
[03/01 21:05:18   1618] ===========================================================================================
[03/01 21:05:18   1618] 
[03/01 21:05:18   1618] Executing transform: AddBuffer + LegalResize
[03/01 21:05:18   1618] Worst hold path end point:
[03/01 21:05:18   1618]   core_instance/ofifo_inst/col_idx_0__fifo_instance/rd_ptr_reg_2_/D
[03/01 21:05:18   1618]     net: core_instance/ofifo_inst/col_idx_0__fifo_instance/n51 (nrTerm=2)
[03/01 21:05:18   1618] **Info: Stopping hold fixing due to density exceeding max design density 95.000%
[03/01 21:05:18   1618] ===========================================================================================
[03/01 21:05:18   1618]   Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
[03/01 21:05:18   1618] ------------------------------------------------------------------------------------------
[03/01 21:05:18   1618]  Hold WNS :      -0.1595
[03/01 21:05:18   1618]       TNS :      -6.5009
[03/01 21:05:18   1618]       #VP :          198
[03/01 21:05:18   1618]   Density :      98.515%
[03/01 21:05:18   1618] ------------------------------------------------------------------------------------------
[03/01 21:05:18   1618]  cpu=0:00:14.7 real=0:00:15.0 totSessionCpu=0:26:59 mem=1954.7M
[03/01 21:05:18   1618] ===========================================================================================
[03/01 21:05:18   1618] 
[03/01 21:05:18   1619] --------------------------------------------------- 
[03/01 21:05:18   1619]    Hold Timing Summary  - Phase I 
[03/01 21:05:18   1619] --------------------------------------------------- 
[03/01 21:05:18   1619]  Target slack: 0.000 ns
[03/01 21:05:18   1619] View: BC_VIEW 
[03/01 21:05:18   1619] 	WNS: -0.160 
[03/01 21:05:18   1619] 	TNS: -6.501 
[03/01 21:05:18   1619] 	VP: 198 
[03/01 21:05:18   1619] 	Worst hold path end point: core_instance/ofifo_inst/col_idx_0__fifo_instance/rd_ptr_reg_2_/D 
[03/01 21:05:18   1619] --------------------------------------------------- 
[03/01 21:05:18   1619]    Setup Timing Summary  - Phase I 
[03/01 21:05:18   1619] --------------------------------------------------- 
[03/01 21:05:18   1619]  Target slack: 0.000 ns
[03/01 21:05:18   1619] View: WC_VIEW 
[03/01 21:05:18   1619] 	WNS: -0.111 
[03/01 21:05:18   1619] 	TNS: -9.670 
[03/01 21:05:18   1619] 	VP: 262 
[03/01 21:05:18   1619] 	Worst setup path end point:core_instance/ofifo_inst/col_idx_1__fifo_instance/q1_reg_14_/D 
[03/01 21:05:18   1619] --------------------------------------------------- 
[03/01 21:05:18   1619] 
[03/01 21:05:18   1619] *** Finished Core Fixing (fixHold) cpu=0:00:14.9 real=0:00:15.0 totSessionCpu=0:26:59 mem=1954.7M density=98.515% ***
[03/01 21:05:18   1619] *info:
[03/01 21:05:18   1619] 
[03/01 21:05:18   1619] 
[03/01 21:05:18   1619] =======================================================================
[03/01 21:05:18   1619]                 Reasons for remaining hold violations
[03/01 21:05:18   1619] =======================================================================
[03/01 21:05:18   1619] *info: Total 266 net(s) have violated hold timing slacks.
[03/01 21:05:18   1619] 
[03/01 21:05:18   1619] Buffering failure reasons
[03/01 21:05:18   1619] ------------------------------------------------
[03/01 21:05:18   1619] *info:   266 net(s): Could not be fixed because of internal reason: UnknownReason.
[03/01 21:05:18   1619] 	reset
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n35
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n33
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n32
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n30
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n29
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n28
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n27
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n26
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n24
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n231
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n230
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n229
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n228
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n227
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n21
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n19
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n16
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n146
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n145
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n143
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n35
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n33
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n32
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n30
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n29
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n28
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n27
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n26
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n24
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n231
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n230
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n229
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n228
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n227
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n21
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n19
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n16
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n146
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n145
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n143
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n7
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n35
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n33
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n32
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n30
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n29
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n28
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n27
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n26
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n24
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n231
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n230
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n229
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n228
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n227
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n21
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n19
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n16
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n146
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n145
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n143
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n35
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n33
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n32
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n30
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n29
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n28
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n27
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n26
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n24
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n231
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n230
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n229
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n228
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n227
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n21
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n19
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n16
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n146
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n145
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n143
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n30
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n231
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n230
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n21
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n19
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n143
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n7
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n44
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n39
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n35
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n33
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n32
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n30
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n29
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n28
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n27
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n26
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n24
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n231
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n230
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n229
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n228
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n227
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n21
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n205
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n203
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n202
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n20
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n199
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n198
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n197
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n196
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n195
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n194
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n193
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n192
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n191
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n190
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n19
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n189
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n188
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n18
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n16
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n15
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n146
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n145
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n143
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n13
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_823_0
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n93
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n91
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n9
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n86
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n85
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n84
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n83
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n82
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n7
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n54
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n53
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n52
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n51
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n50
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n44
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n40
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n39
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n35
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n33
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n32
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n30
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n3
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n29
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n28
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n27
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n26
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n24
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n21
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n19
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n16
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n143
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n14
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n136
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n135
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n13
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n126
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n125
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n124
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n122
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n1
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_685_0
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_OFN152_n3
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_OFN151_n1
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n8
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n7
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n54
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n53
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n52
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n51
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n50
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n49
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n48
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n35
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n34
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n33
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n32
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n30
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n3
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n29
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n28
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n27
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n26
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n24
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n21
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n20
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n19
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n18
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n16
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n15
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n144
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n143
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n14
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n136
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n135
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n13
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n1
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_OFN46_n144
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_OFN45_n34
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_OFN150_n3
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_OFN149_n1
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/inst_temp[9]
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/inst_temp[12]
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n8
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n7
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n6
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n4
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n20
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n19
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n151
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n15
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n14
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n13
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/n19
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/n156
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/n155
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n9
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n7
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n23
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n22
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n21
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n19
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n16
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n155
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n153
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n152
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n14
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n13
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n11
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n9
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n8
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n6
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n18
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n17
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n16
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n152
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n148
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n147
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n12
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n9
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n4
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n21
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n20
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n19
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n18
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n17
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n154
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n151
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n150
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n15
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n138
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n13
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n12
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n11
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n10
[03/01 21:05:18   1619] 	core_instance/FE_OFN20_reset
[03/01 21:05:18   1619] 
[03/01 21:05:18   1619] 
[03/01 21:05:18   1619] Resizing failure reasons
[03/01 21:05:18   1619] ------------------------------------------------
[03/01 21:05:18   1619] *info:   266 net(s): Could not be fixed because of internal reason: UnknownReason.
[03/01 21:05:18   1619] 	reset
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n35
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n33
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n32
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n30
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n29
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n28
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n27
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n26
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n24
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n231
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n230
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n229
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n228
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n227
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n21
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n19
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n16
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n146
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n145
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n143
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n35
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n33
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n32
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n30
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n29
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n28
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n27
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n26
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n24
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n231
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n230
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n229
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n228
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n227
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n21
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n19
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n16
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n146
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n145
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n143
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n7
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n35
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n33
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n32
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n30
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n29
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n28
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n27
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n26
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n24
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n231
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n230
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n229
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n228
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n227
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n21
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n19
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n16
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n146
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n145
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n143
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n35
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n33
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n32
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n30
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n29
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n28
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n27
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n26
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n24
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n231
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n230
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n229
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n228
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n227
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n21
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n19
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n16
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n146
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n145
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n143
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n30
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n231
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n230
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n21
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n19
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n143
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n7
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n44
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n39
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n35
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n33
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n32
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n30
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n29
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n28
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n27
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n26
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n24
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n231
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n230
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n229
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n228
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n227
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n21
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n205
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n203
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n202
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n20
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n199
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n198
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n197
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n196
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n195
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n194
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n193
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n192
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n191
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n190
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n19
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n189
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n188
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n18
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n16
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n15
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n146
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n145
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n143
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n13
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_823_0
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n93
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n91
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n9
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n86
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n85
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n84
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n83
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n82
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n7
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n54
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n53
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n52
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n51
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n50
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n44
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n40
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n39
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n35
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n33
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n32
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n30
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n3
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n29
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n28
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n27
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n26
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n24
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n21
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n19
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n16
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n143
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n14
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n136
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n135
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n13
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n126
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n125
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n124
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n122
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n1
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_685_0
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_OFN152_n3
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_OFN151_n1
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n8
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n7
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n54
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n53
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n52
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n51
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n50
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n49
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n48
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n35
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n34
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n33
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n32
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n30
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n3
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n29
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n28
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n27
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n26
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n24
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n21
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n20
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n19
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n18
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n16
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n15
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n144
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n143
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n14
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n136
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n135
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n13
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n1
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_OFN46_n144
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_OFN45_n34
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_OFN150_n3
[03/01 21:05:18   1619] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_OFN149_n1
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/inst_temp[9]
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/inst_temp[12]
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n8
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n7
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n6
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n4
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n20
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n19
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n151
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n15
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n14
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n13
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/n19
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/n156
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/n155
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n9
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n7
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n23
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n22
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n21
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n19
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n16
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n155
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n153
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n152
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n14
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n13
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n11
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n9
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n8
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n6
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n18
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n17
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n16
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n152
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n148
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n147
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n12
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n9
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n4
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n21
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n20
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n19
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n18
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n17
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n154
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n151
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n150
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n15
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n138
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n13
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n12
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n11
[03/01 21:05:18   1619] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n10
[03/01 21:05:18   1619] 	core_instance/FE_OFN20_reset
[03/01 21:05:18   1619] 
[03/01 21:05:18   1619] 
[03/01 21:05:18   1619] *info: net names were printed out to logv file
[03/01 21:05:18   1619] 
[03/01 21:05:18   1619] *** Finish Post Route Hold Fixing (cpu=0:00:14.9 real=0:00:15.0 totSessionCpu=0:26:59 mem=1954.7M density=98.515%) ***
[03/01 21:05:18   1619] Summary for sequential cells idenfication: 
[03/01 21:05:18   1619] Identified SBFF number: 199
[03/01 21:05:18   1619] Identified MBFF number: 0
[03/01 21:05:18   1619] Not identified SBFF number: 0
[03/01 21:05:18   1619] Not identified MBFF number: 0
[03/01 21:05:18   1619] Number of sequential cells which are not FFs: 104
[03/01 21:05:18   1619] 
[03/01 21:05:19   1620] Default Rule : ""
[03/01 21:05:19   1620] Non Default Rules :
[03/01 21:05:19   1620] Worst Slack : -0.111 ns
[03/01 21:05:20   1620] Total 0 nets layer assigned (1.2).
[03/01 21:05:21   1621] GigaOpt: setting up router preferences
[03/01 21:05:21   1621]         design wns: -0.1112
[03/01 21:05:21   1621]         slack threshold: 1.3088
[03/01 21:05:21   1621] GigaOpt: 5 nets assigned router directives
[03/01 21:05:21   1621] 
[03/01 21:05:21   1621] Start Assign Priority Nets ...
[03/01 21:05:21   1621] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[03/01 21:05:21   1621] Existing Priority Nets 0 (0.0%)
[03/01 21:05:21   1621] Total Assign Priority Nets 743 (3.0%)
[03/01 21:05:21   1621] Default Rule : ""
[03/01 21:05:21   1621] Non Default Rules :
[03/01 21:05:21   1621] Worst Slack : -0.111 ns
[03/01 21:05:21   1621] Total 0 nets layer assigned (0.2).
[03/01 21:05:21   1621] GigaOpt: setting up router preferences
[03/01 21:05:21   1621]         design wns: -0.1112
[03/01 21:05:21   1621]         slack threshold: 1.3088
[03/01 21:05:21   1622] GigaOpt: 8 nets assigned router directives
[03/01 21:05:21   1622] 
[03/01 21:05:21   1622] Start Assign Priority Nets ...
[03/01 21:05:21   1622] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[03/01 21:05:21   1622] Existing Priority Nets 0 (0.0%)
[03/01 21:05:21   1622] Total Assign Priority Nets 743 (3.0%)
[03/01 21:05:21   1622] ** Profile ** Start :  cpu=0:00:00.0, mem=1880.2M
[03/01 21:05:21   1622] ** Profile ** Other data :  cpu=0:00:00.1, mem=1880.2M
[03/01 21:05:22   1622] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1880.2M
[03/01 21:05:22   1622] ** Profile ** DRVs :  cpu=0:00:00.4, mem=1880.2M
[03/01 21:05:22   1622] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.111  | -0.111  |  0.030  |
|           TNS (ns):| -9.670  | -9.670  |  0.000  |
|    Violating Paths:|   262   |   262   |    0    |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.944%
       (98.515% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1880.2M
[03/01 21:05:22   1622] **optDesign ... cpu = 0:02:02, real = 0:02:02, mem = 1792.8M, totSessionCpu=0:27:03 **
[03/01 21:05:22   1622] -routeWithEco false                      # bool, default=false
[03/01 21:05:22   1622] -routeWithEco true                       # bool, default=false, user setting
[03/01 21:05:22   1622] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/01 21:05:22   1622] -routeWithTimingDriven true              # bool, default=false, user setting
[03/01 21:05:22   1622] -routeWithTimingDriven false             # bool, default=false, user setting
[03/01 21:05:22   1622] -routeWithSiDriven true                  # bool, default=false, user setting
[03/01 21:05:22   1622] -routeWithSiDriven false                 # bool, default=false, user setting
[03/01 21:05:22   1622] 
[03/01 21:05:22   1622] globalDetailRoute
[03/01 21:05:22   1622] 
[03/01 21:05:22   1622] #setNanoRouteMode -drouteAutoStop true
[03/01 21:05:22   1622] #setNanoRouteMode -drouteFixAntenna true
[03/01 21:05:22   1622] #setNanoRouteMode -routeSelectedNetOnly false
[03/01 21:05:22   1622] #setNanoRouteMode -routeTopRoutingLayer 4
[03/01 21:05:22   1622] #setNanoRouteMode -routeWithEco true
[03/01 21:05:22   1622] #setNanoRouteMode -routeWithSiDriven false
[03/01 21:05:22   1622] #setNanoRouteMode -routeWithTimingDriven false
[03/01 21:05:22   1622] #Start globalDetailRoute on Sat Mar  1 21:05:22 2025
[03/01 21:05:22   1622] #
[03/01 21:05:22   1622] Closing parasitic data file '/tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/fullchip_25561_6ldHA7.rcdb.d'. 27761 times net's RC data read were performed.
[03/01 21:05:22   1623] ### Net info: total nets: 24921
[03/01 21:05:22   1623] ### Net info: dirty nets: 35
[03/01 21:05:22   1623] ### Net info: marked as disconnected nets: 0
[03/01 21:05:22   1623] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_1634_0 connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1049_0 at location ( 197.700 300.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/01 21:05:22   1623] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1049_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/01 21:05:22   1623] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/ofifo_inst/col_idx_2__fifo_instance/CTS_ccl_BUF_clk_G0_L3_3 connects to NET core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_USKN1476_CTS_7 at location ( 118.500 397.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/01 21:05:22   1623] #WARNING (NRIG-44) Imported NET core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_USKN1476_CTS_7 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/01 21:05:22   1623] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/CTS_ccl_BUF_clk_G0_L3_51 connects to NET core_instance/FE_USKN1474_CTS_222 at location ( 104.500 282.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/01 21:05:22   1623] #WARNING (NRIG-44) Imported NET core_instance/FE_USKN1474_CTS_222 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/01 21:05:22   1623] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/CTS_ccl_BUF_clk_G0_L3_27 connects to NET core_instance/FE_USKN1472_CTS_204 at location ( 145.300 95.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/01 21:05:22   1623] #WARNING (NRIG-44) Imported NET core_instance/FE_USKN1472_CTS_204 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/01 21:05:22   1623] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/CTS_ccl_BUF_clk_G0_L2_3 connects to NET core_instance/FE_USKN1471_CTS_211 at location ( 132.900 111.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/01 21:05:22   1623] #WARNING (NRIG-44) Imported NET core_instance/FE_USKN1471_CTS_211 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/01 21:05:22   1623] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/FE_USKC1464_CTS_200 connects to NET core_instance/FE_USKN1464_CTS_200 at location ( 341.700 91.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/01 21:05:22   1623] #WARNING (NRIG-44) Imported NET core_instance/FE_USKN1464_CTS_200 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/01 21:05:22   1623] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_USKC1455_CTS_7 connects to NET core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_USKN1455_CTS_7 at location ( 102.700 400.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/01 21:05:22   1623] #WARNING (NRIG-44) Imported NET core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_USKN1455_CTS_7 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/01 21:05:22   1623] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/ofifo_inst/col_idx_3__fifo_instance/CTS_ccl_BUF_clk_G0_L3_66 connects to NET core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_USKN1454_CTS_7 at location ( 237.900 164.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/01 21:05:22   1623] #WARNING (NRIG-44) Imported NET core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_USKN1454_CTS_7 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/01 21:05:22   1623] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/FE_USKC1452_CTS_218 connects to NET core_instance/FE_USKN1452_CTS_218 at location ( 105.100 293.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/01 21:05:22   1623] #WARNING (NRIG-44) Imported NET core_instance/FE_USKN1452_CTS_218 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/01 21:05:22   1623] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/CTS_ccl_BUF_clk_G0_L2_3 connects to NET core_instance/CTS_248 at location ( 135.300 112.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/01 21:05:22   1623] #WARNING (NRIG-44) Imported NET core_instance/CTS_248 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/01 21:05:22   1623] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ connects to NET core_instance/mac_array_instance/CTS_56 at location ( 207.100 230.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/01 21:05:22   1623] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_56 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/01 21:05:22   1623] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/ofifo_inst/col_idx_3__fifo_instance/CTS_ccl_BUF_clk_G0_L3_66 connects to NET core_instance/CTS_236 at location ( 235.300 163.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/01 21:05:22   1623] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/CTS_ccl_BUF_clk_G0_L3_65 connects to NET core_instance/CTS_236 at location ( 231.100 124.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/01 21:05:22   1623] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/CTS_ccl_BUF_clk_G0_L3_55 connects to NET core_instance/CTS_236 at location ( 210.700 87.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/01 21:05:22   1623] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/CTS_ccl_BUF_clk_G0_L3_64 connects to NET core_instance/CTS_236 at location ( 276.100 108.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/01 21:05:22   1623] #WARNING (NRIG-44) Imported NET core_instance/CTS_236 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/01 21:05:22   1623] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/CTS_ccl_BUF_clk_G0_L3_49 connects to NET core_instance/CTS_223 at location ( 135.300 281.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/01 21:05:22   1623] #WARNING (NRIG-44) Imported NET core_instance/CTS_223 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/01 21:05:22   1623] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/FE_USKC1475_CTS_222 connects to NET core_instance/CTS_222 at location ( 102.700 277.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/01 21:05:22   1623] #WARNING (NRIG-44) Imported NET core_instance/CTS_222 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/01 21:05:22   1623] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/FE_USKC1452_CTS_218 connects to NET core_instance/CTS_218 at location ( 108.100 294.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/01 21:05:22   1623] #WARNING (NRIG-44) Imported NET core_instance/CTS_218 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/01 21:05:22   1623] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/CTS_ccl_BUF_clk_G0_L3_27 connects to NET core_instance/CTS_211 at location ( 142.700 95.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/01 21:05:22   1623] #WARNING (NRIG-44) Imported NET core_instance/CTS_211 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/01 21:05:22   1623] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/CTS_ccl_BUF_clk_G0_L3_20 connects to NET core_instance/CTS_200 at location ( 355.900 160.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/01 21:05:22   1623] #WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
[03/01 21:05:22   1623] #To increase the message display limit, refer to the product command reference manual.
[03/01 21:05:22   1623] #WARNING (NRIG-44) Imported NET core_instance/CTS_200 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/01 21:05:22   1623] #WARNING (NRIG-44) Imported NET core_instance/CTS_187 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/01 21:05:22   1623] #WARNING (NRIG-44) Imported NET core_instance/ofifo_inst/col_idx_2__fifo_instance/CTS_7 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/01 21:05:22   1623] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1026_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/01 21:05:22   1623] #WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
[03/01 21:05:22   1623] #To increase the message display limit, refer to the product command reference manual.
[03/01 21:05:23   1624] ### Net info: fully routed nets: 22602
[03/01 21:05:23   1624] ### Net info: trivial (single pin) nets: 0
[03/01 21:05:23   1624] ### Net info: unrouted nets: 131
[03/01 21:05:23   1624] ### Net info: re-extraction nets: 2188
[03/01 21:05:23   1624] ### Net info: ignored nets: 0
[03/01 21:05:23   1624] ### Net info: skip routing nets: 0
[03/01 21:05:23   1624] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/01 21:05:23   1624] #Loading the last recorded routing design signature
[03/01 21:05:23   1624] #Created 18 NETS and 0 SPECIALNETS new signatures
[03/01 21:05:24   1624] #Summary of the placement changes since last routing:
[03/01 21:05:24   1624] #  Number of instances added (including moved) = 22
[03/01 21:05:24   1624] #  Number of instances deleted (including moved) = 4
[03/01 21:05:24   1624] #  Number of instances resized = 572
[03/01 21:05:24   1624] #  Number of instances with same cell size swap = 31
[03/01 21:05:24   1624] #  Total number of placement changes (moved instances are counted twice) = 598
[03/01 21:05:24   1624] #Start routing data preparation.
[03/01 21:05:24   1624] #Minimum voltage of a net in the design = 0.000.
[03/01 21:05:24   1624] #Maximum voltage of a net in the design = 1.100.
[03/01 21:05:24   1624] #Voltage range [0.000 - 0.000] has 1 net.
[03/01 21:05:24   1624] #Voltage range [0.900 - 1.100] has 1 net.
[03/01 21:05:24   1624] #Voltage range [0.000 - 1.100] has 24919 nets.
[03/01 21:05:24   1625] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/01 21:05:24   1625] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/01 21:05:24   1625] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/01 21:05:24   1625] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/01 21:05:24   1625] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/01 21:05:24   1625] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/01 21:05:24   1625] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/01 21:05:24   1625] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/01 21:05:25   1626] #743/24796 = 2% of signal nets have been set as priority nets
[03/01 21:05:25   1626] #Regenerating Ggrids automatically.
[03/01 21:05:25   1626] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/01 21:05:25   1626] #Using automatically generated G-grids.
[03/01 21:05:25   1626] #Done routing data preparation.
[03/01 21:05:25   1626] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1468.71 (MB), peak = 1613.69 (MB)
[03/01 21:05:25   1626] #Merging special wires...
[03/01 21:05:25   1626] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 115.600 397.800 ) on M1 for NET core_instance/CTS_187. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/01 21:05:25   1626] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 412.650 87.995 ) on M1 for NET core_instance/CTS_200. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/01 21:05:25   1626] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 356.050 159.995 ) on M1 for NET core_instance/CTS_200. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/01 21:05:25   1626] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 343.600 91.900 ) on M1 for NET core_instance/CTS_200. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/01 21:05:25   1626] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 142.800 95.400 ) on M1 for NET core_instance/CTS_211. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/01 21:05:25   1626] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 107.000 293.500 ) on M1 for NET core_instance/CTS_218. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/01 21:05:25   1626] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 102.305 277.300 ) on M1 for NET core_instance/CTS_222. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/01 21:05:25   1626] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 131.250 281.200 ) on M1 for NET core_instance/CTS_223. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/01 21:05:25   1626] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 235.495 163.900 ) on M1 for NET core_instance/CTS_236. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/01 21:05:25   1626] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 231.250 123.995 ) on M1 for NET core_instance/CTS_236. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/01 21:05:25   1626] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 272.000 108.200 ) on M1 for NET core_instance/CTS_236. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/01 21:05:25   1626] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 206.650 86.800 ) on M1 for NET core_instance/CTS_236. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/01 21:05:25   1626] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 131.200 111.800 ) on M1 for NET core_instance/CTS_248. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/01 21:05:25   1626] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 121.955 421.300 ) on M1 for NET core_instance/FE_PSN1494_array_out_47_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/01 21:05:25   1626] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 105.250 293.195 ) on M1 for NET core_instance/FE_USKN1452_CTS_218. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/01 21:05:25   1626] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 269.700 109.880 ) on M1 for NET core_instance/FE_USKN1456_CTS_234. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/01 21:05:25   1626] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 408.355 219.700 ) on M1 for NET core_instance/FE_USKN1459_CTS_212. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/01 21:05:25   1626] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 329.300 108.115 ) on M1 for NET core_instance/FE_USKN1463_CTS_200. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/01 21:05:25   1626] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 341.850 91.595 ) on M1 for NET core_instance/FE_USKN1464_CTS_200. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/01 21:05:25   1626] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 132.020 111.685 ) on M1 for NET core_instance/FE_USKN1471_CTS_211. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/01 21:05:25   1626] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[03/01 21:05:25   1626] #To increase the message display limit, refer to the product command reference manual.
[03/01 21:05:26   1626] #
[03/01 21:05:26   1626] #Connectivity extraction summary:
[03/01 21:05:26   1626] #2188 routed nets are extracted.
[03/01 21:05:26   1626] #    683 (2.74%) extracted nets are partially routed.
[03/01 21:05:26   1626] #22602 routed nets are imported.
[03/01 21:05:26   1626] #6 (0.02%) nets are without wires.
[03/01 21:05:26   1626] #125 nets are fixed|skipped|trivial (not extracted).
[03/01 21:05:26   1626] #Total number of nets = 24921.
[03/01 21:05:26   1626] #
[03/01 21:05:26   1626] #Found 0 nets for post-route si or timing fixing.
[03/01 21:05:26   1626] #Number of eco nets is 683
[03/01 21:05:26   1626] #
[03/01 21:05:26   1626] #Start data preparation...
[03/01 21:05:26   1626] #
[03/01 21:05:26   1626] #Data preparation is done on Sat Mar  1 21:05:26 2025
[03/01 21:05:26   1626] #
[03/01 21:05:26   1626] #Analyzing routing resource...
[03/01 21:05:27   1628] #Routing resource analysis is done on Sat Mar  1 21:05:27 2025
[03/01 21:05:27   1628] #
[03/01 21:05:27   1628] #  Resource Analysis:
[03/01 21:05:27   1628] #
[03/01 21:05:27   1628] #               Routing  #Avail      #Track     #Total     %Gcell
[03/01 21:05:27   1628] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/01 21:05:27   1628] #  --------------------------------------------------------------
[03/01 21:05:27   1628] #  Metal 1        H        2216          79       23562    92.32%
[03/01 21:05:27   1628] #  Metal 2        V        2225          84       23562     1.30%
[03/01 21:05:27   1628] #  Metal 3        H        2295           0       23562     0.08%
[03/01 21:05:27   1628] #  Metal 4        V        1993         316       23562     0.00%
[03/01 21:05:27   1628] #  --------------------------------------------------------------
[03/01 21:05:27   1628] #  Total                   8729       5.19%  94248    23.43%
[03/01 21:05:27   1628] #
[03/01 21:05:27   1628] #  140 nets (0.56%) with 1 preferred extra spacing.
[03/01 21:05:27   1628] #
[03/01 21:05:27   1628] #
[03/01 21:05:27   1628] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1469.53 (MB), peak = 1613.69 (MB)
[03/01 21:05:27   1628] #
[03/01 21:05:27   1628] #start global routing iteration 1...
[03/01 21:05:28   1628] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1486.09 (MB), peak = 1613.69 (MB)
[03/01 21:05:28   1628] #
[03/01 21:05:28   1628] #start global routing iteration 2...
[03/01 21:05:28   1628] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1486.28 (MB), peak = 1613.69 (MB)
[03/01 21:05:28   1628] #
[03/01 21:05:28   1628] #
[03/01 21:05:28   1628] #Total number of trivial nets (e.g. < 2 pins) = 125 (skipped).
[03/01 21:05:28   1628] #Total number of routable nets = 24796.
[03/01 21:05:28   1628] #Total number of nets in the design = 24921.
[03/01 21:05:28   1628] #
[03/01 21:05:28   1628] #689 routable nets have only global wires.
[03/01 21:05:28   1628] #24107 routable nets have only detail routed wires.
[03/01 21:05:28   1628] #32 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/01 21:05:28   1628] #108 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/01 21:05:28   1628] #
[03/01 21:05:28   1628] #Routed nets constraints summary:
[03/01 21:05:28   1628] #------------------------------------------------
[03/01 21:05:28   1628] #        Rules   Pref Extra Space   Unconstrained  
[03/01 21:05:28   1628] #------------------------------------------------
[03/01 21:05:28   1628] #      Default                 32             657  
[03/01 21:05:28   1628] #------------------------------------------------
[03/01 21:05:28   1628] #        Total                 32             657  
[03/01 21:05:28   1628] #------------------------------------------------
[03/01 21:05:28   1628] #
[03/01 21:05:28   1628] #Routing constraints summary of the whole design:
[03/01 21:05:28   1628] #------------------------------------------------
[03/01 21:05:28   1628] #        Rules   Pref Extra Space   Unconstrained  
[03/01 21:05:28   1628] #------------------------------------------------
[03/01 21:05:28   1628] #      Default                140           24656  
[03/01 21:05:28   1628] #------------------------------------------------
[03/01 21:05:28   1628] #        Total                140           24656  
[03/01 21:05:28   1628] #------------------------------------------------
[03/01 21:05:28   1628] #
[03/01 21:05:28   1628] #
[03/01 21:05:28   1628] #  Congestion Analysis: (blocked Gcells are excluded)
[03/01 21:05:28   1628] #
[03/01 21:05:28   1628] #                 OverCon          
[03/01 21:05:28   1628] #                  #Gcell    %Gcell
[03/01 21:05:28   1628] #     Layer           (1)   OverCon
[03/01 21:05:28   1628] #  --------------------------------
[03/01 21:05:28   1628] #   Metal 1      0(0.00%)   (0.00%)
[03/01 21:05:28   1628] #   Metal 2     10(0.04%)   (0.04%)
[03/01 21:05:28   1628] #   Metal 3      0(0.00%)   (0.00%)
[03/01 21:05:28   1628] #   Metal 4      0(0.00%)   (0.00%)
[03/01 21:05:28   1628] #  --------------------------------
[03/01 21:05:28   1628] #     Total     10(0.01%)   (0.01%)
[03/01 21:05:28   1628] #
[03/01 21:05:28   1628] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/01 21:05:28   1628] #  Overflow after GR: 0.00% H + 0.02% V
[03/01 21:05:28   1628] #
[03/01 21:05:28   1628] #Complete Global Routing.
[03/01 21:05:28   1629] #Total number of nets with non-default rule or having extra spacing = 140
[03/01 21:05:28   1629] #Total wire length = 567748 um.
[03/01 21:05:28   1629] #Total half perimeter of net bounding box = 466190 um.
[03/01 21:05:28   1629] #Total wire length on LAYER M1 = 534 um.
[03/01 21:05:28   1629] #Total wire length on LAYER M2 = 157753 um.
[03/01 21:05:28   1629] #Total wire length on LAYER M3 = 254560 um.
[03/01 21:05:28   1629] #Total wire length on LAYER M4 = 154902 um.
[03/01 21:05:28   1629] #Total wire length on LAYER M5 = 0 um.
[03/01 21:05:28   1629] #Total wire length on LAYER M6 = 0 um.
[03/01 21:05:28   1629] #Total wire length on LAYER M7 = 0 um.
[03/01 21:05:28   1629] #Total wire length on LAYER M8 = 0 um.
[03/01 21:05:28   1629] #Total number of vias = 183930
[03/01 21:05:28   1629] #Total number of multi-cut vias = 124318 ( 67.6%)
[03/01 21:05:28   1629] #Total number of single cut vias = 59612 ( 32.4%)
[03/01 21:05:28   1629] #Up-Via Summary (total 183930):
[03/01 21:05:28   1629] #                   single-cut          multi-cut      Total
[03/01 21:05:28   1629] #-----------------------------------------------------------
[03/01 21:05:28   1629] #  Metal 1       56916 ( 66.3%)     28973 ( 33.7%)      85889
[03/01 21:05:28   1629] #  Metal 2        2430 (  3.1%)     76962 ( 96.9%)      79392
[03/01 21:05:28   1629] #  Metal 3         266 (  1.4%)     18383 ( 98.6%)      18649
[03/01 21:05:28   1629] #-----------------------------------------------------------
[03/01 21:05:28   1629] #                59612 ( 32.4%)    124318 ( 67.6%)     183930 
[03/01 21:05:28   1629] #
[03/01 21:05:28   1629] #Total number of involved priority nets 29
[03/01 21:05:28   1629] #Maximum src to sink distance for priority net 285.5
[03/01 21:05:28   1629] #Average of max src_to_sink distance for priority net 65.3
[03/01 21:05:28   1629] #Average of ave src_to_sink distance for priority net 38.5
[03/01 21:05:28   1629] #Max overcon = 1 tracks.
[03/01 21:05:28   1629] #Total overcon = 0.01%.
[03/01 21:05:28   1629] #Worst layer Gcell overcon rate = 0.00%.
[03/01 21:05:28   1629] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1486.29 (MB), peak = 1613.69 (MB)
[03/01 21:05:28   1629] #
[03/01 21:05:28   1629] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1472.19 (MB), peak = 1613.69 (MB)
[03/01 21:05:28   1629] #Start Track Assignment.
[03/01 21:05:29   1630] #Done with 83 horizontal wires in 2 hboxes and 43 vertical wires in 2 hboxes.
[03/01 21:05:30   1631] #Done with 1 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
[03/01 21:05:30   1631] #Complete Track Assignment.
[03/01 21:05:31   1631] #Total number of nets with non-default rule or having extra spacing = 140
[03/01 21:05:31   1631] #Total wire length = 567840 um.
[03/01 21:05:31   1631] #Total half perimeter of net bounding box = 466190 um.
[03/01 21:05:31   1631] #Total wire length on LAYER M1 = 591 um.
[03/01 21:05:31   1631] #Total wire length on LAYER M2 = 157763 um.
[03/01 21:05:31   1631] #Total wire length on LAYER M3 = 254582 um.
[03/01 21:05:31   1631] #Total wire length on LAYER M4 = 154903 um.
[03/01 21:05:31   1631] #Total wire length on LAYER M5 = 0 um.
[03/01 21:05:31   1631] #Total wire length on LAYER M6 = 0 um.
[03/01 21:05:31   1631] #Total wire length on LAYER M7 = 0 um.
[03/01 21:05:31   1631] #Total wire length on LAYER M8 = 0 um.
[03/01 21:05:31   1631] #Total number of vias = 183916
[03/01 21:05:31   1631] #Total number of multi-cut vias = 124318 ( 67.6%)
[03/01 21:05:31   1631] #Total number of single cut vias = 59598 ( 32.4%)
[03/01 21:05:31   1631] #Up-Via Summary (total 183916):
[03/01 21:05:31   1631] #                   single-cut          multi-cut      Total
[03/01 21:05:31   1631] #-----------------------------------------------------------
[03/01 21:05:31   1631] #  Metal 1       56910 ( 66.3%)     28973 ( 33.7%)      85883
[03/01 21:05:31   1631] #  Metal 2        2423 (  3.1%)     76962 ( 96.9%)      79385
[03/01 21:05:31   1631] #  Metal 3         265 (  1.4%)     18383 ( 98.6%)      18648
[03/01 21:05:31   1631] #-----------------------------------------------------------
[03/01 21:05:31   1631] #                59598 ( 32.4%)    124318 ( 67.6%)     183916 
[03/01 21:05:31   1631] #
[03/01 21:05:31   1631] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1525.46 (MB), peak = 1613.69 (MB)
[03/01 21:05:31   1631] #
[03/01 21:05:31   1631] #Cpu time = 00:00:07
[03/01 21:05:31   1631] #Elapsed time = 00:00:07
[03/01 21:05:31   1631] #Increased memory = 55.82 (MB)
[03/01 21:05:31   1631] #Total memory = 1525.46 (MB)
[03/01 21:05:31   1631] #Peak memory = 1613.69 (MB)
[03/01 21:05:31   1632] #
[03/01 21:05:31   1632] #Start Detail Routing..
[03/01 21:05:31   1632] #start initial detail routing ...
[03/01 21:05:54   1654] # ECO: 0.0% of the total area was rechecked for DRC, and 27.2% required routing.
[03/01 21:05:54   1655] #    number of violations = 157
[03/01 21:05:54   1655] #
[03/01 21:05:54   1655] #    By Layer and Type :
[03/01 21:05:54   1655] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
[03/01 21:05:54   1655] #	M1           32       12       35        5        6        0       90
[03/01 21:05:54   1655] #	M2           26       20       17        0        1        1       65
[03/01 21:05:54   1655] #	M3            1        1        0        0        0        0        2
[03/01 21:05:54   1655] #	Totals       59       33       52        5        7        1      157
[03/01 21:05:54   1655] #594 out of 62076 instances need to be verified(marked ipoed).
[03/01 21:05:54   1655] #23.9% of the total area is being checked for drcs
[03/01 21:06:03   1664] #23.9% of the total area was checked
[03/01 21:06:03   1664] #    number of violations = 449
[03/01 21:06:03   1664] #
[03/01 21:06:03   1664] #    By Layer and Type :
[03/01 21:06:03   1664] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
[03/01 21:06:03   1664] #	M1          129       69       55      107        6        0      366
[03/01 21:06:03   1664] #	M2           29       23       26        0        1        1       80
[03/01 21:06:03   1664] #	M3            1        2        0        0        0        0        3
[03/01 21:06:03   1664] #	Totals      159       94       81      107        7        1      449
[03/01 21:06:03   1664] #cpu time = 00:00:32, elapsed time = 00:00:32, memory = 1529.41 (MB), peak = 1613.69 (MB)
[03/01 21:06:03   1664] #start 1st optimization iteration ...
[03/01 21:06:11   1671] #    number of violations = 64
[03/01 21:06:11   1671] #
[03/01 21:06:11   1671] #    By Layer and Type :
[03/01 21:06:11   1671] #	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
[03/01 21:06:11   1671] #	M1           16        8        6        8        0       38
[03/01 21:06:11   1671] #	M2            4        2       14        4        2       26
[03/01 21:06:11   1671] #	Totals       20       10       20       12        2       64
[03/01 21:06:11   1671] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1519.52 (MB), peak = 1613.69 (MB)
[03/01 21:06:11   1671] #start 2nd optimization iteration ...
[03/01 21:06:12   1673] #    number of violations = 36
[03/01 21:06:12   1673] #
[03/01 21:06:12   1673] #    By Layer and Type :
[03/01 21:06:12   1673] #	         MetSpc   EOLSpc    Short   MinStp   Totals
[03/01 21:06:12   1673] #	M1           16        4        6        8       34
[03/01 21:06:12   1673] #	M2            0        0        0        0        0
[03/01 21:06:12   1673] #	M3            1        1        0        0        2
[03/01 21:06:12   1673] #	Totals       17        5        6        8       36
[03/01 21:06:12   1673] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1519.50 (MB), peak = 1613.69 (MB)
[03/01 21:06:12   1673] #start 3rd optimization iteration ...
[03/01 21:06:13   1673] #    number of violations = 1
[03/01 21:06:13   1673] #
[03/01 21:06:13   1673] #    By Layer and Type :
[03/01 21:06:13   1673] #	          Short   Totals
[03/01 21:06:13   1673] #	M1            0        0
[03/01 21:06:13   1673] #	M2            1        1
[03/01 21:06:13   1673] #	Totals        1        1
[03/01 21:06:13   1673] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1519.63 (MB), peak = 1613.69 (MB)
[03/01 21:06:13   1673] #start 4th optimization iteration ...
[03/01 21:06:13   1673] #    number of violations = 0
[03/01 21:06:13   1673] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1519.63 (MB), peak = 1613.69 (MB)
[03/01 21:06:13   1673] #Complete Detail Routing.
[03/01 21:06:13   1673] #Total number of nets with non-default rule or having extra spacing = 140
[03/01 21:06:13   1673] #Total wire length = 567546 um.
[03/01 21:06:13   1673] #Total half perimeter of net bounding box = 466190 um.
[03/01 21:06:13   1673] #Total wire length on LAYER M1 = 572 um.
[03/01 21:06:13   1673] #Total wire length on LAYER M2 = 157307 um.
[03/01 21:06:13   1673] #Total wire length on LAYER M3 = 254559 um.
[03/01 21:06:13   1673] #Total wire length on LAYER M4 = 155108 um.
[03/01 21:06:13   1673] #Total wire length on LAYER M5 = 0 um.
[03/01 21:06:13   1673] #Total wire length on LAYER M6 = 0 um.
[03/01 21:06:13   1673] #Total wire length on LAYER M7 = 0 um.
[03/01 21:06:13   1673] #Total wire length on LAYER M8 = 0 um.
[03/01 21:06:13   1673] #Total number of vias = 184963
[03/01 21:06:13   1673] #Total number of multi-cut vias = 122009 ( 66.0%)
[03/01 21:06:13   1673] #Total number of single cut vias = 62954 ( 34.0%)
[03/01 21:06:13   1673] #Up-Via Summary (total 184963):
[03/01 21:06:13   1673] #                   single-cut          multi-cut      Total
[03/01 21:06:13   1673] #-----------------------------------------------------------
[03/01 21:06:13   1673] #  Metal 1       57739 ( 67.1%)     28284 ( 32.9%)      86023
[03/01 21:06:13   1673] #  Metal 2        4389 (  5.5%)     75608 ( 94.5%)      79997
[03/01 21:06:13   1673] #  Metal 3         826 (  4.4%)     18117 ( 95.6%)      18943
[03/01 21:06:13   1673] #-----------------------------------------------------------
[03/01 21:06:13   1673] #                62954 ( 34.0%)    122009 ( 66.0%)     184963 
[03/01 21:06:13   1673] #
[03/01 21:06:13   1673] #Total number of DRC violations = 0
[03/01 21:06:13   1673] #Cpu time = 00:00:42
[03/01 21:06:13   1673] #Elapsed time = 00:00:42
[03/01 21:06:13   1673] #Increased memory = -40.45 (MB)
[03/01 21:06:13   1673] #Total memory = 1485.01 (MB)
[03/01 21:06:13   1673] #Peak memory = 1613.69 (MB)
[03/01 21:06:13   1673] #
[03/01 21:06:13   1673] #start routing for process antenna violation fix ...
[03/01 21:06:13   1674] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1486.09 (MB), peak = 1613.69 (MB)
[03/01 21:06:13   1674] #
[03/01 21:06:14   1674] #Total number of nets with non-default rule or having extra spacing = 140
[03/01 21:06:14   1674] #Total wire length = 567546 um.
[03/01 21:06:14   1674] #Total half perimeter of net bounding box = 466190 um.
[03/01 21:06:14   1674] #Total wire length on LAYER M1 = 572 um.
[03/01 21:06:14   1674] #Total wire length on LAYER M2 = 157307 um.
[03/01 21:06:14   1674] #Total wire length on LAYER M3 = 254559 um.
[03/01 21:06:14   1674] #Total wire length on LAYER M4 = 155108 um.
[03/01 21:06:14   1674] #Total wire length on LAYER M5 = 0 um.
[03/01 21:06:14   1674] #Total wire length on LAYER M6 = 0 um.
[03/01 21:06:14   1674] #Total wire length on LAYER M7 = 0 um.
[03/01 21:06:14   1674] #Total wire length on LAYER M8 = 0 um.
[03/01 21:06:14   1674] #Total number of vias = 184963
[03/01 21:06:14   1674] #Total number of multi-cut vias = 122009 ( 66.0%)
[03/01 21:06:14   1674] #Total number of single cut vias = 62954 ( 34.0%)
[03/01 21:06:14   1674] #Up-Via Summary (total 184963):
[03/01 21:06:14   1674] #                   single-cut          multi-cut      Total
[03/01 21:06:14   1674] #-----------------------------------------------------------
[03/01 21:06:14   1674] #  Metal 1       57739 ( 67.1%)     28284 ( 32.9%)      86023
[03/01 21:06:14   1674] #  Metal 2        4389 (  5.5%)     75608 ( 94.5%)      79997
[03/01 21:06:14   1674] #  Metal 3         826 (  4.4%)     18117 ( 95.6%)      18943
[03/01 21:06:14   1674] #-----------------------------------------------------------
[03/01 21:06:14   1674] #                62954 ( 34.0%)    122009 ( 66.0%)     184963 
[03/01 21:06:14   1674] #
[03/01 21:06:14   1674] #Total number of DRC violations = 0
[03/01 21:06:14   1674] #Total number of net violated process antenna rule = 0
[03/01 21:06:14   1674] #
[03/01 21:06:15   1675] #
[03/01 21:06:15   1675] #Start Post Route wire spreading..
[03/01 21:06:15   1675] #
[03/01 21:06:15   1675] #Start data preparation for wire spreading...
[03/01 21:06:15   1675] #
[03/01 21:06:15   1675] #Data preparation is done on Sat Mar  1 21:06:15 2025
[03/01 21:06:15   1675] #
[03/01 21:06:15   1675] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1486.09 (MB), peak = 1613.69 (MB)
[03/01 21:06:15   1675] #
[03/01 21:06:15   1675] #Start Post Route Wire Spread.
[03/01 21:06:18   1678] #Done with 815 horizontal wires in 3 hboxes and 1282 vertical wires in 3 hboxes.
[03/01 21:06:18   1679] #Complete Post Route Wire Spread.
[03/01 21:06:18   1679] #
[03/01 21:06:18   1679] #Total number of nets with non-default rule or having extra spacing = 140
[03/01 21:06:18   1679] #Total wire length = 568205 um.
[03/01 21:06:18   1679] #Total half perimeter of net bounding box = 466190 um.
[03/01 21:06:18   1679] #Total wire length on LAYER M1 = 572 um.
[03/01 21:06:18   1679] #Total wire length on LAYER M2 = 157456 um.
[03/01 21:06:18   1679] #Total wire length on LAYER M3 = 254804 um.
[03/01 21:06:18   1679] #Total wire length on LAYER M4 = 155372 um.
[03/01 21:06:18   1679] #Total wire length on LAYER M5 = 0 um.
[03/01 21:06:18   1679] #Total wire length on LAYER M6 = 0 um.
[03/01 21:06:18   1679] #Total wire length on LAYER M7 = 0 um.
[03/01 21:06:18   1679] #Total wire length on LAYER M8 = 0 um.
[03/01 21:06:18   1679] #Total number of vias = 184963
[03/01 21:06:18   1679] #Total number of multi-cut vias = 122009 ( 66.0%)
[03/01 21:06:18   1679] #Total number of single cut vias = 62954 ( 34.0%)
[03/01 21:06:18   1679] #Up-Via Summary (total 184963):
[03/01 21:06:18   1679] #                   single-cut          multi-cut      Total
[03/01 21:06:18   1679] #-----------------------------------------------------------
[03/01 21:06:18   1679] #  Metal 1       57739 ( 67.1%)     28284 ( 32.9%)      86023
[03/01 21:06:18   1679] #  Metal 2        4389 (  5.5%)     75608 ( 94.5%)      79997
[03/01 21:06:18   1679] #  Metal 3         826 (  4.4%)     18117 ( 95.6%)      18943
[03/01 21:06:18   1679] #-----------------------------------------------------------
[03/01 21:06:18   1679] #                62954 ( 34.0%)    122009 ( 66.0%)     184963 
[03/01 21:06:18   1679] #
[03/01 21:06:18   1679] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1531.09 (MB), peak = 1613.69 (MB)
[03/01 21:06:18   1679] #
[03/01 21:06:18   1679] #Post Route wire spread is done.
[03/01 21:06:18   1679] #Total number of nets with non-default rule or having extra spacing = 140
[03/01 21:06:18   1679] #Total wire length = 568205 um.
[03/01 21:06:18   1679] #Total half perimeter of net bounding box = 466190 um.
[03/01 21:06:18   1679] #Total wire length on LAYER M1 = 572 um.
[03/01 21:06:18   1679] #Total wire length on LAYER M2 = 157456 um.
[03/01 21:06:18   1679] #Total wire length on LAYER M3 = 254804 um.
[03/01 21:06:18   1679] #Total wire length on LAYER M4 = 155372 um.
[03/01 21:06:18   1679] #Total wire length on LAYER M5 = 0 um.
[03/01 21:06:18   1679] #Total wire length on LAYER M6 = 0 um.
[03/01 21:06:18   1679] #Total wire length on LAYER M7 = 0 um.
[03/01 21:06:18   1679] #Total wire length on LAYER M8 = 0 um.
[03/01 21:06:18   1679] #Total number of vias = 184963
[03/01 21:06:18   1679] #Total number of multi-cut vias = 122009 ( 66.0%)
[03/01 21:06:18   1679] #Total number of single cut vias = 62954 ( 34.0%)
[03/01 21:06:18   1679] #Up-Via Summary (total 184963):
[03/01 21:06:18   1679] #                   single-cut          multi-cut      Total
[03/01 21:06:18   1679] #-----------------------------------------------------------
[03/01 21:06:18   1679] #  Metal 1       57739 ( 67.1%)     28284 ( 32.9%)      86023
[03/01 21:06:18   1679] #  Metal 2        4389 (  5.5%)     75608 ( 94.5%)      79997
[03/01 21:06:18   1679] #  Metal 3         826 (  4.4%)     18117 ( 95.6%)      18943
[03/01 21:06:18   1679] #-----------------------------------------------------------
[03/01 21:06:18   1679] #                62954 ( 34.0%)    122009 ( 66.0%)     184963 
[03/01 21:06:18   1679] #
[03/01 21:06:19   1680] #
[03/01 21:06:19   1680] #Start Post Route via swapping..
[03/01 21:06:19   1680] #32.83% of area are rerouted by ECO routing.
[03/01 21:06:32   1692] #    number of violations = 0
[03/01 21:06:32   1692] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 1492.55 (MB), peak = 1613.69 (MB)
[03/01 21:06:32   1693] #    number of violations = 0
[03/01 21:06:32   1693] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1492.79 (MB), peak = 1613.69 (MB)
[03/01 21:06:32   1693] #CELL_VIEW fullchip,init has no DRC violation.
[03/01 21:06:32   1693] #Total number of DRC violations = 0
[03/01 21:06:32   1693] #Total number of net violated process antenna rule = 0
[03/01 21:06:32   1693] #Post Route via swapping is done.
[03/01 21:06:32   1693] #Total number of nets with non-default rule or having extra spacing = 140
[03/01 21:06:32   1693] #Total wire length = 568205 um.
[03/01 21:06:32   1693] #Total half perimeter of net bounding box = 466190 um.
[03/01 21:06:32   1693] #Total wire length on LAYER M1 = 572 um.
[03/01 21:06:32   1693] #Total wire length on LAYER M2 = 157456 um.
[03/01 21:06:32   1693] #Total wire length on LAYER M3 = 254804 um.
[03/01 21:06:32   1693] #Total wire length on LAYER M4 = 155372 um.
[03/01 21:06:32   1693] #Total wire length on LAYER M5 = 0 um.
[03/01 21:06:32   1693] #Total wire length on LAYER M6 = 0 um.
[03/01 21:06:32   1693] #Total wire length on LAYER M7 = 0 um.
[03/01 21:06:32   1693] #Total wire length on LAYER M8 = 0 um.
[03/01 21:06:32   1693] #Total number of vias = 184963
[03/01 21:06:32   1693] #Total number of multi-cut vias = 125473 ( 67.8%)
[03/01 21:06:32   1693] #Total number of single cut vias = 59490 ( 32.2%)
[03/01 21:06:32   1693] #Up-Via Summary (total 184963):
[03/01 21:06:32   1693] #                   single-cut          multi-cut      Total
[03/01 21:06:32   1693] #-----------------------------------------------------------
[03/01 21:06:32   1693] #  Metal 1       56881 ( 66.1%)     29142 ( 33.9%)      86023
[03/01 21:06:32   1693] #  Metal 2        2327 (  2.9%)     77670 ( 97.1%)      79997
[03/01 21:06:32   1693] #  Metal 3         282 (  1.5%)     18661 ( 98.5%)      18943
[03/01 21:06:32   1693] #-----------------------------------------------------------
[03/01 21:06:32   1693] #                59490 ( 32.2%)    125473 ( 67.8%)     184963 
[03/01 21:06:32   1693] #
[03/01 21:06:32   1693] #detailRoute Statistics:
[03/01 21:06:32   1693] #Cpu time = 00:01:02
[03/01 21:06:32   1693] #Elapsed time = 00:01:02
[03/01 21:06:32   1693] #Increased memory = -33.64 (MB)
[03/01 21:06:32   1693] #Total memory = 1491.82 (MB)
[03/01 21:06:32   1693] #Peak memory = 1613.69 (MB)
[03/01 21:06:32   1693] #Updating routing design signature
[03/01 21:06:32   1693] #Created 847 library cell signatures
[03/01 21:06:32   1693] #Created 24921 NETS and 0 SPECIALNETS signatures
[03/01 21:06:32   1693] #Created 62077 instance signatures
[03/01 21:06:32   1693] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1496.21 (MB), peak = 1613.69 (MB)
[03/01 21:06:33   1693] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1496.30 (MB), peak = 1613.69 (MB)
[03/01 21:06:33   1694] #
[03/01 21:06:33   1694] #globalDetailRoute statistics:
[03/01 21:06:33   1694] #Cpu time = 00:01:12
[03/01 21:06:33   1694] #Elapsed time = 00:01:11
[03/01 21:06:33   1694] #Increased memory = -65.22 (MB)
[03/01 21:06:33   1694] #Total memory = 1450.86 (MB)
[03/01 21:06:33   1694] #Peak memory = 1613.69 (MB)
[03/01 21:06:33   1694] #Number of warnings = 63
[03/01 21:06:33   1694] #Total number of warnings = 178
[03/01 21:06:33   1694] #Number of fails = 0
[03/01 21:06:33   1694] #Total number of fails = 0
[03/01 21:06:33   1694] #Complete globalDetailRoute on Sat Mar  1 21:06:33 2025
[03/01 21:06:33   1694] #
[03/01 21:06:33   1694] **optDesign ... cpu = 0:03:14, real = 0:03:13, mem = 1754.5M, totSessionCpu=0:28:14 **
[03/01 21:06:33   1694] -routeWithEco false                      # bool, default=false
[03/01 21:06:33   1694] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/01 21:06:33   1694] -routeWithTimingDriven true              # bool, default=false, user setting
[03/01 21:06:33   1694] -routeWithSiDriven true                  # bool, default=false, user setting
[03/01 21:06:33   1694] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/01 21:06:33   1694] Extraction called for design 'fullchip' of instances=62076 and nets=24921 using extraction engine 'postRoute' at effort level 'low' .
[03/01 21:06:33   1694] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[03/01 21:06:33   1694] RC Extraction called in multi-corner(2) mode.
[03/01 21:06:33   1694] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/01 21:06:33   1694] Process corner(s) are loaded.
[03/01 21:06:33   1694]  Corner: Cmax
[03/01 21:06:33   1694]  Corner: Cmin
[03/01 21:06:33   1694] extractDetailRC Option : -outfile /tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/fullchip_25561_6ldHA7.rcdb.d -maxResLength 200  -extended
[03/01 21:06:33   1694] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/01 21:06:33   1694]       RC Corner Indexes            0       1   
[03/01 21:06:33   1694] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/01 21:06:33   1694] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/01 21:06:33   1694] Resistance Scaling Factor    : 1.00000 1.00000 
[03/01 21:06:33   1694] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/01 21:06:33   1694] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/01 21:06:33   1694] Shrink Factor                : 1.00000
[03/01 21:06:34   1695] Initializing multi-corner capacitance tables ... 
[03/01 21:06:34   1695] Initializing multi-corner resistance tables ...
[03/01 21:06:34   1695] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1754.5M)
[03/01 21:06:34   1695] Creating parasitic data file '/tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/fullchip_25561_6ldHA7.rcdb.d' for storing RC.
[03/01 21:06:35   1695] Extracted 10.0004% (CPU Time= 0:00:00.9  MEM= 1803.9M)
[03/01 21:06:35   1696] Extracted 20.0004% (CPU Time= 0:00:01.0  MEM= 1803.9M)
[03/01 21:06:35   1696] Extracted 30.0005% (CPU Time= 0:00:01.2  MEM= 1803.9M)
[03/01 21:06:35   1696] Extracted 40.0005% (CPU Time= 0:00:01.4  MEM= 1803.9M)
[03/01 21:06:35   1696] Extracted 50.0005% (CPU Time= 0:00:01.6  MEM= 1803.9M)
[03/01 21:06:36   1696] Extracted 60.0006% (CPU Time= 0:00:01.9  MEM= 1803.9M)
[03/01 21:06:36   1697] Extracted 70.0006% (CPU Time= 0:00:02.3  MEM= 1807.9M)
[03/01 21:06:37   1697] Extracted 80.0006% (CPU Time= 0:00:02.7  MEM= 1807.9M)
[03/01 21:06:38   1698] Extracted 90.0007% (CPU Time= 0:00:03.8  MEM= 1807.9M)
[03/01 21:06:38   1699] Extracted 100% (CPU Time= 0:00:04.3  MEM= 1807.9M)
[03/01 21:06:39   1699] Number of Extracted Resistors     : 497512
[03/01 21:06:39   1699] Number of Extracted Ground Cap.   : 492803
[03/01 21:06:39   1699] Number of Extracted Coupling Cap. : 897264
[03/01 21:06:39   1699] Opening parasitic data file '/tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/fullchip_25561_6ldHA7.rcdb.d' for reading.
[03/01 21:06:39   1699] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/01 21:06:39   1699]  Corner: Cmax
[03/01 21:06:39   1699]  Corner: Cmin
[03/01 21:06:39   1699] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1787.8M)
[03/01 21:06:39   1699] Creating parasitic data file '/tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/fullchip_25561_6ldHA7.rcdb_Filter.rcdb.d' for storing RC.
[03/01 21:06:39   1700] Closing parasitic data file '/tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/fullchip_25561_6ldHA7.rcdb.d'. 24796 times net's RC data read were performed.
[03/01 21:06:39   1700] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1787.840M)
[03/01 21:06:39   1700] Opening parasitic data file '/tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/fullchip_25561_6ldHA7.rcdb.d' for reading.
[03/01 21:06:39   1700] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1787.840M)
[03/01 21:06:39   1700] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:05.7  Real Time: 0:00:06.0  MEM: 1787.840M)
[03/01 21:06:39   1700] **optDesign ... cpu = 0:03:19, real = 0:03:19, mem = 1752.8M, totSessionCpu=0:28:20 **
[03/01 21:06:39   1700] Starting SI iteration 1 using Infinite Timing Windows
[03/01 21:06:39   1700] Begin IPO call back ...
[03/01 21:06:39   1700] End IPO call back ...
[03/01 21:06:40   1700] #################################################################################
[03/01 21:06:40   1700] # Design Stage: PostRoute
[03/01 21:06:40   1700] # Design Name: fullchip
[03/01 21:06:40   1700] # Design Mode: 65nm
[03/01 21:06:40   1700] # Analysis Mode: MMMC OCV 
[03/01 21:06:40   1700] # Parasitics Mode: SPEF/RCDB
[03/01 21:06:40   1700] # Signoff Settings: SI On 
[03/01 21:06:40   1700] #################################################################################
[03/01 21:06:40   1701] AAE_INFO: 1 threads acquired from CTE.
[03/01 21:06:40   1701] Setting infinite Tws ...
[03/01 21:06:40   1701] First Iteration Infinite Tw... 
[03/01 21:06:40   1701] Calculate early delays in OCV mode...
[03/01 21:06:40   1701] Calculate late delays in OCV mode...
[03/01 21:06:40   1701] Topological Sorting (CPU = 0:00:00.1, MEM = 1761.7M, InitMEM = 1758.3M)
[03/01 21:06:41   1701] Initializing multi-corner capacitance tables ... 
[03/01 21:06:41   1701] Initializing multi-corner resistance tables ...
[03/01 21:06:41   1701] Opening parasitic data file '/tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/fullchip_25561_6ldHA7.rcdb.d' for reading.
[03/01 21:06:41   1701] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1778.2M)
[03/01 21:06:41   1701] AAE_INFO: 1 threads acquired from CTE.
[03/01 21:06:49   1709] AAE_INFO-618: Total number of nets in the design is 24921,  99.4 percent of the nets selected for SI analysis
[03/01 21:06:49   1710] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/01 21:06:49   1710] End delay calculation. (MEM=1844.99 CPU=0:00:08.0 REAL=0:00:08.0)
[03/01 21:06:49   1710] Save waveform /tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/.AAE_XJUzHf/.AAE_25561/waveform.data...
[03/01 21:06:49   1710] *** CDM Built up (cpu=0:00:09.6  real=0:00:09.0  mem= 1845.0M) ***
[03/01 21:06:50   1710] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1845.0M)
[03/01 21:06:50   1710] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/01 21:06:50   1711] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1845.0M)
[03/01 21:06:50   1711] Starting SI iteration 2
[03/01 21:06:50   1711] AAE_INFO: 1 threads acquired from CTE.
[03/01 21:06:50   1711] Calculate early delays in OCV mode...
[03/01 21:06:50   1711] Calculate late delays in OCV mode...
[03/01 21:06:56   1716] AAE_INFO-618: Total number of nets in the design is 24921,  20.1 percent of the nets selected for SI analysis
[03/01 21:06:56   1716] End delay calculation. (MEM=1821.03 CPU=0:00:05.3 REAL=0:00:06.0)
[03/01 21:06:56   1716] *** CDM Built up (cpu=0:00:05.4  real=0:00:06.0  mem= 1821.0M) ***
[03/01 21:06:57   1718] *** Done Building Timing Graph (cpu=0:00:17.8 real=0:00:18.0 totSessionCpu=0:28:38 mem=1821.0M)
[03/01 21:06:57   1718] **optDesign ... cpu = 0:03:37, real = 0:03:37, mem = 1754.3M, totSessionCpu=0:28:38 **
[03/01 21:06:57   1718] *** Timing NOT met, worst failing slack is -0.113
[03/01 21:06:57   1718] *** Check timing (0:00:00.0)
[03/01 21:06:57   1718] Begin: GigaOpt Optimization in post-eco TNS mode
[03/01 21:06:57   1718] Info: 127 clock nets excluded from IPO operation.
[03/01 21:06:57   1718] PhyDesignGrid: maxLocalDensity 1.00
[03/01 21:06:57   1718] #spOpts: N=65 mergeVia=F 
[03/01 21:06:59   1720] *info: 127 clock nets excluded
[03/01 21:06:59   1720] *info: 2 special nets excluded.
[03/01 21:06:59   1720] *info: 123 no-driver nets excluded.
[03/01 21:07:01   1721] ** GigaOpt Optimizer WNS Slack -0.113 TNS Slack -10.337 Density 98.52
[03/01 21:07:01   1721] Optimizer TNS Opt
[03/01 21:07:01   1721] Active Path Group: reg2reg  
[03/01 21:07:01   1721] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 21:07:01   1721] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/01 21:07:01   1721] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 21:07:01   1721] |  -0.113|   -0.113| -10.337|  -10.337|    98.52%|   0:00:00.0| 1952.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 21:07:01   1721] |        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
[03/01 21:07:01   1722] |  -0.113|   -0.113| -10.337|  -10.337|    98.52%|   0:00:00.0| 1952.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/01 21:07:01   1722] |        |         |        |         |          |            |        |          |         | q5_reg_17_/D                                       |
[03/01 21:07:01   1722] |  -0.113|   -0.113| -10.337|  -10.337|    98.52%|   0:00:00.0| 1952.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 21:07:01   1722] |        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
[03/01 21:07:01   1722] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 21:07:01   1722] 
[03/01 21:07:01   1722] *** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:00.0 mem=1952.7M) ***
[03/01 21:07:02   1722] Checking setup slack degradation ...
[03/01 21:07:02   1722] 
[03/01 21:07:02   1722] Recovery Manager:
[03/01 21:07:02   1722]   Low  Effort WNS Jump: 0.002 (REF: -0.111, TGT: -0.113, Threshold: 0.150) - Skip
[03/01 21:07:02   1722]   High Effort WNS Jump: 0.002 (REF: -0.111, TGT: -0.113, Threshold: 0.075) - Skip
[03/01 21:07:02   1722]   Low  Effort TNS Jump: 0.302 (REF: -10.035, TGT: -10.337, Threshold: 25.000) - Skip
[03/01 21:07:02   1722]   High Effort TNS Jump: 0.302 (REF: -10.035, TGT: -10.337, Threshold: 25.000) - Skip
[03/01 21:07:02   1722] 
[03/01 21:07:02   1722] 
[03/01 21:07:02   1722] *** Finished Optimize Step Cumulative (cpu=0:00:00.7 real=0:00:01.0 mem=1952.7M) ***
[03/01 21:07:02   1722] 
[03/01 21:07:02   1722] *** Finish Post Route Setup Fixing (cpu=0:00:01.2 real=0:00:01.0 mem=1952.7M) ***
[03/01 21:07:02   1722] End: GigaOpt Optimization in post-eco TNS mode
[03/01 21:07:02   1723] Running setup recovery post routing.
[03/01 21:07:02   1723] **optDesign ... cpu = 0:03:42, real = 0:03:42, mem = 1814.0M, totSessionCpu=0:28:43 **
[03/01 21:07:03   1723]   Timing Snapshot: (TGT)
[03/01 21:07:03   1723]      Weighted WNS: -0.113
[03/01 21:07:03   1723]       All  PG WNS: -0.113
[03/01 21:07:03   1723]       High PG WNS: -0.113
[03/01 21:07:03   1723]       All  PG TNS: -10.337
[03/01 21:07:03   1723]       High PG TNS: -10.337
[03/01 21:07:03   1723]          Tran DRV: 0
[03/01 21:07:03   1723]           Cap DRV: 0
[03/01 21:07:03   1723]        Fanout DRV: 0
[03/01 21:07:03   1723]            Glitch: 0
[03/01 21:07:03   1723]    Category Slack: { [L, -0.113] [H, -0.113] }
[03/01 21:07:03   1723] 
[03/01 21:07:03   1723] Checking setup slack degradation ...
[03/01 21:07:03   1723] 
[03/01 21:07:03   1723] Recovery Manager:
[03/01 21:07:03   1723]   Low  Effort WNS Jump: 0.002 (REF: -0.111, TGT: -0.113, Threshold: 0.150) - Skip
[03/01 21:07:03   1723]   High Effort WNS Jump: 0.002 (REF: -0.111, TGT: -0.113, Threshold: 0.075) - Skip
[03/01 21:07:03   1723]   Low  Effort TNS Jump: 0.302 (REF: -10.035, TGT: -10.337, Threshold: 25.000) - Skip
[03/01 21:07:03   1723]   High Effort TNS Jump: 0.302 (REF: -10.035, TGT: -10.337, Threshold: 25.000) - Skip
[03/01 21:07:03   1723] 
[03/01 21:07:03   1723] Checking DRV degradation...
[03/01 21:07:03   1723] 
[03/01 21:07:03   1723] Recovery Manager:
[03/01 21:07:03   1723]     Tran DRV degradation : 0 (0 -> 0)
[03/01 21:07:03   1723]      Cap DRV degradation : 0 (0 -> 0)
[03/01 21:07:03   1723]   Fanout DRV degradation : 0 (0 -> 0)
[03/01 21:07:03   1723]       Glitch degradation : 0 (0 -> 0)
[03/01 21:07:03   1723]   DRV Recovery (Margin: 100) - Skip
[03/01 21:07:03   1723] 
[03/01 21:07:03   1723] **INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
[03/01 21:07:03   1723] *** Finish setup-recovery (cpu=0:00:00, real=0:00:01, mem=1813.95M, totSessionCpu=0:28:44 .
[03/01 21:07:03   1723] **optDesign ... cpu = 0:03:43, real = 0:03:43, mem = 1814.0M, totSessionCpu=0:28:44 **
[03/01 21:07:03   1723] 
[03/01 21:07:03   1723] Latch borrow mode reset to max_borrow
[03/01 21:07:03   1724] <optDesign CMD> Restore Using all VT Cells
[03/01 21:07:03   1724] Reported timing to dir ./timingReports
[03/01 21:07:03   1724] **optDesign ... cpu = 0:03:44, real = 0:03:43, mem = 1814.0M, totSessionCpu=0:28:44 **
[03/01 21:07:03   1724] Begin: glitch net info
[03/01 21:07:04   1724] glitch slack range: number of glitch nets
[03/01 21:07:04   1724] glitch slack < -0.32 : 0
[03/01 21:07:04   1724] -0.32 < glitch slack < -0.28 : 0
[03/01 21:07:04   1724] -0.28 < glitch slack < -0.24 : 0
[03/01 21:07:04   1724] -0.24 < glitch slack < -0.2 : 0
[03/01 21:07:04   1724] -0.2 < glitch slack < -0.16 : 0
[03/01 21:07:04   1724] -0.16 < glitch slack < -0.12 : 0
[03/01 21:07:04   1724] -0.12 < glitch slack < -0.08 : 0
[03/01 21:07:04   1724] -0.08 < glitch slack < -0.04 : 0
[03/01 21:07:04   1724] -0.04 < glitch slack : 0
[03/01 21:07:04   1724] End: glitch net info
[03/01 21:07:04   1724] ** Profile ** Start :  cpu=0:00:00.0, mem=1871.2M
[03/01 21:07:04   1724] ** Profile ** Other data :  cpu=0:00:00.1, mem=1871.2M
[03/01 21:07:04   1724] **INFO: Starting Blocking QThread with 1 CPU
[03/01 21:07:04   1724]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/01 21:07:04   1724] Starting SI iteration 1 using Infinite Timing Windows
[03/01 21:07:04   1724] Begin IPO call back ...
[03/01 21:07:04   1724] End IPO call back ...
[03/01 21:07:04   1724] #################################################################################
[03/01 21:07:04   1724] # Design Stage: PostRoute
[03/01 21:07:04   1724] # Design Name: fullchip
[03/01 21:07:04   1724] # Design Mode: 65nm
[03/01 21:07:04   1724] # Analysis Mode: MMMC OCV 
[03/01 21:07:04   1724] # Parasitics Mode: SPEF/RCDB
[03/01 21:07:04   1724] # Signoff Settings: SI On 
[03/01 21:07:04   1724] #################################################################################
[03/01 21:07:04   1724] AAE_INFO: 1 threads acquired from CTE.
[03/01 21:07:04   1724] Setting infinite Tws ...
[03/01 21:07:04   1724] First Iteration Infinite Tw... 
[03/01 21:07:04   1724] Calculate late delays in OCV mode...
[03/01 21:07:04   1724] Calculate early delays in OCV mode...
[03/01 21:07:04   1724] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/01 21:07:04   1724] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/01 21:07:04   1724] AAE_INFO-618: Total number of nets in the design is 24921,  99.4 percent of the nets selected for SI analysis
[03/01 21:07:04   1724] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/01 21:07:04   1724] End delay calculation. (MEM=0 CPU=0:00:07.5 REAL=0:00:07.0)
[03/01 21:07:04   1724] Save waveform /tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/.AAE_XJUzHf/.AAE_25561/waveform.data...
[03/01 21:07:04   1724] *** CDM Built up (cpu=0:00:08.3  real=0:00:08.0  mem= 0.0M) ***
[03/01 21:07:04   1724] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[03/01 21:07:04   1724] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/01 21:07:04   1724] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 0.0M)
[03/01 21:07:04   1724] Starting SI iteration 2
[03/01 21:07:04   1724] AAE_INFO: 1 threads acquired from CTE.
[03/01 21:07:04   1724] Calculate late delays in OCV mode...
[03/01 21:07:04   1724] Calculate early delays in OCV mode...
[03/01 21:07:04   1724] AAE_INFO-618: Total number of nets in the design is 24921,  0.1 percent of the nets selected for SI analysis
[03/01 21:07:04   1724] End delay calculation. (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
[03/01 21:07:04   1724] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 0.0M) ***
[03/01 21:07:04   1724] *** Done Building Timing Graph (cpu=0:00:10.7 real=0:00:10.0 totSessionCpu=0:00:45.7 mem=0.0M)
[03/01 21:07:04   1724] ** Profile ** Overall slacks :  cpu=0:0-7:0-8.-6, mem=0.0M
[03/01 21:07:04   1724] ** Profile ** Total reports :  cpu=0:00:00.2, mem=0.0M
[03/01 21:07:16   1735]  
_______________________________________________________________________
[03/01 21:07:16   1735] ** Profile ** Overall slacks :  cpu=0:00:11.3, mem=1871.2M
[03/01 21:07:17   1736] ** Profile ** Total reports :  cpu=0:00:00.8, mem=1814.0M
[03/01 21:07:17   1737] ** Profile ** DRVs :  cpu=0:00:00.4, mem=1814.0M
[03/01 21:07:17   1737] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.113  | -0.113  |  0.029  |
|           TNS (ns):| -10.337 | -10.337 |  0.000  |
|    Violating Paths:|   300   |   300   |    0    |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.160  | -0.056  | -0.160  |
|           TNS (ns):| -6.407  | -0.058  | -6.349  |
|    Violating Paths:|   198   |    2    |   196   |
|          All Paths:|  5430   |  5406   |  2432   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.944%
       (98.515% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1814.0M
[03/01 21:07:17   1737] *** Final Summary (holdfix) CPU=0:00:12.6, REAL=0:00:13.0, MEM=1814.0M
[03/01 21:07:17   1737] **optDesign ... cpu = 0:03:56, real = 0:03:57, mem = 1812.0M, totSessionCpu=0:28:57 **
[03/01 21:07:17   1737]  ReSet Options after AAE Based Opt flow 
[03/01 21:07:17   1737] *** Finished optDesign ***
[03/01 21:07:17   1737] 
[03/01 21:07:17   1737] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:03:59 real=  0:04:01)
[03/01 21:07:17   1737] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[03/01 21:07:17   1737] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:11.2 real=0:00:11.4)
[03/01 21:07:17   1737] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/01 21:07:17   1737] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:26.4 real=0:00:26.9)
[03/01 21:07:17   1737] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:05.2 real=0:00:05.1)
[03/01 21:07:17   1737] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:04.5 real=0:00:04.5)
[03/01 21:07:17   1737] 	OPT_RUNTIME:             wnsOpt (count =  1): (cpu=0:00:03.7 real=0:00:03.7)
[03/01 21:07:17   1737] 	OPT_RUNTIME:             tnsOpt (count =  2): (cpu=0:00:16.6 real=0:00:16.7)
[03/01 21:07:17   1737] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=0:00:15.4 real=0:00:16.0)
[03/01 21:07:17   1737] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:03.6 real=0:00:03.6)
[03/01 21:07:17   1737] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=  0:01:12 real=  0:01:11)
[03/01 21:07:17   1737] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:17.8 real=0:00:17.8)
[03/01 21:07:17   1737] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:03.7 real=0:00:03.7)
[03/01 21:07:17   1737] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:01.7 real=0:00:01.7)
[03/01 21:07:17   1737] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/01 21:07:17   1737] Info: pop threads available for lower-level modules during optimization.
[03/01 21:07:18   1737] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/01 21:07:18   1737] <CMD> optDesign -postRoute -drv
[03/01 21:07:18   1737] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/01 21:07:18   1737] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/01 21:07:18   1737] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/01 21:07:18   1737] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/01 21:07:18   1737] -setupDynamicPowerViewAsDefaultView false
[03/01 21:07:18   1737]                                            # bool, default=false, private
[03/01 21:07:18   1737] #spOpts: N=65 mergeVia=F 
[03/01 21:07:18   1737] Core basic site is core
[03/01 21:07:18   1737] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/01 21:07:18   1737] #spOpts: N=65 mergeVia=F 
[03/01 21:07:18   1737] GigaOpt running with 1 threads.
[03/01 21:07:18   1737] Info: 1 threads available for lower-level modules during optimization.
[03/01 21:07:18   1737] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/01 21:07:18   1737] 	Cell FILL1_LL, site bcore.
[03/01 21:07:18   1737] 	Cell FILL_NW_HH, site bcore.
[03/01 21:07:18   1737] 	Cell FILL_NW_LL, site bcore.
[03/01 21:07:18   1737] 	Cell GFILL, site gacore.
[03/01 21:07:18   1737] 	Cell GFILL10, site gacore.
[03/01 21:07:18   1737] 	Cell GFILL2, site gacore.
[03/01 21:07:18   1737] 	Cell GFILL3, site gacore.
[03/01 21:07:18   1737] 	Cell GFILL4, site gacore.
[03/01 21:07:18   1737] 	Cell LVLLHCD1, site bcore.
[03/01 21:07:18   1737] 	Cell LVLLHCD2, site bcore.
[03/01 21:07:18   1737] 	Cell LVLLHCD4, site bcore.
[03/01 21:07:18   1737] 	Cell LVLLHCD8, site bcore.
[03/01 21:07:18   1737] 	Cell LVLLHD1, site bcore.
[03/01 21:07:18   1737] 	Cell LVLLHD2, site bcore.
[03/01 21:07:18   1737] 	Cell LVLLHD4, site bcore.
[03/01 21:07:18   1737] 	Cell LVLLHD8, site bcore.
[03/01 21:07:18   1737] .
[03/01 21:07:19   1738] Effort level <high> specified for reg2reg path_group
[03/01 21:07:20   1739] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1788.9M, totSessionCpu=0:29:00 **
[03/01 21:07:20   1739] #Created 847 library cell signatures
[03/01 21:07:20   1739] #Created 24921 NETS and 0 SPECIALNETS signatures
[03/01 21:07:20   1740] #Created 62077 instance signatures
[03/01 21:07:20   1740] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1525.68 (MB), peak = 1613.69 (MB)
[03/01 21:07:20   1740] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1525.68 (MB), peak = 1613.69 (MB)
[03/01 21:07:20   1740] #spOpts: N=65 
[03/01 21:07:21   1740] Begin checking placement ... (start mem=1788.9M, init mem=1788.9M)
[03/01 21:07:21   1740] *info: Placed = 62076          (Fixed = 74)
[03/01 21:07:21   1740] *info: Unplaced = 0           
[03/01 21:07:21   1740] Placement Density:98.52%(191157/194039)
[03/01 21:07:21   1740] Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1788.9M)
[03/01 21:07:21   1740]  Initial DC engine is -> aae
[03/01 21:07:21   1740]  
[03/01 21:07:21   1740]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/01 21:07:21   1740]  
[03/01 21:07:21   1740]  
[03/01 21:07:21   1740]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/01 21:07:21   1740]  
[03/01 21:07:21   1740] Reset EOS DB
[03/01 21:07:21   1740] Ignoring AAE DB Resetting ...
[03/01 21:07:21   1740]  Set Options for AAE Based Opt flow 
[03/01 21:07:21   1740] *** optDesign -postRoute ***
[03/01 21:07:21   1740] DRC Margin: user margin 0.0; extra margin 0
[03/01 21:07:21   1740] Setup Target Slack: user slack 0
[03/01 21:07:21   1740] Hold Target Slack: user slack 0
[03/01 21:07:21   1740] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/01 21:07:21   1740] Include MVT Delays for Hold Opt
[03/01 21:07:21   1740] ** INFO : this run is activating 'postRoute' automaton
[03/01 21:07:21   1740] 
[03/01 21:07:21   1740] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/01 21:07:21   1740] 
[03/01 21:07:21   1740] Type 'man IMPOPT-3663' for more detail.
[03/01 21:07:21   1741] 
[03/01 21:07:21   1741] Power view               = WC_VIEW
[03/01 21:07:21   1741] Number of VT partitions  = 2
[03/01 21:07:21   1741] Standard cells in design = 811
[03/01 21:07:21   1741] Instances in design      = 22386
[03/01 21:07:21   1741] 
[03/01 21:07:21   1741] Instance distribution across the VT partitions:
[03/01 21:07:21   1741] 
[03/01 21:07:21   1741]  LVT : inst = 3391 (15.1%), cells = 335 (41%)
[03/01 21:07:21   1741]    Lib tcbn65gpluswc        : inst = 3391 (15.1%)
[03/01 21:07:21   1741] 
[03/01 21:07:21   1741]  HVT : inst = 18995 (84.9%), cells = 457 (56%)
[03/01 21:07:21   1741]    Lib tcbn65gpluswc        : inst = 18995 (84.9%)
[03/01 21:07:21   1741] 
[03/01 21:07:21   1741] Reporting took 0 sec
[03/01 21:07:21   1741] Closing parasitic data file '/tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/fullchip_25561_6ldHA7.rcdb.d'. 24796 times net's RC data read were performed.
[03/01 21:07:21   1741] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/01 21:07:21   1741] Extraction called for design 'fullchip' of instances=62076 and nets=24921 using extraction engine 'postRoute' at effort level 'low' .
[03/01 21:07:21   1741] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[03/01 21:07:21   1741] RC Extraction called in multi-corner(2) mode.
[03/01 21:07:21   1741] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/01 21:07:21   1741] Process corner(s) are loaded.
[03/01 21:07:21   1741]  Corner: Cmax
[03/01 21:07:21   1741]  Corner: Cmin
[03/01 21:07:21   1741] extractDetailRC Option : -outfile /tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/fullchip_25561_6ldHA7.rcdb.d -maxResLength 200  -extended
[03/01 21:07:21   1741] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/01 21:07:21   1741]       RC Corner Indexes            0       1   
[03/01 21:07:21   1741] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/01 21:07:21   1741] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/01 21:07:21   1741] Resistance Scaling Factor    : 1.00000 1.00000 
[03/01 21:07:21   1741] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/01 21:07:21   1741] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/01 21:07:21   1741] Shrink Factor                : 1.00000
[03/01 21:07:22   1741] Initializing multi-corner capacitance tables ... 
[03/01 21:07:22   1741] Initializing multi-corner resistance tables ...
[03/01 21:07:22   1742] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1778.9M)
[03/01 21:07:22   1742] Creating parasitic data file '/tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/fullchip_25561_6ldHA7.rcdb.d' for storing RC.
[03/01 21:07:23   1742] Extracted 10.0004% (CPU Time= 0:00:00.9  MEM= 1828.3M)
[03/01 21:07:23   1742] Extracted 20.0004% (CPU Time= 0:00:01.0  MEM= 1828.3M)
[03/01 21:07:23   1742] Extracted 30.0005% (CPU Time= 0:00:01.2  MEM= 1828.3M)
[03/01 21:07:23   1742] Extracted 40.0005% (CPU Time= 0:00:01.4  MEM= 1828.3M)
[03/01 21:07:23   1743] Extracted 50.0005% (CPU Time= 0:00:01.6  MEM= 1828.3M)
[03/01 21:07:24   1743] Extracted 60.0006% (CPU Time= 0:00:01.8  MEM= 1828.3M)
[03/01 21:07:24   1743] Extracted 70.0006% (CPU Time= 0:00:02.2  MEM= 1832.3M)
[03/01 21:07:24   1744] Extracted 80.0006% (CPU Time= 0:00:02.8  MEM= 1832.3M)
[03/01 21:07:26   1745] Extracted 90.0007% (CPU Time= 0:00:03.8  MEM= 1832.3M)
[03/01 21:07:26   1745] Extracted 100% (CPU Time= 0:00:04.4  MEM= 1832.3M)
[03/01 21:07:26   1746] Number of Extracted Resistors     : 497512
[03/01 21:07:26   1746] Number of Extracted Ground Cap.   : 492803
[03/01 21:07:26   1746] Number of Extracted Coupling Cap. : 897264
[03/01 21:07:26   1746] Opening parasitic data file '/tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/fullchip_25561_6ldHA7.rcdb.d' for reading.
[03/01 21:07:26   1746] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/01 21:07:26   1746]  Corner: Cmax
[03/01 21:07:26   1746]  Corner: Cmin
[03/01 21:07:26   1746] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1812.3M)
[03/01 21:07:26   1746] Creating parasitic data file '/tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/fullchip_25561_6ldHA7.rcdb_Filter.rcdb.d' for storing RC.
[03/01 21:07:27   1746] Closing parasitic data file '/tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/fullchip_25561_6ldHA7.rcdb.d'. 24796 times net's RC data read were performed.
[03/01 21:07:27   1746] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1812.266M)
[03/01 21:07:27   1746] Opening parasitic data file '/tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/fullchip_25561_6ldHA7.rcdb.d' for reading.
[03/01 21:07:27   1746] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1812.266M)
[03/01 21:07:27   1746] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:05.7  Real Time: 0:00:06.0  MEM: 1812.266M)
[03/01 21:07:28   1746] Opening parasitic data file '/tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/fullchip_25561_6ldHA7.rcdb.d' for reading.
[03/01 21:07:28   1746] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1789.7M)
[03/01 21:07:28   1747] Initializing multi-corner capacitance tables ... 
[03/01 21:07:28   1747] Initializing multi-corner resistance tables ...
[03/01 21:07:29   1748] Starting SI iteration 1 using Infinite Timing Windows
[03/01 21:07:29   1748] Begin IPO call back ...
[03/01 21:07:29   1748] End IPO call back ...
[03/01 21:07:29   1748] #################################################################################
[03/01 21:07:29   1748] # Design Stage: PostRoute
[03/01 21:07:29   1748] # Design Name: fullchip
[03/01 21:07:29   1748] # Design Mode: 65nm
[03/01 21:07:29   1748] # Analysis Mode: MMMC OCV 
[03/01 21:07:29   1748] # Parasitics Mode: SPEF/RCDB
[03/01 21:07:29   1748] # Signoff Settings: SI On 
[03/01 21:07:29   1748] #################################################################################
[03/01 21:07:29   1748] AAE_INFO: 1 threads acquired from CTE.
[03/01 21:07:29   1748] Setting infinite Tws ...
[03/01 21:07:29   1748] First Iteration Infinite Tw... 
[03/01 21:07:29   1748] Calculate early delays in OCV mode...
[03/01 21:07:29   1748] Calculate late delays in OCV mode...
[03/01 21:07:29   1748] Topological Sorting (CPU = 0:00:00.1, MEM = 1787.7M, InitMEM = 1787.7M)
[03/01 21:07:37   1756] AAE_INFO-618: Total number of nets in the design is 24921,  99.4 percent of the nets selected for SI analysis
[03/01 21:07:37   1756] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/01 21:07:37   1756] End delay calculation. (MEM=1870.98 CPU=0:00:07.9 REAL=0:00:07.0)
[03/01 21:07:37   1756] Save waveform /tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/.AAE_XJUzHf/.AAE_25561/waveform.data...
[03/01 21:07:37   1756] *** CDM Built up (cpu=0:00:08.6  real=0:00:08.0  mem= 1871.0M) ***
[03/01 21:07:38   1757] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1871.0M)
[03/01 21:07:38   1757] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/01 21:07:38   1757] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1871.0M)
[03/01 21:07:38   1757] Starting SI iteration 2
[03/01 21:07:39   1757] AAE_INFO: 1 threads acquired from CTE.
[03/01 21:07:39   1757] Calculate early delays in OCV mode...
[03/01 21:07:39   1758] Calculate late delays in OCV mode...
[03/01 21:07:44   1763] AAE_INFO-618: Total number of nets in the design is 24921,  20.1 percent of the nets selected for SI analysis
[03/01 21:07:44   1763] End delay calculation. (MEM=1842.58 CPU=0:00:05.2 REAL=0:00:05.0)
[03/01 21:07:44   1763] *** CDM Built up (cpu=0:00:05.2  real=0:00:05.0  mem= 1842.6M) ***
[03/01 21:07:45   1764] *** Done Building Timing Graph (cpu=0:00:16.2 real=0:00:16.0 totSessionCpu=0:29:24 mem=1842.6M)
[03/01 21:07:45   1764] ** Profile ** Start :  cpu=0:00:00.0, mem=1842.6M
[03/01 21:07:45   1764] ** Profile ** Other data :  cpu=0:00:00.1, mem=1842.6M
[03/01 21:07:45   1764] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1842.6M
[03/01 21:07:46   1765] ** Profile ** DRVs :  cpu=0:00:00.7, mem=1842.6M
[03/01 21:07:46   1765] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.113  | -0.113  |  0.029  |
|           TNS (ns):| -10.337 | -10.337 |  0.000  |
|    Violating Paths:|   300   |   300   |    0    |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.944%
       (98.515% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1842.6M
[03/01 21:07:46   1765] **optDesign ... cpu = 0:00:26, real = 0:00:26, mem = 1749.1M, totSessionCpu=0:29:25 **
[03/01 21:07:46   1765] Setting latch borrow mode to budget during optimization.
[03/01 21:07:47   1766] Glitch fixing enabled
[03/01 21:07:47   1766] <optDesign CMD> fixdrv  all VT Cells
[03/01 21:07:47   1766] Leakage Power Opt: re-selecting buf/inv list 
[03/01 21:07:47   1766] Summary for sequential cells idenfication: 
[03/01 21:07:47   1766] Identified SBFF number: 199
[03/01 21:07:47   1766] Identified MBFF number: 0
[03/01 21:07:47   1766] Not identified SBFF number: 0
[03/01 21:07:47   1766] Not identified MBFF number: 0
[03/01 21:07:47   1766] Number of sequential cells which are not FFs: 104
[03/01 21:07:47   1766] 
[03/01 21:07:47   1766] **INFO: Num dontuse cells 97, Num usable cells 844
[03/01 21:07:47   1766] optDesignOneStep: Leakage Power Flow
[03/01 21:07:47   1766] **INFO: Num dontuse cells 97, Num usable cells 844
[03/01 21:07:47   1766] **INFO: Start fixing DRV (Mem = 1815.89M) ...
[03/01 21:07:47   1766] **INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
[03/01 21:07:47   1766] **INFO: Start fixing DRV iteration 1 ...
[03/01 21:07:47   1766] Begin: GigaOpt DRV Optimization
[03/01 21:07:47   1766] Glitch fixing enabled
[03/01 21:07:47   1766] Info: 127 clock nets excluded from IPO operation.
[03/01 21:07:47   1766] Summary for sequential cells idenfication: 
[03/01 21:07:47   1766] Identified SBFF number: 199
[03/01 21:07:47   1766] Identified MBFF number: 0
[03/01 21:07:47   1766] Not identified SBFF number: 0
[03/01 21:07:47   1766] Not identified MBFF number: 0
[03/01 21:07:47   1766] Number of sequential cells which are not FFs: 104
[03/01 21:07:47   1766] 
[03/01 21:07:48   1767] DRV pessimism of 5.00% is used.
[03/01 21:07:48   1767] PhyDesignGrid: maxLocalDensity 0.96
[03/01 21:07:48   1767] #spOpts: N=65 mergeVia=F 
[03/01 21:07:51   1770] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/01 21:07:51   1770] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
[03/01 21:07:51   1770] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/01 21:07:51   1770] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/01 21:07:51   1770] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/01 21:07:51   1770] DEBUG: @coeDRVCandCache::init.
[03/01 21:07:51   1770] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/01 21:07:51   1770] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.11 |          0|          0|          0|  98.52  |            |           |
[03/01 21:07:51   1770] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/01 21:07:51   1770] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.11 |          0|          0|          0|  98.52  |   0:00:00.0|    2020.4M|
[03/01 21:07:51   1770] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/01 21:07:51   1770] 
[03/01 21:07:51   1770] *** Finish DRV Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=2020.4M) ***
[03/01 21:07:51   1770] 
[03/01 21:07:51   1770] Begin: glitch net info
[03/01 21:07:51   1770] glitch slack range: number of glitch nets
[03/01 21:07:51   1770] glitch slack < -0.32 : 0
[03/01 21:07:51   1770] -0.32 < glitch slack < -0.28 : 0
[03/01 21:07:51   1770] -0.28 < glitch slack < -0.24 : 0
[03/01 21:07:51   1770] -0.24 < glitch slack < -0.2 : 0
[03/01 21:07:51   1770] -0.2 < glitch slack < -0.16 : 0
[03/01 21:07:51   1770] -0.16 < glitch slack < -0.12 : 0
[03/01 21:07:51   1770] -0.12 < glitch slack < -0.08 : 0
[03/01 21:07:51   1770] -0.08 < glitch slack < -0.04 : 0
[03/01 21:07:51   1770] -0.04 < glitch slack : 0
[03/01 21:07:51   1770] End: glitch net info
[03/01 21:07:51   1770] DEBUG: @coeDRVCandCache::cleanup.
[03/01 21:07:51   1771] drv optimizer changes nothing and skips refinePlace
[03/01 21:07:51   1771] End: GigaOpt DRV Optimization
[03/01 21:07:51   1771] **optDesign ... cpu = 0:00:31, real = 0:00:31, mem = 1886.9M, totSessionCpu=0:29:31 **
[03/01 21:07:51   1771] *info:
[03/01 21:07:51   1771] **INFO: Completed fixing DRV (CPU Time = 0:00:04, Mem = 1886.94M).
[03/01 21:07:51   1771] Leakage Power Opt: resetting the buf/inv selection
[03/01 21:07:51   1771] ** Profile ** Start :  cpu=0:00:00.0, mem=1886.9M
[03/01 21:07:52   1771] ** Profile ** Other data :  cpu=0:00:00.1, mem=1886.9M
[03/01 21:07:52   1771] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1896.9M
[03/01 21:07:53   1772] ** Profile ** DRVs :  cpu=0:00:00.7, mem=1896.9M
[03/01 21:07:53   1772] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.07min real=0.07min mem=1886.9M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.113  | -0.113  |  0.029  |
|           TNS (ns):| -10.337 | -10.337 |  0.000  |
|    Violating Paths:|   300   |   300   |    0    |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.944%
       (98.515% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1896.9M
[03/01 21:07:53   1772] **optDesign ... cpu = 0:00:32, real = 0:00:33, mem = 1886.7M, totSessionCpu=0:29:32 **
[03/01 21:07:53   1772]   Timing Snapshot: (REF)
[03/01 21:07:53   1772]      Weighted WNS: 0.000
[03/01 21:07:53   1772]       All  PG WNS: 0.000
[03/01 21:07:53   1772]       High PG WNS: 0.000
[03/01 21:07:53   1772]       All  PG TNS: 0.000
[03/01 21:07:53   1772]       High PG TNS: 0.000
[03/01 21:07:53   1772]          Tran DRV: 0
[03/01 21:07:53   1772]           Cap DRV: 0
[03/01 21:07:53   1772]        Fanout DRV: 0
[03/01 21:07:53   1772]            Glitch: 0
[03/01 21:07:53   1772]   Timing Snapshot: (REF)
[03/01 21:07:53   1772]      Weighted WNS: -0.113
[03/01 21:07:53   1772]       All  PG WNS: -0.113
[03/01 21:07:53   1772]       High PG WNS: -0.113
[03/01 21:07:53   1772]       All  PG TNS: -10.337
[03/01 21:07:53   1772]       High PG TNS: -10.337
[03/01 21:07:53   1772]          Tran DRV: 0
[03/01 21:07:53   1772]           Cap DRV: 0
[03/01 21:07:53   1772]        Fanout DRV: 0
[03/01 21:07:53   1772]            Glitch: 0
[03/01 21:07:53   1772]    Category Slack: { [L, -0.113] [H, -0.113] }
[03/01 21:07:53   1772] 
[03/01 21:07:53   1772] ** Profile ** Start :  cpu=0:00:00.0, mem=1858.1M
[03/01 21:07:53   1772] ** Profile ** Other data :  cpu=0:00:00.1, mem=1858.1M
[03/01 21:07:53   1773] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1858.1M
[03/01 21:07:54   1773] ** Profile ** DRVs :  cpu=0:00:00.7, mem=1858.1M
[03/01 21:07:54   1773] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.113  | -0.113  |  0.029  |
|           TNS (ns):| -10.337 | -10.337 |  0.000  |
|    Violating Paths:|   300   |   300   |    0    |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.944%
       (98.515% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1858.1M
[03/01 21:07:54   1773] **optDesign ... cpu = 0:00:34, real = 0:00:34, mem = 1819.9M, totSessionCpu=0:29:34 **
[03/01 21:07:54   1773] -routeWithEco false                      # bool, default=false
[03/01 21:07:54   1773] -routeWithEco true                       # bool, default=false, user setting
[03/01 21:07:54   1773] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/01 21:07:54   1773] -routeWithTimingDriven true              # bool, default=false, user setting
[03/01 21:07:54   1773] -routeWithTimingDriven false             # bool, default=false, user setting
[03/01 21:07:54   1773] -routeWithSiDriven true                  # bool, default=false, user setting
[03/01 21:07:54   1773] -routeWithSiDriven false                 # bool, default=false, user setting
[03/01 21:07:54   1773] 
[03/01 21:07:54   1773] globalDetailRoute
[03/01 21:07:54   1773] 
[03/01 21:07:54   1773] #setNanoRouteMode -drouteAutoStop true
[03/01 21:07:54   1773] #setNanoRouteMode -drouteFixAntenna true
[03/01 21:07:54   1773] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[03/01 21:07:54   1773] #setNanoRouteMode -routeSelectedNetOnly false
[03/01 21:07:54   1773] #setNanoRouteMode -routeTopRoutingLayer 4
[03/01 21:07:54   1773] #setNanoRouteMode -routeWithEco true
[03/01 21:07:54   1773] #setNanoRouteMode -routeWithSiDriven false
[03/01 21:07:54   1773] #setNanoRouteMode -routeWithTimingDriven false
[03/01 21:07:54   1773] #Start globalDetailRoute on Sat Mar  1 21:07:54 2025
[03/01 21:07:54   1773] #
[03/01 21:07:54   1773] Closing parasitic data file '/tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/fullchip_25561_6ldHA7.rcdb.d'. 24796 times net's RC data read were performed.
[03/01 21:07:55   1774] ### Net info: total nets: 24921
[03/01 21:07:55   1774] ### Net info: dirty nets: 0
[03/01 21:07:55   1774] ### Net info: marked as disconnected nets: 0
[03/01 21:07:55   1775] ### Net info: fully routed nets: 24796
[03/01 21:07:55   1775] ### Net info: trivial (single pin) nets: 0
[03/01 21:07:55   1775] ### Net info: unrouted nets: 125
[03/01 21:07:55   1775] ### Net info: re-extraction nets: 0
[03/01 21:07:55   1775] ### Net info: ignored nets: 0
[03/01 21:07:55   1775] ### Net info: skip routing nets: 0
[03/01 21:07:56   1775] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/01 21:07:56   1775] #Loading the last recorded routing design signature
[03/01 21:07:56   1775] #No placement changes detected since last routing
[03/01 21:07:56   1775] #Start routing data preparation.
[03/01 21:07:56   1775] #Minimum voltage of a net in the design = 0.000.
[03/01 21:07:56   1775] #Maximum voltage of a net in the design = 1.100.
[03/01 21:07:56   1775] #Voltage range [0.000 - 0.000] has 1 net.
[03/01 21:07:56   1775] #Voltage range [0.900 - 1.100] has 1 net.
[03/01 21:07:56   1775] #Voltage range [0.000 - 1.100] has 24919 nets.
[03/01 21:07:56   1776] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/01 21:07:56   1776] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/01 21:07:56   1776] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/01 21:07:56   1776] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/01 21:07:56   1776] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/01 21:07:56   1776] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/01 21:07:56   1776] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/01 21:07:56   1776] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/01 21:07:57   1777] #743/24796 = 2% of signal nets have been set as priority nets
[03/01 21:07:57   1777] #Regenerating Ggrids automatically.
[03/01 21:07:57   1777] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/01 21:07:57   1777] #Using automatically generated G-grids.
[03/01 21:07:58   1777] #Done routing data preparation.
[03/01 21:07:58   1777] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1514.91 (MB), peak = 1613.69 (MB)
[03/01 21:07:58   1777] #Merging special wires...
[03/01 21:07:58   1777] #Found 0 nets for post-route si or timing fixing.
[03/01 21:07:58   1777] #WARNING (NRGR-22) Design is already detail routed.
[03/01 21:07:58   1777] #Cpu time = 00:00:02
[03/01 21:07:58   1777] #Elapsed time = 00:00:02
[03/01 21:07:58   1777] #Increased memory = -0.93 (MB)
[03/01 21:07:58   1777] #Total memory = 1514.91 (MB)
[03/01 21:07:58   1777] #Peak memory = 1613.69 (MB)
[03/01 21:07:58   1777] #
[03/01 21:07:58   1777] #Start Detail Routing..
[03/01 21:07:58   1777] #start initial detail routing ...
[03/01 21:07:58   1778] #    number of violations = 0
[03/01 21:07:58   1778] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1515.88 (MB), peak = 1613.69 (MB)
[03/01 21:07:58   1778] #start 1st optimization iteration ...
[03/01 21:07:59   1778] #    number of violations = 0
[03/01 21:07:59   1778] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1515.88 (MB), peak = 1613.69 (MB)
[03/01 21:07:59   1778] #Complete Detail Routing.
[03/01 21:07:59   1778] #Total number of nets with non-default rule or having extra spacing = 140
[03/01 21:07:59   1778] #Total wire length = 568205 um.
[03/01 21:07:59   1778] #Total half perimeter of net bounding box = 466190 um.
[03/01 21:07:59   1778] #Total wire length on LAYER M1 = 572 um.
[03/01 21:07:59   1778] #Total wire length on LAYER M2 = 157456 um.
[03/01 21:07:59   1778] #Total wire length on LAYER M3 = 254804 um.
[03/01 21:07:59   1778] #Total wire length on LAYER M4 = 155372 um.
[03/01 21:07:59   1778] #Total wire length on LAYER M5 = 0 um.
[03/01 21:07:59   1778] #Total wire length on LAYER M6 = 0 um.
[03/01 21:07:59   1778] #Total wire length on LAYER M7 = 0 um.
[03/01 21:07:59   1778] #Total wire length on LAYER M8 = 0 um.
[03/01 21:07:59   1778] #Total number of vias = 184963
[03/01 21:07:59   1778] #Total number of multi-cut vias = 125473 ( 67.8%)
[03/01 21:07:59   1778] #Total number of single cut vias = 59490 ( 32.2%)
[03/01 21:07:59   1778] #Up-Via Summary (total 184963):
[03/01 21:07:59   1778] #                   single-cut          multi-cut      Total
[03/01 21:07:59   1778] #-----------------------------------------------------------
[03/01 21:07:59   1778] #  Metal 1       56881 ( 66.1%)     29142 ( 33.9%)      86023
[03/01 21:07:59   1778] #  Metal 2        2327 (  2.9%)     77670 ( 97.1%)      79997
[03/01 21:07:59   1778] #  Metal 3         282 (  1.5%)     18661 ( 98.5%)      18943
[03/01 21:07:59   1778] #-----------------------------------------------------------
[03/01 21:07:59   1778] #                59490 ( 32.2%)    125473 ( 67.8%)     184963 
[03/01 21:07:59   1778] #
[03/01 21:07:59   1778] #Total number of DRC violations = 0
[03/01 21:07:59   1778] #Cpu time = 00:00:01
[03/01 21:07:59   1778] #Elapsed time = 00:00:01
[03/01 21:07:59   1778] #Increased memory = 0.18 (MB)
[03/01 21:07:59   1778] #Total memory = 1515.10 (MB)
[03/01 21:07:59   1778] #Peak memory = 1613.69 (MB)
[03/01 21:07:59   1778] #
[03/01 21:07:59   1778] #start routing for process antenna violation fix ...
[03/01 21:07:59   1779] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1516.07 (MB), peak = 1613.69 (MB)
[03/01 21:07:59   1779] #
[03/01 21:08:00   1779] #Total number of nets with non-default rule or having extra spacing = 140
[03/01 21:08:00   1779] #Total wire length = 568205 um.
[03/01 21:08:00   1779] #Total half perimeter of net bounding box = 466190 um.
[03/01 21:08:00   1779] #Total wire length on LAYER M1 = 572 um.
[03/01 21:08:00   1779] #Total wire length on LAYER M2 = 157456 um.
[03/01 21:08:00   1779] #Total wire length on LAYER M3 = 254804 um.
[03/01 21:08:00   1779] #Total wire length on LAYER M4 = 155372 um.
[03/01 21:08:00   1779] #Total wire length on LAYER M5 = 0 um.
[03/01 21:08:00   1779] #Total wire length on LAYER M6 = 0 um.
[03/01 21:08:00   1779] #Total wire length on LAYER M7 = 0 um.
[03/01 21:08:00   1779] #Total wire length on LAYER M8 = 0 um.
[03/01 21:08:00   1779] #Total number of vias = 184963
[03/01 21:08:00   1779] #Total number of multi-cut vias = 125473 ( 67.8%)
[03/01 21:08:00   1779] #Total number of single cut vias = 59490 ( 32.2%)
[03/01 21:08:00   1779] #Up-Via Summary (total 184963):
[03/01 21:08:00   1779] #                   single-cut          multi-cut      Total
[03/01 21:08:00   1779] #-----------------------------------------------------------
[03/01 21:08:00   1779] #  Metal 1       56881 ( 66.1%)     29142 ( 33.9%)      86023
[03/01 21:08:00   1779] #  Metal 2        2327 (  2.9%)     77670 ( 97.1%)      79997
[03/01 21:08:00   1779] #  Metal 3         282 (  1.5%)     18661 ( 98.5%)      18943
[03/01 21:08:00   1779] #-----------------------------------------------------------
[03/01 21:08:00   1779] #                59490 ( 32.2%)    125473 ( 67.8%)     184963 
[03/01 21:08:00   1779] #
[03/01 21:08:00   1779] #Total number of DRC violations = 0
[03/01 21:08:00   1779] #Total number of net violated process antenna rule = 0
[03/01 21:08:00   1779] #
[03/01 21:08:01   1780] #
[03/01 21:08:01   1780] #Start Post Route via swapping..
[03/01 21:08:01   1780] #0.00% of area are rerouted by ECO routing.
[03/01 21:08:01   1780] #    number of violations = 0
[03/01 21:08:01   1780] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1522.45 (MB), peak = 1613.69 (MB)
[03/01 21:08:01   1780] #    number of violations = 0
[03/01 21:08:01   1780] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1522.46 (MB), peak = 1613.69 (MB)
[03/01 21:08:01   1780] #CELL_VIEW fullchip,init has no DRC violation.
[03/01 21:08:01   1780] #Total number of DRC violations = 0
[03/01 21:08:01   1780] #Total number of net violated process antenna rule = 0
[03/01 21:08:01   1780] #No via is swapped.
[03/01 21:08:01   1780] #Post Route via swapping is done.
[03/01 21:08:01   1780] #Total number of nets with non-default rule or having extra spacing = 140
[03/01 21:08:01   1780] #Total wire length = 568205 um.
[03/01 21:08:01   1780] #Total half perimeter of net bounding box = 466190 um.
[03/01 21:08:01   1780] #Total wire length on LAYER M1 = 572 um.
[03/01 21:08:01   1780] #Total wire length on LAYER M2 = 157456 um.
[03/01 21:08:01   1780] #Total wire length on LAYER M3 = 254804 um.
[03/01 21:08:01   1780] #Total wire length on LAYER M4 = 155372 um.
[03/01 21:08:01   1780] #Total wire length on LAYER M5 = 0 um.
[03/01 21:08:01   1780] #Total wire length on LAYER M6 = 0 um.
[03/01 21:08:01   1780] #Total wire length on LAYER M7 = 0 um.
[03/01 21:08:01   1780] #Total wire length on LAYER M8 = 0 um.
[03/01 21:08:01   1780] #Total number of vias = 184963
[03/01 21:08:01   1780] #Total number of multi-cut vias = 125473 ( 67.8%)
[03/01 21:08:01   1780] #Total number of single cut vias = 59490 ( 32.2%)
[03/01 21:08:01   1780] #Up-Via Summary (total 184963):
[03/01 21:08:01   1780] #                   single-cut          multi-cut      Total
[03/01 21:08:01   1780] #-----------------------------------------------------------
[03/01 21:08:01   1780] #  Metal 1       56881 ( 66.1%)     29142 ( 33.9%)      86023
[03/01 21:08:01   1780] #  Metal 2        2327 (  2.9%)     77670 ( 97.1%)      79997
[03/01 21:08:01   1780] #  Metal 3         282 (  1.5%)     18661 ( 98.5%)      18943
[03/01 21:08:01   1780] #-----------------------------------------------------------
[03/01 21:08:01   1780] #                59490 ( 32.2%)    125473 ( 67.8%)     184963 
[03/01 21:08:01   1780] #
[03/01 21:08:01   1780] #detailRoute Statistics:
[03/01 21:08:01   1780] #Cpu time = 00:00:03
[03/01 21:08:01   1780] #Elapsed time = 00:00:03
[03/01 21:08:01   1780] #Increased memory = 6.59 (MB)
[03/01 21:08:01   1780] #Total memory = 1521.50 (MB)
[03/01 21:08:01   1780] #Peak memory = 1613.69 (MB)
[03/01 21:08:01   1780] #Updating routing design signature
[03/01 21:08:01   1780] #Created 847 library cell signatures
[03/01 21:08:01   1780] #Created 24921 NETS and 0 SPECIALNETS signatures
[03/01 21:08:01   1780] #Created 62077 instance signatures
[03/01 21:08:01   1780] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1528.36 (MB), peak = 1613.69 (MB)
[03/01 21:08:01   1781] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1528.49 (MB), peak = 1613.69 (MB)
[03/01 21:08:02   1781] #
[03/01 21:08:02   1781] #globalDetailRoute statistics:
[03/01 21:08:02   1781] #Cpu time = 00:00:08
[03/01 21:08:02   1781] #Elapsed time = 00:00:08
[03/01 21:08:02   1781] #Increased memory = -46.38 (MB)
[03/01 21:08:02   1781] #Total memory = 1507.21 (MB)
[03/01 21:08:02   1781] #Peak memory = 1613.69 (MB)
[03/01 21:08:02   1781] #Number of warnings = 1
[03/01 21:08:02   1781] #Total number of warnings = 179
[03/01 21:08:02   1781] #Number of fails = 0
[03/01 21:08:02   1781] #Total number of fails = 0
[03/01 21:08:02   1781] #Complete globalDetailRoute on Sat Mar  1 21:08:02 2025
[03/01 21:08:02   1781] #
[03/01 21:08:02   1781] **optDesign ... cpu = 0:00:42, real = 0:00:42, mem = 1817.9M, totSessionCpu=0:29:42 **
[03/01 21:08:02   1781] -routeWithEco false                      # bool, default=false
[03/01 21:08:02   1781] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/01 21:08:02   1781] -routeWithTimingDriven true              # bool, default=false, user setting
[03/01 21:08:02   1781] -routeWithSiDriven true                  # bool, default=false, user setting
[03/01 21:08:02   1781] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/01 21:08:02   1781] Extraction called for design 'fullchip' of instances=62076 and nets=24921 using extraction engine 'postRoute' at effort level 'low' .
[03/01 21:08:02   1781] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[03/01 21:08:02   1781] RC Extraction called in multi-corner(2) mode.
[03/01 21:08:02   1781] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/01 21:08:02   1781] Process corner(s) are loaded.
[03/01 21:08:02   1781]  Corner: Cmax
[03/01 21:08:02   1781]  Corner: Cmin
[03/01 21:08:02   1781] extractDetailRC Option : -outfile /tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/fullchip_25561_6ldHA7.rcdb.d -maxResLength 200  -extended
[03/01 21:08:02   1781] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/01 21:08:02   1781]       RC Corner Indexes            0       1   
[03/01 21:08:02   1781] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/01 21:08:02   1781] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/01 21:08:02   1781] Resistance Scaling Factor    : 1.00000 1.00000 
[03/01 21:08:02   1781] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/01 21:08:02   1781] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/01 21:08:02   1781] Shrink Factor                : 1.00000
[03/01 21:08:03   1782] Initializing multi-corner capacitance tables ... 
[03/01 21:08:03   1782] Initializing multi-corner resistance tables ...
[03/01 21:08:03   1782] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1817.9M)
[03/01 21:08:03   1782] Creating parasitic data file '/tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/fullchip_25561_6ldHA7.rcdb.d' for storing RC.
[03/01 21:08:03   1783] Extracted 10.0004% (CPU Time= 0:00:00.9  MEM= 1859.3M)
[03/01 21:08:03   1783] Extracted 20.0004% (CPU Time= 0:00:01.0  MEM= 1859.3M)
[03/01 21:08:04   1783] Extracted 30.0005% (CPU Time= 0:00:01.2  MEM= 1859.3M)
[03/01 21:08:04   1783] Extracted 40.0005% (CPU Time= 0:00:01.4  MEM= 1859.3M)
[03/01 21:08:04   1783] Extracted 50.0005% (CPU Time= 0:00:01.6  MEM= 1859.3M)
[03/01 21:08:04   1784] Extracted 60.0006% (CPU Time= 0:00:01.9  MEM= 1859.3M)
[03/01 21:08:05   1784] Extracted 70.0006% (CPU Time= 0:00:02.3  MEM= 1863.3M)
[03/01 21:08:05   1784] Extracted 80.0006% (CPU Time= 0:00:02.7  MEM= 1863.3M)
[03/01 21:08:06   1786] Extracted 90.0007% (CPU Time= 0:00:03.8  MEM= 1863.3M)
[03/01 21:08:07   1786] Extracted 100% (CPU Time= 0:00:04.3  MEM= 1863.3M)
[03/01 21:08:07   1786] Number of Extracted Resistors     : 497512
[03/01 21:08:07   1786] Number of Extracted Ground Cap.   : 492803
[03/01 21:08:07   1786] Number of Extracted Coupling Cap. : 897264
[03/01 21:08:07   1786] Opening parasitic data file '/tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/fullchip_25561_6ldHA7.rcdb.d' for reading.
[03/01 21:08:07   1786] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/01 21:08:07   1786]  Corner: Cmax
[03/01 21:08:07   1786]  Corner: Cmin
[03/01 21:08:07   1786] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1851.2M)
[03/01 21:08:07   1786] Creating parasitic data file '/tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/fullchip_25561_6ldHA7.rcdb_Filter.rcdb.d' for storing RC.
[03/01 21:08:08   1787] Closing parasitic data file '/tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/fullchip_25561_6ldHA7.rcdb.d'. 24796 times net's RC data read were performed.
[03/01 21:08:08   1787] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1851.250M)
[03/01 21:08:08   1787] Opening parasitic data file '/tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/fullchip_25561_6ldHA7.rcdb.d' for reading.
[03/01 21:08:08   1787] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=1851.250M)
[03/01 21:08:08   1787] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:05.7  Real Time: 0:00:06.0  MEM: 1851.250M)
[03/01 21:08:08   1787] **optDesign ... cpu = 0:00:48, real = 0:00:48, mem = 1785.1M, totSessionCpu=0:29:48 **
[03/01 21:08:08   1787] Starting SI iteration 1 using Infinite Timing Windows
[03/01 21:08:08   1787] Begin IPO call back ...
[03/01 21:08:08   1787] End IPO call back ...
[03/01 21:08:08   1787] #################################################################################
[03/01 21:08:08   1787] # Design Stage: PostRoute
[03/01 21:08:08   1787] # Design Name: fullchip
[03/01 21:08:08   1787] # Design Mode: 65nm
[03/01 21:08:08   1787] # Analysis Mode: MMMC OCV 
[03/01 21:08:08   1787] # Parasitics Mode: SPEF/RCDB
[03/01 21:08:08   1787] # Signoff Settings: SI On 
[03/01 21:08:08   1787] #################################################################################
[03/01 21:08:09   1788] AAE_INFO: 1 threads acquired from CTE.
[03/01 21:08:09   1788] Setting infinite Tws ...
[03/01 21:08:09   1788] First Iteration Infinite Tw... 
[03/01 21:08:09   1788] Calculate early delays in OCV mode...
[03/01 21:08:09   1788] Calculate late delays in OCV mode...
[03/01 21:08:09   1788] Topological Sorting (CPU = 0:00:00.0, MEM = 1793.8M, InitMEM = 1790.4M)
[03/01 21:08:09   1788] Initializing multi-corner capacitance tables ... 
[03/01 21:08:09   1788] Initializing multi-corner resistance tables ...
[03/01 21:08:10   1789] Opening parasitic data file '/tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/fullchip_25561_6ldHA7.rcdb.d' for reading.
[03/01 21:08:10   1789] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1810.3M)
[03/01 21:08:10   1789] AAE_INFO: 1 threads acquired from CTE.
[03/01 21:08:18   1797] AAE_INFO-618: Total number of nets in the design is 24921,  99.4 percent of the nets selected for SI analysis
[03/01 21:08:18   1797] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/01 21:08:18   1797] End delay calculation. (MEM=1877.04 CPU=0:00:08.2 REAL=0:00:08.0)
[03/01 21:08:18   1797] Save waveform /tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/.AAE_XJUzHf/.AAE_25561/waveform.data...
[03/01 21:08:18   1797] *** CDM Built up (cpu=0:00:09.8  real=0:00:10.0  mem= 1877.0M) ***
[03/01 21:08:19   1798] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1877.0M)
[03/01 21:08:19   1798] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/01 21:08:19   1798] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1877.0M)
[03/01 21:08:19   1798] Starting SI iteration 2
[03/01 21:08:19   1798] AAE_INFO: 1 threads acquired from CTE.
[03/01 21:08:19   1798] Calculate early delays in OCV mode...
[03/01 21:08:19   1798] Calculate late delays in OCV mode...
[03/01 21:08:24   1804] AAE_INFO-618: Total number of nets in the design is 24921,  20.1 percent of the nets selected for SI analysis
[03/01 21:08:24   1804] End delay calculation. (MEM=1853.09 CPU=0:00:05.2 REAL=0:00:05.0)
[03/01 21:08:24   1804] *** CDM Built up (cpu=0:00:05.3  real=0:00:05.0  mem= 1853.1M) ***
[03/01 21:08:26   1805] *** Done Building Timing Graph (cpu=0:00:17.9 real=0:00:18.0 totSessionCpu=0:30:06 mem=1853.1M)
[03/01 21:08:26   1805] **optDesign ... cpu = 0:01:06, real = 0:01:06, mem = 1788.3M, totSessionCpu=0:30:06 **
[03/01 21:08:26   1805] Latch borrow mode reset to max_borrow
[03/01 21:08:27   1806] <optDesign CMD> Restore Using all VT Cells
[03/01 21:08:27   1806] Reported timing to dir ./timingReports
[03/01 21:08:27   1806] **optDesign ... cpu = 0:01:07, real = 0:01:07, mem = 1788.3M, totSessionCpu=0:30:07 **
[03/01 21:08:27   1806] Begin: glitch net info
[03/01 21:08:27   1806] glitch slack range: number of glitch nets
[03/01 21:08:27   1806] glitch slack < -0.32 : 0
[03/01 21:08:27   1806] -0.32 < glitch slack < -0.28 : 0
[03/01 21:08:27   1806] -0.28 < glitch slack < -0.24 : 0
[03/01 21:08:27   1806] -0.24 < glitch slack < -0.2 : 0
[03/01 21:08:27   1806] -0.2 < glitch slack < -0.16 : 0
[03/01 21:08:27   1806] -0.16 < glitch slack < -0.12 : 0
[03/01 21:08:27   1806] -0.12 < glitch slack < -0.08 : 0
[03/01 21:08:27   1806] -0.08 < glitch slack < -0.04 : 0
[03/01 21:08:27   1806] -0.04 < glitch slack : 0
[03/01 21:08:27   1806] End: glitch net info
[03/01 21:08:27   1806] ** Profile ** Start :  cpu=0:00:00.0, mem=1845.5M
[03/01 21:08:27   1806] ** Profile ** Other data :  cpu=0:00:00.1, mem=1845.6M
[03/01 21:08:27   1806] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1845.6M
[03/01 21:08:28   1808] ** Profile ** Total reports :  cpu=0:00:01.1, mem=1790.3M
[03/01 21:08:29   1808] ** Profile ** DRVs :  cpu=0:00:00.7, mem=1790.3M
[03/01 21:08:29   1808] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.113  | -0.113  |  0.029  |
|           TNS (ns):| -10.337 | -10.337 |  0.000  |
|    Violating Paths:|   300   |   300   |    0    |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.944%
       (98.515% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1790.3M
[03/01 21:08:29   1808] **optDesign ... cpu = 0:01:09, real = 0:01:09, mem = 1788.3M, totSessionCpu=0:30:09 **
[03/01 21:08:29   1808]  ReSet Options after AAE Based Opt flow 
[03/01 21:08:29   1808] *** Finished optDesign ***
[03/01 21:08:29   1808] 
[03/01 21:08:29   1808] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:13 real=  0:01:13)
[03/01 21:08:29   1808] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[03/01 21:08:29   1808] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:12.1 real=0:00:12.6)
[03/01 21:08:29   1808] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/01 21:08:29   1808] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:19.5 real=0:00:19.5)
[03/01 21:08:29   1808] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:05.9 real=0:00:05.8)
[03/01 21:08:29   1808] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:01.1 real=0:00:01.1)
[03/01 21:08:29   1808] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:08.0 real=0:00:07.8)
[03/01 21:08:29   1808] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:17.9 real=0:00:17.9)
[03/01 21:08:29   1808] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/01 21:08:29   1808] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:01.0 real=0:00:01.0)
[03/01 21:08:29   1808] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/01 21:08:29   1808] Info: pop threads available for lower-level modules during optimization.
[03/01 21:08:29   1808] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/01 21:08:29   1808] <CMD> optDesign -postRoute -inc
[03/01 21:08:29   1808] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/01 21:08:29   1808] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/01 21:08:29   1808] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/01 21:08:29   1808] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/01 21:08:29   1808] -setupDynamicPowerViewAsDefaultView false
[03/01 21:08:29   1808]                                            # bool, default=false, private
[03/01 21:08:29   1808] #spOpts: N=65 mergeVia=F 
[03/01 21:08:29   1809] Core basic site is core
[03/01 21:08:29   1809] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/01 21:08:30   1809] #spOpts: N=65 mergeVia=F 
[03/01 21:08:30   1809] GigaOpt running with 1 threads.
[03/01 21:08:30   1809] Info: 1 threads available for lower-level modules during optimization.
[03/01 21:08:30   1809] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/01 21:08:30   1809] 	Cell FILL1_LL, site bcore.
[03/01 21:08:30   1809] 	Cell FILL_NW_HH, site bcore.
[03/01 21:08:30   1809] 	Cell FILL_NW_LL, site bcore.
[03/01 21:08:30   1809] 	Cell GFILL, site gacore.
[03/01 21:08:30   1809] 	Cell GFILL10, site gacore.
[03/01 21:08:30   1809] 	Cell GFILL2, site gacore.
[03/01 21:08:30   1809] 	Cell GFILL3, site gacore.
[03/01 21:08:30   1809] 	Cell GFILL4, site gacore.
[03/01 21:08:30   1809] 	Cell LVLLHCD1, site bcore.
[03/01 21:08:30   1809] 	Cell LVLLHCD2, site bcore.
[03/01 21:08:30   1809] 	Cell LVLLHCD4, site bcore.
[03/01 21:08:30   1809] 	Cell LVLLHCD8, site bcore.
[03/01 21:08:30   1809] 	Cell LVLLHD1, site bcore.
[03/01 21:08:30   1809] 	Cell LVLLHD2, site bcore.
[03/01 21:08:30   1809] 	Cell LVLLHD4, site bcore.
[03/01 21:08:30   1809] 	Cell LVLLHD8, site bcore.
[03/01 21:08:30   1809] .
[03/01 21:08:31   1810] Effort level <high> specified for reg2reg path_group
[03/01 21:08:32   1811] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1781.3M, totSessionCpu=0:30:12 **
[03/01 21:08:32   1811] **INFO: DRVs not fixed with -incr option
[03/01 21:08:32   1811] #Created 847 library cell signatures
[03/01 21:08:32   1811] #Created 24921 NETS and 0 SPECIALNETS signatures
[03/01 21:08:32   1811] #Created 62077 instance signatures
[03/01 21:08:32   1811] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1526.89 (MB), peak = 1613.69 (MB)
[03/01 21:08:32   1812] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1526.89 (MB), peak = 1613.69 (MB)
[03/01 21:08:32   1812] #spOpts: N=65 
[03/01 21:08:32   1812] Begin checking placement ... (start mem=1781.3M, init mem=1781.3M)
[03/01 21:08:33   1812] *info: Placed = 62076          (Fixed = 74)
[03/01 21:08:33   1812] *info: Unplaced = 0           
[03/01 21:08:33   1812] Placement Density:98.52%(191157/194039)
[03/01 21:08:33   1812] Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1781.3M)
[03/01 21:08:33   1812]  Initial DC engine is -> aae
[03/01 21:08:33   1812]  
[03/01 21:08:33   1812]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/01 21:08:33   1812]  
[03/01 21:08:33   1812]  
[03/01 21:08:33   1812]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/01 21:08:33   1812]  
[03/01 21:08:33   1812] Reset EOS DB
[03/01 21:08:33   1812] Ignoring AAE DB Resetting ...
[03/01 21:08:33   1812]  Set Options for AAE Based Opt flow 
[03/01 21:08:33   1812] *** optDesign -postRoute ***
[03/01 21:08:33   1812] DRC Margin: user margin 0.0; extra margin 0
[03/01 21:08:33   1812] Setup Target Slack: user slack 0
[03/01 21:08:33   1812] Hold Target Slack: user slack 0
[03/01 21:08:33   1812] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/01 21:08:33   1812] **INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
[03/01 21:08:33   1812] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/01 21:08:33   1812] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/01 21:08:33   1812] -setupDynamicPowerViewAsDefaultView false
[03/01 21:08:33   1812]                                            # bool, default=false, private
[03/01 21:08:33   1812] Include MVT Delays for Hold Opt
[03/01 21:08:33   1812] ** INFO : this run is activating 'postRoute' automaton
[03/01 21:08:33   1812] 
[03/01 21:08:33   1812] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/01 21:08:33   1812] 
[03/01 21:08:33   1812] Type 'man IMPOPT-3663' for more detail.
[03/01 21:08:33   1813] 
[03/01 21:08:33   1813] Power view               = WC_VIEW
[03/01 21:08:33   1813] Number of VT partitions  = 2
[03/01 21:08:33   1813] Standard cells in design = 811
[03/01 21:08:33   1813] Instances in design      = 22386
[03/01 21:08:33   1813] 
[03/01 21:08:33   1813] Instance distribution across the VT partitions:
[03/01 21:08:33   1813] 
[03/01 21:08:33   1813]  LVT : inst = 3391 (15.1%), cells = 335 (41%)
[03/01 21:08:33   1813]    Lib tcbn65gpluswc        : inst = 3391 (15.1%)
[03/01 21:08:33   1813] 
[03/01 21:08:33   1813]  HVT : inst = 18995 (84.9%), cells = 457 (56%)
[03/01 21:08:33   1813]    Lib tcbn65gpluswc        : inst = 18995 (84.9%)
[03/01 21:08:33   1813] 
[03/01 21:08:33   1813] Reporting took 0 sec
[03/01 21:08:33   1813] Closing parasitic data file '/tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/fullchip_25561_6ldHA7.rcdb.d'. 24796 times net's RC data read were performed.
[03/01 21:08:33   1813] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/01 21:08:33   1813] Extraction called for design 'fullchip' of instances=62076 and nets=24921 using extraction engine 'postRoute' at effort level 'low' .
[03/01 21:08:33   1813] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[03/01 21:08:33   1813] RC Extraction called in multi-corner(2) mode.
[03/01 21:08:33   1813] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/01 21:08:33   1813] Process corner(s) are loaded.
[03/01 21:08:33   1813]  Corner: Cmax
[03/01 21:08:33   1813]  Corner: Cmin
[03/01 21:08:33   1813] extractDetailRC Option : -outfile /tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/fullchip_25561_6ldHA7.rcdb.d -maxResLength 200  -extended
[03/01 21:08:33   1813] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/01 21:08:33   1813]       RC Corner Indexes            0       1   
[03/01 21:08:33   1813] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/01 21:08:33   1813] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/01 21:08:33   1813] Resistance Scaling Factor    : 1.00000 1.00000 
[03/01 21:08:33   1813] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/01 21:08:33   1813] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/01 21:08:33   1813] Shrink Factor                : 1.00000
[03/01 21:08:34   1813] Initializing multi-corner capacitance tables ... 
[03/01 21:08:34   1813] Initializing multi-corner resistance tables ...
[03/01 21:08:34   1813] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1771.3M)
[03/01 21:08:34   1814] Creating parasitic data file '/tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/fullchip_25561_6ldHA7.rcdb.d' for storing RC.
[03/01 21:08:35   1814] Extracted 10.0004% (CPU Time= 0:00:00.9  MEM= 1836.7M)
[03/01 21:08:35   1814] Extracted 20.0004% (CPU Time= 0:00:01.0  MEM= 1836.7M)
[03/01 21:08:35   1814] Extracted 30.0005% (CPU Time= 0:00:01.2  MEM= 1836.7M)
[03/01 21:08:35   1814] Extracted 40.0005% (CPU Time= 0:00:01.4  MEM= 1836.7M)
[03/01 21:08:35   1815] Extracted 50.0005% (CPU Time= 0:00:01.6  MEM= 1836.7M)
[03/01 21:08:36   1815] Extracted 60.0006% (CPU Time= 0:00:01.9  MEM= 1836.7M)
[03/01 21:08:36   1815] Extracted 70.0006% (CPU Time= 0:00:02.2  MEM= 1840.7M)
[03/01 21:08:37   1816] Extracted 80.0006% (CPU Time= 0:00:02.7  MEM= 1840.7M)
[03/01 21:08:38   1817] Extracted 90.0007% (CPU Time= 0:00:03.8  MEM= 1840.7M)
[03/01 21:08:38   1817] Extracted 100% (CPU Time= 0:00:04.4  MEM= 1840.7M)
[03/01 21:08:39   1818] Number of Extracted Resistors     : 497512
[03/01 21:08:39   1818] Number of Extracted Ground Cap.   : 492803
[03/01 21:08:39   1818] Number of Extracted Coupling Cap. : 897264
[03/01 21:08:39   1818] Opening parasitic data file '/tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/fullchip_25561_6ldHA7.rcdb.d' for reading.
[03/01 21:08:39   1818] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/01 21:08:39   1818]  Corner: Cmax
[03/01 21:08:39   1818]  Corner: Cmin
[03/01 21:08:39   1818] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1820.6M)
[03/01 21:08:39   1818] Creating parasitic data file '/tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/fullchip_25561_6ldHA7.rcdb_Filter.rcdb.d' for storing RC.
[03/01 21:08:39   1818] Closing parasitic data file '/tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/fullchip_25561_6ldHA7.rcdb.d'. 24796 times net's RC data read were performed.
[03/01 21:08:39   1818] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1820.641M)
[03/01 21:08:39   1818] Opening parasitic data file '/tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/fullchip_25561_6ldHA7.rcdb.d' for reading.
[03/01 21:08:39   1818] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1820.641M)
[03/01 21:08:39   1818] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:05.8  Real Time: 0:00:06.0  MEM: 1820.641M)
[03/01 21:08:39   1818] Opening parasitic data file '/tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/fullchip_25561_6ldHA7.rcdb.d' for reading.
[03/01 21:08:39   1818] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1798.1M)
[03/01 21:08:40   1819] Initializing multi-corner capacitance tables ... 
[03/01 21:08:40   1819] Initializing multi-corner resistance tables ...
[03/01 21:08:41   1820] Starting SI iteration 1 using Infinite Timing Windows
[03/01 21:08:41   1820] Begin IPO call back ...
[03/01 21:08:41   1820] End IPO call back ...
[03/01 21:08:41   1820] #################################################################################
[03/01 21:08:41   1820] # Design Stage: PostRoute
[03/01 21:08:41   1820] # Design Name: fullchip
[03/01 21:08:41   1820] # Design Mode: 65nm
[03/01 21:08:41   1820] # Analysis Mode: MMMC OCV 
[03/01 21:08:41   1820] # Parasitics Mode: SPEF/RCDB
[03/01 21:08:41   1820] # Signoff Settings: SI On 
[03/01 21:08:41   1820] #################################################################################
[03/01 21:08:41   1820] AAE_INFO: 1 threads acquired from CTE.
[03/01 21:08:41   1820] Setting infinite Tws ...
[03/01 21:08:41   1820] First Iteration Infinite Tw... 
[03/01 21:08:41   1820] Calculate early delays in OCV mode...
[03/01 21:08:41   1820] Calculate late delays in OCV mode...
[03/01 21:08:41   1820] Topological Sorting (CPU = 0:00:00.1, MEM = 1796.1M, InitMEM = 1796.1M)
[03/01 21:08:50   1829] AAE_INFO-618: Total number of nets in the design is 24921,  99.4 percent of the nets selected for SI analysis
[03/01 21:08:50   1829] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/01 21:08:50   1829] End delay calculation. (MEM=1869.82 CPU=0:00:08.2 REAL=0:00:08.0)
[03/01 21:08:50   1829] Save waveform /tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/.AAE_XJUzHf/.AAE_25561/waveform.data...
[03/01 21:08:50   1829] *** CDM Built up (cpu=0:00:09.0  real=0:00:09.0  mem= 1869.8M) ***
[03/01 21:08:51   1830] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1869.8M)
[03/01 21:08:51   1830] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/01 21:08:51   1830] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1869.8M)
[03/01 21:08:51   1830] 
[03/01 21:08:51   1830] Executing IPO callback for view pruning ..
[03/01 21:08:51   1830] Starting SI iteration 2
[03/01 21:08:51   1830] AAE_INFO: 1 threads acquired from CTE.
[03/01 21:08:51   1830] Calculate early delays in OCV mode...
[03/01 21:08:51   1830] Calculate late delays in OCV mode...
[03/01 21:08:56   1835] AAE_INFO-618: Total number of nets in the design is 24921,  20.1 percent of the nets selected for SI analysis
[03/01 21:08:56   1835] End delay calculation. (MEM=1845.86 CPU=0:00:05.3 REAL=0:00:05.0)
[03/01 21:08:56   1835] *** CDM Built up (cpu=0:00:05.4  real=0:00:05.0  mem= 1845.9M) ***
[03/01 21:08:57   1836] *** Done Building Timing Graph (cpu=0:00:16.7 real=0:00:16.0 totSessionCpu=0:30:37 mem=1845.9M)
[03/01 21:08:57   1836] ** Profile ** Start :  cpu=0:00:00.0, mem=1845.9M
[03/01 21:08:57   1836] ** Profile ** Other data :  cpu=0:00:00.1, mem=1845.9M
[03/01 21:08:58   1837] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1845.9M
[03/01 21:08:58   1838] ** Profile ** DRVs :  cpu=0:00:00.7, mem=1845.9M
[03/01 21:08:58   1838] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.113  | -0.113  |  0.029  |
|           TNS (ns):| -10.337 | -10.337 |  0.000  |
|    Violating Paths:|   300   |   300   |    0    |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.944%
       (98.515% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1845.9M
[03/01 21:08:58   1838] **optDesign ... cpu = 0:00:26, real = 0:00:26, mem = 1751.3M, totSessionCpu=0:30:38 **
[03/01 21:08:58   1838] Setting latch borrow mode to budget during optimization.
[03/01 21:09:00   1839] *** Timing NOT met, worst failing slack is -0.113
[03/01 21:09:00   1839] *** Check timing (0:00:00.0)
[03/01 21:09:00   1839] **INFO: Num dontuse cells 97, Num usable cells 844
[03/01 21:09:00   1839] optDesignOneStep: Leakage Power Flow
[03/01 21:09:00   1839] **INFO: Num dontuse cells 97, Num usable cells 844
[03/01 21:09:00   1839] Begin: GigaOpt Optimization in WNS mode
[03/01 21:09:00   1839] Info: 127 clock nets excluded from IPO operation.
[03/01 21:09:00   1839] PhyDesignGrid: maxLocalDensity 0.96
[03/01 21:09:00   1839] #spOpts: N=65 mergeVia=F 
[03/01 21:09:04   1843] *info: 127 clock nets excluded
[03/01 21:09:04   1843] *info: 2 special nets excluded.
[03/01 21:09:04   1843] *info: 123 no-driver nets excluded.
[03/01 21:09:06   1845] ** GigaOpt Optimizer WNS Slack -0.113 TNS Slack -10.337 Density 98.52
[03/01 21:09:06   1845] Optimizer WNS Pass 0
[03/01 21:09:06   1845] Active Path Group: reg2reg  
[03/01 21:09:06   1845] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 21:09:06   1845] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/01 21:09:06   1845] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 21:09:06   1845] |  -0.113|   -0.113| -10.337|  -10.337|    98.52%|   0:00:00.0| 1955.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 21:09:06   1845] |        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
[03/01 21:09:07   1846] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 21:09:09   1848] skewClock has sized core_instance/CTS_ccl_BUF_clk_G0_L2_7 (CKBD8)
[03/01 21:09:09   1848] skewClock sized 1 and inserted 0 insts
[03/01 21:09:10   1849] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 21:09:10   1849] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/01 21:09:10   1849] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 21:09:10   1849] |  -0.105|   -0.105| -11.007|  -11.007|    98.52%|   0:00:04.0| 1964.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 21:09:10   1849] |        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
[03/01 21:09:10   1849] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 21:09:12   1851] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 21:09:12   1851] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/01 21:09:12   1851] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 21:09:12   1851] |  -0.105|   -0.105| -11.007|  -11.007|    98.52%|   0:00:02.0| 1968.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 21:09:12   1851] |        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
[03/01 21:09:12   1851] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 21:09:12   1851] 
[03/01 21:09:12   1851] *** Finish Core Optimize Step (cpu=0:00:06.2 real=0:00:06.0 mem=1968.9M) ***
[03/01 21:09:12   1851] 
[03/01 21:09:12   1851] *** Finished Optimize Step Cumulative (cpu=0:00:06.2 real=0:00:06.0 mem=1968.9M) ***
[03/01 21:09:12   1851] ** GigaOpt Optimizer WNS Slack -0.105 TNS Slack -11.007 Density 98.52
[03/01 21:09:12   1851] Update Timing Windows (Threshold 0.014) ...
[03/01 21:09:12   1851] Re Calculate Delays on 12 Nets
[03/01 21:09:12   1851] 
[03/01 21:09:12   1851] *** Finish Post Route Setup Fixing (cpu=0:00:06.8 real=0:00:07.0 mem=1968.9M) ***
[03/01 21:09:12   1851] #spOpts: N=65 
[03/01 21:09:12   1851] *** Starting refinePlace (0:30:52 mem=1957.8M) ***
[03/01 21:09:12   1851] Total net bbox length = 4.418e+05 (2.085e+05 2.333e+05) (ext = 2.478e+04)
[03/01 21:09:12   1851] Starting refinePlace ...
[03/01 21:09:12   1851] default core: bins with density >  0.75 =   96 % ( 600 / 625 )
[03/01 21:09:12   1851] Density distribution unevenness ratio = 0.821%
[03/01 21:09:12   1852]   Spread Effort: high, post-route mode, useDDP on.
[03/01 21:09:12   1852] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=1957.8MB) @(0:30:52 - 0:30:52).
[03/01 21:09:12   1852] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/01 21:09:12   1852] wireLenOptFixPriorityInst 5037 inst fixed
[03/01 21:09:13   1852] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/01 21:09:13   1852] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=1957.8MB) @(0:30:52 - 0:30:52).
[03/01 21:09:13   1852] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/01 21:09:13   1852] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1957.8MB
[03/01 21:09:13   1852] Statistics of distance of Instance movement in refine placement:
[03/01 21:09:13   1852]   maximum (X+Y) =         0.00 um
[03/01 21:09:13   1852]   mean    (X+Y) =         0.00 um
[03/01 21:09:13   1852] Summary Report:
[03/01 21:09:13   1852] Instances move: 0 (out of 22314 movable)
[03/01 21:09:13   1852] Mean displacement: 0.00 um
[03/01 21:09:13   1852] Max displacement: 0.00 um 
[03/01 21:09:13   1852] Total instances moved : 0
[03/01 21:09:13   1852] Total net bbox length = 4.418e+05 (2.085e+05 2.333e+05) (ext = 2.478e+04)
[03/01 21:09:13   1852] Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1957.8MB
[03/01 21:09:13   1852] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=1957.8MB) @(0:30:52 - 0:30:52).
[03/01 21:09:13   1852] *** Finished refinePlace (0:30:52 mem=1957.8M) ***
[03/01 21:09:13   1852] #spOpts: N=65 
[03/01 21:09:13   1852] default core: bins with density >  0.75 =   96 % ( 600 / 625 )
[03/01 21:09:13   1852] Density distribution unevenness ratio = 0.818%
[03/01 21:09:13   1852] End: GigaOpt Optimization in WNS mode
[03/01 21:09:13   1852] **INFO: Num dontuse cells 97, Num usable cells 844
[03/01 21:09:13   1852] optDesignOneStep: Leakage Power Flow
[03/01 21:09:13   1852] **INFO: Num dontuse cells 97, Num usable cells 844
[03/01 21:09:13   1853] Begin: GigaOpt Optimization in TNS mode
[03/01 21:09:13   1853] Info: 127 clock nets excluded from IPO operation.
[03/01 21:09:13   1853] PhyDesignGrid: maxLocalDensity 0.96
[03/01 21:09:13   1853] #spOpts: N=65 
[03/01 21:09:16   1856] *info: 127 clock nets excluded
[03/01 21:09:16   1856] *info: 2 special nets excluded.
[03/01 21:09:16   1856] *info: 123 no-driver nets excluded.
[03/01 21:09:18   1857] ** GigaOpt Optimizer WNS Slack -0.105 TNS Slack -11.023 Density 98.52
[03/01 21:09:18   1857] Optimizer TNS Opt
[03/01 21:09:18   1857] Active Path Group: reg2reg  
[03/01 21:09:18   1857] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 21:09:18   1857] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/01 21:09:18   1857] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 21:09:18   1857] |  -0.105|   -0.105| -11.023|  -11.023|    98.52%|   0:00:00.0| 1967.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 21:09:18   1857] |        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
[03/01 21:09:19   1858] |  -0.105|   -0.105| -11.010|  -11.010|    98.52%|   0:00:01.0| 1968.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 21:09:19   1858] |        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
[03/01 21:09:19   1858] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 21:09:22   1861] skewClock has inserted core_instance/FE_USKC1502_CTS_218 (BUFFD6)
[03/01 21:09:22   1861] skewClock has inserted core_instance/FE_USKC1503_CTS_222 (CKND4)
[03/01 21:09:22   1861] skewClock has inserted core_instance/FE_USKC1504_CTS_222 (CKND4)
[03/01 21:09:22   1861] skewClock has inserted core_instance/FE_USKC1505_CTS_222 (CKND2)
[03/01 21:09:22   1861] skewClock has inserted core_instance/FE_USKC1506_CTS_222 (CKND2)
[03/01 21:09:22   1861] skewClock has inserted core_instance/FE_USKC1507_CTS_211 (CKBD3)
[03/01 21:09:22   1861] skewClock has inserted core_instance/FE_USKC1508_CTS_211 (INVD8)
[03/01 21:09:22   1861] skewClock has inserted core_instance/FE_USKC1509_CTS_211 (INVD8)
[03/01 21:09:22   1861] skewClock sized 0 and inserted 8 insts
[03/01 21:09:22   1862] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 21:09:22   1862] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/01 21:09:22   1862] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 21:09:22   1862] |  -0.105|   -0.105|  -9.666|   -9.666|    98.52%|   0:00:03.0| 1982.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 21:09:22   1862] |        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
[03/01 21:09:23   1862] |  -0.105|   -0.105|  -9.554|   -9.554|    98.52%|   0:00:01.0| 1984.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/01 21:09:23   1862] |        |         |        |         |          |            |        |          |         | q7_reg_9_/D                                        |
[03/01 21:09:23   1862] |  -0.105|   -0.105|  -9.431|   -9.431|    98.52%|   0:00:00.0| 1984.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/01 21:09:23   1862] |        |         |        |         |          |            |        |          |         | q7_reg_9_/D                                        |
[03/01 21:09:23   1862] |  -0.105|   -0.105|  -9.344|   -9.344|    98.52%|   0:00:00.0| 1984.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/01 21:09:23   1862] |        |         |        |         |          |            |        |          |         | q3_reg_15_/D                                       |
[03/01 21:09:23   1863] |  -0.105|   -0.105|  -9.334|   -9.334|    98.52%|   0:00:00.0| 1984.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/01 21:09:23   1863] |        |         |        |         |          |            |        |          |         | q7_reg_12_/D                                       |
[03/01 21:09:23   1863] |  -0.105|   -0.105|  -9.332|   -9.332|    98.52%|   0:00:00.0| 1984.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/01 21:09:23   1863] |        |         |        |         |          |            |        |          |         | q7_reg_12_/D                                       |
[03/01 21:09:23   1863] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 21:09:26   1865] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 21:09:26   1865] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/01 21:09:26   1865] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 21:09:26   1865] |  -0.105|   -0.105|  -9.272|   -9.272|    98.52%|   0:00:03.0| 1986.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/01 21:09:26   1865] |        |         |        |         |          |            |        |          |         | q0_reg_10_/D                                       |
[03/01 21:09:26   1865] |  -0.105|   -0.105|  -9.268|   -9.268|    98.52%|   0:00:00.0| 1986.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/01 21:09:26   1865] |        |         |        |         |          |            |        |          |         | q0_reg_10_/D                                       |
[03/01 21:09:26   1865] |  -0.105|   -0.105|  -9.268|   -9.268|    98.52%|   0:00:00.0| 1986.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/01 21:09:26   1865] |        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
[03/01 21:09:26   1865] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 21:09:26   1865] 
[03/01 21:09:26   1865] *** Finish Core Optimize Step (cpu=0:00:08.1 real=0:00:08.0 mem=1986.4M) ***
[03/01 21:09:26   1865] 
[03/01 21:09:26   1865] *** Finished Optimize Step Cumulative (cpu=0:00:08.1 real=0:00:08.0 mem=1986.4M) ***
[03/01 21:09:26   1865] ** GigaOpt Optimizer WNS Slack -0.105 TNS Slack -9.268 Density 98.52
[03/01 21:09:26   1865] Update Timing Windows (Threshold 0.014) ...
[03/01 21:09:26   1865] Re Calculate Delays on 9 Nets
[03/01 21:09:26   1865] 
[03/01 21:09:26   1865] *** Finish Post Route Setup Fixing (cpu=0:00:08.6 real=0:00:08.0 mem=1986.4M) ***
[03/01 21:09:26   1866] #spOpts: N=65 
[03/01 21:09:26   1866] *** Starting refinePlace (0:31:06 mem=1967.3M) ***
[03/01 21:09:26   1866] Total net bbox length = 4.419e+05 (2.085e+05 2.334e+05) (ext = 2.478e+04)
[03/01 21:09:26   1866] Starting refinePlace ...
[03/01 21:09:26   1866] default core: bins with density >  0.75 =   96 % ( 600 / 625 )
[03/01 21:09:26   1866] Density distribution unevenness ratio = 0.815%
[03/01 21:09:26   1866]   Spread Effort: high, post-route mode, useDDP on.
[03/01 21:09:26   1866] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=1967.3MB) @(0:31:06 - 0:31:06).
[03/01 21:09:26   1866] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/01 21:09:26   1866] wireLenOptFixPriorityInst 5037 inst fixed
[03/01 21:09:27   1866] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/01 21:09:27   1866] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=1967.3MB) @(0:31:06 - 0:31:07).
[03/01 21:09:27   1866] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/01 21:09:27   1866] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1967.3MB
[03/01 21:09:27   1866] Statistics of distance of Instance movement in refine placement:
[03/01 21:09:27   1866]   maximum (X+Y) =         0.00 um
[03/01 21:09:27   1866]   mean    (X+Y) =         0.00 um
[03/01 21:09:27   1866] Summary Report:
[03/01 21:09:27   1866] Instances move: 0 (out of 22323 movable)
[03/01 21:09:27   1866] Mean displacement: 0.00 um
[03/01 21:09:27   1866] Max displacement: 0.00 um 
[03/01 21:09:27   1866] Total instances moved : 0
[03/01 21:09:27   1866] Total net bbox length = 4.419e+05 (2.085e+05 2.334e+05) (ext = 2.478e+04)
[03/01 21:09:27   1866] Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1967.3MB
[03/01 21:09:27   1866] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:01.0, mem=1967.3MB) @(0:31:06 - 0:31:07).
[03/01 21:09:27   1866] *** Finished refinePlace (0:31:07 mem=1967.3M) ***
[03/01 21:09:27   1866] #spOpts: N=65 
[03/01 21:09:27   1866] default core: bins with density >  0.75 =   96 % ( 600 / 625 )
[03/01 21:09:27   1866] Density distribution unevenness ratio = 0.813%
[03/01 21:09:27   1867] End: GigaOpt Optimization in TNS mode
[03/01 21:09:28   1867]   Timing Snapshot: (REF)
[03/01 21:09:28   1867]      Weighted WNS: -0.105
[03/01 21:09:28   1867]       All  PG WNS: -0.105
[03/01 21:09:28   1867]       High PG WNS: -0.105
[03/01 21:09:28   1867]       All  PG TNS: -9.268
[03/01 21:09:28   1867]       High PG TNS: -9.268
[03/01 21:09:28   1867]          Tran DRV: 0
[03/01 21:09:28   1867]           Cap DRV: 0
[03/01 21:09:28   1867]        Fanout DRV: 0
[03/01 21:09:28   1867]            Glitch: 0
[03/01 21:09:28   1867]    Category Slack: { [L, -0.105] [H, -0.105] }
[03/01 21:09:28   1867] 
[03/01 21:09:28   1867] Default Rule : ""
[03/01 21:09:28   1867] Non Default Rules :
[03/01 21:09:28   1868] Worst Slack : -0.105 ns
[03/01 21:09:28   1868] Total 0 nets layer assigned (0.5).
[03/01 21:09:28   1868] GigaOpt: setting up router preferences
[03/01 21:09:28   1868]         design wns: -0.1051
[03/01 21:09:28   1868]         slack threshold: 1.3149
[03/01 21:09:28   1868] GigaOpt: 1 nets assigned router directives
[03/01 21:09:28   1868] 
[03/01 21:09:28   1868] Start Assign Priority Nets ...
[03/01 21:09:28   1868] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[03/01 21:09:28   1868] Existing Priority Nets 0 (0.0%)
[03/01 21:09:28   1868] Total Assign Priority Nets 743 (3.0%)
[03/01 21:09:28   1868] Default Rule : ""
[03/01 21:09:28   1868] Non Default Rules :
[03/01 21:09:28   1868] Worst Slack : -0.105 ns
[03/01 21:09:28   1868] Total 0 nets layer assigned (0.2).
[03/01 21:09:28   1868] GigaOpt: setting up router preferences
[03/01 21:09:28   1868]         design wns: -0.1051
[03/01 21:09:28   1868]         slack threshold: 1.3149
[03/01 21:09:29   1868] GigaOpt: 0 nets assigned router directives
[03/01 21:09:29   1868] 
[03/01 21:09:29   1868] Start Assign Priority Nets ...
[03/01 21:09:29   1868] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[03/01 21:09:29   1868] Existing Priority Nets 0 (0.0%)
[03/01 21:09:29   1868] Total Assign Priority Nets 743 (3.0%)
[03/01 21:09:29   1868] ** Profile ** Start :  cpu=0:00:00.0, mem=1932.3M
[03/01 21:09:29   1868] ** Profile ** Other data :  cpu=0:00:00.1, mem=1932.3M
[03/01 21:09:29   1869] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1932.3M
[03/01 21:09:30   1869] ** Profile ** DRVs :  cpu=0:00:00.7, mem=1932.3M
[03/01 21:09:30   1869] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.105  | -0.105  |  0.028  |
|           TNS (ns):| -9.268  | -9.268  |  0.000  |
|    Violating Paths:|   242   |   242   |    0    |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.960%
       (98.531% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1932.3M
[03/01 21:09:30   1869] **optDesign ... cpu = 0:00:58, real = 0:00:58, mem = 1812.7M, totSessionCpu=0:31:10 **
[03/01 21:09:30   1869] -routeWithEco false                      # bool, default=false
[03/01 21:09:30   1869] -routeWithEco true                       # bool, default=false, user setting
[03/01 21:09:30   1869] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/01 21:09:30   1869] -routeWithTimingDriven true              # bool, default=false, user setting
[03/01 21:09:30   1869] -routeWithTimingDriven false             # bool, default=false, user setting
[03/01 21:09:30   1869] -routeWithSiDriven true                  # bool, default=false, user setting
[03/01 21:09:30   1869] -routeWithSiDriven false                 # bool, default=false, user setting
[03/01 21:09:30   1869] 
[03/01 21:09:30   1869] globalDetailRoute
[03/01 21:09:30   1869] 
[03/01 21:09:30   1869] #setNanoRouteMode -drouteAutoStop true
[03/01 21:09:30   1869] #setNanoRouteMode -drouteFixAntenna true
[03/01 21:09:30   1869] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[03/01 21:09:30   1869] #setNanoRouteMode -routeSelectedNetOnly false
[03/01 21:09:30   1869] #setNanoRouteMode -routeTopRoutingLayer 4
[03/01 21:09:30   1869] #setNanoRouteMode -routeWithEco true
[03/01 21:09:30   1869] #setNanoRouteMode -routeWithSiDriven false
[03/01 21:09:30   1869] #setNanoRouteMode -routeWithTimingDriven false
[03/01 21:09:30   1869] #Start globalDetailRoute on Sat Mar  1 21:09:30 2025
[03/01 21:09:30   1869] #
[03/01 21:09:30   1869] Closing parasitic data file '/tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/fullchip_25561_6ldHA7.rcdb.d'. 26658 times net's RC data read were performed.
[03/01 21:09:30   1870] ### Net info: total nets: 24931
[03/01 21:09:30   1870] ### Net info: dirty nets: 21
[03/01 21:09:30   1870] ### Net info: marked as disconnected nets: 0
[03/01 21:09:30   1870] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/CTS_ccl_BUF_clk_G0_L2_7 connects to NET core_instance/CTS_248 at location ( 135.300 144.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/01 21:09:30   1870] #WARNING (NRIG-44) Imported NET core_instance/CTS_248 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/01 21:09:30   1870] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ connects to NET core_instance/mac_array_instance/CTS_56 at location ( 206.900 230.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/01 21:09:30   1870] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_56 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/01 21:09:30   1870] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OFC1148_key_q_8_ connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/FE_OFN1147_key_q_8_ at location ( 139.500 299.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/01 21:09:30   1870] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/FE_OFN1147_key_q_8_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/01 21:09:30   1870] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/mac_array_instance/col_idx_8__mac_col_inst/FE_OFC583_n_13_ connects to NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/FE_OFN583_n_13_ at location ( 399.900 217.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/01 21:09:30   1870] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/FE_OFN583_n_13_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/01 21:09:31   1870] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_98_0 connects to NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1007 at location ( 216.900 180.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/01 21:09:31   1870] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1007 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/01 21:09:31   1870] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U38 connects to NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1325 at location ( 208.100 130.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/01 21:09:31   1870] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1325 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/01 21:09:31   1870] #WARNING (NRDB-682) Connectivity is broken at PIN D of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/n144 at location ( 207.900 230.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/01 21:09:31   1870] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/n144 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/01 21:09:31   1870] #WARNING (NRDB-682) Connectivity is broken at PIN Q of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[62] at location ( 210.500 230.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/01 21:09:31   1870] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[62] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/01 21:09:31   1870] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_1719_0 connects to NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n697 at location ( 353.100 437.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/01 21:09:31   1870] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n697 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/01 21:09:31   1870] #WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_679_0 connects to NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n966 at location ( 429.500 372.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/01 21:09:31   1870] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n966 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/01 21:09:31   1870] #WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U321 connects to NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1333 at location ( 442.300 298.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/01 21:09:31   1870] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1333 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/01 21:09:31   1870] #WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U321 connects to NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1341 at location ( 441.900 299.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/01 21:09:31   1870] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1341 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/01 21:09:31   1870] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U321 connects to NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1343 at location ( 442.500 298.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/01 21:09:31   1870] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1343 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/01 21:09:31   1870] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_1281_0 connects to NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n163 at location ( 394.700 234.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/01 21:09:31   1870] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n163 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/01 21:09:31   1870] #WARNING (NRDB-682) Connectivity is broken at PIN CI of INST core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U581 connects to NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n907 at location ( 424.900 221.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/01 21:09:31   1870] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n907 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/01 21:09:31   1870] #WARNING (NRDB-682) Connectivity is broken at PIN B of INST core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U581 connects to NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n908 at location ( 422.700 221.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/01 21:09:31   1870] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n908 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/01 21:09:31   1870] #WARNING (NRDB-682) Connectivity is broken at PIN S of INST core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U581 connects to NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n958 at location ( 425.500 221.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/01 21:09:31   1870] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n958 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/01 21:09:31   1870] #WARNING (NRDB-682) Connectivity is broken at PIN CO of INST core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U581 connects to NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n960 at location ( 425.900 221.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/01 21:09:31   1870] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n960 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/01 21:09:31   1871] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/ofifo_inst/col_idx_0__fifo_instance/U22 connects to NET core_instance/ofifo_inst/col_idx_0__fifo_instance/n113 at location ( 159.100 87.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/01 21:09:31   1871] #WARNING (NRIG-44) Imported NET core_instance/ofifo_inst/col_idx_0__fifo_instance/n113 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/01 21:09:31   1871] ### Net info: fully routed nets: 24690
[03/01 21:09:31   1871] ### Net info: trivial (single pin) nets: 0
[03/01 21:09:31   1871] ### Net info: unrouted nets: 133
[03/01 21:09:31   1871] ### Net info: re-extraction nets: 108
[03/01 21:09:31   1871] ### Net info: ignored nets: 0
[03/01 21:09:31   1871] ### Net info: skip routing nets: 0
[03/01 21:09:31   1871] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/01 21:09:31   1871] #Loading the last recorded routing design signature
[03/01 21:09:32   1871] #Created 10 NETS and 0 SPECIALNETS new signatures
[03/01 21:09:32   1871] #Summary of the placement changes since last routing:
[03/01 21:09:32   1871] #  Number of instances added (including moved) = 13
[03/01 21:09:32   1871] #  Number of instances deleted (including moved) = 3
[03/01 21:09:32   1871] #  Number of instances resized = 28
[03/01 21:09:32   1871] #  Number of instances with same cell size swap = 2
[03/01 21:09:32   1871] #  Number of instances with pin swaps = 2
[03/01 21:09:32   1871] #  Total number of placement changes (moved instances are counted twice) = 44
[03/01 21:09:32   1871] #Start routing data preparation.
[03/01 21:09:32   1872] #Minimum voltage of a net in the design = 0.000.
[03/01 21:09:32   1872] #Maximum voltage of a net in the design = 1.100.
[03/01 21:09:32   1872] #Voltage range [0.000 - 0.000] has 1 net.
[03/01 21:09:32   1872] #Voltage range [0.900 - 1.100] has 1 net.
[03/01 21:09:32   1872] #Voltage range [0.000 - 1.100] has 24929 nets.
[03/01 21:09:32   1872] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/01 21:09:32   1872] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/01 21:09:32   1872] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/01 21:09:32   1872] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/01 21:09:32   1872] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/01 21:09:32   1872] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/01 21:09:32   1872] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/01 21:09:32   1872] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/01 21:09:33   1873] #743/24806 = 2% of signal nets have been set as priority nets
[03/01 21:09:33   1873] #Regenerating Ggrids automatically.
[03/01 21:09:33   1873] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/01 21:09:33   1873] #Using automatically generated G-grids.
[03/01 21:09:33   1873] #Done routing data preparation.
[03/01 21:09:33   1873] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1513.87 (MB), peak = 1654.68 (MB)
[03/01 21:09:33   1873] #Merging special wires...
[03/01 21:09:33   1873] #WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 145.200 95.485 ) on M1 for NET core_instance/CTS_211. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/01 21:09:33   1873] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 131.250 144.400 ) on M1 for NET core_instance/CTS_248. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/01 21:09:33   1873] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 106.060 282.700 ) on M1 for NET core_instance/FE_USKN1452_CTS_218. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/01 21:09:33   1873] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 133.420 111.685 ) on M1 for NET core_instance/FE_USKN1471_CTS_211. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/01 21:09:33   1873] #WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 110.030 293.385 ) on M1 for NET core_instance/FE_USKN1474_CTS_222. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/01 21:09:33   1873] #WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 108.930 293.490 ) on M1 for NET core_instance/FE_USKN1475_CTS_222. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/01 21:09:33   1873] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 206.320 230.510 ) on M1 for NET core_instance/mac_array_instance/CTS_56. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/01 21:09:33   1873] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 169.085 217.900 ) on M1 for NET core_instance/mac_array_instance/FE_PSN1501_q_temp_86_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/01 21:09:33   1873] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 216.920 180.100 ) on M1 for NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1007. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/01 21:09:33   1873] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 208.120 129.700 ) on M1 for NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1325. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/01 21:09:33   1873] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 139.520 298.900 ) on M1 for NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/FE_OFN1147_key_q_8_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/01 21:09:33   1873] #WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 210.110 230.505 ) on M1 for NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[62]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/01 21:09:33   1873] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 128.200 270.200 ) on M1 for NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1365. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/01 21:09:33   1873] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 121.900 272.100 ) on M1 for NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1370. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/01 21:09:33   1873] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 127.375 270.200 ) on M1 for NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1412. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/01 21:09:33   1873] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 122.000 271.800 ) on M1 for NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n954. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/01 21:09:33   1873] #WARNING (NRDB-1005) Cannot establish connection to PIN D at ( 207.355 230.485 ) on M1 for NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/n144. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/01 21:09:33   1873] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 256.485 232.300 ) on M1 for NET core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PSN1510_n1387. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/01 21:09:33   1873] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 255.915 232.300 ) on M1 for NET core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1387. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/01 21:09:33   1873] #WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 354.455 437.480 ) on M1 for NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n697. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/01 21:09:33   1873] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[03/01 21:09:33   1873] #To increase the message display limit, refer to the product command reference manual.
[03/01 21:09:34   1873] #
[03/01 21:09:34   1873] #Connectivity extraction summary:
[03/01 21:09:34   1873] #118 routed nets are extracted.
[03/01 21:09:34   1873] #    32 (0.13%) extracted nets are partially routed.
[03/01 21:09:34   1873] #24680 routed nets are imported.
[03/01 21:09:34   1873] #8 (0.03%) nets are without wires.
[03/01 21:09:34   1873] #125 nets are fixed|skipped|trivial (not extracted).
[03/01 21:09:34   1873] #Total number of nets = 24931.
[03/01 21:09:34   1873] #
[03/01 21:09:34   1873] #Found 0 nets for post-route si or timing fixing.
[03/01 21:09:34   1873] #Number of eco nets is 32
[03/01 21:09:34   1873] #
[03/01 21:09:34   1873] #Start data preparation...
[03/01 21:09:34   1873] #
[03/01 21:09:34   1873] #Data preparation is done on Sat Mar  1 21:09:34 2025
[03/01 21:09:34   1873] #
[03/01 21:09:34   1873] #Analyzing routing resource...
[03/01 21:09:35   1875] #Routing resource analysis is done on Sat Mar  1 21:09:35 2025
[03/01 21:09:35   1875] #
[03/01 21:09:35   1875] #  Resource Analysis:
[03/01 21:09:35   1875] #
[03/01 21:09:35   1875] #               Routing  #Avail      #Track     #Total     %Gcell
[03/01 21:09:35   1875] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/01 21:09:35   1875] #  --------------------------------------------------------------
[03/01 21:09:35   1875] #  Metal 1        H        2216          79       23562    92.32%
[03/01 21:09:35   1875] #  Metal 2        V        2225          84       23562     1.30%
[03/01 21:09:35   1875] #  Metal 3        H        2295           0       23562     0.08%
[03/01 21:09:35   1875] #  Metal 4        V        1993         316       23562     0.00%
[03/01 21:09:35   1875] #  --------------------------------------------------------------
[03/01 21:09:35   1875] #  Total                   8729       5.19%  94248    23.43%
[03/01 21:09:35   1875] #
[03/01 21:09:35   1875] #  149 nets (0.60%) with 1 preferred extra spacing.
[03/01 21:09:35   1875] #
[03/01 21:09:35   1875] #
[03/01 21:09:35   1875] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1514.68 (MB), peak = 1654.68 (MB)
[03/01 21:09:35   1875] #
[03/01 21:09:36   1875] #start global routing iteration 1...
[03/01 21:09:36   1875] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1528.85 (MB), peak = 1654.68 (MB)
[03/01 21:09:36   1875] #
[03/01 21:09:36   1875] #start global routing iteration 2...
[03/01 21:09:36   1876] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1528.88 (MB), peak = 1654.68 (MB)
[03/01 21:09:36   1876] #
[03/01 21:09:36   1876] #
[03/01 21:09:36   1876] #Total number of trivial nets (e.g. < 2 pins) = 125 (skipped).
[03/01 21:09:36   1876] #Total number of routable nets = 24806.
[03/01 21:09:36   1876] #Total number of nets in the design = 24931.
[03/01 21:09:36   1876] #
[03/01 21:09:36   1876] #40 routable nets have only global wires.
[03/01 21:09:36   1876] #24766 routable nets have only detail routed wires.
[03/01 21:09:36   1876] #15 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/01 21:09:36   1876] #134 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/01 21:09:36   1876] #
[03/01 21:09:36   1876] #Routed nets constraints summary:
[03/01 21:09:36   1876] #------------------------------------------------
[03/01 21:09:36   1876] #        Rules   Pref Extra Space   Unconstrained  
[03/01 21:09:36   1876] #------------------------------------------------
[03/01 21:09:36   1876] #      Default                 15              25  
[03/01 21:09:36   1876] #------------------------------------------------
[03/01 21:09:36   1876] #        Total                 15              25  
[03/01 21:09:36   1876] #------------------------------------------------
[03/01 21:09:36   1876] #
[03/01 21:09:36   1876] #Routing constraints summary of the whole design:
[03/01 21:09:36   1876] #------------------------------------------------
[03/01 21:09:36   1876] #        Rules   Pref Extra Space   Unconstrained  
[03/01 21:09:36   1876] #------------------------------------------------
[03/01 21:09:36   1876] #      Default                149           24657  
[03/01 21:09:36   1876] #------------------------------------------------
[03/01 21:09:36   1876] #        Total                149           24657  
[03/01 21:09:36   1876] #------------------------------------------------
[03/01 21:09:36   1876] #
[03/01 21:09:36   1876] #
[03/01 21:09:36   1876] #  Congestion Analysis: (blocked Gcells are excluded)
[03/01 21:09:36   1876] #
[03/01 21:09:36   1876] #                 OverCon       OverCon          
[03/01 21:09:36   1876] #                  #Gcell        #Gcell    %Gcell
[03/01 21:09:36   1876] #     Layer           (1)           (2)   OverCon
[03/01 21:09:36   1876] #  ----------------------------------------------
[03/01 21:09:36   1876] #   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
[03/01 21:09:36   1876] #   Metal 2      1(0.00%)      1(0.00%)   (0.01%)
[03/01 21:09:36   1876] #   Metal 3      0(0.00%)      0(0.00%)   (0.00%)
[03/01 21:09:36   1876] #   Metal 4      0(0.00%)      0(0.00%)   (0.00%)
[03/01 21:09:36   1876] #  ----------------------------------------------
[03/01 21:09:36   1876] #     Total      1(0.00%)      1(0.00%)   (0.00%)
[03/01 21:09:36   1876] #
[03/01 21:09:36   1876] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
[03/01 21:09:36   1876] #  Overflow after GR: 0.00% H + 0.00% V
[03/01 21:09:36   1876] #
[03/01 21:09:36   1876] #Complete Global Routing.
[03/01 21:09:36   1876] #Total number of nets with non-default rule or having extra spacing = 149
[03/01 21:09:36   1876] #Total wire length = 568352 um.
[03/01 21:09:36   1876] #Total half perimeter of net bounding box = 466356 um.
[03/01 21:09:36   1876] #Total wire length on LAYER M1 = 572 um.
[03/01 21:09:36   1876] #Total wire length on LAYER M2 = 157457 um.
[03/01 21:09:36   1876] #Total wire length on LAYER M3 = 254874 um.
[03/01 21:09:36   1876] #Total wire length on LAYER M4 = 155449 um.
[03/01 21:09:36   1876] #Total wire length on LAYER M5 = 0 um.
[03/01 21:09:36   1876] #Total wire length on LAYER M6 = 0 um.
[03/01 21:09:36   1876] #Total wire length on LAYER M7 = 0 um.
[03/01 21:09:36   1876] #Total wire length on LAYER M8 = 0 um.
[03/01 21:09:36   1876] #Total number of vias = 185016
[03/01 21:09:36   1876] #Total number of multi-cut vias = 125447 ( 67.8%)
[03/01 21:09:36   1876] #Total number of single cut vias = 59569 ( 32.2%)
[03/01 21:09:36   1876] #Up-Via Summary (total 185016):
[03/01 21:09:36   1876] #                   single-cut          multi-cut      Total
[03/01 21:09:36   1876] #-----------------------------------------------------------
[03/01 21:09:36   1876] #  Metal 1       56907 ( 66.1%)     29130 ( 33.9%)      86037
[03/01 21:09:36   1876] #  Metal 2        2359 (  2.9%)     77658 ( 97.1%)      80017
[03/01 21:09:36   1876] #  Metal 3         303 (  1.6%)     18659 ( 98.4%)      18962
[03/01 21:09:36   1876] #-----------------------------------------------------------
[03/01 21:09:36   1876] #                59569 ( 32.2%)    125447 ( 67.8%)     185016 
[03/01 21:09:36   1876] #
[03/01 21:09:36   1876] #Total number of involved priority nets 15
[03/01 21:09:36   1876] #Maximum src to sink distance for priority net 285.5
[03/01 21:09:36   1876] #Average of max src_to_sink distance for priority net 49.9
[03/01 21:09:36   1876] #Average of ave src_to_sink distance for priority net 33.3
[03/01 21:09:36   1876] #Max overcon = 2 tracks.
[03/01 21:09:36   1876] #Total overcon = 0.00%.
[03/01 21:09:36   1876] #Worst layer Gcell overcon rate = 0.00%.
[03/01 21:09:36   1876] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1528.88 (MB), peak = 1654.68 (MB)
[03/01 21:09:36   1876] #
[03/01 21:09:36   1876] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1514.79 (MB), peak = 1654.68 (MB)
[03/01 21:09:36   1876] #Start Track Assignment.
[03/01 21:09:38   1877] #Done with 18 horizontal wires in 2 hboxes and 14 vertical wires in 2 hboxes.
[03/01 21:09:39   1879] #Done with 0 horizontal wires in 2 hboxes and 1 vertical wires in 2 hboxes.
[03/01 21:09:39   1879] #Complete Track Assignment.
[03/01 21:09:39   1879] #Total number of nets with non-default rule or having extra spacing = 149
[03/01 21:09:39   1879] #Total wire length = 568358 um.
[03/01 21:09:39   1879] #Total half perimeter of net bounding box = 466356 um.
[03/01 21:09:39   1879] #Total wire length on LAYER M1 = 576 um.
[03/01 21:09:39   1879] #Total wire length on LAYER M2 = 157456 um.
[03/01 21:09:39   1879] #Total wire length on LAYER M3 = 254878 um.
[03/01 21:09:39   1879] #Total wire length on LAYER M4 = 155448 um.
[03/01 21:09:39   1879] #Total wire length on LAYER M5 = 0 um.
[03/01 21:09:39   1879] #Total wire length on LAYER M6 = 0 um.
[03/01 21:09:39   1879] #Total wire length on LAYER M7 = 0 um.
[03/01 21:09:39   1879] #Total wire length on LAYER M8 = 0 um.
[03/01 21:09:39   1879] #Total number of vias = 185016
[03/01 21:09:39   1879] #Total number of multi-cut vias = 125447 ( 67.8%)
[03/01 21:09:39   1879] #Total number of single cut vias = 59569 ( 32.2%)
[03/01 21:09:39   1879] #Up-Via Summary (total 185016):
[03/01 21:09:39   1879] #                   single-cut          multi-cut      Total
[03/01 21:09:39   1879] #-----------------------------------------------------------
[03/01 21:09:39   1879] #  Metal 1       56907 ( 66.1%)     29130 ( 33.9%)      86037
[03/01 21:09:39   1879] #  Metal 2        2359 (  2.9%)     77658 ( 97.1%)      80017
[03/01 21:09:39   1879] #  Metal 3         303 (  1.6%)     18659 ( 98.4%)      18962
[03/01 21:09:39   1879] #-----------------------------------------------------------
[03/01 21:09:39   1879] #                59569 ( 32.2%)    125447 ( 67.8%)     185016 
[03/01 21:09:39   1879] #
[03/01 21:09:39   1879] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1555.41 (MB), peak = 1654.68 (MB)
[03/01 21:09:39   1879] #
[03/01 21:09:39   1879] #Cpu time = 00:00:07
[03/01 21:09:39   1879] #Elapsed time = 00:00:07
[03/01 21:09:39   1879] #Increased memory = 40.61 (MB)
[03/01 21:09:39   1879] #Total memory = 1555.41 (MB)
[03/01 21:09:39   1879] #Peak memory = 1654.68 (MB)
[03/01 21:09:40   1879] #
[03/01 21:09:40   1879] #Start Detail Routing..
[03/01 21:09:40   1879] #start initial detail routing ...
[03/01 21:09:42   1882] # ECO: 0.3% of the total area was rechecked for DRC, and 3.2% required routing.
[03/01 21:09:42   1882] #    number of violations = 6
[03/01 21:09:42   1882] #
[03/01 21:09:42   1882] #    By Layer and Type :
[03/01 21:09:42   1882] #	         MetSpc    Short   CutSpc   Totals
[03/01 21:09:42   1882] #	M1            2        3        1        6
[03/01 21:09:42   1882] #	Totals        2        3        1        6
[03/01 21:09:42   1882] #41 out of 62086 instances need to be verified(marked ipoed).
[03/01 21:09:42   1882] #2.6% of the total area is being checked for drcs
[03/01 21:09:44   1883] #2.6% of the total area was checked
[03/01 21:09:44   1883] #    number of violations = 29
[03/01 21:09:44   1883] #
[03/01 21:09:44   1883] #    By Layer and Type :
[03/01 21:09:44   1883] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc   Totals
[03/01 21:09:44   1883] #	M1           10        5        9        4        1       29
[03/01 21:09:44   1883] #	Totals       10        5        9        4        1       29
[03/01 21:09:44   1883] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1557.42 (MB), peak = 1654.68 (MB)
[03/01 21:09:44   1883] #start 1st optimization iteration ...
[03/01 21:09:45   1884] #    number of violations = 2
[03/01 21:09:45   1884] #
[03/01 21:09:45   1884] #    By Layer and Type :
[03/01 21:09:45   1884] #	         MetSpc    Short   Totals
[03/01 21:09:45   1884] #	M1            1        1        2
[03/01 21:09:45   1884] #	Totals        1        1        2
[03/01 21:09:45   1884] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1535.83 (MB), peak = 1654.68 (MB)
[03/01 21:09:45   1884] #start 2nd optimization iteration ...
[03/01 21:09:45   1885] #    number of violations = 2
[03/01 21:09:45   1885] #
[03/01 21:09:45   1885] #    By Layer and Type :
[03/01 21:09:45   1885] #	         MetSpc    Short   Totals
[03/01 21:09:45   1885] #	M1            1        1        2
[03/01 21:09:45   1885] #	Totals        1        1        2
[03/01 21:09:45   1885] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1536.03 (MB), peak = 1654.68 (MB)
[03/01 21:09:45   1885] #start 3rd optimization iteration ...
[03/01 21:09:45   1885] #    number of violations = 1
[03/01 21:09:45   1885] #
[03/01 21:09:45   1885] #    By Layer and Type :
[03/01 21:09:45   1885] #	          Short   Totals
[03/01 21:09:45   1885] #	M1            0        0
[03/01 21:09:45   1885] #	M2            1        1
[03/01 21:09:45   1885] #	Totals        1        1
[03/01 21:09:45   1885] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1537.06 (MB), peak = 1654.68 (MB)
[03/01 21:09:45   1885] #start 4th optimization iteration ...
[03/01 21:09:45   1885] #    number of violations = 0
[03/01 21:09:45   1885] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1537.29 (MB), peak = 1654.68 (MB)
[03/01 21:09:45   1885] #Complete Detail Routing.
[03/01 21:09:45   1885] #Total number of nets with non-default rule or having extra spacing = 149
[03/01 21:09:45   1885] #Total wire length = 568351 um.
[03/01 21:09:45   1885] #Total half perimeter of net bounding box = 466356 um.
[03/01 21:09:45   1885] #Total wire length on LAYER M1 = 571 um.
[03/01 21:09:45   1885] #Total wire length on LAYER M2 = 157470 um.
[03/01 21:09:45   1885] #Total wire length on LAYER M3 = 254875 um.
[03/01 21:09:45   1885] #Total wire length on LAYER M4 = 155436 um.
[03/01 21:09:45   1885] #Total wire length on LAYER M5 = 0 um.
[03/01 21:09:45   1885] #Total wire length on LAYER M6 = 0 um.
[03/01 21:09:45   1885] #Total wire length on LAYER M7 = 0 um.
[03/01 21:09:45   1885] #Total wire length on LAYER M8 = 0 um.
[03/01 21:09:45   1885] #Total number of vias = 185058
[03/01 21:09:45   1885] #Total number of multi-cut vias = 125343 ( 67.7%)
[03/01 21:09:45   1885] #Total number of single cut vias = 59715 ( 32.3%)
[03/01 21:09:45   1885] #Up-Via Summary (total 185058):
[03/01 21:09:45   1885] #                   single-cut          multi-cut      Total
[03/01 21:09:45   1885] #-----------------------------------------------------------
[03/01 21:09:45   1885] #  Metal 1       56940 ( 66.2%)     29102 ( 33.8%)      86042
[03/01 21:09:45   1885] #  Metal 2        2436 (  3.0%)     77607 ( 97.0%)      80043
[03/01 21:09:45   1885] #  Metal 3         339 (  1.8%)     18634 ( 98.2%)      18973
[03/01 21:09:45   1885] #-----------------------------------------------------------
[03/01 21:09:45   1885] #                59715 ( 32.3%)    125343 ( 67.7%)     185058 
[03/01 21:09:45   1885] #
[03/01 21:09:45   1885] #Total number of DRC violations = 0
[03/01 21:09:45   1885] #Cpu time = 00:00:06
[03/01 21:09:45   1885] #Elapsed time = 00:00:06
[03/01 21:09:45   1885] #Increased memory = -33.36 (MB)
[03/01 21:09:45   1885] #Total memory = 1522.05 (MB)
[03/01 21:09:45   1885] #Peak memory = 1654.68 (MB)
[03/01 21:09:45   1885] #
[03/01 21:09:45   1885] #start routing for process antenna violation fix ...
[03/01 21:09:46   1886] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1523.02 (MB), peak = 1654.68 (MB)
[03/01 21:09:46   1886] #
[03/01 21:09:46   1886] #Total number of nets with non-default rule or having extra spacing = 149
[03/01 21:09:46   1886] #Total wire length = 568351 um.
[03/01 21:09:46   1886] #Total half perimeter of net bounding box = 466356 um.
[03/01 21:09:46   1886] #Total wire length on LAYER M1 = 571 um.
[03/01 21:09:46   1886] #Total wire length on LAYER M2 = 157470 um.
[03/01 21:09:46   1886] #Total wire length on LAYER M3 = 254875 um.
[03/01 21:09:46   1886] #Total wire length on LAYER M4 = 155436 um.
[03/01 21:09:46   1886] #Total wire length on LAYER M5 = 0 um.
[03/01 21:09:46   1886] #Total wire length on LAYER M6 = 0 um.
[03/01 21:09:46   1886] #Total wire length on LAYER M7 = 0 um.
[03/01 21:09:46   1886] #Total wire length on LAYER M8 = 0 um.
[03/01 21:09:46   1886] #Total number of vias = 185058
[03/01 21:09:46   1886] #Total number of multi-cut vias = 125343 ( 67.7%)
[03/01 21:09:46   1886] #Total number of single cut vias = 59715 ( 32.3%)
[03/01 21:09:46   1886] #Up-Via Summary (total 185058):
[03/01 21:09:46   1886] #                   single-cut          multi-cut      Total
[03/01 21:09:46   1886] #-----------------------------------------------------------
[03/01 21:09:46   1886] #  Metal 1       56940 ( 66.2%)     29102 ( 33.8%)      86042
[03/01 21:09:46   1886] #  Metal 2        2436 (  3.0%)     77607 ( 97.0%)      80043
[03/01 21:09:46   1886] #  Metal 3         339 (  1.8%)     18634 ( 98.2%)      18973
[03/01 21:09:46   1886] #-----------------------------------------------------------
[03/01 21:09:46   1886] #                59715 ( 32.3%)    125343 ( 67.7%)     185058 
[03/01 21:09:46   1886] #
[03/01 21:09:46   1886] #Total number of DRC violations = 0
[03/01 21:09:46   1886] #Total number of net violated process antenna rule = 0
[03/01 21:09:46   1886] #
[03/01 21:09:47   1887] #
[03/01 21:09:47   1887] #Start Post Route via swapping..
[03/01 21:09:47   1887] #4.51% of area are rerouted by ECO routing.
[03/01 21:09:49   1889] #    number of violations = 0
[03/01 21:09:49   1889] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1523.02 (MB), peak = 1654.68 (MB)
[03/01 21:09:50   1890] #    number of violations = 0
[03/01 21:09:50   1890] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1523.02 (MB), peak = 1654.68 (MB)
[03/01 21:09:50   1890] #CELL_VIEW fullchip,init has no DRC violation.
[03/01 21:09:50   1890] #Total number of DRC violations = 0
[03/01 21:09:50   1890] #Total number of net violated process antenna rule = 0
[03/01 21:09:50   1890] #Post Route via swapping is done.
[03/01 21:09:50   1890] #Total number of nets with non-default rule or having extra spacing = 149
[03/01 21:09:50   1890] #Total wire length = 568351 um.
[03/01 21:09:50   1890] #Total half perimeter of net bounding box = 466356 um.
[03/01 21:09:50   1890] #Total wire length on LAYER M1 = 571 um.
[03/01 21:09:50   1890] #Total wire length on LAYER M2 = 157470 um.
[03/01 21:09:50   1890] #Total wire length on LAYER M3 = 254875 um.
[03/01 21:09:50   1890] #Total wire length on LAYER M4 = 155436 um.
[03/01 21:09:50   1890] #Total wire length on LAYER M5 = 0 um.
[03/01 21:09:50   1890] #Total wire length on LAYER M6 = 0 um.
[03/01 21:09:50   1890] #Total wire length on LAYER M7 = 0 um.
[03/01 21:09:50   1890] #Total wire length on LAYER M8 = 0 um.
[03/01 21:09:50   1890] #Total number of vias = 185058
[03/01 21:09:50   1890] #Total number of multi-cut vias = 125557 ( 67.8%)
[03/01 21:09:50   1890] #Total number of single cut vias = 59501 ( 32.2%)
[03/01 21:09:50   1890] #Up-Via Summary (total 185058):
[03/01 21:09:50   1890] #                   single-cut          multi-cut      Total
[03/01 21:09:50   1890] #-----------------------------------------------------------
[03/01 21:09:50   1890] #  Metal 1       56890 ( 66.1%)     29152 ( 33.9%)      86042
[03/01 21:09:50   1890] #  Metal 2        2329 (  2.9%)     77714 ( 97.1%)      80043
[03/01 21:09:50   1890] #  Metal 3         282 (  1.5%)     18691 ( 98.5%)      18973
[03/01 21:09:50   1890] #-----------------------------------------------------------
[03/01 21:09:50   1890] #                59501 ( 32.2%)    125557 ( 67.8%)     185058 
[03/01 21:09:50   1890] #
[03/01 21:09:50   1890] #detailRoute Statistics:
[03/01 21:09:50   1890] #Cpu time = 00:00:11
[03/01 21:09:50   1890] #Elapsed time = 00:00:11
[03/01 21:09:50   1890] #Increased memory = -33.35 (MB)
[03/01 21:09:50   1890] #Total memory = 1522.06 (MB)
[03/01 21:09:50   1890] #Peak memory = 1654.68 (MB)
[03/01 21:09:50   1890] #Updating routing design signature
[03/01 21:09:50   1890] #Created 847 library cell signatures
[03/01 21:09:50   1890] #Created 24931 NETS and 0 SPECIALNETS signatures
[03/01 21:09:50   1890] #Created 62087 instance signatures
[03/01 21:09:50   1890] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1526.18 (MB), peak = 1654.68 (MB)
[03/01 21:09:50   1890] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1526.43 (MB), peak = 1654.68 (MB)
[03/01 21:09:51   1891] #
[03/01 21:09:51   1891] #globalDetailRoute statistics:
[03/01 21:09:51   1891] #Cpu time = 00:00:21
[03/01 21:09:51   1891] #Elapsed time = 00:00:21
[03/01 21:09:51   1891] #Increased memory = -80.24 (MB)
[03/01 21:09:51   1891] #Total memory = 1474.73 (MB)
[03/01 21:09:51   1891] #Peak memory = 1654.68 (MB)
[03/01 21:09:51   1891] #Number of warnings = 59
[03/01 21:09:51   1891] #Total number of warnings = 238
[03/01 21:09:51   1891] #Number of fails = 0
[03/01 21:09:51   1891] #Total number of fails = 0
[03/01 21:09:51   1891] #Complete globalDetailRoute on Sat Mar  1 21:09:51 2025
[03/01 21:09:51   1891] #
[03/01 21:09:51   1891] **optDesign ... cpu = 0:01:20, real = 0:01:19, mem = 1780.7M, totSessionCpu=0:31:31 **
[03/01 21:09:51   1891] -routeWithEco false                      # bool, default=false
[03/01 21:09:51   1891] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/01 21:09:51   1891] -routeWithTimingDriven true              # bool, default=false, user setting
[03/01 21:09:51   1891] -routeWithSiDriven true                  # bool, default=false, user setting
[03/01 21:09:51   1891] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/01 21:09:51   1891] Extraction called for design 'fullchip' of instances=62086 and nets=24931 using extraction engine 'postRoute' at effort level 'low' .
[03/01 21:09:51   1891] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[03/01 21:09:51   1891] RC Extraction called in multi-corner(2) mode.
[03/01 21:09:51   1891] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/01 21:09:51   1891] Process corner(s) are loaded.
[03/01 21:09:51   1891]  Corner: Cmax
[03/01 21:09:51   1891]  Corner: Cmin
[03/01 21:09:51   1891] extractDetailRC Option : -outfile /tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/fullchip_25561_6ldHA7.rcdb.d -maxResLength 200  -extended
[03/01 21:09:51   1891] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/01 21:09:51   1891]       RC Corner Indexes            0       1   
[03/01 21:09:51   1891] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/01 21:09:51   1891] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/01 21:09:51   1891] Resistance Scaling Factor    : 1.00000 1.00000 
[03/01 21:09:51   1891] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/01 21:09:51   1891] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/01 21:09:51   1891] Shrink Factor                : 1.00000
[03/01 21:09:52   1891] Initializing multi-corner capacitance tables ... 
[03/01 21:09:52   1891] Initializing multi-corner resistance tables ...
[03/01 21:09:52   1892] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1780.7M)
[03/01 21:09:52   1892] Creating parasitic data file '/tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/fullchip_25561_6ldHA7.rcdb.d' for storing RC.
[03/01 21:09:52   1892] Extracted 10.0005% (CPU Time= 0:00:00.9  MEM= 1822.0M)
[03/01 21:09:52   1892] Extracted 20.0006% (CPU Time= 0:00:01.0  MEM= 1822.0M)
[03/01 21:09:53   1892] Extracted 30.0007% (CPU Time= 0:00:01.2  MEM= 1822.0M)
[03/01 21:09:53   1893] Extracted 40.0004% (CPU Time= 0:00:01.4  MEM= 1822.0M)
[03/01 21:09:53   1893] Extracted 50.0005% (CPU Time= 0:00:01.6  MEM= 1822.0M)
[03/01 21:09:53   1893] Extracted 60.0006% (CPU Time= 0:00:01.8  MEM= 1822.0M)
[03/01 21:09:54   1894] Extracted 70.0004% (CPU Time= 0:00:02.2  MEM= 1826.0M)
[03/01 21:09:54   1894] Extracted 80.0005% (CPU Time= 0:00:02.7  MEM= 1826.0M)
[03/01 21:09:55   1895] Extracted 90.0006% (CPU Time= 0:00:03.8  MEM= 1826.0M)
[03/01 21:09:56   1896] Extracted 100% (CPU Time= 0:00:04.3  MEM= 1826.0M)
[03/01 21:09:56   1896] Number of Extracted Resistors     : 497677
[03/01 21:09:56   1896] Number of Extracted Ground Cap.   : 492946
[03/01 21:09:56   1896] Number of Extracted Coupling Cap. : 897648
[03/01 21:09:56   1896] Opening parasitic data file '/tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/fullchip_25561_6ldHA7.rcdb.d' for reading.
[03/01 21:09:56   1896] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/01 21:09:56   1896]  Corner: Cmax
[03/01 21:09:56   1896]  Corner: Cmin
[03/01 21:09:56   1896] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1814.0M)
[03/01 21:09:56   1896] Creating parasitic data file '/tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/fullchip_25561_6ldHA7.rcdb_Filter.rcdb.d' for storing RC.
[03/01 21:09:56   1896] Closing parasitic data file '/tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/fullchip_25561_6ldHA7.rcdb.d'. 24806 times net's RC data read were performed.
[03/01 21:09:57   1896] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1814.004M)
[03/01 21:09:57   1897] Opening parasitic data file '/tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/fullchip_25561_6ldHA7.rcdb.d' for reading.
[03/01 21:09:57   1897] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1814.004M)
[03/01 21:09:57   1897] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:05.7  Real Time: 0:00:06.0  MEM: 1814.004M)
[03/01 21:09:57   1897] **optDesign ... cpu = 0:01:25, real = 0:01:25, mem = 1777.7M, totSessionCpu=0:31:37 **
[03/01 21:09:57   1897] Starting SI iteration 1 using Infinite Timing Windows
[03/01 21:09:57   1897] Begin IPO call back ...
[03/01 21:09:57   1897] End IPO call back ...
[03/01 21:09:57   1897] #################################################################################
[03/01 21:09:57   1897] # Design Stage: PostRoute
[03/01 21:09:57   1897] # Design Name: fullchip
[03/01 21:09:57   1897] # Design Mode: 65nm
[03/01 21:09:57   1897] # Analysis Mode: MMMC OCV 
[03/01 21:09:57   1897] # Parasitics Mode: SPEF/RCDB
[03/01 21:09:57   1897] # Signoff Settings: SI On 
[03/01 21:09:57   1897] #################################################################################
[03/01 21:09:58   1898] AAE_INFO: 1 threads acquired from CTE.
[03/01 21:09:58   1898] Setting infinite Tws ...
[03/01 21:09:58   1898] First Iteration Infinite Tw... 
[03/01 21:09:58   1898] Calculate early delays in OCV mode...
[03/01 21:09:58   1898] Calculate late delays in OCV mode...
[03/01 21:09:58   1898] Topological Sorting (CPU = 0:00:00.1, MEM = 1786.6M, InitMEM = 1783.2M)
[03/01 21:09:58   1898] Initializing multi-corner capacitance tables ... 
[03/01 21:09:58   1898] Initializing multi-corner resistance tables ...
[03/01 21:09:58   1898] Opening parasitic data file '/tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/fullchip_25561_6ldHA7.rcdb.d' for reading.
[03/01 21:09:58   1898] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1803.1M)
[03/01 21:09:58   1898] AAE_INFO: 1 threads acquired from CTE.
[03/01 21:10:06   1906] AAE_INFO-618: Total number of nets in the design is 24931,  99.4 percent of the nets selected for SI analysis
[03/01 21:10:07   1906] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[03/01 21:10:07   1906] End delay calculation. (MEM=1869.86 CPU=0:00:08.1 REAL=0:00:08.0)
[03/01 21:10:07   1906] Save waveform /tmp/innovus_temp_25561_ieng6-ece-11.ucsd.edu_ttalapaneni_lYNSf8/.AAE_XJUzHf/.AAE_25561/waveform.data...
[03/01 21:10:07   1906] *** CDM Built up (cpu=0:00:09.7  real=0:00:10.0  mem= 1869.9M) ***
[03/01 21:10:08   1907] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1869.9M)
[03/01 21:10:08   1907] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/01 21:10:08   1907] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1869.9M)
[03/01 21:10:08   1907] Starting SI iteration 2
[03/01 21:10:08   1908] AAE_INFO: 1 threads acquired from CTE.
[03/01 21:10:08   1908] Calculate early delays in OCV mode...
[03/01 21:10:08   1908] Calculate late delays in OCV mode...
[03/01 21:10:13   1913] AAE_INFO-618: Total number of nets in the design is 24931,  20.0 percent of the nets selected for SI analysis
[03/01 21:10:13   1913] End delay calculation. (MEM=1845.91 CPU=0:00:05.2 REAL=0:00:05.0)
[03/01 21:10:13   1913] *** CDM Built up (cpu=0:00:05.3  real=0:00:05.0  mem= 1845.9M) ***
[03/01 21:10:14   1914] *** Done Building Timing Graph (cpu=0:00:17.8 real=0:00:17.0 totSessionCpu=0:31:55 mem=1845.9M)
[03/01 21:10:15   1914] **optDesign ... cpu = 0:01:43, real = 0:01:42, mem = 1781.1M, totSessionCpu=0:31:55 **
[03/01 21:10:15   1914] *** Timing NOT met, worst failing slack is -0.103
[03/01 21:10:15   1914] *** Check timing (0:00:00.0)
[03/01 21:10:15   1914] Begin: GigaOpt Optimization in post-eco TNS mode
[03/01 21:10:15   1914] Info: 135 clock nets excluded from IPO operation.
[03/01 21:10:15   1914] PhyDesignGrid: maxLocalDensity 1.00
[03/01 21:10:15   1914] #spOpts: N=65 mergeVia=F 
[03/01 21:10:17   1917] *info: 135 clock nets excluded
[03/01 21:10:17   1917] *info: 2 special nets excluded.
[03/01 21:10:17   1917] *info: 123 no-driver nets excluded.
[03/01 21:10:18   1918] ** GigaOpt Optimizer WNS Slack -0.103 TNS Slack -9.211 Density 98.53
[03/01 21:10:18   1918] Optimizer TNS Opt
[03/01 21:10:18   1918] Active Path Group: reg2reg  
[03/01 21:10:18   1918] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 21:10:18   1918] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/01 21:10:18   1918] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 21:10:18   1918] |  -0.103|   -0.103|  -9.211|   -9.211|    98.53%|   0:00:00.0| 1974.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/01 21:10:18   1918] |        |         |        |         |          |            |        |          |         | q3_reg_14_/D                                       |
[03/01 21:10:19   1919] |  -0.103|   -0.103|  -9.211|   -9.211|    98.53%|   0:00:01.0| 1974.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/01 21:10:19   1919] |        |         |        |         |          |            |        |          |         | q3_reg_14_/D                                       |
[03/01 21:10:19   1919] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/01 21:10:19   1919] 
[03/01 21:10:19   1919] *** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:01.0 mem=1974.9M) ***
[03/01 21:10:19   1919] Checking setup slack degradation ...
[03/01 21:10:19   1919] 
[03/01 21:10:19   1919] Recovery Manager:
[03/01 21:10:19   1919]   Low  Effort WNS Jump: 0.000 (REF: -0.105, TGT: -0.103, Threshold: 0.150) - Skip
[03/01 21:10:19   1919]   High Effort WNS Jump: 0.000 (REF: -0.105, TGT: -0.103, Threshold: 0.075) - Skip
[03/01 21:10:19   1919]   Low  Effort TNS Jump: 0.000 (REF: -9.268, TGT: -9.212, Threshold: 25.000) - Skip
[03/01 21:10:19   1919]   High Effort TNS Jump: 0.000 (REF: -9.268, TGT: -9.212, Threshold: 25.000) - Skip
[03/01 21:10:19   1919] 
[03/01 21:10:19   1919] 
[03/01 21:10:19   1919] *** Finished Optimize Step Cumulative (cpu=0:00:00.6 real=0:00:01.0 mem=1974.9M) ***
[03/01 21:10:19   1919] 
[03/01 21:10:19   1919] *** Finish Post Route Setup Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=1974.9M) ***
[03/01 21:10:19   1919] End: GigaOpt Optimization in post-eco TNS mode
[03/01 21:10:19   1919] Running setup recovery post routing.
[03/01 21:10:19   1919] **optDesign ... cpu = 0:01:48, real = 0:01:47, mem = 1838.1M, totSessionCpu=0:32:00 **
[03/01 21:10:20   1920]   Timing Snapshot: (TGT)
[03/01 21:10:20   1920]      Weighted WNS: -0.103
[03/01 21:10:20   1920]       All  PG WNS: -0.103
[03/01 21:10:20   1920]       High PG WNS: -0.103
[03/01 21:10:20   1920]       All  PG TNS: -9.212
[03/01 21:10:20   1920]       High PG TNS: -9.212
[03/01 21:10:20   1920]          Tran DRV: 0
[03/01 21:10:20   1920]           Cap DRV: 0
[03/01 21:10:20   1920]        Fanout DRV: 0
[03/01 21:10:20   1920]            Glitch: 0
[03/01 21:10:20   1920]    Category Slack: { [L, -0.103] [H, -0.103] }
[03/01 21:10:20   1920] 
[03/01 21:10:20   1920] Checking setup slack degradation ...
[03/01 21:10:20   1920] 
[03/01 21:10:20   1920] Recovery Manager:
[03/01 21:10:20   1920]   Low  Effort WNS Jump: 0.000 (REF: -0.105, TGT: -0.103, Threshold: 0.150) - Skip
[03/01 21:10:20   1920]   High Effort WNS Jump: 0.000 (REF: -0.105, TGT: -0.103, Threshold: 0.075) - Skip
[03/01 21:10:20   1920]   Low  Effort TNS Jump: 0.000 (REF: -9.268, TGT: -9.212, Threshold: 25.000) - Skip
[03/01 21:10:20   1920]   High Effort TNS Jump: 0.000 (REF: -9.268, TGT: -9.212, Threshold: 25.000) - Skip
[03/01 21:10:20   1920] 
[03/01 21:10:20   1920] Checking DRV degradation...
[03/01 21:10:20   1920] 
[03/01 21:10:20   1920] Recovery Manager:
[03/01 21:10:20   1920]     Tran DRV degradation : 0 (0 -> 0)
[03/01 21:10:20   1920]      Cap DRV degradation : 0 (0 -> 0)
[03/01 21:10:20   1920]   Fanout DRV degradation : 0 (0 -> 0)
[03/01 21:10:20   1920]       Glitch degradation : 0 (0 -> 0)
[03/01 21:10:20   1920]   DRV Recovery (Margin: 100) - Skip
[03/01 21:10:20   1920] 
[03/01 21:10:20   1920] **INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
[03/01 21:10:20   1920] *** Finish setup-recovery (cpu=0:00:00, real=0:00:01, mem=1838.15M, totSessionCpu=0:32:00 .
[03/01 21:10:20   1920] **optDesign ... cpu = 0:01:48, real = 0:01:48, mem = 1838.1M, totSessionCpu=0:32:00 **
[03/01 21:10:20   1920] 
[03/01 21:10:20   1920] **INFO: Starting Blocking QThread with 1 CPU
[03/01 21:10:20   1920]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/01 21:10:20   1920] 
[03/01 21:10:20   1920] Begin Power Analysis
[03/01 21:10:20   1920] 
[03/01 21:10:20   1920]     0.00V	    VSS
[03/01 21:10:20   1920]     0.90V	    VDD
[03/01 21:10:20   1920] Begin Processing Timing Library for Power Calculation
[03/01 21:10:20   1920] 
[03/01 21:10:20   1920] Begin Processing Timing Library for Power Calculation
[03/01 21:10:20   1920] 
[03/01 21:10:20   1920] 
[03/01 21:10:20   1920] 
[03/01 21:10:20   1920] Begin Processing Power Net/Grid for Power Calculation
[03/01 21:10:20   1920] 
[03/01 21:10:20   1920] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1384.84MB/1384.84MB)
[03/01 21:10:20   1920] 
[03/01 21:10:20   1920] Begin Processing Timing Window Data for Power Calculation
[03/01 21:10:20   1920] 
[03/01 21:10:20   1920] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1385.17MB/1385.17MB)
[03/01 21:10:20   1920] 
[03/01 21:10:20   1920] Begin Processing User Attributes
[03/01 21:10:20   1920] 
[03/01 21:10:20   1920] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1385.21MB/1385.21MB)
[03/01 21:10:20   1920] 
[03/01 21:10:20   1920] Begin Processing Signal Activity
[03/01 21:10:20   1920] 
[03/01 21:10:20   1920] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1386.02MB/1386.02MB)
[03/01 21:10:20   1920] 
[03/01 21:10:20   1920] Begin Power Computation
[03/01 21:10:20   1920] 
[03/01 21:10:20   1920]       ----------------------------------------------------------
[03/01 21:10:20   1920]       # of cell(s) missing both power/leakage table: 0
[03/01 21:10:20   1920]       # of cell(s) missing power table: 0
[03/01 21:10:20   1920]       # of cell(s) missing leakage table: 0
[03/01 21:10:20   1920]       # of MSMV cell(s) missing power_level: 0
[03/01 21:10:20   1920]       ----------------------------------------------------------
[03/01 21:10:20   1920] 
[03/01 21:10:20   1920] 
[03/01 21:10:20   1920] Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1386.95MB/1386.95MB)
[03/01 21:10:20   1920] 
[03/01 21:10:20   1920] Begin Processing User Attributes
[03/01 21:10:20   1920] 
[03/01 21:10:20   1920] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1386.95MB/1386.95MB)
[03/01 21:10:20   1920] 
[03/01 21:10:20   1920] Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1386.98MB/1386.98MB)
[03/01 21:10:20   1920] 
[03/01 21:10:25   1924]  
_______________________________________________________________________
[03/01 21:10:25   1924] **optDesign ... cpu = 0:01:53, real = 0:01:53, mem = 1838.1M, totSessionCpu=0:32:04 **
[03/01 21:10:25   1924] Latch borrow mode reset to max_borrow
[03/01 21:10:26   1925] <optDesign CMD> Restore Using all VT Cells
[03/01 21:10:26   1925] Reported timing to dir ./timingReports
[03/01 21:10:26   1925] **optDesign ... cpu = 0:01:54, real = 0:01:54, mem = 1838.1M, totSessionCpu=0:32:05 **
[03/01 21:10:26   1925] Begin: glitch net info
[03/01 21:10:26   1925] glitch slack range: number of glitch nets
[03/01 21:10:26   1925] glitch slack < -0.32 : 0
[03/01 21:10:26   1925] -0.32 < glitch slack < -0.28 : 0
[03/01 21:10:26   1925] -0.28 < glitch slack < -0.24 : 0
[03/01 21:10:26   1925] -0.24 < glitch slack < -0.2 : 0
[03/01 21:10:26   1925] -0.2 < glitch slack < -0.16 : 0
[03/01 21:10:26   1925] -0.16 < glitch slack < -0.12 : 0
[03/01 21:10:26   1925] -0.12 < glitch slack < -0.08 : 0
[03/01 21:10:26   1925] -0.08 < glitch slack < -0.04 : 0
[03/01 21:10:26   1925] -0.04 < glitch slack : 0
[03/01 21:10:26   1925] End: glitch net info
[03/01 21:10:26   1925] ** Profile ** Start :  cpu=0:00:00.0, mem=1895.4M
[03/01 21:10:26   1925] ** Profile ** Other data :  cpu=0:00:00.1, mem=1895.4M
[03/01 21:10:26   1925] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1895.4M
[03/01 21:10:27   1926] ** Profile ** Total reports :  cpu=0:00:01.1, mem=1840.2M
[03/01 21:10:28   1927] ** Profile ** DRVs :  cpu=0:00:00.7, mem=1840.2M
[03/01 21:10:28   1927] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.103  | -0.103  |  0.028  |
|           TNS (ns):| -9.212  | -9.212  |  0.000  |
|    Violating Paths:|   238   |   238   |    0    |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.960%
       (98.531% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1840.2M
[03/01 21:10:28   1927] **optDesign ... cpu = 0:01:56, real = 0:01:56, mem = 1838.1M, totSessionCpu=0:32:07 **
[03/01 21:10:28   1927]  ReSet Options after AAE Based Opt flow 
[03/01 21:10:28   1927] *** Finished optDesign ***
[03/01 21:10:28   1927] 
[03/01 21:10:28   1927] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:02:01 real=  0:02:01)
[03/01 21:10:28   1927] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[03/01 21:10:28   1927] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:12.0 real=0:00:12.2)
[03/01 21:10:28   1927] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:25.9 real=0:00:25.8)
[03/01 21:10:28   1927] 	OPT_RUNTIME:             wnsOpt (count =  1): (cpu=0:00:06.4 real=0:00:06.4)
[03/01 21:10:28   1927] 	OPT_RUNTIME:             tnsOpt (count =  2): (cpu=0:00:09.1 real=0:00:09.1)
[03/01 21:10:28   1927] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:02.2 real=0:00:02.2)
[03/01 21:10:28   1927] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:21.5 real=0:00:21.2)
[03/01 21:10:28   1927] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:17.8 real=0:00:17.7)
[03/01 21:10:28   1927] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:03.7 real=0:00:03.7)
[03/01 21:10:28   1927] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:05.7 real=0:00:06.7)
[03/01 21:10:28   1927] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/01 21:10:28   1927] Info: pop threads available for lower-level modules during optimization.
[03/01 21:10:28   1927] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/01 21:10:28   1927] <CMD> saveDesign route.enc
[03/01 21:10:28   1927] The in-memory database contained RC information but was not saved. To save 
[03/01 21:10:28   1927] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[03/01 21:10:28   1927] so it should only be saved when it is really desired.
[03/01 21:10:29   1927] Writing Netlist "route.enc.dat.tmp/fullchip.v.gz" ...
[03/01 21:10:29   1927] Saving AAE Data ...
[03/01 21:10:29   1928] Saving preference file route.enc.dat.tmp/gui.pref.tcl ...
[03/01 21:10:29   1928] Saving mode setting ...
[03/01 21:10:29   1928] Saving global file ...
[03/01 21:10:29   1928] Saving floorplan file ...
[03/01 21:10:29   1928] Saving Drc markers ...
[03/01 21:10:29   1928] ... No Drc file written since there is no markers found.
[03/01 21:10:29   1928] Saving placement file ...
[03/01 21:10:29   1928] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=1838.2M) ***
[03/01 21:10:29   1928] Saving route file ...
[03/01 21:10:31   1929] *** Completed saveRoute (cpu=0:00:00.7 real=0:00:02.0 mem=1838.2M) ***
[03/01 21:10:31   1929] Saving DEF file ...
[03/01 21:10:31   1929] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/01 21:10:31   1929] 
[03/01 21:10:31   1929] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/01 21:10:31   1929] 
[03/01 21:10:31   1929] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/01 21:10:32   1930] Generated self-contained design route.enc.dat.tmp
[03/01 21:10:32   1930] 
[03/01 21:10:32   1930] *** Summary of all messages that are not suppressed in this session:
[03/01 21:10:32   1930] Severity  ID               Count  Summary                                  
[03/01 21:10:32   1930] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/01 21:10:32   1930] ERROR     IMPOAX-142           2  %s                                       
[03/01 21:10:32   1930] *** Message Summary: 0 warning(s), 3 error(s)
[03/01 21:10:32   1930] 
[03/01 21:11:02   1937] <CMD> fit
[03/01 21:11:25   1943] <CMD> fit
[03/01 21:11:42   1947] <CMD> verifyGeometry
[03/01 21:11:42   1947]  *** Starting Verify Geometry (MEM: 1809.2) ***
[03/01 21:11:42   1947] 
[03/01 21:11:42   1947]   VERIFY GEOMETRY ...... Starting Verification
[03/01 21:11:42   1947]   VERIFY GEOMETRY ...... Initializing
[03/01 21:11:42   1947]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/01 21:11:42   1947]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/01 21:11:42   1947]                   ...... bin size: 2880
[03/01 21:11:42   1947]   VERIFY GEOMETRY ...... SubArea : 1 of 4
[03/01 21:11:48   1953]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/01 21:11:48   1953]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/01 21:11:48   1953]   VERIFY GEOMETRY ...... Wiring         :  1 Viols.
[03/01 21:11:48   1953]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/01 21:11:48   1953]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 1 Viols. 0 Wrngs.
[03/01 21:11:48   1953]   VERIFY GEOMETRY ...... SubArea : 2 of 4
[03/01 21:11:53   1958]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/01 21:11:53   1958]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/01 21:11:53   1958]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/01 21:11:53   1958]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/01 21:11:53   1958]   VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
[03/01 21:11:53   1958]   VERIFY GEOMETRY ...... SubArea : 3 of 4
[03/01 21:11:59   1963]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/01 21:11:59   1963]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/01 21:11:59   1963]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/01 21:11:59   1963]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/01 21:11:59   1963]   VERIFY GEOMETRY ...... Sub-Area : 3 complete 0 Viols. 0 Wrngs.
[03/01 21:11:59   1963]   VERIFY GEOMETRY ...... SubArea : 4 of 4
[03/01 21:12:05   1970]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/01 21:12:05   1970]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/01 21:12:05   1970]   VERIFY GEOMETRY ...... Wiring         :  1 Viols.
[03/01 21:12:05   1970]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/01 21:12:05   1970]   VERIFY GEOMETRY ...... Sub-Area : 4 complete 1 Viols. 0 Wrngs.
[03/01 21:12:05   1970] VG: elapsed time: 23.00
[03/01 21:12:05   1970] Begin Summary ...
[03/01 21:12:05   1970]   Cells       : 0
[03/01 21:12:05   1970]   SameNet     : 0
[03/01 21:12:05   1970]   Wiring      : 0
[03/01 21:12:05   1970]   Antenna     : 0
[03/01 21:12:05   1970]   Short       : 2
[03/01 21:12:05   1970]   Overlap     : 0
[03/01 21:12:05   1970] End Summary
[03/01 21:12:05   1970] 
[03/01 21:12:05   1970]   Verification Complete : 2 Viols.  0 Wrngs.
[03/01 21:12:05   1970] 
[03/01 21:12:05   1970] **********End: VERIFY GEOMETRY**********
[03/01 21:12:05   1970]  *** verify geometry (CPU: 0:00:23.3  MEM: 333.1M)
[03/01 21:12:05   1970] 
[03/01 21:12:52   1981] <CMD> fit
