import "primitives/core.futil";
import "primitives/memories/comb.futil";
component main(@go go: 1, @clk clk: 1, @reset reset: 1) -> (@done done: 1) {
  cells {
    a_reg = std_reg(32);
    b_reg = std_reg(32);
    d_reg = std_reg(32);
  }
  wires {
    group A<"promotable"=1> {
      a_reg.write_en = 1'd1;
      a_reg.in = 32'd5;
      A[done] = a_reg.done;
    }
    group B<"promotable"=1> {
      b_reg.write_en = 1'd1;
      b_reg.in = a_reg.out;
      B[done] = b_reg.done;
    }
    group D<"promotable"=1> {
      d_reg.write_en = 1'd1;
      d_reg.in = b_reg.out;
      D[done] = d_reg.done;
    }
  }
  control {
    seq {
      A;
      B;
      D;
    }
  }
}
