Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/juan/Documentos/Electronica DIgital/cuatrodisplay/cuatrodisplay/tes_isim_beh.exe -prj /home/juan/Documentos/Electronica DIgital/cuatrodisplay/cuatrodisplay/tes_beh.prj work.tes work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/home/juan/Documentos/Electronica DIgital/cuatrodisplay/cuatrodisplay/BCDtoSseg.v" into library work
Analyzing Verilog file "/home/juan/Documentos/Electronica DIgital/cuatrodisplay/cuatrodisplay/cautrodisplay.v" into library work
Analyzing Verilog file "/home/juan/Documentos/Electronica DIgital/cuatrodisplay/cuatrodisplay/tes.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 82888 KB
Fuse CPU Usage: 1240 ms
Compiling module BCDtoSseg
Compiling module cautrodisplay
Compiling module tes
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 4 Verilog Units
Built simulation executable /home/juan/Documentos/Electronica DIgital/cuatrodisplay/cuatrodisplay/tes_isim_beh.exe
Fuse Memory Usage: 643084 KB
Fuse CPU Usage: 1240 ms
GCC CPU Usage: 380 ms
