Protel Design System Design Rule Check
PCB File : C:\Users\Justin\Documents\sumo\hardware\sumo\sumo.PcbDoc
Date     : 21/10/2018
Time     : 10:58:57 AM

Processing Rule : Clearance Constraint (Gap=5mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=1000mil) (Preferred=15mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=20mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (7.316mil < 10mil) Between Pad D9-1(520mil,-230.472mil) on Top Layer And Via (470mil,-200mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.316mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.669mil < 10mil) Between Pad J1-1(240.315mil,-2249.449mil) on Top Layer And Pad J1-6(241.299mil,-2202.205mil) on Multi-Layer [Top Solder] Mask Sliver [2.669mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.669mil < 10mil) Between Pad J1-5(240.315mil,-2351.811mil) on Top Layer And Pad J1-7(241.299mil,-2399.055mil) on Multi-Layer [Top Solder] Mask Sliver [2.669mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad Q11-1(792.598mil,-2428.74mil) on Top Layer And Pad Q11-3(830mil,-2350mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad Q11-2(867.402mil,-2428.74mil) on Top Layer And Pad Q11-3(830mil,-2350mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad Q11-3(830mil,-2350mil) on Top Layer And Via (867.402mil,-2332.599mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad Q12_1-1(890mil,-454.803mil) on Top Layer And Pad Q12_1-3(811.26mil,-417.401mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad Q12_1-2(890mil,-380mil) on Top Layer And Pad Q12_1-3(811.26mil,-417.401mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad Q12_3-1(2290mil,-454.803mil) on Top Layer And Pad Q12_3-3(2211.26mil,-417.401mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad Q12_3-2(2290mil,-380mil) on Top Layer And Pad Q12_3-3(2211.26mil,-417.401mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad Q14-1(185.197mil,-300mil) on Top Layer And Pad Q14-3(222.599mil,-221.26mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad Q14-2(260mil,-300mil) on Top Layer And Pad Q14-3(222.599mil,-221.26mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad Q15-1(1237.402mil,-1540.63mil) on Top Layer And Pad Q15-3(1200mil,-1619.37mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad Q15-2(1162.599mil,-1540.63mil) on Top Layer And Pad Q15-3(1200mil,-1619.37mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad Q3_1-1(1687.402mil,-3630mil) on Top Layer And Pad Q3_1-3(1650mil,-3708.74mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad Q3_1-2(1612.599mil,-3630mil) on Top Layer And Pad Q3_1-3(1650mil,-3708.74mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad Q4_1-1(1637.402mil,-2961.26mil) on Top Layer And Pad Q4_1-3(1600mil,-3040mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad Q4_1-2(1562.599mil,-2961.26mil) on Top Layer And Pad Q4_1-3(1600mil,-3040mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad Q5_2-1(3327.402mil,-2960.63mil) on Top Layer And Pad Q5_2-3(3290mil,-3039.37mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad Q5_2-2(3252.599mil,-2960.63mil) on Top Layer And Pad Q5_2-3(3290mil,-3039.37mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad Q6_1-1(1017.402mil,-2960mil) on Top Layer And Pad Q6_1-3(980mil,-3038.74mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad Q6_1-2(942.598mil,-2960mil) on Top Layer And Pad Q6_1-3(980mil,-3038.74mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad Q7_2-1(2205.787mil,-3035.433mil) on Top Layer And Pad Q7_2-3(2243.189mil,-2956.693mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad Q7_2-2(2280.59mil,-3035.433mil) on Top Layer And Pad Q7_2-3(2243.189mil,-2956.693mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad Q8_1-1(412.598mil,-3038.74mil) on Top Layer And Pad Q8_1-3(450mil,-2960mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad Q8_1-2(487.401mil,-3038.74mil) on Top Layer And Pad Q8_1-3(450mil,-2960mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad Q9_2-1(2745.787mil,-3035.433mil) on Top Layer And Pad Q9_2-3(2783.189mil,-2956.693mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad Q9_2-2(2820.59mil,-3035.433mil) on Top Layer And Pad Q9_2-3(2783.189mil,-2956.693mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.071mil < 10mil) Between Pad R29-1(910mil,-2319.528mil) on Top Layer And Via (867.402mil,-2332.599mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.071mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.922mil < 10mil) Between Pad R30-1(750mil,-2260.472mil) on Top Layer And Via (790mil,-2290mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.921mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.922mil < 10mil) Between Pad R30-2(750mil,-2319.528mil) on Top Layer And Via (790mil,-2290mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.922mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U1-1(305.512mil,-1391.142mil) on Top Layer And Pad U1-2(355.512mil,-1391.142mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U1-3(405.512mil,-1391.142mil) on Top Layer And Pad U1-4(455.512mil,-1391.142mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U1-5(505.512mil,-1391.142mil) on Top Layer And Pad U1-6(555.512mil,-1391.142mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U1-7(605.512mil,-1391.142mil) on Top Layer And Pad U1-8(655.512mil,-1391.142mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.998mil < 10mil) Between Pad U7-1(450.748mil,-2136.378mil) on Top Layer And Pad U7-28(486.181mil,-2100.945mil) on Top Layer [Top Solder] Mask Sliver [3.998mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U7-1(450.748mil,-2136.378mil) on Top Layer And Pad U7-29(545.236mil,-2195.433mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U7-11(545.236mil,-2289.921mil) on Top Layer And Pad U7-29(545.236mil,-2195.433mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U7-13(584.606mil,-2289.921mil) on Top Layer And Pad U7-29(545.236mil,-2195.433mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U7-15(639.724mil,-2254.488mil) on Top Layer And Pad U7-29(545.236mil,-2195.433mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U7-17(639.724mil,-2215.118mil) on Top Layer And Pad U7-29(545.236mil,-2195.433mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U7-19(639.724mil,-2175.748mil) on Top Layer And Pad U7-29(545.236mil,-2195.433mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U7-2(450.748mil,-2156.063mil) on Top Layer And Pad U7-29(545.236mil,-2195.433mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.998mil < 10mil) Between Pad U7-21(639.724mil,-2136.378mil) on Top Layer And Pad U7-22(604.291mil,-2100.945mil) on Top Layer [Top Solder] Mask Sliver [3.998mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U7-21(639.724mil,-2136.378mil) on Top Layer And Pad U7-29(545.236mil,-2195.433mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U7-23(584.606mil,-2100.945mil) on Top Layer And Pad U7-29(545.236mil,-2195.433mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U7-25(545.236mil,-2100.945mil) on Top Layer And Pad U7-29(545.236mil,-2195.433mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U7-27(505.866mil,-2100.945mil) on Top Layer And Pad U7-29(545.236mil,-2195.433mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U7-29(545.236mil,-2195.433mil) on Top Layer And Pad U7-3(450.748mil,-2175.748mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U7-29(545.236mil,-2195.433mil) on Top Layer And Pad U7-5(450.748mil,-2215.118mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U7-29(545.236mil,-2195.433mil) on Top Layer And Pad U7-7(450.748mil,-2254.488mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U7-29(545.236mil,-2195.433mil) on Top Layer And Pad U7-9(505.866mil,-2289.921mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.998mil < 10mil) Between Pad U7-7(450.748mil,-2254.488mil) on Top Layer And Pad U7-8(486.181mil,-2289.921mil) on Top Layer [Top Solder] Mask Sliver [3.998mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.795mil < 10mil) Between Pad U7-7(450.748mil,-2254.488mil) on Top Layer And Via (435mil,-2290mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.795mil]
Rule Violations :54

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (8.425mil < 10mil) Between Arc (1115.748mil,-2957.992mil) on Top Overlay And Pad R14_1-1(1100mil,-2929.528mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.425mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.425mil < 10mil) Between Arc (1425.748mil,-2957.992mil) on Top Overlay And Pad R12_1-1(1410mil,-2929.528mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.425mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.425mil < 10mil) Between Arc (1735.748mil,-2957.992mil) on Top Overlay And Pad R10_1-1(1720mil,-2929.528mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.425mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.425mil < 10mil) Between Arc (3115.748mil,-2957.992mil) on Top Overlay And Pad R14_2-1(3100mil,-2929.528mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.425mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.425mil < 10mil) Between Arc (3425.748mil,-2957.992mil) on Top Overlay And Pad R12_2-1(3410mil,-2929.528mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.425mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.425mil < 10mil) Between Arc (3735.748mil,-2957.992mil) on Top Overlay And Pad R10_2-1(3720mil,-2929.528mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.425mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.425mil < 10mil) Between Arc (535.748mil,-197.992mil) on Top Overlay And Pad R47-1(520mil,-169.528mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.425mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad C10-1(539.528mil,-2455mil) on Top Layer And Track (502.126mil,-2441.22mil)(517.874mil,-2441.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C10-1(539.528mil,-2455mil) on Top Layer And Track (502.126mil,-2468.78mil)(517.874mil,-2468.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C10-2(480.472mil,-2455mil) on Top Layer And Track (502.126mil,-2441.22mil)(517.874mil,-2441.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C10-2(480.472mil,-2455mil) on Top Layer And Track (502.126mil,-2468.78mil)(517.874mil,-2468.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C1-1(2200.472mil,-1110mil) on Top Layer And Track (2222.126mil,-1096.22mil)(2237.874mil,-1096.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C1-1(2200.472mil,-1110mil) on Top Layer And Track (2222.126mil,-1123.78mil)(2237.874mil,-1123.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C11-1(405mil,-2444.528mil) on Top Layer And Track (391.22mil,-2422.874mil)(391.22mil,-2407.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C11-1(405mil,-2444.528mil) on Top Layer And Track (418.779mil,-2422.874mil)(418.779mil,-2407.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C11-2(405mil,-2385.472mil) on Top Layer And Track (391.22mil,-2422.874mil)(391.22mil,-2407.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad C11-2(405mil,-2385.472mil) on Top Layer And Track (418.779mil,-2422.874mil)(418.779mil,-2407.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad C1-2(2259.528mil,-1110mil) on Top Layer And Track (2222.126mil,-1096.22mil)(2237.874mil,-1096.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C1-2(2259.528mil,-1110mil) on Top Layer And Track (2222.126mil,-1123.78mil)(2237.874mil,-1123.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C12_1-1(1050mil,-390.473mil) on Top Layer And Track (1036.22mil,-427.874mil)(1036.22mil,-412.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad C12_1-1(1050mil,-390.473mil) on Top Layer And Track (1063.78mil,-427.874mil)(1063.78mil,-412.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C12_1-2(1050mil,-449.528mil) on Top Layer And Track (1036.22mil,-427.874mil)(1036.22mil,-412.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C12_1-2(1050mil,-449.528mil) on Top Layer And Track (1063.78mil,-427.874mil)(1063.78mil,-412.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C12_2-1(1750mil,-390.473mil) on Top Layer And Track (1736.22mil,-427.874mil)(1736.22mil,-412.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad C12_2-1(1750mil,-390.473mil) on Top Layer And Track (1763.78mil,-427.874mil)(1763.78mil,-412.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C12_2-2(1750mil,-449.528mil) on Top Layer And Track (1736.22mil,-427.874mil)(1736.22mil,-412.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C12_2-2(1750mil,-449.528mil) on Top Layer And Track (1763.78mil,-427.874mil)(1763.78mil,-412.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C12_3-1(2450mil,-390.473mil) on Top Layer And Track (2436.22mil,-427.874mil)(2436.22mil,-412.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad C12_3-1(2450mil,-390.473mil) on Top Layer And Track (2463.78mil,-427.874mil)(2463.78mil,-412.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C12_3-2(2450mil,-449.528mil) on Top Layer And Track (2436.22mil,-427.874mil)(2436.22mil,-412.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C12_3-2(2450mil,-449.528mil) on Top Layer And Track (2463.78mil,-427.874mil)(2463.78mil,-412.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C12_4-1(3150mil,-390.473mil) on Top Layer And Track (3136.22mil,-427.874mil)(3136.22mil,-412.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad C12_4-1(3150mil,-390.473mil) on Top Layer And Track (3163.78mil,-427.874mil)(3163.78mil,-412.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C12_4-2(3150mil,-449.528mil) on Top Layer And Track (3136.22mil,-427.874mil)(3136.22mil,-412.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C12_4-2(3150mil,-449.528mil) on Top Layer And Track (3163.78mil,-427.874mil)(3163.78mil,-412.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C13_1-1(1050mil,-2259.528mil) on Top Layer And Track (1036.22mil,-2237.874mil)(1036.22mil,-2222.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C13_1-1(1050mil,-2259.528mil) on Top Layer And Track (1063.78mil,-2237.874mil)(1063.78mil,-2222.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C13_1-2(1050mil,-2200.472mil) on Top Layer And Track (1036.22mil,-2237.874mil)(1036.22mil,-2222.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad C13_1-2(1050mil,-2200.472mil) on Top Layer And Track (1063.78mil,-2237.874mil)(1063.78mil,-2222.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C13_2-1(1450mil,-2259.528mil) on Top Layer And Track (1436.22mil,-2237.874mil)(1436.22mil,-2222.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C13_2-1(1450mil,-2259.528mil) on Top Layer And Track (1463.78mil,-2237.874mil)(1463.78mil,-2222.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C13_2-2(1450mil,-2200.472mil) on Top Layer And Track (1436.22mil,-2237.874mil)(1436.22mil,-2222.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad C13_2-2(1450mil,-2200.472mil) on Top Layer And Track (1463.78mil,-2237.874mil)(1463.78mil,-2222.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C13_3-1(1450mil,-1740.473mil) on Top Layer And Track (1436.22mil,-1777.874mil)(1436.22mil,-1762.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad C13_3-1(1450mil,-1740.473mil) on Top Layer And Track (1463.78mil,-1777.874mil)(1463.78mil,-1762.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C13_3-2(1450mil,-1799.528mil) on Top Layer And Track (1436.22mil,-1777.874mil)(1436.22mil,-1762.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C13_3-2(1450mil,-1799.528mil) on Top Layer And Track (1463.78mil,-1777.874mil)(1463.78mil,-1762.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C13_4-1(1450mil,-1459.527mil) on Top Layer And Track (1436.22mil,-1437.874mil)(1436.22mil,-1422.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C13_4-1(1450mil,-1459.527mil) on Top Layer And Track (1463.78mil,-1437.874mil)(1463.78mil,-1422.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C13_4-2(1450mil,-1400.472mil) on Top Layer And Track (1436.22mil,-1437.874mil)(1436.22mil,-1422.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad C13_4-2(1450mil,-1400.472mil) on Top Layer And Track (1463.78mil,-1437.874mil)(1463.78mil,-1422.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad C14-1(2659.055mil,-2410mil) on Top Layer And Track (2621.653mil,-2396.22mil)(2637.402mil,-2396.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C14-1(2659.055mil,-2410mil) on Top Layer And Track (2621.653mil,-2423.78mil)(2637.402mil,-2423.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C14-2(2600mil,-2410mil) on Top Layer And Track (2621.653mil,-2396.22mil)(2637.402mil,-2396.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C14-2(2600mil,-2410mil) on Top Layer And Track (2621.653mil,-2423.78mil)(2637.402mil,-2423.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad C15-1(2659.528mil,-2740mil) on Top Layer And Track (2622.126mil,-2726.22mil)(2637.874mil,-2726.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C15-1(2659.528mil,-2740mil) on Top Layer And Track (2622.126mil,-2753.78mil)(2637.874mil,-2753.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C15-2(2600.472mil,-2740mil) on Top Layer And Track (2622.126mil,-2726.22mil)(2637.874mil,-2726.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C15-2(2600.472mil,-2740mil) on Top Layer And Track (2622.126mil,-2753.78mil)(2637.874mil,-2753.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C2-1(1900mil,-1030.473mil) on Top Layer And Track (1886.22mil,-1067.874mil)(1886.22mil,-1052.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad C2-1(1900mil,-1030.473mil) on Top Layer And Track (1913.78mil,-1067.874mil)(1913.78mil,-1052.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C2-2(1900mil,-1089.528mil) on Top Layer And Track (1886.22mil,-1067.874mil)(1886.22mil,-1052.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C2-2(1900mil,-1089.528mil) on Top Layer And Track (1913.78mil,-1067.874mil)(1913.78mil,-1052.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C3-1(1820mil,-1089.527mil) on Top Layer And Track (1806.22mil,-1067.874mil)(1806.22mil,-1052.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C3-1(1820mil,-1089.527mil) on Top Layer And Track (1833.78mil,-1067.874mil)(1833.78mil,-1052.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C3-2(1820mil,-1030.472mil) on Top Layer And Track (1806.22mil,-1067.874mil)(1806.22mil,-1052.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad C3-2(1820mil,-1030.472mil) on Top Layer And Track (1833.78mil,-1067.874mil)(1833.78mil,-1052.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad C4-1(2180mil,-1869.213mil) on Top Layer And Track (2048.11mil,-1924.331mil)(2144.567mil,-1924.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad C4-1(2180mil,-1869.213mil) on Top Layer And Track (2215.433mil,-1924.331mil)(2311.89mil,-1924.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad C4-2(2180mil,-1570mil) on Top Layer And Track (1977.244mil,-1518.819mil)(2144.567mil,-1518.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad C4-2(2180mil,-1570mil) on Top Layer And Track (2215.433mil,-1518.819mil)(2382.756mil,-1518.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad C5-1(2561.968mil,-2577.008mil) on Top Layer And Track (2526.535mil,-2541.575mil)(2526.535mil,-2490.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad C5-1(2561.968mil,-2577.008mil) on Top Layer And Track (2526.535mil,-2663.622mil)(2526.535mil,-2612.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad C5-2(2747.008mil,-2577.008mil) on Top Layer And Track (2786.378mil,-2541.575mil)(2786.378mil,-2452.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad C5-2(2747.008mil,-2577.008mil) on Top Layer And Track (2786.378mil,-2701.024mil)(2786.378mil,-2612.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C6-1(3590.63mil,-1560mil) on Top Layer And Track (3630mil,-1585.591mil)(3630mil,-1534.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C6-2(3669.37mil,-1560mil) on Top Layer And Track (3630mil,-1585.591mil)(3630mil,-1534.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C7-1(296.457mil,-1530mil) on Top Layer And Track (318.11mil,-1516.22mil)(333.858mil,-1516.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C7-1(296.457mil,-1530mil) on Top Layer And Track (318.11mil,-1543.78mil)(333.858mil,-1543.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad C7-2(355.512mil,-1530mil) on Top Layer And Track (318.11mil,-1516.22mil)(333.858mil,-1516.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C7-2(355.512mil,-1530mil) on Top Layer And Track (318.11mil,-1543.78mil)(333.858mil,-1543.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C9_1-1(1850mil,-3569.843mil) on Top Layer And Track (1836.22mil,-3607.244mil)(1836.22mil,-3591.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad C9_1-1(1850mil,-3569.843mil) on Top Layer And Track (1863.78mil,-3607.244mil)(1863.78mil,-3591.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C9_1-2(1850mil,-3628.898mil) on Top Layer And Track (1836.22mil,-3607.244mil)(1836.22mil,-3591.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C9_1-2(1850mil,-3628.898mil) on Top Layer And Track (1863.78mil,-3607.244mil)(1863.78mil,-3591.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C9_2-1(3850mil,-3569.843mil) on Top Layer And Track (3836.22mil,-3607.244mil)(3836.22mil,-3591.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad C9_2-1(3850mil,-3569.843mil) on Top Layer And Track (3863.78mil,-3607.244mil)(3863.78mil,-3591.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C9_2-2(3850mil,-3628.898mil) on Top Layer And Track (3836.22mil,-3607.244mil)(3836.22mil,-3591.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C9_2-2(3850mil,-3628.898mil) on Top Layer And Track (3863.78mil,-3607.244mil)(3863.78mil,-3591.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.417mil < 10mil) Between Pad D2-1(3528.74mil,-630mil) on Top Layer And Track (3410.63mil,-594.567mil)(3520.866mil,-594.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.417mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.417mil < 10mil) Between Pad D2-1(3528.74mil,-630mil) on Top Layer And Track (3410.63mil,-665.433mil)(3520.866mil,-665.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.417mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.417mil < 10mil) Between Pad D2-2(3400mil,-630mil) on Top Layer And Track (3410.63mil,-594.567mil)(3520.866mil,-594.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.417mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.417mil < 10mil) Between Pad D2-2(3400mil,-630mil) on Top Layer And Track (3410.63mil,-665.433mil)(3520.866mil,-665.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.417mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D3_1-1(1720mil,-2990.472mil) on Top Layer And Track (1706.22mil,-3027.874mil)(1706.22mil,-3012.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D3_1-1(1720mil,-2990.472mil) on Top Layer And Track (1733.78mil,-3027.874mil)(1733.78mil,-3012.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D3_1-2(1720mil,-3049.528mil) on Top Layer And Track (1706.22mil,-3027.874mil)(1706.22mil,-3012.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D3_1-2(1720mil,-3049.528mil) on Top Layer And Track (1733.78mil,-3027.874mil)(1733.78mil,-3012.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D3_2-1(3720mil,-2990.472mil) on Top Layer And Track (3706.22mil,-3027.874mil)(3706.22mil,-3012.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D3_2-1(3720mil,-2990.472mil) on Top Layer And Track (3733.78mil,-3027.874mil)(3733.78mil,-3012.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D3_2-2(3720mil,-3049.528mil) on Top Layer And Track (3706.22mil,-3027.874mil)(3706.22mil,-3012.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D3_2-2(3720mil,-3049.528mil) on Top Layer And Track (3733.78mil,-3027.874mil)(3733.78mil,-3012.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D4_1-1(1410mil,-2990.472mil) on Top Layer And Track (1396.22mil,-3027.874mil)(1396.22mil,-3012.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D4_1-1(1410mil,-2990.472mil) on Top Layer And Track (1423.78mil,-3027.874mil)(1423.78mil,-3012.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D4_1-2(1410mil,-3049.528mil) on Top Layer And Track (1396.22mil,-3027.874mil)(1396.22mil,-3012.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D4_1-2(1410mil,-3049.528mil) on Top Layer And Track (1423.78mil,-3027.874mil)(1423.78mil,-3012.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D4_2-1(3410mil,-2990.472mil) on Top Layer And Track (3396.22mil,-3027.874mil)(3396.22mil,-3012.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D4_2-1(3410mil,-2990.472mil) on Top Layer And Track (3423.78mil,-3027.874mil)(3423.78mil,-3012.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D4_2-2(3410mil,-3049.528mil) on Top Layer And Track (3396.22mil,-3027.874mil)(3396.22mil,-3012.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D4_2-2(3410mil,-3049.528mil) on Top Layer And Track (3423.78mil,-3027.874mil)(3423.78mil,-3012.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D5_1-1(1100mil,-2990.472mil) on Top Layer And Track (1086.22mil,-3027.874mil)(1086.22mil,-3012.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D5_1-1(1100mil,-2990.472mil) on Top Layer And Track (1113.78mil,-3027.874mil)(1113.78mil,-3012.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D5_1-2(1100mil,-3049.528mil) on Top Layer And Track (1086.22mil,-3027.874mil)(1086.22mil,-3012.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D5_1-2(1100mil,-3049.528mil) on Top Layer And Track (1113.78mil,-3027.874mil)(1113.78mil,-3012.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D5_2-1(3100mil,-2990.472mil) on Top Layer And Track (3086.22mil,-3027.874mil)(3086.22mil,-3012.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D5_2-1(3100mil,-2990.472mil) on Top Layer And Track (3113.78mil,-3027.874mil)(3113.78mil,-3012.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D5_2-2(3100mil,-3049.528mil) on Top Layer And Track (3086.22mil,-3027.874mil)(3086.22mil,-3012.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D5_2-2(3100mil,-3049.528mil) on Top Layer And Track (3113.78mil,-3027.874mil)(3113.78mil,-3012.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad D6-1(630mil,-2530.394mil) on Top Layer And Track (630mil,-2591.417mil)(630mil,-2575.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad D6-2(630mil,-2680mil) on Top Layer And Track (630mil,-2634.724mil)(630mil,-2615.039mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D7-1(2240.472mil,-640mil) on Top Layer And Track (2262.126mil,-626.22mil)(2277.874mil,-626.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D7-1(2240.472mil,-640mil) on Top Layer And Track (2262.126mil,-653.779mil)(2277.874mil,-653.779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D7-2(2299.528mil,-640mil) on Top Layer And Track (2262.126mil,-626.22mil)(2277.874mil,-626.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D7-2(2299.528mil,-640mil) on Top Layer And Track (2262.126mil,-653.779mil)(2277.874mil,-653.779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D8-1(1300mil,-2589.528mil) on Top Layer And Track (1286.22mil,-2567.874mil)(1286.22mil,-2552.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D8-1(1300mil,-2589.528mil) on Top Layer And Track (1313.78mil,-2567.874mil)(1313.78mil,-2552.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D8-2(1300mil,-2530.472mil) on Top Layer And Track (1286.22mil,-2567.874mil)(1286.22mil,-2552.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D8-2(1300mil,-2530.472mil) on Top Layer And Track (1313.78mil,-2567.874mil)(1313.78mil,-2552.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D9-1(520mil,-230.472mil) on Top Layer And Track (506.221mil,-267.874mil)(506.221mil,-252.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad D9-1(520mil,-230.472mil) on Top Layer And Track (533.78mil,-267.874mil)(533.78mil,-252.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D9-2(520mil,-289.528mil) on Top Layer And Track (506.221mil,-267.874mil)(506.221mil,-252.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D9-2(520mil,-289.528mil) on Top Layer And Track (533.78mil,-267.874mil)(533.78mil,-252.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.947mil < 10mil) Between Pad J1-6(241.299mil,-2202.205mil) on Multi-Layer And Track (184.213mil,-2162.835mil)(243.268mil,-2162.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.947mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.595mil < 10mil) Between Pad J1-7(241.299mil,-2399.055mil) on Multi-Layer And Track (184.213mil,-2438.425mil)(243.268mil,-2438.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.595mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R10_1-1(1720mil,-2929.528mil) on Top Layer And Track (1706.22mil,-2907.874mil)(1706.22mil,-2892.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R10_1-1(1720mil,-2929.528mil) on Top Layer And Track (1733.78mil,-2907.874mil)(1733.78mil,-2892.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R10_1-2(1720mil,-2870.472mil) on Top Layer And Track (1706.22mil,-2907.874mil)(1706.22mil,-2892.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R10_1-2(1720mil,-2870.472mil) on Top Layer And Track (1733.78mil,-2907.874mil)(1733.78mil,-2892.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R10_2-1(3720mil,-2929.528mil) on Top Layer And Track (3706.22mil,-2907.874mil)(3706.22mil,-2892.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R10_2-1(3720mil,-2929.528mil) on Top Layer And Track (3733.78mil,-2907.874mil)(3733.78mil,-2892.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R10_2-2(3720mil,-2870.472mil) on Top Layer And Track (3706.22mil,-2907.874mil)(3706.22mil,-2892.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R10_2-2(3720mil,-2870.472mil) on Top Layer And Track (3733.78mil,-2907.874mil)(3733.78mil,-2892.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R1-1(3330mil,-629.528mil) on Top Layer And Track (3316.22mil,-607.874mil)(3316.22mil,-592.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R1-1(3330mil,-629.528mil) on Top Layer And Track (3343.78mil,-607.874mil)(3343.78mil,-592.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R11_1-1(1500mil,-3149.528mil) on Top Layer And Track (1486.22mil,-3127.874mil)(1486.22mil,-3112.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R11_1-1(1500mil,-3149.528mil) on Top Layer And Track (1513.78mil,-3127.874mil)(1513.78mil,-3112.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R11_1-2(1500mil,-3090.472mil) on Top Layer And Track (1486.22mil,-3127.874mil)(1486.22mil,-3112.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R11_1-2(1500mil,-3090.472mil) on Top Layer And Track (1513.78mil,-3127.874mil)(1513.78mil,-3112.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R11_2-1(3500mil,-3149.528mil) on Top Layer And Track (3486.22mil,-3127.874mil)(3486.22mil,-3112.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R11_2-1(3500mil,-3149.528mil) on Top Layer And Track (3513.78mil,-3127.874mil)(3513.78mil,-3112.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R11_2-2(3500mil,-3090.472mil) on Top Layer And Track (3486.22mil,-3127.874mil)(3486.22mil,-3112.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R11_2-2(3500mil,-3090.472mil) on Top Layer And Track (3513.78mil,-3127.874mil)(3513.78mil,-3112.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R1-2(3330mil,-570.472mil) on Top Layer And Track (3316.22mil,-607.874mil)(3316.22mil,-592.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R1-2(3330mil,-570.472mil) on Top Layer And Track (3343.78mil,-607.874mil)(3343.78mil,-592.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R12_1-1(1410mil,-2929.528mil) on Top Layer And Track (1396.22mil,-2907.874mil)(1396.22mil,-2892.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R12_1-1(1410mil,-2929.528mil) on Top Layer And Track (1423.78mil,-2907.874mil)(1423.78mil,-2892.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R12_1-2(1410mil,-2870.472mil) on Top Layer And Track (1396.22mil,-2907.874mil)(1396.22mil,-2892.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R12_1-2(1410mil,-2870.472mil) on Top Layer And Track (1423.78mil,-2907.874mil)(1423.78mil,-2892.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R12_2-1(3410mil,-2929.528mil) on Top Layer And Track (3396.22mil,-2907.874mil)(3396.22mil,-2892.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R12_2-1(3410mil,-2929.528mil) on Top Layer And Track (3423.78mil,-2907.874mil)(3423.78mil,-2892.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R12_2-2(3410mil,-2870.472mil) on Top Layer And Track (3396.22mil,-2907.874mil)(3396.22mil,-2892.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R12_2-2(3410mil,-2870.472mil) on Top Layer And Track (3423.78mil,-2907.874mil)(3423.78mil,-2892.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R13_1-1(1190mil,-3149.528mil) on Top Layer And Track (1176.22mil,-3127.874mil)(1176.22mil,-3112.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R13_1-1(1190mil,-3149.528mil) on Top Layer And Track (1203.78mil,-3127.874mil)(1203.78mil,-3112.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R13_1-2(1190mil,-3090.472mil) on Top Layer And Track (1176.22mil,-3127.874mil)(1176.22mil,-3112.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R13_1-2(1190mil,-3090.472mil) on Top Layer And Track (1203.78mil,-3127.874mil)(1203.78mil,-3112.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R13_2-1(3190mil,-3149.528mil) on Top Layer And Track (3176.22mil,-3127.874mil)(3176.22mil,-3112.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R13_2-1(3190mil,-3149.528mil) on Top Layer And Track (3203.78mil,-3127.874mil)(3203.78mil,-3112.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R13_2-2(3190mil,-3090.472mil) on Top Layer And Track (3176.22mil,-3127.874mil)(3176.22mil,-3112.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R13_2-2(3190mil,-3090.472mil) on Top Layer And Track (3203.78mil,-3127.874mil)(3203.78mil,-3112.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R14_1-1(1100mil,-2929.528mil) on Top Layer And Track (1086.22mil,-2907.874mil)(1086.22mil,-2892.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R14_1-1(1100mil,-2929.528mil) on Top Layer And Track (1113.78mil,-2907.874mil)(1113.78mil,-2892.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R14_1-2(1100mil,-2870.472mil) on Top Layer And Track (1086.22mil,-2907.874mil)(1086.22mil,-2892.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R14_1-2(1100mil,-2870.472mil) on Top Layer And Track (1113.78mil,-2907.874mil)(1113.78mil,-2892.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R14_2-1(3100mil,-2929.528mil) on Top Layer And Track (3086.22mil,-2907.874mil)(3086.22mil,-2892.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R14_2-1(3100mil,-2929.528mil) on Top Layer And Track (3113.78mil,-2907.874mil)(3113.78mil,-2892.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R14_2-2(3100mil,-2870.472mil) on Top Layer And Track (3086.22mil,-2907.874mil)(3086.22mil,-2892.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R14_2-2(3100mil,-2870.472mil) on Top Layer And Track (3113.78mil,-2907.874mil)(3113.78mil,-2892.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R15_1-1(1790mil,-3569.843mil) on Top Layer And Track (1776.22mil,-3607.244mil)(1776.22mil,-3591.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R15_1-1(1790mil,-3569.843mil) on Top Layer And Track (1803.78mil,-3607.244mil)(1803.78mil,-3591.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R15_1-2(1790mil,-3628.898mil) on Top Layer And Track (1776.22mil,-3607.244mil)(1776.22mil,-3591.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R15_1-2(1790mil,-3628.898mil) on Top Layer And Track (1803.78mil,-3607.244mil)(1803.78mil,-3591.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R15_2-1(3790mil,-3569.843mil) on Top Layer And Track (3776.22mil,-3607.244mil)(3776.22mil,-3591.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R15_2-1(3790mil,-3569.843mil) on Top Layer And Track (3803.78mil,-3607.244mil)(3803.78mil,-3591.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R15_2-2(3790mil,-3628.898mil) on Top Layer And Track (3776.22mil,-3607.244mil)(3776.22mil,-3591.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R15_2-2(3790mil,-3628.898mil) on Top Layer And Track (3803.78mil,-3607.244mil)(3803.78mil,-3591.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R16_1-1(1849.527mil,-3690mil) on Top Layer And Track (1812.126mil,-3676.22mil)(1827.874mil,-3676.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R16_1-1(1849.527mil,-3690mil) on Top Layer And Track (1812.126mil,-3703.78mil)(1827.874mil,-3703.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R16_1-2(1790.472mil,-3690mil) on Top Layer And Track (1812.126mil,-3676.22mil)(1827.874mil,-3676.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R16_1-2(1790.472mil,-3690mil) on Top Layer And Track (1812.126mil,-3703.78mil)(1827.874mil,-3703.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R16_2-1(3849.528mil,-3690mil) on Top Layer And Track (3812.126mil,-3676.22mil)(3827.874mil,-3676.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R16_2-1(3849.528mil,-3690mil) on Top Layer And Track (3812.126mil,-3703.78mil)(3827.874mil,-3703.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R16_2-2(3790.472mil,-3690mil) on Top Layer And Track (3812.126mil,-3676.22mil)(3827.874mil,-3676.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R16_2-2(3790.472mil,-3690mil) on Top Layer And Track (3812.126mil,-3703.78mil)(3827.874mil,-3703.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R17_1-1(1580.473mil,-2860mil) on Top Layer And Track (1602.126mil,-2846.22mil)(1617.874mil,-2846.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R17_1-1(1580.473mil,-2860mil) on Top Layer And Track (1602.126mil,-2873.78mil)(1617.874mil,-2873.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R17_1-2(1639.528mil,-2860mil) on Top Layer And Track (1602.126mil,-2846.22mil)(1617.874mil,-2846.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R17_1-2(1639.528mil,-2860mil) on Top Layer And Track (1602.126mil,-2873.78mil)(1617.874mil,-2873.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R17_2-1(3580.472mil,-2860mil) on Top Layer And Track (3602.126mil,-2846.22mil)(3617.874mil,-2846.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R17_2-1(3580.472mil,-2860mil) on Top Layer And Track (3602.126mil,-2873.78mil)(3617.874mil,-2873.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R17_2-2(3639.528mil,-2860mil) on Top Layer And Track (3602.126mil,-2846.22mil)(3617.874mil,-2846.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R17_2-2(3639.528mil,-2860mil) on Top Layer And Track (3602.126mil,-2873.78mil)(3617.874mil,-2873.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R18_1-1(1270.473mil,-2870mil) on Top Layer And Track (1292.126mil,-2856.22mil)(1307.874mil,-2856.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R18_1-1(1270.473mil,-2870mil) on Top Layer And Track (1292.126mil,-2883.78mil)(1307.874mil,-2883.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R18_1-2(1329.528mil,-2870mil) on Top Layer And Track (1292.126mil,-2856.22mil)(1307.874mil,-2856.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R18_1-2(1329.528mil,-2870mil) on Top Layer And Track (1292.126mil,-2883.78mil)(1307.874mil,-2883.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R18_2-1(3270.472mil,-2870mil) on Top Layer And Track (3292.126mil,-2856.22mil)(3307.874mil,-2856.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R18_2-1(3270.472mil,-2870mil) on Top Layer And Track (3292.126mil,-2883.78mil)(3307.874mil,-2883.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R18_2-2(3329.528mil,-2870mil) on Top Layer And Track (3292.126mil,-2856.22mil)(3307.874mil,-2856.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R18_2-2(3329.528mil,-2870mil) on Top Layer And Track (3292.126mil,-2883.78mil)(3307.874mil,-2883.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R19_1-1(960.472mil,-2870mil) on Top Layer And Track (982.126mil,-2856.22mil)(997.874mil,-2856.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R19_1-1(960.472mil,-2870mil) on Top Layer And Track (982.126mil,-2883.78mil)(997.874mil,-2883.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R19_1-2(1019.528mil,-2870mil) on Top Layer And Track (982.126mil,-2856.22mil)(997.874mil,-2856.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R19_1-2(1019.528mil,-2870mil) on Top Layer And Track (982.126mil,-2883.78mil)(997.874mil,-2883.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R19_2-1(2960.472mil,-2870mil) on Top Layer And Track (2982.126mil,-2856.22mil)(2997.874mil,-2856.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R19_2-1(2960.472mil,-2870mil) on Top Layer And Track (2982.126mil,-2883.78mil)(2997.874mil,-2883.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R19_2-2(3019.528mil,-2870mil) on Top Layer And Track (2982.126mil,-2856.22mil)(2997.874mil,-2856.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R19_2-2(3019.528mil,-2870mil) on Top Layer And Track (2982.126mil,-2883.78mil)(2997.874mil,-2883.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R20_1-1(209.528mil,-2600mil) on Top Layer And Track (172.126mil,-2586.22mil)(187.874mil,-2586.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R20_1-1(209.528mil,-2600mil) on Top Layer And Track (172.126mil,-2613.78mil)(187.874mil,-2613.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R20_1-2(150.472mil,-2600mil) on Top Layer And Track (172.126mil,-2586.22mil)(187.874mil,-2586.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R20_1-2(150.472mil,-2600mil) on Top Layer And Track (172.126mil,-2613.78mil)(187.874mil,-2613.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R20_2-1(1980mil,-3340.472mil) on Top Layer And Track (1966.22mil,-3377.874mil)(1966.22mil,-3362.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R20_2-1(1980mil,-3340.472mil) on Top Layer And Track (1993.78mil,-3377.874mil)(1993.78mil,-3362.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R20_2-2(1980mil,-3399.528mil) on Top Layer And Track (1966.22mil,-3377.874mil)(1966.22mil,-3362.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R20_2-2(1980mil,-3399.528mil) on Top Layer And Track (1993.78mil,-3377.874mil)(1993.78mil,-3362.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R2-1(3610.472mil,-1460mil) on Top Layer And Track (3632.126mil,-1446.22mil)(3647.874mil,-1446.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R2-1(3610.472mil,-1460mil) on Top Layer And Track (3632.126mil,-1473.78mil)(3647.874mil,-1473.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R21_1-1(500mil,-2600mil) on Top Layer And Track (462.598mil,-2586.22mil)(478.346mil,-2586.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R21_1-1(500mil,-2600mil) on Top Layer And Track (462.598mil,-2613.78mil)(478.346mil,-2613.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R21_1-2(440.945mil,-2600mil) on Top Layer And Track (462.598mil,-2586.22mil)(478.346mil,-2586.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R21_1-2(440.945mil,-2600mil) on Top Layer And Track (462.598mil,-2613.78mil)(478.346mil,-2613.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R21_2-1(1870mil,-2849.528mil) on Top Layer And Track (1856.22mil,-2827.874mil)(1856.22mil,-2812.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R21_2-1(1870mil,-2849.528mil) on Top Layer And Track (1883.78mil,-2827.874mil)(1883.78mil,-2812.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R21_2-2(1870mil,-2790.472mil) on Top Layer And Track (1856.22mil,-2827.874mil)(1856.22mil,-2812.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R21_2-2(1870mil,-2790.472mil) on Top Layer And Track (1883.78mil,-2827.874mil)(1883.78mil,-2812.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R2-2(3669.528mil,-1460mil) on Top Layer And Track (3632.126mil,-1446.22mil)(3647.874mil,-1446.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R2-2(3669.528mil,-1460mil) on Top Layer And Track (3632.126mil,-1473.78mil)(3647.874mil,-1473.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R22_1-1(140mil,-3140.315mil) on Top Layer And Track (126.22mil,-3177.717mil)(126.22mil,-3161.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R22_1-1(140mil,-3140.315mil) on Top Layer And Track (153.78mil,-3177.717mil)(153.78mil,-3161.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R22_1-2(140mil,-3199.37mil) on Top Layer And Track (126.22mil,-3177.717mil)(126.22mil,-3161.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R22_1-2(140mil,-3199.37mil) on Top Layer And Track (153.78mil,-3177.717mil)(153.78mil,-3161.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R22_2-1(2203.189mil,-3137.008mil) on Top Layer And Track (2189.409mil,-3174.409mil)(2189.409mil,-3158.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R22_2-1(2203.189mil,-3137.008mil) on Top Layer And Track (2216.968mil,-3174.409mil)(2216.968mil,-3158.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R22_2-2(2203.189mil,-3196.063mil) on Top Layer And Track (2189.409mil,-3174.409mil)(2189.409mil,-3158.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R22_2-2(2203.189mil,-3196.063mil) on Top Layer And Track (2216.968mil,-3174.409mil)(2216.968mil,-3158.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R23_1-1(410mil,-3139.843mil) on Top Layer And Track (396.221mil,-3177.244mil)(396.221mil,-3161.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R23_1-1(410mil,-3139.843mil) on Top Layer And Track (423.78mil,-3177.244mil)(423.78mil,-3161.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R23_1-2(410mil,-3198.898mil) on Top Layer And Track (396.221mil,-3177.244mil)(396.221mil,-3161.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R23_1-2(410mil,-3198.898mil) on Top Layer And Track (423.78mil,-3177.244mil)(423.78mil,-3161.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R23_2-1(2473.189mil,-3136.535mil) on Top Layer And Track (2459.41mil,-3173.937mil)(2459.41mil,-3158.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R23_2-1(2473.189mil,-3136.535mil) on Top Layer And Track (2486.969mil,-3173.937mil)(2486.969mil,-3158.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R23_2-2(2473.189mil,-3195.59mil) on Top Layer And Track (2459.41mil,-3173.937mil)(2459.41mil,-3158.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R23_2-2(2473.189mil,-3195.59mil) on Top Layer And Track (2486.969mil,-3173.937mil)(2486.969mil,-3158.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R24_1-1(680mil,-3139.843mil) on Top Layer And Track (666.221mil,-3177.244mil)(666.221mil,-3161.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R24_1-1(680mil,-3139.843mil) on Top Layer And Track (693.78mil,-3177.244mil)(693.78mil,-3161.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R24_1-2(680mil,-3198.898mil) on Top Layer And Track (666.221mil,-3177.244mil)(666.221mil,-3161.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R24_1-2(680mil,-3198.898mil) on Top Layer And Track (693.78mil,-3177.244mil)(693.78mil,-3161.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R24_2-1(2743.189mil,-3136.535mil) on Top Layer And Track (2729.41mil,-3173.937mil)(2729.41mil,-3158.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R24_2-1(2743.189mil,-3136.535mil) on Top Layer And Track (2756.969mil,-3173.937mil)(2756.969mil,-3158.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R24_2-2(2743.189mil,-3195.59mil) on Top Layer And Track (2729.41mil,-3173.937mil)(2729.41mil,-3158.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R24_2-2(2743.189mil,-3195.59mil) on Top Layer And Track (2756.969mil,-3173.937mil)(2756.969mil,-3158.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R25_1-1(220mil,-3139.37mil) on Top Layer And Track (206.22mil,-3176.772mil)(206.22mil,-3161.024mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R25_1-1(220mil,-3139.37mil) on Top Layer And Track (233.78mil,-3176.772mil)(233.78mil,-3161.024mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R25_1-2(220mil,-3198.425mil) on Top Layer And Track (206.22mil,-3176.772mil)(206.22mil,-3161.024mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R25_1-2(220mil,-3198.425mil) on Top Layer And Track (233.78mil,-3176.772mil)(233.78mil,-3161.024mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R25_2-1(2283.189mil,-3136.063mil) on Top Layer And Track (2269.409mil,-3173.465mil)(2269.409mil,-3157.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R25_2-1(2283.189mil,-3136.063mil) on Top Layer And Track (2296.968mil,-3173.465mil)(2296.968mil,-3157.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R25_2-2(2283.189mil,-3195.118mil) on Top Layer And Track (2269.409mil,-3173.465mil)(2269.409mil,-3157.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R25_2-2(2283.189mil,-3195.118mil) on Top Layer And Track (2296.968mil,-3173.465mil)(2296.968mil,-3157.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R26_1-1(490mil,-3139.843mil) on Top Layer And Track (476.221mil,-3177.244mil)(476.221mil,-3161.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R26_1-1(490mil,-3139.843mil) on Top Layer And Track (503.78mil,-3177.244mil)(503.78mil,-3161.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R26_1-2(490mil,-3198.898mil) on Top Layer And Track (476.221mil,-3177.244mil)(476.221mil,-3161.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R26_1-2(490mil,-3198.898mil) on Top Layer And Track (503.78mil,-3177.244mil)(503.78mil,-3161.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R26_2-1(2553.189mil,-3136.535mil) on Top Layer And Track (2539.41mil,-3173.937mil)(2539.41mil,-3158.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R26_2-1(2553.189mil,-3136.535mil) on Top Layer And Track (2566.969mil,-3173.937mil)(2566.969mil,-3158.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R26_2-2(2553.189mil,-3195.59mil) on Top Layer And Track (2539.41mil,-3173.937mil)(2539.41mil,-3158.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R26_2-2(2553.189mil,-3195.59mil) on Top Layer And Track (2566.969mil,-3173.937mil)(2566.969mil,-3158.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R27_1-1(760mil,-3139.843mil) on Top Layer And Track (746.221mil,-3177.244mil)(746.221mil,-3161.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R27_1-1(760mil,-3139.843mil) on Top Layer And Track (773.78mil,-3177.244mil)(773.78mil,-3161.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R27_1-2(760mil,-3198.898mil) on Top Layer And Track (746.221mil,-3177.244mil)(746.221mil,-3161.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R27_1-2(760mil,-3198.898mil) on Top Layer And Track (773.78mil,-3177.244mil)(773.78mil,-3161.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R27_2-1(2823.189mil,-3136.535mil) on Top Layer And Track (2809.41mil,-3173.937mil)(2809.41mil,-3158.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R27_2-1(2823.189mil,-3136.535mil) on Top Layer And Track (2836.969mil,-3173.937mil)(2836.969mil,-3158.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R27_2-2(2823.189mil,-3195.59mil) on Top Layer And Track (2809.41mil,-3173.937mil)(2809.41mil,-3158.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R27_2-2(2823.189mil,-3195.59mil) on Top Layer And Track (2836.969mil,-3173.937mil)(2836.969mil,-3158.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R28-1(539.528mil,-2385mil) on Top Layer And Track (502.126mil,-2371.22mil)(517.874mil,-2371.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R28-1(539.528mil,-2385mil) on Top Layer And Track (502.126mil,-2398.78mil)(517.874mil,-2398.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R28-2(480.472mil,-2385mil) on Top Layer And Track (502.126mil,-2371.22mil)(517.874mil,-2371.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R28-2(480.472mil,-2385mil) on Top Layer And Track (502.126mil,-2398.78mil)(517.874mil,-2398.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R29-1(910mil,-2319.528mil) on Top Layer And Track (896.22mil,-2297.874mil)(896.22mil,-2282.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R29-1(910mil,-2319.528mil) on Top Layer And Track (923.779mil,-2297.874mil)(923.779mil,-2282.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R29-2(910mil,-2260.472mil) on Top Layer And Track (896.22mil,-2297.874mil)(896.22mil,-2282.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R29-2(910mil,-2260.472mil) on Top Layer And Track (923.779mil,-2297.874mil)(923.779mil,-2282.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R30-1(750mil,-2260.472mil) on Top Layer And Track (736.221mil,-2297.874mil)(736.221mil,-2282.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R30-1(750mil,-2260.472mil) on Top Layer And Track (763.78mil,-2297.874mil)(763.78mil,-2282.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R30-2(750mil,-2319.528mil) on Top Layer And Track (736.221mil,-2297.874mil)(736.221mil,-2282.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R30-2(750mil,-2319.528mil) on Top Layer And Track (763.78mil,-2297.874mil)(763.78mil,-2282.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R3-1(440mil,-1620.473mil) on Top Layer And Track (426.221mil,-1657.874mil)(426.221mil,-1642.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R3-1(440mil,-1620.473mil) on Top Layer And Track (453.78mil,-1657.874mil)(453.78mil,-1642.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.283mil < 10mil) Between Pad R31-1(1420.473mil,-800mil) on Top Layer And Text "R31" (1410mil,-770mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.283mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R31-1(1420.473mil,-800mil) on Top Layer And Track (1442.126mil,-786.22mil)(1457.874mil,-786.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R31-1(1420.473mil,-800mil) on Top Layer And Track (1442.126mil,-813.779mil)(1457.874mil,-813.779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.283mil < 10mil) Between Pad R31-2(1479.528mil,-800mil) on Top Layer And Text "R31" (1410mil,-770mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.283mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R31-2(1479.528mil,-800mil) on Top Layer And Track (1442.126mil,-786.22mil)(1457.874mil,-786.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R31-2(1479.528mil,-800mil) on Top Layer And Track (1442.126mil,-813.779mil)(1457.874mil,-813.779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R3-2(440mil,-1679.528mil) on Top Layer And Track (426.221mil,-1657.874mil)(426.221mil,-1642.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R3-2(440mil,-1679.528mil) on Top Layer And Track (453.78mil,-1657.874mil)(453.78mil,-1642.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.283mil < 10mil) Between Pad R32-1(1420mil,-900mil) on Top Layer And Text "R32" (1409.527mil,-870mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.283mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R32-1(1420mil,-900mil) on Top Layer And Track (1441.653mil,-886.221mil)(1457.402mil,-886.221mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R32-1(1420mil,-900mil) on Top Layer And Track (1441.653mil,-913.78mil)(1457.402mil,-913.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.283mil < 10mil) Between Pad R32-2(1479.055mil,-900mil) on Top Layer And Text "R32" (1409.527mil,-870mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.283mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R32-2(1479.055mil,-900mil) on Top Layer And Track (1441.653mil,-886.221mil)(1457.402mil,-886.221mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R32-2(1479.055mil,-900mil) on Top Layer And Track (1441.653mil,-913.78mil)(1457.402mil,-913.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.283mil < 10mil) Between Pad R33-1(1420.473mil,-1000mil) on Top Layer And Text "R33" (1410mil,-970mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.283mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R33-1(1420.473mil,-1000mil) on Top Layer And Track (1442.126mil,-1013.779mil)(1457.874mil,-1013.779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R33-1(1420.473mil,-1000mil) on Top Layer And Track (1442.126mil,-986.22mil)(1457.874mil,-986.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.283mil < 10mil) Between Pad R33-2(1479.528mil,-1000mil) on Top Layer And Text "R33" (1410mil,-970mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.283mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R33-2(1479.528mil,-1000mil) on Top Layer And Track (1442.126mil,-1013.779mil)(1457.874mil,-1013.779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R33-2(1479.528mil,-1000mil) on Top Layer And Track (1442.126mil,-986.22mil)(1457.874mil,-986.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.283mil < 10mil) Between Pad R34-1(1290.473mil,-800mil) on Top Layer And Text "R34" (1280mil,-770mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.283mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R34-1(1290.473mil,-800mil) on Top Layer And Track (1312.126mil,-786.22mil)(1327.874mil,-786.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R34-1(1290.473mil,-800mil) on Top Layer And Track (1312.126mil,-813.779mil)(1327.874mil,-813.779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.283mil < 10mil) Between Pad R34-2(1349.528mil,-800mil) on Top Layer And Text "R34" (1280mil,-770mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.283mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R34-2(1349.528mil,-800mil) on Top Layer And Track (1312.126mil,-786.22mil)(1327.874mil,-786.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R34-2(1349.528mil,-800mil) on Top Layer And Track (1312.126mil,-813.779mil)(1327.874mil,-813.779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.283mil < 10mil) Between Pad R35-1(1290.473mil,-900mil) on Top Layer And Text "R35" (1280mil,-870mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.283mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R35-1(1290.473mil,-900mil) on Top Layer And Track (1312.126mil,-886.22mil)(1327.874mil,-886.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R35-1(1290.473mil,-900mil) on Top Layer And Track (1312.126mil,-913.779mil)(1327.874mil,-913.779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.283mil < 10mil) Between Pad R35-2(1349.528mil,-900mil) on Top Layer And Text "R35" (1280mil,-870mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.283mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R35-2(1349.528mil,-900mil) on Top Layer And Track (1312.126mil,-886.22mil)(1327.874mil,-886.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R35-2(1349.528mil,-900mil) on Top Layer And Track (1312.126mil,-913.779mil)(1327.874mil,-913.779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.284mil < 10mil) Between Pad R36-1(1290.945mil,-1000mil) on Top Layer And Text "R36" (1280mil,-970mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R36-1(1290.945mil,-1000mil) on Top Layer And Track (1312.598mil,-1013.78mil)(1328.347mil,-1013.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R36-1(1290.945mil,-1000mil) on Top Layer And Track (1312.598mil,-986.221mil)(1328.347mil,-986.221mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.284mil < 10mil) Between Pad R36-2(1350mil,-1000mil) on Top Layer And Text "R36" (1280mil,-970mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R36-2(1350mil,-1000mil) on Top Layer And Track (1312.598mil,-1013.78mil)(1328.347mil,-1013.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R36-2(1350mil,-1000mil) on Top Layer And Track (1312.598mil,-986.221mil)(1328.347mil,-986.221mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R37_1-1(980mil,-390.473mil) on Top Layer And Track (966.221mil,-427.874mil)(966.221mil,-412.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R37_1-1(980mil,-390.473mil) on Top Layer And Track (993.78mil,-427.874mil)(993.78mil,-412.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R37_1-2(980mil,-449.528mil) on Top Layer And Track (966.221mil,-427.874mil)(966.221mil,-412.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R37_1-2(980mil,-449.528mil) on Top Layer And Track (993.78mil,-427.874mil)(993.78mil,-412.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R37_2-1(1680mil,-390.473mil) on Top Layer And Track (1666.22mil,-427.874mil)(1666.22mil,-412.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R37_2-1(1680mil,-390.473mil) on Top Layer And Track (1693.78mil,-427.874mil)(1693.78mil,-412.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R37_2-2(1680mil,-449.528mil) on Top Layer And Track (1666.22mil,-427.874mil)(1666.22mil,-412.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R37_2-2(1680mil,-449.528mil) on Top Layer And Track (1693.78mil,-427.874mil)(1693.78mil,-412.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R37_3-1(2380mil,-390.473mil) on Top Layer And Track (2366.22mil,-427.874mil)(2366.22mil,-412.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R37_3-1(2380mil,-390.473mil) on Top Layer And Track (2393.78mil,-427.874mil)(2393.78mil,-412.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R37_3-2(2380mil,-449.528mil) on Top Layer And Track (2366.22mil,-427.874mil)(2366.22mil,-412.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R37_3-2(2380mil,-449.528mil) on Top Layer And Track (2393.78mil,-427.874mil)(2393.78mil,-412.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R37_4-1(3080mil,-390.473mil) on Top Layer And Track (3066.22mil,-427.874mil)(3066.22mil,-412.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R37_4-1(3080mil,-390.473mil) on Top Layer And Track (3093.78mil,-427.874mil)(3093.78mil,-412.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R37_4-2(3080mil,-449.528mil) on Top Layer And Track (3066.22mil,-427.874mil)(3066.22mil,-412.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R37_4-2(3080mil,-449.528mil) on Top Layer And Track (3093.78mil,-427.874mil)(3093.78mil,-412.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R38-1(90mil,-300mil) on Top Layer And Track (103.78mil,-278.346mil)(103.78mil,-262.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R38-1(90mil,-300mil) on Top Layer And Track (76.221mil,-278.346mil)(76.221mil,-262.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R38-2(90mil,-240.945mil) on Top Layer And Track (103.78mil,-278.346mil)(103.78mil,-262.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R38-2(90mil,-240.945mil) on Top Layer And Track (76.221mil,-278.346mil)(76.221mil,-262.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R39-1(355.512mil,-580mil) on Top Layer And Track (341.732mil,-558.346mil)(341.732mil,-542.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R39-1(355.512mil,-580mil) on Top Layer And Track (369.291mil,-558.346mil)(369.291mil,-542.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R39-2(355.512mil,-520.945mil) on Top Layer And Track (341.732mil,-558.346mil)(341.732mil,-542.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R39-2(355.512mil,-520.945mil) on Top Layer And Track (369.291mil,-558.346mil)(369.291mil,-542.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R40-1(339.527mil,-120mil) on Top Layer And Track (302.126mil,-106.221mil)(317.874mil,-106.221mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R40-1(339.527mil,-120mil) on Top Layer And Track (302.126mil,-133.78mil)(317.874mil,-133.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R40-2(280.472mil,-120mil) on Top Layer And Track (302.126mil,-106.221mil)(317.874mil,-106.221mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R40-2(280.472mil,-120mil) on Top Layer And Track (302.126mil,-133.78mil)(317.874mil,-133.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R4-1(630mil,-110.472mil) on Top Layer And Track (616.221mil,-147.874mil)(616.221mil,-132.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R4-1(630mil,-110.472mil) on Top Layer And Track (643.78mil,-147.874mil)(643.78mil,-132.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R41-1(190.472mil,-410mil) on Top Layer And Track (212.126mil,-396.22mil)(227.874mil,-396.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R41-1(190.472mil,-410mil) on Top Layer And Track (212.126mil,-423.779mil)(227.874mil,-423.779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R41-2(249.528mil,-410mil) on Top Layer And Track (212.126mil,-396.22mil)(227.874mil,-396.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R41-2(249.528mil,-410mil) on Top Layer And Track (212.126mil,-423.779mil)(227.874mil,-423.779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R4-2(630mil,-169.528mil) on Top Layer And Track (616.221mil,-147.874mil)(616.221mil,-132.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R4-2(630mil,-169.528mil) on Top Layer And Track (643.78mil,-147.874mil)(643.78mil,-132.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R42-1(459.527mil,-120mil) on Top Layer And Track (422.126mil,-106.221mil)(437.874mil,-106.221mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R42-1(459.527mil,-120mil) on Top Layer And Track (422.126mil,-133.78mil)(437.874mil,-133.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R42-2(400.472mil,-120mil) on Top Layer And Track (422.126mil,-106.221mil)(437.874mil,-106.221mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R42-2(400.472mil,-120mil) on Top Layer And Track (422.126mil,-133.78mil)(437.874mil,-133.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R43-1(1310mil,-1559.527mil) on Top Layer And Track (1296.22mil,-1537.874mil)(1296.22mil,-1522.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R43-1(1310mil,-1559.527mil) on Top Layer And Track (1323.78mil,-1537.874mil)(1323.78mil,-1522.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R43-2(1310mil,-1500.472mil) on Top Layer And Track (1296.22mil,-1537.874mil)(1296.22mil,-1522.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R43-2(1310mil,-1500.472mil) on Top Layer And Track (1323.78mil,-1537.874mil)(1323.78mil,-1522.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R44-1(1100mil,-1600mil) on Top Layer And Track (1086.22mil,-1637.402mil)(1086.22mil,-1621.653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R44-1(1100mil,-1600mil) on Top Layer And Track (1113.78mil,-1637.402mil)(1113.78mil,-1621.653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R44-2(1100mil,-1659.055mil) on Top Layer And Track (1086.22mil,-1637.402mil)(1086.22mil,-1621.653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R44-2(1100mil,-1659.055mil) on Top Layer And Track (1113.78mil,-1637.402mil)(1113.78mil,-1621.653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R45-1(2169.528mil,-640mil) on Top Layer And Track (2132.126mil,-626.221mil)(2147.874mil,-626.221mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R45-1(2169.528mil,-640mil) on Top Layer And Track (2132.126mil,-653.78mil)(2147.874mil,-653.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R45-2(2110.472mil,-640mil) on Top Layer And Track (2132.126mil,-626.221mil)(2147.874mil,-626.221mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R45-2(2110.472mil,-640mil) on Top Layer And Track (2132.126mil,-653.78mil)(2147.874mil,-653.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R46-1(1370mil,-2589.528mil) on Top Layer And Track (1356.22mil,-2567.874mil)(1356.22mil,-2552.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R46-1(1370mil,-2589.528mil) on Top Layer And Track (1383.78mil,-2567.874mil)(1383.78mil,-2552.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R46-2(1370mil,-2530.472mil) on Top Layer And Track (1356.22mil,-2567.874mil)(1356.22mil,-2552.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R46-2(1370mil,-2530.472mil) on Top Layer And Track (1383.78mil,-2567.874mil)(1383.78mil,-2552.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R47-1(520mil,-169.528mil) on Top Layer And Track (506.22mil,-147.874mil)(506.22mil,-132.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R47-1(520mil,-169.528mil) on Top Layer And Track (533.779mil,-147.874mil)(533.779mil,-132.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R47-2(520mil,-110.472mil) on Top Layer And Track (506.22mil,-147.874mil)(506.22mil,-132.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R47-2(520mil,-110.472mil) on Top Layer And Track (533.779mil,-147.874mil)(533.779mil,-132.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R5-1(630mil,-289.527mil) on Top Layer And Track (616.22mil,-267.874mil)(616.22mil,-252.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R5-1(630mil,-289.527mil) on Top Layer And Track (643.779mil,-267.874mil)(643.779mil,-252.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R5-2(630mil,-230.472mil) on Top Layer And Track (616.22mil,-267.874mil)(616.22mil,-252.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R5-2(630mil,-230.472mil) on Top Layer And Track (643.779mil,-267.874mil)(643.779mil,-252.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R6-1(500mil,-1620.473mil) on Top Layer And Track (486.221mil,-1657.874mil)(486.221mil,-1642.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R6-1(500mil,-1620.473mil) on Top Layer And Track (513.78mil,-1657.874mil)(513.78mil,-1642.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R6-2(500mil,-1679.528mil) on Top Layer And Track (486.221mil,-1657.874mil)(486.221mil,-1642.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R6-2(500mil,-1679.528mil) on Top Layer And Track (513.78mil,-1657.874mil)(513.78mil,-1642.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R7-1(199.055mil,-1970mil) on Top Layer And Track (161.654mil,-1956.22mil)(177.402mil,-1956.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R7-1(199.055mil,-1970mil) on Top Layer And Track (161.654mil,-1983.78mil)(177.402mil,-1983.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R7-2(140mil,-1970mil) on Top Layer And Track (161.654mil,-1956.22mil)(177.402mil,-1956.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R7-2(140mil,-1970mil) on Top Layer And Track (161.654mil,-1983.78mil)(177.402mil,-1983.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R8-1(1135.748mil,-865.275mil) on Top Layer And Track (1121.968mil,-843.622mil)(1121.968mil,-827.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R8-1(1135.748mil,-865.275mil) on Top Layer And Track (1149.527mil,-843.622mil)(1149.527mil,-827.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R8-2(1135.748mil,-806.22mil) on Top Layer And Track (1121.968mil,-843.622mil)(1121.968mil,-827.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R8-2(1135.748mil,-806.22mil) on Top Layer And Track (1149.527mil,-843.622mil)(1149.527mil,-827.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R9_1-1(1810mil,-3149.528mil) on Top Layer And Track (1796.22mil,-3127.874mil)(1796.22mil,-3112.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R9_1-1(1810mil,-3149.528mil) on Top Layer And Track (1823.78mil,-3127.874mil)(1823.78mil,-3112.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R9_1-2(1810mil,-3090.472mil) on Top Layer And Track (1796.22mil,-3127.874mil)(1796.22mil,-3112.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R9_1-2(1810mil,-3090.472mil) on Top Layer And Track (1823.78mil,-3127.874mil)(1823.78mil,-3112.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R9_2-1(3810mil,-3149.528mil) on Top Layer And Track (3796.22mil,-3127.874mil)(3796.22mil,-3112.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R9_2-1(3810mil,-3149.528mil) on Top Layer And Track (3823.78mil,-3127.874mil)(3823.78mil,-3112.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R9_2-2(3810mil,-3090.472mil) on Top Layer And Track (3796.22mil,-3127.874mil)(3796.22mil,-3112.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R9_2-2(3810mil,-3090.472mil) on Top Layer And Track (3823.78mil,-3127.874mil)(3823.78mil,-3112.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.284mil < 10mil) Between Pad U1-1(305.512mil,-1391.142mil) on Top Layer And Track (10.512mil,-1386.142mil)(275.512mil,-1386.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.284mil < 10mil) Between Pad U1-14(955.512mil,-1391.142mil) on Top Layer And Track (985.512mil,-1386.142mil)(1015.512mil,-1386.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.284mil < 10mil) Between Pad U1-15(1020.512mil,-1256.142mil) on Top Layer And Track (1015.512mil,-1386.142mil)(1015.512mil,-1286.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.362mil < 10mil) Between Pad U1-24(1020.512mil,-806.22mil) on Top Layer And Track (1015.512mil,-776.142mil)(1015.512mil,-676.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.284mil < 10mil) Between Pad U1-25(955.512mil,-671.142mil) on Top Layer And Track (985.512mil,-676.142mil)(1015.512mil,-676.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.284mil < 10mil) Between Pad U1-38(305.512mil,-671.142mil) on Top Layer And Track (10.512mil,-676.142mil)(275.512mil,-676.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad VR1-1(2019.449mil,-996.142mil) on Top Layer And Track (1978.11mil,-931.181mil)(2241.89mil,-931.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad VR1-2(2110mil,-996.142mil) on Top Layer And Track (1978.11mil,-931.181mil)(2241.89mil,-931.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad VR1-3(2200.551mil,-996.142mil) on Top Layer And Track (1978.11mil,-931.181mil)(2241.89mil,-931.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad VR1-4(2110mil,-763.858mil) on Top Layer And Track (1978.11mil,-828.819mil)(2241.89mil,-828.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
Rule Violations :431

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (2.092mil < 10mil) Between Arc (1590mil,-488.268mil) on Top Overlay And Text "Q12_2" (1440mil,-530mil) on Top Overlay Silk Text to Silk Clearance [2.092mil]
   Violation between Silk To Silk Clearance Constraint: (2.092mil < 10mil) Between Arc (2290mil,-488.268mil) on Top Overlay And Text "Q12_3" (2140mil,-530mil) on Top Overlay Silk Text to Silk Clearance [2.092mil]
   Violation between Silk To Silk Clearance Constraint: (2.137mil < 10mil) Between Arc (2990mil,-488.268mil) on Top Overlay And Text "Q12_4" (2840mil,-530mil) on Top Overlay Silk Text to Silk Clearance [2.137mil]
   Violation between Silk To Silk Clearance Constraint: (7.105mil < 10mil) Between Arc (759.134mil,-2428.74mil) on Top Overlay And Text "Q11" (690mil,-2480mil) on Top Overlay Silk Text to Silk Clearance [7.105mil]
   Violation between Silk To Silk Clearance Constraint: (7.42mil < 10mil) Between Text "Hall In_2" (2850mil,-3540mil) on Top Overlay And Text "R27_2" (2750mil,-3260mil) on Top Overlay Silk Text to Silk Clearance [7.42mil]
   Violation between Silk To Silk Clearance Constraint: (3.397mil < 10mil) Between Text "Q6_2" (2920mil,-2890mil) on Top Overlay And Text "Q9_2" (2903.189mil,-3016.693mil) on Top Overlay Silk Text to Silk Clearance [3.397mil]
   Violation between Silk To Silk Clearance Constraint: (9.283mil < 10mil) Between Text "R31" (1410mil,-770mil) on Top Overlay And Track (1442.126mil,-786.22mil)(1457.874mil,-786.22mil) on Top Overlay Silk Text to Silk Clearance [9.283mil]
   Violation between Silk To Silk Clearance Constraint: (9.283mil < 10mil) Between Text "R32" (1409.527mil,-870mil) on Top Overlay And Track (1441.653mil,-886.221mil)(1457.402mil,-886.221mil) on Top Overlay Silk Text to Silk Clearance [9.283mil]
   Violation between Silk To Silk Clearance Constraint: (9.283mil < 10mil) Between Text "R33" (1410mil,-970mil) on Top Overlay And Track (1442.126mil,-986.22mil)(1457.874mil,-986.22mil) on Top Overlay Silk Text to Silk Clearance [9.283mil]
   Violation between Silk To Silk Clearance Constraint: (9.283mil < 10mil) Between Text "R34" (1280mil,-770mil) on Top Overlay And Track (1312.126mil,-786.22mil)(1327.874mil,-786.22mil) on Top Overlay Silk Text to Silk Clearance [9.283mil]
   Violation between Silk To Silk Clearance Constraint: (9.283mil < 10mil) Between Text "R35" (1280mil,-870mil) on Top Overlay And Track (1312.126mil,-886.22mil)(1327.874mil,-886.22mil) on Top Overlay Silk Text to Silk Clearance [9.283mil]
   Violation between Silk To Silk Clearance Constraint: (9.284mil < 10mil) Between Text "R36" (1280mil,-970mil) on Top Overlay And Track (1312.598mil,-986.221mil)(1328.347mil,-986.221mil) on Top Overlay Silk Text to Silk Clearance [9.284mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U1" (13.323mil,-617.26mil) on Top Overlay And Track (50mil,-600mil)(250mil,-600mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U1" (13.323mil,-617.26mil) on Top Overlay And Track (50mil,-600mil)(50mil,-500mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.456mil < 10mil) Between Text "U6_2" (1910mil,-3170mil) on Top Overlay And Track (1930.787mil,-3170.787mil)(1930.787mil,-2895.197mil) on Top Overlay Silk Text to Silk Clearance [9.456mil]
Rule Violations :15

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Room VL53L0X_D (Bounding Region = (3882.677mil, 4321.26mil, 4482.677mil, 4821.26mil) (InComponentClass('VL53L0X_D'))
Rule Violations :0

Processing Rule : Room WS2812B Driver (Bounding Region = (2082.677mil, 3021.26mil, 2482.677mil, 3521.26mil) (InComponentClass('WS2812B Driver'))
Rule Violations :0

Processing Rule : Room BatteryStepDownHV (Bounding Region = (2322.677mil, 2041.26mil, 5002.677mil, 4491.26mil) (InComponentClass('BatteryStepDownHV'))
Rule Violations :0

Processing Rule : Room ESP32 (Bounding Region = (1080.551mil, 2926.26mil, 2312.677mil, 4921.26mil) (InComponentClass('ESP32'))
Rule Violations :0

Processing Rule : Room IR4 (Bounding Region = (2432.677mil, 3321.26mil, 2832.677mil, 3721.26mil) (InComponentClass('IR4'))
Rule Violations :0

Processing Rule : Room 3V3 Step Down (Bounding Region = (2832.677mil, 3761.26mil, 3532.677mil, 4411.26mil) (InComponentClass('3V3 Step Down'))
Rule Violations :0

Processing Rule : Room IR1 (Bounding Region = (2032.677mil, 2521.26mil, 2432.677mil, 2921.26mil) (InComponentClass('IR1'))
Rule Violations :0

Processing Rule : Room IR2 (Bounding Region = (2432.677mil, 2521.26mil, 2832.677mil, 2921.26mil) (InComponentClass('IR2'))
Rule Violations :0

Processing Rule : Room IR3 (Bounding Region = (2432.677mil, 2921.26mil, 2832.677mil, 3321.26mil) (InComponentClass('IR3'))
Rule Violations :0

Processing Rule : Room VL53L0X_B (Bounding Region = (2482.677mil, 4321.26mil, 3082.677mil, 4821.26mil) (InComponentClass('VL53L0X_B'))
Rule Violations :0

Processing Rule : Room Receiver (Bounding Region = (2282.677mil, 3721.26mil, 2832.677mil, 4321.26mil) (InComponentClass('Receiver'))
Rule Violations :0

Processing Rule : Room TOF Sensor Control (Bounding Region = (1082.677mil, 4471.26mil, 1782.677mil, 4921.26mil) (InComponentClass('TOF Sensor Control'))
Rule Violations :0

Processing Rule : Room VL53L0X_A (Bounding Region = (1782.677mil, 4321.26mil, 2382.677mil, 4821.26mil) (InComponentClass('VL53L0X_A'))
Rule Violations :0

Processing Rule : Room Programming (Bounding Region = (1085.197mil, 2141.26mil, 2082.677mil, 2916.26mil) (InComponentClass('Programming'))
Rule Violations :0

Processing Rule : Room VL53L0X_C (Bounding Region = (3182.677mil, 4321.26mil, 3782.677mil, 4821.26mil) (InComponentClass('VL53L0X_C'))
Rule Violations :0

Processing Rule : Room Motor 1 (Bounding Region = (1082.677mil, 1021.26mil, 2982.677mil, 2421.26mil) (InComponentClass('Motor 1'))
Rule Violations :0

Processing Rule : Room Motor 2 (Bounding Region = (2832.677mil, 1021.26mil, 4982.677mil, 2421.26mil) (InComponentClass('Motor 2'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01