<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="C:/Xilinx/42254/fifo/fifo_tb_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="fifo_tb" />
            <top_module name="std_logic_1164" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="7" />
   <wvobject fp_name="/fifo_tb/rst" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/fifo_tb/clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/fifo_tb/datain" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">datain[7:0]</obj_property>
      <obj_property name="ObjectShortName">datain[7:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/fifo_tb/wrd" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">wrd</obj_property>
      <obj_property name="ObjectShortName">wrd</obj_property>
   </wvobject>
   <wvobject fp_name="/fifo_tb/empty" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">empty</obj_property>
      <obj_property name="ObjectShortName">empty</obj_property>
   </wvobject>
   <wvobject fp_name="/fifo_tb/full" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">full</obj_property>
      <obj_property name="ObjectShortName">full</obj_property>
   </wvobject>
   <wvobject fp_name="/fifo_tb/dataout" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">dataout[7:0]</obj_property>
      <obj_property name="ObjectShortName">dataout[7:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
</wave_config>
