<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r')">data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724.html#Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724.html#Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724.html#Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724.html#Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/USB//phy_behav/cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r_behav_model.sv')">/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/USB//phy_behav/cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r_behav_model.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod724_0.html#inst_tag_68765"  onclick="showContent('inst_tag_68765')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_hscdr_calib_top.c_pll_coarse_code_done_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_0.html#inst_tag_68765_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_0.html#inst_tag_68765_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_0.html#inst_tag_68765_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_0.html#inst_tag_68765_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_0.html#inst_tag_68766"  onclick="showContent('inst_tag_68766')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_hscdr_calib_top.c_ana_comp_out</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_0.html#inst_tag_68766_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_0.html#inst_tag_68766_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_0.html#inst_tag_68766_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_0.html#inst_tag_68766_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_0.html#inst_tag_68767"  onclick="showContent('inst_tag_68767')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_hscdr_calib_top.c_clock_force</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_0.html#inst_tag_68767_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_0.html#inst_tag_68767_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_0.html#inst_tag_68767_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_0.html#inst_tag_68767_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_0.html#inst_tag_68768"  onclick="showContent('inst_tag_68768')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_hscdr_calib_top.c_calib_spc_threshold</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_0.html#inst_tag_68768_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_0.html#inst_tag_68768_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_0.html#inst_tag_68768_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_0.html#inst_tag_68768_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_0.html#inst_tag_68769"  onclick="showContent('inst_tag_68769')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_hscdr_calib_top.c_tm_multiple_calib</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_0.html#inst_tag_68769_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_0.html#inst_tag_68769_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_0.html#inst_tag_68769_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_0.html#inst_tag_68769_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_0.html#inst_tag_68770"  onclick="showContent('inst_tag_68770')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_hscdr_calib_top.c_tm_manual_calib</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_0.html#inst_tag_68770_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_0.html#inst_tag_68770_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_0.html#inst_tag_68770_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_0.html#inst_tag_68770_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_0.html#inst_tag_68771"  onclick="showContent('inst_tag_68771')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_usb2_cdr_core.c_squelch</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_0.html#inst_tag_68771_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_0.html#inst_tag_68771_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_0.html#inst_tag_68771_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_0.html#inst_tag_68771_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_0.html#inst_tag_68772"  onclick="showContent('inst_tag_68772')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_usb2_cdr_core.c_lat_threshold_en</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_0.html#inst_tag_68772_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_0.html#inst_tag_68772_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_0.html#inst_tag_68772_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_0.html#inst_tag_68772_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_0.html#inst_tag_68773"  onclick="showContent('inst_tag_68773')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_squelch_filter.c_ted_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_0.html#inst_tag_68773_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_0.html#inst_tag_68773_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_0.html#inst_tag_68773_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_0.html#inst_tag_68773_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_0.html#inst_tag_68774"  onclick="showContent('inst_tag_68774')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_pll_clk_divider.pll_480_clk_gate.genblk1.u_data_sync_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_0.html#inst_tag_68774_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_0.html#inst_tag_68774_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_0.html#inst_tag_68774_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_0.html#inst_tag_68774_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_0.html#inst_tag_68775"  onclick="showContent('inst_tag_68775')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_aon.c_udc_bist_mux.c_bist_speed_sel</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_0.html#inst_tag_68775_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_0.html#inst_tag_68775_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_0.html#inst_tag_68775_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_0.html#inst_tag_68775_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_0.html#inst_tag_68776"  onclick="showContent('inst_tag_68776')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_tap_wrapper.u_async_apb_if_slv.u_sync_async_req</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_0.html#inst_tag_68776_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_0.html#inst_tag_68776_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_0.html#inst_tag_68776_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_0.html#inst_tag_68776_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_0.html#inst_tag_68777"  onclick="showContent('inst_tag_68777')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bc_vdp_src_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_0.html#inst_tag_68777_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_0.html#inst_tag_68777_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_0.html#inst_tag_68777_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_0.html#inst_tag_68777_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_0.html#inst_tag_68778"  onclick="showContent('inst_tag_68778')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bc_vdm_src_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_0.html#inst_tag_68778_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_0.html#inst_tag_68778_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_0.html#inst_tag_68778_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_0.html#inst_tag_68778_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_0.html#inst_tag_68779"  onclick="showContent('inst_tag_68779')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bc_dp_vdat_ref_comp_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_0.html#inst_tag_68779_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_0.html#inst_tag_68779_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_0.html#inst_tag_68779_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_0.html#inst_tag_68779_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_0.html#inst_tag_68780"  onclick="showContent('inst_tag_68780')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bc_dm_vdat_ref_comp_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_0.html#inst_tag_68780_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_0.html#inst_tag_68780_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_0.html#inst_tag_68780_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_0.html#inst_tag_68780_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_0.html#inst_tag_68781"  onclick="showContent('inst_tag_68781')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bc_hstx_en_delayed_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_0.html#inst_tag_68781_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_0.html#inst_tag_68781_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_0.html#inst_tag_68781_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_0.html#inst_tag_68781_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_0.html#inst_tag_68782"  onclick="showContent('inst_tag_68782')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_udc_bc.c_bc_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_0.html#inst_tag_68782_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_0.html#inst_tag_68782_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_0.html#inst_tag_68782_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_0.html#inst_tag_68782_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_0.html#inst_tag_68783"  onclick="showContent('inst_tag_68783')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_udc_bc.c_rid_float_comp_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_0.html#inst_tag_68783_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_0.html#inst_tag_68783_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_0.html#inst_tag_68783_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_0.html#inst_tag_68783_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_0.html#inst_tag_68784"  onclick="showContent('inst_tag_68784')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_udc_bc.c_rid_nonfloat_comp_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_0.html#inst_tag_68784_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_0.html#inst_tag_68784_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_0.html#inst_tag_68784_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_0.html#inst_tag_68784_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_0.html#inst_tag_68785"  onclick="showContent('inst_tag_68785')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_udc_bc.c_rid_float_a_comp_sts_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_0.html#inst_tag_68785_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_0.html#inst_tag_68785_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_0.html#inst_tag_68785_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_0.html#inst_tag_68785_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_0.html#inst_tag_68786"  onclick="showContent('inst_tag_68786')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_udc_bc.c_rid_b_c_comp_sts_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_0.html#inst_tag_68786_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_0.html#inst_tag_68786_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_0.html#inst_tag_68786_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_0.html#inst_tag_68786_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_0.html#inst_tag_68787"  onclick="showContent('inst_tag_68787')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_udc_bc.c_tm_bc_delay_0_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_0.html#inst_tag_68787_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_0.html#inst_tag_68787_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_0.html#inst_tag_68787_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_0.html#inst_tag_68787_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_0.html#inst_tag_68788"  onclick="showContent('inst_tag_68788')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_udc_bc.c_tm_otg_adp_bc_reset_cntrl_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_0.html#inst_tag_68788_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_0.html#inst_tag_68788_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_0.html#inst_tag_68788_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_0.html#inst_tag_68788_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_0.html#inst_tag_68789"  onclick="showContent('inst_tag_68789')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tm_lsfs_eop_all_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_0.html#inst_tag_68789_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_0.html#inst_tag_68789_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_0.html#inst_tag_68789_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_0.html#inst_tag_68789_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_0.html#inst_tag_68790"  onclick="showContent('inst_tag_68790')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tm_lsfs_timeout_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_0.html#inst_tag_68790_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_0.html#inst_tag_68790_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_0.html#inst_tag_68790_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_0.html#inst_tag_68790_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_0.html#inst_tag_68791"  onclick="showContent('inst_tag_68791')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tm_hs_sync_conf_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_0.html#inst_tag_68791_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_0.html#inst_tag_68791_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_0.html#inst_tag_68791_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_0.html#inst_tag_68791_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_0.html#inst_tag_68792"  onclick="showContent('inst_tag_68792')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tm_fs_eop_se0_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_0.html#inst_tag_68792_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_0.html#inst_tag_68792_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_0.html#inst_tag_68792_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_0.html#inst_tag_68792_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_0.html#inst_tag_68793"  onclick="showContent('inst_tag_68793')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tm_ls_eop_se0_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_0.html#inst_tag_68793_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_0.html#inst_tag_68793_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_0.html#inst_tag_68793_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_0.html#inst_tag_68793_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_0.html#inst_tag_68794"  onclick="showContent('inst_tag_68794')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tm_fs_preamble_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_0.html#inst_tag_68794_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_0.html#inst_tag_68794_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_0.html#inst_tag_68794_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_0.html#inst_tag_68794_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_0.html#inst_tag_68795"  onclick="showContent('inst_tag_68795')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tx_hs_soft_reset_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_0.html#inst_tag_68795_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_0.html#inst_tag_68795_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_0.html#inst_tag_68795_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_0.html#inst_tag_68795_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_0.html#inst_tag_68796"  onclick="showContent('inst_tag_68796')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tx_lsfs_soft_reset_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_0.html#inst_tag_68796_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_0.html#inst_tag_68796_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_0.html#inst_tag_68796_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_0.html#inst_tag_68796_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_0.html#inst_tag_68797"  onclick="showContent('inst_tag_68797')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_rx_hs_soft_reset_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_0.html#inst_tag_68797_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_0.html#inst_tag_68797_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_0.html#inst_tag_68797_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_0.html#inst_tag_68797_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_0.html#inst_tag_68798"  onclick="showContent('inst_tag_68798')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_lsfs_dll_soft_reset_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_0.html#inst_tag_68798_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_0.html#inst_tag_68798_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_0.html#inst_tag_68798_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_0.html#inst_tag_68798_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_1.html#inst_tag_68799"  onclick="showContent('inst_tag_68799')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_sync_det_soft_reset_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_1.html#inst_tag_68799_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_1.html#inst_tag_68799_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_1.html#inst_tag_68799_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_1.html#inst_tag_68799_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_1.html#inst_tag_68800"  onclick="showContent('inst_tag_68800')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_eop_det_soft_reset_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_1.html#inst_tag_68800_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_1.html#inst_tag_68800_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_1.html#inst_tag_68800_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_1.html#inst_tag_68800_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_1.html#inst_tag_68801"  onclick="showContent('inst_tag_68801')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_nrzi_dec_soft_reset_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_1.html#inst_tag_68801_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_1.html#inst_tag_68801_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_1.html#inst_tag_68801_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_1.html#inst_tag_68801_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_1.html#inst_tag_68802"  onclick="showContent('inst_tag_68802')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bitunstuff_soft_reset_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_1.html#inst_tag_68802_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_1.html#inst_tag_68802_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_1.html#inst_tag_68802_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_1.html#inst_tag_68802_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_1.html#inst_tag_68803"  onclick="showContent('inst_tag_68803')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_shift_reg_soft_reset_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_1.html#inst_tag_68803_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_1.html#inst_tag_68803_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_1.html#inst_tag_68803_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_1.html#inst_tag_68803_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_1.html#inst_tag_68804"  onclick="showContent('inst_tag_68804')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_rx_cntrl_soft_reset_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_1.html#inst_tag_68804_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_1.html#inst_tag_68804_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_1.html#inst_tag_68804_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_1.html#inst_tag_68804_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_1.html#inst_tag_68805"  onclick="showContent('inst_tag_68805')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tm_linestate_fs_cnt_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_1.html#inst_tag_68805_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_1.html#inst_tag_68805_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_1.html#inst_tag_68805_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_1.html#inst_tag_68805_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_1.html#inst_tag_68806"  onclick="showContent('inst_tag_68806')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tm_linestate_ls_cnt_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_1.html#inst_tag_68806_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_1.html#inst_tag_68806_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_1.html#inst_tag_68806_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_1.html#inst_tag_68806_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_1.html#inst_tag_68807"  onclick="showContent('inst_tag_68807')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bist_top.c_bist_mode_en_ref</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_1.html#inst_tag_68807_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_1.html#inst_tag_68807_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_1.html#inst_tag_68807_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_1.html#inst_tag_68807_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_1.html#inst_tag_68808"  onclick="showContent('inst_tag_68808')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bist_top.bist_on_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_1.html#inst_tag_68808_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_1.html#inst_tag_68808_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_1.html#inst_tag_68808_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_1.html#inst_tag_68808_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_1.html#inst_tag_68809"  onclick="showContent('inst_tag_68809')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bist_top.bist_mode_sel_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_1.html#inst_tag_68809_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_1.html#inst_tag_68809_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_1.html#inst_tag_68809_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_1.html#inst_tag_68809_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_1.html#inst_tag_68810"  onclick="showContent('inst_tag_68810')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bist_top.databus_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_1.html#inst_tag_68810_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_1.html#inst_tag_68810_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_1.html#inst_tag_68810_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_1.html#inst_tag_68810_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_1.html#inst_tag_68811"  onclick="showContent('inst_tag_68811')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_pll_pfd_pd_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_1.html#inst_tag_68811_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_1.html#inst_tag_68811_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_1.html#inst_tag_68811_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_1.html#inst_tag_68811_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_1.html#inst_tag_68812"  onclick="showContent('inst_tag_68812')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_vco_pll_clk_gate.genblk1.u_data_sync_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_1.html#inst_tag_68812_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_1.html#inst_tag_68812_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_1.html#inst_tag_68812_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_1.html#inst_tag_68812_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_1.html#inst_tag_68813"  onclick="showContent('inst_tag_68813')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_ats_hsclock_gate.genblk1.u_data_sync_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_1.html#inst_tag_68813_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_1.html#inst_tag_68813_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_1.html#inst_tag_68813_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_1.html#inst_tag_68813_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_1.html#inst_tag_68814"  onclick="showContent('inst_tag_68814')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_tm_clk_gate_mask_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_1.html#inst_tag_68814_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_1.html#inst_tag_68814_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_1.html#inst_tag_68814_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_1.html#inst_tag_68814_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_1.html#inst_tag_68815"  onclick="showContent('inst_tag_68815')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_clk_off_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_1.html#inst_tag_68815_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_1.html#inst_tag_68815_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_1.html#inst_tag_68815_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_1.html#inst_tag_68815_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_1.html#inst_tag_68816"  onclick="showContent('inst_tag_68816')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_hs_clock_gate_ack_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_1.html#inst_tag_68816_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_1.html#inst_tag_68816_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_1.html#inst_tag_68816_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_1.html#inst_tag_68816_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_1.html#inst_tag_68817"  onclick="showContent('inst_tag_68817')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_reset_active_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_1.html#inst_tag_68817_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_1.html#inst_tag_68817_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_1.html#inst_tag_68817_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_1.html#inst_tag_68817_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_1.html#inst_tag_68818"  onclick="showContent('inst_tag_68818')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_suspendm_sleepm_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_1.html#inst_tag_68818_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_1.html#inst_tag_68818_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_1.html#inst_tag_68818_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_1.html#inst_tag_68818_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_1.html#inst_tag_68819"  onclick="showContent('inst_tag_68819')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_chirp_mode_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_1.html#inst_tag_68819_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_1.html#inst_tag_68819_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_1.html#inst_tag_68819_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_1.html#inst_tag_68819_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_1.html#inst_tag_68820"  onclick="showContent('inst_tag_68820')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_tx_top.c_udc_tx_hs.c_hsded_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_1.html#inst_tag_68820_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_1.html#inst_tag_68820_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_1.html#inst_tag_68820_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_1.html#inst_tag_68820_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_1.html#inst_tag_68821"  onclick="showContent('inst_tag_68821')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_hs.c_hseb_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_1.html#inst_tag_68821_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_1.html#inst_tag_68821_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_1.html#inst_tag_68821_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_1.html#inst_tag_68821_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_1.html#inst_tag_68822"  onclick="showContent('inst_tag_68822')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_hs.c_hseb_rst_first_valid_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_1.html#inst_tag_68822_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_1.html#inst_tag_68822_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_1.html#inst_tag_68822_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_1.html#inst_tag_68822_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_1.html#inst_tag_68823"  onclick="showContent('inst_tag_68823')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_hs.c_hseb_ted_squelch_ana_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_1.html#inst_tag_68823_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_1.html#inst_tag_68823_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_1.html#inst_tag_68823_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_1.html#inst_tag_68823_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_1.html#inst_tag_68824"  onclick="showContent('inst_tag_68824')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_hs.c_hseb_read_start_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_1.html#inst_tag_68824_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_1.html#inst_tag_68824_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_1.html#inst_tag_68824_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_1.html#inst_tag_68824_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_1.html#inst_tag_68825"  onclick="showContent('inst_tag_68825')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_hs.c_hseb_first_valid_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_1.html#inst_tag_68825_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_1.html#inst_tag_68825_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_1.html#inst_tag_68825_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_1.html#inst_tag_68825_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_1.html#inst_tag_68826"  onclick="showContent('inst_tag_68826')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_hs.c_hseb_long_eop_wr_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_1.html#inst_tag_68826_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_1.html#inst_tag_68826_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_1.html#inst_tag_68826_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_1.html#inst_tag_68826_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_1.html#inst_tag_68827"  onclick="showContent('inst_tag_68827')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_hs.c_hseb_long_eop_rd_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_1.html#inst_tag_68827_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_1.html#inst_tag_68827_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_1.html#inst_tag_68827_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_1.html#inst_tag_68827_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_1.html#inst_tag_68828"  onclick="showContent('inst_tag_68828')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_lsfs.c_lsfsrx_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_1.html#inst_tag_68828_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_1.html#inst_tag_68828_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_1.html#inst_tag_68828_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_1.html#inst_tag_68828_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_1.html#inst_tag_68829"  onclick="showContent('inst_tag_68829')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_lsfs.c_rxdp_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_1.html#inst_tag_68829_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_1.html#inst_tag_68829_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_1.html#inst_tag_68829_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_1.html#inst_tag_68829_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_1.html#inst_tag_68830"  onclick="showContent('inst_tag_68830')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_lsfs.c_rxdm_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_1.html#inst_tag_68830_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_1.html#inst_tag_68830_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_1.html#inst_tag_68830_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_1.html#inst_tag_68830_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_1.html#inst_tag_68831"  onclick="showContent('inst_tag_68831')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_rxcntrl_squelch_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_1.html#inst_tag_68831_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_1.html#inst_tag_68831_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_1.html#inst_tag_68831_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_1.html#inst_tag_68831_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_1.html#inst_tag_68832"  onclick="showContent('inst_tag_68832')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_rxcntrl_hsrcv_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_1.html#inst_tag_68832_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_1.html#inst_tag_68832_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_1.html#inst_tag_68832_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_1.html#inst_tag_68832_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_2.html#inst_tag_68833"  onclick="showContent('inst_tag_68833')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_rxcntrl_rxdp_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_2.html#inst_tag_68833_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_2.html#inst_tag_68833_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_2.html#inst_tag_68833_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_2.html#inst_tag_68833_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_2.html#inst_tag_68834"  onclick="showContent('inst_tag_68834')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_rxcntrl_rxdm_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_2.html#inst_tag_68834_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_2.html#inst_tag_68834_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_2.html#inst_tag_68834_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_2.html#inst_tag_68834_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_2.html#inst_tag_68835"  onclick="showContent('inst_tag_68835')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_pso_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_2.html#inst_tag_68835_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_2.html#inst_tag_68835_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_2.html#inst_tag_68835_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_2.html#inst_tag_68835_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_2.html#inst_tag_68836"  onclick="showContent('inst_tag_68836')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_pso_delay_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_2.html#inst_tag_68836_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_2.html#inst_tag_68836_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_2.html#inst_tag_68836_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_2.html#inst_tag_68836_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_2.html#inst_tag_68837"  onclick="showContent('inst_tag_68837')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_pd_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_2.html#inst_tag_68837_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_2.html#inst_tag_68837_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_2.html#inst_tag_68837_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_2.html#inst_tag_68837_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_2.html#inst_tag_68838"  onclick="showContent('inst_tag_68838')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_standby_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_2.html#inst_tag_68838_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_2.html#inst_tag_68838_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_2.html#inst_tag_68838_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_2.html#inst_tag_68838_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_2.html#inst_tag_68839"  onclick="showContent('inst_tag_68839')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_pd_ana_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_2.html#inst_tag_68839_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_2.html#inst_tag_68839_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_2.html#inst_tag_68839_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_2.html#inst_tag_68839_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_2.html#inst_tag_68840"  onclick="showContent('inst_tag_68840')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_ldo_core_en_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_2.html#inst_tag_68840_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_2.html#inst_tag_68840_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_2.html#inst_tag_68840_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_2.html#inst_tag_68840_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_2.html#inst_tag_68841"  onclick="showContent('inst_tag_68841')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_ldo_ref_en_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_2.html#inst_tag_68841_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_2.html#inst_tag_68841_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_2.html#inst_tag_68841_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_2.html#inst_tag_68841_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_2.html#inst_tag_68842"  onclick="showContent('inst_tag_68842')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_ldo_ref_core_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_2.html#inst_tag_68842_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_2.html#inst_tag_68842_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_2.html#inst_tag_68842_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_2.html#inst_tag_68842_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_2.html#inst_tag_68843"  onclick="showContent('inst_tag_68843')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_ldo_iso_cnt_threshold_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_2.html#inst_tag_68843_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_2.html#inst_tag_68843_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_2.html#inst_tag_68843_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_2.html#inst_tag_68843_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_2.html#inst_tag_68844"  onclick="showContent('inst_tag_68844')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_ldo_cnt_threshold_en_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_2.html#inst_tag_68844_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_2.html#inst_tag_68844_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_2.html#inst_tag_68844_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_2.html#inst_tag_68844_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_2.html#inst_tag_68845"  onclick="showContent('inst_tag_68845')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_suspendm_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_2.html#inst_tag_68845_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_2.html#inst_tag_68845_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_2.html#inst_tag_68845_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_2.html#inst_tag_68845_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_2.html#inst_tag_68846"  onclick="showContent('inst_tag_68846')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_sleepm_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_2.html#inst_tag_68846_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_2.html#inst_tag_68846_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_2.html#inst_tag_68846_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_2.html#inst_tag_68846_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_2.html#inst_tag_68847"  onclick="showContent('inst_tag_68847')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_hs_clock_gate_ack_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_2.html#inst_tag_68847_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_2.html#inst_tag_68847_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_2.html#inst_tag_68847_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_2.html#inst_tag_68847_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_2.html#inst_tag_68848"  onclick="showContent('inst_tag_68848')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_pll_clk_gate_ack_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_2.html#inst_tag_68848_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_2.html#inst_tag_68848_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_2.html#inst_tag_68848_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_2.html#inst_tag_68848_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_2.html#inst_tag_68849"  onclick="showContent('inst_tag_68849')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_tm_pll_clkon_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_2.html#inst_tag_68849_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_2.html#inst_tag_68849_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_2.html#inst_tag_68849_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_2.html#inst_tag_68849_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_2.html#inst_tag_68850"  onclick="showContent('inst_tag_68850')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_pll_coarse_code_done_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_2.html#inst_tag_68850_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_2.html#inst_tag_68850_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_2.html#inst_tag_68850_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_2.html#inst_tag_68850_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_2.html#inst_tag_68851"  onclick="showContent('inst_tag_68851')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_tx_ted_on</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_2.html#inst_tag_68851_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_2.html#inst_tag_68851_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_2.html#inst_tag_68851_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_2.html#inst_tag_68851_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_2.html#inst_tag_68852"  onclick="showContent('inst_tag_68852')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_ted_down_en</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_2.html#inst_tag_68852_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_2.html#inst_tag_68852_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_2.html#inst_tag_68852_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_2.html#inst_tag_68852_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_2.html#inst_tag_68853"  onclick="showContent('inst_tag_68853')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_tx_squelch_threshold</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_2.html#inst_tag_68853_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_2.html#inst_tag_68853_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_2.html#inst_tag_68853_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_2.html#inst_tag_68853_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_2.html#inst_tag_68854"  onclick="showContent('inst_tag_68854')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_hstx_reg2_2_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_2.html#inst_tag_68854_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_2.html#inst_tag_68854_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_2.html#inst_tag_68854_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_2.html#inst_tag_68854_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_2.html#inst_tag_68855"  onclick="showContent('inst_tag_68855')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_hstx_reg2_4_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_2.html#inst_tag_68855_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_2.html#inst_tag_68855_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_2.html#inst_tag_68855_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_2.html#inst_tag_68855_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_2.html#inst_tag_68856"  onclick="showContent('inst_tag_68856')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_hstx_en_d</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_2.html#inst_tag_68856_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_2.html#inst_tag_68856_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_2.html#inst_tag_68856_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_2.html#inst_tag_68856_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_2.html#inst_tag_68857"  onclick="showContent('inst_tag_68857')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_lsfstx_en_d</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_2.html#inst_tag_68857_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_2.html#inst_tag_68857_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_2.html#inst_tag_68857_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_2.html#inst_tag_68857_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_2.html#inst_tag_68858"  onclick="showContent('inst_tag_68858')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_txvalid_ungate</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_2.html#inst_tag_68858_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_2.html#inst_tag_68858_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_2.html#inst_tag_68858_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_2.html#inst_tag_68858_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_2.html#inst_tag_68859"  onclick="showContent('inst_tag_68859')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_lsfs_tx_reg2_0_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_2.html#inst_tag_68859_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_2.html#inst_tag_68859_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_2.html#inst_tag_68859_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_2.html#inst_tag_68859_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_2.html#inst_tag_68860"  onclick="showContent('inst_tag_68860')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_lsfs_tx_reg2_2_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_2.html#inst_tag_68860_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_2.html#inst_tag_68860_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_2.html#inst_tag_68860_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_2.html#inst_tag_68860_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_2.html#inst_tag_68861"  onclick="showContent('inst_tag_68861')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_lsfs_tx_reg2_4_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_2.html#inst_tag_68861_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_2.html#inst_tag_68861_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_2.html#inst_tag_68861_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_2.html#inst_tag_68861_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_2.html#inst_tag_68862"  onclick="showContent('inst_tag_68862')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_hstx_reg2_6_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_2.html#inst_tag_68862_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_2.html#inst_tag_68862_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_2.html#inst_tag_68862_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_2.html#inst_tag_68862_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_2.html#inst_tag_68863"  onclick="showContent('inst_tag_68863')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_tm_spc_sel</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_2.html#inst_tag_68863_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_2.html#inst_tag_68863_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_2.html#inst_tag_68863_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_2.html#inst_tag_68863_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_2.html#inst_tag_68864"  onclick="showContent('inst_tag_68864')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_calib_trigger</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_2.html#inst_tag_68864_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_2.html#inst_tag_68864_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_2.html#inst_tag_68864_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_2.html#inst_tag_68864_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_2.html#inst_tag_68865"  onclick="showContent('inst_tag_68865')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_calib_act_rst_cnt_threshold_en</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_2.html#inst_tag_68865_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_2.html#inst_tag_68865_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_2.html#inst_tag_68865_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_2.html#inst_tag_68865_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_2.html#inst_tag_68866"  onclick="showContent('inst_tag_68866')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_autocal_enable</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_2.html#inst_tag_68866_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_2.html#inst_tag_68866_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_2.html#inst_tag_68866_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_2.html#inst_tag_68866_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_3.html#inst_tag_68867"  onclick="showContent('inst_tag_68867')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_hscalib_code_gen.c_test_calib_en</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_3.html#inst_tag_68867_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_3.html#inst_tag_68867_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_3.html#inst_tag_68867_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_3.html#inst_tag_68867_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_3.html#inst_tag_68868"  onclick="showContent('inst_tag_68868')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_fscalib_code_gen.c_test_calib_en</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_3.html#inst_tag_68868_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_3.html#inst_tag_68868_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_3.html#inst_tag_68868_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_3.html#inst_tag_68868_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_3.html#inst_tag_68869"  onclick="showContent('inst_tag_68869')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_bccalib_code_gen.c_test_calib_en</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_3.html#inst_tag_68869_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_3.html#inst_tag_68869_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_3.html#inst_tag_68869_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_3.html#inst_tag_68869_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_3.html#inst_tag_68870"  onclick="showContent('inst_tag_68870')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_r_tune_fscalib_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_3.html#inst_tag_68870_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_3.html#inst_tag_68870_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_3.html#inst_tag_68870_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_3.html#inst_tag_68870_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_3.html#inst_tag_68871"  onclick="showContent('inst_tag_68871')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_r_tune_hscalib_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_3.html#inst_tag_68871_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_3.html#inst_tag_68871_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_3.html#inst_tag_68871_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_3.html#inst_tag_68871_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_3.html#inst_tag_68872"  onclick="showContent('inst_tag_68872')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_n_tune_hscalib_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_3.html#inst_tag_68872_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_3.html#inst_tag_68872_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_3.html#inst_tag_68872_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_3.html#inst_tag_68872_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_3.html#inst_tag_68873"  onclick="showContent('inst_tag_68873')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_suspendm_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_3.html#inst_tag_68873_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_3.html#inst_tag_68873_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_3.html#inst_tag_68873_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_3.html#inst_tag_68873_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_3.html#inst_tag_68874"  onclick="showContent('inst_tag_68874')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_squelch_cnt_threshold_en</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_3.html#inst_tag_68874_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_3.html#inst_tag_68874_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_3.html#inst_tag_68874_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_3.html#inst_tag_68874_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_3.html#inst_tag_68875"  onclick="showContent('inst_tag_68875')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_lsfsdrv_en_mux_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_3.html#inst_tag_68875_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_3.html#inst_tag_68875_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_3.html#inst_tag_68875_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_3.html#inst_tag_68875_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_3.html#inst_tag_68876"  onclick="showContent('inst_tag_68876')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_fslsserial_sezero_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_3.html#inst_tag_68876_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_3.html#inst_tag_68876_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_3.html#inst_tag_68876_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_3.html#inst_tag_68876_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_3.html#inst_tag_68877"  onclick="showContent('inst_tag_68877')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_ted_calib_done_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_3.html#inst_tag_68877_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_3.html#inst_tag_68877_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_3.html#inst_tag_68877_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_3.html#inst_tag_68877_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_3.html#inst_tag_68878"  onclick="showContent('inst_tag_68878')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_hsrx_sampler_calib_done_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_3.html#inst_tag_68878_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_3.html#inst_tag_68878_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_3.html#inst_tag_68878_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_3.html#inst_tag_68878_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_3.html#inst_tag_68879"  onclick="showContent('inst_tag_68879')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_pll_dig_top.COARSE_CODE.c_coarse_start_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_3.html#inst_tag_68879_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_3.html#inst_tag_68879_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_3.html#inst_tag_68879_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_3.html#inst_tag_68879_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_3.html#inst_tag_68880"  onclick="showContent('inst_tag_68880')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_calib_dig_top.c_tm_comp_override_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_3.html#inst_tag_68880_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_3.html#inst_tag_68880_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_3.html#inst_tag_68880_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_3.html#inst_tag_68880_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_3.html#inst_tag_68881"  onclick="showContent('inst_tag_68881')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_calib_dig_top.c_tm_res_calib_code_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_3.html#inst_tag_68881_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_3.html#inst_tag_68881_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_3.html#inst_tag_68881_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_3.html#inst_tag_68881_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod724_3.html#inst_tag_68882"  onclick="showContent('inst_tag_68882')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_linestate_checker.c_interrupt_active_sync</a></td>
<td class="s1 cl rt"> 16.76</td>
<td class="s3 cl rt"><a href="mod724_3.html#inst_tag_68882_Line" > 38.46</a></td>
<td class="s0 cl rt"><a href="mod724_3.html#inst_tag_68882_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod724_3.html#inst_tag_68882_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod724_3.html#inst_tag_68882_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r'>
<a name="Line"></a>
Line Coverage for Module : <a name="564190830"></a>
<a href="mod724.html" >data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">TOTAL</td><td></td><td>13</td><td>5</td><td>38.46</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>226</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>230</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>234</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>245</td><td>8</td><td>2</td><td>25.00</td></tr>
</table>
<pre class="code"><br clear=all>
225                                    begin
226        1/1                               meta_select &lt;= $urandom;
227                                    end
228                                    always @(posedge clock) 
229                                    begin
230        <font color = "red">0/1     ==>                    meta_prev_value &lt;= d_in;</font>
231                                    end
232                                    always @(negedge reset_n or posedge clock) 
233                                    begin
234        1/1                            if (!reset_n) 
235                                       begin
236        1/1                               meta_sync_flop &lt;= RESET_VALUE;
237                                       end
238                                       else 
239                                       begin
240        <font color = "red">0/1     ==>                       meta_sync_flop &lt;= d_in;</font>
241                                       end
242                                    end
243                                 always @(negedge reset_n or posedge clock) 
244                                 begin
245        1/1                         if (!reset_n) 
246                                    begin
247        1/1                            data_sync_flop &lt;= {NUM_FLOPS{RESET_VALUE}};
248                                    end
249                                    else 
250                                    begin
251        <font color = "red">0/1     ==>                    data_sync_flop[NUM_FLOPS-1:1] &lt;= data_sync_flop[NUM_FLOPS-2:0];</font>
252        <font color = "red">0/1     ==>                       if (d_in === meta_prev_value)</font>
253        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= d_in;</font>
254        <font color = "red">0/1     ==>                       else if (data_sync_flop[0] !== meta_sync_flop)</font>
255        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= meta_sync_flop;</font>
256                                          else
257        <font color = "red">0/1     ==>                          data_sync_flop[0] &lt;= meta_select ? d_in : meta_sync_flop;</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a name="564190830"></a>
<a href="mod724.html" >data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s0"><td class="lf">Conditions</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">Logical</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       257
 EXPRESSION (genblk1.meta_select ? d_in : genblk1.meta_sync_flop)
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="386076834"></a>
<a href="mod724.html" >data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r ( parameter RESET_VALUE=0,NUM_FLOPS=4 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_1.html#inst_tag_68812_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_vco_pll_clk_gate.genblk1.u_data_sync_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_1.html#inst_tag_68813_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_ats_hsclock_gate.genblk1.u_data_sync_en_sync</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="608616864"></a>
<a href="mod724.html" >data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r ( parameter RESET_VALUE=0,NUM_FLOPS=6 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_1.html#inst_tag_68832_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_rxcntrl_hsrcv_sync</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1138944983"></a>
<a href="mod724.html" >data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r ( parameter RESET_VALUE,NUM_FLOPS=2 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_0.html#inst_tag_68765_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_hscdr_calib_top.c_pll_coarse_code_done_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_0.html#inst_tag_68766_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_hscdr_calib_top.c_ana_comp_out</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_0.html#inst_tag_68767_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_hscdr_calib_top.c_clock_force</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_0.html#inst_tag_68768_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_hscdr_calib_top.c_calib_spc_threshold</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_0.html#inst_tag_68769_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_hscdr_calib_top.c_tm_multiple_calib</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_0.html#inst_tag_68770_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_hscdr_calib_top.c_tm_manual_calib</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_0.html#inst_tag_68771_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_usb2_cdr_core.c_squelch</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_0.html#inst_tag_68772_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_usb2_cdr_core.c_lat_threshold_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_0.html#inst_tag_68773_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_squelch_filter.c_ted_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_0.html#inst_tag_68774_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_pll_clk_divider.pll_480_clk_gate.genblk1.u_data_sync_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_0.html#inst_tag_68775_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_aon.c_udc_bist_mux.c_bist_speed_sel</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_0.html#inst_tag_68776_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_tap_wrapper.u_async_apb_if_slv.u_sync_async_req</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_0.html#inst_tag_68777_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bc_vdp_src_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_0.html#inst_tag_68778_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bc_vdm_src_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_0.html#inst_tag_68779_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bc_dp_vdat_ref_comp_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_0.html#inst_tag_68780_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bc_dm_vdat_ref_comp_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_0.html#inst_tag_68781_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bc_hstx_en_delayed_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_0.html#inst_tag_68782_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_udc_bc.c_bc_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_0.html#inst_tag_68783_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_udc_bc.c_rid_float_comp_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_0.html#inst_tag_68784_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_udc_bc.c_rid_nonfloat_comp_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_0.html#inst_tag_68785_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_udc_bc.c_rid_float_a_comp_sts_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_0.html#inst_tag_68786_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_udc_bc.c_rid_b_c_comp_sts_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_0.html#inst_tag_68787_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_udc_bc.c_tm_bc_delay_0_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_0.html#inst_tag_68788_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_udc_bc.c_tm_otg_adp_bc_reset_cntrl_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_0.html#inst_tag_68789_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tm_lsfs_eop_all_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_0.html#inst_tag_68790_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tm_lsfs_timeout_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_0.html#inst_tag_68791_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tm_hs_sync_conf_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_0.html#inst_tag_68792_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tm_fs_eop_se0_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_0.html#inst_tag_68793_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tm_ls_eop_se0_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_0.html#inst_tag_68794_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tm_fs_preamble_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_0.html#inst_tag_68795_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tx_hs_soft_reset_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_0.html#inst_tag_68796_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tx_lsfs_soft_reset_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_0.html#inst_tag_68797_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_rx_hs_soft_reset_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_0.html#inst_tag_68798_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_lsfs_dll_soft_reset_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_1.html#inst_tag_68799_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_sync_det_soft_reset_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_1.html#inst_tag_68800_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_eop_det_soft_reset_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_1.html#inst_tag_68801_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_nrzi_dec_soft_reset_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_1.html#inst_tag_68802_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bitunstuff_soft_reset_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_1.html#inst_tag_68803_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_shift_reg_soft_reset_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_1.html#inst_tag_68804_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_rx_cntrl_soft_reset_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_1.html#inst_tag_68805_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tm_linestate_fs_cnt_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_1.html#inst_tag_68806_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_tm_linestate_ls_cnt_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_1.html#inst_tag_68807_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bist_top.c_bist_mode_en_ref</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_1.html#inst_tag_68808_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bist_top.bist_on_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_1.html#inst_tag_68809_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bist_top.bist_mode_sel_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_1.html#inst_tag_68810_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_bist_top.databus_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_1.html#inst_tag_68811_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_pll_pfd_pd_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_1.html#inst_tag_68814_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_tm_clk_gate_mask_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_1.html#inst_tag_68815_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_clk_off_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_1.html#inst_tag_68816_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_hs_clock_gate_ack_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_1.html#inst_tag_68817_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_reset_active_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_1.html#inst_tag_68818_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_suspendm_sleepm_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_1.html#inst_tag_68819_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_chirp_mode_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_1.html#inst_tag_68820_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_tx_top.c_udc_tx_hs.c_hsded_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_1.html#inst_tag_68821_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_hs.c_hseb_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_1.html#inst_tag_68822_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_hs.c_hseb_rst_first_valid_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_1.html#inst_tag_68823_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_hs.c_hseb_ted_squelch_ana_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_1.html#inst_tag_68824_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_hs.c_hseb_read_start_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_1.html#inst_tag_68825_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_hs.c_hseb_first_valid_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_1.html#inst_tag_68826_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_hs.c_hseb_long_eop_wr_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_1.html#inst_tag_68827_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_hs.c_hseb_long_eop_rd_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_1.html#inst_tag_68828_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_lsfs.c_lsfsrx_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_1.html#inst_tag_68829_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_lsfs.c_rxdp_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_1.html#inst_tag_68830_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_rx_top.c_udc_rx_lsfs.c_rxdm_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_1.html#inst_tag_68831_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_rxcntrl_squelch_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_2.html#inst_tag_68833_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_rxcntrl_rxdp_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_2.html#inst_tag_68834_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_rxcntrl_rxdm_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_2.html#inst_tag_68835_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_pso_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_2.html#inst_tag_68836_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_pso_delay_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_2.html#inst_tag_68837_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_pd_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_2.html#inst_tag_68838_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_standby_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_2.html#inst_tag_68839_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_pd_ana_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_2.html#inst_tag_68840_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_ldo_core_en_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_2.html#inst_tag_68841_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_ldo_ref_en_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_2.html#inst_tag_68842_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_ldo_ref_core_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_2.html#inst_tag_68843_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_ldo_iso_cnt_threshold_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_2.html#inst_tag_68844_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_test_pll_ldo_cnt_threshold_en_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_2.html#inst_tag_68845_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_suspendm_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_2.html#inst_tag_68846_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_sleepm_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_2.html#inst_tag_68847_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_hs_clock_gate_ack_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_2.html#inst_tag_68848_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_pll_clk_gate_ack_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_2.html#inst_tag_68849_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.c_tm_pll_clkon_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_2.html#inst_tag_68850_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_pll_coarse_code_done_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_2.html#inst_tag_68851_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_tx_ted_on</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_2.html#inst_tag_68852_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_ted_down_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_2.html#inst_tag_68853_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_tx_squelch_threshold</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_2.html#inst_tag_68854_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_hstx_reg2_2_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_2.html#inst_tag_68855_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_hstx_reg2_4_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_2.html#inst_tag_68856_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_hstx_en_d</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_2.html#inst_tag_68857_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_lsfstx_en_d</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_2.html#inst_tag_68858_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_txvalid_ungate</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_2.html#inst_tag_68859_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_lsfs_tx_reg2_0_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_2.html#inst_tag_68860_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_lsfs_tx_reg2_2_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_2.html#inst_tag_68861_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_lsfs_tx_reg2_4_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_2.html#inst_tag_68862_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_cntrl_hstx_reg2_6_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_2.html#inst_tag_68863_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_tm_spc_sel</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_2.html#inst_tag_68864_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_calib_trigger</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_2.html#inst_tag_68865_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_calib_act_rst_cnt_threshold_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_2.html#inst_tag_68866_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_autocal_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_3.html#inst_tag_68867_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_hscalib_code_gen.c_test_calib_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_3.html#inst_tag_68868_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_fscalib_code_gen.c_test_calib_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_3.html#inst_tag_68869_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_bccalib_code_gen.c_test_calib_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_3.html#inst_tag_68870_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_r_tune_fscalib_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_3.html#inst_tag_68871_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_r_tune_hscalib_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_3.html#inst_tag_68872_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_n_tune_hscalib_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_3.html#inst_tag_68873_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_suspendm_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_3.html#inst_tag_68874_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_squelch_cnt_threshold_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_3.html#inst_tag_68875_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_lsfsdrv_en_mux_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_3.html#inst_tag_68876_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_fslsserial_sezero_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_3.html#inst_tag_68877_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_ted_calib_done_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_3.html#inst_tag_68878_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_hsrx_sampler_calib_done_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_3.html#inst_tag_68879_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_pll_dig_top.COARSE_CODE.c_coarse_start_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_3.html#inst_tag_68880_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_calib_dig_top.c_tm_comp_override_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_3.html#inst_tag_68881_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_calib_dig_top.c_tm_res_calib_code_sync</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s1 cl rt"> 16.76</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod724_3.html#inst_tag_68882_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_linestate_checker.c_interrupt_active_sync</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a name="564190830"></a>
<a href="mod724.html" >data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">234</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">245</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
234                          if (!reset_n) 
                             <font color = "red">-1-</font>  
235                          begin
236                             meta_sync_flop <= RESET_VALUE;
           <font color = "green">                     ==></font>
237                          end
238                          else 
239                          begin
240                             meta_sync_flop <= d_in;
           <font color = "red">                     ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
245                       if (!reset_n) 
                          <font color = "red">-1-</font>  
246                       begin
247                          data_sync_flop <= {NUM_FLOPS{RESET_VALUE}};
           <font color = "green">                  ==></font>
248                       end
249                       else 
250                       begin
251                          data_sync_flop[NUM_FLOPS-1:1] <= data_sync_flop[NUM_FLOPS-2:0];
252                             if (d_in === meta_prev_value)
                                <font color = "red">-2-</font>  
253                                data_sync_flop[0] <= d_in;
           <font color = "red">                        ==></font>
254                             else if (data_sync_flop[0] !== meta_sync_flop)
                                     <font color = "red">-3-</font>  
255                                data_sync_flop[0] <= meta_sync_flop;
           <font color = "red">                        ==></font>
256                             else
257                                data_sync_flop[0] <= meta_select ? d_in : meta_sync_flop;
                                                                    <font color = "red">-4-</font>  
                                                                    <font color = "red">==></font>  
                                                                    <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul>
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
