{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1541396224796 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1541396224796 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 04 23:37:04 2018 " "Processing started: Sun Nov 04 23:37:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1541396224796 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1541396224796 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart_rx -c uart_rx " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart_rx -c uart_rx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1541396224796 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1541396225200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relojlento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relojlento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relojlento-arqrelojlento " "Found design unit 1: relojlento-arqrelojlento" {  } { { "relojlento.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/relojlento.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541396225704 ""} { "Info" "ISGN_ENTITY_NAME" "1 relojlento " "Found entity 1: relojlento" {  } { { "relojlento.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/relojlento.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541396225704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541396225704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_rx-arch " "Found design unit 1: uart_rx-arch" {  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541396225708 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541396225708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541396225708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-arqtop " "Found design unit 1: top-arqtop" {  } { { "top.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/top.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541396225711 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/top.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541396225711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541396225711 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_rx " "Elaborating entity \"uart_rx\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1541396225746 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state_next uart_rx.vhd(35) " "VHDL Process Statement warning at uart_rx.vhd(35): signal \"state_next\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1541396225747 "|uart_rx"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_next uart_rx.vhd(36) " "VHDL Process Statement warning at uart_rx.vhd(36): signal \"s_next\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1541396225747 "|uart_rx"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "n_next uart_rx.vhd(37) " "VHDL Process Statement warning at uart_rx.vhd(37): signal \"n_next\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1541396225747 "|uart_rx"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b_next uart_rx.vhd(38) " "VHDL Process Statement warning at uart_rx.vhd(38): signal \"b_next\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1541396225747 "|uart_rx"}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "state_reg " "Can't recognize finite state machine \"state_reg\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Quartus II" 0 -1 1541396225748 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "state_reg.stop state_reg.stop~_emulated state_reg.stop~1 " "Register \"state_reg.stop\" is converted into an equivalent circuit using register \"state_reg.stop~_emulated\" and latch \"state_reg.stop~1\"" {  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1541396226208 "|uart_rx|state_reg.stop"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "s_reg\[3\] s_reg\[3\]~_emulated s_reg\[3\]~1 " "Register \"s_reg\[3\]\" is converted into an equivalent circuit using register \"s_reg\[3\]~_emulated\" and latch \"s_reg\[3\]~1\"" {  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1541396226208 "|uart_rx|s_reg[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "s_reg\[2\] s_reg\[2\]~_emulated s_reg\[2\]~5 " "Register \"s_reg\[2\]\" is converted into an equivalent circuit using register \"s_reg\[2\]~_emulated\" and latch \"s_reg\[2\]~5\"" {  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1541396226208 "|uart_rx|s_reg[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "s_reg\[1\] s_reg\[1\]~_emulated s_reg\[1\]~9 " "Register \"s_reg\[1\]\" is converted into an equivalent circuit using register \"s_reg\[1\]~_emulated\" and latch \"s_reg\[1\]~9\"" {  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1541396226208 "|uart_rx|s_reg[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "s_reg\[0\] s_reg\[0\]~_emulated s_reg\[0\]~13 " "Register \"s_reg\[0\]\" is converted into an equivalent circuit using register \"s_reg\[0\]~_emulated\" and latch \"s_reg\[0\]~13\"" {  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1541396226208 "|uart_rx|s_reg[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "b_reg\[0\] b_reg\[0\]~_emulated b_reg\[0\]~1 " "Register \"b_reg\[0\]\" is converted into an equivalent circuit using register \"b_reg\[0\]~_emulated\" and latch \"b_reg\[0\]~1\"" {  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1541396226208 "|uart_rx|b_reg[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "b_reg\[1\] b_reg\[1\]~_emulated b_reg\[1\]~5 " "Register \"b_reg\[1\]\" is converted into an equivalent circuit using register \"b_reg\[1\]~_emulated\" and latch \"b_reg\[1\]~5\"" {  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1541396226208 "|uart_rx|b_reg[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "b_reg\[2\] b_reg\[2\]~_emulated b_reg\[2\]~9 " "Register \"b_reg\[2\]\" is converted into an equivalent circuit using register \"b_reg\[2\]~_emulated\" and latch \"b_reg\[2\]~9\"" {  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1541396226208 "|uart_rx|b_reg[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "b_reg\[3\] b_reg\[3\]~_emulated b_reg\[3\]~13 " "Register \"b_reg\[3\]\" is converted into an equivalent circuit using register \"b_reg\[3\]~_emulated\" and latch \"b_reg\[3\]~13\"" {  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1541396226208 "|uart_rx|b_reg[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "b_reg\[4\] b_reg\[4\]~_emulated b_reg\[4\]~17 " "Register \"b_reg\[4\]\" is converted into an equivalent circuit using register \"b_reg\[4\]~_emulated\" and latch \"b_reg\[4\]~17\"" {  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1541396226208 "|uart_rx|b_reg[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "b_reg\[5\] b_reg\[5\]~_emulated b_reg\[5\]~21 " "Register \"b_reg\[5\]\" is converted into an equivalent circuit using register \"b_reg\[5\]~_emulated\" and latch \"b_reg\[5\]~21\"" {  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1541396226208 "|uart_rx|b_reg[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "b_reg\[6\] b_reg\[6\]~_emulated b_reg\[6\]~25 " "Register \"b_reg\[6\]\" is converted into an equivalent circuit using register \"b_reg\[6\]~_emulated\" and latch \"b_reg\[6\]~25\"" {  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1541396226208 "|uart_rx|b_reg[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "b_reg\[7\] b_reg\[7\]~_emulated b_reg\[7\]~29 " "Register \"b_reg\[7\]\" is converted into an equivalent circuit using register \"b_reg\[7\]~_emulated\" and latch \"b_reg\[7\]~29\"" {  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1541396226208 "|uart_rx|b_reg[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "state_reg.idle state_reg.idle~_emulated state_reg.idle~1 " "Register \"state_reg.idle\" is converted into an equivalent circuit using register \"state_reg.idle~_emulated\" and latch \"state_reg.idle~1\"" {  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1541396226208 "|uart_rx|state_reg.idle"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "n_reg\[2\] n_reg\[2\]~_emulated n_reg\[2\]~1 " "Register \"n_reg\[2\]\" is converted into an equivalent circuit using register \"n_reg\[2\]~_emulated\" and latch \"n_reg\[2\]~1\"" {  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1541396226208 "|uart_rx|n_reg[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "n_reg\[1\] n_reg\[1\]~_emulated n_reg\[1\]~5 " "Register \"n_reg\[1\]\" is converted into an equivalent circuit using register \"n_reg\[1\]~_emulated\" and latch \"n_reg\[1\]~5\"" {  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1541396226208 "|uart_rx|n_reg[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "n_reg\[0\] n_reg\[0\]~_emulated n_reg\[0\]~9 " "Register \"n_reg\[0\]\" is converted into an equivalent circuit using register \"n_reg\[0\]~_emulated\" and latch \"n_reg\[0\]~9\"" {  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1541396226208 "|uart_rx|n_reg[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "state_reg.data state_reg.data~_emulated state_reg.data~1 " "Register \"state_reg.data\" is converted into an equivalent circuit using register \"state_reg.data~_emulated\" and latch \"state_reg.data~1\"" {  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1541396226208 "|uart_rx|state_reg.data"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "state_reg.start state_reg.start~_emulated state_reg.start~1 " "Register \"state_reg.start\" is converted into an equivalent circuit using register \"state_reg.start~_emulated\" and latch \"state_reg.start~1\"" {  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1541396226208 "|uart_rx|state_reg.start"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1541396226208 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1541396226525 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541396226525 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "107 " "Implemented 107 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1541396226586 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1541396226586 ""} { "Info" "ICUT_CUT_TM_LCELLS" "94 " "Implemented 94 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1541396226586 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1541396226586 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4661 " "Peak virtual memory: 4661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1541396226622 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 04 23:37:06 2018 " "Processing ended: Sun Nov 04 23:37:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1541396226622 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1541396226622 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1541396226622 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1541396226622 ""}
