<profile>

<section name = "Vivado HLS Report for 'AXI_SPI_DRIVER'" level="0">
<item name = "Date">Wed May  8 01:39:22 2019
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">AXI_SPI_Driver</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Target initiation interval">8</item>
<item name = "Estimated clock period (ns)">8.750</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">7, 7, 8, 8, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 8</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">2, -, 512, 580</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 140</column>
<column name="Register">-, -, 14, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="AXI_SPI_DRIVER_spi_core_m_axi_U">AXI_SPI_DRIVER_spi_core_m_axi, 2, 0, 512, 580</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_predicate_op24_writereq_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state8">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">44, 9, 1, 9</column>
<column name="ap_sig_ioackin_spi_core_AWREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_spi_core_WREADY">9, 2, 1, 2</column>
<column name="spi_core_AWADDR">21, 4, 32, 128</column>
<column name="spi_core_WDATA">21, 4, 32, 128</column>
<column name="spi_core_blk_n_AW">9, 2, 1, 2</column>
<column name="spi_core_blk_n_B">9, 2, 1, 2</column>
<column name="spi_core_blk_n_W">9, 2, 1, 2</column>
<column name="state">9, 2, 2, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="ap_reg_ioackin_spi_core_AWREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_spi_core_WREADY">1, 0, 1, 0</column>
<column name="state">2, 0, 4, 2</column>
<column name="state_load_reg_154">2, 0, 4, 2</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, AXI_SPI_DRIVER, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, AXI_SPI_DRIVER, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, AXI_SPI_DRIVER, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, AXI_SPI_DRIVER, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, AXI_SPI_DRIVER, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, AXI_SPI_DRIVER, return value</column>
<column name="m_axi_spi_core_AWVALID">out, 1, m_axi, spi_core, pointer</column>
<column name="m_axi_spi_core_AWREADY">in, 1, m_axi, spi_core, pointer</column>
<column name="m_axi_spi_core_AWADDR">out, 32, m_axi, spi_core, pointer</column>
<column name="m_axi_spi_core_AWID">out, 1, m_axi, spi_core, pointer</column>
<column name="m_axi_spi_core_AWLEN">out, 8, m_axi, spi_core, pointer</column>
<column name="m_axi_spi_core_AWSIZE">out, 3, m_axi, spi_core, pointer</column>
<column name="m_axi_spi_core_AWBURST">out, 2, m_axi, spi_core, pointer</column>
<column name="m_axi_spi_core_AWLOCK">out, 2, m_axi, spi_core, pointer</column>
<column name="m_axi_spi_core_AWCACHE">out, 4, m_axi, spi_core, pointer</column>
<column name="m_axi_spi_core_AWPROT">out, 3, m_axi, spi_core, pointer</column>
<column name="m_axi_spi_core_AWQOS">out, 4, m_axi, spi_core, pointer</column>
<column name="m_axi_spi_core_AWREGION">out, 4, m_axi, spi_core, pointer</column>
<column name="m_axi_spi_core_AWUSER">out, 1, m_axi, spi_core, pointer</column>
<column name="m_axi_spi_core_WVALID">out, 1, m_axi, spi_core, pointer</column>
<column name="m_axi_spi_core_WREADY">in, 1, m_axi, spi_core, pointer</column>
<column name="m_axi_spi_core_WDATA">out, 32, m_axi, spi_core, pointer</column>
<column name="m_axi_spi_core_WSTRB">out, 4, m_axi, spi_core, pointer</column>
<column name="m_axi_spi_core_WLAST">out, 1, m_axi, spi_core, pointer</column>
<column name="m_axi_spi_core_WID">out, 1, m_axi, spi_core, pointer</column>
<column name="m_axi_spi_core_WUSER">out, 1, m_axi, spi_core, pointer</column>
<column name="m_axi_spi_core_ARVALID">out, 1, m_axi, spi_core, pointer</column>
<column name="m_axi_spi_core_ARREADY">in, 1, m_axi, spi_core, pointer</column>
<column name="m_axi_spi_core_ARADDR">out, 32, m_axi, spi_core, pointer</column>
<column name="m_axi_spi_core_ARID">out, 1, m_axi, spi_core, pointer</column>
<column name="m_axi_spi_core_ARLEN">out, 8, m_axi, spi_core, pointer</column>
<column name="m_axi_spi_core_ARSIZE">out, 3, m_axi, spi_core, pointer</column>
<column name="m_axi_spi_core_ARBURST">out, 2, m_axi, spi_core, pointer</column>
<column name="m_axi_spi_core_ARLOCK">out, 2, m_axi, spi_core, pointer</column>
<column name="m_axi_spi_core_ARCACHE">out, 4, m_axi, spi_core, pointer</column>
<column name="m_axi_spi_core_ARPROT">out, 3, m_axi, spi_core, pointer</column>
<column name="m_axi_spi_core_ARQOS">out, 4, m_axi, spi_core, pointer</column>
<column name="m_axi_spi_core_ARREGION">out, 4, m_axi, spi_core, pointer</column>
<column name="m_axi_spi_core_ARUSER">out, 1, m_axi, spi_core, pointer</column>
<column name="m_axi_spi_core_RVALID">in, 1, m_axi, spi_core, pointer</column>
<column name="m_axi_spi_core_RREADY">out, 1, m_axi, spi_core, pointer</column>
<column name="m_axi_spi_core_RDATA">in, 32, m_axi, spi_core, pointer</column>
<column name="m_axi_spi_core_RLAST">in, 1, m_axi, spi_core, pointer</column>
<column name="m_axi_spi_core_RID">in, 1, m_axi, spi_core, pointer</column>
<column name="m_axi_spi_core_RUSER">in, 1, m_axi, spi_core, pointer</column>
<column name="m_axi_spi_core_RRESP">in, 2, m_axi, spi_core, pointer</column>
<column name="m_axi_spi_core_BVALID">in, 1, m_axi, spi_core, pointer</column>
<column name="m_axi_spi_core_BREADY">out, 1, m_axi, spi_core, pointer</column>
<column name="m_axi_spi_core_BRESP">in, 2, m_axi, spi_core, pointer</column>
<column name="m_axi_spi_core_BID">in, 1, m_axi, spi_core, pointer</column>
<column name="m_axi_spi_core_BUSER">in, 1, m_axi, spi_core, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">8.75</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'spi_core_addr_2'">getelementptr, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'spi_core_addr_2_req', AXI_SPI_Driver/AXI_SPI_Driver.cpp:37">writereq, 8.75, 8.75, -, -, -, m_axi, request, &apos;spi_core&apos;, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
