// Seed: 1504827074
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = id_2;
endmodule
module module_1 (
    output wire id_0,
    input tri1 id_1,
    output supply0 id_2,
    output tri0 id_3,
    input supply0 id_4,
    input uwire id_5,
    output tri1 id_6,
    input wire id_7,
    input wand id_8,
    input tri1 id_9,
    output wor id_10,
    input tri id_11,
    output supply1 id_12
);
  tri1 id_14, id_15, id_16, id_17, id_18;
  wire id_19 = 1;
  id_20(
      .id_0(id_18 == 1'b0), .id_1((1 ? 0 : 1 == 'b0)), .id_2(1)
  );
  assign id_3 = 1'h0 - 1'b0 ? 1 : id_19;
  module_0 modCall_1 (
      id_16,
      id_15,
      id_16
  );
endmodule
