|project2
CLOCK_50 => CLOCK_50.IN7
KEY[0] => resetn.IN1
KEY[1] => KEY[1].IN1
KEY[2] => KEY[2].IN2
KEY[3] => KEY[3].IN1
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => _.IN1
SW[9] => _.IN1
HEX0[0] <= hex7segment:hex0.port1
HEX0[1] <= hex7segment:hex0.port1
HEX0[2] <= hex7segment:hex0.port1
HEX0[3] <= hex7segment:hex0.port1
HEX0[4] <= hex7segment:hex0.port1
HEX0[5] <= hex7segment:hex0.port1
HEX0[6] <= hex7segment:hex0.port1
HEX1[0] <= hex7segment:hex1.port1
HEX1[1] <= hex7segment:hex1.port1
HEX1[2] <= hex7segment:hex1.port1
HEX1[3] <= hex7segment:hex1.port1
HEX1[4] <= hex7segment:hex1.port1
HEX1[5] <= hex7segment:hex1.port1
HEX1[6] <= hex7segment:hex1.port1
HEX2[0] <= hex7segment:hex2.port1
HEX2[1] <= hex7segment:hex2.port1
HEX2[2] <= hex7segment:hex2.port1
HEX2[3] <= hex7segment:hex2.port1
HEX2[4] <= hex7segment:hex2.port1
HEX2[5] <= hex7segment:hex2.port1
HEX2[6] <= hex7segment:hex2.port1
HEX3[0] <= hex7segment:hex3.port1
HEX3[1] <= hex7segment:hex3.port1
HEX3[2] <= hex7segment:hex3.port1
HEX3[3] <= hex7segment:hex3.port1
HEX3[4] <= hex7segment:hex3.port1
HEX3[5] <= hex7segment:hex3.port1
HEX3[6] <= hex7segment:hex3.port1
HEX4[0] <= hex7segment:hex4.port1
HEX4[1] <= hex7segment:hex4.port1
HEX4[2] <= hex7segment:hex4.port1
HEX4[3] <= hex7segment:hex4.port1
HEX4[4] <= hex7segment:hex4.port1
HEX4[5] <= hex7segment:hex4.port1
HEX4[6] <= hex7segment:hex4.port1
HEX5[0] <= hex7segment:hex5.port1
HEX5[1] <= hex7segment:hex5.port1
HEX5[2] <= hex7segment:hex5.port1
HEX5[3] <= hex7segment:hex5.port1
HEX5[4] <= hex7segment:hex5.port1
HEX5[5] <= hex7segment:hex5.port1
HEX5[6] <= hex7segment:hex5.port1
VGA_CLK <= vga_adapter:VGA.VGA_CLK
VGA_HS <= vga_adapter:VGA.VGA_HS
VGA_VS <= vga_adapter:VGA.VGA_VS
VGA_BLANK_N <= vga_adapter:VGA.VGA_BLANK
VGA_SYNC_N <= vga_adapter:VGA.VGA_SYNC
VGA_R[0] <= vga_adapter:VGA.VGA_R
VGA_R[1] <= vga_adapter:VGA.VGA_R
VGA_R[2] <= vga_adapter:VGA.VGA_R
VGA_R[3] <= vga_adapter:VGA.VGA_R
VGA_R[4] <= vga_adapter:VGA.VGA_R
VGA_R[5] <= vga_adapter:VGA.VGA_R
VGA_R[6] <= vga_adapter:VGA.VGA_R
VGA_R[7] <= vga_adapter:VGA.VGA_R
VGA_R[8] <= vga_adapter:VGA.VGA_R
VGA_R[9] <= vga_adapter:VGA.VGA_R
VGA_G[0] <= vga_adapter:VGA.VGA_G
VGA_G[1] <= vga_adapter:VGA.VGA_G
VGA_G[2] <= vga_adapter:VGA.VGA_G
VGA_G[3] <= vga_adapter:VGA.VGA_G
VGA_G[4] <= vga_adapter:VGA.VGA_G
VGA_G[5] <= vga_adapter:VGA.VGA_G
VGA_G[6] <= vga_adapter:VGA.VGA_G
VGA_G[7] <= vga_adapter:VGA.VGA_G
VGA_G[8] <= vga_adapter:VGA.VGA_G
VGA_G[9] <= vga_adapter:VGA.VGA_G
VGA_B[0] <= vga_adapter:VGA.VGA_B
VGA_B[1] <= vga_adapter:VGA.VGA_B
VGA_B[2] <= vga_adapter:VGA.VGA_B
VGA_B[3] <= vga_adapter:VGA.VGA_B
VGA_B[4] <= vga_adapter:VGA.VGA_B
VGA_B[5] <= vga_adapter:VGA.VGA_B
VGA_B[6] <= vga_adapter:VGA.VGA_B
VGA_B[7] <= vga_adapter:VGA.VGA_B
VGA_B[8] <= vga_adapter:VGA.VGA_B
VGA_B[9] <= vga_adapter:VGA.VGA_B


|project2|vga_adapter:VGA
resetn => resetn.IN1
clock => clock.IN2
colour[0] => colour[0].IN1
colour[1] => colour[1].IN1
colour[2] => colour[2].IN1
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
plot => writeEn.IN1
VGA_R[0] <= vga_controller:controller.VGA_R
VGA_R[1] <= vga_controller:controller.VGA_R
VGA_R[2] <= vga_controller:controller.VGA_R
VGA_R[3] <= vga_controller:controller.VGA_R
VGA_R[4] <= vga_controller:controller.VGA_R
VGA_R[5] <= vga_controller:controller.VGA_R
VGA_R[6] <= vga_controller:controller.VGA_R
VGA_R[7] <= vga_controller:controller.VGA_R
VGA_R[8] <= vga_controller:controller.VGA_R
VGA_R[9] <= vga_controller:controller.VGA_R
VGA_G[0] <= vga_controller:controller.VGA_G
VGA_G[1] <= vga_controller:controller.VGA_G
VGA_G[2] <= vga_controller:controller.VGA_G
VGA_G[3] <= vga_controller:controller.VGA_G
VGA_G[4] <= vga_controller:controller.VGA_G
VGA_G[5] <= vga_controller:controller.VGA_G
VGA_G[6] <= vga_controller:controller.VGA_G
VGA_G[7] <= vga_controller:controller.VGA_G
VGA_G[8] <= vga_controller:controller.VGA_G
VGA_G[9] <= vga_controller:controller.VGA_G
VGA_B[0] <= vga_controller:controller.VGA_B
VGA_B[1] <= vga_controller:controller.VGA_B
VGA_B[2] <= vga_controller:controller.VGA_B
VGA_B[3] <= vga_controller:controller.VGA_B
VGA_B[4] <= vga_controller:controller.VGA_B
VGA_B[5] <= vga_controller:controller.VGA_B
VGA_B[6] <= vga_controller:controller.VGA_B
VGA_B[7] <= vga_controller:controller.VGA_B
VGA_B[8] <= vga_controller:controller.VGA_B
VGA_B[9] <= vga_controller:controller.VGA_B
VGA_HS <= vga_controller:controller.VGA_HS
VGA_VS <= vga_controller:controller.VGA_VS
VGA_BLANK <= vga_controller:controller.VGA_BLANK
VGA_SYNC <= vga_controller:controller.VGA_SYNC
VGA_CLK <= vga_controller:controller.VGA_CLK


|project2|vga_adapter:VGA|vga_address_translator:user_input_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => Add1.IN18
x[6] => Add1.IN17
x[7] => Add1.IN16
y[0] => Add0.IN14
y[0] => Add1.IN20
y[1] => Add0.IN13
y[1] => Add1.IN19
y[2] => Add0.IN11
y[2] => Add0.IN12
y[3] => Add0.IN9
y[3] => Add0.IN10
y[4] => Add0.IN7
y[4] => Add0.IN8
y[5] => Add0.IN5
y[5] => Add0.IN6
y[6] => Add0.IN3
y[6] => Add0.IN4
mem_address[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|project2|vga_adapter:VGA|altsyncram:VideoMemory
wren_a => altsyncram_78m1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_78m1:auto_generated.data_a[0]
data_a[1] => altsyncram_78m1:auto_generated.data_a[1]
data_a[2] => altsyncram_78m1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
address_a[0] => altsyncram_78m1:auto_generated.address_a[0]
address_a[1] => altsyncram_78m1:auto_generated.address_a[1]
address_a[2] => altsyncram_78m1:auto_generated.address_a[2]
address_a[3] => altsyncram_78m1:auto_generated.address_a[3]
address_a[4] => altsyncram_78m1:auto_generated.address_a[4]
address_a[5] => altsyncram_78m1:auto_generated.address_a[5]
address_a[6] => altsyncram_78m1:auto_generated.address_a[6]
address_a[7] => altsyncram_78m1:auto_generated.address_a[7]
address_a[8] => altsyncram_78m1:auto_generated.address_a[8]
address_a[9] => altsyncram_78m1:auto_generated.address_a[9]
address_a[10] => altsyncram_78m1:auto_generated.address_a[10]
address_a[11] => altsyncram_78m1:auto_generated.address_a[11]
address_a[12] => altsyncram_78m1:auto_generated.address_a[12]
address_a[13] => altsyncram_78m1:auto_generated.address_a[13]
address_a[14] => altsyncram_78m1:auto_generated.address_a[14]
address_b[0] => altsyncram_78m1:auto_generated.address_b[0]
address_b[1] => altsyncram_78m1:auto_generated.address_b[1]
address_b[2] => altsyncram_78m1:auto_generated.address_b[2]
address_b[3] => altsyncram_78m1:auto_generated.address_b[3]
address_b[4] => altsyncram_78m1:auto_generated.address_b[4]
address_b[5] => altsyncram_78m1:auto_generated.address_b[5]
address_b[6] => altsyncram_78m1:auto_generated.address_b[6]
address_b[7] => altsyncram_78m1:auto_generated.address_b[7]
address_b[8] => altsyncram_78m1:auto_generated.address_b[8]
address_b[9] => altsyncram_78m1:auto_generated.address_b[9]
address_b[10] => altsyncram_78m1:auto_generated.address_b[10]
address_b[11] => altsyncram_78m1:auto_generated.address_b[11]
address_b[12] => altsyncram_78m1:auto_generated.address_b[12]
address_b[13] => altsyncram_78m1:auto_generated.address_b[13]
address_b[14] => altsyncram_78m1:auto_generated.address_b[14]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_78m1:auto_generated.clock0
clock1 => altsyncram_78m1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_b[0] <= altsyncram_78m1:auto_generated.q_b[0]
q_b[1] <= altsyncram_78m1:auto_generated.q_b[1]
q_b[2] <= altsyncram_78m1:auto_generated.q_b[2]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|project2|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_78m1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[13] => decode_7la:decode2.data[0]
address_a[13] => decode_7la:wren_decode_a.data[0]
address_a[14] => decode_7la:decode2.data[1]
address_a[14] => decode_7la:wren_decode_a.data[1]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_01a:rden_decode_b.data[0]
address_b[14] => address_reg_b[1].DATAIN
address_b[14] => decode_01a:rden_decode_b.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clock1 => out_address_reg_b[1].CLK
clock1 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a3.PORTADATAIN
data_a[0] => ram_block1a6.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a4.PORTADATAIN
data_a[1] => ram_block1a7.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a5.PORTADATAIN
data_a[2] => ram_block1a8.PORTADATAIN
q_b[0] <= mux_ifb:mux3.result[0]
q_b[1] <= mux_ifb:mux3.result[1]
q_b[2] <= mux_ifb:mux3.result[2]
wren_a => decode_7la:decode2.enable
wren_a => decode_7la:wren_decode_a.enable


|project2|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_78m1:auto_generated|decode_7la:decode2
data[0] => w_anode105w[1].IN0
data[0] => w_anode118w[1].IN1
data[0] => w_anode126w[1].IN0
data[0] => w_anode134w[1].IN1
data[1] => w_anode105w[2].IN0
data[1] => w_anode118w[2].IN0
data[1] => w_anode126w[2].IN1
data[1] => w_anode134w[2].IN1
enable => w_anode105w[1].IN0
enable => w_anode118w[1].IN0
enable => w_anode126w[1].IN0
enable => w_anode134w[1].IN0
eq[0] <= w_anode105w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode118w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode126w[2].DB_MAX_OUTPUT_PORT_TYPE


|project2|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_78m1:auto_generated|decode_01a:rden_decode_b
data[0] => w_anode143w[1].IN0
data[0] => w_anode157w[1].IN1
data[0] => w_anode166w[1].IN0
data[0] => w_anode175w[1].IN1
data[1] => w_anode143w[2].IN0
data[1] => w_anode157w[2].IN0
data[1] => w_anode166w[2].IN1
data[1] => w_anode175w[2].IN1
eq[0] <= w_anode143w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode157w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode166w[2].DB_MAX_OUTPUT_PORT_TYPE


|project2|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_78m1:auto_generated|decode_7la:wren_decode_a
data[0] => w_anode105w[1].IN0
data[0] => w_anode118w[1].IN1
data[0] => w_anode126w[1].IN0
data[0] => w_anode134w[1].IN1
data[1] => w_anode105w[2].IN0
data[1] => w_anode118w[2].IN0
data[1] => w_anode126w[2].IN1
data[1] => w_anode134w[2].IN1
enable => w_anode105w[1].IN0
enable => w_anode118w[1].IN0
enable => w_anode126w[1].IN0
enable => w_anode134w[1].IN0
eq[0] <= w_anode105w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode118w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode126w[2].DB_MAX_OUTPUT_PORT_TYPE


|project2|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_78m1:auto_generated|mux_ifb:mux3
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data1_wire[0].IN0
data[4] => data1_wire[1].IN0
data[5] => data1_wire[2].IN0
data[6] => data2_wire[0].IN0
data[7] => data2_wire[1].IN0
data[8] => data2_wire[2].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[2].IN0
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|project2|vga_adapter:VGA|vga_pll:mypll
clock_in => clock_input_bus[0].IN1
clock_out <= altpll:altpll_component.clk


|project2|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
inclk[0] => altpll_80u:auto_generated.inclk[0]
inclk[1] => altpll_80u:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
clk[5] <= clk[5].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|project2|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated
clk[0] <= generic_pll1.O_OUTCLK
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
fbout <= generic_pll1.O_FBOUTCLK
inclk[0] => generic_pll1.I_REFCLK
inclk[1] => ~NO_FANOUT~
locked <= generic_pll1.LOCKED


|project2|vga_adapter:VGA|vga_controller:controller
vga_clock => VGA_BLANK~reg0.CLK
vga_clock => VGA_VS~reg0.CLK
vga_clock => VGA_HS~reg0.CLK
vga_clock => VGA_BLANK1.CLK
vga_clock => VGA_VS1.CLK
vga_clock => VGA_HS1.CLK
vga_clock => yCounter[0].CLK
vga_clock => yCounter[1].CLK
vga_clock => yCounter[2].CLK
vga_clock => yCounter[3].CLK
vga_clock => yCounter[4].CLK
vga_clock => yCounter[5].CLK
vga_clock => yCounter[6].CLK
vga_clock => yCounter[7].CLK
vga_clock => yCounter[8].CLK
vga_clock => yCounter[9].CLK
vga_clock => xCounter[0].CLK
vga_clock => xCounter[1].CLK
vga_clock => xCounter[2].CLK
vga_clock => xCounter[3].CLK
vga_clock => xCounter[4].CLK
vga_clock => xCounter[5].CLK
vga_clock => xCounter[6].CLK
vga_clock => xCounter[7].CLK
vga_clock => xCounter[8].CLK
vga_clock => xCounter[9].CLK
vga_clock => VGA_CLK.DATAIN
resetn => xCounter[0].ACLR
resetn => xCounter[1].ACLR
resetn => xCounter[2].ACLR
resetn => xCounter[3].ACLR
resetn => xCounter[4].ACLR
resetn => xCounter[5].ACLR
resetn => xCounter[6].ACLR
resetn => xCounter[7].ACLR
resetn => xCounter[8].ACLR
resetn => xCounter[9].ACLR
resetn => yCounter[0].ACLR
resetn => yCounter[1].ACLR
resetn => yCounter[2].ACLR
resetn => yCounter[3].ACLR
resetn => yCounter[4].ACLR
resetn => yCounter[5].ACLR
resetn => yCounter[6].ACLR
resetn => yCounter[7].ACLR
resetn => yCounter[8].ACLR
resetn => yCounter[9].ACLR
pixel_colour[0] => VGA_B[0].DATAIN
pixel_colour[0] => VGA_B[9].DATAIN
pixel_colour[0] => VGA_B[8].DATAIN
pixel_colour[0] => VGA_B[7].DATAIN
pixel_colour[0] => VGA_B[6].DATAIN
pixel_colour[0] => VGA_B[5].DATAIN
pixel_colour[0] => VGA_B[4].DATAIN
pixel_colour[0] => VGA_B[3].DATAIN
pixel_colour[0] => VGA_B[2].DATAIN
pixel_colour[0] => VGA_B[1].DATAIN
pixel_colour[1] => VGA_G[0].DATAIN
pixel_colour[1] => VGA_G[9].DATAIN
pixel_colour[1] => VGA_G[8].DATAIN
pixel_colour[1] => VGA_G[7].DATAIN
pixel_colour[1] => VGA_G[6].DATAIN
pixel_colour[1] => VGA_G[5].DATAIN
pixel_colour[1] => VGA_G[4].DATAIN
pixel_colour[1] => VGA_G[3].DATAIN
pixel_colour[1] => VGA_G[2].DATAIN
pixel_colour[1] => VGA_G[1].DATAIN
pixel_colour[2] => VGA_R[0].DATAIN
pixel_colour[2] => VGA_R[9].DATAIN
pixel_colour[2] => VGA_R[8].DATAIN
pixel_colour[2] => VGA_R[7].DATAIN
pixel_colour[2] => VGA_R[6].DATAIN
pixel_colour[2] => VGA_R[5].DATAIN
pixel_colour[2] => VGA_R[4].DATAIN
pixel_colour[2] => VGA_R[3].DATAIN
pixel_colour[2] => VGA_R[2].DATAIN
pixel_colour[2] => VGA_R[1].DATAIN
memory_address[0] <= vga_address_translator:controller_translator.mem_address
memory_address[1] <= vga_address_translator:controller_translator.mem_address
memory_address[2] <= vga_address_translator:controller_translator.mem_address
memory_address[3] <= vga_address_translator:controller_translator.mem_address
memory_address[4] <= vga_address_translator:controller_translator.mem_address
memory_address[5] <= vga_address_translator:controller_translator.mem_address
memory_address[6] <= vga_address_translator:controller_translator.mem_address
memory_address[7] <= vga_address_translator:controller_translator.mem_address
memory_address[8] <= vga_address_translator:controller_translator.mem_address
memory_address[9] <= vga_address_translator:controller_translator.mem_address
memory_address[10] <= vga_address_translator:controller_translator.mem_address
memory_address[11] <= vga_address_translator:controller_translator.mem_address
memory_address[12] <= vga_address_translator:controller_translator.mem_address
memory_address[13] <= vga_address_translator:controller_translator.mem_address
memory_address[14] <= vga_address_translator:controller_translator.mem_address
VGA_R[0] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[8] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[9] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[8] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[9] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[8] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[9] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= VGA_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK <= VGA_BLANK~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC <= <VCC>
VGA_CLK <= vga_clock.DB_MAX_OUTPUT_PORT_TYPE


|project2|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => Add1.IN18
x[6] => Add1.IN17
x[7] => Add1.IN16
y[0] => Add0.IN14
y[0] => Add1.IN20
y[1] => Add0.IN13
y[1] => Add1.IN19
y[2] => Add0.IN11
y[2] => Add0.IN12
y[3] => Add0.IN9
y[3] => Add0.IN10
y[4] => Add0.IN7
y[4] => Add0.IN8
y[5] => Add0.IN5
y[5] => Add0.IN6
y[6] => Add0.IN3
y[6] => Add0.IN4
mem_address[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|project2|control_path:cp
clock => curr~1.DATAIN
go => curr.OUTPUTSELECT
go => curr.OUTPUTSELECT
go => curr.OUTPUTSELECT
go => curr.OUTPUTSELECT
go => curr.OUTPUTSELECT
go => curr.OUTPUTSELECT
go => curr.OUTPUTSELECT
go => curr.OUTPUTSELECT
go => curr.OUTPUTSELECT
go => curr.OUTPUTSELECT
go => curr.OUTPUTSELECT
go => curr.OUTPUTSELECT
go => curr.OUTPUTSELECT
go => curr.OUTPUTSELECT
go => curr.OUTPUTSELECT
go => curr.OUTPUTSELECT
go => curr.OUTPUTSELECT
go => curr.OUTPUTSELECT
go => curr.OUTPUTSELECT
go => curr.OUTPUTSELECT
go => curr.OUTPUTSELECT
go => curr.OUTPUTSELECT
go => curr.OUTPUTSELECT
go => curr.OUTPUTSELECT
go => curr.OUTPUTSELECT
go => curr.OUTPUTSELECT
go => curr.OUTPUTSELECT
go => curr.OUTPUTSELECT
go => curr.OUTPUTSELECT
go => curr.OUTPUTSELECT
go => curr.OUTPUTSELECT
go => curr.OUTPUTSELECT
go => curr.OUTPUTSELECT
go => curr.OUTPUTSELECT
go => curr.OUTPUTSELECT
go => curr.OUTPUTSELECT
go => curr.OUTPUTSELECT
go => curr.START.DATAIN
start => Selector66.IN4
start => Selector64.IN1
CNT[0] => LessThan0.IN32
CNT[0] => LessThan5.IN32
CNT[1] => LessThan0.IN31
CNT[1] => LessThan5.IN31
CNT[2] => LessThan0.IN30
CNT[2] => LessThan5.IN30
CNT[3] => LessThan0.IN29
CNT[3] => LessThan5.IN29
CNT[4] => LessThan0.IN28
CNT[4] => LessThan5.IN28
CNT[5] => LessThan0.IN27
CNT[5] => LessThan5.IN27
CNT[6] => LessThan0.IN26
CNT[6] => LessThan5.IN26
CNT[7] => LessThan0.IN25
CNT[7] => LessThan5.IN25
CNT[8] => LessThan0.IN24
CNT[8] => LessThan5.IN24
CNT[9] => LessThan0.IN23
CNT[9] => LessThan5.IN23
CNT[10] => LessThan0.IN22
CNT[10] => LessThan5.IN22
CNT[11] => LessThan0.IN21
CNT[11] => LessThan5.IN21
CNT[12] => LessThan0.IN20
CNT[12] => LessThan5.IN20
CNT[13] => LessThan0.IN19
CNT[13] => LessThan5.IN19
CNT[14] => LessThan0.IN18
CNT[14] => LessThan5.IN18
CNT[15] => LessThan0.IN17
CNT[15] => LessThan5.IN17
g1t => next.DRAW_F.IN1
g1t => next.LOAD_5.OUTPUTSELECT
g1t => next.LOAD_4.OUTPUTSELECT
g1t => next.LOAD_3.OUTPUTSELECT
g1t => next.LOAD_2.OUTPUTSELECT
g1t => next.LOAD_1.DATAA
g2t => next.DRAW_F.IN1
g2t => next.LOAD_5.OUTPUTSELECT
g2t => next.LOAD_4.OUTPUTSELECT
g2t => next.LOAD_3.OUTPUTSELECT
g2t => next.LOAD_2.DATAA
g3t => next.DRAW_F.IN1
g3t => next.LOAD_5.OUTPUTSELECT
g3t => next.LOAD_4.OUTPUTSELECT
g3t => next.LOAD_3.DATAA
g4t => next.DRAW_F.IN0
g4t => next.LOAD_4.DATAA
g4t => next.LOAD_5.DATAA
g5t => next.DRAW_F.IN1
finish => next.DATAA
finish => next.DATAA
touch => next.DATAA
touch => next.DATAA
X[0] => LessThan1.IN16
X[0] => LessThan2.IN16
X[0] => Equal1.IN2
X[0] => Equal2.IN4
X[1] => LessThan1.IN15
X[1] => LessThan2.IN15
X[1] => Equal1.IN1
X[1] => Equal2.IN3
X[2] => LessThan1.IN14
X[2] => LessThan2.IN14
X[2] => Equal1.IN0
X[2] => Equal2.IN2
X[3] => LessThan1.IN13
X[3] => LessThan2.IN13
X[3] => Equal1.IN31
X[3] => Equal2.IN31
X[4] => LessThan1.IN12
X[4] => LessThan2.IN12
X[4] => Equal1.IN30
X[4] => Equal2.IN1
X[5] => LessThan1.IN11
X[5] => LessThan2.IN11
X[5] => Equal1.IN29
X[5] => Equal2.IN30
X[6] => LessThan1.IN10
X[6] => LessThan2.IN10
X[6] => Equal1.IN28
X[6] => Equal2.IN29
X[7] => LessThan1.IN9
X[7] => LessThan2.IN9
X[7] => Equal1.IN27
X[7] => Equal2.IN0
Y[0] => Equal0.IN5
Y[0] => Equal3.IN2
Y[1] => Equal0.IN4
Y[1] => Equal3.IN31
Y[2] => Equal0.IN3
Y[2] => Equal3.IN30
Y[3] => Equal0.IN2
Y[3] => Equal3.IN1
Y[4] => Equal0.IN31
Y[4] => Equal3.IN0
Y[5] => Equal0.IN1
Y[5] => Equal3.IN29
Y[6] => Equal0.IN0
Y[6] => Equal3.IN28
left_signal => always0.IN1
right_signal => always0.IN1
vertical_signal => next.OUTPUTSELECT
vertical_signal => next.OUTPUTSELECT
vertical_signal => next.DATAA
pixel_count[0] => LessThan4.IN12
pixel_count[1] => LessThan4.IN11
pixel_count[2] => LessThan4.IN10
pixel_count[3] => LessThan4.IN9
pixel_count[4] => LessThan4.IN8
pixel_count[5] => LessThan4.IN7
delay_count[0] => LessThan3.IN8
delay_count[1] => LessThan3.IN7
delay_count[2] => LessThan3.IN6
delay_count[3] => LessThan3.IN5
delay_time => ~NO_FANOUT~
resetn <= WideOr33.DB_MAX_OUTPUT_PORT_TYPE
enable <= WideOr33.DB_MAX_OUTPUT_PORT_TYPE
select[0] <= select.DB_MAX_OUTPUT_PORT_TYPE
select[1] <= select.DB_MAX_OUTPUT_PORT_TYPE
select[2] <= select[2].DB_MAX_OUTPUT_PORT_TYPE
bresetn <= bresetn.DB_MAX_OUTPUT_PORT_TYPE
benable <= bresetn.DB_MAX_OUTPUT_PORT_TYPE
GRegEnable1 <= GRegEnable1.DB_MAX_OUTPUT_PORT_TYPE
GRegEnable2 <= GRegEnable2.DB_MAX_OUTPUT_PORT_TYPE
GRegEnable3 <= GRegEnable3.DB_MAX_OUTPUT_PORT_TYPE
GRegEnable4 <= GRegEnable4.DB_MAX_OUTPUT_PORT_TYPE
GRegEnable5 <= GRegEnable5.DB_MAX_OUTPUT_PORT_TYPE
CntStart <= en_reset.DB_MAX_OUTPUT_PORT_TYPE
drawg <= WideOr33.DB_MAX_OUTPUT_PORT_TYPE
drawb <= drawb.DB_MAX_OUTPUT_PORT_TYPE
drawf <= drawf.DB_MAX_OUTPUT_PORT_TYPE
plot <= WideOr34.DB_MAX_OUTPUT_PORT_TYPE
ini_x <= ini_y.DB_MAX_OUTPUT_PORT_TYPE
ini_y <= ini_y.DB_MAX_OUTPUT_PORT_TYPE
loadX <= WideOr35.DB_MAX_OUTPUT_PORT_TYPE
load_hook <= WideOr36.DB_MAX_OUTPUT_PORT_TYPE
load_black <= WideOr37.DB_MAX_OUTPUT_PORT_TYPE
pixel_count_en <= WideOr38.DB_MAX_OUTPUT_PORT_TYPE
delay_count_en <= WideOr39.DB_MAX_OUTPUT_PORT_TYPE
delay_reset <= WideOr39.DB_MAX_OUTPUT_PORT_TYPE
en_reset <= en_reset.DB_MAX_OUTPUT_PORT_TYPE
right <= right.DB_MAX_OUTPUT_PORT_TYPE
left <= left.DB_MAX_OUTPUT_PORT_TYPE
stop_x <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
draw_hook <= WideOr38.DB_MAX_OUTPUT_PORT_TYPE
loadY <= loadY.DB_MAX_OUTPUT_PORT_TYPE
ver <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
stop_y <= Selector6.DB_MAX_OUTPUT_PORT_TYPE


|project2|golddata:datapath
clock => clock.IN3
resetn => resetn.IN1
enable => enable.IN1
select[0] => select[0].IN1
select[1] => select[1].IN1
select[2] => select[2].IN1
GRegEnable1 => GRegEnable1.IN1
GRegEnable2 => GRegEnable2.IN1
GRegEnable3 => GRegEnable3.IN1
GRegEnable4 => GRegEnable4.IN1
GRegEnable5 => GRegEnable5.IN1
CntStart => CntStart.IN1
hx[0] => hx[0].IN1
hx[1] => hx[1].IN1
hx[2] => hx[2].IN1
hx[3] => hx[3].IN1
hx[4] => hx[4].IN1
hx[5] => hx[5].IN1
hx[6] => hx[6].IN1
hx[7] => hx[7].IN1
hy[0] => hy[0].IN1
hy[1] => hy[1].IN1
hy[2] => hy[2].IN1
hy[3] => hy[3].IN1
hy[4] => hy[4].IN1
hy[5] => hy[5].IN1
hy[6] => hy[6].IN1
hy[7] => hy[7].IN1
gposition[0] <= GoldGenerate:goldPostion.port8
gposition[1] <= GoldGenerate:goldPostion.port8
gposition[2] <= GoldGenerate:goldPostion.port8
gposition[3] <= GoldGenerate:goldPostion.port8
gposition[4] <= GoldGenerate:goldPostion.port8
gposition[5] <= GoldGenerate:goldPostion.port8
gposition[6] <= GoldGenerate:goldPostion.port8
gposition[7] <= GoldGenerate:goldPostion.port8
gposition[8] <= GoldGenerate:goldPostion.port8
gposition[9] <= GoldGenerate:goldPostion.port8
gposition[10] <= GoldGenerate:goldPostion.port8
gposition[11] <= GoldGenerate:goldPostion.port8
gposition[12] <= GoldGenerate:goldPostion.port8
gposition[13] <= GoldGenerate:goldPostion.port8
gposition[14] <= GoldGenerate:goldPostion.port8
gposition[15] <= GoldGenerate:goldPostion.port8
gcolor[0] <= gold8x8:goldBlock.port4
gcolor[1] <= gold8x8:goldBlock.port4
gcolor[2] <= gold8x8:goldBlock.port4
gcnt[0] <= gaddress[0].DB_MAX_OUTPUT_PORT_TYPE
gcnt[1] <= gaddress[1].DB_MAX_OUTPUT_PORT_TYPE
gcnt[2] <= gaddress[2].DB_MAX_OUTPUT_PORT_TYPE
gcnt[3] <= gaddress[3].DB_MAX_OUTPUT_PORT_TYPE
gcnt[4] <= gaddress[4].DB_MAX_OUTPUT_PORT_TYPE
gcnt[5] <= gaddress[5].DB_MAX_OUTPUT_PORT_TYPE
g1t <= collide:touchmodule.port7
g2t <= collide:touchmodule.port8
g3t <= collide:touchmodule.port9
g4t <= collide:touchmodule.port10
g5t <= collide:touchmodule.port11
touch <= collide:touchmodule.port12


|project2|golddata:datapath|GoldGenerate:goldPostion
clock => clock.IN10
CntStart => CntStart.IN5
select[0] => select[0].IN1
select[1] => select[1].IN1
select[2] => select[2].IN1
GRegEnable1 => GRegEnable1.IN1
GRegEnable2 => GRegEnable2.IN1
GRegEnable3 => GRegEnable3.IN1
GRegEnable4 => GRegEnable4.IN1
GRegEnable5 => GRegEnable5.IN1
position[0] <= mux8to1:muxer.port6
position[1] <= mux8to1:muxer.port6
position[2] <= mux8to1:muxer.port6
position[3] <= mux8to1:muxer.port6
position[4] <= mux8to1:muxer.port6
position[5] <= mux8to1:muxer.port6
position[6] <= mux8to1:muxer.port6
position[7] <= mux8to1:muxer.port6
position[8] <= mux8to1:muxer.port6
position[9] <= mux8to1:muxer.port6
position[10] <= mux8to1:muxer.port6
position[11] <= mux8to1:muxer.port6
position[12] <= mux8to1:muxer.port6
position[13] <= mux8to1:muxer.port6
position[14] <= mux8to1:muxer.port6
position[15] <= mux8to1:muxer.port6
gp1[0] <= position1[0].DB_MAX_OUTPUT_PORT_TYPE
gp1[1] <= position1[1].DB_MAX_OUTPUT_PORT_TYPE
gp1[2] <= position1[2].DB_MAX_OUTPUT_PORT_TYPE
gp1[3] <= position1[3].DB_MAX_OUTPUT_PORT_TYPE
gp1[4] <= position1[4].DB_MAX_OUTPUT_PORT_TYPE
gp1[5] <= position1[5].DB_MAX_OUTPUT_PORT_TYPE
gp1[6] <= position1[6].DB_MAX_OUTPUT_PORT_TYPE
gp1[7] <= position1[7].DB_MAX_OUTPUT_PORT_TYPE
gp1[8] <= position1[8].DB_MAX_OUTPUT_PORT_TYPE
gp1[9] <= position1[9].DB_MAX_OUTPUT_PORT_TYPE
gp1[10] <= position1[10].DB_MAX_OUTPUT_PORT_TYPE
gp1[11] <= position1[11].DB_MAX_OUTPUT_PORT_TYPE
gp1[12] <= position1[12].DB_MAX_OUTPUT_PORT_TYPE
gp1[13] <= position1[13].DB_MAX_OUTPUT_PORT_TYPE
gp1[14] <= position1[14].DB_MAX_OUTPUT_PORT_TYPE
gp1[15] <= position1[15].DB_MAX_OUTPUT_PORT_TYPE
gp2[0] <= position2[0].DB_MAX_OUTPUT_PORT_TYPE
gp2[1] <= position2[1].DB_MAX_OUTPUT_PORT_TYPE
gp2[2] <= position2[2].DB_MAX_OUTPUT_PORT_TYPE
gp2[3] <= position2[3].DB_MAX_OUTPUT_PORT_TYPE
gp2[4] <= position2[4].DB_MAX_OUTPUT_PORT_TYPE
gp2[5] <= position2[5].DB_MAX_OUTPUT_PORT_TYPE
gp2[6] <= position2[6].DB_MAX_OUTPUT_PORT_TYPE
gp2[7] <= position2[7].DB_MAX_OUTPUT_PORT_TYPE
gp2[8] <= position2[8].DB_MAX_OUTPUT_PORT_TYPE
gp2[9] <= position2[9].DB_MAX_OUTPUT_PORT_TYPE
gp2[10] <= position2[10].DB_MAX_OUTPUT_PORT_TYPE
gp2[11] <= position2[11].DB_MAX_OUTPUT_PORT_TYPE
gp2[12] <= position2[12].DB_MAX_OUTPUT_PORT_TYPE
gp2[13] <= position2[13].DB_MAX_OUTPUT_PORT_TYPE
gp2[14] <= position2[14].DB_MAX_OUTPUT_PORT_TYPE
gp2[15] <= position2[15].DB_MAX_OUTPUT_PORT_TYPE
gp3[0] <= position3[0].DB_MAX_OUTPUT_PORT_TYPE
gp3[1] <= position3[1].DB_MAX_OUTPUT_PORT_TYPE
gp3[2] <= position3[2].DB_MAX_OUTPUT_PORT_TYPE
gp3[3] <= position3[3].DB_MAX_OUTPUT_PORT_TYPE
gp3[4] <= position3[4].DB_MAX_OUTPUT_PORT_TYPE
gp3[5] <= position3[5].DB_MAX_OUTPUT_PORT_TYPE
gp3[6] <= position3[6].DB_MAX_OUTPUT_PORT_TYPE
gp3[7] <= position3[7].DB_MAX_OUTPUT_PORT_TYPE
gp3[8] <= position3[8].DB_MAX_OUTPUT_PORT_TYPE
gp3[9] <= position3[9].DB_MAX_OUTPUT_PORT_TYPE
gp3[10] <= position3[10].DB_MAX_OUTPUT_PORT_TYPE
gp3[11] <= position3[11].DB_MAX_OUTPUT_PORT_TYPE
gp3[12] <= position3[12].DB_MAX_OUTPUT_PORT_TYPE
gp3[13] <= position3[13].DB_MAX_OUTPUT_PORT_TYPE
gp3[14] <= position3[14].DB_MAX_OUTPUT_PORT_TYPE
gp3[15] <= position3[15].DB_MAX_OUTPUT_PORT_TYPE
gp4[0] <= position4[0].DB_MAX_OUTPUT_PORT_TYPE
gp4[1] <= position4[1].DB_MAX_OUTPUT_PORT_TYPE
gp4[2] <= position4[2].DB_MAX_OUTPUT_PORT_TYPE
gp4[3] <= position4[3].DB_MAX_OUTPUT_PORT_TYPE
gp4[4] <= position4[4].DB_MAX_OUTPUT_PORT_TYPE
gp4[5] <= position4[5].DB_MAX_OUTPUT_PORT_TYPE
gp4[6] <= position4[6].DB_MAX_OUTPUT_PORT_TYPE
gp4[7] <= position4[7].DB_MAX_OUTPUT_PORT_TYPE
gp4[8] <= position4[8].DB_MAX_OUTPUT_PORT_TYPE
gp4[9] <= position4[9].DB_MAX_OUTPUT_PORT_TYPE
gp4[10] <= position4[10].DB_MAX_OUTPUT_PORT_TYPE
gp4[11] <= position4[11].DB_MAX_OUTPUT_PORT_TYPE
gp4[12] <= position4[12].DB_MAX_OUTPUT_PORT_TYPE
gp4[13] <= position4[13].DB_MAX_OUTPUT_PORT_TYPE
gp4[14] <= position4[14].DB_MAX_OUTPUT_PORT_TYPE
gp4[15] <= position4[15].DB_MAX_OUTPUT_PORT_TYPE
gp5[0] <= position5[0].DB_MAX_OUTPUT_PORT_TYPE
gp5[1] <= position5[1].DB_MAX_OUTPUT_PORT_TYPE
gp5[2] <= position5[2].DB_MAX_OUTPUT_PORT_TYPE
gp5[3] <= position5[3].DB_MAX_OUTPUT_PORT_TYPE
gp5[4] <= position5[4].DB_MAX_OUTPUT_PORT_TYPE
gp5[5] <= position5[5].DB_MAX_OUTPUT_PORT_TYPE
gp5[6] <= position5[6].DB_MAX_OUTPUT_PORT_TYPE
gp5[7] <= position5[7].DB_MAX_OUTPUT_PORT_TYPE
gp5[8] <= position5[8].DB_MAX_OUTPUT_PORT_TYPE
gp5[9] <= position5[9].DB_MAX_OUTPUT_PORT_TYPE
gp5[10] <= position5[10].DB_MAX_OUTPUT_PORT_TYPE
gp5[11] <= position5[11].DB_MAX_OUTPUT_PORT_TYPE
gp5[12] <= position5[12].DB_MAX_OUTPUT_PORT_TYPE
gp5[13] <= position5[13].DB_MAX_OUTPUT_PORT_TYPE
gp5[14] <= position5[14].DB_MAX_OUTPUT_PORT_TYPE
gp5[15] <= position5[15].DB_MAX_OUTPUT_PORT_TYPE


|project2|golddata:datapath|GoldGenerate:goldPostion|RanCnt1:randomCounter1
clock => y[0].CLK
clock => y[1].CLK
clock => y[2].CLK
clock => y[3].CLK
clock => y[4].CLK
clock => y[5].CLK
clock => y[6].CLK
clock => y[7].CLK
clock => x[0].CLK
clock => x[1].CLK
clock => x[2].CLK
clock => x[3].CLK
clock => x[4].CLK
clock => x[5].CLK
clock => x[6].CLK
clock => x[7].CLK
rcenable => x.OUTPUTSELECT
rcenable => x.OUTPUTSELECT
rcenable => x.OUTPUTSELECT
rcenable => x.OUTPUTSELECT
rcenable => x.OUTPUTSELECT
rcenable => x.OUTPUTSELECT
rcenable => x.OUTPUTSELECT
rcenable => x.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
rcenable => x.OUTPUTSELECT
rcenable => x.OUTPUTSELECT
rcenable => x.OUTPUTSELECT
rcenable => x.OUTPUTSELECT
rcenable => x.OUTPUTSELECT
rcenable => x.OUTPUTSELECT
rcenable => x.OUTPUTSELECT
rcenable => x.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
GoldPosi[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[5] <= x[5].DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[6] <= x[6].DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[7] <= x[7].DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[8] <= y[0].DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[9] <= y[1].DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[10] <= y[2].DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[11] <= y[3].DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[12] <= y[4].DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[13] <= y[5].DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[14] <= y[6].DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[15] <= y[7].DB_MAX_OUTPUT_PORT_TYPE


|project2|golddata:datapath|GoldGenerate:goldPostion|RanCnt2:randomCounter2
clock => y[0].CLK
clock => y[1].CLK
clock => y[2].CLK
clock => y[3].CLK
clock => y[4].CLK
clock => y[5].CLK
clock => y[6].CLK
clock => y[7].CLK
clock => x[0].CLK
clock => x[1].CLK
clock => x[2].CLK
clock => x[3].CLK
clock => x[4].CLK
clock => x[5].CLK
clock => x[6].CLK
clock => x[7].CLK
rcenable => x.OUTPUTSELECT
rcenable => x.OUTPUTSELECT
rcenable => x.OUTPUTSELECT
rcenable => x.OUTPUTSELECT
rcenable => x.OUTPUTSELECT
rcenable => x.OUTPUTSELECT
rcenable => x.OUTPUTSELECT
rcenable => x.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
rcenable => x.OUTPUTSELECT
rcenable => x.OUTPUTSELECT
rcenable => x.OUTPUTSELECT
rcenable => x.OUTPUTSELECT
rcenable => x.OUTPUTSELECT
rcenable => x.OUTPUTSELECT
rcenable => x.OUTPUTSELECT
rcenable => x.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
GoldPosi[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[5] <= x[5].DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[6] <= x[6].DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[7] <= x[7].DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[8] <= y[0].DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[9] <= y[1].DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[10] <= y[2].DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[11] <= y[3].DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[12] <= y[4].DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[13] <= y[5].DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[14] <= y[6].DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[15] <= y[7].DB_MAX_OUTPUT_PORT_TYPE


|project2|golddata:datapath|GoldGenerate:goldPostion|RanCnt3:randomCounter3
clock => y[0].CLK
clock => y[1].CLK
clock => y[2].CLK
clock => y[3].CLK
clock => y[4].CLK
clock => y[5].CLK
clock => y[6].CLK
clock => y[7].CLK
clock => x[0].CLK
clock => x[1].CLK
clock => x[2].CLK
clock => x[3].CLK
clock => x[4].CLK
clock => x[5].CLK
clock => x[6].CLK
clock => x[7].CLK
rcenable => x.OUTPUTSELECT
rcenable => x.OUTPUTSELECT
rcenable => x.OUTPUTSELECT
rcenable => x.OUTPUTSELECT
rcenable => x.OUTPUTSELECT
rcenable => x.OUTPUTSELECT
rcenable => x.OUTPUTSELECT
rcenable => x.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
rcenable => x.OUTPUTSELECT
rcenable => x.OUTPUTSELECT
rcenable => x.OUTPUTSELECT
rcenable => x.OUTPUTSELECT
rcenable => x.OUTPUTSELECT
rcenable => x.OUTPUTSELECT
rcenable => x.OUTPUTSELECT
rcenable => x.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
GoldPosi[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[5] <= x[5].DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[6] <= x[6].DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[7] <= x[7].DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[8] <= y[0].DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[9] <= y[1].DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[10] <= y[2].DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[11] <= y[3].DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[12] <= y[4].DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[13] <= y[5].DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[14] <= y[6].DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[15] <= y[7].DB_MAX_OUTPUT_PORT_TYPE


|project2|golddata:datapath|GoldGenerate:goldPostion|RanCnt4:randomCounter4
clock => y[0].CLK
clock => y[1].CLK
clock => y[2].CLK
clock => y[3].CLK
clock => y[4].CLK
clock => y[5].CLK
clock => y[6].CLK
clock => y[7].CLK
clock => x[0].CLK
clock => x[1].CLK
clock => x[2].CLK
clock => x[3].CLK
clock => x[4].CLK
clock => x[5].CLK
clock => x[6].CLK
clock => x[7].CLK
rcenable => x.OUTPUTSELECT
rcenable => x.OUTPUTSELECT
rcenable => x.OUTPUTSELECT
rcenable => x.OUTPUTSELECT
rcenable => x.OUTPUTSELECT
rcenable => x.OUTPUTSELECT
rcenable => x.OUTPUTSELECT
rcenable => x.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
rcenable => x.OUTPUTSELECT
rcenable => x.OUTPUTSELECT
rcenable => x.OUTPUTSELECT
rcenable => x.OUTPUTSELECT
rcenable => x.OUTPUTSELECT
rcenable => x.OUTPUTSELECT
rcenable => x.OUTPUTSELECT
rcenable => x.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
GoldPosi[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[5] <= x[5].DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[6] <= x[6].DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[7] <= x[7].DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[8] <= y[0].DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[9] <= y[1].DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[10] <= y[2].DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[11] <= y[3].DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[12] <= y[4].DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[13] <= y[5].DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[14] <= y[6].DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[15] <= y[7].DB_MAX_OUTPUT_PORT_TYPE


|project2|golddata:datapath|GoldGenerate:goldPostion|RanCnt5:randomCounter5
clock => y[0].CLK
clock => y[1].CLK
clock => y[2].CLK
clock => y[3].CLK
clock => y[4].CLK
clock => y[5].CLK
clock => y[6].CLK
clock => y[7].CLK
clock => x[0].CLK
clock => x[1].CLK
clock => x[2].CLK
clock => x[3].CLK
clock => x[4].CLK
clock => x[5].CLK
clock => x[6].CLK
clock => x[7].CLK
rcenable => x.OUTPUTSELECT
rcenable => x.OUTPUTSELECT
rcenable => x.OUTPUTSELECT
rcenable => x.OUTPUTSELECT
rcenable => x.OUTPUTSELECT
rcenable => x.OUTPUTSELECT
rcenable => x.OUTPUTSELECT
rcenable => x.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
rcenable => x.OUTPUTSELECT
rcenable => x.OUTPUTSELECT
rcenable => x.OUTPUTSELECT
rcenable => x.OUTPUTSELECT
rcenable => x.OUTPUTSELECT
rcenable => x.OUTPUTSELECT
rcenable => x.OUTPUTSELECT
rcenable => x.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
rcenable => y.OUTPUTSELECT
GoldPosi[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[5] <= x[5].DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[6] <= x[6].DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[7] <= x[7].DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[8] <= y[0].DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[9] <= y[1].DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[10] <= y[2].DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[11] <= y[3].DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[12] <= y[4].DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[13] <= y[5].DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[14] <= y[6].DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[15] <= y[7].DB_MAX_OUTPUT_PORT_TYPE


|project2|golddata:datapath|GoldGenerate:goldPostion|GoldP:gold1
RanPosi[0] => GoldPosi[0]~reg0.DATAIN
RanPosi[1] => GoldPosi[1]~reg0.DATAIN
RanPosi[2] => GoldPosi[2]~reg0.DATAIN
RanPosi[3] => GoldPosi[3]~reg0.DATAIN
RanPosi[4] => GoldPosi[4]~reg0.DATAIN
RanPosi[5] => GoldPosi[5]~reg0.DATAIN
RanPosi[6] => GoldPosi[6]~reg0.DATAIN
RanPosi[7] => GoldPosi[7]~reg0.DATAIN
RanPosi[8] => GoldPosi[8]~reg0.DATAIN
RanPosi[9] => GoldPosi[9]~reg0.DATAIN
RanPosi[10] => GoldPosi[10]~reg0.DATAIN
RanPosi[11] => GoldPosi[11]~reg0.DATAIN
RanPosi[12] => GoldPosi[12]~reg0.DATAIN
RanPosi[13] => GoldPosi[13]~reg0.DATAIN
RanPosi[14] => GoldPosi[14]~reg0.DATAIN
RanPosi[15] => GoldPosi[15]~reg0.DATAIN
clock => GoldPosi[0]~reg0.CLK
clock => GoldPosi[1]~reg0.CLK
clock => GoldPosi[2]~reg0.CLK
clock => GoldPosi[3]~reg0.CLK
clock => GoldPosi[4]~reg0.CLK
clock => GoldPosi[5]~reg0.CLK
clock => GoldPosi[6]~reg0.CLK
clock => GoldPosi[7]~reg0.CLK
clock => GoldPosi[8]~reg0.CLK
clock => GoldPosi[9]~reg0.CLK
clock => GoldPosi[10]~reg0.CLK
clock => GoldPosi[11]~reg0.CLK
clock => GoldPosi[12]~reg0.CLK
clock => GoldPosi[13]~reg0.CLK
clock => GoldPosi[14]~reg0.CLK
clock => GoldPosi[15]~reg0.CLK
En => GoldPosi[0]~reg0.ENA
En => GoldPosi[1]~reg0.ENA
En => GoldPosi[2]~reg0.ENA
En => GoldPosi[3]~reg0.ENA
En => GoldPosi[4]~reg0.ENA
En => GoldPosi[5]~reg0.ENA
En => GoldPosi[6]~reg0.ENA
En => GoldPosi[7]~reg0.ENA
En => GoldPosi[8]~reg0.ENA
En => GoldPosi[9]~reg0.ENA
En => GoldPosi[10]~reg0.ENA
En => GoldPosi[11]~reg0.ENA
En => GoldPosi[12]~reg0.ENA
En => GoldPosi[13]~reg0.ENA
En => GoldPosi[14]~reg0.ENA
En => GoldPosi[15]~reg0.ENA
GoldPosi[0] <= GoldPosi[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[1] <= GoldPosi[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[2] <= GoldPosi[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[3] <= GoldPosi[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[4] <= GoldPosi[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[5] <= GoldPosi[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[6] <= GoldPosi[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[7] <= GoldPosi[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[8] <= GoldPosi[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[9] <= GoldPosi[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[10] <= GoldPosi[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[11] <= GoldPosi[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[12] <= GoldPosi[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[13] <= GoldPosi[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[14] <= GoldPosi[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[15] <= GoldPosi[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project2|golddata:datapath|GoldGenerate:goldPostion|GoldP:gold2
RanPosi[0] => GoldPosi[0]~reg0.DATAIN
RanPosi[1] => GoldPosi[1]~reg0.DATAIN
RanPosi[2] => GoldPosi[2]~reg0.DATAIN
RanPosi[3] => GoldPosi[3]~reg0.DATAIN
RanPosi[4] => GoldPosi[4]~reg0.DATAIN
RanPosi[5] => GoldPosi[5]~reg0.DATAIN
RanPosi[6] => GoldPosi[6]~reg0.DATAIN
RanPosi[7] => GoldPosi[7]~reg0.DATAIN
RanPosi[8] => GoldPosi[8]~reg0.DATAIN
RanPosi[9] => GoldPosi[9]~reg0.DATAIN
RanPosi[10] => GoldPosi[10]~reg0.DATAIN
RanPosi[11] => GoldPosi[11]~reg0.DATAIN
RanPosi[12] => GoldPosi[12]~reg0.DATAIN
RanPosi[13] => GoldPosi[13]~reg0.DATAIN
RanPosi[14] => GoldPosi[14]~reg0.DATAIN
RanPosi[15] => GoldPosi[15]~reg0.DATAIN
clock => GoldPosi[0]~reg0.CLK
clock => GoldPosi[1]~reg0.CLK
clock => GoldPosi[2]~reg0.CLK
clock => GoldPosi[3]~reg0.CLK
clock => GoldPosi[4]~reg0.CLK
clock => GoldPosi[5]~reg0.CLK
clock => GoldPosi[6]~reg0.CLK
clock => GoldPosi[7]~reg0.CLK
clock => GoldPosi[8]~reg0.CLK
clock => GoldPosi[9]~reg0.CLK
clock => GoldPosi[10]~reg0.CLK
clock => GoldPosi[11]~reg0.CLK
clock => GoldPosi[12]~reg0.CLK
clock => GoldPosi[13]~reg0.CLK
clock => GoldPosi[14]~reg0.CLK
clock => GoldPosi[15]~reg0.CLK
En => GoldPosi[0]~reg0.ENA
En => GoldPosi[1]~reg0.ENA
En => GoldPosi[2]~reg0.ENA
En => GoldPosi[3]~reg0.ENA
En => GoldPosi[4]~reg0.ENA
En => GoldPosi[5]~reg0.ENA
En => GoldPosi[6]~reg0.ENA
En => GoldPosi[7]~reg0.ENA
En => GoldPosi[8]~reg0.ENA
En => GoldPosi[9]~reg0.ENA
En => GoldPosi[10]~reg0.ENA
En => GoldPosi[11]~reg0.ENA
En => GoldPosi[12]~reg0.ENA
En => GoldPosi[13]~reg0.ENA
En => GoldPosi[14]~reg0.ENA
En => GoldPosi[15]~reg0.ENA
GoldPosi[0] <= GoldPosi[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[1] <= GoldPosi[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[2] <= GoldPosi[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[3] <= GoldPosi[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[4] <= GoldPosi[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[5] <= GoldPosi[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[6] <= GoldPosi[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[7] <= GoldPosi[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[8] <= GoldPosi[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[9] <= GoldPosi[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[10] <= GoldPosi[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[11] <= GoldPosi[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[12] <= GoldPosi[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[13] <= GoldPosi[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[14] <= GoldPosi[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[15] <= GoldPosi[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project2|golddata:datapath|GoldGenerate:goldPostion|GoldP:gold3
RanPosi[0] => GoldPosi[0]~reg0.DATAIN
RanPosi[1] => GoldPosi[1]~reg0.DATAIN
RanPosi[2] => GoldPosi[2]~reg0.DATAIN
RanPosi[3] => GoldPosi[3]~reg0.DATAIN
RanPosi[4] => GoldPosi[4]~reg0.DATAIN
RanPosi[5] => GoldPosi[5]~reg0.DATAIN
RanPosi[6] => GoldPosi[6]~reg0.DATAIN
RanPosi[7] => GoldPosi[7]~reg0.DATAIN
RanPosi[8] => GoldPosi[8]~reg0.DATAIN
RanPosi[9] => GoldPosi[9]~reg0.DATAIN
RanPosi[10] => GoldPosi[10]~reg0.DATAIN
RanPosi[11] => GoldPosi[11]~reg0.DATAIN
RanPosi[12] => GoldPosi[12]~reg0.DATAIN
RanPosi[13] => GoldPosi[13]~reg0.DATAIN
RanPosi[14] => GoldPosi[14]~reg0.DATAIN
RanPosi[15] => GoldPosi[15]~reg0.DATAIN
clock => GoldPosi[0]~reg0.CLK
clock => GoldPosi[1]~reg0.CLK
clock => GoldPosi[2]~reg0.CLK
clock => GoldPosi[3]~reg0.CLK
clock => GoldPosi[4]~reg0.CLK
clock => GoldPosi[5]~reg0.CLK
clock => GoldPosi[6]~reg0.CLK
clock => GoldPosi[7]~reg0.CLK
clock => GoldPosi[8]~reg0.CLK
clock => GoldPosi[9]~reg0.CLK
clock => GoldPosi[10]~reg0.CLK
clock => GoldPosi[11]~reg0.CLK
clock => GoldPosi[12]~reg0.CLK
clock => GoldPosi[13]~reg0.CLK
clock => GoldPosi[14]~reg0.CLK
clock => GoldPosi[15]~reg0.CLK
En => GoldPosi[0]~reg0.ENA
En => GoldPosi[1]~reg0.ENA
En => GoldPosi[2]~reg0.ENA
En => GoldPosi[3]~reg0.ENA
En => GoldPosi[4]~reg0.ENA
En => GoldPosi[5]~reg0.ENA
En => GoldPosi[6]~reg0.ENA
En => GoldPosi[7]~reg0.ENA
En => GoldPosi[8]~reg0.ENA
En => GoldPosi[9]~reg0.ENA
En => GoldPosi[10]~reg0.ENA
En => GoldPosi[11]~reg0.ENA
En => GoldPosi[12]~reg0.ENA
En => GoldPosi[13]~reg0.ENA
En => GoldPosi[14]~reg0.ENA
En => GoldPosi[15]~reg0.ENA
GoldPosi[0] <= GoldPosi[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[1] <= GoldPosi[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[2] <= GoldPosi[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[3] <= GoldPosi[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[4] <= GoldPosi[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[5] <= GoldPosi[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[6] <= GoldPosi[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[7] <= GoldPosi[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[8] <= GoldPosi[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[9] <= GoldPosi[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[10] <= GoldPosi[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[11] <= GoldPosi[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[12] <= GoldPosi[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[13] <= GoldPosi[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[14] <= GoldPosi[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[15] <= GoldPosi[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project2|golddata:datapath|GoldGenerate:goldPostion|GoldP:gold4
RanPosi[0] => GoldPosi[0]~reg0.DATAIN
RanPosi[1] => GoldPosi[1]~reg0.DATAIN
RanPosi[2] => GoldPosi[2]~reg0.DATAIN
RanPosi[3] => GoldPosi[3]~reg0.DATAIN
RanPosi[4] => GoldPosi[4]~reg0.DATAIN
RanPosi[5] => GoldPosi[5]~reg0.DATAIN
RanPosi[6] => GoldPosi[6]~reg0.DATAIN
RanPosi[7] => GoldPosi[7]~reg0.DATAIN
RanPosi[8] => GoldPosi[8]~reg0.DATAIN
RanPosi[9] => GoldPosi[9]~reg0.DATAIN
RanPosi[10] => GoldPosi[10]~reg0.DATAIN
RanPosi[11] => GoldPosi[11]~reg0.DATAIN
RanPosi[12] => GoldPosi[12]~reg0.DATAIN
RanPosi[13] => GoldPosi[13]~reg0.DATAIN
RanPosi[14] => GoldPosi[14]~reg0.DATAIN
RanPosi[15] => GoldPosi[15]~reg0.DATAIN
clock => GoldPosi[0]~reg0.CLK
clock => GoldPosi[1]~reg0.CLK
clock => GoldPosi[2]~reg0.CLK
clock => GoldPosi[3]~reg0.CLK
clock => GoldPosi[4]~reg0.CLK
clock => GoldPosi[5]~reg0.CLK
clock => GoldPosi[6]~reg0.CLK
clock => GoldPosi[7]~reg0.CLK
clock => GoldPosi[8]~reg0.CLK
clock => GoldPosi[9]~reg0.CLK
clock => GoldPosi[10]~reg0.CLK
clock => GoldPosi[11]~reg0.CLK
clock => GoldPosi[12]~reg0.CLK
clock => GoldPosi[13]~reg0.CLK
clock => GoldPosi[14]~reg0.CLK
clock => GoldPosi[15]~reg0.CLK
En => GoldPosi[0]~reg0.ENA
En => GoldPosi[1]~reg0.ENA
En => GoldPosi[2]~reg0.ENA
En => GoldPosi[3]~reg0.ENA
En => GoldPosi[4]~reg0.ENA
En => GoldPosi[5]~reg0.ENA
En => GoldPosi[6]~reg0.ENA
En => GoldPosi[7]~reg0.ENA
En => GoldPosi[8]~reg0.ENA
En => GoldPosi[9]~reg0.ENA
En => GoldPosi[10]~reg0.ENA
En => GoldPosi[11]~reg0.ENA
En => GoldPosi[12]~reg0.ENA
En => GoldPosi[13]~reg0.ENA
En => GoldPosi[14]~reg0.ENA
En => GoldPosi[15]~reg0.ENA
GoldPosi[0] <= GoldPosi[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[1] <= GoldPosi[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[2] <= GoldPosi[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[3] <= GoldPosi[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[4] <= GoldPosi[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[5] <= GoldPosi[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[6] <= GoldPosi[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[7] <= GoldPosi[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[8] <= GoldPosi[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[9] <= GoldPosi[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[10] <= GoldPosi[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[11] <= GoldPosi[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[12] <= GoldPosi[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[13] <= GoldPosi[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[14] <= GoldPosi[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[15] <= GoldPosi[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project2|golddata:datapath|GoldGenerate:goldPostion|GoldP:gold5
RanPosi[0] => GoldPosi[0]~reg0.DATAIN
RanPosi[1] => GoldPosi[1]~reg0.DATAIN
RanPosi[2] => GoldPosi[2]~reg0.DATAIN
RanPosi[3] => GoldPosi[3]~reg0.DATAIN
RanPosi[4] => GoldPosi[4]~reg0.DATAIN
RanPosi[5] => GoldPosi[5]~reg0.DATAIN
RanPosi[6] => GoldPosi[6]~reg0.DATAIN
RanPosi[7] => GoldPosi[7]~reg0.DATAIN
RanPosi[8] => GoldPosi[8]~reg0.DATAIN
RanPosi[9] => GoldPosi[9]~reg0.DATAIN
RanPosi[10] => GoldPosi[10]~reg0.DATAIN
RanPosi[11] => GoldPosi[11]~reg0.DATAIN
RanPosi[12] => GoldPosi[12]~reg0.DATAIN
RanPosi[13] => GoldPosi[13]~reg0.DATAIN
RanPosi[14] => GoldPosi[14]~reg0.DATAIN
RanPosi[15] => GoldPosi[15]~reg0.DATAIN
clock => GoldPosi[0]~reg0.CLK
clock => GoldPosi[1]~reg0.CLK
clock => GoldPosi[2]~reg0.CLK
clock => GoldPosi[3]~reg0.CLK
clock => GoldPosi[4]~reg0.CLK
clock => GoldPosi[5]~reg0.CLK
clock => GoldPosi[6]~reg0.CLK
clock => GoldPosi[7]~reg0.CLK
clock => GoldPosi[8]~reg0.CLK
clock => GoldPosi[9]~reg0.CLK
clock => GoldPosi[10]~reg0.CLK
clock => GoldPosi[11]~reg0.CLK
clock => GoldPosi[12]~reg0.CLK
clock => GoldPosi[13]~reg0.CLK
clock => GoldPosi[14]~reg0.CLK
clock => GoldPosi[15]~reg0.CLK
En => GoldPosi[0]~reg0.ENA
En => GoldPosi[1]~reg0.ENA
En => GoldPosi[2]~reg0.ENA
En => GoldPosi[3]~reg0.ENA
En => GoldPosi[4]~reg0.ENA
En => GoldPosi[5]~reg0.ENA
En => GoldPosi[6]~reg0.ENA
En => GoldPosi[7]~reg0.ENA
En => GoldPosi[8]~reg0.ENA
En => GoldPosi[9]~reg0.ENA
En => GoldPosi[10]~reg0.ENA
En => GoldPosi[11]~reg0.ENA
En => GoldPosi[12]~reg0.ENA
En => GoldPosi[13]~reg0.ENA
En => GoldPosi[14]~reg0.ENA
En => GoldPosi[15]~reg0.ENA
GoldPosi[0] <= GoldPosi[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[1] <= GoldPosi[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[2] <= GoldPosi[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[3] <= GoldPosi[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[4] <= GoldPosi[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[5] <= GoldPosi[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[6] <= GoldPosi[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[7] <= GoldPosi[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[8] <= GoldPosi[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[9] <= GoldPosi[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[10] <= GoldPosi[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[11] <= GoldPosi[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[12] <= GoldPosi[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[13] <= GoldPosi[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[14] <= GoldPosi[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GoldPosi[15] <= GoldPosi[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project2|golddata:datapath|GoldGenerate:goldPostion|mux8to1:muxer
posi1[0] => Mux15.IN3
posi1[1] => Mux14.IN3
posi1[2] => Mux13.IN3
posi1[3] => Mux12.IN3
posi1[4] => Mux11.IN3
posi1[5] => Mux10.IN3
posi1[6] => Mux9.IN3
posi1[7] => Mux8.IN3
posi1[8] => Mux7.IN3
posi1[9] => Mux6.IN3
posi1[10] => Mux5.IN3
posi1[11] => Mux4.IN3
posi1[12] => Mux3.IN3
posi1[13] => Mux2.IN3
posi1[14] => Mux1.IN3
posi1[15] => Mux0.IN3
posi2[0] => Mux15.IN4
posi2[1] => Mux14.IN4
posi2[2] => Mux13.IN4
posi2[3] => Mux12.IN4
posi2[4] => Mux11.IN4
posi2[5] => Mux10.IN4
posi2[6] => Mux9.IN4
posi2[7] => Mux8.IN4
posi2[8] => Mux7.IN4
posi2[9] => Mux6.IN4
posi2[10] => Mux5.IN4
posi2[11] => Mux4.IN4
posi2[12] => Mux3.IN4
posi2[13] => Mux2.IN4
posi2[14] => Mux1.IN4
posi2[15] => Mux0.IN4
posi3[0] => Mux15.IN5
posi3[1] => Mux14.IN5
posi3[2] => Mux13.IN5
posi3[3] => Mux12.IN5
posi3[4] => Mux11.IN5
posi3[5] => Mux10.IN5
posi3[6] => Mux9.IN5
posi3[7] => Mux8.IN5
posi3[8] => Mux7.IN5
posi3[9] => Mux6.IN5
posi3[10] => Mux5.IN5
posi3[11] => Mux4.IN5
posi3[12] => Mux3.IN5
posi3[13] => Mux2.IN5
posi3[14] => Mux1.IN5
posi3[15] => Mux0.IN5
posi4[0] => Mux15.IN6
posi4[1] => Mux14.IN6
posi4[2] => Mux13.IN6
posi4[3] => Mux12.IN6
posi4[4] => Mux11.IN6
posi4[5] => Mux10.IN6
posi4[6] => Mux9.IN6
posi4[7] => Mux8.IN6
posi4[8] => Mux7.IN6
posi4[9] => Mux6.IN6
posi4[10] => Mux5.IN6
posi4[11] => Mux4.IN6
posi4[12] => Mux3.IN6
posi4[13] => Mux2.IN6
posi4[14] => Mux1.IN6
posi4[15] => Mux0.IN6
posi5[0] => Mux15.IN7
posi5[1] => Mux14.IN7
posi5[2] => Mux13.IN7
posi5[3] => Mux12.IN7
posi5[4] => Mux11.IN7
posi5[5] => Mux10.IN7
posi5[6] => Mux9.IN7
posi5[7] => Mux8.IN7
posi5[8] => Mux7.IN7
posi5[9] => Mux6.IN7
posi5[10] => Mux5.IN7
posi5[11] => Mux4.IN7
posi5[12] => Mux3.IN7
posi5[13] => Mux2.IN7
posi5[14] => Mux1.IN7
posi5[15] => Mux0.IN7
select[0] => Mux0.IN10
select[0] => Mux1.IN10
select[0] => Mux2.IN10
select[0] => Mux3.IN10
select[0] => Mux4.IN10
select[0] => Mux5.IN10
select[0] => Mux6.IN10
select[0] => Mux7.IN10
select[0] => Mux8.IN10
select[0] => Mux9.IN10
select[0] => Mux10.IN10
select[0] => Mux11.IN10
select[0] => Mux12.IN10
select[0] => Mux13.IN10
select[0] => Mux14.IN10
select[0] => Mux15.IN10
select[1] => Mux0.IN9
select[1] => Mux1.IN9
select[1] => Mux2.IN9
select[1] => Mux3.IN9
select[1] => Mux4.IN9
select[1] => Mux5.IN9
select[1] => Mux6.IN9
select[1] => Mux7.IN9
select[1] => Mux8.IN9
select[1] => Mux9.IN9
select[1] => Mux10.IN9
select[1] => Mux11.IN9
select[1] => Mux12.IN9
select[1] => Mux13.IN9
select[1] => Mux14.IN9
select[1] => Mux15.IN9
select[2] => Mux0.IN8
select[2] => Mux1.IN8
select[2] => Mux2.IN8
select[2] => Mux3.IN8
select[2] => Mux4.IN8
select[2] => Mux5.IN8
select[2] => Mux6.IN8
select[2] => Mux7.IN8
select[2] => Mux8.IN8
select[2] => Mux9.IN8
select[2] => Mux10.IN8
select[2] => Mux11.IN8
select[2] => Mux12.IN8
select[2] => Mux13.IN8
select[2] => Mux14.IN8
select[2] => Mux15.IN8
posi[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
posi[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
posi[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
posi[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
posi[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
posi[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
posi[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
posi[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
posi[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
posi[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
posi[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
posi[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
posi[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
posi[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
posi[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
posi[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|project2|golddata:datapath|Gcounter:countthenumber
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project2|golddata:datapath|gold8x8:goldBlock
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|project2|golddata:datapath|gold8x8:goldBlock|altsyncram:altsyncram_component
wren_a => altsyncram_9do1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_9do1:auto_generated.data_a[0]
data_a[1] => altsyncram_9do1:auto_generated.data_a[1]
data_a[2] => altsyncram_9do1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_9do1:auto_generated.address_a[0]
address_a[1] => altsyncram_9do1:auto_generated.address_a[1]
address_a[2] => altsyncram_9do1:auto_generated.address_a[2]
address_a[3] => altsyncram_9do1:auto_generated.address_a[3]
address_a[4] => altsyncram_9do1:auto_generated.address_a[4]
address_a[5] => altsyncram_9do1:auto_generated.address_a[5]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_9do1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_9do1:auto_generated.q_a[0]
q_a[1] <= altsyncram_9do1:auto_generated.q_a[1]
q_a[2] <= altsyncram_9do1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|project2|golddata:datapath|gold8x8:goldBlock|altsyncram:altsyncram_component|altsyncram_9do1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|project2|golddata:datapath|collide:touchmodule
hx[0] => LessThan0.IN64
hx[0] => LessThan1.IN15
hx[0] => LessThan2.IN64
hx[0] => LessThan3.IN15
hx[0] => LessThan4.IN64
hx[0] => LessThan5.IN15
hx[0] => LessThan6.IN64
hx[0] => LessThan7.IN15
hx[0] => LessThan8.IN64
hx[0] => LessThan9.IN15
hx[1] => LessThan0.IN63
hx[1] => LessThan1.IN14
hx[1] => LessThan2.IN63
hx[1] => LessThan3.IN14
hx[1] => LessThan4.IN63
hx[1] => LessThan5.IN14
hx[1] => LessThan6.IN63
hx[1] => LessThan7.IN14
hx[1] => LessThan8.IN63
hx[1] => LessThan9.IN14
hx[2] => Add1.IN12
hx[3] => Add1.IN11
hx[4] => Add1.IN10
hx[5] => Add1.IN9
hx[6] => Add1.IN8
hx[7] => Add1.IN7
hy[0] => Equal0.IN7
hy[0] => Equal1.IN7
hy[0] => Equal2.IN7
hy[0] => Equal3.IN7
hy[0] => Equal4.IN7
hy[1] => Equal0.IN6
hy[1] => Equal1.IN6
hy[1] => Equal2.IN6
hy[1] => Equal3.IN6
hy[1] => Equal4.IN6
hy[2] => Equal0.IN5
hy[2] => Equal1.IN5
hy[2] => Equal2.IN5
hy[2] => Equal3.IN5
hy[2] => Equal4.IN5
hy[3] => Equal0.IN4
hy[3] => Equal1.IN4
hy[3] => Equal2.IN4
hy[3] => Equal3.IN4
hy[3] => Equal4.IN4
hy[4] => Equal0.IN3
hy[4] => Equal1.IN3
hy[4] => Equal2.IN3
hy[4] => Equal3.IN3
hy[4] => Equal4.IN3
hy[5] => Equal0.IN2
hy[5] => Equal1.IN2
hy[5] => Equal2.IN2
hy[5] => Equal3.IN2
hy[5] => Equal4.IN2
hy[6] => Equal0.IN1
hy[6] => Equal1.IN1
hy[6] => Equal2.IN1
hy[6] => Equal3.IN1
hy[6] => Equal4.IN1
hy[7] => Equal0.IN0
hy[7] => Equal1.IN0
hy[7] => Equal2.IN0
hy[7] => Equal3.IN0
hy[7] => Equal4.IN0
gp1[0] => Add0.IN16
gp1[0] => LessThan1.IN18
gp1[1] => Add0.IN15
gp1[1] => LessThan1.IN17
gp1[2] => Add0.IN14
gp1[2] => LessThan1.IN16
gp1[3] => Add0.IN13
gp1[3] => Add2.IN10
gp1[4] => Add0.IN12
gp1[4] => Add2.IN9
gp1[5] => Add0.IN11
gp1[5] => Add2.IN8
gp1[6] => Add0.IN10
gp1[6] => Add2.IN7
gp1[7] => Add0.IN9
gp1[7] => Add2.IN6
gp1[8] => Equal0.IN15
gp1[9] => Equal0.IN14
gp1[10] => Equal0.IN13
gp1[11] => Equal0.IN12
gp1[12] => Equal0.IN11
gp1[13] => Equal0.IN10
gp1[14] => Equal0.IN9
gp1[15] => Equal0.IN8
gp2[0] => Add3.IN16
gp2[0] => LessThan3.IN18
gp2[1] => Add3.IN15
gp2[1] => LessThan3.IN17
gp2[2] => Add3.IN14
gp2[2] => LessThan3.IN16
gp2[3] => Add3.IN13
gp2[3] => Add4.IN10
gp2[4] => Add3.IN12
gp2[4] => Add4.IN9
gp2[5] => Add3.IN11
gp2[5] => Add4.IN8
gp2[6] => Add3.IN10
gp2[6] => Add4.IN7
gp2[7] => Add3.IN9
gp2[7] => Add4.IN6
gp2[8] => Equal1.IN15
gp2[9] => Equal1.IN14
gp2[10] => Equal1.IN13
gp2[11] => Equal1.IN12
gp2[12] => Equal1.IN11
gp2[13] => Equal1.IN10
gp2[14] => Equal1.IN9
gp2[15] => Equal1.IN8
gp3[0] => Add5.IN16
gp3[0] => LessThan5.IN18
gp3[1] => Add5.IN15
gp3[1] => LessThan5.IN17
gp3[2] => Add5.IN14
gp3[2] => LessThan5.IN16
gp3[3] => Add5.IN13
gp3[3] => Add6.IN10
gp3[4] => Add5.IN12
gp3[4] => Add6.IN9
gp3[5] => Add5.IN11
gp3[5] => Add6.IN8
gp3[6] => Add5.IN10
gp3[6] => Add6.IN7
gp3[7] => Add5.IN9
gp3[7] => Add6.IN6
gp3[8] => Equal2.IN15
gp3[9] => Equal2.IN14
gp3[10] => Equal2.IN13
gp3[11] => Equal2.IN12
gp3[12] => Equal2.IN11
gp3[13] => Equal2.IN10
gp3[14] => Equal2.IN9
gp3[15] => Equal2.IN8
gp4[0] => Add7.IN16
gp4[0] => LessThan7.IN18
gp4[1] => Add7.IN15
gp4[1] => LessThan7.IN17
gp4[2] => Add7.IN14
gp4[2] => LessThan7.IN16
gp4[3] => Add7.IN13
gp4[3] => Add8.IN10
gp4[4] => Add7.IN12
gp4[4] => Add8.IN9
gp4[5] => Add7.IN11
gp4[5] => Add8.IN8
gp4[6] => Add7.IN10
gp4[6] => Add8.IN7
gp4[7] => Add7.IN9
gp4[7] => Add8.IN6
gp4[8] => Equal3.IN15
gp4[9] => Equal3.IN14
gp4[10] => Equal3.IN13
gp4[11] => Equal3.IN12
gp4[12] => Equal3.IN11
gp4[13] => Equal3.IN10
gp4[14] => Equal3.IN9
gp4[15] => Equal3.IN8
gp5[0] => Add9.IN16
gp5[0] => LessThan9.IN18
gp5[1] => Add9.IN15
gp5[1] => LessThan9.IN17
gp5[2] => Add9.IN14
gp5[2] => LessThan9.IN16
gp5[3] => Add9.IN13
gp5[3] => Add10.IN10
gp5[4] => Add9.IN12
gp5[4] => Add10.IN9
gp5[5] => Add9.IN11
gp5[5] => Add10.IN8
gp5[6] => Add9.IN10
gp5[6] => Add10.IN7
gp5[7] => Add9.IN9
gp5[7] => Add10.IN6
gp5[8] => Equal4.IN15
gp5[9] => Equal4.IN14
gp5[10] => Equal4.IN13
gp5[11] => Equal4.IN12
gp5[12] => Equal4.IN11
gp5[13] => Equal4.IN10
gp5[14] => Equal4.IN9
gp5[15] => Equal4.IN8
g1t <= g1t.DB_MAX_OUTPUT_PORT_TYPE
g2t <= g2t.DB_MAX_OUTPUT_PORT_TYPE
g3t <= g3t.DB_MAX_OUTPUT_PORT_TYPE
g4t <= g4t.DB_MAX_OUTPUT_PORT_TYPE
g5t <= g5t.DB_MAX_OUTPUT_PORT_TYPE
touch <= touch.DB_MAX_OUTPUT_PORT_TYPE


|project2|hook_datapath:hd
clock => clock.IN6
en_resetn => en_resetn.IN4
ini_x => ini_x.IN1
ini_y => ini_y.IN1
loadX => loadX.IN1
loadY => loadY.IN1
pixel_count_en => pixel_count_en.IN1
delay_count_en => delay_count_en.IN1
delay_reset => delay_reset.IN1
right => right.IN1
left => left.IN1
ver => ver.IN1
stop_x => stop_x.IN1
stop_y => stop_y.IN1
load_black => colour.OUTPUTSELECT
load_black => colour.OUTPUTSELECT
load_black => colour.OUTPUTSELECT
load_hook => ~NO_FANOUT~
x_output[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
x_output[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
x_output[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
x_output[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
x_output[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
x_output[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
x_output[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
x_output[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y_output[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y_output[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y_output[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y_output[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y_output[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y_output[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y_output[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
x_position[0] <= register_X:r1.port7
x_position[1] <= register_X:r1.port7
x_position[2] <= register_X:r1.port7
x_position[3] <= register_X:r1.port7
x_position[4] <= register_X:r1.port7
x_position[5] <= register_X:r1.port7
x_position[6] <= register_X:r1.port7
x_position[7] <= register_X:r1.port7
y_position[0] <= register_Y:r2.port6
y_position[1] <= register_Y:r2.port6
y_position[2] <= register_Y:r2.port6
y_position[3] <= register_Y:r2.port6
y_position[4] <= register_Y:r2.port6
y_position[5] <= register_Y:r2.port6
y_position[6] <= register_Y:r2.port6
delay_cnt[0] <= delay_counter:d1.port3
delay_cnt[1] <= delay_counter:d1.port3
delay_cnt[2] <= delay_counter:d1.port3
delay_cnt[3] <= delay_counter:d1.port3
pixel_cnt[0] <= pixel_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
pixel_cnt[1] <= pixel_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
pixel_cnt[2] <= pixel_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
pixel_cnt[3] <= pixel_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
pixel_cnt[4] <= pixel_cnt[4].DB_MAX_OUTPUT_PORT_TYPE
pixel_cnt[5] <= pixel_cnt[5].DB_MAX_OUTPUT_PORT_TYPE
colour[0] <= colour.DB_MAX_OUTPUT_PORT_TYPE
colour[1] <= colour.DB_MAX_OUTPUT_PORT_TYPE
colour[2] <= colour.DB_MAX_OUTPUT_PORT_TYPE


|project2|hook_datapath:hd|register_X:r1
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
resetn => always0.IN0
ini => always0.IN1
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
right => Q.OUTPUTSELECT
right => Q.OUTPUTSELECT
right => Q.OUTPUTSELECT
right => Q.OUTPUTSELECT
right => Q.OUTPUTSELECT
right => Q.OUTPUTSELECT
right => Q.OUTPUTSELECT
right => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
stop_x => Q.OUTPUTSELECT
stop_x => Q.OUTPUTSELECT
stop_x => Q.OUTPUTSELECT
stop_x => Q.OUTPUTSELECT
stop_x => Q.OUTPUTSELECT
stop_x => Q.OUTPUTSELECT
stop_x => Q.OUTPUTSELECT
stop_x => Q.OUTPUTSELECT
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project2|hook_datapath:hd|register_Y:r2
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
resetn => always0.IN0
ini => always0.IN1
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
move => Q.OUTPUTSELECT
move => Q.OUTPUTSELECT
move => Q.OUTPUTSELECT
move => Q.OUTPUTSELECT
move => Q.OUTPUTSELECT
move => Q.OUTPUTSELECT
move => Q.OUTPUTSELECT
stop_y => Q.OUTPUTSELECT
stop_y => Q.OUTPUTSELECT
stop_y => Q.OUTPUTSELECT
stop_y => Q.OUTPUTSELECT
stop_y => Q.OUTPUTSELECT
stop_y => Q.OUTPUTSELECT
stop_y => Q.OUTPUTSELECT
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project2|hook_datapath:hd|time_counter:t1
clock => Q[0].CLK
clock => Q[1].CLK
clock => Q[2].CLK
clock => Q[3].CLK
clock => Q[4].CLK
clock => Q[5].CLK
clock => Q[6].CLK
clock => Q[7].CLK
clock => Q[8].CLK
clock => Q[9].CLK
clock => Q[10].CLK
clock => Q[11].CLK
clock => Q[12].CLK
clock => Q[13].CLK
clock => Q[14].CLK
clock => Q[15].CLK
clock => Q[16].CLK
clock => Q[17].CLK
clock => Q[18].CLK
clock => Q[19].CLK
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
Enable <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|project2|hook_datapath:hd|delay_counter:d1
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project2|hook_datapath:hd|pixel_counter:p1
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project2|hook_datapath:hd|hook8x8:hc
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|project2|hook_datapath:hd|hook8x8:hc|altsyncram:altsyncram_component
wren_a => altsyncram_vho1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_vho1:auto_generated.data_a[0]
data_a[1] => altsyncram_vho1:auto_generated.data_a[1]
data_a[2] => altsyncram_vho1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_vho1:auto_generated.address_a[0]
address_a[1] => altsyncram_vho1:auto_generated.address_a[1]
address_a[2] => altsyncram_vho1:auto_generated.address_a[2]
address_a[3] => altsyncram_vho1:auto_generated.address_a[3]
address_a[4] => altsyncram_vho1:auto_generated.address_a[4]
address_a[5] => altsyncram_vho1:auto_generated.address_a[5]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_vho1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_vho1:auto_generated.q_a[0]
q_a[1] <= altsyncram_vho1:auto_generated.q_a[1]
q_a[2] <= altsyncram_vho1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|project2|hook_datapath:hd|hook8x8:hc|altsyncram:altsyncram_component|altsyncram_vho1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE


|project2|drawing:drawmod
drawg => x.OUTPUTSELECT
drawg => x.OUTPUTSELECT
drawg => x.OUTPUTSELECT
drawg => x.OUTPUTSELECT
drawg => x.OUTPUTSELECT
drawg => x.OUTPUTSELECT
drawg => x.OUTPUTSELECT
drawg => x.OUTPUTSELECT
drawg => y.OUTPUTSELECT
drawg => y.OUTPUTSELECT
drawg => y.OUTPUTSELECT
drawg => y.OUTPUTSELECT
drawg => y.OUTPUTSELECT
drawg => y.OUTPUTSELECT
drawg => y.OUTPUTSELECT
drawg => y.OUTPUTSELECT
drawg => color.OUTPUTSELECT
drawg => color.OUTPUTSELECT
drawg => color.OUTPUTSELECT
drawg => count.OUTPUTSELECT
drawg => count.OUTPUTSELECT
drawg => count.OUTPUTSELECT
drawg => count.OUTPUTSELECT
drawg => count.OUTPUTSELECT
drawg => count.OUTPUTSELECT
drawg => count.OUTPUTSELECT
drawg => count.OUTPUTSELECT
drawg => count.OUTPUTSELECT
drawg => count.OUTPUTSELECT
drawg => count.OUTPUTSELECT
drawg => count.OUTPUTSELECT
drawg => count.OUTPUTSELECT
drawg => count.OUTPUTSELECT
drawg => count.OUTPUTSELECT
drawg => count.OUTPUTSELECT
gcnt[0] => Add0.IN8
gcnt[0] => count.DATAB
gcnt[1] => Add0.IN7
gcnt[1] => count.DATAB
gcnt[2] => Add0.IN6
gcnt[2] => count.DATAB
gcnt[3] => Add1.IN8
gcnt[3] => count.DATAB
gcnt[4] => Add1.IN7
gcnt[4] => count.DATAB
gcnt[5] => Add1.IN6
gcnt[5] => count.DATAB
goldposition[0] => Add0.IN16
goldposition[1] => Add0.IN15
goldposition[2] => Add0.IN14
goldposition[3] => Add0.IN13
goldposition[4] => Add0.IN12
goldposition[5] => Add0.IN11
goldposition[6] => Add0.IN10
goldposition[7] => Add0.IN9
goldposition[8] => Add1.IN16
goldposition[9] => Add1.IN15
goldposition[10] => Add1.IN14
goldposition[11] => Add1.IN13
goldposition[12] => Add1.IN12
goldposition[13] => Add1.IN11
goldposition[14] => Add1.IN10
goldposition[15] => Add1.IN9
gcolor[0] => color.DATAB
gcolor[1] => color.DATAB
gcolor[2] => color.DATAB
drawb => x.OUTPUTSELECT
drawb => x.OUTPUTSELECT
drawb => x.OUTPUTSELECT
drawb => x.OUTPUTSELECT
drawb => x.OUTPUTSELECT
drawb => x.OUTPUTSELECT
drawb => x.OUTPUTSELECT
drawb => x.OUTPUTSELECT
drawb => y.OUTPUTSELECT
drawb => y.OUTPUTSELECT
drawb => y.OUTPUTSELECT
drawb => y.OUTPUTSELECT
drawb => y.OUTPUTSELECT
drawb => y.OUTPUTSELECT
drawb => y.OUTPUTSELECT
drawb => y.OUTPUTSELECT
drawb => color.OUTPUTSELECT
drawb => color.OUTPUTSELECT
drawb => color.OUTPUTSELECT
drawb => count.OUTPUTSELECT
drawb => count.OUTPUTSELECT
drawb => count.OUTPUTSELECT
drawb => count.OUTPUTSELECT
drawb => count.OUTPUTSELECT
drawb => count.OUTPUTSELECT
drawb => count.OUTPUTSELECT
drawb => count.OUTPUTSELECT
drawb => count.OUTPUTSELECT
drawb => count.OUTPUTSELECT
drawb => count.OUTPUTSELECT
drawb => count.OUTPUTSELECT
drawb => count.OUTPUTSELECT
drawb => count.OUTPUTSELECT
drawb => count.OUTPUTSELECT
drawb => count.OUTPUTSELECT
bcnt[0] => count.DATAB
bcnt[1] => count.DATAB
bcnt[2] => count.DATAB
bcnt[3] => count.DATAB
bcnt[4] => count.DATAB
bcnt[5] => count.DATAB
bcnt[6] => count.DATAB
bcnt[7] => count.DATAB
bcnt[8] => count.DATAB
bcnt[9] => count.DATAB
bcnt[10] => count.DATAB
bcnt[11] => count.DATAB
bcnt[12] => count.DATAB
bcnt[13] => count.DATAB
bcnt[14] => count.DATAB
bcnt[15] => count.DATAB
bx[0] => x.DATAB
bx[1] => x.DATAB
bx[2] => x.DATAB
bx[3] => x.DATAB
bx[4] => x.DATAB
bx[5] => x.DATAB
bx[6] => x.DATAB
bx[7] => x.DATAB
by[0] => y.DATAB
by[1] => y.DATAB
by[2] => y.DATAB
by[3] => y.DATAB
by[4] => y.DATAB
by[5] => y.DATAB
by[6] => y.DATAB
by[7] => y.DATAB
bcolor[0] => color.DATAB
bcolor[1] => color.DATAB
bcolor[2] => color.DATAB
drawf => x.OUTPUTSELECT
drawf => x.OUTPUTSELECT
drawf => x.OUTPUTSELECT
drawf => x.OUTPUTSELECT
drawf => x.OUTPUTSELECT
drawf => x.OUTPUTSELECT
drawf => x.OUTPUTSELECT
drawf => x.OUTPUTSELECT
drawf => y.OUTPUTSELECT
drawf => y.OUTPUTSELECT
drawf => y.OUTPUTSELECT
drawf => y.OUTPUTSELECT
drawf => y.OUTPUTSELECT
drawf => y.OUTPUTSELECT
drawf => y.OUTPUTSELECT
drawf => y.OUTPUTSELECT
drawf => color.OUTPUTSELECT
drawf => color.OUTPUTSELECT
drawf => color.OUTPUTSELECT
drawf => count.OUTPUTSELECT
drawf => count.OUTPUTSELECT
drawf => count.OUTPUTSELECT
drawf => count.OUTPUTSELECT
drawf => count.OUTPUTSELECT
drawf => count.OUTPUTSELECT
drawf => count.OUTPUTSELECT
drawf => count.OUTPUTSELECT
drawf => count.OUTPUTSELECT
drawf => count.OUTPUTSELECT
drawf => count.OUTPUTSELECT
drawf => count.OUTPUTSELECT
drawf => count.OUTPUTSELECT
drawf => count.OUTPUTSELECT
drawf => count.OUTPUTSELECT
drawf => count.OUTPUTSELECT
fcnt[0] => count.DATAB
fcnt[1] => count.DATAB
fcnt[2] => count.DATAB
fcnt[3] => count.DATAB
fcnt[4] => count.DATAB
fcnt[5] => count.DATAB
fcnt[6] => count.DATAB
fcnt[7] => count.DATAB
fcnt[8] => count.DATAB
fcnt[9] => count.DATAB
fcnt[10] => count.DATAB
fcnt[11] => count.DATAB
fcnt[12] => count.DATAB
fcnt[13] => count.DATAB
fcnt[14] => count.DATAB
fcnt[15] => count.DATAB
fx[0] => x.DATAB
fx[1] => x.DATAB
fx[2] => x.DATAB
fx[3] => x.DATAB
fx[4] => x.DATAB
fx[5] => x.DATAB
fx[6] => x.DATAB
fx[7] => x.DATAB
fy[0] => y.DATAB
fy[1] => y.DATAB
fy[2] => y.DATAB
fy[3] => y.DATAB
fy[4] => y.DATAB
fy[5] => y.DATAB
fy[6] => y.DATAB
fy[7] => y.DATAB
fcolor[0] => color.DATAB
fcolor[1] => color.DATAB
fcolor[2] => color.DATAB
drawh => x.OUTPUTSELECT
drawh => x.OUTPUTSELECT
drawh => x.OUTPUTSELECT
drawh => x.OUTPUTSELECT
drawh => x.OUTPUTSELECT
drawh => x.OUTPUTSELECT
drawh => x.OUTPUTSELECT
drawh => x.OUTPUTSELECT
drawh => y.OUTPUTSELECT
drawh => y.OUTPUTSELECT
drawh => y.OUTPUTSELECT
drawh => y.OUTPUTSELECT
drawh => y.OUTPUTSELECT
drawh => y.OUTPUTSELECT
drawh => y.OUTPUTSELECT
drawh => y.OUTPUTSELECT
drawh => color.OUTPUTSELECT
drawh => color.OUTPUTSELECT
drawh => color.OUTPUTSELECT
drawh => count.OUTPUTSELECT
drawh => count.OUTPUTSELECT
drawh => count.OUTPUTSELECT
drawh => count.OUTPUTSELECT
drawh => count.OUTPUTSELECT
drawh => count.OUTPUTSELECT
hcnt[0] => count.DATAB
hcnt[1] => count.DATAB
hcnt[2] => count.DATAB
hcnt[3] => count.DATAB
hcnt[4] => count.DATAB
hcnt[5] => count.DATAB
hx[0] => x.DATAB
hx[1] => x.DATAB
hx[2] => x.DATAB
hx[3] => x.DATAB
hx[4] => x.DATAB
hx[5] => x.DATAB
hx[6] => x.DATAB
hx[7] => x.DATAB
hy[0] => y.DATAB
hy[1] => y.DATAB
hy[2] => y.DATAB
hy[3] => y.DATAB
hy[4] => y.DATAB
hy[5] => y.DATAB
hy[6] => y.DATAB
hy[7] => y.DATAB
hcolor[0] => color.DATAB
hcolor[1] => color.DATAB
hcolor[2] => color.DATAB
x[0] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
color[0] <= color.DB_MAX_OUTPUT_PORT_TYPE
color[1] <= color.DB_MAX_OUTPUT_PORT_TYPE
color[2] <= color.DB_MAX_OUTPUT_PORT_TYPE
count[0] <= count.DB_MAX_OUTPUT_PORT_TYPE
count[1] <= count.DB_MAX_OUTPUT_PORT_TYPE
count[2] <= count.DB_MAX_OUTPUT_PORT_TYPE
count[3] <= count.DB_MAX_OUTPUT_PORT_TYPE
count[4] <= count.DB_MAX_OUTPUT_PORT_TYPE
count[5] <= count.DB_MAX_OUTPUT_PORT_TYPE
count[6] <= count.DB_MAX_OUTPUT_PORT_TYPE
count[7] <= count.DB_MAX_OUTPUT_PORT_TYPE
count[8] <= count.DB_MAX_OUTPUT_PORT_TYPE
count[9] <= count.DB_MAX_OUTPUT_PORT_TYPE
count[10] <= count.DB_MAX_OUTPUT_PORT_TYPE
count[11] <= count.DB_MAX_OUTPUT_PORT_TYPE
count[12] <= count.DB_MAX_OUTPUT_PORT_TYPE
count[13] <= count.DB_MAX_OUTPUT_PORT_TYPE
count[14] <= count.DB_MAX_OUTPUT_PORT_TYPE
count[15] <= count.DB_MAX_OUTPUT_PORT_TYPE


|project2|backgrounddata:backgrounddatapath
clock => clock.IN2
bresetn => bresetn.IN1
benable => benable.IN1
bx[0] <= BGcounter:backgroundcounter.port3
bx[1] <= BGcounter:backgroundcounter.port3
bx[2] <= BGcounter:backgroundcounter.port3
bx[3] <= BGcounter:backgroundcounter.port3
bx[4] <= BGcounter:backgroundcounter.port3
bx[5] <= BGcounter:backgroundcounter.port3
bx[6] <= BGcounter:backgroundcounter.port3
bx[7] <= BGcounter:backgroundcounter.port3
by[0] <= BGcounter:backgroundcounter.port4
by[1] <= BGcounter:backgroundcounter.port4
by[2] <= BGcounter:backgroundcounter.port4
by[3] <= BGcounter:backgroundcounter.port4
by[4] <= BGcounter:backgroundcounter.port4
by[5] <= BGcounter:backgroundcounter.port4
by[6] <= BGcounter:backgroundcounter.port4
by[7] <= BGcounter:backgroundcounter.port4
bcolor[0] <= background:memoryblock.port4
bcolor[1] <= background:memoryblock.port4
bcolor[2] <= background:memoryblock.port4
bcount[0] <= baddress[0].DB_MAX_OUTPUT_PORT_TYPE
bcount[1] <= baddress[1].DB_MAX_OUTPUT_PORT_TYPE
bcount[2] <= baddress[2].DB_MAX_OUTPUT_PORT_TYPE
bcount[3] <= baddress[3].DB_MAX_OUTPUT_PORT_TYPE
bcount[4] <= baddress[4].DB_MAX_OUTPUT_PORT_TYPE
bcount[5] <= baddress[5].DB_MAX_OUTPUT_PORT_TYPE
bcount[6] <= baddress[6].DB_MAX_OUTPUT_PORT_TYPE
bcount[7] <= baddress[7].DB_MAX_OUTPUT_PORT_TYPE
bcount[8] <= baddress[8].DB_MAX_OUTPUT_PORT_TYPE
bcount[9] <= baddress[9].DB_MAX_OUTPUT_PORT_TYPE
bcount[10] <= baddress[10].DB_MAX_OUTPUT_PORT_TYPE
bcount[11] <= baddress[11].DB_MAX_OUTPUT_PORT_TYPE
bcount[12] <= baddress[12].DB_MAX_OUTPUT_PORT_TYPE
bcount[13] <= baddress[13].DB_MAX_OUTPUT_PORT_TYPE
bcount[14] <= baddress[14].DB_MAX_OUTPUT_PORT_TYPE
bcount[15] <= baddress[15].DB_MAX_OUTPUT_PORT_TYPE


|project2|backgrounddata:backgrounddatapath|BGcounter:backgroundcounter
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
clock => Q[8]~reg0.CLK
clock => Q[9]~reg0.CLK
clock => Q[10]~reg0.CLK
clock => Q[11]~reg0.CLK
clock => Q[12]~reg0.CLK
clock => Q[13]~reg0.CLK
clock => Q[14]~reg0.CLK
clock => Q[15]~reg0.CLK
clock => y[0]~reg0.CLK
clock => y[1]~reg0.CLK
clock => y[2]~reg0.CLK
clock => y[3]~reg0.CLK
clock => y[4]~reg0.CLK
clock => y[5]~reg0.CLK
clock => y[6]~reg0.CLK
clock => y[7]~reg0.CLK
clock => x[0]~reg0.CLK
clock => x[1]~reg0.CLK
clock => x[2]~reg0.CLK
clock => x[3]~reg0.CLK
clock => x[4]~reg0.CLK
clock => x[5]~reg0.CLK
clock => x[6]~reg0.CLK
clock => x[7]~reg0.CLK
resetn => x.OUTPUTSELECT
resetn => x.OUTPUTSELECT
resetn => x.OUTPUTSELECT
resetn => x.OUTPUTSELECT
resetn => x.OUTPUTSELECT
resetn => x.OUTPUTSELECT
resetn => x.OUTPUTSELECT
resetn => x.OUTPUTSELECT
resetn => y.OUTPUTSELECT
resetn => y.OUTPUTSELECT
resetn => y.OUTPUTSELECT
resetn => y.OUTPUTSELECT
resetn => y.OUTPUTSELECT
resetn => y.OUTPUTSELECT
resetn => y.OUTPUTSELECT
resetn => y.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
enable => y.OUTPUTSELECT
enable => y.OUTPUTSELECT
enable => y.OUTPUTSELECT
enable => y.OUTPUTSELECT
enable => y.OUTPUTSELECT
enable => y.OUTPUTSELECT
enable => y.OUTPUTSELECT
enable => y.OUTPUTSELECT
enable => x.OUTPUTSELECT
enable => x.OUTPUTSELECT
enable => x.OUTPUTSELECT
enable => x.OUTPUTSELECT
enable => x.OUTPUTSELECT
enable => x.OUTPUTSELECT
enable => x.OUTPUTSELECT
enable => x.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
x[0] <= x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project2|backgrounddata:backgrounddatapath|background:memoryblock
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|project2|backgrounddata:backgrounddatapath|background:memoryblock|altsyncram:altsyncram_component
wren_a => altsyncram_jkp1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_jkp1:auto_generated.data_a[0]
data_a[1] => altsyncram_jkp1:auto_generated.data_a[1]
data_a[2] => altsyncram_jkp1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_jkp1:auto_generated.address_a[0]
address_a[1] => altsyncram_jkp1:auto_generated.address_a[1]
address_a[2] => altsyncram_jkp1:auto_generated.address_a[2]
address_a[3] => altsyncram_jkp1:auto_generated.address_a[3]
address_a[4] => altsyncram_jkp1:auto_generated.address_a[4]
address_a[5] => altsyncram_jkp1:auto_generated.address_a[5]
address_a[6] => altsyncram_jkp1:auto_generated.address_a[6]
address_a[7] => altsyncram_jkp1:auto_generated.address_a[7]
address_a[8] => altsyncram_jkp1:auto_generated.address_a[8]
address_a[9] => altsyncram_jkp1:auto_generated.address_a[9]
address_a[10] => altsyncram_jkp1:auto_generated.address_a[10]
address_a[11] => altsyncram_jkp1:auto_generated.address_a[11]
address_a[12] => altsyncram_jkp1:auto_generated.address_a[12]
address_a[13] => altsyncram_jkp1:auto_generated.address_a[13]
address_a[14] => altsyncram_jkp1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_jkp1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_jkp1:auto_generated.q_a[0]
q_a[1] <= altsyncram_jkp1:auto_generated.q_a[1]
q_a[2] <= altsyncram_jkp1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|project2|backgrounddata:backgrounddatapath|background:memoryblock|altsyncram:altsyncram_component|altsyncram_jkp1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_8la:decode3.data[0]
address_a[13] => decode_11a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_8la:decode3.data[1]
address_a[14] => decode_11a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a3.PORTADATAIN
data_a[0] => ram_block1a6.PORTADATAIN
data_a[0] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a4.PORTADATAIN
data_a[1] => ram_block1a7.PORTADATAIN
data_a[1] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a5.PORTADATAIN
data_a[2] => ram_block1a8.PORTADATAIN
data_a[2] => ram_block1a11.PORTADATAIN
q_a[0] <= mux_jfb:mux2.result[0]
q_a[1] <= mux_jfb:mux2.result[1]
q_a[2] <= mux_jfb:mux2.result[2]
wren_a => decode_8la:decode3.enable


|project2|backgrounddata:backgrounddatapath|background:memoryblock|altsyncram:altsyncram_component|altsyncram_jkp1:auto_generated|decode_8la:decode3
data[0] => w_anode111w[1].IN1
data[0] => w_anode119w[1].IN0
data[0] => w_anode127w[1].IN1
data[0] => w_anode98w[1].IN0
data[1] => w_anode111w[2].IN0
data[1] => w_anode119w[2].IN1
data[1] => w_anode127w[2].IN1
data[1] => w_anode98w[2].IN0
enable => w_anode111w[1].IN0
enable => w_anode119w[1].IN0
enable => w_anode127w[1].IN0
enable => w_anode98w[1].IN0
eq[0] <= w_anode98w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode111w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode119w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode127w[2].DB_MAX_OUTPUT_PORT_TYPE


|project2|backgrounddata:backgrounddatapath|background:memoryblock|altsyncram:altsyncram_component|altsyncram_jkp1:auto_generated|decode_11a:rden_decode
data[0] => w_anode136w[1].IN0
data[0] => w_anode150w[1].IN1
data[0] => w_anode159w[1].IN0
data[0] => w_anode168w[1].IN1
data[1] => w_anode136w[2].IN0
data[1] => w_anode150w[2].IN0
data[1] => w_anode159w[2].IN1
data[1] => w_anode168w[2].IN1
eq[0] <= w_anode136w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode150w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode159w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode168w[2].DB_MAX_OUTPUT_PORT_TYPE


|project2|backgrounddata:backgrounddatapath|background:memoryblock|altsyncram:altsyncram_component|altsyncram_jkp1:auto_generated|mux_jfb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w0_n0_mux_dataout.IN1
data[4] => l1_w1_n0_mux_dataout.IN1
data[5] => l1_w2_n0_mux_dataout.IN1
data[6] => l1_w0_n1_mux_dataout.IN1
data[7] => l1_w1_n1_mux_dataout.IN1
data[8] => l1_w2_n1_mux_dataout.IN1
data[9] => l1_w0_n1_mux_dataout.IN1
data[10] => l1_w1_n1_mux_dataout.IN1
data[11] => l1_w2_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0


|project2|finalbackgrounddata:gameover
clock => clock.IN2
fresetn => fresetn.IN1
fenable => fenable.IN1
fx[0] <= BGcounter:finalbackgroundcounter.port3
fx[1] <= BGcounter:finalbackgroundcounter.port3
fx[2] <= BGcounter:finalbackgroundcounter.port3
fx[3] <= BGcounter:finalbackgroundcounter.port3
fx[4] <= BGcounter:finalbackgroundcounter.port3
fx[5] <= BGcounter:finalbackgroundcounter.port3
fx[6] <= BGcounter:finalbackgroundcounter.port3
fx[7] <= BGcounter:finalbackgroundcounter.port3
fy[0] <= BGcounter:finalbackgroundcounter.port4
fy[1] <= BGcounter:finalbackgroundcounter.port4
fy[2] <= BGcounter:finalbackgroundcounter.port4
fy[3] <= BGcounter:finalbackgroundcounter.port4
fy[4] <= BGcounter:finalbackgroundcounter.port4
fy[5] <= BGcounter:finalbackgroundcounter.port4
fy[6] <= BGcounter:finalbackgroundcounter.port4
fy[7] <= BGcounter:finalbackgroundcounter.port4
fcolor[0] <= ending_background:memoryblock.port4
fcolor[1] <= ending_background:memoryblock.port4
fcolor[2] <= ending_background:memoryblock.port4
fcount[0] <= faddress[0].DB_MAX_OUTPUT_PORT_TYPE
fcount[1] <= faddress[1].DB_MAX_OUTPUT_PORT_TYPE
fcount[2] <= faddress[2].DB_MAX_OUTPUT_PORT_TYPE
fcount[3] <= faddress[3].DB_MAX_OUTPUT_PORT_TYPE
fcount[4] <= faddress[4].DB_MAX_OUTPUT_PORT_TYPE
fcount[5] <= faddress[5].DB_MAX_OUTPUT_PORT_TYPE
fcount[6] <= faddress[6].DB_MAX_OUTPUT_PORT_TYPE
fcount[7] <= faddress[7].DB_MAX_OUTPUT_PORT_TYPE
fcount[8] <= faddress[8].DB_MAX_OUTPUT_PORT_TYPE
fcount[9] <= faddress[9].DB_MAX_OUTPUT_PORT_TYPE
fcount[10] <= faddress[10].DB_MAX_OUTPUT_PORT_TYPE
fcount[11] <= faddress[11].DB_MAX_OUTPUT_PORT_TYPE
fcount[12] <= faddress[12].DB_MAX_OUTPUT_PORT_TYPE
fcount[13] <= faddress[13].DB_MAX_OUTPUT_PORT_TYPE
fcount[14] <= faddress[14].DB_MAX_OUTPUT_PORT_TYPE
fcount[15] <= faddress[15].DB_MAX_OUTPUT_PORT_TYPE


|project2|finalbackgrounddata:gameover|BGcounter:finalbackgroundcounter
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
clock => Q[8]~reg0.CLK
clock => Q[9]~reg0.CLK
clock => Q[10]~reg0.CLK
clock => Q[11]~reg0.CLK
clock => Q[12]~reg0.CLK
clock => Q[13]~reg0.CLK
clock => Q[14]~reg0.CLK
clock => Q[15]~reg0.CLK
clock => y[0]~reg0.CLK
clock => y[1]~reg0.CLK
clock => y[2]~reg0.CLK
clock => y[3]~reg0.CLK
clock => y[4]~reg0.CLK
clock => y[5]~reg0.CLK
clock => y[6]~reg0.CLK
clock => y[7]~reg0.CLK
clock => x[0]~reg0.CLK
clock => x[1]~reg0.CLK
clock => x[2]~reg0.CLK
clock => x[3]~reg0.CLK
clock => x[4]~reg0.CLK
clock => x[5]~reg0.CLK
clock => x[6]~reg0.CLK
clock => x[7]~reg0.CLK
resetn => x.OUTPUTSELECT
resetn => x.OUTPUTSELECT
resetn => x.OUTPUTSELECT
resetn => x.OUTPUTSELECT
resetn => x.OUTPUTSELECT
resetn => x.OUTPUTSELECT
resetn => x.OUTPUTSELECT
resetn => x.OUTPUTSELECT
resetn => y.OUTPUTSELECT
resetn => y.OUTPUTSELECT
resetn => y.OUTPUTSELECT
resetn => y.OUTPUTSELECT
resetn => y.OUTPUTSELECT
resetn => y.OUTPUTSELECT
resetn => y.OUTPUTSELECT
resetn => y.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
resetn => Q.OUTPUTSELECT
enable => y.OUTPUTSELECT
enable => y.OUTPUTSELECT
enable => y.OUTPUTSELECT
enable => y.OUTPUTSELECT
enable => y.OUTPUTSELECT
enable => y.OUTPUTSELECT
enable => y.OUTPUTSELECT
enable => y.OUTPUTSELECT
enable => x.OUTPUTSELECT
enable => x.OUTPUTSELECT
enable => x.OUTPUTSELECT
enable => x.OUTPUTSELECT
enable => x.OUTPUTSELECT
enable => x.OUTPUTSELECT
enable => x.OUTPUTSELECT
enable => x.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
enable => Q.OUTPUTSELECT
x[0] <= x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project2|finalbackgrounddata:gameover|ending_background:memoryblock
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|project2|finalbackgrounddata:gameover|ending_background:memoryblock|altsyncram:altsyncram_component
wren_a => altsyncram_f9q1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_f9q1:auto_generated.data_a[0]
data_a[1] => altsyncram_f9q1:auto_generated.data_a[1]
data_a[2] => altsyncram_f9q1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_f9q1:auto_generated.address_a[0]
address_a[1] => altsyncram_f9q1:auto_generated.address_a[1]
address_a[2] => altsyncram_f9q1:auto_generated.address_a[2]
address_a[3] => altsyncram_f9q1:auto_generated.address_a[3]
address_a[4] => altsyncram_f9q1:auto_generated.address_a[4]
address_a[5] => altsyncram_f9q1:auto_generated.address_a[5]
address_a[6] => altsyncram_f9q1:auto_generated.address_a[6]
address_a[7] => altsyncram_f9q1:auto_generated.address_a[7]
address_a[8] => altsyncram_f9q1:auto_generated.address_a[8]
address_a[9] => altsyncram_f9q1:auto_generated.address_a[9]
address_a[10] => altsyncram_f9q1:auto_generated.address_a[10]
address_a[11] => altsyncram_f9q1:auto_generated.address_a[11]
address_a[12] => altsyncram_f9q1:auto_generated.address_a[12]
address_a[13] => altsyncram_f9q1:auto_generated.address_a[13]
address_a[14] => altsyncram_f9q1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_f9q1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_f9q1:auto_generated.q_a[0]
q_a[1] <= altsyncram_f9q1:auto_generated.q_a[1]
q_a[2] <= altsyncram_f9q1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|project2|finalbackgrounddata:gameover|ending_background:memoryblock|altsyncram:altsyncram_component|altsyncram_f9q1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_8la:decode3.data[0]
address_a[13] => decode_11a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_8la:decode3.data[1]
address_a[14] => decode_11a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a3.PORTADATAIN
data_a[0] => ram_block1a6.PORTADATAIN
data_a[0] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a4.PORTADATAIN
data_a[1] => ram_block1a7.PORTADATAIN
data_a[1] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a5.PORTADATAIN
data_a[2] => ram_block1a8.PORTADATAIN
data_a[2] => ram_block1a11.PORTADATAIN
q_a[0] <= mux_jfb:mux2.result[0]
q_a[1] <= mux_jfb:mux2.result[1]
q_a[2] <= mux_jfb:mux2.result[2]
wren_a => decode_8la:decode3.enable


|project2|finalbackgrounddata:gameover|ending_background:memoryblock|altsyncram:altsyncram_component|altsyncram_f9q1:auto_generated|decode_8la:decode3
data[0] => w_anode111w[1].IN1
data[0] => w_anode119w[1].IN0
data[0] => w_anode127w[1].IN1
data[0] => w_anode98w[1].IN0
data[1] => w_anode111w[2].IN0
data[1] => w_anode119w[2].IN1
data[1] => w_anode127w[2].IN1
data[1] => w_anode98w[2].IN0
enable => w_anode111w[1].IN0
enable => w_anode119w[1].IN0
enable => w_anode127w[1].IN0
enable => w_anode98w[1].IN0
eq[0] <= w_anode98w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode111w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode119w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode127w[2].DB_MAX_OUTPUT_PORT_TYPE


|project2|finalbackgrounddata:gameover|ending_background:memoryblock|altsyncram:altsyncram_component|altsyncram_f9q1:auto_generated|decode_11a:rden_decode
data[0] => w_anode136w[1].IN0
data[0] => w_anode150w[1].IN1
data[0] => w_anode159w[1].IN0
data[0] => w_anode168w[1].IN1
data[1] => w_anode136w[2].IN0
data[1] => w_anode150w[2].IN0
data[1] => w_anode159w[2].IN1
data[1] => w_anode168w[2].IN1
eq[0] <= w_anode136w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode150w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode159w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode168w[2].DB_MAX_OUTPUT_PORT_TYPE


|project2|finalbackgrounddata:gameover|ending_background:memoryblock|altsyncram:altsyncram_component|altsyncram_f9q1:auto_generated|mux_jfb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w0_n0_mux_dataout.IN1
data[4] => l1_w1_n0_mux_dataout.IN1
data[5] => l1_w2_n0_mux_dataout.IN1
data[6] => l1_w0_n1_mux_dataout.IN1
data[7] => l1_w1_n1_mux_dataout.IN1
data[8] => l1_w2_n1_mux_dataout.IN1
data[9] => l1_w0_n1_mux_dataout.IN1
data[10] => l1_w1_n1_mux_dataout.IN1
data[11] => l1_w2_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0


|project2|Cscore:countscore
clock => score[0]~reg0.CLK
clock => score[1]~reg0.CLK
clock => score[2]~reg0.CLK
clock => score[3]~reg0.CLK
touch => score.OUTPUTSELECT
touch => score.OUTPUTSELECT
touch => score.OUTPUTSELECT
touch => score.OUTPUTSELECT
start => score.OUTPUTSELECT
start => score.OUTPUTSELECT
start => score.OUTPUTSELECT
start => score.OUTPUTSELECT
score[0] <= score[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score[1] <= score[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score[2] <= score[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score[3] <= score[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
finish <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|project2|hex7segment:hex0
signal[0] => Mux0.IN19
signal[0] => Mux1.IN19
signal[0] => Mux2.IN19
signal[0] => Mux3.IN19
signal[0] => Mux4.IN19
signal[0] => Mux5.IN19
signal[0] => Mux6.IN19
signal[1] => Mux0.IN18
signal[1] => Mux1.IN18
signal[1] => Mux2.IN18
signal[1] => Mux3.IN18
signal[1] => Mux4.IN18
signal[1] => Mux5.IN18
signal[1] => Mux6.IN18
signal[2] => Mux0.IN17
signal[2] => Mux1.IN17
signal[2] => Mux2.IN17
signal[2] => Mux3.IN17
signal[2] => Mux4.IN17
signal[2] => Mux5.IN17
signal[2] => Mux6.IN17
signal[3] => Mux0.IN16
signal[3] => Mux1.IN16
signal[3] => Mux2.IN16
signal[3] => Mux3.IN16
signal[3] => Mux4.IN16
signal[3] => Mux5.IN16
signal[3] => Mux6.IN16
HEX[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
HEX[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
HEX[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
HEX[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
HEX[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
HEX[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
HEX[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|project2|hex7segment:hex1
signal[0] => Mux0.IN19
signal[0] => Mux1.IN19
signal[0] => Mux2.IN19
signal[0] => Mux3.IN19
signal[0] => Mux4.IN19
signal[0] => Mux5.IN19
signal[0] => Mux6.IN19
signal[1] => Mux0.IN18
signal[1] => Mux1.IN18
signal[1] => Mux2.IN18
signal[1] => Mux3.IN18
signal[1] => Mux4.IN18
signal[1] => Mux5.IN18
signal[1] => Mux6.IN18
signal[2] => Mux0.IN17
signal[2] => Mux1.IN17
signal[2] => Mux2.IN17
signal[2] => Mux3.IN17
signal[2] => Mux4.IN17
signal[2] => Mux5.IN17
signal[2] => Mux6.IN17
signal[3] => Mux0.IN16
signal[3] => Mux1.IN16
signal[3] => Mux2.IN16
signal[3] => Mux3.IN16
signal[3] => Mux4.IN16
signal[3] => Mux5.IN16
signal[3] => Mux6.IN16
HEX[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
HEX[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
HEX[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
HEX[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
HEX[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
HEX[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
HEX[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|project2|hex7segment:hex2
signal[0] => Mux0.IN19
signal[0] => Mux1.IN19
signal[0] => Mux2.IN19
signal[0] => Mux3.IN19
signal[0] => Mux4.IN19
signal[0] => Mux5.IN19
signal[0] => Mux6.IN19
signal[1] => Mux0.IN18
signal[1] => Mux1.IN18
signal[1] => Mux2.IN18
signal[1] => Mux3.IN18
signal[1] => Mux4.IN18
signal[1] => Mux5.IN18
signal[1] => Mux6.IN18
signal[2] => Mux0.IN17
signal[2] => Mux1.IN17
signal[2] => Mux2.IN17
signal[2] => Mux3.IN17
signal[2] => Mux4.IN17
signal[2] => Mux5.IN17
signal[2] => Mux6.IN17
signal[3] => Mux0.IN16
signal[3] => Mux1.IN16
signal[3] => Mux2.IN16
signal[3] => Mux3.IN16
signal[3] => Mux4.IN16
signal[3] => Mux5.IN16
signal[3] => Mux6.IN16
HEX[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
HEX[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
HEX[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
HEX[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
HEX[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
HEX[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
HEX[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|project2|hex7segment:hex3
signal[0] => Mux0.IN19
signal[0] => Mux1.IN19
signal[0] => Mux2.IN19
signal[0] => Mux3.IN19
signal[0] => Mux4.IN19
signal[0] => Mux5.IN19
signal[0] => Mux6.IN19
signal[1] => Mux0.IN18
signal[1] => Mux1.IN18
signal[1] => Mux2.IN18
signal[1] => Mux3.IN18
signal[1] => Mux4.IN18
signal[1] => Mux5.IN18
signal[1] => Mux6.IN18
signal[2] => Mux0.IN17
signal[2] => Mux1.IN17
signal[2] => Mux2.IN17
signal[2] => Mux3.IN17
signal[2] => Mux4.IN17
signal[2] => Mux5.IN17
signal[2] => Mux6.IN17
signal[3] => Mux0.IN16
signal[3] => Mux1.IN16
signal[3] => Mux2.IN16
signal[3] => Mux3.IN16
signal[3] => Mux4.IN16
signal[3] => Mux5.IN16
signal[3] => Mux6.IN16
HEX[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
HEX[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
HEX[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
HEX[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
HEX[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
HEX[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
HEX[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|project2|hex7segment:hex4
signal[0] => Mux0.IN19
signal[0] => Mux1.IN19
signal[0] => Mux2.IN19
signal[0] => Mux3.IN19
signal[0] => Mux4.IN19
signal[0] => Mux5.IN19
signal[0] => Mux6.IN19
signal[1] => Mux0.IN18
signal[1] => Mux1.IN18
signal[1] => Mux2.IN18
signal[1] => Mux3.IN18
signal[1] => Mux4.IN18
signal[1] => Mux5.IN18
signal[1] => Mux6.IN18
signal[2] => Mux0.IN17
signal[2] => Mux1.IN17
signal[2] => Mux2.IN17
signal[2] => Mux3.IN17
signal[2] => Mux4.IN17
signal[2] => Mux5.IN17
signal[2] => Mux6.IN17
signal[3] => Mux0.IN16
signal[3] => Mux1.IN16
signal[3] => Mux2.IN16
signal[3] => Mux3.IN16
signal[3] => Mux4.IN16
signal[3] => Mux5.IN16
signal[3] => Mux6.IN16
HEX[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
HEX[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
HEX[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
HEX[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
HEX[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
HEX[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
HEX[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|project2|hex7segment:hex5
signal[0] => Mux0.IN19
signal[0] => Mux1.IN19
signal[0] => Mux2.IN19
signal[0] => Mux3.IN19
signal[0] => Mux4.IN19
signal[0] => Mux5.IN19
signal[0] => Mux6.IN19
signal[1] => Mux0.IN18
signal[1] => Mux1.IN18
signal[1] => Mux2.IN18
signal[1] => Mux3.IN18
signal[1] => Mux4.IN18
signal[1] => Mux5.IN18
signal[1] => Mux6.IN18
signal[2] => Mux0.IN17
signal[2] => Mux1.IN17
signal[2] => Mux2.IN17
signal[2] => Mux3.IN17
signal[2] => Mux4.IN17
signal[2] => Mux5.IN17
signal[2] => Mux6.IN17
signal[3] => Mux0.IN16
signal[3] => Mux1.IN16
signal[3] => Mux2.IN16
signal[3] => Mux3.IN16
signal[3] => Mux4.IN16
signal[3] => Mux5.IN16
signal[3] => Mux6.IN16
HEX[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
HEX[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
HEX[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
HEX[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
HEX[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
HEX[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
HEX[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


