
g29-MB-Replacement.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bc18  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001c0  0800bd24  0800bd24  0000cd24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bee4  0800bee4  0000d5c0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800bee4  0800bee4  0000d5c0  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800bee4  0800bee4  0000d5c0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bee4  0800bee4  0000cee4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800bee8  0800bee8  0000cee8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000005c0  20000000  0800beec  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000009f4  200005c0  0800c4ac  0000d5c0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000fb4  0800c4ac  0000dfb4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000d5c0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a3b2  00000000  00000000  0000d5e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000045b7  00000000  00000000  0002799b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015c0  00000000  00000000  0002bf58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001089  00000000  00000000  0002d518  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c4dd  00000000  00000000  0002e5a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c42d  00000000  00000000  0004aa7e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00094827  00000000  00000000  00066eab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fb6d2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000058e0  00000000  00000000  000fb718  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  00100ff8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200005c0 	.word	0x200005c0
 8000128:	00000000 	.word	0x00000000
 800012c:	0800bd0c 	.word	0x0800bd0c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200005c4 	.word	0x200005c4
 8000148:	0800bd0c 	.word	0x0800bd0c

0800014c <__aeabi_frsub>:
 800014c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000150:	e002      	b.n	8000158 <__addsf3>
 8000152:	bf00      	nop

08000154 <__aeabi_fsub>:
 8000154:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000158 <__addsf3>:
 8000158:	0042      	lsls	r2, r0, #1
 800015a:	bf1f      	itttt	ne
 800015c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000160:	ea92 0f03 	teqne	r2, r3
 8000164:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000168:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800016c:	d06a      	beq.n	8000244 <__addsf3+0xec>
 800016e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000172:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000176:	bfc1      	itttt	gt
 8000178:	18d2      	addgt	r2, r2, r3
 800017a:	4041      	eorgt	r1, r0
 800017c:	4048      	eorgt	r0, r1
 800017e:	4041      	eorgt	r1, r0
 8000180:	bfb8      	it	lt
 8000182:	425b      	neglt	r3, r3
 8000184:	2b19      	cmp	r3, #25
 8000186:	bf88      	it	hi
 8000188:	4770      	bxhi	lr
 800018a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 800018e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000192:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000196:	bf18      	it	ne
 8000198:	4240      	negne	r0, r0
 800019a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800019e:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80001a2:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80001a6:	bf18      	it	ne
 80001a8:	4249      	negne	r1, r1
 80001aa:	ea92 0f03 	teq	r2, r3
 80001ae:	d03f      	beq.n	8000230 <__addsf3+0xd8>
 80001b0:	f1a2 0201 	sub.w	r2, r2, #1
 80001b4:	fa41 fc03 	asr.w	ip, r1, r3
 80001b8:	eb10 000c 	adds.w	r0, r0, ip
 80001bc:	f1c3 0320 	rsb	r3, r3, #32
 80001c0:	fa01 f103 	lsl.w	r1, r1, r3
 80001c4:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80001c8:	d502      	bpl.n	80001d0 <__addsf3+0x78>
 80001ca:	4249      	negs	r1, r1
 80001cc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001d0:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80001d4:	d313      	bcc.n	80001fe <__addsf3+0xa6>
 80001d6:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80001da:	d306      	bcc.n	80001ea <__addsf3+0x92>
 80001dc:	0840      	lsrs	r0, r0, #1
 80001de:	ea4f 0131 	mov.w	r1, r1, rrx
 80001e2:	f102 0201 	add.w	r2, r2, #1
 80001e6:	2afe      	cmp	r2, #254	@ 0xfe
 80001e8:	d251      	bcs.n	800028e <__addsf3+0x136>
 80001ea:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 80001ee:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001f2:	bf08      	it	eq
 80001f4:	f020 0001 	biceq.w	r0, r0, #1
 80001f8:	ea40 0003 	orr.w	r0, r0, r3
 80001fc:	4770      	bx	lr
 80001fe:	0049      	lsls	r1, r1, #1
 8000200:	eb40 0000 	adc.w	r0, r0, r0
 8000204:	3a01      	subs	r2, #1
 8000206:	bf28      	it	cs
 8000208:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 800020c:	d2ed      	bcs.n	80001ea <__addsf3+0x92>
 800020e:	fab0 fc80 	clz	ip, r0
 8000212:	f1ac 0c08 	sub.w	ip, ip, #8
 8000216:	ebb2 020c 	subs.w	r2, r2, ip
 800021a:	fa00 f00c 	lsl.w	r0, r0, ip
 800021e:	bfaa      	itet	ge
 8000220:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000224:	4252      	neglt	r2, r2
 8000226:	4318      	orrge	r0, r3
 8000228:	bfbc      	itt	lt
 800022a:	40d0      	lsrlt	r0, r2
 800022c:	4318      	orrlt	r0, r3
 800022e:	4770      	bx	lr
 8000230:	f092 0f00 	teq	r2, #0
 8000234:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000238:	bf06      	itte	eq
 800023a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 800023e:	3201      	addeq	r2, #1
 8000240:	3b01      	subne	r3, #1
 8000242:	e7b5      	b.n	80001b0 <__addsf3+0x58>
 8000244:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000248:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800024c:	bf18      	it	ne
 800024e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000252:	d021      	beq.n	8000298 <__addsf3+0x140>
 8000254:	ea92 0f03 	teq	r2, r3
 8000258:	d004      	beq.n	8000264 <__addsf3+0x10c>
 800025a:	f092 0f00 	teq	r2, #0
 800025e:	bf08      	it	eq
 8000260:	4608      	moveq	r0, r1
 8000262:	4770      	bx	lr
 8000264:	ea90 0f01 	teq	r0, r1
 8000268:	bf1c      	itt	ne
 800026a:	2000      	movne	r0, #0
 800026c:	4770      	bxne	lr
 800026e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000272:	d104      	bne.n	800027e <__addsf3+0x126>
 8000274:	0040      	lsls	r0, r0, #1
 8000276:	bf28      	it	cs
 8000278:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 800027c:	4770      	bx	lr
 800027e:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000282:	bf3c      	itt	cc
 8000284:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000288:	4770      	bxcc	lr
 800028a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800028e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000292:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000296:	4770      	bx	lr
 8000298:	ea7f 6222 	mvns.w	r2, r2, asr #24
 800029c:	bf16      	itet	ne
 800029e:	4608      	movne	r0, r1
 80002a0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002a4:	4601      	movne	r1, r0
 80002a6:	0242      	lsls	r2, r0, #9
 80002a8:	bf06      	itte	eq
 80002aa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002ae:	ea90 0f01 	teqeq	r0, r1
 80002b2:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 80002b6:	4770      	bx	lr

080002b8 <__aeabi_ui2f>:
 80002b8:	f04f 0300 	mov.w	r3, #0
 80002bc:	e004      	b.n	80002c8 <__aeabi_i2f+0x8>
 80002be:	bf00      	nop

080002c0 <__aeabi_i2f>:
 80002c0:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 80002c4:	bf48      	it	mi
 80002c6:	4240      	negmi	r0, r0
 80002c8:	ea5f 0c00 	movs.w	ip, r0
 80002cc:	bf08      	it	eq
 80002ce:	4770      	bxeq	lr
 80002d0:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 80002d4:	4601      	mov	r1, r0
 80002d6:	f04f 0000 	mov.w	r0, #0
 80002da:	e01c      	b.n	8000316 <__aeabi_l2f+0x2a>

080002dc <__aeabi_ul2f>:
 80002dc:	ea50 0201 	orrs.w	r2, r0, r1
 80002e0:	bf08      	it	eq
 80002e2:	4770      	bxeq	lr
 80002e4:	f04f 0300 	mov.w	r3, #0
 80002e8:	e00a      	b.n	8000300 <__aeabi_l2f+0x14>
 80002ea:	bf00      	nop

080002ec <__aeabi_l2f>:
 80002ec:	ea50 0201 	orrs.w	r2, r0, r1
 80002f0:	bf08      	it	eq
 80002f2:	4770      	bxeq	lr
 80002f4:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 80002f8:	d502      	bpl.n	8000300 <__aeabi_l2f+0x14>
 80002fa:	4240      	negs	r0, r0
 80002fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000300:	ea5f 0c01 	movs.w	ip, r1
 8000304:	bf02      	ittt	eq
 8000306:	4684      	moveq	ip, r0
 8000308:	4601      	moveq	r1, r0
 800030a:	2000      	moveq	r0, #0
 800030c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000310:	bf08      	it	eq
 8000312:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000316:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800031a:	fabc f28c 	clz	r2, ip
 800031e:	3a08      	subs	r2, #8
 8000320:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000324:	db10      	blt.n	8000348 <__aeabi_l2f+0x5c>
 8000326:	fa01 fc02 	lsl.w	ip, r1, r2
 800032a:	4463      	add	r3, ip
 800032c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000330:	f1c2 0220 	rsb	r2, r2, #32
 8000334:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000338:	fa20 f202 	lsr.w	r2, r0, r2
 800033c:	eb43 0002 	adc.w	r0, r3, r2
 8000340:	bf08      	it	eq
 8000342:	f020 0001 	biceq.w	r0, r0, #1
 8000346:	4770      	bx	lr
 8000348:	f102 0220 	add.w	r2, r2, #32
 800034c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000350:	f1c2 0220 	rsb	r2, r2, #32
 8000354:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000358:	fa21 f202 	lsr.w	r2, r1, r2
 800035c:	eb43 0002 	adc.w	r0, r3, r2
 8000360:	bf08      	it	eq
 8000362:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000366:	4770      	bx	lr

08000368 <__aeabi_fmul>:
 8000368:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800036c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000370:	bf1e      	ittt	ne
 8000372:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000376:	ea92 0f0c 	teqne	r2, ip
 800037a:	ea93 0f0c 	teqne	r3, ip
 800037e:	d06f      	beq.n	8000460 <__aeabi_fmul+0xf8>
 8000380:	441a      	add	r2, r3
 8000382:	ea80 0c01 	eor.w	ip, r0, r1
 8000386:	0240      	lsls	r0, r0, #9
 8000388:	bf18      	it	ne
 800038a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800038e:	d01e      	beq.n	80003ce <__aeabi_fmul+0x66>
 8000390:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000394:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000398:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 800039c:	fba0 3101 	umull	r3, r1, r0, r1
 80003a0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80003a4:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80003a8:	bf3e      	ittt	cc
 80003aa:	0049      	lslcc	r1, r1, #1
 80003ac:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003b0:	005b      	lslcc	r3, r3, #1
 80003b2:	ea40 0001 	orr.w	r0, r0, r1
 80003b6:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80003ba:	2afd      	cmp	r2, #253	@ 0xfd
 80003bc:	d81d      	bhi.n	80003fa <__aeabi_fmul+0x92>
 80003be:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80003c2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003c6:	bf08      	it	eq
 80003c8:	f020 0001 	biceq.w	r0, r0, #1
 80003cc:	4770      	bx	lr
 80003ce:	f090 0f00 	teq	r0, #0
 80003d2:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80003d6:	bf08      	it	eq
 80003d8:	0249      	lsleq	r1, r1, #9
 80003da:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003de:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003e2:	3a7f      	subs	r2, #127	@ 0x7f
 80003e4:	bfc2      	ittt	gt
 80003e6:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80003ea:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003ee:	4770      	bxgt	lr
 80003f0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80003f4:	f04f 0300 	mov.w	r3, #0
 80003f8:	3a01      	subs	r2, #1
 80003fa:	dc5d      	bgt.n	80004b8 <__aeabi_fmul+0x150>
 80003fc:	f112 0f19 	cmn.w	r2, #25
 8000400:	bfdc      	itt	le
 8000402:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000406:	4770      	bxle	lr
 8000408:	f1c2 0200 	rsb	r2, r2, #0
 800040c:	0041      	lsls	r1, r0, #1
 800040e:	fa21 f102 	lsr.w	r1, r1, r2
 8000412:	f1c2 0220 	rsb	r2, r2, #32
 8000416:	fa00 fc02 	lsl.w	ip, r0, r2
 800041a:	ea5f 0031 	movs.w	r0, r1, rrx
 800041e:	f140 0000 	adc.w	r0, r0, #0
 8000422:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000426:	bf08      	it	eq
 8000428:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800042c:	4770      	bx	lr
 800042e:	f092 0f00 	teq	r2, #0
 8000432:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000436:	bf02      	ittt	eq
 8000438:	0040      	lsleq	r0, r0, #1
 800043a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800043e:	3a01      	subeq	r2, #1
 8000440:	d0f9      	beq.n	8000436 <__aeabi_fmul+0xce>
 8000442:	ea40 000c 	orr.w	r0, r0, ip
 8000446:	f093 0f00 	teq	r3, #0
 800044a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800044e:	bf02      	ittt	eq
 8000450:	0049      	lsleq	r1, r1, #1
 8000452:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000456:	3b01      	subeq	r3, #1
 8000458:	d0f9      	beq.n	800044e <__aeabi_fmul+0xe6>
 800045a:	ea41 010c 	orr.w	r1, r1, ip
 800045e:	e78f      	b.n	8000380 <__aeabi_fmul+0x18>
 8000460:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000464:	ea92 0f0c 	teq	r2, ip
 8000468:	bf18      	it	ne
 800046a:	ea93 0f0c 	teqne	r3, ip
 800046e:	d00a      	beq.n	8000486 <__aeabi_fmul+0x11e>
 8000470:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000474:	bf18      	it	ne
 8000476:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800047a:	d1d8      	bne.n	800042e <__aeabi_fmul+0xc6>
 800047c:	ea80 0001 	eor.w	r0, r0, r1
 8000480:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000484:	4770      	bx	lr
 8000486:	f090 0f00 	teq	r0, #0
 800048a:	bf17      	itett	ne
 800048c:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000490:	4608      	moveq	r0, r1
 8000492:	f091 0f00 	teqne	r1, #0
 8000496:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 800049a:	d014      	beq.n	80004c6 <__aeabi_fmul+0x15e>
 800049c:	ea92 0f0c 	teq	r2, ip
 80004a0:	d101      	bne.n	80004a6 <__aeabi_fmul+0x13e>
 80004a2:	0242      	lsls	r2, r0, #9
 80004a4:	d10f      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004a6:	ea93 0f0c 	teq	r3, ip
 80004aa:	d103      	bne.n	80004b4 <__aeabi_fmul+0x14c>
 80004ac:	024b      	lsls	r3, r1, #9
 80004ae:	bf18      	it	ne
 80004b0:	4608      	movne	r0, r1
 80004b2:	d108      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004b4:	ea80 0001 	eor.w	r0, r0, r1
 80004b8:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80004bc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004c0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80004c4:	4770      	bx	lr
 80004c6:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004ca:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80004ce:	4770      	bx	lr

080004d0 <__aeabi_fdiv>:
 80004d0:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004d4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004d8:	bf1e      	ittt	ne
 80004da:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004de:	ea92 0f0c 	teqne	r2, ip
 80004e2:	ea93 0f0c 	teqne	r3, ip
 80004e6:	d069      	beq.n	80005bc <__aeabi_fdiv+0xec>
 80004e8:	eba2 0203 	sub.w	r2, r2, r3
 80004ec:	ea80 0c01 	eor.w	ip, r0, r1
 80004f0:	0249      	lsls	r1, r1, #9
 80004f2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80004f6:	d037      	beq.n	8000568 <__aeabi_fdiv+0x98>
 80004f8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80004fc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000500:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000504:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000508:	428b      	cmp	r3, r1
 800050a:	bf38      	it	cc
 800050c:	005b      	lslcc	r3, r3, #1
 800050e:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000512:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000516:	428b      	cmp	r3, r1
 8000518:	bf24      	itt	cs
 800051a:	1a5b      	subcs	r3, r3, r1
 800051c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000520:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000524:	bf24      	itt	cs
 8000526:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800052a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800052e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000532:	bf24      	itt	cs
 8000534:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000538:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800053c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000540:	bf24      	itt	cs
 8000542:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000546:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800054a:	011b      	lsls	r3, r3, #4
 800054c:	bf18      	it	ne
 800054e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000552:	d1e0      	bne.n	8000516 <__aeabi_fdiv+0x46>
 8000554:	2afd      	cmp	r2, #253	@ 0xfd
 8000556:	f63f af50 	bhi.w	80003fa <__aeabi_fmul+0x92>
 800055a:	428b      	cmp	r3, r1
 800055c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000560:	bf08      	it	eq
 8000562:	f020 0001 	biceq.w	r0, r0, #1
 8000566:	4770      	bx	lr
 8000568:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 800056c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000570:	327f      	adds	r2, #127	@ 0x7f
 8000572:	bfc2      	ittt	gt
 8000574:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000578:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800057c:	4770      	bxgt	lr
 800057e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000582:	f04f 0300 	mov.w	r3, #0
 8000586:	3a01      	subs	r2, #1
 8000588:	e737      	b.n	80003fa <__aeabi_fmul+0x92>
 800058a:	f092 0f00 	teq	r2, #0
 800058e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000592:	bf02      	ittt	eq
 8000594:	0040      	lsleq	r0, r0, #1
 8000596:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800059a:	3a01      	subeq	r2, #1
 800059c:	d0f9      	beq.n	8000592 <__aeabi_fdiv+0xc2>
 800059e:	ea40 000c 	orr.w	r0, r0, ip
 80005a2:	f093 0f00 	teq	r3, #0
 80005a6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80005aa:	bf02      	ittt	eq
 80005ac:	0049      	lsleq	r1, r1, #1
 80005ae:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80005b2:	3b01      	subeq	r3, #1
 80005b4:	d0f9      	beq.n	80005aa <__aeabi_fdiv+0xda>
 80005b6:	ea41 010c 	orr.w	r1, r1, ip
 80005ba:	e795      	b.n	80004e8 <__aeabi_fdiv+0x18>
 80005bc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005c0:	ea92 0f0c 	teq	r2, ip
 80005c4:	d108      	bne.n	80005d8 <__aeabi_fdiv+0x108>
 80005c6:	0242      	lsls	r2, r0, #9
 80005c8:	f47f af7d 	bne.w	80004c6 <__aeabi_fmul+0x15e>
 80005cc:	ea93 0f0c 	teq	r3, ip
 80005d0:	f47f af70 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005d4:	4608      	mov	r0, r1
 80005d6:	e776      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005d8:	ea93 0f0c 	teq	r3, ip
 80005dc:	d104      	bne.n	80005e8 <__aeabi_fdiv+0x118>
 80005de:	024b      	lsls	r3, r1, #9
 80005e0:	f43f af4c 	beq.w	800047c <__aeabi_fmul+0x114>
 80005e4:	4608      	mov	r0, r1
 80005e6:	e76e      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005e8:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80005ec:	bf18      	it	ne
 80005ee:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80005f2:	d1ca      	bne.n	800058a <__aeabi_fdiv+0xba>
 80005f4:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 80005f8:	f47f af5c 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005fc:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000600:	f47f af3c 	bne.w	800047c <__aeabi_fmul+0x114>
 8000604:	e75f      	b.n	80004c6 <__aeabi_fmul+0x15e>
 8000606:	bf00      	nop

08000608 <__aeabi_f2iz>:
 8000608:	ea4f 0240 	mov.w	r2, r0, lsl #1
 800060c:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000610:	d30f      	bcc.n	8000632 <__aeabi_f2iz+0x2a>
 8000612:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000616:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800061a:	d90d      	bls.n	8000638 <__aeabi_f2iz+0x30>
 800061c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000620:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000624:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000628:	fa23 f002 	lsr.w	r0, r3, r2
 800062c:	bf18      	it	ne
 800062e:	4240      	negne	r0, r0
 8000630:	4770      	bx	lr
 8000632:	f04f 0000 	mov.w	r0, #0
 8000636:	4770      	bx	lr
 8000638:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 800063c:	d101      	bne.n	8000642 <__aeabi_f2iz+0x3a>
 800063e:	0242      	lsls	r2, r0, #9
 8000640:	d105      	bne.n	800064e <__aeabi_f2iz+0x46>
 8000642:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000646:	bf08      	it	eq
 8000648:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 800064c:	4770      	bx	lr
 800064e:	f04f 0000 	mov.w	r0, #0
 8000652:	4770      	bx	lr

08000654 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000658:	f000 fe27 	bl	80012aa <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800065c:	f000 f812 	bl	8000684 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000660:	f000 fa59 	bl	8000b16 <MX_GPIO_Init>
  MX_DMA_Init();
 8000664:	f000 fa23 	bl	8000aae <MX_DMA_Init>
  MX_USB_DEVICE_Init();
 8000668:	f009 fb07 	bl	8009c7a <MX_USB_DEVICE_Init>
  MX_SPI2_Init();
 800066c:	f000 f8e3 	bl	8000836 <MX_SPI2_Init>
  MX_TIM4_Init();
 8000670:	f000 f9b6 	bl	80009e0 <MX_TIM4_Init>
  MX_ADC1_Init();
 8000674:	f000 f863 	bl	800073e <MX_ADC1_Init>
  MX_TIM3_Init();
 8000678:	f000 f939 	bl	80008ee <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
	wheel_startup();
 800067c:	f00a fc83 	bl	800af86 <wheel_startup>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 8000680:	bf00      	nop
 8000682:	e7fd      	b.n	8000680 <main+0x2c>

08000684 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	b094      	sub	sp, #80	@ 0x50
 8000688:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800068a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800068e:	2228      	movs	r2, #40	@ 0x28
 8000690:	2100      	movs	r1, #0
 8000692:	4618      	mov	r0, r3
 8000694:	f00b fb0d 	bl	800bcb2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000698:	f107 0314 	add.w	r3, r7, #20
 800069c:	2200      	movs	r2, #0
 800069e:	601a      	str	r2, [r3, #0]
 80006a0:	605a      	str	r2, [r3, #4]
 80006a2:	609a      	str	r2, [r3, #8]
 80006a4:	60da      	str	r2, [r3, #12]
 80006a6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80006a8:	1d3b      	adds	r3, r7, #4
 80006aa:	2200      	movs	r2, #0
 80006ac:	601a      	str	r2, [r3, #0]
 80006ae:	605a      	str	r2, [r3, #4]
 80006b0:	609a      	str	r2, [r3, #8]
 80006b2:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006b4:	2301      	movs	r3, #1
 80006b6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006b8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80006bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80006be:	2300      	movs	r3, #0
 80006c0:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006c2:	2301      	movs	r3, #1
 80006c4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006c6:	2302      	movs	r3, #2
 80006c8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006ca:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80006ce:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80006d0:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80006d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006d6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80006da:	4618      	mov	r0, r3
 80006dc:	f003 fd4e 	bl	800417c <HAL_RCC_OscConfig>
 80006e0:	4603      	mov	r3, r0
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d001      	beq.n	80006ea <SystemClock_Config+0x66>
  {
    Error_Handler();
 80006e6:	f000 faf0 	bl	8000cca <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006ea:	230f      	movs	r3, #15
 80006ec:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006ee:	2302      	movs	r3, #2
 80006f0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006f2:	2300      	movs	r3, #0
 80006f4:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006f6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80006fa:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006fc:	2300      	movs	r3, #0
 80006fe:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000700:	f107 0314 	add.w	r3, r7, #20
 8000704:	2102      	movs	r1, #2
 8000706:	4618      	mov	r0, r3
 8000708:	f004 f887 	bl	800481a <HAL_RCC_ClockConfig>
 800070c:	4603      	mov	r3, r0
 800070e:	2b00      	cmp	r3, #0
 8000710:	d001      	beq.n	8000716 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000712:	f000 fada 	bl	8000cca <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_USB;
 8000716:	2312      	movs	r3, #18
 8000718:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800071a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800071e:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 8000720:	2300      	movs	r3, #0
 8000722:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000724:	1d3b      	adds	r3, r7, #4
 8000726:	4618      	mov	r0, r3
 8000728:	f004 fa2b 	bl	8004b82 <HAL_RCCEx_PeriphCLKConfig>
 800072c:	4603      	mov	r3, r0
 800072e:	2b00      	cmp	r3, #0
 8000730:	d001      	beq.n	8000736 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8000732:	f000 faca 	bl	8000cca <Error_Handler>
  }
}
 8000736:	bf00      	nop
 8000738:	3750      	adds	r7, #80	@ 0x50
 800073a:	46bd      	mov	sp, r7
 800073c:	bd80      	pop	{r7, pc}

0800073e <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800073e:	b580      	push	{r7, lr}
 8000740:	b084      	sub	sp, #16
 8000742:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000744:	1d3b      	adds	r3, r7, #4
 8000746:	2200      	movs	r2, #0
 8000748:	601a      	str	r2, [r3, #0]
 800074a:	605a      	str	r2, [r3, #4]
 800074c:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800074e:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8000752:	f2c2 0200 	movt	r2, #8192	@ 0x2000
 8000756:	f44f 5310 	mov.w	r3, #9216	@ 0x2400
 800075a:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 800075e:	6013      	str	r3, [r2, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000760:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 8000764:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8000768:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800076c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800076e:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 8000772:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8000776:	2201      	movs	r2, #1
 8000778:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800077a:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 800077e:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8000782:	2200      	movs	r2, #0
 8000784:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000786:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 800078a:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800078e:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8000792:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_LEFT;
 8000794:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 8000798:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800079c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80007a0:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 3;
 80007a2:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 80007a6:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 80007aa:	2203      	movs	r2, #3
 80007ac:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80007ae:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 80007b2:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 80007b6:	f000 fe0a 	bl	80013ce <HAL_ADC_Init>
 80007ba:	4603      	mov	r3, r0
 80007bc:	2b00      	cmp	r3, #0
 80007be:	d001      	beq.n	80007c4 <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 80007c0:	f000 fa83 	bl	8000cca <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80007c4:	2307      	movs	r3, #7
 80007c6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80007c8:	2301      	movs	r3, #1
 80007ca:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 80007cc:	2307      	movs	r3, #7
 80007ce:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007d0:	1d3b      	adds	r3, r7, #4
 80007d2:	4619      	mov	r1, r3
 80007d4:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 80007d8:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 80007dc:	f001 f823 	bl	8001826 <HAL_ADC_ConfigChannel>
 80007e0:	4603      	mov	r3, r0
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d001      	beq.n	80007ea <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80007e6:	f000 fa70 	bl	8000cca <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80007ea:	2308      	movs	r3, #8
 80007ec:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80007ee:	2302      	movs	r3, #2
 80007f0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007f2:	1d3b      	adds	r3, r7, #4
 80007f4:	4619      	mov	r1, r3
 80007f6:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 80007fa:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 80007fe:	f001 f812 	bl	8001826 <HAL_ADC_ConfigChannel>
 8000802:	4603      	mov	r3, r0
 8000804:	2b00      	cmp	r3, #0
 8000806:	d001      	beq.n	800080c <MX_ADC1_Init+0xce>
  {
    Error_Handler();
 8000808:	f000 fa5f 	bl	8000cca <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800080c:	2309      	movs	r3, #9
 800080e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000810:	2303      	movs	r3, #3
 8000812:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000814:	1d3b      	adds	r3, r7, #4
 8000816:	4619      	mov	r1, r3
 8000818:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 800081c:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 8000820:	f001 f801 	bl	8001826 <HAL_ADC_ConfigChannel>
 8000824:	4603      	mov	r3, r0
 8000826:	2b00      	cmp	r3, #0
 8000828:	d001      	beq.n	800082e <MX_ADC1_Init+0xf0>
  {
    Error_Handler();
 800082a:	f000 fa4e 	bl	8000cca <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800082e:	bf00      	nop
 8000830:	3710      	adds	r7, #16
 8000832:	46bd      	mov	sp, r7
 8000834:	bd80      	pop	{r7, pc}

08000836 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000836:	b580      	push	{r7, lr}
 8000838:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800083a:	f240 6250 	movw	r2, #1616	@ 0x650
 800083e:	f2c2 0200 	movt	r2, #8192	@ 0x2000
 8000842:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 8000846:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 800084a:	6013      	str	r3, [r2, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800084c:	f240 6350 	movw	r3, #1616	@ 0x650
 8000850:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8000854:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000858:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800085a:	f240 6350 	movw	r3, #1616	@ 0x650
 800085e:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8000862:	2200      	movs	r2, #0
 8000864:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000866:	f240 6350 	movw	r3, #1616	@ 0x650
 800086a:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800086e:	2200      	movs	r2, #0
 8000870:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000872:	f240 6350 	movw	r3, #1616	@ 0x650
 8000876:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800087a:	2200      	movs	r2, #0
 800087c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 800087e:	f240 6350 	movw	r3, #1616	@ 0x650
 8000882:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8000886:	2201      	movs	r2, #1
 8000888:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800088a:	f240 6350 	movw	r3, #1616	@ 0x650
 800088e:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8000892:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000896:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8000898:	f240 6350 	movw	r3, #1616	@ 0x650
 800089c:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 80008a0:	2220      	movs	r2, #32
 80008a2:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80008a4:	f240 6350 	movw	r3, #1616	@ 0x650
 80008a8:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 80008ac:	2200      	movs	r2, #0
 80008ae:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80008b0:	f240 6350 	movw	r3, #1616	@ 0x650
 80008b4:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 80008b8:	2200      	movs	r2, #0
 80008ba:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80008bc:	f240 6350 	movw	r3, #1616	@ 0x650
 80008c0:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 80008c4:	2200      	movs	r2, #0
 80008c6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 80008c8:	f240 6350 	movw	r3, #1616	@ 0x650
 80008cc:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 80008d0:	220a      	movs	r2, #10
 80008d2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80008d4:	f240 6050 	movw	r0, #1616	@ 0x650
 80008d8:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 80008dc:	f004 fa43 	bl	8004d66 <HAL_SPI_Init>
 80008e0:	4603      	mov	r3, r0
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d001      	beq.n	80008ea <MX_SPI2_Init+0xb4>
  {
    Error_Handler();
 80008e6:	f000 f9f0 	bl	8000cca <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80008ea:	bf00      	nop
 80008ec:	bd80      	pop	{r7, pc}

080008ee <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80008ee:	b580      	push	{r7, lr}
 80008f0:	b086      	sub	sp, #24
 80008f2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80008f4:	f107 0308 	add.w	r3, r7, #8
 80008f8:	2200      	movs	r2, #0
 80008fa:	601a      	str	r2, [r3, #0]
 80008fc:	605a      	str	r2, [r3, #4]
 80008fe:	609a      	str	r2, [r3, #8]
 8000900:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000902:	463b      	mov	r3, r7
 8000904:	2200      	movs	r2, #0
 8000906:	601a      	str	r2, [r3, #0]
 8000908:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800090a:	f240 7230 	movw	r2, #1840	@ 0x730
 800090e:	f2c2 0200 	movt	r2, #8192	@ 0x2000
 8000912:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000916:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 800091a:	6013      	str	r3, [r2, #0]
  htim3.Init.Prescaler = 72-1;
 800091c:	f240 7330 	movw	r3, #1840	@ 0x730
 8000920:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8000924:	2247      	movs	r2, #71	@ 0x47
 8000926:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000928:	f240 7330 	movw	r3, #1840	@ 0x730
 800092c:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8000930:	2200      	movs	r2, #0
 8000932:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000;
 8000934:	f240 7330 	movw	r3, #1840	@ 0x730
 8000938:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800093c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000940:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000942:	f240 7330 	movw	r3, #1840	@ 0x730
 8000946:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800094a:	2200      	movs	r2, #0
 800094c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800094e:	f240 7330 	movw	r3, #1840	@ 0x730
 8000952:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8000956:	2200      	movs	r2, #0
 8000958:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800095a:	f240 7030 	movw	r0, #1840	@ 0x730
 800095e:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 8000962:	f004 fece 	bl	8005702 <HAL_TIM_Base_Init>
 8000966:	4603      	mov	r3, r0
 8000968:	2b00      	cmp	r3, #0
 800096a:	d001      	beq.n	8000970 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 800096c:	f000 f9ad 	bl	8000cca <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000970:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000974:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000976:	f107 0308 	add.w	r3, r7, #8
 800097a:	4619      	mov	r1, r3
 800097c:	f240 7030 	movw	r0, #1840	@ 0x730
 8000980:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 8000984:	f005 f87f 	bl	8005a86 <HAL_TIM_ConfigClockSource>
 8000988:	4603      	mov	r3, r0
 800098a:	2b00      	cmp	r3, #0
 800098c:	d001      	beq.n	8000992 <MX_TIM3_Init+0xa4>
  {
    Error_Handler();
 800098e:	f000 f99c 	bl	8000cca <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000992:	2300      	movs	r3, #0
 8000994:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000996:	2300      	movs	r3, #0
 8000998:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800099a:	463b      	mov	r3, r7
 800099c:	4619      	mov	r1, r3
 800099e:	f240 7030 	movw	r0, #1840	@ 0x730
 80009a2:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 80009a6:	f005 fa6c 	bl	8005e82 <HAL_TIMEx_MasterConfigSynchronization>
 80009aa:	4603      	mov	r3, r0
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d001      	beq.n	80009b4 <MX_TIM3_Init+0xc6>
  {
    Error_Handler();
 80009b0:	f000 f98b 	bl	8000cca <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */
	htim3.Init.Period = SAMPLE_TIME_US;
 80009b4:	f240 7330 	movw	r3, #1840	@ 0x730
 80009b8:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 80009bc:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80009c0:	60da      	str	r2, [r3, #12]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK) {
 80009c2:	f240 7030 	movw	r0, #1840	@ 0x730
 80009c6:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 80009ca:	f004 fe9a 	bl	8005702 <HAL_TIM_Base_Init>
 80009ce:	4603      	mov	r3, r0
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	d001      	beq.n	80009d8 <MX_TIM3_Init+0xea>
		Error_Handler();
 80009d4:	f000 f979 	bl	8000cca <Error_Handler>
	}
  /* USER CODE END TIM3_Init 2 */

}
 80009d8:	bf00      	nop
 80009da:	3718      	adds	r7, #24
 80009dc:	46bd      	mov	sp, r7
 80009de:	bd80      	pop	{r7, pc}

080009e0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b086      	sub	sp, #24
 80009e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80009e6:	f107 0308 	add.w	r3, r7, #8
 80009ea:	2200      	movs	r2, #0
 80009ec:	601a      	str	r2, [r3, #0]
 80009ee:	605a      	str	r2, [r3, #4]
 80009f0:	609a      	str	r2, [r3, #8]
 80009f2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009f4:	463b      	mov	r3, r7
 80009f6:	2200      	movs	r2, #0
 80009f8:	601a      	str	r2, [r3, #0]
 80009fa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80009fc:	f240 7278 	movw	r2, #1912	@ 0x778
 8000a00:	f2c2 0200 	movt	r2, #8192	@ 0x2000
 8000a04:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000a08:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 8000a0c:	6013      	str	r3, [r2, #0]
  htim4.Init.Prescaler = 72-1;
 8000a0e:	f240 7378 	movw	r3, #1912	@ 0x778
 8000a12:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8000a16:	2247      	movs	r2, #71	@ 0x47
 8000a18:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a1a:	f240 7378 	movw	r3, #1912	@ 0x778
 8000a1e:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8000a22:	2200      	movs	r2, #0
 8000a24:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1300;
 8000a26:	f240 7378 	movw	r3, #1912	@ 0x778
 8000a2a:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8000a2e:	f240 5214 	movw	r2, #1300	@ 0x514
 8000a32:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a34:	f240 7378 	movw	r3, #1912	@ 0x778
 8000a38:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a40:	f240 7378 	movw	r3, #1912	@ 0x778
 8000a44:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8000a48:	2200      	movs	r2, #0
 8000a4a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000a4c:	f240 7078 	movw	r0, #1912	@ 0x778
 8000a50:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 8000a54:	f004 fe55 	bl	8005702 <HAL_TIM_Base_Init>
 8000a58:	4603      	mov	r3, r0
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	d001      	beq.n	8000a62 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8000a5e:	f000 f934 	bl	8000cca <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a62:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a66:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000a68:	f107 0308 	add.w	r3, r7, #8
 8000a6c:	4619      	mov	r1, r3
 8000a6e:	f240 7078 	movw	r0, #1912	@ 0x778
 8000a72:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 8000a76:	f005 f806 	bl	8005a86 <HAL_TIM_ConfigClockSource>
 8000a7a:	4603      	mov	r3, r0
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d001      	beq.n	8000a84 <MX_TIM4_Init+0xa4>
  {
    Error_Handler();
 8000a80:	f000 f923 	bl	8000cca <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a84:	2300      	movs	r3, #0
 8000a86:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a88:	2300      	movs	r3, #0
 8000a8a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000a8c:	463b      	mov	r3, r7
 8000a8e:	4619      	mov	r1, r3
 8000a90:	f240 7078 	movw	r0, #1912	@ 0x778
 8000a94:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 8000a98:	f005 f9f3 	bl	8005e82 <HAL_TIMEx_MasterConfigSynchronization>
 8000a9c:	4603      	mov	r3, r0
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	d001      	beq.n	8000aa6 <MX_TIM4_Init+0xc6>
  {
    Error_Handler();
 8000aa2:	f000 f912 	bl	8000cca <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8000aa6:	bf00      	nop
 8000aa8:	3718      	adds	r7, #24
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	bd80      	pop	{r7, pc}

08000aae <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000aae:	b580      	push	{r7, lr}
 8000ab0:	b082      	sub	sp, #8
 8000ab2:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000ab4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ab8:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8000abc:	695a      	ldr	r2, [r3, #20]
 8000abe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ac2:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8000ac6:	f042 0201 	orr.w	r2, r2, #1
 8000aca:	615a      	str	r2, [r3, #20]
 8000acc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ad0:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8000ad4:	695b      	ldr	r3, [r3, #20]
 8000ad6:	f003 0301 	and.w	r3, r3, #1
 8000ada:	607b      	str	r3, [r7, #4]
 8000adc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 10, 0);
 8000ade:	2200      	movs	r2, #0
 8000ae0:	210a      	movs	r1, #10
 8000ae2:	200b      	movs	r0, #11
 8000ae4:	f001 f980 	bl	8001de8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000ae8:	200b      	movs	r0, #11
 8000aea:	f001 f999 	bl	8001e20 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 3, 0);
 8000aee:	2200      	movs	r2, #0
 8000af0:	2103      	movs	r1, #3
 8000af2:	200e      	movs	r0, #14
 8000af4:	f001 f978 	bl	8001de8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8000af8:	200e      	movs	r0, #14
 8000afa:	f001 f991 	bl	8001e20 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 3, 0);
 8000afe:	2200      	movs	r2, #0
 8000b00:	2103      	movs	r1, #3
 8000b02:	200f      	movs	r0, #15
 8000b04:	f001 f970 	bl	8001de8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8000b08:	200f      	movs	r0, #15
 8000b0a:	f001 f989 	bl	8001e20 <HAL_NVIC_EnableIRQ>

}
 8000b0e:	bf00      	nop
 8000b10:	3708      	adds	r7, #8
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bd80      	pop	{r7, pc}

08000b16 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b16:	b580      	push	{r7, lr}
 8000b18:	b088      	sub	sp, #32
 8000b1a:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b1c:	f107 0310 	add.w	r3, r7, #16
 8000b20:	2200      	movs	r2, #0
 8000b22:	601a      	str	r2, [r3, #0]
 8000b24:	605a      	str	r2, [r3, #4]
 8000b26:	609a      	str	r2, [r3, #8]
 8000b28:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b2a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b2e:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8000b32:	699a      	ldr	r2, [r3, #24]
 8000b34:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b38:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8000b3c:	f042 0210 	orr.w	r2, r2, #16
 8000b40:	619a      	str	r2, [r3, #24]
 8000b42:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b46:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8000b4a:	699b      	ldr	r3, [r3, #24]
 8000b4c:	f003 0310 	and.w	r3, r3, #16
 8000b50:	60fb      	str	r3, [r7, #12]
 8000b52:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b54:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b58:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8000b5c:	699a      	ldr	r2, [r3, #24]
 8000b5e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b62:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8000b66:	f042 0220 	orr.w	r2, r2, #32
 8000b6a:	619a      	str	r2, [r3, #24]
 8000b6c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b70:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8000b74:	699b      	ldr	r3, [r3, #24]
 8000b76:	f003 0320 	and.w	r3, r3, #32
 8000b7a:	60bb      	str	r3, [r7, #8]
 8000b7c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b7e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b82:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8000b86:	699a      	ldr	r2, [r3, #24]
 8000b88:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b8c:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8000b90:	f042 0204 	orr.w	r2, r2, #4
 8000b94:	619a      	str	r2, [r3, #24]
 8000b96:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b9a:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8000b9e:	699b      	ldr	r3, [r3, #24]
 8000ba0:	f003 0304 	and.w	r3, r3, #4
 8000ba4:	607b      	str	r3, [r7, #4]
 8000ba6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ba8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000bac:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8000bb0:	699a      	ldr	r2, [r3, #24]
 8000bb2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000bb6:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8000bba:	f042 0208 	orr.w	r2, r2, #8
 8000bbe:	619a      	str	r2, [r3, #24]
 8000bc0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000bc4:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8000bc8:	699b      	ldr	r3, [r3, #24]
 8000bca:	f003 0308 	and.w	r3, r3, #8
 8000bce:	603b      	str	r3, [r7, #0]
 8000bd0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, BUTTON_CLK_Pin|BUTTON_LOCK_Pin, GPIO_PIN_RESET);
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 8000bd8:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8000bdc:	f2c4 0001 	movt	r0, #16385	@ 0x4001
 8000be0:	f001 fd4f 	bl	8002682 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SPI2_SS_Pin|test_Pin, GPIO_PIN_RESET);
 8000be4:	2200      	movs	r2, #0
 8000be6:	f44f 5181 	mov.w	r1, #4128	@ 0x1020
 8000bea:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 8000bee:	f2c4 0001 	movt	r0, #16385	@ 0x4001
 8000bf2:	f001 fd46 	bl	8002682 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : BUTTON_CLK_Pin BUTTON_LOCK_Pin */
  GPIO_InitStruct.Pin = BUTTON_CLK_Pin|BUTTON_LOCK_Pin;
 8000bf6:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8000bfa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bfc:	2301      	movs	r3, #1
 8000bfe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c00:	2300      	movs	r3, #0
 8000c02:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c04:	2302      	movs	r3, #2
 8000c06:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c08:	f107 0310 	add.w	r3, r7, #16
 8000c0c:	4619      	mov	r1, r3
 8000c0e:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8000c12:	f2c4 0001 	movt	r0, #16385	@ 0x4001
 8000c16:	f001 fb55 	bl	80022c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_IN_Pin */
  GPIO_InitStruct.Pin = BUTTON_IN_Pin;
 8000c1a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000c1e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c20:	2300      	movs	r3, #0
 8000c22:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000c24:	2302      	movs	r3, #2
 8000c26:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BUTTON_IN_GPIO_Port, &GPIO_InitStruct);
 8000c28:	f107 0310 	add.w	r3, r7, #16
 8000c2c:	4619      	mov	r1, r3
 8000c2e:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8000c32:	f2c4 0001 	movt	r0, #16385	@ 0x4001
 8000c36:	f001 fb45 	bl	80022c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : SWIT_0_Pin SWIT_1_Pin */
  GPIO_InitStruct.Pin = SWIT_0_Pin|SWIT_1_Pin;
 8000c3a:	2303      	movs	r3, #3
 8000c3c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000c3e:	2300      	movs	r3, #0
 8000c40:	f2c1 0311 	movt	r3, #4113	@ 0x1011
 8000c44:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c46:	2300      	movs	r3, #0
 8000c48:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c4a:	f107 0310 	add.w	r3, r7, #16
 8000c4e:	4619      	mov	r1, r3
 8000c50:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8000c54:	f2c4 0001 	movt	r0, #16385	@ 0x4001
 8000c58:	f001 fb34 	bl	80022c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI2_SS_Pin */
  GPIO_InitStruct.Pin = SPI2_SS_Pin;
 8000c5c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000c60:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c62:	2301      	movs	r3, #1
 8000c64:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c66:	2300      	movs	r3, #0
 8000c68:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c6a:	2302      	movs	r3, #2
 8000c6c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SPI2_SS_GPIO_Port, &GPIO_InitStruct);
 8000c6e:	f107 0310 	add.w	r3, r7, #16
 8000c72:	4619      	mov	r1, r3
 8000c74:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 8000c78:	f2c4 0001 	movt	r0, #16385	@ 0x4001
 8000c7c:	f001 fb22 	bl	80022c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : test_Pin */
  GPIO_InitStruct.Pin = test_Pin;
 8000c80:	2320      	movs	r3, #32
 8000c82:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c84:	2301      	movs	r3, #1
 8000c86:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c88:	2300      	movs	r3, #0
 8000c8a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c8c:	2303      	movs	r3, #3
 8000c8e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(test_GPIO_Port, &GPIO_InitStruct);
 8000c90:	f107 0310 	add.w	r3, r7, #16
 8000c94:	4619      	mov	r1, r3
 8000c96:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 8000c9a:	f2c4 0001 	movt	r0, #16385	@ 0x4001
 8000c9e:	f001 fb11 	bl	80022c4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 1, 0);
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	2101      	movs	r1, #1
 8000ca6:	2006      	movs	r0, #6
 8000ca8:	f001 f89e 	bl	8001de8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000cac:	2006      	movs	r0, #6
 8000cae:	f001 f8b7 	bl	8001e20 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 4, 0);
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	2104      	movs	r1, #4
 8000cb6:	2007      	movs	r0, #7
 8000cb8:	f001 f896 	bl	8001de8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8000cbc:	2007      	movs	r0, #7
 8000cbe:	f001 f8af 	bl	8001e20 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8000cc2:	bf00      	nop
 8000cc4:	3720      	adds	r7, #32
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	bd80      	pop	{r7, pc}

08000cca <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000cca:	b480      	push	{r7}
 8000ccc:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000cce:	b672      	cpsid	i
}
 8000cd0:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000cd2:	bf00      	nop
 8000cd4:	e7fd      	b.n	8000cd2 <Error_Handler+0x8>

08000cd6 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000cd6:	b480      	push	{r7}
 8000cd8:	b085      	sub	sp, #20
 8000cda:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000cdc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ce0:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8000ce4:	699a      	ldr	r2, [r3, #24]
 8000ce6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000cea:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8000cee:	f042 0201 	orr.w	r2, r2, #1
 8000cf2:	619a      	str	r2, [r3, #24]
 8000cf4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000cf8:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8000cfc:	699b      	ldr	r3, [r3, #24]
 8000cfe:	f003 0301 	and.w	r3, r3, #1
 8000d02:	60bb      	str	r3, [r7, #8]
 8000d04:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d06:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d0a:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8000d0e:	69da      	ldr	r2, [r3, #28]
 8000d10:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d14:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8000d18:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8000d1c:	61da      	str	r2, [r3, #28]
 8000d1e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d22:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8000d26:	69db      	ldr	r3, [r3, #28]
 8000d28:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d2c:	607b      	str	r3, [r7, #4]
 8000d2e:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000d30:	2300      	movs	r3, #0
 8000d32:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 8000d36:	685b      	ldr	r3, [r3, #4]
 8000d38:	60fb      	str	r3, [r7, #12]
 8000d3a:	68fb      	ldr	r3, [r7, #12]
 8000d3c:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000d40:	60fb      	str	r3, [r7, #12]
 8000d42:	68fb      	ldr	r3, [r7, #12]
 8000d44:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000d48:	60fb      	str	r3, [r7, #12]
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 8000d50:	68fa      	ldr	r2, [r7, #12]
 8000d52:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d54:	bf00      	nop
 8000d56:	3714      	adds	r7, #20
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	bc80      	pop	{r7}
 8000d5c:	4770      	bx	lr

08000d5e <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000d5e:	b580      	push	{r7, lr}
 8000d60:	b08a      	sub	sp, #40	@ 0x28
 8000d62:	af00      	add	r7, sp, #0
 8000d64:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d66:	f107 0318 	add.w	r3, r7, #24
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	601a      	str	r2, [r3, #0]
 8000d6e:	605a      	str	r2, [r3, #4]
 8000d70:	609a      	str	r2, [r3, #8]
 8000d72:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	681a      	ldr	r2, [r3, #0]
 8000d78:	f44f 5310 	mov.w	r3, #9216	@ 0x2400
 8000d7c:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 8000d80:	429a      	cmp	r2, r3
 8000d82:	f040 80a4 	bne.w	8000ece <HAL_ADC_MspInit+0x170>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000d86:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d8a:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8000d8e:	699a      	ldr	r2, [r3, #24]
 8000d90:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d94:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8000d98:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8000d9c:	619a      	str	r2, [r3, #24]
 8000d9e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000da2:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8000da6:	699b      	ldr	r3, [r3, #24]
 8000da8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000dac:	617b      	str	r3, [r7, #20]
 8000dae:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000db0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000db4:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8000db8:	699a      	ldr	r2, [r3, #24]
 8000dba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000dbe:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8000dc2:	f042 0204 	orr.w	r2, r2, #4
 8000dc6:	619a      	str	r2, [r3, #24]
 8000dc8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000dcc:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8000dd0:	699b      	ldr	r3, [r3, #24]
 8000dd2:	f003 0304 	and.w	r3, r3, #4
 8000dd6:	613b      	str	r3, [r7, #16]
 8000dd8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dda:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000dde:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8000de2:	699a      	ldr	r2, [r3, #24]
 8000de4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000de8:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8000dec:	f042 0208 	orr.w	r2, r2, #8
 8000df0:	619a      	str	r2, [r3, #24]
 8000df2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000df6:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8000dfa:	699b      	ldr	r3, [r3, #24]
 8000dfc:	f003 0308 	and.w	r3, r3, #8
 8000e00:	60fb      	str	r3, [r7, #12]
 8000e02:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA7     ------> ADC1_IN7
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000e04:	2380      	movs	r3, #128	@ 0x80
 8000e06:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e08:	2303      	movs	r3, #3
 8000e0a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e0c:	f107 0318 	add.w	r3, r7, #24
 8000e10:	4619      	mov	r1, r3
 8000e12:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8000e16:	f2c4 0001 	movt	r0, #16385	@ 0x4001
 8000e1a:	f001 fa53 	bl	80022c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000e1e:	2303      	movs	r3, #3
 8000e20:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e22:	2303      	movs	r3, #3
 8000e24:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e26:	f107 0318 	add.w	r3, r7, #24
 8000e2a:	4619      	mov	r1, r3
 8000e2c:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 8000e30:	f2c4 0001 	movt	r0, #16385	@ 0x4001
 8000e34:	f001 fa46 	bl	80022c4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000e38:	f240 620c 	movw	r2, #1548	@ 0x60c
 8000e3c:	f2c2 0200 	movt	r2, #8192	@ 0x2000
 8000e40:	2308      	movs	r3, #8
 8000e42:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8000e46:	6013      	str	r3, [r2, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000e48:	f240 630c 	movw	r3, #1548	@ 0x60c
 8000e4c:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8000e50:	2200      	movs	r2, #0
 8000e52:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e54:	f240 630c 	movw	r3, #1548	@ 0x60c
 8000e58:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000e60:	f240 630c 	movw	r3, #1548	@ 0x60c
 8000e64:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8000e68:	2280      	movs	r2, #128	@ 0x80
 8000e6a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000e6c:	f240 630c 	movw	r3, #1548	@ 0x60c
 8000e70:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8000e74:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000e78:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000e7a:	f240 630c 	movw	r3, #1548	@ 0x60c
 8000e7e:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8000e82:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000e86:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000e88:	f240 630c 	movw	r3, #1548	@ 0x60c
 8000e8c:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8000e90:	2220      	movs	r2, #32
 8000e92:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000e94:	f240 630c 	movw	r3, #1548	@ 0x60c
 8000e98:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000ea0:	f240 600c 	movw	r0, #1548	@ 0x60c
 8000ea4:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 8000ea8:	f000 ffd4 	bl	8001e54 <HAL_DMA_Init>
 8000eac:	4603      	mov	r3, r0
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d001      	beq.n	8000eb6 <HAL_ADC_MspInit+0x158>
    {
      Error_Handler();
 8000eb2:	f7ff ff0a 	bl	8000cca <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000eb6:	687a      	ldr	r2, [r7, #4]
 8000eb8:	f240 630c 	movw	r3, #1548	@ 0x60c
 8000ebc:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8000ec0:	6213      	str	r3, [r2, #32]
 8000ec2:	f240 630c 	movw	r3, #1548	@ 0x60c
 8000ec6:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8000eca:	687a      	ldr	r2, [r7, #4]
 8000ecc:	625a      	str	r2, [r3, #36]	@ 0x24

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000ece:	bf00      	nop
 8000ed0:	3728      	adds	r7, #40	@ 0x28
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bd80      	pop	{r7, pc}

08000ed6 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000ed6:	b580      	push	{r7, lr}
 8000ed8:	b088      	sub	sp, #32
 8000eda:	af00      	add	r7, sp, #0
 8000edc:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ede:	f107 0310 	add.w	r3, r7, #16
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	601a      	str	r2, [r3, #0]
 8000ee6:	605a      	str	r2, [r3, #4]
 8000ee8:	609a      	str	r2, [r3, #8]
 8000eea:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI2)
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	681a      	ldr	r2, [r3, #0]
 8000ef0:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 8000ef4:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 8000ef8:	429a      	cmp	r2, r3
 8000efa:	f040 80de 	bne.w	80010ba <HAL_SPI_MspInit+0x1e4>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000efe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f02:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8000f06:	69da      	ldr	r2, [r3, #28]
 8000f08:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f0c:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8000f10:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8000f14:	61da      	str	r2, [r3, #28]
 8000f16:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f1a:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8000f1e:	69db      	ldr	r3, [r3, #28]
 8000f20:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f24:	60fb      	str	r3, [r7, #12]
 8000f26:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f28:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f2c:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8000f30:	699a      	ldr	r2, [r3, #24]
 8000f32:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f36:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8000f3a:	f042 0208 	orr.w	r2, r2, #8
 8000f3e:	619a      	str	r2, [r3, #24]
 8000f40:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f44:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8000f48:	699b      	ldr	r3, [r3, #24]
 8000f4a:	f003 0308 	and.w	r3, r3, #8
 8000f4e:	60bb      	str	r3, [r7, #8]
 8000f50:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8000f52:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8000f56:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f58:	2302      	movs	r3, #2
 8000f5a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f5c:	2303      	movs	r3, #3
 8000f5e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f60:	f107 0310 	add.w	r3, r7, #16
 8000f64:	4619      	mov	r1, r3
 8000f66:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 8000f6a:	f2c4 0001 	movt	r0, #16385	@ 0x4001
 8000f6e:	f001 f9a9 	bl	80022c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8000f72:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000f76:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f78:	2300      	movs	r3, #0
 8000f7a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f80:	f107 0310 	add.w	r3, r7, #16
 8000f84:	4619      	mov	r1, r3
 8000f86:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 8000f8a:	f2c4 0001 	movt	r0, #16385	@ 0x4001
 8000f8e:	f001 f999 	bl	80022c4 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Channel4;
 8000f92:	f240 62a8 	movw	r2, #1704	@ 0x6a8
 8000f96:	f2c2 0200 	movt	r2, #8192	@ 0x2000
 8000f9a:	2344      	movs	r3, #68	@ 0x44
 8000f9c:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8000fa0:	6013      	str	r3, [r2, #0]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000fa2:	f240 63a8 	movw	r3, #1704	@ 0x6a8
 8000fa6:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8000faa:	2200      	movs	r2, #0
 8000fac:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000fae:	f240 63a8 	movw	r3, #1704	@ 0x6a8
 8000fb2:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000fba:	f240 63a8 	movw	r3, #1704	@ 0x6a8
 8000fbe:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8000fc2:	2280      	movs	r2, #128	@ 0x80
 8000fc4:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000fc6:	f240 63a8 	movw	r3, #1704	@ 0x6a8
 8000fca:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8000fce:	2200      	movs	r2, #0
 8000fd0:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000fd2:	f240 63a8 	movw	r3, #1704	@ 0x6a8
 8000fd6:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8000fda:	2200      	movs	r2, #0
 8000fdc:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 8000fde:	f240 63a8 	movw	r3, #1704	@ 0x6a8
 8000fe2:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8000fea:	f240 63a8 	movw	r3, #1704	@ 0x6a8
 8000fee:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8000ff2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000ff6:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8000ff8:	f240 60a8 	movw	r0, #1704	@ 0x6a8
 8000ffc:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 8001000:	f000 ff28 	bl	8001e54 <HAL_DMA_Init>
 8001004:	4603      	mov	r3, r0
 8001006:	2b00      	cmp	r3, #0
 8001008:	d001      	beq.n	800100e <HAL_SPI_MspInit+0x138>
    {
      Error_Handler();
 800100a:	f7ff fe5e 	bl	8000cca <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 800100e:	687a      	ldr	r2, [r7, #4]
 8001010:	f240 63a8 	movw	r3, #1704	@ 0x6a8
 8001014:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8001018:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800101a:	f240 63a8 	movw	r3, #1704	@ 0x6a8
 800101e:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8001022:	687a      	ldr	r2, [r7, #4]
 8001024:	625a      	str	r2, [r3, #36]	@ 0x24

    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Channel5;
 8001026:	f240 62ec 	movw	r2, #1772	@ 0x6ec
 800102a:	f2c2 0200 	movt	r2, #8192	@ 0x2000
 800102e:	2358      	movs	r3, #88	@ 0x58
 8001030:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8001034:	6013      	str	r3, [r2, #0]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001036:	f240 63ec 	movw	r3, #1772	@ 0x6ec
 800103a:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800103e:	2210      	movs	r2, #16
 8001040:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001042:	f240 63ec 	movw	r3, #1772	@ 0x6ec
 8001046:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800104a:	2200      	movs	r2, #0
 800104c:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800104e:	f240 63ec 	movw	r3, #1772	@ 0x6ec
 8001052:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8001056:	2280      	movs	r2, #128	@ 0x80
 8001058:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800105a:	f240 63ec 	movw	r3, #1772	@ 0x6ec
 800105e:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8001062:	2200      	movs	r2, #0
 8001064:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001066:	f240 63ec 	movw	r3, #1772	@ 0x6ec
 800106a:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800106e:	2200      	movs	r2, #0
 8001070:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8001072:	f240 63ec 	movw	r3, #1772	@ 0x6ec
 8001076:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800107a:	2200      	movs	r2, #0
 800107c:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 800107e:	f240 63ec 	movw	r3, #1772	@ 0x6ec
 8001082:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8001086:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800108a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 800108c:	f240 60ec 	movw	r0, #1772	@ 0x6ec
 8001090:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 8001094:	f000 fede 	bl	8001e54 <HAL_DMA_Init>
 8001098:	4603      	mov	r3, r0
 800109a:	2b00      	cmp	r3, #0
 800109c:	d001      	beq.n	80010a2 <HAL_SPI_MspInit+0x1cc>
    {
      Error_Handler();
 800109e:	f7ff fe14 	bl	8000cca <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 80010a2:	687a      	ldr	r2, [r7, #4]
 80010a4:	f240 63ec 	movw	r3, #1772	@ 0x6ec
 80010a8:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 80010ac:	6493      	str	r3, [r2, #72]	@ 0x48
 80010ae:	f240 63ec 	movw	r3, #1772	@ 0x6ec
 80010b2:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 80010b6:	687a      	ldr	r2, [r7, #4]
 80010b8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 80010ba:	bf00      	nop
 80010bc:	3720      	adds	r7, #32
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}

080010c2 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80010c2:	b580      	push	{r7, lr}
 80010c4:	b084      	sub	sp, #16
 80010c6:	af00      	add	r7, sp, #0
 80010c8:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	681a      	ldr	r2, [r3, #0]
 80010ce:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80010d2:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 80010d6:	429a      	cmp	r2, r3
 80010d8:	d11d      	bne.n	8001116 <HAL_TIM_Base_MspInit+0x54>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80010da:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80010de:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80010e2:	69da      	ldr	r2, [r3, #28]
 80010e4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80010e8:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80010ec:	f042 0202 	orr.w	r2, r2, #2
 80010f0:	61da      	str	r2, [r3, #28]
 80010f2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80010f6:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80010fa:	69db      	ldr	r3, [r3, #28]
 80010fc:	f003 0302 	and.w	r3, r3, #2
 8001100:	60fb      	str	r3, [r7, #12]
 8001102:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 6, 0);
 8001104:	2200      	movs	r2, #0
 8001106:	2106      	movs	r1, #6
 8001108:	201d      	movs	r0, #29
 800110a:	f000 fe6d 	bl	8001de8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800110e:	201d      	movs	r0, #29
 8001110:	f000 fe86 	bl	8001e20 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001114:	e024      	b.n	8001160 <HAL_TIM_Base_MspInit+0x9e>
  else if(htim_base->Instance==TIM4)
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	681a      	ldr	r2, [r3, #0]
 800111a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800111e:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 8001122:	429a      	cmp	r2, r3
 8001124:	d11c      	bne.n	8001160 <HAL_TIM_Base_MspInit+0x9e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001126:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800112a:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 800112e:	69da      	ldr	r2, [r3, #28]
 8001130:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001134:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8001138:	f042 0204 	orr.w	r2, r2, #4
 800113c:	61da      	str	r2, [r3, #28]
 800113e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001142:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8001146:	69db      	ldr	r3, [r3, #28]
 8001148:	f003 0304 	and.w	r3, r3, #4
 800114c:	60bb      	str	r3, [r7, #8]
 800114e:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 3, 0);
 8001150:	2200      	movs	r2, #0
 8001152:	2103      	movs	r1, #3
 8001154:	201e      	movs	r0, #30
 8001156:	f000 fe47 	bl	8001de8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800115a:	201e      	movs	r0, #30
 800115c:	f000 fe60 	bl	8001e20 <HAL_NVIC_EnableIRQ>
}
 8001160:	bf00      	nop
 8001162:	3710      	adds	r7, #16
 8001164:	46bd      	mov	sp, r7
 8001166:	bd80      	pop	{r7, pc}

08001168 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001168:	b480      	push	{r7}
 800116a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800116c:	bf00      	nop
 800116e:	e7fd      	b.n	800116c <NMI_Handler+0x4>

08001170 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001170:	b480      	push	{r7}
 8001172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001174:	bf00      	nop
 8001176:	e7fd      	b.n	8001174 <HardFault_Handler+0x4>

08001178 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001178:	b480      	push	{r7}
 800117a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800117c:	bf00      	nop
 800117e:	e7fd      	b.n	800117c <MemManage_Handler+0x4>

08001180 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001180:	b480      	push	{r7}
 8001182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001184:	bf00      	nop
 8001186:	e7fd      	b.n	8001184 <BusFault_Handler+0x4>

08001188 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001188:	b480      	push	{r7}
 800118a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800118c:	bf00      	nop
 800118e:	e7fd      	b.n	800118c <UsageFault_Handler+0x4>

08001190 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001190:	b480      	push	{r7}
 8001192:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001194:	bf00      	nop
 8001196:	46bd      	mov	sp, r7
 8001198:	bc80      	pop	{r7}
 800119a:	4770      	bx	lr

0800119c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800119c:	b480      	push	{r7}
 800119e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80011a0:	bf00      	nop
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bc80      	pop	{r7}
 80011a6:	4770      	bx	lr

080011a8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80011a8:	b480      	push	{r7}
 80011aa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80011ac:	bf00      	nop
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bc80      	pop	{r7}
 80011b2:	4770      	bx	lr

080011b4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011b8:	f000 f8c3 	bl	8001342 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011bc:	bf00      	nop
 80011be:	bd80      	pop	{r7, pc}

080011c0 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SWIT_0_Pin);
 80011c4:	2001      	movs	r0, #1
 80011c6:	f001 fa74 	bl	80026b2 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80011ca:	bf00      	nop
 80011cc:	bd80      	pop	{r7, pc}

080011ce <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80011ce:	b580      	push	{r7, lr}
 80011d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SWIT_1_Pin);
 80011d2:	2002      	movs	r0, #2
 80011d4:	f001 fa6d 	bl	80026b2 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80011d8:	bf00      	nop
 80011da:	bd80      	pop	{r7, pc}

080011dc <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80011e0:	f240 600c 	movw	r0, #1548	@ 0x60c
 80011e4:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 80011e8:	f000 ff2b 	bl	8002042 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80011ec:	bf00      	nop
 80011ee:	bd80      	pop	{r7, pc}

080011f0 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 80011f4:	f240 60a8 	movw	r0, #1704	@ 0x6a8
 80011f8:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 80011fc:	f000 ff21 	bl	8002042 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8001200:	bf00      	nop
 8001202:	bd80      	pop	{r7, pc}

08001204 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8001208:	f240 60ec 	movw	r0, #1772	@ 0x6ec
 800120c:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 8001210:	f000 ff17 	bl	8002042 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8001214:	bf00      	nop
 8001216:	bd80      	pop	{r7, pc}

08001218 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 800121c:	f640 408c 	movw	r0, #3212	@ 0xc8c
 8001220:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 8001224:	f001 fb7d 	bl	8002922 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8001228:	bf00      	nop
 800122a:	bd80      	pop	{r7, pc}

0800122c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001230:	f240 7030 	movw	r0, #1840	@ 0x730
 8001234:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 8001238:	f004 fb35 	bl	80058a6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800123c:	bf00      	nop
 800123e:	bd80      	pop	{r7, pc}

08001240 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001244:	f240 7078 	movw	r0, #1912	@ 0x778
 8001248:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 800124c:	f004 fb2b 	bl	80058a6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001250:	bf00      	nop
 8001252:	bd80      	pop	{r7, pc}

08001254 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001254:	b480      	push	{r7}
 8001256:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001258:	bf00      	nop
 800125a:	46bd      	mov	sp, r7
 800125c:	bc80      	pop	{r7}
 800125e:	4770      	bx	lr

08001260 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001260:	f7ff fff8 	bl	8001254 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001264:	480b      	ldr	r0, [pc, #44]	@ (8001294 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001266:	490c      	ldr	r1, [pc, #48]	@ (8001298 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001268:	4a0c      	ldr	r2, [pc, #48]	@ (800129c <LoopFillZerobss+0x16>)
  movs r3, #0
 800126a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800126c:	e002      	b.n	8001274 <LoopCopyDataInit>

0800126e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800126e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001270:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001272:	3304      	adds	r3, #4

08001274 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001274:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001276:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001278:	d3f9      	bcc.n	800126e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800127a:	4a09      	ldr	r2, [pc, #36]	@ (80012a0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800127c:	4c09      	ldr	r4, [pc, #36]	@ (80012a4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800127e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001280:	e001      	b.n	8001286 <LoopFillZerobss>

08001282 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001282:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001284:	3204      	adds	r2, #4

08001286 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001286:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001288:	d3fb      	bcc.n	8001282 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800128a:	f00a fd1b 	bl	800bcc4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800128e:	f7ff f9e1 	bl	8000654 <main>
  bx lr
 8001292:	4770      	bx	lr
  ldr r0, =_sdata
 8001294:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001298:	200005c0 	.word	0x200005c0
  ldr r2, =_sidata
 800129c:	0800beec 	.word	0x0800beec
  ldr r2, =_sbss
 80012a0:	200005c0 	.word	0x200005c0
  ldr r4, =_ebss
 80012a4:	20000fb4 	.word	0x20000fb4

080012a8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80012a8:	e7fe      	b.n	80012a8 <ADC1_2_IRQHandler>

080012aa <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012aa:	b580      	push	{r7, lr}
 80012ac:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80012ae:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80012b2:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80012b6:	681a      	ldr	r2, [r3, #0]
 80012b8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80012bc:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80012c0:	f042 0210 	orr.w	r2, r2, #16
 80012c4:	601a      	str	r2, [r3, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012c6:	2003      	movs	r0, #3
 80012c8:	f000 fd83 	bl	8001dd2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80012cc:	200f      	movs	r0, #15
 80012ce:	f000 f805 	bl	80012dc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80012d2:	f7ff fd00 	bl	8000cd6 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012d6:	2300      	movs	r3, #0
}
 80012d8:	4618      	mov	r0, r3
 80012da:	bd80      	pop	{r7, pc}

080012dc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b082      	sub	sp, #8
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80012e4:	f240 0300 	movw	r3, #0
 80012e8:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 80012ec:	681a      	ldr	r2, [r3, #0]
 80012ee:	f240 0308 	movw	r3, #8
 80012f2:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 80012f6:	781b      	ldrb	r3, [r3, #0]
 80012f8:	4619      	mov	r1, r3
 80012fa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8001302:	fbb2 f3f3 	udiv	r3, r2, r3
 8001306:	4618      	mov	r0, r3
 8001308:	f000 fd98 	bl	8001e3c <HAL_SYSTICK_Config>
 800130c:	4603      	mov	r3, r0
 800130e:	2b00      	cmp	r3, #0
 8001310:	d001      	beq.n	8001316 <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
 8001312:	2301      	movs	r3, #1
 8001314:	e011      	b.n	800133a <HAL_InitTick+0x5e>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	2b0f      	cmp	r3, #15
 800131a:	d80d      	bhi.n	8001338 <HAL_InitTick+0x5c>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800131c:	2200      	movs	r2, #0
 800131e:	6879      	ldr	r1, [r7, #4]
 8001320:	f04f 30ff 	mov.w	r0, #4294967295
 8001324:	f000 fd60 	bl	8001de8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001328:	f240 0304 	movw	r3, #4
 800132c:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8001330:	687a      	ldr	r2, [r7, #4]
 8001332:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001334:	2300      	movs	r3, #0
 8001336:	e000      	b.n	800133a <HAL_InitTick+0x5e>
    return HAL_ERROR;
 8001338:	2301      	movs	r3, #1
}
 800133a:	4618      	mov	r0, r3
 800133c:	3708      	adds	r7, #8
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}

08001342 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001342:	b480      	push	{r7}
 8001344:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001346:	f240 0308 	movw	r3, #8
 800134a:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800134e:	781b      	ldrb	r3, [r3, #0]
 8001350:	461a      	mov	r2, r3
 8001352:	f240 73c0 	movw	r3, #1984	@ 0x7c0
 8001356:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	441a      	add	r2, r3
 800135e:	f240 73c0 	movw	r3, #1984	@ 0x7c0
 8001362:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8001366:	601a      	str	r2, [r3, #0]
}
 8001368:	bf00      	nop
 800136a:	46bd      	mov	sp, r7
 800136c:	bc80      	pop	{r7}
 800136e:	4770      	bx	lr

08001370 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001370:	b480      	push	{r7}
 8001372:	af00      	add	r7, sp, #0
  return uwTick;
 8001374:	f240 73c0 	movw	r3, #1984	@ 0x7c0
 8001378:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800137c:	681b      	ldr	r3, [r3, #0]
}
 800137e:	4618      	mov	r0, r3
 8001380:	46bd      	mov	sp, r7
 8001382:	bc80      	pop	{r7}
 8001384:	4770      	bx	lr

08001386 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001386:	b580      	push	{r7, lr}
 8001388:	b084      	sub	sp, #16
 800138a:	af00      	add	r7, sp, #0
 800138c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800138e:	f7ff ffef 	bl	8001370 <HAL_GetTick>
 8001392:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800139e:	d008      	beq.n	80013b2 <HAL_Delay+0x2c>
  {
    wait += (uint32_t)(uwTickFreq);
 80013a0:	f240 0308 	movw	r3, #8
 80013a4:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 80013a8:	781b      	ldrb	r3, [r3, #0]
 80013aa:	461a      	mov	r2, r3
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	4413      	add	r3, r2
 80013b0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80013b2:	bf00      	nop
 80013b4:	f7ff ffdc 	bl	8001370 <HAL_GetTick>
 80013b8:	4602      	mov	r2, r0
 80013ba:	68bb      	ldr	r3, [r7, #8]
 80013bc:	1ad3      	subs	r3, r2, r3
 80013be:	68fa      	ldr	r2, [r7, #12]
 80013c0:	429a      	cmp	r2, r3
 80013c2:	d8f7      	bhi.n	80013b4 <HAL_Delay+0x2e>
  {
  }
}
 80013c4:	bf00      	nop
 80013c6:	bf00      	nop
 80013c8:	3710      	adds	r7, #16
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}

080013ce <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80013ce:	b580      	push	{r7, lr}
 80013d0:	b086      	sub	sp, #24
 80013d2:	af00      	add	r7, sp, #0
 80013d4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80013d6:	2300      	movs	r3, #0
 80013d8:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80013da:	2300      	movs	r3, #0
 80013dc:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80013de:	2300      	movs	r3, #0
 80013e0:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80013e2:	2300      	movs	r3, #0
 80013e4:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d101      	bne.n	80013f0 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80013ec:	2301      	movs	r3, #1
 80013ee:	e0c4      	b.n	800157a <HAL_ADC_Init+0x1ac>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	689b      	ldr	r3, [r3, #8]
 80013f4:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d109      	bne.n	8001412 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	2200      	movs	r2, #0
 8001402:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	2200      	movs	r2, #0
 8001408:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800140c:	6878      	ldr	r0, [r7, #4]
 800140e:	f7ff fca6 	bl	8000d5e <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001412:	6878      	ldr	r0, [r7, #4]
 8001414:	f000 fb5d 	bl	8001ad2 <ADC_ConversionStop_Disable>
 8001418:	4603      	mov	r3, r0
 800141a:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001420:	f003 0310 	and.w	r3, r3, #16
 8001424:	2b00      	cmp	r3, #0
 8001426:	f040 809f 	bne.w	8001568 <HAL_ADC_Init+0x19a>
 800142a:	7dfb      	ldrb	r3, [r7, #23]
 800142c:	2b00      	cmp	r3, #0
 800142e:	f040 809b 	bne.w	8001568 <HAL_ADC_Init+0x19a>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001436:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800143a:	f023 0302 	bic.w	r3, r3, #2
 800143e:	f043 0202 	orr.w	r2, r3, #2
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800144e:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	7b1b      	ldrb	r3, [r3, #12]
 8001454:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001456:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001458:	68ba      	ldr	r2, [r7, #8]
 800145a:	4313      	orrs	r3, r2
 800145c:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	689b      	ldr	r3, [r3, #8]
 8001462:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001466:	d003      	beq.n	8001470 <HAL_ADC_Init+0xa2>
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	689b      	ldr	r3, [r3, #8]
 800146c:	2b01      	cmp	r3, #1
 800146e:	d102      	bne.n	8001476 <HAL_ADC_Init+0xa8>
 8001470:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001474:	e000      	b.n	8001478 <HAL_ADC_Init+0xaa>
 8001476:	2300      	movs	r3, #0
 8001478:	693a      	ldr	r2, [r7, #16]
 800147a:	4313      	orrs	r3, r2
 800147c:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	7d1b      	ldrb	r3, [r3, #20]
 8001482:	2b01      	cmp	r3, #1
 8001484:	d119      	bne.n	80014ba <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	7b1b      	ldrb	r3, [r3, #12]
 800148a:	2b00      	cmp	r3, #0
 800148c:	d109      	bne.n	80014a2 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	699b      	ldr	r3, [r3, #24]
 8001492:	3b01      	subs	r3, #1
 8001494:	035a      	lsls	r2, r3, #13
 8001496:	693b      	ldr	r3, [r7, #16]
 8001498:	4313      	orrs	r3, r2
 800149a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800149e:	613b      	str	r3, [r7, #16]
 80014a0:	e00b      	b.n	80014ba <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014a6:	f043 0220 	orr.w	r2, r3, #32
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80014b2:	f043 0201 	orr.w	r2, r3, #1
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	685b      	ldr	r3, [r3, #4]
 80014c0:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	693a      	ldr	r2, [r7, #16]
 80014ca:	430a      	orrs	r2, r1
 80014cc:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	689a      	ldr	r2, [r3, #8]
 80014d4:	f24f 73fd 	movw	r3, #63485	@ 0xf7fd
 80014d8:	f6cf 73e1 	movt	r3, #65505	@ 0xffe1
 80014dc:	4013      	ands	r3, r2
 80014de:	687a      	ldr	r2, [r7, #4]
 80014e0:	6812      	ldr	r2, [r2, #0]
 80014e2:	68b9      	ldr	r1, [r7, #8]
 80014e4:	430b      	orrs	r3, r1
 80014e6:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	689b      	ldr	r3, [r3, #8]
 80014ec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80014f0:	d003      	beq.n	80014fa <HAL_ADC_Init+0x12c>
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	689b      	ldr	r3, [r3, #8]
 80014f6:	2b01      	cmp	r3, #1
 80014f8:	d104      	bne.n	8001504 <HAL_ADC_Init+0x136>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	691b      	ldr	r3, [r3, #16]
 80014fe:	3b01      	subs	r3, #1
 8001500:	051b      	lsls	r3, r3, #20
 8001502:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800150a:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	68fa      	ldr	r2, [r7, #12]
 8001514:	430a      	orrs	r2, r1
 8001516:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	689a      	ldr	r2, [r3, #8]
 800151e:	f640 63fe 	movw	r3, #3838	@ 0xefe
 8001522:	f6cf 731f 	movt	r3, #65311	@ 0xff1f
 8001526:	4013      	ands	r3, r2
 8001528:	68ba      	ldr	r2, [r7, #8]
 800152a:	429a      	cmp	r2, r3
 800152c:	d10b      	bne.n	8001546 <HAL_ADC_Init+0x178>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	2200      	movs	r2, #0
 8001532:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001538:	f023 0303 	bic.w	r3, r3, #3
 800153c:	f043 0201 	orr.w	r2, r3, #1
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001544:	e018      	b.n	8001578 <HAL_ADC_Init+0x1aa>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800154a:	f023 0312 	bic.w	r3, r3, #18
 800154e:	f043 0210 	orr.w	r2, r3, #16
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800155a:	f043 0201 	orr.w	r2, r3, #1
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001562:	2301      	movs	r3, #1
 8001564:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001566:	e007      	b.n	8001578 <HAL_ADC_Init+0x1aa>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800156c:	f043 0210 	orr.w	r2, r3, #16
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001574:	2301      	movs	r3, #1
 8001576:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001578:	7dfb      	ldrb	r3, [r7, #23]
}
 800157a:	4618      	mov	r0, r3
 800157c:	3718      	adds	r7, #24
 800157e:	46bd      	mov	sp, r7
 8001580:	bd80      	pop	{r7, pc}

08001582 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001582:	b580      	push	{r7, lr}
 8001584:	b086      	sub	sp, #24
 8001586:	af00      	add	r7, sp, #0
 8001588:	60f8      	str	r0, [r7, #12]
 800158a:	60b9      	str	r1, [r7, #8]
 800158c:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800158e:	2300      	movs	r3, #0
 8001590:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8001592:	68fb      	ldr	r3, [r7, #12]
 8001594:	681a      	ldr	r2, [r3, #0]
 8001596:	f44f 5310 	mov.w	r3, #9216	@ 0x2400
 800159a:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 800159e:	429a      	cmp	r2, r3
 80015a0:	d007      	beq.n	80015b2 <HAL_ADC_Start_DMA+0x30>
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	681a      	ldr	r2, [r3, #0]
 80015a6:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 80015aa:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 80015ae:	429a      	cmp	r2, r3
 80015b0:	d109      	bne.n	80015c6 <HAL_ADC_Start_DMA+0x44>
 80015b2:	f44f 5310 	mov.w	r3, #9216	@ 0x2400
 80015b6:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 80015ba:	685b      	ldr	r3, [r3, #4]
 80015bc:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	f040 80cb 	bne.w	800175c <HAL_ADC_Start_DMA+0x1da>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80015cc:	2b01      	cmp	r3, #1
 80015ce:	d101      	bne.n	80015d4 <HAL_ADC_Start_DMA+0x52>
 80015d0:	2302      	movs	r3, #2
 80015d2:	e0c6      	b.n	8001762 <HAL_ADC_Start_DMA+0x1e0>
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	2201      	movs	r2, #1
 80015d8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80015dc:	68f8      	ldr	r0, [r7, #12]
 80015de:	f000 fa1d 	bl	8001a1c <ADC_Enable>
 80015e2:	4603      	mov	r3, r0
 80015e4:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80015e6:	7dfb      	ldrb	r3, [r7, #23]
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	f040 80b2 	bne.w	8001752 <HAL_ADC_Start_DMA+0x1d0>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015f2:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80015f6:	f023 0301 	bic.w	r3, r3, #1
 80015fa:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	681a      	ldr	r2, [r3, #0]
 8001606:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 800160a:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 800160e:	429a      	cmp	r2, r3
 8001610:	d108      	bne.n	8001624 <HAL_ADC_Start_DMA+0xa2>
 8001612:	f44f 5310 	mov.w	r3, #9216	@ 0x2400
 8001616:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 800161a:	685b      	ldr	r3, [r3, #4]
 800161c:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8001620:	2b00      	cmp	r3, #0
 8001622:	d115      	bne.n	8001650 <HAL_ADC_Start_DMA+0xce>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001628:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	685b      	ldr	r3, [r3, #4]
 8001636:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800163a:	2b00      	cmp	r3, #0
 800163c:	d02f      	beq.n	800169e <HAL_ADC_Start_DMA+0x11c>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001642:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001646:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800164e:	e026      	b.n	800169e <HAL_ADC_Start_DMA+0x11c>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001654:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	681a      	ldr	r2, [r3, #0]
 8001660:	f44f 5310 	mov.w	r3, #9216	@ 0x2400
 8001664:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 8001668:	429a      	cmp	r2, r3
 800166a:	d007      	beq.n	800167c <HAL_ADC_Start_DMA+0xfa>
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	681a      	ldr	r2, [r3, #0]
 8001670:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8001674:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 8001678:	429a      	cmp	r2, r3
 800167a:	d110      	bne.n	800169e <HAL_ADC_Start_DMA+0x11c>
 800167c:	f44f 5310 	mov.w	r3, #9216	@ 0x2400
 8001680:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 8001684:	685b      	ldr	r3, [r3, #4]
 8001686:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800168a:	2b00      	cmp	r3, #0
 800168c:	d007      	beq.n	800169e <HAL_ADC_Start_DMA+0x11c>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001692:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001696:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016a2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d006      	beq.n	80016b8 <HAL_ADC_Start_DMA+0x136>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016ae:	f023 0206 	bic.w	r2, r3, #6
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	62da      	str	r2, [r3, #44]	@ 0x2c
 80016b6:	e002      	b.n	80016be <HAL_ADC_Start_DMA+0x13c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	2200      	movs	r2, #0
 80016bc:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80016be:	68fb      	ldr	r3, [r7, #12]
 80016c0:	2200      	movs	r2, #0
 80016c2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	6a1a      	ldr	r2, [r3, #32]
 80016ca:	f641 3355 	movw	r3, #6997	@ 0x1b55
 80016ce:	f6c0 0300 	movt	r3, #2048	@ 0x800
 80016d2:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	6a1a      	ldr	r2, [r3, #32]
 80016d8:	f641 33d1 	movw	r3, #7121	@ 0x1bd1
 80016dc:	f6c0 0300 	movt	r3, #2048	@ 0x800
 80016e0:	62d3      	str	r3, [r2, #44]	@ 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	6a1a      	ldr	r2, [r3, #32]
 80016e6:	f641 33ed 	movw	r3, #7149	@ 0x1bed
 80016ea:	f6c0 0300 	movt	r3, #2048	@ 0x800
 80016ee:	6313      	str	r3, [r2, #48]	@ 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	f06f 0202 	mvn.w	r2, #2
 80016f8:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	689a      	ldr	r2, [r3, #8]
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001708:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	6a18      	ldr	r0, [r3, #32]
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	334c      	adds	r3, #76	@ 0x4c
 8001714:	4619      	mov	r1, r3
 8001716:	68ba      	ldr	r2, [r7, #8]
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	f000 fbf7 	bl	8001f0c <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	689b      	ldr	r3, [r3, #8]
 8001724:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001728:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800172c:	d108      	bne.n	8001740 <HAL_ADC_Start_DMA+0x1be>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	689a      	ldr	r2, [r3, #8]
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 800173c:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 800173e:	e00f      	b.n	8001760 <HAL_ADC_Start_DMA+0x1de>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	689a      	ldr	r2, [r3, #8]
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 800174e:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001750:	e006      	b.n	8001760 <HAL_ADC_Start_DMA+0x1de>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	2200      	movs	r2, #0
 8001756:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    if (tmp_hal_status == HAL_OK)
 800175a:	e001      	b.n	8001760 <HAL_ADC_Start_DMA+0x1de>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800175c:	2301      	movs	r3, #1
 800175e:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001760:	7dfb      	ldrb	r3, [r7, #23]
}
 8001762:	4618      	mov	r0, r3
 8001764:	3718      	adds	r7, #24
 8001766:	46bd      	mov	sp, r7
 8001768:	bd80      	pop	{r7, pc}

0800176a <HAL_ADC_Stop_DMA>:
  *         on devices) have DMA capability.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 800176a:	b580      	push	{r7, lr}
 800176c:	b084      	sub	sp, #16
 800176e:	af00      	add	r7, sp, #0
 8001770:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001772:	2300      	movs	r3, #0
 8001774:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800177c:	2b01      	cmp	r3, #1
 800177e:	d101      	bne.n	8001784 <HAL_ADC_Stop_DMA+0x1a>
 8001780:	2302      	movs	r3, #2
 8001782:	e03a      	b.n	80017fa <HAL_ADC_Stop_DMA+0x90>
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	2201      	movs	r2, #1
 8001788:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800178c:	6878      	ldr	r0, [r7, #4]
 800178e:	f000 f9a0 	bl	8001ad2 <ADC_ConversionStop_Disable>
 8001792:	4603      	mov	r3, r0
 8001794:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8001796:	7bfb      	ldrb	r3, [r7, #15]
 8001798:	2b00      	cmp	r3, #0
 800179a:	d129      	bne.n	80017f0 <HAL_ADC_Stop_DMA+0x86>
  {
    /* Disable ADC DMA mode */
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	689a      	ldr	r2, [r3, #8]
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80017aa:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	6a1b      	ldr	r3, [r3, #32]
 80017b0:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80017b4:	b2db      	uxtb	r3, r3
 80017b6:	2b02      	cmp	r3, #2
 80017b8:	d11a      	bne.n	80017f0 <HAL_ADC_Stop_DMA+0x86>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	6a1b      	ldr	r3, [r3, #32]
 80017be:	4618      	mov	r0, r3
 80017c0:	f000 fc04 	bl	8001fcc <HAL_DMA_Abort>
 80017c4:	4603      	mov	r3, r0
 80017c6:	73fb      	strb	r3, [r7, #15]
      
      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status == HAL_OK)
 80017c8:	7bfb      	ldrb	r3, [r7, #15]
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d10a      	bne.n	80017e4 <HAL_ADC_Stop_DMA+0x7a>
      {
        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017d2:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80017d6:	f023 0301 	bic.w	r3, r3, #1
 80017da:	f043 0201 	orr.w	r2, r3, #1
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	629a      	str	r2, [r3, #40]	@ 0x28
 80017e2:	e005      	b.n	80017f0 <HAL_ADC_Stop_DMA+0x86>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017e8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	2200      	movs	r2, #0
 80017f4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
  /* Return function status */
  return tmp_hal_status;
 80017f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80017fa:	4618      	mov	r0, r3
 80017fc:	3710      	adds	r7, #16
 80017fe:	46bd      	mov	sp, r7
 8001800:	bd80      	pop	{r7, pc}

08001802 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001802:	b480      	push	{r7}
 8001804:	b083      	sub	sp, #12
 8001806:	af00      	add	r7, sp, #0
 8001808:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800180a:	bf00      	nop
 800180c:	370c      	adds	r7, #12
 800180e:	46bd      	mov	sp, r7
 8001810:	bc80      	pop	{r7}
 8001812:	4770      	bx	lr

08001814 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001814:	b480      	push	{r7}
 8001816:	b083      	sub	sp, #12
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800181c:	bf00      	nop
 800181e:	370c      	adds	r7, #12
 8001820:	46bd      	mov	sp, r7
 8001822:	bc80      	pop	{r7}
 8001824:	4770      	bx	lr

08001826 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001826:	b480      	push	{r7}
 8001828:	b085      	sub	sp, #20
 800182a:	af00      	add	r7, sp, #0
 800182c:	6078      	str	r0, [r7, #4]
 800182e:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001830:	2300      	movs	r3, #0
 8001832:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001834:	2300      	movs	r3, #0
 8001836:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800183e:	2b01      	cmp	r3, #1
 8001840:	d101      	bne.n	8001846 <HAL_ADC_ConfigChannel+0x20>
 8001842:	2302      	movs	r3, #2
 8001844:	e0e5      	b.n	8001a12 <HAL_ADC_ConfigChannel+0x1ec>
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	2201      	movs	r2, #1
 800184a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800184e:	683b      	ldr	r3, [r7, #0]
 8001850:	685b      	ldr	r3, [r3, #4]
 8001852:	2b06      	cmp	r3, #6
 8001854:	d81c      	bhi.n	8001890 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800185c:	683b      	ldr	r3, [r7, #0]
 800185e:	685a      	ldr	r2, [r3, #4]
 8001860:	4613      	mov	r3, r2
 8001862:	009b      	lsls	r3, r3, #2
 8001864:	4413      	add	r3, r2
 8001866:	3b05      	subs	r3, #5
 8001868:	221f      	movs	r2, #31
 800186a:	fa02 f303 	lsl.w	r3, r2, r3
 800186e:	43db      	mvns	r3, r3
 8001870:	4019      	ands	r1, r3
 8001872:	683b      	ldr	r3, [r7, #0]
 8001874:	6818      	ldr	r0, [r3, #0]
 8001876:	683b      	ldr	r3, [r7, #0]
 8001878:	685a      	ldr	r2, [r3, #4]
 800187a:	4613      	mov	r3, r2
 800187c:	009b      	lsls	r3, r3, #2
 800187e:	4413      	add	r3, r2
 8001880:	3b05      	subs	r3, #5
 8001882:	fa00 f203 	lsl.w	r2, r0, r3
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	430a      	orrs	r2, r1
 800188c:	635a      	str	r2, [r3, #52]	@ 0x34
 800188e:	e03c      	b.n	800190a <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001890:	683b      	ldr	r3, [r7, #0]
 8001892:	685b      	ldr	r3, [r3, #4]
 8001894:	2b0c      	cmp	r3, #12
 8001896:	d81c      	bhi.n	80018d2 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800189e:	683b      	ldr	r3, [r7, #0]
 80018a0:	685a      	ldr	r2, [r3, #4]
 80018a2:	4613      	mov	r3, r2
 80018a4:	009b      	lsls	r3, r3, #2
 80018a6:	4413      	add	r3, r2
 80018a8:	3b23      	subs	r3, #35	@ 0x23
 80018aa:	221f      	movs	r2, #31
 80018ac:	fa02 f303 	lsl.w	r3, r2, r3
 80018b0:	43db      	mvns	r3, r3
 80018b2:	4019      	ands	r1, r3
 80018b4:	683b      	ldr	r3, [r7, #0]
 80018b6:	6818      	ldr	r0, [r3, #0]
 80018b8:	683b      	ldr	r3, [r7, #0]
 80018ba:	685a      	ldr	r2, [r3, #4]
 80018bc:	4613      	mov	r3, r2
 80018be:	009b      	lsls	r3, r3, #2
 80018c0:	4413      	add	r3, r2
 80018c2:	3b23      	subs	r3, #35	@ 0x23
 80018c4:	fa00 f203 	lsl.w	r2, r0, r3
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	430a      	orrs	r2, r1
 80018ce:	631a      	str	r2, [r3, #48]	@ 0x30
 80018d0:	e01b      	b.n	800190a <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80018d8:	683b      	ldr	r3, [r7, #0]
 80018da:	685a      	ldr	r2, [r3, #4]
 80018dc:	4613      	mov	r3, r2
 80018de:	009b      	lsls	r3, r3, #2
 80018e0:	4413      	add	r3, r2
 80018e2:	3b41      	subs	r3, #65	@ 0x41
 80018e4:	221f      	movs	r2, #31
 80018e6:	fa02 f303 	lsl.w	r3, r2, r3
 80018ea:	43db      	mvns	r3, r3
 80018ec:	4019      	ands	r1, r3
 80018ee:	683b      	ldr	r3, [r7, #0]
 80018f0:	6818      	ldr	r0, [r3, #0]
 80018f2:	683b      	ldr	r3, [r7, #0]
 80018f4:	685a      	ldr	r2, [r3, #4]
 80018f6:	4613      	mov	r3, r2
 80018f8:	009b      	lsls	r3, r3, #2
 80018fa:	4413      	add	r3, r2
 80018fc:	3b41      	subs	r3, #65	@ 0x41
 80018fe:	fa00 f203 	lsl.w	r2, r0, r3
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	430a      	orrs	r2, r1
 8001908:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 800190a:	683b      	ldr	r3, [r7, #0]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	2b09      	cmp	r3, #9
 8001910:	d91c      	bls.n	800194c <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	68d9      	ldr	r1, [r3, #12]
 8001918:	683b      	ldr	r3, [r7, #0]
 800191a:	681a      	ldr	r2, [r3, #0]
 800191c:	4613      	mov	r3, r2
 800191e:	005b      	lsls	r3, r3, #1
 8001920:	4413      	add	r3, r2
 8001922:	3b1e      	subs	r3, #30
 8001924:	2207      	movs	r2, #7
 8001926:	fa02 f303 	lsl.w	r3, r2, r3
 800192a:	43db      	mvns	r3, r3
 800192c:	4019      	ands	r1, r3
 800192e:	683b      	ldr	r3, [r7, #0]
 8001930:	6898      	ldr	r0, [r3, #8]
 8001932:	683b      	ldr	r3, [r7, #0]
 8001934:	681a      	ldr	r2, [r3, #0]
 8001936:	4613      	mov	r3, r2
 8001938:	005b      	lsls	r3, r3, #1
 800193a:	4413      	add	r3, r2
 800193c:	3b1e      	subs	r3, #30
 800193e:	fa00 f203 	lsl.w	r2, r0, r3
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	430a      	orrs	r2, r1
 8001948:	60da      	str	r2, [r3, #12]
 800194a:	e019      	b.n	8001980 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	6919      	ldr	r1, [r3, #16]
 8001952:	683b      	ldr	r3, [r7, #0]
 8001954:	681a      	ldr	r2, [r3, #0]
 8001956:	4613      	mov	r3, r2
 8001958:	005b      	lsls	r3, r3, #1
 800195a:	4413      	add	r3, r2
 800195c:	2207      	movs	r2, #7
 800195e:	fa02 f303 	lsl.w	r3, r2, r3
 8001962:	43db      	mvns	r3, r3
 8001964:	4019      	ands	r1, r3
 8001966:	683b      	ldr	r3, [r7, #0]
 8001968:	6898      	ldr	r0, [r3, #8]
 800196a:	683b      	ldr	r3, [r7, #0]
 800196c:	681a      	ldr	r2, [r3, #0]
 800196e:	4613      	mov	r3, r2
 8001970:	005b      	lsls	r3, r3, #1
 8001972:	4413      	add	r3, r2
 8001974:	fa00 f203 	lsl.w	r2, r0, r3
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	430a      	orrs	r2, r1
 800197e:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001980:	683b      	ldr	r3, [r7, #0]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	2b10      	cmp	r3, #16
 8001986:	d003      	beq.n	8001990 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800198c:	2b11      	cmp	r3, #17
 800198e:	d13b      	bne.n	8001a08 <HAL_ADC_ConfigChannel+0x1e2>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681a      	ldr	r2, [r3, #0]
 8001994:	f44f 5310 	mov.w	r3, #9216	@ 0x2400
 8001998:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 800199c:	429a      	cmp	r2, r3
 800199e:	d12b      	bne.n	80019f8 <HAL_ADC_ConfigChannel+0x1d2>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	689b      	ldr	r3, [r3, #8]
 80019a6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d12c      	bne.n	8001a08 <HAL_ADC_ConfigChannel+0x1e2>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	689a      	ldr	r2, [r3, #8]
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 80019bc:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80019be:	683b      	ldr	r3, [r7, #0]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	2b10      	cmp	r3, #16
 80019c4:	d120      	bne.n	8001a08 <HAL_ADC_ConfigChannel+0x1e2>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80019c6:	f240 0300 	movw	r3, #0
 80019ca:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 80019ce:	681a      	ldr	r2, [r3, #0]
 80019d0:	f64d 6383 	movw	r3, #56963	@ 0xde83
 80019d4:	f2c4 331b 	movt	r3, #17179	@ 0x431b
 80019d8:	fba3 2302 	umull	r2, r3, r3, r2
 80019dc:	0c9a      	lsrs	r2, r3, #18
 80019de:	4613      	mov	r3, r2
 80019e0:	009b      	lsls	r3, r3, #2
 80019e2:	4413      	add	r3, r2
 80019e4:	005b      	lsls	r3, r3, #1
 80019e6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80019e8:	e002      	b.n	80019f0 <HAL_ADC_ConfigChannel+0x1ca>
          {
            wait_loop_index--;
 80019ea:	68bb      	ldr	r3, [r7, #8]
 80019ec:	3b01      	subs	r3, #1
 80019ee:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80019f0:	68bb      	ldr	r3, [r7, #8]
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d1f9      	bne.n	80019ea <HAL_ADC_ConfigChannel+0x1c4>
 80019f6:	e007      	b.n	8001a08 <HAL_ADC_ConfigChannel+0x1e2>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019fc:	f043 0220 	orr.w	r2, r3, #32
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001a04:	2301      	movs	r3, #1
 8001a06:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001a10:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a12:	4618      	mov	r0, r3
 8001a14:	3714      	adds	r7, #20
 8001a16:	46bd      	mov	sp, r7
 8001a18:	bc80      	pop	{r7}
 8001a1a:	4770      	bx	lr

08001a1c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b084      	sub	sp, #16
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001a24:	2300      	movs	r3, #0
 8001a26:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001a28:	2300      	movs	r3, #0
 8001a2a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	689b      	ldr	r3, [r3, #8]
 8001a32:	f003 0301 	and.w	r3, r3, #1
 8001a36:	2b01      	cmp	r3, #1
 8001a38:	d046      	beq.n	8001ac8 <ADC_Enable+0xac>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	689a      	ldr	r2, [r3, #8]
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	f042 0201 	orr.w	r2, r2, #1
 8001a48:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001a4a:	f240 0300 	movw	r3, #0
 8001a4e:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8001a52:	681a      	ldr	r2, [r3, #0]
 8001a54:	f64d 6383 	movw	r3, #56963	@ 0xde83
 8001a58:	f2c4 331b 	movt	r3, #17179	@ 0x431b
 8001a5c:	fba3 2302 	umull	r2, r3, r3, r2
 8001a60:	0c9b      	lsrs	r3, r3, #18
 8001a62:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001a64:	e002      	b.n	8001a6c <ADC_Enable+0x50>
    {
      wait_loop_index--;
 8001a66:	68bb      	ldr	r3, [r7, #8]
 8001a68:	3b01      	subs	r3, #1
 8001a6a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001a6c:	68bb      	ldr	r3, [r7, #8]
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d1f9      	bne.n	8001a66 <ADC_Enable+0x4a>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001a72:	f7ff fc7d 	bl	8001370 <HAL_GetTick>
 8001a76:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001a78:	e01f      	b.n	8001aba <ADC_Enable+0x9e>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001a7a:	f7ff fc79 	bl	8001370 <HAL_GetTick>
 8001a7e:	4602      	mov	r2, r0
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	1ad3      	subs	r3, r2, r3
 8001a84:	2b02      	cmp	r3, #2
 8001a86:	d918      	bls.n	8001aba <ADC_Enable+0x9e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	689b      	ldr	r3, [r3, #8]
 8001a8e:	f003 0301 	and.w	r3, r3, #1
 8001a92:	2b01      	cmp	r3, #1
 8001a94:	d011      	beq.n	8001aba <ADC_Enable+0x9e>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a9a:	f043 0210 	orr.w	r2, r3, #16
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001aa6:	f043 0201 	orr.w	r2, r3, #1
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8001ab6:	2301      	movs	r3, #1
 8001ab8:	e007      	b.n	8001aca <ADC_Enable+0xae>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	689b      	ldr	r3, [r3, #8]
 8001ac0:	f003 0301 	and.w	r3, r3, #1
 8001ac4:	2b01      	cmp	r3, #1
 8001ac6:	d1d8      	bne.n	8001a7a <ADC_Enable+0x5e>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001ac8:	2300      	movs	r3, #0
}
 8001aca:	4618      	mov	r0, r3
 8001acc:	3710      	adds	r7, #16
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bd80      	pop	{r7, pc}

08001ad2 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001ad2:	b580      	push	{r7, lr}
 8001ad4:	b084      	sub	sp, #16
 8001ad6:	af00      	add	r7, sp, #0
 8001ad8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001ada:	2300      	movs	r3, #0
 8001adc:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	689b      	ldr	r3, [r3, #8]
 8001ae4:	f003 0301 	and.w	r3, r3, #1
 8001ae8:	2b01      	cmp	r3, #1
 8001aea:	d12e      	bne.n	8001b4a <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	689a      	ldr	r2, [r3, #8]
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	f022 0201 	bic.w	r2, r2, #1
 8001afa:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001afc:	f7ff fc38 	bl	8001370 <HAL_GetTick>
 8001b00:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001b02:	e01b      	b.n	8001b3c <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001b04:	f7ff fc34 	bl	8001370 <HAL_GetTick>
 8001b08:	4602      	mov	r2, r0
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	1ad3      	subs	r3, r2, r3
 8001b0e:	2b02      	cmp	r3, #2
 8001b10:	d914      	bls.n	8001b3c <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	689b      	ldr	r3, [r3, #8]
 8001b18:	f003 0301 	and.w	r3, r3, #1
 8001b1c:	2b01      	cmp	r3, #1
 8001b1e:	d10d      	bne.n	8001b3c <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b24:	f043 0210 	orr.w	r2, r3, #16
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b30:	f043 0201 	orr.w	r2, r3, #1
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8001b38:	2301      	movs	r3, #1
 8001b3a:	e007      	b.n	8001b4c <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	689b      	ldr	r3, [r3, #8]
 8001b42:	f003 0301 	and.w	r3, r3, #1
 8001b46:	2b01      	cmp	r3, #1
 8001b48:	d0dc      	beq.n	8001b04 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001b4a:	2300      	movs	r3, #0
}
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	3710      	adds	r7, #16
 8001b50:	46bd      	mov	sp, r7
 8001b52:	bd80      	pop	{r7, pc}

08001b54 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b084      	sub	sp, #16
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b60:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b66:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d127      	bne.n	8001bbe <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b72:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	689b      	ldr	r3, [r3, #8]
 8001b80:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001b84:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001b88:	d115      	bne.n	8001bb6 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d111      	bne.n	8001bb6 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b96:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	629a      	str	r2, [r3, #40]	@ 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ba2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d105      	bne.n	8001bb6 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bae:	f043 0201 	orr.w	r2, r3, #1
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001bb6:	68f8      	ldr	r0, [r7, #12]
 8001bb8:	f009 fbe1 	bl	800b37e <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8001bbc:	e004      	b.n	8001bc8 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	6a1b      	ldr	r3, [r3, #32]
 8001bc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bc4:	6878      	ldr	r0, [r7, #4]
 8001bc6:	4798      	blx	r3
}
 8001bc8:	bf00      	nop
 8001bca:	3710      	adds	r7, #16
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	bd80      	pop	{r7, pc}

08001bd0 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b084      	sub	sp, #16
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bdc:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001bde:	68f8      	ldr	r0, [r7, #12]
 8001be0:	f7ff fe0f 	bl	8001802 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001be4:	bf00      	nop
 8001be6:	3710      	adds	r7, #16
 8001be8:	46bd      	mov	sp, r7
 8001bea:	bd80      	pop	{r7, pc}

08001bec <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b084      	sub	sp, #16
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bf8:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bfe:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c0a:	f043 0204 	orr.w	r2, r3, #4
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001c12:	68f8      	ldr	r0, [r7, #12]
 8001c14:	f7ff fdfe 	bl	8001814 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001c18:	bf00      	nop
 8001c1a:	3710      	adds	r7, #16
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	bd80      	pop	{r7, pc}

08001c20 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c20:	b480      	push	{r7}
 8001c22:	b085      	sub	sp, #20
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	f003 0307 	and.w	r3, r3, #7
 8001c2e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c30:	f44f 436d 	mov.w	r3, #60672	@ 0xed00
 8001c34:	f2ce 0300 	movt	r3, #57344	@ 0xe000
 8001c38:	68db      	ldr	r3, [r3, #12]
 8001c3a:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c3c:	68ba      	ldr	r2, [r7, #8]
 8001c3e:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001c42:	4013      	ands	r3, r2
 8001c44:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c4a:	68bb      	ldr	r3, [r7, #8]
 8001c4c:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c4e:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001c52:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001c56:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c58:	f44f 436d 	mov.w	r3, #60672	@ 0xed00
 8001c5c:	f2ce 0300 	movt	r3, #57344	@ 0xe000
 8001c60:	68ba      	ldr	r2, [r7, #8]
 8001c62:	60da      	str	r2, [r3, #12]
}
 8001c64:	bf00      	nop
 8001c66:	3714      	adds	r7, #20
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	bc80      	pop	{r7}
 8001c6c:	4770      	bx	lr

08001c6e <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c6e:	b480      	push	{r7}
 8001c70:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c72:	f44f 436d 	mov.w	r3, #60672	@ 0xed00
 8001c76:	f2ce 0300 	movt	r3, #57344	@ 0xe000
 8001c7a:	68db      	ldr	r3, [r3, #12]
 8001c7c:	0a1b      	lsrs	r3, r3, #8
 8001c7e:	f003 0307 	and.w	r3, r3, #7
}
 8001c82:	4618      	mov	r0, r3
 8001c84:	46bd      	mov	sp, r7
 8001c86:	bc80      	pop	{r7}
 8001c88:	4770      	bx	lr

08001c8a <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c8a:	b480      	push	{r7}
 8001c8c:	b083      	sub	sp, #12
 8001c8e:	af00      	add	r7, sp, #0
 8001c90:	4603      	mov	r3, r0
 8001c92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	db0e      	blt.n	8001cba <__NVIC_EnableIRQ+0x30>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c9c:	79fb      	ldrb	r3, [r7, #7]
 8001c9e:	f003 011f 	and.w	r1, r3, #31
 8001ca2:	f44f 4361 	mov.w	r3, #57600	@ 0xe100
 8001ca6:	f2ce 0300 	movt	r3, #57344	@ 0xe000
 8001caa:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8001cae:	0952      	lsrs	r2, r2, #5
 8001cb0:	2001      	movs	r0, #1
 8001cb2:	fa00 f101 	lsl.w	r1, r0, r1
 8001cb6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }
}
 8001cba:	bf00      	nop
 8001cbc:	370c      	adds	r7, #12
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	bc80      	pop	{r7}
 8001cc2:	4770      	bx	lr

08001cc4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	b083      	sub	sp, #12
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	4603      	mov	r3, r0
 8001ccc:	6039      	str	r1, [r7, #0]
 8001cce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001cd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	db0e      	blt.n	8001cf6 <__NVIC_SetPriority+0x32>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cd8:	683b      	ldr	r3, [r7, #0]
 8001cda:	b2d9      	uxtb	r1, r3
 8001cdc:	f44f 4361 	mov.w	r3, #57600	@ 0xe100
 8001ce0:	f2ce 0300 	movt	r3, #57344	@ 0xe000
 8001ce4:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8001ce8:	0109      	lsls	r1, r1, #4
 8001cea:	b2c9      	uxtb	r1, r1
 8001cec:	4413      	add	r3, r2
 8001cee:	460a      	mov	r2, r1
 8001cf0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001cf4:	e00e      	b.n	8001d14 <__NVIC_SetPriority+0x50>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cf6:	683b      	ldr	r3, [r7, #0]
 8001cf8:	b2d9      	uxtb	r1, r3
 8001cfa:	f44f 436d 	mov.w	r3, #60672	@ 0xed00
 8001cfe:	f2ce 0300 	movt	r3, #57344	@ 0xe000
 8001d02:	79fa      	ldrb	r2, [r7, #7]
 8001d04:	f002 020f 	and.w	r2, r2, #15
 8001d08:	3a04      	subs	r2, #4
 8001d0a:	0109      	lsls	r1, r1, #4
 8001d0c:	b2c9      	uxtb	r1, r1
 8001d0e:	4413      	add	r3, r2
 8001d10:	460a      	mov	r2, r1
 8001d12:	761a      	strb	r2, [r3, #24]
}
 8001d14:	bf00      	nop
 8001d16:	370c      	adds	r7, #12
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	bc80      	pop	{r7}
 8001d1c:	4770      	bx	lr

08001d1e <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d1e:	b480      	push	{r7}
 8001d20:	b089      	sub	sp, #36	@ 0x24
 8001d22:	af00      	add	r7, sp, #0
 8001d24:	60f8      	str	r0, [r7, #12]
 8001d26:	60b9      	str	r1, [r7, #8]
 8001d28:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	f003 0307 	and.w	r3, r3, #7
 8001d30:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d32:	69fb      	ldr	r3, [r7, #28]
 8001d34:	f1c3 0307 	rsb	r3, r3, #7
 8001d38:	2b04      	cmp	r3, #4
 8001d3a:	bf28      	it	cs
 8001d3c:	2304      	movcs	r3, #4
 8001d3e:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d40:	69fb      	ldr	r3, [r7, #28]
 8001d42:	3304      	adds	r3, #4
 8001d44:	2b06      	cmp	r3, #6
 8001d46:	d902      	bls.n	8001d4e <NVIC_EncodePriority+0x30>
 8001d48:	69fb      	ldr	r3, [r7, #28]
 8001d4a:	3b03      	subs	r3, #3
 8001d4c:	e000      	b.n	8001d50 <NVIC_EncodePriority+0x32>
 8001d4e:	2300      	movs	r3, #0
 8001d50:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d52:	f04f 32ff 	mov.w	r2, #4294967295
 8001d56:	69bb      	ldr	r3, [r7, #24]
 8001d58:	fa02 f303 	lsl.w	r3, r2, r3
 8001d5c:	43da      	mvns	r2, r3
 8001d5e:	68bb      	ldr	r3, [r7, #8]
 8001d60:	401a      	ands	r2, r3
 8001d62:	697b      	ldr	r3, [r7, #20]
 8001d64:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d66:	f04f 31ff 	mov.w	r1, #4294967295
 8001d6a:	697b      	ldr	r3, [r7, #20]
 8001d6c:	fa01 f303 	lsl.w	r3, r1, r3
 8001d70:	43d9      	mvns	r1, r3
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d76:	4313      	orrs	r3, r2
         );
}
 8001d78:	4618      	mov	r0, r3
 8001d7a:	3724      	adds	r7, #36	@ 0x24
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	bc80      	pop	{r7}
 8001d80:	4770      	bx	lr

08001d82 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d82:	b580      	push	{r7, lr}
 8001d84:	b082      	sub	sp, #8
 8001d86:	af00      	add	r7, sp, #0
 8001d88:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	3b01      	subs	r3, #1
 8001d8e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001d92:	d301      	bcc.n	8001d98 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d94:	2301      	movs	r3, #1
 8001d96:	e018      	b.n	8001dca <SysTick_Config+0x48>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d98:	f24e 0310 	movw	r3, #57360	@ 0xe010
 8001d9c:	f2ce 0300 	movt	r3, #57344	@ 0xe000
 8001da0:	687a      	ldr	r2, [r7, #4]
 8001da2:	3a01      	subs	r2, #1
 8001da4:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001da6:	210f      	movs	r1, #15
 8001da8:	f04f 30ff 	mov.w	r0, #4294967295
 8001dac:	f7ff ff8a 	bl	8001cc4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001db0:	f24e 0310 	movw	r3, #57360	@ 0xe010
 8001db4:	f2ce 0300 	movt	r3, #57344	@ 0xe000
 8001db8:	2200      	movs	r2, #0
 8001dba:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001dbc:	f24e 0310 	movw	r3, #57360	@ 0xe010
 8001dc0:	f2ce 0300 	movt	r3, #57344	@ 0xe000
 8001dc4:	2207      	movs	r2, #7
 8001dc6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001dc8:	2300      	movs	r3, #0
}
 8001dca:	4618      	mov	r0, r3
 8001dcc:	3708      	adds	r7, #8
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bd80      	pop	{r7, pc}

08001dd2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001dd2:	b580      	push	{r7, lr}
 8001dd4:	b082      	sub	sp, #8
 8001dd6:	af00      	add	r7, sp, #0
 8001dd8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001dda:	6878      	ldr	r0, [r7, #4]
 8001ddc:	f7ff ff20 	bl	8001c20 <__NVIC_SetPriorityGrouping>
}
 8001de0:	bf00      	nop
 8001de2:	3708      	adds	r7, #8
 8001de4:	46bd      	mov	sp, r7
 8001de6:	bd80      	pop	{r7, pc}

08001de8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b086      	sub	sp, #24
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	4603      	mov	r3, r0
 8001df0:	60b9      	str	r1, [r7, #8]
 8001df2:	607a      	str	r2, [r7, #4]
 8001df4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001df6:	2300      	movs	r3, #0
 8001df8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001dfa:	f7ff ff38 	bl	8001c6e <__NVIC_GetPriorityGrouping>
 8001dfe:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e00:	687a      	ldr	r2, [r7, #4]
 8001e02:	68b9      	ldr	r1, [r7, #8]
 8001e04:	6978      	ldr	r0, [r7, #20]
 8001e06:	f7ff ff8a 	bl	8001d1e <NVIC_EncodePriority>
 8001e0a:	4602      	mov	r2, r0
 8001e0c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e10:	4611      	mov	r1, r2
 8001e12:	4618      	mov	r0, r3
 8001e14:	f7ff ff56 	bl	8001cc4 <__NVIC_SetPriority>
}
 8001e18:	bf00      	nop
 8001e1a:	3718      	adds	r7, #24
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	bd80      	pop	{r7, pc}

08001e20 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b082      	sub	sp, #8
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	4603      	mov	r3, r0
 8001e28:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e2e:	4618      	mov	r0, r3
 8001e30:	f7ff ff2b 	bl	8001c8a <__NVIC_EnableIRQ>
}
 8001e34:	bf00      	nop
 8001e36:	3708      	adds	r7, #8
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	bd80      	pop	{r7, pc}

08001e3c <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b082      	sub	sp, #8
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e44:	6878      	ldr	r0, [r7, #4]
 8001e46:	f7ff ff9c 	bl	8001d82 <SysTick_Config>
 8001e4a:	4603      	mov	r3, r0
}
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	3708      	adds	r7, #8
 8001e50:	46bd      	mov	sp, r7
 8001e52:	bd80      	pop	{r7, pc}

08001e54 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001e54:	b480      	push	{r7}
 8001e56:	b085      	sub	sp, #20
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d101      	bne.n	8001e6a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001e66:	2301      	movs	r3, #1
 8001e68:	e04b      	b.n	8001f02 <HAL_DMA_Init+0xae>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	461a      	mov	r2, r3
 8001e70:	f64f 73f8 	movw	r3, #65528	@ 0xfff8
 8001e74:	f6cb 73fd 	movt	r3, #49149	@ 0xbffd
 8001e78:	4413      	add	r3, r2
 8001e7a:	f64c 42cd 	movw	r2, #52429	@ 0xcccd
 8001e7e:	f6cc 42cc 	movt	r2, #52428	@ 0xcccc
 8001e82:	fba2 2303 	umull	r2, r3, r2, r3
 8001e86:	091b      	lsrs	r3, r3, #4
 8001e88:	009a      	lsls	r2, r3, #2
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8001e8e:	687a      	ldr	r2, [r7, #4]
 8001e90:	2300      	movs	r3, #0
 8001e92:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8001e96:	63d3      	str	r3, [r2, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	2202      	movs	r2, #2
 8001e9c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001eae:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001eb2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001ebc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	68db      	ldr	r3, [r3, #12]
 8001ec2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ec8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	695b      	ldr	r3, [r3, #20]
 8001ece:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ed4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	69db      	ldr	r3, [r3, #28]
 8001eda:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001edc:	68fa      	ldr	r2, [r7, #12]
 8001ede:	4313      	orrs	r3, r2
 8001ee0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	68fa      	ldr	r2, [r7, #12]
 8001ee8:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	2200      	movs	r2, #0
 8001eee:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	2201      	movs	r2, #1
 8001ef4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	2200      	movs	r2, #0
 8001efc:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001f00:	2300      	movs	r3, #0
}
 8001f02:	4618      	mov	r0, r3
 8001f04:	3714      	adds	r7, #20
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bc80      	pop	{r7}
 8001f0a:	4770      	bx	lr

08001f0c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b086      	sub	sp, #24
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	60f8      	str	r0, [r7, #12]
 8001f14:	60b9      	str	r1, [r7, #8]
 8001f16:	607a      	str	r2, [r7, #4]
 8001f18:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001f24:	2b01      	cmp	r3, #1
 8001f26:	d101      	bne.n	8001f2c <HAL_DMA_Start_IT+0x20>
 8001f28:	2302      	movs	r3, #2
 8001f2a:	e04b      	b.n	8001fc4 <HAL_DMA_Start_IT+0xb8>
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	2201      	movs	r2, #1
 8001f30:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001f3a:	b2db      	uxtb	r3, r3
 8001f3c:	2b01      	cmp	r3, #1
 8001f3e:	d13a      	bne.n	8001fb6 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	2202      	movs	r2, #2
 8001f44:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	681a      	ldr	r2, [r3, #0]
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f022 0201 	bic.w	r2, r2, #1
 8001f5c:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	687a      	ldr	r2, [r7, #4]
 8001f62:	68b9      	ldr	r1, [r7, #8]
 8001f64:	68f8      	ldr	r0, [r7, #12]
 8001f66:	f000 f980 	bl	800226a <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d008      	beq.n	8001f84 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	681a      	ldr	r2, [r3, #0]
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f042 020e 	orr.w	r2, r2, #14
 8001f80:	601a      	str	r2, [r3, #0]
 8001f82:	e00f      	b.n	8001fa4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	681a      	ldr	r2, [r3, #0]
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	f022 0204 	bic.w	r2, r2, #4
 8001f92:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	681a      	ldr	r2, [r3, #0]
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f042 020a 	orr.w	r2, r2, #10
 8001fa2:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	681a      	ldr	r2, [r3, #0]
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f042 0201 	orr.w	r2, r2, #1
 8001fb2:	601a      	str	r2, [r3, #0]
 8001fb4:	e005      	b.n	8001fc2 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	2200      	movs	r2, #0
 8001fba:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001fbe:	2302      	movs	r3, #2
 8001fc0:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8001fc2:	7dfb      	ldrb	r3, [r7, #23]
}
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	3718      	adds	r7, #24
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	bd80      	pop	{r7, pc}

08001fcc <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	b085      	sub	sp, #20
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001fde:	b2db      	uxtb	r3, r3
 8001fe0:	2b02      	cmp	r3, #2
 8001fe2:	d008      	beq.n	8001ff6 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	2204      	movs	r2, #4
 8001fe8:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	2200      	movs	r2, #0
 8001fee:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001ff2:	2301      	movs	r3, #1
 8001ff4:	e020      	b.n	8002038 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	681a      	ldr	r2, [r3, #0]
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	f022 020e 	bic.w	r2, r2, #14
 8002004:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	681a      	ldr	r2, [r3, #0]
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f022 0201 	bic.w	r2, r2, #1
 8002014:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800201e:	2101      	movs	r1, #1
 8002020:	fa01 f202 	lsl.w	r2, r1, r2
 8002024:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	2201      	movs	r2, #1
 800202a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	2200      	movs	r2, #0
 8002032:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002036:	7bfb      	ldrb	r3, [r7, #15]
}
 8002038:	4618      	mov	r0, r3
 800203a:	3714      	adds	r7, #20
 800203c:	46bd      	mov	sp, r7
 800203e:	bc80      	pop	{r7}
 8002040:	4770      	bx	lr

08002042 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002042:	b580      	push	{r7, lr}
 8002044:	b084      	sub	sp, #16
 8002046:	af00      	add	r7, sp, #0
 8002048:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800205e:	2204      	movs	r2, #4
 8002060:	409a      	lsls	r2, r3
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	4013      	ands	r3, r2
 8002066:	2b00      	cmp	r3, #0
 8002068:	d05d      	beq.n	8002126 <HAL_DMA_IRQHandler+0xe4>
 800206a:	68bb      	ldr	r3, [r7, #8]
 800206c:	f003 0304 	and.w	r3, r3, #4
 8002070:	2b00      	cmp	r3, #0
 8002072:	d058      	beq.n	8002126 <HAL_DMA_IRQHandler+0xe4>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f003 0320 	and.w	r3, r3, #32
 800207e:	2b00      	cmp	r3, #0
 8002080:	d107      	bne.n	8002092 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	681a      	ldr	r2, [r3, #0]
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f022 0204 	bic.w	r2, r2, #4
 8002090:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681a      	ldr	r2, [r3, #0]
 8002096:	2308      	movs	r3, #8
 8002098:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 800209c:	429a      	cmp	r2, r3
 800209e:	d033      	beq.n	8002108 <HAL_DMA_IRQHandler+0xc6>
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681a      	ldr	r2, [r3, #0]
 80020a4:	231c      	movs	r3, #28
 80020a6:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80020aa:	429a      	cmp	r2, r3
 80020ac:	d02a      	beq.n	8002104 <HAL_DMA_IRQHandler+0xc2>
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681a      	ldr	r2, [r3, #0]
 80020b2:	2330      	movs	r3, #48	@ 0x30
 80020b4:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80020b8:	429a      	cmp	r2, r3
 80020ba:	d020      	beq.n	80020fe <HAL_DMA_IRQHandler+0xbc>
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681a      	ldr	r2, [r3, #0]
 80020c0:	2344      	movs	r3, #68	@ 0x44
 80020c2:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80020c6:	429a      	cmp	r2, r3
 80020c8:	d016      	beq.n	80020f8 <HAL_DMA_IRQHandler+0xb6>
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681a      	ldr	r2, [r3, #0]
 80020ce:	2358      	movs	r3, #88	@ 0x58
 80020d0:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80020d4:	429a      	cmp	r2, r3
 80020d6:	d00c      	beq.n	80020f2 <HAL_DMA_IRQHandler+0xb0>
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681a      	ldr	r2, [r3, #0]
 80020dc:	236c      	movs	r3, #108	@ 0x6c
 80020de:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80020e2:	429a      	cmp	r2, r3
 80020e4:	d102      	bne.n	80020ec <HAL_DMA_IRQHandler+0xaa>
 80020e6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80020ea:	e00e      	b.n	800210a <HAL_DMA_IRQHandler+0xc8>
 80020ec:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80020f0:	e00b      	b.n	800210a <HAL_DMA_IRQHandler+0xc8>
 80020f2:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80020f6:	e008      	b.n	800210a <HAL_DMA_IRQHandler+0xc8>
 80020f8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80020fc:	e005      	b.n	800210a <HAL_DMA_IRQHandler+0xc8>
 80020fe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002102:	e002      	b.n	800210a <HAL_DMA_IRQHandler+0xc8>
 8002104:	2340      	movs	r3, #64	@ 0x40
 8002106:	e000      	b.n	800210a <HAL_DMA_IRQHandler+0xc8>
 8002108:	2304      	movs	r3, #4
 800210a:	2200      	movs	r2, #0
 800210c:	f2c4 0202 	movt	r2, #16386	@ 0x4002
 8002110:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002116:	2b00      	cmp	r3, #0
 8002118:	f000 80a2 	beq.w	8002260 <HAL_DMA_IRQHandler+0x21e>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002120:	6878      	ldr	r0, [r7, #4]
 8002122:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002124:	e09c      	b.n	8002260 <HAL_DMA_IRQHandler+0x21e>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800212a:	2202      	movs	r2, #2
 800212c:	409a      	lsls	r2, r3
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	4013      	ands	r3, r2
 8002132:	2b00      	cmp	r3, #0
 8002134:	d064      	beq.n	8002200 <HAL_DMA_IRQHandler+0x1be>
 8002136:	68bb      	ldr	r3, [r7, #8]
 8002138:	f003 0302 	and.w	r3, r3, #2
 800213c:	2b00      	cmp	r3, #0
 800213e:	d05f      	beq.n	8002200 <HAL_DMA_IRQHandler+0x1be>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f003 0320 	and.w	r3, r3, #32
 800214a:	2b00      	cmp	r3, #0
 800214c:	d10b      	bne.n	8002166 <HAL_DMA_IRQHandler+0x124>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	681a      	ldr	r2, [r3, #0]
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f022 020a 	bic.w	r2, r2, #10
 800215c:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	2201      	movs	r2, #1
 8002162:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681a      	ldr	r2, [r3, #0]
 800216a:	2308      	movs	r3, #8
 800216c:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8002170:	429a      	cmp	r2, r3
 8002172:	d033      	beq.n	80021dc <HAL_DMA_IRQHandler+0x19a>
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681a      	ldr	r2, [r3, #0]
 8002178:	231c      	movs	r3, #28
 800217a:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 800217e:	429a      	cmp	r2, r3
 8002180:	d02a      	beq.n	80021d8 <HAL_DMA_IRQHandler+0x196>
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681a      	ldr	r2, [r3, #0]
 8002186:	2330      	movs	r3, #48	@ 0x30
 8002188:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 800218c:	429a      	cmp	r2, r3
 800218e:	d020      	beq.n	80021d2 <HAL_DMA_IRQHandler+0x190>
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681a      	ldr	r2, [r3, #0]
 8002194:	2344      	movs	r3, #68	@ 0x44
 8002196:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 800219a:	429a      	cmp	r2, r3
 800219c:	d016      	beq.n	80021cc <HAL_DMA_IRQHandler+0x18a>
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681a      	ldr	r2, [r3, #0]
 80021a2:	2358      	movs	r3, #88	@ 0x58
 80021a4:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80021a8:	429a      	cmp	r2, r3
 80021aa:	d00c      	beq.n	80021c6 <HAL_DMA_IRQHandler+0x184>
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681a      	ldr	r2, [r3, #0]
 80021b0:	236c      	movs	r3, #108	@ 0x6c
 80021b2:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80021b6:	429a      	cmp	r2, r3
 80021b8:	d102      	bne.n	80021c0 <HAL_DMA_IRQHandler+0x17e>
 80021ba:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80021be:	e00e      	b.n	80021de <HAL_DMA_IRQHandler+0x19c>
 80021c0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80021c4:	e00b      	b.n	80021de <HAL_DMA_IRQHandler+0x19c>
 80021c6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80021ca:	e008      	b.n	80021de <HAL_DMA_IRQHandler+0x19c>
 80021cc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80021d0:	e005      	b.n	80021de <HAL_DMA_IRQHandler+0x19c>
 80021d2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80021d6:	e002      	b.n	80021de <HAL_DMA_IRQHandler+0x19c>
 80021d8:	2320      	movs	r3, #32
 80021da:	e000      	b.n	80021de <HAL_DMA_IRQHandler+0x19c>
 80021dc:	2302      	movs	r3, #2
 80021de:	2200      	movs	r2, #0
 80021e0:	f2c4 0202 	movt	r2, #16386	@ 0x4002
 80021e4:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	2200      	movs	r2, #0
 80021ea:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d034      	beq.n	8002260 <HAL_DMA_IRQHandler+0x21e>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021fa:	6878      	ldr	r0, [r7, #4]
 80021fc:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80021fe:	e02f      	b.n	8002260 <HAL_DMA_IRQHandler+0x21e>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002204:	2208      	movs	r2, #8
 8002206:	409a      	lsls	r2, r3
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	4013      	ands	r3, r2
 800220c:	2b00      	cmp	r3, #0
 800220e:	d028      	beq.n	8002262 <HAL_DMA_IRQHandler+0x220>
 8002210:	68bb      	ldr	r3, [r7, #8]
 8002212:	f003 0308 	and.w	r3, r3, #8
 8002216:	2b00      	cmp	r3, #0
 8002218:	d023      	beq.n	8002262 <HAL_DMA_IRQHandler+0x220>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	681a      	ldr	r2, [r3, #0]
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f022 020e 	bic.w	r2, r2, #14
 8002228:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002232:	2101      	movs	r1, #1
 8002234:	fa01 f202 	lsl.w	r2, r1, r2
 8002238:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	2201      	movs	r2, #1
 800223e:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	2201      	movs	r2, #1
 8002244:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	2200      	movs	r2, #0
 800224c:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002254:	2b00      	cmp	r3, #0
 8002256:	d004      	beq.n	8002262 <HAL_DMA_IRQHandler+0x220>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800225c:	6878      	ldr	r0, [r7, #4]
 800225e:	4798      	blx	r3
    }
  }
  return;
 8002260:	bf00      	nop
 8002262:	bf00      	nop
}
 8002264:	3710      	adds	r7, #16
 8002266:	46bd      	mov	sp, r7
 8002268:	bd80      	pop	{r7, pc}

0800226a <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800226a:	b480      	push	{r7}
 800226c:	b085      	sub	sp, #20
 800226e:	af00      	add	r7, sp, #0
 8002270:	60f8      	str	r0, [r7, #12]
 8002272:	60b9      	str	r1, [r7, #8]
 8002274:	607a      	str	r2, [r7, #4]
 8002276:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002280:	2101      	movs	r1, #1
 8002282:	fa01 f202 	lsl.w	r2, r1, r2
 8002286:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	683a      	ldr	r2, [r7, #0]
 800228e:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	685b      	ldr	r3, [r3, #4]
 8002294:	2b10      	cmp	r3, #16
 8002296:	d108      	bne.n	80022aa <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	687a      	ldr	r2, [r7, #4]
 800229e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	68ba      	ldr	r2, [r7, #8]
 80022a6:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80022a8:	e007      	b.n	80022ba <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	68ba      	ldr	r2, [r7, #8]
 80022b0:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	687a      	ldr	r2, [r7, #4]
 80022b8:	60da      	str	r2, [r3, #12]
}
 80022ba:	bf00      	nop
 80022bc:	3714      	adds	r7, #20
 80022be:	46bd      	mov	sp, r7
 80022c0:	bc80      	pop	{r7}
 80022c2:	4770      	bx	lr

080022c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80022c4:	b480      	push	{r7}
 80022c6:	b08b      	sub	sp, #44	@ 0x2c
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
 80022cc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80022ce:	2300      	movs	r3, #0
 80022d0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80022d2:	2300      	movs	r3, #0
 80022d4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80022d6:	e1af      	b.n	8002638 <HAL_GPIO_Init+0x374>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80022d8:	2201      	movs	r2, #1
 80022da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022dc:	fa02 f303 	lsl.w	r3, r2, r3
 80022e0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	69fa      	ldr	r2, [r7, #28]
 80022e8:	4013      	ands	r3, r2
 80022ea:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80022ec:	69ba      	ldr	r2, [r7, #24]
 80022ee:	69fb      	ldr	r3, [r7, #28]
 80022f0:	429a      	cmp	r2, r3
 80022f2:	f040 819e 	bne.w	8002632 <HAL_GPIO_Init+0x36e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80022f6:	683b      	ldr	r3, [r7, #0]
 80022f8:	685b      	ldr	r3, [r3, #4]
 80022fa:	2200      	movs	r2, #0
 80022fc:	f2c1 0232 	movt	r2, #4146	@ 0x1032
 8002300:	4293      	cmp	r3, r2
 8002302:	d074      	beq.n	80023ee <HAL_GPIO_Init+0x12a>
 8002304:	2200      	movs	r2, #0
 8002306:	f2c1 0232 	movt	r2, #4146	@ 0x1032
 800230a:	4293      	cmp	r3, r2
 800230c:	f200 8089 	bhi.w	8002422 <HAL_GPIO_Init+0x15e>
 8002310:	2200      	movs	r2, #0
 8002312:	f2c1 0231 	movt	r2, #4145	@ 0x1031
 8002316:	4293      	cmp	r3, r2
 8002318:	d069      	beq.n	80023ee <HAL_GPIO_Init+0x12a>
 800231a:	2200      	movs	r2, #0
 800231c:	f2c1 0231 	movt	r2, #4145	@ 0x1031
 8002320:	4293      	cmp	r3, r2
 8002322:	d87e      	bhi.n	8002422 <HAL_GPIO_Init+0x15e>
 8002324:	2200      	movs	r2, #0
 8002326:	f2c1 0222 	movt	r2, #4130	@ 0x1022
 800232a:	4293      	cmp	r3, r2
 800232c:	d05f      	beq.n	80023ee <HAL_GPIO_Init+0x12a>
 800232e:	2200      	movs	r2, #0
 8002330:	f2c1 0222 	movt	r2, #4130	@ 0x1022
 8002334:	4293      	cmp	r3, r2
 8002336:	d874      	bhi.n	8002422 <HAL_GPIO_Init+0x15e>
 8002338:	2200      	movs	r2, #0
 800233a:	f2c1 0221 	movt	r2, #4129	@ 0x1021
 800233e:	4293      	cmp	r3, r2
 8002340:	d055      	beq.n	80023ee <HAL_GPIO_Init+0x12a>
 8002342:	2200      	movs	r2, #0
 8002344:	f2c1 0221 	movt	r2, #4129	@ 0x1021
 8002348:	4293      	cmp	r3, r2
 800234a:	d86a      	bhi.n	8002422 <HAL_GPIO_Init+0x15e>
 800234c:	2200      	movs	r2, #0
 800234e:	f2c1 0212 	movt	r2, #4114	@ 0x1012
 8002352:	4293      	cmp	r3, r2
 8002354:	d04b      	beq.n	80023ee <HAL_GPIO_Init+0x12a>
 8002356:	2200      	movs	r2, #0
 8002358:	f2c1 0212 	movt	r2, #4114	@ 0x1012
 800235c:	4293      	cmp	r3, r2
 800235e:	d860      	bhi.n	8002422 <HAL_GPIO_Init+0x15e>
 8002360:	2b12      	cmp	r3, #18
 8002362:	d82b      	bhi.n	80023bc <HAL_GPIO_Init+0xf8>
 8002364:	2b12      	cmp	r3, #18
 8002366:	d85c      	bhi.n	8002422 <HAL_GPIO_Init+0x15e>
 8002368:	a201      	add	r2, pc, #4	@ (adr r2, 8002370 <HAL_GPIO_Init+0xac>)
 800236a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800236e:	bf00      	nop
 8002370:	080023ef 	.word	0x080023ef
 8002374:	080023c9 	.word	0x080023c9
 8002378:	080023db 	.word	0x080023db
 800237c:	0800241d 	.word	0x0800241d
 8002380:	08002423 	.word	0x08002423
 8002384:	08002423 	.word	0x08002423
 8002388:	08002423 	.word	0x08002423
 800238c:	08002423 	.word	0x08002423
 8002390:	08002423 	.word	0x08002423
 8002394:	08002423 	.word	0x08002423
 8002398:	08002423 	.word	0x08002423
 800239c:	08002423 	.word	0x08002423
 80023a0:	08002423 	.word	0x08002423
 80023a4:	08002423 	.word	0x08002423
 80023a8:	08002423 	.word	0x08002423
 80023ac:	08002423 	.word	0x08002423
 80023b0:	08002423 	.word	0x08002423
 80023b4:	080023d1 	.word	0x080023d1
 80023b8:	080023e5 	.word	0x080023e5
 80023bc:	2200      	movs	r2, #0
 80023be:	f2c1 0211 	movt	r2, #4113	@ 0x1011
 80023c2:	4293      	cmp	r3, r2
 80023c4:	d013      	beq.n	80023ee <HAL_GPIO_Init+0x12a>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80023c6:	e02c      	b.n	8002422 <HAL_GPIO_Init+0x15e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	68db      	ldr	r3, [r3, #12]
 80023cc:	623b      	str	r3, [r7, #32]
          break;
 80023ce:	e029      	b.n	8002424 <HAL_GPIO_Init+0x160>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	68db      	ldr	r3, [r3, #12]
 80023d4:	3304      	adds	r3, #4
 80023d6:	623b      	str	r3, [r7, #32]
          break;
 80023d8:	e024      	b.n	8002424 <HAL_GPIO_Init+0x160>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80023da:	683b      	ldr	r3, [r7, #0]
 80023dc:	68db      	ldr	r3, [r3, #12]
 80023de:	3308      	adds	r3, #8
 80023e0:	623b      	str	r3, [r7, #32]
          break;
 80023e2:	e01f      	b.n	8002424 <HAL_GPIO_Init+0x160>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80023e4:	683b      	ldr	r3, [r7, #0]
 80023e6:	68db      	ldr	r3, [r3, #12]
 80023e8:	330c      	adds	r3, #12
 80023ea:	623b      	str	r3, [r7, #32]
          break;
 80023ec:	e01a      	b.n	8002424 <HAL_GPIO_Init+0x160>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80023ee:	683b      	ldr	r3, [r7, #0]
 80023f0:	689b      	ldr	r3, [r3, #8]
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d102      	bne.n	80023fc <HAL_GPIO_Init+0x138>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80023f6:	2304      	movs	r3, #4
 80023f8:	623b      	str	r3, [r7, #32]
          break;
 80023fa:	e013      	b.n	8002424 <HAL_GPIO_Init+0x160>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80023fc:	683b      	ldr	r3, [r7, #0]
 80023fe:	689b      	ldr	r3, [r3, #8]
 8002400:	2b01      	cmp	r3, #1
 8002402:	d105      	bne.n	8002410 <HAL_GPIO_Init+0x14c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002404:	2308      	movs	r3, #8
 8002406:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	69fa      	ldr	r2, [r7, #28]
 800240c:	611a      	str	r2, [r3, #16]
          break;
 800240e:	e009      	b.n	8002424 <HAL_GPIO_Init+0x160>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002410:	2308      	movs	r3, #8
 8002412:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	69fa      	ldr	r2, [r7, #28]
 8002418:	615a      	str	r2, [r3, #20]
          break;
 800241a:	e003      	b.n	8002424 <HAL_GPIO_Init+0x160>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800241c:	2300      	movs	r3, #0
 800241e:	623b      	str	r3, [r7, #32]
          break;
 8002420:	e000      	b.n	8002424 <HAL_GPIO_Init+0x160>
          break;
 8002422:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002424:	69bb      	ldr	r3, [r7, #24]
 8002426:	2bff      	cmp	r3, #255	@ 0xff
 8002428:	d801      	bhi.n	800242e <HAL_GPIO_Init+0x16a>
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	e001      	b.n	8002432 <HAL_GPIO_Init+0x16e>
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	3304      	adds	r3, #4
 8002432:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002434:	69bb      	ldr	r3, [r7, #24]
 8002436:	2bff      	cmp	r3, #255	@ 0xff
 8002438:	d802      	bhi.n	8002440 <HAL_GPIO_Init+0x17c>
 800243a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800243c:	009b      	lsls	r3, r3, #2
 800243e:	e002      	b.n	8002446 <HAL_GPIO_Init+0x182>
 8002440:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002442:	3b08      	subs	r3, #8
 8002444:	009b      	lsls	r3, r3, #2
 8002446:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002448:	697b      	ldr	r3, [r7, #20]
 800244a:	681a      	ldr	r2, [r3, #0]
 800244c:	210f      	movs	r1, #15
 800244e:	693b      	ldr	r3, [r7, #16]
 8002450:	fa01 f303 	lsl.w	r3, r1, r3
 8002454:	43db      	mvns	r3, r3
 8002456:	401a      	ands	r2, r3
 8002458:	6a39      	ldr	r1, [r7, #32]
 800245a:	693b      	ldr	r3, [r7, #16]
 800245c:	fa01 f303 	lsl.w	r3, r1, r3
 8002460:	431a      	orrs	r2, r3
 8002462:	697b      	ldr	r3, [r7, #20]
 8002464:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002466:	683b      	ldr	r3, [r7, #0]
 8002468:	685b      	ldr	r3, [r3, #4]
 800246a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800246e:	2b00      	cmp	r3, #0
 8002470:	f000 80df 	beq.w	8002632 <HAL_GPIO_Init+0x36e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002474:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002478:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 800247c:	699a      	ldr	r2, [r3, #24]
 800247e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002482:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8002486:	f042 0201 	orr.w	r2, r2, #1
 800248a:	619a      	str	r2, [r3, #24]
 800248c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002490:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8002494:	699b      	ldr	r3, [r3, #24]
 8002496:	f003 0301 	and.w	r3, r3, #1
 800249a:	60bb      	str	r3, [r7, #8]
 800249c:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800249e:	2300      	movs	r3, #0
 80024a0:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 80024a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80024a6:	0892      	lsrs	r2, r2, #2
 80024a8:	3202      	adds	r2, #2
 80024aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80024ae:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80024b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024b2:	f003 0303 	and.w	r3, r3, #3
 80024b6:	009b      	lsls	r3, r3, #2
 80024b8:	220f      	movs	r2, #15
 80024ba:	fa02 f303 	lsl.w	r3, r2, r3
 80024be:	43db      	mvns	r3, r3
 80024c0:	68fa      	ldr	r2, [r7, #12]
 80024c2:	4013      	ands	r3, r2
 80024c4:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80024c6:	687a      	ldr	r2, [r7, #4]
 80024c8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80024cc:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 80024d0:	429a      	cmp	r2, r3
 80024d2:	d01c      	beq.n	800250e <HAL_GPIO_Init+0x24a>
 80024d4:	687a      	ldr	r2, [r7, #4]
 80024d6:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80024da:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 80024de:	429a      	cmp	r2, r3
 80024e0:	d013      	beq.n	800250a <HAL_GPIO_Init+0x246>
 80024e2:	687a      	ldr	r2, [r7, #4]
 80024e4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80024e8:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 80024ec:	429a      	cmp	r2, r3
 80024ee:	d00a      	beq.n	8002506 <HAL_GPIO_Init+0x242>
 80024f0:	687a      	ldr	r2, [r7, #4]
 80024f2:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80024f6:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 80024fa:	429a      	cmp	r2, r3
 80024fc:	d101      	bne.n	8002502 <HAL_GPIO_Init+0x23e>
 80024fe:	2303      	movs	r3, #3
 8002500:	e006      	b.n	8002510 <HAL_GPIO_Init+0x24c>
 8002502:	2304      	movs	r3, #4
 8002504:	e004      	b.n	8002510 <HAL_GPIO_Init+0x24c>
 8002506:	2302      	movs	r3, #2
 8002508:	e002      	b.n	8002510 <HAL_GPIO_Init+0x24c>
 800250a:	2301      	movs	r3, #1
 800250c:	e000      	b.n	8002510 <HAL_GPIO_Init+0x24c>
 800250e:	2300      	movs	r3, #0
 8002510:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002512:	f002 0203 	and.w	r2, r2, #3
 8002516:	0092      	lsls	r2, r2, #2
 8002518:	4093      	lsls	r3, r2
 800251a:	68fa      	ldr	r2, [r7, #12]
 800251c:	4313      	orrs	r3, r2
 800251e:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002520:	2300      	movs	r3, #0
 8002522:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 8002526:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002528:	0892      	lsrs	r2, r2, #2
 800252a:	3202      	adds	r2, #2
 800252c:	68f9      	ldr	r1, [r7, #12]
 800252e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002532:	683b      	ldr	r3, [r7, #0]
 8002534:	685b      	ldr	r3, [r3, #4]
 8002536:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800253a:	2b00      	cmp	r3, #0
 800253c:	d00c      	beq.n	8002558 <HAL_GPIO_Init+0x294>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800253e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002542:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 8002546:	6899      	ldr	r1, [r3, #8]
 8002548:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800254c:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 8002550:	69ba      	ldr	r2, [r7, #24]
 8002552:	430a      	orrs	r2, r1
 8002554:	609a      	str	r2, [r3, #8]
 8002556:	e00c      	b.n	8002572 <HAL_GPIO_Init+0x2ae>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002558:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800255c:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 8002560:	6899      	ldr	r1, [r3, #8]
 8002562:	69bb      	ldr	r3, [r7, #24]
 8002564:	43da      	mvns	r2, r3
 8002566:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800256a:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 800256e:	400a      	ands	r2, r1
 8002570:	609a      	str	r2, [r3, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002572:	683b      	ldr	r3, [r7, #0]
 8002574:	685b      	ldr	r3, [r3, #4]
 8002576:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800257a:	2b00      	cmp	r3, #0
 800257c:	d00c      	beq.n	8002598 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800257e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002582:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 8002586:	68d9      	ldr	r1, [r3, #12]
 8002588:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800258c:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 8002590:	69ba      	ldr	r2, [r7, #24]
 8002592:	430a      	orrs	r2, r1
 8002594:	60da      	str	r2, [r3, #12]
 8002596:	e00c      	b.n	80025b2 <HAL_GPIO_Init+0x2ee>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002598:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800259c:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 80025a0:	68d9      	ldr	r1, [r3, #12]
 80025a2:	69bb      	ldr	r3, [r7, #24]
 80025a4:	43da      	mvns	r2, r3
 80025a6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80025aa:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 80025ae:	400a      	ands	r2, r1
 80025b0:	60da      	str	r2, [r3, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80025b2:	683b      	ldr	r3, [r7, #0]
 80025b4:	685b      	ldr	r3, [r3, #4]
 80025b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d00c      	beq.n	80025d8 <HAL_GPIO_Init+0x314>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80025be:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80025c2:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 80025c6:	6859      	ldr	r1, [r3, #4]
 80025c8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80025cc:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 80025d0:	69ba      	ldr	r2, [r7, #24]
 80025d2:	430a      	orrs	r2, r1
 80025d4:	605a      	str	r2, [r3, #4]
 80025d6:	e00c      	b.n	80025f2 <HAL_GPIO_Init+0x32e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80025d8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80025dc:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 80025e0:	6859      	ldr	r1, [r3, #4]
 80025e2:	69bb      	ldr	r3, [r7, #24]
 80025e4:	43da      	mvns	r2, r3
 80025e6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80025ea:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 80025ee:	400a      	ands	r2, r1
 80025f0:	605a      	str	r2, [r3, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80025f2:	683b      	ldr	r3, [r7, #0]
 80025f4:	685b      	ldr	r3, [r3, #4]
 80025f6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d00c      	beq.n	8002618 <HAL_GPIO_Init+0x354>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80025fe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002602:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 8002606:	6819      	ldr	r1, [r3, #0]
 8002608:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800260c:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 8002610:	69ba      	ldr	r2, [r7, #24]
 8002612:	430a      	orrs	r2, r1
 8002614:	601a      	str	r2, [r3, #0]
 8002616:	e00c      	b.n	8002632 <HAL_GPIO_Init+0x36e>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002618:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800261c:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 8002620:	6819      	ldr	r1, [r3, #0]
 8002622:	69bb      	ldr	r3, [r7, #24]
 8002624:	43da      	mvns	r2, r3
 8002626:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800262a:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 800262e:	400a      	ands	r2, r1
 8002630:	601a      	str	r2, [r3, #0]
        }
      }
    }

	position++;
 8002632:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002634:	3301      	adds	r3, #1
 8002636:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	681a      	ldr	r2, [r3, #0]
 800263c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800263e:	fa22 f303 	lsr.w	r3, r2, r3
 8002642:	2b00      	cmp	r3, #0
 8002644:	f47f ae48 	bne.w	80022d8 <HAL_GPIO_Init+0x14>
  }
}
 8002648:	bf00      	nop
 800264a:	bf00      	nop
 800264c:	372c      	adds	r7, #44	@ 0x2c
 800264e:	46bd      	mov	sp, r7
 8002650:	bc80      	pop	{r7}
 8002652:	4770      	bx	lr

08002654 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002654:	b480      	push	{r7}
 8002656:	b085      	sub	sp, #20
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
 800265c:	460b      	mov	r3, r1
 800265e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	689a      	ldr	r2, [r3, #8]
 8002664:	887b      	ldrh	r3, [r7, #2]
 8002666:	4013      	ands	r3, r2
 8002668:	2b00      	cmp	r3, #0
 800266a:	d002      	beq.n	8002672 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800266c:	2301      	movs	r3, #1
 800266e:	73fb      	strb	r3, [r7, #15]
 8002670:	e001      	b.n	8002676 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002672:	2300      	movs	r3, #0
 8002674:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002676:	7bfb      	ldrb	r3, [r7, #15]
}
 8002678:	4618      	mov	r0, r3
 800267a:	3714      	adds	r7, #20
 800267c:	46bd      	mov	sp, r7
 800267e:	bc80      	pop	{r7}
 8002680:	4770      	bx	lr

08002682 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002682:	b480      	push	{r7}
 8002684:	b083      	sub	sp, #12
 8002686:	af00      	add	r7, sp, #0
 8002688:	6078      	str	r0, [r7, #4]
 800268a:	460b      	mov	r3, r1
 800268c:	807b      	strh	r3, [r7, #2]
 800268e:	4613      	mov	r3, r2
 8002690:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002692:	787b      	ldrb	r3, [r7, #1]
 8002694:	2b00      	cmp	r3, #0
 8002696:	d003      	beq.n	80026a0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002698:	887a      	ldrh	r2, [r7, #2]
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800269e:	e003      	b.n	80026a8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80026a0:	887b      	ldrh	r3, [r7, #2]
 80026a2:	041a      	lsls	r2, r3, #16
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	611a      	str	r2, [r3, #16]
}
 80026a8:	bf00      	nop
 80026aa:	370c      	adds	r7, #12
 80026ac:	46bd      	mov	sp, r7
 80026ae:	bc80      	pop	{r7}
 80026b0:	4770      	bx	lr

080026b2 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80026b2:	b580      	push	{r7, lr}
 80026b4:	b082      	sub	sp, #8
 80026b6:	af00      	add	r7, sp, #0
 80026b8:	4603      	mov	r3, r0
 80026ba:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80026bc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80026c0:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 80026c4:	695a      	ldr	r2, [r3, #20]
 80026c6:	88fb      	ldrh	r3, [r7, #6]
 80026c8:	4013      	ands	r3, r2
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d009      	beq.n	80026e2 <HAL_GPIO_EXTI_IRQHandler+0x30>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80026ce:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80026d2:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 80026d6:	88fa      	ldrh	r2, [r7, #6]
 80026d8:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80026da:	88fb      	ldrh	r3, [r7, #6]
 80026dc:	4618      	mov	r0, r3
 80026de:	f008 fe31 	bl	800b344 <HAL_GPIO_EXTI_Callback>
  }
}
 80026e2:	bf00      	nop
 80026e4:	3708      	adds	r7, #8
 80026e6:	46bd      	mov	sp, r7
 80026e8:	bd80      	pop	{r7, pc}

080026ea <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80026ea:	b580      	push	{r7, lr}
 80026ec:	b084      	sub	sp, #16
 80026ee:	af00      	add	r7, sp, #0
 80026f0:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d101      	bne.n	80026fc <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80026f8:	2301      	movs	r3, #1
 80026fa:	e0e8      	b.n	80028ce <HAL_PCD_Init+0x1e4>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8002702:	b2db      	uxtb	r3, r3
 8002704:	2b00      	cmp	r3, #0
 8002706:	d106      	bne.n	8002716 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	2200      	movs	r2, #0
 800270c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002710:	6878      	ldr	r0, [r7, #4]
 8002712:	f007 fc41 	bl	8009f98 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	2203      	movs	r2, #3
 800271a:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	2200      	movs	r2, #0
 8002722:	715a      	strb	r2, [r3, #5]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	4618      	mov	r0, r3
 800272a:	f003 fc40 	bl	8005fae <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	6818      	ldr	r0, [r3, #0]
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	3304      	adds	r3, #4
 8002736:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002738:	f003 fc16 	bl	8005f68 <USB_CoreInit>
 800273c:	4603      	mov	r3, r0
 800273e:	2b00      	cmp	r3, #0
 8002740:	d005      	beq.n	800274e <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	2202      	movs	r2, #2
 8002746:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 800274a:	2301      	movs	r3, #1
 800274c:	e0bf      	b.n	80028ce <HAL_PCD_Init+0x1e4>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	2100      	movs	r1, #0
 8002754:	4618      	mov	r0, r3
 8002756:	f003 fc44 	bl	8005fe2 <USB_SetCurrentMode>
 800275a:	4603      	mov	r3, r0
 800275c:	2b00      	cmp	r3, #0
 800275e:	d005      	beq.n	800276c <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	2202      	movs	r2, #2
 8002764:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 8002768:	2301      	movs	r3, #1
 800276a:	e0b0      	b.n	80028ce <HAL_PCD_Init+0x1e4>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800276c:	2300      	movs	r3, #0
 800276e:	73fb      	strb	r3, [r7, #15]
 8002770:	e03e      	b.n	80027f0 <HAL_PCD_Init+0x106>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002772:	7bfa      	ldrb	r2, [r7, #15]
 8002774:	6879      	ldr	r1, [r7, #4]
 8002776:	4613      	mov	r3, r2
 8002778:	009b      	lsls	r3, r3, #2
 800277a:	4413      	add	r3, r2
 800277c:	00db      	lsls	r3, r3, #3
 800277e:	440b      	add	r3, r1
 8002780:	3311      	adds	r3, #17
 8002782:	2201      	movs	r2, #1
 8002784:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002786:	7bfa      	ldrb	r2, [r7, #15]
 8002788:	6879      	ldr	r1, [r7, #4]
 800278a:	4613      	mov	r3, r2
 800278c:	009b      	lsls	r3, r3, #2
 800278e:	4413      	add	r3, r2
 8002790:	00db      	lsls	r3, r3, #3
 8002792:	440b      	add	r3, r1
 8002794:	3310      	adds	r3, #16
 8002796:	7bfa      	ldrb	r2, [r7, #15]
 8002798:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800279a:	7bfa      	ldrb	r2, [r7, #15]
 800279c:	6879      	ldr	r1, [r7, #4]
 800279e:	4613      	mov	r3, r2
 80027a0:	009b      	lsls	r3, r3, #2
 80027a2:	4413      	add	r3, r2
 80027a4:	00db      	lsls	r3, r3, #3
 80027a6:	440b      	add	r3, r1
 80027a8:	3313      	adds	r3, #19
 80027aa:	2200      	movs	r2, #0
 80027ac:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80027ae:	7bfa      	ldrb	r2, [r7, #15]
 80027b0:	6879      	ldr	r1, [r7, #4]
 80027b2:	4613      	mov	r3, r2
 80027b4:	009b      	lsls	r3, r3, #2
 80027b6:	4413      	add	r3, r2
 80027b8:	00db      	lsls	r3, r3, #3
 80027ba:	440b      	add	r3, r1
 80027bc:	3320      	adds	r3, #32
 80027be:	2200      	movs	r2, #0
 80027c0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80027c2:	7bfa      	ldrb	r2, [r7, #15]
 80027c4:	6879      	ldr	r1, [r7, #4]
 80027c6:	4613      	mov	r3, r2
 80027c8:	009b      	lsls	r3, r3, #2
 80027ca:	4413      	add	r3, r2
 80027cc:	00db      	lsls	r3, r3, #3
 80027ce:	440b      	add	r3, r1
 80027d0:	3324      	adds	r3, #36	@ 0x24
 80027d2:	2200      	movs	r2, #0
 80027d4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80027d6:	7bfb      	ldrb	r3, [r7, #15]
 80027d8:	6879      	ldr	r1, [r7, #4]
 80027da:	1c5a      	adds	r2, r3, #1
 80027dc:	4613      	mov	r3, r2
 80027de:	009b      	lsls	r3, r3, #2
 80027e0:	4413      	add	r3, r2
 80027e2:	00db      	lsls	r3, r3, #3
 80027e4:	440b      	add	r3, r1
 80027e6:	2200      	movs	r2, #0
 80027e8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80027ea:	7bfb      	ldrb	r3, [r7, #15]
 80027ec:	3301      	adds	r3, #1
 80027ee:	73fb      	strb	r3, [r7, #15]
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	791b      	ldrb	r3, [r3, #4]
 80027f4:	7bfa      	ldrb	r2, [r7, #15]
 80027f6:	429a      	cmp	r2, r3
 80027f8:	d3bb      	bcc.n	8002772 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80027fa:	2300      	movs	r3, #0
 80027fc:	73fb      	strb	r3, [r7, #15]
 80027fe:	e044      	b.n	800288a <HAL_PCD_Init+0x1a0>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002800:	7bfa      	ldrb	r2, [r7, #15]
 8002802:	6879      	ldr	r1, [r7, #4]
 8002804:	4613      	mov	r3, r2
 8002806:	009b      	lsls	r3, r3, #2
 8002808:	4413      	add	r3, r2
 800280a:	00db      	lsls	r3, r3, #3
 800280c:	440b      	add	r3, r1
 800280e:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8002812:	2200      	movs	r2, #0
 8002814:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002816:	7bfa      	ldrb	r2, [r7, #15]
 8002818:	6879      	ldr	r1, [r7, #4]
 800281a:	4613      	mov	r3, r2
 800281c:	009b      	lsls	r3, r3, #2
 800281e:	4413      	add	r3, r2
 8002820:	00db      	lsls	r3, r3, #3
 8002822:	440b      	add	r3, r1
 8002824:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002828:	7bfa      	ldrb	r2, [r7, #15]
 800282a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800282c:	7bfa      	ldrb	r2, [r7, #15]
 800282e:	6879      	ldr	r1, [r7, #4]
 8002830:	4613      	mov	r3, r2
 8002832:	009b      	lsls	r3, r3, #2
 8002834:	4413      	add	r3, r2
 8002836:	00db      	lsls	r3, r3, #3
 8002838:	440b      	add	r3, r1
 800283a:	f203 1353 	addw	r3, r3, #339	@ 0x153
 800283e:	2200      	movs	r2, #0
 8002840:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002842:	7bfa      	ldrb	r2, [r7, #15]
 8002844:	6879      	ldr	r1, [r7, #4]
 8002846:	4613      	mov	r3, r2
 8002848:	009b      	lsls	r3, r3, #2
 800284a:	4413      	add	r3, r2
 800284c:	00db      	lsls	r3, r3, #3
 800284e:	440b      	add	r3, r1
 8002850:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8002854:	2200      	movs	r2, #0
 8002856:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002858:	7bfa      	ldrb	r2, [r7, #15]
 800285a:	6879      	ldr	r1, [r7, #4]
 800285c:	4613      	mov	r3, r2
 800285e:	009b      	lsls	r3, r3, #2
 8002860:	4413      	add	r3, r2
 8002862:	00db      	lsls	r3, r3, #3
 8002864:	440b      	add	r3, r1
 8002866:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800286a:	2200      	movs	r2, #0
 800286c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800286e:	7bfa      	ldrb	r2, [r7, #15]
 8002870:	6879      	ldr	r1, [r7, #4]
 8002872:	4613      	mov	r3, r2
 8002874:	009b      	lsls	r3, r3, #2
 8002876:	4413      	add	r3, r2
 8002878:	00db      	lsls	r3, r3, #3
 800287a:	440b      	add	r3, r1
 800287c:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8002880:	2200      	movs	r2, #0
 8002882:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002884:	7bfb      	ldrb	r3, [r7, #15]
 8002886:	3301      	adds	r3, #1
 8002888:	73fb      	strb	r3, [r7, #15]
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	791b      	ldrb	r3, [r3, #4]
 800288e:	7bfa      	ldrb	r2, [r7, #15]
 8002890:	429a      	cmp	r2, r3
 8002892:	d3b5      	bcc.n	8002800 <HAL_PCD_Init+0x116>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6818      	ldr	r0, [r3, #0]
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	3304      	adds	r3, #4
 800289c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800289e:	f003 fbac 	bl	8005ffa <USB_DevInit>
 80028a2:	4603      	mov	r3, r0
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d005      	beq.n	80028b4 <HAL_PCD_Init+0x1ca>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	2202      	movs	r2, #2
 80028ac:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 80028b0:	2301      	movs	r3, #1
 80028b2:	e00c      	b.n	80028ce <HAL_PCD_Init+0x1e4>
  }

  hpcd->USB_Address = 0U;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	2200      	movs	r2, #0
 80028b8:	735a      	strb	r2, [r3, #13]
  hpcd->State = HAL_PCD_STATE_READY;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	2201      	movs	r2, #1
 80028be:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
  (void)USB_DevDisconnect(hpcd->Instance);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	4618      	mov	r0, r3
 80028c8:	f005 fe2b 	bl	8008522 <USB_DevDisconnect>

  return HAL_OK;
 80028cc:	2300      	movs	r3, #0
}
 80028ce:	4618      	mov	r0, r3
 80028d0:	3710      	adds	r7, #16
 80028d2:	46bd      	mov	sp, r7
 80028d4:	bd80      	pop	{r7, pc}

080028d6 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80028d6:	b580      	push	{r7, lr}
 80028d8:	b082      	sub	sp, #8
 80028da:	af00      	add	r7, sp, #0
 80028dc:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80028e4:	2b01      	cmp	r3, #1
 80028e6:	d101      	bne.n	80028ec <HAL_PCD_Start+0x16>
 80028e8:	2302      	movs	r3, #2
 80028ea:	e016      	b.n	800291a <HAL_PCD_Start+0x44>
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	2201      	movs	r2, #1
 80028f0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	4618      	mov	r0, r3
 80028fa:	f003 fb42 	bl	8005f82 <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 80028fe:	2101      	movs	r1, #1
 8002900:	6878      	ldr	r0, [r7, #4]
 8002902:	f007 fdc2 	bl	800a48a <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	4618      	mov	r0, r3
 800290c:	f005 fdff 	bl	800850e <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	2200      	movs	r2, #0
 8002914:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8002918:	2300      	movs	r3, #0
}
 800291a:	4618      	mov	r0, r3
 800291c:	3708      	adds	r7, #8
 800291e:	46bd      	mov	sp, r7
 8002920:	bd80      	pop	{r7, pc}

08002922 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002922:	b580      	push	{r7, lr}
 8002924:	b088      	sub	sp, #32
 8002926:	af00      	add	r7, sp, #0
 8002928:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	4618      	mov	r0, r3
 8002930:	f005 fe01 	bl	8008536 <USB_ReadInterrupts>
 8002934:	61b8      	str	r0, [r7, #24]
  uint16_t store_ep[8];
  uint8_t i;

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8002936:	69bb      	ldr	r3, [r7, #24]
 8002938:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800293c:	2b00      	cmp	r3, #0
 800293e:	d003      	beq.n	8002948 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8002940:	6878      	ldr	r0, [r7, #4]
 8002942:	f000 fb03 	bl	8002f4c <PCD_EP_ISR_Handler>

    return;
 8002946:	e119      	b.n	8002b7c <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8002948:	69bb      	ldr	r3, [r7, #24]
 800294a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800294e:	2b00      	cmp	r3, #0
 8002950:	d013      	beq.n	800297a <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800295a:	b29a      	uxth	r2, r3
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002964:	b292      	uxth	r2, r2
 8002966:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 800296a:	6878      	ldr	r0, [r7, #4]
 800296c:	f007 fb96 	bl	800a09c <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8002970:	2100      	movs	r1, #0
 8002972:	6878      	ldr	r0, [r7, #4]
 8002974:	f000 f905 	bl	8002b82 <HAL_PCD_SetAddress>

    return;
 8002978:	e100      	b.n	8002b7c <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 800297a:	69bb      	ldr	r3, [r7, #24]
 800297c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002980:	2b00      	cmp	r3, #0
 8002982:	d00c      	beq.n	800299e <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800298c:	b29a      	uxth	r2, r3
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002996:	b292      	uxth	r2, r2
 8002998:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800299c:	e0ee      	b.n	8002b7c <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 800299e:	69bb      	ldr	r3, [r7, #24]
 80029a0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d00c      	beq.n	80029c2 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80029b0:	b29a      	uxth	r2, r3
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80029ba:	b292      	uxth	r2, r2
 80029bc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80029c0:	e0dc      	b.n	8002b7c <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 80029c2:	69bb      	ldr	r3, [r7, #24]
 80029c4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d027      	beq.n	8002a1c <HAL_PCD_IRQHandler+0xfa>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80029d4:	b29a      	uxth	r2, r3
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f022 0204 	bic.w	r2, r2, #4
 80029de:	b292      	uxth	r2, r2
 80029e0:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80029ec:	b29a      	uxth	r2, r3
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	f022 0208 	bic.w	r2, r2, #8
 80029f6:	b292      	uxth	r2, r2
 80029f8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 80029fc:	6878      	ldr	r0, [r7, #4]
 80029fe:	f007 fb89 	bl	800a114 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002a0a:	b29a      	uxth	r2, r3
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002a14:	b292      	uxth	r2, r2
 8002a16:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8002a1a:	e0af      	b.n	8002b7c <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8002a1c:	69bb      	ldr	r3, [r7, #24]
 8002a1e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	f000 8083 	beq.w	8002b2e <HAL_PCD_IRQHandler+0x20c>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint registers */
    for (i = 0U; i < 8U; i++)
 8002a28:	2300      	movs	r3, #0
 8002a2a:	77fb      	strb	r3, [r7, #31]
 8002a2c:	e010      	b.n	8002a50 <HAL_PCD_IRQHandler+0x12e>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	461a      	mov	r2, r3
 8002a34:	7ffb      	ldrb	r3, [r7, #31]
 8002a36:	009b      	lsls	r3, r3, #2
 8002a38:	441a      	add	r2, r3
 8002a3a:	7ffb      	ldrb	r3, [r7, #31]
 8002a3c:	8812      	ldrh	r2, [r2, #0]
 8002a3e:	b292      	uxth	r2, r2
 8002a40:	005b      	lsls	r3, r3, #1
 8002a42:	3320      	adds	r3, #32
 8002a44:	443b      	add	r3, r7
 8002a46:	f823 2c18 	strh.w	r2, [r3, #-24]
    for (i = 0U; i < 8U; i++)
 8002a4a:	7ffb      	ldrb	r3, [r7, #31]
 8002a4c:	3301      	adds	r3, #1
 8002a4e:	77fb      	strb	r3, [r7, #31]
 8002a50:	7ffb      	ldrb	r3, [r7, #31]
 8002a52:	2b07      	cmp	r3, #7
 8002a54:	d9eb      	bls.n	8002a2e <HAL_PCD_IRQHandler+0x10c>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002a5e:	b29a      	uxth	r2, r3
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f042 0201 	orr.w	r2, r2, #1
 8002a68:	b292      	uxth	r2, r2
 8002a6a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002a76:	b29a      	uxth	r2, r3
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f022 0201 	bic.w	r2, r2, #1
 8002a80:	b292      	uxth	r2, r2
 8002a82:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 8002a86:	bf00      	nop
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002a90:	b29b      	uxth	r3, r3
 8002a92:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d0f6      	beq.n	8002a88 <HAL_PCD_IRQHandler+0x166>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002aa2:	b29a      	uxth	r2, r3
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002aac:	b292      	uxth	r2, r2
 8002aae:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	77fb      	strb	r3, [r7, #31]
 8002ab6:	e00f      	b.n	8002ad8 <HAL_PCD_IRQHandler+0x1b6>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 8002ab8:	7ffb      	ldrb	r3, [r7, #31]
 8002aba:	687a      	ldr	r2, [r7, #4]
 8002abc:	6812      	ldr	r2, [r2, #0]
 8002abe:	4611      	mov	r1, r2
 8002ac0:	7ffa      	ldrb	r2, [r7, #31]
 8002ac2:	0092      	lsls	r2, r2, #2
 8002ac4:	440a      	add	r2, r1
 8002ac6:	005b      	lsls	r3, r3, #1
 8002ac8:	3320      	adds	r3, #32
 8002aca:	443b      	add	r3, r7
 8002acc:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8002ad0:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 8002ad2:	7ffb      	ldrb	r3, [r7, #31]
 8002ad4:	3301      	adds	r3, #1
 8002ad6:	77fb      	strb	r3, [r7, #31]
 8002ad8:	7ffb      	ldrb	r3, [r7, #31]
 8002ada:	2b07      	cmp	r3, #7
 8002adc:	d9ec      	bls.n	8002ab8 <HAL_PCD_IRQHandler+0x196>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002ae6:	b29a      	uxth	r2, r3
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f042 0208 	orr.w	r2, r2, #8
 8002af0:	b292      	uxth	r2, r2
 8002af2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002afe:	b29a      	uxth	r2, r3
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002b08:	b292      	uxth	r2, r2
 8002b0a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002b16:	b29a      	uxth	r2, r3
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f042 0204 	orr.w	r2, r2, #4
 8002b20:	b292      	uxth	r2, r2
 8002b22:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8002b26:	6878      	ldr	r0, [r7, #4]
 8002b28:	f007 fad6 	bl	800a0d8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8002b2c:	e026      	b.n	8002b7c <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8002b2e:	69bb      	ldr	r3, [r7, #24]
 8002b30:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d00f      	beq.n	8002b58 <HAL_PCD_IRQHandler+0x236>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002b40:	b29a      	uxth	r2, r3
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002b4a:	b292      	uxth	r2, r2
 8002b4c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8002b50:	6878      	ldr	r0, [r7, #4]
 8002b52:	f007 fa95 	bl	800a080 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8002b56:	e011      	b.n	8002b7c <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8002b58:	69bb      	ldr	r3, [r7, #24]
 8002b5a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d00c      	beq.n	8002b7c <HAL_PCD_IRQHandler+0x25a>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002b6a:	b29a      	uxth	r2, r3
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002b74:	b292      	uxth	r2, r2
 8002b76:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8002b7a:	bf00      	nop
  }
}
 8002b7c:	3720      	adds	r7, #32
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	bd80      	pop	{r7, pc}

08002b82 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002b82:	b580      	push	{r7, lr}
 8002b84:	b082      	sub	sp, #8
 8002b86:	af00      	add	r7, sp, #0
 8002b88:	6078      	str	r0, [r7, #4]
 8002b8a:	460b      	mov	r3, r1
 8002b8c:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8002b94:	2b01      	cmp	r3, #1
 8002b96:	d101      	bne.n	8002b9c <HAL_PCD_SetAddress+0x1a>
 8002b98:	2302      	movs	r3, #2
 8002b9a:	e012      	b.n	8002bc2 <HAL_PCD_SetAddress+0x40>
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2201      	movs	r2, #1
 8002ba0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	78fa      	ldrb	r2, [r7, #3]
 8002ba8:	735a      	strb	r2, [r3, #13]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	78fa      	ldrb	r2, [r7, #3]
 8002bb0:	4611      	mov	r1, r2
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	f005 fc98 	bl	80084e8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	2200      	movs	r2, #0
 8002bbc:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8002bc0:	2300      	movs	r3, #0
}
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	3708      	adds	r7, #8
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	bd80      	pop	{r7, pc}

08002bca <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002bca:	b580      	push	{r7, lr}
 8002bcc:	b084      	sub	sp, #16
 8002bce:	af00      	add	r7, sp, #0
 8002bd0:	6078      	str	r0, [r7, #4]
 8002bd2:	4608      	mov	r0, r1
 8002bd4:	4611      	mov	r1, r2
 8002bd6:	461a      	mov	r2, r3
 8002bd8:	4603      	mov	r3, r0
 8002bda:	70fb      	strb	r3, [r7, #3]
 8002bdc:	460b      	mov	r3, r1
 8002bde:	803b      	strh	r3, [r7, #0]
 8002be0:	4613      	mov	r3, r2
 8002be2:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8002be4:	2300      	movs	r3, #0
 8002be6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002be8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	da0e      	bge.n	8002c0e <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002bf0:	78fb      	ldrb	r3, [r7, #3]
 8002bf2:	f003 0207 	and.w	r2, r3, #7
 8002bf6:	4613      	mov	r3, r2
 8002bf8:	009b      	lsls	r3, r3, #2
 8002bfa:	4413      	add	r3, r2
 8002bfc:	00db      	lsls	r3, r3, #3
 8002bfe:	3310      	adds	r3, #16
 8002c00:	687a      	ldr	r2, [r7, #4]
 8002c02:	4413      	add	r3, r2
 8002c04:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	2201      	movs	r2, #1
 8002c0a:	705a      	strb	r2, [r3, #1]
 8002c0c:	e00e      	b.n	8002c2c <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002c0e:	78fb      	ldrb	r3, [r7, #3]
 8002c10:	f003 0207 	and.w	r2, r3, #7
 8002c14:	4613      	mov	r3, r2
 8002c16:	009b      	lsls	r3, r3, #2
 8002c18:	4413      	add	r3, r2
 8002c1a:	00db      	lsls	r3, r3, #3
 8002c1c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002c20:	687a      	ldr	r2, [r7, #4]
 8002c22:	4413      	add	r3, r2
 8002c24:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	2200      	movs	r2, #0
 8002c2a:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002c2c:	78fb      	ldrb	r3, [r7, #3]
 8002c2e:	f003 0307 	and.w	r3, r3, #7
 8002c32:	b2da      	uxtb	r2, r3
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8002c38:	883a      	ldrh	r2, [r7, #0]
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	78ba      	ldrb	r2, [r7, #2]
 8002c42:	70da      	strb	r2, [r3, #3]
    ep->tx_fifo_num = ep->num;
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002c44:	78bb      	ldrb	r3, [r7, #2]
 8002c46:	2b02      	cmp	r3, #2
 8002c48:	d102      	bne.n	8002c50 <HAL_PCD_EP_Open+0x86>
  {
    ep->data_pid_start = 0U;
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8002c56:	2b01      	cmp	r3, #1
 8002c58:	d101      	bne.n	8002c5e <HAL_PCD_EP_Open+0x94>
 8002c5a:	2302      	movs	r3, #2
 8002c5c:	e00e      	b.n	8002c7c <HAL_PCD_EP_Open+0xb2>
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	2201      	movs	r2, #1
 8002c62:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	68f9      	ldr	r1, [r7, #12]
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	f003 f9e1 	bl	8006034 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	2200      	movs	r2, #0
 8002c76:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 8002c7a:	7afb      	ldrb	r3, [r7, #11]
}
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	3710      	adds	r7, #16
 8002c80:	46bd      	mov	sp, r7
 8002c82:	bd80      	pop	{r7, pc}

08002c84 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b084      	sub	sp, #16
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
 8002c8c:	460b      	mov	r3, r1
 8002c8e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002c90:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	da0e      	bge.n	8002cb6 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002c98:	78fb      	ldrb	r3, [r7, #3]
 8002c9a:	f003 0207 	and.w	r2, r3, #7
 8002c9e:	4613      	mov	r3, r2
 8002ca0:	009b      	lsls	r3, r3, #2
 8002ca2:	4413      	add	r3, r2
 8002ca4:	00db      	lsls	r3, r3, #3
 8002ca6:	3310      	adds	r3, #16
 8002ca8:	687a      	ldr	r2, [r7, #4]
 8002caa:	4413      	add	r3, r2
 8002cac:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	2201      	movs	r2, #1
 8002cb2:	705a      	strb	r2, [r3, #1]
 8002cb4:	e00e      	b.n	8002cd4 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002cb6:	78fb      	ldrb	r3, [r7, #3]
 8002cb8:	f003 0207 	and.w	r2, r3, #7
 8002cbc:	4613      	mov	r3, r2
 8002cbe:	009b      	lsls	r3, r3, #2
 8002cc0:	4413      	add	r3, r2
 8002cc2:	00db      	lsls	r3, r3, #3
 8002cc4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002cc8:	687a      	ldr	r2, [r7, #4]
 8002cca:	4413      	add	r3, r2
 8002ccc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8002cd4:	78fb      	ldrb	r3, [r7, #3]
 8002cd6:	f003 0307 	and.w	r3, r3, #7
 8002cda:	b2da      	uxtb	r2, r3
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8002ce6:	2b01      	cmp	r3, #1
 8002ce8:	d101      	bne.n	8002cee <HAL_PCD_EP_Close+0x6a>
 8002cea:	2302      	movs	r3, #2
 8002cec:	e00e      	b.n	8002d0c <HAL_PCD_EP_Close+0x88>
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	2201      	movs	r2, #1
 8002cf2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	68f9      	ldr	r1, [r7, #12]
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	f003 fd59 	bl	80067b4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	2200      	movs	r2, #0
 8002d06:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 8002d0a:	2300      	movs	r3, #0
}
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	3710      	adds	r7, #16
 8002d10:	46bd      	mov	sp, r7
 8002d12:	bd80      	pop	{r7, pc}

08002d14 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	b086      	sub	sp, #24
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	60f8      	str	r0, [r7, #12]
 8002d1c:	607a      	str	r2, [r7, #4]
 8002d1e:	603b      	str	r3, [r7, #0]
 8002d20:	460b      	mov	r3, r1
 8002d22:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002d24:	7afb      	ldrb	r3, [r7, #11]
 8002d26:	f003 0207 	and.w	r2, r3, #7
 8002d2a:	4613      	mov	r3, r2
 8002d2c:	009b      	lsls	r3, r3, #2
 8002d2e:	4413      	add	r3, r2
 8002d30:	00db      	lsls	r3, r3, #3
 8002d32:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002d36:	68fa      	ldr	r2, [r7, #12]
 8002d38:	4413      	add	r3, r2
 8002d3a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002d3c:	697b      	ldr	r3, [r7, #20]
 8002d3e:	687a      	ldr	r2, [r7, #4]
 8002d40:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8002d42:	697b      	ldr	r3, [r7, #20]
 8002d44:	683a      	ldr	r2, [r7, #0]
 8002d46:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8002d48:	697b      	ldr	r3, [r7, #20]
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8002d4e:	697b      	ldr	r3, [r7, #20]
 8002d50:	2200      	movs	r2, #0
 8002d52:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002d54:	7afb      	ldrb	r3, [r7, #11]
 8002d56:	f003 0307 	and.w	r3, r3, #7
 8002d5a:	b2da      	uxtb	r2, r3
 8002d5c:	697b      	ldr	r3, [r7, #20]
 8002d5e:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	6979      	ldr	r1, [r7, #20]
 8002d66:	4618      	mov	r0, r3
 8002d68:	f003 ff10 	bl	8006b8c <USB_EPStartXfer>

  return HAL_OK;
 8002d6c:	2300      	movs	r3, #0
}
 8002d6e:	4618      	mov	r0, r3
 8002d70:	3718      	adds	r7, #24
 8002d72:	46bd      	mov	sp, r7
 8002d74:	bd80      	pop	{r7, pc}

08002d76 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002d76:	b580      	push	{r7, lr}
 8002d78:	b086      	sub	sp, #24
 8002d7a:	af00      	add	r7, sp, #0
 8002d7c:	60f8      	str	r0, [r7, #12]
 8002d7e:	607a      	str	r2, [r7, #4]
 8002d80:	603b      	str	r3, [r7, #0]
 8002d82:	460b      	mov	r3, r1
 8002d84:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002d86:	7afb      	ldrb	r3, [r7, #11]
 8002d88:	f003 0207 	and.w	r2, r3, #7
 8002d8c:	4613      	mov	r3, r2
 8002d8e:	009b      	lsls	r3, r3, #2
 8002d90:	4413      	add	r3, r2
 8002d92:	00db      	lsls	r3, r3, #3
 8002d94:	3310      	adds	r3, #16
 8002d96:	68fa      	ldr	r2, [r7, #12]
 8002d98:	4413      	add	r3, r2
 8002d9a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002d9c:	697b      	ldr	r3, [r7, #20]
 8002d9e:	687a      	ldr	r2, [r7, #4]
 8002da0:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8002da2:	697b      	ldr	r3, [r7, #20]
 8002da4:	683a      	ldr	r2, [r7, #0]
 8002da6:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 8002da8:	697b      	ldr	r3, [r7, #20]
 8002daa:	2201      	movs	r2, #1
 8002dac:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 8002db0:	697b      	ldr	r3, [r7, #20]
 8002db2:	683a      	ldr	r2, [r7, #0]
 8002db4:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8002db6:	697b      	ldr	r3, [r7, #20]
 8002db8:	2200      	movs	r2, #0
 8002dba:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8002dbc:	697b      	ldr	r3, [r7, #20]
 8002dbe:	2201      	movs	r2, #1
 8002dc0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002dc2:	7afb      	ldrb	r3, [r7, #11]
 8002dc4:	f003 0307 	and.w	r3, r3, #7
 8002dc8:	b2da      	uxtb	r2, r3
 8002dca:	697b      	ldr	r3, [r7, #20]
 8002dcc:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	6979      	ldr	r1, [r7, #20]
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	f003 fed9 	bl	8006b8c <USB_EPStartXfer>

  return HAL_OK;
 8002dda:	2300      	movs	r3, #0
}
 8002ddc:	4618      	mov	r0, r3
 8002dde:	3718      	adds	r7, #24
 8002de0:	46bd      	mov	sp, r7
 8002de2:	bd80      	pop	{r7, pc}

08002de4 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b084      	sub	sp, #16
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
 8002dec:	460b      	mov	r3, r1
 8002dee:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002df0:	78fb      	ldrb	r3, [r7, #3]
 8002df2:	f003 0307 	and.w	r3, r3, #7
 8002df6:	687a      	ldr	r2, [r7, #4]
 8002df8:	7912      	ldrb	r2, [r2, #4]
 8002dfa:	4293      	cmp	r3, r2
 8002dfc:	d901      	bls.n	8002e02 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002dfe:	2301      	movs	r3, #1
 8002e00:	e04c      	b.n	8002e9c <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002e02:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	da0e      	bge.n	8002e28 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002e0a:	78fb      	ldrb	r3, [r7, #3]
 8002e0c:	f003 0207 	and.w	r2, r3, #7
 8002e10:	4613      	mov	r3, r2
 8002e12:	009b      	lsls	r3, r3, #2
 8002e14:	4413      	add	r3, r2
 8002e16:	00db      	lsls	r3, r3, #3
 8002e18:	3310      	adds	r3, #16
 8002e1a:	687a      	ldr	r2, [r7, #4]
 8002e1c:	4413      	add	r3, r2
 8002e1e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	2201      	movs	r2, #1
 8002e24:	705a      	strb	r2, [r3, #1]
 8002e26:	e00c      	b.n	8002e42 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002e28:	78fa      	ldrb	r2, [r7, #3]
 8002e2a:	4613      	mov	r3, r2
 8002e2c:	009b      	lsls	r3, r3, #2
 8002e2e:	4413      	add	r3, r2
 8002e30:	00db      	lsls	r3, r3, #3
 8002e32:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002e36:	687a      	ldr	r2, [r7, #4]
 8002e38:	4413      	add	r3, r2
 8002e3a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	2200      	movs	r2, #0
 8002e40:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	2201      	movs	r2, #1
 8002e46:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002e48:	78fb      	ldrb	r3, [r7, #3]
 8002e4a:	f003 0307 	and.w	r3, r3, #7
 8002e4e:	b2da      	uxtb	r2, r3
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8002e5a:	2b01      	cmp	r3, #1
 8002e5c:	d101      	bne.n	8002e62 <HAL_PCD_EP_SetStall+0x7e>
 8002e5e:	2302      	movs	r3, #2
 8002e60:	e01c      	b.n	8002e9c <HAL_PCD_EP_SetStall+0xb8>
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	2201      	movs	r2, #1
 8002e66:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	68f9      	ldr	r1, [r7, #12]
 8002e70:	4618      	mov	r0, r3
 8002e72:	f005 fa3c 	bl	80082ee <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002e76:	78fb      	ldrb	r3, [r7, #3]
 8002e78:	f003 0307 	and.w	r3, r3, #7
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d108      	bne.n	8002e92 <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681a      	ldr	r2, [r3, #0]
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8002e8a:	4619      	mov	r1, r3
 8002e8c:	4610      	mov	r0, r2
 8002e8e:	f005 fb61 	bl	8008554 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	2200      	movs	r2, #0
 8002e96:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8002e9a:	2300      	movs	r3, #0
}
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	3710      	adds	r7, #16
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	bd80      	pop	{r7, pc}

08002ea4 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b084      	sub	sp, #16
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
 8002eac:	460b      	mov	r3, r1
 8002eae:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002eb0:	78fb      	ldrb	r3, [r7, #3]
 8002eb2:	f003 030f 	and.w	r3, r3, #15
 8002eb6:	687a      	ldr	r2, [r7, #4]
 8002eb8:	7912      	ldrb	r2, [r2, #4]
 8002eba:	4293      	cmp	r3, r2
 8002ebc:	d901      	bls.n	8002ec2 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8002ebe:	2301      	movs	r3, #1
 8002ec0:	e040      	b.n	8002f44 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002ec2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	da0e      	bge.n	8002ee8 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002eca:	78fb      	ldrb	r3, [r7, #3]
 8002ecc:	f003 0207 	and.w	r2, r3, #7
 8002ed0:	4613      	mov	r3, r2
 8002ed2:	009b      	lsls	r3, r3, #2
 8002ed4:	4413      	add	r3, r2
 8002ed6:	00db      	lsls	r3, r3, #3
 8002ed8:	3310      	adds	r3, #16
 8002eda:	687a      	ldr	r2, [r7, #4]
 8002edc:	4413      	add	r3, r2
 8002ede:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	2201      	movs	r2, #1
 8002ee4:	705a      	strb	r2, [r3, #1]
 8002ee6:	e00e      	b.n	8002f06 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002ee8:	78fb      	ldrb	r3, [r7, #3]
 8002eea:	f003 0207 	and.w	r2, r3, #7
 8002eee:	4613      	mov	r3, r2
 8002ef0:	009b      	lsls	r3, r3, #2
 8002ef2:	4413      	add	r3, r2
 8002ef4:	00db      	lsls	r3, r3, #3
 8002ef6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002efa:	687a      	ldr	r2, [r7, #4]
 8002efc:	4413      	add	r3, r2
 8002efe:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	2200      	movs	r2, #0
 8002f04:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	2200      	movs	r2, #0
 8002f0a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002f0c:	78fb      	ldrb	r3, [r7, #3]
 8002f0e:	f003 0307 	and.w	r3, r3, #7
 8002f12:	b2da      	uxtb	r2, r3
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8002f1e:	2b01      	cmp	r3, #1
 8002f20:	d101      	bne.n	8002f26 <HAL_PCD_EP_ClrStall+0x82>
 8002f22:	2302      	movs	r3, #2
 8002f24:	e00e      	b.n	8002f44 <HAL_PCD_EP_ClrStall+0xa0>
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	2201      	movs	r2, #1
 8002f2a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	68f9      	ldr	r1, [r7, #12]
 8002f34:	4618      	mov	r0, r3
 8002f36:	f005 fa2a 	bl	800838e <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8002f42:	2300      	movs	r3, #0
}
 8002f44:	4618      	mov	r0, r3
 8002f46:	3710      	adds	r7, #16
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	bd80      	pop	{r7, pc}

08002f4c <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b096      	sub	sp, #88	@ 0x58
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8002f54:	e3bb      	b.n	80036ce <PCD_EP_ISR_Handler+0x782>
  {
    wIstr = hpcd->Instance->ISTR;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002f5e:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8002f62:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8002f66:	b2db      	uxtb	r3, r3
 8002f68:	f003 030f 	and.w	r3, r3, #15
 8002f6c:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d

    if (epindex == 0U)
 8002f70:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	f040 8175 	bne.w	8003264 <PCD_EP_ISR_Handler+0x318>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8002f7a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8002f7e:	f003 0310 	and.w	r3, r3, #16
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d14e      	bne.n	8003024 <PCD_EP_ISR_Handler+0xd8>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	881b      	ldrh	r3, [r3, #0]
 8002f8c:	b29b      	uxth	r3, r3
 8002f8e:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8002f92:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002f96:	81fb      	strh	r3, [r7, #14]
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681a      	ldr	r2, [r3, #0]
 8002f9c:	89fb      	ldrh	r3, [r7, #14]
 8002f9e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002fa2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002fa6:	b29b      	uxth	r3, r3
 8002fa8:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	3310      	adds	r3, #16
 8002fae:	657b      	str	r3, [r7, #84]	@ 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002fb8:	b29b      	uxth	r3, r3
 8002fba:	461a      	mov	r2, r3
 8002fbc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002fbe:	781b      	ldrb	r3, [r3, #0]
 8002fc0:	00db      	lsls	r3, r3, #3
 8002fc2:	4413      	add	r3, r2
 8002fc4:	3302      	adds	r3, #2
 8002fc6:	005b      	lsls	r3, r3, #1
 8002fc8:	687a      	ldr	r2, [r7, #4]
 8002fca:	6812      	ldr	r2, [r2, #0]
 8002fcc:	4413      	add	r3, r2
 8002fce:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002fd2:	881b      	ldrh	r3, [r3, #0]
 8002fd4:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002fd8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002fda:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8002fdc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002fde:	695a      	ldr	r2, [r3, #20]
 8002fe0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002fe2:	69db      	ldr	r3, [r3, #28]
 8002fe4:	441a      	add	r2, r3
 8002fe6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002fe8:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8002fea:	2100      	movs	r1, #0
 8002fec:	6878      	ldr	r0, [r7, #4]
 8002fee:	f007 f82d 	bl	800a04c <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	7b5b      	ldrb	r3, [r3, #13]
 8002ff6:	b2db      	uxtb	r3, r3
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	f000 8368 	beq.w	80036ce <PCD_EP_ISR_Handler+0x782>
 8002ffe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003000:	699b      	ldr	r3, [r3, #24]
 8003002:	2b00      	cmp	r3, #0
 8003004:	f040 8363 	bne.w	80036ce <PCD_EP_ISR_Handler+0x782>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	7b5b      	ldrb	r3, [r3, #13]
 800300c:	b2db      	uxtb	r3, r3
 800300e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003012:	b2da      	uxtb	r2, r3
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	2200      	movs	r2, #0
 8003020:	735a      	strb	r2, [r3, #13]
 8003022:	e354      	b.n	80036ce <PCD_EP_ISR_Handler+0x782>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800302a:	657b      	str	r3, [r7, #84]	@ 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	881b      	ldrh	r3, [r3, #0]
 8003032:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8003036:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800303a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800303e:	2b00      	cmp	r3, #0
 8003040:	d034      	beq.n	80030ac <PCD_EP_ISR_Handler+0x160>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800304a:	b29b      	uxth	r3, r3
 800304c:	461a      	mov	r2, r3
 800304e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003050:	781b      	ldrb	r3, [r3, #0]
 8003052:	00db      	lsls	r3, r3, #3
 8003054:	4413      	add	r3, r2
 8003056:	3306      	adds	r3, #6
 8003058:	005b      	lsls	r3, r3, #1
 800305a:	687a      	ldr	r2, [r7, #4]
 800305c:	6812      	ldr	r2, [r2, #0]
 800305e:	4413      	add	r3, r2
 8003060:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003064:	881b      	ldrh	r3, [r3, #0]
 8003066:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800306a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800306c:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	6818      	ldr	r0, [r3, #0]
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8003078:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800307a:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 800307c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800307e:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8003080:	b29b      	uxth	r3, r3
 8003082:	f005 fab8 	bl	80085f6 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	881b      	ldrh	r3, [r3, #0]
 800308c:	b29a      	uxth	r2, r3
 800308e:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8003092:	4013      	ands	r3, r2
 8003094:	823b      	strh	r3, [r7, #16]
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	8a3a      	ldrh	r2, [r7, #16]
 800309c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80030a0:	b292      	uxth	r2, r2
 80030a2:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 80030a4:	6878      	ldr	r0, [r7, #4]
 80030a6:	f006 ffa4 	bl	8009ff2 <HAL_PCD_SetupStageCallback>
 80030aa:	e310      	b.n	80036ce <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80030ac:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	f280 830c 	bge.w	80036ce <PCD_EP_ISR_Handler+0x782>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	881b      	ldrh	r3, [r3, #0]
 80030bc:	b29a      	uxth	r2, r3
 80030be:	f640 738f 	movw	r3, #3983	@ 0xf8f
 80030c2:	4013      	ands	r3, r2
 80030c4:	83fb      	strh	r3, [r7, #30]
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	8bfa      	ldrh	r2, [r7, #30]
 80030cc:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80030d0:	b292      	uxth	r2, r2
 80030d2:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80030dc:	b29b      	uxth	r3, r3
 80030de:	461a      	mov	r2, r3
 80030e0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80030e2:	781b      	ldrb	r3, [r3, #0]
 80030e4:	00db      	lsls	r3, r3, #3
 80030e6:	4413      	add	r3, r2
 80030e8:	3306      	adds	r3, #6
 80030ea:	005b      	lsls	r3, r3, #1
 80030ec:	687a      	ldr	r2, [r7, #4]
 80030ee:	6812      	ldr	r2, [r2, #0]
 80030f0:	4413      	add	r3, r2
 80030f2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80030f6:	881b      	ldrh	r3, [r3, #0]
 80030f8:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80030fc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80030fe:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8003100:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003102:	69db      	ldr	r3, [r3, #28]
 8003104:	2b00      	cmp	r3, #0
 8003106:	d019      	beq.n	800313c <PCD_EP_ISR_Handler+0x1f0>
 8003108:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800310a:	695b      	ldr	r3, [r3, #20]
 800310c:	2b00      	cmp	r3, #0
 800310e:	d015      	beq.n	800313c <PCD_EP_ISR_Handler+0x1f0>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6818      	ldr	r0, [r3, #0]
 8003114:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003116:	6959      	ldr	r1, [r3, #20]
 8003118:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800311a:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 800311c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800311e:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8003120:	b29b      	uxth	r3, r3
 8003122:	f005 fa68 	bl	80085f6 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8003126:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003128:	695a      	ldr	r2, [r3, #20]
 800312a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800312c:	69db      	ldr	r3, [r3, #28]
 800312e:	441a      	add	r2, r3
 8003130:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003132:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8003134:	2100      	movs	r1, #0
 8003136:	6878      	ldr	r0, [r7, #4]
 8003138:	f006 ff6d 	bl	800a016 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	881b      	ldrh	r3, [r3, #0]
 8003142:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8003146:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800314a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800314e:	2b00      	cmp	r3, #0
 8003150:	f040 82bd 	bne.w	80036ce <PCD_EP_ISR_Handler+0x782>
 8003154:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8003158:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800315c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003160:	f000 82b5 	beq.w	80036ce <PCD_EP_ISR_Handler+0x782>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	61bb      	str	r3, [r7, #24]
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003172:	b29b      	uxth	r3, r3
 8003174:	461a      	mov	r2, r3
 8003176:	69bb      	ldr	r3, [r7, #24]
 8003178:	4413      	add	r3, r2
 800317a:	61bb      	str	r3, [r7, #24]
 800317c:	69bb      	ldr	r3, [r7, #24]
 800317e:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8003182:	617b      	str	r3, [r7, #20]
 8003184:	697b      	ldr	r3, [r7, #20]
 8003186:	881b      	ldrh	r3, [r3, #0]
 8003188:	b29b      	uxth	r3, r3
 800318a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800318e:	b29a      	uxth	r2, r3
 8003190:	697b      	ldr	r3, [r7, #20]
 8003192:	801a      	strh	r2, [r3, #0]
 8003194:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003196:	691b      	ldr	r3, [r3, #16]
 8003198:	2b3e      	cmp	r3, #62	@ 0x3e
 800319a:	d91d      	bls.n	80031d8 <PCD_EP_ISR_Handler+0x28c>
 800319c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800319e:	691b      	ldr	r3, [r3, #16]
 80031a0:	095b      	lsrs	r3, r3, #5
 80031a2:	647b      	str	r3, [r7, #68]	@ 0x44
 80031a4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80031a6:	691b      	ldr	r3, [r3, #16]
 80031a8:	f003 031f 	and.w	r3, r3, #31
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d102      	bne.n	80031b6 <PCD_EP_ISR_Handler+0x26a>
 80031b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80031b2:	3b01      	subs	r3, #1
 80031b4:	647b      	str	r3, [r7, #68]	@ 0x44
 80031b6:	697b      	ldr	r3, [r7, #20]
 80031b8:	881b      	ldrh	r3, [r3, #0]
 80031ba:	b29a      	uxth	r2, r3
 80031bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80031be:	b29b      	uxth	r3, r3
 80031c0:	029b      	lsls	r3, r3, #10
 80031c2:	b29b      	uxth	r3, r3
 80031c4:	4313      	orrs	r3, r2
 80031c6:	b29b      	uxth	r3, r3
 80031c8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80031cc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80031d0:	b29a      	uxth	r2, r3
 80031d2:	697b      	ldr	r3, [r7, #20]
 80031d4:	801a      	strh	r2, [r3, #0]
 80031d6:	e026      	b.n	8003226 <PCD_EP_ISR_Handler+0x2da>
 80031d8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80031da:	691b      	ldr	r3, [r3, #16]
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d10a      	bne.n	80031f6 <PCD_EP_ISR_Handler+0x2aa>
 80031e0:	697b      	ldr	r3, [r7, #20]
 80031e2:	881b      	ldrh	r3, [r3, #0]
 80031e4:	b29b      	uxth	r3, r3
 80031e6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80031ea:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80031ee:	b29a      	uxth	r2, r3
 80031f0:	697b      	ldr	r3, [r7, #20]
 80031f2:	801a      	strh	r2, [r3, #0]
 80031f4:	e017      	b.n	8003226 <PCD_EP_ISR_Handler+0x2da>
 80031f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80031f8:	691b      	ldr	r3, [r3, #16]
 80031fa:	085b      	lsrs	r3, r3, #1
 80031fc:	647b      	str	r3, [r7, #68]	@ 0x44
 80031fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003200:	691b      	ldr	r3, [r3, #16]
 8003202:	f003 0301 	and.w	r3, r3, #1
 8003206:	2b00      	cmp	r3, #0
 8003208:	d002      	beq.n	8003210 <PCD_EP_ISR_Handler+0x2c4>
 800320a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800320c:	3301      	adds	r3, #1
 800320e:	647b      	str	r3, [r7, #68]	@ 0x44
 8003210:	697b      	ldr	r3, [r7, #20]
 8003212:	881b      	ldrh	r3, [r3, #0]
 8003214:	b29a      	uxth	r2, r3
 8003216:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003218:	b29b      	uxth	r3, r3
 800321a:	029b      	lsls	r3, r3, #10
 800321c:	b29b      	uxth	r3, r3
 800321e:	4313      	orrs	r3, r2
 8003220:	b29a      	uxth	r2, r3
 8003222:	697b      	ldr	r3, [r7, #20]
 8003224:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	881b      	ldrh	r3, [r3, #0]
 800322c:	b29b      	uxth	r3, r3
 800322e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003232:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003236:	827b      	strh	r3, [r7, #18]
 8003238:	8a7b      	ldrh	r3, [r7, #18]
 800323a:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800323e:	827b      	strh	r3, [r7, #18]
 8003240:	8a7b      	ldrh	r3, [r7, #18]
 8003242:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8003246:	827b      	strh	r3, [r7, #18]
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681a      	ldr	r2, [r3, #0]
 800324c:	8a7b      	ldrh	r3, [r7, #18]
 800324e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003252:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003256:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800325a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800325e:	b29b      	uxth	r3, r3
 8003260:	8013      	strh	r3, [r2, #0]
 8003262:	e234      	b.n	80036ce <PCD_EP_ISR_Handler+0x782>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	461a      	mov	r2, r3
 800326a:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800326e:	009b      	lsls	r3, r3, #2
 8003270:	4413      	add	r3, r2
 8003272:	881b      	ldrh	r3, [r3, #0]
 8003274:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8003278:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 800327c:	2b00      	cmp	r3, #0
 800327e:	f280 80fc 	bge.w	800347a <PCD_EP_ISR_Handler+0x52e>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	461a      	mov	r2, r3
 8003288:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800328c:	009b      	lsls	r3, r3, #2
 800328e:	4413      	add	r3, r2
 8003290:	881b      	ldrh	r3, [r3, #0]
 8003292:	b29a      	uxth	r2, r3
 8003294:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8003298:	4013      	ands	r3, r2
 800329a:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	461a      	mov	r2, r3
 80032a4:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80032a8:	009b      	lsls	r3, r3, #2
 80032aa:	4413      	add	r3, r2
 80032ac:	f8b7 2048 	ldrh.w	r2, [r7, #72]	@ 0x48
 80032b0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80032b4:	b292      	uxth	r2, r2
 80032b6:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 80032b8:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 80032bc:	4613      	mov	r3, r2
 80032be:	009b      	lsls	r3, r3, #2
 80032c0:	4413      	add	r3, r2
 80032c2:	00db      	lsls	r3, r3, #3
 80032c4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80032c8:	687a      	ldr	r2, [r7, #4]
 80032ca:	4413      	add	r3, r2
 80032cc:	657b      	str	r3, [r7, #84]	@ 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 80032ce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80032d0:	7b1b      	ldrb	r3, [r3, #12]
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d125      	bne.n	8003322 <PCD_EP_ISR_Handler+0x3d6>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80032de:	b29b      	uxth	r3, r3
 80032e0:	461a      	mov	r2, r3
 80032e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80032e4:	781b      	ldrb	r3, [r3, #0]
 80032e6:	00db      	lsls	r3, r3, #3
 80032e8:	4413      	add	r3, r2
 80032ea:	3306      	adds	r3, #6
 80032ec:	005b      	lsls	r3, r3, #1
 80032ee:	687a      	ldr	r2, [r7, #4]
 80032f0:	6812      	ldr	r2, [r2, #0]
 80032f2:	4413      	add	r3, r2
 80032f4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80032f8:	881b      	ldrh	r3, [r3, #0]
 80032fa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80032fe:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

          if (count != 0U)
 8003302:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8003306:	2b00      	cmp	r3, #0
 8003308:	f000 8092 	beq.w	8003430 <PCD_EP_ISR_Handler+0x4e4>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	6818      	ldr	r0, [r3, #0]
 8003310:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003312:	6959      	ldr	r1, [r3, #20]
 8003314:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003316:	88da      	ldrh	r2, [r3, #6]
 8003318:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800331c:	f005 f96b 	bl	80085f6 <USB_ReadPMA>
 8003320:	e086      	b.n	8003430 <PCD_EP_ISR_Handler+0x4e4>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8003322:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003324:	78db      	ldrb	r3, [r3, #3]
 8003326:	2b02      	cmp	r3, #2
 8003328:	d10a      	bne.n	8003340 <PCD_EP_ISR_Handler+0x3f4>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 800332a:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800332e:	461a      	mov	r2, r3
 8003330:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003332:	6878      	ldr	r0, [r7, #4]
 8003334:	f000 f9d9 	bl	80036ea <HAL_PCD_EP_DB_Receive>
 8003338:	4603      	mov	r3, r0
 800333a:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
 800333e:	e077      	b.n	8003430 <PCD_EP_ISR_Handler+0x4e4>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	461a      	mov	r2, r3
 8003346:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003348:	781b      	ldrb	r3, [r3, #0]
 800334a:	009b      	lsls	r3, r3, #2
 800334c:	4413      	add	r3, r2
 800334e:	881b      	ldrh	r3, [r3, #0]
 8003350:	b29b      	uxth	r3, r3
 8003352:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003356:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800335a:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	461a      	mov	r2, r3
 8003364:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003366:	781b      	ldrb	r3, [r3, #0]
 8003368:	009b      	lsls	r3, r3, #2
 800336a:	441a      	add	r2, r3
 800336c:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8003370:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003374:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003378:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800337c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8003380:	b29b      	uxth	r3, r3
 8003382:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	461a      	mov	r2, r3
 800338a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800338c:	781b      	ldrb	r3, [r3, #0]
 800338e:	009b      	lsls	r3, r3, #2
 8003390:	4413      	add	r3, r2
 8003392:	881b      	ldrh	r3, [r3, #0]
 8003394:	b29b      	uxth	r3, r3
 8003396:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800339a:	2b00      	cmp	r3, #0
 800339c:	d024      	beq.n	80033e8 <PCD_EP_ISR_Handler+0x49c>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80033a6:	b29b      	uxth	r3, r3
 80033a8:	461a      	mov	r2, r3
 80033aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80033ac:	781b      	ldrb	r3, [r3, #0]
 80033ae:	00db      	lsls	r3, r3, #3
 80033b0:	4413      	add	r3, r2
 80033b2:	3302      	adds	r3, #2
 80033b4:	005b      	lsls	r3, r3, #1
 80033b6:	687a      	ldr	r2, [r7, #4]
 80033b8:	6812      	ldr	r2, [r2, #0]
 80033ba:	4413      	add	r3, r2
 80033bc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80033c0:	881b      	ldrh	r3, [r3, #0]
 80033c2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80033c6:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 80033ca:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d02e      	beq.n	8003430 <PCD_EP_ISR_Handler+0x4e4>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	6818      	ldr	r0, [r3, #0]
 80033d6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80033d8:	6959      	ldr	r1, [r3, #20]
 80033da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80033dc:	891a      	ldrh	r2, [r3, #8]
 80033de:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80033e2:	f005 f908 	bl	80085f6 <USB_ReadPMA>
 80033e6:	e023      	b.n	8003430 <PCD_EP_ISR_Handler+0x4e4>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80033f0:	b29b      	uxth	r3, r3
 80033f2:	461a      	mov	r2, r3
 80033f4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80033f6:	781b      	ldrb	r3, [r3, #0]
 80033f8:	00db      	lsls	r3, r3, #3
 80033fa:	4413      	add	r3, r2
 80033fc:	3306      	adds	r3, #6
 80033fe:	005b      	lsls	r3, r3, #1
 8003400:	687a      	ldr	r2, [r7, #4]
 8003402:	6812      	ldr	r2, [r2, #0]
 8003404:	4413      	add	r3, r2
 8003406:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800340a:	881b      	ldrh	r3, [r3, #0]
 800340c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003410:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 8003414:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8003418:	2b00      	cmp	r3, #0
 800341a:	d009      	beq.n	8003430 <PCD_EP_ISR_Handler+0x4e4>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	6818      	ldr	r0, [r3, #0]
 8003420:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003422:	6959      	ldr	r1, [r3, #20]
 8003424:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003426:	895a      	ldrh	r2, [r3, #10]
 8003428:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800342c:	f005 f8e3 	bl	80085f6 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8003430:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003432:	69da      	ldr	r2, [r3, #28]
 8003434:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8003438:	441a      	add	r2, r3
 800343a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800343c:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 800343e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003440:	695a      	ldr	r2, [r3, #20]
 8003442:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8003446:	441a      	add	r2, r3
 8003448:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800344a:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800344c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800344e:	699b      	ldr	r3, [r3, #24]
 8003450:	2b00      	cmp	r3, #0
 8003452:	d005      	beq.n	8003460 <PCD_EP_ISR_Handler+0x514>
 8003454:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 8003458:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800345a:	691b      	ldr	r3, [r3, #16]
 800345c:	429a      	cmp	r2, r3
 800345e:	d206      	bcs.n	800346e <PCD_EP_ISR_Handler+0x522>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8003460:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003462:	781b      	ldrb	r3, [r3, #0]
 8003464:	4619      	mov	r1, r3
 8003466:	6878      	ldr	r0, [r7, #4]
 8003468:	f006 fdd5 	bl	800a016 <HAL_PCD_DataOutStageCallback>
 800346c:	e005      	b.n	800347a <PCD_EP_ISR_Handler+0x52e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003474:	4618      	mov	r0, r3
 8003476:	f003 fb89 	bl	8006b8c <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800347a:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800347e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003482:	2b00      	cmp	r3, #0
 8003484:	f000 8123 	beq.w	80036ce <PCD_EP_ISR_Handler+0x782>
      {
        ep = &hpcd->IN_ep[epindex];
 8003488:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 800348c:	4613      	mov	r3, r2
 800348e:	009b      	lsls	r3, r3, #2
 8003490:	4413      	add	r3, r2
 8003492:	00db      	lsls	r3, r3, #3
 8003494:	3310      	adds	r3, #16
 8003496:	687a      	ldr	r2, [r7, #4]
 8003498:	4413      	add	r3, r2
 800349a:	657b      	str	r3, [r7, #84]	@ 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	461a      	mov	r2, r3
 80034a2:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80034a6:	009b      	lsls	r3, r3, #2
 80034a8:	4413      	add	r3, r2
 80034aa:	881b      	ldrh	r3, [r3, #0]
 80034ac:	b29b      	uxth	r3, r3
 80034ae:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 80034b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80034b6:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	461a      	mov	r2, r3
 80034c0:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80034c4:	009b      	lsls	r3, r3, #2
 80034c6:	441a      	add	r2, r3
 80034c8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80034cc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80034d0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80034d4:	b29b      	uxth	r3, r3
 80034d6:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 80034d8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80034da:	78db      	ldrb	r3, [r3, #3]
 80034dc:	2b01      	cmp	r3, #1
 80034de:	f040 80a2 	bne.w	8003626 <PCD_EP_ISR_Handler+0x6da>
        {
          ep->xfer_len = 0U;
 80034e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80034e4:	2200      	movs	r2, #0
 80034e6:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 80034e8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80034ea:	7b1b      	ldrb	r3, [r3, #12]
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	f000 8093 	beq.w	8003618 <PCD_EP_ISR_Handler+0x6cc>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80034f2:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80034f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d046      	beq.n	800358c <PCD_EP_ISR_Handler+0x640>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80034fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003500:	785b      	ldrb	r3, [r3, #1]
 8003502:	2b00      	cmp	r3, #0
 8003504:	d126      	bne.n	8003554 <PCD_EP_ISR_Handler+0x608>
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	627b      	str	r3, [r7, #36]	@ 0x24
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003514:	b29b      	uxth	r3, r3
 8003516:	461a      	mov	r2, r3
 8003518:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800351a:	4413      	add	r3, r2
 800351c:	627b      	str	r3, [r7, #36]	@ 0x24
 800351e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003520:	781b      	ldrb	r3, [r3, #0]
 8003522:	011a      	lsls	r2, r3, #4
 8003524:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003526:	4413      	add	r3, r2
 8003528:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800352c:	623b      	str	r3, [r7, #32]
 800352e:	6a3b      	ldr	r3, [r7, #32]
 8003530:	881b      	ldrh	r3, [r3, #0]
 8003532:	b29b      	uxth	r3, r3
 8003534:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003538:	b29a      	uxth	r2, r3
 800353a:	6a3b      	ldr	r3, [r7, #32]
 800353c:	801a      	strh	r2, [r3, #0]
 800353e:	6a3b      	ldr	r3, [r7, #32]
 8003540:	881b      	ldrh	r3, [r3, #0]
 8003542:	b29b      	uxth	r3, r3
 8003544:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003548:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800354c:	b29a      	uxth	r2, r3
 800354e:	6a3b      	ldr	r3, [r7, #32]
 8003550:	801a      	strh	r2, [r3, #0]
 8003552:	e061      	b.n	8003618 <PCD_EP_ISR_Handler+0x6cc>
 8003554:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003556:	785b      	ldrb	r3, [r3, #1]
 8003558:	2b01      	cmp	r3, #1
 800355a:	d15d      	bne.n	8003618 <PCD_EP_ISR_Handler+0x6cc>
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800356a:	b29b      	uxth	r3, r3
 800356c:	461a      	mov	r2, r3
 800356e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003570:	4413      	add	r3, r2
 8003572:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003574:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003576:	781b      	ldrb	r3, [r3, #0]
 8003578:	011a      	lsls	r2, r3, #4
 800357a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800357c:	4413      	add	r3, r2
 800357e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8003582:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003584:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003586:	2200      	movs	r2, #0
 8003588:	801a      	strh	r2, [r3, #0]
 800358a:	e045      	b.n	8003618 <PCD_EP_ISR_Handler+0x6cc>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003592:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003594:	785b      	ldrb	r3, [r3, #1]
 8003596:	2b00      	cmp	r3, #0
 8003598:	d126      	bne.n	80035e8 <PCD_EP_ISR_Handler+0x69c>
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	637b      	str	r3, [r7, #52]	@ 0x34
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80035a8:	b29b      	uxth	r3, r3
 80035aa:	461a      	mov	r2, r3
 80035ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80035ae:	4413      	add	r3, r2
 80035b0:	637b      	str	r3, [r7, #52]	@ 0x34
 80035b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80035b4:	781b      	ldrb	r3, [r3, #0]
 80035b6:	011a      	lsls	r2, r3, #4
 80035b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80035ba:	4413      	add	r3, r2
 80035bc:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80035c0:	633b      	str	r3, [r7, #48]	@ 0x30
 80035c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035c4:	881b      	ldrh	r3, [r3, #0]
 80035c6:	b29b      	uxth	r3, r3
 80035c8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80035cc:	b29a      	uxth	r2, r3
 80035ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035d0:	801a      	strh	r2, [r3, #0]
 80035d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035d4:	881b      	ldrh	r3, [r3, #0]
 80035d6:	b29b      	uxth	r3, r3
 80035d8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80035dc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80035e0:	b29a      	uxth	r2, r3
 80035e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035e4:	801a      	strh	r2, [r3, #0]
 80035e6:	e017      	b.n	8003618 <PCD_EP_ISR_Handler+0x6cc>
 80035e8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80035ea:	785b      	ldrb	r3, [r3, #1]
 80035ec:	2b01      	cmp	r3, #1
 80035ee:	d113      	bne.n	8003618 <PCD_EP_ISR_Handler+0x6cc>
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80035f8:	b29b      	uxth	r3, r3
 80035fa:	461a      	mov	r2, r3
 80035fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80035fe:	4413      	add	r3, r2
 8003600:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003602:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003604:	781b      	ldrb	r3, [r3, #0]
 8003606:	011a      	lsls	r2, r3, #4
 8003608:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800360a:	4413      	add	r3, r2
 800360c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8003610:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003612:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003614:	2200      	movs	r2, #0
 8003616:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003618:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800361a:	781b      	ldrb	r3, [r3, #0]
 800361c:	4619      	mov	r1, r3
 800361e:	6878      	ldr	r0, [r7, #4]
 8003620:	f006 fd14 	bl	800a04c <HAL_PCD_DataInStageCallback>
 8003624:	e053      	b.n	80036ce <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8003626:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800362a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800362e:	2b00      	cmp	r3, #0
 8003630:	d146      	bne.n	80036c0 <PCD_EP_ISR_Handler+0x774>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800363a:	b29b      	uxth	r3, r3
 800363c:	461a      	mov	r2, r3
 800363e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003640:	781b      	ldrb	r3, [r3, #0]
 8003642:	00db      	lsls	r3, r3, #3
 8003644:	4413      	add	r3, r2
 8003646:	3302      	adds	r3, #2
 8003648:	005b      	lsls	r3, r3, #1
 800364a:	687a      	ldr	r2, [r7, #4]
 800364c:	6812      	ldr	r2, [r2, #0]
 800364e:	4413      	add	r3, r2
 8003650:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003654:	881b      	ldrh	r3, [r3, #0]
 8003656:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800365a:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

            if (ep->xfer_len > TxPctSize)
 800365e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003660:	699a      	ldr	r2, [r3, #24]
 8003662:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8003666:	429a      	cmp	r2, r3
 8003668:	d907      	bls.n	800367a <PCD_EP_ISR_Handler+0x72e>
            {
              ep->xfer_len -= TxPctSize;
 800366a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800366c:	699a      	ldr	r2, [r3, #24]
 800366e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8003672:	1ad2      	subs	r2, r2, r3
 8003674:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003676:	619a      	str	r2, [r3, #24]
 8003678:	e002      	b.n	8003680 <PCD_EP_ISR_Handler+0x734>
            }
            else
            {
              ep->xfer_len = 0U;
 800367a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800367c:	2200      	movs	r2, #0
 800367e:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8003680:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003682:	699b      	ldr	r3, [r3, #24]
 8003684:	2b00      	cmp	r3, #0
 8003686:	d106      	bne.n	8003696 <PCD_EP_ISR_Handler+0x74a>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003688:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800368a:	781b      	ldrb	r3, [r3, #0]
 800368c:	4619      	mov	r1, r3
 800368e:	6878      	ldr	r0, [r7, #4]
 8003690:	f006 fcdc 	bl	800a04c <HAL_PCD_DataInStageCallback>
 8003694:	e01b      	b.n	80036ce <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8003696:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003698:	695a      	ldr	r2, [r3, #20]
 800369a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800369e:	441a      	add	r2, r3
 80036a0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80036a2:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 80036a4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80036a6:	69da      	ldr	r2, [r3, #28]
 80036a8:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80036ac:	441a      	add	r2, r3
 80036ae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80036b0:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80036b8:	4618      	mov	r0, r3
 80036ba:	f003 fa67 	bl	8006b8c <USB_EPStartXfer>
 80036be:	e006      	b.n	80036ce <PCD_EP_ISR_Handler+0x782>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 80036c0:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80036c4:	461a      	mov	r2, r3
 80036c6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80036c8:	6878      	ldr	r0, [r7, #4]
 80036ca:	f000 f91b 	bl	8003904 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80036d6:	b29b      	uxth	r3, r3
 80036d8:	b21b      	sxth	r3, r3
 80036da:	2b00      	cmp	r3, #0
 80036dc:	f6ff ac3b 	blt.w	8002f56 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 80036e0:	2300      	movs	r3, #0
}
 80036e2:	4618      	mov	r0, r3
 80036e4:	3758      	adds	r7, #88	@ 0x58
 80036e6:	46bd      	mov	sp, r7
 80036e8:	bd80      	pop	{r7, pc}

080036ea <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80036ea:	b580      	push	{r7, lr}
 80036ec:	b088      	sub	sp, #32
 80036ee:	af00      	add	r7, sp, #0
 80036f0:	60f8      	str	r0, [r7, #12]
 80036f2:	60b9      	str	r1, [r7, #8]
 80036f4:	4613      	mov	r3, r2
 80036f6:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80036f8:	88fb      	ldrh	r3, [r7, #6]
 80036fa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d07e      	beq.n	8003800 <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800370a:	b29b      	uxth	r3, r3
 800370c:	461a      	mov	r2, r3
 800370e:	68bb      	ldr	r3, [r7, #8]
 8003710:	781b      	ldrb	r3, [r3, #0]
 8003712:	00db      	lsls	r3, r3, #3
 8003714:	4413      	add	r3, r2
 8003716:	3302      	adds	r3, #2
 8003718:	005b      	lsls	r3, r3, #1
 800371a:	68fa      	ldr	r2, [r7, #12]
 800371c:	6812      	ldr	r2, [r2, #0]
 800371e:	4413      	add	r3, r2
 8003720:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003724:	881b      	ldrh	r3, [r3, #0]
 8003726:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800372a:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800372c:	68bb      	ldr	r3, [r7, #8]
 800372e:	699a      	ldr	r2, [r3, #24]
 8003730:	8b7b      	ldrh	r3, [r7, #26]
 8003732:	429a      	cmp	r2, r3
 8003734:	d306      	bcc.n	8003744 <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 8003736:	68bb      	ldr	r3, [r7, #8]
 8003738:	699a      	ldr	r2, [r3, #24]
 800373a:	8b7b      	ldrh	r3, [r7, #26]
 800373c:	1ad2      	subs	r2, r2, r3
 800373e:	68bb      	ldr	r3, [r7, #8]
 8003740:	619a      	str	r2, [r3, #24]
 8003742:	e002      	b.n	800374a <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 8003744:	68bb      	ldr	r3, [r7, #8]
 8003746:	2200      	movs	r2, #0
 8003748:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800374a:	68bb      	ldr	r3, [r7, #8]
 800374c:	699b      	ldr	r3, [r3, #24]
 800374e:	2b00      	cmp	r3, #0
 8003750:	d123      	bne.n	800379a <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	461a      	mov	r2, r3
 8003758:	68bb      	ldr	r3, [r7, #8]
 800375a:	781b      	ldrb	r3, [r3, #0]
 800375c:	009b      	lsls	r3, r3, #2
 800375e:	4413      	add	r3, r2
 8003760:	881b      	ldrh	r3, [r3, #0]
 8003762:	b29b      	uxth	r3, r3
 8003764:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003768:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800376c:	833b      	strh	r3, [r7, #24]
 800376e:	8b3b      	ldrh	r3, [r7, #24]
 8003770:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8003774:	833b      	strh	r3, [r7, #24]
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	461a      	mov	r2, r3
 800377c:	68bb      	ldr	r3, [r7, #8]
 800377e:	781b      	ldrb	r3, [r3, #0]
 8003780:	009b      	lsls	r3, r3, #2
 8003782:	441a      	add	r2, r3
 8003784:	8b3b      	ldrh	r3, [r7, #24]
 8003786:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800378a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800378e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003792:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003796:	b29b      	uxth	r3, r3
 8003798:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800379a:	88fb      	ldrh	r3, [r7, #6]
 800379c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d01f      	beq.n	80037e4 <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	461a      	mov	r2, r3
 80037aa:	68bb      	ldr	r3, [r7, #8]
 80037ac:	781b      	ldrb	r3, [r3, #0]
 80037ae:	009b      	lsls	r3, r3, #2
 80037b0:	4413      	add	r3, r2
 80037b2:	881b      	ldrh	r3, [r3, #0]
 80037b4:	b29b      	uxth	r3, r3
 80037b6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80037ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80037be:	82fb      	strh	r3, [r7, #22]
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	461a      	mov	r2, r3
 80037c6:	68bb      	ldr	r3, [r7, #8]
 80037c8:	781b      	ldrb	r3, [r3, #0]
 80037ca:	009b      	lsls	r3, r3, #2
 80037cc:	441a      	add	r2, r3
 80037ce:	8afb      	ldrh	r3, [r7, #22]
 80037d0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80037d4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80037d8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80037dc:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80037e0:	b29b      	uxth	r3, r3
 80037e2:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80037e4:	8b7b      	ldrh	r3, [r7, #26]
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	f000 8087 	beq.w	80038fa <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	6818      	ldr	r0, [r3, #0]
 80037f0:	68bb      	ldr	r3, [r7, #8]
 80037f2:	6959      	ldr	r1, [r3, #20]
 80037f4:	68bb      	ldr	r3, [r7, #8]
 80037f6:	891a      	ldrh	r2, [r3, #8]
 80037f8:	8b7b      	ldrh	r3, [r7, #26]
 80037fa:	f004 fefc 	bl	80085f6 <USB_ReadPMA>
 80037fe:	e07c      	b.n	80038fa <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003808:	b29b      	uxth	r3, r3
 800380a:	461a      	mov	r2, r3
 800380c:	68bb      	ldr	r3, [r7, #8]
 800380e:	781b      	ldrb	r3, [r3, #0]
 8003810:	00db      	lsls	r3, r3, #3
 8003812:	4413      	add	r3, r2
 8003814:	3306      	adds	r3, #6
 8003816:	005b      	lsls	r3, r3, #1
 8003818:	68fa      	ldr	r2, [r7, #12]
 800381a:	6812      	ldr	r2, [r2, #0]
 800381c:	4413      	add	r3, r2
 800381e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003822:	881b      	ldrh	r3, [r3, #0]
 8003824:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003828:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800382a:	68bb      	ldr	r3, [r7, #8]
 800382c:	699a      	ldr	r2, [r3, #24]
 800382e:	8b7b      	ldrh	r3, [r7, #26]
 8003830:	429a      	cmp	r2, r3
 8003832:	d306      	bcc.n	8003842 <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 8003834:	68bb      	ldr	r3, [r7, #8]
 8003836:	699a      	ldr	r2, [r3, #24]
 8003838:	8b7b      	ldrh	r3, [r7, #26]
 800383a:	1ad2      	subs	r2, r2, r3
 800383c:	68bb      	ldr	r3, [r7, #8]
 800383e:	619a      	str	r2, [r3, #24]
 8003840:	e002      	b.n	8003848 <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 8003842:	68bb      	ldr	r3, [r7, #8]
 8003844:	2200      	movs	r2, #0
 8003846:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8003848:	68bb      	ldr	r3, [r7, #8]
 800384a:	699b      	ldr	r3, [r3, #24]
 800384c:	2b00      	cmp	r3, #0
 800384e:	d123      	bne.n	8003898 <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	461a      	mov	r2, r3
 8003856:	68bb      	ldr	r3, [r7, #8]
 8003858:	781b      	ldrb	r3, [r3, #0]
 800385a:	009b      	lsls	r3, r3, #2
 800385c:	4413      	add	r3, r2
 800385e:	881b      	ldrh	r3, [r3, #0]
 8003860:	b29b      	uxth	r3, r3
 8003862:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003866:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800386a:	83fb      	strh	r3, [r7, #30]
 800386c:	8bfb      	ldrh	r3, [r7, #30]
 800386e:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8003872:	83fb      	strh	r3, [r7, #30]
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	461a      	mov	r2, r3
 800387a:	68bb      	ldr	r3, [r7, #8]
 800387c:	781b      	ldrb	r3, [r3, #0]
 800387e:	009b      	lsls	r3, r3, #2
 8003880:	441a      	add	r2, r3
 8003882:	8bfb      	ldrh	r3, [r7, #30]
 8003884:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003888:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800388c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003890:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003894:	b29b      	uxth	r3, r3
 8003896:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8003898:	88fb      	ldrh	r3, [r7, #6]
 800389a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d11f      	bne.n	80038e2 <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	461a      	mov	r2, r3
 80038a8:	68bb      	ldr	r3, [r7, #8]
 80038aa:	781b      	ldrb	r3, [r3, #0]
 80038ac:	009b      	lsls	r3, r3, #2
 80038ae:	4413      	add	r3, r2
 80038b0:	881b      	ldrh	r3, [r3, #0]
 80038b2:	b29b      	uxth	r3, r3
 80038b4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80038b8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80038bc:	83bb      	strh	r3, [r7, #28]
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	461a      	mov	r2, r3
 80038c4:	68bb      	ldr	r3, [r7, #8]
 80038c6:	781b      	ldrb	r3, [r3, #0]
 80038c8:	009b      	lsls	r3, r3, #2
 80038ca:	441a      	add	r2, r3
 80038cc:	8bbb      	ldrh	r3, [r7, #28]
 80038ce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80038d2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80038d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80038da:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80038de:	b29b      	uxth	r3, r3
 80038e0:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80038e2:	8b7b      	ldrh	r3, [r7, #26]
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d008      	beq.n	80038fa <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	6818      	ldr	r0, [r3, #0]
 80038ec:	68bb      	ldr	r3, [r7, #8]
 80038ee:	6959      	ldr	r1, [r3, #20]
 80038f0:	68bb      	ldr	r3, [r7, #8]
 80038f2:	895a      	ldrh	r2, [r3, #10]
 80038f4:	8b7b      	ldrh	r3, [r7, #26]
 80038f6:	f004 fe7e 	bl	80085f6 <USB_ReadPMA>
    }
  }

  return count;
 80038fa:	8b7b      	ldrh	r3, [r7, #26]
}
 80038fc:	4618      	mov	r0, r3
 80038fe:	3720      	adds	r7, #32
 8003900:	46bd      	mov	sp, r7
 8003902:	bd80      	pop	{r7, pc}

08003904 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b0a4      	sub	sp, #144	@ 0x90
 8003908:	af00      	add	r7, sp, #0
 800390a:	60f8      	str	r0, [r7, #12]
 800390c:	60b9      	str	r1, [r7, #8]
 800390e:	4613      	mov	r3, r2
 8003910:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003912:	88fb      	ldrh	r3, [r7, #6]
 8003914:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003918:	2b00      	cmp	r3, #0
 800391a:	f000 81dd 	beq.w	8003cd8 <HAL_PCD_EP_DB_Transmit+0x3d4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003926:	b29b      	uxth	r3, r3
 8003928:	461a      	mov	r2, r3
 800392a:	68bb      	ldr	r3, [r7, #8]
 800392c:	781b      	ldrb	r3, [r3, #0]
 800392e:	00db      	lsls	r3, r3, #3
 8003930:	4413      	add	r3, r2
 8003932:	3302      	adds	r3, #2
 8003934:	005b      	lsls	r3, r3, #1
 8003936:	68fa      	ldr	r2, [r7, #12]
 8003938:	6812      	ldr	r2, [r2, #0]
 800393a:	4413      	add	r3, r2
 800393c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003940:	881b      	ldrh	r3, [r3, #0]
 8003942:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003946:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

    if (ep->xfer_len > TxPctSize)
 800394a:	68bb      	ldr	r3, [r7, #8]
 800394c:	699a      	ldr	r2, [r3, #24]
 800394e:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8003952:	429a      	cmp	r2, r3
 8003954:	d907      	bls.n	8003966 <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxPctSize;
 8003956:	68bb      	ldr	r3, [r7, #8]
 8003958:	699a      	ldr	r2, [r3, #24]
 800395a:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800395e:	1ad2      	subs	r2, r2, r3
 8003960:	68bb      	ldr	r3, [r7, #8]
 8003962:	619a      	str	r2, [r3, #24]
 8003964:	e002      	b.n	800396c <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 8003966:	68bb      	ldr	r3, [r7, #8]
 8003968:	2200      	movs	r2, #0
 800396a:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800396c:	68bb      	ldr	r3, [r7, #8]
 800396e:	699b      	ldr	r3, [r3, #24]
 8003970:	2b00      	cmp	r3, #0
 8003972:	f040 80b9 	bne.w	8003ae8 <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003976:	68bb      	ldr	r3, [r7, #8]
 8003978:	785b      	ldrb	r3, [r3, #1]
 800397a:	2b00      	cmp	r3, #0
 800397c:	d126      	bne.n	80039cc <HAL_PCD_EP_DB_Transmit+0xc8>
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800398c:	b29b      	uxth	r3, r3
 800398e:	461a      	mov	r2, r3
 8003990:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003992:	4413      	add	r3, r2
 8003994:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003996:	68bb      	ldr	r3, [r7, #8]
 8003998:	781b      	ldrb	r3, [r3, #0]
 800399a:	011a      	lsls	r2, r3, #4
 800399c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800399e:	4413      	add	r3, r2
 80039a0:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80039a4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80039a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039a8:	881b      	ldrh	r3, [r3, #0]
 80039aa:	b29b      	uxth	r3, r3
 80039ac:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80039b0:	b29a      	uxth	r2, r3
 80039b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039b4:	801a      	strh	r2, [r3, #0]
 80039b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039b8:	881b      	ldrh	r3, [r3, #0]
 80039ba:	b29b      	uxth	r3, r3
 80039bc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80039c0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80039c4:	b29a      	uxth	r2, r3
 80039c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039c8:	801a      	strh	r2, [r3, #0]
 80039ca:	e01a      	b.n	8003a02 <HAL_PCD_EP_DB_Transmit+0xfe>
 80039cc:	68bb      	ldr	r3, [r7, #8]
 80039ce:	785b      	ldrb	r3, [r3, #1]
 80039d0:	2b01      	cmp	r3, #1
 80039d2:	d116      	bne.n	8003a02 <HAL_PCD_EP_DB_Transmit+0xfe>
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80039e2:	b29b      	uxth	r3, r3
 80039e4:	461a      	mov	r2, r3
 80039e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039e8:	4413      	add	r3, r2
 80039ea:	637b      	str	r3, [r7, #52]	@ 0x34
 80039ec:	68bb      	ldr	r3, [r7, #8]
 80039ee:	781b      	ldrb	r3, [r3, #0]
 80039f0:	011a      	lsls	r2, r3, #4
 80039f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039f4:	4413      	add	r3, r2
 80039f6:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80039fa:	633b      	str	r3, [r7, #48]	@ 0x30
 80039fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039fe:	2200      	movs	r2, #0
 8003a00:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a08:	68bb      	ldr	r3, [r7, #8]
 8003a0a:	785b      	ldrb	r3, [r3, #1]
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d126      	bne.n	8003a5e <HAL_PCD_EP_DB_Transmit+0x15a>
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	61fb      	str	r3, [r7, #28]
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003a1e:	b29b      	uxth	r3, r3
 8003a20:	461a      	mov	r2, r3
 8003a22:	69fb      	ldr	r3, [r7, #28]
 8003a24:	4413      	add	r3, r2
 8003a26:	61fb      	str	r3, [r7, #28]
 8003a28:	68bb      	ldr	r3, [r7, #8]
 8003a2a:	781b      	ldrb	r3, [r3, #0]
 8003a2c:	011a      	lsls	r2, r3, #4
 8003a2e:	69fb      	ldr	r3, [r7, #28]
 8003a30:	4413      	add	r3, r2
 8003a32:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8003a36:	61bb      	str	r3, [r7, #24]
 8003a38:	69bb      	ldr	r3, [r7, #24]
 8003a3a:	881b      	ldrh	r3, [r3, #0]
 8003a3c:	b29b      	uxth	r3, r3
 8003a3e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003a42:	b29a      	uxth	r2, r3
 8003a44:	69bb      	ldr	r3, [r7, #24]
 8003a46:	801a      	strh	r2, [r3, #0]
 8003a48:	69bb      	ldr	r3, [r7, #24]
 8003a4a:	881b      	ldrh	r3, [r3, #0]
 8003a4c:	b29b      	uxth	r3, r3
 8003a4e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003a52:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003a56:	b29a      	uxth	r2, r3
 8003a58:	69bb      	ldr	r3, [r7, #24]
 8003a5a:	801a      	strh	r2, [r3, #0]
 8003a5c:	e017      	b.n	8003a8e <HAL_PCD_EP_DB_Transmit+0x18a>
 8003a5e:	68bb      	ldr	r3, [r7, #8]
 8003a60:	785b      	ldrb	r3, [r3, #1]
 8003a62:	2b01      	cmp	r3, #1
 8003a64:	d113      	bne.n	8003a8e <HAL_PCD_EP_DB_Transmit+0x18a>
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003a6e:	b29b      	uxth	r3, r3
 8003a70:	461a      	mov	r2, r3
 8003a72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a74:	4413      	add	r3, r2
 8003a76:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a78:	68bb      	ldr	r3, [r7, #8]
 8003a7a:	781b      	ldrb	r3, [r3, #0]
 8003a7c:	011a      	lsls	r2, r3, #4
 8003a7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a80:	4413      	add	r3, r2
 8003a82:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8003a86:	623b      	str	r3, [r7, #32]
 8003a88:	6a3b      	ldr	r3, [r7, #32]
 8003a8a:	2200      	movs	r2, #0
 8003a8c:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003a8e:	68bb      	ldr	r3, [r7, #8]
 8003a90:	781b      	ldrb	r3, [r3, #0]
 8003a92:	4619      	mov	r1, r3
 8003a94:	68f8      	ldr	r0, [r7, #12]
 8003a96:	f006 fad9 	bl	800a04c <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003a9a:	88fb      	ldrh	r3, [r7, #6]
 8003a9c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	f000 82fc 	beq.w	800409e <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	461a      	mov	r2, r3
 8003aac:	68bb      	ldr	r3, [r7, #8]
 8003aae:	781b      	ldrb	r3, [r3, #0]
 8003ab0:	009b      	lsls	r3, r3, #2
 8003ab2:	4413      	add	r3, r2
 8003ab4:	881b      	ldrh	r3, [r3, #0]
 8003ab6:	b29b      	uxth	r3, r3
 8003ab8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003abc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ac0:	82fb      	strh	r3, [r7, #22]
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	461a      	mov	r2, r3
 8003ac8:	68bb      	ldr	r3, [r7, #8]
 8003aca:	781b      	ldrb	r3, [r3, #0]
 8003acc:	009b      	lsls	r3, r3, #2
 8003ace:	441a      	add	r2, r3
 8003ad0:	8afb      	ldrh	r3, [r7, #22]
 8003ad2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003ad6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003ada:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003ade:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003ae2:	b29b      	uxth	r3, r3
 8003ae4:	8013      	strh	r3, [r2, #0]
 8003ae6:	e2da      	b.n	800409e <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003ae8:	88fb      	ldrh	r3, [r7, #6]
 8003aea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d021      	beq.n	8003b36 <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	461a      	mov	r2, r3
 8003af8:	68bb      	ldr	r3, [r7, #8]
 8003afa:	781b      	ldrb	r3, [r3, #0]
 8003afc:	009b      	lsls	r3, r3, #2
 8003afe:	4413      	add	r3, r2
 8003b00:	881b      	ldrh	r3, [r3, #0]
 8003b02:	b29b      	uxth	r3, r3
 8003b04:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003b08:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003b0c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	461a      	mov	r2, r3
 8003b16:	68bb      	ldr	r3, [r7, #8]
 8003b18:	781b      	ldrb	r3, [r3, #0]
 8003b1a:	009b      	lsls	r3, r3, #2
 8003b1c:	441a      	add	r2, r3
 8003b1e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8003b22:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003b26:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003b2a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003b2e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003b32:	b29b      	uxth	r3, r3
 8003b34:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8003b36:	68bb      	ldr	r3, [r7, #8]
 8003b38:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003b3c:	2b01      	cmp	r3, #1
 8003b3e:	f040 82ae 	bne.w	800409e <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 8003b42:	68bb      	ldr	r3, [r7, #8]
 8003b44:	695a      	ldr	r2, [r3, #20]
 8003b46:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8003b4a:	441a      	add	r2, r3
 8003b4c:	68bb      	ldr	r3, [r7, #8]
 8003b4e:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8003b50:	68bb      	ldr	r3, [r7, #8]
 8003b52:	69da      	ldr	r2, [r3, #28]
 8003b54:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8003b58:	441a      	add	r2, r3
 8003b5a:	68bb      	ldr	r3, [r7, #8]
 8003b5c:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8003b5e:	68bb      	ldr	r3, [r7, #8]
 8003b60:	6a1a      	ldr	r2, [r3, #32]
 8003b62:	68bb      	ldr	r3, [r7, #8]
 8003b64:	691b      	ldr	r3, [r3, #16]
 8003b66:	429a      	cmp	r2, r3
 8003b68:	d30b      	bcc.n	8003b82 <HAL_PCD_EP_DB_Transmit+0x27e>
        {
          len = ep->maxpacket;
 8003b6a:	68bb      	ldr	r3, [r7, #8]
 8003b6c:	691b      	ldr	r3, [r3, #16]
 8003b6e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 8003b72:	68bb      	ldr	r3, [r7, #8]
 8003b74:	6a1a      	ldr	r2, [r3, #32]
 8003b76:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003b7a:	1ad2      	subs	r2, r2, r3
 8003b7c:	68bb      	ldr	r3, [r7, #8]
 8003b7e:	621a      	str	r2, [r3, #32]
 8003b80:	e017      	b.n	8003bb2 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else if (ep->xfer_len_db == 0U)
 8003b82:	68bb      	ldr	r3, [r7, #8]
 8003b84:	6a1b      	ldr	r3, [r3, #32]
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d108      	bne.n	8003b9c <HAL_PCD_EP_DB_Transmit+0x298>
        {
          len = TxPctSize;
 8003b8a:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8003b8e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 8003b92:	68bb      	ldr	r3, [r7, #8]
 8003b94:	2200      	movs	r2, #0
 8003b96:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8003b9a:	e00a      	b.n	8003bb2 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8003b9c:	68bb      	ldr	r3, [r7, #8]
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8003ba4:	68bb      	ldr	r3, [r7, #8]
 8003ba6:	6a1b      	ldr	r3, [r3, #32]
 8003ba8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 8003bac:	68bb      	ldr	r3, [r7, #8]
 8003bae:	2200      	movs	r2, #0
 8003bb0:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003bb2:	68bb      	ldr	r3, [r7, #8]
 8003bb4:	785b      	ldrb	r3, [r3, #1]
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d165      	bne.n	8003c86 <HAL_PCD_EP_DB_Transmit+0x382>
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003bc8:	b29b      	uxth	r3, r3
 8003bca:	461a      	mov	r2, r3
 8003bcc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003bce:	4413      	add	r3, r2
 8003bd0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003bd2:	68bb      	ldr	r3, [r7, #8]
 8003bd4:	781b      	ldrb	r3, [r3, #0]
 8003bd6:	011a      	lsls	r2, r3, #4
 8003bd8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003bda:	4413      	add	r3, r2
 8003bdc:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8003be0:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003be2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003be4:	881b      	ldrh	r3, [r3, #0]
 8003be6:	b29b      	uxth	r3, r3
 8003be8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003bec:	b29a      	uxth	r2, r3
 8003bee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003bf0:	801a      	strh	r2, [r3, #0]
 8003bf2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003bf6:	2b3e      	cmp	r3, #62	@ 0x3e
 8003bf8:	d91d      	bls.n	8003c36 <HAL_PCD_EP_DB_Transmit+0x332>
 8003bfa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003bfe:	095b      	lsrs	r3, r3, #5
 8003c00:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003c02:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003c06:	f003 031f 	and.w	r3, r3, #31
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d102      	bne.n	8003c14 <HAL_PCD_EP_DB_Transmit+0x310>
 8003c0e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003c10:	3b01      	subs	r3, #1
 8003c12:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003c14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c16:	881b      	ldrh	r3, [r3, #0]
 8003c18:	b29a      	uxth	r2, r3
 8003c1a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003c1c:	b29b      	uxth	r3, r3
 8003c1e:	029b      	lsls	r3, r3, #10
 8003c20:	b29b      	uxth	r3, r3
 8003c22:	4313      	orrs	r3, r2
 8003c24:	b29b      	uxth	r3, r3
 8003c26:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003c2a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003c2e:	b29a      	uxth	r2, r3
 8003c30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c32:	801a      	strh	r2, [r3, #0]
 8003c34:	e044      	b.n	8003cc0 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8003c36:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d10a      	bne.n	8003c54 <HAL_PCD_EP_DB_Transmit+0x350>
 8003c3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c40:	881b      	ldrh	r3, [r3, #0]
 8003c42:	b29b      	uxth	r3, r3
 8003c44:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003c48:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003c4c:	b29a      	uxth	r2, r3
 8003c4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c50:	801a      	strh	r2, [r3, #0]
 8003c52:	e035      	b.n	8003cc0 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8003c54:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003c58:	085b      	lsrs	r3, r3, #1
 8003c5a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003c5c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003c60:	f003 0301 	and.w	r3, r3, #1
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d002      	beq.n	8003c6e <HAL_PCD_EP_DB_Transmit+0x36a>
 8003c68:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003c6a:	3301      	adds	r3, #1
 8003c6c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003c6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c70:	881b      	ldrh	r3, [r3, #0]
 8003c72:	b29a      	uxth	r2, r3
 8003c74:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003c76:	b29b      	uxth	r3, r3
 8003c78:	029b      	lsls	r3, r3, #10
 8003c7a:	b29b      	uxth	r3, r3
 8003c7c:	4313      	orrs	r3, r2
 8003c7e:	b29a      	uxth	r2, r3
 8003c80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c82:	801a      	strh	r2, [r3, #0]
 8003c84:	e01c      	b.n	8003cc0 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8003c86:	68bb      	ldr	r3, [r7, #8]
 8003c88:	785b      	ldrb	r3, [r3, #1]
 8003c8a:	2b01      	cmp	r3, #1
 8003c8c:	d118      	bne.n	8003cc0 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	647b      	str	r3, [r7, #68]	@ 0x44
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003c9c:	b29b      	uxth	r3, r3
 8003c9e:	461a      	mov	r2, r3
 8003ca0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003ca2:	4413      	add	r3, r2
 8003ca4:	647b      	str	r3, [r7, #68]	@ 0x44
 8003ca6:	68bb      	ldr	r3, [r7, #8]
 8003ca8:	781b      	ldrb	r3, [r3, #0]
 8003caa:	011a      	lsls	r2, r3, #4
 8003cac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003cae:	4413      	add	r3, r2
 8003cb0:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8003cb4:	643b      	str	r3, [r7, #64]	@ 0x40
 8003cb6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003cba:	b29a      	uxth	r2, r3
 8003cbc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003cbe:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	6818      	ldr	r0, [r3, #0]
 8003cc4:	68bb      	ldr	r3, [r7, #8]
 8003cc6:	6959      	ldr	r1, [r3, #20]
 8003cc8:	68bb      	ldr	r3, [r7, #8]
 8003cca:	891a      	ldrh	r2, [r3, #8]
 8003ccc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003cd0:	b29b      	uxth	r3, r3
 8003cd2:	f004 fc4a 	bl	800856a <USB_WritePMA>
 8003cd6:	e1e2      	b.n	800409e <HAL_PCD_EP_DB_Transmit+0x79a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003ce0:	b29b      	uxth	r3, r3
 8003ce2:	461a      	mov	r2, r3
 8003ce4:	68bb      	ldr	r3, [r7, #8]
 8003ce6:	781b      	ldrb	r3, [r3, #0]
 8003ce8:	00db      	lsls	r3, r3, #3
 8003cea:	4413      	add	r3, r2
 8003cec:	3306      	adds	r3, #6
 8003cee:	005b      	lsls	r3, r3, #1
 8003cf0:	68fa      	ldr	r2, [r7, #12]
 8003cf2:	6812      	ldr	r2, [r2, #0]
 8003cf4:	4413      	add	r3, r2
 8003cf6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003cfa:	881b      	ldrh	r3, [r3, #0]
 8003cfc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003d00:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

    if (ep->xfer_len >= TxPctSize)
 8003d04:	68bb      	ldr	r3, [r7, #8]
 8003d06:	699a      	ldr	r2, [r3, #24]
 8003d08:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8003d0c:	429a      	cmp	r2, r3
 8003d0e:	d307      	bcc.n	8003d20 <HAL_PCD_EP_DB_Transmit+0x41c>
    {
      ep->xfer_len -= TxPctSize;
 8003d10:	68bb      	ldr	r3, [r7, #8]
 8003d12:	699a      	ldr	r2, [r3, #24]
 8003d14:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8003d18:	1ad2      	subs	r2, r2, r3
 8003d1a:	68bb      	ldr	r3, [r7, #8]
 8003d1c:	619a      	str	r2, [r3, #24]
 8003d1e:	e002      	b.n	8003d26 <HAL_PCD_EP_DB_Transmit+0x422>
    }
    else
    {
      ep->xfer_len = 0U;
 8003d20:	68bb      	ldr	r3, [r7, #8]
 8003d22:	2200      	movs	r2, #0
 8003d24:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8003d26:	68bb      	ldr	r3, [r7, #8]
 8003d28:	699b      	ldr	r3, [r3, #24]
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	f040 80c0 	bne.w	8003eb0 <HAL_PCD_EP_DB_Transmit+0x5ac>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003d30:	68bb      	ldr	r3, [r7, #8]
 8003d32:	785b      	ldrb	r3, [r3, #1]
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d126      	bne.n	8003d86 <HAL_PCD_EP_DB_Transmit+0x482>
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003d46:	b29b      	uxth	r3, r3
 8003d48:	461a      	mov	r2, r3
 8003d4a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003d4c:	4413      	add	r3, r2
 8003d4e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003d50:	68bb      	ldr	r3, [r7, #8]
 8003d52:	781b      	ldrb	r3, [r3, #0]
 8003d54:	011a      	lsls	r2, r3, #4
 8003d56:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003d58:	4413      	add	r3, r2
 8003d5a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8003d5e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003d60:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003d62:	881b      	ldrh	r3, [r3, #0]
 8003d64:	b29b      	uxth	r3, r3
 8003d66:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003d6a:	b29a      	uxth	r2, r3
 8003d6c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003d6e:	801a      	strh	r2, [r3, #0]
 8003d70:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003d72:	881b      	ldrh	r3, [r3, #0]
 8003d74:	b29b      	uxth	r3, r3
 8003d76:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003d7a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003d7e:	b29a      	uxth	r2, r3
 8003d80:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003d82:	801a      	strh	r2, [r3, #0]
 8003d84:	e01a      	b.n	8003dbc <HAL_PCD_EP_DB_Transmit+0x4b8>
 8003d86:	68bb      	ldr	r3, [r7, #8]
 8003d88:	785b      	ldrb	r3, [r3, #1]
 8003d8a:	2b01      	cmp	r3, #1
 8003d8c:	d116      	bne.n	8003dbc <HAL_PCD_EP_DB_Transmit+0x4b8>
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	667b      	str	r3, [r7, #100]	@ 0x64
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003d9c:	b29b      	uxth	r3, r3
 8003d9e:	461a      	mov	r2, r3
 8003da0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003da2:	4413      	add	r3, r2
 8003da4:	667b      	str	r3, [r7, #100]	@ 0x64
 8003da6:	68bb      	ldr	r3, [r7, #8]
 8003da8:	781b      	ldrb	r3, [r3, #0]
 8003daa:	011a      	lsls	r2, r3, #4
 8003dac:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003dae:	4413      	add	r3, r2
 8003db0:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8003db4:	663b      	str	r3, [r7, #96]	@ 0x60
 8003db6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003db8:	2200      	movs	r2, #0
 8003dba:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	677b      	str	r3, [r7, #116]	@ 0x74
 8003dc2:	68bb      	ldr	r3, [r7, #8]
 8003dc4:	785b      	ldrb	r3, [r3, #1]
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d12b      	bne.n	8003e22 <HAL_PCD_EP_DB_Transmit+0x51e>
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003dd8:	b29b      	uxth	r3, r3
 8003dda:	461a      	mov	r2, r3
 8003ddc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003dde:	4413      	add	r3, r2
 8003de0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003de2:	68bb      	ldr	r3, [r7, #8]
 8003de4:	781b      	ldrb	r3, [r3, #0]
 8003de6:	011a      	lsls	r2, r3, #4
 8003de8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003dea:	4413      	add	r3, r2
 8003dec:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8003df0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003df4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003df8:	881b      	ldrh	r3, [r3, #0]
 8003dfa:	b29b      	uxth	r3, r3
 8003dfc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003e00:	b29a      	uxth	r2, r3
 8003e02:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003e06:	801a      	strh	r2, [r3, #0]
 8003e08:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003e0c:	881b      	ldrh	r3, [r3, #0]
 8003e0e:	b29b      	uxth	r3, r3
 8003e10:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003e14:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003e18:	b29a      	uxth	r2, r3
 8003e1a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003e1e:	801a      	strh	r2, [r3, #0]
 8003e20:	e017      	b.n	8003e52 <HAL_PCD_EP_DB_Transmit+0x54e>
 8003e22:	68bb      	ldr	r3, [r7, #8]
 8003e24:	785b      	ldrb	r3, [r3, #1]
 8003e26:	2b01      	cmp	r3, #1
 8003e28:	d113      	bne.n	8003e52 <HAL_PCD_EP_DB_Transmit+0x54e>
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003e32:	b29b      	uxth	r3, r3
 8003e34:	461a      	mov	r2, r3
 8003e36:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003e38:	4413      	add	r3, r2
 8003e3a:	677b      	str	r3, [r7, #116]	@ 0x74
 8003e3c:	68bb      	ldr	r3, [r7, #8]
 8003e3e:	781b      	ldrb	r3, [r3, #0]
 8003e40:	011a      	lsls	r2, r3, #4
 8003e42:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003e44:	4413      	add	r3, r2
 8003e46:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8003e4a:	673b      	str	r3, [r7, #112]	@ 0x70
 8003e4c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003e4e:	2200      	movs	r2, #0
 8003e50:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003e52:	68bb      	ldr	r3, [r7, #8]
 8003e54:	781b      	ldrb	r3, [r3, #0]
 8003e56:	4619      	mov	r1, r3
 8003e58:	68f8      	ldr	r0, [r7, #12]
 8003e5a:	f006 f8f7 	bl	800a04c <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8003e5e:	88fb      	ldrh	r3, [r7, #6]
 8003e60:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	f040 811a 	bne.w	800409e <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	461a      	mov	r2, r3
 8003e70:	68bb      	ldr	r3, [r7, #8]
 8003e72:	781b      	ldrb	r3, [r3, #0]
 8003e74:	009b      	lsls	r3, r3, #2
 8003e76:	4413      	add	r3, r2
 8003e78:	881b      	ldrh	r3, [r3, #0]
 8003e7a:	b29b      	uxth	r3, r3
 8003e7c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003e80:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003e84:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	461a      	mov	r2, r3
 8003e8e:	68bb      	ldr	r3, [r7, #8]
 8003e90:	781b      	ldrb	r3, [r3, #0]
 8003e92:	009b      	lsls	r3, r3, #2
 8003e94:	441a      	add	r2, r3
 8003e96:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8003e9a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003e9e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003ea2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003ea6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003eaa:	b29b      	uxth	r3, r3
 8003eac:	8013      	strh	r3, [r2, #0]
 8003eae:	e0f6      	b.n	800409e <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8003eb0:	88fb      	ldrh	r3, [r7, #6]
 8003eb2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d121      	bne.n	8003efe <HAL_PCD_EP_DB_Transmit+0x5fa>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	461a      	mov	r2, r3
 8003ec0:	68bb      	ldr	r3, [r7, #8]
 8003ec2:	781b      	ldrb	r3, [r3, #0]
 8003ec4:	009b      	lsls	r3, r3, #2
 8003ec6:	4413      	add	r3, r2
 8003ec8:	881b      	ldrh	r3, [r3, #0]
 8003eca:	b29b      	uxth	r3, r3
 8003ecc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003ed0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ed4:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	461a      	mov	r2, r3
 8003ede:	68bb      	ldr	r3, [r7, #8]
 8003ee0:	781b      	ldrb	r3, [r3, #0]
 8003ee2:	009b      	lsls	r3, r3, #2
 8003ee4:	441a      	add	r2, r3
 8003ee6:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8003eea:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003eee:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003ef2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003ef6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003efa:	b29b      	uxth	r3, r3
 8003efc:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8003efe:	68bb      	ldr	r3, [r7, #8]
 8003f00:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003f04:	2b01      	cmp	r3, #1
 8003f06:	f040 80ca 	bne.w	800409e <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 8003f0a:	68bb      	ldr	r3, [r7, #8]
 8003f0c:	695a      	ldr	r2, [r3, #20]
 8003f0e:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8003f12:	441a      	add	r2, r3
 8003f14:	68bb      	ldr	r3, [r7, #8]
 8003f16:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8003f18:	68bb      	ldr	r3, [r7, #8]
 8003f1a:	69da      	ldr	r2, [r3, #28]
 8003f1c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8003f20:	441a      	add	r2, r3
 8003f22:	68bb      	ldr	r3, [r7, #8]
 8003f24:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8003f26:	68bb      	ldr	r3, [r7, #8]
 8003f28:	6a1a      	ldr	r2, [r3, #32]
 8003f2a:	68bb      	ldr	r3, [r7, #8]
 8003f2c:	691b      	ldr	r3, [r3, #16]
 8003f2e:	429a      	cmp	r2, r3
 8003f30:	d30b      	bcc.n	8003f4a <HAL_PCD_EP_DB_Transmit+0x646>
        {
          len = ep->maxpacket;
 8003f32:	68bb      	ldr	r3, [r7, #8]
 8003f34:	691b      	ldr	r3, [r3, #16]
 8003f36:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 8003f3a:	68bb      	ldr	r3, [r7, #8]
 8003f3c:	6a1a      	ldr	r2, [r3, #32]
 8003f3e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003f42:	1ad2      	subs	r2, r2, r3
 8003f44:	68bb      	ldr	r3, [r7, #8]
 8003f46:	621a      	str	r2, [r3, #32]
 8003f48:	e017      	b.n	8003f7a <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else if (ep->xfer_len_db == 0U)
 8003f4a:	68bb      	ldr	r3, [r7, #8]
 8003f4c:	6a1b      	ldr	r3, [r3, #32]
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d108      	bne.n	8003f64 <HAL_PCD_EP_DB_Transmit+0x660>
        {
          len = TxPctSize;
 8003f52:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8003f56:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 8003f5a:	68bb      	ldr	r3, [r7, #8]
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8003f62:	e00a      	b.n	8003f7a <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else
        {
          len = ep->xfer_len_db;
 8003f64:	68bb      	ldr	r3, [r7, #8]
 8003f66:	6a1b      	ldr	r3, [r3, #32]
 8003f68:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 8003f6c:	68bb      	ldr	r3, [r7, #8]
 8003f6e:	2200      	movs	r2, #0
 8003f70:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8003f72:	68bb      	ldr	r3, [r7, #8]
 8003f74:	2200      	movs	r2, #0
 8003f76:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	657b      	str	r3, [r7, #84]	@ 0x54
 8003f80:	68bb      	ldr	r3, [r7, #8]
 8003f82:	785b      	ldrb	r3, [r3, #1]
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d165      	bne.n	8004054 <HAL_PCD_EP_DB_Transmit+0x750>
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003f96:	b29b      	uxth	r3, r3
 8003f98:	461a      	mov	r2, r3
 8003f9a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003f9c:	4413      	add	r3, r2
 8003f9e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003fa0:	68bb      	ldr	r3, [r7, #8]
 8003fa2:	781b      	ldrb	r3, [r3, #0]
 8003fa4:	011a      	lsls	r2, r3, #4
 8003fa6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003fa8:	4413      	add	r3, r2
 8003faa:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8003fae:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003fb0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003fb2:	881b      	ldrh	r3, [r3, #0]
 8003fb4:	b29b      	uxth	r3, r3
 8003fb6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003fba:	b29a      	uxth	r2, r3
 8003fbc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003fbe:	801a      	strh	r2, [r3, #0]
 8003fc0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003fc4:	2b3e      	cmp	r3, #62	@ 0x3e
 8003fc6:	d91d      	bls.n	8004004 <HAL_PCD_EP_DB_Transmit+0x700>
 8003fc8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003fcc:	095b      	lsrs	r3, r3, #5
 8003fce:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003fd0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003fd4:	f003 031f 	and.w	r3, r3, #31
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d102      	bne.n	8003fe2 <HAL_PCD_EP_DB_Transmit+0x6de>
 8003fdc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003fde:	3b01      	subs	r3, #1
 8003fe0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003fe2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003fe4:	881b      	ldrh	r3, [r3, #0]
 8003fe6:	b29a      	uxth	r2, r3
 8003fe8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003fea:	b29b      	uxth	r3, r3
 8003fec:	029b      	lsls	r3, r3, #10
 8003fee:	b29b      	uxth	r3, r3
 8003ff0:	4313      	orrs	r3, r2
 8003ff2:	b29b      	uxth	r3, r3
 8003ff4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003ff8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003ffc:	b29a      	uxth	r2, r3
 8003ffe:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004000:	801a      	strh	r2, [r3, #0]
 8004002:	e041      	b.n	8004088 <HAL_PCD_EP_DB_Transmit+0x784>
 8004004:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004008:	2b00      	cmp	r3, #0
 800400a:	d10a      	bne.n	8004022 <HAL_PCD_EP_DB_Transmit+0x71e>
 800400c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800400e:	881b      	ldrh	r3, [r3, #0]
 8004010:	b29b      	uxth	r3, r3
 8004012:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004016:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800401a:	b29a      	uxth	r2, r3
 800401c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800401e:	801a      	strh	r2, [r3, #0]
 8004020:	e032      	b.n	8004088 <HAL_PCD_EP_DB_Transmit+0x784>
 8004022:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004026:	085b      	lsrs	r3, r3, #1
 8004028:	66bb      	str	r3, [r7, #104]	@ 0x68
 800402a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800402e:	f003 0301 	and.w	r3, r3, #1
 8004032:	2b00      	cmp	r3, #0
 8004034:	d002      	beq.n	800403c <HAL_PCD_EP_DB_Transmit+0x738>
 8004036:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004038:	3301      	adds	r3, #1
 800403a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800403c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800403e:	881b      	ldrh	r3, [r3, #0]
 8004040:	b29a      	uxth	r2, r3
 8004042:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004044:	b29b      	uxth	r3, r3
 8004046:	029b      	lsls	r3, r3, #10
 8004048:	b29b      	uxth	r3, r3
 800404a:	4313      	orrs	r3, r2
 800404c:	b29a      	uxth	r2, r3
 800404e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004050:	801a      	strh	r2, [r3, #0]
 8004052:	e019      	b.n	8004088 <HAL_PCD_EP_DB_Transmit+0x784>
 8004054:	68bb      	ldr	r3, [r7, #8]
 8004056:	785b      	ldrb	r3, [r3, #1]
 8004058:	2b01      	cmp	r3, #1
 800405a:	d115      	bne.n	8004088 <HAL_PCD_EP_DB_Transmit+0x784>
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004064:	b29b      	uxth	r3, r3
 8004066:	461a      	mov	r2, r3
 8004068:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800406a:	4413      	add	r3, r2
 800406c:	657b      	str	r3, [r7, #84]	@ 0x54
 800406e:	68bb      	ldr	r3, [r7, #8]
 8004070:	781b      	ldrb	r3, [r3, #0]
 8004072:	011a      	lsls	r2, r3, #4
 8004074:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004076:	4413      	add	r3, r2
 8004078:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800407c:	653b      	str	r3, [r7, #80]	@ 0x50
 800407e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004082:	b29a      	uxth	r2, r3
 8004084:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004086:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	6818      	ldr	r0, [r3, #0]
 800408c:	68bb      	ldr	r3, [r7, #8]
 800408e:	6959      	ldr	r1, [r3, #20]
 8004090:	68bb      	ldr	r3, [r7, #8]
 8004092:	895a      	ldrh	r2, [r3, #10]
 8004094:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004098:	b29b      	uxth	r3, r3
 800409a:	f004 fa66 	bl	800856a <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	461a      	mov	r2, r3
 80040a4:	68bb      	ldr	r3, [r7, #8]
 80040a6:	781b      	ldrb	r3, [r3, #0]
 80040a8:	009b      	lsls	r3, r3, #2
 80040aa:	4413      	add	r3, r2
 80040ac:	881b      	ldrh	r3, [r3, #0]
 80040ae:	b29b      	uxth	r3, r3
 80040b0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80040b4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80040b8:	82bb      	strh	r3, [r7, #20]
 80040ba:	8abb      	ldrh	r3, [r7, #20]
 80040bc:	f083 0310 	eor.w	r3, r3, #16
 80040c0:	82bb      	strh	r3, [r7, #20]
 80040c2:	8abb      	ldrh	r3, [r7, #20]
 80040c4:	f083 0320 	eor.w	r3, r3, #32
 80040c8:	82bb      	strh	r3, [r7, #20]
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	461a      	mov	r2, r3
 80040d0:	68bb      	ldr	r3, [r7, #8]
 80040d2:	781b      	ldrb	r3, [r3, #0]
 80040d4:	009b      	lsls	r3, r3, #2
 80040d6:	441a      	add	r2, r3
 80040d8:	8abb      	ldrh	r3, [r7, #20]
 80040da:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80040de:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80040e2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80040e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80040ea:	b29b      	uxth	r3, r3
 80040ec:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 80040ee:	2300      	movs	r3, #0
}
 80040f0:	4618      	mov	r0, r3
 80040f2:	3790      	adds	r7, #144	@ 0x90
 80040f4:	46bd      	mov	sp, r7
 80040f6:	bd80      	pop	{r7, pc}

080040f8 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 80040f8:	b480      	push	{r7}
 80040fa:	b087      	sub	sp, #28
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	60f8      	str	r0, [r7, #12]
 8004100:	607b      	str	r3, [r7, #4]
 8004102:	460b      	mov	r3, r1
 8004104:	817b      	strh	r3, [r7, #10]
 8004106:	4613      	mov	r3, r2
 8004108:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800410a:	897b      	ldrh	r3, [r7, #10]
 800410c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004110:	b29b      	uxth	r3, r3
 8004112:	2b00      	cmp	r3, #0
 8004114:	d00b      	beq.n	800412e <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004116:	897b      	ldrh	r3, [r7, #10]
 8004118:	f003 0207 	and.w	r2, r3, #7
 800411c:	4613      	mov	r3, r2
 800411e:	009b      	lsls	r3, r3, #2
 8004120:	4413      	add	r3, r2
 8004122:	00db      	lsls	r3, r3, #3
 8004124:	3310      	adds	r3, #16
 8004126:	68fa      	ldr	r2, [r7, #12]
 8004128:	4413      	add	r3, r2
 800412a:	617b      	str	r3, [r7, #20]
 800412c:	e009      	b.n	8004142 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800412e:	897a      	ldrh	r2, [r7, #10]
 8004130:	4613      	mov	r3, r2
 8004132:	009b      	lsls	r3, r3, #2
 8004134:	4413      	add	r3, r2
 8004136:	00db      	lsls	r3, r3, #3
 8004138:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800413c:	68fa      	ldr	r2, [r7, #12]
 800413e:	4413      	add	r3, r2
 8004140:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8004142:	893b      	ldrh	r3, [r7, #8]
 8004144:	2b00      	cmp	r3, #0
 8004146:	d107      	bne.n	8004158 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8004148:	697b      	ldr	r3, [r7, #20]
 800414a:	2200      	movs	r2, #0
 800414c:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	b29a      	uxth	r2, r3
 8004152:	697b      	ldr	r3, [r7, #20]
 8004154:	80da      	strh	r2, [r3, #6]
 8004156:	e00b      	b.n	8004170 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8004158:	697b      	ldr	r3, [r7, #20]
 800415a:	2201      	movs	r2, #1
 800415c:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	b29a      	uxth	r2, r3
 8004162:	697b      	ldr	r3, [r7, #20]
 8004164:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	0c1b      	lsrs	r3, r3, #16
 800416a:	b29a      	uxth	r2, r3
 800416c:	697b      	ldr	r3, [r7, #20]
 800416e:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8004170:	2300      	movs	r3, #0
}
 8004172:	4618      	mov	r0, r3
 8004174:	371c      	adds	r7, #28
 8004176:	46bd      	mov	sp, r7
 8004178:	bc80      	pop	{r7}
 800417a:	4770      	bx	lr

0800417c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800417c:	b580      	push	{r7, lr}
 800417e:	b086      	sub	sp, #24
 8004180:	af00      	add	r7, sp, #0
 8004182:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2b00      	cmp	r3, #0
 8004188:	d101      	bne.n	800418e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800418a:	2301      	movs	r3, #1
 800418c:	e341      	b.n	8004812 <HAL_RCC_OscConfig+0x696>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f003 0301 	and.w	r3, r3, #1
 8004196:	2b00      	cmp	r3, #0
 8004198:	f000 80c5 	beq.w	8004326 <HAL_RCC_OscConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800419c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80041a0:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80041a4:	685b      	ldr	r3, [r3, #4]
 80041a6:	f003 030c 	and.w	r3, r3, #12
 80041aa:	2b04      	cmp	r3, #4
 80041ac:	d012      	beq.n	80041d4 <HAL_RCC_OscConfig+0x58>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80041ae:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80041b2:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80041b6:	685b      	ldr	r3, [r3, #4]
 80041b8:	f003 030c 	and.w	r3, r3, #12
 80041bc:	2b08      	cmp	r3, #8
 80041be:	d11a      	bne.n	80041f6 <HAL_RCC_OscConfig+0x7a>
 80041c0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80041c4:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80041c8:	685b      	ldr	r3, [r3, #4]
 80041ca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80041ce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80041d2:	d110      	bne.n	80041f6 <HAL_RCC_OscConfig+0x7a>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80041d4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80041d8:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	f000 809e 	beq.w	8004324 <HAL_RCC_OscConfig+0x1a8>
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	685b      	ldr	r3, [r3, #4]
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	f040 8099 	bne.w	8004324 <HAL_RCC_OscConfig+0x1a8>
      {
        return HAL_ERROR;
 80041f2:	2301      	movs	r3, #1
 80041f4:	e30d      	b.n	8004812 <HAL_RCC_OscConfig+0x696>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	685b      	ldr	r3, [r3, #4]
 80041fa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80041fe:	d10c      	bne.n	800421a <HAL_RCC_OscConfig+0x9e>
 8004200:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004204:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8004208:	681a      	ldr	r2, [r3, #0]
 800420a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800420e:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8004212:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8004216:	601a      	str	r2, [r3, #0]
 8004218:	e052      	b.n	80042c0 <HAL_RCC_OscConfig+0x144>
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	685b      	ldr	r3, [r3, #4]
 800421e:	2b00      	cmp	r3, #0
 8004220:	d118      	bne.n	8004254 <HAL_RCC_OscConfig+0xd8>
 8004222:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004226:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 800422a:	681a      	ldr	r2, [r3, #0]
 800422c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004230:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8004234:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8004238:	601a      	str	r2, [r3, #0]
 800423a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800423e:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8004242:	681a      	ldr	r2, [r3, #0]
 8004244:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004248:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 800424c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004250:	601a      	str	r2, [r3, #0]
 8004252:	e035      	b.n	80042c0 <HAL_RCC_OscConfig+0x144>
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	685b      	ldr	r3, [r3, #4]
 8004258:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800425c:	d118      	bne.n	8004290 <HAL_RCC_OscConfig+0x114>
 800425e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004262:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8004266:	681a      	ldr	r2, [r3, #0]
 8004268:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800426c:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8004270:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8004274:	601a      	str	r2, [r3, #0]
 8004276:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800427a:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 800427e:	681a      	ldr	r2, [r3, #0]
 8004280:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004284:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8004288:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800428c:	601a      	str	r2, [r3, #0]
 800428e:	e017      	b.n	80042c0 <HAL_RCC_OscConfig+0x144>
 8004290:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004294:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8004298:	681a      	ldr	r2, [r3, #0]
 800429a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800429e:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80042a2:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80042a6:	601a      	str	r2, [r3, #0]
 80042a8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80042ac:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80042b0:	681a      	ldr	r2, [r3, #0]
 80042b2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80042b6:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80042ba:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80042be:	601a      	str	r2, [r3, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	685b      	ldr	r3, [r3, #4]
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d016      	beq.n	80042f6 <HAL_RCC_OscConfig+0x17a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042c8:	f7fd f852 	bl	8001370 <HAL_GetTick>
 80042cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80042ce:	e008      	b.n	80042e2 <HAL_RCC_OscConfig+0x166>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80042d0:	f7fd f84e 	bl	8001370 <HAL_GetTick>
 80042d4:	4602      	mov	r2, r0
 80042d6:	693b      	ldr	r3, [r7, #16]
 80042d8:	1ad3      	subs	r3, r2, r3
 80042da:	2b64      	cmp	r3, #100	@ 0x64
 80042dc:	d901      	bls.n	80042e2 <HAL_RCC_OscConfig+0x166>
          {
            return HAL_TIMEOUT;
 80042de:	2303      	movs	r3, #3
 80042e0:	e297      	b.n	8004812 <HAL_RCC_OscConfig+0x696>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80042e2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80042e6:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d0ed      	beq.n	80042d0 <HAL_RCC_OscConfig+0x154>
 80042f4:	e017      	b.n	8004326 <HAL_RCC_OscConfig+0x1aa>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042f6:	f7fd f83b 	bl	8001370 <HAL_GetTick>
 80042fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80042fc:	e008      	b.n	8004310 <HAL_RCC_OscConfig+0x194>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80042fe:	f7fd f837 	bl	8001370 <HAL_GetTick>
 8004302:	4602      	mov	r2, r0
 8004304:	693b      	ldr	r3, [r7, #16]
 8004306:	1ad3      	subs	r3, r2, r3
 8004308:	2b64      	cmp	r3, #100	@ 0x64
 800430a:	d901      	bls.n	8004310 <HAL_RCC_OscConfig+0x194>
          {
            return HAL_TIMEOUT;
 800430c:	2303      	movs	r3, #3
 800430e:	e280      	b.n	8004812 <HAL_RCC_OscConfig+0x696>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004310:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004314:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800431e:	2b00      	cmp	r3, #0
 8004320:	d1ed      	bne.n	80042fe <HAL_RCC_OscConfig+0x182>
 8004322:	e000      	b.n	8004326 <HAL_RCC_OscConfig+0x1aa>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004324:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f003 0302 	and.w	r3, r3, #2
 800432e:	2b00      	cmp	r3, #0
 8004330:	f000 8086 	beq.w	8004440 <HAL_RCC_OscConfig+0x2c4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004334:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004338:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 800433c:	685b      	ldr	r3, [r3, #4]
 800433e:	f003 030c 	and.w	r3, r3, #12
 8004342:	2b00      	cmp	r3, #0
 8004344:	d011      	beq.n	800436a <HAL_RCC_OscConfig+0x1ee>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004346:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800434a:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 800434e:	685b      	ldr	r3, [r3, #4]
 8004350:	f003 030c 	and.w	r3, r3, #12
 8004354:	2b08      	cmp	r3, #8
 8004356:	d128      	bne.n	80043aa <HAL_RCC_OscConfig+0x22e>
 8004358:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800435c:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8004360:	685b      	ldr	r3, [r3, #4]
 8004362:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004366:	2b00      	cmp	r3, #0
 8004368:	d11f      	bne.n	80043aa <HAL_RCC_OscConfig+0x22e>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800436a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800436e:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f003 0302 	and.w	r3, r3, #2
 8004378:	2b00      	cmp	r3, #0
 800437a:	d005      	beq.n	8004388 <HAL_RCC_OscConfig+0x20c>
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	691b      	ldr	r3, [r3, #16]
 8004380:	2b01      	cmp	r3, #1
 8004382:	d001      	beq.n	8004388 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 8004384:	2301      	movs	r3, #1
 8004386:	e244      	b.n	8004812 <HAL_RCC_OscConfig+0x696>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004388:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800438c:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f023 01f8 	bic.w	r1, r3, #248	@ 0xf8
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	695b      	ldr	r3, [r3, #20]
 800439a:	00da      	lsls	r2, r3, #3
 800439c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80043a0:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80043a4:	430a      	orrs	r2, r1
 80043a6:	601a      	str	r2, [r3, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80043a8:	e04a      	b.n	8004440 <HAL_RCC_OscConfig+0x2c4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	691b      	ldr	r3, [r3, #16]
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d02b      	beq.n	800440a <HAL_RCC_OscConfig+0x28e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80043b2:	2300      	movs	r3, #0
 80043b4:	f2c4 2342 	movt	r3, #16962	@ 0x4242
 80043b8:	2201      	movs	r2, #1
 80043ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043bc:	f7fc ffd8 	bl	8001370 <HAL_GetTick>
 80043c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80043c2:	e008      	b.n	80043d6 <HAL_RCC_OscConfig+0x25a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80043c4:	f7fc ffd4 	bl	8001370 <HAL_GetTick>
 80043c8:	4602      	mov	r2, r0
 80043ca:	693b      	ldr	r3, [r7, #16]
 80043cc:	1ad3      	subs	r3, r2, r3
 80043ce:	2b02      	cmp	r3, #2
 80043d0:	d901      	bls.n	80043d6 <HAL_RCC_OscConfig+0x25a>
          {
            return HAL_TIMEOUT;
 80043d2:	2303      	movs	r3, #3
 80043d4:	e21d      	b.n	8004812 <HAL_RCC_OscConfig+0x696>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80043d6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80043da:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f003 0302 	and.w	r3, r3, #2
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d0ed      	beq.n	80043c4 <HAL_RCC_OscConfig+0x248>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043e8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80043ec:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	f023 01f8 	bic.w	r1, r3, #248	@ 0xf8
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	695b      	ldr	r3, [r3, #20]
 80043fa:	00da      	lsls	r2, r3, #3
 80043fc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004400:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8004404:	430a      	orrs	r2, r1
 8004406:	601a      	str	r2, [r3, #0]
 8004408:	e01a      	b.n	8004440 <HAL_RCC_OscConfig+0x2c4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800440a:	2300      	movs	r3, #0
 800440c:	f2c4 2342 	movt	r3, #16962	@ 0x4242
 8004410:	2200      	movs	r2, #0
 8004412:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004414:	f7fc ffac 	bl	8001370 <HAL_GetTick>
 8004418:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800441a:	e008      	b.n	800442e <HAL_RCC_OscConfig+0x2b2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800441c:	f7fc ffa8 	bl	8001370 <HAL_GetTick>
 8004420:	4602      	mov	r2, r0
 8004422:	693b      	ldr	r3, [r7, #16]
 8004424:	1ad3      	subs	r3, r2, r3
 8004426:	2b02      	cmp	r3, #2
 8004428:	d901      	bls.n	800442e <HAL_RCC_OscConfig+0x2b2>
          {
            return HAL_TIMEOUT;
 800442a:	2303      	movs	r3, #3
 800442c:	e1f1      	b.n	8004812 <HAL_RCC_OscConfig+0x696>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800442e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004432:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f003 0302 	and.w	r3, r3, #2
 800443c:	2b00      	cmp	r3, #0
 800443e:	d1ed      	bne.n	800441c <HAL_RCC_OscConfig+0x2a0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f003 0308 	and.w	r3, r3, #8
 8004448:	2b00      	cmp	r3, #0
 800444a:	d03f      	beq.n	80044cc <HAL_RCC_OscConfig+0x350>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	699b      	ldr	r3, [r3, #24]
 8004450:	2b00      	cmp	r3, #0
 8004452:	d01f      	beq.n	8004494 <HAL_RCC_OscConfig+0x318>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004454:	f44f 6390 	mov.w	r3, #1152	@ 0x480
 8004458:	f2c4 2342 	movt	r3, #16962	@ 0x4242
 800445c:	2201      	movs	r2, #1
 800445e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004460:	f7fc ff86 	bl	8001370 <HAL_GetTick>
 8004464:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004466:	e008      	b.n	800447a <HAL_RCC_OscConfig+0x2fe>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004468:	f7fc ff82 	bl	8001370 <HAL_GetTick>
 800446c:	4602      	mov	r2, r0
 800446e:	693b      	ldr	r3, [r7, #16]
 8004470:	1ad3      	subs	r3, r2, r3
 8004472:	2b02      	cmp	r3, #2
 8004474:	d901      	bls.n	800447a <HAL_RCC_OscConfig+0x2fe>
        {
          return HAL_TIMEOUT;
 8004476:	2303      	movs	r3, #3
 8004478:	e1cb      	b.n	8004812 <HAL_RCC_OscConfig+0x696>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800447a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800447e:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8004482:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004484:	f003 0302 	and.w	r3, r3, #2
 8004488:	2b00      	cmp	r3, #0
 800448a:	d0ed      	beq.n	8004468 <HAL_RCC_OscConfig+0x2ec>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800448c:	2001      	movs	r0, #1
 800448e:	f000 fb58 	bl	8004b42 <RCC_Delay>
 8004492:	e01b      	b.n	80044cc <HAL_RCC_OscConfig+0x350>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004494:	f44f 6390 	mov.w	r3, #1152	@ 0x480
 8004498:	f2c4 2342 	movt	r3, #16962	@ 0x4242
 800449c:	2200      	movs	r2, #0
 800449e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80044a0:	f7fc ff66 	bl	8001370 <HAL_GetTick>
 80044a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80044a6:	e008      	b.n	80044ba <HAL_RCC_OscConfig+0x33e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80044a8:	f7fc ff62 	bl	8001370 <HAL_GetTick>
 80044ac:	4602      	mov	r2, r0
 80044ae:	693b      	ldr	r3, [r7, #16]
 80044b0:	1ad3      	subs	r3, r2, r3
 80044b2:	2b02      	cmp	r3, #2
 80044b4:	d901      	bls.n	80044ba <HAL_RCC_OscConfig+0x33e>
        {
          return HAL_TIMEOUT;
 80044b6:	2303      	movs	r3, #3
 80044b8:	e1ab      	b.n	8004812 <HAL_RCC_OscConfig+0x696>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80044ba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80044be:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80044c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044c4:	f003 0302 	and.w	r3, r3, #2
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d1ed      	bne.n	80044a8 <HAL_RCC_OscConfig+0x32c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	f003 0304 	and.w	r3, r3, #4
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	f000 80f4 	beq.w	80046c2 <HAL_RCC_OscConfig+0x546>
  {
    FlagStatus       pwrclkchanged = RESET;
 80044da:	2300      	movs	r3, #0
 80044dc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80044de:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80044e2:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80044e6:	69db      	ldr	r3, [r3, #28]
 80044e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d116      	bne.n	800451e <HAL_RCC_OscConfig+0x3a2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80044f0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80044f4:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80044f8:	69da      	ldr	r2, [r3, #28]
 80044fa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80044fe:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8004502:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8004506:	61da      	str	r2, [r3, #28]
 8004508:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800450c:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8004510:	69db      	ldr	r3, [r3, #28]
 8004512:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004516:	60bb      	str	r3, [r7, #8]
 8004518:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800451a:	2301      	movs	r3, #1
 800451c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800451e:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 8004522:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800452c:	2b00      	cmp	r3, #0
 800452e:	d121      	bne.n	8004574 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004530:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 8004534:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 8004538:	681a      	ldr	r2, [r3, #0]
 800453a:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 800453e:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 8004542:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004546:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004548:	f7fc ff12 	bl	8001370 <HAL_GetTick>
 800454c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800454e:	e008      	b.n	8004562 <HAL_RCC_OscConfig+0x3e6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004550:	f7fc ff0e 	bl	8001370 <HAL_GetTick>
 8004554:	4602      	mov	r2, r0
 8004556:	693b      	ldr	r3, [r7, #16]
 8004558:	1ad3      	subs	r3, r2, r3
 800455a:	2b64      	cmp	r3, #100	@ 0x64
 800455c:	d901      	bls.n	8004562 <HAL_RCC_OscConfig+0x3e6>
        {
          return HAL_TIMEOUT;
 800455e:	2303      	movs	r3, #3
 8004560:	e157      	b.n	8004812 <HAL_RCC_OscConfig+0x696>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004562:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 8004566:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004570:	2b00      	cmp	r3, #0
 8004572:	d0ed      	beq.n	8004550 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	68db      	ldr	r3, [r3, #12]
 8004578:	2b01      	cmp	r3, #1
 800457a:	d10c      	bne.n	8004596 <HAL_RCC_OscConfig+0x41a>
 800457c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004580:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8004584:	6a1a      	ldr	r2, [r3, #32]
 8004586:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800458a:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 800458e:	f042 0201 	orr.w	r2, r2, #1
 8004592:	621a      	str	r2, [r3, #32]
 8004594:	e051      	b.n	800463a <HAL_RCC_OscConfig+0x4be>
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	68db      	ldr	r3, [r3, #12]
 800459a:	2b00      	cmp	r3, #0
 800459c:	d118      	bne.n	80045d0 <HAL_RCC_OscConfig+0x454>
 800459e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80045a2:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80045a6:	6a1a      	ldr	r2, [r3, #32]
 80045a8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80045ac:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80045b0:	f022 0201 	bic.w	r2, r2, #1
 80045b4:	621a      	str	r2, [r3, #32]
 80045b6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80045ba:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80045be:	6a1a      	ldr	r2, [r3, #32]
 80045c0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80045c4:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80045c8:	f022 0204 	bic.w	r2, r2, #4
 80045cc:	621a      	str	r2, [r3, #32]
 80045ce:	e034      	b.n	800463a <HAL_RCC_OscConfig+0x4be>
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	68db      	ldr	r3, [r3, #12]
 80045d4:	2b05      	cmp	r3, #5
 80045d6:	d118      	bne.n	800460a <HAL_RCC_OscConfig+0x48e>
 80045d8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80045dc:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80045e0:	6a1a      	ldr	r2, [r3, #32]
 80045e2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80045e6:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80045ea:	f042 0204 	orr.w	r2, r2, #4
 80045ee:	621a      	str	r2, [r3, #32]
 80045f0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80045f4:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80045f8:	6a1a      	ldr	r2, [r3, #32]
 80045fa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80045fe:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8004602:	f042 0201 	orr.w	r2, r2, #1
 8004606:	621a      	str	r2, [r3, #32]
 8004608:	e017      	b.n	800463a <HAL_RCC_OscConfig+0x4be>
 800460a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800460e:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8004612:	6a1a      	ldr	r2, [r3, #32]
 8004614:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004618:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 800461c:	f022 0201 	bic.w	r2, r2, #1
 8004620:	621a      	str	r2, [r3, #32]
 8004622:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004626:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 800462a:	6a1a      	ldr	r2, [r3, #32]
 800462c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004630:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8004634:	f022 0204 	bic.w	r2, r2, #4
 8004638:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	68db      	ldr	r3, [r3, #12]
 800463e:	2b00      	cmp	r3, #0
 8004640:	d018      	beq.n	8004674 <HAL_RCC_OscConfig+0x4f8>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004642:	f7fc fe95 	bl	8001370 <HAL_GetTick>
 8004646:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004648:	e00a      	b.n	8004660 <HAL_RCC_OscConfig+0x4e4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800464a:	f7fc fe91 	bl	8001370 <HAL_GetTick>
 800464e:	4602      	mov	r2, r0
 8004650:	693b      	ldr	r3, [r7, #16]
 8004652:	1ad3      	subs	r3, r2, r3
 8004654:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004658:	4293      	cmp	r3, r2
 800465a:	d901      	bls.n	8004660 <HAL_RCC_OscConfig+0x4e4>
        {
          return HAL_TIMEOUT;
 800465c:	2303      	movs	r3, #3
 800465e:	e0d8      	b.n	8004812 <HAL_RCC_OscConfig+0x696>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004660:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004664:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8004668:	6a1b      	ldr	r3, [r3, #32]
 800466a:	f003 0302 	and.w	r3, r3, #2
 800466e:	2b00      	cmp	r3, #0
 8004670:	d0eb      	beq.n	800464a <HAL_RCC_OscConfig+0x4ce>
 8004672:	e017      	b.n	80046a4 <HAL_RCC_OscConfig+0x528>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004674:	f7fc fe7c 	bl	8001370 <HAL_GetTick>
 8004678:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800467a:	e00a      	b.n	8004692 <HAL_RCC_OscConfig+0x516>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800467c:	f7fc fe78 	bl	8001370 <HAL_GetTick>
 8004680:	4602      	mov	r2, r0
 8004682:	693b      	ldr	r3, [r7, #16]
 8004684:	1ad3      	subs	r3, r2, r3
 8004686:	f241 3288 	movw	r2, #5000	@ 0x1388
 800468a:	4293      	cmp	r3, r2
 800468c:	d901      	bls.n	8004692 <HAL_RCC_OscConfig+0x516>
        {
          return HAL_TIMEOUT;
 800468e:	2303      	movs	r3, #3
 8004690:	e0bf      	b.n	8004812 <HAL_RCC_OscConfig+0x696>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004692:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004696:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 800469a:	6a1b      	ldr	r3, [r3, #32]
 800469c:	f003 0302 	and.w	r3, r3, #2
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d1eb      	bne.n	800467c <HAL_RCC_OscConfig+0x500>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80046a4:	7dfb      	ldrb	r3, [r7, #23]
 80046a6:	2b01      	cmp	r3, #1
 80046a8:	d10b      	bne.n	80046c2 <HAL_RCC_OscConfig+0x546>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80046aa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80046ae:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80046b2:	69da      	ldr	r2, [r3, #28]
 80046b4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80046b8:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80046bc:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 80046c0:	61da      	str	r2, [r3, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	69db      	ldr	r3, [r3, #28]
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	f000 80a2 	beq.w	8004810 <HAL_RCC_OscConfig+0x694>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80046cc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80046d0:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80046d4:	685b      	ldr	r3, [r3, #4]
 80046d6:	f003 030c 	and.w	r3, r3, #12
 80046da:	2b08      	cmp	r3, #8
 80046dc:	d07c      	beq.n	80047d8 <HAL_RCC_OscConfig+0x65c>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	69db      	ldr	r3, [r3, #28]
 80046e2:	2b02      	cmp	r3, #2
 80046e4:	d15c      	bne.n	80047a0 <HAL_RCC_OscConfig+0x624>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80046e6:	2360      	movs	r3, #96	@ 0x60
 80046e8:	f2c4 2342 	movt	r3, #16962	@ 0x4242
 80046ec:	2200      	movs	r2, #0
 80046ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046f0:	f7fc fe3e 	bl	8001370 <HAL_GetTick>
 80046f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80046f6:	e008      	b.n	800470a <HAL_RCC_OscConfig+0x58e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80046f8:	f7fc fe3a 	bl	8001370 <HAL_GetTick>
 80046fc:	4602      	mov	r2, r0
 80046fe:	693b      	ldr	r3, [r7, #16]
 8004700:	1ad3      	subs	r3, r2, r3
 8004702:	2b02      	cmp	r3, #2
 8004704:	d901      	bls.n	800470a <HAL_RCC_OscConfig+0x58e>
          {
            return HAL_TIMEOUT;
 8004706:	2303      	movs	r3, #3
 8004708:	e083      	b.n	8004812 <HAL_RCC_OscConfig+0x696>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800470a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800470e:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004718:	2b00      	cmp	r3, #0
 800471a:	d1ed      	bne.n	80046f8 <HAL_RCC_OscConfig+0x57c>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	6a1b      	ldr	r3, [r3, #32]
 8004720:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004724:	d10e      	bne.n	8004744 <HAL_RCC_OscConfig+0x5c8>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004726:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800472a:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 800472e:	685b      	ldr	r3, [r3, #4]
 8004730:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	689a      	ldr	r2, [r3, #8]
 8004738:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800473c:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8004740:	430a      	orrs	r2, r1
 8004742:	605a      	str	r2, [r3, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004744:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004748:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 800474c:	685b      	ldr	r3, [r3, #4]
 800474e:	f423 1174 	bic.w	r1, r3, #3997696	@ 0x3d0000
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	6a1a      	ldr	r2, [r3, #32]
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800475a:	431a      	orrs	r2, r3
 800475c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004760:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8004764:	430a      	orrs	r2, r1
 8004766:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004768:	2360      	movs	r3, #96	@ 0x60
 800476a:	f2c4 2342 	movt	r3, #16962	@ 0x4242
 800476e:	2201      	movs	r2, #1
 8004770:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004772:	f7fc fdfd 	bl	8001370 <HAL_GetTick>
 8004776:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004778:	e008      	b.n	800478c <HAL_RCC_OscConfig+0x610>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800477a:	f7fc fdf9 	bl	8001370 <HAL_GetTick>
 800477e:	4602      	mov	r2, r0
 8004780:	693b      	ldr	r3, [r7, #16]
 8004782:	1ad3      	subs	r3, r2, r3
 8004784:	2b02      	cmp	r3, #2
 8004786:	d901      	bls.n	800478c <HAL_RCC_OscConfig+0x610>
          {
            return HAL_TIMEOUT;
 8004788:	2303      	movs	r3, #3
 800478a:	e042      	b.n	8004812 <HAL_RCC_OscConfig+0x696>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800478c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004790:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800479a:	2b00      	cmp	r3, #0
 800479c:	d0ed      	beq.n	800477a <HAL_RCC_OscConfig+0x5fe>
 800479e:	e037      	b.n	8004810 <HAL_RCC_OscConfig+0x694>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80047a0:	2360      	movs	r3, #96	@ 0x60
 80047a2:	f2c4 2342 	movt	r3, #16962	@ 0x4242
 80047a6:	2200      	movs	r2, #0
 80047a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047aa:	f7fc fde1 	bl	8001370 <HAL_GetTick>
 80047ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80047b0:	e008      	b.n	80047c4 <HAL_RCC_OscConfig+0x648>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047b2:	f7fc fddd 	bl	8001370 <HAL_GetTick>
 80047b6:	4602      	mov	r2, r0
 80047b8:	693b      	ldr	r3, [r7, #16]
 80047ba:	1ad3      	subs	r3, r2, r3
 80047bc:	2b02      	cmp	r3, #2
 80047be:	d901      	bls.n	80047c4 <HAL_RCC_OscConfig+0x648>
          {
            return HAL_TIMEOUT;
 80047c0:	2303      	movs	r3, #3
 80047c2:	e026      	b.n	8004812 <HAL_RCC_OscConfig+0x696>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80047c4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80047c8:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d1ed      	bne.n	80047b2 <HAL_RCC_OscConfig+0x636>
 80047d6:	e01b      	b.n	8004810 <HAL_RCC_OscConfig+0x694>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	69db      	ldr	r3, [r3, #28]
 80047dc:	2b01      	cmp	r3, #1
 80047de:	d101      	bne.n	80047e4 <HAL_RCC_OscConfig+0x668>
      {
        return HAL_ERROR;
 80047e0:	2301      	movs	r3, #1
 80047e2:	e016      	b.n	8004812 <HAL_RCC_OscConfig+0x696>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80047e4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80047e8:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80047ec:	685b      	ldr	r3, [r3, #4]
 80047ee:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	6a1b      	ldr	r3, [r3, #32]
 80047fa:	429a      	cmp	r2, r3
 80047fc:	d106      	bne.n	800480c <HAL_RCC_OscConfig+0x690>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004808:	429a      	cmp	r2, r3
 800480a:	d001      	beq.n	8004810 <HAL_RCC_OscConfig+0x694>
        {
          return HAL_ERROR;
 800480c:	2301      	movs	r3, #1
 800480e:	e000      	b.n	8004812 <HAL_RCC_OscConfig+0x696>
        }
      }
    }
  }

  return HAL_OK;
 8004810:	2300      	movs	r3, #0
}
 8004812:	4618      	mov	r0, r3
 8004814:	3718      	adds	r7, #24
 8004816:	46bd      	mov	sp, r7
 8004818:	bd80      	pop	{r7, pc}

0800481a <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800481a:	b580      	push	{r7, lr}
 800481c:	b084      	sub	sp, #16
 800481e:	af00      	add	r7, sp, #0
 8004820:	6078      	str	r0, [r7, #4]
 8004822:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	2b00      	cmp	r3, #0
 8004828:	d101      	bne.n	800482e <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800482a:	2301      	movs	r3, #1
 800482c:	e124      	b.n	8004a78 <HAL_RCC_ClockConfig+0x25e>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800482e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004832:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f003 0307 	and.w	r3, r3, #7
 800483c:	683a      	ldr	r2, [r7, #0]
 800483e:	429a      	cmp	r2, r3
 8004840:	d919      	bls.n	8004876 <HAL_RCC_ClockConfig+0x5c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004842:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004846:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f023 0107 	bic.w	r1, r3, #7
 8004850:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004854:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8004858:	683a      	ldr	r2, [r7, #0]
 800485a:	430a      	orrs	r2, r1
 800485c:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800485e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004862:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f003 0307 	and.w	r3, r3, #7
 800486c:	683a      	ldr	r2, [r7, #0]
 800486e:	429a      	cmp	r2, r3
 8004870:	d001      	beq.n	8004876 <HAL_RCC_ClockConfig+0x5c>
  {
    return HAL_ERROR;
 8004872:	2301      	movs	r3, #1
 8004874:	e100      	b.n	8004a78 <HAL_RCC_ClockConfig+0x25e>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f003 0302 	and.w	r3, r3, #2
 800487e:	2b00      	cmp	r3, #0
 8004880:	d032      	beq.n	80048e8 <HAL_RCC_ClockConfig+0xce>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f003 0304 	and.w	r3, r3, #4
 800488a:	2b00      	cmp	r3, #0
 800488c:	d00b      	beq.n	80048a6 <HAL_RCC_ClockConfig+0x8c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800488e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004892:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8004896:	685a      	ldr	r2, [r3, #4]
 8004898:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800489c:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80048a0:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 80048a4:	605a      	str	r2, [r3, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f003 0308 	and.w	r3, r3, #8
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d00b      	beq.n	80048ca <HAL_RCC_ClockConfig+0xb0>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80048b2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80048b6:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80048ba:	685a      	ldr	r2, [r3, #4]
 80048bc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80048c0:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80048c4:	f442 5260 	orr.w	r2, r2, #14336	@ 0x3800
 80048c8:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80048ca:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80048ce:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80048d2:	685b      	ldr	r3, [r3, #4]
 80048d4:	f023 01f0 	bic.w	r1, r3, #240	@ 0xf0
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	689a      	ldr	r2, [r3, #8]
 80048dc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80048e0:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80048e4:	430a      	orrs	r2, r1
 80048e6:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	f003 0301 	and.w	r3, r3, #1
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d052      	beq.n	800499a <HAL_RCC_ClockConfig+0x180>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	685b      	ldr	r3, [r3, #4]
 80048f8:	2b01      	cmp	r3, #1
 80048fa:	d10a      	bne.n	8004912 <HAL_RCC_ClockConfig+0xf8>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048fc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004900:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800490a:	2b00      	cmp	r3, #0
 800490c:	d11b      	bne.n	8004946 <HAL_RCC_ClockConfig+0x12c>
      {
        return HAL_ERROR;
 800490e:	2301      	movs	r3, #1
 8004910:	e0b2      	b.n	8004a78 <HAL_RCC_ClockConfig+0x25e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	685b      	ldr	r3, [r3, #4]
 8004916:	2b02      	cmp	r3, #2
 8004918:	d10a      	bne.n	8004930 <HAL_RCC_ClockConfig+0x116>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800491a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800491e:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004928:	2b00      	cmp	r3, #0
 800492a:	d10c      	bne.n	8004946 <HAL_RCC_ClockConfig+0x12c>
      {
        return HAL_ERROR;
 800492c:	2301      	movs	r3, #1
 800492e:	e0a3      	b.n	8004a78 <HAL_RCC_ClockConfig+0x25e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004930:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004934:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f003 0302 	and.w	r3, r3, #2
 800493e:	2b00      	cmp	r3, #0
 8004940:	d101      	bne.n	8004946 <HAL_RCC_ClockConfig+0x12c>
      {
        return HAL_ERROR;
 8004942:	2301      	movs	r3, #1
 8004944:	e098      	b.n	8004a78 <HAL_RCC_ClockConfig+0x25e>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004946:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800494a:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 800494e:	685b      	ldr	r3, [r3, #4]
 8004950:	f023 0103 	bic.w	r1, r3, #3
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	685a      	ldr	r2, [r3, #4]
 8004958:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800495c:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8004960:	430a      	orrs	r2, r1
 8004962:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004964:	f7fc fd04 	bl	8001370 <HAL_GetTick>
 8004968:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800496a:	e00a      	b.n	8004982 <HAL_RCC_ClockConfig+0x168>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800496c:	f7fc fd00 	bl	8001370 <HAL_GetTick>
 8004970:	4602      	mov	r2, r0
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	1ad3      	subs	r3, r2, r3
 8004976:	f241 3288 	movw	r2, #5000	@ 0x1388
 800497a:	4293      	cmp	r3, r2
 800497c:	d901      	bls.n	8004982 <HAL_RCC_ClockConfig+0x168>
      {
        return HAL_TIMEOUT;
 800497e:	2303      	movs	r3, #3
 8004980:	e07a      	b.n	8004a78 <HAL_RCC_ClockConfig+0x25e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004982:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004986:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 800498a:	685b      	ldr	r3, [r3, #4]
 800498c:	f003 020c 	and.w	r2, r3, #12
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	685b      	ldr	r3, [r3, #4]
 8004994:	009b      	lsls	r3, r3, #2
 8004996:	429a      	cmp	r2, r3
 8004998:	d1e8      	bne.n	800496c <HAL_RCC_ClockConfig+0x152>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800499a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800499e:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	f003 0307 	and.w	r3, r3, #7
 80049a8:	683a      	ldr	r2, [r7, #0]
 80049aa:	429a      	cmp	r2, r3
 80049ac:	d219      	bcs.n	80049e2 <HAL_RCC_ClockConfig+0x1c8>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049ae:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80049b2:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f023 0107 	bic.w	r1, r3, #7
 80049bc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80049c0:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80049c4:	683a      	ldr	r2, [r7, #0]
 80049c6:	430a      	orrs	r2, r1
 80049c8:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80049ca:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80049ce:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f003 0307 	and.w	r3, r3, #7
 80049d8:	683a      	ldr	r2, [r7, #0]
 80049da:	429a      	cmp	r2, r3
 80049dc:	d001      	beq.n	80049e2 <HAL_RCC_ClockConfig+0x1c8>
  {
    return HAL_ERROR;
 80049de:	2301      	movs	r3, #1
 80049e0:	e04a      	b.n	8004a78 <HAL_RCC_ClockConfig+0x25e>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f003 0304 	and.w	r3, r3, #4
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d00e      	beq.n	8004a0c <HAL_RCC_ClockConfig+0x1f2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80049ee:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80049f2:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80049f6:	685b      	ldr	r3, [r3, #4]
 80049f8:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	68da      	ldr	r2, [r3, #12]
 8004a00:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004a04:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8004a08:	430a      	orrs	r2, r1
 8004a0a:	605a      	str	r2, [r3, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f003 0308 	and.w	r3, r3, #8
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d00f      	beq.n	8004a38 <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004a18:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004a1c:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8004a20:	685b      	ldr	r3, [r3, #4]
 8004a22:	f423 5160 	bic.w	r1, r3, #14336	@ 0x3800
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	691b      	ldr	r3, [r3, #16]
 8004a2a:	00da      	lsls	r2, r3, #3
 8004a2c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004a30:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8004a34:	430a      	orrs	r2, r1
 8004a36:	605a      	str	r2, [r3, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004a38:	f000 f822 	bl	8004a80 <HAL_RCC_GetSysClockFreq>
 8004a3c:	4601      	mov	r1, r0
 8004a3e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004a42:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8004a46:	685b      	ldr	r3, [r3, #4]
 8004a48:	091b      	lsrs	r3, r3, #4
 8004a4a:	f003 020f 	and.w	r2, r3, #15
 8004a4e:	f64b 538c 	movw	r3, #48524	@ 0xbd8c
 8004a52:	f6c0 0300 	movt	r3, #2048	@ 0x800
 8004a56:	5c9b      	ldrb	r3, [r3, r2]
 8004a58:	fa21 f203 	lsr.w	r2, r1, r3
 8004a5c:	f240 0300 	movw	r3, #0
 8004a60:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8004a64:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004a66:	f240 0304 	movw	r3, #4
 8004a6a:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	4618      	mov	r0, r3
 8004a72:	f7fc fc33 	bl	80012dc <HAL_InitTick>

  return HAL_OK;
 8004a76:	2300      	movs	r3, #0
}
 8004a78:	4618      	mov	r0, r3
 8004a7a:	3710      	adds	r7, #16
 8004a7c:	46bd      	mov	sp, r7
 8004a7e:	bd80      	pop	{r7, pc}

08004a80 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004a80:	b480      	push	{r7}
 8004a82:	b087      	sub	sp, #28
 8004a84:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004a86:	2300      	movs	r3, #0
 8004a88:	60fb      	str	r3, [r7, #12]
 8004a8a:	2300      	movs	r3, #0
 8004a8c:	60bb      	str	r3, [r7, #8]
 8004a8e:	2300      	movs	r3, #0
 8004a90:	617b      	str	r3, [r7, #20]
 8004a92:	2300      	movs	r3, #0
 8004a94:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004a96:	2300      	movs	r3, #0
 8004a98:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004a9a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004a9e:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8004aa2:	685b      	ldr	r3, [r3, #4]
 8004aa4:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	f003 030c 	and.w	r3, r3, #12
 8004aac:	2b04      	cmp	r3, #4
 8004aae:	d002      	beq.n	8004ab6 <HAL_RCC_GetSysClockFreq+0x36>
 8004ab0:	2b08      	cmp	r3, #8
 8004ab2:	d006      	beq.n	8004ac2 <HAL_RCC_GetSysClockFreq+0x42>
 8004ab4:	e039      	b.n	8004b2a <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004ab6:	f44f 5390 	mov.w	r3, #4608	@ 0x1200
 8004aba:	f2c0 037a 	movt	r3, #122	@ 0x7a
 8004abe:	613b      	str	r3, [r7, #16]
      break;
 8004ac0:	e039      	b.n	8004b36 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	0c9b      	lsrs	r3, r3, #18
 8004ac6:	f003 020f 	and.w	r2, r3, #15
 8004aca:	f64b 539c 	movw	r3, #48540	@ 0xbd9c
 8004ace:	f6c0 0300 	movt	r3, #2048	@ 0x800
 8004ad2:	5c9b      	ldrb	r3, [r3, r2]
 8004ad4:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d019      	beq.n	8004b14 <HAL_RCC_GetSysClockFreq+0x94>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004ae0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004ae4:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8004ae8:	685b      	ldr	r3, [r3, #4]
 8004aea:	0c5b      	lsrs	r3, r3, #17
 8004aec:	f003 0201 	and.w	r2, r3, #1
 8004af0:	f64b 53ac 	movw	r3, #48556	@ 0xbdac
 8004af4:	f6c0 0300 	movt	r3, #2048	@ 0x800
 8004af8:	5c9b      	ldrb	r3, [r3, r2]
 8004afa:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004afc:	687a      	ldr	r2, [r7, #4]
 8004afe:	f44f 5390 	mov.w	r3, #4608	@ 0x1200
 8004b02:	f2c0 037a 	movt	r3, #122	@ 0x7a
 8004b06:	fb03 f202 	mul.w	r2, r3, r2
 8004b0a:	68bb      	ldr	r3, [r7, #8]
 8004b0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b10:	617b      	str	r3, [r7, #20]
 8004b12:	e007      	b.n	8004b24 <HAL_RCC_GetSysClockFreq+0xa4>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004b14:	687a      	ldr	r2, [r7, #4]
 8004b16:	f44f 6310 	mov.w	r3, #2304	@ 0x900
 8004b1a:	f2c0 033d 	movt	r3, #61	@ 0x3d
 8004b1e:	fb02 f303 	mul.w	r3, r2, r3
 8004b22:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8004b24:	697b      	ldr	r3, [r7, #20]
 8004b26:	613b      	str	r3, [r7, #16]
      break;
 8004b28:	e005      	b.n	8004b36 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004b2a:	f44f 5390 	mov.w	r3, #4608	@ 0x1200
 8004b2e:	f2c0 037a 	movt	r3, #122	@ 0x7a
 8004b32:	613b      	str	r3, [r7, #16]
      break;
 8004b34:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004b36:	693b      	ldr	r3, [r7, #16]
}
 8004b38:	4618      	mov	r0, r3
 8004b3a:	371c      	adds	r7, #28
 8004b3c:	46bd      	mov	sp, r7
 8004b3e:	bc80      	pop	{r7}
 8004b40:	4770      	bx	lr

08004b42 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004b42:	b480      	push	{r7}
 8004b44:	b085      	sub	sp, #20
 8004b46:	af00      	add	r7, sp, #0
 8004b48:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004b4a:	f240 0300 	movw	r3, #0
 8004b4e:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8004b52:	681a      	ldr	r2, [r3, #0]
 8004b54:	f644 53d3 	movw	r3, #19923	@ 0x4dd3
 8004b58:	f2c1 0362 	movt	r3, #4194	@ 0x1062
 8004b5c:	fba3 2302 	umull	r2, r3, r3, r2
 8004b60:	0a5b      	lsrs	r3, r3, #9
 8004b62:	687a      	ldr	r2, [r7, #4]
 8004b64:	fb02 f303 	mul.w	r3, r2, r3
 8004b68:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004b6a:	bf00      	nop
  }
  while (Delay --);
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	1e5a      	subs	r2, r3, #1
 8004b70:	60fa      	str	r2, [r7, #12]
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d1f9      	bne.n	8004b6a <RCC_Delay+0x28>
}
 8004b76:	bf00      	nop
 8004b78:	bf00      	nop
 8004b7a:	3714      	adds	r7, #20
 8004b7c:	46bd      	mov	sp, r7
 8004b7e:	bc80      	pop	{r7}
 8004b80:	4770      	bx	lr

08004b82 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004b82:	b580      	push	{r7, lr}
 8004b84:	b086      	sub	sp, #24
 8004b86:	af00      	add	r7, sp, #0
 8004b88:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004b8a:	2300      	movs	r3, #0
 8004b8c:	613b      	str	r3, [r7, #16]
 8004b8e:	2300      	movs	r3, #0
 8004b90:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f003 0301 	and.w	r3, r3, #1
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	f000 80b4 	beq.w	8004d08 <HAL_RCCEx_PeriphCLKConfig+0x186>
  {
    FlagStatus pwrclkchanged = RESET;
 8004ba0:	2300      	movs	r3, #0
 8004ba2:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004ba4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004ba8:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8004bac:	69db      	ldr	r3, [r3, #28]
 8004bae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d116      	bne.n	8004be4 <HAL_RCCEx_PeriphCLKConfig+0x62>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004bb6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004bba:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8004bbe:	69da      	ldr	r2, [r3, #28]
 8004bc0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004bc4:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8004bc8:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8004bcc:	61da      	str	r2, [r3, #28]
 8004bce:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004bd2:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8004bd6:	69db      	ldr	r3, [r3, #28]
 8004bd8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004bdc:	60bb      	str	r3, [r7, #8]
 8004bde:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004be0:	2301      	movs	r3, #1
 8004be2:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004be4:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 8004be8:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d121      	bne.n	8004c3a <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004bf6:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 8004bfa:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 8004bfe:	681a      	ldr	r2, [r3, #0]
 8004c00:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 8004c04:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 8004c08:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004c0c:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004c0e:	f7fc fbaf 	bl	8001370 <HAL_GetTick>
 8004c12:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c14:	e008      	b.n	8004c28 <HAL_RCCEx_PeriphCLKConfig+0xa6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c16:	f7fc fbab 	bl	8001370 <HAL_GetTick>
 8004c1a:	4602      	mov	r2, r0
 8004c1c:	693b      	ldr	r3, [r7, #16]
 8004c1e:	1ad3      	subs	r3, r2, r3
 8004c20:	2b64      	cmp	r3, #100	@ 0x64
 8004c22:	d901      	bls.n	8004c28 <HAL_RCCEx_PeriphCLKConfig+0xa6>
        {
          return HAL_TIMEOUT;
 8004c24:	2303      	movs	r3, #3
 8004c26:	e09a      	b.n	8004d5e <HAL_RCCEx_PeriphCLKConfig+0x1dc>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c28:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 8004c2c:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d0ed      	beq.n	8004c16 <HAL_RCCEx_PeriphCLKConfig+0x94>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004c3a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004c3e:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8004c42:	6a1b      	ldr	r3, [r3, #32]
 8004c44:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c48:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d03d      	beq.n	8004ccc <HAL_RCCEx_PeriphCLKConfig+0x14a>
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	685b      	ldr	r3, [r3, #4]
 8004c54:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c58:	68fa      	ldr	r2, [r7, #12]
 8004c5a:	429a      	cmp	r2, r3
 8004c5c:	d036      	beq.n	8004ccc <HAL_RCCEx_PeriphCLKConfig+0x14a>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004c5e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004c62:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8004c66:	6a1b      	ldr	r3, [r3, #32]
 8004c68:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004c6c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004c6e:	f44f 6388 	mov.w	r3, #1088	@ 0x440
 8004c72:	f2c4 2342 	movt	r3, #16962	@ 0x4242
 8004c76:	2201      	movs	r2, #1
 8004c78:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004c7a:	f44f 6388 	mov.w	r3, #1088	@ 0x440
 8004c7e:	f2c4 2342 	movt	r3, #16962	@ 0x4242
 8004c82:	2200      	movs	r2, #0
 8004c84:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004c86:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004c8a:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8004c8e:	68fa      	ldr	r2, [r7, #12]
 8004c90:	621a      	str	r2, [r3, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	f003 0301 	and.w	r3, r3, #1
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d017      	beq.n	8004ccc <HAL_RCCEx_PeriphCLKConfig+0x14a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c9c:	f7fc fb68 	bl	8001370 <HAL_GetTick>
 8004ca0:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ca2:	e00a      	b.n	8004cba <HAL_RCCEx_PeriphCLKConfig+0x138>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ca4:	f7fc fb64 	bl	8001370 <HAL_GetTick>
 8004ca8:	4602      	mov	r2, r0
 8004caa:	693b      	ldr	r3, [r7, #16]
 8004cac:	1ad3      	subs	r3, r2, r3
 8004cae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004cb2:	4293      	cmp	r3, r2
 8004cb4:	d901      	bls.n	8004cba <HAL_RCCEx_PeriphCLKConfig+0x138>
          {
            return HAL_TIMEOUT;
 8004cb6:	2303      	movs	r3, #3
 8004cb8:	e051      	b.n	8004d5e <HAL_RCCEx_PeriphCLKConfig+0x1dc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004cba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004cbe:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8004cc2:	6a1b      	ldr	r3, [r3, #32]
 8004cc4:	f003 0302 	and.w	r3, r3, #2
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d0eb      	beq.n	8004ca4 <HAL_RCCEx_PeriphCLKConfig+0x122>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004ccc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004cd0:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8004cd4:	6a1b      	ldr	r3, [r3, #32]
 8004cd6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	685a      	ldr	r2, [r3, #4]
 8004cde:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004ce2:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8004ce6:	430a      	orrs	r2, r1
 8004ce8:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004cea:	7dfb      	ldrb	r3, [r7, #23]
 8004cec:	2b01      	cmp	r3, #1
 8004cee:	d10b      	bne.n	8004d08 <HAL_RCCEx_PeriphCLKConfig+0x186>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004cf0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004cf4:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8004cf8:	69da      	ldr	r2, [r3, #28]
 8004cfa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004cfe:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8004d02:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 8004d06:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	f003 0302 	and.w	r3, r3, #2
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d00e      	beq.n	8004d32 <HAL_RCCEx_PeriphCLKConfig+0x1b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004d14:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004d18:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8004d1c:	685b      	ldr	r3, [r3, #4]
 8004d1e:	f423 4140 	bic.w	r1, r3, #49152	@ 0xc000
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	689a      	ldr	r2, [r3, #8]
 8004d26:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004d2a:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8004d2e:	430a      	orrs	r2, r1
 8004d30:	605a      	str	r2, [r3, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	f003 0310 	and.w	r3, r3, #16
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d00e      	beq.n	8004d5c <HAL_RCCEx_PeriphCLKConfig+0x1da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004d3e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004d42:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8004d46:	685b      	ldr	r3, [r3, #4]
 8004d48:	f423 0180 	bic.w	r1, r3, #4194304	@ 0x400000
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	68da      	ldr	r2, [r3, #12]
 8004d50:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004d54:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8004d58:	430a      	orrs	r2, r1
 8004d5a:	605a      	str	r2, [r3, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004d5c:	2300      	movs	r3, #0
}
 8004d5e:	4618      	mov	r0, r3
 8004d60:	3718      	adds	r7, #24
 8004d62:	46bd      	mov	sp, r7
 8004d64:	bd80      	pop	{r7, pc}

08004d66 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004d66:	b580      	push	{r7, lr}
 8004d68:	b082      	sub	sp, #8
 8004d6a:	af00      	add	r7, sp, #0
 8004d6c:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d101      	bne.n	8004d78 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004d74:	2301      	movs	r3, #1
 8004d76:	e076      	b.n	8004e66 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d108      	bne.n	8004d92 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	685b      	ldr	r3, [r3, #4]
 8004d84:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004d88:	d009      	beq.n	8004d9e <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	2200      	movs	r2, #0
 8004d8e:	61da      	str	r2, [r3, #28]
 8004d90:	e005      	b.n	8004d9e <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	2200      	movs	r2, #0
 8004d96:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	2200      	movs	r2, #0
 8004d9c:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	2200      	movs	r2, #0
 8004da2:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004daa:	b2db      	uxtb	r3, r3
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d106      	bne.n	8004dbe <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2200      	movs	r2, #0
 8004db4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004db8:	6878      	ldr	r0, [r7, #4]
 8004dba:	f7fc f88c 	bl	8000ed6 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	2202      	movs	r2, #2
 8004dc2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	681a      	ldr	r2, [r3, #0]
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004dd4:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	685b      	ldr	r3, [r3, #4]
 8004dda:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	689b      	ldr	r3, [r3, #8]
 8004de2:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004de6:	431a      	orrs	r2, r3
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	68db      	ldr	r3, [r3, #12]
 8004dec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004df0:	431a      	orrs	r2, r3
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	691b      	ldr	r3, [r3, #16]
 8004df6:	f003 0302 	and.w	r3, r3, #2
 8004dfa:	431a      	orrs	r2, r3
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	695b      	ldr	r3, [r3, #20]
 8004e00:	f003 0301 	and.w	r3, r3, #1
 8004e04:	431a      	orrs	r2, r3
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	699b      	ldr	r3, [r3, #24]
 8004e0a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004e0e:	431a      	orrs	r2, r3
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	69db      	ldr	r3, [r3, #28]
 8004e14:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004e18:	431a      	orrs	r2, r3
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	6a1b      	ldr	r3, [r3, #32]
 8004e1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e22:	ea42 0103 	orr.w	r1, r2, r3
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e2a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	430a      	orrs	r2, r1
 8004e34:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	699b      	ldr	r3, [r3, #24]
 8004e3a:	0c1a      	lsrs	r2, r3, #16
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f002 0204 	and.w	r2, r2, #4
 8004e44:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	69da      	ldr	r2, [r3, #28]
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004e54:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	2200      	movs	r2, #0
 8004e5a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2201      	movs	r2, #1
 8004e60:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004e64:	2300      	movs	r3, #0
}
 8004e66:	4618      	mov	r0, r3
 8004e68:	3708      	adds	r7, #8
 8004e6a:	46bd      	mov	sp, r7
 8004e6c:	bd80      	pop	{r7, pc}

08004e6e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e6e:	b580      	push	{r7, lr}
 8004e70:	b088      	sub	sp, #32
 8004e72:	af00      	add	r7, sp, #0
 8004e74:	60f8      	str	r0, [r7, #12]
 8004e76:	60b9      	str	r1, [r7, #8]
 8004e78:	603b      	str	r3, [r7, #0]
 8004e7a:	4613      	mov	r3, r2
 8004e7c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004e7e:	f7fc fa77 	bl	8001370 <HAL_GetTick>
 8004e82:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004e84:	88fb      	ldrh	r3, [r7, #6]
 8004e86:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004e8e:	b2db      	uxtb	r3, r3
 8004e90:	2b01      	cmp	r3, #1
 8004e92:	d001      	beq.n	8004e98 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004e94:	2302      	movs	r3, #2
 8004e96:	e12a      	b.n	80050ee <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8004e98:	68bb      	ldr	r3, [r7, #8]
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d002      	beq.n	8004ea4 <HAL_SPI_Transmit+0x36>
 8004e9e:	88fb      	ldrh	r3, [r7, #6]
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d101      	bne.n	8004ea8 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004ea4:	2301      	movs	r3, #1
 8004ea6:	e122      	b.n	80050ee <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004eae:	2b01      	cmp	r3, #1
 8004eb0:	d101      	bne.n	8004eb6 <HAL_SPI_Transmit+0x48>
 8004eb2:	2302      	movs	r3, #2
 8004eb4:	e11b      	b.n	80050ee <HAL_SPI_Transmit+0x280>
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	2201      	movs	r2, #1
 8004eba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	2203      	movs	r2, #3
 8004ec2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	2200      	movs	r2, #0
 8004eca:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	68ba      	ldr	r2, [r7, #8]
 8004ed0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	88fa      	ldrh	r2, [r7, #6]
 8004ed6:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	88fa      	ldrh	r2, [r7, #6]
 8004edc:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	2200      	movs	r2, #0
 8004ee2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	2200      	movs	r2, #0
 8004ee8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	2200      	movs	r2, #0
 8004eee:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	2200      	movs	r2, #0
 8004ef4:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	2200      	movs	r2, #0
 8004efa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	689b      	ldr	r3, [r3, #8]
 8004f00:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004f04:	d10f      	bne.n	8004f26 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	681a      	ldr	r2, [r3, #0]
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004f14:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	681a      	ldr	r2, [r3, #0]
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004f24:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f30:	2b40      	cmp	r3, #64	@ 0x40
 8004f32:	d007      	beq.n	8004f44 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	681a      	ldr	r2, [r3, #0]
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004f42:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	68db      	ldr	r3, [r3, #12]
 8004f48:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004f4c:	d152      	bne.n	8004ff4 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	685b      	ldr	r3, [r3, #4]
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d002      	beq.n	8004f5c <HAL_SPI_Transmit+0xee>
 8004f56:	8b7b      	ldrh	r3, [r7, #26]
 8004f58:	2b01      	cmp	r3, #1
 8004f5a:	d145      	bne.n	8004fe8 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f60:	881a      	ldrh	r2, [r3, #0]
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f6c:	1c9a      	adds	r2, r3, #2
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004f76:	b29b      	uxth	r3, r3
 8004f78:	3b01      	subs	r3, #1
 8004f7a:	b29a      	uxth	r2, r3
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004f80:	e032      	b.n	8004fe8 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	689b      	ldr	r3, [r3, #8]
 8004f88:	f003 0302 	and.w	r3, r3, #2
 8004f8c:	2b02      	cmp	r3, #2
 8004f8e:	d112      	bne.n	8004fb6 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f94:	881a      	ldrh	r2, [r3, #0]
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fa0:	1c9a      	adds	r2, r3, #2
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004faa:	b29b      	uxth	r3, r3
 8004fac:	3b01      	subs	r3, #1
 8004fae:	b29a      	uxth	r2, r3
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004fb4:	e018      	b.n	8004fe8 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004fb6:	f7fc f9db 	bl	8001370 <HAL_GetTick>
 8004fba:	4602      	mov	r2, r0
 8004fbc:	69fb      	ldr	r3, [r7, #28]
 8004fbe:	1ad3      	subs	r3, r2, r3
 8004fc0:	683a      	ldr	r2, [r7, #0]
 8004fc2:	429a      	cmp	r2, r3
 8004fc4:	d803      	bhi.n	8004fce <HAL_SPI_Transmit+0x160>
 8004fc6:	683b      	ldr	r3, [r7, #0]
 8004fc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fcc:	d102      	bne.n	8004fd4 <HAL_SPI_Transmit+0x166>
 8004fce:	683b      	ldr	r3, [r7, #0]
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d109      	bne.n	8004fe8 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	2201      	movs	r2, #1
 8004fd8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	2200      	movs	r2, #0
 8004fe0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004fe4:	2303      	movs	r3, #3
 8004fe6:	e082      	b.n	80050ee <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004fec:	b29b      	uxth	r3, r3
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d1c7      	bne.n	8004f82 <HAL_SPI_Transmit+0x114>
 8004ff2:	e053      	b.n	800509c <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	685b      	ldr	r3, [r3, #4]
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d002      	beq.n	8005002 <HAL_SPI_Transmit+0x194>
 8004ffc:	8b7b      	ldrh	r3, [r7, #26]
 8004ffe:	2b01      	cmp	r3, #1
 8005000:	d147      	bne.n	8005092 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	330c      	adds	r3, #12
 800500c:	7812      	ldrb	r2, [r2, #0]
 800500e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005014:	1c5a      	adds	r2, r3, #1
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800501e:	b29b      	uxth	r3, r3
 8005020:	3b01      	subs	r3, #1
 8005022:	b29a      	uxth	r2, r3
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005028:	e033      	b.n	8005092 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	689b      	ldr	r3, [r3, #8]
 8005030:	f003 0302 	and.w	r3, r3, #2
 8005034:	2b02      	cmp	r3, #2
 8005036:	d113      	bne.n	8005060 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	330c      	adds	r3, #12
 8005042:	7812      	ldrb	r2, [r2, #0]
 8005044:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800504a:	1c5a      	adds	r2, r3, #1
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005054:	b29b      	uxth	r3, r3
 8005056:	3b01      	subs	r3, #1
 8005058:	b29a      	uxth	r2, r3
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	86da      	strh	r2, [r3, #54]	@ 0x36
 800505e:	e018      	b.n	8005092 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005060:	f7fc f986 	bl	8001370 <HAL_GetTick>
 8005064:	4602      	mov	r2, r0
 8005066:	69fb      	ldr	r3, [r7, #28]
 8005068:	1ad3      	subs	r3, r2, r3
 800506a:	683a      	ldr	r2, [r7, #0]
 800506c:	429a      	cmp	r2, r3
 800506e:	d803      	bhi.n	8005078 <HAL_SPI_Transmit+0x20a>
 8005070:	683b      	ldr	r3, [r7, #0]
 8005072:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005076:	d102      	bne.n	800507e <HAL_SPI_Transmit+0x210>
 8005078:	683b      	ldr	r3, [r7, #0]
 800507a:	2b00      	cmp	r3, #0
 800507c:	d109      	bne.n	8005092 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	2201      	movs	r2, #1
 8005082:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	2200      	movs	r2, #0
 800508a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800508e:	2303      	movs	r3, #3
 8005090:	e02d      	b.n	80050ee <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005096:	b29b      	uxth	r3, r3
 8005098:	2b00      	cmp	r3, #0
 800509a:	d1c6      	bne.n	800502a <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800509c:	69fa      	ldr	r2, [r7, #28]
 800509e:	6839      	ldr	r1, [r7, #0]
 80050a0:	68f8      	ldr	r0, [r7, #12]
 80050a2:	f000 fafd 	bl	80056a0 <SPI_EndRxTxTransaction>
 80050a6:	4603      	mov	r3, r0
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d002      	beq.n	80050b2 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	2220      	movs	r2, #32
 80050b0:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	689b      	ldr	r3, [r3, #8]
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d10a      	bne.n	80050d0 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80050ba:	2300      	movs	r3, #0
 80050bc:	617b      	str	r3, [r7, #20]
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	68db      	ldr	r3, [r3, #12]
 80050c4:	617b      	str	r3, [r7, #20]
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	689b      	ldr	r3, [r3, #8]
 80050cc:	617b      	str	r3, [r7, #20]
 80050ce:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	2201      	movs	r2, #1
 80050d4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	2200      	movs	r2, #0
 80050dc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d001      	beq.n	80050ec <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80050e8:	2301      	movs	r3, #1
 80050ea:	e000      	b.n	80050ee <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80050ec:	2300      	movs	r3, #0
  }
}
 80050ee:	4618      	mov	r0, r3
 80050f0:	3720      	adds	r7, #32
 80050f2:	46bd      	mov	sp, r7
 80050f4:	bd80      	pop	{r7, pc}

080050f6 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 80050f6:	b580      	push	{r7, lr}
 80050f8:	b086      	sub	sp, #24
 80050fa:	af00      	add	r7, sp, #0
 80050fc:	60f8      	str	r0, [r7, #12]
 80050fe:	60b9      	str	r1, [r7, #8]
 8005100:	607a      	str	r2, [r7, #4]
 8005102:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800510a:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	685b      	ldr	r3, [r3, #4]
 8005110:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8005112:	7dfb      	ldrb	r3, [r7, #23]
 8005114:	2b01      	cmp	r3, #1
 8005116:	d00c      	beq.n	8005132 <HAL_SPI_TransmitReceive_DMA+0x3c>
 8005118:	693b      	ldr	r3, [r7, #16]
 800511a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800511e:	d106      	bne.n	800512e <HAL_SPI_TransmitReceive_DMA+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	689b      	ldr	r3, [r3, #8]
 8005124:	2b00      	cmp	r3, #0
 8005126:	d102      	bne.n	800512e <HAL_SPI_TransmitReceive_DMA+0x38>
 8005128:	7dfb      	ldrb	r3, [r7, #23]
 800512a:	2b04      	cmp	r3, #4
 800512c:	d001      	beq.n	8005132 <HAL_SPI_TransmitReceive_DMA+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800512e:	2302      	movs	r3, #2
 8005130:	e0de      	b.n	80052f0 <HAL_SPI_TransmitReceive_DMA+0x1fa>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005132:	68bb      	ldr	r3, [r7, #8]
 8005134:	2b00      	cmp	r3, #0
 8005136:	d005      	beq.n	8005144 <HAL_SPI_TransmitReceive_DMA+0x4e>
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2b00      	cmp	r3, #0
 800513c:	d002      	beq.n	8005144 <HAL_SPI_TransmitReceive_DMA+0x4e>
 800513e:	887b      	ldrh	r3, [r7, #2]
 8005140:	2b00      	cmp	r3, #0
 8005142:	d101      	bne.n	8005148 <HAL_SPI_TransmitReceive_DMA+0x52>
  {
    return HAL_ERROR;
 8005144:	2301      	movs	r3, #1
 8005146:	e0d3      	b.n	80052f0 <HAL_SPI_TransmitReceive_DMA+0x1fa>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800514e:	2b01      	cmp	r3, #1
 8005150:	d101      	bne.n	8005156 <HAL_SPI_TransmitReceive_DMA+0x60>
 8005152:	2302      	movs	r3, #2
 8005154:	e0cc      	b.n	80052f0 <HAL_SPI_TransmitReceive_DMA+0x1fa>
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	2201      	movs	r2, #1
 800515a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005164:	b2db      	uxtb	r3, r3
 8005166:	2b04      	cmp	r3, #4
 8005168:	d003      	beq.n	8005172 <HAL_SPI_TransmitReceive_DMA+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	2205      	movs	r2, #5
 800516e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	2200      	movs	r2, #0
 8005176:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	68ba      	ldr	r2, [r7, #8]
 800517c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	887a      	ldrh	r2, [r7, #2]
 8005182:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	887a      	ldrh	r2, [r7, #2]
 8005188:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	687a      	ldr	r2, [r7, #4]
 800518e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	887a      	ldrh	r2, [r7, #2]
 8005194:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	887a      	ldrh	r2, [r7, #2]
 800519a:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	2200      	movs	r2, #0
 80051a0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	2200      	movs	r2, #0
 80051a6:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80051ae:	b2db      	uxtb	r3, r3
 80051b0:	2b04      	cmp	r3, #4
 80051b2:	d10e      	bne.n	80051d2 <HAL_SPI_TransmitReceive_DMA+0xdc>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80051b8:	f245 4375 	movw	r3, #21621	@ 0x5475
 80051bc:	f6c0 0300 	movt	r3, #2048	@ 0x800
 80051c0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80051c6:	f245 3341 	movw	r3, #21313	@ 0x5341
 80051ca:	f6c0 0300 	movt	r3, #2048	@ 0x800
 80051ce:	6293      	str	r3, [r2, #40]	@ 0x28
 80051d0:	e00d      	b.n	80051ee <HAL_SPI_TransmitReceive_DMA+0xf8>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80051d6:	f245 4391 	movw	r3, #21649	@ 0x5491
 80051da:	f6c0 0300 	movt	r3, #2048	@ 0x800
 80051de:	62d3      	str	r3, [r2, #44]	@ 0x2c
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80051e4:	f245 33e7 	movw	r3, #21479	@ 0x53e7
 80051e8:	f6c0 0300 	movt	r3, #2048	@ 0x800
 80051ec:	6293      	str	r3, [r2, #40]	@ 0x28
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80051f2:	f245 43ad 	movw	r3, #21677	@ 0x54ad
 80051f6:	f6c0 0300 	movt	r3, #2048	@ 0x800
 80051fa:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005200:	2200      	movs	r2, #0
 8005202:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	330c      	adds	r3, #12
 800520e:	4619      	mov	r1, r3
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005214:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800521a:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800521c:	f7fc fe76 	bl	8001f0c <HAL_DMA_Start_IT>
 8005220:	4603      	mov	r3, r0
 8005222:	2b00      	cmp	r3, #0
 8005224:	d00b      	beq.n	800523e <HAL_SPI_TransmitReceive_DMA+0x148>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800522a:	f043 0210 	orr.w	r2, r3, #16
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	2200      	movs	r2, #0
 8005236:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800523a:	2301      	movs	r3, #1
 800523c:	e058      	b.n	80052f0 <HAL_SPI_TransmitReceive_DMA+0x1fa>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	685a      	ldr	r2, [r3, #4]
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	f042 0201 	orr.w	r2, r2, #1
 800524c:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005252:	2200      	movs	r2, #0
 8005254:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->hdmatx->XferCpltCallback     = NULL;
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800525a:	2200      	movs	r2, #0
 800525c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi->hdmatx->XferErrorCallback    = NULL;
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005262:	2200      	movs	r2, #0
 8005264:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->hdmatx->XferAbortCallback    = NULL;
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800526a:	2200      	movs	r2, #0
 800526c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005276:	4619      	mov	r1, r3
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	330c      	adds	r3, #12
 800527e:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005284:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005286:	f7fc fe41 	bl	8001f0c <HAL_DMA_Start_IT>
 800528a:	4603      	mov	r3, r0
 800528c:	2b00      	cmp	r3, #0
 800528e:	d00b      	beq.n	80052a8 <HAL_SPI_TransmitReceive_DMA+0x1b2>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005294:	f043 0210 	orr.w	r2, r3, #16
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	2200      	movs	r2, #0
 80052a0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80052a4:	2301      	movs	r3, #1
 80052a6:	e023      	b.n	80052f0 <HAL_SPI_TransmitReceive_DMA+0x1fa>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052b2:	2b40      	cmp	r3, #64	@ 0x40
 80052b4:	d007      	beq.n	80052c6 <HAL_SPI_TransmitReceive_DMA+0x1d0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	681a      	ldr	r2, [r3, #0]
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80052c4:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	2200      	movs	r2, #0
 80052ca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	685a      	ldr	r2, [r3, #4]
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f042 0220 	orr.w	r2, r2, #32
 80052dc:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	685a      	ldr	r2, [r3, #4]
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f042 0202 	orr.w	r2, r2, #2
 80052ec:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80052ee:	2300      	movs	r3, #0
}
 80052f0:	4618      	mov	r0, r3
 80052f2:	3718      	adds	r7, #24
 80052f4:	46bd      	mov	sp, r7
 80052f6:	bd80      	pop	{r7, pc}

080052f8 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80052f8:	b480      	push	{r7}
 80052fa:	b083      	sub	sp, #12
 80052fc:	af00      	add	r7, sp, #0
 80052fe:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8005300:	bf00      	nop
 8005302:	370c      	adds	r7, #12
 8005304:	46bd      	mov	sp, r7
 8005306:	bc80      	pop	{r7}
 8005308:	4770      	bx	lr

0800530a <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800530a:	b480      	push	{r7}
 800530c:	b083      	sub	sp, #12
 800530e:	af00      	add	r7, sp, #0
 8005310:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8005312:	bf00      	nop
 8005314:	370c      	adds	r7, #12
 8005316:	46bd      	mov	sp, r7
 8005318:	bc80      	pop	{r7}
 800531a:	4770      	bx	lr

0800531c <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800531c:	b480      	push	{r7}
 800531e:	b083      	sub	sp, #12
 8005320:	af00      	add	r7, sp, #0
 8005322:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8005324:	bf00      	nop
 8005326:	370c      	adds	r7, #12
 8005328:	46bd      	mov	sp, r7
 800532a:	bc80      	pop	{r7}
 800532c:	4770      	bx	lr

0800532e <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800532e:	b480      	push	{r7}
 8005330:	b083      	sub	sp, #12
 8005332:	af00      	add	r7, sp, #0
 8005334:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005336:	bf00      	nop
 8005338:	370c      	adds	r7, #12
 800533a:	46bd      	mov	sp, r7
 800533c:	bc80      	pop	{r7}
 800533e:	4770      	bx	lr

08005340 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005340:	b580      	push	{r7, lr}
 8005342:	b084      	sub	sp, #16
 8005344:	af00      	add	r7, sp, #0
 8005346:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800534c:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800534e:	f7fc f80f 	bl	8001370 <HAL_GetTick>
 8005352:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	f003 0320 	and.w	r3, r3, #32
 800535e:	2b20      	cmp	r3, #32
 8005360:	d03b      	beq.n	80053da <SPI_DMAReceiveCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	685a      	ldr	r2, [r3, #4]
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	f022 0220 	bic.w	r2, r2, #32
 8005370:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	689b      	ldr	r3, [r3, #8]
 8005376:	2b00      	cmp	r3, #0
 8005378:	d10d      	bne.n	8005396 <SPI_DMAReceiveCplt+0x56>
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	685b      	ldr	r3, [r3, #4]
 800537e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005382:	d108      	bne.n	8005396 <SPI_DMAReceiveCplt+0x56>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	685a      	ldr	r2, [r3, #4]
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	f022 0203 	bic.w	r2, r2, #3
 8005392:	605a      	str	r2, [r3, #4]
 8005394:	e007      	b.n	80053a6 <SPI_DMAReceiveCplt+0x66>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	685a      	ldr	r2, [r3, #4]
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f022 0201 	bic.w	r2, r2, #1
 80053a4:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80053a6:	68ba      	ldr	r2, [r7, #8]
 80053a8:	2164      	movs	r1, #100	@ 0x64
 80053aa:	68f8      	ldr	r0, [r7, #12]
 80053ac:	f000 f926 	bl	80055fc <SPI_EndRxTransaction>
 80053b0:	4603      	mov	r3, r0
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d002      	beq.n	80053bc <SPI_DMAReceiveCplt+0x7c>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	2220      	movs	r2, #32
 80053ba:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    hspi->RxXferCount = 0U;
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	2200      	movs	r2, #0
 80053c0:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	2201      	movs	r2, #1
 80053c6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
      }
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d003      	beq.n	80053da <SPI_DMAReceiveCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80053d2:	68f8      	ldr	r0, [r7, #12]
 80053d4:	f7ff ffab 	bl	800532e <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80053d8:	e002      	b.n	80053e0 <SPI_DMAReceiveCplt+0xa0>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 80053da:	68f8      	ldr	r0, [r7, #12]
 80053dc:	f7ff ff8c 	bl	80052f8 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80053e0:	3710      	adds	r7, #16
 80053e2:	46bd      	mov	sp, r7
 80053e4:	bd80      	pop	{r7, pc}

080053e6 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80053e6:	b580      	push	{r7, lr}
 80053e8:	b084      	sub	sp, #16
 80053ea:	af00      	add	r7, sp, #0
 80053ec:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053f2:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80053f4:	f7fb ffbc 	bl	8001370 <HAL_GetTick>
 80053f8:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	f003 0320 	and.w	r3, r3, #32
 8005404:	2b20      	cmp	r3, #32
 8005406:	d02f      	beq.n	8005468 <SPI_DMATransmitReceiveCplt+0x82>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	685a      	ldr	r2, [r3, #4]
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	f022 0220 	bic.w	r2, r2, #32
 8005416:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8005418:	68ba      	ldr	r2, [r7, #8]
 800541a:	2164      	movs	r1, #100	@ 0x64
 800541c:	68f8      	ldr	r0, [r7, #12]
 800541e:	f000 f93f 	bl	80056a0 <SPI_EndRxTxTransaction>
 8005422:	4603      	mov	r3, r0
 8005424:	2b00      	cmp	r3, #0
 8005426:	d005      	beq.n	8005434 <SPI_DMATransmitReceiveCplt+0x4e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800542c:	f043 0220 	orr.w	r2, r3, #32
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	685a      	ldr	r2, [r3, #4]
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	f022 0203 	bic.w	r2, r2, #3
 8005442:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	2200      	movs	r2, #0
 8005448:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->RxXferCount = 0U;
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	2200      	movs	r2, #0
 800544e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	2201      	movs	r2, #1
 8005454:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
      }
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800545c:	2b00      	cmp	r3, #0
 800545e:	d003      	beq.n	8005468 <SPI_DMATransmitReceiveCplt+0x82>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8005460:	68f8      	ldr	r0, [r7, #12]
 8005462:	f7ff ff64 	bl	800532e <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8005466:	e002      	b.n	800546e <SPI_DMATransmitReceiveCplt+0x88>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8005468:	68f8      	ldr	r0, [r7, #12]
 800546a:	f005 ff91 	bl	800b390 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800546e:	3710      	adds	r7, #16
 8005470:	46bd      	mov	sp, r7
 8005472:	bd80      	pop	{r7, pc}

08005474 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005474:	b580      	push	{r7, lr}
 8005476:	b084      	sub	sp, #16
 8005478:	af00      	add	r7, sp, #0
 800547a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005480:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8005482:	68f8      	ldr	r0, [r7, #12]
 8005484:	f7ff ff41 	bl	800530a <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005488:	bf00      	nop
 800548a:	3710      	adds	r7, #16
 800548c:	46bd      	mov	sp, r7
 800548e:	bd80      	pop	{r7, pc}

08005490 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005490:	b580      	push	{r7, lr}
 8005492:	b084      	sub	sp, #16
 8005494:	af00      	add	r7, sp, #0
 8005496:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800549c:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 800549e:	68f8      	ldr	r0, [r7, #12]
 80054a0:	f7ff ff3c 	bl	800531c <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80054a4:	bf00      	nop
 80054a6:	3710      	adds	r7, #16
 80054a8:	46bd      	mov	sp, r7
 80054aa:	bd80      	pop	{r7, pc}

080054ac <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 80054ac:	b580      	push	{r7, lr}
 80054ae:	b084      	sub	sp, #16
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054b8:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	685a      	ldr	r2, [r3, #4]
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	f022 0203 	bic.w	r2, r2, #3
 80054c8:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054ce:	f043 0210 	orr.w	r2, r3, #16
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	2201      	movs	r2, #1
 80054da:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80054de:	68f8      	ldr	r0, [r7, #12]
 80054e0:	f7ff ff25 	bl	800532e <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80054e4:	bf00      	nop
 80054e6:	3710      	adds	r7, #16
 80054e8:	46bd      	mov	sp, r7
 80054ea:	bd80      	pop	{r7, pc}

080054ec <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80054ec:	b580      	push	{r7, lr}
 80054ee:	b088      	sub	sp, #32
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	60f8      	str	r0, [r7, #12]
 80054f4:	60b9      	str	r1, [r7, #8]
 80054f6:	603b      	str	r3, [r7, #0]
 80054f8:	4613      	mov	r3, r2
 80054fa:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80054fc:	f7fb ff38 	bl	8001370 <HAL_GetTick>
 8005500:	4602      	mov	r2, r0
 8005502:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005504:	1a9b      	subs	r3, r3, r2
 8005506:	683a      	ldr	r2, [r7, #0]
 8005508:	4413      	add	r3, r2
 800550a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800550c:	f7fb ff30 	bl	8001370 <HAL_GetTick>
 8005510:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005512:	f240 0300 	movw	r3, #0
 8005516:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	015b      	lsls	r3, r3, #5
 800551e:	0d1b      	lsrs	r3, r3, #20
 8005520:	69fa      	ldr	r2, [r7, #28]
 8005522:	fb02 f303 	mul.w	r3, r2, r3
 8005526:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005528:	e054      	b.n	80055d4 <SPI_WaitFlagStateUntilTimeout+0xe8>
  {
    if (Timeout != HAL_MAX_DELAY)
 800552a:	683b      	ldr	r3, [r7, #0]
 800552c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005530:	d050      	beq.n	80055d4 <SPI_WaitFlagStateUntilTimeout+0xe8>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005532:	f7fb ff1d 	bl	8001370 <HAL_GetTick>
 8005536:	4602      	mov	r2, r0
 8005538:	69bb      	ldr	r3, [r7, #24]
 800553a:	1ad3      	subs	r3, r2, r3
 800553c:	69fa      	ldr	r2, [r7, #28]
 800553e:	429a      	cmp	r2, r3
 8005540:	d902      	bls.n	8005548 <SPI_WaitFlagStateUntilTimeout+0x5c>
 8005542:	69fb      	ldr	r3, [r7, #28]
 8005544:	2b00      	cmp	r3, #0
 8005546:	d13d      	bne.n	80055c4 <SPI_WaitFlagStateUntilTimeout+0xd8>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	685a      	ldr	r2, [r3, #4]
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005556:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	685b      	ldr	r3, [r3, #4]
 800555c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005560:	d111      	bne.n	8005586 <SPI_WaitFlagStateUntilTimeout+0x9a>
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	689b      	ldr	r3, [r3, #8]
 8005566:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800556a:	d004      	beq.n	8005576 <SPI_WaitFlagStateUntilTimeout+0x8a>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	689b      	ldr	r3, [r3, #8]
 8005570:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005574:	d107      	bne.n	8005586 <SPI_WaitFlagStateUntilTimeout+0x9a>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	681a      	ldr	r2, [r3, #0]
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005584:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800558a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800558e:	d10f      	bne.n	80055b0 <SPI_WaitFlagStateUntilTimeout+0xc4>
        {
          SPI_RESET_CRC(hspi);
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	681a      	ldr	r2, [r3, #0]
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800559e:	601a      	str	r2, [r3, #0]
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	681a      	ldr	r2, [r3, #0]
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80055ae:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	2201      	movs	r2, #1
 80055b4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	2200      	movs	r2, #0
 80055bc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80055c0:	2303      	movs	r3, #3
 80055c2:	e017      	b.n	80055f4 <SPI_WaitFlagStateUntilTimeout+0x108>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80055c4:	697b      	ldr	r3, [r7, #20]
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d101      	bne.n	80055ce <SPI_WaitFlagStateUntilTimeout+0xe2>
      {
        tmp_timeout = 0U;
 80055ca:	2300      	movs	r3, #0
 80055cc:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80055ce:	697b      	ldr	r3, [r7, #20]
 80055d0:	3b01      	subs	r3, #1
 80055d2:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	689a      	ldr	r2, [r3, #8]
 80055da:	68bb      	ldr	r3, [r7, #8]
 80055dc:	4013      	ands	r3, r2
 80055de:	68ba      	ldr	r2, [r7, #8]
 80055e0:	429a      	cmp	r2, r3
 80055e2:	bf0c      	ite	eq
 80055e4:	2301      	moveq	r3, #1
 80055e6:	2300      	movne	r3, #0
 80055e8:	b2db      	uxtb	r3, r3
 80055ea:	461a      	mov	r2, r3
 80055ec:	79fb      	ldrb	r3, [r7, #7]
 80055ee:	429a      	cmp	r2, r3
 80055f0:	d19b      	bne.n	800552a <SPI_WaitFlagStateUntilTimeout+0x3e>
    }
  }

  return HAL_OK;
 80055f2:	2300      	movs	r3, #0
}
 80055f4:	4618      	mov	r0, r3
 80055f6:	3720      	adds	r7, #32
 80055f8:	46bd      	mov	sp, r7
 80055fa:	bd80      	pop	{r7, pc}

080055fc <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80055fc:	b580      	push	{r7, lr}
 80055fe:	b086      	sub	sp, #24
 8005600:	af02      	add	r7, sp, #8
 8005602:	60f8      	str	r0, [r7, #12]
 8005604:	60b9      	str	r1, [r7, #8]
 8005606:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	685b      	ldr	r3, [r3, #4]
 800560c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005610:	d111      	bne.n	8005636 <SPI_EndRxTransaction+0x3a>
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	689b      	ldr	r3, [r3, #8]
 8005616:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800561a:	d004      	beq.n	8005626 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	689b      	ldr	r3, [r3, #8]
 8005620:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005624:	d107      	bne.n	8005636 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	681a      	ldr	r2, [r3, #0]
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005634:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	685b      	ldr	r3, [r3, #4]
 800563a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800563e:	d117      	bne.n	8005670 <SPI_EndRxTransaction+0x74>
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	689b      	ldr	r3, [r3, #8]
 8005644:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005648:	d112      	bne.n	8005670 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	9300      	str	r3, [sp, #0]
 800564e:	68bb      	ldr	r3, [r7, #8]
 8005650:	2200      	movs	r2, #0
 8005652:	2101      	movs	r1, #1
 8005654:	68f8      	ldr	r0, [r7, #12]
 8005656:	f7ff ff49 	bl	80054ec <SPI_WaitFlagStateUntilTimeout>
 800565a:	4603      	mov	r3, r0
 800565c:	2b00      	cmp	r3, #0
 800565e:	d01a      	beq.n	8005696 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005664:	f043 0220 	orr.w	r2, r3, #32
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800566c:	2303      	movs	r3, #3
 800566e:	e013      	b.n	8005698 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	9300      	str	r3, [sp, #0]
 8005674:	68bb      	ldr	r3, [r7, #8]
 8005676:	2200      	movs	r2, #0
 8005678:	2180      	movs	r1, #128	@ 0x80
 800567a:	68f8      	ldr	r0, [r7, #12]
 800567c:	f7ff ff36 	bl	80054ec <SPI_WaitFlagStateUntilTimeout>
 8005680:	4603      	mov	r3, r0
 8005682:	2b00      	cmp	r3, #0
 8005684:	d007      	beq.n	8005696 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800568a:	f043 0220 	orr.w	r2, r3, #32
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005692:	2303      	movs	r3, #3
 8005694:	e000      	b.n	8005698 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8005696:	2300      	movs	r3, #0
}
 8005698:	4618      	mov	r0, r3
 800569a:	3710      	adds	r7, #16
 800569c:	46bd      	mov	sp, r7
 800569e:	bd80      	pop	{r7, pc}

080056a0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80056a0:	b580      	push	{r7, lr}
 80056a2:	b086      	sub	sp, #24
 80056a4:	af02      	add	r7, sp, #8
 80056a6:	60f8      	str	r0, [r7, #12]
 80056a8:	60b9      	str	r1, [r7, #8]
 80056aa:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	9300      	str	r3, [sp, #0]
 80056b0:	68bb      	ldr	r3, [r7, #8]
 80056b2:	2201      	movs	r2, #1
 80056b4:	2102      	movs	r1, #2
 80056b6:	68f8      	ldr	r0, [r7, #12]
 80056b8:	f7ff ff18 	bl	80054ec <SPI_WaitFlagStateUntilTimeout>
 80056bc:	4603      	mov	r3, r0
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d007      	beq.n	80056d2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056c6:	f043 0220 	orr.w	r2, r3, #32
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80056ce:	2303      	movs	r3, #3
 80056d0:	e013      	b.n	80056fa <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	9300      	str	r3, [sp, #0]
 80056d6:	68bb      	ldr	r3, [r7, #8]
 80056d8:	2200      	movs	r2, #0
 80056da:	2180      	movs	r1, #128	@ 0x80
 80056dc:	68f8      	ldr	r0, [r7, #12]
 80056de:	f7ff ff05 	bl	80054ec <SPI_WaitFlagStateUntilTimeout>
 80056e2:	4603      	mov	r3, r0
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d007      	beq.n	80056f8 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056ec:	f043 0220 	orr.w	r2, r3, #32
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80056f4:	2303      	movs	r3, #3
 80056f6:	e000      	b.n	80056fa <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 80056f8:	2300      	movs	r3, #0
}
 80056fa:	4618      	mov	r0, r3
 80056fc:	3710      	adds	r7, #16
 80056fe:	46bd      	mov	sp, r7
 8005700:	bd80      	pop	{r7, pc}

08005702 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005702:	b580      	push	{r7, lr}
 8005704:	b082      	sub	sp, #8
 8005706:	af00      	add	r7, sp, #0
 8005708:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	2b00      	cmp	r3, #0
 800570e:	d101      	bne.n	8005714 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005710:	2301      	movs	r3, #1
 8005712:	e041      	b.n	8005798 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800571a:	b2db      	uxtb	r3, r3
 800571c:	2b00      	cmp	r3, #0
 800571e:	d106      	bne.n	800572e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	2200      	movs	r2, #0
 8005724:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005728:	6878      	ldr	r0, [r7, #4]
 800572a:	f7fb fcca 	bl	80010c2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	2202      	movs	r2, #2
 8005732:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681a      	ldr	r2, [r3, #0]
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	3304      	adds	r3, #4
 800573e:	4619      	mov	r1, r3
 8005740:	4610      	mov	r0, r2
 8005742:	f000 fa8b 	bl	8005c5c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	2201      	movs	r2, #1
 800574a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	2201      	movs	r2, #1
 8005752:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	2201      	movs	r2, #1
 800575a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	2201      	movs	r2, #1
 8005762:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	2201      	movs	r2, #1
 800576a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	2201      	movs	r2, #1
 8005772:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	2201      	movs	r2, #1
 800577a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	2201      	movs	r2, #1
 8005782:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	2201      	movs	r2, #1
 800578a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	2201      	movs	r2, #1
 8005792:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005796:	2300      	movs	r3, #0
}
 8005798:	4618      	mov	r0, r3
 800579a:	3708      	adds	r7, #8
 800579c:	46bd      	mov	sp, r7
 800579e:	bd80      	pop	{r7, pc}

080057a0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80057a0:	b480      	push	{r7}
 80057a2:	b085      	sub	sp, #20
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80057ae:	b2db      	uxtb	r3, r3
 80057b0:	2b01      	cmp	r3, #1
 80057b2:	d001      	beq.n	80057b8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80057b4:	2301      	movs	r3, #1
 80057b6:	e043      	b.n	8005840 <HAL_TIM_Base_Start_IT+0xa0>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	2202      	movs	r2, #2
 80057bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	68da      	ldr	r2, [r3, #12]
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f042 0201 	orr.w	r2, r2, #1
 80057ce:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681a      	ldr	r2, [r3, #0]
 80057d4:	f44f 5330 	mov.w	r3, #11264	@ 0x2c00
 80057d8:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 80057dc:	429a      	cmp	r2, r3
 80057de:	d014      	beq.n	800580a <HAL_TIM_Base_Start_IT+0x6a>
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80057e8:	d00f      	beq.n	800580a <HAL_TIM_Base_Start_IT+0x6a>
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681a      	ldr	r2, [r3, #0]
 80057ee:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80057f2:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 80057f6:	429a      	cmp	r2, r3
 80057f8:	d007      	beq.n	800580a <HAL_TIM_Base_Start_IT+0x6a>
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681a      	ldr	r2, [r3, #0]
 80057fe:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005802:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 8005806:	429a      	cmp	r2, r3
 8005808:	d111      	bne.n	800582e <HAL_TIM_Base_Start_IT+0x8e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	689b      	ldr	r3, [r3, #8]
 8005810:	f003 0307 	and.w	r3, r3, #7
 8005814:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	2b06      	cmp	r3, #6
 800581a:	d010      	beq.n	800583e <HAL_TIM_Base_Start_IT+0x9e>
    {
      __HAL_TIM_ENABLE(htim);
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	681a      	ldr	r2, [r3, #0]
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	f042 0201 	orr.w	r2, r2, #1
 800582a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800582c:	e007      	b.n	800583e <HAL_TIM_Base_Start_IT+0x9e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	681a      	ldr	r2, [r3, #0]
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	f042 0201 	orr.w	r2, r2, #1
 800583c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800583e:	2300      	movs	r3, #0
}
 8005840:	4618      	mov	r0, r3
 8005842:	3714      	adds	r7, #20
 8005844:	46bd      	mov	sp, r7
 8005846:	bc80      	pop	{r7}
 8005848:	4770      	bx	lr

0800584a <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800584a:	b480      	push	{r7}
 800584c:	b083      	sub	sp, #12
 800584e:	af00      	add	r7, sp, #0
 8005850:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	68da      	ldr	r2, [r3, #12]
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	f022 0201 	bic.w	r2, r2, #1
 8005860:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	6a1a      	ldr	r2, [r3, #32]
 8005868:	f241 1311 	movw	r3, #4369	@ 0x1111
 800586c:	4013      	ands	r3, r2
 800586e:	2b00      	cmp	r3, #0
 8005870:	d10f      	bne.n	8005892 <HAL_TIM_Base_Stop_IT+0x48>
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	6a1a      	ldr	r2, [r3, #32]
 8005878:	f240 4344 	movw	r3, #1092	@ 0x444
 800587c:	4013      	ands	r3, r2
 800587e:	2b00      	cmp	r3, #0
 8005880:	d107      	bne.n	8005892 <HAL_TIM_Base_Stop_IT+0x48>
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	681a      	ldr	r2, [r3, #0]
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	f022 0201 	bic.w	r2, r2, #1
 8005890:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	2201      	movs	r2, #1
 8005896:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800589a:	2300      	movs	r3, #0
}
 800589c:	4618      	mov	r0, r3
 800589e:	370c      	adds	r7, #12
 80058a0:	46bd      	mov	sp, r7
 80058a2:	bc80      	pop	{r7}
 80058a4:	4770      	bx	lr

080058a6 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80058a6:	b580      	push	{r7, lr}
 80058a8:	b084      	sub	sp, #16
 80058aa:	af00      	add	r7, sp, #0
 80058ac:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	68db      	ldr	r3, [r3, #12]
 80058b4:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	691b      	ldr	r3, [r3, #16]
 80058bc:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80058be:	68bb      	ldr	r3, [r7, #8]
 80058c0:	f003 0302 	and.w	r3, r3, #2
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d020      	beq.n	800590a <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	f003 0302 	and.w	r3, r3, #2
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d01b      	beq.n	800590a <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	f06f 0202 	mvn.w	r2, #2
 80058da:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	2201      	movs	r2, #1
 80058e0:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	699b      	ldr	r3, [r3, #24]
 80058e8:	f003 0303 	and.w	r3, r3, #3
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d003      	beq.n	80058f8 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80058f0:	6878      	ldr	r0, [r7, #4]
 80058f2:	f000 f998 	bl	8005c26 <HAL_TIM_IC_CaptureCallback>
 80058f6:	e005      	b.n	8005904 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80058f8:	6878      	ldr	r0, [r7, #4]
 80058fa:	f000 f98b 	bl	8005c14 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80058fe:	6878      	ldr	r0, [r7, #4]
 8005900:	f000 f99a 	bl	8005c38 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	2200      	movs	r2, #0
 8005908:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800590a:	68bb      	ldr	r3, [r7, #8]
 800590c:	f003 0304 	and.w	r3, r3, #4
 8005910:	2b00      	cmp	r3, #0
 8005912:	d020      	beq.n	8005956 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	f003 0304 	and.w	r3, r3, #4
 800591a:	2b00      	cmp	r3, #0
 800591c:	d01b      	beq.n	8005956 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f06f 0204 	mvn.w	r2, #4
 8005926:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2202      	movs	r2, #2
 800592c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	699b      	ldr	r3, [r3, #24]
 8005934:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005938:	2b00      	cmp	r3, #0
 800593a:	d003      	beq.n	8005944 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800593c:	6878      	ldr	r0, [r7, #4]
 800593e:	f000 f972 	bl	8005c26 <HAL_TIM_IC_CaptureCallback>
 8005942:	e005      	b.n	8005950 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005944:	6878      	ldr	r0, [r7, #4]
 8005946:	f000 f965 	bl	8005c14 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800594a:	6878      	ldr	r0, [r7, #4]
 800594c:	f000 f974 	bl	8005c38 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	2200      	movs	r2, #0
 8005954:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005956:	68bb      	ldr	r3, [r7, #8]
 8005958:	f003 0308 	and.w	r3, r3, #8
 800595c:	2b00      	cmp	r3, #0
 800595e:	d020      	beq.n	80059a2 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	f003 0308 	and.w	r3, r3, #8
 8005966:	2b00      	cmp	r3, #0
 8005968:	d01b      	beq.n	80059a2 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f06f 0208 	mvn.w	r2, #8
 8005972:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	2204      	movs	r2, #4
 8005978:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	69db      	ldr	r3, [r3, #28]
 8005980:	f003 0303 	and.w	r3, r3, #3
 8005984:	2b00      	cmp	r3, #0
 8005986:	d003      	beq.n	8005990 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005988:	6878      	ldr	r0, [r7, #4]
 800598a:	f000 f94c 	bl	8005c26 <HAL_TIM_IC_CaptureCallback>
 800598e:	e005      	b.n	800599c <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005990:	6878      	ldr	r0, [r7, #4]
 8005992:	f000 f93f 	bl	8005c14 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005996:	6878      	ldr	r0, [r7, #4]
 8005998:	f000 f94e 	bl	8005c38 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2200      	movs	r2, #0
 80059a0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80059a2:	68bb      	ldr	r3, [r7, #8]
 80059a4:	f003 0310 	and.w	r3, r3, #16
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d020      	beq.n	80059ee <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	f003 0310 	and.w	r3, r3, #16
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d01b      	beq.n	80059ee <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	f06f 0210 	mvn.w	r2, #16
 80059be:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	2208      	movs	r2, #8
 80059c4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	69db      	ldr	r3, [r3, #28]
 80059cc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d003      	beq.n	80059dc <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80059d4:	6878      	ldr	r0, [r7, #4]
 80059d6:	f000 f926 	bl	8005c26 <HAL_TIM_IC_CaptureCallback>
 80059da:	e005      	b.n	80059e8 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80059dc:	6878      	ldr	r0, [r7, #4]
 80059de:	f000 f919 	bl	8005c14 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80059e2:	6878      	ldr	r0, [r7, #4]
 80059e4:	f000 f928 	bl	8005c38 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	2200      	movs	r2, #0
 80059ec:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80059ee:	68bb      	ldr	r3, [r7, #8]
 80059f0:	f003 0301 	and.w	r3, r3, #1
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d00c      	beq.n	8005a12 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	f003 0301 	and.w	r3, r3, #1
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d007      	beq.n	8005a12 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	f06f 0201 	mvn.w	r2, #1
 8005a0a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005a0c:	6878      	ldr	r0, [r7, #4]
 8005a0e:	f005 fcef 	bl	800b3f0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005a12:	68bb      	ldr	r3, [r7, #8]
 8005a14:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d00c      	beq.n	8005a36 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d007      	beq.n	8005a36 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005a2e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005a30:	6878      	ldr	r0, [r7, #4]
 8005a32:	f000 fa90 	bl	8005f56 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005a36:	68bb      	ldr	r3, [r7, #8]
 8005a38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d00c      	beq.n	8005a5a <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d007      	beq.n	8005a5a <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005a52:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005a54:	6878      	ldr	r0, [r7, #4]
 8005a56:	f000 f8f8 	bl	8005c4a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005a5a:	68bb      	ldr	r3, [r7, #8]
 8005a5c:	f003 0320 	and.w	r3, r3, #32
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d00c      	beq.n	8005a7e <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	f003 0320 	and.w	r3, r3, #32
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d007      	beq.n	8005a7e <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	f06f 0220 	mvn.w	r2, #32
 8005a76:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005a78:	6878      	ldr	r0, [r7, #4]
 8005a7a:	f000 fa63 	bl	8005f44 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005a7e:	bf00      	nop
 8005a80:	3710      	adds	r7, #16
 8005a82:	46bd      	mov	sp, r7
 8005a84:	bd80      	pop	{r7, pc}

08005a86 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005a86:	b580      	push	{r7, lr}
 8005a88:	b084      	sub	sp, #16
 8005a8a:	af00      	add	r7, sp, #0
 8005a8c:	6078      	str	r0, [r7, #4]
 8005a8e:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005a90:	2300      	movs	r3, #0
 8005a92:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005a9a:	2b01      	cmp	r3, #1
 8005a9c:	d101      	bne.n	8005aa2 <HAL_TIM_ConfigClockSource+0x1c>
 8005a9e:	2302      	movs	r3, #2
 8005aa0:	e0b4      	b.n	8005c0c <HAL_TIM_ConfigClockSource+0x186>
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	2201      	movs	r2, #1
 8005aa6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	2202      	movs	r2, #2
 8005aae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	689b      	ldr	r3, [r3, #8]
 8005ab8:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005aba:	68bb      	ldr	r3, [r7, #8]
 8005abc:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005ac0:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005ac2:	68bb      	ldr	r3, [r7, #8]
 8005ac4:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005ac8:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	68ba      	ldr	r2, [r7, #8]
 8005ad0:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005ad2:	683b      	ldr	r3, [r7, #0]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005ada:	d03e      	beq.n	8005b5a <HAL_TIM_ConfigClockSource+0xd4>
 8005adc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005ae0:	f200 8087 	bhi.w	8005bf2 <HAL_TIM_ConfigClockSource+0x16c>
 8005ae4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ae8:	f000 8086 	beq.w	8005bf8 <HAL_TIM_ConfigClockSource+0x172>
 8005aec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005af0:	d87f      	bhi.n	8005bf2 <HAL_TIM_ConfigClockSource+0x16c>
 8005af2:	2b70      	cmp	r3, #112	@ 0x70
 8005af4:	d01a      	beq.n	8005b2c <HAL_TIM_ConfigClockSource+0xa6>
 8005af6:	2b70      	cmp	r3, #112	@ 0x70
 8005af8:	d87b      	bhi.n	8005bf2 <HAL_TIM_ConfigClockSource+0x16c>
 8005afa:	2b60      	cmp	r3, #96	@ 0x60
 8005afc:	d050      	beq.n	8005ba0 <HAL_TIM_ConfigClockSource+0x11a>
 8005afe:	2b60      	cmp	r3, #96	@ 0x60
 8005b00:	d877      	bhi.n	8005bf2 <HAL_TIM_ConfigClockSource+0x16c>
 8005b02:	2b50      	cmp	r3, #80	@ 0x50
 8005b04:	d03c      	beq.n	8005b80 <HAL_TIM_ConfigClockSource+0xfa>
 8005b06:	2b50      	cmp	r3, #80	@ 0x50
 8005b08:	d873      	bhi.n	8005bf2 <HAL_TIM_ConfigClockSource+0x16c>
 8005b0a:	2b40      	cmp	r3, #64	@ 0x40
 8005b0c:	d058      	beq.n	8005bc0 <HAL_TIM_ConfigClockSource+0x13a>
 8005b0e:	2b40      	cmp	r3, #64	@ 0x40
 8005b10:	d86f      	bhi.n	8005bf2 <HAL_TIM_ConfigClockSource+0x16c>
 8005b12:	2b30      	cmp	r3, #48	@ 0x30
 8005b14:	d064      	beq.n	8005be0 <HAL_TIM_ConfigClockSource+0x15a>
 8005b16:	2b30      	cmp	r3, #48	@ 0x30
 8005b18:	d86b      	bhi.n	8005bf2 <HAL_TIM_ConfigClockSource+0x16c>
 8005b1a:	2b20      	cmp	r3, #32
 8005b1c:	d060      	beq.n	8005be0 <HAL_TIM_ConfigClockSource+0x15a>
 8005b1e:	2b20      	cmp	r3, #32
 8005b20:	d867      	bhi.n	8005bf2 <HAL_TIM_ConfigClockSource+0x16c>
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d05c      	beq.n	8005be0 <HAL_TIM_ConfigClockSource+0x15a>
 8005b26:	2b10      	cmp	r3, #16
 8005b28:	d05a      	beq.n	8005be0 <HAL_TIM_ConfigClockSource+0x15a>
 8005b2a:	e062      	b.n	8005bf2 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005b30:	683b      	ldr	r3, [r7, #0]
 8005b32:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005b34:	683b      	ldr	r3, [r7, #0]
 8005b36:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005b38:	683b      	ldr	r3, [r7, #0]
 8005b3a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005b3c:	f000 f982 	bl	8005e44 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	689b      	ldr	r3, [r3, #8]
 8005b46:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005b48:	68bb      	ldr	r3, [r7, #8]
 8005b4a:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005b4e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	68ba      	ldr	r2, [r7, #8]
 8005b56:	609a      	str	r2, [r3, #8]
      break;
 8005b58:	e04f      	b.n	8005bfa <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005b5e:	683b      	ldr	r3, [r7, #0]
 8005b60:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005b62:	683b      	ldr	r3, [r7, #0]
 8005b64:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005b66:	683b      	ldr	r3, [r7, #0]
 8005b68:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005b6a:	f000 f96b 	bl	8005e44 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	689a      	ldr	r2, [r3, #8]
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005b7c:	609a      	str	r2, [r3, #8]
      break;
 8005b7e:	e03c      	b.n	8005bfa <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005b84:	683b      	ldr	r3, [r7, #0]
 8005b86:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005b88:	683b      	ldr	r3, [r7, #0]
 8005b8a:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b8c:	461a      	mov	r2, r3
 8005b8e:	f000 f8e2 	bl	8005d56 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	2150      	movs	r1, #80	@ 0x50
 8005b98:	4618      	mov	r0, r3
 8005b9a:	f000 f939 	bl	8005e10 <TIM_ITRx_SetConfig>
      break;
 8005b9e:	e02c      	b.n	8005bfa <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005ba4:	683b      	ldr	r3, [r7, #0]
 8005ba6:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005ba8:	683b      	ldr	r3, [r7, #0]
 8005baa:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005bac:	461a      	mov	r2, r3
 8005bae:	f000 f900 	bl	8005db2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	2160      	movs	r1, #96	@ 0x60
 8005bb8:	4618      	mov	r0, r3
 8005bba:	f000 f929 	bl	8005e10 <TIM_ITRx_SetConfig>
      break;
 8005bbe:	e01c      	b.n	8005bfa <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005bc4:	683b      	ldr	r3, [r7, #0]
 8005bc6:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005bc8:	683b      	ldr	r3, [r7, #0]
 8005bca:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005bcc:	461a      	mov	r2, r3
 8005bce:	f000 f8c2 	bl	8005d56 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	2140      	movs	r1, #64	@ 0x40
 8005bd8:	4618      	mov	r0, r3
 8005bda:	f000 f919 	bl	8005e10 <TIM_ITRx_SetConfig>
      break;
 8005bde:	e00c      	b.n	8005bfa <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681a      	ldr	r2, [r3, #0]
 8005be4:	683b      	ldr	r3, [r7, #0]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	4619      	mov	r1, r3
 8005bea:	4610      	mov	r0, r2
 8005bec:	f000 f910 	bl	8005e10 <TIM_ITRx_SetConfig>
      break;
 8005bf0:	e003      	b.n	8005bfa <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005bf2:	2301      	movs	r3, #1
 8005bf4:	73fb      	strb	r3, [r7, #15]
      break;
 8005bf6:	e000      	b.n	8005bfa <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005bf8:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	2201      	movs	r2, #1
 8005bfe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	2200      	movs	r2, #0
 8005c06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005c0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c0c:	4618      	mov	r0, r3
 8005c0e:	3710      	adds	r7, #16
 8005c10:	46bd      	mov	sp, r7
 8005c12:	bd80      	pop	{r7, pc}

08005c14 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005c14:	b480      	push	{r7}
 8005c16:	b083      	sub	sp, #12
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005c1c:	bf00      	nop
 8005c1e:	370c      	adds	r7, #12
 8005c20:	46bd      	mov	sp, r7
 8005c22:	bc80      	pop	{r7}
 8005c24:	4770      	bx	lr

08005c26 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005c26:	b480      	push	{r7}
 8005c28:	b083      	sub	sp, #12
 8005c2a:	af00      	add	r7, sp, #0
 8005c2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005c2e:	bf00      	nop
 8005c30:	370c      	adds	r7, #12
 8005c32:	46bd      	mov	sp, r7
 8005c34:	bc80      	pop	{r7}
 8005c36:	4770      	bx	lr

08005c38 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005c38:	b480      	push	{r7}
 8005c3a:	b083      	sub	sp, #12
 8005c3c:	af00      	add	r7, sp, #0
 8005c3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005c40:	bf00      	nop
 8005c42:	370c      	adds	r7, #12
 8005c44:	46bd      	mov	sp, r7
 8005c46:	bc80      	pop	{r7}
 8005c48:	4770      	bx	lr

08005c4a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005c4a:	b480      	push	{r7}
 8005c4c:	b083      	sub	sp, #12
 8005c4e:	af00      	add	r7, sp, #0
 8005c50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005c52:	bf00      	nop
 8005c54:	370c      	adds	r7, #12
 8005c56:	46bd      	mov	sp, r7
 8005c58:	bc80      	pop	{r7}
 8005c5a:	4770      	bx	lr

08005c5c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005c5c:	b480      	push	{r7}
 8005c5e:	b085      	sub	sp, #20
 8005c60:	af00      	add	r7, sp, #0
 8005c62:	6078      	str	r0, [r7, #4]
 8005c64:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005c6c:	687a      	ldr	r2, [r7, #4]
 8005c6e:	f44f 5330 	mov.w	r3, #11264	@ 0x2c00
 8005c72:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 8005c76:	429a      	cmp	r2, r3
 8005c78:	d011      	beq.n	8005c9e <TIM_Base_SetConfig+0x42>
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c80:	d00d      	beq.n	8005c9e <TIM_Base_SetConfig+0x42>
 8005c82:	687a      	ldr	r2, [r7, #4]
 8005c84:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005c88:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 8005c8c:	429a      	cmp	r2, r3
 8005c8e:	d006      	beq.n	8005c9e <TIM_Base_SetConfig+0x42>
 8005c90:	687a      	ldr	r2, [r7, #4]
 8005c92:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005c96:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 8005c9a:	429a      	cmp	r2, r3
 8005c9c:	d108      	bne.n	8005cb0 <TIM_Base_SetConfig+0x54>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ca4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005ca6:	683b      	ldr	r3, [r7, #0]
 8005ca8:	685b      	ldr	r3, [r3, #4]
 8005caa:	68fa      	ldr	r2, [r7, #12]
 8005cac:	4313      	orrs	r3, r2
 8005cae:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005cb0:	687a      	ldr	r2, [r7, #4]
 8005cb2:	f44f 5330 	mov.w	r3, #11264	@ 0x2c00
 8005cb6:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 8005cba:	429a      	cmp	r2, r3
 8005cbc:	d011      	beq.n	8005ce2 <TIM_Base_SetConfig+0x86>
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005cc4:	d00d      	beq.n	8005ce2 <TIM_Base_SetConfig+0x86>
 8005cc6:	687a      	ldr	r2, [r7, #4]
 8005cc8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005ccc:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 8005cd0:	429a      	cmp	r2, r3
 8005cd2:	d006      	beq.n	8005ce2 <TIM_Base_SetConfig+0x86>
 8005cd4:	687a      	ldr	r2, [r7, #4]
 8005cd6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005cda:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 8005cde:	429a      	cmp	r2, r3
 8005ce0:	d108      	bne.n	8005cf4 <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005ce8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005cea:	683b      	ldr	r3, [r7, #0]
 8005cec:	68db      	ldr	r3, [r3, #12]
 8005cee:	68fa      	ldr	r2, [r7, #12]
 8005cf0:	4313      	orrs	r3, r2
 8005cf2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005cfa:	683b      	ldr	r3, [r7, #0]
 8005cfc:	695b      	ldr	r3, [r3, #20]
 8005cfe:	4313      	orrs	r3, r2
 8005d00:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	68fa      	ldr	r2, [r7, #12]
 8005d06:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005d08:	683b      	ldr	r3, [r7, #0]
 8005d0a:	689a      	ldr	r2, [r3, #8]
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005d10:	683b      	ldr	r3, [r7, #0]
 8005d12:	681a      	ldr	r2, [r3, #0]
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005d18:	687a      	ldr	r2, [r7, #4]
 8005d1a:	f44f 5330 	mov.w	r3, #11264	@ 0x2c00
 8005d1e:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 8005d22:	429a      	cmp	r2, r3
 8005d24:	d103      	bne.n	8005d2e <TIM_Base_SetConfig+0xd2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005d26:	683b      	ldr	r3, [r7, #0]
 8005d28:	691a      	ldr	r2, [r3, #16]
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	2201      	movs	r2, #1
 8005d32:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	691b      	ldr	r3, [r3, #16]
 8005d38:	f003 0301 	and.w	r3, r3, #1
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d005      	beq.n	8005d4c <TIM_Base_SetConfig+0xf0>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	691b      	ldr	r3, [r3, #16]
 8005d44:	f023 0201 	bic.w	r2, r3, #1
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	611a      	str	r2, [r3, #16]
  }
}
 8005d4c:	bf00      	nop
 8005d4e:	3714      	adds	r7, #20
 8005d50:	46bd      	mov	sp, r7
 8005d52:	bc80      	pop	{r7}
 8005d54:	4770      	bx	lr

08005d56 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005d56:	b480      	push	{r7}
 8005d58:	b087      	sub	sp, #28
 8005d5a:	af00      	add	r7, sp, #0
 8005d5c:	60f8      	str	r0, [r7, #12]
 8005d5e:	60b9      	str	r1, [r7, #8]
 8005d60:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	6a1b      	ldr	r3, [r3, #32]
 8005d66:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	6a1b      	ldr	r3, [r3, #32]
 8005d6c:	f023 0201 	bic.w	r2, r3, #1
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	699b      	ldr	r3, [r3, #24]
 8005d78:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005d7a:	693b      	ldr	r3, [r7, #16]
 8005d7c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005d80:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	011b      	lsls	r3, r3, #4
 8005d86:	693a      	ldr	r2, [r7, #16]
 8005d88:	4313      	orrs	r3, r2
 8005d8a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005d8c:	697b      	ldr	r3, [r7, #20]
 8005d8e:	f023 030a 	bic.w	r3, r3, #10
 8005d92:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005d94:	697a      	ldr	r2, [r7, #20]
 8005d96:	68bb      	ldr	r3, [r7, #8]
 8005d98:	4313      	orrs	r3, r2
 8005d9a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	693a      	ldr	r2, [r7, #16]
 8005da0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	697a      	ldr	r2, [r7, #20]
 8005da6:	621a      	str	r2, [r3, #32]
}
 8005da8:	bf00      	nop
 8005daa:	371c      	adds	r7, #28
 8005dac:	46bd      	mov	sp, r7
 8005dae:	bc80      	pop	{r7}
 8005db0:	4770      	bx	lr

08005db2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005db2:	b480      	push	{r7}
 8005db4:	b087      	sub	sp, #28
 8005db6:	af00      	add	r7, sp, #0
 8005db8:	60f8      	str	r0, [r7, #12]
 8005dba:	60b9      	str	r1, [r7, #8]
 8005dbc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	6a1b      	ldr	r3, [r3, #32]
 8005dc2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	6a1b      	ldr	r3, [r3, #32]
 8005dc8:	f023 0210 	bic.w	r2, r3, #16
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	699b      	ldr	r3, [r3, #24]
 8005dd4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005dd6:	693b      	ldr	r3, [r7, #16]
 8005dd8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005ddc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	031b      	lsls	r3, r3, #12
 8005de2:	693a      	ldr	r2, [r7, #16]
 8005de4:	4313      	orrs	r3, r2
 8005de6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005de8:	697b      	ldr	r3, [r7, #20]
 8005dea:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005dee:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005df0:	68bb      	ldr	r3, [r7, #8]
 8005df2:	011b      	lsls	r3, r3, #4
 8005df4:	697a      	ldr	r2, [r7, #20]
 8005df6:	4313      	orrs	r3, r2
 8005df8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	693a      	ldr	r2, [r7, #16]
 8005dfe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	697a      	ldr	r2, [r7, #20]
 8005e04:	621a      	str	r2, [r3, #32]
}
 8005e06:	bf00      	nop
 8005e08:	371c      	adds	r7, #28
 8005e0a:	46bd      	mov	sp, r7
 8005e0c:	bc80      	pop	{r7}
 8005e0e:	4770      	bx	lr

08005e10 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005e10:	b480      	push	{r7}
 8005e12:	b085      	sub	sp, #20
 8005e14:	af00      	add	r7, sp, #0
 8005e16:	6078      	str	r0, [r7, #4]
 8005e18:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	689b      	ldr	r3, [r3, #8]
 8005e1e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e26:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005e28:	683a      	ldr	r2, [r7, #0]
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	4313      	orrs	r3, r2
 8005e2e:	f043 0307 	orr.w	r3, r3, #7
 8005e32:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	68fa      	ldr	r2, [r7, #12]
 8005e38:	609a      	str	r2, [r3, #8]
}
 8005e3a:	bf00      	nop
 8005e3c:	3714      	adds	r7, #20
 8005e3e:	46bd      	mov	sp, r7
 8005e40:	bc80      	pop	{r7}
 8005e42:	4770      	bx	lr

08005e44 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005e44:	b480      	push	{r7}
 8005e46:	b087      	sub	sp, #28
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	60f8      	str	r0, [r7, #12]
 8005e4c:	60b9      	str	r1, [r7, #8]
 8005e4e:	607a      	str	r2, [r7, #4]
 8005e50:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	689b      	ldr	r3, [r3, #8]
 8005e56:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005e58:	697b      	ldr	r3, [r7, #20]
 8005e5a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005e5e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005e60:	683b      	ldr	r3, [r7, #0]
 8005e62:	021a      	lsls	r2, r3, #8
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	431a      	orrs	r2, r3
 8005e68:	68bb      	ldr	r3, [r7, #8]
 8005e6a:	4313      	orrs	r3, r2
 8005e6c:	697a      	ldr	r2, [r7, #20]
 8005e6e:	4313      	orrs	r3, r2
 8005e70:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	697a      	ldr	r2, [r7, #20]
 8005e76:	609a      	str	r2, [r3, #8]
}
 8005e78:	bf00      	nop
 8005e7a:	371c      	adds	r7, #28
 8005e7c:	46bd      	mov	sp, r7
 8005e7e:	bc80      	pop	{r7}
 8005e80:	4770      	bx	lr

08005e82 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005e82:	b480      	push	{r7}
 8005e84:	b085      	sub	sp, #20
 8005e86:	af00      	add	r7, sp, #0
 8005e88:	6078      	str	r0, [r7, #4]
 8005e8a:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005e92:	2b01      	cmp	r3, #1
 8005e94:	d101      	bne.n	8005e9a <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005e96:	2302      	movs	r3, #2
 8005e98:	e04f      	b.n	8005f3a <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	2201      	movs	r2, #1
 8005e9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	2202      	movs	r2, #2
 8005ea6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	685b      	ldr	r3, [r3, #4]
 8005eb0:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	689b      	ldr	r3, [r3, #8]
 8005eb8:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ec0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005ec2:	683b      	ldr	r3, [r7, #0]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	68fa      	ldr	r2, [r7, #12]
 8005ec8:	4313      	orrs	r3, r2
 8005eca:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	68fa      	ldr	r2, [r7, #12]
 8005ed2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681a      	ldr	r2, [r3, #0]
 8005ed8:	f44f 5330 	mov.w	r3, #11264	@ 0x2c00
 8005edc:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 8005ee0:	429a      	cmp	r2, r3
 8005ee2:	d014      	beq.n	8005f0e <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005eec:	d00f      	beq.n	8005f0e <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681a      	ldr	r2, [r3, #0]
 8005ef2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005ef6:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 8005efa:	429a      	cmp	r2, r3
 8005efc:	d007      	beq.n	8005f0e <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681a      	ldr	r2, [r3, #0]
 8005f02:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005f06:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 8005f0a:	429a      	cmp	r2, r3
 8005f0c:	d10c      	bne.n	8005f28 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005f0e:	68bb      	ldr	r3, [r7, #8]
 8005f10:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005f14:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005f16:	683b      	ldr	r3, [r7, #0]
 8005f18:	685b      	ldr	r3, [r3, #4]
 8005f1a:	68ba      	ldr	r2, [r7, #8]
 8005f1c:	4313      	orrs	r3, r2
 8005f1e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	68ba      	ldr	r2, [r7, #8]
 8005f26:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	2201      	movs	r2, #1
 8005f2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	2200      	movs	r2, #0
 8005f34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005f38:	2300      	movs	r3, #0
}
 8005f3a:	4618      	mov	r0, r3
 8005f3c:	3714      	adds	r7, #20
 8005f3e:	46bd      	mov	sp, r7
 8005f40:	bc80      	pop	{r7}
 8005f42:	4770      	bx	lr

08005f44 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005f44:	b480      	push	{r7}
 8005f46:	b083      	sub	sp, #12
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005f4c:	bf00      	nop
 8005f4e:	370c      	adds	r7, #12
 8005f50:	46bd      	mov	sp, r7
 8005f52:	bc80      	pop	{r7}
 8005f54:	4770      	bx	lr

08005f56 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005f56:	b480      	push	{r7}
 8005f58:	b083      	sub	sp, #12
 8005f5a:	af00      	add	r7, sp, #0
 8005f5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005f5e:	bf00      	nop
 8005f60:	370c      	adds	r7, #12
 8005f62:	46bd      	mov	sp, r7
 8005f64:	bc80      	pop	{r7}
 8005f66:	4770      	bx	lr

08005f68 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8005f68:	b480      	push	{r7}
 8005f6a:	b085      	sub	sp, #20
 8005f6c:	af00      	add	r7, sp, #0
 8005f6e:	60f8      	str	r0, [r7, #12]
 8005f70:	4638      	mov	r0, r7
 8005f72:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8005f76:	2300      	movs	r3, #0
}
 8005f78:	4618      	mov	r0, r3
 8005f7a:	3714      	adds	r7, #20
 8005f7c:	46bd      	mov	sp, r7
 8005f7e:	bc80      	pop	{r7}
 8005f80:	4770      	bx	lr

08005f82 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8005f82:	b480      	push	{r7}
 8005f84:	b085      	sub	sp, #20
 8005f86:	af00      	add	r7, sp, #0
 8005f88:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	2200      	movs	r2, #0
 8005f8e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8005f92:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 8005f96:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	b29a      	uxth	r2, r3
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8005fa2:	2300      	movs	r3, #0
}
 8005fa4:	4618      	mov	r0, r3
 8005fa6:	3714      	adds	r7, #20
 8005fa8:	46bd      	mov	sp, r7
 8005faa:	bc80      	pop	{r7}
 8005fac:	4770      	bx	lr

08005fae <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8005fae:	b480      	push	{r7}
 8005fb0:	b085      	sub	sp, #20
 8005fb2:	af00      	add	r7, sp, #0
 8005fb4:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8005fb6:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 8005fba:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8005fc2:	b29a      	uxth	r2, r3
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	b29b      	uxth	r3, r3
 8005fc8:	43db      	mvns	r3, r3
 8005fca:	b29b      	uxth	r3, r3
 8005fcc:	4013      	ands	r3, r2
 8005fce:	b29a      	uxth	r2, r3
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8005fd6:	2300      	movs	r3, #0
}
 8005fd8:	4618      	mov	r0, r3
 8005fda:	3714      	adds	r7, #20
 8005fdc:	46bd      	mov	sp, r7
 8005fde:	bc80      	pop	{r7}
 8005fe0:	4770      	bx	lr

08005fe2 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8005fe2:	b480      	push	{r7}
 8005fe4:	b083      	sub	sp, #12
 8005fe6:	af00      	add	r7, sp, #0
 8005fe8:	6078      	str	r0, [r7, #4]
 8005fea:	460b      	mov	r3, r1
 8005fec:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8005fee:	2300      	movs	r3, #0
}
 8005ff0:	4618      	mov	r0, r3
 8005ff2:	370c      	adds	r7, #12
 8005ff4:	46bd      	mov	sp, r7
 8005ff6:	bc80      	pop	{r7}
 8005ff8:	4770      	bx	lr

08005ffa <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8005ffa:	b480      	push	{r7}
 8005ffc:	b085      	sub	sp, #20
 8005ffe:	af00      	add	r7, sp, #0
 8006000:	60f8      	str	r0, [r7, #12]
 8006002:	4638      	mov	r0, r7
 8006004:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	2201      	movs	r2, #1
 800600c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	2200      	movs	r2, #0
 8006014:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	2200      	movs	r2, #0
 800601c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	2200      	movs	r2, #0
 8006024:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8006028:	2300      	movs	r3, #0
}
 800602a:	4618      	mov	r0, r3
 800602c:	3714      	adds	r7, #20
 800602e:	46bd      	mov	sp, r7
 8006030:	bc80      	pop	{r7}
 8006032:	4770      	bx	lr

08006034 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006034:	b480      	push	{r7}
 8006036:	b09d      	sub	sp, #116	@ 0x74
 8006038:	af00      	add	r7, sp, #0
 800603a:	6078      	str	r0, [r7, #4]
 800603c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800603e:	2300      	movs	r3, #0
 8006040:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8006044:	687a      	ldr	r2, [r7, #4]
 8006046:	683b      	ldr	r3, [r7, #0]
 8006048:	781b      	ldrb	r3, [r3, #0]
 800604a:	009b      	lsls	r3, r3, #2
 800604c:	4413      	add	r3, r2
 800604e:	881b      	ldrh	r3, [r3, #0]
 8006050:	b29b      	uxth	r3, r3
 8006052:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 8006056:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800605a:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 800605e:	683b      	ldr	r3, [r7, #0]
 8006060:	78db      	ldrb	r3, [r3, #3]
 8006062:	2b03      	cmp	r3, #3
 8006064:	d81f      	bhi.n	80060a6 <USB_ActivateEndpoint+0x72>
 8006066:	a201      	add	r2, pc, #4	@ (adr r2, 800606c <USB_ActivateEndpoint+0x38>)
 8006068:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800606c:	0800607d 	.word	0x0800607d
 8006070:	08006099 	.word	0x08006099
 8006074:	080060af 	.word	0x080060af
 8006078:	0800608b 	.word	0x0800608b
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800607c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8006080:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006084:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8006088:	e012      	b.n	80060b0 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800608a:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800608e:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 8006092:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8006096:	e00b      	b.n	80060b0 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8006098:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800609c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80060a0:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 80060a4:	e004      	b.n	80060b0 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 80060a6:	2301      	movs	r3, #1
 80060a8:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
      break;
 80060ac:	e000      	b.n	80060b0 <USB_ActivateEndpoint+0x7c>
      break;
 80060ae:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 80060b0:	687a      	ldr	r2, [r7, #4]
 80060b2:	683b      	ldr	r3, [r7, #0]
 80060b4:	781b      	ldrb	r3, [r3, #0]
 80060b6:	009b      	lsls	r3, r3, #2
 80060b8:	441a      	add	r2, r3
 80060ba:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80060be:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80060c2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80060c6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80060ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80060ce:	b29b      	uxth	r3, r3
 80060d0:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 80060d2:	687a      	ldr	r2, [r7, #4]
 80060d4:	683b      	ldr	r3, [r7, #0]
 80060d6:	781b      	ldrb	r3, [r3, #0]
 80060d8:	009b      	lsls	r3, r3, #2
 80060da:	4413      	add	r3, r2
 80060dc:	881b      	ldrh	r3, [r3, #0]
 80060de:	b29b      	uxth	r3, r3
 80060e0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80060e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80060e8:	b29b      	uxth	r3, r3
 80060ea:	683a      	ldr	r2, [r7, #0]
 80060ec:	7812      	ldrb	r2, [r2, #0]
 80060ee:	4313      	orrs	r3, r2
 80060f0:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 80060f4:	687a      	ldr	r2, [r7, #4]
 80060f6:	683b      	ldr	r3, [r7, #0]
 80060f8:	781b      	ldrb	r3, [r3, #0]
 80060fa:	009b      	lsls	r3, r3, #2
 80060fc:	441a      	add	r2, r3
 80060fe:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8006102:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006106:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800610a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800610e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006112:	b29b      	uxth	r3, r3
 8006114:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8006116:	683b      	ldr	r3, [r7, #0]
 8006118:	7b1b      	ldrb	r3, [r3, #12]
 800611a:	2b00      	cmp	r3, #0
 800611c:	f040 8178 	bne.w	8006410 <USB_ActivateEndpoint+0x3dc>
  {
    if (ep->is_in != 0U)
 8006120:	683b      	ldr	r3, [r7, #0]
 8006122:	785b      	ldrb	r3, [r3, #1]
 8006124:	2b00      	cmp	r3, #0
 8006126:	f000 8084 	beq.w	8006232 <USB_ActivateEndpoint+0x1fe>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	61bb      	str	r3, [r7, #24]
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006134:	b29b      	uxth	r3, r3
 8006136:	461a      	mov	r2, r3
 8006138:	69bb      	ldr	r3, [r7, #24]
 800613a:	4413      	add	r3, r2
 800613c:	61bb      	str	r3, [r7, #24]
 800613e:	683b      	ldr	r3, [r7, #0]
 8006140:	781b      	ldrb	r3, [r3, #0]
 8006142:	011a      	lsls	r2, r3, #4
 8006144:	69bb      	ldr	r3, [r7, #24]
 8006146:	4413      	add	r3, r2
 8006148:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800614c:	617b      	str	r3, [r7, #20]
 800614e:	683b      	ldr	r3, [r7, #0]
 8006150:	88db      	ldrh	r3, [r3, #6]
 8006152:	085b      	lsrs	r3, r3, #1
 8006154:	b29b      	uxth	r3, r3
 8006156:	005b      	lsls	r3, r3, #1
 8006158:	b29a      	uxth	r2, r3
 800615a:	697b      	ldr	r3, [r7, #20]
 800615c:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800615e:	687a      	ldr	r2, [r7, #4]
 8006160:	683b      	ldr	r3, [r7, #0]
 8006162:	781b      	ldrb	r3, [r3, #0]
 8006164:	009b      	lsls	r3, r3, #2
 8006166:	4413      	add	r3, r2
 8006168:	881b      	ldrh	r3, [r3, #0]
 800616a:	827b      	strh	r3, [r7, #18]
 800616c:	8a7b      	ldrh	r3, [r7, #18]
 800616e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006172:	2b00      	cmp	r3, #0
 8006174:	d01b      	beq.n	80061ae <USB_ActivateEndpoint+0x17a>
 8006176:	687a      	ldr	r2, [r7, #4]
 8006178:	683b      	ldr	r3, [r7, #0]
 800617a:	781b      	ldrb	r3, [r3, #0]
 800617c:	009b      	lsls	r3, r3, #2
 800617e:	4413      	add	r3, r2
 8006180:	881b      	ldrh	r3, [r3, #0]
 8006182:	b29b      	uxth	r3, r3
 8006184:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006188:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800618c:	823b      	strh	r3, [r7, #16]
 800618e:	687a      	ldr	r2, [r7, #4]
 8006190:	683b      	ldr	r3, [r7, #0]
 8006192:	781b      	ldrb	r3, [r3, #0]
 8006194:	009b      	lsls	r3, r3, #2
 8006196:	441a      	add	r2, r3
 8006198:	8a3b      	ldrh	r3, [r7, #16]
 800619a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800619e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80061a2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80061a6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80061aa:	b29b      	uxth	r3, r3
 80061ac:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80061ae:	683b      	ldr	r3, [r7, #0]
 80061b0:	78db      	ldrb	r3, [r3, #3]
 80061b2:	2b01      	cmp	r3, #1
 80061b4:	d020      	beq.n	80061f8 <USB_ActivateEndpoint+0x1c4>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80061b6:	687a      	ldr	r2, [r7, #4]
 80061b8:	683b      	ldr	r3, [r7, #0]
 80061ba:	781b      	ldrb	r3, [r3, #0]
 80061bc:	009b      	lsls	r3, r3, #2
 80061be:	4413      	add	r3, r2
 80061c0:	881b      	ldrh	r3, [r3, #0]
 80061c2:	b29b      	uxth	r3, r3
 80061c4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80061c8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80061cc:	81bb      	strh	r3, [r7, #12]
 80061ce:	89bb      	ldrh	r3, [r7, #12]
 80061d0:	f083 0320 	eor.w	r3, r3, #32
 80061d4:	81bb      	strh	r3, [r7, #12]
 80061d6:	687a      	ldr	r2, [r7, #4]
 80061d8:	683b      	ldr	r3, [r7, #0]
 80061da:	781b      	ldrb	r3, [r3, #0]
 80061dc:	009b      	lsls	r3, r3, #2
 80061de:	441a      	add	r2, r3
 80061e0:	89bb      	ldrh	r3, [r7, #12]
 80061e2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80061e6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80061ea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80061ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80061f2:	b29b      	uxth	r3, r3
 80061f4:	8013      	strh	r3, [r2, #0]
 80061f6:	e2d5      	b.n	80067a4 <USB_ActivateEndpoint+0x770>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80061f8:	687a      	ldr	r2, [r7, #4]
 80061fa:	683b      	ldr	r3, [r7, #0]
 80061fc:	781b      	ldrb	r3, [r3, #0]
 80061fe:	009b      	lsls	r3, r3, #2
 8006200:	4413      	add	r3, r2
 8006202:	881b      	ldrh	r3, [r3, #0]
 8006204:	b29b      	uxth	r3, r3
 8006206:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800620a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800620e:	81fb      	strh	r3, [r7, #14]
 8006210:	687a      	ldr	r2, [r7, #4]
 8006212:	683b      	ldr	r3, [r7, #0]
 8006214:	781b      	ldrb	r3, [r3, #0]
 8006216:	009b      	lsls	r3, r3, #2
 8006218:	441a      	add	r2, r3
 800621a:	89fb      	ldrh	r3, [r7, #14]
 800621c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006220:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006224:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006228:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800622c:	b29b      	uxth	r3, r3
 800622e:	8013      	strh	r3, [r2, #0]
 8006230:	e2b8      	b.n	80067a4 <USB_ActivateEndpoint+0x770>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	633b      	str	r3, [r7, #48]	@ 0x30
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800623c:	b29b      	uxth	r3, r3
 800623e:	461a      	mov	r2, r3
 8006240:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006242:	4413      	add	r3, r2
 8006244:	633b      	str	r3, [r7, #48]	@ 0x30
 8006246:	683b      	ldr	r3, [r7, #0]
 8006248:	781b      	ldrb	r3, [r3, #0]
 800624a:	011a      	lsls	r2, r3, #4
 800624c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800624e:	4413      	add	r3, r2
 8006250:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 8006254:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006256:	683b      	ldr	r3, [r7, #0]
 8006258:	88db      	ldrh	r3, [r3, #6]
 800625a:	085b      	lsrs	r3, r3, #1
 800625c:	b29b      	uxth	r3, r3
 800625e:	005b      	lsls	r3, r3, #1
 8006260:	b29a      	uxth	r2, r3
 8006262:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006264:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	62bb      	str	r3, [r7, #40]	@ 0x28
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006270:	b29b      	uxth	r3, r3
 8006272:	461a      	mov	r2, r3
 8006274:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006276:	4413      	add	r3, r2
 8006278:	62bb      	str	r3, [r7, #40]	@ 0x28
 800627a:	683b      	ldr	r3, [r7, #0]
 800627c:	781b      	ldrb	r3, [r3, #0]
 800627e:	011a      	lsls	r2, r3, #4
 8006280:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006282:	4413      	add	r3, r2
 8006284:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8006288:	627b      	str	r3, [r7, #36]	@ 0x24
 800628a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800628c:	881b      	ldrh	r3, [r3, #0]
 800628e:	b29b      	uxth	r3, r3
 8006290:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006294:	b29a      	uxth	r2, r3
 8006296:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006298:	801a      	strh	r2, [r3, #0]
 800629a:	683b      	ldr	r3, [r7, #0]
 800629c:	691b      	ldr	r3, [r3, #16]
 800629e:	2b3e      	cmp	r3, #62	@ 0x3e
 80062a0:	d91d      	bls.n	80062de <USB_ActivateEndpoint+0x2aa>
 80062a2:	683b      	ldr	r3, [r7, #0]
 80062a4:	691b      	ldr	r3, [r3, #16]
 80062a6:	095b      	lsrs	r3, r3, #5
 80062a8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80062aa:	683b      	ldr	r3, [r7, #0]
 80062ac:	691b      	ldr	r3, [r3, #16]
 80062ae:	f003 031f 	and.w	r3, r3, #31
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d102      	bne.n	80062bc <USB_ActivateEndpoint+0x288>
 80062b6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80062b8:	3b01      	subs	r3, #1
 80062ba:	66bb      	str	r3, [r7, #104]	@ 0x68
 80062bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062be:	881b      	ldrh	r3, [r3, #0]
 80062c0:	b29a      	uxth	r2, r3
 80062c2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80062c4:	b29b      	uxth	r3, r3
 80062c6:	029b      	lsls	r3, r3, #10
 80062c8:	b29b      	uxth	r3, r3
 80062ca:	4313      	orrs	r3, r2
 80062cc:	b29b      	uxth	r3, r3
 80062ce:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80062d2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80062d6:	b29a      	uxth	r2, r3
 80062d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062da:	801a      	strh	r2, [r3, #0]
 80062dc:	e026      	b.n	800632c <USB_ActivateEndpoint+0x2f8>
 80062de:	683b      	ldr	r3, [r7, #0]
 80062e0:	691b      	ldr	r3, [r3, #16]
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d10a      	bne.n	80062fc <USB_ActivateEndpoint+0x2c8>
 80062e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062e8:	881b      	ldrh	r3, [r3, #0]
 80062ea:	b29b      	uxth	r3, r3
 80062ec:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80062f0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80062f4:	b29a      	uxth	r2, r3
 80062f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062f8:	801a      	strh	r2, [r3, #0]
 80062fa:	e017      	b.n	800632c <USB_ActivateEndpoint+0x2f8>
 80062fc:	683b      	ldr	r3, [r7, #0]
 80062fe:	691b      	ldr	r3, [r3, #16]
 8006300:	085b      	lsrs	r3, r3, #1
 8006302:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006304:	683b      	ldr	r3, [r7, #0]
 8006306:	691b      	ldr	r3, [r3, #16]
 8006308:	f003 0301 	and.w	r3, r3, #1
 800630c:	2b00      	cmp	r3, #0
 800630e:	d002      	beq.n	8006316 <USB_ActivateEndpoint+0x2e2>
 8006310:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006312:	3301      	adds	r3, #1
 8006314:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006316:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006318:	881b      	ldrh	r3, [r3, #0]
 800631a:	b29a      	uxth	r2, r3
 800631c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800631e:	b29b      	uxth	r3, r3
 8006320:	029b      	lsls	r3, r3, #10
 8006322:	b29b      	uxth	r3, r3
 8006324:	4313      	orrs	r3, r2
 8006326:	b29a      	uxth	r2, r3
 8006328:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800632a:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800632c:	687a      	ldr	r2, [r7, #4]
 800632e:	683b      	ldr	r3, [r7, #0]
 8006330:	781b      	ldrb	r3, [r3, #0]
 8006332:	009b      	lsls	r3, r3, #2
 8006334:	4413      	add	r3, r2
 8006336:	881b      	ldrh	r3, [r3, #0]
 8006338:	847b      	strh	r3, [r7, #34]	@ 0x22
 800633a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800633c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006340:	2b00      	cmp	r3, #0
 8006342:	d01b      	beq.n	800637c <USB_ActivateEndpoint+0x348>
 8006344:	687a      	ldr	r2, [r7, #4]
 8006346:	683b      	ldr	r3, [r7, #0]
 8006348:	781b      	ldrb	r3, [r3, #0]
 800634a:	009b      	lsls	r3, r3, #2
 800634c:	4413      	add	r3, r2
 800634e:	881b      	ldrh	r3, [r3, #0]
 8006350:	b29b      	uxth	r3, r3
 8006352:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006356:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800635a:	843b      	strh	r3, [r7, #32]
 800635c:	687a      	ldr	r2, [r7, #4]
 800635e:	683b      	ldr	r3, [r7, #0]
 8006360:	781b      	ldrb	r3, [r3, #0]
 8006362:	009b      	lsls	r3, r3, #2
 8006364:	441a      	add	r2, r3
 8006366:	8c3b      	ldrh	r3, [r7, #32]
 8006368:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800636c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006370:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006374:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006378:	b29b      	uxth	r3, r3
 800637a:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 800637c:	683b      	ldr	r3, [r7, #0]
 800637e:	781b      	ldrb	r3, [r3, #0]
 8006380:	2b00      	cmp	r3, #0
 8006382:	d124      	bne.n	80063ce <USB_ActivateEndpoint+0x39a>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006384:	687a      	ldr	r2, [r7, #4]
 8006386:	683b      	ldr	r3, [r7, #0]
 8006388:	781b      	ldrb	r3, [r3, #0]
 800638a:	009b      	lsls	r3, r3, #2
 800638c:	4413      	add	r3, r2
 800638e:	881b      	ldrh	r3, [r3, #0]
 8006390:	b29b      	uxth	r3, r3
 8006392:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006396:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800639a:	83bb      	strh	r3, [r7, #28]
 800639c:	8bbb      	ldrh	r3, [r7, #28]
 800639e:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80063a2:	83bb      	strh	r3, [r7, #28]
 80063a4:	8bbb      	ldrh	r3, [r7, #28]
 80063a6:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80063aa:	83bb      	strh	r3, [r7, #28]
 80063ac:	687a      	ldr	r2, [r7, #4]
 80063ae:	683b      	ldr	r3, [r7, #0]
 80063b0:	781b      	ldrb	r3, [r3, #0]
 80063b2:	009b      	lsls	r3, r3, #2
 80063b4:	441a      	add	r2, r3
 80063b6:	8bbb      	ldrh	r3, [r7, #28]
 80063b8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80063bc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80063c0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80063c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80063c8:	b29b      	uxth	r3, r3
 80063ca:	8013      	strh	r3, [r2, #0]
 80063cc:	e1ea      	b.n	80067a4 <USB_ActivateEndpoint+0x770>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 80063ce:	687a      	ldr	r2, [r7, #4]
 80063d0:	683b      	ldr	r3, [r7, #0]
 80063d2:	781b      	ldrb	r3, [r3, #0]
 80063d4:	009b      	lsls	r3, r3, #2
 80063d6:	4413      	add	r3, r2
 80063d8:	881b      	ldrh	r3, [r3, #0]
 80063da:	b29b      	uxth	r3, r3
 80063dc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80063e0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80063e4:	83fb      	strh	r3, [r7, #30]
 80063e6:	8bfb      	ldrh	r3, [r7, #30]
 80063e8:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80063ec:	83fb      	strh	r3, [r7, #30]
 80063ee:	687a      	ldr	r2, [r7, #4]
 80063f0:	683b      	ldr	r3, [r7, #0]
 80063f2:	781b      	ldrb	r3, [r3, #0]
 80063f4:	009b      	lsls	r3, r3, #2
 80063f6:	441a      	add	r2, r3
 80063f8:	8bfb      	ldrh	r3, [r7, #30]
 80063fa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80063fe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006402:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006406:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800640a:	b29b      	uxth	r3, r3
 800640c:	8013      	strh	r3, [r2, #0]
 800640e:	e1c9      	b.n	80067a4 <USB_ActivateEndpoint+0x770>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8006410:	683b      	ldr	r3, [r7, #0]
 8006412:	78db      	ldrb	r3, [r3, #3]
 8006414:	2b02      	cmp	r3, #2
 8006416:	d11e      	bne.n	8006456 <USB_ActivateEndpoint+0x422>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8006418:	687a      	ldr	r2, [r7, #4]
 800641a:	683b      	ldr	r3, [r7, #0]
 800641c:	781b      	ldrb	r3, [r3, #0]
 800641e:	009b      	lsls	r3, r3, #2
 8006420:	4413      	add	r3, r2
 8006422:	881b      	ldrh	r3, [r3, #0]
 8006424:	b29b      	uxth	r3, r3
 8006426:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800642a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800642e:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8006432:	687a      	ldr	r2, [r7, #4]
 8006434:	683b      	ldr	r3, [r7, #0]
 8006436:	781b      	ldrb	r3, [r3, #0]
 8006438:	009b      	lsls	r3, r3, #2
 800643a:	441a      	add	r2, r3
 800643c:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8006440:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006444:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006448:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800644c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006450:	b29b      	uxth	r3, r3
 8006452:	8013      	strh	r3, [r2, #0]
 8006454:	e01d      	b.n	8006492 <USB_ActivateEndpoint+0x45e>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8006456:	687a      	ldr	r2, [r7, #4]
 8006458:	683b      	ldr	r3, [r7, #0]
 800645a:	781b      	ldrb	r3, [r3, #0]
 800645c:	009b      	lsls	r3, r3, #2
 800645e:	4413      	add	r3, r2
 8006460:	881b      	ldrh	r3, [r3, #0]
 8006462:	b29b      	uxth	r3, r3
 8006464:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8006468:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800646c:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8006470:	687a      	ldr	r2, [r7, #4]
 8006472:	683b      	ldr	r3, [r7, #0]
 8006474:	781b      	ldrb	r3, [r3, #0]
 8006476:	009b      	lsls	r3, r3, #2
 8006478:	441a      	add	r2, r3
 800647a:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800647e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006482:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006486:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800648a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800648e:	b29b      	uxth	r3, r3
 8006490:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800649c:	b29b      	uxth	r3, r3
 800649e:	461a      	mov	r2, r3
 80064a0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80064a2:	4413      	add	r3, r2
 80064a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80064a6:	683b      	ldr	r3, [r7, #0]
 80064a8:	781b      	ldrb	r3, [r3, #0]
 80064aa:	011a      	lsls	r2, r3, #4
 80064ac:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80064ae:	4413      	add	r3, r2
 80064b0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80064b4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80064b6:	683b      	ldr	r3, [r7, #0]
 80064b8:	891b      	ldrh	r3, [r3, #8]
 80064ba:	085b      	lsrs	r3, r3, #1
 80064bc:	b29b      	uxth	r3, r3
 80064be:	005b      	lsls	r3, r3, #1
 80064c0:	b29a      	uxth	r2, r3
 80064c2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80064c4:	801a      	strh	r2, [r3, #0]
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	657b      	str	r3, [r7, #84]	@ 0x54
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80064d0:	b29b      	uxth	r3, r3
 80064d2:	461a      	mov	r2, r3
 80064d4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80064d6:	4413      	add	r3, r2
 80064d8:	657b      	str	r3, [r7, #84]	@ 0x54
 80064da:	683b      	ldr	r3, [r7, #0]
 80064dc:	781b      	ldrb	r3, [r3, #0]
 80064de:	011a      	lsls	r2, r3, #4
 80064e0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80064e2:	4413      	add	r3, r2
 80064e4:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 80064e8:	653b      	str	r3, [r7, #80]	@ 0x50
 80064ea:	683b      	ldr	r3, [r7, #0]
 80064ec:	895b      	ldrh	r3, [r3, #10]
 80064ee:	085b      	lsrs	r3, r3, #1
 80064f0:	b29b      	uxth	r3, r3
 80064f2:	005b      	lsls	r3, r3, #1
 80064f4:	b29a      	uxth	r2, r3
 80064f6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80064f8:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 80064fa:	683b      	ldr	r3, [r7, #0]
 80064fc:	785b      	ldrb	r3, [r3, #1]
 80064fe:	2b00      	cmp	r3, #0
 8006500:	f040 8093 	bne.w	800662a <USB_ActivateEndpoint+0x5f6>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006504:	687a      	ldr	r2, [r7, #4]
 8006506:	683b      	ldr	r3, [r7, #0]
 8006508:	781b      	ldrb	r3, [r3, #0]
 800650a:	009b      	lsls	r3, r3, #2
 800650c:	4413      	add	r3, r2
 800650e:	881b      	ldrh	r3, [r3, #0]
 8006510:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 8006514:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8006518:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800651c:	2b00      	cmp	r3, #0
 800651e:	d01b      	beq.n	8006558 <USB_ActivateEndpoint+0x524>
 8006520:	687a      	ldr	r2, [r7, #4]
 8006522:	683b      	ldr	r3, [r7, #0]
 8006524:	781b      	ldrb	r3, [r3, #0]
 8006526:	009b      	lsls	r3, r3, #2
 8006528:	4413      	add	r3, r2
 800652a:	881b      	ldrh	r3, [r3, #0]
 800652c:	b29b      	uxth	r3, r3
 800652e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006532:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006536:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8006538:	687a      	ldr	r2, [r7, #4]
 800653a:	683b      	ldr	r3, [r7, #0]
 800653c:	781b      	ldrb	r3, [r3, #0]
 800653e:	009b      	lsls	r3, r3, #2
 8006540:	441a      	add	r2, r3
 8006542:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8006544:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006548:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800654c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006550:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006554:	b29b      	uxth	r3, r3
 8006556:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006558:	687a      	ldr	r2, [r7, #4]
 800655a:	683b      	ldr	r3, [r7, #0]
 800655c:	781b      	ldrb	r3, [r3, #0]
 800655e:	009b      	lsls	r3, r3, #2
 8006560:	4413      	add	r3, r2
 8006562:	881b      	ldrh	r3, [r3, #0]
 8006564:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8006566:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8006568:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800656c:	2b00      	cmp	r3, #0
 800656e:	d01b      	beq.n	80065a8 <USB_ActivateEndpoint+0x574>
 8006570:	687a      	ldr	r2, [r7, #4]
 8006572:	683b      	ldr	r3, [r7, #0]
 8006574:	781b      	ldrb	r3, [r3, #0]
 8006576:	009b      	lsls	r3, r3, #2
 8006578:	4413      	add	r3, r2
 800657a:	881b      	ldrh	r3, [r3, #0]
 800657c:	b29b      	uxth	r3, r3
 800657e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006582:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006586:	877b      	strh	r3, [r7, #58]	@ 0x3a
 8006588:	687a      	ldr	r2, [r7, #4]
 800658a:	683b      	ldr	r3, [r7, #0]
 800658c:	781b      	ldrb	r3, [r3, #0]
 800658e:	009b      	lsls	r3, r3, #2
 8006590:	441a      	add	r2, r3
 8006592:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8006594:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006598:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800659c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80065a0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80065a4:	b29b      	uxth	r3, r3
 80065a6:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80065a8:	687a      	ldr	r2, [r7, #4]
 80065aa:	683b      	ldr	r3, [r7, #0]
 80065ac:	781b      	ldrb	r3, [r3, #0]
 80065ae:	009b      	lsls	r3, r3, #2
 80065b0:	4413      	add	r3, r2
 80065b2:	881b      	ldrh	r3, [r3, #0]
 80065b4:	b29b      	uxth	r3, r3
 80065b6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80065ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80065be:	873b      	strh	r3, [r7, #56]	@ 0x38
 80065c0:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80065c2:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80065c6:	873b      	strh	r3, [r7, #56]	@ 0x38
 80065c8:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80065ca:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80065ce:	873b      	strh	r3, [r7, #56]	@ 0x38
 80065d0:	687a      	ldr	r2, [r7, #4]
 80065d2:	683b      	ldr	r3, [r7, #0]
 80065d4:	781b      	ldrb	r3, [r3, #0]
 80065d6:	009b      	lsls	r3, r3, #2
 80065d8:	441a      	add	r2, r3
 80065da:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80065dc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80065e0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80065e4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80065e8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80065ec:	b29b      	uxth	r3, r3
 80065ee:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80065f0:	687a      	ldr	r2, [r7, #4]
 80065f2:	683b      	ldr	r3, [r7, #0]
 80065f4:	781b      	ldrb	r3, [r3, #0]
 80065f6:	009b      	lsls	r3, r3, #2
 80065f8:	4413      	add	r3, r2
 80065fa:	881b      	ldrh	r3, [r3, #0]
 80065fc:	b29b      	uxth	r3, r3
 80065fe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006602:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006606:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8006608:	687a      	ldr	r2, [r7, #4]
 800660a:	683b      	ldr	r3, [r7, #0]
 800660c:	781b      	ldrb	r3, [r3, #0]
 800660e:	009b      	lsls	r3, r3, #2
 8006610:	441a      	add	r2, r3
 8006612:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006614:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006618:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800661c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006620:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006624:	b29b      	uxth	r3, r3
 8006626:	8013      	strh	r3, [r2, #0]
 8006628:	e0bc      	b.n	80067a4 <USB_ActivateEndpoint+0x770>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800662a:	687a      	ldr	r2, [r7, #4]
 800662c:	683b      	ldr	r3, [r7, #0]
 800662e:	781b      	ldrb	r3, [r3, #0]
 8006630:	009b      	lsls	r3, r3, #2
 8006632:	4413      	add	r3, r2
 8006634:	881b      	ldrh	r3, [r3, #0]
 8006636:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 800663a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800663e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006642:	2b00      	cmp	r3, #0
 8006644:	d01d      	beq.n	8006682 <USB_ActivateEndpoint+0x64e>
 8006646:	687a      	ldr	r2, [r7, #4]
 8006648:	683b      	ldr	r3, [r7, #0]
 800664a:	781b      	ldrb	r3, [r3, #0]
 800664c:	009b      	lsls	r3, r3, #2
 800664e:	4413      	add	r3, r2
 8006650:	881b      	ldrh	r3, [r3, #0]
 8006652:	b29b      	uxth	r3, r3
 8006654:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006658:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800665c:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 8006660:	687a      	ldr	r2, [r7, #4]
 8006662:	683b      	ldr	r3, [r7, #0]
 8006664:	781b      	ldrb	r3, [r3, #0]
 8006666:	009b      	lsls	r3, r3, #2
 8006668:	441a      	add	r2, r3
 800666a:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800666e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006672:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006676:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800667a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800667e:	b29b      	uxth	r3, r3
 8006680:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006682:	687a      	ldr	r2, [r7, #4]
 8006684:	683b      	ldr	r3, [r7, #0]
 8006686:	781b      	ldrb	r3, [r3, #0]
 8006688:	009b      	lsls	r3, r3, #2
 800668a:	4413      	add	r3, r2
 800668c:	881b      	ldrh	r3, [r3, #0]
 800668e:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 8006692:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8006696:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800669a:	2b00      	cmp	r3, #0
 800669c:	d01d      	beq.n	80066da <USB_ActivateEndpoint+0x6a6>
 800669e:	687a      	ldr	r2, [r7, #4]
 80066a0:	683b      	ldr	r3, [r7, #0]
 80066a2:	781b      	ldrb	r3, [r3, #0]
 80066a4:	009b      	lsls	r3, r3, #2
 80066a6:	4413      	add	r3, r2
 80066a8:	881b      	ldrh	r3, [r3, #0]
 80066aa:	b29b      	uxth	r3, r3
 80066ac:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80066b0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80066b4:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 80066b8:	687a      	ldr	r2, [r7, #4]
 80066ba:	683b      	ldr	r3, [r7, #0]
 80066bc:	781b      	ldrb	r3, [r3, #0]
 80066be:	009b      	lsls	r3, r3, #2
 80066c0:	441a      	add	r2, r3
 80066c2:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 80066c6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80066ca:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80066ce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80066d2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80066d6:	b29b      	uxth	r3, r3
 80066d8:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80066da:	683b      	ldr	r3, [r7, #0]
 80066dc:	78db      	ldrb	r3, [r3, #3]
 80066de:	2b01      	cmp	r3, #1
 80066e0:	d024      	beq.n	800672c <USB_ActivateEndpoint+0x6f8>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80066e2:	687a      	ldr	r2, [r7, #4]
 80066e4:	683b      	ldr	r3, [r7, #0]
 80066e6:	781b      	ldrb	r3, [r3, #0]
 80066e8:	009b      	lsls	r3, r3, #2
 80066ea:	4413      	add	r3, r2
 80066ec:	881b      	ldrh	r3, [r3, #0]
 80066ee:	b29b      	uxth	r3, r3
 80066f0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80066f4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80066f8:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 80066fc:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8006700:	f083 0320 	eor.w	r3, r3, #32
 8006704:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8006708:	687a      	ldr	r2, [r7, #4]
 800670a:	683b      	ldr	r3, [r7, #0]
 800670c:	781b      	ldrb	r3, [r3, #0]
 800670e:	009b      	lsls	r3, r3, #2
 8006710:	441a      	add	r2, r3
 8006712:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8006716:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800671a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800671e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006722:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006726:	b29b      	uxth	r3, r3
 8006728:	8013      	strh	r3, [r2, #0]
 800672a:	e01d      	b.n	8006768 <USB_ActivateEndpoint+0x734>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800672c:	687a      	ldr	r2, [r7, #4]
 800672e:	683b      	ldr	r3, [r7, #0]
 8006730:	781b      	ldrb	r3, [r3, #0]
 8006732:	009b      	lsls	r3, r3, #2
 8006734:	4413      	add	r3, r2
 8006736:	881b      	ldrh	r3, [r3, #0]
 8006738:	b29b      	uxth	r3, r3
 800673a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800673e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006742:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8006746:	687a      	ldr	r2, [r7, #4]
 8006748:	683b      	ldr	r3, [r7, #0]
 800674a:	781b      	ldrb	r3, [r3, #0]
 800674c:	009b      	lsls	r3, r3, #2
 800674e:	441a      	add	r2, r3
 8006750:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006754:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006758:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800675c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006760:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006764:	b29b      	uxth	r3, r3
 8006766:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006768:	687a      	ldr	r2, [r7, #4]
 800676a:	683b      	ldr	r3, [r7, #0]
 800676c:	781b      	ldrb	r3, [r3, #0]
 800676e:	009b      	lsls	r3, r3, #2
 8006770:	4413      	add	r3, r2
 8006772:	881b      	ldrh	r3, [r3, #0]
 8006774:	b29b      	uxth	r3, r3
 8006776:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800677a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800677e:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 8006782:	687a      	ldr	r2, [r7, #4]
 8006784:	683b      	ldr	r3, [r7, #0]
 8006786:	781b      	ldrb	r3, [r3, #0]
 8006788:	009b      	lsls	r3, r3, #2
 800678a:	441a      	add	r2, r3
 800678c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8006790:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006794:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006798:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800679c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80067a0:	b29b      	uxth	r3, r3
 80067a2:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 80067a4:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
}
 80067a8:	4618      	mov	r0, r3
 80067aa:	3774      	adds	r7, #116	@ 0x74
 80067ac:	46bd      	mov	sp, r7
 80067ae:	bc80      	pop	{r7}
 80067b0:	4770      	bx	lr
 80067b2:	bf00      	nop

080067b4 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80067b4:	b480      	push	{r7}
 80067b6:	b08d      	sub	sp, #52	@ 0x34
 80067b8:	af00      	add	r7, sp, #0
 80067ba:	6078      	str	r0, [r7, #4]
 80067bc:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80067be:	683b      	ldr	r3, [r7, #0]
 80067c0:	7b1b      	ldrb	r3, [r3, #12]
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	f040 808e 	bne.w	80068e4 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 80067c8:	683b      	ldr	r3, [r7, #0]
 80067ca:	785b      	ldrb	r3, [r3, #1]
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d044      	beq.n	800685a <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80067d0:	687a      	ldr	r2, [r7, #4]
 80067d2:	683b      	ldr	r3, [r7, #0]
 80067d4:	781b      	ldrb	r3, [r3, #0]
 80067d6:	009b      	lsls	r3, r3, #2
 80067d8:	4413      	add	r3, r2
 80067da:	881b      	ldrh	r3, [r3, #0]
 80067dc:	81bb      	strh	r3, [r7, #12]
 80067de:	89bb      	ldrh	r3, [r7, #12]
 80067e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d01b      	beq.n	8006820 <USB_DeactivateEndpoint+0x6c>
 80067e8:	687a      	ldr	r2, [r7, #4]
 80067ea:	683b      	ldr	r3, [r7, #0]
 80067ec:	781b      	ldrb	r3, [r3, #0]
 80067ee:	009b      	lsls	r3, r3, #2
 80067f0:	4413      	add	r3, r2
 80067f2:	881b      	ldrh	r3, [r3, #0]
 80067f4:	b29b      	uxth	r3, r3
 80067f6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80067fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80067fe:	817b      	strh	r3, [r7, #10]
 8006800:	687a      	ldr	r2, [r7, #4]
 8006802:	683b      	ldr	r3, [r7, #0]
 8006804:	781b      	ldrb	r3, [r3, #0]
 8006806:	009b      	lsls	r3, r3, #2
 8006808:	441a      	add	r2, r3
 800680a:	897b      	ldrh	r3, [r7, #10]
 800680c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006810:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006814:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006818:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800681c:	b29b      	uxth	r3, r3
 800681e:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006820:	687a      	ldr	r2, [r7, #4]
 8006822:	683b      	ldr	r3, [r7, #0]
 8006824:	781b      	ldrb	r3, [r3, #0]
 8006826:	009b      	lsls	r3, r3, #2
 8006828:	4413      	add	r3, r2
 800682a:	881b      	ldrh	r3, [r3, #0]
 800682c:	b29b      	uxth	r3, r3
 800682e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006832:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006836:	813b      	strh	r3, [r7, #8]
 8006838:	687a      	ldr	r2, [r7, #4]
 800683a:	683b      	ldr	r3, [r7, #0]
 800683c:	781b      	ldrb	r3, [r3, #0]
 800683e:	009b      	lsls	r3, r3, #2
 8006840:	441a      	add	r2, r3
 8006842:	893b      	ldrh	r3, [r7, #8]
 8006844:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006848:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800684c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006850:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006854:	b29b      	uxth	r3, r3
 8006856:	8013      	strh	r3, [r2, #0]
 8006858:	e192      	b.n	8006b80 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800685a:	687a      	ldr	r2, [r7, #4]
 800685c:	683b      	ldr	r3, [r7, #0]
 800685e:	781b      	ldrb	r3, [r3, #0]
 8006860:	009b      	lsls	r3, r3, #2
 8006862:	4413      	add	r3, r2
 8006864:	881b      	ldrh	r3, [r3, #0]
 8006866:	827b      	strh	r3, [r7, #18]
 8006868:	8a7b      	ldrh	r3, [r7, #18]
 800686a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800686e:	2b00      	cmp	r3, #0
 8006870:	d01b      	beq.n	80068aa <USB_DeactivateEndpoint+0xf6>
 8006872:	687a      	ldr	r2, [r7, #4]
 8006874:	683b      	ldr	r3, [r7, #0]
 8006876:	781b      	ldrb	r3, [r3, #0]
 8006878:	009b      	lsls	r3, r3, #2
 800687a:	4413      	add	r3, r2
 800687c:	881b      	ldrh	r3, [r3, #0]
 800687e:	b29b      	uxth	r3, r3
 8006880:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006884:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006888:	823b      	strh	r3, [r7, #16]
 800688a:	687a      	ldr	r2, [r7, #4]
 800688c:	683b      	ldr	r3, [r7, #0]
 800688e:	781b      	ldrb	r3, [r3, #0]
 8006890:	009b      	lsls	r3, r3, #2
 8006892:	441a      	add	r2, r3
 8006894:	8a3b      	ldrh	r3, [r7, #16]
 8006896:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800689a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800689e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80068a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80068a6:	b29b      	uxth	r3, r3
 80068a8:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80068aa:	687a      	ldr	r2, [r7, #4]
 80068ac:	683b      	ldr	r3, [r7, #0]
 80068ae:	781b      	ldrb	r3, [r3, #0]
 80068b0:	009b      	lsls	r3, r3, #2
 80068b2:	4413      	add	r3, r2
 80068b4:	881b      	ldrh	r3, [r3, #0]
 80068b6:	b29b      	uxth	r3, r3
 80068b8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80068bc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80068c0:	81fb      	strh	r3, [r7, #14]
 80068c2:	687a      	ldr	r2, [r7, #4]
 80068c4:	683b      	ldr	r3, [r7, #0]
 80068c6:	781b      	ldrb	r3, [r3, #0]
 80068c8:	009b      	lsls	r3, r3, #2
 80068ca:	441a      	add	r2, r3
 80068cc:	89fb      	ldrh	r3, [r7, #14]
 80068ce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80068d2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80068d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80068da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80068de:	b29b      	uxth	r3, r3
 80068e0:	8013      	strh	r3, [r2, #0]
 80068e2:	e14d      	b.n	8006b80 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 80068e4:	683b      	ldr	r3, [r7, #0]
 80068e6:	785b      	ldrb	r3, [r3, #1]
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	f040 80a5 	bne.w	8006a38 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80068ee:	687a      	ldr	r2, [r7, #4]
 80068f0:	683b      	ldr	r3, [r7, #0]
 80068f2:	781b      	ldrb	r3, [r3, #0]
 80068f4:	009b      	lsls	r3, r3, #2
 80068f6:	4413      	add	r3, r2
 80068f8:	881b      	ldrh	r3, [r3, #0]
 80068fa:	843b      	strh	r3, [r7, #32]
 80068fc:	8c3b      	ldrh	r3, [r7, #32]
 80068fe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006902:	2b00      	cmp	r3, #0
 8006904:	d01b      	beq.n	800693e <USB_DeactivateEndpoint+0x18a>
 8006906:	687a      	ldr	r2, [r7, #4]
 8006908:	683b      	ldr	r3, [r7, #0]
 800690a:	781b      	ldrb	r3, [r3, #0]
 800690c:	009b      	lsls	r3, r3, #2
 800690e:	4413      	add	r3, r2
 8006910:	881b      	ldrh	r3, [r3, #0]
 8006912:	b29b      	uxth	r3, r3
 8006914:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006918:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800691c:	83fb      	strh	r3, [r7, #30]
 800691e:	687a      	ldr	r2, [r7, #4]
 8006920:	683b      	ldr	r3, [r7, #0]
 8006922:	781b      	ldrb	r3, [r3, #0]
 8006924:	009b      	lsls	r3, r3, #2
 8006926:	441a      	add	r2, r3
 8006928:	8bfb      	ldrh	r3, [r7, #30]
 800692a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800692e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006932:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006936:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800693a:	b29b      	uxth	r3, r3
 800693c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800693e:	687a      	ldr	r2, [r7, #4]
 8006940:	683b      	ldr	r3, [r7, #0]
 8006942:	781b      	ldrb	r3, [r3, #0]
 8006944:	009b      	lsls	r3, r3, #2
 8006946:	4413      	add	r3, r2
 8006948:	881b      	ldrh	r3, [r3, #0]
 800694a:	83bb      	strh	r3, [r7, #28]
 800694c:	8bbb      	ldrh	r3, [r7, #28]
 800694e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006952:	2b00      	cmp	r3, #0
 8006954:	d01b      	beq.n	800698e <USB_DeactivateEndpoint+0x1da>
 8006956:	687a      	ldr	r2, [r7, #4]
 8006958:	683b      	ldr	r3, [r7, #0]
 800695a:	781b      	ldrb	r3, [r3, #0]
 800695c:	009b      	lsls	r3, r3, #2
 800695e:	4413      	add	r3, r2
 8006960:	881b      	ldrh	r3, [r3, #0]
 8006962:	b29b      	uxth	r3, r3
 8006964:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006968:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800696c:	837b      	strh	r3, [r7, #26]
 800696e:	687a      	ldr	r2, [r7, #4]
 8006970:	683b      	ldr	r3, [r7, #0]
 8006972:	781b      	ldrb	r3, [r3, #0]
 8006974:	009b      	lsls	r3, r3, #2
 8006976:	441a      	add	r2, r3
 8006978:	8b7b      	ldrh	r3, [r7, #26]
 800697a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800697e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006982:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006986:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800698a:	b29b      	uxth	r3, r3
 800698c:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800698e:	687a      	ldr	r2, [r7, #4]
 8006990:	683b      	ldr	r3, [r7, #0]
 8006992:	781b      	ldrb	r3, [r3, #0]
 8006994:	009b      	lsls	r3, r3, #2
 8006996:	4413      	add	r3, r2
 8006998:	881b      	ldrh	r3, [r3, #0]
 800699a:	b29b      	uxth	r3, r3
 800699c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80069a0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80069a4:	833b      	strh	r3, [r7, #24]
 80069a6:	687a      	ldr	r2, [r7, #4]
 80069a8:	683b      	ldr	r3, [r7, #0]
 80069aa:	781b      	ldrb	r3, [r3, #0]
 80069ac:	009b      	lsls	r3, r3, #2
 80069ae:	441a      	add	r2, r3
 80069b0:	8b3b      	ldrh	r3, [r7, #24]
 80069b2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80069b6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80069ba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80069be:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80069c2:	b29b      	uxth	r3, r3
 80069c4:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80069c6:	687a      	ldr	r2, [r7, #4]
 80069c8:	683b      	ldr	r3, [r7, #0]
 80069ca:	781b      	ldrb	r3, [r3, #0]
 80069cc:	009b      	lsls	r3, r3, #2
 80069ce:	4413      	add	r3, r2
 80069d0:	881b      	ldrh	r3, [r3, #0]
 80069d2:	b29b      	uxth	r3, r3
 80069d4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80069d8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80069dc:	82fb      	strh	r3, [r7, #22]
 80069de:	687a      	ldr	r2, [r7, #4]
 80069e0:	683b      	ldr	r3, [r7, #0]
 80069e2:	781b      	ldrb	r3, [r3, #0]
 80069e4:	009b      	lsls	r3, r3, #2
 80069e6:	441a      	add	r2, r3
 80069e8:	8afb      	ldrh	r3, [r7, #22]
 80069ea:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80069ee:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80069f2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80069f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80069fa:	b29b      	uxth	r3, r3
 80069fc:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80069fe:	687a      	ldr	r2, [r7, #4]
 8006a00:	683b      	ldr	r3, [r7, #0]
 8006a02:	781b      	ldrb	r3, [r3, #0]
 8006a04:	009b      	lsls	r3, r3, #2
 8006a06:	4413      	add	r3, r2
 8006a08:	881b      	ldrh	r3, [r3, #0]
 8006a0a:	b29b      	uxth	r3, r3
 8006a0c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006a10:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006a14:	82bb      	strh	r3, [r7, #20]
 8006a16:	687a      	ldr	r2, [r7, #4]
 8006a18:	683b      	ldr	r3, [r7, #0]
 8006a1a:	781b      	ldrb	r3, [r3, #0]
 8006a1c:	009b      	lsls	r3, r3, #2
 8006a1e:	441a      	add	r2, r3
 8006a20:	8abb      	ldrh	r3, [r7, #20]
 8006a22:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006a26:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006a2a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006a2e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006a32:	b29b      	uxth	r3, r3
 8006a34:	8013      	strh	r3, [r2, #0]
 8006a36:	e0a3      	b.n	8006b80 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006a38:	687a      	ldr	r2, [r7, #4]
 8006a3a:	683b      	ldr	r3, [r7, #0]
 8006a3c:	781b      	ldrb	r3, [r3, #0]
 8006a3e:	009b      	lsls	r3, r3, #2
 8006a40:	4413      	add	r3, r2
 8006a42:	881b      	ldrh	r3, [r3, #0]
 8006a44:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8006a46:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8006a48:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d01b      	beq.n	8006a88 <USB_DeactivateEndpoint+0x2d4>
 8006a50:	687a      	ldr	r2, [r7, #4]
 8006a52:	683b      	ldr	r3, [r7, #0]
 8006a54:	781b      	ldrb	r3, [r3, #0]
 8006a56:	009b      	lsls	r3, r3, #2
 8006a58:	4413      	add	r3, r2
 8006a5a:	881b      	ldrh	r3, [r3, #0]
 8006a5c:	b29b      	uxth	r3, r3
 8006a5e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006a62:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a66:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8006a68:	687a      	ldr	r2, [r7, #4]
 8006a6a:	683b      	ldr	r3, [r7, #0]
 8006a6c:	781b      	ldrb	r3, [r3, #0]
 8006a6e:	009b      	lsls	r3, r3, #2
 8006a70:	441a      	add	r2, r3
 8006a72:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8006a74:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006a78:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006a7c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006a80:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006a84:	b29b      	uxth	r3, r3
 8006a86:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006a88:	687a      	ldr	r2, [r7, #4]
 8006a8a:	683b      	ldr	r3, [r7, #0]
 8006a8c:	781b      	ldrb	r3, [r3, #0]
 8006a8e:	009b      	lsls	r3, r3, #2
 8006a90:	4413      	add	r3, r2
 8006a92:	881b      	ldrh	r3, [r3, #0]
 8006a94:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8006a96:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8006a98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d01b      	beq.n	8006ad8 <USB_DeactivateEndpoint+0x324>
 8006aa0:	687a      	ldr	r2, [r7, #4]
 8006aa2:	683b      	ldr	r3, [r7, #0]
 8006aa4:	781b      	ldrb	r3, [r3, #0]
 8006aa6:	009b      	lsls	r3, r3, #2
 8006aa8:	4413      	add	r3, r2
 8006aaa:	881b      	ldrh	r3, [r3, #0]
 8006aac:	b29b      	uxth	r3, r3
 8006aae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006ab2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ab6:	853b      	strh	r3, [r7, #40]	@ 0x28
 8006ab8:	687a      	ldr	r2, [r7, #4]
 8006aba:	683b      	ldr	r3, [r7, #0]
 8006abc:	781b      	ldrb	r3, [r3, #0]
 8006abe:	009b      	lsls	r3, r3, #2
 8006ac0:	441a      	add	r2, r3
 8006ac2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006ac4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006ac8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006acc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006ad0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006ad4:	b29b      	uxth	r3, r3
 8006ad6:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8006ad8:	687a      	ldr	r2, [r7, #4]
 8006ada:	683b      	ldr	r3, [r7, #0]
 8006adc:	781b      	ldrb	r3, [r3, #0]
 8006ade:	009b      	lsls	r3, r3, #2
 8006ae0:	4413      	add	r3, r2
 8006ae2:	881b      	ldrh	r3, [r3, #0]
 8006ae4:	b29b      	uxth	r3, r3
 8006ae6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006aea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006aee:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8006af0:	687a      	ldr	r2, [r7, #4]
 8006af2:	683b      	ldr	r3, [r7, #0]
 8006af4:	781b      	ldrb	r3, [r3, #0]
 8006af6:	009b      	lsls	r3, r3, #2
 8006af8:	441a      	add	r2, r3
 8006afa:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006afc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006b00:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006b04:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006b08:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006b0c:	b29b      	uxth	r3, r3
 8006b0e:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006b10:	687a      	ldr	r2, [r7, #4]
 8006b12:	683b      	ldr	r3, [r7, #0]
 8006b14:	781b      	ldrb	r3, [r3, #0]
 8006b16:	009b      	lsls	r3, r3, #2
 8006b18:	4413      	add	r3, r2
 8006b1a:	881b      	ldrh	r3, [r3, #0]
 8006b1c:	b29b      	uxth	r3, r3
 8006b1e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006b22:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006b26:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8006b28:	687a      	ldr	r2, [r7, #4]
 8006b2a:	683b      	ldr	r3, [r7, #0]
 8006b2c:	781b      	ldrb	r3, [r3, #0]
 8006b2e:	009b      	lsls	r3, r3, #2
 8006b30:	441a      	add	r2, r3
 8006b32:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006b34:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006b38:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006b3c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006b40:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006b44:	b29b      	uxth	r3, r3
 8006b46:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006b48:	687a      	ldr	r2, [r7, #4]
 8006b4a:	683b      	ldr	r3, [r7, #0]
 8006b4c:	781b      	ldrb	r3, [r3, #0]
 8006b4e:	009b      	lsls	r3, r3, #2
 8006b50:	4413      	add	r3, r2
 8006b52:	881b      	ldrh	r3, [r3, #0]
 8006b54:	b29b      	uxth	r3, r3
 8006b56:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006b5a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b5e:	847b      	strh	r3, [r7, #34]	@ 0x22
 8006b60:	687a      	ldr	r2, [r7, #4]
 8006b62:	683b      	ldr	r3, [r7, #0]
 8006b64:	781b      	ldrb	r3, [r3, #0]
 8006b66:	009b      	lsls	r3, r3, #2
 8006b68:	441a      	add	r2, r3
 8006b6a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8006b6c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006b70:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006b74:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006b78:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006b7c:	b29b      	uxth	r3, r3
 8006b7e:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8006b80:	2300      	movs	r3, #0
}
 8006b82:	4618      	mov	r0, r3
 8006b84:	3734      	adds	r7, #52	@ 0x34
 8006b86:	46bd      	mov	sp, r7
 8006b88:	bc80      	pop	{r7}
 8006b8a:	4770      	bx	lr

08006b8c <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006b8c:	b580      	push	{r7, lr}
 8006b8e:	b0c2      	sub	sp, #264	@ 0x108
 8006b90:	af00      	add	r7, sp, #0
 8006b92:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006b96:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006b9a:	6018      	str	r0, [r3, #0]
 8006b9c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006ba0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006ba4:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006ba6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006baa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	785b      	ldrb	r3, [r3, #1]
 8006bb2:	2b01      	cmp	r3, #1
 8006bb4:	f040 86b7 	bne.w	8007926 <USB_EPStartXfer+0xd9a>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8006bb8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006bbc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	699a      	ldr	r2, [r3, #24]
 8006bc4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006bc8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	691b      	ldr	r3, [r3, #16]
 8006bd0:	429a      	cmp	r2, r3
 8006bd2:	d908      	bls.n	8006be6 <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 8006bd4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006bd8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	691b      	ldr	r3, [r3, #16]
 8006be0:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8006be4:	e007      	b.n	8006bf6 <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 8006be6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006bea:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	699b      	ldr	r3, [r3, #24]
 8006bf2:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8006bf6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006bfa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	7b1b      	ldrb	r3, [r3, #12]
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d13a      	bne.n	8006c7c <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8006c06:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006c0a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	6959      	ldr	r1, [r3, #20]
 8006c12:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006c16:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	88da      	ldrh	r2, [r3, #6]
 8006c1e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c22:	b29b      	uxth	r3, r3
 8006c24:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8006c28:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8006c2c:	6800      	ldr	r0, [r0, #0]
 8006c2e:	f001 fc9c 	bl	800856a <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8006c32:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006c36:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	613b      	str	r3, [r7, #16]
 8006c3e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006c42:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006c4c:	b29b      	uxth	r3, r3
 8006c4e:	461a      	mov	r2, r3
 8006c50:	693b      	ldr	r3, [r7, #16]
 8006c52:	4413      	add	r3, r2
 8006c54:	613b      	str	r3, [r7, #16]
 8006c56:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006c5a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	781b      	ldrb	r3, [r3, #0]
 8006c62:	011a      	lsls	r2, r3, #4
 8006c64:	693b      	ldr	r3, [r7, #16]
 8006c66:	4413      	add	r3, r2
 8006c68:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006c6c:	60fb      	str	r3, [r7, #12]
 8006c6e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c72:	b29a      	uxth	r2, r3
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	801a      	strh	r2, [r3, #0]
 8006c78:	f000 be1f 	b.w	80078ba <USB_EPStartXfer+0xd2e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8006c7c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006c80:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	78db      	ldrb	r3, [r3, #3]
 8006c88:	2b02      	cmp	r3, #2
 8006c8a:	f040 8462 	bne.w	8007552 <USB_EPStartXfer+0x9c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8006c8e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006c92:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	6a1a      	ldr	r2, [r3, #32]
 8006c9a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006c9e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	691b      	ldr	r3, [r3, #16]
 8006ca6:	429a      	cmp	r2, r3
 8006ca8:	f240 83df 	bls.w	800746a <USB_EPStartXfer+0x8de>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8006cac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006cb0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006cb4:	681a      	ldr	r2, [r3, #0]
 8006cb6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006cba:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	781b      	ldrb	r3, [r3, #0]
 8006cc2:	009b      	lsls	r3, r3, #2
 8006cc4:	4413      	add	r3, r2
 8006cc6:	881b      	ldrh	r3, [r3, #0]
 8006cc8:	b29b      	uxth	r3, r3
 8006cca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006cce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006cd2:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8006cd6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006cda:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006cde:	681a      	ldr	r2, [r3, #0]
 8006ce0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006ce4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	781b      	ldrb	r3, [r3, #0]
 8006cec:	009b      	lsls	r3, r3, #2
 8006cee:	441a      	add	r2, r3
 8006cf0:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8006cf4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006cf8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006cfc:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8006d00:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006d04:	b29b      	uxth	r3, r3
 8006d06:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8006d08:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d0c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	6a1a      	ldr	r2, [r3, #32]
 8006d14:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d18:	1ad2      	subs	r2, r2, r3
 8006d1a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d1e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8006d26:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d2a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006d2e:	681a      	ldr	r2, [r3, #0]
 8006d30:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d34:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	781b      	ldrb	r3, [r3, #0]
 8006d3c:	009b      	lsls	r3, r3, #2
 8006d3e:	4413      	add	r3, r2
 8006d40:	881b      	ldrh	r3, [r3, #0]
 8006d42:	b29b      	uxth	r3, r3
 8006d44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	f000 81c7 	beq.w	80070dc <USB_EPStartXfer+0x550>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006d4e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d52:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	633b      	str	r3, [r7, #48]	@ 0x30
 8006d5a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d5e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	785b      	ldrb	r3, [r3, #1]
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d177      	bne.n	8006e5a <USB_EPStartXfer+0x2ce>
 8006d6a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d6e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006d76:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d7a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006d84:	b29b      	uxth	r3, r3
 8006d86:	461a      	mov	r2, r3
 8006d88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d8a:	4413      	add	r3, r2
 8006d8c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006d8e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d92:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	781b      	ldrb	r3, [r3, #0]
 8006d9a:	011a      	lsls	r2, r3, #4
 8006d9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d9e:	4413      	add	r3, r2
 8006da0:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8006da4:	627b      	str	r3, [r7, #36]	@ 0x24
 8006da6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006da8:	881b      	ldrh	r3, [r3, #0]
 8006daa:	b29b      	uxth	r3, r3
 8006dac:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006db0:	b29a      	uxth	r2, r3
 8006db2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006db4:	801a      	strh	r2, [r3, #0]
 8006db6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006dba:	2b3e      	cmp	r3, #62	@ 0x3e
 8006dbc:	d921      	bls.n	8006e02 <USB_EPStartXfer+0x276>
 8006dbe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006dc2:	095b      	lsrs	r3, r3, #5
 8006dc4:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8006dc8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006dcc:	f003 031f 	and.w	r3, r3, #31
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d104      	bne.n	8006dde <USB_EPStartXfer+0x252>
 8006dd4:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8006dd8:	3b01      	subs	r3, #1
 8006dda:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8006dde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006de0:	881b      	ldrh	r3, [r3, #0]
 8006de2:	b29a      	uxth	r2, r3
 8006de4:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8006de8:	b29b      	uxth	r3, r3
 8006dea:	029b      	lsls	r3, r3, #10
 8006dec:	b29b      	uxth	r3, r3
 8006dee:	4313      	orrs	r3, r2
 8006df0:	b29b      	uxth	r3, r3
 8006df2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006df6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006dfa:	b29a      	uxth	r2, r3
 8006dfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dfe:	801a      	strh	r2, [r3, #0]
 8006e00:	e050      	b.n	8006ea4 <USB_EPStartXfer+0x318>
 8006e02:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d10a      	bne.n	8006e20 <USB_EPStartXfer+0x294>
 8006e0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e0c:	881b      	ldrh	r3, [r3, #0]
 8006e0e:	b29b      	uxth	r3, r3
 8006e10:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006e14:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006e18:	b29a      	uxth	r2, r3
 8006e1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e1c:	801a      	strh	r2, [r3, #0]
 8006e1e:	e041      	b.n	8006ea4 <USB_EPStartXfer+0x318>
 8006e20:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e24:	085b      	lsrs	r3, r3, #1
 8006e26:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8006e2a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e2e:	f003 0301 	and.w	r3, r3, #1
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d004      	beq.n	8006e40 <USB_EPStartXfer+0x2b4>
 8006e36:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8006e3a:	3301      	adds	r3, #1
 8006e3c:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8006e40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e42:	881b      	ldrh	r3, [r3, #0]
 8006e44:	b29a      	uxth	r2, r3
 8006e46:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8006e4a:	b29b      	uxth	r3, r3
 8006e4c:	029b      	lsls	r3, r3, #10
 8006e4e:	b29b      	uxth	r3, r3
 8006e50:	4313      	orrs	r3, r2
 8006e52:	b29a      	uxth	r2, r3
 8006e54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e56:	801a      	strh	r2, [r3, #0]
 8006e58:	e024      	b.n	8006ea4 <USB_EPStartXfer+0x318>
 8006e5a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e5e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	785b      	ldrb	r3, [r3, #1]
 8006e66:	2b01      	cmp	r3, #1
 8006e68:	d11c      	bne.n	8006ea4 <USB_EPStartXfer+0x318>
 8006e6a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e6e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006e78:	b29b      	uxth	r3, r3
 8006e7a:	461a      	mov	r2, r3
 8006e7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e7e:	4413      	add	r3, r2
 8006e80:	633b      	str	r3, [r7, #48]	@ 0x30
 8006e82:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e86:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	781b      	ldrb	r3, [r3, #0]
 8006e8e:	011a      	lsls	r2, r3, #4
 8006e90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e92:	4413      	add	r3, r2
 8006e94:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8006e98:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006e9a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e9e:	b29a      	uxth	r2, r3
 8006ea0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ea2:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8006ea4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006ea8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	895b      	ldrh	r3, [r3, #10]
 8006eb0:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006eb4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006eb8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	6959      	ldr	r1, [r3, #20]
 8006ec0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ec4:	b29b      	uxth	r3, r3
 8006ec6:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8006eca:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8006ece:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8006ed2:	6800      	ldr	r0, [r0, #0]
 8006ed4:	f001 fb49 	bl	800856a <USB_WritePMA>
            ep->xfer_buff += len;
 8006ed8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006edc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	695a      	ldr	r2, [r3, #20]
 8006ee4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ee8:	441a      	add	r2, r3
 8006eea:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006eee:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8006ef6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006efa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	6a1a      	ldr	r2, [r3, #32]
 8006f02:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006f06:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	691b      	ldr	r3, [r3, #16]
 8006f0e:	429a      	cmp	r2, r3
 8006f10:	d90f      	bls.n	8006f32 <USB_EPStartXfer+0x3a6>
            {
              ep->xfer_len_db -= len;
 8006f12:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006f16:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	6a1a      	ldr	r2, [r3, #32]
 8006f1e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f22:	1ad2      	subs	r2, r2, r3
 8006f24:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006f28:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	621a      	str	r2, [r3, #32]
 8006f30:	e00e      	b.n	8006f50 <USB_EPStartXfer+0x3c4>
            }
            else
            {
              len = ep->xfer_len_db;
 8006f32:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006f36:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	6a1b      	ldr	r3, [r3, #32]
 8006f3e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 8006f42:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006f46:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	2200      	movs	r2, #0
 8006f4e:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8006f50:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006f54:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	785b      	ldrb	r3, [r3, #1]
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d177      	bne.n	8007050 <USB_EPStartXfer+0x4c4>
 8006f60:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006f64:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	61bb      	str	r3, [r7, #24]
 8006f6c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006f70:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006f7a:	b29b      	uxth	r3, r3
 8006f7c:	461a      	mov	r2, r3
 8006f7e:	69bb      	ldr	r3, [r7, #24]
 8006f80:	4413      	add	r3, r2
 8006f82:	61bb      	str	r3, [r7, #24]
 8006f84:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006f88:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	781b      	ldrb	r3, [r3, #0]
 8006f90:	011a      	lsls	r2, r3, #4
 8006f92:	69bb      	ldr	r3, [r7, #24]
 8006f94:	4413      	add	r3, r2
 8006f96:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006f9a:	617b      	str	r3, [r7, #20]
 8006f9c:	697b      	ldr	r3, [r7, #20]
 8006f9e:	881b      	ldrh	r3, [r3, #0]
 8006fa0:	b29b      	uxth	r3, r3
 8006fa2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006fa6:	b29a      	uxth	r2, r3
 8006fa8:	697b      	ldr	r3, [r7, #20]
 8006faa:	801a      	strh	r2, [r3, #0]
 8006fac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006fb0:	2b3e      	cmp	r3, #62	@ 0x3e
 8006fb2:	d921      	bls.n	8006ff8 <USB_EPStartXfer+0x46c>
 8006fb4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006fb8:	095b      	lsrs	r3, r3, #5
 8006fba:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8006fbe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006fc2:	f003 031f 	and.w	r3, r3, #31
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d104      	bne.n	8006fd4 <USB_EPStartXfer+0x448>
 8006fca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006fce:	3b01      	subs	r3, #1
 8006fd0:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8006fd4:	697b      	ldr	r3, [r7, #20]
 8006fd6:	881b      	ldrh	r3, [r3, #0]
 8006fd8:	b29a      	uxth	r2, r3
 8006fda:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006fde:	b29b      	uxth	r3, r3
 8006fe0:	029b      	lsls	r3, r3, #10
 8006fe2:	b29b      	uxth	r3, r3
 8006fe4:	4313      	orrs	r3, r2
 8006fe6:	b29b      	uxth	r3, r3
 8006fe8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006fec:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006ff0:	b29a      	uxth	r2, r3
 8006ff2:	697b      	ldr	r3, [r7, #20]
 8006ff4:	801a      	strh	r2, [r3, #0]
 8006ff6:	e056      	b.n	80070a6 <USB_EPStartXfer+0x51a>
 8006ff8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d10a      	bne.n	8007016 <USB_EPStartXfer+0x48a>
 8007000:	697b      	ldr	r3, [r7, #20]
 8007002:	881b      	ldrh	r3, [r3, #0]
 8007004:	b29b      	uxth	r3, r3
 8007006:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800700a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800700e:	b29a      	uxth	r2, r3
 8007010:	697b      	ldr	r3, [r7, #20]
 8007012:	801a      	strh	r2, [r3, #0]
 8007014:	e047      	b.n	80070a6 <USB_EPStartXfer+0x51a>
 8007016:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800701a:	085b      	lsrs	r3, r3, #1
 800701c:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8007020:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007024:	f003 0301 	and.w	r3, r3, #1
 8007028:	2b00      	cmp	r3, #0
 800702a:	d004      	beq.n	8007036 <USB_EPStartXfer+0x4aa>
 800702c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007030:	3301      	adds	r3, #1
 8007032:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8007036:	697b      	ldr	r3, [r7, #20]
 8007038:	881b      	ldrh	r3, [r3, #0]
 800703a:	b29a      	uxth	r2, r3
 800703c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007040:	b29b      	uxth	r3, r3
 8007042:	029b      	lsls	r3, r3, #10
 8007044:	b29b      	uxth	r3, r3
 8007046:	4313      	orrs	r3, r2
 8007048:	b29a      	uxth	r2, r3
 800704a:	697b      	ldr	r3, [r7, #20]
 800704c:	801a      	strh	r2, [r3, #0]
 800704e:	e02a      	b.n	80070a6 <USB_EPStartXfer+0x51a>
 8007050:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007054:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	785b      	ldrb	r3, [r3, #1]
 800705c:	2b01      	cmp	r3, #1
 800705e:	d122      	bne.n	80070a6 <USB_EPStartXfer+0x51a>
 8007060:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007064:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	623b      	str	r3, [r7, #32]
 800706c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007070:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800707a:	b29b      	uxth	r3, r3
 800707c:	461a      	mov	r2, r3
 800707e:	6a3b      	ldr	r3, [r7, #32]
 8007080:	4413      	add	r3, r2
 8007082:	623b      	str	r3, [r7, #32]
 8007084:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007088:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	781b      	ldrb	r3, [r3, #0]
 8007090:	011a      	lsls	r2, r3, #4
 8007092:	6a3b      	ldr	r3, [r7, #32]
 8007094:	4413      	add	r3, r2
 8007096:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800709a:	61fb      	str	r3, [r7, #28]
 800709c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80070a0:	b29a      	uxth	r2, r3
 80070a2:	69fb      	ldr	r3, [r7, #28]
 80070a4:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80070a6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80070aa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	891b      	ldrh	r3, [r3, #8]
 80070b2:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80070b6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80070ba:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	6959      	ldr	r1, [r3, #20]
 80070c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80070c6:	b29b      	uxth	r3, r3
 80070c8:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80070cc:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80070d0:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80070d4:	6800      	ldr	r0, [r0, #0]
 80070d6:	f001 fa48 	bl	800856a <USB_WritePMA>
 80070da:	e3ee      	b.n	80078ba <USB_EPStartXfer+0xd2e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80070dc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80070e0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	785b      	ldrb	r3, [r3, #1]
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d177      	bne.n	80071dc <USB_EPStartXfer+0x650>
 80070ec:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80070f0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80070f8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80070fc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007106:	b29b      	uxth	r3, r3
 8007108:	461a      	mov	r2, r3
 800710a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800710c:	4413      	add	r3, r2
 800710e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007110:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007114:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	781b      	ldrb	r3, [r3, #0]
 800711c:	011a      	lsls	r2, r3, #4
 800711e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007120:	4413      	add	r3, r2
 8007122:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8007126:	647b      	str	r3, [r7, #68]	@ 0x44
 8007128:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800712a:	881b      	ldrh	r3, [r3, #0]
 800712c:	b29b      	uxth	r3, r3
 800712e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007132:	b29a      	uxth	r2, r3
 8007134:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007136:	801a      	strh	r2, [r3, #0]
 8007138:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800713c:	2b3e      	cmp	r3, #62	@ 0x3e
 800713e:	d921      	bls.n	8007184 <USB_EPStartXfer+0x5f8>
 8007140:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007144:	095b      	lsrs	r3, r3, #5
 8007146:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800714a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800714e:	f003 031f 	and.w	r3, r3, #31
 8007152:	2b00      	cmp	r3, #0
 8007154:	d104      	bne.n	8007160 <USB_EPStartXfer+0x5d4>
 8007156:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800715a:	3b01      	subs	r3, #1
 800715c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8007160:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007162:	881b      	ldrh	r3, [r3, #0]
 8007164:	b29a      	uxth	r2, r3
 8007166:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800716a:	b29b      	uxth	r3, r3
 800716c:	029b      	lsls	r3, r3, #10
 800716e:	b29b      	uxth	r3, r3
 8007170:	4313      	orrs	r3, r2
 8007172:	b29b      	uxth	r3, r3
 8007174:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007178:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800717c:	b29a      	uxth	r2, r3
 800717e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007180:	801a      	strh	r2, [r3, #0]
 8007182:	e056      	b.n	8007232 <USB_EPStartXfer+0x6a6>
 8007184:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007188:	2b00      	cmp	r3, #0
 800718a:	d10a      	bne.n	80071a2 <USB_EPStartXfer+0x616>
 800718c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800718e:	881b      	ldrh	r3, [r3, #0]
 8007190:	b29b      	uxth	r3, r3
 8007192:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007196:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800719a:	b29a      	uxth	r2, r3
 800719c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800719e:	801a      	strh	r2, [r3, #0]
 80071a0:	e047      	b.n	8007232 <USB_EPStartXfer+0x6a6>
 80071a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071a6:	085b      	lsrs	r3, r3, #1
 80071a8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80071ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071b0:	f003 0301 	and.w	r3, r3, #1
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d004      	beq.n	80071c2 <USB_EPStartXfer+0x636>
 80071b8:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80071bc:	3301      	adds	r3, #1
 80071be:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80071c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80071c4:	881b      	ldrh	r3, [r3, #0]
 80071c6:	b29a      	uxth	r2, r3
 80071c8:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80071cc:	b29b      	uxth	r3, r3
 80071ce:	029b      	lsls	r3, r3, #10
 80071d0:	b29b      	uxth	r3, r3
 80071d2:	4313      	orrs	r3, r2
 80071d4:	b29a      	uxth	r2, r3
 80071d6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80071d8:	801a      	strh	r2, [r3, #0]
 80071da:	e02a      	b.n	8007232 <USB_EPStartXfer+0x6a6>
 80071dc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80071e0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	785b      	ldrb	r3, [r3, #1]
 80071e8:	2b01      	cmp	r3, #1
 80071ea:	d122      	bne.n	8007232 <USB_EPStartXfer+0x6a6>
 80071ec:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80071f0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	653b      	str	r3, [r7, #80]	@ 0x50
 80071f8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80071fc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007206:	b29b      	uxth	r3, r3
 8007208:	461a      	mov	r2, r3
 800720a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800720c:	4413      	add	r3, r2
 800720e:	653b      	str	r3, [r7, #80]	@ 0x50
 8007210:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007214:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	781b      	ldrb	r3, [r3, #0]
 800721c:	011a      	lsls	r2, r3, #4
 800721e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007220:	4413      	add	r3, r2
 8007222:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8007226:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007228:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800722c:	b29a      	uxth	r2, r3
 800722e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007230:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8007232:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007236:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	891b      	ldrh	r3, [r3, #8]
 800723e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007242:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007246:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	6959      	ldr	r1, [r3, #20]
 800724e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007252:	b29b      	uxth	r3, r3
 8007254:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007258:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800725c:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8007260:	6800      	ldr	r0, [r0, #0]
 8007262:	f001 f982 	bl	800856a <USB_WritePMA>
            ep->xfer_buff += len;
 8007266:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800726a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	695a      	ldr	r2, [r3, #20]
 8007272:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007276:	441a      	add	r2, r3
 8007278:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800727c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8007284:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007288:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	6a1a      	ldr	r2, [r3, #32]
 8007290:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007294:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	691b      	ldr	r3, [r3, #16]
 800729c:	429a      	cmp	r2, r3
 800729e:	d90f      	bls.n	80072c0 <USB_EPStartXfer+0x734>
            {
              ep->xfer_len_db -= len;
 80072a0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80072a4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	6a1a      	ldr	r2, [r3, #32]
 80072ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072b0:	1ad2      	subs	r2, r2, r3
 80072b2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80072b6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	621a      	str	r2, [r3, #32]
 80072be:	e00e      	b.n	80072de <USB_EPStartXfer+0x752>
            }
            else
            {
              len = ep->xfer_len_db;
 80072c0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80072c4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	6a1b      	ldr	r3, [r3, #32]
 80072cc:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 80072d0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80072d4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	2200      	movs	r2, #0
 80072dc:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80072de:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80072e2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	643b      	str	r3, [r7, #64]	@ 0x40
 80072ea:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80072ee:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	785b      	ldrb	r3, [r3, #1]
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d177      	bne.n	80073ea <USB_EPStartXfer+0x85e>
 80072fa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80072fe:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007306:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800730a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007314:	b29b      	uxth	r3, r3
 8007316:	461a      	mov	r2, r3
 8007318:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800731a:	4413      	add	r3, r2
 800731c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800731e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007322:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	781b      	ldrb	r3, [r3, #0]
 800732a:	011a      	lsls	r2, r3, #4
 800732c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800732e:	4413      	add	r3, r2
 8007330:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8007334:	637b      	str	r3, [r7, #52]	@ 0x34
 8007336:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007338:	881b      	ldrh	r3, [r3, #0]
 800733a:	b29b      	uxth	r3, r3
 800733c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007340:	b29a      	uxth	r2, r3
 8007342:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007344:	801a      	strh	r2, [r3, #0]
 8007346:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800734a:	2b3e      	cmp	r3, #62	@ 0x3e
 800734c:	d921      	bls.n	8007392 <USB_EPStartXfer+0x806>
 800734e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007352:	095b      	lsrs	r3, r3, #5
 8007354:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8007358:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800735c:	f003 031f 	and.w	r3, r3, #31
 8007360:	2b00      	cmp	r3, #0
 8007362:	d104      	bne.n	800736e <USB_EPStartXfer+0x7e2>
 8007364:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007368:	3b01      	subs	r3, #1
 800736a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800736e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007370:	881b      	ldrh	r3, [r3, #0]
 8007372:	b29a      	uxth	r2, r3
 8007374:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007378:	b29b      	uxth	r3, r3
 800737a:	029b      	lsls	r3, r3, #10
 800737c:	b29b      	uxth	r3, r3
 800737e:	4313      	orrs	r3, r2
 8007380:	b29b      	uxth	r3, r3
 8007382:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007386:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800738a:	b29a      	uxth	r2, r3
 800738c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800738e:	801a      	strh	r2, [r3, #0]
 8007390:	e050      	b.n	8007434 <USB_EPStartXfer+0x8a8>
 8007392:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007396:	2b00      	cmp	r3, #0
 8007398:	d10a      	bne.n	80073b0 <USB_EPStartXfer+0x824>
 800739a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800739c:	881b      	ldrh	r3, [r3, #0]
 800739e:	b29b      	uxth	r3, r3
 80073a0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80073a4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80073a8:	b29a      	uxth	r2, r3
 80073aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80073ac:	801a      	strh	r2, [r3, #0]
 80073ae:	e041      	b.n	8007434 <USB_EPStartXfer+0x8a8>
 80073b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073b4:	085b      	lsrs	r3, r3, #1
 80073b6:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80073ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073be:	f003 0301 	and.w	r3, r3, #1
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d004      	beq.n	80073d0 <USB_EPStartXfer+0x844>
 80073c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80073ca:	3301      	adds	r3, #1
 80073cc:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80073d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80073d2:	881b      	ldrh	r3, [r3, #0]
 80073d4:	b29a      	uxth	r2, r3
 80073d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80073da:	b29b      	uxth	r3, r3
 80073dc:	029b      	lsls	r3, r3, #10
 80073de:	b29b      	uxth	r3, r3
 80073e0:	4313      	orrs	r3, r2
 80073e2:	b29a      	uxth	r2, r3
 80073e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80073e6:	801a      	strh	r2, [r3, #0]
 80073e8:	e024      	b.n	8007434 <USB_EPStartXfer+0x8a8>
 80073ea:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80073ee:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	785b      	ldrb	r3, [r3, #1]
 80073f6:	2b01      	cmp	r3, #1
 80073f8:	d11c      	bne.n	8007434 <USB_EPStartXfer+0x8a8>
 80073fa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80073fe:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007408:	b29b      	uxth	r3, r3
 800740a:	461a      	mov	r2, r3
 800740c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800740e:	4413      	add	r3, r2
 8007410:	643b      	str	r3, [r7, #64]	@ 0x40
 8007412:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007416:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	781b      	ldrb	r3, [r3, #0]
 800741e:	011a      	lsls	r2, r3, #4
 8007420:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007422:	4413      	add	r3, r2
 8007424:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8007428:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800742a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800742e:	b29a      	uxth	r2, r3
 8007430:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007432:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8007434:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007438:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	895b      	ldrh	r3, [r3, #10]
 8007440:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007444:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007448:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	6959      	ldr	r1, [r3, #20]
 8007450:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007454:	b29b      	uxth	r3, r3
 8007456:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800745a:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800745e:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8007462:	6800      	ldr	r0, [r0, #0]
 8007464:	f001 f881 	bl	800856a <USB_WritePMA>
 8007468:	e227      	b.n	80078ba <USB_EPStartXfer+0xd2e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800746a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800746e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	6a1b      	ldr	r3, [r3, #32]
 8007476:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800747a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800747e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007482:	681a      	ldr	r2, [r3, #0]
 8007484:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007488:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	781b      	ldrb	r3, [r3, #0]
 8007490:	009b      	lsls	r3, r3, #2
 8007492:	4413      	add	r3, r2
 8007494:	881b      	ldrh	r3, [r3, #0]
 8007496:	b29b      	uxth	r3, r3
 8007498:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800749c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80074a0:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 80074a4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80074a8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80074ac:	681a      	ldr	r2, [r3, #0]
 80074ae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80074b2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	781b      	ldrb	r3, [r3, #0]
 80074ba:	009b      	lsls	r3, r3, #2
 80074bc:	441a      	add	r2, r3
 80074be:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 80074c2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80074c6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80074ca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80074ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80074d2:	b29b      	uxth	r3, r3
 80074d4:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80074d6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80074da:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80074e2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80074e6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80074f0:	b29b      	uxth	r3, r3
 80074f2:	461a      	mov	r2, r3
 80074f4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80074f6:	4413      	add	r3, r2
 80074f8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80074fa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80074fe:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	781b      	ldrb	r3, [r3, #0]
 8007506:	011a      	lsls	r2, r3, #4
 8007508:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800750a:	4413      	add	r3, r2
 800750c:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8007510:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007512:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007516:	b29a      	uxth	r2, r3
 8007518:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800751a:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800751c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007520:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	891b      	ldrh	r3, [r3, #8]
 8007528:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800752c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007530:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	6959      	ldr	r1, [r3, #20]
 8007538:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800753c:	b29b      	uxth	r3, r3
 800753e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007542:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8007546:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800754a:	6800      	ldr	r0, [r0, #0]
 800754c:	f001 f80d 	bl	800856a <USB_WritePMA>
 8007550:	e1b3      	b.n	80078ba <USB_EPStartXfer+0xd2e>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8007552:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007556:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	6a1a      	ldr	r2, [r3, #32]
 800755e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007562:	1ad2      	subs	r2, r2, r3
 8007564:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007568:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8007570:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007574:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007578:	681a      	ldr	r2, [r3, #0]
 800757a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800757e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	781b      	ldrb	r3, [r3, #0]
 8007586:	009b      	lsls	r3, r3, #2
 8007588:	4413      	add	r3, r2
 800758a:	881b      	ldrh	r3, [r3, #0]
 800758c:	b29b      	uxth	r3, r3
 800758e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007592:	2b00      	cmp	r3, #0
 8007594:	f000 80c6 	beq.w	8007724 <USB_EPStartXfer+0xb98>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007598:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800759c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	673b      	str	r3, [r7, #112]	@ 0x70
 80075a4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80075a8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	785b      	ldrb	r3, [r3, #1]
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d177      	bne.n	80076a4 <USB_EPStartXfer+0xb18>
 80075b4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80075b8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	66bb      	str	r3, [r7, #104]	@ 0x68
 80075c0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80075c4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80075ce:	b29b      	uxth	r3, r3
 80075d0:	461a      	mov	r2, r3
 80075d2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80075d4:	4413      	add	r3, r2
 80075d6:	66bb      	str	r3, [r7, #104]	@ 0x68
 80075d8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80075dc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	781b      	ldrb	r3, [r3, #0]
 80075e4:	011a      	lsls	r2, r3, #4
 80075e6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80075e8:	4413      	add	r3, r2
 80075ea:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80075ee:	667b      	str	r3, [r7, #100]	@ 0x64
 80075f0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80075f2:	881b      	ldrh	r3, [r3, #0]
 80075f4:	b29b      	uxth	r3, r3
 80075f6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80075fa:	b29a      	uxth	r2, r3
 80075fc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80075fe:	801a      	strh	r2, [r3, #0]
 8007600:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007604:	2b3e      	cmp	r3, #62	@ 0x3e
 8007606:	d921      	bls.n	800764c <USB_EPStartXfer+0xac0>
 8007608:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800760c:	095b      	lsrs	r3, r3, #5
 800760e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8007612:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007616:	f003 031f 	and.w	r3, r3, #31
 800761a:	2b00      	cmp	r3, #0
 800761c:	d104      	bne.n	8007628 <USB_EPStartXfer+0xa9c>
 800761e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8007622:	3b01      	subs	r3, #1
 8007624:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8007628:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800762a:	881b      	ldrh	r3, [r3, #0]
 800762c:	b29a      	uxth	r2, r3
 800762e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8007632:	b29b      	uxth	r3, r3
 8007634:	029b      	lsls	r3, r3, #10
 8007636:	b29b      	uxth	r3, r3
 8007638:	4313      	orrs	r3, r2
 800763a:	b29b      	uxth	r3, r3
 800763c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007640:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007644:	b29a      	uxth	r2, r3
 8007646:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007648:	801a      	strh	r2, [r3, #0]
 800764a:	e050      	b.n	80076ee <USB_EPStartXfer+0xb62>
 800764c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007650:	2b00      	cmp	r3, #0
 8007652:	d10a      	bne.n	800766a <USB_EPStartXfer+0xade>
 8007654:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007656:	881b      	ldrh	r3, [r3, #0]
 8007658:	b29b      	uxth	r3, r3
 800765a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800765e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007662:	b29a      	uxth	r2, r3
 8007664:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007666:	801a      	strh	r2, [r3, #0]
 8007668:	e041      	b.n	80076ee <USB_EPStartXfer+0xb62>
 800766a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800766e:	085b      	lsrs	r3, r3, #1
 8007670:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8007674:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007678:	f003 0301 	and.w	r3, r3, #1
 800767c:	2b00      	cmp	r3, #0
 800767e:	d004      	beq.n	800768a <USB_EPStartXfer+0xafe>
 8007680:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8007684:	3301      	adds	r3, #1
 8007686:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800768a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800768c:	881b      	ldrh	r3, [r3, #0]
 800768e:	b29a      	uxth	r2, r3
 8007690:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8007694:	b29b      	uxth	r3, r3
 8007696:	029b      	lsls	r3, r3, #10
 8007698:	b29b      	uxth	r3, r3
 800769a:	4313      	orrs	r3, r2
 800769c:	b29a      	uxth	r2, r3
 800769e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80076a0:	801a      	strh	r2, [r3, #0]
 80076a2:	e024      	b.n	80076ee <USB_EPStartXfer+0xb62>
 80076a4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80076a8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	785b      	ldrb	r3, [r3, #1]
 80076b0:	2b01      	cmp	r3, #1
 80076b2:	d11c      	bne.n	80076ee <USB_EPStartXfer+0xb62>
 80076b4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80076b8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80076c2:	b29b      	uxth	r3, r3
 80076c4:	461a      	mov	r2, r3
 80076c6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80076c8:	4413      	add	r3, r2
 80076ca:	673b      	str	r3, [r7, #112]	@ 0x70
 80076cc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80076d0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	781b      	ldrb	r3, [r3, #0]
 80076d8:	011a      	lsls	r2, r3, #4
 80076da:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80076dc:	4413      	add	r3, r2
 80076de:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80076e2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80076e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076e8:	b29a      	uxth	r2, r3
 80076ea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80076ec:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 80076ee:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80076f2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	895b      	ldrh	r3, [r3, #10]
 80076fa:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80076fe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007702:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	6959      	ldr	r1, [r3, #20]
 800770a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800770e:	b29b      	uxth	r3, r3
 8007710:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007714:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8007718:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800771c:	6800      	ldr	r0, [r0, #0]
 800771e:	f000 ff24 	bl	800856a <USB_WritePMA>
 8007722:	e0ca      	b.n	80078ba <USB_EPStartXfer+0xd2e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007724:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007728:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	785b      	ldrb	r3, [r3, #1]
 8007730:	2b00      	cmp	r3, #0
 8007732:	d177      	bne.n	8007824 <USB_EPStartXfer+0xc98>
 8007734:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007738:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007740:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007744:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800774e:	b29b      	uxth	r3, r3
 8007750:	461a      	mov	r2, r3
 8007752:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007754:	4413      	add	r3, r2
 8007756:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007758:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800775c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	781b      	ldrb	r3, [r3, #0]
 8007764:	011a      	lsls	r2, r3, #4
 8007766:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007768:	4413      	add	r3, r2
 800776a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800776e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007770:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007772:	881b      	ldrh	r3, [r3, #0]
 8007774:	b29b      	uxth	r3, r3
 8007776:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800777a:	b29a      	uxth	r2, r3
 800777c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800777e:	801a      	strh	r2, [r3, #0]
 8007780:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007784:	2b3e      	cmp	r3, #62	@ 0x3e
 8007786:	d921      	bls.n	80077cc <USB_EPStartXfer+0xc40>
 8007788:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800778c:	095b      	lsrs	r3, r3, #5
 800778e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8007792:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007796:	f003 031f 	and.w	r3, r3, #31
 800779a:	2b00      	cmp	r3, #0
 800779c:	d104      	bne.n	80077a8 <USB_EPStartXfer+0xc1c>
 800779e:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80077a2:	3b01      	subs	r3, #1
 80077a4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80077a8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80077aa:	881b      	ldrh	r3, [r3, #0]
 80077ac:	b29a      	uxth	r2, r3
 80077ae:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80077b2:	b29b      	uxth	r3, r3
 80077b4:	029b      	lsls	r3, r3, #10
 80077b6:	b29b      	uxth	r3, r3
 80077b8:	4313      	orrs	r3, r2
 80077ba:	b29b      	uxth	r3, r3
 80077bc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80077c0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80077c4:	b29a      	uxth	r2, r3
 80077c6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80077c8:	801a      	strh	r2, [r3, #0]
 80077ca:	e05c      	b.n	8007886 <USB_EPStartXfer+0xcfa>
 80077cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d10a      	bne.n	80077ea <USB_EPStartXfer+0xc5e>
 80077d4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80077d6:	881b      	ldrh	r3, [r3, #0]
 80077d8:	b29b      	uxth	r3, r3
 80077da:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80077de:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80077e2:	b29a      	uxth	r2, r3
 80077e4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80077e6:	801a      	strh	r2, [r3, #0]
 80077e8:	e04d      	b.n	8007886 <USB_EPStartXfer+0xcfa>
 80077ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80077ee:	085b      	lsrs	r3, r3, #1
 80077f0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80077f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80077f8:	f003 0301 	and.w	r3, r3, #1
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d004      	beq.n	800780a <USB_EPStartXfer+0xc7e>
 8007800:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8007804:	3301      	adds	r3, #1
 8007806:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800780a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800780c:	881b      	ldrh	r3, [r3, #0]
 800780e:	b29a      	uxth	r2, r3
 8007810:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8007814:	b29b      	uxth	r3, r3
 8007816:	029b      	lsls	r3, r3, #10
 8007818:	b29b      	uxth	r3, r3
 800781a:	4313      	orrs	r3, r2
 800781c:	b29a      	uxth	r2, r3
 800781e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007820:	801a      	strh	r2, [r3, #0]
 8007822:	e030      	b.n	8007886 <USB_EPStartXfer+0xcfa>
 8007824:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007828:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	785b      	ldrb	r3, [r3, #1]
 8007830:	2b01      	cmp	r3, #1
 8007832:	d128      	bne.n	8007886 <USB_EPStartXfer+0xcfa>
 8007834:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007838:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007842:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007846:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007850:	b29b      	uxth	r3, r3
 8007852:	461a      	mov	r2, r3
 8007854:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007858:	4413      	add	r3, r2
 800785a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800785e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007862:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	781b      	ldrb	r3, [r3, #0]
 800786a:	011a      	lsls	r2, r3, #4
 800786c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007870:	4413      	add	r3, r2
 8007872:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8007876:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800787a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800787e:	b29a      	uxth	r2, r3
 8007880:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007884:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8007886:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800788a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	891b      	ldrh	r3, [r3, #8]
 8007892:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007896:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800789a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	6959      	ldr	r1, [r3, #20]
 80078a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80078a6:	b29b      	uxth	r3, r3
 80078a8:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80078ac:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80078b0:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80078b4:	6800      	ldr	r0, [r0, #0]
 80078b6:	f000 fe58 	bl	800856a <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 80078ba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80078be:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80078c2:	681a      	ldr	r2, [r3, #0]
 80078c4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80078c8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	781b      	ldrb	r3, [r3, #0]
 80078d0:	009b      	lsls	r3, r3, #2
 80078d2:	4413      	add	r3, r2
 80078d4:	881b      	ldrh	r3, [r3, #0]
 80078d6:	b29b      	uxth	r3, r3
 80078d8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80078dc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80078e0:	817b      	strh	r3, [r7, #10]
 80078e2:	897b      	ldrh	r3, [r7, #10]
 80078e4:	f083 0310 	eor.w	r3, r3, #16
 80078e8:	817b      	strh	r3, [r7, #10]
 80078ea:	897b      	ldrh	r3, [r7, #10]
 80078ec:	f083 0320 	eor.w	r3, r3, #32
 80078f0:	817b      	strh	r3, [r7, #10]
 80078f2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80078f6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80078fa:	681a      	ldr	r2, [r3, #0]
 80078fc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007900:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	781b      	ldrb	r3, [r3, #0]
 8007908:	009b      	lsls	r3, r3, #2
 800790a:	441a      	add	r2, r3
 800790c:	897b      	ldrh	r3, [r7, #10]
 800790e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007912:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007916:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800791a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800791e:	b29b      	uxth	r3, r3
 8007920:	8013      	strh	r3, [r2, #0]
 8007922:	f000 bcde 	b.w	80082e2 <USB_EPStartXfer+0x1756>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8007926:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800792a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	7b1b      	ldrb	r3, [r3, #12]
 8007932:	2b00      	cmp	r3, #0
 8007934:	f040 80bb 	bne.w	8007aae <USB_EPStartXfer+0xf22>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8007938:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800793c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	699a      	ldr	r2, [r3, #24]
 8007944:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007948:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	691b      	ldr	r3, [r3, #16]
 8007950:	429a      	cmp	r2, r3
 8007952:	d917      	bls.n	8007984 <USB_EPStartXfer+0xdf8>
      {
        len = ep->maxpacket;
 8007954:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007958:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	691b      	ldr	r3, [r3, #16]
 8007960:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len -= len;
 8007964:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007968:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	699a      	ldr	r2, [r3, #24]
 8007970:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007974:	1ad2      	subs	r2, r2, r3
 8007976:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800797a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	619a      	str	r2, [r3, #24]
 8007982:	e00e      	b.n	80079a2 <USB_EPStartXfer+0xe16>
      }
      else
      {
        len = ep->xfer_len;
 8007984:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007988:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	699b      	ldr	r3, [r3, #24]
 8007990:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len = 0U;
 8007994:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007998:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	2200      	movs	r2, #0
 80079a0:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 80079a2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80079a6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80079b0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80079b4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80079be:	b29b      	uxth	r3, r3
 80079c0:	461a      	mov	r2, r3
 80079c2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80079c6:	4413      	add	r3, r2
 80079c8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80079cc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80079d0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	781b      	ldrb	r3, [r3, #0]
 80079d8:	011a      	lsls	r2, r3, #4
 80079da:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80079de:	4413      	add	r3, r2
 80079e0:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80079e4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80079e8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80079ec:	881b      	ldrh	r3, [r3, #0]
 80079ee:	b29b      	uxth	r3, r3
 80079f0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80079f4:	b29a      	uxth	r2, r3
 80079f6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80079fa:	801a      	strh	r2, [r3, #0]
 80079fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a00:	2b3e      	cmp	r3, #62	@ 0x3e
 8007a02:	d924      	bls.n	8007a4e <USB_EPStartXfer+0xec2>
 8007a04:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a08:	095b      	lsrs	r3, r3, #5
 8007a0a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007a0e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a12:	f003 031f 	and.w	r3, r3, #31
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d104      	bne.n	8007a24 <USB_EPStartXfer+0xe98>
 8007a1a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8007a1e:	3b01      	subs	r3, #1
 8007a20:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007a24:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007a28:	881b      	ldrh	r3, [r3, #0]
 8007a2a:	b29a      	uxth	r2, r3
 8007a2c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8007a30:	b29b      	uxth	r3, r3
 8007a32:	029b      	lsls	r3, r3, #10
 8007a34:	b29b      	uxth	r3, r3
 8007a36:	4313      	orrs	r3, r2
 8007a38:	b29b      	uxth	r3, r3
 8007a3a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007a3e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007a42:	b29a      	uxth	r2, r3
 8007a44:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007a48:	801a      	strh	r2, [r3, #0]
 8007a4a:	f000 bc10 	b.w	800826e <USB_EPStartXfer+0x16e2>
 8007a4e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d10c      	bne.n	8007a70 <USB_EPStartXfer+0xee4>
 8007a56:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007a5a:	881b      	ldrh	r3, [r3, #0]
 8007a5c:	b29b      	uxth	r3, r3
 8007a5e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007a62:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007a66:	b29a      	uxth	r2, r3
 8007a68:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007a6c:	801a      	strh	r2, [r3, #0]
 8007a6e:	e3fe      	b.n	800826e <USB_EPStartXfer+0x16e2>
 8007a70:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a74:	085b      	lsrs	r3, r3, #1
 8007a76:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007a7a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a7e:	f003 0301 	and.w	r3, r3, #1
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d004      	beq.n	8007a90 <USB_EPStartXfer+0xf04>
 8007a86:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8007a8a:	3301      	adds	r3, #1
 8007a8c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007a90:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007a94:	881b      	ldrh	r3, [r3, #0]
 8007a96:	b29a      	uxth	r2, r3
 8007a98:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8007a9c:	b29b      	uxth	r3, r3
 8007a9e:	029b      	lsls	r3, r3, #10
 8007aa0:	b29b      	uxth	r3, r3
 8007aa2:	4313      	orrs	r3, r2
 8007aa4:	b29a      	uxth	r2, r3
 8007aa6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007aaa:	801a      	strh	r2, [r3, #0]
 8007aac:	e3df      	b.n	800826e <USB_EPStartXfer+0x16e2>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8007aae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007ab2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	78db      	ldrb	r3, [r3, #3]
 8007aba:	2b02      	cmp	r3, #2
 8007abc:	f040 8218 	bne.w	8007ef0 <USB_EPStartXfer+0x1364>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8007ac0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007ac4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	785b      	ldrb	r3, [r3, #1]
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	f040 809d 	bne.w	8007c0c <USB_EPStartXfer+0x1080>
 8007ad2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007ad6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007ae0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007ae4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007aee:	b29b      	uxth	r3, r3
 8007af0:	461a      	mov	r2, r3
 8007af2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007af6:	4413      	add	r3, r2
 8007af8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007afc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007b00:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	781b      	ldrb	r3, [r3, #0]
 8007b08:	011a      	lsls	r2, r3, #4
 8007b0a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007b0e:	4413      	add	r3, r2
 8007b10:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8007b14:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007b18:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007b1c:	881b      	ldrh	r3, [r3, #0]
 8007b1e:	b29b      	uxth	r3, r3
 8007b20:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007b24:	b29a      	uxth	r2, r3
 8007b26:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007b2a:	801a      	strh	r2, [r3, #0]
 8007b2c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007b30:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	691b      	ldr	r3, [r3, #16]
 8007b38:	2b3e      	cmp	r3, #62	@ 0x3e
 8007b3a:	d92b      	bls.n	8007b94 <USB_EPStartXfer+0x1008>
 8007b3c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007b40:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	691b      	ldr	r3, [r3, #16]
 8007b48:	095b      	lsrs	r3, r3, #5
 8007b4a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007b4e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007b52:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	691b      	ldr	r3, [r3, #16]
 8007b5a:	f003 031f 	and.w	r3, r3, #31
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d104      	bne.n	8007b6c <USB_EPStartXfer+0xfe0>
 8007b62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007b66:	3b01      	subs	r3, #1
 8007b68:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007b6c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007b70:	881b      	ldrh	r3, [r3, #0]
 8007b72:	b29a      	uxth	r2, r3
 8007b74:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007b78:	b29b      	uxth	r3, r3
 8007b7a:	029b      	lsls	r3, r3, #10
 8007b7c:	b29b      	uxth	r3, r3
 8007b7e:	4313      	orrs	r3, r2
 8007b80:	b29b      	uxth	r3, r3
 8007b82:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007b86:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007b8a:	b29a      	uxth	r2, r3
 8007b8c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007b90:	801a      	strh	r2, [r3, #0]
 8007b92:	e070      	b.n	8007c76 <USB_EPStartXfer+0x10ea>
 8007b94:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007b98:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	691b      	ldr	r3, [r3, #16]
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d10c      	bne.n	8007bbe <USB_EPStartXfer+0x1032>
 8007ba4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007ba8:	881b      	ldrh	r3, [r3, #0]
 8007baa:	b29b      	uxth	r3, r3
 8007bac:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007bb0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007bb4:	b29a      	uxth	r2, r3
 8007bb6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007bba:	801a      	strh	r2, [r3, #0]
 8007bbc:	e05b      	b.n	8007c76 <USB_EPStartXfer+0x10ea>
 8007bbe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007bc2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	691b      	ldr	r3, [r3, #16]
 8007bca:	085b      	lsrs	r3, r3, #1
 8007bcc:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007bd0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007bd4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	691b      	ldr	r3, [r3, #16]
 8007bdc:	f003 0301 	and.w	r3, r3, #1
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d004      	beq.n	8007bee <USB_EPStartXfer+0x1062>
 8007be4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007be8:	3301      	adds	r3, #1
 8007bea:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007bee:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007bf2:	881b      	ldrh	r3, [r3, #0]
 8007bf4:	b29a      	uxth	r2, r3
 8007bf6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007bfa:	b29b      	uxth	r3, r3
 8007bfc:	029b      	lsls	r3, r3, #10
 8007bfe:	b29b      	uxth	r3, r3
 8007c00:	4313      	orrs	r3, r2
 8007c02:	b29a      	uxth	r2, r3
 8007c04:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007c08:	801a      	strh	r2, [r3, #0]
 8007c0a:	e034      	b.n	8007c76 <USB_EPStartXfer+0x10ea>
 8007c0c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007c10:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	785b      	ldrb	r3, [r3, #1]
 8007c18:	2b01      	cmp	r3, #1
 8007c1a:	d12c      	bne.n	8007c76 <USB_EPStartXfer+0x10ea>
 8007c1c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007c20:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007c2a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007c2e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007c38:	b29b      	uxth	r3, r3
 8007c3a:	461a      	mov	r2, r3
 8007c3c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007c40:	4413      	add	r3, r2
 8007c42:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007c46:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007c4a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	781b      	ldrb	r3, [r3, #0]
 8007c52:	011a      	lsls	r2, r3, #4
 8007c54:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007c58:	4413      	add	r3, r2
 8007c5a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8007c5e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007c62:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007c66:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	691b      	ldr	r3, [r3, #16]
 8007c6e:	b29a      	uxth	r2, r3
 8007c70:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8007c74:	801a      	strh	r2, [r3, #0]
 8007c76:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007c7a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007c84:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007c88:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	785b      	ldrb	r3, [r3, #1]
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	f040 809d 	bne.w	8007dd0 <USB_EPStartXfer+0x1244>
 8007c96:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007c9a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007ca4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007ca8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007cb2:	b29b      	uxth	r3, r3
 8007cb4:	461a      	mov	r2, r3
 8007cb6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007cba:	4413      	add	r3, r2
 8007cbc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007cc0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007cc4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	781b      	ldrb	r3, [r3, #0]
 8007ccc:	011a      	lsls	r2, r3, #4
 8007cce:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007cd2:	4413      	add	r3, r2
 8007cd4:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8007cd8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007cdc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007ce0:	881b      	ldrh	r3, [r3, #0]
 8007ce2:	b29b      	uxth	r3, r3
 8007ce4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007ce8:	b29a      	uxth	r2, r3
 8007cea:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007cee:	801a      	strh	r2, [r3, #0]
 8007cf0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007cf4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	691b      	ldr	r3, [r3, #16]
 8007cfc:	2b3e      	cmp	r3, #62	@ 0x3e
 8007cfe:	d92b      	bls.n	8007d58 <USB_EPStartXfer+0x11cc>
 8007d00:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007d04:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	691b      	ldr	r3, [r3, #16]
 8007d0c:	095b      	lsrs	r3, r3, #5
 8007d0e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007d12:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007d16:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	691b      	ldr	r3, [r3, #16]
 8007d1e:	f003 031f 	and.w	r3, r3, #31
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d104      	bne.n	8007d30 <USB_EPStartXfer+0x11a4>
 8007d26:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007d2a:	3b01      	subs	r3, #1
 8007d2c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007d30:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007d34:	881b      	ldrh	r3, [r3, #0]
 8007d36:	b29a      	uxth	r2, r3
 8007d38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007d3c:	b29b      	uxth	r3, r3
 8007d3e:	029b      	lsls	r3, r3, #10
 8007d40:	b29b      	uxth	r3, r3
 8007d42:	4313      	orrs	r3, r2
 8007d44:	b29b      	uxth	r3, r3
 8007d46:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007d4a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007d4e:	b29a      	uxth	r2, r3
 8007d50:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007d54:	801a      	strh	r2, [r3, #0]
 8007d56:	e069      	b.n	8007e2c <USB_EPStartXfer+0x12a0>
 8007d58:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007d5c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	691b      	ldr	r3, [r3, #16]
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d10c      	bne.n	8007d82 <USB_EPStartXfer+0x11f6>
 8007d68:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007d6c:	881b      	ldrh	r3, [r3, #0]
 8007d6e:	b29b      	uxth	r3, r3
 8007d70:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007d74:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007d78:	b29a      	uxth	r2, r3
 8007d7a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007d7e:	801a      	strh	r2, [r3, #0]
 8007d80:	e054      	b.n	8007e2c <USB_EPStartXfer+0x12a0>
 8007d82:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007d86:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	691b      	ldr	r3, [r3, #16]
 8007d8e:	085b      	lsrs	r3, r3, #1
 8007d90:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007d94:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007d98:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	691b      	ldr	r3, [r3, #16]
 8007da0:	f003 0301 	and.w	r3, r3, #1
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d004      	beq.n	8007db2 <USB_EPStartXfer+0x1226>
 8007da8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007dac:	3301      	adds	r3, #1
 8007dae:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007db2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007db6:	881b      	ldrh	r3, [r3, #0]
 8007db8:	b29a      	uxth	r2, r3
 8007dba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007dbe:	b29b      	uxth	r3, r3
 8007dc0:	029b      	lsls	r3, r3, #10
 8007dc2:	b29b      	uxth	r3, r3
 8007dc4:	4313      	orrs	r3, r2
 8007dc6:	b29a      	uxth	r2, r3
 8007dc8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007dcc:	801a      	strh	r2, [r3, #0]
 8007dce:	e02d      	b.n	8007e2c <USB_EPStartXfer+0x12a0>
 8007dd0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007dd4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	785b      	ldrb	r3, [r3, #1]
 8007ddc:	2b01      	cmp	r3, #1
 8007dde:	d125      	bne.n	8007e2c <USB_EPStartXfer+0x12a0>
 8007de0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007de4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007dee:	b29b      	uxth	r3, r3
 8007df0:	461a      	mov	r2, r3
 8007df2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007df6:	4413      	add	r3, r2
 8007df8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007dfc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007e00:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	781b      	ldrb	r3, [r3, #0]
 8007e08:	011a      	lsls	r2, r3, #4
 8007e0a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007e0e:	4413      	add	r3, r2
 8007e10:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8007e14:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007e18:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007e1c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	691b      	ldr	r3, [r3, #16]
 8007e24:	b29a      	uxth	r2, r3
 8007e26:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007e2a:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8007e2c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007e30:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	69db      	ldr	r3, [r3, #28]
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	f000 8218 	beq.w	800826e <USB_EPStartXfer+0x16e2>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8007e3e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007e42:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007e46:	681a      	ldr	r2, [r3, #0]
 8007e48:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007e4c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	781b      	ldrb	r3, [r3, #0]
 8007e54:	009b      	lsls	r3, r3, #2
 8007e56:	4413      	add	r3, r2
 8007e58:	881b      	ldrh	r3, [r3, #0]
 8007e5a:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8007e5e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007e62:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d005      	beq.n	8007e76 <USB_EPStartXfer+0x12ea>
 8007e6a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007e6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d10d      	bne.n	8007e92 <USB_EPStartXfer+0x1306>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8007e76:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007e7a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	f040 81f5 	bne.w	800826e <USB_EPStartXfer+0x16e2>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8007e84:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007e88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	f040 81ee 	bne.w	800826e <USB_EPStartXfer+0x16e2>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8007e92:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007e96:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007e9a:	681a      	ldr	r2, [r3, #0]
 8007e9c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007ea0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	781b      	ldrb	r3, [r3, #0]
 8007ea8:	009b      	lsls	r3, r3, #2
 8007eaa:	4413      	add	r3, r2
 8007eac:	881b      	ldrh	r3, [r3, #0]
 8007eae:	b29b      	uxth	r3, r3
 8007eb0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007eb4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007eb8:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8007ebc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007ec0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007ec4:	681a      	ldr	r2, [r3, #0]
 8007ec6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007eca:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	781b      	ldrb	r3, [r3, #0]
 8007ed2:	009b      	lsls	r3, r3, #2
 8007ed4:	441a      	add	r2, r3
 8007ed6:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8007eda:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007ede:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007ee2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007ee6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007eea:	b29b      	uxth	r3, r3
 8007eec:	8013      	strh	r3, [r2, #0]
 8007eee:	e1be      	b.n	800826e <USB_EPStartXfer+0x16e2>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8007ef0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007ef4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	78db      	ldrb	r3, [r3, #3]
 8007efc:	2b01      	cmp	r3, #1
 8007efe:	f040 81b4 	bne.w	800826a <USB_EPStartXfer+0x16de>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 8007f02:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f06:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	699a      	ldr	r2, [r3, #24]
 8007f0e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f12:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	691b      	ldr	r3, [r3, #16]
 8007f1a:	429a      	cmp	r2, r3
 8007f1c:	d917      	bls.n	8007f4e <USB_EPStartXfer+0x13c2>
        {
          len = ep->maxpacket;
 8007f1e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f22:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	691b      	ldr	r3, [r3, #16]
 8007f2a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len -= len;
 8007f2e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f32:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	699a      	ldr	r2, [r3, #24]
 8007f3a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f3e:	1ad2      	subs	r2, r2, r3
 8007f40:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f44:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	619a      	str	r2, [r3, #24]
 8007f4c:	e00e      	b.n	8007f6c <USB_EPStartXfer+0x13e0>
        }
        else
        {
          len = ep->xfer_len;
 8007f4e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f52:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	699b      	ldr	r3, [r3, #24]
 8007f5a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len = 0U;
 8007f5e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f62:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	2200      	movs	r2, #0
 8007f6a:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8007f6c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f70:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	785b      	ldrb	r3, [r3, #1]
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	f040 8085 	bne.w	8008088 <USB_EPStartXfer+0x14fc>
 8007f7e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f82:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007f8c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f90:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007f9a:	b29b      	uxth	r3, r3
 8007f9c:	461a      	mov	r2, r3
 8007f9e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007fa2:	4413      	add	r3, r2
 8007fa4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007fa8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007fac:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	781b      	ldrb	r3, [r3, #0]
 8007fb4:	011a      	lsls	r2, r3, #4
 8007fb6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007fba:	4413      	add	r3, r2
 8007fbc:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8007fc0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007fc4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007fc8:	881b      	ldrh	r3, [r3, #0]
 8007fca:	b29b      	uxth	r3, r3
 8007fcc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007fd0:	b29a      	uxth	r2, r3
 8007fd2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007fd6:	801a      	strh	r2, [r3, #0]
 8007fd8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007fdc:	2b3e      	cmp	r3, #62	@ 0x3e
 8007fde:	d923      	bls.n	8008028 <USB_EPStartXfer+0x149c>
 8007fe0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007fe4:	095b      	lsrs	r3, r3, #5
 8007fe6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8007fea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007fee:	f003 031f 	and.w	r3, r3, #31
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d104      	bne.n	8008000 <USB_EPStartXfer+0x1474>
 8007ff6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007ffa:	3b01      	subs	r3, #1
 8007ffc:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8008000:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008004:	881b      	ldrh	r3, [r3, #0]
 8008006:	b29a      	uxth	r2, r3
 8008008:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800800c:	b29b      	uxth	r3, r3
 800800e:	029b      	lsls	r3, r3, #10
 8008010:	b29b      	uxth	r3, r3
 8008012:	4313      	orrs	r3, r2
 8008014:	b29b      	uxth	r3, r3
 8008016:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800801a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800801e:	b29a      	uxth	r2, r3
 8008020:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008024:	801a      	strh	r2, [r3, #0]
 8008026:	e060      	b.n	80080ea <USB_EPStartXfer+0x155e>
 8008028:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800802c:	2b00      	cmp	r3, #0
 800802e:	d10c      	bne.n	800804a <USB_EPStartXfer+0x14be>
 8008030:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008034:	881b      	ldrh	r3, [r3, #0]
 8008036:	b29b      	uxth	r3, r3
 8008038:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800803c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008040:	b29a      	uxth	r2, r3
 8008042:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008046:	801a      	strh	r2, [r3, #0]
 8008048:	e04f      	b.n	80080ea <USB_EPStartXfer+0x155e>
 800804a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800804e:	085b      	lsrs	r3, r3, #1
 8008050:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8008054:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008058:	f003 0301 	and.w	r3, r3, #1
 800805c:	2b00      	cmp	r3, #0
 800805e:	d004      	beq.n	800806a <USB_EPStartXfer+0x14de>
 8008060:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008064:	3301      	adds	r3, #1
 8008066:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800806a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800806e:	881b      	ldrh	r3, [r3, #0]
 8008070:	b29a      	uxth	r2, r3
 8008072:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008076:	b29b      	uxth	r3, r3
 8008078:	029b      	lsls	r3, r3, #10
 800807a:	b29b      	uxth	r3, r3
 800807c:	4313      	orrs	r3, r2
 800807e:	b29a      	uxth	r2, r3
 8008080:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008084:	801a      	strh	r2, [r3, #0]
 8008086:	e030      	b.n	80080ea <USB_EPStartXfer+0x155e>
 8008088:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800808c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	785b      	ldrb	r3, [r3, #1]
 8008094:	2b01      	cmp	r3, #1
 8008096:	d128      	bne.n	80080ea <USB_EPStartXfer+0x155e>
 8008098:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800809c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80080a6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80080aa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80080b4:	b29b      	uxth	r3, r3
 80080b6:	461a      	mov	r2, r3
 80080b8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80080bc:	4413      	add	r3, r2
 80080be:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80080c2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80080c6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	781b      	ldrb	r3, [r3, #0]
 80080ce:	011a      	lsls	r2, r3, #4
 80080d0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80080d4:	4413      	add	r3, r2
 80080d6:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80080da:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80080de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80080e2:	b29a      	uxth	r2, r3
 80080e4:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80080e8:	801a      	strh	r2, [r3, #0]
 80080ea:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80080ee:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80080f8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80080fc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	785b      	ldrb	r3, [r3, #1]
 8008104:	2b00      	cmp	r3, #0
 8008106:	f040 8085 	bne.w	8008214 <USB_EPStartXfer+0x1688>
 800810a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800810e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8008118:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800811c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008126:	b29b      	uxth	r3, r3
 8008128:	461a      	mov	r2, r3
 800812a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800812e:	4413      	add	r3, r2
 8008130:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8008134:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008138:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	781b      	ldrb	r3, [r3, #0]
 8008140:	011a      	lsls	r2, r3, #4
 8008142:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008146:	4413      	add	r3, r2
 8008148:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800814c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008150:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008154:	881b      	ldrh	r3, [r3, #0]
 8008156:	b29b      	uxth	r3, r3
 8008158:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800815c:	b29a      	uxth	r2, r3
 800815e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008162:	801a      	strh	r2, [r3, #0]
 8008164:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008168:	2b3e      	cmp	r3, #62	@ 0x3e
 800816a:	d923      	bls.n	80081b4 <USB_EPStartXfer+0x1628>
 800816c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008170:	095b      	lsrs	r3, r3, #5
 8008172:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008176:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800817a:	f003 031f 	and.w	r3, r3, #31
 800817e:	2b00      	cmp	r3, #0
 8008180:	d104      	bne.n	800818c <USB_EPStartXfer+0x1600>
 8008182:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008186:	3b01      	subs	r3, #1
 8008188:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800818c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008190:	881b      	ldrh	r3, [r3, #0]
 8008192:	b29a      	uxth	r2, r3
 8008194:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008198:	b29b      	uxth	r3, r3
 800819a:	029b      	lsls	r3, r3, #10
 800819c:	b29b      	uxth	r3, r3
 800819e:	4313      	orrs	r3, r2
 80081a0:	b29b      	uxth	r3, r3
 80081a2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80081a6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80081aa:	b29a      	uxth	r2, r3
 80081ac:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80081b0:	801a      	strh	r2, [r3, #0]
 80081b2:	e05c      	b.n	800826e <USB_EPStartXfer+0x16e2>
 80081b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d10c      	bne.n	80081d6 <USB_EPStartXfer+0x164a>
 80081bc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80081c0:	881b      	ldrh	r3, [r3, #0]
 80081c2:	b29b      	uxth	r3, r3
 80081c4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80081c8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80081cc:	b29a      	uxth	r2, r3
 80081ce:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80081d2:	801a      	strh	r2, [r3, #0]
 80081d4:	e04b      	b.n	800826e <USB_EPStartXfer+0x16e2>
 80081d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80081da:	085b      	lsrs	r3, r3, #1
 80081dc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80081e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80081e4:	f003 0301 	and.w	r3, r3, #1
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d004      	beq.n	80081f6 <USB_EPStartXfer+0x166a>
 80081ec:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80081f0:	3301      	adds	r3, #1
 80081f2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80081f6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80081fa:	881b      	ldrh	r3, [r3, #0]
 80081fc:	b29a      	uxth	r2, r3
 80081fe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008202:	b29b      	uxth	r3, r3
 8008204:	029b      	lsls	r3, r3, #10
 8008206:	b29b      	uxth	r3, r3
 8008208:	4313      	orrs	r3, r2
 800820a:	b29a      	uxth	r2, r3
 800820c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008210:	801a      	strh	r2, [r3, #0]
 8008212:	e02c      	b.n	800826e <USB_EPStartXfer+0x16e2>
 8008214:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008218:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	785b      	ldrb	r3, [r3, #1]
 8008220:	2b01      	cmp	r3, #1
 8008222:	d124      	bne.n	800826e <USB_EPStartXfer+0x16e2>
 8008224:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008228:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008232:	b29b      	uxth	r3, r3
 8008234:	461a      	mov	r2, r3
 8008236:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800823a:	4413      	add	r3, r2
 800823c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008240:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008244:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	781b      	ldrb	r3, [r3, #0]
 800824c:	011a      	lsls	r2, r3, #4
 800824e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8008252:	4413      	add	r3, r2
 8008254:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8008258:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800825c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008260:	b29a      	uxth	r2, r3
 8008262:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8008266:	801a      	strh	r2, [r3, #0]
 8008268:	e001      	b.n	800826e <USB_EPStartXfer+0x16e2>
      }
      else
      {
        return HAL_ERROR;
 800826a:	2301      	movs	r3, #1
 800826c:	e03a      	b.n	80082e4 <USB_EPStartXfer+0x1758>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800826e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008272:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008276:	681a      	ldr	r2, [r3, #0]
 8008278:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800827c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	781b      	ldrb	r3, [r3, #0]
 8008284:	009b      	lsls	r3, r3, #2
 8008286:	4413      	add	r3, r2
 8008288:	881b      	ldrh	r3, [r3, #0]
 800828a:	b29b      	uxth	r3, r3
 800828c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008290:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008294:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8008298:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800829c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80082a0:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 80082a4:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80082a8:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80082ac:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 80082b0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80082b4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80082b8:	681a      	ldr	r2, [r3, #0]
 80082ba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80082be:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	781b      	ldrb	r3, [r3, #0]
 80082c6:	009b      	lsls	r3, r3, #2
 80082c8:	441a      	add	r2, r3
 80082ca:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80082ce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80082d2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80082d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80082da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80082de:	b29b      	uxth	r3, r3
 80082e0:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80082e2:	2300      	movs	r3, #0
}
 80082e4:	4618      	mov	r0, r3
 80082e6:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 80082ea:	46bd      	mov	sp, r7
 80082ec:	bd80      	pop	{r7, pc}

080082ee <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80082ee:	b480      	push	{r7}
 80082f0:	b085      	sub	sp, #20
 80082f2:	af00      	add	r7, sp, #0
 80082f4:	6078      	str	r0, [r7, #4]
 80082f6:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 80082f8:	683b      	ldr	r3, [r7, #0]
 80082fa:	785b      	ldrb	r3, [r3, #1]
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d020      	beq.n	8008342 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8008300:	687a      	ldr	r2, [r7, #4]
 8008302:	683b      	ldr	r3, [r7, #0]
 8008304:	781b      	ldrb	r3, [r3, #0]
 8008306:	009b      	lsls	r3, r3, #2
 8008308:	4413      	add	r3, r2
 800830a:	881b      	ldrh	r3, [r3, #0]
 800830c:	b29b      	uxth	r3, r3
 800830e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008312:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008316:	81bb      	strh	r3, [r7, #12]
 8008318:	89bb      	ldrh	r3, [r7, #12]
 800831a:	f083 0310 	eor.w	r3, r3, #16
 800831e:	81bb      	strh	r3, [r7, #12]
 8008320:	687a      	ldr	r2, [r7, #4]
 8008322:	683b      	ldr	r3, [r7, #0]
 8008324:	781b      	ldrb	r3, [r3, #0]
 8008326:	009b      	lsls	r3, r3, #2
 8008328:	441a      	add	r2, r3
 800832a:	89bb      	ldrh	r3, [r7, #12]
 800832c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008330:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008334:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008338:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800833c:	b29b      	uxth	r3, r3
 800833e:	8013      	strh	r3, [r2, #0]
 8008340:	e01f      	b.n	8008382 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8008342:	687a      	ldr	r2, [r7, #4]
 8008344:	683b      	ldr	r3, [r7, #0]
 8008346:	781b      	ldrb	r3, [r3, #0]
 8008348:	009b      	lsls	r3, r3, #2
 800834a:	4413      	add	r3, r2
 800834c:	881b      	ldrh	r3, [r3, #0]
 800834e:	b29b      	uxth	r3, r3
 8008350:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008354:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008358:	81fb      	strh	r3, [r7, #14]
 800835a:	89fb      	ldrh	r3, [r7, #14]
 800835c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8008360:	81fb      	strh	r3, [r7, #14]
 8008362:	687a      	ldr	r2, [r7, #4]
 8008364:	683b      	ldr	r3, [r7, #0]
 8008366:	781b      	ldrb	r3, [r3, #0]
 8008368:	009b      	lsls	r3, r3, #2
 800836a:	441a      	add	r2, r3
 800836c:	89fb      	ldrh	r3, [r7, #14]
 800836e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008372:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008376:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800837a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800837e:	b29b      	uxth	r3, r3
 8008380:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8008382:	2300      	movs	r3, #0
}
 8008384:	4618      	mov	r0, r3
 8008386:	3714      	adds	r7, #20
 8008388:	46bd      	mov	sp, r7
 800838a:	bc80      	pop	{r7}
 800838c:	4770      	bx	lr

0800838e <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800838e:	b480      	push	{r7}
 8008390:	b087      	sub	sp, #28
 8008392:	af00      	add	r7, sp, #0
 8008394:	6078      	str	r0, [r7, #4]
 8008396:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8008398:	683b      	ldr	r3, [r7, #0]
 800839a:	7b1b      	ldrb	r3, [r3, #12]
 800839c:	2b00      	cmp	r3, #0
 800839e:	f040 809d 	bne.w	80084dc <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 80083a2:	683b      	ldr	r3, [r7, #0]
 80083a4:	785b      	ldrb	r3, [r3, #1]
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d04c      	beq.n	8008444 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80083aa:	687a      	ldr	r2, [r7, #4]
 80083ac:	683b      	ldr	r3, [r7, #0]
 80083ae:	781b      	ldrb	r3, [r3, #0]
 80083b0:	009b      	lsls	r3, r3, #2
 80083b2:	4413      	add	r3, r2
 80083b4:	881b      	ldrh	r3, [r3, #0]
 80083b6:	823b      	strh	r3, [r7, #16]
 80083b8:	8a3b      	ldrh	r3, [r7, #16]
 80083ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d01b      	beq.n	80083fa <USB_EPClearStall+0x6c>
 80083c2:	687a      	ldr	r2, [r7, #4]
 80083c4:	683b      	ldr	r3, [r7, #0]
 80083c6:	781b      	ldrb	r3, [r3, #0]
 80083c8:	009b      	lsls	r3, r3, #2
 80083ca:	4413      	add	r3, r2
 80083cc:	881b      	ldrh	r3, [r3, #0]
 80083ce:	b29b      	uxth	r3, r3
 80083d0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80083d4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80083d8:	81fb      	strh	r3, [r7, #14]
 80083da:	687a      	ldr	r2, [r7, #4]
 80083dc:	683b      	ldr	r3, [r7, #0]
 80083de:	781b      	ldrb	r3, [r3, #0]
 80083e0:	009b      	lsls	r3, r3, #2
 80083e2:	441a      	add	r2, r3
 80083e4:	89fb      	ldrh	r3, [r7, #14]
 80083e6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80083ea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80083ee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80083f2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80083f6:	b29b      	uxth	r3, r3
 80083f8:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80083fa:	683b      	ldr	r3, [r7, #0]
 80083fc:	78db      	ldrb	r3, [r3, #3]
 80083fe:	2b01      	cmp	r3, #1
 8008400:	d06c      	beq.n	80084dc <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8008402:	687a      	ldr	r2, [r7, #4]
 8008404:	683b      	ldr	r3, [r7, #0]
 8008406:	781b      	ldrb	r3, [r3, #0]
 8008408:	009b      	lsls	r3, r3, #2
 800840a:	4413      	add	r3, r2
 800840c:	881b      	ldrh	r3, [r3, #0]
 800840e:	b29b      	uxth	r3, r3
 8008410:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008414:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008418:	81bb      	strh	r3, [r7, #12]
 800841a:	89bb      	ldrh	r3, [r7, #12]
 800841c:	f083 0320 	eor.w	r3, r3, #32
 8008420:	81bb      	strh	r3, [r7, #12]
 8008422:	687a      	ldr	r2, [r7, #4]
 8008424:	683b      	ldr	r3, [r7, #0]
 8008426:	781b      	ldrb	r3, [r3, #0]
 8008428:	009b      	lsls	r3, r3, #2
 800842a:	441a      	add	r2, r3
 800842c:	89bb      	ldrh	r3, [r7, #12]
 800842e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008432:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008436:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800843a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800843e:	b29b      	uxth	r3, r3
 8008440:	8013      	strh	r3, [r2, #0]
 8008442:	e04b      	b.n	80084dc <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008444:	687a      	ldr	r2, [r7, #4]
 8008446:	683b      	ldr	r3, [r7, #0]
 8008448:	781b      	ldrb	r3, [r3, #0]
 800844a:	009b      	lsls	r3, r3, #2
 800844c:	4413      	add	r3, r2
 800844e:	881b      	ldrh	r3, [r3, #0]
 8008450:	82fb      	strh	r3, [r7, #22]
 8008452:	8afb      	ldrh	r3, [r7, #22]
 8008454:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008458:	2b00      	cmp	r3, #0
 800845a:	d01b      	beq.n	8008494 <USB_EPClearStall+0x106>
 800845c:	687a      	ldr	r2, [r7, #4]
 800845e:	683b      	ldr	r3, [r7, #0]
 8008460:	781b      	ldrb	r3, [r3, #0]
 8008462:	009b      	lsls	r3, r3, #2
 8008464:	4413      	add	r3, r2
 8008466:	881b      	ldrh	r3, [r3, #0]
 8008468:	b29b      	uxth	r3, r3
 800846a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800846e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008472:	82bb      	strh	r3, [r7, #20]
 8008474:	687a      	ldr	r2, [r7, #4]
 8008476:	683b      	ldr	r3, [r7, #0]
 8008478:	781b      	ldrb	r3, [r3, #0]
 800847a:	009b      	lsls	r3, r3, #2
 800847c:	441a      	add	r2, r3
 800847e:	8abb      	ldrh	r3, [r7, #20]
 8008480:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008484:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008488:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800848c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008490:	b29b      	uxth	r3, r3
 8008492:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8008494:	687a      	ldr	r2, [r7, #4]
 8008496:	683b      	ldr	r3, [r7, #0]
 8008498:	781b      	ldrb	r3, [r3, #0]
 800849a:	009b      	lsls	r3, r3, #2
 800849c:	4413      	add	r3, r2
 800849e:	881b      	ldrh	r3, [r3, #0]
 80084a0:	b29b      	uxth	r3, r3
 80084a2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80084a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80084aa:	827b      	strh	r3, [r7, #18]
 80084ac:	8a7b      	ldrh	r3, [r7, #18]
 80084ae:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80084b2:	827b      	strh	r3, [r7, #18]
 80084b4:	8a7b      	ldrh	r3, [r7, #18]
 80084b6:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80084ba:	827b      	strh	r3, [r7, #18]
 80084bc:	687a      	ldr	r2, [r7, #4]
 80084be:	683b      	ldr	r3, [r7, #0]
 80084c0:	781b      	ldrb	r3, [r3, #0]
 80084c2:	009b      	lsls	r3, r3, #2
 80084c4:	441a      	add	r2, r3
 80084c6:	8a7b      	ldrh	r3, [r7, #18]
 80084c8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80084cc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80084d0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80084d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80084d8:	b29b      	uxth	r3, r3
 80084da:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 80084dc:	2300      	movs	r3, #0
}
 80084de:	4618      	mov	r0, r3
 80084e0:	371c      	adds	r7, #28
 80084e2:	46bd      	mov	sp, r7
 80084e4:	bc80      	pop	{r7}
 80084e6:	4770      	bx	lr

080084e8 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 80084e8:	b480      	push	{r7}
 80084ea:	b083      	sub	sp, #12
 80084ec:	af00      	add	r7, sp, #0
 80084ee:	6078      	str	r0, [r7, #4]
 80084f0:	460b      	mov	r3, r1
 80084f2:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 80084f4:	78fb      	ldrb	r3, [r7, #3]
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	d103      	bne.n	8008502 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	2280      	movs	r2, #128	@ 0x80
 80084fe:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8008502:	2300      	movs	r3, #0
}
 8008504:	4618      	mov	r0, r3
 8008506:	370c      	adds	r7, #12
 8008508:	46bd      	mov	sp, r7
 800850a:	bc80      	pop	{r7}
 800850c:	4770      	bx	lr

0800850e <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800850e:	b480      	push	{r7}
 8008510:	b083      	sub	sp, #12
 8008512:	af00      	add	r7, sp, #0
 8008514:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8008516:	2300      	movs	r3, #0
}
 8008518:	4618      	mov	r0, r3
 800851a:	370c      	adds	r7, #12
 800851c:	46bd      	mov	sp, r7
 800851e:	bc80      	pop	{r7}
 8008520:	4770      	bx	lr

08008522 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 8008522:	b480      	push	{r7}
 8008524:	b083      	sub	sp, #12
 8008526:	af00      	add	r7, sp, #0
 8008528:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800852a:	2300      	movs	r3, #0
}
 800852c:	4618      	mov	r0, r3
 800852e:	370c      	adds	r7, #12
 8008530:	46bd      	mov	sp, r7
 8008532:	bc80      	pop	{r7}
 8008534:	4770      	bx	lr

08008536 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 8008536:	b480      	push	{r7}
 8008538:	b085      	sub	sp, #20
 800853a:	af00      	add	r7, sp, #0
 800853c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8008544:	b29b      	uxth	r3, r3
 8008546:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8008548:	68fb      	ldr	r3, [r7, #12]
}
 800854a:	4618      	mov	r0, r3
 800854c:	3714      	adds	r7, #20
 800854e:	46bd      	mov	sp, r7
 8008550:	bc80      	pop	{r7}
 8008552:	4770      	bx	lr

08008554 <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8008554:	b480      	push	{r7}
 8008556:	b083      	sub	sp, #12
 8008558:	af00      	add	r7, sp, #0
 800855a:	6078      	str	r0, [r7, #4]
 800855c:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 800855e:	2300      	movs	r3, #0
}
 8008560:	4618      	mov	r0, r3
 8008562:	370c      	adds	r7, #12
 8008564:	46bd      	mov	sp, r7
 8008566:	bc80      	pop	{r7}
 8008568:	4770      	bx	lr

0800856a <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800856a:	b480      	push	{r7}
 800856c:	b08b      	sub	sp, #44	@ 0x2c
 800856e:	af00      	add	r7, sp, #0
 8008570:	60f8      	str	r0, [r7, #12]
 8008572:	60b9      	str	r1, [r7, #8]
 8008574:	4611      	mov	r1, r2
 8008576:	461a      	mov	r2, r3
 8008578:	460b      	mov	r3, r1
 800857a:	80fb      	strh	r3, [r7, #6]
 800857c:	4613      	mov	r3, r2
 800857e:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8008580:	88bb      	ldrh	r3, [r7, #4]
 8008582:	3301      	adds	r3, #1
 8008584:	085b      	lsrs	r3, r3, #1
 8008586:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800858c:	68bb      	ldr	r3, [r7, #8]
 800858e:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8008590:	88fb      	ldrh	r3, [r7, #6]
 8008592:	005a      	lsls	r2, r3, #1
 8008594:	697b      	ldr	r3, [r7, #20]
 8008596:	4413      	add	r3, r2
 8008598:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800859c:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800859e:	69bb      	ldr	r3, [r7, #24]
 80085a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80085a2:	e01f      	b.n	80085e4 <USB_WritePMA+0x7a>
  {
    WrVal = pBuf[0];
 80085a4:	69fb      	ldr	r3, [r7, #28]
 80085a6:	781b      	ldrb	r3, [r3, #0]
 80085a8:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 80085aa:	69fb      	ldr	r3, [r7, #28]
 80085ac:	3301      	adds	r3, #1
 80085ae:	781b      	ldrb	r3, [r3, #0]
 80085b0:	b21b      	sxth	r3, r3
 80085b2:	021b      	lsls	r3, r3, #8
 80085b4:	b21a      	sxth	r2, r3
 80085b6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80085ba:	4313      	orrs	r3, r2
 80085bc:	b21b      	sxth	r3, r3
 80085be:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 80085c0:	6a3b      	ldr	r3, [r7, #32]
 80085c2:	8a7a      	ldrh	r2, [r7, #18]
 80085c4:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 80085c6:	6a3b      	ldr	r3, [r7, #32]
 80085c8:	3302      	adds	r3, #2
 80085ca:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
 80085cc:	6a3b      	ldr	r3, [r7, #32]
 80085ce:	3302      	adds	r3, #2
 80085d0:	623b      	str	r3, [r7, #32]
#endif /* PMA_ACCESS */

    pBuf++;
 80085d2:	69fb      	ldr	r3, [r7, #28]
 80085d4:	3301      	adds	r3, #1
 80085d6:	61fb      	str	r3, [r7, #28]
    pBuf++;
 80085d8:	69fb      	ldr	r3, [r7, #28]
 80085da:	3301      	adds	r3, #1
 80085dc:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 80085de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085e0:	3b01      	subs	r3, #1
 80085e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80085e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d1dc      	bne.n	80085a4 <USB_WritePMA+0x3a>
  }
}
 80085ea:	bf00      	nop
 80085ec:	bf00      	nop
 80085ee:	372c      	adds	r7, #44	@ 0x2c
 80085f0:	46bd      	mov	sp, r7
 80085f2:	bc80      	pop	{r7}
 80085f4:	4770      	bx	lr

080085f6 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80085f6:	b480      	push	{r7}
 80085f8:	b08b      	sub	sp, #44	@ 0x2c
 80085fa:	af00      	add	r7, sp, #0
 80085fc:	60f8      	str	r0, [r7, #12]
 80085fe:	60b9      	str	r1, [r7, #8]
 8008600:	4611      	mov	r1, r2
 8008602:	461a      	mov	r2, r3
 8008604:	460b      	mov	r3, r1
 8008606:	80fb      	strh	r3, [r7, #6]
 8008608:	4613      	mov	r3, r2
 800860a:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800860c:	88bb      	ldrh	r3, [r7, #4]
 800860e:	085b      	lsrs	r3, r3, #1
 8008610:	b29b      	uxth	r3, r3
 8008612:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8008618:	68bb      	ldr	r3, [r7, #8]
 800861a:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800861c:	88fb      	ldrh	r3, [r7, #6]
 800861e:	005a      	lsls	r2, r3, #1
 8008620:	697b      	ldr	r3, [r7, #20]
 8008622:	4413      	add	r3, r2
 8008624:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008628:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800862a:	69bb      	ldr	r3, [r7, #24]
 800862c:	627b      	str	r3, [r7, #36]	@ 0x24
 800862e:	e01b      	b.n	8008668 <USB_ReadPMA+0x72>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 8008630:	6a3b      	ldr	r3, [r7, #32]
 8008632:	881b      	ldrh	r3, [r3, #0]
 8008634:	b29b      	uxth	r3, r3
 8008636:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8008638:	6a3b      	ldr	r3, [r7, #32]
 800863a:	3302      	adds	r3, #2
 800863c:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800863e:	693b      	ldr	r3, [r7, #16]
 8008640:	b2da      	uxtb	r2, r3
 8008642:	69fb      	ldr	r3, [r7, #28]
 8008644:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8008646:	69fb      	ldr	r3, [r7, #28]
 8008648:	3301      	adds	r3, #1
 800864a:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800864c:	693b      	ldr	r3, [r7, #16]
 800864e:	0a1b      	lsrs	r3, r3, #8
 8008650:	b2da      	uxtb	r2, r3
 8008652:	69fb      	ldr	r3, [r7, #28]
 8008654:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8008656:	69fb      	ldr	r3, [r7, #28]
 8008658:	3301      	adds	r3, #1
 800865a:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 800865c:	6a3b      	ldr	r3, [r7, #32]
 800865e:	3302      	adds	r3, #2
 8008660:	623b      	str	r3, [r7, #32]
  for (count = n; count != 0U; count--)
 8008662:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008664:	3b01      	subs	r3, #1
 8008666:	627b      	str	r3, [r7, #36]	@ 0x24
 8008668:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800866a:	2b00      	cmp	r3, #0
 800866c:	d1e0      	bne.n	8008630 <USB_ReadPMA+0x3a>
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800866e:	88bb      	ldrh	r3, [r7, #4]
 8008670:	f003 0301 	and.w	r3, r3, #1
 8008674:	b29b      	uxth	r3, r3
 8008676:	2b00      	cmp	r3, #0
 8008678:	d007      	beq.n	800868a <USB_ReadPMA+0x94>
  {
    RdVal = *pdwVal;
 800867a:	6a3b      	ldr	r3, [r7, #32]
 800867c:	881b      	ldrh	r3, [r3, #0]
 800867e:	b29b      	uxth	r3, r3
 8008680:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8008682:	693b      	ldr	r3, [r7, #16]
 8008684:	b2da      	uxtb	r2, r3
 8008686:	69fb      	ldr	r3, [r7, #28]
 8008688:	701a      	strb	r2, [r3, #0]
  }
}
 800868a:	bf00      	nop
 800868c:	372c      	adds	r7, #44	@ 0x2c
 800868e:	46bd      	mov	sp, r7
 8008690:	bc80      	pop	{r7}
 8008692:	4770      	bx	lr

08008694 <USBD_CUSTOM_HID_Init>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_Init(USBD_HandleTypeDef *pdev,
                                     uint8_t cfgidx)
{
 8008694:	b580      	push	{r7, lr}
 8008696:	b084      	sub	sp, #16
 8008698:	af00      	add	r7, sp, #0
 800869a:	6078      	str	r0, [r7, #4]
 800869c:	460b      	mov	r3, r1
 800869e:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 80086a0:	2300      	movs	r3, #0
 80086a2:	73fb      	strb	r3, [r7, #15]
  USBD_CUSTOM_HID_HandleTypeDef     *hhid;

  /* Open EP IN */
  USBD_LL_OpenEP(pdev, CUSTOM_HID_EPIN_ADDR, USBD_EP_TYPE_INTR,
 80086a4:	2302      	movs	r3, #2
 80086a6:	2203      	movs	r2, #3
 80086a8:	2181      	movs	r1, #129	@ 0x81
 80086aa:	6878      	ldr	r0, [r7, #4]
 80086ac:	f001 fdc4 	bl	800a238 <USBD_LL_OpenEP>
                 CUSTOM_HID_EPIN_SIZE);

  pdev->ep_in[CUSTOM_HID_EPIN_ADDR & 0xFU].is_used = 1U;
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	2201      	movs	r2, #1
 80086b4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Open EP OUT */
  USBD_LL_OpenEP(pdev, CUSTOM_HID_EPOUT_ADDR, USBD_EP_TYPE_INTR,
 80086b6:	2302      	movs	r3, #2
 80086b8:	2203      	movs	r2, #3
 80086ba:	2101      	movs	r1, #1
 80086bc:	6878      	ldr	r0, [r7, #4]
 80086be:	f001 fdbb 	bl	800a238 <USBD_LL_OpenEP>
                 CUSTOM_HID_EPOUT_SIZE);

  pdev->ep_out[CUSTOM_HID_EPOUT_ADDR & 0xFU].is_used = 1U;
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	2201      	movs	r2, #1
 80086c6:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c

  pdev->pClassData = USBD_malloc(sizeof(USBD_CUSTOM_HID_HandleTypeDef));
 80086ca:	201c      	movs	r0, #28
 80086cc:	f001 fec7 	bl	800a45e <USBD_static_malloc>
 80086d0:	4602      	mov	r2, r0
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8

  if (pdev->pClassData == NULL)
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d102      	bne.n	80086e8 <USBD_CUSTOM_HID_Init+0x54>
  {
    ret = 1U;
 80086e2:	2301      	movs	r3, #1
 80086e4:	73fb      	strb	r3, [r7, #15]
 80086e6:	e011      	b.n	800870c <USBD_CUSTOM_HID_Init+0x78>
  }
  else
  {
    hhid = (USBD_CUSTOM_HID_HandleTypeDef *) pdev->pClassData;
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80086ee:	60bb      	str	r3, [r7, #8]

    hhid->state = CUSTOM_HID_IDLE;
 80086f0:	68bb      	ldr	r3, [r7, #8]
 80086f2:	2200      	movs	r2, #0
 80086f4:	761a      	strb	r2, [r3, #24]
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->Init();
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80086fc:	685b      	ldr	r3, [r3, #4]
 80086fe:	4798      	blx	r3

    /* Prepare Out endpoint to receive 1st packet */
    USBD_LL_PrepareReceive(pdev, CUSTOM_HID_EPOUT_ADDR, hhid->Report_buf,
 8008700:	68ba      	ldr	r2, [r7, #8]
 8008702:	2308      	movs	r3, #8
 8008704:	2101      	movs	r1, #1
 8008706:	6878      	ldr	r0, [r7, #4]
 8008708:	f001 fe86 	bl	800a418 <USBD_LL_PrepareReceive>
                           USBD_CUSTOMHID_OUTREPORT_BUF_SIZE);
  }

  return ret;
 800870c:	7bfb      	ldrb	r3, [r7, #15]
}
 800870e:	4618      	mov	r0, r3
 8008710:	3710      	adds	r7, #16
 8008712:	46bd      	mov	sp, r7
 8008714:	bd80      	pop	{r7, pc}

08008716 <USBD_CUSTOM_HID_DeInit>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_DeInit(USBD_HandleTypeDef *pdev,
                                       uint8_t cfgidx)
{
 8008716:	b580      	push	{r7, lr}
 8008718:	b082      	sub	sp, #8
 800871a:	af00      	add	r7, sp, #0
 800871c:	6078      	str	r0, [r7, #4]
 800871e:	460b      	mov	r3, r1
 8008720:	70fb      	strb	r3, [r7, #3]
  /* Close CUSTOM_HID EP IN */
  USBD_LL_CloseEP(pdev, CUSTOM_HID_EPIN_ADDR);
 8008722:	2181      	movs	r1, #129	@ 0x81
 8008724:	6878      	ldr	r0, [r7, #4]
 8008726:	f001 fdad 	bl	800a284 <USBD_LL_CloseEP>
  pdev->ep_in[CUSTOM_HID_EPIN_ADDR & 0xFU].is_used = 0U;
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	2200      	movs	r2, #0
 800872e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Close CUSTOM_HID EP OUT */
  USBD_LL_CloseEP(pdev, CUSTOM_HID_EPOUT_ADDR);
 8008730:	2101      	movs	r1, #1
 8008732:	6878      	ldr	r0, [r7, #4]
 8008734:	f001 fda6 	bl	800a284 <USBD_LL_CloseEP>
  pdev->ep_out[CUSTOM_HID_EPOUT_ADDR & 0xFU].is_used = 0U;
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	2200      	movs	r2, #0
 800873c:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c

  /* FRee allocated memory */
  if (pdev->pClassData != NULL)
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008746:	2b00      	cmp	r3, #0
 8008748:	d00e      	beq.n	8008768 <USBD_CUSTOM_HID_DeInit+0x52>
  {
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->DeInit();
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008750:	689b      	ldr	r3, [r3, #8]
 8008752:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800875a:	4618      	mov	r0, r3
 800875c:	f001 fe8c 	bl	800a478 <USBD_static_free>
    pdev->pClassData = NULL;
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	2200      	movs	r2, #0
 8008764:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  }
  return USBD_OK;
 8008768:	2300      	movs	r3, #0
}
 800876a:	4618      	mov	r0, r3
 800876c:	3708      	adds	r7, #8
 800876e:	46bd      	mov	sp, r7
 8008770:	bd80      	pop	{r7, pc}
	...

08008774 <USBD_CUSTOM_HID_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_Setup(USBD_HandleTypeDef *pdev,
                                      USBD_SetupReqTypedef *req)
{
 8008774:	b580      	push	{r7, lr}
 8008776:	b088      	sub	sp, #32
 8008778:	af00      	add	r7, sp, #0
 800877a:	6078      	str	r0, [r7, #4]
 800877c:	6039      	str	r1, [r7, #0]
  USBD_CUSTOM_HID_HandleTypeDef *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData;
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008784:	613b      	str	r3, [r7, #16]
  uint16_t len = 0U;
 8008786:	2300      	movs	r3, #0
 8008788:	83fb      	strh	r3, [r7, #30]
  uint8_t  *pbuf = NULL;
 800878a:	2300      	movs	r3, #0
 800878c:	61bb      	str	r3, [r7, #24]
  uint16_t status_info = 0U;
 800878e:	2300      	movs	r3, #0
 8008790:	81fb      	strh	r3, [r7, #14]
  uint8_t ret = USBD_OK;
 8008792:	2300      	movs	r3, #0
 8008794:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008796:	683b      	ldr	r3, [r7, #0]
 8008798:	781b      	ldrb	r3, [r3, #0]
 800879a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d051      	beq.n	8008846 <USBD_CUSTOM_HID_Setup+0xd2>
 80087a2:	2b20      	cmp	r3, #32
 80087a4:	f040 80db 	bne.w	800895e <USBD_CUSTOM_HID_Setup+0x1ea>
  {
    case USB_REQ_TYPE_CLASS :
      switch (req->bRequest)
 80087a8:	683b      	ldr	r3, [r7, #0]
 80087aa:	785b      	ldrb	r3, [r3, #1]
 80087ac:	3b02      	subs	r3, #2
 80087ae:	2b09      	cmp	r3, #9
 80087b0:	d841      	bhi.n	8008836 <USBD_CUSTOM_HID_Setup+0xc2>
 80087b2:	a201      	add	r2, pc, #4	@ (adr r2, 80087b8 <USBD_CUSTOM_HID_Setup+0x44>)
 80087b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087b8:	08008811 	.word	0x08008811
 80087bc:	080087ef 	.word	0x080087ef
 80087c0:	08008837 	.word	0x08008837
 80087c4:	08008837 	.word	0x08008837
 80087c8:	08008837 	.word	0x08008837
 80087cc:	08008837 	.word	0x08008837
 80087d0:	08008837 	.word	0x08008837
 80087d4:	08008821 	.word	0x08008821
 80087d8:	080087ff 	.word	0x080087ff
 80087dc:	080087e1 	.word	0x080087e1
      {
        case CUSTOM_HID_REQ_SET_PROTOCOL:
          hhid->Protocol = (uint8_t)(req->wValue);
 80087e0:	683b      	ldr	r3, [r7, #0]
 80087e2:	885b      	ldrh	r3, [r3, #2]
 80087e4:	b2db      	uxtb	r3, r3
 80087e6:	461a      	mov	r2, r3
 80087e8:	693b      	ldr	r3, [r7, #16]
 80087ea:	609a      	str	r2, [r3, #8]
          break;
 80087ec:	e02a      	b.n	8008844 <USBD_CUSTOM_HID_Setup+0xd0>

        case CUSTOM_HID_REQ_GET_PROTOCOL:
          USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->Protocol, 1U);
 80087ee:	693b      	ldr	r3, [r7, #16]
 80087f0:	3308      	adds	r3, #8
 80087f2:	2201      	movs	r2, #1
 80087f4:	4619      	mov	r1, r3
 80087f6:	6878      	ldr	r0, [r7, #4]
 80087f8:	f001 f9bb 	bl	8009b72 <USBD_CtlSendData>
          break;
 80087fc:	e022      	b.n	8008844 <USBD_CUSTOM_HID_Setup+0xd0>

        case CUSTOM_HID_REQ_SET_IDLE:
          hhid->IdleState = (uint8_t)(req->wValue >> 8);
 80087fe:	683b      	ldr	r3, [r7, #0]
 8008800:	885b      	ldrh	r3, [r3, #2]
 8008802:	0a1b      	lsrs	r3, r3, #8
 8008804:	b29b      	uxth	r3, r3
 8008806:	b2db      	uxtb	r3, r3
 8008808:	461a      	mov	r2, r3
 800880a:	693b      	ldr	r3, [r7, #16]
 800880c:	60da      	str	r2, [r3, #12]
          break;
 800880e:	e019      	b.n	8008844 <USBD_CUSTOM_HID_Setup+0xd0>

        case CUSTOM_HID_REQ_GET_IDLE:
          USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->IdleState, 1U);
 8008810:	693b      	ldr	r3, [r7, #16]
 8008812:	330c      	adds	r3, #12
 8008814:	2201      	movs	r2, #1
 8008816:	4619      	mov	r1, r3
 8008818:	6878      	ldr	r0, [r7, #4]
 800881a:	f001 f9aa 	bl	8009b72 <USBD_CtlSendData>
          break;
 800881e:	e011      	b.n	8008844 <USBD_CUSTOM_HID_Setup+0xd0>

        case CUSTOM_HID_REQ_SET_REPORT:
          hhid->IsReportAvailable = 1U;
 8008820:	693b      	ldr	r3, [r7, #16]
 8008822:	2201      	movs	r2, #1
 8008824:	615a      	str	r2, [r3, #20]
          USBD_CtlPrepareRx(pdev, hhid->Report_buf, req->wLength);
 8008826:	6939      	ldr	r1, [r7, #16]
 8008828:	683b      	ldr	r3, [r7, #0]
 800882a:	88db      	ldrh	r3, [r3, #6]
 800882c:	461a      	mov	r2, r3
 800882e:	6878      	ldr	r0, [r7, #4]
 8008830:	f001 f9cd 	bl	8009bce <USBD_CtlPrepareRx>
          break;
 8008834:	e006      	b.n	8008844 <USBD_CUSTOM_HID_Setup+0xd0>

        default:
          USBD_CtlError(pdev, req);
 8008836:	6839      	ldr	r1, [r7, #0]
 8008838:	6878      	ldr	r0, [r7, #4]
 800883a:	f001 f930 	bl	8009a9e <USBD_CtlError>
          ret = USBD_FAIL;
 800883e:	2302      	movs	r3, #2
 8008840:	75fb      	strb	r3, [r7, #23]
          break;
 8008842:	bf00      	nop
      }
      break;
 8008844:	e092      	b.n	800896c <USBD_CUSTOM_HID_Setup+0x1f8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008846:	683b      	ldr	r3, [r7, #0]
 8008848:	785b      	ldrb	r3, [r3, #1]
 800884a:	2b0b      	cmp	r3, #11
 800884c:	d87f      	bhi.n	800894e <USBD_CUSTOM_HID_Setup+0x1da>
 800884e:	a201      	add	r2, pc, #4	@ (adr r2, 8008854 <USBD_CUSTOM_HID_Setup+0xe0>)
 8008850:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008854:	08008885 	.word	0x08008885
 8008858:	0800894f 	.word	0x0800894f
 800885c:	0800894f 	.word	0x0800894f
 8008860:	0800894f 	.word	0x0800894f
 8008864:	0800894f 	.word	0x0800894f
 8008868:	0800894f 	.word	0x0800894f
 800886c:	080088ad 	.word	0x080088ad
 8008870:	0800894f 	.word	0x0800894f
 8008874:	0800894f 	.word	0x0800894f
 8008878:	0800894f 	.word	0x0800894f
 800887c:	08008901 	.word	0x08008901
 8008880:	08008929 	.word	0x08008929
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800888a:	2b03      	cmp	r3, #3
 800888c:	d107      	bne.n	800889e <USBD_CUSTOM_HID_Setup+0x12a>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 800888e:	f107 030e 	add.w	r3, r7, #14
 8008892:	2202      	movs	r2, #2
 8008894:	4619      	mov	r1, r3
 8008896:	6878      	ldr	r0, [r7, #4]
 8008898:	f001 f96b 	bl	8009b72 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800889c:	e05e      	b.n	800895c <USBD_CUSTOM_HID_Setup+0x1e8>
            USBD_CtlError(pdev, req);
 800889e:	6839      	ldr	r1, [r7, #0]
 80088a0:	6878      	ldr	r0, [r7, #4]
 80088a2:	f001 f8fc 	bl	8009a9e <USBD_CtlError>
            ret = USBD_FAIL;
 80088a6:	2302      	movs	r3, #2
 80088a8:	75fb      	strb	r3, [r7, #23]
          break;
 80088aa:	e057      	b.n	800895c <USBD_CUSTOM_HID_Setup+0x1e8>

        case USB_REQ_GET_DESCRIPTOR:
          if (req->wValue >> 8 == CUSTOM_HID_REPORT_DESC)
 80088ac:	683b      	ldr	r3, [r7, #0]
 80088ae:	885b      	ldrh	r3, [r3, #2]
 80088b0:	0a1b      	lsrs	r3, r3, #8
 80088b2:	b29b      	uxth	r3, r3
 80088b4:	2b22      	cmp	r3, #34	@ 0x22
 80088b6:	d10b      	bne.n	80088d0 <USBD_CUSTOM_HID_Setup+0x15c>
          {
            len = MIN(USBD_CUSTOM_HID_REPORT_DESC_SIZE, req->wLength);
 80088b8:	683b      	ldr	r3, [r7, #0]
 80088ba:	88db      	ldrh	r3, [r3, #6]
 80088bc:	2b49      	cmp	r3, #73	@ 0x49
 80088be:	bf28      	it	cs
 80088c0:	2349      	movcs	r3, #73	@ 0x49
 80088c2:	83fb      	strh	r3, [r7, #30]
            pbuf = ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->pReport;
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	61bb      	str	r3, [r7, #24]
 80088ce:	e010      	b.n	80088f2 <USBD_CUSTOM_HID_Setup+0x17e>
          }
          else
          {
            if (req->wValue >> 8 == CUSTOM_HID_DESCRIPTOR_TYPE)
 80088d0:	683b      	ldr	r3, [r7, #0]
 80088d2:	885b      	ldrh	r3, [r3, #2]
 80088d4:	0a1b      	lsrs	r3, r3, #8
 80088d6:	b29b      	uxth	r3, r3
 80088d8:	2b21      	cmp	r3, #33	@ 0x21
 80088da:	d10a      	bne.n	80088f2 <USBD_CUSTOM_HID_Setup+0x17e>
            {
              pbuf = USBD_CUSTOM_HID_Desc;
 80088dc:	f240 03c8 	movw	r3, #200	@ 0xc8
 80088e0:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 80088e4:	61bb      	str	r3, [r7, #24]
              len = MIN(USB_CUSTOM_HID_DESC_SIZ, req->wLength);
 80088e6:	683b      	ldr	r3, [r7, #0]
 80088e8:	88db      	ldrh	r3, [r3, #6]
 80088ea:	2b09      	cmp	r3, #9
 80088ec:	bf28      	it	cs
 80088ee:	2309      	movcs	r3, #9
 80088f0:	83fb      	strh	r3, [r7, #30]
            }
          }

          USBD_CtlSendData(pdev, pbuf, len);
 80088f2:	8bfb      	ldrh	r3, [r7, #30]
 80088f4:	461a      	mov	r2, r3
 80088f6:	69b9      	ldr	r1, [r7, #24]
 80088f8:	6878      	ldr	r0, [r7, #4]
 80088fa:	f001 f93a 	bl	8009b72 <USBD_CtlSendData>
          break;
 80088fe:	e02d      	b.n	800895c <USBD_CUSTOM_HID_Setup+0x1e8>

        case USB_REQ_GET_INTERFACE :
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008906:	2b03      	cmp	r3, #3
 8008908:	d107      	bne.n	800891a <USBD_CUSTOM_HID_Setup+0x1a6>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->AltSetting, 1U);
 800890a:	693b      	ldr	r3, [r7, #16]
 800890c:	3310      	adds	r3, #16
 800890e:	2201      	movs	r2, #1
 8008910:	4619      	mov	r1, r3
 8008912:	6878      	ldr	r0, [r7, #4]
 8008914:	f001 f92d 	bl	8009b72 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008918:	e020      	b.n	800895c <USBD_CUSTOM_HID_Setup+0x1e8>
            USBD_CtlError(pdev, req);
 800891a:	6839      	ldr	r1, [r7, #0]
 800891c:	6878      	ldr	r0, [r7, #4]
 800891e:	f001 f8be 	bl	8009a9e <USBD_CtlError>
            ret = USBD_FAIL;
 8008922:	2302      	movs	r3, #2
 8008924:	75fb      	strb	r3, [r7, #23]
          break;
 8008926:	e019      	b.n	800895c <USBD_CUSTOM_HID_Setup+0x1e8>

        case USB_REQ_SET_INTERFACE :
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800892e:	2b03      	cmp	r3, #3
 8008930:	d106      	bne.n	8008940 <USBD_CUSTOM_HID_Setup+0x1cc>
          {
            hhid->AltSetting = (uint8_t)(req->wValue);
 8008932:	683b      	ldr	r3, [r7, #0]
 8008934:	885b      	ldrh	r3, [r3, #2]
 8008936:	b2db      	uxtb	r3, r3
 8008938:	461a      	mov	r2, r3
 800893a:	693b      	ldr	r3, [r7, #16]
 800893c:	611a      	str	r2, [r3, #16]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800893e:	e00d      	b.n	800895c <USBD_CUSTOM_HID_Setup+0x1e8>
            USBD_CtlError(pdev, req);
 8008940:	6839      	ldr	r1, [r7, #0]
 8008942:	6878      	ldr	r0, [r7, #4]
 8008944:	f001 f8ab 	bl	8009a9e <USBD_CtlError>
            ret = USBD_FAIL;
 8008948:	2302      	movs	r3, #2
 800894a:	75fb      	strb	r3, [r7, #23]
          break;
 800894c:	e006      	b.n	800895c <USBD_CUSTOM_HID_Setup+0x1e8>

        default:
          USBD_CtlError(pdev, req);
 800894e:	6839      	ldr	r1, [r7, #0]
 8008950:	6878      	ldr	r0, [r7, #4]
 8008952:	f001 f8a4 	bl	8009a9e <USBD_CtlError>
          ret = USBD_FAIL;
 8008956:	2302      	movs	r3, #2
 8008958:	75fb      	strb	r3, [r7, #23]
          break;
 800895a:	bf00      	nop
      }
      break;
 800895c:	e006      	b.n	800896c <USBD_CUSTOM_HID_Setup+0x1f8>

    default:
      USBD_CtlError(pdev, req);
 800895e:	6839      	ldr	r1, [r7, #0]
 8008960:	6878      	ldr	r0, [r7, #4]
 8008962:	f001 f89c 	bl	8009a9e <USBD_CtlError>
      ret = USBD_FAIL;
 8008966:	2302      	movs	r3, #2
 8008968:	75fb      	strb	r3, [r7, #23]
      break;
 800896a:	bf00      	nop
  }
  return ret;
 800896c:	7dfb      	ldrb	r3, [r7, #23]
}
 800896e:	4618      	mov	r0, r3
 8008970:	3720      	adds	r7, #32
 8008972:	46bd      	mov	sp, r7
 8008974:	bd80      	pop	{r7, pc}
 8008976:	bf00      	nop

08008978 <USBD_CUSTOM_HID_SendReport>:
  * @retval status
  */
uint8_t USBD_CUSTOM_HID_SendReport(USBD_HandleTypeDef  *pdev,
                                   uint8_t *report,
                                   uint16_t len)
{
 8008978:	b580      	push	{r7, lr}
 800897a:	b086      	sub	sp, #24
 800897c:	af00      	add	r7, sp, #0
 800897e:	60f8      	str	r0, [r7, #12]
 8008980:	60b9      	str	r1, [r7, #8]
 8008982:	4613      	mov	r3, r2
 8008984:	80fb      	strh	r3, [r7, #6]
  USBD_CUSTOM_HID_HandleTypeDef     *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData;
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800898c:	617b      	str	r3, [r7, #20]

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008994:	2b03      	cmp	r3, #3
 8008996:	d10f      	bne.n	80089b8 <USBD_CUSTOM_HID_SendReport+0x40>
  {
    if (hhid->state == CUSTOM_HID_IDLE)
 8008998:	697b      	ldr	r3, [r7, #20]
 800899a:	7e1b      	ldrb	r3, [r3, #24]
 800899c:	2b00      	cmp	r3, #0
 800899e:	d109      	bne.n	80089b4 <USBD_CUSTOM_HID_SendReport+0x3c>
    {
      hhid->state = CUSTOM_HID_BUSY;
 80089a0:	697b      	ldr	r3, [r7, #20]
 80089a2:	2201      	movs	r2, #1
 80089a4:	761a      	strb	r2, [r3, #24]
      USBD_LL_Transmit(pdev, CUSTOM_HID_EPIN_ADDR, report, len);
 80089a6:	88fb      	ldrh	r3, [r7, #6]
 80089a8:	68ba      	ldr	r2, [r7, #8]
 80089aa:	2181      	movs	r1, #129	@ 0x81
 80089ac:	68f8      	ldr	r0, [r7, #12]
 80089ae:	f001 fd10 	bl	800a3d2 <USBD_LL_Transmit>
 80089b2:	e001      	b.n	80089b8 <USBD_CUSTOM_HID_SendReport+0x40>
    }
    else
    {
      return USBD_BUSY;
 80089b4:	2301      	movs	r3, #1
 80089b6:	e000      	b.n	80089ba <USBD_CUSTOM_HID_SendReport+0x42>
    }
  }
  return USBD_OK;
 80089b8:	2300      	movs	r3, #0
}
 80089ba:	4618      	mov	r0, r3
 80089bc:	3718      	adds	r7, #24
 80089be:	46bd      	mov	sp, r7
 80089c0:	bd80      	pop	{r7, pc}

080089c2 <USBD_CUSTOM_HID_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CUSTOM_HID_GetFSCfgDesc(uint16_t *length)
{
 80089c2:	b480      	push	{r7}
 80089c4:	b083      	sub	sp, #12
 80089c6:	af00      	add	r7, sp, #0
 80089c8:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CUSTOM_HID_CfgFSDesc);
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	2229      	movs	r2, #41	@ 0x29
 80089ce:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_CfgFSDesc;
 80089d0:	f240 0344 	movw	r3, #68	@ 0x44
 80089d4:	f2c2 0300 	movt	r3, #8192	@ 0x2000
}
 80089d8:	4618      	mov	r0, r3
 80089da:	370c      	adds	r7, #12
 80089dc:	46bd      	mov	sp, r7
 80089de:	bc80      	pop	{r7}
 80089e0:	4770      	bx	lr

080089e2 <USBD_CUSTOM_HID_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CUSTOM_HID_GetHSCfgDesc(uint16_t *length)
{
 80089e2:	b480      	push	{r7}
 80089e4:	b083      	sub	sp, #12
 80089e6:	af00      	add	r7, sp, #0
 80089e8:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CUSTOM_HID_CfgHSDesc);
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	2229      	movs	r2, #41	@ 0x29
 80089ee:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_CfgHSDesc;
 80089f0:	f240 0370 	movw	r3, #112	@ 0x70
 80089f4:	f2c2 0300 	movt	r3, #8192	@ 0x2000
}
 80089f8:	4618      	mov	r0, r3
 80089fa:	370c      	adds	r7, #12
 80089fc:	46bd      	mov	sp, r7
 80089fe:	bc80      	pop	{r7}
 8008a00:	4770      	bx	lr

08008a02 <USBD_CUSTOM_HID_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CUSTOM_HID_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8008a02:	b480      	push	{r7}
 8008a04:	b083      	sub	sp, #12
 8008a06:	af00      	add	r7, sp, #0
 8008a08:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CUSTOM_HID_OtherSpeedCfgDesc);
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	2229      	movs	r2, #41	@ 0x29
 8008a0e:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_OtherSpeedCfgDesc;
 8008a10:	f240 039c 	movw	r3, #156	@ 0x9c
 8008a14:	f2c2 0300 	movt	r3, #8192	@ 0x2000
}
 8008a18:	4618      	mov	r0, r3
 8008a1a:	370c      	adds	r7, #12
 8008a1c:	46bd      	mov	sp, r7
 8008a1e:	bc80      	pop	{r7}
 8008a20:	4770      	bx	lr

08008a22 <USBD_CUSTOM_HID_DataIn>:
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_DataIn(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum)
{
 8008a22:	b480      	push	{r7}
 8008a24:	b083      	sub	sp, #12
 8008a26:	af00      	add	r7, sp, #0
 8008a28:	6078      	str	r0, [r7, #4]
 8008a2a:	460b      	mov	r3, r1
 8008a2c:	70fb      	strb	r3, [r7, #3]
  /* Ensure that the FIFO is empty before a new transfer, this condition could
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData)->state = CUSTOM_HID_IDLE;
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008a34:	2200      	movs	r2, #0
 8008a36:	761a      	strb	r2, [r3, #24]

  return USBD_OK;
 8008a38:	2300      	movs	r3, #0
}
 8008a3a:	4618      	mov	r0, r3
 8008a3c:	370c      	adds	r7, #12
 8008a3e:	46bd      	mov	sp, r7
 8008a40:	bc80      	pop	{r7}
 8008a42:	4770      	bx	lr

08008a44 <USBD_CUSTOM_HID_DataOut>:
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_DataOut(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum)
{
 8008a44:	b580      	push	{r7, lr}
 8008a46:	b084      	sub	sp, #16
 8008a48:	af00      	add	r7, sp, #0
 8008a4a:	6078      	str	r0, [r7, #4]
 8008a4c:	460b      	mov	r3, r1
 8008a4e:	70fb      	strb	r3, [r7, #3]

  USBD_CUSTOM_HID_HandleTypeDef     *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData;
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008a56:	60fb      	str	r3, [r7, #12]

  ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->OutEvent(hhid->Report_buf[0],
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008a5e:	68db      	ldr	r3, [r3, #12]
 8008a60:	68fa      	ldr	r2, [r7, #12]
 8008a62:	7810      	ldrb	r0, [r2, #0]
 8008a64:	68fa      	ldr	r2, [r7, #12]
 8008a66:	7852      	ldrb	r2, [r2, #1]
 8008a68:	4611      	mov	r1, r2
 8008a6a:	4798      	blx	r3
                                                            hhid->Report_buf[1]);

  USBD_LL_PrepareReceive(pdev, CUSTOM_HID_EPOUT_ADDR, hhid->Report_buf,
 8008a6c:	68fa      	ldr	r2, [r7, #12]
 8008a6e:	2308      	movs	r3, #8
 8008a70:	2101      	movs	r1, #1
 8008a72:	6878      	ldr	r0, [r7, #4]
 8008a74:	f001 fcd0 	bl	800a418 <USBD_LL_PrepareReceive>
                         USBD_CUSTOMHID_OUTREPORT_BUF_SIZE);

  return USBD_OK;
 8008a78:	2300      	movs	r3, #0
}
 8008a7a:	4618      	mov	r0, r3
 8008a7c:	3710      	adds	r7, #16
 8008a7e:	46bd      	mov	sp, r7
 8008a80:	bd80      	pop	{r7, pc}

08008a82 <USBD_CUSTOM_HID_EP0_RxReady>:
  *         Handles control request data.
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8008a82:	b580      	push	{r7, lr}
 8008a84:	b084      	sub	sp, #16
 8008a86:	af00      	add	r7, sp, #0
 8008a88:	6078      	str	r0, [r7, #4]
  USBD_CUSTOM_HID_HandleTypeDef     *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData;
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008a90:	60fb      	str	r3, [r7, #12]

  if (hhid->IsReportAvailable == 1U)
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	695b      	ldr	r3, [r3, #20]
 8008a96:	2b01      	cmp	r3, #1
 8008a98:	d10c      	bne.n	8008ab4 <USBD_CUSTOM_HID_EP0_RxReady+0x32>
  {
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->OutEvent(hhid->Report_buf[0],
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008aa0:	68db      	ldr	r3, [r3, #12]
 8008aa2:	68fa      	ldr	r2, [r7, #12]
 8008aa4:	7810      	ldrb	r0, [r2, #0]
 8008aa6:	68fa      	ldr	r2, [r7, #12]
 8008aa8:	7852      	ldrb	r2, [r2, #1]
 8008aaa:	4611      	mov	r1, r2
 8008aac:	4798      	blx	r3
                                                              hhid->Report_buf[1]);
    hhid->IsReportAvailable = 0U;
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	2200      	movs	r2, #0
 8008ab2:	615a      	str	r2, [r3, #20]
  }

  return USBD_OK;
 8008ab4:	2300      	movs	r3, #0
}
 8008ab6:	4618      	mov	r0, r3
 8008ab8:	3710      	adds	r7, #16
 8008aba:	46bd      	mov	sp, r7
 8008abc:	bd80      	pop	{r7, pc}

08008abe <USBD_CUSTOM_HID_GetDeviceQualifierDesc>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
static uint8_t  *USBD_CUSTOM_HID_GetDeviceQualifierDesc(uint16_t *length)
{
 8008abe:	b480      	push	{r7}
 8008ac0:	b083      	sub	sp, #12
 8008ac2:	af00      	add	r7, sp, #0
 8008ac4:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CUSTOM_HID_DeviceQualifierDesc);
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	220a      	movs	r2, #10
 8008aca:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_DeviceQualifierDesc;
 8008acc:	f240 03d4 	movw	r3, #212	@ 0xd4
 8008ad0:	f2c2 0300 	movt	r3, #8192	@ 0x2000
}
 8008ad4:	4618      	mov	r0, r3
 8008ad6:	370c      	adds	r7, #12
 8008ad8:	46bd      	mov	sp, r7
 8008ada:	bc80      	pop	{r7}
 8008adc:	4770      	bx	lr

08008ade <USBD_CUSTOM_HID_RegisterInterface>:
  * @param  fops: CUSTOMHID Interface callback
  * @retval status
  */
uint8_t  USBD_CUSTOM_HID_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                           USBD_CUSTOM_HID_ItfTypeDef *fops)
{
 8008ade:	b480      	push	{r7}
 8008ae0:	b085      	sub	sp, #20
 8008ae2:	af00      	add	r7, sp, #0
 8008ae4:	6078      	str	r0, [r7, #4]
 8008ae6:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8008ae8:	2302      	movs	r3, #2
 8008aea:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 8008aec:	683b      	ldr	r3, [r7, #0]
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d005      	beq.n	8008afe <USBD_CUSTOM_HID_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	683a      	ldr	r2, [r7, #0]
 8008af6:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    ret = USBD_OK;
 8008afa:	2300      	movs	r3, #0
 8008afc:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8008afe:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b00:	4618      	mov	r0, r3
 8008b02:	3714      	adds	r7, #20
 8008b04:	46bd      	mov	sp, r7
 8008b06:	bc80      	pop	{r7}
 8008b08:	4770      	bx	lr

08008b0a <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8008b0a:	b580      	push	{r7, lr}
 8008b0c:	b084      	sub	sp, #16
 8008b0e:	af00      	add	r7, sp, #0
 8008b10:	60f8      	str	r0, [r7, #12]
 8008b12:	60b9      	str	r1, [r7, #8]
 8008b14:	4613      	mov	r3, r2
 8008b16:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	d101      	bne.n	8008b22 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8008b1e:	2302      	movs	r3, #2
 8008b20:	e01a      	b.n	8008b58 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d003      	beq.n	8008b34 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	2200      	movs	r2, #0
 8008b30:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8008b34:	68bb      	ldr	r3, [r7, #8]
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d003      	beq.n	8008b42 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	68ba      	ldr	r2, [r7, #8]
 8008b3e:	f8c3 22b0 	str.w	r2, [r3, #688]	@ 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	2201      	movs	r2, #1
 8008b46:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8008b4a:	68fb      	ldr	r3, [r7, #12]
 8008b4c:	79fa      	ldrb	r2, [r7, #7]
 8008b4e:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8008b50:	68f8      	ldr	r0, [r7, #12]
 8008b52:	f001 faed 	bl	800a130 <USBD_LL_Init>

  return USBD_OK;
 8008b56:	2300      	movs	r3, #0
}
 8008b58:	4618      	mov	r0, r3
 8008b5a:	3710      	adds	r7, #16
 8008b5c:	46bd      	mov	sp, r7
 8008b5e:	bd80      	pop	{r7, pc}

08008b60 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8008b60:	b480      	push	{r7}
 8008b62:	b085      	sub	sp, #20
 8008b64:	af00      	add	r7, sp, #0
 8008b66:	6078      	str	r0, [r7, #4]
 8008b68:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8008b6a:	2300      	movs	r3, #0
 8008b6c:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8008b6e:	683b      	ldr	r3, [r7, #0]
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d006      	beq.n	8008b82 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	683a      	ldr	r2, [r7, #0]
 8008b78:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
    status = USBD_OK;
 8008b7c:	2300      	movs	r3, #0
 8008b7e:	73fb      	strb	r3, [r7, #15]
 8008b80:	e001      	b.n	8008b86 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8008b82:	2302      	movs	r3, #2
 8008b84:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008b86:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b88:	4618      	mov	r0, r3
 8008b8a:	3714      	adds	r7, #20
 8008b8c:	46bd      	mov	sp, r7
 8008b8e:	bc80      	pop	{r7}
 8008b90:	4770      	bx	lr

08008b92 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8008b92:	b580      	push	{r7, lr}
 8008b94:	b082      	sub	sp, #8
 8008b96:	af00      	add	r7, sp, #0
 8008b98:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8008b9a:	6878      	ldr	r0, [r7, #4]
 8008b9c:	f001 fb31 	bl	800a202 <USBD_LL_Start>

  return USBD_OK;
 8008ba0:	2300      	movs	r3, #0
}
 8008ba2:	4618      	mov	r0, r3
 8008ba4:	3708      	adds	r7, #8
 8008ba6:	46bd      	mov	sp, r7
 8008ba8:	bd80      	pop	{r7, pc}

08008baa <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8008baa:	b480      	push	{r7}
 8008bac:	b083      	sub	sp, #12
 8008bae:	af00      	add	r7, sp, #0
 8008bb0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008bb2:	2300      	movs	r3, #0
}
 8008bb4:	4618      	mov	r0, r3
 8008bb6:	370c      	adds	r7, #12
 8008bb8:	46bd      	mov	sp, r7
 8008bba:	bc80      	pop	{r7}
 8008bbc:	4770      	bx	lr

08008bbe <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8008bbe:	b580      	push	{r7, lr}
 8008bc0:	b084      	sub	sp, #16
 8008bc2:	af00      	add	r7, sp, #0
 8008bc4:	6078      	str	r0, [r7, #4]
 8008bc6:	460b      	mov	r3, r1
 8008bc8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8008bca:	2302      	movs	r3, #2
 8008bcc:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	d00c      	beq.n	8008bf2 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	78fa      	ldrb	r2, [r7, #3]
 8008be2:	4611      	mov	r1, r2
 8008be4:	6878      	ldr	r0, [r7, #4]
 8008be6:	4798      	blx	r3
 8008be8:	4603      	mov	r3, r0
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d101      	bne.n	8008bf2 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8008bee:	2300      	movs	r3, #0
 8008bf0:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8008bf2:	7bfb      	ldrb	r3, [r7, #15]
}
 8008bf4:	4618      	mov	r0, r3
 8008bf6:	3710      	adds	r7, #16
 8008bf8:	46bd      	mov	sp, r7
 8008bfa:	bd80      	pop	{r7, pc}

08008bfc <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8008bfc:	b580      	push	{r7, lr}
 8008bfe:	b082      	sub	sp, #8
 8008c00:	af00      	add	r7, sp, #0
 8008c02:	6078      	str	r0, [r7, #4]
 8008c04:	460b      	mov	r3, r1
 8008c06:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008c0e:	685b      	ldr	r3, [r3, #4]
 8008c10:	78fa      	ldrb	r2, [r7, #3]
 8008c12:	4611      	mov	r1, r2
 8008c14:	6878      	ldr	r0, [r7, #4]
 8008c16:	4798      	blx	r3

  return USBD_OK;
 8008c18:	2300      	movs	r3, #0
}
 8008c1a:	4618      	mov	r0, r3
 8008c1c:	3708      	adds	r7, #8
 8008c1e:	46bd      	mov	sp, r7
 8008c20:	bd80      	pop	{r7, pc}

08008c22 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008c22:	b580      	push	{r7, lr}
 8008c24:	b082      	sub	sp, #8
 8008c26:	af00      	add	r7, sp, #0
 8008c28:	6078      	str	r0, [r7, #4]
 8008c2a:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8008c32:	6839      	ldr	r1, [r7, #0]
 8008c34:	4618      	mov	r0, r3
 8008c36:	f000 fef9 	bl	8009a2c <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	2201      	movs	r2, #1
 8008c3e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8008c48:	461a      	mov	r2, r3
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8008c56:	f003 031f 	and.w	r3, r3, #31
 8008c5a:	2b02      	cmp	r3, #2
 8008c5c:	d016      	beq.n	8008c8c <USBD_LL_SetupStage+0x6a>
 8008c5e:	2b02      	cmp	r3, #2
 8008c60:	d81c      	bhi.n	8008c9c <USBD_LL_SetupStage+0x7a>
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d002      	beq.n	8008c6c <USBD_LL_SetupStage+0x4a>
 8008c66:	2b01      	cmp	r3, #1
 8008c68:	d008      	beq.n	8008c7c <USBD_LL_SetupStage+0x5a>
 8008c6a:	e017      	b.n	8008c9c <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8008c72:	4619      	mov	r1, r3
 8008c74:	6878      	ldr	r0, [r7, #4]
 8008c76:	f000 f9cb 	bl	8009010 <USBD_StdDevReq>
      break;
 8008c7a:	e01a      	b.n	8008cb2 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8008c82:	4619      	mov	r1, r3
 8008c84:	6878      	ldr	r0, [r7, #4]
 8008c86:	f000 fa2d 	bl	80090e4 <USBD_StdItfReq>
      break;
 8008c8a:	e012      	b.n	8008cb2 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8008c92:	4619      	mov	r1, r3
 8008c94:	6878      	ldr	r0, [r7, #4]
 8008c96:	f000 fa6d 	bl	8009174 <USBD_StdEPReq>
      break;
 8008c9a:	e00a      	b.n	8008cb2 <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8008ca2:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8008ca6:	b2db      	uxtb	r3, r3
 8008ca8:	4619      	mov	r1, r3
 8008caa:	6878      	ldr	r0, [r7, #4]
 8008cac:	f001 fb09 	bl	800a2c2 <USBD_LL_StallEP>
      break;
 8008cb0:	bf00      	nop
  }

  return USBD_OK;
 8008cb2:	2300      	movs	r3, #0
}
 8008cb4:	4618      	mov	r0, r3
 8008cb6:	3708      	adds	r7, #8
 8008cb8:	46bd      	mov	sp, r7
 8008cba:	bd80      	pop	{r7, pc}

08008cbc <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8008cbc:	b580      	push	{r7, lr}
 8008cbe:	b086      	sub	sp, #24
 8008cc0:	af00      	add	r7, sp, #0
 8008cc2:	60f8      	str	r0, [r7, #12]
 8008cc4:	460b      	mov	r3, r1
 8008cc6:	607a      	str	r2, [r7, #4]
 8008cc8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8008cca:	7afb      	ldrb	r3, [r7, #11]
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	d14b      	bne.n	8008d68 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8008cd6:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008cde:	2b03      	cmp	r3, #3
 8008ce0:	d134      	bne.n	8008d4c <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8008ce2:	697b      	ldr	r3, [r7, #20]
 8008ce4:	68da      	ldr	r2, [r3, #12]
 8008ce6:	697b      	ldr	r3, [r7, #20]
 8008ce8:	691b      	ldr	r3, [r3, #16]
 8008cea:	429a      	cmp	r2, r3
 8008cec:	d919      	bls.n	8008d22 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8008cee:	697b      	ldr	r3, [r7, #20]
 8008cf0:	68da      	ldr	r2, [r3, #12]
 8008cf2:	697b      	ldr	r3, [r7, #20]
 8008cf4:	691b      	ldr	r3, [r3, #16]
 8008cf6:	1ad2      	subs	r2, r2, r3
 8008cf8:	697b      	ldr	r3, [r7, #20]
 8008cfa:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8008cfc:	697b      	ldr	r3, [r7, #20]
 8008cfe:	68da      	ldr	r2, [r3, #12]
 8008d00:	697b      	ldr	r3, [r7, #20]
 8008d02:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8008d04:	429a      	cmp	r2, r3
 8008d06:	d203      	bcs.n	8008d10 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8008d08:	697b      	ldr	r3, [r7, #20]
 8008d0a:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8008d0c:	b29b      	uxth	r3, r3
 8008d0e:	e002      	b.n	8008d16 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8008d10:	697b      	ldr	r3, [r7, #20]
 8008d12:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8008d14:	b29b      	uxth	r3, r3
 8008d16:	461a      	mov	r2, r3
 8008d18:	6879      	ldr	r1, [r7, #4]
 8008d1a:	68f8      	ldr	r0, [r7, #12]
 8008d1c:	f000 ff75 	bl	8009c0a <USBD_CtlContinueRx>
 8008d20:	e038      	b.n	8008d94 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008d28:	691b      	ldr	r3, [r3, #16]
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	d00a      	beq.n	8008d44 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8008d34:	2b03      	cmp	r3, #3
 8008d36:	d105      	bne.n	8008d44 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008d3e:	691b      	ldr	r3, [r3, #16]
 8008d40:	68f8      	ldr	r0, [r7, #12]
 8008d42:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8008d44:	68f8      	ldr	r0, [r7, #12]
 8008d46:	f000 ff72 	bl	8009c2e <USBD_CtlSendStatus>
 8008d4a:	e023      	b.n	8008d94 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008d52:	2b05      	cmp	r3, #5
 8008d54:	d11e      	bne.n	8008d94 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	2200      	movs	r2, #0
 8008d5a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
        USBD_LL_StallEP(pdev, 0U);
 8008d5e:	2100      	movs	r1, #0
 8008d60:	68f8      	ldr	r0, [r7, #12]
 8008d62:	f001 faae 	bl	800a2c2 <USBD_LL_StallEP>
 8008d66:	e015      	b.n	8008d94 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008d6e:	699b      	ldr	r3, [r3, #24]
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	d00d      	beq.n	8008d90 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8008d7a:	2b03      	cmp	r3, #3
 8008d7c:	d108      	bne.n	8008d90 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8008d7e:	68fb      	ldr	r3, [r7, #12]
 8008d80:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008d84:	699b      	ldr	r3, [r3, #24]
 8008d86:	7afa      	ldrb	r2, [r7, #11]
 8008d88:	4611      	mov	r1, r2
 8008d8a:	68f8      	ldr	r0, [r7, #12]
 8008d8c:	4798      	blx	r3
 8008d8e:	e001      	b.n	8008d94 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8008d90:	2302      	movs	r3, #2
 8008d92:	e000      	b.n	8008d96 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8008d94:	2300      	movs	r3, #0
}
 8008d96:	4618      	mov	r0, r3
 8008d98:	3718      	adds	r7, #24
 8008d9a:	46bd      	mov	sp, r7
 8008d9c:	bd80      	pop	{r7, pc}

08008d9e <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8008d9e:	b580      	push	{r7, lr}
 8008da0:	b086      	sub	sp, #24
 8008da2:	af00      	add	r7, sp, #0
 8008da4:	60f8      	str	r0, [r7, #12]
 8008da6:	460b      	mov	r3, r1
 8008da8:	607a      	str	r2, [r7, #4]
 8008daa:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8008dac:	7afb      	ldrb	r3, [r7, #11]
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d17f      	bne.n	8008eb2 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	3314      	adds	r3, #20
 8008db6:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008dbe:	2b02      	cmp	r3, #2
 8008dc0:	d15c      	bne.n	8008e7c <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 8008dc2:	697b      	ldr	r3, [r7, #20]
 8008dc4:	68da      	ldr	r2, [r3, #12]
 8008dc6:	697b      	ldr	r3, [r7, #20]
 8008dc8:	691b      	ldr	r3, [r3, #16]
 8008dca:	429a      	cmp	r2, r3
 8008dcc:	d915      	bls.n	8008dfa <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8008dce:	697b      	ldr	r3, [r7, #20]
 8008dd0:	68da      	ldr	r2, [r3, #12]
 8008dd2:	697b      	ldr	r3, [r7, #20]
 8008dd4:	691b      	ldr	r3, [r3, #16]
 8008dd6:	1ad2      	subs	r2, r2, r3
 8008dd8:	697b      	ldr	r3, [r7, #20]
 8008dda:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8008ddc:	697b      	ldr	r3, [r7, #20]
 8008dde:	68db      	ldr	r3, [r3, #12]
 8008de0:	b29b      	uxth	r3, r3
 8008de2:	461a      	mov	r2, r3
 8008de4:	6879      	ldr	r1, [r7, #4]
 8008de6:	68f8      	ldr	r0, [r7, #12]
 8008de8:	f000 fedf 	bl	8009baa <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008dec:	2300      	movs	r3, #0
 8008dee:	2200      	movs	r2, #0
 8008df0:	2100      	movs	r1, #0
 8008df2:	68f8      	ldr	r0, [r7, #12]
 8008df4:	f001 fb10 	bl	800a418 <USBD_LL_PrepareReceive>
 8008df8:	e04e      	b.n	8008e98 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8008dfa:	697b      	ldr	r3, [r7, #20]
 8008dfc:	689b      	ldr	r3, [r3, #8]
 8008dfe:	697a      	ldr	r2, [r7, #20]
 8008e00:	6912      	ldr	r2, [r2, #16]
 8008e02:	fbb3 f1f2 	udiv	r1, r3, r2
 8008e06:	fb01 f202 	mul.w	r2, r1, r2
 8008e0a:	1a9b      	subs	r3, r3, r2
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	d11c      	bne.n	8008e4a <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8008e10:	697b      	ldr	r3, [r7, #20]
 8008e12:	689a      	ldr	r2, [r3, #8]
 8008e14:	697b      	ldr	r3, [r7, #20]
 8008e16:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8008e18:	429a      	cmp	r2, r3
 8008e1a:	d316      	bcc.n	8008e4a <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8008e1c:	697b      	ldr	r3, [r7, #20]
 8008e1e:	689a      	ldr	r2, [r3, #8]
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8008e26:	429a      	cmp	r2, r3
 8008e28:	d20f      	bcs.n	8008e4a <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8008e2a:	2200      	movs	r2, #0
 8008e2c:	2100      	movs	r1, #0
 8008e2e:	68f8      	ldr	r0, [r7, #12]
 8008e30:	f000 febb 	bl	8009baa <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	2200      	movs	r2, #0
 8008e38:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008e3c:	2300      	movs	r3, #0
 8008e3e:	2200      	movs	r2, #0
 8008e40:	2100      	movs	r1, #0
 8008e42:	68f8      	ldr	r0, [r7, #12]
 8008e44:	f001 fae8 	bl	800a418 <USBD_LL_PrepareReceive>
 8008e48:	e026      	b.n	8008e98 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008e50:	68db      	ldr	r3, [r3, #12]
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d00a      	beq.n	8008e6c <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8008e5c:	2b03      	cmp	r3, #3
 8008e5e:	d105      	bne.n	8008e6c <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008e66:	68db      	ldr	r3, [r3, #12]
 8008e68:	68f8      	ldr	r0, [r7, #12]
 8008e6a:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8008e6c:	2180      	movs	r1, #128	@ 0x80
 8008e6e:	68f8      	ldr	r0, [r7, #12]
 8008e70:	f001 fa27 	bl	800a2c2 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8008e74:	68f8      	ldr	r0, [r7, #12]
 8008e76:	f000 feed 	bl	8009c54 <USBD_CtlReceiveStatus>
 8008e7a:	e00d      	b.n	8008e98 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008e82:	2b04      	cmp	r3, #4
 8008e84:	d004      	beq.n	8008e90 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	d103      	bne.n	8008e98 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8008e90:	2180      	movs	r1, #128	@ 0x80
 8008e92:	68f8      	ldr	r0, [r7, #12]
 8008e94:	f001 fa15 	bl	800a2c2 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8008e9e:	2b01      	cmp	r3, #1
 8008ea0:	d11d      	bne.n	8008ede <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8008ea2:	68f8      	ldr	r0, [r7, #12]
 8008ea4:	f7ff fe81 	bl	8008baa <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	2200      	movs	r2, #0
 8008eac:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8008eb0:	e015      	b.n	8008ede <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008eb8:	695b      	ldr	r3, [r3, #20]
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d00d      	beq.n	8008eda <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8008ec4:	2b03      	cmp	r3, #3
 8008ec6:	d108      	bne.n	8008eda <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008ece:	695b      	ldr	r3, [r3, #20]
 8008ed0:	7afa      	ldrb	r2, [r7, #11]
 8008ed2:	4611      	mov	r1, r2
 8008ed4:	68f8      	ldr	r0, [r7, #12]
 8008ed6:	4798      	blx	r3
 8008ed8:	e001      	b.n	8008ede <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8008eda:	2302      	movs	r3, #2
 8008edc:	e000      	b.n	8008ee0 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8008ede:	2300      	movs	r3, #0
}
 8008ee0:	4618      	mov	r0, r3
 8008ee2:	3718      	adds	r7, #24
 8008ee4:	46bd      	mov	sp, r7
 8008ee6:	bd80      	pop	{r7, pc}

08008ee8 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8008ee8:	b580      	push	{r7, lr}
 8008eea:	b082      	sub	sp, #8
 8008eec:	af00      	add	r7, sp, #0
 8008eee:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008ef0:	2340      	movs	r3, #64	@ 0x40
 8008ef2:	2200      	movs	r2, #0
 8008ef4:	2100      	movs	r1, #0
 8008ef6:	6878      	ldr	r0, [r7, #4]
 8008ef8:	f001 f99e 	bl	800a238 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	2201      	movs	r2, #1
 8008f00:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	2240      	movs	r2, #64	@ 0x40
 8008f08:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008f0c:	2340      	movs	r3, #64	@ 0x40
 8008f0e:	2200      	movs	r2, #0
 8008f10:	2180      	movs	r1, #128	@ 0x80
 8008f12:	6878      	ldr	r0, [r7, #4]
 8008f14:	f001 f990 	bl	800a238 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	2201      	movs	r2, #1
 8008f1c:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	2240      	movs	r2, #64	@ 0x40
 8008f22:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	2201      	movs	r2, #1
 8008f28:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	2200      	movs	r2, #0
 8008f30:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	2200      	movs	r2, #0
 8008f38:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	2200      	movs	r2, #0
 8008f3e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClassData)
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	d009      	beq.n	8008f60 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008f52:	685b      	ldr	r3, [r3, #4]
 8008f54:	687a      	ldr	r2, [r7, #4]
 8008f56:	6852      	ldr	r2, [r2, #4]
 8008f58:	b2d2      	uxtb	r2, r2
 8008f5a:	4611      	mov	r1, r2
 8008f5c:	6878      	ldr	r0, [r7, #4]
 8008f5e:	4798      	blx	r3
  }

  return USBD_OK;
 8008f60:	2300      	movs	r3, #0
}
 8008f62:	4618      	mov	r0, r3
 8008f64:	3708      	adds	r7, #8
 8008f66:	46bd      	mov	sp, r7
 8008f68:	bd80      	pop	{r7, pc}

08008f6a <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8008f6a:	b480      	push	{r7}
 8008f6c:	b083      	sub	sp, #12
 8008f6e:	af00      	add	r7, sp, #0
 8008f70:	6078      	str	r0, [r7, #4]
 8008f72:	460b      	mov	r3, r1
 8008f74:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	78fa      	ldrb	r2, [r7, #3]
 8008f7a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8008f7c:	2300      	movs	r3, #0
}
 8008f7e:	4618      	mov	r0, r3
 8008f80:	370c      	adds	r7, #12
 8008f82:	46bd      	mov	sp, r7
 8008f84:	bc80      	pop	{r7}
 8008f86:	4770      	bx	lr

08008f88 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8008f88:	b480      	push	{r7}
 8008f8a:	b083      	sub	sp, #12
 8008f8c:	af00      	add	r7, sp, #0
 8008f8e:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	f893 229c 	ldrb.w	r2, [r3, #668]	@ 0x29c
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	2204      	movs	r2, #4
 8008fa0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8008fa4:	2300      	movs	r3, #0
}
 8008fa6:	4618      	mov	r0, r3
 8008fa8:	370c      	adds	r7, #12
 8008faa:	46bd      	mov	sp, r7
 8008fac:	bc80      	pop	{r7}
 8008fae:	4770      	bx	lr

08008fb0 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8008fb0:	b480      	push	{r7}
 8008fb2:	b083      	sub	sp, #12
 8008fb4:	af00      	add	r7, sp, #0
 8008fb6:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008fbe:	2b04      	cmp	r3, #4
 8008fc0:	d105      	bne.n	8008fce <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	f893 229d 	ldrb.w	r2, [r3, #669]	@ 0x29d
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8008fce:	2300      	movs	r3, #0
}
 8008fd0:	4618      	mov	r0, r3
 8008fd2:	370c      	adds	r7, #12
 8008fd4:	46bd      	mov	sp, r7
 8008fd6:	bc80      	pop	{r7}
 8008fd8:	4770      	bx	lr

08008fda <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8008fda:	b580      	push	{r7, lr}
 8008fdc:	b082      	sub	sp, #8
 8008fde:	af00      	add	r7, sp, #0
 8008fe0:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008fe8:	2b03      	cmp	r3, #3
 8008fea:	d10b      	bne.n	8009004 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008ff2:	69db      	ldr	r3, [r3, #28]
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	d005      	beq.n	8009004 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008ffe:	69db      	ldr	r3, [r3, #28]
 8009000:	6878      	ldr	r0, [r7, #4]
 8009002:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009004:	2300      	movs	r3, #0
}
 8009006:	4618      	mov	r0, r3
 8009008:	3708      	adds	r7, #8
 800900a:	46bd      	mov	sp, r7
 800900c:	bd80      	pop	{r7, pc}
	...

08009010 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8009010:	b580      	push	{r7, lr}
 8009012:	b084      	sub	sp, #16
 8009014:	af00      	add	r7, sp, #0
 8009016:	6078      	str	r0, [r7, #4]
 8009018:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800901a:	2300      	movs	r3, #0
 800901c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800901e:	683b      	ldr	r3, [r7, #0]
 8009020:	781b      	ldrb	r3, [r3, #0]
 8009022:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009026:	2b40      	cmp	r3, #64	@ 0x40
 8009028:	d005      	beq.n	8009036 <USBD_StdDevReq+0x26>
 800902a:	2b40      	cmp	r3, #64	@ 0x40
 800902c:	d84f      	bhi.n	80090ce <USBD_StdDevReq+0xbe>
 800902e:	2b00      	cmp	r3, #0
 8009030:	d009      	beq.n	8009046 <USBD_StdDevReq+0x36>
 8009032:	2b20      	cmp	r3, #32
 8009034:	d14b      	bne.n	80090ce <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800903c:	689b      	ldr	r3, [r3, #8]
 800903e:	6839      	ldr	r1, [r7, #0]
 8009040:	6878      	ldr	r0, [r7, #4]
 8009042:	4798      	blx	r3
      break;
 8009044:	e048      	b.n	80090d8 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009046:	683b      	ldr	r3, [r7, #0]
 8009048:	785b      	ldrb	r3, [r3, #1]
 800904a:	2b09      	cmp	r3, #9
 800904c:	d839      	bhi.n	80090c2 <USBD_StdDevReq+0xb2>
 800904e:	a201      	add	r2, pc, #4	@ (adr r2, 8009054 <USBD_StdDevReq+0x44>)
 8009050:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009054:	080090a5 	.word	0x080090a5
 8009058:	080090b9 	.word	0x080090b9
 800905c:	080090c3 	.word	0x080090c3
 8009060:	080090af 	.word	0x080090af
 8009064:	080090c3 	.word	0x080090c3
 8009068:	08009087 	.word	0x08009087
 800906c:	0800907d 	.word	0x0800907d
 8009070:	080090c3 	.word	0x080090c3
 8009074:	0800909b 	.word	0x0800909b
 8009078:	08009091 	.word	0x08009091
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800907c:	6839      	ldr	r1, [r7, #0]
 800907e:	6878      	ldr	r0, [r7, #4]
 8009080:	f000 f9dc 	bl	800943c <USBD_GetDescriptor>
          break;
 8009084:	e022      	b.n	80090cc <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8009086:	6839      	ldr	r1, [r7, #0]
 8009088:	6878      	ldr	r0, [r7, #4]
 800908a:	f000 fb3f 	bl	800970c <USBD_SetAddress>
          break;
 800908e:	e01d      	b.n	80090cc <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8009090:	6839      	ldr	r1, [r7, #0]
 8009092:	6878      	ldr	r0, [r7, #4]
 8009094:	f000 fb7d 	bl	8009792 <USBD_SetConfig>
          break;
 8009098:	e018      	b.n	80090cc <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800909a:	6839      	ldr	r1, [r7, #0]
 800909c:	6878      	ldr	r0, [r7, #4]
 800909e:	f000 fc28 	bl	80098f2 <USBD_GetConfig>
          break;
 80090a2:	e013      	b.n	80090cc <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80090a4:	6839      	ldr	r1, [r7, #0]
 80090a6:	6878      	ldr	r0, [r7, #4]
 80090a8:	f000 fc58 	bl	800995c <USBD_GetStatus>
          break;
 80090ac:	e00e      	b.n	80090cc <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80090ae:	6839      	ldr	r1, [r7, #0]
 80090b0:	6878      	ldr	r0, [r7, #4]
 80090b2:	f000 fc86 	bl	80099c2 <USBD_SetFeature>
          break;
 80090b6:	e009      	b.n	80090cc <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80090b8:	6839      	ldr	r1, [r7, #0]
 80090ba:	6878      	ldr	r0, [r7, #4]
 80090bc:	f000 fc95 	bl	80099ea <USBD_ClrFeature>
          break;
 80090c0:	e004      	b.n	80090cc <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 80090c2:	6839      	ldr	r1, [r7, #0]
 80090c4:	6878      	ldr	r0, [r7, #4]
 80090c6:	f000 fcea 	bl	8009a9e <USBD_CtlError>
          break;
 80090ca:	bf00      	nop
      }
      break;
 80090cc:	e004      	b.n	80090d8 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 80090ce:	6839      	ldr	r1, [r7, #0]
 80090d0:	6878      	ldr	r0, [r7, #4]
 80090d2:	f000 fce4 	bl	8009a9e <USBD_CtlError>
      break;
 80090d6:	bf00      	nop
  }

  return ret;
 80090d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80090da:	4618      	mov	r0, r3
 80090dc:	3710      	adds	r7, #16
 80090de:	46bd      	mov	sp, r7
 80090e0:	bd80      	pop	{r7, pc}
 80090e2:	bf00      	nop

080090e4 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 80090e4:	b580      	push	{r7, lr}
 80090e6:	b084      	sub	sp, #16
 80090e8:	af00      	add	r7, sp, #0
 80090ea:	6078      	str	r0, [r7, #4]
 80090ec:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80090ee:	2300      	movs	r3, #0
 80090f0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80090f2:	683b      	ldr	r3, [r7, #0]
 80090f4:	781b      	ldrb	r3, [r3, #0]
 80090f6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80090fa:	2b40      	cmp	r3, #64	@ 0x40
 80090fc:	d005      	beq.n	800910a <USBD_StdItfReq+0x26>
 80090fe:	2b40      	cmp	r3, #64	@ 0x40
 8009100:	d82e      	bhi.n	8009160 <USBD_StdItfReq+0x7c>
 8009102:	2b00      	cmp	r3, #0
 8009104:	d001      	beq.n	800910a <USBD_StdItfReq+0x26>
 8009106:	2b20      	cmp	r3, #32
 8009108:	d12a      	bne.n	8009160 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009110:	3b01      	subs	r3, #1
 8009112:	2b02      	cmp	r3, #2
 8009114:	d81d      	bhi.n	8009152 <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8009116:	683b      	ldr	r3, [r7, #0]
 8009118:	889b      	ldrh	r3, [r3, #4]
 800911a:	b2db      	uxtb	r3, r3
 800911c:	2b01      	cmp	r3, #1
 800911e:	d813      	bhi.n	8009148 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009126:	689b      	ldr	r3, [r3, #8]
 8009128:	6839      	ldr	r1, [r7, #0]
 800912a:	6878      	ldr	r0, [r7, #4]
 800912c:	4798      	blx	r3
 800912e:	4603      	mov	r3, r0
 8009130:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8009132:	683b      	ldr	r3, [r7, #0]
 8009134:	88db      	ldrh	r3, [r3, #6]
 8009136:	2b00      	cmp	r3, #0
 8009138:	d110      	bne.n	800915c <USBD_StdItfReq+0x78>
 800913a:	7bfb      	ldrb	r3, [r7, #15]
 800913c:	2b00      	cmp	r3, #0
 800913e:	d10d      	bne.n	800915c <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 8009140:	6878      	ldr	r0, [r7, #4]
 8009142:	f000 fd74 	bl	8009c2e <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8009146:	e009      	b.n	800915c <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 8009148:	6839      	ldr	r1, [r7, #0]
 800914a:	6878      	ldr	r0, [r7, #4]
 800914c:	f000 fca7 	bl	8009a9e <USBD_CtlError>
          break;
 8009150:	e004      	b.n	800915c <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 8009152:	6839      	ldr	r1, [r7, #0]
 8009154:	6878      	ldr	r0, [r7, #4]
 8009156:	f000 fca2 	bl	8009a9e <USBD_CtlError>
          break;
 800915a:	e000      	b.n	800915e <USBD_StdItfReq+0x7a>
          break;
 800915c:	bf00      	nop
      }
      break;
 800915e:	e004      	b.n	800916a <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 8009160:	6839      	ldr	r1, [r7, #0]
 8009162:	6878      	ldr	r0, [r7, #4]
 8009164:	f000 fc9b 	bl	8009a9e <USBD_CtlError>
      break;
 8009168:	bf00      	nop
  }

  return USBD_OK;
 800916a:	2300      	movs	r3, #0
}
 800916c:	4618      	mov	r0, r3
 800916e:	3710      	adds	r7, #16
 8009170:	46bd      	mov	sp, r7
 8009172:	bd80      	pop	{r7, pc}

08009174 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8009174:	b580      	push	{r7, lr}
 8009176:	b084      	sub	sp, #16
 8009178:	af00      	add	r7, sp, #0
 800917a:	6078      	str	r0, [r7, #4]
 800917c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800917e:	2300      	movs	r3, #0
 8009180:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 8009182:	683b      	ldr	r3, [r7, #0]
 8009184:	889b      	ldrh	r3, [r3, #4]
 8009186:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009188:	683b      	ldr	r3, [r7, #0]
 800918a:	781b      	ldrb	r3, [r3, #0]
 800918c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009190:	2b40      	cmp	r3, #64	@ 0x40
 8009192:	d007      	beq.n	80091a4 <USBD_StdEPReq+0x30>
 8009194:	2b40      	cmp	r3, #64	@ 0x40
 8009196:	f200 8146 	bhi.w	8009426 <USBD_StdEPReq+0x2b2>
 800919a:	2b00      	cmp	r3, #0
 800919c:	d00a      	beq.n	80091b4 <USBD_StdEPReq+0x40>
 800919e:	2b20      	cmp	r3, #32
 80091a0:	f040 8141 	bne.w	8009426 <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80091aa:	689b      	ldr	r3, [r3, #8]
 80091ac:	6839      	ldr	r1, [r7, #0]
 80091ae:	6878      	ldr	r0, [r7, #4]
 80091b0:	4798      	blx	r3
      break;
 80091b2:	e13d      	b.n	8009430 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 80091b4:	683b      	ldr	r3, [r7, #0]
 80091b6:	781b      	ldrb	r3, [r3, #0]
 80091b8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80091bc:	2b20      	cmp	r3, #32
 80091be:	d10a      	bne.n	80091d6 <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80091c6:	689b      	ldr	r3, [r3, #8]
 80091c8:	6839      	ldr	r1, [r7, #0]
 80091ca:	6878      	ldr	r0, [r7, #4]
 80091cc:	4798      	blx	r3
 80091ce:	4603      	mov	r3, r0
 80091d0:	73fb      	strb	r3, [r7, #15]

        return ret;
 80091d2:	7bfb      	ldrb	r3, [r7, #15]
 80091d4:	e12d      	b.n	8009432 <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 80091d6:	683b      	ldr	r3, [r7, #0]
 80091d8:	785b      	ldrb	r3, [r3, #1]
 80091da:	2b03      	cmp	r3, #3
 80091dc:	d007      	beq.n	80091ee <USBD_StdEPReq+0x7a>
 80091de:	2b03      	cmp	r3, #3
 80091e0:	f300 811b 	bgt.w	800941a <USBD_StdEPReq+0x2a6>
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	d072      	beq.n	80092ce <USBD_StdEPReq+0x15a>
 80091e8:	2b01      	cmp	r3, #1
 80091ea:	d03a      	beq.n	8009262 <USBD_StdEPReq+0xee>
 80091ec:	e115      	b.n	800941a <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80091f4:	2b02      	cmp	r3, #2
 80091f6:	d002      	beq.n	80091fe <USBD_StdEPReq+0x8a>
 80091f8:	2b03      	cmp	r3, #3
 80091fa:	d015      	beq.n	8009228 <USBD_StdEPReq+0xb4>
 80091fc:	e02b      	b.n	8009256 <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80091fe:	7bbb      	ldrb	r3, [r7, #14]
 8009200:	2b00      	cmp	r3, #0
 8009202:	d00c      	beq.n	800921e <USBD_StdEPReq+0xaa>
 8009204:	7bbb      	ldrb	r3, [r7, #14]
 8009206:	2b80      	cmp	r3, #128	@ 0x80
 8009208:	d009      	beq.n	800921e <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800920a:	7bbb      	ldrb	r3, [r7, #14]
 800920c:	4619      	mov	r1, r3
 800920e:	6878      	ldr	r0, [r7, #4]
 8009210:	f001 f857 	bl	800a2c2 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8009214:	2180      	movs	r1, #128	@ 0x80
 8009216:	6878      	ldr	r0, [r7, #4]
 8009218:	f001 f853 	bl	800a2c2 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800921c:	e020      	b.n	8009260 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 800921e:	6839      	ldr	r1, [r7, #0]
 8009220:	6878      	ldr	r0, [r7, #4]
 8009222:	f000 fc3c 	bl	8009a9e <USBD_CtlError>
              break;
 8009226:	e01b      	b.n	8009260 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009228:	683b      	ldr	r3, [r7, #0]
 800922a:	885b      	ldrh	r3, [r3, #2]
 800922c:	2b00      	cmp	r3, #0
 800922e:	d10e      	bne.n	800924e <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 8009230:	7bbb      	ldrb	r3, [r7, #14]
 8009232:	2b00      	cmp	r3, #0
 8009234:	d00b      	beq.n	800924e <USBD_StdEPReq+0xda>
 8009236:	7bbb      	ldrb	r3, [r7, #14]
 8009238:	2b80      	cmp	r3, #128	@ 0x80
 800923a:	d008      	beq.n	800924e <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800923c:	683b      	ldr	r3, [r7, #0]
 800923e:	88db      	ldrh	r3, [r3, #6]
 8009240:	2b00      	cmp	r3, #0
 8009242:	d104      	bne.n	800924e <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 8009244:	7bbb      	ldrb	r3, [r7, #14]
 8009246:	4619      	mov	r1, r3
 8009248:	6878      	ldr	r0, [r7, #4]
 800924a:	f001 f83a 	bl	800a2c2 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800924e:	6878      	ldr	r0, [r7, #4]
 8009250:	f000 fced 	bl	8009c2e <USBD_CtlSendStatus>

              break;
 8009254:	e004      	b.n	8009260 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 8009256:	6839      	ldr	r1, [r7, #0]
 8009258:	6878      	ldr	r0, [r7, #4]
 800925a:	f000 fc20 	bl	8009a9e <USBD_CtlError>
              break;
 800925e:	bf00      	nop
          }
          break;
 8009260:	e0e0      	b.n	8009424 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009268:	2b02      	cmp	r3, #2
 800926a:	d002      	beq.n	8009272 <USBD_StdEPReq+0xfe>
 800926c:	2b03      	cmp	r3, #3
 800926e:	d015      	beq.n	800929c <USBD_StdEPReq+0x128>
 8009270:	e026      	b.n	80092c0 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009272:	7bbb      	ldrb	r3, [r7, #14]
 8009274:	2b00      	cmp	r3, #0
 8009276:	d00c      	beq.n	8009292 <USBD_StdEPReq+0x11e>
 8009278:	7bbb      	ldrb	r3, [r7, #14]
 800927a:	2b80      	cmp	r3, #128	@ 0x80
 800927c:	d009      	beq.n	8009292 <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800927e:	7bbb      	ldrb	r3, [r7, #14]
 8009280:	4619      	mov	r1, r3
 8009282:	6878      	ldr	r0, [r7, #4]
 8009284:	f001 f81d 	bl	800a2c2 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8009288:	2180      	movs	r1, #128	@ 0x80
 800928a:	6878      	ldr	r0, [r7, #4]
 800928c:	f001 f819 	bl	800a2c2 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009290:	e01c      	b.n	80092cc <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 8009292:	6839      	ldr	r1, [r7, #0]
 8009294:	6878      	ldr	r0, [r7, #4]
 8009296:	f000 fc02 	bl	8009a9e <USBD_CtlError>
              break;
 800929a:	e017      	b.n	80092cc <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800929c:	683b      	ldr	r3, [r7, #0]
 800929e:	885b      	ldrh	r3, [r3, #2]
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	d112      	bne.n	80092ca <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80092a4:	7bbb      	ldrb	r3, [r7, #14]
 80092a6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	d004      	beq.n	80092b8 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 80092ae:	7bbb      	ldrb	r3, [r7, #14]
 80092b0:	4619      	mov	r1, r3
 80092b2:	6878      	ldr	r0, [r7, #4]
 80092b4:	f001 f824 	bl	800a300 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 80092b8:	6878      	ldr	r0, [r7, #4]
 80092ba:	f000 fcb8 	bl	8009c2e <USBD_CtlSendStatus>
              }
              break;
 80092be:	e004      	b.n	80092ca <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 80092c0:	6839      	ldr	r1, [r7, #0]
 80092c2:	6878      	ldr	r0, [r7, #4]
 80092c4:	f000 fbeb 	bl	8009a9e <USBD_CtlError>
              break;
 80092c8:	e000      	b.n	80092cc <USBD_StdEPReq+0x158>
              break;
 80092ca:	bf00      	nop
          }
          break;
 80092cc:	e0aa      	b.n	8009424 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80092d4:	2b02      	cmp	r3, #2
 80092d6:	d002      	beq.n	80092de <USBD_StdEPReq+0x16a>
 80092d8:	2b03      	cmp	r3, #3
 80092da:	d032      	beq.n	8009342 <USBD_StdEPReq+0x1ce>
 80092dc:	e097      	b.n	800940e <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80092de:	7bbb      	ldrb	r3, [r7, #14]
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d007      	beq.n	80092f4 <USBD_StdEPReq+0x180>
 80092e4:	7bbb      	ldrb	r3, [r7, #14]
 80092e6:	2b80      	cmp	r3, #128	@ 0x80
 80092e8:	d004      	beq.n	80092f4 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 80092ea:	6839      	ldr	r1, [r7, #0]
 80092ec:	6878      	ldr	r0, [r7, #4]
 80092ee:	f000 fbd6 	bl	8009a9e <USBD_CtlError>
                break;
 80092f2:	e091      	b.n	8009418 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80092f4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	da0b      	bge.n	8009314 <USBD_StdEPReq+0x1a0>
 80092fc:	7bbb      	ldrb	r3, [r7, #14]
 80092fe:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009302:	4613      	mov	r3, r2
 8009304:	009b      	lsls	r3, r3, #2
 8009306:	4413      	add	r3, r2
 8009308:	009b      	lsls	r3, r3, #2
 800930a:	3310      	adds	r3, #16
 800930c:	687a      	ldr	r2, [r7, #4]
 800930e:	4413      	add	r3, r2
 8009310:	3304      	adds	r3, #4
 8009312:	e00b      	b.n	800932c <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009314:	7bbb      	ldrb	r3, [r7, #14]
 8009316:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800931a:	4613      	mov	r3, r2
 800931c:	009b      	lsls	r3, r3, #2
 800931e:	4413      	add	r3, r2
 8009320:	009b      	lsls	r3, r3, #2
 8009322:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009326:	687a      	ldr	r2, [r7, #4]
 8009328:	4413      	add	r3, r2
 800932a:	3304      	adds	r3, #4
 800932c:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800932e:	68bb      	ldr	r3, [r7, #8]
 8009330:	2200      	movs	r2, #0
 8009332:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8009334:	68bb      	ldr	r3, [r7, #8]
 8009336:	2202      	movs	r2, #2
 8009338:	4619      	mov	r1, r3
 800933a:	6878      	ldr	r0, [r7, #4]
 800933c:	f000 fc19 	bl	8009b72 <USBD_CtlSendData>
              break;
 8009340:	e06a      	b.n	8009418 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8009342:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009346:	2b00      	cmp	r3, #0
 8009348:	da11      	bge.n	800936e <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800934a:	7bbb      	ldrb	r3, [r7, #14]
 800934c:	f003 020f 	and.w	r2, r3, #15
 8009350:	6879      	ldr	r1, [r7, #4]
 8009352:	4613      	mov	r3, r2
 8009354:	009b      	lsls	r3, r3, #2
 8009356:	4413      	add	r3, r2
 8009358:	009b      	lsls	r3, r3, #2
 800935a:	440b      	add	r3, r1
 800935c:	3318      	adds	r3, #24
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	2b00      	cmp	r3, #0
 8009362:	d117      	bne.n	8009394 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8009364:	6839      	ldr	r1, [r7, #0]
 8009366:	6878      	ldr	r0, [r7, #4]
 8009368:	f000 fb99 	bl	8009a9e <USBD_CtlError>
                  break;
 800936c:	e054      	b.n	8009418 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800936e:	7bbb      	ldrb	r3, [r7, #14]
 8009370:	f003 020f 	and.w	r2, r3, #15
 8009374:	6879      	ldr	r1, [r7, #4]
 8009376:	4613      	mov	r3, r2
 8009378:	009b      	lsls	r3, r3, #2
 800937a:	4413      	add	r3, r2
 800937c:	009b      	lsls	r3, r3, #2
 800937e:	440b      	add	r3, r1
 8009380:	f503 73ac 	add.w	r3, r3, #344	@ 0x158
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	2b00      	cmp	r3, #0
 8009388:	d104      	bne.n	8009394 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800938a:	6839      	ldr	r1, [r7, #0]
 800938c:	6878      	ldr	r0, [r7, #4]
 800938e:	f000 fb86 	bl	8009a9e <USBD_CtlError>
                  break;
 8009392:	e041      	b.n	8009418 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009394:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009398:	2b00      	cmp	r3, #0
 800939a:	da0b      	bge.n	80093b4 <USBD_StdEPReq+0x240>
 800939c:	7bbb      	ldrb	r3, [r7, #14]
 800939e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80093a2:	4613      	mov	r3, r2
 80093a4:	009b      	lsls	r3, r3, #2
 80093a6:	4413      	add	r3, r2
 80093a8:	009b      	lsls	r3, r3, #2
 80093aa:	3310      	adds	r3, #16
 80093ac:	687a      	ldr	r2, [r7, #4]
 80093ae:	4413      	add	r3, r2
 80093b0:	3304      	adds	r3, #4
 80093b2:	e00b      	b.n	80093cc <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80093b4:	7bbb      	ldrb	r3, [r7, #14]
 80093b6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80093ba:	4613      	mov	r3, r2
 80093bc:	009b      	lsls	r3, r3, #2
 80093be:	4413      	add	r3, r2
 80093c0:	009b      	lsls	r3, r3, #2
 80093c2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80093c6:	687a      	ldr	r2, [r7, #4]
 80093c8:	4413      	add	r3, r2
 80093ca:	3304      	adds	r3, #4
 80093cc:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80093ce:	7bbb      	ldrb	r3, [r7, #14]
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	d002      	beq.n	80093da <USBD_StdEPReq+0x266>
 80093d4:	7bbb      	ldrb	r3, [r7, #14]
 80093d6:	2b80      	cmp	r3, #128	@ 0x80
 80093d8:	d103      	bne.n	80093e2 <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 80093da:	68bb      	ldr	r3, [r7, #8]
 80093dc:	2200      	movs	r2, #0
 80093de:	601a      	str	r2, [r3, #0]
 80093e0:	e00e      	b.n	8009400 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 80093e2:	7bbb      	ldrb	r3, [r7, #14]
 80093e4:	4619      	mov	r1, r3
 80093e6:	6878      	ldr	r0, [r7, #4]
 80093e8:	f000 ffa9 	bl	800a33e <USBD_LL_IsStallEP>
 80093ec:	4603      	mov	r3, r0
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d003      	beq.n	80093fa <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 80093f2:	68bb      	ldr	r3, [r7, #8]
 80093f4:	2201      	movs	r2, #1
 80093f6:	601a      	str	r2, [r3, #0]
 80093f8:	e002      	b.n	8009400 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 80093fa:	68bb      	ldr	r3, [r7, #8]
 80093fc:	2200      	movs	r2, #0
 80093fe:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8009400:	68bb      	ldr	r3, [r7, #8]
 8009402:	2202      	movs	r2, #2
 8009404:	4619      	mov	r1, r3
 8009406:	6878      	ldr	r0, [r7, #4]
 8009408:	f000 fbb3 	bl	8009b72 <USBD_CtlSendData>
              break;
 800940c:	e004      	b.n	8009418 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 800940e:	6839      	ldr	r1, [r7, #0]
 8009410:	6878      	ldr	r0, [r7, #4]
 8009412:	f000 fb44 	bl	8009a9e <USBD_CtlError>
              break;
 8009416:	bf00      	nop
          }
          break;
 8009418:	e004      	b.n	8009424 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 800941a:	6839      	ldr	r1, [r7, #0]
 800941c:	6878      	ldr	r0, [r7, #4]
 800941e:	f000 fb3e 	bl	8009a9e <USBD_CtlError>
          break;
 8009422:	bf00      	nop
      }
      break;
 8009424:	e004      	b.n	8009430 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 8009426:	6839      	ldr	r1, [r7, #0]
 8009428:	6878      	ldr	r0, [r7, #4]
 800942a:	f000 fb38 	bl	8009a9e <USBD_CtlError>
      break;
 800942e:	bf00      	nop
  }

  return ret;
 8009430:	7bfb      	ldrb	r3, [r7, #15]
}
 8009432:	4618      	mov	r0, r3
 8009434:	3710      	adds	r7, #16
 8009436:	46bd      	mov	sp, r7
 8009438:	bd80      	pop	{r7, pc}
	...

0800943c <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800943c:	b580      	push	{r7, lr}
 800943e:	b084      	sub	sp, #16
 8009440:	af00      	add	r7, sp, #0
 8009442:	6078      	str	r0, [r7, #4]
 8009444:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009446:	2300      	movs	r3, #0
 8009448:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800944a:	2300      	movs	r3, #0
 800944c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800944e:	2300      	movs	r3, #0
 8009450:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8009452:	683b      	ldr	r3, [r7, #0]
 8009454:	885b      	ldrh	r3, [r3, #2]
 8009456:	0a1b      	lsrs	r3, r3, #8
 8009458:	b29b      	uxth	r3, r3
 800945a:	3b01      	subs	r3, #1
 800945c:	2b06      	cmp	r3, #6
 800945e:	f200 8128 	bhi.w	80096b2 <USBD_GetDescriptor+0x276>
 8009462:	a201      	add	r2, pc, #4	@ (adr r2, 8009468 <USBD_GetDescriptor+0x2c>)
 8009464:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009468:	08009485 	.word	0x08009485
 800946c:	0800949d 	.word	0x0800949d
 8009470:	080094dd 	.word	0x080094dd
 8009474:	080096b3 	.word	0x080096b3
 8009478:	080096b3 	.word	0x080096b3
 800947c:	08009653 	.word	0x08009653
 8009480:	0800967f 	.word	0x0800967f
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	687a      	ldr	r2, [r7, #4]
 800948e:	7c12      	ldrb	r2, [r2, #16]
 8009490:	f107 0108 	add.w	r1, r7, #8
 8009494:	4610      	mov	r0, r2
 8009496:	4798      	blx	r3
 8009498:	60f8      	str	r0, [r7, #12]
      break;
 800949a:	e112      	b.n	80096c2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	7c1b      	ldrb	r3, [r3, #16]
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	d10d      	bne.n	80094c0 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80094aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094ac:	f107 0208 	add.w	r2, r7, #8
 80094b0:	4610      	mov	r0, r2
 80094b2:	4798      	blx	r3
 80094b4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80094b6:	68fb      	ldr	r3, [r7, #12]
 80094b8:	3301      	adds	r3, #1
 80094ba:	2202      	movs	r2, #2
 80094bc:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80094be:	e100      	b.n	80096c2 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80094c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094c8:	f107 0208 	add.w	r2, r7, #8
 80094cc:	4610      	mov	r0, r2
 80094ce:	4798      	blx	r3
 80094d0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	3301      	adds	r3, #1
 80094d6:	2202      	movs	r2, #2
 80094d8:	701a      	strb	r2, [r3, #0]
      break;
 80094da:	e0f2      	b.n	80096c2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80094dc:	683b      	ldr	r3, [r7, #0]
 80094de:	885b      	ldrh	r3, [r3, #2]
 80094e0:	b2db      	uxtb	r3, r3
 80094e2:	2b05      	cmp	r3, #5
 80094e4:	f200 80ac 	bhi.w	8009640 <USBD_GetDescriptor+0x204>
 80094e8:	a201      	add	r2, pc, #4	@ (adr r2, 80094f0 <USBD_GetDescriptor+0xb4>)
 80094ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80094ee:	bf00      	nop
 80094f0:	08009509 	.word	0x08009509
 80094f4:	0800953d 	.word	0x0800953d
 80094f8:	08009571 	.word	0x08009571
 80094fc:	080095a5 	.word	0x080095a5
 8009500:	080095d9 	.word	0x080095d9
 8009504:	0800960d 	.word	0x0800960d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800950e:	685b      	ldr	r3, [r3, #4]
 8009510:	2b00      	cmp	r3, #0
 8009512:	d00b      	beq.n	800952c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800951a:	685b      	ldr	r3, [r3, #4]
 800951c:	687a      	ldr	r2, [r7, #4]
 800951e:	7c12      	ldrb	r2, [r2, #16]
 8009520:	f107 0108 	add.w	r1, r7, #8
 8009524:	4610      	mov	r0, r2
 8009526:	4798      	blx	r3
 8009528:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800952a:	e091      	b.n	8009650 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800952c:	6839      	ldr	r1, [r7, #0]
 800952e:	6878      	ldr	r0, [r7, #4]
 8009530:	f000 fab5 	bl	8009a9e <USBD_CtlError>
            err++;
 8009534:	7afb      	ldrb	r3, [r7, #11]
 8009536:	3301      	adds	r3, #1
 8009538:	72fb      	strb	r3, [r7, #11]
          break;
 800953a:	e089      	b.n	8009650 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8009542:	689b      	ldr	r3, [r3, #8]
 8009544:	2b00      	cmp	r3, #0
 8009546:	d00b      	beq.n	8009560 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800954e:	689b      	ldr	r3, [r3, #8]
 8009550:	687a      	ldr	r2, [r7, #4]
 8009552:	7c12      	ldrb	r2, [r2, #16]
 8009554:	f107 0108 	add.w	r1, r7, #8
 8009558:	4610      	mov	r0, r2
 800955a:	4798      	blx	r3
 800955c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800955e:	e077      	b.n	8009650 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009560:	6839      	ldr	r1, [r7, #0]
 8009562:	6878      	ldr	r0, [r7, #4]
 8009564:	f000 fa9b 	bl	8009a9e <USBD_CtlError>
            err++;
 8009568:	7afb      	ldrb	r3, [r7, #11]
 800956a:	3301      	adds	r3, #1
 800956c:	72fb      	strb	r3, [r7, #11]
          break;
 800956e:	e06f      	b.n	8009650 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8009576:	68db      	ldr	r3, [r3, #12]
 8009578:	2b00      	cmp	r3, #0
 800957a:	d00b      	beq.n	8009594 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8009582:	68db      	ldr	r3, [r3, #12]
 8009584:	687a      	ldr	r2, [r7, #4]
 8009586:	7c12      	ldrb	r2, [r2, #16]
 8009588:	f107 0108 	add.w	r1, r7, #8
 800958c:	4610      	mov	r0, r2
 800958e:	4798      	blx	r3
 8009590:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009592:	e05d      	b.n	8009650 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009594:	6839      	ldr	r1, [r7, #0]
 8009596:	6878      	ldr	r0, [r7, #4]
 8009598:	f000 fa81 	bl	8009a9e <USBD_CtlError>
            err++;
 800959c:	7afb      	ldrb	r3, [r7, #11]
 800959e:	3301      	adds	r3, #1
 80095a0:	72fb      	strb	r3, [r7, #11]
          break;
 80095a2:	e055      	b.n	8009650 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80095aa:	691b      	ldr	r3, [r3, #16]
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	d00b      	beq.n	80095c8 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80095b6:	691b      	ldr	r3, [r3, #16]
 80095b8:	687a      	ldr	r2, [r7, #4]
 80095ba:	7c12      	ldrb	r2, [r2, #16]
 80095bc:	f107 0108 	add.w	r1, r7, #8
 80095c0:	4610      	mov	r0, r2
 80095c2:	4798      	blx	r3
 80095c4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80095c6:	e043      	b.n	8009650 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80095c8:	6839      	ldr	r1, [r7, #0]
 80095ca:	6878      	ldr	r0, [r7, #4]
 80095cc:	f000 fa67 	bl	8009a9e <USBD_CtlError>
            err++;
 80095d0:	7afb      	ldrb	r3, [r7, #11]
 80095d2:	3301      	adds	r3, #1
 80095d4:	72fb      	strb	r3, [r7, #11]
          break;
 80095d6:	e03b      	b.n	8009650 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80095de:	695b      	ldr	r3, [r3, #20]
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	d00b      	beq.n	80095fc <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80095ea:	695b      	ldr	r3, [r3, #20]
 80095ec:	687a      	ldr	r2, [r7, #4]
 80095ee:	7c12      	ldrb	r2, [r2, #16]
 80095f0:	f107 0108 	add.w	r1, r7, #8
 80095f4:	4610      	mov	r0, r2
 80095f6:	4798      	blx	r3
 80095f8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80095fa:	e029      	b.n	8009650 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80095fc:	6839      	ldr	r1, [r7, #0]
 80095fe:	6878      	ldr	r0, [r7, #4]
 8009600:	f000 fa4d 	bl	8009a9e <USBD_CtlError>
            err++;
 8009604:	7afb      	ldrb	r3, [r7, #11]
 8009606:	3301      	adds	r3, #1
 8009608:	72fb      	strb	r3, [r7, #11]
          break;
 800960a:	e021      	b.n	8009650 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8009612:	699b      	ldr	r3, [r3, #24]
 8009614:	2b00      	cmp	r3, #0
 8009616:	d00b      	beq.n	8009630 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800961e:	699b      	ldr	r3, [r3, #24]
 8009620:	687a      	ldr	r2, [r7, #4]
 8009622:	7c12      	ldrb	r2, [r2, #16]
 8009624:	f107 0108 	add.w	r1, r7, #8
 8009628:	4610      	mov	r0, r2
 800962a:	4798      	blx	r3
 800962c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800962e:	e00f      	b.n	8009650 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009630:	6839      	ldr	r1, [r7, #0]
 8009632:	6878      	ldr	r0, [r7, #4]
 8009634:	f000 fa33 	bl	8009a9e <USBD_CtlError>
            err++;
 8009638:	7afb      	ldrb	r3, [r7, #11]
 800963a:	3301      	adds	r3, #1
 800963c:	72fb      	strb	r3, [r7, #11]
          break;
 800963e:	e007      	b.n	8009650 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8009640:	6839      	ldr	r1, [r7, #0]
 8009642:	6878      	ldr	r0, [r7, #4]
 8009644:	f000 fa2b 	bl	8009a9e <USBD_CtlError>
          err++;
 8009648:	7afb      	ldrb	r3, [r7, #11]
 800964a:	3301      	adds	r3, #1
 800964c:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800964e:	e038      	b.n	80096c2 <USBD_GetDescriptor+0x286>
 8009650:	e037      	b.n	80096c2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	7c1b      	ldrb	r3, [r3, #16]
 8009656:	2b00      	cmp	r3, #0
 8009658:	d109      	bne.n	800966e <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009660:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009662:	f107 0208 	add.w	r2, r7, #8
 8009666:	4610      	mov	r0, r2
 8009668:	4798      	blx	r3
 800966a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800966c:	e029      	b.n	80096c2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800966e:	6839      	ldr	r1, [r7, #0]
 8009670:	6878      	ldr	r0, [r7, #4]
 8009672:	f000 fa14 	bl	8009a9e <USBD_CtlError>
        err++;
 8009676:	7afb      	ldrb	r3, [r7, #11]
 8009678:	3301      	adds	r3, #1
 800967a:	72fb      	strb	r3, [r7, #11]
      break;
 800967c:	e021      	b.n	80096c2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	7c1b      	ldrb	r3, [r3, #16]
 8009682:	2b00      	cmp	r3, #0
 8009684:	d10d      	bne.n	80096a2 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800968c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800968e:	f107 0208 	add.w	r2, r7, #8
 8009692:	4610      	mov	r0, r2
 8009694:	4798      	blx	r3
 8009696:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	3301      	adds	r3, #1
 800969c:	2207      	movs	r2, #7
 800969e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80096a0:	e00f      	b.n	80096c2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80096a2:	6839      	ldr	r1, [r7, #0]
 80096a4:	6878      	ldr	r0, [r7, #4]
 80096a6:	f000 f9fa 	bl	8009a9e <USBD_CtlError>
        err++;
 80096aa:	7afb      	ldrb	r3, [r7, #11]
 80096ac:	3301      	adds	r3, #1
 80096ae:	72fb      	strb	r3, [r7, #11]
      break;
 80096b0:	e007      	b.n	80096c2 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 80096b2:	6839      	ldr	r1, [r7, #0]
 80096b4:	6878      	ldr	r0, [r7, #4]
 80096b6:	f000 f9f2 	bl	8009a9e <USBD_CtlError>
      err++;
 80096ba:	7afb      	ldrb	r3, [r7, #11]
 80096bc:	3301      	adds	r3, #1
 80096be:	72fb      	strb	r3, [r7, #11]
      break;
 80096c0:	bf00      	nop
  }

  if (err != 0U)
 80096c2:	7afb      	ldrb	r3, [r7, #11]
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d11c      	bne.n	8009702 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 80096c8:	893b      	ldrh	r3, [r7, #8]
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	d011      	beq.n	80096f2 <USBD_GetDescriptor+0x2b6>
 80096ce:	683b      	ldr	r3, [r7, #0]
 80096d0:	88db      	ldrh	r3, [r3, #6]
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	d00d      	beq.n	80096f2 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 80096d6:	683b      	ldr	r3, [r7, #0]
 80096d8:	88da      	ldrh	r2, [r3, #6]
 80096da:	893b      	ldrh	r3, [r7, #8]
 80096dc:	4293      	cmp	r3, r2
 80096de:	bf28      	it	cs
 80096e0:	4613      	movcs	r3, r2
 80096e2:	b29b      	uxth	r3, r3
 80096e4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80096e6:	893b      	ldrh	r3, [r7, #8]
 80096e8:	461a      	mov	r2, r3
 80096ea:	68f9      	ldr	r1, [r7, #12]
 80096ec:	6878      	ldr	r0, [r7, #4]
 80096ee:	f000 fa40 	bl	8009b72 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 80096f2:	683b      	ldr	r3, [r7, #0]
 80096f4:	88db      	ldrh	r3, [r3, #6]
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	d104      	bne.n	8009704 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 80096fa:	6878      	ldr	r0, [r7, #4]
 80096fc:	f000 fa97 	bl	8009c2e <USBD_CtlSendStatus>
 8009700:	e000      	b.n	8009704 <USBD_GetDescriptor+0x2c8>
    return;
 8009702:	bf00      	nop
    }
  }
}
 8009704:	3710      	adds	r7, #16
 8009706:	46bd      	mov	sp, r7
 8009708:	bd80      	pop	{r7, pc}
 800970a:	bf00      	nop

0800970c <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800970c:	b580      	push	{r7, lr}
 800970e:	b084      	sub	sp, #16
 8009710:	af00      	add	r7, sp, #0
 8009712:	6078      	str	r0, [r7, #4]
 8009714:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8009716:	683b      	ldr	r3, [r7, #0]
 8009718:	889b      	ldrh	r3, [r3, #4]
 800971a:	2b00      	cmp	r3, #0
 800971c:	d130      	bne.n	8009780 <USBD_SetAddress+0x74>
 800971e:	683b      	ldr	r3, [r7, #0]
 8009720:	88db      	ldrh	r3, [r3, #6]
 8009722:	2b00      	cmp	r3, #0
 8009724:	d12c      	bne.n	8009780 <USBD_SetAddress+0x74>
 8009726:	683b      	ldr	r3, [r7, #0]
 8009728:	885b      	ldrh	r3, [r3, #2]
 800972a:	2b7f      	cmp	r3, #127	@ 0x7f
 800972c:	d828      	bhi.n	8009780 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800972e:	683b      	ldr	r3, [r7, #0]
 8009730:	885b      	ldrh	r3, [r3, #2]
 8009732:	b2db      	uxtb	r3, r3
 8009734:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009738:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009740:	2b03      	cmp	r3, #3
 8009742:	d104      	bne.n	800974e <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8009744:	6839      	ldr	r1, [r7, #0]
 8009746:	6878      	ldr	r0, [r7, #4]
 8009748:	f000 f9a9 	bl	8009a9e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800974c:	e01d      	b.n	800978a <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	7bfa      	ldrb	r2, [r7, #15]
 8009752:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009756:	7bfb      	ldrb	r3, [r7, #15]
 8009758:	4619      	mov	r1, r3
 800975a:	6878      	ldr	r0, [r7, #4]
 800975c:	f000 fe1a 	bl	800a394 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8009760:	6878      	ldr	r0, [r7, #4]
 8009762:	f000 fa64 	bl	8009c2e <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009766:	7bfb      	ldrb	r3, [r7, #15]
 8009768:	2b00      	cmp	r3, #0
 800976a:	d004      	beq.n	8009776 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	2202      	movs	r2, #2
 8009770:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009774:	e009      	b.n	800978a <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	2201      	movs	r2, #1
 800977a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800977e:	e004      	b.n	800978a <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8009780:	6839      	ldr	r1, [r7, #0]
 8009782:	6878      	ldr	r0, [r7, #4]
 8009784:	f000 f98b 	bl	8009a9e <USBD_CtlError>
  }
}
 8009788:	bf00      	nop
 800978a:	bf00      	nop
 800978c:	3710      	adds	r7, #16
 800978e:	46bd      	mov	sp, r7
 8009790:	bd80      	pop	{r7, pc}

08009792 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009792:	b580      	push	{r7, lr}
 8009794:	b082      	sub	sp, #8
 8009796:	af00      	add	r7, sp, #0
 8009798:	6078      	str	r0, [r7, #4]
 800979a:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800979c:	683b      	ldr	r3, [r7, #0]
 800979e:	885b      	ldrh	r3, [r3, #2]
 80097a0:	b2da      	uxtb	r2, r3
 80097a2:	f240 73c4 	movw	r3, #1988	@ 0x7c4
 80097a6:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 80097aa:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80097ac:	f240 73c4 	movw	r3, #1988	@ 0x7c4
 80097b0:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 80097b4:	781b      	ldrb	r3, [r3, #0]
 80097b6:	2b01      	cmp	r3, #1
 80097b8:	d904      	bls.n	80097c4 <USBD_SetConfig+0x32>
  {
    USBD_CtlError(pdev, req);
 80097ba:	6839      	ldr	r1, [r7, #0]
 80097bc:	6878      	ldr	r0, [r7, #4]
 80097be:	f000 f96e 	bl	8009a9e <USBD_CtlError>
 80097c2:	e093      	b.n	80098ec <USBD_SetConfig+0x15a>
  }
  else
  {
    switch (pdev->dev_state)
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80097ca:	2b02      	cmp	r3, #2
 80097cc:	d002      	beq.n	80097d4 <USBD_SetConfig+0x42>
 80097ce:	2b03      	cmp	r3, #3
 80097d0:	d02c      	beq.n	800982c <USBD_SetConfig+0x9a>
 80097d2:	e07d      	b.n	80098d0 <USBD_SetConfig+0x13e>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 80097d4:	f240 73c4 	movw	r3, #1988	@ 0x7c4
 80097d8:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 80097dc:	781b      	ldrb	r3, [r3, #0]
 80097de:	2b00      	cmp	r3, #0
 80097e0:	d020      	beq.n	8009824 <USBD_SetConfig+0x92>
        {
          pdev->dev_config = cfgidx;
 80097e2:	f240 73c4 	movw	r3, #1988	@ 0x7c4
 80097e6:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 80097ea:	781b      	ldrb	r3, [r3, #0]
 80097ec:	461a      	mov	r2, r3
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	2203      	movs	r2, #3
 80097f6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 80097fa:	f240 73c4 	movw	r3, #1988	@ 0x7c4
 80097fe:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8009802:	781b      	ldrb	r3, [r3, #0]
 8009804:	4619      	mov	r1, r3
 8009806:	6878      	ldr	r0, [r7, #4]
 8009808:	f7ff f9d9 	bl	8008bbe <USBD_SetClassConfig>
 800980c:	4603      	mov	r3, r0
 800980e:	2b02      	cmp	r3, #2
 8009810:	d104      	bne.n	800981c <USBD_SetConfig+0x8a>
          {
            USBD_CtlError(pdev, req);
 8009812:	6839      	ldr	r1, [r7, #0]
 8009814:	6878      	ldr	r0, [r7, #4]
 8009816:	f000 f942 	bl	8009a9e <USBD_CtlError>
            return;
 800981a:	e067      	b.n	80098ec <USBD_SetConfig+0x15a>
          }
          USBD_CtlSendStatus(pdev);
 800981c:	6878      	ldr	r0, [r7, #4]
 800981e:	f000 fa06 	bl	8009c2e <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8009822:	e063      	b.n	80098ec <USBD_SetConfig+0x15a>
          USBD_CtlSendStatus(pdev);
 8009824:	6878      	ldr	r0, [r7, #4]
 8009826:	f000 fa02 	bl	8009c2e <USBD_CtlSendStatus>
        break;
 800982a:	e05f      	b.n	80098ec <USBD_SetConfig+0x15a>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800982c:	f240 73c4 	movw	r3, #1988	@ 0x7c4
 8009830:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8009834:	781b      	ldrb	r3, [r3, #0]
 8009836:	2b00      	cmp	r3, #0
 8009838:	d118      	bne.n	800986c <USBD_SetConfig+0xda>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	2202      	movs	r2, #2
 800983e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          pdev->dev_config = cfgidx;
 8009842:	f240 73c4 	movw	r3, #1988	@ 0x7c4
 8009846:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800984a:	781b      	ldrb	r3, [r3, #0]
 800984c:	461a      	mov	r2, r3
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 8009852:	f240 73c4 	movw	r3, #1988	@ 0x7c4
 8009856:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800985a:	781b      	ldrb	r3, [r3, #0]
 800985c:	4619      	mov	r1, r3
 800985e:	6878      	ldr	r0, [r7, #4]
 8009860:	f7ff f9cc 	bl	8008bfc <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8009864:	6878      	ldr	r0, [r7, #4]
 8009866:	f000 f9e2 	bl	8009c2e <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800986a:	e03f      	b.n	80098ec <USBD_SetConfig+0x15a>
        else if (cfgidx != pdev->dev_config)
 800986c:	f240 73c4 	movw	r3, #1988	@ 0x7c4
 8009870:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8009874:	781b      	ldrb	r3, [r3, #0]
 8009876:	461a      	mov	r2, r3
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	685b      	ldr	r3, [r3, #4]
 800987c:	429a      	cmp	r2, r3
 800987e:	d023      	beq.n	80098c8 <USBD_SetConfig+0x136>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	685b      	ldr	r3, [r3, #4]
 8009884:	b2db      	uxtb	r3, r3
 8009886:	4619      	mov	r1, r3
 8009888:	6878      	ldr	r0, [r7, #4]
 800988a:	f7ff f9b7 	bl	8008bfc <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800988e:	f240 73c4 	movw	r3, #1988	@ 0x7c4
 8009892:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8009896:	781b      	ldrb	r3, [r3, #0]
 8009898:	461a      	mov	r2, r3
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800989e:	f240 73c4 	movw	r3, #1988	@ 0x7c4
 80098a2:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 80098a6:	781b      	ldrb	r3, [r3, #0]
 80098a8:	4619      	mov	r1, r3
 80098aa:	6878      	ldr	r0, [r7, #4]
 80098ac:	f7ff f987 	bl	8008bbe <USBD_SetClassConfig>
 80098b0:	4603      	mov	r3, r0
 80098b2:	2b02      	cmp	r3, #2
 80098b4:	d104      	bne.n	80098c0 <USBD_SetConfig+0x12e>
            USBD_CtlError(pdev, req);
 80098b6:	6839      	ldr	r1, [r7, #0]
 80098b8:	6878      	ldr	r0, [r7, #4]
 80098ba:	f000 f8f0 	bl	8009a9e <USBD_CtlError>
            return;
 80098be:	e015      	b.n	80098ec <USBD_SetConfig+0x15a>
          USBD_CtlSendStatus(pdev);
 80098c0:	6878      	ldr	r0, [r7, #4]
 80098c2:	f000 f9b4 	bl	8009c2e <USBD_CtlSendStatus>
        break;
 80098c6:	e011      	b.n	80098ec <USBD_SetConfig+0x15a>
          USBD_CtlSendStatus(pdev);
 80098c8:	6878      	ldr	r0, [r7, #4]
 80098ca:	f000 f9b0 	bl	8009c2e <USBD_CtlSendStatus>
        break;
 80098ce:	e00d      	b.n	80098ec <USBD_SetConfig+0x15a>

      default:
        USBD_CtlError(pdev, req);
 80098d0:	6839      	ldr	r1, [r7, #0]
 80098d2:	6878      	ldr	r0, [r7, #4]
 80098d4:	f000 f8e3 	bl	8009a9e <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 80098d8:	f240 73c4 	movw	r3, #1988	@ 0x7c4
 80098dc:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 80098e0:	781b      	ldrb	r3, [r3, #0]
 80098e2:	4619      	mov	r1, r3
 80098e4:	6878      	ldr	r0, [r7, #4]
 80098e6:	f7ff f989 	bl	8008bfc <USBD_ClrClassConfig>
        break;
 80098ea:	bf00      	nop
    }
  }
}
 80098ec:	3708      	adds	r7, #8
 80098ee:	46bd      	mov	sp, r7
 80098f0:	bd80      	pop	{r7, pc}

080098f2 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80098f2:	b580      	push	{r7, lr}
 80098f4:	b082      	sub	sp, #8
 80098f6:	af00      	add	r7, sp, #0
 80098f8:	6078      	str	r0, [r7, #4]
 80098fa:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80098fc:	683b      	ldr	r3, [r7, #0]
 80098fe:	88db      	ldrh	r3, [r3, #6]
 8009900:	2b01      	cmp	r3, #1
 8009902:	d004      	beq.n	800990e <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8009904:	6839      	ldr	r1, [r7, #0]
 8009906:	6878      	ldr	r0, [r7, #4]
 8009908:	f000 f8c9 	bl	8009a9e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800990c:	e022      	b.n	8009954 <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009914:	2b02      	cmp	r3, #2
 8009916:	dc02      	bgt.n	800991e <USBD_GetConfig+0x2c>
 8009918:	2b00      	cmp	r3, #0
 800991a:	dc03      	bgt.n	8009924 <USBD_GetConfig+0x32>
 800991c:	e015      	b.n	800994a <USBD_GetConfig+0x58>
 800991e:	2b03      	cmp	r3, #3
 8009920:	d00b      	beq.n	800993a <USBD_GetConfig+0x48>
 8009922:	e012      	b.n	800994a <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	2200      	movs	r2, #0
 8009928:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	3308      	adds	r3, #8
 800992e:	2201      	movs	r2, #1
 8009930:	4619      	mov	r1, r3
 8009932:	6878      	ldr	r0, [r7, #4]
 8009934:	f000 f91d 	bl	8009b72 <USBD_CtlSendData>
        break;
 8009938:	e00c      	b.n	8009954 <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	3304      	adds	r3, #4
 800993e:	2201      	movs	r2, #1
 8009940:	4619      	mov	r1, r3
 8009942:	6878      	ldr	r0, [r7, #4]
 8009944:	f000 f915 	bl	8009b72 <USBD_CtlSendData>
        break;
 8009948:	e004      	b.n	8009954 <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 800994a:	6839      	ldr	r1, [r7, #0]
 800994c:	6878      	ldr	r0, [r7, #4]
 800994e:	f000 f8a6 	bl	8009a9e <USBD_CtlError>
        break;
 8009952:	bf00      	nop
}
 8009954:	bf00      	nop
 8009956:	3708      	adds	r7, #8
 8009958:	46bd      	mov	sp, r7
 800995a:	bd80      	pop	{r7, pc}

0800995c <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800995c:	b580      	push	{r7, lr}
 800995e:	b082      	sub	sp, #8
 8009960:	af00      	add	r7, sp, #0
 8009962:	6078      	str	r0, [r7, #4]
 8009964:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800996c:	3b01      	subs	r3, #1
 800996e:	2b02      	cmp	r3, #2
 8009970:	d81e      	bhi.n	80099b0 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8009972:	683b      	ldr	r3, [r7, #0]
 8009974:	88db      	ldrh	r3, [r3, #6]
 8009976:	2b02      	cmp	r3, #2
 8009978:	d004      	beq.n	8009984 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800997a:	6839      	ldr	r1, [r7, #0]
 800997c:	6878      	ldr	r0, [r7, #4]
 800997e:	f000 f88e 	bl	8009a9e <USBD_CtlError>
        break;
 8009982:	e01a      	b.n	80099ba <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	2201      	movs	r2, #1
 8009988:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8009990:	2b00      	cmp	r3, #0
 8009992:	d005      	beq.n	80099a0 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	68db      	ldr	r3, [r3, #12]
 8009998:	f043 0202 	orr.w	r2, r3, #2
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	330c      	adds	r3, #12
 80099a4:	2202      	movs	r2, #2
 80099a6:	4619      	mov	r1, r3
 80099a8:	6878      	ldr	r0, [r7, #4]
 80099aa:	f000 f8e2 	bl	8009b72 <USBD_CtlSendData>
      break;
 80099ae:	e004      	b.n	80099ba <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 80099b0:	6839      	ldr	r1, [r7, #0]
 80099b2:	6878      	ldr	r0, [r7, #4]
 80099b4:	f000 f873 	bl	8009a9e <USBD_CtlError>
      break;
 80099b8:	bf00      	nop
  }
}
 80099ba:	bf00      	nop
 80099bc:	3708      	adds	r7, #8
 80099be:	46bd      	mov	sp, r7
 80099c0:	bd80      	pop	{r7, pc}

080099c2 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80099c2:	b580      	push	{r7, lr}
 80099c4:	b082      	sub	sp, #8
 80099c6:	af00      	add	r7, sp, #0
 80099c8:	6078      	str	r0, [r7, #4]
 80099ca:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80099cc:	683b      	ldr	r3, [r7, #0]
 80099ce:	885b      	ldrh	r3, [r3, #2]
 80099d0:	2b01      	cmp	r3, #1
 80099d2:	d106      	bne.n	80099e2 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	2201      	movs	r2, #1
 80099d8:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    USBD_CtlSendStatus(pdev);
 80099dc:	6878      	ldr	r0, [r7, #4]
 80099de:	f000 f926 	bl	8009c2e <USBD_CtlSendStatus>
  }
}
 80099e2:	bf00      	nop
 80099e4:	3708      	adds	r7, #8
 80099e6:	46bd      	mov	sp, r7
 80099e8:	bd80      	pop	{r7, pc}

080099ea <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80099ea:	b580      	push	{r7, lr}
 80099ec:	b082      	sub	sp, #8
 80099ee:	af00      	add	r7, sp, #0
 80099f0:	6078      	str	r0, [r7, #4]
 80099f2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80099fa:	3b01      	subs	r3, #1
 80099fc:	2b02      	cmp	r3, #2
 80099fe:	d80b      	bhi.n	8009a18 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009a00:	683b      	ldr	r3, [r7, #0]
 8009a02:	885b      	ldrh	r3, [r3, #2]
 8009a04:	2b01      	cmp	r3, #1
 8009a06:	d10c      	bne.n	8009a22 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	2200      	movs	r2, #0
 8009a0c:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        USBD_CtlSendStatus(pdev);
 8009a10:	6878      	ldr	r0, [r7, #4]
 8009a12:	f000 f90c 	bl	8009c2e <USBD_CtlSendStatus>
      }
      break;
 8009a16:	e004      	b.n	8009a22 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8009a18:	6839      	ldr	r1, [r7, #0]
 8009a1a:	6878      	ldr	r0, [r7, #4]
 8009a1c:	f000 f83f 	bl	8009a9e <USBD_CtlError>
      break;
 8009a20:	e000      	b.n	8009a24 <USBD_ClrFeature+0x3a>
      break;
 8009a22:	bf00      	nop
  }
}
 8009a24:	bf00      	nop
 8009a26:	3708      	adds	r7, #8
 8009a28:	46bd      	mov	sp, r7
 8009a2a:	bd80      	pop	{r7, pc}

08009a2c <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8009a2c:	b480      	push	{r7}
 8009a2e:	b083      	sub	sp, #12
 8009a30:	af00      	add	r7, sp, #0
 8009a32:	6078      	str	r0, [r7, #4]
 8009a34:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 8009a36:	683b      	ldr	r3, [r7, #0]
 8009a38:	781a      	ldrb	r2, [r3, #0]
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8009a3e:	683b      	ldr	r3, [r7, #0]
 8009a40:	785a      	ldrb	r2, [r3, #1]
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8009a46:	683b      	ldr	r3, [r7, #0]
 8009a48:	3302      	adds	r3, #2
 8009a4a:	781b      	ldrb	r3, [r3, #0]
 8009a4c:	461a      	mov	r2, r3
 8009a4e:	683b      	ldr	r3, [r7, #0]
 8009a50:	3303      	adds	r3, #3
 8009a52:	781b      	ldrb	r3, [r3, #0]
 8009a54:	021b      	lsls	r3, r3, #8
 8009a56:	b29b      	uxth	r3, r3
 8009a58:	4413      	add	r3, r2
 8009a5a:	b29a      	uxth	r2, r3
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8009a60:	683b      	ldr	r3, [r7, #0]
 8009a62:	3304      	adds	r3, #4
 8009a64:	781b      	ldrb	r3, [r3, #0]
 8009a66:	461a      	mov	r2, r3
 8009a68:	683b      	ldr	r3, [r7, #0]
 8009a6a:	3305      	adds	r3, #5
 8009a6c:	781b      	ldrb	r3, [r3, #0]
 8009a6e:	021b      	lsls	r3, r3, #8
 8009a70:	b29b      	uxth	r3, r3
 8009a72:	4413      	add	r3, r2
 8009a74:	b29a      	uxth	r2, r3
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 8009a7a:	683b      	ldr	r3, [r7, #0]
 8009a7c:	3306      	adds	r3, #6
 8009a7e:	781b      	ldrb	r3, [r3, #0]
 8009a80:	461a      	mov	r2, r3
 8009a82:	683b      	ldr	r3, [r7, #0]
 8009a84:	3307      	adds	r3, #7
 8009a86:	781b      	ldrb	r3, [r3, #0]
 8009a88:	021b      	lsls	r3, r3, #8
 8009a8a:	b29b      	uxth	r3, r3
 8009a8c:	4413      	add	r3, r2
 8009a8e:	b29a      	uxth	r2, r3
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	80da      	strh	r2, [r3, #6]

}
 8009a94:	bf00      	nop
 8009a96:	370c      	adds	r7, #12
 8009a98:	46bd      	mov	sp, r7
 8009a9a:	bc80      	pop	{r7}
 8009a9c:	4770      	bx	lr

08009a9e <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 8009a9e:	b580      	push	{r7, lr}
 8009aa0:	b082      	sub	sp, #8
 8009aa2:	af00      	add	r7, sp, #0
 8009aa4:	6078      	str	r0, [r7, #4]
 8009aa6:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 8009aa8:	2180      	movs	r1, #128	@ 0x80
 8009aaa:	6878      	ldr	r0, [r7, #4]
 8009aac:	f000 fc09 	bl	800a2c2 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8009ab0:	2100      	movs	r1, #0
 8009ab2:	6878      	ldr	r0, [r7, #4]
 8009ab4:	f000 fc05 	bl	800a2c2 <USBD_LL_StallEP>
}
 8009ab8:	bf00      	nop
 8009aba:	3708      	adds	r7, #8
 8009abc:	46bd      	mov	sp, r7
 8009abe:	bd80      	pop	{r7, pc}

08009ac0 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8009ac0:	b580      	push	{r7, lr}
 8009ac2:	b086      	sub	sp, #24
 8009ac4:	af00      	add	r7, sp, #0
 8009ac6:	60f8      	str	r0, [r7, #12]
 8009ac8:	60b9      	str	r1, [r7, #8]
 8009aca:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8009acc:	2300      	movs	r3, #0
 8009ace:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 8009ad0:	68fb      	ldr	r3, [r7, #12]
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d032      	beq.n	8009b3c <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8009ad6:	68f8      	ldr	r0, [r7, #12]
 8009ad8:	f000 f834 	bl	8009b44 <USBD_GetLen>
 8009adc:	4603      	mov	r3, r0
 8009ade:	3301      	adds	r3, #1
 8009ae0:	b29b      	uxth	r3, r3
 8009ae2:	005b      	lsls	r3, r3, #1
 8009ae4:	b29a      	uxth	r2, r3
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8009aea:	7dfb      	ldrb	r3, [r7, #23]
 8009aec:	1c5a      	adds	r2, r3, #1
 8009aee:	75fa      	strb	r2, [r7, #23]
 8009af0:	461a      	mov	r2, r3
 8009af2:	68bb      	ldr	r3, [r7, #8]
 8009af4:	4413      	add	r3, r2
 8009af6:	687a      	ldr	r2, [r7, #4]
 8009af8:	7812      	ldrb	r2, [r2, #0]
 8009afa:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8009afc:	7dfb      	ldrb	r3, [r7, #23]
 8009afe:	1c5a      	adds	r2, r3, #1
 8009b00:	75fa      	strb	r2, [r7, #23]
 8009b02:	461a      	mov	r2, r3
 8009b04:	68bb      	ldr	r3, [r7, #8]
 8009b06:	4413      	add	r3, r2
 8009b08:	2203      	movs	r2, #3
 8009b0a:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 8009b0c:	e012      	b.n	8009b34 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 8009b0e:	68fb      	ldr	r3, [r7, #12]
 8009b10:	1c5a      	adds	r2, r3, #1
 8009b12:	60fa      	str	r2, [r7, #12]
 8009b14:	7dfa      	ldrb	r2, [r7, #23]
 8009b16:	1c51      	adds	r1, r2, #1
 8009b18:	75f9      	strb	r1, [r7, #23]
 8009b1a:	4611      	mov	r1, r2
 8009b1c:	68ba      	ldr	r2, [r7, #8]
 8009b1e:	440a      	add	r2, r1
 8009b20:	781b      	ldrb	r3, [r3, #0]
 8009b22:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 8009b24:	7dfb      	ldrb	r3, [r7, #23]
 8009b26:	1c5a      	adds	r2, r3, #1
 8009b28:	75fa      	strb	r2, [r7, #23]
 8009b2a:	461a      	mov	r2, r3
 8009b2c:	68bb      	ldr	r3, [r7, #8]
 8009b2e:	4413      	add	r3, r2
 8009b30:	2200      	movs	r2, #0
 8009b32:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 8009b34:	68fb      	ldr	r3, [r7, #12]
 8009b36:	781b      	ldrb	r3, [r3, #0]
 8009b38:	2b00      	cmp	r3, #0
 8009b3a:	d1e8      	bne.n	8009b0e <USBD_GetString+0x4e>
    }
  }
}
 8009b3c:	bf00      	nop
 8009b3e:	3718      	adds	r7, #24
 8009b40:	46bd      	mov	sp, r7
 8009b42:	bd80      	pop	{r7, pc}

08009b44 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8009b44:	b480      	push	{r7}
 8009b46:	b085      	sub	sp, #20
 8009b48:	af00      	add	r7, sp, #0
 8009b4a:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8009b4c:	2300      	movs	r3, #0
 8009b4e:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 8009b50:	e005      	b.n	8009b5e <USBD_GetLen+0x1a>
  {
    len++;
 8009b52:	7bfb      	ldrb	r3, [r7, #15]
 8009b54:	3301      	adds	r3, #1
 8009b56:	73fb      	strb	r3, [r7, #15]
    buf++;
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	3301      	adds	r3, #1
 8009b5c:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	781b      	ldrb	r3, [r3, #0]
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	d1f5      	bne.n	8009b52 <USBD_GetLen+0xe>
  }

  return len;
 8009b66:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b68:	4618      	mov	r0, r3
 8009b6a:	3714      	adds	r7, #20
 8009b6c:	46bd      	mov	sp, r7
 8009b6e:	bc80      	pop	{r7}
 8009b70:	4770      	bx	lr

08009b72 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8009b72:	b580      	push	{r7, lr}
 8009b74:	b084      	sub	sp, #16
 8009b76:	af00      	add	r7, sp, #0
 8009b78:	60f8      	str	r0, [r7, #12]
 8009b7a:	60b9      	str	r1, [r7, #8]
 8009b7c:	4613      	mov	r3, r2
 8009b7e:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8009b80:	68fb      	ldr	r3, [r7, #12]
 8009b82:	2202      	movs	r2, #2
 8009b84:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8009b88:	88fa      	ldrh	r2, [r7, #6]
 8009b8a:	68fb      	ldr	r3, [r7, #12]
 8009b8c:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 8009b8e:	88fa      	ldrh	r2, [r7, #6]
 8009b90:	68fb      	ldr	r3, [r7, #12]
 8009b92:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009b94:	88fb      	ldrh	r3, [r7, #6]
 8009b96:	68ba      	ldr	r2, [r7, #8]
 8009b98:	2100      	movs	r1, #0
 8009b9a:	68f8      	ldr	r0, [r7, #12]
 8009b9c:	f000 fc19 	bl	800a3d2 <USBD_LL_Transmit>

  return USBD_OK;
 8009ba0:	2300      	movs	r3, #0
}
 8009ba2:	4618      	mov	r0, r3
 8009ba4:	3710      	adds	r7, #16
 8009ba6:	46bd      	mov	sp, r7
 8009ba8:	bd80      	pop	{r7, pc}

08009baa <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 8009baa:	b580      	push	{r7, lr}
 8009bac:	b084      	sub	sp, #16
 8009bae:	af00      	add	r7, sp, #0
 8009bb0:	60f8      	str	r0, [r7, #12]
 8009bb2:	60b9      	str	r1, [r7, #8]
 8009bb4:	4613      	mov	r3, r2
 8009bb6:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009bb8:	88fb      	ldrh	r3, [r7, #6]
 8009bba:	68ba      	ldr	r2, [r7, #8]
 8009bbc:	2100      	movs	r1, #0
 8009bbe:	68f8      	ldr	r0, [r7, #12]
 8009bc0:	f000 fc07 	bl	800a3d2 <USBD_LL_Transmit>

  return USBD_OK;
 8009bc4:	2300      	movs	r3, #0
}
 8009bc6:	4618      	mov	r0, r3
 8009bc8:	3710      	adds	r7, #16
 8009bca:	46bd      	mov	sp, r7
 8009bcc:	bd80      	pop	{r7, pc}

08009bce <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 8009bce:	b580      	push	{r7, lr}
 8009bd0:	b084      	sub	sp, #16
 8009bd2:	af00      	add	r7, sp, #0
 8009bd4:	60f8      	str	r0, [r7, #12]
 8009bd6:	60b9      	str	r1, [r7, #8]
 8009bd8:	4613      	mov	r3, r2
 8009bda:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	2203      	movs	r2, #3
 8009be0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8009be4:	88fa      	ldrh	r2, [r7, #6]
 8009be6:	68fb      	ldr	r3, [r7, #12]
 8009be8:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
  pdev->ep_out[0].rem_length   = len;
 8009bec:	88fa      	ldrh	r2, [r7, #6]
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009bf4:	88fb      	ldrh	r3, [r7, #6]
 8009bf6:	68ba      	ldr	r2, [r7, #8]
 8009bf8:	2100      	movs	r1, #0
 8009bfa:	68f8      	ldr	r0, [r7, #12]
 8009bfc:	f000 fc0c 	bl	800a418 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009c00:	2300      	movs	r3, #0
}
 8009c02:	4618      	mov	r0, r3
 8009c04:	3710      	adds	r7, #16
 8009c06:	46bd      	mov	sp, r7
 8009c08:	bd80      	pop	{r7, pc}

08009c0a <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8009c0a:	b580      	push	{r7, lr}
 8009c0c:	b084      	sub	sp, #16
 8009c0e:	af00      	add	r7, sp, #0
 8009c10:	60f8      	str	r0, [r7, #12]
 8009c12:	60b9      	str	r1, [r7, #8]
 8009c14:	4613      	mov	r3, r2
 8009c16:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009c18:	88fb      	ldrh	r3, [r7, #6]
 8009c1a:	68ba      	ldr	r2, [r7, #8]
 8009c1c:	2100      	movs	r1, #0
 8009c1e:	68f8      	ldr	r0, [r7, #12]
 8009c20:	f000 fbfa 	bl	800a418 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009c24:	2300      	movs	r3, #0
}
 8009c26:	4618      	mov	r0, r3
 8009c28:	3710      	adds	r7, #16
 8009c2a:	46bd      	mov	sp, r7
 8009c2c:	bd80      	pop	{r7, pc}

08009c2e <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8009c2e:	b580      	push	{r7, lr}
 8009c30:	b082      	sub	sp, #8
 8009c32:	af00      	add	r7, sp, #0
 8009c34:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	2204      	movs	r2, #4
 8009c3a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8009c3e:	2300      	movs	r3, #0
 8009c40:	2200      	movs	r2, #0
 8009c42:	2100      	movs	r1, #0
 8009c44:	6878      	ldr	r0, [r7, #4]
 8009c46:	f000 fbc4 	bl	800a3d2 <USBD_LL_Transmit>

  return USBD_OK;
 8009c4a:	2300      	movs	r3, #0
}
 8009c4c:	4618      	mov	r0, r3
 8009c4e:	3708      	adds	r7, #8
 8009c50:	46bd      	mov	sp, r7
 8009c52:	bd80      	pop	{r7, pc}

08009c54 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8009c54:	b580      	push	{r7, lr}
 8009c56:	b082      	sub	sp, #8
 8009c58:	af00      	add	r7, sp, #0
 8009c5a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	2205      	movs	r2, #5
 8009c60:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009c64:	2300      	movs	r3, #0
 8009c66:	2200      	movs	r2, #0
 8009c68:	2100      	movs	r1, #0
 8009c6a:	6878      	ldr	r0, [r7, #4]
 8009c6c:	f000 fbd4 	bl	800a418 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009c70:	2300      	movs	r3, #0
}
 8009c72:	4618      	mov	r0, r3
 8009c74:	3708      	adds	r7, #8
 8009c76:	46bd      	mov	sp, r7
 8009c78:	bd80      	pop	{r7, pc}

08009c7a <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8009c7a:	b580      	push	{r7, lr}
 8009c7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8009c7e:	2200      	movs	r2, #0
 8009c80:	f240 113c 	movw	r1, #316	@ 0x13c
 8009c84:	f2c2 0100 	movt	r1, #8192	@ 0x2000
 8009c88:	f240 70c8 	movw	r0, #1992	@ 0x7c8
 8009c8c:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 8009c90:	f7fe ff3b 	bl	8008b0a <USBD_Init>
 8009c94:	4603      	mov	r3, r0
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	d001      	beq.n	8009c9e <MX_USB_DEVICE_Init+0x24>
  {
    Error_Handler();
 8009c9a:	f7f7 f816 	bl	8000cca <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CUSTOM_HID) != USBD_OK)
 8009c9e:	f240 010c 	movw	r1, #12
 8009ca2:	f2c2 0100 	movt	r1, #8192	@ 0x2000
 8009ca6:	f240 70c8 	movw	r0, #1992	@ 0x7c8
 8009caa:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 8009cae:	f7fe ff57 	bl	8008b60 <USBD_RegisterClass>
 8009cb2:	4603      	mov	r3, r0
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	d001      	beq.n	8009cbc <MX_USB_DEVICE_Init+0x42>
  {
    Error_Handler();
 8009cb8:	f7f7 f807 	bl	8000cca <Error_Handler>
  }
  if (USBD_CUSTOM_HID_RegisterInterface(&hUsbDeviceFS, &USBD_CustomHID_fops_FS) != USBD_OK)
 8009cbc:	f240 112c 	movw	r1, #300	@ 0x12c
 8009cc0:	f2c2 0100 	movt	r1, #8192	@ 0x2000
 8009cc4:	f240 70c8 	movw	r0, #1992	@ 0x7c8
 8009cc8:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 8009ccc:	f7fe ff07 	bl	8008ade <USBD_CUSTOM_HID_RegisterInterface>
 8009cd0:	4603      	mov	r3, r0
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	d001      	beq.n	8009cda <MX_USB_DEVICE_Init+0x60>
  {
    Error_Handler();
 8009cd6:	f7f6 fff8 	bl	8000cca <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8009cda:	f240 70c8 	movw	r0, #1992	@ 0x7c8
 8009cde:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 8009ce2:	f7fe ff56 	bl	8008b92 <USBD_Start>
 8009ce6:	4603      	mov	r3, r0
 8009ce8:	2b00      	cmp	r3, #0
 8009cea:	d001      	beq.n	8009cf0 <MX_USB_DEVICE_Init+0x76>
  {
    Error_Handler();
 8009cec:	f7f6 ffed 	bl	8000cca <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8009cf0:	bf00      	nop
 8009cf2:	bd80      	pop	{r7, pc}

08009cf4 <CUSTOM_HID_Init_FS>:
/**
  * @brief  Initializes the CUSTOM HID media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_Init_FS(void)
{
 8009cf4:	b480      	push	{r7}
 8009cf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
	return (USBD_OK);
 8009cf8:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8009cfa:	4618      	mov	r0, r3
 8009cfc:	46bd      	mov	sp, r7
 8009cfe:	bc80      	pop	{r7}
 8009d00:	4770      	bx	lr

08009d02 <CUSTOM_HID_DeInit_FS>:
/**
  * @brief  DeInitializes the CUSTOM HID media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_DeInit_FS(void)
{
 8009d02:	b480      	push	{r7}
 8009d04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 5 */
	return (USBD_OK);
 8009d06:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8009d08:	4618      	mov	r0, r3
 8009d0a:	46bd      	mov	sp, r7
 8009d0c:	bc80      	pop	{r7}
 8009d0e:	4770      	bx	lr

08009d10 <CUSTOM_HID_OutEvent_FS>:
  * @param  event_idx: Event index
  * @param  state: Event state
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_OutEvent_FS(uint8_t event_idx, uint8_t state)
{
 8009d10:	b480      	push	{r7}
 8009d12:	b083      	sub	sp, #12
 8009d14:	af00      	add	r7, sp, #0
 8009d16:	4603      	mov	r3, r0
 8009d18:	460a      	mov	r2, r1
 8009d1a:	71fb      	strb	r3, [r7, #7]
 8009d1c:	4613      	mov	r3, r2
 8009d1e:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN 6 */
	return (USBD_OK);
 8009d20:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8009d22:	4618      	mov	r0, r3
 8009d24:	370c      	adds	r7, #12
 8009d26:	46bd      	mov	sp, r7
 8009d28:	bc80      	pop	{r7}
 8009d2a:	4770      	bx	lr

08009d2c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009d2c:	b480      	push	{r7}
 8009d2e:	b083      	sub	sp, #12
 8009d30:	af00      	add	r7, sp, #0
 8009d32:	4603      	mov	r3, r0
 8009d34:	6039      	str	r1, [r7, #0]
 8009d36:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8009d38:	683b      	ldr	r3, [r7, #0]
 8009d3a:	2212      	movs	r2, #18
 8009d3c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8009d3e:	f240 1358 	movw	r3, #344	@ 0x158
 8009d42:	f2c2 0300 	movt	r3, #8192	@ 0x2000
}
 8009d46:	4618      	mov	r0, r3
 8009d48:	370c      	adds	r7, #12
 8009d4a:	46bd      	mov	sp, r7
 8009d4c:	bc80      	pop	{r7}
 8009d4e:	4770      	bx	lr

08009d50 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009d50:	b480      	push	{r7}
 8009d52:	b083      	sub	sp, #12
 8009d54:	af00      	add	r7, sp, #0
 8009d56:	4603      	mov	r3, r0
 8009d58:	6039      	str	r1, [r7, #0]
 8009d5a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8009d5c:	683b      	ldr	r3, [r7, #0]
 8009d5e:	2204      	movs	r2, #4
 8009d60:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8009d62:	f240 136c 	movw	r3, #364	@ 0x16c
 8009d66:	f2c2 0300 	movt	r3, #8192	@ 0x2000
}
 8009d6a:	4618      	mov	r0, r3
 8009d6c:	370c      	adds	r7, #12
 8009d6e:	46bd      	mov	sp, r7
 8009d70:	bc80      	pop	{r7}
 8009d72:	4770      	bx	lr

08009d74 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009d74:	b580      	push	{r7, lr}
 8009d76:	b082      	sub	sp, #8
 8009d78:	af00      	add	r7, sp, #0
 8009d7a:	4603      	mov	r3, r0
 8009d7c:	6039      	str	r1, [r7, #0]
 8009d7e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009d80:	79fb      	ldrb	r3, [r7, #7]
 8009d82:	2b00      	cmp	r3, #0
 8009d84:	d10b      	bne.n	8009d9e <USBD_FS_ProductStrDescriptor+0x2a>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009d86:	683a      	ldr	r2, [r7, #0]
 8009d88:	f640 218c 	movw	r1, #2700	@ 0xa8c
 8009d8c:	f2c2 0100 	movt	r1, #8192	@ 0x2000
 8009d90:	f64b 5024 	movw	r0, #48420	@ 0xbd24
 8009d94:	f6c0 0000 	movt	r0, #2048	@ 0x800
 8009d98:	f7ff fe92 	bl	8009ac0 <USBD_GetString>
 8009d9c:	e00a      	b.n	8009db4 <USBD_FS_ProductStrDescriptor+0x40>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009d9e:	683a      	ldr	r2, [r7, #0]
 8009da0:	f640 218c 	movw	r1, #2700	@ 0xa8c
 8009da4:	f2c2 0100 	movt	r1, #8192	@ 0x2000
 8009da8:	f64b 5024 	movw	r0, #48420	@ 0xbd24
 8009dac:	f6c0 0000 	movt	r0, #2048	@ 0x800
 8009db0:	f7ff fe86 	bl	8009ac0 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009db4:	f640 238c 	movw	r3, #2700	@ 0xa8c
 8009db8:	f2c2 0300 	movt	r3, #8192	@ 0x2000
}
 8009dbc:	4618      	mov	r0, r3
 8009dbe:	3708      	adds	r7, #8
 8009dc0:	46bd      	mov	sp, r7
 8009dc2:	bd80      	pop	{r7, pc}

08009dc4 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009dc4:	b580      	push	{r7, lr}
 8009dc6:	b082      	sub	sp, #8
 8009dc8:	af00      	add	r7, sp, #0
 8009dca:	4603      	mov	r3, r0
 8009dcc:	6039      	str	r1, [r7, #0]
 8009dce:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8009dd0:	683a      	ldr	r2, [r7, #0]
 8009dd2:	f640 218c 	movw	r1, #2700	@ 0xa8c
 8009dd6:	f2c2 0100 	movt	r1, #8192	@ 0x2000
 8009dda:	f64b 5044 	movw	r0, #48452	@ 0xbd44
 8009dde:	f6c0 0000 	movt	r0, #2048	@ 0x800
 8009de2:	f7ff fe6d 	bl	8009ac0 <USBD_GetString>
  return USBD_StrDesc;
 8009de6:	f640 238c 	movw	r3, #2700	@ 0xa8c
 8009dea:	f2c2 0300 	movt	r3, #8192	@ 0x2000
}
 8009dee:	4618      	mov	r0, r3
 8009df0:	3708      	adds	r7, #8
 8009df2:	46bd      	mov	sp, r7
 8009df4:	bd80      	pop	{r7, pc}

08009df6 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009df6:	b580      	push	{r7, lr}
 8009df8:	b082      	sub	sp, #8
 8009dfa:	af00      	add	r7, sp, #0
 8009dfc:	4603      	mov	r3, r0
 8009dfe:	6039      	str	r1, [r7, #0]
 8009e00:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8009e02:	683b      	ldr	r3, [r7, #0]
 8009e04:	221a      	movs	r2, #26
 8009e06:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8009e08:	f000 f858 	bl	8009ebc <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8009e0c:	f240 1370 	movw	r3, #368	@ 0x170
 8009e10:	f2c2 0300 	movt	r3, #8192	@ 0x2000
}
 8009e14:	4618      	mov	r0, r3
 8009e16:	3708      	adds	r7, #8
 8009e18:	46bd      	mov	sp, r7
 8009e1a:	bd80      	pop	{r7, pc}

08009e1c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009e1c:	b580      	push	{r7, lr}
 8009e1e:	b082      	sub	sp, #8
 8009e20:	af00      	add	r7, sp, #0
 8009e22:	4603      	mov	r3, r0
 8009e24:	6039      	str	r1, [r7, #0]
 8009e26:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8009e28:	79fb      	ldrb	r3, [r7, #7]
 8009e2a:	2b00      	cmp	r3, #0
 8009e2c:	d10b      	bne.n	8009e46 <USBD_FS_ConfigStrDescriptor+0x2a>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009e2e:	683a      	ldr	r2, [r7, #0]
 8009e30:	f640 218c 	movw	r1, #2700	@ 0xa8c
 8009e34:	f2c2 0100 	movt	r1, #8192	@ 0x2000
 8009e38:	f64b 5058 	movw	r0, #48472	@ 0xbd58
 8009e3c:	f6c0 0000 	movt	r0, #2048	@ 0x800
 8009e40:	f7ff fe3e 	bl	8009ac0 <USBD_GetString>
 8009e44:	e00a      	b.n	8009e5c <USBD_FS_ConfigStrDescriptor+0x40>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009e46:	683a      	ldr	r2, [r7, #0]
 8009e48:	f640 218c 	movw	r1, #2700	@ 0xa8c
 8009e4c:	f2c2 0100 	movt	r1, #8192	@ 0x2000
 8009e50:	f64b 5058 	movw	r0, #48472	@ 0xbd58
 8009e54:	f6c0 0000 	movt	r0, #2048	@ 0x800
 8009e58:	f7ff fe32 	bl	8009ac0 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009e5c:	f640 238c 	movw	r3, #2700	@ 0xa8c
 8009e60:	f2c2 0300 	movt	r3, #8192	@ 0x2000
}
 8009e64:	4618      	mov	r0, r3
 8009e66:	3708      	adds	r7, #8
 8009e68:	46bd      	mov	sp, r7
 8009e6a:	bd80      	pop	{r7, pc}

08009e6c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009e6c:	b580      	push	{r7, lr}
 8009e6e:	b082      	sub	sp, #8
 8009e70:	af00      	add	r7, sp, #0
 8009e72:	4603      	mov	r3, r0
 8009e74:	6039      	str	r1, [r7, #0]
 8009e76:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009e78:	79fb      	ldrb	r3, [r7, #7]
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	d10b      	bne.n	8009e96 <USBD_FS_InterfaceStrDescriptor+0x2a>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009e7e:	683a      	ldr	r2, [r7, #0]
 8009e80:	f640 218c 	movw	r1, #2700	@ 0xa8c
 8009e84:	f2c2 0100 	movt	r1, #8192	@ 0x2000
 8009e88:	f64b 506c 	movw	r0, #48492	@ 0xbd6c
 8009e8c:	f6c0 0000 	movt	r0, #2048	@ 0x800
 8009e90:	f7ff fe16 	bl	8009ac0 <USBD_GetString>
 8009e94:	e00a      	b.n	8009eac <USBD_FS_InterfaceStrDescriptor+0x40>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009e96:	683a      	ldr	r2, [r7, #0]
 8009e98:	f640 218c 	movw	r1, #2700	@ 0xa8c
 8009e9c:	f2c2 0100 	movt	r1, #8192	@ 0x2000
 8009ea0:	f64b 506c 	movw	r0, #48492	@ 0xbd6c
 8009ea4:	f6c0 0000 	movt	r0, #2048	@ 0x800
 8009ea8:	f7ff fe0a 	bl	8009ac0 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009eac:	f640 238c 	movw	r3, #2700	@ 0xa8c
 8009eb0:	f2c2 0300 	movt	r3, #8192	@ 0x2000
}
 8009eb4:	4618      	mov	r0, r3
 8009eb6:	3708      	adds	r7, #8
 8009eb8:	46bd      	mov	sp, r7
 8009eba:	bd80      	pop	{r7, pc}

08009ebc <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8009ebc:	b580      	push	{r7, lr}
 8009ebe:	b084      	sub	sp, #16
 8009ec0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8009ec2:	f24f 73e8 	movw	r3, #63464	@ 0xf7e8
 8009ec6:	f6c1 73ff 	movt	r3, #8191	@ 0x1fff
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8009ece:	f24f 73ec 	movw	r3, #63468	@ 0xf7ec
 8009ed2:	f6c1 73ff 	movt	r3, #8191	@ 0x1fff
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8009eda:	f24f 73f0 	movw	r3, #63472	@ 0xf7f0
 8009ede:	f6c1 73ff 	movt	r3, #8191	@ 0x1fff
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8009ee6:	68fa      	ldr	r2, [r7, #12]
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	4413      	add	r3, r2
 8009eec:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8009eee:	68fb      	ldr	r3, [r7, #12]
 8009ef0:	2b00      	cmp	r3, #0
 8009ef2:	d00f      	beq.n	8009f14 <Get_SerialNum+0x58>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8009ef4:	2208      	movs	r2, #8
 8009ef6:	f240 1172 	movw	r1, #370	@ 0x172
 8009efa:	f2c2 0100 	movt	r1, #8192	@ 0x2000
 8009efe:	68f8      	ldr	r0, [r7, #12]
 8009f00:	f000 f80c 	bl	8009f1c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8009f04:	2204      	movs	r2, #4
 8009f06:	f240 1182 	movw	r1, #386	@ 0x182
 8009f0a:	f2c2 0100 	movt	r1, #8192	@ 0x2000
 8009f0e:	68b8      	ldr	r0, [r7, #8]
 8009f10:	f000 f804 	bl	8009f1c <IntToUnicode>
  }
}
 8009f14:	bf00      	nop
 8009f16:	3710      	adds	r7, #16
 8009f18:	46bd      	mov	sp, r7
 8009f1a:	bd80      	pop	{r7, pc}

08009f1c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8009f1c:	b480      	push	{r7}
 8009f1e:	b087      	sub	sp, #28
 8009f20:	af00      	add	r7, sp, #0
 8009f22:	60f8      	str	r0, [r7, #12]
 8009f24:	60b9      	str	r1, [r7, #8]
 8009f26:	4613      	mov	r3, r2
 8009f28:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8009f2a:	2300      	movs	r3, #0
 8009f2c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8009f2e:	2300      	movs	r3, #0
 8009f30:	75fb      	strb	r3, [r7, #23]
 8009f32:	e027      	b.n	8009f84 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8009f34:	68fb      	ldr	r3, [r7, #12]
 8009f36:	0f1b      	lsrs	r3, r3, #28
 8009f38:	2b09      	cmp	r3, #9
 8009f3a:	d80b      	bhi.n	8009f54 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8009f3c:	68fb      	ldr	r3, [r7, #12]
 8009f3e:	0f1b      	lsrs	r3, r3, #28
 8009f40:	b2da      	uxtb	r2, r3
 8009f42:	7dfb      	ldrb	r3, [r7, #23]
 8009f44:	005b      	lsls	r3, r3, #1
 8009f46:	4619      	mov	r1, r3
 8009f48:	68bb      	ldr	r3, [r7, #8]
 8009f4a:	440b      	add	r3, r1
 8009f4c:	3230      	adds	r2, #48	@ 0x30
 8009f4e:	b2d2      	uxtb	r2, r2
 8009f50:	701a      	strb	r2, [r3, #0]
 8009f52:	e00a      	b.n	8009f6a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8009f54:	68fb      	ldr	r3, [r7, #12]
 8009f56:	0f1b      	lsrs	r3, r3, #28
 8009f58:	b2da      	uxtb	r2, r3
 8009f5a:	7dfb      	ldrb	r3, [r7, #23]
 8009f5c:	005b      	lsls	r3, r3, #1
 8009f5e:	4619      	mov	r1, r3
 8009f60:	68bb      	ldr	r3, [r7, #8]
 8009f62:	440b      	add	r3, r1
 8009f64:	3237      	adds	r2, #55	@ 0x37
 8009f66:	b2d2      	uxtb	r2, r2
 8009f68:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8009f6a:	68fb      	ldr	r3, [r7, #12]
 8009f6c:	011b      	lsls	r3, r3, #4
 8009f6e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8009f70:	7dfb      	ldrb	r3, [r7, #23]
 8009f72:	005b      	lsls	r3, r3, #1
 8009f74:	3301      	adds	r3, #1
 8009f76:	68ba      	ldr	r2, [r7, #8]
 8009f78:	4413      	add	r3, r2
 8009f7a:	2200      	movs	r2, #0
 8009f7c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8009f7e:	7dfb      	ldrb	r3, [r7, #23]
 8009f80:	3301      	adds	r3, #1
 8009f82:	75fb      	strb	r3, [r7, #23]
 8009f84:	7dfa      	ldrb	r2, [r7, #23]
 8009f86:	79fb      	ldrb	r3, [r7, #7]
 8009f88:	429a      	cmp	r2, r3
 8009f8a:	d3d3      	bcc.n	8009f34 <IntToUnicode+0x18>
  }
}
 8009f8c:	bf00      	nop
 8009f8e:	bf00      	nop
 8009f90:	371c      	adds	r7, #28
 8009f92:	46bd      	mov	sp, r7
 8009f94:	bc80      	pop	{r7}
 8009f96:	4770      	bx	lr

08009f98 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8009f98:	b580      	push	{r7, lr}
 8009f9a:	b084      	sub	sp, #16
 8009f9c:	af00      	add	r7, sp, #0
 8009f9e:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	681a      	ldr	r2, [r3, #0]
 8009fa4:	f44f 43b8 	mov.w	r3, #23552	@ 0x5c00
 8009fa8:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 8009fac:	429a      	cmp	r2, r3
 8009fae:	d11c      	bne.n	8009fea <HAL_PCD_MspInit+0x52>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8009fb0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009fb4:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8009fb8:	69da      	ldr	r2, [r3, #28]
 8009fba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009fbe:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8009fc2:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8009fc6:	61da      	str	r2, [r3, #28]
 8009fc8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009fcc:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8009fd0:	69db      	ldr	r3, [r3, #28]
 8009fd2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009fd6:	60fb      	str	r3, [r7, #12]
 8009fd8:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8009fda:	2200      	movs	r2, #0
 8009fdc:	2100      	movs	r1, #0
 8009fde:	2014      	movs	r0, #20
 8009fe0:	f7f7 ff02 	bl	8001de8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8009fe4:	2014      	movs	r0, #20
 8009fe6:	f7f7 ff1b 	bl	8001e20 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8009fea:	bf00      	nop
 8009fec:	3710      	adds	r7, #16
 8009fee:	46bd      	mov	sp, r7
 8009ff0:	bd80      	pop	{r7, pc}

08009ff2 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009ff2:	b580      	push	{r7, lr}
 8009ff4:	b082      	sub	sp, #8
 8009ff6:	af00      	add	r7, sp, #0
 8009ff8:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 800a006:	4619      	mov	r1, r3
 800a008:	4610      	mov	r0, r2
 800a00a:	f7fe fe0a 	bl	8008c22 <USBD_LL_SetupStage>
}
 800a00e:	bf00      	nop
 800a010:	3708      	adds	r7, #8
 800a012:	46bd      	mov	sp, r7
 800a014:	bd80      	pop	{r7, pc}

0800a016 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a016:	b580      	push	{r7, lr}
 800a018:	b082      	sub	sp, #8
 800a01a:	af00      	add	r7, sp, #0
 800a01c:	6078      	str	r0, [r7, #4]
 800a01e:	460b      	mov	r3, r1
 800a020:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	f8d3 02d4 	ldr.w	r0, [r3, #724]	@ 0x2d4
 800a028:	78fa      	ldrb	r2, [r7, #3]
 800a02a:	6879      	ldr	r1, [r7, #4]
 800a02c:	4613      	mov	r3, r2
 800a02e:	009b      	lsls	r3, r3, #2
 800a030:	4413      	add	r3, r2
 800a032:	00db      	lsls	r3, r3, #3
 800a034:	440b      	add	r3, r1
 800a036:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800a03a:	681a      	ldr	r2, [r3, #0]
 800a03c:	78fb      	ldrb	r3, [r7, #3]
 800a03e:	4619      	mov	r1, r3
 800a040:	f7fe fe3c 	bl	8008cbc <USBD_LL_DataOutStage>
}
 800a044:	bf00      	nop
 800a046:	3708      	adds	r7, #8
 800a048:	46bd      	mov	sp, r7
 800a04a:	bd80      	pop	{r7, pc}

0800a04c <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a04c:	b580      	push	{r7, lr}
 800a04e:	b082      	sub	sp, #8
 800a050:	af00      	add	r7, sp, #0
 800a052:	6078      	str	r0, [r7, #4]
 800a054:	460b      	mov	r3, r1
 800a056:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	f8d3 02d4 	ldr.w	r0, [r3, #724]	@ 0x2d4
 800a05e:	78fa      	ldrb	r2, [r7, #3]
 800a060:	6879      	ldr	r1, [r7, #4]
 800a062:	4613      	mov	r3, r2
 800a064:	009b      	lsls	r3, r3, #2
 800a066:	4413      	add	r3, r2
 800a068:	00db      	lsls	r3, r3, #3
 800a06a:	440b      	add	r3, r1
 800a06c:	3324      	adds	r3, #36	@ 0x24
 800a06e:	681a      	ldr	r2, [r3, #0]
 800a070:	78fb      	ldrb	r3, [r7, #3]
 800a072:	4619      	mov	r1, r3
 800a074:	f7fe fe93 	bl	8008d9e <USBD_LL_DataInStage>
}
 800a078:	bf00      	nop
 800a07a:	3708      	adds	r7, #8
 800a07c:	46bd      	mov	sp, r7
 800a07e:	bd80      	pop	{r7, pc}

0800a080 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a080:	b580      	push	{r7, lr}
 800a082:	b082      	sub	sp, #8
 800a084:	af00      	add	r7, sp, #0
 800a086:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a08e:	4618      	mov	r0, r3
 800a090:	f7fe ffa3 	bl	8008fda <USBD_LL_SOF>
}
 800a094:	bf00      	nop
 800a096:	3708      	adds	r7, #8
 800a098:	46bd      	mov	sp, r7
 800a09a:	bd80      	pop	{r7, pc}

0800a09c <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a09c:	b580      	push	{r7, lr}
 800a09e:	b084      	sub	sp, #16
 800a0a0:	af00      	add	r7, sp, #0
 800a0a2:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800a0a4:	2301      	movs	r3, #1
 800a0a6:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	799b      	ldrb	r3, [r3, #6]
 800a0ac:	2b02      	cmp	r3, #2
 800a0ae:	d001      	beq.n	800a0b4 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800a0b0:	f7f6 fe0b 	bl	8000cca <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a0ba:	7bfa      	ldrb	r2, [r7, #15]
 800a0bc:	4611      	mov	r1, r2
 800a0be:	4618      	mov	r0, r3
 800a0c0:	f7fe ff53 	bl	8008f6a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a0ca:	4618      	mov	r0, r3
 800a0cc:	f7fe ff0c 	bl	8008ee8 <USBD_LL_Reset>
}
 800a0d0:	bf00      	nop
 800a0d2:	3710      	adds	r7, #16
 800a0d4:	46bd      	mov	sp, r7
 800a0d6:	bd80      	pop	{r7, pc}

0800a0d8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a0d8:	b580      	push	{r7, lr}
 800a0da:	b082      	sub	sp, #8
 800a0dc:	af00      	add	r7, sp, #0
 800a0de:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a0e6:	4618      	mov	r0, r3
 800a0e8:	f7fe ff4e 	bl	8008f88 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	7a9b      	ldrb	r3, [r3, #10]
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	d00b      	beq.n	800a10c <HAL_PCD_SuspendCallback+0x34>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a0f4:	f44f 436d 	mov.w	r3, #60672	@ 0xed00
 800a0f8:	f2ce 0300 	movt	r3, #57344	@ 0xe000
 800a0fc:	691a      	ldr	r2, [r3, #16]
 800a0fe:	f44f 436d 	mov.w	r3, #60672	@ 0xed00
 800a102:	f2ce 0300 	movt	r3, #57344	@ 0xe000
 800a106:	f042 0206 	orr.w	r2, r2, #6
 800a10a:	611a      	str	r2, [r3, #16]
  }
  /* USER CODE END 2 */
}
 800a10c:	bf00      	nop
 800a10e:	3708      	adds	r7, #8
 800a110:	46bd      	mov	sp, r7
 800a112:	bd80      	pop	{r7, pc}

0800a114 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a114:	b580      	push	{r7, lr}
 800a116:	b082      	sub	sp, #8
 800a118:	af00      	add	r7, sp, #0
 800a11a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a122:	4618      	mov	r0, r3
 800a124:	f7fe ff44 	bl	8008fb0 <USBD_LL_Resume>
}
 800a128:	bf00      	nop
 800a12a:	3708      	adds	r7, #8
 800a12c:	46bd      	mov	sp, r7
 800a12e:	bd80      	pop	{r7, pc}

0800a130 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800a130:	b580      	push	{r7, lr}
 800a132:	b082      	sub	sp, #8
 800a134:	af00      	add	r7, sp, #0
 800a136:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800a138:	f640 438c 	movw	r3, #3212	@ 0xc8c
 800a13c:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800a140:	687a      	ldr	r2, [r7, #4]
 800a142:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
  pdev->pData = &hpcd_USB_FS;
 800a146:	687a      	ldr	r2, [r7, #4]
 800a148:	f640 438c 	movw	r3, #3212	@ 0xc8c
 800a14c:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800a150:	f8c2 32c0 	str.w	r3, [r2, #704]	@ 0x2c0

  hpcd_USB_FS.Instance = USB;
 800a154:	f640 428c 	movw	r2, #3212	@ 0xc8c
 800a158:	f2c2 0200 	movt	r2, #8192	@ 0x2000
 800a15c:	f44f 43b8 	mov.w	r3, #23552	@ 0x5c00
 800a160:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 800a164:	6013      	str	r3, [r2, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800a166:	f640 438c 	movw	r3, #3212	@ 0xc8c
 800a16a:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800a16e:	2208      	movs	r2, #8
 800a170:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800a172:	f640 438c 	movw	r3, #3212	@ 0xc8c
 800a176:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800a17a:	2202      	movs	r2, #2
 800a17c:	719a      	strb	r2, [r3, #6]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800a17e:	f640 438c 	movw	r3, #3212	@ 0xc8c
 800a182:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800a186:	2200      	movs	r2, #0
 800a188:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800a18a:	f640 438c 	movw	r3, #3212	@ 0xc8c
 800a18e:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800a192:	2200      	movs	r2, #0
 800a194:	72da      	strb	r2, [r3, #11]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800a196:	f640 438c 	movw	r3, #3212	@ 0xc8c
 800a19a:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800a19e:	2200      	movs	r2, #0
 800a1a0:	731a      	strb	r2, [r3, #12]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800a1a2:	f640 408c 	movw	r0, #3212	@ 0xc8c
 800a1a6:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 800a1aa:	f7f8 fa9e 	bl	80026ea <HAL_PCD_Init>
 800a1ae:	4603      	mov	r3, r0
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	d001      	beq.n	800a1b8 <USBD_LL_Init+0x88>
  {
    Error_Handler( );
 800a1b4:	f7f6 fd89 	bl	8000cca <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800a1be:	2318      	movs	r3, #24
 800a1c0:	2200      	movs	r2, #0
 800a1c2:	2100      	movs	r1, #0
 800a1c4:	f7f9 ff98 	bl	80040f8 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800a1ce:	2358      	movs	r3, #88	@ 0x58
 800a1d0:	2200      	movs	r2, #0
 800a1d2:	2180      	movs	r1, #128	@ 0x80
 800a1d4:	f7f9 ff90 	bl	80040f8 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CUSTOM_HID */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , CUSTOM_HID_EPIN_ADDR , PCD_SNG_BUF, 0x98);
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800a1de:	2398      	movs	r3, #152	@ 0x98
 800a1e0:	2200      	movs	r2, #0
 800a1e2:	2181      	movs	r1, #129	@ 0x81
 800a1e4:	f7f9 ff88 	bl	80040f8 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , CUSTOM_HID_EPOUT_ADDR , PCD_SNG_BUF, 0xD8);
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800a1ee:	23d8      	movs	r3, #216	@ 0xd8
 800a1f0:	2200      	movs	r2, #0
 800a1f2:	2101      	movs	r1, #1
 800a1f4:	f7f9 ff80 	bl	80040f8 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CUSTOM_HID */
  return USBD_OK;
 800a1f8:	2300      	movs	r3, #0
}
 800a1fa:	4618      	mov	r0, r3
 800a1fc:	3708      	adds	r7, #8
 800a1fe:	46bd      	mov	sp, r7
 800a200:	bd80      	pop	{r7, pc}

0800a202 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800a202:	b580      	push	{r7, lr}
 800a204:	b084      	sub	sp, #16
 800a206:	af00      	add	r7, sp, #0
 800a208:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a20a:	2300      	movs	r3, #0
 800a20c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a20e:	2300      	movs	r3, #0
 800a210:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a218:	4618      	mov	r0, r3
 800a21a:	f7f8 fb5c 	bl	80028d6 <HAL_PCD_Start>
 800a21e:	4603      	mov	r3, r0
 800a220:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a222:	7bfb      	ldrb	r3, [r7, #15]
 800a224:	4618      	mov	r0, r3
 800a226:	f000 f93b 	bl	800a4a0 <USBD_Get_USB_Status>
 800a22a:	4603      	mov	r3, r0
 800a22c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a22e:	7bbb      	ldrb	r3, [r7, #14]
}
 800a230:	4618      	mov	r0, r3
 800a232:	3710      	adds	r7, #16
 800a234:	46bd      	mov	sp, r7
 800a236:	bd80      	pop	{r7, pc}

0800a238 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800a238:	b580      	push	{r7, lr}
 800a23a:	b084      	sub	sp, #16
 800a23c:	af00      	add	r7, sp, #0
 800a23e:	6078      	str	r0, [r7, #4]
 800a240:	4608      	mov	r0, r1
 800a242:	4611      	mov	r1, r2
 800a244:	461a      	mov	r2, r3
 800a246:	4603      	mov	r3, r0
 800a248:	70fb      	strb	r3, [r7, #3]
 800a24a:	460b      	mov	r3, r1
 800a24c:	70bb      	strb	r3, [r7, #2]
 800a24e:	4613      	mov	r3, r2
 800a250:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a252:	2300      	movs	r3, #0
 800a254:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a256:	2300      	movs	r3, #0
 800a258:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800a260:	78bb      	ldrb	r3, [r7, #2]
 800a262:	883a      	ldrh	r2, [r7, #0]
 800a264:	78f9      	ldrb	r1, [r7, #3]
 800a266:	f7f8 fcb0 	bl	8002bca <HAL_PCD_EP_Open>
 800a26a:	4603      	mov	r3, r0
 800a26c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a26e:	7bfb      	ldrb	r3, [r7, #15]
 800a270:	4618      	mov	r0, r3
 800a272:	f000 f915 	bl	800a4a0 <USBD_Get_USB_Status>
 800a276:	4603      	mov	r3, r0
 800a278:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a27a:	7bbb      	ldrb	r3, [r7, #14]
}
 800a27c:	4618      	mov	r0, r3
 800a27e:	3710      	adds	r7, #16
 800a280:	46bd      	mov	sp, r7
 800a282:	bd80      	pop	{r7, pc}

0800a284 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a284:	b580      	push	{r7, lr}
 800a286:	b084      	sub	sp, #16
 800a288:	af00      	add	r7, sp, #0
 800a28a:	6078      	str	r0, [r7, #4]
 800a28c:	460b      	mov	r3, r1
 800a28e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a290:	2300      	movs	r3, #0
 800a292:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a294:	2300      	movs	r3, #0
 800a296:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a29e:	78fa      	ldrb	r2, [r7, #3]
 800a2a0:	4611      	mov	r1, r2
 800a2a2:	4618      	mov	r0, r3
 800a2a4:	f7f8 fcee 	bl	8002c84 <HAL_PCD_EP_Close>
 800a2a8:	4603      	mov	r3, r0
 800a2aa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a2ac:	7bfb      	ldrb	r3, [r7, #15]
 800a2ae:	4618      	mov	r0, r3
 800a2b0:	f000 f8f6 	bl	800a4a0 <USBD_Get_USB_Status>
 800a2b4:	4603      	mov	r3, r0
 800a2b6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a2b8:	7bbb      	ldrb	r3, [r7, #14]
}
 800a2ba:	4618      	mov	r0, r3
 800a2bc:	3710      	adds	r7, #16
 800a2be:	46bd      	mov	sp, r7
 800a2c0:	bd80      	pop	{r7, pc}

0800a2c2 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a2c2:	b580      	push	{r7, lr}
 800a2c4:	b084      	sub	sp, #16
 800a2c6:	af00      	add	r7, sp, #0
 800a2c8:	6078      	str	r0, [r7, #4]
 800a2ca:	460b      	mov	r3, r1
 800a2cc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a2ce:	2300      	movs	r3, #0
 800a2d0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a2d2:	2300      	movs	r3, #0
 800a2d4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a2dc:	78fa      	ldrb	r2, [r7, #3]
 800a2de:	4611      	mov	r1, r2
 800a2e0:	4618      	mov	r0, r3
 800a2e2:	f7f8 fd7f 	bl	8002de4 <HAL_PCD_EP_SetStall>
 800a2e6:	4603      	mov	r3, r0
 800a2e8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a2ea:	7bfb      	ldrb	r3, [r7, #15]
 800a2ec:	4618      	mov	r0, r3
 800a2ee:	f000 f8d7 	bl	800a4a0 <USBD_Get_USB_Status>
 800a2f2:	4603      	mov	r3, r0
 800a2f4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a2f6:	7bbb      	ldrb	r3, [r7, #14]
}
 800a2f8:	4618      	mov	r0, r3
 800a2fa:	3710      	adds	r7, #16
 800a2fc:	46bd      	mov	sp, r7
 800a2fe:	bd80      	pop	{r7, pc}

0800a300 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a300:	b580      	push	{r7, lr}
 800a302:	b084      	sub	sp, #16
 800a304:	af00      	add	r7, sp, #0
 800a306:	6078      	str	r0, [r7, #4]
 800a308:	460b      	mov	r3, r1
 800a30a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a30c:	2300      	movs	r3, #0
 800a30e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a310:	2300      	movs	r3, #0
 800a312:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a31a:	78fa      	ldrb	r2, [r7, #3]
 800a31c:	4611      	mov	r1, r2
 800a31e:	4618      	mov	r0, r3
 800a320:	f7f8 fdc0 	bl	8002ea4 <HAL_PCD_EP_ClrStall>
 800a324:	4603      	mov	r3, r0
 800a326:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a328:	7bfb      	ldrb	r3, [r7, #15]
 800a32a:	4618      	mov	r0, r3
 800a32c:	f000 f8b8 	bl	800a4a0 <USBD_Get_USB_Status>
 800a330:	4603      	mov	r3, r0
 800a332:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a334:	7bbb      	ldrb	r3, [r7, #14]
}
 800a336:	4618      	mov	r0, r3
 800a338:	3710      	adds	r7, #16
 800a33a:	46bd      	mov	sp, r7
 800a33c:	bd80      	pop	{r7, pc}

0800a33e <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a33e:	b480      	push	{r7}
 800a340:	b085      	sub	sp, #20
 800a342:	af00      	add	r7, sp, #0
 800a344:	6078      	str	r0, [r7, #4]
 800a346:	460b      	mov	r3, r1
 800a348:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a350:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800a352:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a356:	2b00      	cmp	r3, #0
 800a358:	da0b      	bge.n	800a372 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800a35a:	78fb      	ldrb	r3, [r7, #3]
 800a35c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a360:	68f9      	ldr	r1, [r7, #12]
 800a362:	4613      	mov	r3, r2
 800a364:	009b      	lsls	r3, r3, #2
 800a366:	4413      	add	r3, r2
 800a368:	00db      	lsls	r3, r3, #3
 800a36a:	440b      	add	r3, r1
 800a36c:	3312      	adds	r3, #18
 800a36e:	781b      	ldrb	r3, [r3, #0]
 800a370:	e00b      	b.n	800a38a <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800a372:	78fb      	ldrb	r3, [r7, #3]
 800a374:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a378:	68f9      	ldr	r1, [r7, #12]
 800a37a:	4613      	mov	r3, r2
 800a37c:	009b      	lsls	r3, r3, #2
 800a37e:	4413      	add	r3, r2
 800a380:	00db      	lsls	r3, r3, #3
 800a382:	440b      	add	r3, r1
 800a384:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 800a388:	781b      	ldrb	r3, [r3, #0]
  }
}
 800a38a:	4618      	mov	r0, r3
 800a38c:	3714      	adds	r7, #20
 800a38e:	46bd      	mov	sp, r7
 800a390:	bc80      	pop	{r7}
 800a392:	4770      	bx	lr

0800a394 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800a394:	b580      	push	{r7, lr}
 800a396:	b084      	sub	sp, #16
 800a398:	af00      	add	r7, sp, #0
 800a39a:	6078      	str	r0, [r7, #4]
 800a39c:	460b      	mov	r3, r1
 800a39e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a3a0:	2300      	movs	r3, #0
 800a3a2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a3a4:	2300      	movs	r3, #0
 800a3a6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a3ae:	78fa      	ldrb	r2, [r7, #3]
 800a3b0:	4611      	mov	r1, r2
 800a3b2:	4618      	mov	r0, r3
 800a3b4:	f7f8 fbe5 	bl	8002b82 <HAL_PCD_SetAddress>
 800a3b8:	4603      	mov	r3, r0
 800a3ba:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a3bc:	7bfb      	ldrb	r3, [r7, #15]
 800a3be:	4618      	mov	r0, r3
 800a3c0:	f000 f86e 	bl	800a4a0 <USBD_Get_USB_Status>
 800a3c4:	4603      	mov	r3, r0
 800a3c6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a3c8:	7bbb      	ldrb	r3, [r7, #14]
}
 800a3ca:	4618      	mov	r0, r3
 800a3cc:	3710      	adds	r7, #16
 800a3ce:	46bd      	mov	sp, r7
 800a3d0:	bd80      	pop	{r7, pc}

0800a3d2 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800a3d2:	b580      	push	{r7, lr}
 800a3d4:	b086      	sub	sp, #24
 800a3d6:	af00      	add	r7, sp, #0
 800a3d8:	60f8      	str	r0, [r7, #12]
 800a3da:	607a      	str	r2, [r7, #4]
 800a3dc:	461a      	mov	r2, r3
 800a3de:	460b      	mov	r3, r1
 800a3e0:	72fb      	strb	r3, [r7, #11]
 800a3e2:	4613      	mov	r3, r2
 800a3e4:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a3e6:	2300      	movs	r3, #0
 800a3e8:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a3ea:	2300      	movs	r3, #0
 800a3ec:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800a3ee:	68fb      	ldr	r3, [r7, #12]
 800a3f0:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800a3f4:	893b      	ldrh	r3, [r7, #8]
 800a3f6:	7af9      	ldrb	r1, [r7, #11]
 800a3f8:	687a      	ldr	r2, [r7, #4]
 800a3fa:	f7f8 fcbc 	bl	8002d76 <HAL_PCD_EP_Transmit>
 800a3fe:	4603      	mov	r3, r0
 800a400:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a402:	7dfb      	ldrb	r3, [r7, #23]
 800a404:	4618      	mov	r0, r3
 800a406:	f000 f84b 	bl	800a4a0 <USBD_Get_USB_Status>
 800a40a:	4603      	mov	r3, r0
 800a40c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a40e:	7dbb      	ldrb	r3, [r7, #22]
}
 800a410:	4618      	mov	r0, r3
 800a412:	3718      	adds	r7, #24
 800a414:	46bd      	mov	sp, r7
 800a416:	bd80      	pop	{r7, pc}

0800a418 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800a418:	b580      	push	{r7, lr}
 800a41a:	b086      	sub	sp, #24
 800a41c:	af00      	add	r7, sp, #0
 800a41e:	60f8      	str	r0, [r7, #12]
 800a420:	607a      	str	r2, [r7, #4]
 800a422:	461a      	mov	r2, r3
 800a424:	460b      	mov	r3, r1
 800a426:	72fb      	strb	r3, [r7, #11]
 800a428:	4613      	mov	r3, r2
 800a42a:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a42c:	2300      	movs	r3, #0
 800a42e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a430:	2300      	movs	r3, #0
 800a432:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800a434:	68fb      	ldr	r3, [r7, #12]
 800a436:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800a43a:	893b      	ldrh	r3, [r7, #8]
 800a43c:	7af9      	ldrb	r1, [r7, #11]
 800a43e:	687a      	ldr	r2, [r7, #4]
 800a440:	f7f8 fc68 	bl	8002d14 <HAL_PCD_EP_Receive>
 800a444:	4603      	mov	r3, r0
 800a446:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a448:	7dfb      	ldrb	r3, [r7, #23]
 800a44a:	4618      	mov	r0, r3
 800a44c:	f000 f828 	bl	800a4a0 <USBD_Get_USB_Status>
 800a450:	4603      	mov	r3, r0
 800a452:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a454:	7dbb      	ldrb	r3, [r7, #22]
}
 800a456:	4618      	mov	r0, r3
 800a458:	3718      	adds	r7, #24
 800a45a:	46bd      	mov	sp, r7
 800a45c:	bd80      	pop	{r7, pc}

0800a45e <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800a45e:	b480      	push	{r7}
 800a460:	b083      	sub	sp, #12
 800a462:	af00      	add	r7, sp, #0
 800a464:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CUSTOM_HID_HandleTypeDef)/4+1)];/* On 32-bit boundary */
  return mem;
 800a466:	f640 7364 	movw	r3, #3940	@ 0xf64
 800a46a:	f2c2 0300 	movt	r3, #8192	@ 0x2000
}
 800a46e:	4618      	mov	r0, r3
 800a470:	370c      	adds	r7, #12
 800a472:	46bd      	mov	sp, r7
 800a474:	bc80      	pop	{r7}
 800a476:	4770      	bx	lr

0800a478 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800a478:	b480      	push	{r7}
 800a47a:	b083      	sub	sp, #12
 800a47c:	af00      	add	r7, sp, #0
 800a47e:	6078      	str	r0, [r7, #4]

}
 800a480:	bf00      	nop
 800a482:	370c      	adds	r7, #12
 800a484:	46bd      	mov	sp, r7
 800a486:	bc80      	pop	{r7}
 800a488:	4770      	bx	lr

0800a48a <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a48a:	b480      	push	{r7}
 800a48c:	b083      	sub	sp, #12
 800a48e:	af00      	add	r7, sp, #0
 800a490:	6078      	str	r0, [r7, #4]
 800a492:	460b      	mov	r3, r1
 800a494:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 800a496:	bf00      	nop
 800a498:	370c      	adds	r7, #12
 800a49a:	46bd      	mov	sp, r7
 800a49c:	bc80      	pop	{r7}
 800a49e:	4770      	bx	lr

0800a4a0 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a4a0:	b480      	push	{r7}
 800a4a2:	b085      	sub	sp, #20
 800a4a4:	af00      	add	r7, sp, #0
 800a4a6:	4603      	mov	r3, r0
 800a4a8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a4aa:	2300      	movs	r3, #0
 800a4ac:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800a4ae:	79fb      	ldrb	r3, [r7, #7]
 800a4b0:	2b03      	cmp	r3, #3
 800a4b2:	d817      	bhi.n	800a4e4 <USBD_Get_USB_Status+0x44>
 800a4b4:	a201      	add	r2, pc, #4	@ (adr r2, 800a4bc <USBD_Get_USB_Status+0x1c>)
 800a4b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a4ba:	bf00      	nop
 800a4bc:	0800a4cd 	.word	0x0800a4cd
 800a4c0:	0800a4d3 	.word	0x0800a4d3
 800a4c4:	0800a4d9 	.word	0x0800a4d9
 800a4c8:	0800a4df 	.word	0x0800a4df
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800a4cc:	2300      	movs	r3, #0
 800a4ce:	73fb      	strb	r3, [r7, #15]
    break;
 800a4d0:	e00b      	b.n	800a4ea <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800a4d2:	2302      	movs	r3, #2
 800a4d4:	73fb      	strb	r3, [r7, #15]
    break;
 800a4d6:	e008      	b.n	800a4ea <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800a4d8:	2301      	movs	r3, #1
 800a4da:	73fb      	strb	r3, [r7, #15]
    break;
 800a4dc:	e005      	b.n	800a4ea <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800a4de:	2302      	movs	r3, #2
 800a4e0:	73fb      	strb	r3, [r7, #15]
    break;
 800a4e2:	e002      	b.n	800a4ea <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800a4e4:	2302      	movs	r3, #2
 800a4e6:	73fb      	strb	r3, [r7, #15]
    break;
 800a4e8:	bf00      	nop
  }
  return usb_status;
 800a4ea:	7bfb      	ldrb	r3, [r7, #15]
}
 800a4ec:	4618      	mov	r0, r3
 800a4ee:	3714      	adds	r7, #20
 800a4f0:	46bd      	mov	sp, r7
 800a4f2:	bc80      	pop	{r7}
 800a4f4:	4770      	bx	lr
 800a4f6:	bf00      	nop

0800a4f8 <app_usb_hid_init>:
static uint8_t app_usb_hid_SOF_CB(USBD_HandleTypeDef *pdev);
static uint8_t app_usb_hid_DataInStage_CB(USBD_HandleTypeDef *pdev,
		uint8_t epnum);
static uint8_t hat_switch_from_msb(uint8_t byte);

Wheel_Status app_usb_hid_init(USB_HID_HandleTypeDef *hUsbHid) {
 800a4f8:	b480      	push	{r7}
 800a4fa:	b083      	sub	sp, #12
 800a4fc:	af00      	add	r7, sp, #0
 800a4fe:	6078      	str	r0, [r7, #4]
	if (hUsbHid == 0) {
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	2b00      	cmp	r3, #0
 800a504:	d101      	bne.n	800a50a <app_usb_hid_init+0x12>
		return WHEEL_ERROR;
 800a506:	2301      	movs	r3, #1
 800a508:	e006      	b.n	800a518 <app_usb_hid_init+0x20>
	}
	hUsbHid->usb_device = &hUsbDeviceFS;
 800a50a:	687a      	ldr	r2, [r7, #4]
 800a50c:	f240 73c8 	movw	r3, #1992	@ 0x7c8
 800a510:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800a514:	6113      	str	r3, [r2, #16]
	return WHEEL_OK;
 800a516:	2300      	movs	r3, #0
}
 800a518:	4618      	mov	r0, r3
 800a51a:	370c      	adds	r7, #12
 800a51c:	46bd      	mov	sp, r7
 800a51e:	bc80      	pop	{r7}
 800a520:	4770      	bx	lr

0800a522 <app_usb_hid_start>:

Wheel_Status app_usb_hid_start() {
 800a522:	b480      	push	{r7}
 800a524:	af00      	add	r7, sp, #0
	wheel.hUsbHid->usb_device->pClass->SOF = app_usb_hid_SOF_CB;
 800a526:	f640 7384 	movw	r3, #3972	@ 0xf84
 800a52a:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800a52e:	695b      	ldr	r3, [r3, #20]
 800a530:	691b      	ldr	r3, [r3, #16]
 800a532:	f8d3 22b4 	ldr.w	r2, [r3, #692]	@ 0x2b4
 800a536:	f24a 7381 	movw	r3, #42881	@ 0xa781
 800a53a:	f6c0 0300 	movt	r3, #2048	@ 0x800
 800a53e:	61d3      	str	r3, [r2, #28]
	wheel.hUsbHid->usb_device->pClass->DataIn = app_usb_hid_DataInStage_CB;
 800a540:	f640 7384 	movw	r3, #3972	@ 0xf84
 800a544:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800a548:	695b      	ldr	r3, [r3, #20]
 800a54a:	691b      	ldr	r3, [r3, #16]
 800a54c:	f8d3 22b4 	ldr.w	r2, [r3, #692]	@ 0x2b4
 800a550:	f64a 031b 	movw	r3, #43035	@ 0xa81b
 800a554:	f6c0 0300 	movt	r3, #2048	@ 0x800
 800a558:	6153      	str	r3, [r2, #20]
	return WHEEL_OK;
 800a55a:	2300      	movs	r3, #0
}
 800a55c:	4618      	mov	r0, r3
 800a55e:	46bd      	mov	sp, r7
 800a560:	bc80      	pop	{r7}
 800a562:	4770      	bx	lr

0800a564 <app_usb_hid_deferred_processing>:
	return WHEEL_OK;
}

/* 		FUNCTIONS COMPOSING THE REPORT 		*/

void app_usb_hid_deferred_processing() {
 800a564:	b580      	push	{r7, lr}
 800a566:	af00      	add	r7, sp, #0
	wheel.hUsbHid->processing_state = USB_IS_PROCESSING;
 800a568:	f640 7384 	movw	r3, #3972	@ 0xf84
 800a56c:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800a570:	695b      	ldr	r3, [r3, #20]
 800a572:	2201      	movs	r2, #1
 800a574:	725a      	strb	r2, [r3, #9]
	if (wheel_get_all_component_states() == WHEEL_ERROR) {
 800a576:	f000 fe8e 	bl	800b296 <wheel_get_all_component_states>
 800a57a:	4603      	mov	r3, r0
 800a57c:	2b01      	cmp	r3, #1
 800a57e:	d101      	bne.n	800a584 <app_usb_hid_deferred_processing+0x20>
		Error_Handler();
 800a580:	f7f6 fba3 	bl	8000cca <Error_Handler>
	}
	wheel.hUsbHid->report_state = USB_REPORT_IS_READY;
 800a584:	f640 7384 	movw	r3, #3972	@ 0xf84
 800a588:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800a58c:	695b      	ldr	r3, [r3, #20]
 800a58e:	2201      	movs	r2, #1
 800a590:	721a      	strb	r2, [r3, #8]
	__HAL_GPIO_EXTI_GENERATE_SWIT(wheel.hSwit.usb_send_report_swit_pin);
 800a592:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a596:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 800a59a:	691a      	ldr	r2, [r3, #16]
 800a59c:	f640 7384 	movw	r3, #3972	@ 0xf84
 800a5a0:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800a5a4:	899b      	ldrh	r3, [r3, #12]
 800a5a6:	4619      	mov	r1, r3
 800a5a8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a5ac:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 800a5b0:	430a      	orrs	r2, r1
 800a5b2:	611a      	str	r2, [r3, #16]
}
 800a5b4:	bf00      	nop
 800a5b6:	bd80      	pop	{r7, pc}

0800a5b8 <app_usb_hid_send_report>:

void app_usb_hid_send_report() {
 800a5b8:	b580      	push	{r7, lr}
 800a5ba:	b082      	sub	sp, #8
 800a5bc:	af00      	add	r7, sp, #0
	if (wheel.hUsbHid->report_state == USB_REPORT_NOT_READY) {
 800a5be:	f640 7384 	movw	r3, #3972	@ 0xf84
 800a5c2:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800a5c6:	695b      	ldr	r3, [r3, #20]
 800a5c8:	7a1b      	ldrb	r3, [r3, #8]
 800a5ca:	2b00      	cmp	r3, #0
 800a5cc:	f000 808b 	beq.w	800a6e6 <app_usb_hid_send_report+0x12e>
		return;
	}
	uint8_t *tx = wheel.hUsbHid->tx_buffer;
 800a5d0:	f640 7384 	movw	r3, #3972	@ 0xf84
 800a5d4:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800a5d8:	695b      	ldr	r3, [r3, #20]
 800a5da:	607b      	str	r3, [r7, #4]
	tx[0] = 0;
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	2200      	movs	r2, #0
 800a5e0:	701a      	strb	r2, [r3, #0]
	tx[0] |= 0x0F & hat_switch_from_msb(wheel.hButtons->buttons_state);
 800a5e2:	f640 7384 	movw	r3, #3972	@ 0xf84
 800a5e6:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800a5ea:	681b      	ldr	r3, [r3, #0]
 800a5ec:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 800a5f0:	b2db      	uxtb	r3, r3
 800a5f2:	4618      	mov	r0, r3
 800a5f4:	f000 f87b 	bl	800a6ee <hat_switch_from_msb>
 800a5f8:	4603      	mov	r3, r0
 800a5fa:	f003 010f 	and.w	r1, r3, #15
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	781b      	ldrb	r3, [r3, #0]
 800a602:	b25a      	sxtb	r2, r3
 800a604:	b24b      	sxtb	r3, r1
 800a606:	4313      	orrs	r3, r2
 800a608:	b25b      	sxtb	r3, r3
 800a60a:	b2da      	uxtb	r2, r3
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	701a      	strb	r2, [r3, #0]
	tx[0] |= 0xF0 & (wheel.hButtons->buttons_state << 4);
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	781a      	ldrb	r2, [r3, #0]
 800a614:	f640 7384 	movw	r3, #3972	@ 0xf84
 800a618:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800a61c:	681b      	ldr	r3, [r3, #0]
 800a61e:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 800a622:	b2db      	uxtb	r3, r3
 800a624:	011b      	lsls	r3, r3, #4
 800a626:	b2db      	uxtb	r3, r3
 800a628:	4313      	orrs	r3, r2
 800a62a:	b2da      	uxtb	r2, r3
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	701a      	strb	r2, [r3, #0]
	tx[1] = wheel.hButtons->buttons_state >> 8;
 800a630:	f640 7384 	movw	r3, #3972	@ 0xf84
 800a634:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800a638:	681b      	ldr	r3, [r3, #0]
 800a63a:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 800a63e:	0a1a      	lsrs	r2, r3, #8
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	3301      	adds	r3, #1
 800a644:	b2d2      	uxtb	r2, r2
 800a646:	701a      	strb	r2, [r3, #0]
	tx[2] = wheel.hButtons->buttons_state >> 16;
 800a648:	f640 7384 	movw	r3, #3972	@ 0xf84
 800a64c:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800a650:	681b      	ldr	r3, [r3, #0]
 800a652:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 800a656:	0c1a      	lsrs	r2, r3, #16
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	3302      	adds	r3, #2
 800a65c:	b2d2      	uxtb	r2, r2
 800a65e:	701a      	strb	r2, [r3, #0]
	tx[3] = wheel.hSensor->virtual_axis;
 800a660:	f640 7384 	movw	r3, #3972	@ 0xf84
 800a664:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800a668:	685b      	ldr	r3, [r3, #4]
 800a66a:	f9b3 2010 	ldrsh.w	r2, [r3, #16]
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	3303      	adds	r3, #3
 800a672:	b2d2      	uxtb	r2, r2
 800a674:	701a      	strb	r2, [r3, #0]
	tx[4] = wheel.hSensor->virtual_axis >> 8;
 800a676:	f640 7384 	movw	r3, #3972	@ 0xf84
 800a67a:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800a67e:	685b      	ldr	r3, [r3, #4]
 800a680:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 800a684:	121b      	asrs	r3, r3, #8
 800a686:	b21a      	sxth	r2, r3
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	3304      	adds	r3, #4
 800a68c:	b2d2      	uxtb	r2, r2
 800a68e:	701a      	strb	r2, [r3, #0]
	tx[5] = wheel.hPedals->clutch;
 800a690:	f640 7384 	movw	r3, #3972	@ 0xf84
 800a694:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800a698:	689a      	ldr	r2, [r3, #8]
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	3305      	adds	r3, #5
 800a69e:	7b12      	ldrb	r2, [r2, #12]
 800a6a0:	701a      	strb	r2, [r3, #0]
	tx[6] = wheel.hPedals->brake;
 800a6a2:	f640 7384 	movw	r3, #3972	@ 0xf84
 800a6a6:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800a6aa:	689a      	ldr	r2, [r3, #8]
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	3306      	adds	r3, #6
 800a6b0:	7b52      	ldrb	r2, [r2, #13]
 800a6b2:	701a      	strb	r2, [r3, #0]
	tx[7] = wheel.hPedals->throtle;
 800a6b4:	f640 7384 	movw	r3, #3972	@ 0xf84
 800a6b8:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800a6bc:	689a      	ldr	r2, [r3, #8]
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	3307      	adds	r3, #7
 800a6c2:	7b92      	ldrb	r2, [r2, #14]
 800a6c4:	701a      	strb	r2, [r3, #0]
	USBD_CUSTOM_HID_SendReport(&hUsbDeviceFS, tx,
 800a6c6:	2208      	movs	r2, #8
 800a6c8:	6879      	ldr	r1, [r7, #4]
 800a6ca:	f240 70c8 	movw	r0, #1992	@ 0x7c8
 800a6ce:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 800a6d2:	f7fe f951 	bl	8008978 <USBD_CUSTOM_HID_SendReport>
	USBD_CUSTOMHID_INREPORT_BUF_SIZE);
	wheel.hUsbHid->report_state = USB_REPORT_NOT_READY;
 800a6d6:	f640 7384 	movw	r3, #3972	@ 0xf84
 800a6da:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800a6de:	695b      	ldr	r3, [r3, #20]
 800a6e0:	2200      	movs	r2, #0
 800a6e2:	721a      	strb	r2, [r3, #8]
 800a6e4:	e000      	b.n	800a6e8 <app_usb_hid_send_report+0x130>
		return;
 800a6e6:	bf00      	nop
}
 800a6e8:	3708      	adds	r7, #8
 800a6ea:	46bd      	mov	sp, r7
 800a6ec:	bd80      	pop	{r7, pc}

0800a6ee <hat_switch_from_msb>:

static uint8_t hat_switch_from_msb(uint8_t byte) {
 800a6ee:	b480      	push	{r7}
 800a6f0:	b085      	sub	sp, #20
 800a6f2:	af00      	add	r7, sp, #0
 800a6f4:	4603      	mov	r3, r0
 800a6f6:	71fb      	strb	r3, [r7, #7]
	/* Extract individual direction bits (boolean 0 / 1) */
	uint8_t down = (byte & 0x10u) ? 1u : 0u; // bit 4
 800a6f8:	79fb      	ldrb	r3, [r7, #7]
 800a6fa:	091b      	lsrs	r3, r3, #4
 800a6fc:	b2db      	uxtb	r3, r3
 800a6fe:	f003 0301 	and.w	r3, r3, #1
 800a702:	737b      	strb	r3, [r7, #13]
	uint8_t left = (byte & 0x20u) ? 1u : 0u; // bit 5
 800a704:	79fb      	ldrb	r3, [r7, #7]
 800a706:	095b      	lsrs	r3, r3, #5
 800a708:	b2db      	uxtb	r3, r3
 800a70a:	f003 0301 	and.w	r3, r3, #1
 800a70e:	733b      	strb	r3, [r7, #12]
	uint8_t up = (byte & 0x40u) ? 1u : 0u; // bit 6
 800a710:	79fb      	ldrb	r3, [r7, #7]
 800a712:	099b      	lsrs	r3, r3, #6
 800a714:	b2db      	uxtb	r3, r3
 800a716:	f003 0301 	and.w	r3, r3, #1
 800a71a:	72fb      	strb	r3, [r7, #11]
	uint8_t right = (byte & 0x80u) ? 1u : 0u; // bit 7
 800a71c:	79fb      	ldrb	r3, [r7, #7]
 800a71e:	09db      	lsrs	r3, r3, #7
 800a720:	72bb      	strb	r3, [r7, #10]

	// Convert to signed axis values 1 / 0 / +1
	int8_t dpadX = (int8_t) right - (int8_t) left; // +1 = Right, 1 = Left
 800a722:	7aba      	ldrb	r2, [r7, #10]
 800a724:	7b3b      	ldrb	r3, [r7, #12]
 800a726:	1ad3      	subs	r3, r2, r3
 800a728:	b2db      	uxtb	r3, r3
 800a72a:	73fb      	strb	r3, [r7, #15]
	int8_t dpadY = (int8_t) down - (int8_t) up; // +1 = Down,  1 = Up
 800a72c:	7b7a      	ldrb	r2, [r7, #13]
 800a72e:	7afb      	ldrb	r3, [r7, #11]
 800a730:	1ad3      	subs	r3, r2, r3
 800a732:	b2db      	uxtb	r3, r3
 800a734:	73bb      	strb	r3, [r7, #14]

	// If both opposite directions are pressed, cancel the axis
	if ((right && left))
 800a736:	7abb      	ldrb	r3, [r7, #10]
 800a738:	2b00      	cmp	r3, #0
 800a73a:	d004      	beq.n	800a746 <hat_switch_from_msb+0x58>
 800a73c:	7b3b      	ldrb	r3, [r7, #12]
 800a73e:	2b00      	cmp	r3, #0
 800a740:	d001      	beq.n	800a746 <hat_switch_from_msb+0x58>
		dpadX = 0;
 800a742:	2300      	movs	r3, #0
 800a744:	73fb      	strb	r3, [r7, #15]
	if ((up && down))
 800a746:	7afb      	ldrb	r3, [r7, #11]
 800a748:	2b00      	cmp	r3, #0
 800a74a:	d004      	beq.n	800a756 <hat_switch_from_msb+0x68>
 800a74c:	7b7b      	ldrb	r3, [r7, #13]
 800a74e:	2b00      	cmp	r3, #0
 800a750:	d001      	beq.n	800a756 <hat_switch_from_msb+0x68>
		dpadY = 0;
 800a752:	2300      	movs	r3, #0
 800a754:	73bb      	strb	r3, [r7, #14]
	/*           X = 1   0   +1  */
	/* Y = 1 */{ 7, 0, 1 }, /* Up, Up-Left(NW), Up-Right(NE) */
	/* Y =  0 */{ 6, 8, 2 }, /* Left, Centre,   Right        */
	/* Y = +1 */{ 5, 4, 3 } /* Down-Left(SW), Down, Down-Right(SE) */
	};
	return hatTable[dpadY + 1][dpadX + 1];
 800a756:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a75a:	1c59      	adds	r1, r3, #1
 800a75c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a760:	1c58      	adds	r0, r3, #1
 800a762:	f64b 52b0 	movw	r2, #48560	@ 0xbdb0
 800a766:	f6c0 0200 	movt	r2, #2048	@ 0x800
 800a76a:	460b      	mov	r3, r1
 800a76c:	005b      	lsls	r3, r3, #1
 800a76e:	440b      	add	r3, r1
 800a770:	4413      	add	r3, r2
 800a772:	4403      	add	r3, r0
 800a774:	781b      	ldrb	r3, [r3, #0]
}
 800a776:	4618      	mov	r0, r3
 800a778:	3714      	adds	r7, #20
 800a77a:	46bd      	mov	sp, r7
 800a77c:	bc80      	pop	{r7}
 800a77e:	4770      	bx	lr

0800a780 <app_usb_hid_SOF_CB>:

/* 		CALLBACKS 		*/
// Replaces the dynamically called SOF function of the USB interface
// Is called when a Start Of Frame packet is recieved (1KHz)
// Used to check how many milliseconds the deferred processing wasn't active, for error checking
static uint8_t app_usb_hid_SOF_CB(USBD_HandleTypeDef *pdev) {
 800a780:	b480      	push	{r7}
 800a782:	b083      	sub	sp, #12
 800a784:	af00      	add	r7, sp, #0
 800a786:	6078      	str	r0, [r7, #4]
	if (wheel.hUsbHid->processing_state == USB_IS_PROCESSING) {
 800a788:	f640 7384 	movw	r3, #3972	@ 0xf84
 800a78c:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800a790:	695b      	ldr	r3, [r3, #20]
 800a792:	7a5b      	ldrb	r3, [r3, #9]
 800a794:	2b01      	cmp	r3, #1
 800a796:	d10f      	bne.n	800a7b8 <app_usb_hid_SOF_CB+0x38>
		wheel.hUsbHid->processing_state = USB_NOT_PROCESSING;
 800a798:	f640 7384 	movw	r3, #3972	@ 0xf84
 800a79c:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800a7a0:	695b      	ldr	r3, [r3, #20]
 800a7a2:	2200      	movs	r2, #0
 800a7a4:	725a      	strb	r2, [r3, #9]
		wheel.hUsbHid->unsent_reports = 0;
 800a7a6:	f640 7384 	movw	r3, #3972	@ 0xf84
 800a7aa:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800a7ae:	695b      	ldr	r3, [r3, #20]
 800a7b0:	2200      	movs	r2, #0
 800a7b2:	729a      	strb	r2, [r3, #10]
		return USBD_OK;
 800a7b4:	2300      	movs	r3, #0
 800a7b6:	e02b      	b.n	800a810 <app_usb_hid_SOF_CB+0x90>
	} else {
		wheel.hUsbHid->unsent_reports++;
 800a7b8:	f640 7384 	movw	r3, #3972	@ 0xf84
 800a7bc:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800a7c0:	695b      	ldr	r3, [r3, #20]
 800a7c2:	7a9a      	ldrb	r2, [r3, #10]
 800a7c4:	3201      	adds	r2, #1
 800a7c6:	b2d2      	uxtb	r2, r2
 800a7c8:	729a      	strb	r2, [r3, #10]
		if (wheel.hUsbHid->unsent_reports
 800a7ca:	f640 7384 	movw	r3, #3972	@ 0xf84
 800a7ce:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800a7d2:	695b      	ldr	r3, [r3, #20]
 800a7d4:	7a9b      	ldrb	r3, [r3, #10]
 800a7d6:	2b18      	cmp	r3, #24
 800a7d8:	d919      	bls.n	800a80e <app_usb_hid_SOF_CB+0x8e>
				>= DEFERRED_PROCESSING_UNSENT_REPORT_THRESHOLD) {
			wheel.hUsbHid->error_count++;
 800a7da:	f640 7384 	movw	r3, #3972	@ 0xf84
 800a7de:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800a7e2:	695b      	ldr	r3, [r3, #20]
 800a7e4:	899a      	ldrh	r2, [r3, #12]
 800a7e6:	3201      	adds	r2, #1
 800a7e8:	b292      	uxth	r2, r2
 800a7ea:	819a      	strh	r2, [r3, #12]
			__HAL_GPIO_EXTI_GENERATE_SWIT(wheel.hSwit.usb_process_data_pin);
 800a7ec:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a7f0:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 800a7f4:	691a      	ldr	r2, [r3, #16]
 800a7f6:	f640 7384 	movw	r3, #3972	@ 0xf84
 800a7fa:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800a7fe:	89db      	ldrh	r3, [r3, #14]
 800a800:	4619      	mov	r1, r3
 800a802:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a806:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 800a80a:	430a      	orrs	r2, r1
 800a80c:	611a      	str	r2, [r3, #16]
		}
		return USBD_OK;
 800a80e:	2300      	movs	r3, #0
	}
}
 800a810:	4618      	mov	r0, r3
 800a812:	370c      	adds	r7, #12
 800a814:	46bd      	mov	sp, r7
 800a816:	bc80      	pop	{r7}
 800a818:	4770      	bx	lr

0800a81a <app_usb_hid_DataInStage_CB>:

// Replaces the dynamically called DataIn function of the USB interface
// Is called when the EP finishes successful a Tx transfer
// Creates an interrupt on the EXTI line
static uint8_t app_usb_hid_DataInStage_CB(USBD_HandleTypeDef *pdev,
		uint8_t epnum) {
 800a81a:	b480      	push	{r7}
 800a81c:	b083      	sub	sp, #12
 800a81e:	af00      	add	r7, sp, #0
 800a820:	6078      	str	r0, [r7, #4]
 800a822:	460b      	mov	r3, r1
 800a824:	70fb      	strb	r3, [r7, #3]
	((USBD_CUSTOM_HID_HandleTypeDef*) pdev->pClassData)->state =
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a82c:	2200      	movs	r2, #0
 800a82e:	761a      	strb	r2, [r3, #24]
			CUSTOM_HID_IDLE; // Enable the next report to be sent
	__HAL_GPIO_EXTI_GENERATE_SWIT(wheel.hSwit.usb_process_data_pin); // Create a software interrupt for deferred processing
 800a830:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a834:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 800a838:	691a      	ldr	r2, [r3, #16]
 800a83a:	f640 7384 	movw	r3, #3972	@ 0xf84
 800a83e:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800a842:	89db      	ldrh	r3, [r3, #14]
 800a844:	4619      	mov	r1, r3
 800a846:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a84a:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 800a84e:	430a      	orrs	r2, r1
 800a850:	611a      	str	r2, [r3, #16]
	return USBD_OK;
 800a852:	2300      	movs	r3, #0
}
 800a854:	4618      	mov	r0, r3
 800a856:	370c      	adds	r7, #12
 800a858:	46bd      	mov	sp, r7
 800a85a:	bc80      	pop	{r7}
 800a85c:	4770      	bx	lr

0800a85e <Analog_INIT>:
static Wheel_Status Pedals_GetState(Pedals_HandleTypeDef *pedals);

Pedals_HandleTypeDef hPedals = { Pedals_INIT, Pedals_DeINIT, Pedals_GetState };

static Wheel_Status Analog_INIT(Analog_HandleTypeDef *analog,
		Analog_ConfigHandleTypeDef *config) {
 800a85e:	b480      	push	{r7}
 800a860:	b083      	sub	sp, #12
 800a862:	af00      	add	r7, sp, #0
 800a864:	6078      	str	r0, [r7, #4]
 800a866:	6039      	str	r1, [r7, #0]
	if (config->hadc == 0) {
 800a868:	683b      	ldr	r3, [r7, #0]
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	2b00      	cmp	r3, #0
 800a86e:	d101      	bne.n	800a874 <Analog_INIT+0x16>
		return WHEEL_ERROR;
 800a870:	2301      	movs	r3, #1
 800a872:	e004      	b.n	800a87e <Analog_INIT+0x20>
	}
	analog->hadc = config->hadc;
 800a874:	683b      	ldr	r3, [r7, #0]
 800a876:	681a      	ldr	r2, [r3, #0]
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	625a      	str	r2, [r3, #36]	@ 0x24
	return WHEEL_OK;
 800a87c:	2300      	movs	r3, #0
}
 800a87e:	4618      	mov	r0, r3
 800a880:	370c      	adds	r7, #12
 800a882:	46bd      	mov	sp, r7
 800a884:	bc80      	pop	{r7}
 800a886:	4770      	bx	lr

0800a888 <Analog_DeINIT>:

static Wheel_Status Analog_DeINIT(Analog_HandleTypeDef *analog) {
 800a888:	b580      	push	{r7, lr}
 800a88a:	b084      	sub	sp, #16
 800a88c:	af00      	add	r7, sp, #0
 800a88e:	6078      	str	r0, [r7, #4]
	if (HAL_ADC_Stop_DMA(analog->hadc) == HAL_ERROR) {
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a894:	4618      	mov	r0, r3
 800a896:	f7f6 ff68 	bl	800176a <HAL_ADC_Stop_DMA>
 800a89a:	4603      	mov	r3, r0
 800a89c:	2b01      	cmp	r3, #1
 800a89e:	d101      	bne.n	800a8a4 <Analog_DeINIT+0x1c>
		return WHEEL_ERROR;
 800a8a0:	2301      	movs	r3, #1
 800a8a2:	e012      	b.n	800a8ca <Analog_DeINIT+0x42>
	}
	for (uint8_t i = 0; i < ANALOG_AXIS_NUM; i++) {
 800a8a4:	2300      	movs	r3, #0
 800a8a6:	73fb      	strb	r3, [r7, #15]
 800a8a8:	e008      	b.n	800a8bc <Analog_DeINIT+0x34>
		analog->axis[i] = 0;
 800a8aa:	7bfa      	ldrb	r2, [r7, #15]
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	3204      	adds	r2, #4
 800a8b0:	2100      	movs	r1, #0
 800a8b2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	for (uint8_t i = 0; i < ANALOG_AXIS_NUM; i++) {
 800a8b6:	7bfb      	ldrb	r3, [r7, #15]
 800a8b8:	3301      	adds	r3, #1
 800a8ba:	73fb      	strb	r3, [r7, #15]
 800a8bc:	7bfb      	ldrb	r3, [r7, #15]
 800a8be:	2b04      	cmp	r3, #4
 800a8c0:	d9f3      	bls.n	800a8aa <Analog_DeINIT+0x22>
	}
	analog->hadc = 0;
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	2200      	movs	r2, #0
 800a8c6:	625a      	str	r2, [r3, #36]	@ 0x24
	return WHEEL_OK;
 800a8c8:	2300      	movs	r3, #0
}
 800a8ca:	4618      	mov	r0, r3
 800a8cc:	3710      	adds	r7, #16
 800a8ce:	46bd      	mov	sp, r7
 800a8d0:	bd80      	pop	{r7, pc}

0800a8d2 <Analog_Start_CONTINIOUS_SCAN_DMA>:

static Wheel_Status Analog_Start_CONTINIOUS_SCAN_DMA(
		Analog_HandleTypeDef *analog) {
 800a8d2:	b580      	push	{r7, lr}
 800a8d4:	b082      	sub	sp, #8
 800a8d6:	af00      	add	r7, sp, #0
 800a8d8:	6078      	str	r0, [r7, #4]
	HAL_ADC_Start_DMA(analog->hadc, analog->axis, 3);
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	3310      	adds	r3, #16
 800a8e2:	2203      	movs	r2, #3
 800a8e4:	4619      	mov	r1, r3
 800a8e6:	f7f6 fe4c 	bl	8001582 <HAL_ADC_Start_DMA>
	return WHEEL_OK;
 800a8ea:	2300      	movs	r3, #0
}
 800a8ec:	4618      	mov	r0, r3
 800a8ee:	3708      	adds	r7, #8
 800a8f0:	46bd      	mov	sp, r7
 800a8f2:	bd80      	pop	{r7, pc}

0800a8f4 <Analog_Stop>:

static Wheel_Status Analog_Stop(Analog_HandleTypeDef *analog) {
 800a8f4:	b580      	push	{r7, lr}
 800a8f6:	b082      	sub	sp, #8
 800a8f8:	af00      	add	r7, sp, #0
 800a8fa:	6078      	str	r0, [r7, #4]
	HAL_ADC_Stop_DMA(analog->hadc);
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a900:	4618      	mov	r0, r3
 800a902:	f7f6 ff32 	bl	800176a <HAL_ADC_Stop_DMA>
	return WHEEL_OK;
 800a906:	2300      	movs	r3, #0
}
 800a908:	4618      	mov	r0, r3
 800a90a:	3708      	adds	r7, #8
 800a90c:	46bd      	mov	sp, r7
 800a90e:	bd80      	pop	{r7, pc}

0800a910 <Pedals_INIT>:

static Wheel_Status Pedals_INIT(Pedals_HandleTypeDef *pedals,
		Pedals_ConfigHandleTypeDef *config) {
 800a910:	b480      	push	{r7}
 800a912:	b083      	sub	sp, #12
 800a914:	af00      	add	r7, sp, #0
 800a916:	6078      	str	r0, [r7, #4]
 800a918:	6039      	str	r1, [r7, #0]
	if (config->hw_analog == 0) {
 800a91a:	683b      	ldr	r3, [r7, #0]
 800a91c:	681b      	ldr	r3, [r3, #0]
 800a91e:	2b00      	cmp	r3, #0
 800a920:	d101      	bne.n	800a926 <Pedals_INIT+0x16>
		return WHEEL_ERROR;
 800a922:	2301      	movs	r3, #1
 800a924:	e004      	b.n	800a930 <Pedals_INIT+0x20>
	}
	pedals->hw_analog = config->hw_analog;
 800a926:	683b      	ldr	r3, [r7, #0]
 800a928:	681a      	ldr	r2, [r3, #0]
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	611a      	str	r2, [r3, #16]
	return WHEEL_OK;
 800a92e:	2300      	movs	r3, #0
}
 800a930:	4618      	mov	r0, r3
 800a932:	370c      	adds	r7, #12
 800a934:	46bd      	mov	sp, r7
 800a936:	bc80      	pop	{r7}
 800a938:	4770      	bx	lr

0800a93a <Pedals_DeINIT>:

static Wheel_Status Pedals_DeINIT(Pedals_HandleTypeDef *pedals) {
 800a93a:	b580      	push	{r7, lr}
 800a93c:	b082      	sub	sp, #8
 800a93e:	af00      	add	r7, sp, #0
 800a940:	6078      	str	r0, [r7, #4]
	if (pedals->hw_analog->DeINIT(pedals->hw_analog) == WHEEL_ERROR) {
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	691b      	ldr	r3, [r3, #16]
 800a946:	685b      	ldr	r3, [r3, #4]
 800a948:	687a      	ldr	r2, [r7, #4]
 800a94a:	6912      	ldr	r2, [r2, #16]
 800a94c:	4610      	mov	r0, r2
 800a94e:	4798      	blx	r3
 800a950:	4603      	mov	r3, r0
 800a952:	2b01      	cmp	r3, #1
 800a954:	d101      	bne.n	800a95a <Pedals_DeINIT+0x20>
		Error_Handler();
 800a956:	f7f6 f9b8 	bl	8000cca <Error_Handler>
	}
	pedals->hw_analog = 0;
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	2200      	movs	r2, #0
 800a95e:	611a      	str	r2, [r3, #16]
	return WHEEL_OK;
 800a960:	2300      	movs	r3, #0
}
 800a962:	4618      	mov	r0, r3
 800a964:	3708      	adds	r7, #8
 800a966:	46bd      	mov	sp, r7
 800a968:	bd80      	pop	{r7, pc}

0800a96a <Pedals_GetState>:

static Wheel_Status Pedals_GetState(Pedals_HandleTypeDef *pedals) {
 800a96a:	b480      	push	{r7}
 800a96c:	b083      	sub	sp, #12
 800a96e:	af00      	add	r7, sp, #0
 800a970:	6078      	str	r0, [r7, #4]
	pedals->clutch = 0xFF - (pedals->hw_analog->axis[PEDALS_IDX] >> 8);
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	691b      	ldr	r3, [r3, #16]
 800a976:	691b      	ldr	r3, [r3, #16]
 800a978:	0a1b      	lsrs	r3, r3, #8
 800a97a:	b2db      	uxtb	r3, r3
 800a97c:	43db      	mvns	r3, r3
 800a97e:	b2da      	uxtb	r2, r3
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	731a      	strb	r2, [r3, #12]
	pedals->brake = 0xFF - (pedals->hw_analog->axis[PEDALS_IDX+1] >> 8);
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	691b      	ldr	r3, [r3, #16]
 800a988:	695b      	ldr	r3, [r3, #20]
 800a98a:	0a1b      	lsrs	r3, r3, #8
 800a98c:	b2db      	uxtb	r3, r3
 800a98e:	43db      	mvns	r3, r3
 800a990:	b2da      	uxtb	r2, r3
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	735a      	strb	r2, [r3, #13]
	pedals->throtle = 0xFF - (pedals->hw_analog->axis[PEDALS_IDX+2] >> 8);
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	691b      	ldr	r3, [r3, #16]
 800a99a:	699b      	ldr	r3, [r3, #24]
 800a99c:	0a1b      	lsrs	r3, r3, #8
 800a99e:	b2db      	uxtb	r3, r3
 800a9a0:	43db      	mvns	r3, r3
 800a9a2:	b2da      	uxtb	r2, r3
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	739a      	strb	r2, [r3, #14]
	return WHEEL_OK;
 800a9a8:	2300      	movs	r3, #0
}
 800a9aa:	4618      	mov	r0, r3
 800a9ac:	370c      	adds	r7, #12
 800a9ae:	46bd      	mov	sp, r7
 800a9b0:	bc80      	pop	{r7}
 800a9b2:	4770      	bx	lr

0800a9b4 <DigitalInput_INIT>:

DigitalInput_HandleTypeDef hG29Buttons = {DigitalInput_INIT, DigitalInput_DeINIT,
		DigitalInput_ReadState};

static Wheel_Status DigitalInput_INIT(DigitalInput_HandleTypeDef *buttons,
		DigitalInput_ConfigHandleTypeDef *config) {
 800a9b4:	b480      	push	{r7}
 800a9b6:	b083      	sub	sp, #12
 800a9b8:	af00      	add	r7, sp, #0
 800a9ba:	6078      	str	r0, [r7, #4]
 800a9bc:	6039      	str	r1, [r7, #0]
	if (config->buttons_port == 0 || config->clk_pin == 0 || config->in_pin == 0
 800a9be:	683b      	ldr	r3, [r7, #0]
 800a9c0:	689b      	ldr	r3, [r3, #8]
 800a9c2:	2b00      	cmp	r3, #0
 800a9c4:	d00b      	beq.n	800a9de <DigitalInput_INIT+0x2a>
 800a9c6:	683b      	ldr	r3, [r7, #0]
 800a9c8:	881b      	ldrh	r3, [r3, #0]
 800a9ca:	2b00      	cmp	r3, #0
 800a9cc:	d007      	beq.n	800a9de <DigitalInput_INIT+0x2a>
 800a9ce:	683b      	ldr	r3, [r7, #0]
 800a9d0:	889b      	ldrh	r3, [r3, #4]
 800a9d2:	2b00      	cmp	r3, #0
 800a9d4:	d003      	beq.n	800a9de <DigitalInput_INIT+0x2a>
			|| config->lock_pin == 0) {
 800a9d6:	683b      	ldr	r3, [r7, #0]
 800a9d8:	885b      	ldrh	r3, [r3, #2]
 800a9da:	2b00      	cmp	r3, #0
 800a9dc:	d101      	bne.n	800a9e2 <DigitalInput_INIT+0x2e>
		return WHEEL_ERROR;
 800a9de:	2301      	movs	r3, #1
 800a9e0:	e010      	b.n	800aa04 <DigitalInput_INIT+0x50>
	}
	buttons->buttons_port = config->buttons_port;
 800a9e2:	683b      	ldr	r3, [r7, #0]
 800a9e4:	689a      	ldr	r2, [r3, #8]
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	615a      	str	r2, [r3, #20]
	buttons->clk_pin = config->clk_pin;
 800a9ea:	683b      	ldr	r3, [r7, #0]
 800a9ec:	881a      	ldrh	r2, [r3, #0]
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	819a      	strh	r2, [r3, #12]
	buttons->in_pin = config->in_pin;
 800a9f2:	683b      	ldr	r3, [r7, #0]
 800a9f4:	889a      	ldrh	r2, [r3, #4]
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	821a      	strh	r2, [r3, #16]
	buttons->lock_pin = config->lock_pin;
 800a9fa:	683b      	ldr	r3, [r7, #0]
 800a9fc:	885a      	ldrh	r2, [r3, #2]
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	81da      	strh	r2, [r3, #14]
	return WHEEL_OK;
 800aa02:	2300      	movs	r3, #0
}
 800aa04:	4618      	mov	r0, r3
 800aa06:	370c      	adds	r7, #12
 800aa08:	46bd      	mov	sp, r7
 800aa0a:	bc80      	pop	{r7}
 800aa0c:	4770      	bx	lr

0800aa0e <DigitalInput_DeINIT>:

static Wheel_Status DigitalInput_DeINIT(DigitalInput_HandleTypeDef *buttons) {
 800aa0e:	b480      	push	{r7}
 800aa10:	b083      	sub	sp, #12
 800aa12:	af00      	add	r7, sp, #0
 800aa14:	6078      	str	r0, [r7, #4]
	buttons->buttons_port = 0;
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	2200      	movs	r2, #0
 800aa1a:	615a      	str	r2, [r3, #20]
	buttons->clk_pin = 0;
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	2200      	movs	r2, #0
 800aa20:	819a      	strh	r2, [r3, #12]
	buttons->in_pin = 0;
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	2200      	movs	r2, #0
 800aa26:	821a      	strh	r2, [r3, #16]
	buttons->lock_pin = 0;
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	2200      	movs	r2, #0
 800aa2c:	81da      	strh	r2, [r3, #14]
	return WHEEL_ERROR;
 800aa2e:	2301      	movs	r3, #1
}
 800aa30:	4618      	mov	r0, r3
 800aa32:	370c      	adds	r7, #12
 800aa34:	46bd      	mov	sp, r7
 800aa36:	bc80      	pop	{r7}
 800aa38:	4770      	bx	lr

0800aa3a <DigitalInput_ReadState>:

static Wheel_Status DigitalInput_ReadState(DigitalInput_HandleTypeDef *buttons) {
 800aa3a:	b580      	push	{r7, lr}
 800aa3c:	b084      	sub	sp, #16
 800aa3e:	af00      	add	r7, sp, #0
 800aa40:	6078      	str	r0, [r7, #4]
	buttons->buttons_state = 0;
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	2200      	movs	r2, #0
 800aa46:	619a      	str	r2, [r3, #24]
	HAL_GPIO_WritePin(buttons->buttons_port, buttons->clk_pin, 0); //clock low
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	6958      	ldr	r0, [r3, #20]
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	899b      	ldrh	r3, [r3, #12]
 800aa50:	2200      	movs	r2, #0
 800aa52:	4619      	mov	r1, r3
 800aa54:	f7f7 fe15 	bl	8002682 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(buttons->buttons_port, buttons->lock_pin, 1); //lock buttons
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	6958      	ldr	r0, [r3, #20]
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	89db      	ldrh	r3, [r3, #14]
 800aa60:	2201      	movs	r2, #1
 800aa62:	4619      	mov	r1, r3
 800aa64:	f7f7 fe0d 	bl	8002682 <HAL_GPIO_WritePin>
	for (uint8_t i = 0; i < BUTTONS_NUM; i++) {
 800aa68:	2300      	movs	r3, #0
 800aa6a:	73fb      	strb	r3, [r7, #15]
 800aa6c:	e026      	b.n	800aabc <DigitalInput_ReadState+0x82>
		HAL_GPIO_WritePin(buttons->buttons_port, buttons->clk_pin, 0); //clock low
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	6958      	ldr	r0, [r3, #20]
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	899b      	ldrh	r3, [r3, #12]
 800aa76:	2200      	movs	r2, #0
 800aa78:	4619      	mov	r1, r3
 800aa7a:	f7f7 fe02 	bl	8002682 <HAL_GPIO_WritePin>
		if (HAL_GPIO_ReadPin(buttons->buttons_port, buttons->in_pin)) { // read
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	695a      	ldr	r2, [r3, #20]
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	8a1b      	ldrh	r3, [r3, #16]
 800aa86:	4619      	mov	r1, r3
 800aa88:	4610      	mov	r0, r2
 800aa8a:	f7f7 fde3 	bl	8002654 <HAL_GPIO_ReadPin>
 800aa8e:	4603      	mov	r3, r0
 800aa90:	2b00      	cmp	r3, #0
 800aa92:	d008      	beq.n	800aaa6 <DigitalInput_ReadState+0x6c>
			SET_BIT(buttons->buttons_state, (1U << i));
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	699a      	ldr	r2, [r3, #24]
 800aa98:	7bfb      	ldrb	r3, [r7, #15]
 800aa9a:	2101      	movs	r1, #1
 800aa9c:	fa01 f303 	lsl.w	r3, r1, r3
 800aaa0:	431a      	orrs	r2, r3
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	619a      	str	r2, [r3, #24]
		}
		HAL_GPIO_WritePin(buttons->buttons_port, buttons->clk_pin, 1); //clock high
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	6958      	ldr	r0, [r3, #20]
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	899b      	ldrh	r3, [r3, #12]
 800aaae:	2201      	movs	r2, #1
 800aab0:	4619      	mov	r1, r3
 800aab2:	f7f7 fde6 	bl	8002682 <HAL_GPIO_WritePin>
	for (uint8_t i = 0; i < BUTTONS_NUM; i++) {
 800aab6:	7bfb      	ldrb	r3, [r7, #15]
 800aab8:	3301      	adds	r3, #1
 800aaba:	73fb      	strb	r3, [r7, #15]
 800aabc:	7bfb      	ldrb	r3, [r7, #15]
 800aabe:	2b17      	cmp	r3, #23
 800aac0:	d9d5      	bls.n	800aa6e <DigitalInput_ReadState+0x34>
	}
	HAL_GPIO_WritePin(buttons->buttons_port, buttons->lock_pin, 0); //unlock buttons
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	6958      	ldr	r0, [r3, #20]
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	89db      	ldrh	r3, [r3, #14]
 800aaca:	2200      	movs	r2, #0
 800aacc:	4619      	mov	r1, r3
 800aace:	f7f7 fdd8 	bl	8002682 <HAL_GPIO_WritePin>
	return WHEEL_OK;
 800aad2:	2300      	movs	r3, #0
}
 800aad4:	4618      	mov	r0, r3
 800aad6:	3710      	adds	r7, #16
 800aad8:	46bd      	mov	sp, r7
 800aada:	bd80      	pop	{r7, pc}

0800aadc <MLX90363_INIT>:
static void transmit_blocking(Magnetometer_HandleTypeDef *sensor);
static void reset_roll_counter(Magnetometer_HandleTypeDef *sensor);
static uint8_t getData(Magnetometer_HandleTypeDef *sensor);

static Wheel_Status MLX90363_INIT(Magnetometer_HandleTypeDef *sensor,
		Magnetometer_ConfigHandleTypeDef *config) {
 800aadc:	b480      	push	{r7}
 800aade:	b083      	sub	sp, #12
 800aae0:	af00      	add	r7, sp, #0
 800aae2:	6078      	str	r0, [r7, #4]
 800aae4:	6039      	str	r1, [r7, #0]
	if (config->SS_pin == 0 || config->SS_port == 0 || config->hspi == 0
 800aae6:	683b      	ldr	r3, [r7, #0]
 800aae8:	881b      	ldrh	r3, [r3, #0]
 800aaea:	2b00      	cmp	r3, #0
 800aaec:	d00b      	beq.n	800ab06 <MLX90363_INIT+0x2a>
 800aaee:	683b      	ldr	r3, [r7, #0]
 800aaf0:	685b      	ldr	r3, [r3, #4]
 800aaf2:	2b00      	cmp	r3, #0
 800aaf4:	d007      	beq.n	800ab06 <MLX90363_INIT+0x2a>
 800aaf6:	683b      	ldr	r3, [r7, #0]
 800aaf8:	689b      	ldr	r3, [r3, #8]
 800aafa:	2b00      	cmp	r3, #0
 800aafc:	d003      	beq.n	800ab06 <MLX90363_INIT+0x2a>
			|| config->htim == 0) {
 800aafe:	683b      	ldr	r3, [r7, #0]
 800ab00:	68db      	ldr	r3, [r3, #12]
 800ab02:	2b00      	cmp	r3, #0
 800ab04:	d101      	bne.n	800ab0a <MLX90363_INIT+0x2e>
		return WHEEL_ERROR;
 800ab06:	2301      	movs	r3, #1
 800ab08:	e010      	b.n	800ab2c <MLX90363_INIT+0x50>
	}
	sensor->SS_pin = config->SS_pin;
 800ab0a:	683b      	ldr	r3, [r7, #0]
 800ab0c:	881a      	ldrh	r2, [r3, #0]
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	861a      	strh	r2, [r3, #48]	@ 0x30
	sensor->SS_port = config->SS_port;
 800ab12:	683b      	ldr	r3, [r7, #0]
 800ab14:	685a      	ldr	r2, [r3, #4]
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	635a      	str	r2, [r3, #52]	@ 0x34
	sensor->hspi = config->hspi;
 800ab1a:	683b      	ldr	r3, [r7, #0]
 800ab1c:	689a      	ldr	r2, [r3, #8]
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	639a      	str	r2, [r3, #56]	@ 0x38
	sensor->htim = config->htim;
 800ab22:	683b      	ldr	r3, [r7, #0]
 800ab24:	68da      	ldr	r2, [r3, #12]
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	63da      	str	r2, [r3, #60]	@ 0x3c
	return WHEEL_OK;
 800ab2a:	2300      	movs	r3, #0
}
 800ab2c:	4618      	mov	r0, r3
 800ab2e:	370c      	adds	r7, #12
 800ab30:	46bd      	mov	sp, r7
 800ab32:	bc80      	pop	{r7}
 800ab34:	4770      	bx	lr

0800ab36 <MLX90363_DeINIT>:

static Wheel_Status MLX90363_DeINIT(Magnetometer_HandleTypeDef *sensor) {
 800ab36:	b580      	push	{r7, lr}
 800ab38:	b082      	sub	sp, #8
 800ab3a:	af00      	add	r7, sp, #0
 800ab3c:	6078      	str	r0, [r7, #4]
	if (MLX90363_Stop(sensor) == WHEEL_ERROR) {
 800ab3e:	6878      	ldr	r0, [r7, #4]
 800ab40:	f000 f837 	bl	800abb2 <MLX90363_Stop>
 800ab44:	4603      	mov	r3, r0
 800ab46:	2b01      	cmp	r3, #1
 800ab48:	d101      	bne.n	800ab4e <MLX90363_DeINIT+0x18>
		return WHEEL_ERROR;
 800ab4a:	2301      	movs	r3, #1
 800ab4c:	e00c      	b.n	800ab68 <MLX90363_DeINIT+0x32>
	}
	sensor->SS_pin = 0;
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	2200      	movs	r2, #0
 800ab52:	861a      	strh	r2, [r3, #48]	@ 0x30
	sensor->SS_port = 0;
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	2200      	movs	r2, #0
 800ab58:	635a      	str	r2, [r3, #52]	@ 0x34
	sensor->hspi = 0;
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	2200      	movs	r2, #0
 800ab5e:	639a      	str	r2, [r3, #56]	@ 0x38
	sensor->htim = 0;
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	2200      	movs	r2, #0
 800ab64:	63da      	str	r2, [r3, #60]	@ 0x3c
	return WHEEL_OK;
 800ab66:	2300      	movs	r3, #0
}
 800ab68:	4618      	mov	r0, r3
 800ab6a:	3708      	adds	r7, #8
 800ab6c:	46bd      	mov	sp, r7
 800ab6e:	bd80      	pop	{r7, pc}

0800ab70 <MLX90363_Start_TIM>:

static Wheel_Status MLX90363_Start_TIM(Magnetometer_HandleTypeDef *sensor) {
 800ab70:	b580      	push	{r7, lr}
 800ab72:	b082      	sub	sp, #8
 800ab74:	af00      	add	r7, sp, #0
 800ab76:	6078      	str	r0, [r7, #4]
	if (sensor->htim == 0) {
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ab7c:	2b00      	cmp	r3, #0
 800ab7e:	d101      	bne.n	800ab84 <MLX90363_Start_TIM+0x14>
		return WHEEL_ERROR;
 800ab80:	2301      	movs	r3, #1
 800ab82:	e012      	b.n	800abaa <MLX90363_Start_TIM+0x3a>
	}
	if (sensor->hspi == 0) {
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ab88:	2b00      	cmp	r3, #0
 800ab8a:	d101      	bne.n	800ab90 <MLX90363_Start_TIM+0x20>
		return WHEEL_ERROR;
 800ab8c:	2301      	movs	r3, #1
 800ab8e:	e00c      	b.n	800abaa <MLX90363_Start_TIM+0x3a>
	}
	reset_roll_counter(sensor);
 800ab90:	6878      	ldr	r0, [r7, #4]
 800ab92:	f000 f94a 	bl	800ae2a <reset_roll_counter>
	sensor->roll_cnt = 0;
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	2200      	movs	r2, #0
 800ab9a:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
	HAL_TIM_Base_Start_IT(sensor->htim);
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aba2:	4618      	mov	r0, r3
 800aba4:	f7fa fdfc 	bl	80057a0 <HAL_TIM_Base_Start_IT>
	return WHEEL_OK;
 800aba8:	2300      	movs	r3, #0
}
 800abaa:	4618      	mov	r0, r3
 800abac:	3708      	adds	r7, #8
 800abae:	46bd      	mov	sp, r7
 800abb0:	bd80      	pop	{r7, pc}

0800abb2 <MLX90363_Stop>:

static Wheel_Status MLX90363_Stop(Magnetometer_HandleTypeDef *sensor) {
 800abb2:	b580      	push	{r7, lr}
 800abb4:	b082      	sub	sp, #8
 800abb6:	af00      	add	r7, sp, #0
 800abb8:	6078      	str	r0, [r7, #4]
	HAL_TIM_Base_Stop_IT(sensor->htim);
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800abbe:	4618      	mov	r0, r3
 800abc0:	f7fa fe43 	bl	800584a <HAL_TIM_Base_Stop_IT>
	return WHEEL_OK;
 800abc4:	2300      	movs	r3, #0
}
 800abc6:	4618      	mov	r0, r3
 800abc8:	3708      	adds	r7, #8
 800abca:	46bd      	mov	sp, r7
 800abcc:	bd80      	pop	{r7, pc}

0800abce <MLX90363_TransmitRecieve_DMA>:

static Wheel_Status MLX90363_TransmitRecieve_DMA(
		Magnetometer_HandleTypeDef *sensor) {
 800abce:	b580      	push	{r7, lr}
 800abd0:	b082      	sub	sp, #8
 800abd2:	af00      	add	r7, sp, #0
 800abd4:	6078      	str	r0, [r7, #4]
	if (sensor->hspi == 0) {
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800abda:	2b00      	cmp	r3, #0
 800abdc:	d101      	bne.n	800abe2 <MLX90363_TransmitRecieve_DMA+0x14>
		return WHEEL_ERROR;
 800abde:	2301      	movs	r3, #1
 800abe0:	e01b      	b.n	800ac1a <MLX90363_TransmitRecieve_DMA+0x4c>
	}
	set_Tx_GET1(sensor, 0);
 800abe2:	2100      	movs	r1, #0
 800abe4:	6878      	ldr	r0, [r7, #4]
 800abe6:	f000 f8a0 	bl	800ad2a <set_Tx_GET1>
	sensor->transfer_is_done = 0;
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	2200      	movs	r2, #0
 800abee:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
	HAL_GPIO_WritePin(sensor->SS_port, sensor->SS_pin, 0);
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 800abfa:	2200      	movs	r2, #0
 800abfc:	4619      	mov	r1, r3
 800abfe:	f7f7 fd40 	bl	8002682 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive_DMA(sensor->hspi, sensor->SPI_Tx_buffer,
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	f103 0120 	add.w	r1, r3, #32
			sensor->SPI_Rx_buffer, 8);
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	f103 0218 	add.w	r2, r3, #24
	HAL_SPI_TransmitReceive_DMA(sensor->hspi, sensor->SPI_Tx_buffer,
 800ac12:	2308      	movs	r3, #8
 800ac14:	f7fa fa6f 	bl	80050f6 <HAL_SPI_TransmitReceive_DMA>
	return WHEEL_OK;
 800ac18:	2300      	movs	r3, #0
}
 800ac1a:	4618      	mov	r0, r3
 800ac1c:	3708      	adds	r7, #8
 800ac1e:	46bd      	mov	sp, r7
 800ac20:	bd80      	pop	{r7, pc}

0800ac22 <MLX90363_TxRxDone_CB>:

static Wheel_Status MLX90363_TxRxDone_CB(Magnetometer_HandleTypeDef *sensor) {
 800ac22:	b580      	push	{r7, lr}
 800ac24:	b082      	sub	sp, #8
 800ac26:	af00      	add	r7, sp, #0
 800ac28:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(sensor->SS_port, sensor->SS_pin, 1);
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 800ac32:	2201      	movs	r2, #1
 800ac34:	4619      	mov	r1, r3
 800ac36:	f7f7 fd24 	bl	8002682 <HAL_GPIO_WritePin>
	sensor->transfer_is_done = 1;
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	2201      	movs	r2, #1
 800ac3e:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
	getData(sensor);
 800ac42:	6878      	ldr	r0, [r7, #4]
 800ac44:	f000 f909 	bl	800ae5a <getData>
	return WHEEL_OK;
 800ac48:	2300      	movs	r3, #0
}
 800ac4a:	4618      	mov	r0, r3
 800ac4c:	3708      	adds	r7, #8
 800ac4e:	46bd      	mov	sp, r7
 800ac50:	bd80      	pop	{r7, pc}

0800ac52 <calculate_crc>:
		0xDA, 0x17, 0x38, 0x49, 0x66, 0xFC, 0xD3, 0xA2, 0x8D, 0x40, 0x6F, 0x1E,
		0x31, 0x76, 0x59, 0x28, 0x07, 0xCA, 0xE5, 0x94, 0xBB, 0x21, 0x0E, 0x7F,
		0x50, 0x9D, 0xB2, 0xC3, 0xEC, 0xD8, 0xF7, 0x86, 0xA9, 0x64, 0x4B, 0x3A,
		0x15, 0x8F, 0xA0, 0xD1, 0xFE, 0x33, 0x1C, 0x6D, 0x42 };

static uint8_t calculate_crc(uint8_t *message) {
 800ac52:	b480      	push	{r7}
 800ac54:	b085      	sub	sp, #20
 800ac56:	af00      	add	r7, sp, #0
 800ac58:	6078      	str	r0, [r7, #4]
	// calculates the CRC using the 7 bytes of the buffer
	uint8_t crc = message[7];
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	79db      	ldrb	r3, [r3, #7]
 800ac5e:	73fb      	strb	r3, [r7, #15]
	crc = 0xFF;
 800ac60:	23ff      	movs	r3, #255	@ 0xff
 800ac62:	73fb      	strb	r3, [r7, #15]
	crc = cba_256_TAB[message[0] ^ crc];
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	781a      	ldrb	r2, [r3, #0]
 800ac68:	7bfb      	ldrb	r3, [r7, #15]
 800ac6a:	4053      	eors	r3, r2
 800ac6c:	b2db      	uxtb	r3, r3
 800ac6e:	461a      	mov	r2, r3
 800ac70:	f64b 53bc 	movw	r3, #48572	@ 0xbdbc
 800ac74:	f6c0 0300 	movt	r3, #2048	@ 0x800
 800ac78:	5c9b      	ldrb	r3, [r3, r2]
 800ac7a:	73fb      	strb	r3, [r7, #15]
	crc = cba_256_TAB[message[1] ^ crc];
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	3301      	adds	r3, #1
 800ac80:	781a      	ldrb	r2, [r3, #0]
 800ac82:	7bfb      	ldrb	r3, [r7, #15]
 800ac84:	4053      	eors	r3, r2
 800ac86:	b2db      	uxtb	r3, r3
 800ac88:	461a      	mov	r2, r3
 800ac8a:	f64b 53bc 	movw	r3, #48572	@ 0xbdbc
 800ac8e:	f6c0 0300 	movt	r3, #2048	@ 0x800
 800ac92:	5c9b      	ldrb	r3, [r3, r2]
 800ac94:	73fb      	strb	r3, [r7, #15]
	crc = cba_256_TAB[message[2] ^ crc];
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	3302      	adds	r3, #2
 800ac9a:	781a      	ldrb	r2, [r3, #0]
 800ac9c:	7bfb      	ldrb	r3, [r7, #15]
 800ac9e:	4053      	eors	r3, r2
 800aca0:	b2db      	uxtb	r3, r3
 800aca2:	461a      	mov	r2, r3
 800aca4:	f64b 53bc 	movw	r3, #48572	@ 0xbdbc
 800aca8:	f6c0 0300 	movt	r3, #2048	@ 0x800
 800acac:	5c9b      	ldrb	r3, [r3, r2]
 800acae:	73fb      	strb	r3, [r7, #15]
	crc = cba_256_TAB[message[3] ^ crc];
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	3303      	adds	r3, #3
 800acb4:	781a      	ldrb	r2, [r3, #0]
 800acb6:	7bfb      	ldrb	r3, [r7, #15]
 800acb8:	4053      	eors	r3, r2
 800acba:	b2db      	uxtb	r3, r3
 800acbc:	461a      	mov	r2, r3
 800acbe:	f64b 53bc 	movw	r3, #48572	@ 0xbdbc
 800acc2:	f6c0 0300 	movt	r3, #2048	@ 0x800
 800acc6:	5c9b      	ldrb	r3, [r3, r2]
 800acc8:	73fb      	strb	r3, [r7, #15]
	crc = cba_256_TAB[message[4] ^ crc];
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	3304      	adds	r3, #4
 800acce:	781a      	ldrb	r2, [r3, #0]
 800acd0:	7bfb      	ldrb	r3, [r7, #15]
 800acd2:	4053      	eors	r3, r2
 800acd4:	b2db      	uxtb	r3, r3
 800acd6:	461a      	mov	r2, r3
 800acd8:	f64b 53bc 	movw	r3, #48572	@ 0xbdbc
 800acdc:	f6c0 0300 	movt	r3, #2048	@ 0x800
 800ace0:	5c9b      	ldrb	r3, [r3, r2]
 800ace2:	73fb      	strb	r3, [r7, #15]
	crc = cba_256_TAB[message[5] ^ crc];
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	3305      	adds	r3, #5
 800ace8:	781a      	ldrb	r2, [r3, #0]
 800acea:	7bfb      	ldrb	r3, [r7, #15]
 800acec:	4053      	eors	r3, r2
 800acee:	b2db      	uxtb	r3, r3
 800acf0:	461a      	mov	r2, r3
 800acf2:	f64b 53bc 	movw	r3, #48572	@ 0xbdbc
 800acf6:	f6c0 0300 	movt	r3, #2048	@ 0x800
 800acfa:	5c9b      	ldrb	r3, [r3, r2]
 800acfc:	73fb      	strb	r3, [r7, #15]
	crc = cba_256_TAB[message[6] ^ crc];
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	3306      	adds	r3, #6
 800ad02:	781a      	ldrb	r2, [r3, #0]
 800ad04:	7bfb      	ldrb	r3, [r7, #15]
 800ad06:	4053      	eors	r3, r2
 800ad08:	b2db      	uxtb	r3, r3
 800ad0a:	461a      	mov	r2, r3
 800ad0c:	f64b 53bc 	movw	r3, #48572	@ 0xbdbc
 800ad10:	f6c0 0300 	movt	r3, #2048	@ 0x800
 800ad14:	5c9b      	ldrb	r3, [r3, r2]
 800ad16:	73fb      	strb	r3, [r7, #15]
	crc = ~crc;
 800ad18:	7bfb      	ldrb	r3, [r7, #15]
 800ad1a:	43db      	mvns	r3, r3
 800ad1c:	73fb      	strb	r3, [r7, #15]
	return crc;
 800ad1e:	7bfb      	ldrb	r3, [r7, #15]
}
 800ad20:	4618      	mov	r0, r3
 800ad22:	3714      	adds	r7, #20
 800ad24:	46bd      	mov	sp, r7
 800ad26:	bc80      	pop	{r7}
 800ad28:	4770      	bx	lr

0800ad2a <set_Tx_GET1>:

static void set_Tx_GET1(Magnetometer_HandleTypeDef *sensor, uint8_t reset) {
 800ad2a:	b580      	push	{r7, lr}
 800ad2c:	b082      	sub	sp, #8
 800ad2e:	af00      	add	r7, sp, #0
 800ad30:	6078      	str	r0, [r7, #4]
 800ad32:	460b      	mov	r3, r1
 800ad34:	70fb      	strb	r3, [r7, #3]
	sensor->SPI_Tx_buffer[0] = NULL_DATA;
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	2200      	movs	r2, #0
 800ad3a:	f883 2020 	strb.w	r2, [r3, #32]
	sensor->SPI_Tx_buffer[1] = reset;
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	78fa      	ldrb	r2, [r7, #3]
 800ad42:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
	sensor->SPI_Tx_buffer[2] = GET_TIME_OUT;
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	22ff      	movs	r2, #255	@ 0xff
 800ad4a:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
	sensor->SPI_Tx_buffer[3] = GET_TIME_OUT;
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	22ff      	movs	r2, #255	@ 0xff
 800ad52:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
	sensor->SPI_Tx_buffer[4] = NULL_DATA;
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	2200      	movs	r2, #0
 800ad5a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
	sensor->SPI_Tx_buffer[5] = NULL_DATA;
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	2200      	movs	r2, #0
 800ad62:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
	sensor->SPI_Tx_buffer[6] = GET1_OPCODE;
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	2213      	movs	r2, #19
 800ad6a:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
	sensor->SPI_Tx_buffer[7] = calculate_crc(sensor->SPI_Tx_buffer);
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	3320      	adds	r3, #32
 800ad72:	4618      	mov	r0, r3
 800ad74:	f7ff ff6d 	bl	800ac52 <calculate_crc>
 800ad78:	4603      	mov	r3, r0
 800ad7a:	461a      	mov	r2, r3
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
}
 800ad82:	bf00      	nop
 800ad84:	3708      	adds	r7, #8
 800ad86:	46bd      	mov	sp, r7
 800ad88:	bd80      	pop	{r7, pc}

0800ad8a <set_Tx_NOP>:

static void set_Tx_NOP(Magnetometer_HandleTypeDef *sensor) {
 800ad8a:	b580      	push	{r7, lr}
 800ad8c:	b082      	sub	sp, #8
 800ad8e:	af00      	add	r7, sp, #0
 800ad90:	6078      	str	r0, [r7, #4]
	sensor->SPI_Tx_buffer[0] = NULL_DATA;
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	2200      	movs	r2, #0
 800ad96:	f883 2020 	strb.w	r2, [r3, #32]
	sensor->SPI_Tx_buffer[1] = NULL_DATA;
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	2200      	movs	r2, #0
 800ad9e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
	sensor->SPI_Tx_buffer[2] = NOP_KEY;
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	22aa      	movs	r2, #170	@ 0xaa
 800ada6:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
	sensor->SPI_Tx_buffer[3] = NOP_KEY;
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	22aa      	movs	r2, #170	@ 0xaa
 800adae:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
	sensor->SPI_Tx_buffer[4] = NULL_DATA;
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	2200      	movs	r2, #0
 800adb6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
	sensor->SPI_Tx_buffer[5] = NULL_DATA;
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	2200      	movs	r2, #0
 800adbe:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
	sensor->SPI_Tx_buffer[6] = NOP_OPCODE;
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	22d0      	movs	r2, #208	@ 0xd0
 800adc6:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
	sensor->SPI_Tx_buffer[7] = calculate_crc(sensor->SPI_Tx_buffer);
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	3320      	adds	r3, #32
 800adce:	4618      	mov	r0, r3
 800add0:	f7ff ff3f 	bl	800ac52 <calculate_crc>
 800add4:	4603      	mov	r3, r0
 800add6:	461a      	mov	r2, r3
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
}
 800adde:	bf00      	nop
 800ade0:	3708      	adds	r7, #8
 800ade2:	46bd      	mov	sp, r7
 800ade4:	bd80      	pop	{r7, pc}

0800ade6 <transmit_blocking>:

static void transmit_blocking(Magnetometer_HandleTypeDef *sensor) {
 800ade6:	b580      	push	{r7, lr}
 800ade8:	b082      	sub	sp, #8
 800adea:	af00      	add	r7, sp, #0
 800adec:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(sensor->SS_port, sensor->SS_pin, 0);
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 800adf6:	2200      	movs	r2, #0
 800adf8:	4619      	mov	r1, r3
 800adfa:	f7f7 fc42 	bl	8002682 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(sensor->hspi, sensor->SPI_Tx_buffer, 8,
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	f103 0120 	add.w	r1, r3, #32
 800ae08:	f04f 33ff 	mov.w	r3, #4294967295
 800ae0c:	2208      	movs	r2, #8
 800ae0e:	f7fa f82e 	bl	8004e6e <HAL_SPI_Transmit>
	HAL_MAX_DELAY);
	HAL_GPIO_WritePin(sensor->SS_port, sensor->SS_pin, 1);
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 800ae1a:	2201      	movs	r2, #1
 800ae1c:	4619      	mov	r1, r3
 800ae1e:	f7f7 fc30 	bl	8002682 <HAL_GPIO_WritePin>
}
 800ae22:	bf00      	nop
 800ae24:	3708      	adds	r7, #8
 800ae26:	46bd      	mov	sp, r7
 800ae28:	bd80      	pop	{r7, pc}

0800ae2a <reset_roll_counter>:

static void reset_roll_counter(Magnetometer_HandleTypeDef *sensor) {
 800ae2a:	b580      	push	{r7, lr}
 800ae2c:	b082      	sub	sp, #8
 800ae2e:	af00      	add	r7, sp, #0
 800ae30:	6078      	str	r0, [r7, #4]
	set_Tx_GET1(sensor, 1);
 800ae32:	2101      	movs	r1, #1
 800ae34:	6878      	ldr	r0, [r7, #4]
 800ae36:	f7ff ff78 	bl	800ad2a <set_Tx_GET1>
	transmit_blocking(sensor);
 800ae3a:	6878      	ldr	r0, [r7, #4]
 800ae3c:	f7ff ffd3 	bl	800ade6 <transmit_blocking>
	HAL_Delay(1);
 800ae40:	2001      	movs	r0, #1
 800ae42:	f7f6 faa0 	bl	8001386 <HAL_Delay>
	set_Tx_NOP(sensor);
 800ae46:	6878      	ldr	r0, [r7, #4]
 800ae48:	f7ff ff9f 	bl	800ad8a <set_Tx_NOP>
	transmit_blocking(sensor);
 800ae4c:	6878      	ldr	r0, [r7, #4]
 800ae4e:	f7ff ffca 	bl	800ade6 <transmit_blocking>
}
 800ae52:	bf00      	nop
 800ae54:	3708      	adds	r7, #8
 800ae56:	46bd      	mov	sp, r7
 800ae58:	bd80      	pop	{r7, pc}

0800ae5a <getData>:

static uint8_t getData(Magnetometer_HandleTypeDef *sensor) {
 800ae5a:	b590      	push	{r4, r7, lr}
 800ae5c:	b085      	sub	sp, #20
 800ae5e:	af00      	add	r7, sp, #0
 800ae60:	6078      	str	r0, [r7, #4]
	uint8_t *RxBuffer = sensor->SPI_Rx_buffer;
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	3318      	adds	r3, #24
 800ae66:	60fb      	str	r3, [r7, #12]
	/* 		ERROR CHECKING 		*/
	// Check if the transfer is done to avoid race conditions
	if (!sensor->transfer_is_done) {
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800ae6e:	2b00      	cmp	r3, #0
 800ae70:	d101      	bne.n	800ae76 <getData+0x1c>
		return -1;
 800ae72:	23ff      	movs	r3, #255	@ 0xff
 800ae74:	e083      	b.n	800af7e <getData+0x124>
	}

	// Check the marker if Alpha (0), otherwise ignore
	if ((RxBuffer[6] >> 6) != 0) {
 800ae76:	68fb      	ldr	r3, [r7, #12]
 800ae78:	3306      	adds	r3, #6
 800ae7a:	781b      	ldrb	r3, [r3, #0]
 800ae7c:	099b      	lsrs	r3, r3, #6
 800ae7e:	b2db      	uxtb	r3, r3
 800ae80:	2b00      	cmp	r3, #0
 800ae82:	d007      	beq.n	800ae94 <getData+0x3a>
		sensor->err_packets_cnt++;
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800ae88:	3301      	adds	r3, #1
 800ae8a:	b29a      	uxth	r2, r3
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	859a      	strh	r2, [r3, #44]	@ 0x2c
		return -1; // Not Alpha result
 800ae90:	23ff      	movs	r3, #255	@ 0xff
 800ae92:	e074      	b.n	800af7e <getData+0x124>
	}

	// Check if bits 2,3,5 if they are 0x00
	if (RxBuffer[2] != 0x00 || RxBuffer[3] != 0x00 || RxBuffer[5] != 0x00) {
 800ae94:	68fb      	ldr	r3, [r7, #12]
 800ae96:	3302      	adds	r3, #2
 800ae98:	781b      	ldrb	r3, [r3, #0]
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	d109      	bne.n	800aeb2 <getData+0x58>
 800ae9e:	68fb      	ldr	r3, [r7, #12]
 800aea0:	3303      	adds	r3, #3
 800aea2:	781b      	ldrb	r3, [r3, #0]
 800aea4:	2b00      	cmp	r3, #0
 800aea6:	d104      	bne.n	800aeb2 <getData+0x58>
 800aea8:	68fb      	ldr	r3, [r7, #12]
 800aeaa:	3305      	adds	r3, #5
 800aeac:	781b      	ldrb	r3, [r3, #0]
 800aeae:	2b00      	cmp	r3, #0
 800aeb0:	d007      	beq.n	800aec2 <getData+0x68>
		sensor->err_packets_cnt++;
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800aeb6:	3301      	adds	r3, #1
 800aeb8:	b29a      	uxth	r2, r3
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	859a      	strh	r2, [r3, #44]	@ 0x2c
		return -1; // Probably wrong data
 800aebe:	23ff      	movs	r3, #255	@ 0xff
 800aec0:	e05d      	b.n	800af7e <getData+0x124>
	}

	// Virtual Gain at 0?
	if (RxBuffer[4] == 0x00) {
 800aec2:	68fb      	ldr	r3, [r7, #12]
 800aec4:	3304      	adds	r3, #4
 800aec6:	781b      	ldrb	r3, [r3, #0]
 800aec8:	2b00      	cmp	r3, #0
 800aeca:	d107      	bne.n	800aedc <getData+0x82>
		sensor->err_packets_cnt++;
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800aed0:	3301      	adds	r3, #1
 800aed2:	b29a      	uxth	r2, r3
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	859a      	strh	r2, [r3, #44]	@ 0x2c
		return -1; // Probably wrong data
 800aed8:	23ff      	movs	r3, #255	@ 0xff
 800aeda:	e050      	b.n	800af7e <getData+0x124>
	}

	// Extract the rolling counter
	uint8_t rollcnt = RxBuffer[6] & 0x3F;
 800aedc:	68fb      	ldr	r3, [r7, #12]
 800aede:	3306      	adds	r3, #6
 800aee0:	781b      	ldrb	r3, [r3, #0]
 800aee2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800aee6:	72fb      	strb	r3, [r7, #11]
	// calculate the difference between the internal sensor's roll counter and the roll counter
	uint8_t last_rollcnt = sensor->roll_cnt;
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800aeee:	72bb      	strb	r3, [r7, #10]
	uint8_t diff = (rollcnt - last_rollcnt + 64) % 64;
 800aef0:	7afa      	ldrb	r2, [r7, #11]
 800aef2:	7abb      	ldrb	r3, [r7, #10]
 800aef4:	1ad3      	subs	r3, r2, r3
 800aef6:	3340      	adds	r3, #64	@ 0x40
 800aef8:	425a      	negs	r2, r3
 800aefa:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800aefe:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800af02:	bf58      	it	pl
 800af04:	4253      	negpl	r3, r2
 800af06:	727b      	strb	r3, [r7, #9]
	if (diff > 1) {
 800af08:	7a7b      	ldrb	r3, [r7, #9]
 800af0a:	2b01      	cmp	r3, #1
 800af0c:	d909      	bls.n	800af22 <getData+0xc8>
		sensor->err_packets_cnt += diff - 1; // We expect diff=1 usually (no lost packets)
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800af12:	7a7b      	ldrb	r3, [r7, #9]
 800af14:	b29b      	uxth	r3, r3
 800af16:	4413      	add	r3, r2
 800af18:	b29b      	uxth	r3, r3
 800af1a:	3b01      	subs	r3, #1
 800af1c:	b29a      	uxth	r2, r3
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	859a      	strh	r2, [r3, #44]	@ 0x2c
	}
	sensor->roll_cnt = rollcnt;
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	7afa      	ldrb	r2, [r7, #11]
 800af26:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

	// Check the checksum of the message
	if (RxBuffer[7] != calculate_crc(RxBuffer)) {
 800af2a:	68fb      	ldr	r3, [r7, #12]
 800af2c:	3307      	adds	r3, #7
 800af2e:	781c      	ldrb	r4, [r3, #0]
 800af30:	68f8      	ldr	r0, [r7, #12]
 800af32:	f7ff fe8e 	bl	800ac52 <calculate_crc>
 800af36:	4603      	mov	r3, r0
 800af38:	429c      	cmp	r4, r3
 800af3a:	d007      	beq.n	800af4c <getData+0xf2>
		sensor->err_packets_cnt++;
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800af40:	3301      	adds	r3, #1
 800af42:	b29a      	uxth	r2, r3
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	859a      	strh	r2, [r3, #44]	@ 0x2c
		return -1; // CRC not valid
 800af48:	23ff      	movs	r3, #255	@ 0xff
 800af4a:	e018      	b.n	800af7e <getData+0x124>
	}

	/* 		EXTRACTING THE DATA 		*/
	// Extract and convert the angle to degrees
	sensor->alpha = (((RxBuffer[1] & 0x3F) << 8) + RxBuffer[0])<<2;
 800af4c:	68fb      	ldr	r3, [r7, #12]
 800af4e:	3301      	adds	r3, #1
 800af50:	781b      	ldrb	r3, [r3, #0]
 800af52:	021b      	lsls	r3, r3, #8
 800af54:	b29b      	uxth	r3, r3
 800af56:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 800af5a:	b29b      	uxth	r3, r3
 800af5c:	68fa      	ldr	r2, [r7, #12]
 800af5e:	7812      	ldrb	r2, [r2, #0]
 800af60:	4413      	add	r3, r2
 800af62:	b29b      	uxth	r3, r3
 800af64:	009b      	lsls	r3, r3, #2
 800af66:	b29a      	uxth	r2, r3
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	851a      	strh	r2, [r3, #40]	@ 0x28
	// Extract the error bits
	sensor->diagnostic_bits = RxBuffer[1] >> 6;
 800af6c:	68fb      	ldr	r3, [r7, #12]
 800af6e:	3301      	adds	r3, #1
 800af70:	781b      	ldrb	r3, [r3, #0]
 800af72:	099b      	lsrs	r3, r3, #6
 800af74:	b2da      	uxtb	r2, r3
 800af76:	687b      	ldr	r3, [r7, #4]
 800af78:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
	return 0;
 800af7c:	2300      	movs	r3, #0
}
 800af7e:	4618      	mov	r0, r3
 800af80:	3714      	adds	r7, #20
 800af82:	46bd      	mov	sp, r7
 800af84:	bd90      	pop	{r4, r7, pc}

0800af86 <wheel_startup>:
uint32_t time_ms = 0;
uint8_t temp = 0;
uint32_t test_time_ms;
uint32_t old_time_ms;

void wheel_startup() {
 800af86:	b580      	push	{r7, lr}
 800af88:	af00      	add	r7, sp, #0
	init_analog();
 800af8a:	f000 f8d3 	bl	800b134 <init_analog>
	init_buttons();
 800af8e:	f000 f83b 	bl	800b008 <init_buttons>
	init_sensor();
 800af92:	f000 f885 	bl	800b0a0 <init_sensor>
	configure_software_exti();
 800af96:	f000 f8fa 	bl	800b18e <configure_software_exti>
	app_usb_hid_init(&hUsbHid);
 800af9a:	f640 709c 	movw	r0, #3996	@ 0xf9c
 800af9e:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 800afa2:	f7ff faa9 	bl	800a4f8 <app_usb_hid_init>
	init_wheel_handle();
 800afa6:	f000 f94c 	bl	800b242 <init_wheel_handle>

	wheel.hPedals->hw_analog->Start_CONTINIOUS_SCAN_DMA(
 800afaa:	f640 7384 	movw	r3, #3972	@ 0xf84
 800afae:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800afb2:	689b      	ldr	r3, [r3, #8]
 800afb4:	691b      	ldr	r3, [r3, #16]
 800afb6:	689a      	ldr	r2, [r3, #8]
			wheel.hPedals->hw_analog);
 800afb8:	f640 7384 	movw	r3, #3972	@ 0xf84
 800afbc:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800afc0:	689b      	ldr	r3, [r3, #8]
 800afc2:	691b      	ldr	r3, [r3, #16]
	wheel.hPedals->hw_analog->Start_CONTINIOUS_SCAN_DMA(
 800afc4:	4618      	mov	r0, r3
 800afc6:	4790      	blx	r2
	wheel.hButtons->Start_TIM(wheel.hButtons);
 800afc8:	f640 7384 	movw	r3, #3972	@ 0xf84
 800afcc:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800afd0:	681b      	ldr	r3, [r3, #0]
 800afd2:	689a      	ldr	r2, [r3, #8]
 800afd4:	f640 7384 	movw	r3, #3972	@ 0xf84
 800afd8:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800afdc:	681b      	ldr	r3, [r3, #0]
 800afde:	4618      	mov	r0, r3
 800afe0:	4790      	blx	r2
	wheel.hSensor->hw_magnetometer->Start_TIM(wheel.hSensor->hw_magnetometer);
 800afe2:	f640 7384 	movw	r3, #3972	@ 0xf84
 800afe6:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800afea:	685b      	ldr	r3, [r3, #4]
 800afec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800afee:	689a      	ldr	r2, [r3, #8]
 800aff0:	f640 7384 	movw	r3, #3972	@ 0xf84
 800aff4:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800aff8:	685b      	ldr	r3, [r3, #4]
 800affa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800affc:	4618      	mov	r0, r3
 800affe:	4790      	blx	r2

	app_usb_hid_start();
 800b000:	f7ff fa8f 	bl	800a522 <app_usb_hid_start>

	while (1) {
		__WFI();
 800b004:	bf30      	wfi
 800b006:	e7fd      	b.n	800b004 <wheel_startup+0x7e>

0800b008 <init_buttons>:
	}
}

/* 		INITIALIZATION FUNCTIONS		 */
static void init_buttons() {
 800b008:	b580      	push	{r7, lr}
 800b00a:	b086      	sub	sp, #24
 800b00c:	af00      	add	r7, sp, #0
	DigitalInput_ConfigHandleTypeDef config1 = { 0 };
 800b00e:	f107 030c 	add.w	r3, r7, #12
 800b012:	2200      	movs	r2, #0
 800b014:	601a      	str	r2, [r3, #0]
 800b016:	605a      	str	r2, [r3, #4]
 800b018:	609a      	str	r2, [r3, #8]
	config1.buttons_port = GPIOC;
 800b01a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800b01e:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 800b022:	617b      	str	r3, [r7, #20]
	config1.clk_pin = BUTTON_CLK_Pin;
 800b024:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800b028:	81bb      	strh	r3, [r7, #12]
	config1.lock_pin = BUTTON_LOCK_Pin;
 800b02a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800b02e:	81fb      	strh	r3, [r7, #14]
	config1.in_pin = BUTTON_IN_Pin;
 800b030:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b034:	823b      	strh	r3, [r7, #16]
	if (hG29Buttons.INIT(&hG29Buttons, &config1) == WHEEL_ERROR) {
 800b036:	f240 13c8 	movw	r3, #456	@ 0x1c8
 800b03a:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800b03e:	681b      	ldr	r3, [r3, #0]
 800b040:	f107 020c 	add.w	r2, r7, #12
 800b044:	4611      	mov	r1, r2
 800b046:	f240 10c8 	movw	r0, #456	@ 0x1c8
 800b04a:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 800b04e:	4798      	blx	r3
 800b050:	4603      	mov	r3, r0
 800b052:	2b01      	cmp	r3, #1
 800b054:	d101      	bne.n	800b05a <init_buttons+0x52>
		Error_Handler();
 800b056:	f7f5 fe38 	bl	8000cca <Error_Handler>
	}

	Buttons_ConfigHandleTypeDef config2 = { 0 };
 800b05a:	1d3b      	adds	r3, r7, #4
 800b05c:	2200      	movs	r2, #0
 800b05e:	601a      	str	r2, [r3, #0]
 800b060:	605a      	str	r2, [r3, #4]
	config2.htim = &htim3;
 800b062:	f240 7330 	movw	r3, #1840	@ 0x730
 800b066:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800b06a:	607b      	str	r3, [r7, #4]
	config2.hw_buttons = &hG29Buttons;
 800b06c:	f240 13c8 	movw	r3, #456	@ 0x1c8
 800b070:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800b074:	60bb      	str	r3, [r7, #8]
	if (hButtons.INIT(&hButtons, &config2) == WHEEL_ERROR) {
 800b076:	f240 2324 	movw	r3, #548	@ 0x224
 800b07a:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800b07e:	681b      	ldr	r3, [r3, #0]
 800b080:	1d3a      	adds	r2, r7, #4
 800b082:	4611      	mov	r1, r2
 800b084:	f240 2024 	movw	r0, #548	@ 0x224
 800b088:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 800b08c:	4798      	blx	r3
 800b08e:	4603      	mov	r3, r0
 800b090:	2b01      	cmp	r3, #1
 800b092:	d101      	bne.n	800b098 <init_buttons+0x90>
		Error_Handler();
 800b094:	f7f5 fe19 	bl	8000cca <Error_Handler>
	}
}
 800b098:	bf00      	nop
 800b09a:	3718      	adds	r7, #24
 800b09c:	46bd      	mov	sp, r7
 800b09e:	bd80      	pop	{r7, pc}

0800b0a0 <init_sensor>:

static void init_sensor() {
 800b0a0:	b580      	push	{r7, lr}
 800b0a2:	b086      	sub	sp, #24
 800b0a4:	af00      	add	r7, sp, #0
	Magnetometer_ConfigHandleTypeDef config1 = { 0 };
 800b0a6:	f107 0308 	add.w	r3, r7, #8
 800b0aa:	2200      	movs	r2, #0
 800b0ac:	601a      	str	r2, [r3, #0]
 800b0ae:	605a      	str	r2, [r3, #4]
 800b0b0:	609a      	str	r2, [r3, #8]
 800b0b2:	60da      	str	r2, [r3, #12]
	config1.hspi = &hspi2;
 800b0b4:	f240 6350 	movw	r3, #1616	@ 0x650
 800b0b8:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800b0bc:	613b      	str	r3, [r7, #16]
	config1.htim = &htim4;
 800b0be:	f240 7378 	movw	r3, #1912	@ 0x778
 800b0c2:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800b0c6:	617b      	str	r3, [r7, #20]
	config1.SS_port = SPI2_SS_GPIO_Port;
 800b0c8:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800b0cc:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 800b0d0:	60fb      	str	r3, [r7, #12]
	config1.SS_pin = SPI2_SS_Pin;
 800b0d2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800b0d6:	813b      	strh	r3, [r7, #8]
	if (hmlx90363.INIT(&hmlx90363, &config1) == WHEEL_ERROR) {
 800b0d8:	f240 13e4 	movw	r3, #484	@ 0x1e4
 800b0dc:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800b0e0:	681b      	ldr	r3, [r3, #0]
 800b0e2:	f107 0208 	add.w	r2, r7, #8
 800b0e6:	4611      	mov	r1, r2
 800b0e8:	f240 10e4 	movw	r0, #484	@ 0x1e4
 800b0ec:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 800b0f0:	4798      	blx	r3
 800b0f2:	4603      	mov	r3, r0
 800b0f4:	2b01      	cmp	r3, #1
 800b0f6:	d101      	bne.n	800b0fc <init_sensor+0x5c>
		Error_Handler();
 800b0f8:	f7f5 fde7 	bl	8000cca <Error_Handler>
	}

	Sensor_ConfigHandleTypeDef config2 = { 0 };
 800b0fc:	2300      	movs	r3, #0
 800b0fe:	607b      	str	r3, [r7, #4]
	config2.hw_magnetometer = &hmlx90363;
 800b100:	f240 13e4 	movw	r3, #484	@ 0x1e4
 800b104:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800b108:	607b      	str	r3, [r7, #4]
	if (hSensor.INIT(&hSensor, &config2) == WHEEL_ERROR) {
 800b10a:	f240 538c 	movw	r3, #1420	@ 0x58c
 800b10e:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800b112:	681b      	ldr	r3, [r3, #0]
 800b114:	1d3a      	adds	r2, r7, #4
 800b116:	4611      	mov	r1, r2
 800b118:	f240 508c 	movw	r0, #1420	@ 0x58c
 800b11c:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 800b120:	4798      	blx	r3
 800b122:	4603      	mov	r3, r0
 800b124:	2b01      	cmp	r3, #1
 800b126:	d101      	bne.n	800b12c <init_sensor+0x8c>
		Error_Handler();
 800b128:	f7f5 fdcf 	bl	8000cca <Error_Handler>
	}
}
 800b12c:	bf00      	nop
 800b12e:	3718      	adds	r7, #24
 800b130:	46bd      	mov	sp, r7
 800b132:	bd80      	pop	{r7, pc}

0800b134 <init_analog>:

static void init_analog() {
 800b134:	b580      	push	{r7, lr}
 800b136:	b082      	sub	sp, #8
 800b138:	af00      	add	r7, sp, #0
	Analog_ConfigHandleTypeDef config1 = { 0 };
 800b13a:	2300      	movs	r3, #0
 800b13c:	607b      	str	r3, [r7, #4]
	config1.hadc = &hadc1;
 800b13e:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 800b142:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800b146:	607b      	str	r3, [r7, #4]
	hAnalog.INIT(&hAnalog, &config1);
 800b148:	f240 138c 	movw	r3, #396	@ 0x18c
 800b14c:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800b150:	681b      	ldr	r3, [r3, #0]
 800b152:	1d3a      	adds	r2, r7, #4
 800b154:	4611      	mov	r1, r2
 800b156:	f240 108c 	movw	r0, #396	@ 0x18c
 800b15a:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 800b15e:	4798      	blx	r3

	Pedals_ConfigHandleTypeDef config2 = { 0 };
 800b160:	2300      	movs	r3, #0
 800b162:	603b      	str	r3, [r7, #0]
	config2.hw_analog = &hAnalog;
 800b164:	f240 138c 	movw	r3, #396	@ 0x18c
 800b168:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800b16c:	603b      	str	r3, [r7, #0]
	hPedals.INIT(&hPedals, &config2);
 800b16e:	f240 13b4 	movw	r3, #436	@ 0x1b4
 800b172:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800b176:	681b      	ldr	r3, [r3, #0]
 800b178:	463a      	mov	r2, r7
 800b17a:	4611      	mov	r1, r2
 800b17c:	f240 10b4 	movw	r0, #436	@ 0x1b4
 800b180:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 800b184:	4798      	blx	r3
}
 800b186:	bf00      	nop
 800b188:	3708      	adds	r7, #8
 800b18a:	46bd      	mov	sp, r7
 800b18c:	bd80      	pop	{r7, pc}

0800b18e <configure_software_exti>:

static void configure_software_exti() {
 800b18e:	b480      	push	{r7}
 800b190:	b083      	sub	sp, #12
 800b192:	af00      	add	r7, sp, #0
	wheel.hSwit.usb_send_report_swit_pin = SWIT_0_Pin;
 800b194:	f640 7384 	movw	r3, #3972	@ 0xf84
 800b198:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800b19c:	2201      	movs	r2, #1
 800b19e:	819a      	strh	r2, [r3, #12]
	wheel.hSwit.usb_process_data_pin = SWIT_1_Pin;
 800b1a0:	f640 7384 	movw	r3, #3972	@ 0xf84
 800b1a4:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800b1a8:	2202      	movs	r2, #2
 800b1aa:	81da      	strh	r2, [r3, #14]
	for (uint8_t i = 0; i < 3; i++) {
 800b1ac:	2300      	movs	r3, #0
 800b1ae:	71fb      	strb	r3, [r7, #7]
 800b1b0:	e03e      	b.n	800b230 <configure_software_exti+0xa2>
		CLEAR_BIT(EXTI->RTSR, (0x1UL << i));  // Clear rising edge
 800b1b2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b1b6:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 800b1ba:	6899      	ldr	r1, [r3, #8]
 800b1bc:	79fb      	ldrb	r3, [r7, #7]
 800b1be:	2201      	movs	r2, #1
 800b1c0:	fa02 f303 	lsl.w	r3, r2, r3
 800b1c4:	43da      	mvns	r2, r3
 800b1c6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b1ca:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 800b1ce:	400a      	ands	r2, r1
 800b1d0:	609a      	str	r2, [r3, #8]
		CLEAR_BIT(EXTI->FTSR, (0x1UL << i));  // Clear falling edge
 800b1d2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b1d6:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 800b1da:	68d9      	ldr	r1, [r3, #12]
 800b1dc:	79fb      	ldrb	r3, [r7, #7]
 800b1de:	2201      	movs	r2, #1
 800b1e0:	fa02 f303 	lsl.w	r3, r2, r3
 800b1e4:	43da      	mvns	r2, r3
 800b1e6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b1ea:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 800b1ee:	400a      	ands	r2, r1
 800b1f0:	60da      	str	r2, [r3, #12]
		SET_BIT(EXTI->IMR, (0x1UL << i));  // Already enabled by CubeMX
 800b1f2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b1f6:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 800b1fa:	6819      	ldr	r1, [r3, #0]
 800b1fc:	79fb      	ldrb	r3, [r7, #7]
 800b1fe:	2201      	movs	r2, #1
 800b200:	409a      	lsls	r2, r3
 800b202:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b206:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 800b20a:	430a      	orrs	r2, r1
 800b20c:	601a      	str	r2, [r3, #0]
		SET_BIT(EXTI->PR, (0x1UL << i));  // Clear any pending interrupts
 800b20e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b212:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 800b216:	6959      	ldr	r1, [r3, #20]
 800b218:	79fb      	ldrb	r3, [r7, #7]
 800b21a:	2201      	movs	r2, #1
 800b21c:	409a      	lsls	r2, r3
 800b21e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b222:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 800b226:	430a      	orrs	r2, r1
 800b228:	615a      	str	r2, [r3, #20]
	for (uint8_t i = 0; i < 3; i++) {
 800b22a:	79fb      	ldrb	r3, [r7, #7]
 800b22c:	3301      	adds	r3, #1
 800b22e:	71fb      	strb	r3, [r7, #7]
 800b230:	79fb      	ldrb	r3, [r7, #7]
 800b232:	2b02      	cmp	r3, #2
 800b234:	d9bd      	bls.n	800b1b2 <configure_software_exti+0x24>
	}
}
 800b236:	bf00      	nop
 800b238:	bf00      	nop
 800b23a:	370c      	adds	r7, #12
 800b23c:	46bd      	mov	sp, r7
 800b23e:	bc80      	pop	{r7}
 800b240:	4770      	bx	lr

0800b242 <init_wheel_handle>:

static void init_wheel_handle() {
 800b242:	b480      	push	{r7}
 800b244:	af00      	add	r7, sp, #0
	wheel.hButtons = &hButtons;
 800b246:	f640 7384 	movw	r3, #3972	@ 0xf84
 800b24a:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800b24e:	f240 2224 	movw	r2, #548	@ 0x224
 800b252:	f2c2 0200 	movt	r2, #8192	@ 0x2000
 800b256:	601a      	str	r2, [r3, #0]
	wheel.hPedals = &hPedals;
 800b258:	f640 7384 	movw	r3, #3972	@ 0xf84
 800b25c:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800b260:	f240 12b4 	movw	r2, #436	@ 0x1b4
 800b264:	f2c2 0200 	movt	r2, #8192	@ 0x2000
 800b268:	609a      	str	r2, [r3, #8]
	wheel.hSensor = &hSensor;
 800b26a:	f640 7384 	movw	r3, #3972	@ 0xf84
 800b26e:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800b272:	f240 528c 	movw	r2, #1420	@ 0x58c
 800b276:	f2c2 0200 	movt	r2, #8192	@ 0x2000
 800b27a:	605a      	str	r2, [r3, #4]
	wheel.hUsbHid = &hUsbHid;
 800b27c:	f640 7384 	movw	r3, #3972	@ 0xf84
 800b280:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800b284:	f640 729c 	movw	r2, #3996	@ 0xf9c
 800b288:	f2c2 0200 	movt	r2, #8192	@ 0x2000
 800b28c:	615a      	str	r2, [r3, #20]
}
 800b28e:	bf00      	nop
 800b290:	46bd      	mov	sp, r7
 800b292:	bc80      	pop	{r7}
 800b294:	4770      	bx	lr

0800b296 <wheel_get_all_component_states>:

/* 		APPLICATION SPECIFIC FUNCTIONS 		*/
Wheel_Status wheel_get_all_component_states() {
 800b296:	b580      	push	{r7, lr}
 800b298:	af00      	add	r7, sp, #0
	if (wheel.hPedals->hw_analog->hadc == 0) {
 800b29a:	f640 7384 	movw	r3, #3972	@ 0xf84
 800b29e:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800b2a2:	689b      	ldr	r3, [r3, #8]
 800b2a4:	691b      	ldr	r3, [r3, #16]
 800b2a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b2a8:	2b00      	cmp	r3, #0
 800b2aa:	d101      	bne.n	800b2b0 <wheel_get_all_component_states+0x1a>
		return WHEEL_ERROR;
 800b2ac:	2301      	movs	r3, #1
 800b2ae:	e047      	b.n	800b340 <wheel_get_all_component_states+0xaa>
	}
	if (wheel.hButtons->hw_buttons->buttons_port == 0
 800b2b0:	f640 7384 	movw	r3, #3972	@ 0xf84
 800b2b4:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800b2b8:	681b      	ldr	r3, [r3, #0]
 800b2ba:	f8d3 3364 	ldr.w	r3, [r3, #868]	@ 0x364
 800b2be:	695b      	ldr	r3, [r3, #20]
 800b2c0:	2b00      	cmp	r3, #0
 800b2c2:	d008      	beq.n	800b2d6 <wheel_get_all_component_states+0x40>
			|| wheel.hButtons->htim == 0) {
 800b2c4:	f640 7384 	movw	r3, #3972	@ 0xf84
 800b2c8:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800b2cc:	681b      	ldr	r3, [r3, #0]
 800b2ce:	f8d3 3360 	ldr.w	r3, [r3, #864]	@ 0x360
 800b2d2:	2b00      	cmp	r3, #0
 800b2d4:	d101      	bne.n	800b2da <wheel_get_all_component_states+0x44>
		return WHEEL_ERROR;
 800b2d6:	2301      	movs	r3, #1
 800b2d8:	e032      	b.n	800b340 <wheel_get_all_component_states+0xaa>
	}
	if (wheel.hSensor->hw_magnetometer->hspi == 0) {
 800b2da:	f640 7384 	movw	r3, #3972	@ 0xf84
 800b2de:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800b2e2:	685b      	ldr	r3, [r3, #4]
 800b2e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b2e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b2e8:	2b00      	cmp	r3, #0
 800b2ea:	d101      	bne.n	800b2f0 <wheel_get_all_component_states+0x5a>
		return WHEEL_ERROR;
 800b2ec:	2301      	movs	r3, #1
 800b2ee:	e027      	b.n	800b340 <wheel_get_all_component_states+0xaa>
	}
	wheel.hButtons->GetState(wheel.hButtons);
 800b2f0:	f640 7384 	movw	r3, #3972	@ 0xf84
 800b2f4:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800b2f8:	681b      	ldr	r3, [r3, #0]
 800b2fa:	695a      	ldr	r2, [r3, #20]
 800b2fc:	f640 7384 	movw	r3, #3972	@ 0xf84
 800b300:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800b304:	681b      	ldr	r3, [r3, #0]
 800b306:	4618      	mov	r0, r3
 800b308:	4790      	blx	r2
	wheel.hPedals->GetState(wheel.hPedals);
 800b30a:	f640 7384 	movw	r3, #3972	@ 0xf84
 800b30e:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800b312:	689b      	ldr	r3, [r3, #8]
 800b314:	689a      	ldr	r2, [r3, #8]
 800b316:	f640 7384 	movw	r3, #3972	@ 0xf84
 800b31a:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800b31e:	689b      	ldr	r3, [r3, #8]
 800b320:	4618      	mov	r0, r3
 800b322:	4790      	blx	r2
	wheel.hSensor->GetAxis(wheel.hSensor);
 800b324:	f640 7384 	movw	r3, #3972	@ 0xf84
 800b328:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800b32c:	685b      	ldr	r3, [r3, #4]
 800b32e:	68da      	ldr	r2, [r3, #12]
 800b330:	f640 7384 	movw	r3, #3972	@ 0xf84
 800b334:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800b338:	685b      	ldr	r3, [r3, #4]
 800b33a:	4618      	mov	r0, r3
 800b33c:	4790      	blx	r2
	return WHEEL_OK;
 800b33e:	2300      	movs	r3, #0
}
 800b340:	4618      	mov	r0, r3
 800b342:	bd80      	pop	{r7, pc}

0800b344 <HAL_GPIO_EXTI_Callback>:

/*		HARDWARE CALLBACK FUNCTIONS		 	*/
// The custom software interrupt implementation using the EXTI line callbacks
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 800b344:	b580      	push	{r7, lr}
 800b346:	b082      	sub	sp, #8
 800b348:	af00      	add	r7, sp, #0
 800b34a:	4603      	mov	r3, r0
 800b34c:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == wheel.hSwit.usb_send_report_swit_pin) {
 800b34e:	f640 7384 	movw	r3, #3972	@ 0xf84
 800b352:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800b356:	899b      	ldrh	r3, [r3, #12]
 800b358:	88fa      	ldrh	r2, [r7, #6]
 800b35a:	429a      	cmp	r2, r3
 800b35c:	d101      	bne.n	800b362 <HAL_GPIO_EXTI_Callback+0x1e>
		app_usb_hid_send_report();
 800b35e:	f7ff f92b 	bl	800a5b8 <app_usb_hid_send_report>
	}
	if (GPIO_Pin == wheel.hSwit.usb_process_data_pin) {
 800b362:	f640 7384 	movw	r3, #3972	@ 0xf84
 800b366:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800b36a:	89db      	ldrh	r3, [r3, #14]
 800b36c:	88fa      	ldrh	r2, [r7, #6]
 800b36e:	429a      	cmp	r2, r3
 800b370:	d101      	bne.n	800b376 <HAL_GPIO_EXTI_Callback+0x32>
		app_usb_hid_deferred_processing();
 800b372:	f7ff f8f7 	bl	800a564 <app_usb_hid_deferred_processing>
	}
}
 800b376:	bf00      	nop
 800b378:	3708      	adds	r7, #8
 800b37a:	46bd      	mov	sp, r7
 800b37c:	bd80      	pop	{r7, pc}

0800b37e <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 800b37e:	b480      	push	{r7}
 800b380:	b083      	sub	sp, #12
 800b382:	af00      	add	r7, sp, #0
 800b384:	6078      	str	r0, [r7, #4]
	UNUSED(hadc);
}
 800b386:	bf00      	nop
 800b388:	370c      	adds	r7, #12
 800b38a:	46bd      	mov	sp, r7
 800b38c:	bc80      	pop	{r7}
 800b38e:	4770      	bx	lr

0800b390 <HAL_SPI_TxRxCpltCallback>:

// Called at the end of a transfer to process the raw data received by the sensor
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) {
 800b390:	b580      	push	{r7, lr}
 800b392:	b082      	sub	sp, #8
 800b394:	af00      	add	r7, sp, #0
 800b396:	6078      	str	r0, [r7, #4]
	if (wheel.hSensor->hw_magnetometer->hspi->Instance == hspi->Instance) {
 800b398:	f640 7384 	movw	r3, #3972	@ 0xf84
 800b39c:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800b3a0:	685b      	ldr	r3, [r3, #4]
 800b3a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b3a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b3a6:	681a      	ldr	r2, [r3, #0]
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	681b      	ldr	r3, [r3, #0]
 800b3ac:	429a      	cmp	r2, r3
 800b3ae:	d11b      	bne.n	800b3e8 <HAL_SPI_TxRxCpltCallback+0x58>
		wheel.hSensor->hw_magnetometer->TxRxDone_CB(
 800b3b0:	f640 7384 	movw	r3, #3972	@ 0xf84
 800b3b4:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800b3b8:	685b      	ldr	r3, [r3, #4]
 800b3ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b3bc:	695a      	ldr	r2, [r3, #20]
				wheel.hSensor->hw_magnetometer);
 800b3be:	f640 7384 	movw	r3, #3972	@ 0xf84
 800b3c2:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800b3c6:	685b      	ldr	r3, [r3, #4]
 800b3c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
		wheel.hSensor->hw_magnetometer->TxRxDone_CB(
 800b3ca:	4618      	mov	r0, r3
 800b3cc:	4790      	blx	r2
		wheel.hSensor->Update(wheel.hSensor);
 800b3ce:	f640 7384 	movw	r3, #3972	@ 0xf84
 800b3d2:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800b3d6:	685b      	ldr	r3, [r3, #4]
 800b3d8:	689a      	ldr	r2, [r3, #8]
 800b3da:	f640 7384 	movw	r3, #3972	@ 0xf84
 800b3de:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800b3e2:	685b      	ldr	r3, [r3, #4]
 800b3e4:	4618      	mov	r0, r3
 800b3e6:	4790      	blx	r2
	}
}
 800b3e8:	bf00      	nop
 800b3ea:	3708      	adds	r7, #8
 800b3ec:	46bd      	mov	sp, r7
 800b3ee:	bd80      	pop	{r7, pc}

0800b3f0 <HAL_TIM_PeriodElapsedCallback>:

// 1. Used to start, periodically, the transmission with the sensor
// 2. Used to periodically read the buttons state
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 800b3f0:	b580      	push	{r7, lr}
 800b3f2:	b082      	sub	sp, #8
 800b3f4:	af00      	add	r7, sp, #0
 800b3f6:	6078      	str	r0, [r7, #4]
	if (wheel.hSensor->hw_magnetometer->htim->Instance == htim->Instance) {
 800b3f8:	f640 7384 	movw	r3, #3972	@ 0xf84
 800b3fc:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800b400:	685b      	ldr	r3, [r3, #4]
 800b402:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b404:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b406:	681a      	ldr	r2, [r3, #0]
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	681b      	ldr	r3, [r3, #0]
 800b40c:	429a      	cmp	r2, r3
 800b40e:	d10e      	bne.n	800b42e <HAL_TIM_PeriodElapsedCallback+0x3e>
		wheel.hSensor->hw_magnetometer->TransmitRecieve_DMA(
 800b410:	f640 7384 	movw	r3, #3972	@ 0xf84
 800b414:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800b418:	685b      	ldr	r3, [r3, #4]
 800b41a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b41c:	691a      	ldr	r2, [r3, #16]
				wheel.hSensor->hw_magnetometer);
 800b41e:	f640 7384 	movw	r3, #3972	@ 0xf84
 800b422:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800b426:	685b      	ldr	r3, [r3, #4]
 800b428:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
		wheel.hSensor->hw_magnetometer->TransmitRecieve_DMA(
 800b42a:	4618      	mov	r0, r3
 800b42c:	4790      	blx	r2
	}
	if (wheel.hButtons->htim->Instance == htim->Instance) {
 800b42e:	f640 7384 	movw	r3, #3972	@ 0xf84
 800b432:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800b436:	681b      	ldr	r3, [r3, #0]
 800b438:	f8d3 3360 	ldr.w	r3, [r3, #864]	@ 0x360
 800b43c:	681a      	ldr	r2, [r3, #0]
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	681b      	ldr	r3, [r3, #0]
 800b442:	429a      	cmp	r2, r3
 800b444:	d128      	bne.n	800b498 <HAL_TIM_PeriodElapsedCallback+0xa8>
		wheel.hButtons->hw_buttons->ReadState(wheel.hButtons->hw_buttons);
 800b446:	f640 7384 	movw	r3, #3972	@ 0xf84
 800b44a:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800b44e:	681b      	ldr	r3, [r3, #0]
 800b450:	f8d3 3364 	ldr.w	r3, [r3, #868]	@ 0x364
 800b454:	689a      	ldr	r2, [r3, #8]
 800b456:	f640 7384 	movw	r3, #3972	@ 0xf84
 800b45a:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800b45e:	681b      	ldr	r3, [r3, #0]
 800b460:	f8d3 3364 	ldr.w	r3, [r3, #868]	@ 0x364
 800b464:	4618      	mov	r0, r3
 800b466:	4790      	blx	r2
		wheel.hButtons->Update(wheel.hButtons);
 800b468:	f640 7384 	movw	r3, #3972	@ 0xf84
 800b46c:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800b470:	681b      	ldr	r3, [r3, #0]
 800b472:	691a      	ldr	r2, [r3, #16]
 800b474:	f640 7384 	movw	r3, #3972	@ 0xf84
 800b478:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800b47c:	681b      	ldr	r3, [r3, #0]
 800b47e:	4618      	mov	r0, r3
 800b480:	4790      	blx	r2
		time_ms++;
 800b482:	f640 73b0 	movw	r3, #4016	@ 0xfb0
 800b486:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800b48a:	681b      	ldr	r3, [r3, #0]
 800b48c:	1c5a      	adds	r2, r3, #1
 800b48e:	f640 73b0 	movw	r3, #4016	@ 0xfb0
 800b492:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800b496:	601a      	str	r2, [r3, #0]
	}
}
 800b498:	bf00      	nop
 800b49a:	3708      	adds	r7, #8
 800b49c:	46bd      	mov	sp, r7
 800b49e:	bd80      	pop	{r7, pc}

0800b4a0 <Buttons_INIT>:

Buttons_HandleTypeDef hButtons = { Buttons_INIT, Buttons_DeINIT,
		Buttons_Start_TIM, Buttons_Stop, Buttons_Update, Buttons_GetState };

static Wheel_Status Buttons_INIT(Buttons_HandleTypeDef *buttons,
		Buttons_ConfigHandleTypeDef *config) {
 800b4a0:	b480      	push	{r7}
 800b4a2:	b083      	sub	sp, #12
 800b4a4:	af00      	add	r7, sp, #0
 800b4a6:	6078      	str	r0, [r7, #4]
 800b4a8:	6039      	str	r1, [r7, #0]
	if (config->htim == 0 || config->hw_buttons == 0) {
 800b4aa:	683b      	ldr	r3, [r7, #0]
 800b4ac:	681b      	ldr	r3, [r3, #0]
 800b4ae:	2b00      	cmp	r3, #0
 800b4b0:	d003      	beq.n	800b4ba <Buttons_INIT+0x1a>
 800b4b2:	683b      	ldr	r3, [r7, #0]
 800b4b4:	685b      	ldr	r3, [r3, #4]
 800b4b6:	2b00      	cmp	r3, #0
 800b4b8:	d101      	bne.n	800b4be <Buttons_INIT+0x1e>
		return WHEEL_ERROR;
 800b4ba:	2301      	movs	r3, #1
 800b4bc:	e00a      	b.n	800b4d4 <Buttons_INIT+0x34>
	}
	buttons->htim = config->htim;
 800b4be:	683b      	ldr	r3, [r7, #0]
 800b4c0:	681a      	ldr	r2, [r3, #0]
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	f8c3 2360 	str.w	r2, [r3, #864]	@ 0x360
	buttons->hw_buttons = config->hw_buttons;
 800b4c8:	683b      	ldr	r3, [r7, #0]
 800b4ca:	685a      	ldr	r2, [r3, #4]
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	f8c3 2364 	str.w	r2, [r3, #868]	@ 0x364
	return WHEEL_OK;
 800b4d2:	2300      	movs	r3, #0
}
 800b4d4:	4618      	mov	r0, r3
 800b4d6:	370c      	adds	r7, #12
 800b4d8:	46bd      	mov	sp, r7
 800b4da:	bc80      	pop	{r7}
 800b4dc:	4770      	bx	lr

0800b4de <Buttons_DeINIT>:
static Wheel_Status Buttons_DeINIT(Buttons_HandleTypeDef *buttons) {
 800b4de:	b580      	push	{r7, lr}
 800b4e0:	b082      	sub	sp, #8
 800b4e2:	af00      	add	r7, sp, #0
 800b4e4:	6078      	str	r0, [r7, #4]
	if (buttons->hw_buttons->DeINIT(buttons->hw_buttons) == WHEEL_ERROR) {
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	f8d3 3364 	ldr.w	r3, [r3, #868]	@ 0x364
 800b4ec:	685b      	ldr	r3, [r3, #4]
 800b4ee:	687a      	ldr	r2, [r7, #4]
 800b4f0:	f8d2 2364 	ldr.w	r2, [r2, #868]	@ 0x364
 800b4f4:	4610      	mov	r0, r2
 800b4f6:	4798      	blx	r3
 800b4f8:	4603      	mov	r3, r0
 800b4fa:	2b01      	cmp	r3, #1
 800b4fc:	d101      	bne.n	800b502 <Buttons_DeINIT+0x24>
		return WHEEL_ERROR;
 800b4fe:	2301      	movs	r3, #1
 800b500:	e008      	b.n	800b514 <Buttons_DeINIT+0x36>
	}
	buttons->htim = 0;
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	2200      	movs	r2, #0
 800b506:	f8c3 2360 	str.w	r2, [r3, #864]	@ 0x360
	buttons->hw_buttons = 0;
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	2200      	movs	r2, #0
 800b50e:	f8c3 2364 	str.w	r2, [r3, #868]	@ 0x364
	return WHEEL_OK;
 800b512:	2300      	movs	r3, #0
}
 800b514:	4618      	mov	r0, r3
 800b516:	3708      	adds	r7, #8
 800b518:	46bd      	mov	sp, r7
 800b51a:	bd80      	pop	{r7, pc}

0800b51c <Buttons_Start_TIM>:

static Wheel_Status Buttons_Start_TIM(Buttons_HandleTypeDef *buttons) {
 800b51c:	b580      	push	{r7, lr}
 800b51e:	b082      	sub	sp, #8
 800b520:	af00      	add	r7, sp, #0
 800b522:	6078      	str	r0, [r7, #4]
	HAL_TIM_Base_Start_IT(buttons->htim);
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	f8d3 3360 	ldr.w	r3, [r3, #864]	@ 0x360
 800b52a:	4618      	mov	r0, r3
 800b52c:	f7fa f938 	bl	80057a0 <HAL_TIM_Base_Start_IT>
	return WHEEL_OK;
 800b530:	2300      	movs	r3, #0
}
 800b532:	4618      	mov	r0, r3
 800b534:	3708      	adds	r7, #8
 800b536:	46bd      	mov	sp, r7
 800b538:	bd80      	pop	{r7, pc}

0800b53a <Buttons_Stop>:

static Wheel_Status Buttons_Stop(Buttons_HandleTypeDef *buttons) {
 800b53a:	b580      	push	{r7, lr}
 800b53c:	b082      	sub	sp, #8
 800b53e:	af00      	add	r7, sp, #0
 800b540:	6078      	str	r0, [r7, #4]
	HAL_TIM_Base_Stop_IT(buttons->htim);
 800b542:	687b      	ldr	r3, [r7, #4]
 800b544:	f8d3 3360 	ldr.w	r3, [r3, #864]	@ 0x360
 800b548:	4618      	mov	r0, r3
 800b54a:	f7fa f97e 	bl	800584a <HAL_TIM_Base_Stop_IT>
	return WHEEL_OK;
 800b54e:	2300      	movs	r3, #0
}
 800b550:	4618      	mov	r0, r3
 800b552:	3708      	adds	r7, #8
 800b554:	46bd      	mov	sp, r7
 800b556:	bd80      	pop	{r7, pc}

0800b558 <Buttons_Update>:

static Wheel_Status Buttons_Update(Buttons_HandleTypeDef *buttons) {
 800b558:	b580      	push	{r7, lr}
 800b55a:	b082      	sub	sp, #8
 800b55c:	af00      	add	r7, sp, #0
 800b55e:	6078      	str	r0, [r7, #4]
	buttons->sample_head = (buttons->sample_head + 1) % BUTTONS_BUFFER_SIZE;
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	f8b3 3338 	ldrh.w	r3, [r3, #824]	@ 0x338
 800b566:	3301      	adds	r3, #1
 800b568:	461a      	mov	r2, r3
 800b56a:	f248 531f 	movw	r3, #34079	@ 0x851f
 800b56e:	f2c5 13eb 	movt	r3, #20971	@ 0x51eb
 800b572:	fba3 1302 	umull	r1, r3, r3, r2
 800b576:	099b      	lsrs	r3, r3, #6
 800b578:	21c8      	movs	r1, #200	@ 0xc8
 800b57a:	fb01 f303 	mul.w	r3, r1, r3
 800b57e:	1ad3      	subs	r3, r2, r3
 800b580:	b29a      	uxth	r2, r3
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	f8a3 2338 	strh.w	r2, [r3, #824]	@ 0x338
	buttons->sample_buffer[buttons->sample_head] =
			buttons->hw_buttons->buttons_state;
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	f8d3 3364 	ldr.w	r3, [r3, #868]	@ 0x364
	buttons->sample_buffer[buttons->sample_head] =
 800b58e:	687a      	ldr	r2, [r7, #4]
 800b590:	f8b2 2338 	ldrh.w	r2, [r2, #824]	@ 0x338
			buttons->hw_buttons->buttons_state;
 800b594:	6999      	ldr	r1, [r3, #24]
	buttons->sample_buffer[buttons->sample_head] =
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	3206      	adds	r2, #6
 800b59a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	if (GET_BIT(buttons->knob_flags, KNOB_LOCK_FLAG)) {
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	f893 3358 	ldrb.w	r3, [r3, #856]	@ 0x358
 800b5a4:	b25b      	sxtb	r3, r3
 800b5a6:	2b00      	cmp	r3, #0
 800b5a8:	da04      	bge.n	800b5b4 <Buttons_Update+0x5c>
		update_knob_button_state(buttons);
 800b5aa:	6878      	ldr	r0, [r7, #4]
 800b5ac:	f000 fa5b 	bl	800ba66 <update_knob_button_state>
		__NOP();
 800b5b0:	bf00      	nop
 800b5b2:	e002      	b.n	800b5ba <Buttons_Update+0x62>
	} else {
		read_knob_button_state(buttons);
 800b5b4:	6878      	ldr	r0, [r7, #4]
 800b5b6:	f000 f992 	bl	800b8de <read_knob_button_state>
	}
	return WHEEL_OK;
 800b5ba:	2300      	movs	r3, #0
}
 800b5bc:	4618      	mov	r0, r3
 800b5be:	3708      	adds	r7, #8
 800b5c0:	46bd      	mov	sp, r7
 800b5c2:	bd80      	pop	{r7, pc}

0800b5c4 <Buttons_GetState>:

static Wheel_Status Buttons_GetState(Buttons_HandleTypeDef *buttons) {
 800b5c4:	b580      	push	{r7, lr}
 800b5c6:	b082      	sub	sp, #8
 800b5c8:	af00      	add	r7, sp, #0
 800b5ca:	6078      	str	r0, [r7, #4]
	get_debounced_state(buttons);
 800b5cc:	6878      	ldr	r0, [r7, #4]
 800b5ce:	f000 f808 	bl	800b5e2 <get_debounced_state>
	get_current_knob_state(buttons);
 800b5d2:	6878      	ldr	r0, [r7, #4]
 800b5d4:	f000 f953 	bl	800b87e <get_current_knob_state>
	return WHEEL_OK;
 800b5d8:	2300      	movs	r3, #0
}
 800b5da:	4618      	mov	r0, r3
 800b5dc:	3708      	adds	r7, #8
 800b5de:	46bd      	mov	sp, r7
 800b5e0:	bd80      	pop	{r7, pc}

0800b5e2 <get_debounced_state>:

static void get_debounced_state(Buttons_HandleTypeDef *buttons) {
 800b5e2:	b580      	push	{r7, lr}
 800b5e4:	b094      	sub	sp, #80	@ 0x50
 800b5e6:	af00      	add	r7, sp, #0
 800b5e8:	6078      	str	r0, [r7, #4]
	uint16_t buttonSum[BUTTONS_NUM] = { 0 };
 800b5ea:	f107 0308 	add.w	r3, r7, #8
 800b5ee:	2230      	movs	r2, #48	@ 0x30
 800b5f0:	2100      	movs	r1, #0
 800b5f2:	4618      	mov	r0, r3
 800b5f4:	f000 fb5d 	bl	800bcb2 <memset>
	uint32_t *buffer = buttons->sample_buffer;
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	3318      	adds	r3, #24
 800b5fc:	643b      	str	r3, [r7, #64]	@ 0x40
	uint16_t head = buttons->sample_head;
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	f8b3 3338 	ldrh.w	r3, [r3, #824]	@ 0x338
 800b604:	87fb      	strh	r3, [r7, #62]	@ 0x3e
	uint16_t sample_idx = head;
 800b606:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800b608:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

	for (uint16_t offset = 0; offset < MAX_SAMPLES; offset++) {
 800b60c:	2300      	movs	r3, #0
 800b60e:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 800b612:	e107      	b.n	800b824 <get_debounced_state+0x242>
		if (sample_idx == 0) {
 800b614:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800b618:	2b00      	cmp	r3, #0
 800b61a:	d103      	bne.n	800b624 <get_debounced_state+0x42>
			sample_idx = BUTTONS_BUFFER_SIZE - 1;
 800b61c:	23c7      	movs	r3, #199	@ 0xc7
 800b61e:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 800b622:	e004      	b.n	800b62e <get_debounced_state+0x4c>
		} else {
			sample_idx--;
 800b624:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800b628:	3b01      	subs	r3, #1
 800b62a:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
		}
		uint32_t sample = buffer[sample_idx];
 800b62e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800b632:	009b      	lsls	r3, r3, #2
 800b634:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b636:	4413      	add	r3, r2
 800b638:	681b      	ldr	r3, [r3, #0]
 800b63a:	63bb      	str	r3, [r7, #56]	@ 0x38
		buttonSum[0] += (sample >> 0) & 1;
 800b63c:	893a      	ldrh	r2, [r7, #8]
 800b63e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b640:	b29b      	uxth	r3, r3
 800b642:	f003 0301 	and.w	r3, r3, #1
 800b646:	b29b      	uxth	r3, r3
 800b648:	4413      	add	r3, r2
 800b64a:	b29b      	uxth	r3, r3
 800b64c:	813b      	strh	r3, [r7, #8]
		buttonSum[1] += (sample >> 1) & 1;
 800b64e:	897a      	ldrh	r2, [r7, #10]
 800b650:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b652:	085b      	lsrs	r3, r3, #1
 800b654:	b29b      	uxth	r3, r3
 800b656:	f003 0301 	and.w	r3, r3, #1
 800b65a:	b29b      	uxth	r3, r3
 800b65c:	4413      	add	r3, r2
 800b65e:	b29b      	uxth	r3, r3
 800b660:	817b      	strh	r3, [r7, #10]
		buttonSum[2] += (sample >> 2) & 1;
 800b662:	89ba      	ldrh	r2, [r7, #12]
 800b664:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b666:	089b      	lsrs	r3, r3, #2
 800b668:	b29b      	uxth	r3, r3
 800b66a:	f003 0301 	and.w	r3, r3, #1
 800b66e:	b29b      	uxth	r3, r3
 800b670:	4413      	add	r3, r2
 800b672:	b29b      	uxth	r3, r3
 800b674:	81bb      	strh	r3, [r7, #12]
		buttonSum[3] += (sample >> 3) & 1;
 800b676:	89fa      	ldrh	r2, [r7, #14]
 800b678:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b67a:	08db      	lsrs	r3, r3, #3
 800b67c:	b29b      	uxth	r3, r3
 800b67e:	f003 0301 	and.w	r3, r3, #1
 800b682:	b29b      	uxth	r3, r3
 800b684:	4413      	add	r3, r2
 800b686:	b29b      	uxth	r3, r3
 800b688:	81fb      	strh	r3, [r7, #14]
		buttonSum[4] += (sample >> 4) & 1;
 800b68a:	8a3a      	ldrh	r2, [r7, #16]
 800b68c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b68e:	091b      	lsrs	r3, r3, #4
 800b690:	b29b      	uxth	r3, r3
 800b692:	f003 0301 	and.w	r3, r3, #1
 800b696:	b29b      	uxth	r3, r3
 800b698:	4413      	add	r3, r2
 800b69a:	b29b      	uxth	r3, r3
 800b69c:	823b      	strh	r3, [r7, #16]
		buttonSum[5] += (sample >> 5) & 1;
 800b69e:	8a7a      	ldrh	r2, [r7, #18]
 800b6a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b6a2:	095b      	lsrs	r3, r3, #5
 800b6a4:	b29b      	uxth	r3, r3
 800b6a6:	f003 0301 	and.w	r3, r3, #1
 800b6aa:	b29b      	uxth	r3, r3
 800b6ac:	4413      	add	r3, r2
 800b6ae:	b29b      	uxth	r3, r3
 800b6b0:	827b      	strh	r3, [r7, #18]
		buttonSum[6] += (sample >> 6) & 1;
 800b6b2:	8aba      	ldrh	r2, [r7, #20]
 800b6b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b6b6:	099b      	lsrs	r3, r3, #6
 800b6b8:	b29b      	uxth	r3, r3
 800b6ba:	f003 0301 	and.w	r3, r3, #1
 800b6be:	b29b      	uxth	r3, r3
 800b6c0:	4413      	add	r3, r2
 800b6c2:	b29b      	uxth	r3, r3
 800b6c4:	82bb      	strh	r3, [r7, #20]
		buttonSum[7] += (sample >> 7) & 1;
 800b6c6:	8afa      	ldrh	r2, [r7, #22]
 800b6c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b6ca:	09db      	lsrs	r3, r3, #7
 800b6cc:	b29b      	uxth	r3, r3
 800b6ce:	f003 0301 	and.w	r3, r3, #1
 800b6d2:	b29b      	uxth	r3, r3
 800b6d4:	4413      	add	r3, r2
 800b6d6:	b29b      	uxth	r3, r3
 800b6d8:	82fb      	strh	r3, [r7, #22]
		buttonSum[8] += (sample >> 8) & 1;
 800b6da:	8b3a      	ldrh	r2, [r7, #24]
 800b6dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b6de:	0a1b      	lsrs	r3, r3, #8
 800b6e0:	b29b      	uxth	r3, r3
 800b6e2:	f003 0301 	and.w	r3, r3, #1
 800b6e6:	b29b      	uxth	r3, r3
 800b6e8:	4413      	add	r3, r2
 800b6ea:	b29b      	uxth	r3, r3
 800b6ec:	833b      	strh	r3, [r7, #24]
		buttonSum[9] += (sample >> 9) & 1;
 800b6ee:	8b7a      	ldrh	r2, [r7, #26]
 800b6f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b6f2:	0a5b      	lsrs	r3, r3, #9
 800b6f4:	b29b      	uxth	r3, r3
 800b6f6:	f003 0301 	and.w	r3, r3, #1
 800b6fa:	b29b      	uxth	r3, r3
 800b6fc:	4413      	add	r3, r2
 800b6fe:	b29b      	uxth	r3, r3
 800b700:	837b      	strh	r3, [r7, #26]
		buttonSum[10] += (sample >> 10) & 1;
 800b702:	8bba      	ldrh	r2, [r7, #28]
 800b704:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b706:	0a9b      	lsrs	r3, r3, #10
 800b708:	b29b      	uxth	r3, r3
 800b70a:	f003 0301 	and.w	r3, r3, #1
 800b70e:	b29b      	uxth	r3, r3
 800b710:	4413      	add	r3, r2
 800b712:	b29b      	uxth	r3, r3
 800b714:	83bb      	strh	r3, [r7, #28]
		buttonSum[11] += (sample >> 11) & 1;
 800b716:	8bfa      	ldrh	r2, [r7, #30]
 800b718:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b71a:	0adb      	lsrs	r3, r3, #11
 800b71c:	b29b      	uxth	r3, r3
 800b71e:	f003 0301 	and.w	r3, r3, #1
 800b722:	b29b      	uxth	r3, r3
 800b724:	4413      	add	r3, r2
 800b726:	b29b      	uxth	r3, r3
 800b728:	83fb      	strh	r3, [r7, #30]
		buttonSum[12] += (sample >> 12) & 1;
 800b72a:	8c3a      	ldrh	r2, [r7, #32]
 800b72c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b72e:	0b1b      	lsrs	r3, r3, #12
 800b730:	b29b      	uxth	r3, r3
 800b732:	f003 0301 	and.w	r3, r3, #1
 800b736:	b29b      	uxth	r3, r3
 800b738:	4413      	add	r3, r2
 800b73a:	b29b      	uxth	r3, r3
 800b73c:	843b      	strh	r3, [r7, #32]
		buttonSum[13] += (sample >> 13) & 1;
 800b73e:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800b740:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b742:	0b5b      	lsrs	r3, r3, #13
 800b744:	b29b      	uxth	r3, r3
 800b746:	f003 0301 	and.w	r3, r3, #1
 800b74a:	b29b      	uxth	r3, r3
 800b74c:	4413      	add	r3, r2
 800b74e:	b29b      	uxth	r3, r3
 800b750:	847b      	strh	r3, [r7, #34]	@ 0x22
		buttonSum[14] += (sample >> 14) & 1;
 800b752:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800b754:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b756:	0b9b      	lsrs	r3, r3, #14
 800b758:	b29b      	uxth	r3, r3
 800b75a:	f003 0301 	and.w	r3, r3, #1
 800b75e:	b29b      	uxth	r3, r3
 800b760:	4413      	add	r3, r2
 800b762:	b29b      	uxth	r3, r3
 800b764:	84bb      	strh	r3, [r7, #36]	@ 0x24
		buttonSum[15] += (sample >> 15) & 1;
 800b766:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800b768:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b76a:	0bdb      	lsrs	r3, r3, #15
 800b76c:	b29b      	uxth	r3, r3
 800b76e:	f003 0301 	and.w	r3, r3, #1
 800b772:	b29b      	uxth	r3, r3
 800b774:	4413      	add	r3, r2
 800b776:	b29b      	uxth	r3, r3
 800b778:	84fb      	strh	r3, [r7, #38]	@ 0x26
		buttonSum[16] += (sample >> 16) & 1;
 800b77a:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800b77c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b77e:	0c1b      	lsrs	r3, r3, #16
 800b780:	b29b      	uxth	r3, r3
 800b782:	f003 0301 	and.w	r3, r3, #1
 800b786:	b29b      	uxth	r3, r3
 800b788:	4413      	add	r3, r2
 800b78a:	b29b      	uxth	r3, r3
 800b78c:	853b      	strh	r3, [r7, #40]	@ 0x28
		buttonSum[17] += (sample >> 17) & 1;
 800b78e:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800b790:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b792:	0c5b      	lsrs	r3, r3, #17
 800b794:	b29b      	uxth	r3, r3
 800b796:	f003 0301 	and.w	r3, r3, #1
 800b79a:	b29b      	uxth	r3, r3
 800b79c:	4413      	add	r3, r2
 800b79e:	b29b      	uxth	r3, r3
 800b7a0:	857b      	strh	r3, [r7, #42]	@ 0x2a
		buttonSum[18] += (sample >> 18) & 1;
 800b7a2:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 800b7a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b7a6:	0c9b      	lsrs	r3, r3, #18
 800b7a8:	b29b      	uxth	r3, r3
 800b7aa:	f003 0301 	and.w	r3, r3, #1
 800b7ae:	b29b      	uxth	r3, r3
 800b7b0:	4413      	add	r3, r2
 800b7b2:	b29b      	uxth	r3, r3
 800b7b4:	85bb      	strh	r3, [r7, #44]	@ 0x2c
		buttonSum[19] += (sample >> 19) & 1;
 800b7b6:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800b7b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b7ba:	0cdb      	lsrs	r3, r3, #19
 800b7bc:	b29b      	uxth	r3, r3
 800b7be:	f003 0301 	and.w	r3, r3, #1
 800b7c2:	b29b      	uxth	r3, r3
 800b7c4:	4413      	add	r3, r2
 800b7c6:	b29b      	uxth	r3, r3
 800b7c8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		buttonSum[20] += (sample >> 20) & 1;
 800b7ca:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 800b7cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b7ce:	0d1b      	lsrs	r3, r3, #20
 800b7d0:	b29b      	uxth	r3, r3
 800b7d2:	f003 0301 	and.w	r3, r3, #1
 800b7d6:	b29b      	uxth	r3, r3
 800b7d8:	4413      	add	r3, r2
 800b7da:	b29b      	uxth	r3, r3
 800b7dc:	863b      	strh	r3, [r7, #48]	@ 0x30
		buttonSum[21] += (sample >> 21) & 1;
 800b7de:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 800b7e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b7e2:	0d5b      	lsrs	r3, r3, #21
 800b7e4:	b29b      	uxth	r3, r3
 800b7e6:	f003 0301 	and.w	r3, r3, #1
 800b7ea:	b29b      	uxth	r3, r3
 800b7ec:	4413      	add	r3, r2
 800b7ee:	b29b      	uxth	r3, r3
 800b7f0:	867b      	strh	r3, [r7, #50]	@ 0x32
		buttonSum[22] += (sample >> 22) & 1;
 800b7f2:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800b7f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b7f6:	0d9b      	lsrs	r3, r3, #22
 800b7f8:	b29b      	uxth	r3, r3
 800b7fa:	f003 0301 	and.w	r3, r3, #1
 800b7fe:	b29b      	uxth	r3, r3
 800b800:	4413      	add	r3, r2
 800b802:	b29b      	uxth	r3, r3
 800b804:	86bb      	strh	r3, [r7, #52]	@ 0x34
		buttonSum[23] += (sample >> 23) & 1;
 800b806:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800b808:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b80a:	0ddb      	lsrs	r3, r3, #23
 800b80c:	b29b      	uxth	r3, r3
 800b80e:	f003 0301 	and.w	r3, r3, #1
 800b812:	b29b      	uxth	r3, r3
 800b814:	4413      	add	r3, r2
 800b816:	b29b      	uxth	r3, r3
 800b818:	86fb      	strh	r3, [r7, #54]	@ 0x36
	for (uint16_t offset = 0; offset < MAX_SAMPLES; offset++) {
 800b81a:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800b81e:	3301      	adds	r3, #1
 800b820:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 800b824:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800b828:	2b40      	cmp	r3, #64	@ 0x40
 800b82a:	f67f aef3 	bls.w	800b614 <get_debounced_state+0x32>
	}

	uint32_t result = 0;
 800b82e:	2300      	movs	r3, #0
 800b830:	64bb      	str	r3, [r7, #72]	@ 0x48
	for (uint8_t button = 0; button < BUTTONS_NUM; button++) {
 800b832:	2300      	movs	r3, #0
 800b834:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800b838:	e015      	b.n	800b866 <get_debounced_state+0x284>
		if (buttonSum[button] > HALF_SAMPLES) {
 800b83a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800b83e:	005b      	lsls	r3, r3, #1
 800b840:	3350      	adds	r3, #80	@ 0x50
 800b842:	443b      	add	r3, r7
 800b844:	f833 3c48 	ldrh.w	r3, [r3, #-72]
 800b848:	2b20      	cmp	r3, #32
 800b84a:	d907      	bls.n	800b85c <get_debounced_state+0x27a>
			result |= (1UL << button);
 800b84c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800b850:	2201      	movs	r2, #1
 800b852:	fa02 f303 	lsl.w	r3, r2, r3
 800b856:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b858:	4313      	orrs	r3, r2
 800b85a:	64bb      	str	r3, [r7, #72]	@ 0x48
	for (uint8_t button = 0; button < BUTTONS_NUM; button++) {
 800b85c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800b860:	3301      	adds	r3, #1
 800b862:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800b866:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800b86a:	2b17      	cmp	r3, #23
 800b86c:	d9e5      	bls.n	800b83a <get_debounced_state+0x258>
		}
	}
	buttons->buttons_state = result;
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b872:	f8c3 2354 	str.w	r2, [r3, #852]	@ 0x354
}
 800b876:	bf00      	nop
 800b878:	3750      	adds	r7, #80	@ 0x50
 800b87a:	46bd      	mov	sp, r7
 800b87c:	bd80      	pop	{r7, pc}

0800b87e <get_current_knob_state>:

static void get_current_knob_state(Buttons_HandleTypeDef *buttons) {
 800b87e:	b480      	push	{r7}
 800b880:	b083      	sub	sp, #12
 800b882:	af00      	add	r7, sp, #0
 800b884:	6078      	str	r0, [r7, #4]
	CLEAR_BIT(buttons->buttons_state, RL_KNOB_BIT_MASK);
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 800b88c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	f8c3 2354 	str.w	r2, [r3, #852]	@ 0x354
	if (GET_BIT(buttons->knob_flags, KNOB_LOCK_FLAG)) {
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	f893 3358 	ldrb.w	r3, [r3, #856]	@ 0x358
 800b89c:	b25b      	sxtb	r3, r3
 800b89e:	2b00      	cmp	r3, #0
 800b8a0:	da18      	bge.n	800b8d4 <get_current_knob_state+0x56>
		if(GET_BIT(buttons->knob_flags, KNOB_DIRECTION_FLAG)){
 800b8a2:	687b      	ldr	r3, [r7, #4]
 800b8a4:	f893 3358 	ldrb.w	r3, [r3, #856]	@ 0x358
 800b8a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b8ac:	b2db      	uxtb	r3, r3
 800b8ae:	2b00      	cmp	r3, #0
 800b8b0:	d008      	beq.n	800b8c4 <get_current_knob_state+0x46>
			SET_BIT(buttons->buttons_state, R_KNOB_BIT_MASK);
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 800b8b8:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 800b8bc:	687b      	ldr	r3, [r7, #4]
 800b8be:	f8c3 2354 	str.w	r2, [r3, #852]	@ 0x354
		} else {
			SET_BIT(buttons->buttons_state, L_KNOB_BIT_MASK);
		}
	}
}
 800b8c2:	e007      	b.n	800b8d4 <get_current_knob_state+0x56>
			SET_BIT(buttons->buttons_state, L_KNOB_BIT_MASK);
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 800b8ca:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	f8c3 2354 	str.w	r2, [r3, #852]	@ 0x354
}
 800b8d4:	bf00      	nop
 800b8d6:	370c      	adds	r7, #12
 800b8d8:	46bd      	mov	sp, r7
 800b8da:	bc80      	pop	{r7}
 800b8dc:	4770      	bx	lr

0800b8de <read_knob_button_state>:
const uint32_t right_sequence_backwards[ROTATION_SEQUENCE_SIZE] = { 0,
L_KNOB_BIT_MASK, RL_KNOB_BIT_MASK, R_KNOB_BIT_MASK, 0 };
const uint32_t left_sequence_backwards[ROTATION_SEQUENCE_SIZE] = { 0,
R_KNOB_BIT_MASK, RL_KNOB_BIT_MASK, L_KNOB_BIT_MASK, 0 };

static void read_knob_button_state(Buttons_HandleTypeDef *buttons) {
 800b8de:	b580      	push	{r7, lr}
 800b8e0:	b08a      	sub	sp, #40	@ 0x28
 800b8e2:	af00      	add	r7, sp, #0
 800b8e4:	6078      	str	r0, [r7, #4]
	uint32_t *buffer = buttons->sample_buffer;
 800b8e6:	687b      	ldr	r3, [r7, #4]
 800b8e8:	3318      	adds	r3, #24
 800b8ea:	623b      	str	r3, [r7, #32]
	uint32_t *sequence = buttons->knob_rotation_sequence_buffer;
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	f503 734f 	add.w	r3, r3, #828	@ 0x33c
 800b8f2:	61fb      	str	r3, [r7, #28]
	uint8_t knob_idx = buttons->knob_head;
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	f893 3350 	ldrb.w	r3, [r3, #848]	@ 0x350
 800b8fa:	76fb      	strb	r3, [r7, #27]
	uint16_t sample_idx = buttons->sample_head;
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	f8b3 3338 	ldrh.w	r3, [r3, #824]	@ 0x338
 800b902:	833b      	strh	r3, [r7, #24]

	if (GET_BIT(buffer[sample_idx], RL_KNOB_BIT_MASK) != sequence[knob_idx]) {
 800b904:	8b3b      	ldrh	r3, [r7, #24]
 800b906:	009b      	lsls	r3, r3, #2
 800b908:	6a3a      	ldr	r2, [r7, #32]
 800b90a:	4413      	add	r3, r2
 800b90c:	681b      	ldr	r3, [r3, #0]
 800b90e:	f403 0240 	and.w	r2, r3, #12582912	@ 0xc00000
 800b912:	7efb      	ldrb	r3, [r7, #27]
 800b914:	009b      	lsls	r3, r3, #2
 800b916:	69f9      	ldr	r1, [r7, #28]
 800b918:	440b      	add	r3, r1
 800b91a:	681b      	ldr	r3, [r3, #0]
 800b91c:	429a      	cmp	r2, r3
 800b91e:	f000 809e 	beq.w	800ba5e <read_knob_button_state+0x180>
		knob_idx = (knob_idx + 1) % ROTATION_SEQUENCE_SIZE;
 800b922:	7efb      	ldrb	r3, [r7, #27]
 800b924:	3301      	adds	r3, #1
 800b926:	4619      	mov	r1, r3
 800b928:	f64c 43cd 	movw	r3, #52429	@ 0xcccd
 800b92c:	f6cc 43cc 	movt	r3, #52428	@ 0xcccc
 800b930:	fba3 2301 	umull	r2, r3, r3, r1
 800b934:	089a      	lsrs	r2, r3, #2
 800b936:	4613      	mov	r3, r2
 800b938:	009b      	lsls	r3, r3, #2
 800b93a:	4413      	add	r3, r2
 800b93c:	1aca      	subs	r2, r1, r3
 800b93e:	4613      	mov	r3, r2
 800b940:	76fb      	strb	r3, [r7, #27]
		sequence[knob_idx] = GET_BIT(buffer[sample_idx], RL_KNOB_BIT_MASK);
 800b942:	8b3b      	ldrh	r3, [r7, #24]
 800b944:	009b      	lsls	r3, r3, #2
 800b946:	6a3a      	ldr	r2, [r7, #32]
 800b948:	4413      	add	r3, r2
 800b94a:	681a      	ldr	r2, [r3, #0]
 800b94c:	7efb      	ldrb	r3, [r7, #27]
 800b94e:	009b      	lsls	r3, r3, #2
 800b950:	69f9      	ldr	r1, [r7, #28]
 800b952:	440b      	add	r3, r1
 800b954:	f402 0240 	and.w	r2, r2, #12582912	@ 0xc00000
 800b958:	601a      	str	r2, [r3, #0]
		buttons->knob_head = knob_idx;
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	7efa      	ldrb	r2, [r7, #27]
 800b95e:	f883 2350 	strb.w	r2, [r3, #848]	@ 0x350
	} else {
		return;
	}
	uint8_t found_sequence = 0;
 800b962:	2300      	movs	r3, #0
 800b964:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	const uint32_t *sequences[] = { left_sequence_backwards,
 800b968:	f64b 5384 	movw	r3, #48516	@ 0xbd84
 800b96c:	f6c0 0300 	movt	r3, #2048	@ 0x800
 800b970:	f107 020c 	add.w	r2, r7, #12
 800b974:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b978:	e882 0003 	stmia.w	r2, {r0, r1}
			right_sequence_backwards };
	uint8_t seq;

	for (seq = 0; seq < 2; seq++) {
 800b97c:	2300      	movs	r3, #0
 800b97e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800b982:	e045      	b.n	800ba10 <read_knob_button_state+0x132>
		uint8_t idx = knob_idx;
 800b984:	7efb      	ldrb	r3, [r7, #27]
 800b986:	75fb      	strb	r3, [r7, #23]
		for (uint8_t offset = 0; offset < ROTATION_SEQUENCE_SIZE; offset++) {
 800b988:	2300      	movs	r3, #0
 800b98a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 800b98e:	e030      	b.n	800b9f2 <read_knob_button_state+0x114>
			// Walk backwards through circular buffer
			idx = (knob_idx + ROTATION_SEQUENCE_SIZE - offset)
 800b990:	7efa      	ldrb	r2, [r7, #27]
 800b992:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800b996:	1ad3      	subs	r3, r2, r3
 800b998:	1d59      	adds	r1, r3, #5
					% ROTATION_SEQUENCE_SIZE;
 800b99a:	f64c 43cd 	movw	r3, #52429	@ 0xcccd
 800b99e:	f6cc 43cc 	movt	r3, #52428	@ 0xcccc
 800b9a2:	fba3 2301 	umull	r2, r3, r3, r1
 800b9a6:	089a      	lsrs	r2, r3, #2
 800b9a8:	4613      	mov	r3, r2
 800b9aa:	009b      	lsls	r3, r3, #2
 800b9ac:	4413      	add	r3, r2
 800b9ae:	1aca      	subs	r2, r1, r3
			idx = (knob_idx + ROTATION_SEQUENCE_SIZE - offset)
 800b9b0:	4613      	mov	r3, r2
 800b9b2:	75fb      	strb	r3, [r7, #23]
			if (sequence[idx] != sequences[seq][offset]) {
 800b9b4:	7dfb      	ldrb	r3, [r7, #23]
 800b9b6:	009b      	lsls	r3, r3, #2
 800b9b8:	69fa      	ldr	r2, [r7, #28]
 800b9ba:	4413      	add	r3, r2
 800b9bc:	681a      	ldr	r2, [r3, #0]
 800b9be:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b9c2:	009b      	lsls	r3, r3, #2
 800b9c4:	3328      	adds	r3, #40	@ 0x28
 800b9c6:	443b      	add	r3, r7
 800b9c8:	f853 1c1c 	ldr.w	r1, [r3, #-28]
 800b9cc:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800b9d0:	009b      	lsls	r3, r3, #2
 800b9d2:	440b      	add	r3, r1
 800b9d4:	681b      	ldr	r3, [r3, #0]
 800b9d6:	429a      	cmp	r2, r3
 800b9d8:	d110      	bne.n	800b9fc <read_knob_button_state+0x11e>
				break;
			}
			if (offset == ROTATION_SEQUENCE_SIZE - 1)
 800b9da:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800b9de:	2b04      	cmp	r3, #4
 800b9e0:	d102      	bne.n	800b9e8 <read_knob_button_state+0x10a>
				found_sequence = 1;
 800b9e2:	2301      	movs	r3, #1
 800b9e4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		for (uint8_t offset = 0; offset < ROTATION_SEQUENCE_SIZE; offset++) {
 800b9e8:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800b9ec:	3301      	adds	r3, #1
 800b9ee:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 800b9f2:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800b9f6:	2b04      	cmp	r3, #4
 800b9f8:	d9ca      	bls.n	800b990 <read_knob_button_state+0xb2>
 800b9fa:	e000      	b.n	800b9fe <read_knob_button_state+0x120>
				break;
 800b9fc:	bf00      	nop
		}
		if (found_sequence) {
 800b9fe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ba02:	2b00      	cmp	r3, #0
 800ba04:	d109      	bne.n	800ba1a <read_knob_button_state+0x13c>
	for (seq = 0; seq < 2; seq++) {
 800ba06:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800ba0a:	3301      	adds	r3, #1
 800ba0c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800ba10:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800ba14:	2b01      	cmp	r3, #1
 800ba16:	d9b5      	bls.n	800b984 <read_knob_button_state+0xa6>
 800ba18:	e000      	b.n	800ba1c <read_knob_button_state+0x13e>
			break;
 800ba1a:	bf00      	nop
		}
	}
	if (found_sequence) {
 800ba1c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ba20:	2b00      	cmp	r3, #0
 800ba22:	d01d      	beq.n	800ba60 <read_knob_button_state+0x182>
		SET_BIT(buttons->knob_flags, KNOB_LOCK_FLAG);
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	f893 3358 	ldrb.w	r3, [r3, #856]	@ 0x358
 800ba2a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800ba2e:	b2da      	uxtb	r2, r3
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	f883 2358 	strb.w	r2, [r3, #856]	@ 0x358
		if (seq == 1) {
 800ba36:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800ba3a:	2b01      	cmp	r3, #1
 800ba3c:	d108      	bne.n	800ba50 <read_knob_button_state+0x172>
			SET_BIT(buttons->knob_flags, KNOB_DIRECTION_FLAG);
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	f893 3358 	ldrb.w	r3, [r3, #856]	@ 0x358
 800ba44:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ba48:	b2da      	uxtb	r2, r3
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	f883 2358 	strb.w	r2, [r3, #856]	@ 0x358
		}
		buttons->knob_lock_init_time_ms = HAL_GetTick();
 800ba50:	f7f5 fc8e 	bl	8001370 <HAL_GetTick>
 800ba54:	4602      	mov	r2, r0
 800ba56:	687b      	ldr	r3, [r7, #4]
 800ba58:	f8c3 235c 	str.w	r2, [r3, #860]	@ 0x35c
 800ba5c:	e000      	b.n	800ba60 <read_knob_button_state+0x182>
		return;
 800ba5e:	bf00      	nop
	}
}
 800ba60:	3728      	adds	r7, #40	@ 0x28
 800ba62:	46bd      	mov	sp, r7
 800ba64:	bd80      	pop	{r7, pc}

0800ba66 <update_knob_button_state>:

static void update_knob_button_state(Buttons_HandleTypeDef *buttons) {
 800ba66:	b580      	push	{r7, lr}
 800ba68:	b082      	sub	sp, #8
 800ba6a:	af00      	add	r7, sp, #0
 800ba6c:	6078      	str	r0, [r7, #4]
	if (HAL_GetTick() - buttons->knob_lock_init_time_ms > KNOB_LOCK_TIME_MS) {
 800ba6e:	f7f5 fc7f 	bl	8001370 <HAL_GetTick>
 800ba72:	4602      	mov	r2, r0
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	f8d3 335c 	ldr.w	r3, [r3, #860]	@ 0x35c
 800ba7a:	1ad3      	subs	r3, r2, r3
 800ba7c:	2b19      	cmp	r3, #25
 800ba7e:	d919      	bls.n	800bab4 <update_knob_button_state+0x4e>
		CLEAR_BIT(buttons->knob_flags, KNOB_LOCK_FLAG);
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	f893 3358 	ldrb.w	r3, [r3, #856]	@ 0x358
 800ba86:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ba8a:	b2da      	uxtb	r2, r3
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	f883 2358 	strb.w	r2, [r3, #856]	@ 0x358
		CLEAR_BIT(buttons->knob_flags, KNOB_DIRECTION_FLAG);
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	f893 3358 	ldrb.w	r3, [r3, #856]	@ 0x358
 800ba98:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ba9c:	b2da      	uxtb	r2, r3
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	f883 2358 	strb.w	r2, [r3, #856]	@ 0x358
		memset(buttons->knob_rotation_sequence_buffer, 0,
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	f503 734f 	add.w	r3, r3, #828	@ 0x33c
 800baaa:	2204      	movs	r2, #4
 800baac:	2100      	movs	r1, #0
 800baae:	4618      	mov	r0, r3
 800bab0:	f000 f8ff 	bl	800bcb2 <memset>
				sizeof(ROTATION_SEQUENCE_SIZE));
	}
}
 800bab4:	bf00      	nop
 800bab6:	3708      	adds	r7, #8
 800bab8:	46bd      	mov	sp, r7
 800baba:	bd80      	pop	{r7, pc}

0800babc <Sensor_SW_INIT>:

static inline void calculate_magnet_rotations(Sensor_HandleTypeDef *sensor);
static inline void get_steering_pos(Sensor_HandleTypeDef *sensor);

static Wheel_Status Sensor_SW_INIT(Sensor_HandleTypeDef *sensor,
		Sensor_ConfigHandleTypeDef *config) {
 800babc:	b480      	push	{r7}
 800babe:	b083      	sub	sp, #12
 800bac0:	af00      	add	r7, sp, #0
 800bac2:	6078      	str	r0, [r7, #4]
 800bac4:	6039      	str	r1, [r7, #0]
	if (config->hw_magnetometer == 0) {
 800bac6:	683b      	ldr	r3, [r7, #0]
 800bac8:	681b      	ldr	r3, [r3, #0]
 800baca:	2b00      	cmp	r3, #0
 800bacc:	d101      	bne.n	800bad2 <Sensor_SW_INIT+0x16>
		return WHEEL_ERROR;
 800bace:	2301      	movs	r3, #1
 800bad0:	e00c      	b.n	800baec <Sensor_SW_INIT+0x30>
	}
	sensor->hw_magnetometer = config->hw_magnetometer;
 800bad2:	683b      	ldr	r3, [r7, #0]
 800bad4:	681a      	ldr	r2, [r3, #0]
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	631a      	str	r2, [r3, #48]	@ 0x30
	sensor->start_settling_cnt = 2;
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	2202      	movs	r2, #2
 800bade:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
	sensor->axis_scale = 1.0;
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800bae8:	62da      	str	r2, [r3, #44]	@ 0x2c
	return WHEEL_OK;
 800baea:	2300      	movs	r3, #0
}
 800baec:	4618      	mov	r0, r3
 800baee:	370c      	adds	r7, #12
 800baf0:	46bd      	mov	sp, r7
 800baf2:	bc80      	pop	{r7}
 800baf4:	4770      	bx	lr

0800baf6 <Sensor_SW_DeINIT>:

static Wheel_Status Sensor_SW_DeINIT(Sensor_HandleTypeDef *sensor) {
 800baf6:	b580      	push	{r7, lr}
 800baf8:	b082      	sub	sp, #8
 800bafa:	af00      	add	r7, sp, #0
 800bafc:	6078      	str	r0, [r7, #4]
	if (sensor->hw_magnetometer->DeINIT(sensor->hw_magnetometer)
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bb02:	685b      	ldr	r3, [r3, #4]
 800bb04:	687a      	ldr	r2, [r7, #4]
 800bb06:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800bb08:	4610      	mov	r0, r2
 800bb0a:	4798      	blx	r3
 800bb0c:	4603      	mov	r3, r0
 800bb0e:	2b01      	cmp	r3, #1
 800bb10:	d101      	bne.n	800bb16 <Sensor_SW_DeINIT+0x20>
			== WHEEL_ERROR) {
		return WHEEL_ERROR;
 800bb12:	2301      	movs	r3, #1
 800bb14:	e003      	b.n	800bb1e <Sensor_SW_DeINIT+0x28>
	}
	sensor->hw_magnetometer = 0;
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	2200      	movs	r2, #0
 800bb1a:	631a      	str	r2, [r3, #48]	@ 0x30
	return WHEEL_OK;
 800bb1c:	2300      	movs	r3, #0
}
 800bb1e:	4618      	mov	r0, r3
 800bb20:	3708      	adds	r7, #8
 800bb22:	46bd      	mov	sp, r7
 800bb24:	bd80      	pop	{r7, pc}

0800bb26 <Sensor_SW_Update>:

static Wheel_Status Sensor_SW_Update(Sensor_HandleTypeDef *sensor) {
 800bb26:	b580      	push	{r7, lr}
 800bb28:	b082      	sub	sp, #8
 800bb2a:	af00      	add	r7, sp, #0
 800bb2c:	6078      	str	r0, [r7, #4]
	sensor->previous_sensor_capture = sensor->current_sensor_capture;
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	8ada      	ldrh	r2, [r3, #22]
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	829a      	strh	r2, [r3, #20]
	sensor->current_sensor_capture = (int16_t) sensor->hw_magnetometer->alpha;
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bb3a:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	82da      	strh	r2, [r3, #22]
	if (sensor->start_settling_cnt == 0) {
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bb46:	2b00      	cmp	r3, #0
 800bb48:	d103      	bne.n	800bb52 <Sensor_SW_Update+0x2c>
		calculate_magnet_rotations(sensor);
 800bb4a:	6878      	ldr	r0, [r7, #4]
 800bb4c:	f000 f83e 	bl	800bbcc <calculate_magnet_rotations>
 800bb50:	e007      	b.n	800bb62 <Sensor_SW_Update+0x3c>
	} else {
		sensor->start_settling_cnt--;
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bb58:	3b01      	subs	r3, #1
 800bb5a:	b2da      	uxtb	r2, r3
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
	}
	return WHEEL_OK;
 800bb62:	2300      	movs	r3, #0
}
 800bb64:	4618      	mov	r0, r3
 800bb66:	3708      	adds	r7, #8
 800bb68:	46bd      	mov	sp, r7
 800bb6a:	bd80      	pop	{r7, pc}

0800bb6c <Sensor_SW_GetAxis>:

static Wheel_Status Sensor_SW_GetAxis(Sensor_HandleTypeDef *sensor) {
 800bb6c:	b580      	push	{r7, lr}
 800bb6e:	b082      	sub	sp, #8
 800bb70:	af00      	add	r7, sp, #0
 800bb72:	6078      	str	r0, [r7, #4]
	get_steering_pos(sensor);
 800bb74:	6878      	ldr	r0, [r7, #4]
 800bb76:	f000 f85f 	bl	800bc38 <get_steering_pos>
	sensor->physical_axis = (uint16_t) (sensor->steering_pos - sensor->min);
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	699b      	ldr	r3, [r3, #24]
 800bb7e:	b29a      	uxth	r2, r3
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	6a1b      	ldr	r3, [r3, #32]
 800bb84:	b29b      	uxth	r3, r3
 800bb86:	1ad3      	subs	r3, r2, r3
 800bb88:	b29a      	uxth	r2, r3
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	825a      	strh	r2, [r3, #18]
	sensor->virtual_axis = (sensor->physical_axis - (sensor->distance / 2))
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	8a5b      	ldrh	r3, [r3, #18]
 800bb92:	461a      	mov	r2, r3
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800bb98:	085b      	lsrs	r3, r3, #1
 800bb9a:	b29b      	uxth	r3, r3
 800bb9c:	1ad3      	subs	r3, r2, r3
			* sensor->axis_scale;
 800bb9e:	4618      	mov	r0, r3
 800bba0:	f7f4 fb8e 	bl	80002c0 <__aeabi_i2f>
 800bba4:	4602      	mov	r2, r0
 800bba6:	687b      	ldr	r3, [r7, #4]
 800bba8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bbaa:	4619      	mov	r1, r3
 800bbac:	4610      	mov	r0, r2
 800bbae:	f7f4 fbdb 	bl	8000368 <__aeabi_fmul>
 800bbb2:	4603      	mov	r3, r0
	sensor->virtual_axis = (sensor->physical_axis - (sensor->distance / 2))
 800bbb4:	4618      	mov	r0, r3
 800bbb6:	f7f4 fd27 	bl	8000608 <__aeabi_f2iz>
 800bbba:	4603      	mov	r3, r0
 800bbbc:	b21a      	sxth	r2, r3
 800bbbe:	687b      	ldr	r3, [r7, #4]
 800bbc0:	821a      	strh	r2, [r3, #16]
	return WHEEL_OK;
 800bbc2:	2300      	movs	r3, #0
}
 800bbc4:	4618      	mov	r0, r3
 800bbc6:	3708      	adds	r7, #8
 800bbc8:	46bd      	mov	sp, r7
 800bbca:	bd80      	pop	{r7, pc}

0800bbcc <calculate_magnet_rotations>:

/*
 * Calculate full revolutions by comparing current vs previous 16-bit capture,
 * using half-range threshold (32767) for unwrap logic.
 */
static inline void calculate_magnet_rotations(Sensor_HandleTypeDef *sensor) {
 800bbcc:	b480      	push	{r7}
 800bbce:	b085      	sub	sp, #20
 800bbd0:	af00      	add	r7, sp, #0
 800bbd2:	6078      	str	r0, [r7, #4]
	uint16_t cur = sensor->current_sensor_capture;
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	8adb      	ldrh	r3, [r3, #22]
 800bbd8:	81fb      	strh	r3, [r7, #14]
	uint16_t prev = sensor->previous_sensor_capture;
 800bbda:	687b      	ldr	r3, [r7, #4]
 800bbdc:	8a9b      	ldrh	r3, [r3, #20]
 800bbde:	81bb      	strh	r3, [r7, #12]

	int32_t diff = (int32_t) cur - (int32_t) prev;
 800bbe0:	89fa      	ldrh	r2, [r7, #14]
 800bbe2:	89bb      	ldrh	r3, [r7, #12]
 800bbe4:	1ad3      	subs	r3, r2, r3
 800bbe6:	60bb      	str	r3, [r7, #8]

	if (diff > 32767) {
 800bbe8:	68bb      	ldr	r3, [r7, #8]
 800bbea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bbee:	db0d      	blt.n	800bc0c <calculate_magnet_rotations+0x40>
		diff -= 65536;
 800bbf0:	68bb      	ldr	r3, [r7, #8]
 800bbf2:	f5a3 3380 	sub.w	r3, r3, #65536	@ 0x10000
 800bbf6:	60bb      	str	r3, [r7, #8]
		sensor->magnet_full_rotation_cnt--;
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	f993 301c 	ldrsb.w	r3, [r3, #28]
 800bbfe:	b2db      	uxtb	r3, r3
 800bc00:	3b01      	subs	r3, #1
 800bc02:	b2db      	uxtb	r3, r3
 800bc04:	b25a      	sxtb	r2, r3
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	771a      	strb	r2, [r3, #28]
	} else if (diff < -32767) {
		diff += 65536;
		sensor->magnet_full_rotation_cnt++;
	}
}
 800bc0a:	e010      	b.n	800bc2e <calculate_magnet_rotations+0x62>
	} else if (diff < -32767) {
 800bc0c:	68bb      	ldr	r3, [r7, #8]
 800bc0e:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 800bc12:	dc0c      	bgt.n	800bc2e <calculate_magnet_rotations+0x62>
		diff += 65536;
 800bc14:	68bb      	ldr	r3, [r7, #8]
 800bc16:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 800bc1a:	60bb      	str	r3, [r7, #8]
		sensor->magnet_full_rotation_cnt++;
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	f993 301c 	ldrsb.w	r3, [r3, #28]
 800bc22:	b2db      	uxtb	r3, r3
 800bc24:	3301      	adds	r3, #1
 800bc26:	b2db      	uxtb	r3, r3
 800bc28:	b25a      	sxtb	r2, r3
 800bc2a:	687b      	ldr	r3, [r7, #4]
 800bc2c:	771a      	strb	r2, [r3, #28]
}
 800bc2e:	bf00      	nop
 800bc30:	3714      	adds	r7, #20
 800bc32:	46bd      	mov	sp, r7
 800bc34:	bc80      	pop	{r7}
 800bc36:	4770      	bx	lr

0800bc38 <get_steering_pos>:

static inline void get_steering_pos(Sensor_HandleTypeDef *sensor) {
 800bc38:	b590      	push	{r4, r7, lr}
 800bc3a:	b085      	sub	sp, #20
 800bc3c:	af00      	add	r7, sp, #0
 800bc3e:	6078      	str	r0, [r7, #4]
	float fraction = (float) sensor->current_sensor_capture / 65535.0f;
 800bc40:	687b      	ldr	r3, [r7, #4]
 800bc42:	8adb      	ldrh	r3, [r3, #22]
 800bc44:	4618      	mov	r0, r3
 800bc46:	f7f4 fb37 	bl	80002b8 <__aeabi_ui2f>
 800bc4a:	4603      	mov	r3, r0
 800bc4c:	f44f 417f 	mov.w	r1, #65280	@ 0xff00
 800bc50:	f2c4 717f 	movt	r1, #18303	@ 0x477f
 800bc54:	4618      	mov	r0, r3
 800bc56:	f7f4 fc3b 	bl	80004d0 <__aeabi_fdiv>
 800bc5a:	4603      	mov	r3, r0
 800bc5c:	60fb      	str	r3, [r7, #12]
	float pos = sensor->magnet_full_rotation_cnt * roll_to_axis_coef
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	f993 301c 	ldrsb.w	r3, [r3, #28]
 800bc64:	4618      	mov	r0, r3
 800bc66:	f7f4 fb2b 	bl	80002c0 <__aeabi_i2f>
 800bc6a:	4602      	mov	r2, r0
 800bc6c:	f640 336d 	movw	r3, #2925	@ 0xb6d
 800bc70:	f2c4 43c3 	movt	r3, #17603	@ 0x44c3
 800bc74:	4619      	mov	r1, r3
 800bc76:	4610      	mov	r0, r2
 800bc78:	f7f4 fb76 	bl	8000368 <__aeabi_fmul>
 800bc7c:	4603      	mov	r3, r0
 800bc7e:	461c      	mov	r4, r3
			+ fraction * roll_to_axis_coef;
 800bc80:	f640 336d 	movw	r3, #2925	@ 0xb6d
 800bc84:	f2c4 43c3 	movt	r3, #17603	@ 0x44c3
 800bc88:	68f9      	ldr	r1, [r7, #12]
 800bc8a:	4618      	mov	r0, r3
 800bc8c:	f7f4 fb6c 	bl	8000368 <__aeabi_fmul>
 800bc90:	4603      	mov	r3, r0
	float pos = sensor->magnet_full_rotation_cnt * roll_to_axis_coef
 800bc92:	4619      	mov	r1, r3
 800bc94:	4620      	mov	r0, r4
 800bc96:	f7f4 fa5f 	bl	8000158 <__addsf3>
 800bc9a:	4603      	mov	r3, r0
 800bc9c:	60bb      	str	r3, [r7, #8]
	sensor->steering_pos = (int32_t) pos;
 800bc9e:	68b8      	ldr	r0, [r7, #8]
 800bca0:	f7f4 fcb2 	bl	8000608 <__aeabi_f2iz>
 800bca4:	4602      	mov	r2, r0
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	619a      	str	r2, [r3, #24]
}
 800bcaa:	bf00      	nop
 800bcac:	3714      	adds	r7, #20
 800bcae:	46bd      	mov	sp, r7
 800bcb0:	bd90      	pop	{r4, r7, pc}

0800bcb2 <memset>:
 800bcb2:	4603      	mov	r3, r0
 800bcb4:	4402      	add	r2, r0
 800bcb6:	4293      	cmp	r3, r2
 800bcb8:	d100      	bne.n	800bcbc <memset+0xa>
 800bcba:	4770      	bx	lr
 800bcbc:	f803 1b01 	strb.w	r1, [r3], #1
 800bcc0:	e7f9      	b.n	800bcb6 <memset+0x4>
	...

0800bcc4 <__libc_init_array>:
 800bcc4:	b570      	push	{r4, r5, r6, lr}
 800bcc6:	2600      	movs	r6, #0
 800bcc8:	4d0c      	ldr	r5, [pc, #48]	@ (800bcfc <__libc_init_array+0x38>)
 800bcca:	4c0d      	ldr	r4, [pc, #52]	@ (800bd00 <__libc_init_array+0x3c>)
 800bccc:	1b64      	subs	r4, r4, r5
 800bcce:	10a4      	asrs	r4, r4, #2
 800bcd0:	42a6      	cmp	r6, r4
 800bcd2:	d109      	bne.n	800bce8 <__libc_init_array+0x24>
 800bcd4:	f000 f81a 	bl	800bd0c <_init>
 800bcd8:	2600      	movs	r6, #0
 800bcda:	4d0a      	ldr	r5, [pc, #40]	@ (800bd04 <__libc_init_array+0x40>)
 800bcdc:	4c0a      	ldr	r4, [pc, #40]	@ (800bd08 <__libc_init_array+0x44>)
 800bcde:	1b64      	subs	r4, r4, r5
 800bce0:	10a4      	asrs	r4, r4, #2
 800bce2:	42a6      	cmp	r6, r4
 800bce4:	d105      	bne.n	800bcf2 <__libc_init_array+0x2e>
 800bce6:	bd70      	pop	{r4, r5, r6, pc}
 800bce8:	f855 3b04 	ldr.w	r3, [r5], #4
 800bcec:	4798      	blx	r3
 800bcee:	3601      	adds	r6, #1
 800bcf0:	e7ee      	b.n	800bcd0 <__libc_init_array+0xc>
 800bcf2:	f855 3b04 	ldr.w	r3, [r5], #4
 800bcf6:	4798      	blx	r3
 800bcf8:	3601      	adds	r6, #1
 800bcfa:	e7f2      	b.n	800bce2 <__libc_init_array+0x1e>
 800bcfc:	0800bee4 	.word	0x0800bee4
 800bd00:	0800bee4 	.word	0x0800bee4
 800bd04:	0800bee4 	.word	0x0800bee4
 800bd08:	0800bee8 	.word	0x0800bee8

0800bd0c <_init>:
 800bd0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd0e:	bf00      	nop
 800bd10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bd12:	bc08      	pop	{r3}
 800bd14:	469e      	mov	lr, r3
 800bd16:	4770      	bx	lr

0800bd18 <_fini>:
 800bd18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd1a:	bf00      	nop
 800bd1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bd1e:	bc08      	pop	{r3}
 800bd20:	469e      	mov	lr, r3
 800bd22:	4770      	bx	lr
