Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Tue Nov 11 15:56:17 2025
| Host         : Bread running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file Top_cell_timing_summary_routed.rpt -pb Top_cell_timing_summary_routed.pb -rpx Top_cell_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_cell
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.282        0.000                      0                   71        0.195        0.000                      0                   71        4.500        0.000                       0                    57  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.282        0.000                      0                   71        0.195        0.000                      0                   71        4.500        0.000                       0                    57  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.282ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.282ns  (required time - arrival time)
  Source:                 predef_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            predef_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.719ns  (logic 3.199ns (55.939%)  route 2.520ns (44.061%))
  Logic Levels:           10  (CARRY4=7 LUT4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Meg (IN)
                         net (fo=0)                   0.000     0.000    clk_100Meg
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Meg_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100Meg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100Meg_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.624     5.145    clk_100Meg_IBUF_BUFG
    SLICE_X3Y21          FDCE                                         r  predef_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  predef_counter_reg[5]/Q
                         net (fo=2, routed)           0.628     6.230    predef_counter_reg[5]
    SLICE_X2Y21          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.867 r  i_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.867    i_reg[1]_i_9_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.984 r  i_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.984    i_reg[1]_i_10_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.307 r  i_reg[1]_i_7/O[1]
                         net (fo=1, routed)           0.723     8.030    plusOp0[14]
    SLICE_X4Y21          LUT4 (Prop_lut4_I0_O)        0.306     8.336 f  i[1]_i_5/O
                         net (fo=1, routed)           0.674     9.010    i[1]_i_5_n_0
    SLICE_X4Y21          LUT4 (Prop_lut4_I2_O)        0.124     9.134 r  i[1]_i_2/O
                         net (fo=20, routed)          0.494     9.628    eqOp0_in
    SLICE_X3Y20          LUT4 (Prop_lut4_I2_O)        0.124     9.752 r  predef_counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.752    predef_counter[0]_i_5_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.302 r  predef_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.302    predef_counter_reg[0]_i_1_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.416 r  predef_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.416    predef_counter_reg[4]_i_1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.530 r  predef_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.530    predef_counter_reg[8]_i_1_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.864 r  predef_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.864    predef_counter_reg[12]_i_1_n_6
    SLICE_X3Y23          FDCE                                         r  predef_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100Meg (IN)
                         net (fo=0)                   0.000    10.000    clk_100Meg
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Meg_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100Meg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100Meg_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.504    14.845    clk_100Meg_IBUF_BUFG
    SLICE_X3Y23          FDCE                                         r  predef_counter_reg[13]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X3Y23          FDCE (Setup_fdce_C_D)        0.062    15.146    predef_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -10.864    
  -------------------------------------------------------------------
                         slack                                  4.282    

Slack (MET) :             4.303ns  (required time - arrival time)
  Source:                 predef_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            predef_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.698ns  (logic 3.178ns (55.776%)  route 2.520ns (44.223%))
  Logic Levels:           10  (CARRY4=7 LUT4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Meg (IN)
                         net (fo=0)                   0.000     0.000    clk_100Meg
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Meg_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100Meg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100Meg_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.624     5.145    clk_100Meg_IBUF_BUFG
    SLICE_X3Y21          FDCE                                         r  predef_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  predef_counter_reg[5]/Q
                         net (fo=2, routed)           0.628     6.230    predef_counter_reg[5]
    SLICE_X2Y21          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.867 r  i_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.867    i_reg[1]_i_9_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.984 r  i_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.984    i_reg[1]_i_10_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.307 r  i_reg[1]_i_7/O[1]
                         net (fo=1, routed)           0.723     8.030    plusOp0[14]
    SLICE_X4Y21          LUT4 (Prop_lut4_I0_O)        0.306     8.336 f  i[1]_i_5/O
                         net (fo=1, routed)           0.674     9.010    i[1]_i_5_n_0
    SLICE_X4Y21          LUT4 (Prop_lut4_I2_O)        0.124     9.134 r  i[1]_i_2/O
                         net (fo=20, routed)          0.494     9.628    eqOp0_in
    SLICE_X3Y20          LUT4 (Prop_lut4_I2_O)        0.124     9.752 r  predef_counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.752    predef_counter[0]_i_5_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.302 r  predef_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.302    predef_counter_reg[0]_i_1_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.416 r  predef_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.416    predef_counter_reg[4]_i_1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.530 r  predef_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.530    predef_counter_reg[8]_i_1_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.843 r  predef_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.843    predef_counter_reg[12]_i_1_n_4
    SLICE_X3Y23          FDCE                                         r  predef_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100Meg (IN)
                         net (fo=0)                   0.000    10.000    clk_100Meg
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Meg_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100Meg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100Meg_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.504    14.845    clk_100Meg_IBUF_BUFG
    SLICE_X3Y23          FDCE                                         r  predef_counter_reg[15]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X3Y23          FDCE (Setup_fdce_C_D)        0.062    15.146    predef_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -10.843    
  -------------------------------------------------------------------
                         slack                                  4.303    

Slack (MET) :             4.377ns  (required time - arrival time)
  Source:                 predef_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            predef_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.624ns  (logic 3.104ns (55.195%)  route 2.520ns (44.805%))
  Logic Levels:           10  (CARRY4=7 LUT4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Meg (IN)
                         net (fo=0)                   0.000     0.000    clk_100Meg
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Meg_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100Meg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100Meg_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.624     5.145    clk_100Meg_IBUF_BUFG
    SLICE_X3Y21          FDCE                                         r  predef_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  predef_counter_reg[5]/Q
                         net (fo=2, routed)           0.628     6.230    predef_counter_reg[5]
    SLICE_X2Y21          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.867 r  i_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.867    i_reg[1]_i_9_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.984 r  i_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.984    i_reg[1]_i_10_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.307 r  i_reg[1]_i_7/O[1]
                         net (fo=1, routed)           0.723     8.030    plusOp0[14]
    SLICE_X4Y21          LUT4 (Prop_lut4_I0_O)        0.306     8.336 f  i[1]_i_5/O
                         net (fo=1, routed)           0.674     9.010    i[1]_i_5_n_0
    SLICE_X4Y21          LUT4 (Prop_lut4_I2_O)        0.124     9.134 r  i[1]_i_2/O
                         net (fo=20, routed)          0.494     9.628    eqOp0_in
    SLICE_X3Y20          LUT4 (Prop_lut4_I2_O)        0.124     9.752 r  predef_counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.752    predef_counter[0]_i_5_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.302 r  predef_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.302    predef_counter_reg[0]_i_1_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.416 r  predef_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.416    predef_counter_reg[4]_i_1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.530 r  predef_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.530    predef_counter_reg[8]_i_1_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.769 r  predef_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.769    predef_counter_reg[12]_i_1_n_5
    SLICE_X3Y23          FDCE                                         r  predef_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100Meg (IN)
                         net (fo=0)                   0.000    10.000    clk_100Meg
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Meg_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100Meg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100Meg_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.504    14.845    clk_100Meg_IBUF_BUFG
    SLICE_X3Y23          FDCE                                         r  predef_counter_reg[14]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X3Y23          FDCE (Setup_fdce_C_D)        0.062    15.146    predef_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -10.769    
  -------------------------------------------------------------------
                         slack                                  4.377    

Slack (MET) :             4.393ns  (required time - arrival time)
  Source:                 predef_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            predef_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.608ns  (logic 3.088ns (55.067%)  route 2.520ns (44.933%))
  Logic Levels:           10  (CARRY4=7 LUT4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Meg (IN)
                         net (fo=0)                   0.000     0.000    clk_100Meg
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Meg_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100Meg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100Meg_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.624     5.145    clk_100Meg_IBUF_BUFG
    SLICE_X3Y21          FDCE                                         r  predef_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  predef_counter_reg[5]/Q
                         net (fo=2, routed)           0.628     6.230    predef_counter_reg[5]
    SLICE_X2Y21          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.867 r  i_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.867    i_reg[1]_i_9_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.984 r  i_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.984    i_reg[1]_i_10_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.307 r  i_reg[1]_i_7/O[1]
                         net (fo=1, routed)           0.723     8.030    plusOp0[14]
    SLICE_X4Y21          LUT4 (Prop_lut4_I0_O)        0.306     8.336 f  i[1]_i_5/O
                         net (fo=1, routed)           0.674     9.010    i[1]_i_5_n_0
    SLICE_X4Y21          LUT4 (Prop_lut4_I2_O)        0.124     9.134 r  i[1]_i_2/O
                         net (fo=20, routed)          0.494     9.628    eqOp0_in
    SLICE_X3Y20          LUT4 (Prop_lut4_I2_O)        0.124     9.752 r  predef_counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.752    predef_counter[0]_i_5_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.302 r  predef_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.302    predef_counter_reg[0]_i_1_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.416 r  predef_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.416    predef_counter_reg[4]_i_1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.530 r  predef_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.530    predef_counter_reg[8]_i_1_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.753 r  predef_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.753    predef_counter_reg[12]_i_1_n_7
    SLICE_X3Y23          FDCE                                         r  predef_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100Meg (IN)
                         net (fo=0)                   0.000    10.000    clk_100Meg
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Meg_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100Meg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100Meg_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.504    14.845    clk_100Meg_IBUF_BUFG
    SLICE_X3Y23          FDCE                                         r  predef_counter_reg[12]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X3Y23          FDCE (Setup_fdce_C_D)        0.062    15.146    predef_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -10.753    
  -------------------------------------------------------------------
                         slack                                  4.393    

Slack (MET) :             4.397ns  (required time - arrival time)
  Source:                 predef_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            predef_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.605ns  (logic 3.085ns (55.043%)  route 2.520ns (44.957%))
  Logic Levels:           9  (CARRY4=6 LUT4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Meg (IN)
                         net (fo=0)                   0.000     0.000    clk_100Meg
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Meg_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100Meg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100Meg_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.624     5.145    clk_100Meg_IBUF_BUFG
    SLICE_X3Y21          FDCE                                         r  predef_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  predef_counter_reg[5]/Q
                         net (fo=2, routed)           0.628     6.230    predef_counter_reg[5]
    SLICE_X2Y21          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.867 r  i_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.867    i_reg[1]_i_9_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.984 r  i_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.984    i_reg[1]_i_10_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.307 r  i_reg[1]_i_7/O[1]
                         net (fo=1, routed)           0.723     8.030    plusOp0[14]
    SLICE_X4Y21          LUT4 (Prop_lut4_I0_O)        0.306     8.336 f  i[1]_i_5/O
                         net (fo=1, routed)           0.674     9.010    i[1]_i_5_n_0
    SLICE_X4Y21          LUT4 (Prop_lut4_I2_O)        0.124     9.134 r  i[1]_i_2/O
                         net (fo=20, routed)          0.494     9.628    eqOp0_in
    SLICE_X3Y20          LUT4 (Prop_lut4_I2_O)        0.124     9.752 r  predef_counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.752    predef_counter[0]_i_5_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.302 r  predef_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.302    predef_counter_reg[0]_i_1_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.416 r  predef_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.416    predef_counter_reg[4]_i_1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.750 r  predef_counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.750    predef_counter_reg[8]_i_1_n_6
    SLICE_X3Y22          FDCE                                         r  predef_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100Meg (IN)
                         net (fo=0)                   0.000    10.000    clk_100Meg
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Meg_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100Meg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100Meg_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.505    14.846    clk_100Meg_IBUF_BUFG
    SLICE_X3Y22          FDCE                                         r  predef_counter_reg[9]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X3Y22          FDCE (Setup_fdce_C_D)        0.062    15.147    predef_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                         -10.750    
  -------------------------------------------------------------------
                         slack                                  4.397    

Slack (MET) :             4.418ns  (required time - arrival time)
  Source:                 predef_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            predef_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.584ns  (logic 3.064ns (54.874%)  route 2.520ns (45.126%))
  Logic Levels:           9  (CARRY4=6 LUT4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Meg (IN)
                         net (fo=0)                   0.000     0.000    clk_100Meg
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Meg_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100Meg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100Meg_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.624     5.145    clk_100Meg_IBUF_BUFG
    SLICE_X3Y21          FDCE                                         r  predef_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  predef_counter_reg[5]/Q
                         net (fo=2, routed)           0.628     6.230    predef_counter_reg[5]
    SLICE_X2Y21          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.867 r  i_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.867    i_reg[1]_i_9_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.984 r  i_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.984    i_reg[1]_i_10_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.307 r  i_reg[1]_i_7/O[1]
                         net (fo=1, routed)           0.723     8.030    plusOp0[14]
    SLICE_X4Y21          LUT4 (Prop_lut4_I0_O)        0.306     8.336 f  i[1]_i_5/O
                         net (fo=1, routed)           0.674     9.010    i[1]_i_5_n_0
    SLICE_X4Y21          LUT4 (Prop_lut4_I2_O)        0.124     9.134 r  i[1]_i_2/O
                         net (fo=20, routed)          0.494     9.628    eqOp0_in
    SLICE_X3Y20          LUT4 (Prop_lut4_I2_O)        0.124     9.752 r  predef_counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.752    predef_counter[0]_i_5_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.302 r  predef_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.302    predef_counter_reg[0]_i_1_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.416 r  predef_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.416    predef_counter_reg[4]_i_1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.729 r  predef_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.729    predef_counter_reg[8]_i_1_n_4
    SLICE_X3Y22          FDCE                                         r  predef_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100Meg (IN)
                         net (fo=0)                   0.000    10.000    clk_100Meg
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Meg_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100Meg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100Meg_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.505    14.846    clk_100Meg_IBUF_BUFG
    SLICE_X3Y22          FDCE                                         r  predef_counter_reg[11]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X3Y22          FDCE (Setup_fdce_C_D)        0.062    15.147    predef_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                         -10.729    
  -------------------------------------------------------------------
                         slack                                  4.418    

Slack (MET) :             4.492ns  (required time - arrival time)
  Source:                 predef_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            predef_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.510ns  (logic 2.990ns (54.268%)  route 2.520ns (45.732%))
  Logic Levels:           9  (CARRY4=6 LUT4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Meg (IN)
                         net (fo=0)                   0.000     0.000    clk_100Meg
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Meg_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100Meg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100Meg_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.624     5.145    clk_100Meg_IBUF_BUFG
    SLICE_X3Y21          FDCE                                         r  predef_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  predef_counter_reg[5]/Q
                         net (fo=2, routed)           0.628     6.230    predef_counter_reg[5]
    SLICE_X2Y21          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.867 r  i_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.867    i_reg[1]_i_9_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.984 r  i_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.984    i_reg[1]_i_10_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.307 r  i_reg[1]_i_7/O[1]
                         net (fo=1, routed)           0.723     8.030    plusOp0[14]
    SLICE_X4Y21          LUT4 (Prop_lut4_I0_O)        0.306     8.336 f  i[1]_i_5/O
                         net (fo=1, routed)           0.674     9.010    i[1]_i_5_n_0
    SLICE_X4Y21          LUT4 (Prop_lut4_I2_O)        0.124     9.134 r  i[1]_i_2/O
                         net (fo=20, routed)          0.494     9.628    eqOp0_in
    SLICE_X3Y20          LUT4 (Prop_lut4_I2_O)        0.124     9.752 r  predef_counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.752    predef_counter[0]_i_5_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.302 r  predef_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.302    predef_counter_reg[0]_i_1_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.416 r  predef_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.416    predef_counter_reg[4]_i_1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.655 r  predef_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.655    predef_counter_reg[8]_i_1_n_5
    SLICE_X3Y22          FDCE                                         r  predef_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100Meg (IN)
                         net (fo=0)                   0.000    10.000    clk_100Meg
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Meg_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100Meg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100Meg_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.505    14.846    clk_100Meg_IBUF_BUFG
    SLICE_X3Y22          FDCE                                         r  predef_counter_reg[10]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X3Y22          FDCE (Setup_fdce_C_D)        0.062    15.147    predef_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                         -10.655    
  -------------------------------------------------------------------
                         slack                                  4.492    

Slack (MET) :             4.508ns  (required time - arrival time)
  Source:                 predef_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            predef_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.494ns  (logic 2.974ns (54.134%)  route 2.520ns (45.866%))
  Logic Levels:           9  (CARRY4=6 LUT4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Meg (IN)
                         net (fo=0)                   0.000     0.000    clk_100Meg
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Meg_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100Meg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100Meg_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.624     5.145    clk_100Meg_IBUF_BUFG
    SLICE_X3Y21          FDCE                                         r  predef_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  predef_counter_reg[5]/Q
                         net (fo=2, routed)           0.628     6.230    predef_counter_reg[5]
    SLICE_X2Y21          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.867 r  i_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.867    i_reg[1]_i_9_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.984 r  i_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.984    i_reg[1]_i_10_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.307 r  i_reg[1]_i_7/O[1]
                         net (fo=1, routed)           0.723     8.030    plusOp0[14]
    SLICE_X4Y21          LUT4 (Prop_lut4_I0_O)        0.306     8.336 f  i[1]_i_5/O
                         net (fo=1, routed)           0.674     9.010    i[1]_i_5_n_0
    SLICE_X4Y21          LUT4 (Prop_lut4_I2_O)        0.124     9.134 r  i[1]_i_2/O
                         net (fo=20, routed)          0.494     9.628    eqOp0_in
    SLICE_X3Y20          LUT4 (Prop_lut4_I2_O)        0.124     9.752 r  predef_counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.752    predef_counter[0]_i_5_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.302 r  predef_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.302    predef_counter_reg[0]_i_1_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.416 r  predef_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.416    predef_counter_reg[4]_i_1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.639 r  predef_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.639    predef_counter_reg[8]_i_1_n_7
    SLICE_X3Y22          FDCE                                         r  predef_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100Meg (IN)
                         net (fo=0)                   0.000    10.000    clk_100Meg
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Meg_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100Meg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100Meg_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.505    14.846    clk_100Meg_IBUF_BUFG
    SLICE_X3Y22          FDCE                                         r  predef_counter_reg[8]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X3Y22          FDCE (Setup_fdce_C_D)        0.062    15.147    predef_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                         -10.639    
  -------------------------------------------------------------------
                         slack                                  4.508    

Slack (MET) :             4.531ns  (required time - arrival time)
  Source:                 predef_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            predef_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.472ns  (logic 2.765ns (50.530%)  route 2.707ns (49.470%))
  Logic Levels:           7  (CARRY4=4 LUT4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Meg (IN)
                         net (fo=0)                   0.000     0.000    clk_100Meg
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Meg_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100Meg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100Meg_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.625     5.146    clk_100Meg_IBUF_BUFG
    SLICE_X3Y20          FDCE                                         r  predef_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.456     5.602 r  predef_counter_reg[1]/Q
                         net (fo=2, routed)           0.463     6.065    predef_counter_reg[1]
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.702 r  i_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.702    i_reg[1]_i_8_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.941 r  i_reg[1]_i_9/O[2]
                         net (fo=1, routed)           0.953     7.895    plusOp0[7]
    SLICE_X4Y22          LUT4 (Prop_lut4_I1_O)        0.301     8.196 f  i[1]_i_6/O
                         net (fo=1, routed)           0.797     8.992    i[1]_i_6_n_0
    SLICE_X4Y21          LUT4 (Prop_lut4_I3_O)        0.124     9.116 r  i[1]_i_2/O
                         net (fo=20, routed)          0.494     9.610    eqOp0_in
    SLICE_X3Y20          LUT4 (Prop_lut4_I2_O)        0.124     9.734 r  predef_counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.734    predef_counter[0]_i_5_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.284 r  predef_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.284    predef_counter_reg[0]_i_1_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.618 r  predef_counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.618    predef_counter_reg[4]_i_1_n_6
    SLICE_X3Y21          FDCE                                         r  predef_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100Meg (IN)
                         net (fo=0)                   0.000    10.000    clk_100Meg
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Meg_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100Meg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100Meg_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.507    14.848    clk_100Meg_IBUF_BUFG
    SLICE_X3Y21          FDCE                                         r  predef_counter_reg[5]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X3Y21          FDCE (Setup_fdce_C_D)        0.062    15.149    predef_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                         -10.618    
  -------------------------------------------------------------------
                         slack                                  4.531    

Slack (MET) :             4.552ns  (required time - arrival time)
  Source:                 predef_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            predef_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.451ns  (logic 2.744ns (50.339%)  route 2.707ns (49.661%))
  Logic Levels:           7  (CARRY4=4 LUT4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Meg (IN)
                         net (fo=0)                   0.000     0.000    clk_100Meg
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Meg_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100Meg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100Meg_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.625     5.146    clk_100Meg_IBUF_BUFG
    SLICE_X3Y20          FDCE                                         r  predef_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.456     5.602 r  predef_counter_reg[1]/Q
                         net (fo=2, routed)           0.463     6.065    predef_counter_reg[1]
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.702 r  i_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.702    i_reg[1]_i_8_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.941 r  i_reg[1]_i_9/O[2]
                         net (fo=1, routed)           0.953     7.895    plusOp0[7]
    SLICE_X4Y22          LUT4 (Prop_lut4_I1_O)        0.301     8.196 f  i[1]_i_6/O
                         net (fo=1, routed)           0.797     8.992    i[1]_i_6_n_0
    SLICE_X4Y21          LUT4 (Prop_lut4_I3_O)        0.124     9.116 r  i[1]_i_2/O
                         net (fo=20, routed)          0.494     9.610    eqOp0_in
    SLICE_X3Y20          LUT4 (Prop_lut4_I2_O)        0.124     9.734 r  predef_counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.734    predef_counter[0]_i_5_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.284 r  predef_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.284    predef_counter_reg[0]_i_1_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.597 r  predef_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.597    predef_counter_reg[4]_i_1_n_4
    SLICE_X3Y21          FDCE                                         r  predef_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100Meg (IN)
                         net (fo=0)                   0.000    10.000    clk_100Meg
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Meg_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100Meg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100Meg_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.507    14.848    clk_100Meg_IBUF_BUFG
    SLICE_X3Y21          FDCE                                         r  predef_counter_reg[7]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X3Y21          FDCE (Setup_fdce_C_D)        0.062    15.149    predef_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                         -10.597    
  -------------------------------------------------------------------
                         slack                                  4.552    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 u1/FSM_onehot_estado_actual_D_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/FSM_onehot_estado_actual_D_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.187ns (55.123%)  route 0.152ns (44.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Meg (IN)
                         net (fo=0)                   0.000     0.000    clk_100Meg
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Meg_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100Meg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100Meg_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.588     1.471    u1/clk_100Meg_IBUF_BUFG
    SLICE_X3Y18          FDPE                                         r  u1/FSM_onehot_estado_actual_D_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDPE (Prop_fdpe_C_Q)         0.141     1.612 r  u1/FSM_onehot_estado_actual_D_reg[0]/Q
                         net (fo=3, routed)           0.152     1.764    u1/FSM_onehot_estado_actual_D_reg_n_0_[0]
    SLICE_X2Y18          LUT4 (Prop_lut4_I3_O)        0.046     1.810 r  u1/FSM_onehot_estado_actual_D[2]_i_1/O
                         net (fo=1, routed)           0.000     1.810    u1/FSM_onehot_estado_actual_D[2]_i_1_n_0
    SLICE_X2Y18          FDCE                                         r  u1/FSM_onehot_estado_actual_D_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Meg (IN)
                         net (fo=0)                   0.000     0.000    clk_100Meg
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Meg_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100Meg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100Meg_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.857     1.984    u1/clk_100Meg_IBUF_BUFG
    SLICE_X2Y18          FDCE                                         r  u1/FSM_onehot_estado_actual_D_reg[2]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X2Y18          FDCE (Hold_fdce_C_D)         0.131     1.615    u1/FSM_onehot_estado_actual_D_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 u1/FSM_onehot_estado_actual_D_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/FSM_onehot_estado_actual_D_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.991%)  route 0.152ns (45.009%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Meg (IN)
                         net (fo=0)                   0.000     0.000    clk_100Meg
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Meg_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100Meg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100Meg_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.588     1.471    u1/clk_100Meg_IBUF_BUFG
    SLICE_X3Y18          FDPE                                         r  u1/FSM_onehot_estado_actual_D_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDPE (Prop_fdpe_C_Q)         0.141     1.612 r  u1/FSM_onehot_estado_actual_D_reg[0]/Q
                         net (fo=3, routed)           0.152     1.764    u1/FSM_onehot_estado_actual_D_reg_n_0_[0]
    SLICE_X2Y18          LUT4 (Prop_lut4_I3_O)        0.045     1.809 r  u1/FSM_onehot_estado_actual_D[1]_i_1/O
                         net (fo=1, routed)           0.000     1.809    u1/FSM_onehot_estado_actual_D[1]_i_1_n_0
    SLICE_X2Y18          FDCE                                         r  u1/FSM_onehot_estado_actual_D_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Meg (IN)
                         net (fo=0)                   0.000     0.000    clk_100Meg
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Meg_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100Meg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100Meg_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.857     1.984    u1/clk_100Meg_IBUF_BUFG
    SLICE_X2Y18          FDCE                                         r  u1/FSM_onehot_estado_actual_D_reg[1]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X2Y18          FDCE (Hold_fdce_C_D)         0.120     1.604    u1/FSM_onehot_estado_actual_D_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 u1/FSM_onehot_estado_actual_U_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/FSM_onehot_estado_actual_U_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (73.093%)  route 0.084ns (26.907%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Meg (IN)
                         net (fo=0)                   0.000     0.000    clk_100Meg
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Meg_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100Meg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100Meg_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.588     1.471    u1/clk_100Meg_IBUF_BUFG
    SLICE_X1Y18          FDCE                                         r  u1/FSM_onehot_estado_actual_U_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDCE (Prop_fdce_C_Q)         0.128     1.599 r  u1/FSM_onehot_estado_actual_U_reg[2]/Q
                         net (fo=4, routed)           0.084     1.683    u1/enable_step
    SLICE_X1Y18          LUT4 (Prop_lut4_I0_O)        0.099     1.782 r  u1/FSM_onehot_estado_actual_U[0]_i_1/O
                         net (fo=1, routed)           0.000     1.782    u1/FSM_onehot_estado_actual_U[0]_i_1_n_0
    SLICE_X1Y18          FDPE                                         r  u1/FSM_onehot_estado_actual_U_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Meg (IN)
                         net (fo=0)                   0.000     0.000    clk_100Meg
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Meg_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100Meg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100Meg_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.857     1.984    u1/clk_100Meg_IBUF_BUFG
    SLICE_X1Y18          FDPE                                         r  u1/FSM_onehot_estado_actual_U_reg[0]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X1Y18          FDPE (Hold_fdpe_C_D)         0.092     1.563    u1/FSM_onehot_estado_actual_U_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 u1/up_down_q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/wave_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.347%)  route 0.163ns (46.653%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Meg (IN)
                         net (fo=0)                   0.000     0.000    clk_100Meg
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Meg_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100Meg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100Meg_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.587     1.470    u1/clk_100Meg_IBUF_BUFG
    SLICE_X3Y19          FDRE                                         r  u1/up_down_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  u1/up_down_q_reg/Q
                         net (fo=7, routed)           0.163     1.774    u1/up_down_q_reg_n_0
    SLICE_X4Y19          LUT3 (Prop_lut3_I1_O)        0.045     1.819 r  u1/wave_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.819    u1/wave_reg[1]_i_1_n_0
    SLICE_X4Y19          FDRE                                         r  u1/wave_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Meg (IN)
                         net (fo=0)                   0.000     0.000    clk_100Meg
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Meg_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100Meg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100Meg_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.854     1.981    u1/clk_100Meg_IBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  u1/wave_reg_reg[1]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X4Y19          FDRE (Hold_fdre_C_D)         0.092     1.595    u1/wave_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 counter_2tick_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_2tick_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Meg (IN)
                         net (fo=0)                   0.000     0.000    clk_100Meg
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Meg_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100Meg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100Meg_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.583     1.466    clk_100Meg_IBUF_BUFG
    SLICE_X1Y23          FDCE                                         r  counter_2tick_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  counter_2tick_reg[0]/Q
                         net (fo=4, routed)           0.079     1.686    counter_2tick_reg[0]
    SLICE_X1Y23          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.810 r  counter_2tick_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.810    counter_2tick_reg[0]_i_1_n_6
    SLICE_X1Y23          FDCE                                         r  counter_2tick_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Meg (IN)
                         net (fo=0)                   0.000     0.000    clk_100Meg
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Meg_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100Meg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100Meg_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.851     1.978    clk_100Meg_IBUF_BUFG
    SLICE_X1Y23          FDCE                                         r  counter_2tick_reg[1]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X1Y23          FDCE (Hold_fdce_C_D)         0.105     1.571    counter_2tick_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 u1/FSM_onehot_estado_actual_U_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/FSM_onehot_estado_actual_U_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Meg (IN)
                         net (fo=0)                   0.000     0.000    clk_100Meg
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Meg_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100Meg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100Meg_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.588     1.471    u1/clk_100Meg_IBUF_BUFG
    SLICE_X1Y18          FDCE                                         r  u1/FSM_onehot_estado_actual_U_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  u1/FSM_onehot_estado_actual_U_reg[1]/Q
                         net (fo=3, routed)           0.167     1.779    u1/FSM_onehot_estado_actual_U_reg_n_0_[1]
    SLICE_X1Y18          LUT4 (Prop_lut4_I1_O)        0.042     1.821 r  u1/FSM_onehot_estado_actual_U[2]_i_1/O
                         net (fo=1, routed)           0.000     1.821    u1/FSM_onehot_estado_actual_U[2]_i_1_n_0
    SLICE_X1Y18          FDCE                                         r  u1/FSM_onehot_estado_actual_U_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Meg (IN)
                         net (fo=0)                   0.000     0.000    clk_100Meg
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Meg_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100Meg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100Meg_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.857     1.984    u1/clk_100Meg_IBUF_BUFG
    SLICE_X1Y18          FDCE                                         r  u1/FSM_onehot_estado_actual_U_reg[2]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X1Y18          FDCE (Hold_fdce_C_D)         0.107     1.578    u1/FSM_onehot_estado_actual_U_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 u1/FSM_sequential_estado_actual_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/FSM_sequential_estado_actual_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.212ns (54.177%)  route 0.179ns (45.823%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Meg (IN)
                         net (fo=0)                   0.000     0.000    clk_100Meg
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Meg_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100Meg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100Meg_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.587     1.470    u1/clk_100Meg_IBUF_BUFG
    SLICE_X2Y19          FDCE                                         r  u1/FSM_sequential_estado_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDCE (Prop_fdce_C_Q)         0.164     1.634 r  u1/FSM_sequential_estado_actual_reg[0]/Q
                         net (fo=8, routed)           0.179     1.813    u1/estado_actual[0]
    SLICE_X2Y18          LUT4 (Prop_lut4_I0_O)        0.048     1.861 r  u1/FSM_sequential_estado_actual[2]_i_1/O
                         net (fo=1, routed)           0.000     1.861    u1/FSM_sequential_estado_actual[2]_i_1_n_0
    SLICE_X2Y18          FDCE                                         r  u1/FSM_sequential_estado_actual_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Meg (IN)
                         net (fo=0)                   0.000     0.000    clk_100Meg
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Meg_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100Meg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100Meg_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.857     1.984    u1/clk_100Meg_IBUF_BUFG
    SLICE_X2Y18          FDCE                                         r  u1/FSM_sequential_estado_actual_reg[2]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X2Y18          FDCE (Hold_fdce_C_D)         0.131     1.616    u1/FSM_sequential_estado_actual_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u1/FSM_sequential_estado_actual_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/FSM_sequential_estado_actual_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.209ns (53.823%)  route 0.179ns (46.177%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Meg (IN)
                         net (fo=0)                   0.000     0.000    clk_100Meg
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Meg_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100Meg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100Meg_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.587     1.470    u1/clk_100Meg_IBUF_BUFG
    SLICE_X2Y19          FDCE                                         r  u1/FSM_sequential_estado_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDCE (Prop_fdce_C_Q)         0.164     1.634 r  u1/FSM_sequential_estado_actual_reg[0]/Q
                         net (fo=8, routed)           0.179     1.813    u1/estado_actual[0]
    SLICE_X2Y18          LUT4 (Prop_lut4_I0_O)        0.045     1.858 r  u1/FSM_sequential_estado_actual[1]_i_1/O
                         net (fo=1, routed)           0.000     1.858    u1/FSM_sequential_estado_actual[1]_i_1_n_0
    SLICE_X2Y18          FDCE                                         r  u1/FSM_sequential_estado_actual_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Meg (IN)
                         net (fo=0)                   0.000     0.000    clk_100Meg
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Meg_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100Meg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100Meg_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.857     1.984    u1/clk_100Meg_IBUF_BUFG
    SLICE_X2Y18          FDCE                                         r  u1/FSM_sequential_estado_actual_reg[1]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X2Y18          FDCE (Hold_fdce_C_D)         0.121     1.606    u1/FSM_sequential_estado_actual_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 u1/wave_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/wave_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.524%)  route 0.168ns (47.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Meg (IN)
                         net (fo=0)                   0.000     0.000    clk_100Meg
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Meg_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100Meg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100Meg_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.586     1.469    u1/clk_100Meg_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  u1/wave_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  u1/wave_reg_reg[4]/Q
                         net (fo=11, routed)          0.168     1.778    u1/wave_reg_reg[4]
    SLICE_X1Y20          LUT6 (Prop_lut6_I0_O)        0.045     1.823 r  u1/wave_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     1.823    u1/wave_reg[4]_i_3_n_0
    SLICE_X1Y20          FDRE                                         r  u1/wave_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Meg (IN)
                         net (fo=0)                   0.000     0.000    clk_100Meg
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Meg_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100Meg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100Meg_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.855     1.982    u1/clk_100Meg_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  u1/wave_reg_reg[4]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X1Y20          FDRE (Hold_fdre_C_D)         0.092     1.561    u1/wave_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 u1/FSM_onehot_estado_actual_U_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/FSM_onehot_estado_actual_U_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Meg (IN)
                         net (fo=0)                   0.000     0.000    clk_100Meg
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Meg_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100Meg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100Meg_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.588     1.471    u1/clk_100Meg_IBUF_BUFG
    SLICE_X1Y18          FDCE                                         r  u1/FSM_onehot_estado_actual_U_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  u1/FSM_onehot_estado_actual_U_reg[1]/Q
                         net (fo=3, routed)           0.167     1.779    u1/FSM_onehot_estado_actual_U_reg_n_0_[1]
    SLICE_X1Y18          LUT4 (Prop_lut4_I1_O)        0.045     1.824 r  u1/FSM_onehot_estado_actual_U[1]_i_1/O
                         net (fo=1, routed)           0.000     1.824    u1/FSM_onehot_estado_actual_U[1]_i_1_n_0
    SLICE_X1Y18          FDCE                                         r  u1/FSM_onehot_estado_actual_U_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Meg (IN)
                         net (fo=0)                   0.000     0.000    clk_100Meg
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Meg_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100Meg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100Meg_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.857     1.984    u1/clk_100Meg_IBUF_BUFG
    SLICE_X1Y18          FDCE                                         r  u1/FSM_onehot_estado_actual_U_reg[1]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X1Y18          FDCE (Hold_fdce_C_D)         0.091     1.562    u1/FSM_onehot_estado_actual_U_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Meg }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_100Meg_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y23    counter_2tick_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y25    counter_2tick_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y25    counter_2tick_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y23    counter_2tick_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y23    counter_2tick_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y23    counter_2tick_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y24    counter_2tick_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y24    counter_2tick_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y24    counter_2tick_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23    counter_2tick_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23    counter_2tick_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y25    counter_2tick_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y25    counter_2tick_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y25    counter_2tick_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y25    counter_2tick_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23    counter_2tick_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23    counter_2tick_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23    counter_2tick_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23    counter_2tick_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23    counter_2tick_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23    counter_2tick_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y25    counter_2tick_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y25    counter_2tick_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y25    counter_2tick_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y25    counter_2tick_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23    counter_2tick_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23    counter_2tick_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23    counter_2tick_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23    counter_2tick_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hybrid_wave
                            (input port)
  Destination:            Q[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.032ns  (logic 5.068ns (36.120%)  route 8.964ns (63.880%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  hybrid_wave (IN)
                         net (fo=0)                   0.000     0.000    hybrid_wave
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  hybrid_wave_IBUF_inst/O
                         net (fo=6, routed)           2.897     4.349    u1/hybrid_wave_IBUF
    SLICE_X1Y19          LUT6 (Prop_lut6_I1_O)        0.124     4.473 r  u1/Q_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           6.067    10.540    Q_OBUF[4]
    C16                  OBUF (Prop_obuf_I_O)         3.492    14.032 r  Q_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.032    Q[4]
    C16                                                               r  Q[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hybrid_wave
                            (input port)
  Destination:            Q[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.063ns  (logic 5.355ns (44.392%)  route 6.708ns (55.608%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  hybrid_wave (IN)
                         net (fo=0)                   0.000     0.000    hybrid_wave
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  hybrid_wave_IBUF_inst/O
                         net (fo=6, routed)           3.168     4.620    u1/hybrid_wave_IBUF
    SLICE_X3Y18          LUT4 (Prop_lut4_I1_O)        0.124     4.744 f  u1/Q_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.679     5.423    u1/Q_OBUF[3]_inst_i_5_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I5_O)        0.124     5.547 r  u1/Q_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.962     6.509    u1/Q_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y19          LUT6 (Prop_lut6_I1_O)        0.124     6.633 r  u1/Q_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.899     8.532    Q_OBUF[3]
    L17                  OBUF (Prop_obuf_I_O)         3.531    12.063 r  Q_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.063    Q[3]
    L17                                                               r  Q[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hybrid_wave
                            (input port)
  Destination:            Q[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.050ns  (logic 5.343ns (44.342%)  route 6.707ns (55.658%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  hybrid_wave (IN)
                         net (fo=0)                   0.000     0.000    hybrid_wave
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  hybrid_wave_IBUF_inst/O
                         net (fo=6, routed)           3.168     4.620    u1/hybrid_wave_IBUF
    SLICE_X3Y18          LUT4 (Prop_lut4_I1_O)        0.124     4.744 f  u1/Q_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.679     5.423    u1/Q_OBUF[3]_inst_i_5_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I5_O)        0.124     5.547 r  u1/Q_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.953     6.500    u1/Q_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y20          LUT6 (Prop_lut6_I1_O)        0.124     6.624 r  u1/Q_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.907     8.531    Q_OBUF[2]
    M19                  OBUF (Prop_obuf_I_O)         3.519    12.050 r  Q_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.050    Q[2]
    M19                                                               r  Q[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hybrid_wave
                            (input port)
  Destination:            Q[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.790ns  (logic 5.325ns (45.164%)  route 6.465ns (54.836%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  hybrid_wave (IN)
                         net (fo=0)                   0.000     0.000    hybrid_wave
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  hybrid_wave_IBUF_inst/O
                         net (fo=6, routed)           3.168     4.620    u1/hybrid_wave_IBUF
    SLICE_X3Y18          LUT4 (Prop_lut4_I1_O)        0.124     4.744 f  u1/Q_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.679     5.423    u1/Q_OBUF[3]_inst_i_5_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I5_O)        0.124     5.547 r  u1/Q_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.950     6.498    u1/Q_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y20          LUT6 (Prop_lut6_I1_O)        0.124     6.622 r  u1/Q_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.668     8.289    Q_OBUF[0]
    R18                  OBUF (Prop_obuf_I_O)         3.500    11.790 r  Q_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.790    Q[0]
    R18                                                               r  Q[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hybrid_wave
                            (input port)
  Destination:            Q[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.603ns  (logic 5.321ns (45.858%)  route 6.282ns (54.142%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  hybrid_wave (IN)
                         net (fo=0)                   0.000     0.000    hybrid_wave
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  hybrid_wave_IBUF_inst/O
                         net (fo=6, routed)           3.168     4.620    u1/hybrid_wave_IBUF
    SLICE_X3Y18          LUT4 (Prop_lut4_I1_O)        0.124     4.744 f  u1/Q_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.679     5.423    u1/Q_OBUF[3]_inst_i_5_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I5_O)        0.124     5.547 r  u1/Q_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.572     6.119    u1/Q_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y19          LUT6 (Prop_lut6_I1_O)        0.124     6.243 r  u1/Q_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.863     8.106    Q_OBUF[1]
    P17                  OBUF (Prop_obuf_I_O)         3.497    11.603 r  Q_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.603    Q[1]
    P17                                                               r  Q[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pred_wav
                            (input port)
  Destination:            Q[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.605ns  (logic 1.517ns (58.238%)  route 1.088ns (41.762%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  pred_wav (IN)
                         net (fo=0)                   0.000     0.000    pred_wav
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  pred_wav_IBUF_inst/O
                         net (fo=3, routed)           0.459     0.689    u1/pred_wav_IBUF
    SLICE_X3Y18          LUT6 (Prop_lut6_I1_O)        0.045     0.734 r  u1/Q_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.215     0.948    u1/Q_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y19          LUT6 (Prop_lut6_I1_O)        0.045     0.993 r  u1/Q_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.414     1.407    Q_OBUF[1]
    P17                  OBUF (Prop_obuf_I_O)         1.198     2.605 r  Q_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.605    Q[1]
    P17                                                               r  Q[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pred_wav
                            (input port)
  Destination:            Q[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.641ns  (logic 1.521ns (57.594%)  route 1.120ns (42.406%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  pred_wav (IN)
                         net (fo=0)                   0.000     0.000    pred_wav
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  pred_wav_IBUF_inst/O
                         net (fo=3, routed)           0.459     0.689    u1/pred_wav_IBUF
    SLICE_X3Y18          LUT6 (Prop_lut6_I1_O)        0.045     0.734 r  u1/Q_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.342     1.076    u1/Q_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y20          LUT6 (Prop_lut6_I1_O)        0.045     1.121 r  u1/Q_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.319     1.439    Q_OBUF[0]
    R18                  OBUF (Prop_obuf_I_O)         1.202     2.641 r  Q_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.641    Q[0]
    R18                                                               r  Q[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pred_wav
                            (input port)
  Destination:            Q[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.787ns  (logic 1.539ns (55.230%)  route 1.248ns (44.770%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  pred_wav (IN)
                         net (fo=0)                   0.000     0.000    pred_wav
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  pred_wav_IBUF_inst/O
                         net (fo=3, routed)           0.459     0.689    u1/pred_wav_IBUF
    SLICE_X3Y18          LUT6 (Prop_lut6_I1_O)        0.045     0.734 r  u1/Q_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.346     1.079    u1/Q_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y20          LUT6 (Prop_lut6_I1_O)        0.045     1.124 r  u1/Q_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.443     1.567    Q_OBUF[2]
    M19                  OBUF (Prop_obuf_I_O)         1.220     2.787 r  Q_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.787    Q[2]
    M19                                                               r  Q[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pred_wav
                            (input port)
  Destination:            Q[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.803ns  (logic 1.551ns (55.335%)  route 1.252ns (44.665%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  pred_wav (IN)
                         net (fo=0)                   0.000     0.000    pred_wav
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  pred_wav_IBUF_inst/O
                         net (fo=3, routed)           0.459     0.689    u1/pred_wav_IBUF
    SLICE_X3Y18          LUT6 (Prop_lut6_I1_O)        0.045     0.734 r  u1/Q_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.343     1.076    u1/Q_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y19          LUT6 (Prop_lut6_I1_O)        0.045     1.121 r  u1/Q_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.450     1.571    Q_OBUF[3]
    L17                  OBUF (Prop_obuf_I_O)         1.232     2.803 r  Q_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.803    Q[3]
    L17                                                               r  Q[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hybrid_wave
                            (input port)
  Destination:            Q[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.128ns  (logic 1.459ns (28.450%)  route 3.669ns (71.550%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  hybrid_wave (IN)
                         net (fo=0)                   0.000     0.000    hybrid_wave
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  hybrid_wave_IBUF_inst/O
                         net (fo=6, routed)           1.256     1.476    u1/hybrid_wave_IBUF
    SLICE_X1Y19          LUT6 (Prop_lut6_I1_O)        0.045     1.521 r  u1/Q_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.413     3.934    Q_OBUF[4]
    C16                  OBUF (Prop_obuf_I_O)         1.193     5.128 r  Q_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.128    Q[4]
    C16                                                               r  Q[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u1/FSM_sequential_estado_actual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Q[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.159ns  (logic 4.271ns (38.275%)  route 6.888ns (61.725%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Meg (IN)
                         net (fo=0)                   0.000     0.000    clk_100Meg
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Meg_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100Meg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100Meg_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.627     5.148    u1/clk_100Meg_IBUF_BUFG
    SLICE_X2Y18          FDCE                                         r  u1/FSM_sequential_estado_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.478     5.626 f  u1/FSM_sequential_estado_actual_reg[2]/Q
                         net (fo=8, routed)           0.821     6.448    u1/estado_actual[2]
    SLICE_X1Y19          LUT6 (Prop_lut6_I3_O)        0.301     6.749 r  u1/Q_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           6.067    12.815    Q_OBUF[4]
    C16                  OBUF (Prop_obuf_I_O)         3.492    16.307 r  Q_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.307    Q[4]
    C16                                                               r  Q[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/FSM_sequential_estado_actual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Q[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.602ns  (logic 4.422ns (51.407%)  route 4.180ns (48.593%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Meg (IN)
                         net (fo=0)                   0.000     0.000    clk_100Meg
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Meg_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100Meg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100Meg_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.627     5.148    u1/clk_100Meg_IBUF_BUFG
    SLICE_X2Y18          FDCE                                         r  u1/FSM_sequential_estado_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.478     5.626 f  u1/FSM_sequential_estado_actual_reg[2]/Q
                         net (fo=8, routed)           0.986     6.613    u1/estado_actual[2]
    SLICE_X1Y19          LUT4 (Prop_lut4_I2_O)        0.301     6.914 f  u1/Q_OBUF[3]_inst_i_4/O
                         net (fo=4, routed)           1.287     8.200    u1/Q_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y20          LUT6 (Prop_lut6_I4_O)        0.124     8.324 r  u1/Q_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.907    10.231    Q_OBUF[2]
    M19                  OBUF (Prop_obuf_I_O)         3.519    13.750 r  Q_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.750    Q[2]
    M19                                                               r  Q[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/wave_sel_auto_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Q[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.502ns  (logic 4.497ns (52.894%)  route 4.005ns (47.106%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Meg (IN)
                         net (fo=0)                   0.000     0.000    clk_100Meg
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Meg_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100Meg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100Meg_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.627     5.148    u1/clk_100Meg_IBUF_BUFG
    SLICE_X3Y18          FDCE                                         r  u1/wave_sel_auto_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.419     5.567 f  u1/wave_sel_auto_reg[1]/Q
                         net (fo=3, routed)           0.465     6.032    u1/wave_sel_auto[1]
    SLICE_X3Y18          LUT4 (Prop_lut4_I0_O)        0.299     6.331 f  u1/Q_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.679     7.010    u1/Q_OBUF[3]_inst_i_5_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I5_O)        0.124     7.134 r  u1/Q_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.962     8.096    u1/Q_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y19          LUT6 (Prop_lut6_I1_O)        0.124     8.220 r  u1/Q_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.899    10.119    Q_OBUF[3]
    L17                  OBUF (Prop_obuf_I_O)         3.531    13.650 r  Q_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.650    Q[3]
    L17                                                               r  Q[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/FSM_sequential_estado_actual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Q[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.369ns  (logic 4.630ns (55.319%)  route 3.739ns (44.681%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Meg (IN)
                         net (fo=0)                   0.000     0.000    clk_100Meg
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Meg_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100Meg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100Meg_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.627     5.148    u1/clk_100Meg_IBUF_BUFG
    SLICE_X2Y18          FDCE                                         r  u1/FSM_sequential_estado_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.478     5.626 f  u1/FSM_sequential_estado_actual_reg[2]/Q
                         net (fo=8, routed)           0.986     6.613    u1/estado_actual[2]
    SLICE_X1Y19          LUT4 (Prop_lut4_I3_O)        0.329     6.942 f  u1/Q_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.890     7.831    u1/Q_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y19          LUT6 (Prop_lut6_I2_O)        0.326     8.157 r  u1/Q_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.863    10.021    Q_OBUF[1]
    P17                  OBUF (Prop_obuf_I_O)         3.497    13.517 r  Q_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.517    Q[1]
    P17                                                               r  Q[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/FSM_sequential_estado_actual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Q[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.351ns  (logic 4.403ns (52.727%)  route 3.948ns (47.273%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Meg (IN)
                         net (fo=0)                   0.000     0.000    clk_100Meg
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Meg_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100Meg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100Meg_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.627     5.148    u1/clk_100Meg_IBUF_BUFG
    SLICE_X2Y18          FDCE                                         r  u1/FSM_sequential_estado_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.478     5.626 f  u1/FSM_sequential_estado_actual_reg[2]/Q
                         net (fo=8, routed)           0.986     6.613    u1/estado_actual[2]
    SLICE_X1Y19          LUT4 (Prop_lut4_I2_O)        0.301     6.914 f  u1/Q_OBUF[3]_inst_i_4/O
                         net (fo=4, routed)           1.294     8.208    u1/Q_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y20          LUT6 (Prop_lut6_I4_O)        0.124     8.332 r  u1/Q_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.668     9.999    Q_OBUF[0]
    R18                  OBUF (Prop_obuf_I_O)         3.500    13.500 r  Q_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.500    Q[0]
    R18                                                               r  Q[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u1/wave_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Q[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.837ns  (logic 1.388ns (75.522%)  route 0.450ns (24.478%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Meg (IN)
                         net (fo=0)                   0.000     0.000    clk_100Meg
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Meg_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100Meg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100Meg_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.586     1.469    u1/clk_100Meg_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  u1/wave_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  u1/wave_reg_reg[0]/Q
                         net (fo=11, routed)          0.131     1.741    u1/wave_reg_reg[0]
    SLICE_X0Y20          LUT6 (Prop_lut6_I3_O)        0.045     1.786 r  u1/Q_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.319     2.105    Q_OBUF[0]
    R18                  OBUF (Prop_obuf_I_O)         1.202     3.307 r  Q_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.307    Q[0]
    R18                                                               r  Q[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/wave_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Q[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.963ns  (logic 1.384ns (70.488%)  route 0.579ns (29.512%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Meg (IN)
                         net (fo=0)                   0.000     0.000    clk_100Meg
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Meg_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100Meg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100Meg_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.585     1.468    u1/clk_100Meg_IBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  u1/wave_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  u1/wave_reg_reg[1]/Q
                         net (fo=10, routed)          0.165     1.774    u1/wave_reg_reg[1]
    SLICE_X0Y19          LUT6 (Prop_lut6_I3_O)        0.045     1.819 r  u1/Q_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.414     2.234    Q_OBUF[1]
    P17                  OBUF (Prop_obuf_I_O)         1.198     3.431 r  Q_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.431    Q[1]
    P17                                                               r  Q[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/wave_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Q[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.032ns  (logic 1.406ns (69.194%)  route 0.626ns (30.806%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Meg (IN)
                         net (fo=0)                   0.000     0.000    clk_100Meg
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Meg_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100Meg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100Meg_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.586     1.469    u1/clk_100Meg_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  u1/wave_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  u1/wave_reg_reg[4]/Q
                         net (fo=11, routed)          0.183     1.793    u1/wave_reg_reg[4]
    SLICE_X0Y20          LUT6 (Prop_lut6_I0_O)        0.045     1.838 r  u1/Q_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.443     2.281    Q_OBUF[2]
    M19                  OBUF (Prop_obuf_I_O)         1.220     3.501 r  Q_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.501    Q[2]
    M19                                                               r  Q[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/wave_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Q[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.045ns  (logic 1.418ns (69.340%)  route 0.627ns (30.660%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Meg (IN)
                         net (fo=0)                   0.000     0.000    clk_100Meg
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Meg_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100Meg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100Meg_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.586     1.469    u1/clk_100Meg_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  u1/wave_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  u1/wave_reg_reg[4]/Q
                         net (fo=11, routed)          0.177     1.787    u1/wave_reg_reg[4]
    SLICE_X0Y19          LUT6 (Prop_lut6_I0_O)        0.045     1.832 r  u1/Q_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.450     2.282    Q_OBUF[3]
    L17                  OBUF (Prop_obuf_I_O)         1.232     3.514 r  Q_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.514    Q[3]
    L17                                                               r  Q[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/FSM_sequential_estado_actual_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Q[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.952ns  (logic 1.402ns (35.483%)  route 2.550ns (64.517%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Meg (IN)
                         net (fo=0)                   0.000     0.000    clk_100Meg
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Meg_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100Meg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100Meg_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.587     1.470    u1/clk_100Meg_IBUF_BUFG
    SLICE_X2Y19          FDCE                                         r  u1/FSM_sequential_estado_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDCE (Prop_fdce_C_Q)         0.164     1.634 r  u1/FSM_sequential_estado_actual_reg[0]/Q
                         net (fo=8, routed)           0.137     1.771    u1/estado_actual[0]
    SLICE_X1Y19          LUT6 (Prop_lut6_I2_O)        0.045     1.816 r  u1/Q_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.413     4.229    Q_OBUF[4]
    C16                  OBUF (Prop_obuf_I_O)         1.193     5.423 r  Q_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.423    Q[4]
    C16                                                               r  Q[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            76 Endpoints
Min Delay            76 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_control
                            (input port)
  Destination:            u1/step_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.912ns  (logic 1.826ns (23.084%)  route 6.086ns (76.916%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  D_control (IN)
                         net (fo=0)                   0.000     0.000    D_control
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  D_control_IBUF_inst/O
                         net (fo=5, routed)           4.078     5.533    u1/D_control_IBUF
    SLICE_X2Y18          LUT2 (Prop_lut2_I0_O)        0.124     5.657 r  u1/step_reg[4]_i_4/O
                         net (fo=5, routed)           0.318     5.975    u1/step_reg[4]_i_4_n_0
    SLICE_X1Y18          LUT6 (Prop_lut6_I5_O)        0.124     6.099 r  u1/step_reg[4]_i_3/O
                         net (fo=1, routed)           0.879     6.978    u1/step_reg[4]_i_3_n_0
    SLICE_X1Y18          LUT5 (Prop_lut5_I0_O)        0.124     7.102 r  u1/step_reg[4]_i_1/O
                         net (fo=5, routed)           0.810     7.912    u1/step_reg
    SLICE_X0Y19          FDRE                                         r  u1/step_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Meg (IN)
                         net (fo=0)                   0.000     0.000    clk_100Meg
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100Meg_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100Meg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100Meg_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.508     4.849    u1/clk_100Meg_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  u1/step_reg_reg[0]/C

Slack:                    inf
  Source:                 D_control
                            (input port)
  Destination:            u1/step_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.772ns  (logic 1.826ns (23.500%)  route 5.946ns (76.500%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  D_control (IN)
                         net (fo=0)                   0.000     0.000    D_control
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  D_control_IBUF_inst/O
                         net (fo=5, routed)           4.078     5.533    u1/D_control_IBUF
    SLICE_X2Y18          LUT2 (Prop_lut2_I0_O)        0.124     5.657 r  u1/step_reg[4]_i_4/O
                         net (fo=5, routed)           0.318     5.975    u1/step_reg[4]_i_4_n_0
    SLICE_X1Y18          LUT6 (Prop_lut6_I5_O)        0.124     6.099 r  u1/step_reg[4]_i_3/O
                         net (fo=1, routed)           0.879     6.978    u1/step_reg[4]_i_3_n_0
    SLICE_X1Y18          LUT5 (Prop_lut5_I0_O)        0.124     7.102 r  u1/step_reg[4]_i_1/O
                         net (fo=5, routed)           0.670     7.772    u1/step_reg
    SLICE_X0Y18          FDRE                                         r  u1/step_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Meg (IN)
                         net (fo=0)                   0.000     0.000    clk_100Meg
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100Meg_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100Meg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100Meg_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.509     4.850    u1/clk_100Meg_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  u1/step_reg_reg[1]/C

Slack:                    inf
  Source:                 D_control
                            (input port)
  Destination:            u1/step_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.772ns  (logic 1.826ns (23.500%)  route 5.946ns (76.500%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  D_control (IN)
                         net (fo=0)                   0.000     0.000    D_control
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  D_control_IBUF_inst/O
                         net (fo=5, routed)           4.078     5.533    u1/D_control_IBUF
    SLICE_X2Y18          LUT2 (Prop_lut2_I0_O)        0.124     5.657 r  u1/step_reg[4]_i_4/O
                         net (fo=5, routed)           0.318     5.975    u1/step_reg[4]_i_4_n_0
    SLICE_X1Y18          LUT6 (Prop_lut6_I5_O)        0.124     6.099 r  u1/step_reg[4]_i_3/O
                         net (fo=1, routed)           0.879     6.978    u1/step_reg[4]_i_3_n_0
    SLICE_X1Y18          LUT5 (Prop_lut5_I0_O)        0.124     7.102 r  u1/step_reg[4]_i_1/O
                         net (fo=5, routed)           0.670     7.772    u1/step_reg
    SLICE_X0Y18          FDRE                                         r  u1/step_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Meg (IN)
                         net (fo=0)                   0.000     0.000    clk_100Meg
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100Meg_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100Meg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100Meg_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.509     4.850    u1/clk_100Meg_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  u1/step_reg_reg[2]/C

Slack:                    inf
  Source:                 D_control
                            (input port)
  Destination:            u1/step_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.772ns  (logic 1.826ns (23.500%)  route 5.946ns (76.500%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  D_control (IN)
                         net (fo=0)                   0.000     0.000    D_control
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  D_control_IBUF_inst/O
                         net (fo=5, routed)           4.078     5.533    u1/D_control_IBUF
    SLICE_X2Y18          LUT2 (Prop_lut2_I0_O)        0.124     5.657 r  u1/step_reg[4]_i_4/O
                         net (fo=5, routed)           0.318     5.975    u1/step_reg[4]_i_4_n_0
    SLICE_X1Y18          LUT6 (Prop_lut6_I5_O)        0.124     6.099 r  u1/step_reg[4]_i_3/O
                         net (fo=1, routed)           0.879     6.978    u1/step_reg[4]_i_3_n_0
    SLICE_X1Y18          LUT5 (Prop_lut5_I0_O)        0.124     7.102 r  u1/step_reg[4]_i_1/O
                         net (fo=5, routed)           0.670     7.772    u1/step_reg
    SLICE_X0Y18          FDRE                                         r  u1/step_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Meg (IN)
                         net (fo=0)                   0.000     0.000    clk_100Meg
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100Meg_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100Meg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100Meg_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.509     4.850    u1/clk_100Meg_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  u1/step_reg_reg[3]/C

Slack:                    inf
  Source:                 D_control
                            (input port)
  Destination:            u1/step_reg_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.772ns  (logic 1.826ns (23.500%)  route 5.946ns (76.500%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  D_control (IN)
                         net (fo=0)                   0.000     0.000    D_control
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  D_control_IBUF_inst/O
                         net (fo=5, routed)           4.078     5.533    u1/D_control_IBUF
    SLICE_X2Y18          LUT2 (Prop_lut2_I0_O)        0.124     5.657 r  u1/step_reg[4]_i_4/O
                         net (fo=5, routed)           0.318     5.975    u1/step_reg[4]_i_4_n_0
    SLICE_X1Y18          LUT6 (Prop_lut6_I5_O)        0.124     6.099 r  u1/step_reg[4]_i_3/O
                         net (fo=1, routed)           0.879     6.978    u1/step_reg[4]_i_3_n_0
    SLICE_X1Y18          LUT5 (Prop_lut5_I0_O)        0.124     7.102 r  u1/step_reg[4]_i_1/O
                         net (fo=5, routed)           0.670     7.772    u1/step_reg
    SLICE_X0Y18          FDSE                                         r  u1/step_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Meg (IN)
                         net (fo=0)                   0.000     0.000    clk_100Meg
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100Meg_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100Meg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100Meg_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.509     4.850    u1/clk_100Meg_IBUF_BUFG
    SLICE_X0Y18          FDSE                                         r  u1/step_reg_reg[4]/C

Slack:                    inf
  Source:                 D_control
                            (input port)
  Destination:            u1/step_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.394ns  (logic 1.702ns (26.626%)  route 4.692ns (73.374%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  D_control (IN)
                         net (fo=0)                   0.000     0.000    D_control
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  D_control_IBUF_inst/O
                         net (fo=5, routed)           4.078     5.533    u1/D_control_IBUF
    SLICE_X2Y18          LUT2 (Prop_lut2_I0_O)        0.124     5.657 r  u1/step_reg[4]_i_4/O
                         net (fo=5, routed)           0.613     6.270    u1/step_reg[4]_i_4_n_0
    SLICE_X0Y18          LUT6 (Prop_lut6_I3_O)        0.124     6.394 r  u1/step_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     6.394    u1/step_reg[2]_i_1_n_0
    SLICE_X0Y18          FDRE                                         r  u1/step_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Meg (IN)
                         net (fo=0)                   0.000     0.000    clk_100Meg
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100Meg_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100Meg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100Meg_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.509     4.850    u1/clk_100Meg_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  u1/step_reg_reg[2]/C

Slack:                    inf
  Source:                 D_control
                            (input port)
  Destination:            u1/step_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.383ns  (logic 1.702ns (26.673%)  route 4.680ns (73.327%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  D_control (IN)
                         net (fo=0)                   0.000     0.000    D_control
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  D_control_IBUF_inst/O
                         net (fo=5, routed)           4.078     5.533    u1/D_control_IBUF
    SLICE_X2Y18          LUT2 (Prop_lut2_I0_O)        0.124     5.657 r  u1/step_reg[4]_i_4/O
                         net (fo=5, routed)           0.602     6.259    u1/step_reg[4]_i_4_n_0
    SLICE_X0Y18          LUT6 (Prop_lut6_I3_O)        0.124     6.383 r  u1/step_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     6.383    u1/step_reg[3]_i_1_n_0
    SLICE_X0Y18          FDRE                                         r  u1/step_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Meg (IN)
                         net (fo=0)                   0.000     0.000    clk_100Meg
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100Meg_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100Meg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100Meg_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.509     4.850    u1/clk_100Meg_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  u1/step_reg_reg[3]/C

Slack:                    inf
  Source:                 hybrid_wave
                            (input port)
  Destination:            u1/up_down_q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.244ns  (logic 1.824ns (29.214%)  route 4.420ns (70.786%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 f  hybrid_wave (IN)
                         net (fo=0)                   0.000     0.000    hybrid_wave
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  hybrid_wave_IBUF_inst/O
                         net (fo=6, routed)           3.168     4.620    u1/hybrid_wave_IBUF
    SLICE_X3Y18          LUT4 (Prop_lut4_I1_O)        0.124     4.744 r  u1/Q_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.819     5.563    u1/Q_OBUF[3]_inst_i_5_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I5_O)        0.124     5.687 r  u1/up_down_q_i_3/O
                         net (fo=1, routed)           0.433     6.120    u1/up_down_q_i_3_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I2_O)        0.124     6.244 r  u1/up_down_q_i_1/O
                         net (fo=1, routed)           0.000     6.244    u1/up_down_q_i_1_n_0
    SLICE_X3Y19          FDRE                                         r  u1/up_down_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Meg (IN)
                         net (fo=0)                   0.000     0.000    clk_100Meg
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100Meg_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100Meg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100Meg_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.508     4.849    u1/clk_100Meg_IBUF_BUFG
    SLICE_X3Y19          FDRE                                         r  u1/up_down_q_reg/C

Slack:                    inf
  Source:                 D_control
                            (input port)
  Destination:            u1/step_reg_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.111ns  (logic 1.702ns (27.858%)  route 4.409ns (72.142%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  D_control (IN)
                         net (fo=0)                   0.000     0.000    D_control
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  D_control_IBUF_inst/O
                         net (fo=5, routed)           4.078     5.533    u1/D_control_IBUF
    SLICE_X2Y18          LUT2 (Prop_lut2_I0_O)        0.124     5.657 r  u1/step_reg[4]_i_4/O
                         net (fo=5, routed)           0.330     5.987    u1/step_reg[4]_i_4_n_0
    SLICE_X0Y18          LUT6 (Prop_lut6_I4_O)        0.124     6.111 r  u1/step_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     6.111    u1/step_reg[4]_i_2_n_0
    SLICE_X0Y18          FDSE                                         r  u1/step_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Meg (IN)
                         net (fo=0)                   0.000     0.000    clk_100Meg
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100Meg_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100Meg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100Meg_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.509     4.850    u1/clk_100Meg_IBUF_BUFG
    SLICE_X0Y18          FDSE                                         r  u1/step_reg_reg[4]/C

Slack:                    inf
  Source:                 D_control
                            (input port)
  Destination:            u1/step_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.108ns  (logic 1.702ns (27.872%)  route 4.406ns (72.128%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  D_control (IN)
                         net (fo=0)                   0.000     0.000    D_control
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  D_control_IBUF_inst/O
                         net (fo=5, routed)           4.078     5.533    u1/D_control_IBUF
    SLICE_X2Y18          LUT2 (Prop_lut2_I0_O)        0.124     5.657 r  u1/step_reg[4]_i_4/O
                         net (fo=5, routed)           0.327     5.984    u1/step_reg[4]_i_4_n_0
    SLICE_X0Y18          LUT6 (Prop_lut6_I0_O)        0.124     6.108 r  u1/step_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     6.108    u1/step_reg[1]_i_1_n_0
    SLICE_X0Y18          FDRE                                         r  u1/step_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Meg (IN)
                         net (fo=0)                   0.000     0.000    clk_100Meg
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100Meg_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100Meg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100Meg_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.509     4.850    u1/clk_100Meg_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  u1/step_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clear
                            (input port)
  Destination:            predef_ctick_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.783ns  (logic 0.266ns (33.987%)  route 0.517ns (66.013%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  clear (IN)
                         net (fo=0)                   0.000     0.000    clear
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clear_IBUF_inst/O
                         net (fo=52, routed)          0.517     0.738    clear_IBUF
    SLICE_X4Y20          LUT5 (Prop_lut5_I1_O)        0.045     0.783 r  predef_ctick_i_1/O
                         net (fo=1, routed)           0.000     0.783    predef_ctick_i_1_n_0
    SLICE_X4Y20          FDRE                                         r  predef_ctick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Meg (IN)
                         net (fo=0)                   0.000     0.000    clk_100Meg
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Meg_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100Meg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100Meg_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.853     1.980    clk_100Meg_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  predef_ctick_reg/C

Slack:                    inf
  Source:                 U_control
                            (input port)
  Destination:            u1/FSM_onehot_estado_actual_U_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.784ns  (logic 0.272ns (34.689%)  route 0.512ns (65.311%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  U_control (IN)
                         net (fo=0)                   0.000     0.000    U_control
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  U_control_IBUF_inst/O
                         net (fo=5, routed)           0.512     0.739    u1/U_control_IBUF
    SLICE_X1Y18          LUT4 (Prop_lut4_I2_O)        0.045     0.784 r  u1/FSM_onehot_estado_actual_U[1]_i_1/O
                         net (fo=1, routed)           0.000     0.784    u1/FSM_onehot_estado_actual_U[1]_i_1_n_0
    SLICE_X1Y18          FDCE                                         r  u1/FSM_onehot_estado_actual_U_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Meg (IN)
                         net (fo=0)                   0.000     0.000    clk_100Meg
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Meg_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100Meg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100Meg_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.857     1.984    u1/clk_100Meg_IBUF_BUFG
    SLICE_X1Y18          FDCE                                         r  u1/FSM_onehot_estado_actual_U_reg[1]/C

Slack:                    inf
  Source:                 clear
                            (input port)
  Destination:            u1/FSM_sequential_estado_actual_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.785ns  (logic 0.221ns (28.157%)  route 0.564ns (71.843%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clear (IN)
                         net (fo=0)                   0.000     0.000    clear
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  clear_IBUF_inst/O
                         net (fo=52, routed)          0.564     0.785    u1/clear_IBUF
    SLICE_X2Y19          FDCE                                         f  u1/FSM_sequential_estado_actual_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Meg (IN)
                         net (fo=0)                   0.000     0.000    clk_100Meg
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Meg_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100Meg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100Meg_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.856     1.983    u1/clk_100Meg_IBUF_BUFG
    SLICE_X2Y19          FDCE                                         r  u1/FSM_sequential_estado_actual_reg[0]/C

Slack:                    inf
  Source:                 U_control
                            (input port)
  Destination:            u1/FSM_onehot_estado_actual_U_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.785ns  (logic 0.272ns (34.645%)  route 0.513ns (65.355%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  U_control (IN)
                         net (fo=0)                   0.000     0.000    U_control
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 f  U_control_IBUF_inst/O
                         net (fo=5, routed)           0.513     0.740    u1/U_control_IBUF
    SLICE_X1Y18          LUT4 (Prop_lut4_I2_O)        0.045     0.785 r  u1/FSM_onehot_estado_actual_U[0]_i_1/O
                         net (fo=1, routed)           0.000     0.785    u1/FSM_onehot_estado_actual_U[0]_i_1_n_0
    SLICE_X1Y18          FDPE                                         r  u1/FSM_onehot_estado_actual_U_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Meg (IN)
                         net (fo=0)                   0.000     0.000    clk_100Meg
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Meg_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100Meg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100Meg_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.857     1.984    u1/clk_100Meg_IBUF_BUFG
    SLICE_X1Y18          FDPE                                         r  u1/FSM_onehot_estado_actual_U_reg[0]/C

Slack:                    inf
  Source:                 U_control
                            (input port)
  Destination:            u1/FSM_onehot_estado_actual_U_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.787ns  (logic 0.275ns (34.938%)  route 0.512ns (65.062%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  U_control (IN)
                         net (fo=0)                   0.000     0.000    U_control
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 f  U_control_IBUF_inst/O
                         net (fo=5, routed)           0.512     0.739    u1/U_control_IBUF
    SLICE_X1Y18          LUT4 (Prop_lut4_I2_O)        0.048     0.787 r  u1/FSM_onehot_estado_actual_U[2]_i_1/O
                         net (fo=1, routed)           0.000     0.787    u1/FSM_onehot_estado_actual_U[2]_i_1_n_0
    SLICE_X1Y18          FDCE                                         r  u1/FSM_onehot_estado_actual_U_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Meg (IN)
                         net (fo=0)                   0.000     0.000    clk_100Meg
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Meg_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100Meg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100Meg_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.857     1.984    u1/clk_100Meg_IBUF_BUFG
    SLICE_X1Y18          FDCE                                         r  u1/FSM_onehot_estado_actual_U_reg[2]/C

Slack:                    inf
  Source:                 clear
                            (input port)
  Destination:            predef_counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.859ns  (logic 0.221ns (25.711%)  route 0.638ns (74.289%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clear (IN)
                         net (fo=0)                   0.000     0.000    clear
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  clear_IBUF_inst/O
                         net (fo=52, routed)          0.638     0.859    clear_IBUF
    SLICE_X3Y20          FDCE                                         f  predef_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Meg (IN)
                         net (fo=0)                   0.000     0.000    clk_100Meg
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Meg_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100Meg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100Meg_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.855     1.982    clk_100Meg_IBUF_BUFG
    SLICE_X3Y20          FDCE                                         r  predef_counter_reg[0]/C

Slack:                    inf
  Source:                 clear
                            (input port)
  Destination:            predef_counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.859ns  (logic 0.221ns (25.711%)  route 0.638ns (74.289%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clear (IN)
                         net (fo=0)                   0.000     0.000    clear
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  clear_IBUF_inst/O
                         net (fo=52, routed)          0.638     0.859    clear_IBUF
    SLICE_X3Y20          FDCE                                         f  predef_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Meg (IN)
                         net (fo=0)                   0.000     0.000    clk_100Meg
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Meg_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100Meg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100Meg_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.855     1.982    clk_100Meg_IBUF_BUFG
    SLICE_X3Y20          FDCE                                         r  predef_counter_reg[1]/C

Slack:                    inf
  Source:                 clear
                            (input port)
  Destination:            predef_counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.859ns  (logic 0.221ns (25.711%)  route 0.638ns (74.289%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clear (IN)
                         net (fo=0)                   0.000     0.000    clear
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  clear_IBUF_inst/O
                         net (fo=52, routed)          0.638     0.859    clear_IBUF
    SLICE_X3Y20          FDCE                                         f  predef_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Meg (IN)
                         net (fo=0)                   0.000     0.000    clk_100Meg
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Meg_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100Meg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100Meg_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.855     1.982    clk_100Meg_IBUF_BUFG
    SLICE_X3Y20          FDCE                                         r  predef_counter_reg[2]/C

Slack:                    inf
  Source:                 clear
                            (input port)
  Destination:            predef_counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.859ns  (logic 0.221ns (25.711%)  route 0.638ns (74.289%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clear (IN)
                         net (fo=0)                   0.000     0.000    clear
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  clear_IBUF_inst/O
                         net (fo=52, routed)          0.638     0.859    clear_IBUF
    SLICE_X3Y20          FDCE                                         f  predef_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Meg (IN)
                         net (fo=0)                   0.000     0.000    clk_100Meg
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Meg_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100Meg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100Meg_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.855     1.982    clk_100Meg_IBUF_BUFG
    SLICE_X3Y20          FDCE                                         r  predef_counter_reg[3]/C

Slack:                    inf
  Source:                 clear
                            (input port)
  Destination:            ctick_2_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.914ns  (logic 0.221ns (24.188%)  route 0.693ns (75.812%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clear (IN)
                         net (fo=0)                   0.000     0.000    clear
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  clear_IBUF_inst/O
                         net (fo=52, routed)          0.693     0.914    clear_IBUF
    SLICE_X1Y21          FDCE                                         f  ctick_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Meg (IN)
                         net (fo=0)                   0.000     0.000    clk_100Meg
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Meg_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100Meg_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100Meg_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.854     1.981    clk_100Meg_IBUF_BUFG
    SLICE_X1Y21          FDCE                                         r  ctick_2_reg/C





