#ifndef __DUAL_ISP_CONFIG_H__
#define __DUAL_ISP_CONFIG_H__

#include <isp_reg_if_cam.h>

typedef cam_a_reg_t DUAL_REG_A_STRUCT;
typedef cam_b_reg_t DUAL_REG_B_STRUCT;
typedef cam_a_reg_t DUAL_CQ_A_STRUCT;
typedef cam_b_reg_t DUAL_CQ_B_STRUCT;
typedef cam_reg_t   DUAL_REG_STRUCT;

#define DUAL_ISP_BASE_HW        (0x1A010000)
#define DUAL_ISP_BASE_HW_D      (0x1A020000)

/* following define can be changed with rebuilding dual_isp_driver.cpp */
#define DUAL_IN_DUMP_HEADER "[ISP][DUAL_IN]"
#define DUAL_OUT_DUMP_HEADER "[ISP][DUAL_OUT]"
#define DUAL_ENG_DUMP_HEADER "[ISP][DUAL_ENG]"
#define DUAL_REG_DUMP_HEADER "[ISP][DUAL_REG]"
#define DUAL_DUMP_VERSION "V.0.0.0.1"
#define DUAL_DUMP_START "start MT6593"
#define DUAL_DUMP_END "end MT6593"
#define DUAL_HW_DIFF_STR " <dump diff> " /* can be changed */
#define DUAL_NO_HW_STR " <no dump> " /* can be changed */
#define DUAL_CAL_DIFF_STR " <cal diff> " /* can be changed */

#define DUAL_REG_DUMP_HEADER "[ISP][DUAL_REG]"
#define DUAL_CMP_DUMP_HEADER "[ISP][DUAL_CMP]"

#define DUAL_CTRL_LIST_SW(CMD, a, b, c, d, e, f) \
	DUAL_CTRL_LIST_SW_R(CMD, a, b, c, d, e, f) \

#define DUAL_CTRL_LIST_SW_R(CMD, a, b, c, d, e, f) \
	/* Driver */\
	CMD(a, b, c, d, e, f, DUAL_DEBUG_STRUCT, DEBUG)\
    /* SW */\
	CMD(a, b, c, d, e, f, DUAL_SW_STRUCT, SW)\

#define DUAL_SW_STRUCT_LIST(CMD, a, b, c, d, e, f) \
	/* CONFIG */\
	CMD(a, b, c, d, e, f, int, DUAL_SEL, R)\
	CMD(a, b, c, d, e, f, int, TWIN_MODE_SDBLK_XNUM_ALL, R)\
	CMD(a, b, c, d, e, f, int, TWIN_MODE_SDBLK_lWIDTH_ALL, R)\
	CMD(a, b, c, d, e, f, int, TWIN_RRZ_IN_CROP_HT, R)\
	CMD(a, b, c, d, e, f, int, TWIN_RRZ_HORI_INT_OFST, R)\
	CMD(a, b, c, d, e, f, int, TWIN_RRZ_HORI_INT_OFST_LAST, R)\
	CMD(a, b, c, d, e, f, int, TWIN_RRZ_HORI_SUB_OFST, R)\
	CMD(a, b, c, d, e, f, int, TWIN_RRZ_OUT_WD, R)\
	CMD(a, b, c, d, e, f, int, TWIN_RSS_R2_IN_CROP_HT, R)\
	CMD(a, b, c, d, e, f, int, TWIN_RSS_R2_HORI_INT_OFST, R)\
	CMD(a, b, c, d, e, f, int, TWIN_RSS_R2_HORI_INT_OFST_LAST, R)\
	CMD(a, b, c, d, e, f, int, TWIN_RSS_R2_HORI_SUB_OFST, R)\
	CMD(a, b, c, d, e, f, int, TWIN_RSS_R2_OUT_WD, R)\
	CMD(a, b, c, d, e, f, int, TWIN_CRZ_R1_IN_CROP_HT, R)\
	CMD(a, b, c, d, e, f, int, TWIN_CRZ_R1_HORI_INT_OFST, R)\
	CMD(a, b, c, d, e, f, int, TWIN_CRZ_R1_HORI_INT_OFST_LAST, R)\
	CMD(a, b, c, d, e, f, int, TWIN_CRZ_R1_HORI_SUB_OFST, R)\
	CMD(a, b, c, d, e, f, int, TWIN_CRZ_R1_OUT_WD, R)\
	CMD(a, b, c, d, e, f, int, TWIN_CRZ_R2_IN_CROP_HT, R)\
	CMD(a, b, c, d, e, f, int, TWIN_CRZ_R2_HORI_INT_OFST, R)\
	CMD(a, b, c, d, e, f, int, TWIN_CRZ_R2_HORI_INT_OFST_LAST, R)\
	CMD(a, b, c, d, e, f, int, TWIN_CRZ_R2_HORI_SUB_OFST, R)\
	CMD(a, b, c, d, e, f, int, TWIN_CRZ_R2_OUT_WD, R)\
	CMD(a, b, c, d, e, f, int, TWIN_AF_OFFSET, R)\
	CMD(a, b, c, d, e, f, int, TWIN_AF_BLOCK_XNUM, R)\
	CMD(a, b, c, d, e, f, int, TWIN_RAWI_XSIZE, R)\
	CMD(a, b, c, d, e, f, int, TWIN_RAWI_YSIZE, R)\
	CMD(a, b, c, d, e, f, int, TWIN_SCENARIO, R)\

#define DUAL_CTRL_LIST_HW(CMD, a, b, c, d, e, f) \
	DUAL_CTRL_LIST_HW_R(CMD, a, b, c, d, e, f)\

#define DUAL_CTRL_LIST_HW_R(CMD, a, b, c, d, e, f) \
	/* RAWI */\

#define DUAL_ENGINE_LIST_HW(CMD, a, b, c, d, e, f) \
	DUAL_ENGINE_LIST_HW_R_RW(CMD, a, b, c, d, e, f)\
	DUAL_ENGINE_LIST_HW_R_R(CMD, a, b, c, d, e, f) \
	DUAL_ENGINE_LIST_HW_R_X(CMD, a, b, c, d, e, f) \
	DUAL_ENGINE_LIST_HW_RW_W(CMD, a, b, c, d, e, f) \
	DUAL_ENGINE_LIST_HW_W_W(CMD, a, b, c, d, e, f) \
	DUAL_ENGINE_LIST_HW_R_W(CMD, a, b, c, d, e, f) \
	DUAL_ENGINE_LIST_HW_RW_RW(CMD, a, b, c, d, e, f) \

#define DUAL_ENGINE_LIST_HW_ALL(CMD, a, b, c, d, e, f) \
	DUAL_ENGINE_LIST_HW_R_RW(CMD, a, b, c, d, e, f)\
	DUAL_ENGINE_LIST_HW_R_R(CMD, a, b, c, d, e, f) \
	DUAL_ENGINE_LIST_HW_R_X(CMD, a, b, c, d, e, f) \
	DUAL_ENGINE_LIST_HW_RW_W(CMD, a, b, c, d, e, f) \
	DUAL_ENGINE_LIST_HW_W_W(CMD, a, b, c, d, e, f) \
	DUAL_ENGINE_LIST_HW_R_W(CMD, a, b, c, d, e, f) \
	DUAL_ENGINE_LIST_HW_RW_RW(CMD, a, b, c, d, e, f) \
	DUAL_ENGINE_LIST_HW_RX_WX(CMD, a, b, c, d, e, f) \
	DUAL_ENGINE_LIST_HW_RX_WX_AF(CMD, a, b, c, d, e, f) \

#define DUAL_ENGINE_LIST_HW_D(CMD, a, b, c, d, e, f) \
	DUAL_ENGINE_LIST_HW_R_RW(CMD, a, b, c, d, e, f)\
	DUAL_ENGINE_LIST_HW_R_R(CMD, a, b, c, d, e, f) \
	DUAL_ENGINE_LIST_HW_RW_W(CMD, a, b, c, d, e, f) \
	DUAL_ENGINE_LIST_HW_W_W(CMD, a, b, c, d, e, f) \
	DUAL_ENGINE_LIST_HW_R_W(CMD, a, b, c, d, e, f) \
	DUAL_ENGINE_LIST_HW_RW_RW(CMD, a, b, c, d, e, f) \

#define DUAL_ENGINE_LIST_HW_D_ALL(CMD, a, b, c, d, e, f) \
	DUAL_ENGINE_LIST_HW_R_RW(CMD, a, b, c, d, e, f)\
	DUAL_ENGINE_LIST_HW_R_R(CMD, a, b, c, d, e, f) \
	DUAL_ENGINE_LIST_HW_RW_W(CMD, a, b, c, d, e, f) \
	DUAL_ENGINE_LIST_HW_W_W(CMD, a, b, c, d, e, f) \
	DUAL_ENGINE_LIST_HW_R_W(CMD, a, b, c, d, e, f) \
	DUAL_ENGINE_LIST_HW_RW_RW(CMD, a, b, c, d, e, f) \
	DUAL_ENGINE_LIST_HW_RX_WX(CMD, a, b, c, d, e, f) \
	DUAL_ENGINE_LIST_HW_RX_WX_AF(CMD, a, b, c, d, e, f) \

#define DUAL_ENGINE_LIST_HW_T(CMD, a, b, c, d, e, f) \
    DUAL_ENGINE_LIST_HW_D(CMD, a, b, c, d, e, f)

#define DUAL_ENGINE_LIST_HW_T_ALL(CMD, a, b, c, d, e, f) \
    DUAL_ENGINE_LIST_HW_D_ALL(CMD, a, b, c, d, e, f)

#define DUAL_ENGINE_LIST_HW_IN(CMD, a, b, c, d, e, f) \
	DUAL_ENGINE_LIST_HW_R_RW(CMD, a, b, c, d, e, f)\
	DUAL_ENGINE_LIST_HW_R_R(CMD, a, b, c, d, e, f) \
	DUAL_ENGINE_LIST_HW_R_X(CMD, a, b, c, d, e, f) \
	DUAL_ENGINE_LIST_HW_RW_W(CMD, a, b, c, d, e, f) \
	DUAL_ENGINE_LIST_HW_R_W(CMD, a, b, c, d, e, f) \
	DUAL_ENGINE_LIST_HW_RW_RW(CMD, a, b, c, d, e, f) \

#define DUAL_ENGINE_LIST_HW_IN_D(CMD, a, b, c, d, e, f) \
	DUAL_ENGINE_LIST_HW_R_RW(CMD, a, b, c, d, e, f)\
	DUAL_ENGINE_LIST_HW_R_R(CMD, a, b, c, d, e, f) \
	DUAL_ENGINE_LIST_HW_RW_RW(CMD, a, b, c, d, e, f) \

#define DUAL_ENGINE_LIST_HW_IN_T(CMD, a, b, c, d, e, f) \
    DUAL_ENGINE_LIST_HW_IN_D(CMD, a, b, c, d, e, f)

#define DUAL_ENGINE_LIST_HW_OUT(CMD, a, b, c, d, e, f) \
	DUAL_ENGINE_LIST_HW_RW_W(CMD, a, b, c, d, e, f) \
	DUAL_ENGINE_LIST_HW_W_W(CMD, a, b, c, d, e, f) \
	DUAL_ENGINE_LIST_HW_RW_RW(CMD, a, b, c, d, e, f) \

#define DUAL_ENGINE_LIST_HW_OUT_D(CMD, a, b, c, d, e, f) \
	DUAL_ENGINE_LIST_HW_R_RW(CMD, a, b, c, d, e, f)\
	DUAL_ENGINE_LIST_HW_RW_W(CMD, a, b, c, d, e, f) \
	DUAL_ENGINE_LIST_HW_W_W(CMD, a, b, c, d, e, f) \
	DUAL_ENGINE_LIST_HW_R_W(CMD, a, b, c, d, e, f) \
	DUAL_ENGINE_LIST_HW_RW_RW(CMD, a, b, c, d, e, f) \

#define DUAL_ENGINE_LIST_HW_OUT_T(CMD, a, b, c, d, e, f) \
    DUAL_ENGINE_LIST_HW_OUT_D(CMD, a, b, c, d, e, f)

#define DUAL_ENGINE_ARRAY_HW(CMD, a, b, c, d, e, f) \
	DUAL_ENGINE_ARRAY_HW_R_W(CMD, a, b, c, d, e, f) \

#define DUAL_ENGINE_ARRAY_HW_R_W(CMD, a, b, c, d, e, f) \
    CMD(a, b, c, d, e, f, GGM_R1_GGM_LUT_CQ, GGM_R1A_REG_GGM_LUT, GGM_R1A_GGM_LUT, GGM_R1B_GGM_LUT, GGM_R1C_GGM_LUT,, 192)\
    CMD(a, b, c, d, e, f, YNRS_R1_YNRS_TBL_CQ, YNRS_R1A_REG_YNRS_TBL, YNRS_R1A_YNRS_TBL, YNRS_R1B_YNRS_TBL, YNRS_R1C_YNRS_TBL,, 256)\
    CMD(a, b, c, d, e, f, GGM_R2_GGM_LUT_CQ, GGM_R2A_REG_GGM_LUT, GGM_R2A_GGM_LUT, GGM_R2B_GGM_LUT, GGM_R2C_GGM_LUT,, 192)\
    CMD(a, b, c, d, e, f, LTMTC_R1_LTMTC_CURVE_CQ, LTMTC_R1A_REG_LTMTC_CURVE, LTMTC_R1A_LTMTC_CURVE, LTMTC_R1B_LTMTC_CURVE, LTMTC_R1C_LTMTC_CURVE,, 1782)\

#define DUAL_ENGINE_LIST_HW_R_RW(CMD, a, b, c, d, e, f) \
	/* CTL */\
	CMD(a, b, c, d, e, f, CAMCTL_R1_CAMCTL_FMT_SEL_CQ, CAMCTL_R1A_REG_CAMCTL_FMT_SEL, CAMCTL_R1A_CAMCTL_FMT_SEL, CAMCTL_R1B_CAMCTL_FMT_SEL, CAMCTL_R1C_CAMCTL_FMT_SEL,)\
	CMD(a, b, c, d, e, f, CAMCTL_R1_CAMCTL_FMT2_SEL_CQ, CAMCTL_R1A_REG_CAMCTL_FMT2_SEL, CAMCTL_R1A_CAMCTL_FMT2_SEL, CAMCTL_R1B_CAMCTL_FMT2_SEL, CAMCTL_R1C_CAMCTL_FMT2_SEL,)\
    CMD(a, b, c, d, e, f, CAMCTL_R1_CAMCTL_FMT3_SEL_CQ, CAMCTL_R1A_REG_CAMCTL_FMT3_SEL, CAMCTL_R1A_CAMCTL_FMT3_SEL, CAMCTL_R1B_CAMCTL_FMT3_SEL, CAMCTL_R1C_CAMCTL_FMT3_SEL,)\
	/* SEL */\
	CMD(a, b, c, d, e, f, CAMCTL_R1_CAMCTL_SEL_CQ, CAMCTL_R1A_REG_CAMCTL_SEL,  CAMCTL_R1A_CAMCTL_SEL, CAMCTL_R1B_CAMCTL_SEL, CAMCTL_R1C_CAMCTL_SEL,)\
	CMD(a, b, c, d, e, f, CAMCTL_R1_CAMCTL_SEL2_CQ, CAMCTL_R1A_REG_CAMCTL_SEL2, CAMCTL_R1A_CAMCTL_SEL2, CAMCTL_R1B_CAMCTL_SEL2, CAMCTL_R1C_CAMCTL_SEL2,)\
	/* AF_R1 */\
	CMD(a, b, c, d, e, f, AF_R1_AF_CON_CQ, AF_R1A_REG_AF_CON, AF_R1A_AF_CON, AF_R1B_AF_CON, AF_R1C_AF_CON,)\
	CMD(a, b, c, d, e, f, AF_R1_AF_CON2_CQ, AF_R1A_REG_AF_CON2, AF_R1A_AF_CON2, AF_R1B_AF_CON2, AF_R1C_AF_CON2,)\
	CMD(a, b, c, d, e, f, AF_R1_AF_BLK_0_CQ, AF_R1A_REG_AF_BLK_0, AF_R1A_AF_BLK_0, AF_R1B_AF_BLK_0, AF_R1C_AF_BLK_0,)\
	CMD(a, b, c, d, e, f, AF_R1_AF_BLK_PROT_CQ, AF_R1A_REG_AF_BLK_PROT, AF_R1A_AF_BLK_PROT, AF_R1B_AF_BLK_PROT, AF_R1C_AF_BLK_PROT,)\
	/* AFO_R1 */\
	CMD(a, b, c, d, e, f, AFO_R1_AFO_DRS_CQ, AFO_R1A_REG_AFO_DRS, AFO_R1A_AFO_DRS, AFO_R1B_AFO_DRS, AFO_R1C_AFO_DRS,)\
	CMD(a, b, c, d, e, f, AFO_R1_AFO_CON_CQ, AFO_R1A_REG_AFO_CON, AFO_R1A_AFO_CON, AFO_R1B_AFO_CON, AFO_R1C_AFO_CON,)\
	CMD(a, b, c, d, e, f, AFO_R1_AFO_CON2_CQ, AFO_R1A_REG_AFO_CON2, AFO_R1A_AFO_CON2, AFO_R1B_AFO_CON2, AFO_R1C_AFO_CON2,)\
	CMD(a, b, c, d, e, f, AFO_R1_AFO_CON3_CQ, AFO_R1A_REG_AFO_CON3, AFO_R1A_AFO_CON3, AFO_R1B_AFO_CON3, AFO_R1C_AFO_CON3,)\
	CMD(a, b, c, d, e, f, AFO_R1_AFO_CON4_CQ, AFO_R1A_REG_AFO_CON4, AFO_R1A_AFO_CON4, AFO_R1B_AFO_CON4, AFO_R1C_AFO_CON4,)\
	/* IMGO_R1 */\
	CMD(a, b, c, d, e, f, IMGO_R1_IMGO_DRS_CQ, IMGO_R1A_REG_IMGO_DRS, IMGO_R1A_IMGO_DRS, IMGO_R1B_IMGO_DRS, IMGO_R1C_IMGO_DRS,)\
	CMD(a, b, c, d, e, f, IMGO_R1_IMGO_CON_CQ, IMGO_R1A_REG_IMGO_CON, IMGO_R1A_IMGO_CON, IMGO_R1B_IMGO_CON, IMGO_R1C_IMGO_CON,)\
	CMD(a, b, c, d, e, f, IMGO_R1_IMGO_CON2_CQ, IMGO_R1A_REG_IMGO_CON2, IMGO_R1A_IMGO_CON2, IMGO_R1B_IMGO_CON2, IMGO_R1C_IMGO_CON2,)\
	CMD(a, b, c, d, e, f, IMGO_R1_IMGO_CON3_CQ, IMGO_R1A_REG_IMGO_CON3, IMGO_R1A_IMGO_CON3, IMGO_R1B_IMGO_CON3, IMGO_R1C_IMGO_CON3,)\
	CMD(a, b, c, d, e, f, IMGO_R1_IMGO_CON4_CQ, IMGO_R1A_REG_IMGO_CON4, IMGO_R1A_IMGO_CON4, IMGO_R1B_IMGO_CON4, IMGO_R1C_IMGO_CON4,)\
	/* RRZO_R1 */\
	CMD(a, b, c, d, e, f, RRZO_R1_RRZO_DRS_CQ, RRZO_R1A_REG_RRZO_DRS, RRZO_R1A_RRZO_DRS, RRZO_R1B_RRZO_DRS, RRZO_R1C_RRZO_DRS,)\
	CMD(a, b, c, d, e, f, RRZO_R1_RRZO_CON_CQ, RRZO_R1A_REG_RRZO_CON, RRZO_R1A_RRZO_CON, RRZO_R1B_RRZO_CON, RRZO_R1C_RRZO_CON,)\
	CMD(a, b, c, d, e, f, RRZO_R1_RRZO_CON2_CQ, RRZO_R1A_REG_RRZO_CON2, RRZO_R1A_RRZO_CON2, RRZO_R1B_RRZO_CON2, RRZO_R1C_RRZO_CON2,)\
	CMD(a, b, c, d, e, f, RRZO_R1_RRZO_CON3_CQ, RRZO_R1A_REG_RRZO_CON3, RRZO_R1A_RRZO_CON3, RRZO_R1B_RRZO_CON3, RRZO_R1C_RRZO_CON3,)\
	CMD(a, b, c, d, e, f, RRZO_R1_RRZO_CON4_CQ, RRZO_R1A_REG_RRZO_CON4, RRZO_R1A_RRZO_CON4, RRZO_R1B_RRZO_CON4, RRZO_R1C_RRZO_CON4,)\
	/* UFEO_R1 */\
	CMD(a, b, c, d, e, f, UFEO_R1_UFEO_DRS_CQ, UFEO_R1A_REG_UFEO_DRS, UFEO_R1A_UFEO_DRS, UFEO_R1B_UFEO_DRS, UFEO_R1C_UFEO_DRS,)\
	CMD(a, b, c, d, e, f, UFEO_R1_UFEO_CON_CQ, UFEO_R1A_REG_UFEO_CON, UFEO_R1A_UFEO_CON, UFEO_R1B_UFEO_CON, UFEO_R1C_UFEO_CON,)\
	CMD(a, b, c, d, e, f, UFEO_R1_UFEO_CON2_CQ, UFEO_R1A_REG_UFEO_CON2, UFEO_R1A_UFEO_CON2, UFEO_R1B_UFEO_CON2, UFEO_R1C_UFEO_CON2,)\
	CMD(a, b, c, d, e, f, UFEO_R1_UFEO_CON3_CQ, UFEO_R1A_REG_UFEO_CON3, UFEO_R1A_UFEO_CON3, UFEO_R1B_UFEO_CON3, UFEO_R1C_UFEO_CON3,)\
	CMD(a, b, c, d, e, f, UFEO_R1_UFEO_CON4_CQ, UFEO_R1A_REG_UFEO_CON4, UFEO_R1A_UFEO_CON4, UFEO_R1B_UFEO_CON4, UFEO_R1C_UFEO_CON4,)\
	/* UFGO_R1 */\
	CMD(a, b, c, d, e, f, UFGO_R1_UFGO_DRS_CQ, UFGO_R1A_REG_UFGO_DRS, UFGO_R1A_UFGO_DRS, UFGO_R1B_UFGO_DRS, UFGO_R1C_UFGO_DRS,)\
	CMD(a, b, c, d, e, f, UFGO_R1_UFGO_CON_CQ, UFGO_R1A_REG_UFGO_CON, UFGO_R1A_UFGO_CON, UFGO_R1B_UFGO_CON, UFGO_R1C_UFGO_CON,)\
	CMD(a, b, c, d, e, f, UFGO_R1_UFGO_CON2_CQ, UFGO_R1A_REG_UFGO_CON2, UFGO_R1A_UFGO_CON2, UFGO_R1B_UFGO_CON2, UFGO_R1C_UFGO_CON2,)\
	CMD(a, b, c, d, e, f, UFGO_R1_UFGO_CON3_CQ, UFGO_R1A_REG_UFGO_CON3, UFGO_R1A_UFGO_CON3, UFGO_R1B_UFGO_CON3, UFGO_R1C_UFGO_CON3,)\
	CMD(a, b, c, d, e, f, UFGO_R1_UFGO_CON4_CQ, UFGO_R1A_REG_UFGO_CON4, UFGO_R1A_UFGO_CON4, UFGO_R1B_UFGO_CON4, UFGO_R1C_UFGO_CON4,)\
	/* YUVO_R1 */\
	CMD(a, b, c, d, e, f, YUVO_R1_YUVO_DRS_CQ, YUVO_R1A_REG_YUVO_DRS, YUVO_R1A_YUVO_DRS, YUVO_R1B_YUVO_DRS, YUVO_R1C_YUVO_DRS,)\
	CMD(a, b, c, d, e, f, YUVO_R1_YUVO_CON_CQ, YUVO_R1A_REG_YUVO_CON, YUVO_R1A_YUVO_CON, YUVO_R1B_YUVO_CON, YUVO_R1C_YUVO_CON,)\
	CMD(a, b, c, d, e, f, YUVO_R1_YUVO_CON2_CQ, YUVO_R1A_REG_YUVO_CON2, YUVO_R1A_YUVO_CON2, YUVO_R1B_YUVO_CON2, YUVO_R1C_YUVO_CON2,)\
	CMD(a, b, c, d, e, f, YUVO_R1_YUVO_CON3_CQ, YUVO_R1A_REG_YUVO_CON3, YUVO_R1A_YUVO_CON3, YUVO_R1B_YUVO_CON3, YUVO_R1C_YUVO_CON3,)\
	CMD(a, b, c, d, e, f, YUVO_R1_YUVO_CON4_CQ, YUVO_R1A_REG_YUVO_CON4, YUVO_R1A_YUVO_CON4, YUVO_R1B_YUVO_CON4, YUVO_R1C_YUVO_CON4,)\
	/* YUVBO_R1 */\
	CMD(a, b, c, d, e, f, YUVBO_R1_YUVBO_DRS_CQ, YUVBO_R1A_REG_YUVBO_DRS, YUVBO_R1A_YUVBO_DRS, YUVBO_R1B_YUVBO_DRS, YUVBO_R1C_YUVBO_DRS,)\
	CMD(a, b, c, d, e, f, YUVBO_R1_YUVBO_CON_CQ, YUVBO_R1A_REG_YUVBO_CON, YUVBO_R1A_YUVBO_CON, YUVBO_R1B_YUVBO_CON, YUVBO_R1C_YUVBO_CON,)\
	CMD(a, b, c, d, e, f, YUVBO_R1_YUVBO_CON2_CQ, YUVBO_R1A_REG_YUVBO_CON2, YUVBO_R1A_YUVBO_CON2, YUVBO_R1B_YUVBO_CON2, YUVBO_R1C_YUVBO_CON2,)\
	CMD(a, b, c, d, e, f, YUVBO_R1_YUVBO_CON3_CQ, YUVBO_R1A_REG_YUVBO_CON3, YUVBO_R1A_YUVBO_CON3, YUVBO_R1B_YUVBO_CON3, YUVBO_R1C_YUVBO_CON3,)\
	CMD(a, b, c, d, e, f, YUVBO_R1_YUVBO_CON4_CQ, YUVBO_R1A_REG_YUVBO_CON4, YUVBO_R1A_YUVBO_CON4, YUVBO_R1B_YUVBO_CON4, YUVBO_R1C_YUVBO_CON4,)\
    /* YUVCO_R1 */\
	CMD(a, b, c, d, e, f, YUVCO_R1_YUVCO_DRS_CQ, YUVCO_R1A_REG_YUVCO_DRS, YUVCO_R1A_YUVCO_DRS, YUVCO_R1B_YUVCO_DRS, YUVCO_R1C_YUVCO_DRS,)\
	CMD(a, b, c, d, e, f, YUVCO_R1_YUVCO_CON_CQ, YUVCO_R1A_REG_YUVCO_CON, YUVCO_R1A_YUVCO_CON, YUVCO_R1B_YUVCO_CON, YUVCO_R1C_YUVCO_CON,)\
	CMD(a, b, c, d, e, f, YUVCO_R1_YUVCO_CON2_CQ, YUVCO_R1A_REG_YUVCO_CON2, YUVCO_R1A_YUVCO_CON2, YUVCO_R1B_YUVCO_CON2, YUVCO_R1C_YUVCO_CON2,)\
	CMD(a, b, c, d, e, f, YUVCO_R1_YUVCO_CON3_CQ, YUVCO_R1A_REG_YUVCO_CON3, YUVCO_R1A_YUVCO_CON3, YUVCO_R1B_YUVCO_CON3, YUVCO_R1C_YUVCO_CON3,)\
	CMD(a, b, c, d, e, f, YUVCO_R1_YUVCO_CON4_CQ, YUVCO_R1A_REG_YUVCO_CON4, YUVCO_R1A_YUVCO_CON4, YUVCO_R1B_YUVCO_CON4, YUVCO_R1C_YUVCO_CON4,)\
    /* RSSO_R2 */\
	CMD(a, b, c, d, e, f, RSSO_R2_RSSO_DRS_CQ, RSSO_R2A_REG_RSSO_DRS, RSSO_R2A_RSSO_DRS, RSSO_R2B_RSSO_DRS, RSSO_R2C_RSSO_DRS,)\
	CMD(a, b, c, d, e, f, RSSO_R2_RSSO_CON_CQ, RSSO_R2A_REG_RSSO_CON, RSSO_R2A_RSSO_CON, RSSO_R2B_RSSO_CON, RSSO_R2C_RSSO_CON,)\
	CMD(a, b, c, d, e, f, RSSO_R2_RSSO_CON2_CQ, RSSO_R2A_REG_RSSO_CON2, RSSO_R2A_RSSO_CON2, RSSO_R2B_RSSO_CON2, RSSO_R2C_RSSO_CON2,)\
	CMD(a, b, c, d, e, f, RSSO_R2_RSSO_CON3_CQ, RSSO_R2A_REG_RSSO_CON3, RSSO_R2A_RSSO_CON3, RSSO_R2B_RSSO_CON3, RSSO_R2C_RSSO_CON3,)\
	CMD(a, b, c, d, e, f, RSSO_R2_RSSO_CON4_CQ, RSSO_R2A_REG_RSSO_CON4, RSSO_R2A_RSSO_CON4, RSSO_R2B_RSSO_CON4, RSSO_R2C_RSSO_CON4,)\
	/* CRZO_R1 */\
	CMD(a, b, c, d, e, f, CRZO_R1_CRZO_DRS_CQ, CRZO_R1A_REG_CRZO_DRS, CRZO_R1A_CRZO_DRS, CRZO_R1B_CRZO_DRS, CRZO_R1C_CRZO_DRS,)\
	CMD(a, b, c, d, e, f, CRZO_R1_CRZO_CON_CQ, CRZO_R1A_REG_CRZO_CON, CRZO_R1A_CRZO_CON, CRZO_R1B_CRZO_CON, CRZO_R1C_CRZO_CON,)\
	CMD(a, b, c, d, e, f, CRZO_R1_CRZO_CON2_CQ, CRZO_R1A_REG_CRZO_CON2, CRZO_R1A_CRZO_CON2, CRZO_R1B_CRZO_CON2, CRZO_R1C_CRZO_CON2,)\
	CMD(a, b, c, d, e, f, CRZO_R1_CRZO_CON3_CQ, CRZO_R1A_REG_CRZO_CON3, CRZO_R1A_CRZO_CON3, CRZO_R1B_CRZO_CON3, CRZO_R1C_CRZO_CON3,)\
	CMD(a, b, c, d, e, f, CRZO_R1_CRZO_CON4_CQ, CRZO_R1A_REG_CRZO_CON4, CRZO_R1A_CRZO_CON4, CRZO_R1B_CRZO_CON4, CRZO_R1C_CRZO_CON4,)\
	/* CRZBO_R1 */\
	CMD(a, b, c, d, e, f, CRZBO_R1_CRZBO_DRS_CQ, CRZBO_R1A_REG_CRZBO_DRS, CRZBO_R1A_CRZBO_DRS, CRZBO_R1B_CRZBO_DRS, CRZBO_R1C_CRZBO_DRS,)\
	CMD(a, b, c, d, e, f, CRZBO_R1_CRZBO_CON_CQ, CRZBO_R1A_REG_CRZBO_CON, CRZBO_R1A_CRZBO_CON, CRZBO_R1B_CRZBO_CON, CRZBO_R1C_CRZBO_CON,)\
	CMD(a, b, c, d, e, f, CRZBO_R1_CRZBO_CON2_CQ, CRZBO_R1A_REG_CRZBO_CON2, CRZBO_R1A_CRZBO_CON2, CRZBO_R1B_CRZBO_CON2, CRZBO_R1C_CRZBO_CON2,)\
	CMD(a, b, c, d, e, f, CRZBO_R1_CRZBO_CON3_CQ, CRZBO_R1A_REG_CRZBO_CON3, CRZBO_R1A_CRZBO_CON3, CRZBO_R1B_CRZBO_CON3, CRZBO_R1C_CRZBO_CON3,)\
	CMD(a, b, c, d, e, f, CRZBO_R1_CRZBO_CON4_CQ, CRZBO_R1A_REG_CRZBO_CON4, CRZBO_R1A_CRZBO_CON4, CRZBO_R1B_CRZBO_CON4, CRZBO_R1C_CRZBO_CON4,)\
	/* CRZO_R2 */\
	CMD(a, b, c, d, e, f, CRZO_R2_CRZO_DRS_CQ, CRZO_R2A_REG_CRZO_DRS, CRZO_R2A_CRZO_DRS, CRZO_R2B_CRZO_DRS, CRZO_R2C_CRZO_DRS,)\
	CMD(a, b, c, d, e, f, CRZO_R2_CRZO_CON_CQ, CRZO_R2A_REG_CRZO_CON, CRZO_R2A_CRZO_CON, CRZO_R2B_CRZO_CON, CRZO_R2C_CRZO_CON,)\
	CMD(a, b, c, d, e, f, CRZO_R2_CRZO_CON2_CQ, CRZO_R2A_REG_CRZO_CON2, CRZO_R2A_CRZO_CON2, CRZO_R2B_CRZO_CON2, CRZO_R2C_CRZO_CON2,)\
	CMD(a, b, c, d, e, f, CRZO_R2_CRZO_CON3_CQ, CRZO_R2A_REG_CRZO_CON3, CRZO_R2A_CRZO_CON3, CRZO_R2B_CRZO_CON3, CRZO_R2C_CRZO_CON3,)\
	CMD(a, b, c, d, e, f, CRZO_R2_CRZO_CON4_CQ, CRZO_R2A_REG_CRZO_CON4, CRZO_R2A_CRZO_CON4, CRZO_R2B_CRZO_CON4, CRZO_R2C_CRZO_CON4,)\
    /* CRZBO_R2 */\
	CMD(a, b, c, d, e, f, CRZBO_R2_CRZBO_DRS_CQ, CRZBO_R2A_REG_CRZBO_DRS, CRZBO_R2A_CRZBO_DRS, CRZBO_R2B_CRZBO_DRS, CRZBO_R2C_CRZBO_DRS,)\
	CMD(a, b, c, d, e, f, CRZBO_R2_CRZBO_CON_CQ, CRZBO_R2A_REG_CRZBO_CON, CRZBO_R2A_CRZBO_CON, CRZBO_R2B_CRZBO_CON, CRZBO_R2C_CRZBO_CON,)\
	CMD(a, b, c, d, e, f, CRZBO_R2_CRZBO_CON2_CQ, CRZBO_R2A_REG_CRZBO_CON2, CRZBO_R2A_CRZBO_CON2, CRZBO_R2B_CRZBO_CON2, CRZBO_R2C_CRZBO_CON2,)\
	CMD(a, b, c, d, e, f, CRZBO_R2_CRZBO_CON3_CQ, CRZBO_R2A_REG_CRZBO_CON3, CRZBO_R2A_CRZBO_CON3, CRZBO_R2B_CRZBO_CON3, CRZBO_R2C_CRZBO_CON3,)\
	CMD(a, b, c, d, e, f, CRZBO_R2_CRZBO_CON4_CQ, CRZBO_R2A_REG_CRZBO_CON4, CRZBO_R2A_CRZBO_CON4, CRZBO_R2B_CRZBO_CON4, CRZBO_R2C_CRZBO_CON4,)\

#define DUAL_ENGINE_LIST_HW_R_R(CMD, a, b, c, d, e, f) \
    /* AFO_R1 */\
	CMD(a, b, c, d, e, f, AFO_R1_AFO_BASE_ADDR_CQ, AFO_R1A_REG_AFO_BASE_ADDR, AFO_R1A_AFO_BASE_ADDR, AFO_R1B_AFO_BASE_ADDR, AFO_R1C_AFO_BASE_ADDR,)\
	CMD(a, b, c, d, e, f, AFO_R1_AFO_STRIDE_CQ, AFO_R1A_REG_AFO_STRIDE, AFO_R1A_AFO_STRIDE, AFO_R1B_AFO_STRIDE, AFO_R1C_AFO_STRIDE,)\
	/* IMGO_R1 */\
	CMD(a, b, c, d, e, f, IMGO_R1_IMGO_BASE_ADDR_CQ, IMGO_R1A_REG_IMGO_BASE_ADDR, IMGO_R1A_IMGO_BASE_ADDR, IMGO_R1B_IMGO_BASE_ADDR, IMGO_R1C_IMGO_BASE_ADDR,)\
	/* RRZO_R1 */\
	CMD(a, b, c, d, e, f, RRZO_R1_RRZO_BASE_ADDR_CQ, RRZO_R1A_REG_RRZO_BASE_ADDR, RRZO_R1A_RRZO_BASE_ADDR, RRZO_R1B_RRZO_BASE_ADDR, RRZO_R1C_RRZO_BASE_ADDR,)\
	/* UFEO_R1 */\
	CMD(a, b, c, d, e, f, UFEO_R1_UFEO_BASE_ADDR_CQ, UFEO_R1A_REG_UFEO_BASE_ADDR, UFEO_R1A_UFEO_BASE_ADDR, UFEO_R1B_UFEO_BASE_ADDR, UFEO_R1C_UFEO_BASE_ADDR,)\
	/* UFGO_R1 */\
	CMD(a, b, c, d, e, f, UFGO_R1_UFGO_BASE_ADDR_CQ, UFGO_R1A_REG_UFGO_BASE_ADDR, UFGO_R1A_UFGO_BASE_ADDR, UFGO_R1B_UFGO_BASE_ADDR, UFGO_R1C_UFGO_BASE_ADDR,)\
	/* YUVO_R1 */\
	CMD(a, b, c, d, e, f, YUVO_R1_YUVO_BASE_ADDR_CQ, YUVO_R1A_REG_YUVO_BASE_ADDR, YUVO_R1A_YUVO_BASE_ADDR, YUVO_R1B_YUVO_BASE_ADDR, YUVO_R1C_YUVO_BASE_ADDR,)\
	/* YUVBO_R1 */\
	CMD(a, b, c, d, e, f, YUVBO_R1_YUVBO_BASE_ADDR_CQ, YUVBO_R1A_REG_YUVBO_BASE_ADDR, YUVBO_R1A_YUVBO_BASE_ADDR, YUVBO_R1B_YUVBO_BASE_ADDR, YUVBO_R1C_YUVBO_BASE_ADDR,)\
	/* YUVCO_R1 */\
	CMD(a, b, c, d, e, f, YUVCO_R1_YUVCO_BASE_ADDR_CQ, YUVCO_R1A_REG_YUVCO_BASE_ADDR, YUVCO_R1A_YUVCO_BASE_ADDR, YUVCO_R1B_YUVCO_BASE_ADDR, YUVCO_R1C_YUVCO_BASE_ADDR,)\
    /* RSSO_R2 */\
	CMD(a, b, c, d, e, f, RSSO_R2_RSSO_BASE_ADDR_CQ, RSSO_R2A_REG_RSSO_BASE_ADDR, RSSO_R2A_RSSO_BASE_ADDR, RSSO_R2B_RSSO_BASE_ADDR, RSSO_R2C_RSSO_BASE_ADDR,)\
	/* CRZO_R1 */\
	CMD(a, b, c, d, e, f, CRZO_R1_CRZO_BASE_ADDR_CQ, CRZO_R1A_REG_CRZO_BASE_ADDR, CRZO_R1A_CRZO_BASE_ADDR, CRZO_R1B_CRZO_BASE_ADDR, CRZO_R1C_CRZO_BASE_ADDR,)\
	/* CRZBO_R1 */\
	CMD(a, b, c, d, e, f, CRZBO_R1_CRZBO_BASE_ADDR_CQ, CRZBO_R1A_REG_CRZBO_BASE_ADDR, CRZBO_R1A_CRZBO_BASE_ADDR, CRZBO_R1B_CRZBO_BASE_ADDR, CRZBO_R1C_CRZBO_BASE_ADDR,)\
	/* CRZO_R2 */\
	CMD(a, b, c, d, e, f, CRZO_R2_CRZO_BASE_ADDR_CQ, CRZO_R2A_REG_CRZO_BASE_ADDR, CRZO_R2A_CRZO_BASE_ADDR, CRZO_R2B_CRZO_BASE_ADDR, CRZO_R2C_CRZO_BASE_ADDR,)\
	/* CRZBO_R2 */\
	CMD(a, b, c, d, e, f, CRZBO_R2_CRZBO_BASE_ADDR_CQ, CRZBO_R2A_REG_CRZBO_BASE_ADDR, CRZBO_R2A_CRZBO_BASE_ADDR, CRZBO_R2B_CRZBO_BASE_ADDR, CRZBO_R2C_CRZBO_BASE_ADDR,)\

#define DUAL_ENGINE_LIST_HW_R_X(CMD, a, b, c, d, e, f) \
	/* TG_R1 */\
	CMD(a, b, c, d, e, f, TG_R1_TG_SEN_GRAB_PXL_CQ, TG_R1A_REG_TG_SEN_GRAB_PXL, TG_R1A_TG_SEN_GRAB_PXL, TG_R1B_TG_SEN_GRAB_PXL, TG_R1C_TG_SEN_GRAB_PXL,)\
	CMD(a, b, c, d, e, f, TG_R1_TG_SEN_GRAB_LIN_CQ, TG_R1A_REG_TG_SEN_GRAB_LIN, TG_R1A_TG_SEN_GRAB_LIN, TG_R1B_TG_SEN_GRAB_LIN, TG_R1C_TG_SEN_GRAB_LIN,)\

#define DUAL_ENGINE_LIST_HW_RW_RW(CMD, a, b, c, d, e, f) /* partial W */\
	/* ENABLE */\
	CMD(a, b, c, d, e, f, CAMCTL_R1_CAMCTL_EN_CQ, CAMCTL_R1A_REG_CAMCTL_EN, CAMCTL_R1A_CAMCTL_EN, CAMCTL_R1B_CAMCTL_EN, CAMCTL_R1C_CAMCTL_EN,)\
	CMD(a, b, c, d, e, f, CAMCTL_R1_CAMCTL_EN2_CQ, CAMCTL_R1A_REG_CAMCTL_EN2, CAMCTL_R1A_CAMCTL_EN2, CAMCTL_R1B_CAMCTL_EN2, CAMCTL_R1C_CAMCTL_EN2,)\
	CMD(a, b, c, d, e, f, CAMCTL_R1_CAMCTL_EN3_CQ, CAMCTL_R1A_REG_CAMCTL_EN3, CAMCTL_R1A_CAMCTL_EN3, CAMCTL_R1B_CAMCTL_EN3, CAMCTL_R1C_CAMCTL_EN3,)\
	CMD(a, b, c, d, e, f, CAMCTL_R1_CAMCTL_EN4_CQ, CAMCTL_R1A_REG_CAMCTL_EN4, CAMCTL_R1A_CAMCTL_EN4, CAMCTL_R1B_CAMCTL_EN4, CAMCTL_R1C_CAMCTL_EN4,)\
	CMD(a, b, c, d, e, f, CAMCTL_R1_CAMCTL_DMA_EN_CQ, CAMCTL_R1A_REG_CAMCTL_DMA_EN, CAMCTL_R1A_CAMCTL_DMA_EN, CAMCTL_R1B_CAMCTL_DMA_EN, CAMCTL_R1C_CAMCTL_DMA_EN,)\
	CMD(a, b, c, d, e, f, CAMCTL_R1_CAMCTL_DMA2_EN_CQ, CAMCTL_R1A_REG_CAMCTL_DMA2_EN, CAMCTL_R1A_CAMCTL_DMA2_EN, CAMCTL_R1B_CAMCTL_DMA2_EN, CAMCTL_R1C_CAMCTL_DMA2_EN,)\
	/* RAWI_R2 */\
    CMD(a, b, c, d, e, f, RAWI_R2_RAWI_XSIZE_CQ, RAWI_R2A_REG_RAWI_XSIZE, RAWI_R2A_RAWI_XSIZE, RAWI_R2B_RAWI_XSIZE, RAWI_R2C_RAWI_XSIZE,)\
    CMD(a, b, c, d, e, f, RAWI_R2_RAWI_YSIZE_CQ, RAWI_R2A_REG_RAWI_YSIZE, RAWI_R2A_RAWI_YSIZE, RAWI_R2B_RAWI_YSIZE, RAWI_R2C_RAWI_YSIZE,)\
    CMD(a, b, c, d, e, f, RAWI_R2_RAWI_OFST_ADDR_CQ, RAWI_R2A_REG_RAWI_OFST_ADDR, RAWI_R2A_RAWI_OFST_ADDR, RAWI_R2B_RAWI_OFST_ADDR, RAWI_R2C_RAWI_OFST_ADDR,)\
    CMD(a, b, c, d, e, f, RAWI_R2_RAWI_STRIDE_CQ, RAWI_R2A_REG_RAWI_STRIDE, RAWI_R2A_RAWI_STRIDE, RAWI_R2B_RAWI_STRIDE, RAWI_R2C_RAWI_STRIDE,)\
    /* UNP_R2 */\
    CMD(a, b, c, d, e, f, UNP_R2_UNP_OFST_CQ, UNP_R2A_REG_UNP_OFST, UNP_R2A_UNP_OFST, UNP_R2B_UNP_OFST, UNP_R2C_UNP_OFST,)\
	/* UFDI_R2 */\
	CMD(a, b, c, d, e, f, UFDI_R2_UFDI_XSIZE_CQ, UFDI_R2A_REG_UFDI_XSIZE, UFDI_R2A_UFDI_XSIZE, UFDI_R2B_UFDI_XSIZE, UFDI_R2C_UFDI_XSIZE,)\
	CMD(a, b, c, d, e, f, UFDI_R2_UFDI_YSIZE_CQ, UFDI_R2A_REG_UFDI_YSIZE, UFDI_R2A_UFDI_YSIZE, UFDI_R2B_UFDI_YSIZE, UFDI_R2C_UFDI_YSIZE,)\
	CMD(a, b, c, d, e, f, UFDI_R2_UFDI_STRIDE_CQ, UFDI_R2A_REG_UFDI_STRIDE, UFDI_R2A_UFDI_STRIDE, UFDI_R2B_UFDI_STRIDE, UFDI_R2C_UFDI_STRIDE,)\
	/* FUS_R1 */\
	CMD(a, b, c, d, e, f, FUS_R1_FUS_SIZE_CQ, FUS_R1A_REG_FUS_SIZE, FUS_R1A_FUS_SIZE, FUS_R1B_FUS_SIZE, FUS_R1C_FUS_SIZE,)\
	/* AF_R1 */\
	CMD(a, b, c, d, e, f, AF_R1_AF_SIZE_CQ, AF_R1A_REG_AF_SIZE, AF_R1A_AF_SIZE, AF_R1B_AF_SIZE, AF_R1C_AF_SIZE,)\
	CMD(a, b, c, d, e, f, AF_R1_AF_VLD_CQ, AF_R1A_REG_AF_VLD, AF_R1A_AF_VLD, AF_R1B_AF_VLD, AF_R1C_AF_VLD,)\
	CMD(a, b, c, d, e, f, AF_R1_AF_BLK_1_CQ, AF_R1A_REG_AF_BLK_1, AF_R1A_AF_BLK_1, AF_R1B_AF_BLK_1, AF_R1C_AF_BLK_1,)\
	/* AFO_R1 */\
	CMD(a, b, c, d, e, f, AFO_R1_AFO_OFST_ADDR_CQ, AFO_R1A_REG_AFO_OFST_ADDR, AFO_R1A_AFO_OFST_ADDR, AFO_R1B_AFO_OFST_ADDR, AFO_R1C_AFO_OFST_ADDR,)\
	CMD(a, b, c, d, e, f, AFO_R1_AFO_XSIZE_CQ, AFO_R1A_REG_AFO_XSIZE, AFO_R1A_AFO_XSIZE, AFO_R1B_AFO_XSIZE, AFO_R1C_AFO_XSIZE,)\
	CMD(a, b, c, d, e, f, AFO_R1_AFO_YSIZE_CQ, AFO_R1A_REG_AFO_YSIZE, AFO_R1A_AFO_YSIZE, AFO_R1B_AFO_YSIZE, AFO_R1C_AFO_YSIZE,)\
	/* IMGO_R1 */\
	CMD(a, b, c, d, e, f, IMGO_R1_IMGO_STRIDE_CQ, IMGO_R1A_REG_IMGO_STRIDE, IMGO_R1A_IMGO_STRIDE, IMGO_R1B_IMGO_STRIDE, IMGO_R1C_IMGO_STRIDE,)\
	CMD(a, b, c, d, e, f, IMGO_R1_IMGO_OFST_ADDR_CQ, IMGO_R1A_REG_IMGO_OFST_ADDR, IMGO_R1A_IMGO_OFST_ADDR, IMGO_R1B_IMGO_OFST_ADDR, IMGO_R1C_IMGO_OFST_ADDR,)\
	CMD(a, b, c, d, e, f, IMGO_R1_IMGO_XSIZE_CQ, IMGO_R1A_REG_IMGO_XSIZE, IMGO_R1A_IMGO_XSIZE, IMGO_R1B_IMGO_XSIZE, IMGO_R1C_IMGO_XSIZE,)\
	CMD(a, b, c, d, e, f, IMGO_R1_IMGO_YSIZE_CQ, IMGO_R1A_REG_IMGO_YSIZE, IMGO_R1A_IMGO_YSIZE, IMGO_R1B_IMGO_YSIZE, IMGO_R1C_IMGO_YSIZE,)\
	CMD(a, b, c, d, e, f, IMGO_R1_IMGO_CROP_CQ, IMGO_R1A_REG_IMGO_CROP, IMGO_R1A_IMGO_CROP, IMGO_R1B_IMGO_CROP, IMGO_R1C_IMGO_CROP,)\
	/* RRZ_R1 */\
	CMD(a, b, c, d, e, f, RRZ_R1_RRZ_RLB_AOFST_CQ, RRZ_R1A_REG_RRZ_RLB_AOFST, RRZ_R1A_RRZ_RLB_AOFST, RRZ_R1B_RRZ_RLB_AOFST, RRZ_R1C_RRZ_RLB_AOFST,)\
	/* RRZO_R1 */\
	CMD(a, b, c, d, e, f, RRZO_R1_RRZO_STRIDE_CQ, RRZO_R1A_REG_RRZO_STRIDE, RRZO_R1A_RRZO_STRIDE, RRZO_R1B_RRZO_STRIDE, RRZO_R1C_RRZO_STRIDE,)\
	CMD(a, b, c, d, e, f, RRZO_R1_RRZO_OFST_ADDR_CQ, RRZO_R1A_REG_RRZO_OFST_ADDR, RRZO_R1A_RRZO_OFST_ADDR, RRZO_R1B_RRZO_OFST_ADDR, RRZO_R1C_RRZO_OFST_ADDR,)\
	CMD(a, b, c, d, e, f, RRZO_R1_RRZO_XSIZE_CQ, RRZO_R1A_REG_RRZO_XSIZE, RRZO_R1A_RRZO_XSIZE, RRZO_R1B_RRZO_XSIZE, RRZO_R1C_RRZO_XSIZE,)\
	CMD(a, b, c, d, e, f, RRZO_R1_RRZO_YSIZE_CQ, RRZO_R1A_REG_RRZO_YSIZE, RRZO_R1A_RRZO_YSIZE, RRZO_R1B_RRZO_YSIZE, RRZO_R1C_RRZO_YSIZE,)\
	CMD(a, b, c, d, e, f, RRZO_R1_RRZO_CROP_CQ, RRZO_R1A_REG_RRZO_CROP, RRZO_R1A_RRZO_CROP, RRZO_R1B_RRZO_CROP, RRZO_R1C_RRZO_CROP,)\
	/* UFE_R1 */\
	CMD(a, b, c, d, e, f, UFE_R1_UFE_CON_CQ, UFE_R1A_REG_UFE_CON, UFE_R1A_UFE_CON, UFE_R1B_UFE_CON, UFE_R1C_UFE_CON,)\
	/* UFEO_R1 */\
	CMD(a, b, c, d, e, f, UFEO_R1_UFEO_STRIDE_CQ, UFEO_R1A_REG_UFEO_STRIDE, UFEO_R1A_UFEO_STRIDE, UFEO_R1B_UFEO_STRIDE, UFEO_R1C_UFEO_STRIDE,)\
	CMD(a, b, c, d, e, f, UFEO_R1_UFEO_OFST_ADDR_CQ, UFEO_R1A_REG_UFEO_OFST_ADDR, UFEO_R1A_UFEO_OFST_ADDR, UFEO_R1B_UFEO_OFST_ADDR, UFEO_R1C_UFEO_OFST_ADDR,)\
	CMD(a, b, c, d, e, f, UFEO_R1_UFEO_XSIZE_CQ, UFEO_R1A_REG_UFEO_XSIZE, UFEO_R1A_UFEO_XSIZE, UFEO_R1B_UFEO_XSIZE, UFEO_R1C_UFEO_XSIZE,)\
	CMD(a, b, c, d, e, f, UFEO_R1_UFEO_YSIZE_CQ, UFEO_R1A_REG_UFEO_YSIZE, UFEO_R1A_UFEO_YSIZE, UFEO_R1B_UFEO_YSIZE, UFEO_R1C_UFEO_YSIZE,)\
	/* UFG_R1 */\
	CMD(a, b, c, d, e, f, UFG_R1_UFG_CON_CQ, UFG_R1A_REG_UFG_CON, UFG_R1A_UFG_CON, UFG_R1B_UFG_CON, UFG_R1C_UFG_CON,)\
	/* UFGO_R1 */\
	CMD(a, b, c, d, e, f, UFGO_R1_UFGO_STRIDE_CQ, UFGO_R1A_REG_UFGO_STRIDE, UFGO_R1A_UFGO_STRIDE, UFGO_R1B_UFGO_STRIDE, UFGO_R1C_UFGO_STRIDE,)\
	CMD(a, b, c, d, e, f, UFGO_R1_UFGO_OFST_ADDR_CQ, UFGO_R1A_REG_UFGO_OFST_ADDR, UFGO_R1A_UFGO_OFST_ADDR, UFGO_R1B_UFGO_OFST_ADDR, UFGO_R1C_UFGO_OFST_ADDR,)\
	CMD(a, b, c, d, e, f, UFGO_R1_UFGO_XSIZE_CQ, UFGO_R1A_REG_UFGO_XSIZE, UFGO_R1A_UFGO_XSIZE, UFGO_R1B_UFGO_XSIZE, UFGO_R1C_UFGO_XSIZE,)\
	CMD(a, b, c, d, e, f, UFGO_R1_UFGO_YSIZE_CQ, UFGO_R1A_REG_UFGO_YSIZE, UFGO_R1A_UFGO_YSIZE, UFGO_R1B_UFGO_YSIZE, UFGO_R1C_UFGO_YSIZE,)\
    /* YUVO_R1 */\
	CMD(a, b, c, d, e, f, YUVO_R1_YUVO_STRIDE_CQ, YUVO_R1A_REG_YUVO_STRIDE, YUVO_R1A_YUVO_STRIDE, YUVO_R1B_YUVO_STRIDE, YUVO_R1C_YUVO_STRIDE,)\
	CMD(a, b, c, d, e, f, YUVO_R1_YUVO_OFST_ADDR_CQ, YUVO_R1A_REG_YUVO_OFST_ADDR, YUVO_R1A_YUVO_OFST_ADDR, YUVO_R1B_YUVO_OFST_ADDR, YUVO_R1C_YUVO_OFST_ADDR,)\
	CMD(a, b, c, d, e, f, YUVO_R1_YUVO_XSIZE_CQ, YUVO_R1A_REG_YUVO_XSIZE, YUVO_R1A_YUVO_XSIZE, YUVO_R1B_YUVO_XSIZE, YUVO_R1C_YUVO_XSIZE,)\
	CMD(a, b, c, d, e, f, YUVO_R1_YUVO_YSIZE_CQ, YUVO_R1A_REG_YUVO_YSIZE, YUVO_R1A_YUVO_YSIZE, YUVO_R1B_YUVO_YSIZE, YUVO_R1C_YUVO_YSIZE,)\
	CMD(a, b, c, d, e, f, YUVO_R1_YUVO_CROP_CQ, YUVO_R1A_REG_YUVO_CROP, YUVO_R1A_YUVO_CROP, YUVO_R1B_YUVO_CROP, YUVO_R1C_YUVO_CROP,)\
	/* YUVBO_R1 */\
	CMD(a, b, c, d, e, f, YUVBO_R1_YUVBO_STRIDE_CQ, YUVBO_R1A_REG_YUVBO_STRIDE, YUVBO_R1A_YUVBO_STRIDE, YUVBO_R1B_YUVBO_STRIDE, YUVBO_R1C_YUVBO_STRIDE,)\
	CMD(a, b, c, d, e, f, YUVBO_R1_YUVBO_OFST_ADDR_CQ, YUVBO_R1A_REG_YUVBO_OFST_ADDR, YUVBO_R1A_YUVBO_OFST_ADDR, YUVBO_R1B_YUVBO_OFST_ADDR, YUVBO_R1C_YUVBO_OFST_ADDR,)\
	CMD(a, b, c, d, e, f, YUVBO_R1_YUVBO_XSIZE_CQ, YUVBO_R1A_REG_YUVBO_XSIZE, YUVBO_R1A_YUVBO_XSIZE, YUVBO_R1B_YUVBO_XSIZE, YUVBO_R1C_YUVBO_XSIZE,)\
	CMD(a, b, c, d, e, f, YUVBO_R1_YUVBO_YSIZE_CQ, YUVBO_R1A_REG_YUVBO_YSIZE, YUVBO_R1A_YUVBO_YSIZE, YUVBO_R1B_YUVBO_YSIZE, YUVBO_R1C_YUVBO_YSIZE,)\
	CMD(a, b, c, d, e, f, YUVBO_R1_YUVBO_CROP_CQ, YUVBO_R1A_REG_YUVBO_CROP, YUVBO_R1A_YUVBO_CROP, YUVBO_R1B_YUVBO_CROP, YUVBO_R1C_YUVBO_CROP,)\
	/* YUVCO_R1 */\
	CMD(a, b, c, d, e, f, YUVCO_R1_YUVCO_STRIDE_CQ, YUVCO_R1A_REG_YUVCO_STRIDE, YUVCO_R1A_YUVCO_STRIDE, YUVCO_R1B_YUVCO_STRIDE, YUVCO_R1C_YUVCO_STRIDE,)\
	CMD(a, b, c, d, e, f, YUVCO_R1_YUVCO_OFST_ADDR_CQ, YUVCO_R1A_REG_YUVCO_OFST_ADDR, YUVCO_R1A_YUVCO_OFST_ADDR, YUVCO_R1B_YUVCO_OFST_ADDR, YUVCO_R1C_YUVCO_OFST_ADDR,)\
	CMD(a, b, c, d, e, f, YUVCO_R1_YUVCO_XSIZE_CQ, YUVCO_R1A_REG_YUVCO_XSIZE, YUVCO_R1A_YUVCO_XSIZE, YUVCO_R1B_YUVCO_XSIZE, YUVCO_R1C_YUVCO_XSIZE,)\
	CMD(a, b, c, d, e, f, YUVCO_R1_YUVCO_YSIZE_CQ, YUVCO_R1A_REG_YUVCO_YSIZE, YUVCO_R1A_YUVCO_YSIZE, YUVCO_R1B_YUVCO_YSIZE, YUVCO_R1C_YUVCO_YSIZE,)\
	CMD(a, b, c, d, e, f, YUVCO_R1_YUVCO_CROP_CQ, YUVCO_R1A_REG_YUVCO_CROP, YUVCO_R1A_YUVCO_CROP, YUVCO_R1B_YUVCO_CROP, YUVCO_R1C_YUVCO_CROP,)\
	 /* RSSO_R2 */\
	CMD(a, b, c, d, e, f, RSSO_R2_RSSO_STRIDE_CQ, RSSO_R2A_REG_RSSO_STRIDE, RSSO_R2A_RSSO_STRIDE, RSSO_R2B_RSSO_STRIDE, RSSO_R2C_RSSO_STRIDE,)\
	CMD(a, b, c, d, e, f, RSSO_R2_RSSO_OFST_ADDR_CQ, RSSO_R2A_REG_RSSO_OFST_ADDR, RSSO_R2A_RSSO_OFST_ADDR, RSSO_R2B_RSSO_OFST_ADDR, RSSO_R2C_RSSO_OFST_ADDR,)\
	CMD(a, b, c, d, e, f, RSSO_R2_RSSO_XSIZE_CQ, RSSO_R2A_REG_RSSO_XSIZE, RSSO_R2A_RSSO_XSIZE, RSSO_R2B_RSSO_XSIZE, RSSO_R2C_RSSO_XSIZE,)\
	CMD(a, b, c, d, e, f, RSSO_R2_RSSO_YSIZE_CQ, RSSO_R2A_REG_RSSO_YSIZE, RSSO_R2A_RSSO_YSIZE, RSSO_R2B_RSSO_YSIZE, RSSO_R2C_RSSO_YSIZE,)\
	CMD(a, b, c, d, e, f, RSSO_R2_RSSO_CROP_CQ, RSSO_R2A_REG_RSSO_CROP, RSSO_R2A_RSSO_CROP, RSSO_R2B_RSSO_CROP, RSSO_R2C_RSSO_CROP,)\
	/* CRZO_R1 */\
	CMD(a, b, c, d, e, f, CRZO_R1_CRZO_STRIDE_CQ, CRZO_R1A_REG_CRZO_STRIDE, CRZO_R1A_CRZO_STRIDE, CRZO_R1B_CRZO_STRIDE, CRZO_R1C_CRZO_STRIDE,)\
	CMD(a, b, c, d, e, f, CRZO_R1_CRZO_OFST_ADDR_CQ, CRZO_R1A_REG_CRZO_OFST_ADDR, CRZO_R1A_CRZO_OFST_ADDR, CRZO_R1B_CRZO_OFST_ADDR, CRZO_R1C_CRZO_OFST_ADDR,)\
	CMD(a, b, c, d, e, f, CRZO_R1_CRZO_XSIZE_CQ, CRZO_R1A_REG_CRZO_XSIZE, CRZO_R1A_CRZO_XSIZE, CRZO_R1B_CRZO_XSIZE, CRZO_R1C_CRZO_XSIZE,)\
	CMD(a, b, c, d, e, f, CRZO_R1_CRZO_YSIZE_CQ, CRZO_R1A_REG_CRZO_YSIZE, CRZO_R1A_CRZO_YSIZE, CRZO_R1B_CRZO_YSIZE, CRZO_R1C_CRZO_YSIZE,)\
	CMD(a, b, c, d, e, f, CRZO_R1_CRZO_CROP_CQ, CRZO_R1A_REG_CRZO_CROP, CRZO_R1A_CRZO_CROP, CRZO_R1B_CRZO_CROP, CRZO_R1C_CRZO_CROP,)\
	/* CRZBO_R1 */\
	CMD(a, b, c, d, e, f, CRZBO_R1_CRZBO_STRIDE_CQ, CRZBO_R1A_REG_CRZBO_STRIDE, CRZBO_R1A_CRZBO_STRIDE, CRZBO_R1B_CRZBO_STRIDE, CRZBO_R1C_CRZBO_STRIDE,)\
	CMD(a, b, c, d, e, f, CRZBO_R1_CRZBO_OFST_ADDR_CQ, CRZBO_R1A_REG_CRZBO_OFST_ADDR, CRZBO_R1A_CRZBO_OFST_ADDR, CRZBO_R1B_CRZBO_OFST_ADDR, CRZBO_R1C_CRZBO_OFST_ADDR,)\
	CMD(a, b, c, d, e, f, CRZBO_R1_CRZBO_XSIZE_CQ, CRZBO_R1A_REG_CRZBO_XSIZE, CRZBO_R1A_CRZBO_XSIZE, CRZBO_R1B_CRZBO_XSIZE, CRZBO_R1C_CRZBO_XSIZE,)\
	CMD(a, b, c, d, e, f, CRZBO_R1_CRZBO_YSIZE_CQ, CRZBO_R1A_REG_CRZBO_YSIZE, CRZBO_R1A_CRZBO_YSIZE, CRZBO_R1B_CRZBO_YSIZE, CRZBO_R1C_CRZBO_YSIZE,)\
	CMD(a, b, c, d, e, f, CRZBO_R1_CRZBO_CROP_CQ, CRZBO_R1A_REG_CRZBO_CROP, CRZBO_R1A_CRZBO_CROP, CRZBO_R1B_CRZBO_CROP, CRZBO_R1C_CRZBO_CROP,)\
    /* CRZO_R2 */\
	CMD(a, b, c, d, e, f, CRZO_R2_CRZO_STRIDE_CQ, CRZO_R2A_REG_CRZO_STRIDE, CRZO_R2A_CRZO_STRIDE, CRZO_R2B_CRZO_STRIDE, CRZO_R2C_CRZO_STRIDE,)\
	CMD(a, b, c, d, e, f, CRZO_R2_CRZO_OFST_ADDR_CQ, CRZO_R2A_REG_CRZO_OFST_ADDR, CRZO_R2A_CRZO_OFST_ADDR, CRZO_R2B_CRZO_OFST_ADDR, CRZO_R2C_CRZO_OFST_ADDR,)\
	CMD(a, b, c, d, e, f, CRZO_R2_CRZO_XSIZE_CQ, CRZO_R2A_REG_CRZO_XSIZE, CRZO_R2A_CRZO_XSIZE, CRZO_R2B_CRZO_XSIZE, CRZO_R2C_CRZO_XSIZE,)\
	CMD(a, b, c, d, e, f, CRZO_R2_CRZO_YSIZE_CQ, CRZO_R2A_REG_CRZO_YSIZE, CRZO_R2A_CRZO_YSIZE, CRZO_R2B_CRZO_YSIZE, CRZO_R2C_CRZO_YSIZE,)\
	CMD(a, b, c, d, e, f, CRZO_R2_CRZO_CROP_CQ, CRZO_R2A_REG_CRZO_CROP, CRZO_R2A_CRZO_CROP, CRZO_R2B_CRZO_CROP, CRZO_R2C_CRZO_CROP,)\
	/* CRZBO_R2 */\
	CMD(a, b, c, d, e, f, CRZBO_R2_CRZBO_STRIDE_CQ, CRZBO_R2A_REG_CRZBO_STRIDE, CRZBO_R2A_CRZBO_STRIDE, CRZBO_R2B_CRZBO_STRIDE, CRZBO_R2C_CRZBO_STRIDE,)\
	CMD(a, b, c, d, e, f, CRZBO_R2_CRZBO_OFST_ADDR_CQ, CRZBO_R2A_REG_CRZBO_OFST_ADDR, CRZBO_R2A_CRZBO_OFST_ADDR, CRZBO_R2B_CRZBO_OFST_ADDR, CRZBO_R2C_CRZBO_OFST_ADDR,)\
	CMD(a, b, c, d, e, f, CRZBO_R2_CRZBO_XSIZE_CQ, CRZBO_R2A_REG_CRZBO_XSIZE, CRZBO_R2A_CRZBO_XSIZE, CRZBO_R2B_CRZBO_XSIZE, CRZBO_R2C_CRZBO_XSIZE,)\
	CMD(a, b, c, d, e, f, CRZBO_R2_CRZBO_YSIZE_CQ, CRZBO_R2A_REG_CRZBO_YSIZE, CRZBO_R2A_CRZBO_YSIZE, CRZBO_R2B_CRZBO_YSIZE, CRZBO_R2C_CRZBO_YSIZE,)\
	CMD(a, b, c, d, e, f, CRZBO_R2_CRZBO_CROP_CQ, CRZBO_R2A_REG_CRZBO_CROP, CRZBO_R2A_CRZBO_CROP, CRZBO_R2B_CRZBO_CROP, CRZBO_R2C_CRZBO_CROP,)\

#define DUAL_ENGINE_LIST_HW_RW_W(CMD, a, b, c, d, e, f) /* partial W */\
	/* SEP_R1 */\
	CMD(a, b, c, d, e, f, SEP_R1_SEP_CTL_CQ, SEP_R1A_REG_SEP_CTL, SEP_R1A_SEP_CTL, SEP_R1B_SEP_CTL, SEP_R1C_SEP_CTL,)\
	/* UFD_R2 */\
	CMD(a, b, c, d, e, f, UFD_R2_UFD_AU_CON_CQ, UFD_R2A_REG_UFD_AU_CON, UFD_R2A_UFD_AU_CON, UFD_R2B_UFD_AU_CON, UFD_R2C_UFD_AU_CON,)\
	CMD(a, b, c, d, e, f, UFD_R2_UFD_AU2_CON_CQ, UFD_R2A_REG_UFD_AU2_CON, UFD_R2A_UFD_AU2_CON, UFD_R2B_UFD_AU2_CON, UFD_R2C_UFD_AU2_CON,)\
	CMD(a, b, c, d, e, f, UFD_R2_UFD_BS2_AU_CON_CQ, UFD_R2A_REG_UFD_BS2_AU_CON, UFD_R2A_UFD_BS2_AU_CON, UFD_R2B_UFD_BS2_AU_CON, UFD_R2C_UFD_BS2_AU_CON,)\
	CMD(a, b, c, d, e, f, UFD_R2_UFD_AU3_CON_CQ, UFD_R2A_REG_UFD_AU3_CON, UFD_R2A_UFD_AU3_CON, UFD_R2B_UFD_AU3_CON, UFD_R2C_UFD_AU3_CON,)\
	CMD(a, b, c, d, e, f, UFD_R2_UFD_BS3_AU_CON_CQ, UFD_R2A_REG_UFD_BS3_AU_CON, UFD_R2A_UFD_BS3_AU_CON, UFD_R2B_UFD_BS3_AU_CON, UFD_R2C_UFD_BS3_AU_CON,)\
	CMD(a, b, c, d, e, f, UFD_R2_UFD_CROP_CON1_CQ, UFD_R2A_REG_UFD_CROP_CON1, UFD_R2A_UFD_CROP_CON1, UFD_R2B_UFD_CROP_CON1, UFD_R2C_UFD_CROP_CON1,)\
    CMD(a, b, c, d, e, f, UFD_R2_UFD_CROP_CON2_CQ, UFD_R2A_REG_UFD_CROP_CON2, UFD_R2A_UFD_CROP_CON2, UFD_R2B_UFD_CROP_CON2, UFD_R2C_UFD_CROP_CON2,)\
    CMD(a, b, c, d, e, f, UFD_R2_UFD_SIZE_CON_CQ, UFD_R2A_REG_UFD_SIZE_CON, UFD_R2A_UFD_SIZE_CON, UFD_R2B_UFD_SIZE_CON, UFD_R2C_UFD_SIZE_CON,)\
	/* BPC_R1 */\
	CMD(a, b, c, d, e, f, BPC_R1_BPC_BPC_TBLI1_CQ, BPC_R1A_REG_BPC_BPC_TBLI1, BPC_R1A_BPC_BPC_TBLI1, BPC_R1B_BPC_BPC_TBLI1, BPC_R1C_BPC_BPC_TBLI1,)\
	CMD(a, b, c, d, e, f, BPC_R1_BPC_BPC_TBLI2_CQ, BPC_R1A_REG_BPC_BPC_TBLI2, BPC_R1A_BPC_BPC_TBLI2, BPC_R1B_BPC_BPC_TBLI2, BPC_R1C_BPC_BPC_TBLI2,)\
    CMD(a, b, c, d, e, f, BPC_R1_BPC_PDC_POS_CQ, BPC_R1A_REG_BPC_PDC_POS, BPC_R1A_BPC_PDC_POS, BPC_R1B_BPC_PDC_POS, BPC_R1C_BPC_PDC_POS,)\
    /* BPC_R2 */\
	CMD(a, b, c, d, e, f, BPC_R2_BPC_BPC_TBLI1_CQ, BPC_R2A_REG_BPC_BPC_TBLI1, BPC_R2A_BPC_BPC_TBLI1, BPC_R2B_BPC_BPC_TBLI1, BPC_R2C_BPC_BPC_TBLI1,)\
	CMD(a, b, c, d, e, f, BPC_R2_BPC_BPC_TBLI2_CQ, BPC_R2A_REG_BPC_BPC_TBLI2, BPC_R2A_BPC_BPC_TBLI2, BPC_R2B_BPC_BPC_TBLI2, BPC_R2C_BPC_BPC_TBLI2,)\
    CMD(a, b, c, d, e, f, BPC_R2_BPC_PDC_POS_CQ, BPC_R2A_REG_BPC_PDC_POS, BPC_R2A_BPC_PDC_POS, BPC_R2B_BPC_PDC_POS, BPC_R2C_BPC_PDC_POS,)\
	/* LSC_R1 */\
	CMD(a, b, c, d, e, f, LSC_R1_LSC_CTL2_CQ, LSC_R1A_REG_LSC_CTL2, LSC_R1A_LSC_CTL2, LSC_R1B_LSC_CTL2, LSC_R1C_LSC_CTL2,)/* partial W */\
	CMD(a, b, c, d, e, f, LSC_R1_LSC_LBLOCK_CQ, LSC_R1A_REG_LSC_LBLOCK, LSC_R1A_LSC_LBLOCK, LSC_R1B_LSC_LBLOCK, LSC_R1C_LSC_LBLOCK,)/* partial W */\
	CMD(a, b, c, d, e, f, LSC_R1_LSC_TPIPE_OFST_CQ, LSC_R1A_REG_LSC_TPIPE_OFST, LSC_R1A_LSC_TPIPE_OFST, LSC_R1B_LSC_TPIPE_OFST, LSC_R1C_LSC_TPIPE_OFST,)/* partial W */\
	CMD(a, b, c, d, e, f, LSC_R1_LSC_TPIPE_SIZE_CQ, LSC_R1A_REG_LSC_TPIPE_SIZE, LSC_R1A_LSC_TPIPE_SIZE, LSC_R1B_LSC_TPIPE_SIZE, LSC_R1C_LSC_TPIPE_SIZE,)/* partial W */\
    /* CRP_R1 */\
	CMD(a, b, c, d, e, f, CRP_R1_CRP_X_POS_CQ, CRP_R1A_REG_CRP_X_POS, CRP_R1A_CRP_X_POS, CRP_R1B_CRP_X_POS, CRP_R1C_CRP_X_POS,)\
	CMD(a, b, c, d, e, f, CRP_R1_CRP_Y_POS_CQ, CRP_R1A_REG_CRP_Y_POS, CRP_R1A_CRP_Y_POS, CRP_R1B_CRP_Y_POS, CRP_R1C_CRP_Y_POS,)\
	/* LTM_R1 */\
	CMD(a, b, c, d, e, f, LTM_R1_LTM_TILE_NUM_CQ, LTM_R1A_REG_LTM_TILE_NUM, LTM_R1A_LTM_TILE_NUM, LTM_R1B_LTM_TILE_NUM, LTM_R1C_LTM_TILE_NUM,)/* partial W */\
	CMD(a, b, c, d, e, f, LTM_R1_LTM_TILE_CNTX_CQ, LTM_R1A_REG_LTM_TILE_CNTX, LTM_R1A_LTM_TILE_CNTX, LTM_R1B_LTM_TILE_CNTX, LTM_R1C_LTM_TILE_CNTX,)/* partial W */\
	CMD(a, b, c, d, e, f, LTM_R1_LTM_TILE_CNTY_CQ, LTM_R1A_REG_LTM_TILE_CNTY, LTM_R1A_LTM_TILE_CNTY, LTM_R1B_LTM_TILE_CNTY, LTM_R1C_LTM_TILE_CNTY,)/* partial W */\
	CMD(a, b, c, d, e, f, LTM_R1_LTM_TILE_SIZE_CQ, LTM_R1A_REG_LTM_TILE_SIZE, LTM_R1A_LTM_TILE_SIZE, LTM_R1B_LTM_TILE_SIZE, LTM_R1C_LTM_TILE_SIZE,)\
	/* MRG_R1 */\
	CMD(a, b, c, d, e, f, MRG_R1_MRG_CTL_CQ, MRG_R1A_REG_MRG_CTL, MRG_R1A_MRG_CTL, MRG_R1B_MRG_CTL, MRG_R1C_MRG_CTL,)\
	/* MRG_R2 */\
	CMD(a, b, c, d, e, f, MRG_R2_MRG_CTL_CQ, MRG_R2A_REG_MRG_CTL, MRG_R2A_MRG_CTL, MRG_R2B_MRG_CTL, MRG_R2C_MRG_CTL,)\
	/* MRG_R3 */\
	CMD(a, b, c, d, e, f, MRG_R3_MRG_CTL_CQ, MRG_R3A_REG_MRG_CTL, MRG_R3A_MRG_CTL, MRG_R3B_MRG_CTL, MRG_R3C_MRG_CTL,)\
	CMD(a, b, c, d, e, f, MRG_R3_MRG_CROP_CQ, MRG_R3A_REG_MRG_CROP, MRG_R3A_MRG_CROP, MRG_R3B_MRG_CROP, MRG_R3C_MRG_CROP,)\
	CMD(a, b, c, d, e, f, MRG_R3_MRG_VSIZE_CQ, MRG_R3A_REG_MRG_VSIZE, MRG_R3A_MRG_VSIZE, MRG_R3B_MRG_VSIZE, MRG_R3C_MRG_VSIZE,)\
	/* MRG_R12 */\
	CMD(a, b, c, d, e, f, MRG_R12_MRG_CTL_CQ, MRG_R12A_REG_MRG_CTL, MRG_R12A_MRG_CTL, MRG_R12B_MRG_CTL, MRG_R12C_MRG_CTL,)\
	CMD(a, b, c, d, e, f, MRG_R12_MRG_CROP_CQ, MRG_R12A_REG_MRG_CROP, MRG_R12A_MRG_CROP, MRG_R12B_MRG_CROP, MRG_R12C_MRG_CROP,)\
	CMD(a, b, c, d, e, f, MRG_R12_MRG_VSIZE_CQ, MRG_R12A_REG_MRG_VSIZE, MRG_R12A_MRG_VSIZE, MRG_R12B_MRG_VSIZE, MRG_R12C_MRG_VSIZE,)\
    /* CRP_R3 */\
	CMD(a, b, c, d, e, f, CRP_R3_CRP_X_POS_CQ, CRP_R3A_REG_CRP_X_POS, CRP_R3A_CRP_X_POS, CRP_R3B_CRP_X_POS, CRP_R3C_CRP_X_POS,)\
	CMD(a, b, c, d, e, f, CRP_R3_CRP_Y_POS_CQ, CRP_R3A_REG_CRP_Y_POS, CRP_R3A_CRP_Y_POS, CRP_R3B_CRP_Y_POS, CRP_R3C_CRP_Y_POS,)\
	/* MRG_R7 */\
	CMD(a, b, c, d, e, f, MRG_R7_MRG_CTL_CQ, MRG_R7A_REG_MRG_CTL, MRG_R7A_MRG_CTL, MRG_R7B_MRG_CTL, MRG_R7C_MRG_CTL,)\
	/* MRG_R11 */\
	CMD(a, b, c, d, e, f, MRG_R11_MRG_CTL_CQ, MRG_R11A_REG_MRG_CTL, MRG_R11A_MRG_CTL, MRG_R11B_MRG_CTL, MRG_R11C_MRG_CTL,)\
	/* RRZ_R1A */\
	CMD(a, b, c, d, e, f, RRZ_R1_RRZ_OUT_IMG_CQ, RRZ_R1A_REG_RRZ_OUT_IMG, RRZ_R1A_RRZ_OUT_IMG, RRZ_R1B_RRZ_OUT_IMG, RRZ_R1C_RRZ_OUT_IMG,)/* partial W */\
	CMD(a, b, c, d, e, f, RRZ_R1_RRZ_HORI_STEP_CQ, RRZ_R1A_REG_RRZ_HORI_STEP, RRZ_R1A_RRZ_HORI_STEP, RRZ_R1B_RRZ_HORI_STEP, RRZ_R1C_RRZ_HORI_STEP,)\
	CMD(a, b, c, d, e, f, RRZ_R1_RRZ_VERT_STEP_CQ, RRZ_R1A_REG_RRZ_VERT_STEP, RRZ_R1A_RRZ_VERT_STEP, RRZ_R1B_RRZ_VERT_STEP, RRZ_R1C_RRZ_VERT_STEP,)/* 0 will be re-cal */\
	/* MRG_R13 */\
	CMD(a, b, c, d, e, f, MRG_R13_MRG_CTL_CQ, MRG_R13A_REG_MRG_CTL, MRG_R13A_MRG_CTL, MRG_R13B_MRG_CTL, MRG_R13C_MRG_CTL,)\
	/* MRG_R14 */\
	CMD(a, b, c, d, e, f, MRG_R14_MRG_CTL_CQ, MRG_R14A_REG_MRG_CTL, MRG_R14A_MRG_CTL, MRG_R14B_MRG_CTL, MRG_R14C_MRG_CTL,)\
	/* RSS_R2A */\
    CMD(a, b, c, d, e, f, RSS_R2_RSS_OUT_IMG_CQ, RSS_R2A_REG_RSS_OUT_IMG, RSS_R2A_RSS_OUT_IMG, RSS_R2B_RSS_OUT_IMG, RSS_R2C_RSS_OUT_IMG,)/* partial W */\
	CMD(a, b, c, d, e, f, RSS_R2_RSS_HORI_STEP_CQ, RSS_R2A_REG_RSS_HORI_STEP, RSS_R2A_RSS_HORI_STEP, RSS_R2B_RSS_HORI_STEP, RSS_R2C_RSS_HORI_STEP,)\
	CMD(a, b, c, d, e, f, RSS_R2_RSS_VERT_STEP_CQ, RSS_R2A_REG_RSS_VERT_STEP, RSS_R2A_RSS_VERT_STEP, RSS_R2B_RSS_VERT_STEP, RSS_R2C_RSS_VERT_STEP,)/* 0 will be re-cal */\
    /* CRZ_R1A */\
    CMD(a, b, c, d, e, f, CRZ_R1_CRZ_OUT_IMG_CQ, CRZ_R1A_REG_CRZ_OUT_IMG, CRZ_R1A_CRZ_OUT_IMG, CRZ_R1B_CRZ_OUT_IMG, CRZ_R1C_CRZ_OUT_IMG,)/* partial W */\
	CMD(a, b, c, d, e, f, CRZ_R1_CRZ_HORI_STEP_CQ, CRZ_R1A_REG_CRZ_HORI_STEP, CRZ_R1A_CRZ_HORI_STEP, CRZ_R1B_CRZ_HORI_STEP, CRZ_R1C_CRZ_HORI_STEP,)\
	CMD(a, b, c, d, e, f, CRZ_R1_CRZ_VERT_STEP_CQ, CRZ_R1A_REG_CRZ_VERT_STEP, CRZ_R1A_CRZ_VERT_STEP, CRZ_R1B_CRZ_VERT_STEP, CRZ_R1C_CRZ_VERT_STEP,)/* 0 will be re-cal */\
	/* CRZ_R2A */\
    CMD(a, b, c, d, e, f, CRZ_R2_CRZ_OUT_IMG_CQ, CRZ_R2A_REG_CRZ_OUT_IMG, CRZ_R2A_CRZ_OUT_IMG, CRZ_R2B_CRZ_OUT_IMG, CRZ_R2C_CRZ_OUT_IMG,)/* partial W */\
	CMD(a, b, c, d, e, f, CRZ_R2_CRZ_HORI_STEP_CQ, CRZ_R2A_REG_CRZ_HORI_STEP, CRZ_R2A_CRZ_HORI_STEP, CRZ_R2B_CRZ_HORI_STEP, CRZ_R2C_CRZ_HORI_STEP,)\
	CMD(a, b, c, d, e, f, CRZ_R2_CRZ_VERT_STEP_CQ, CRZ_R2A_REG_CRZ_VERT_STEP, CRZ_R2A_CRZ_VERT_STEP, CRZ_R2B_CRZ_VERT_STEP, CRZ_R2C_CRZ_VERT_STEP,)/* 0 will be re-cal */\
    /* MRG_R4 */\
	CMD(a, b, c, d, e, f, MRG_R4_MRG_CTL_CQ, MRG_R4A_REG_MRG_CTL, MRG_R4A_MRG_CTL, MRG_R4B_MRG_CTL, MRG_R4C_MRG_CTL,)\
	/* MRG_R5 */\
	CMD(a, b, c, d, e, f, MRG_R5_MRG_CTL_CQ, MRG_R5A_REG_MRG_CTL, MRG_R5A_MRG_CTL, MRG_R5B_MRG_CTL, MRG_R5C_MRG_CTL,)\
	/* MRG_R6 */\
    CMD(a, b, c, d, e, f, MRG_R6_MRG_CTL_CQ, MRG_R6A_REG_MRG_CTL, MRG_R6A_MRG_CTL, MRG_R6B_MRG_CTL, MRG_R6C_MRG_CTL,)\
	/* MRG_R8 */\
	CMD(a, b, c, d, e, f, MRG_R8_MRG_CTL_CQ, MRG_R8A_REG_MRG_CTL, MRG_R8A_MRG_CTL, MRG_R8B_MRG_CTL, MRG_R8C_MRG_CTL,)\
	/* MRG_R10 */\
	CMD(a, b, c, d, e, f, MRG_R10_MRG_CTL_CQ, MRG_R10A_REG_MRG_CTL, MRG_R10A_MRG_CTL, MRG_R10B_MRG_CTL, MRG_R10C_MRG_CTL,)\

#define DUAL_ENGINE_LIST_HW_W_W(CMD, a, b, c, d, e, f) \
	/* SEP_R1 */\
	CMD(a, b, c, d, e, f, SEP_R1_SEP_CROP_CQ, SEP_R1A_REG_SEP_CROP, SEP_R1A_SEP_CROP, SEP_R1B_SEP_CROP, SEP_R1C_SEP_CROP,)\
	/* LSCI_R1 */\
	CMD(a, b, c, d, e, f, LSCI_R1_LSCI_OFST_ADDR_CQ, LSCI_R1A_REG_LSCI_OFST_ADDR, LSCI_R1A_LSCI_OFST_ADDR, LSCI_R1B_LSCI_OFST_ADDR, LSCI_R1C_LSCI_OFST_ADDR,)\
	CMD(a, b, c, d, e, f, LSCI_R1_LSCI_XSIZE_CQ, LSCI_R1A_REG_LSCI_XSIZE, LSCI_R1A_LSCI_XSIZE, LSCI_R1B_LSCI_XSIZE, LSCI_R1C_LSCI_XSIZE,)\
	/* MRG_R1 */\
	CMD(a, b, c, d, e, f, MRG_R1_MRG_CROP_CQ, MRG_R1A_REG_MRG_CROP, MRG_R1A_MRG_CROP, MRG_R1B_MRG_CROP, MRG_R1C_MRG_CROP,)\
	CMD(a, b, c, d, e, f, MRG_R1_MRG_VSIZE_CQ, MRG_R1A_REG_MRG_VSIZE, MRG_R1A_MRG_VSIZE, MRG_R1B_MRG_VSIZE, MRG_R1C_MRG_VSIZE,)\
	/* MRG_R2 */\
	CMD(a, b, c, d, e, f, MRG_R2_MRG_CROP_CQ, MRG_R2A_REG_MRG_CROP, MRG_R2A_MRG_CROP, MRG_R2B_MRG_CROP, MRG_R2C_MRG_CROP,)\
	CMD(a, b, c, d, e, f, MRG_R2_MRG_VSIZE_CQ, MRG_R2A_REG_MRG_VSIZE, MRG_R2A_MRG_VSIZE, MRG_R2B_MRG_VSIZE, MRG_R2C_MRG_VSIZE,)\
	/* MRG_R4 */\
	CMD(a, b, c, d, e, f, MRG_R4_MRG_CROP_CQ, MRG_R4A_REG_MRG_CROP, MRG_R4A_MRG_CROP, MRG_R4B_MRG_CROP, MRG_R4C_MRG_CROP,)\
	CMD(a, b, c, d, e, f, MRG_R4_MRG_VSIZE_CQ, MRG_R4A_REG_MRG_VSIZE, MRG_R4A_MRG_VSIZE, MRG_R4B_MRG_VSIZE, MRG_R4C_MRG_VSIZE,)\
	/* MRG_R5 */\
	CMD(a, b, c, d, e, f, MRG_R5_MRG_CROP_CQ, MRG_R5A_REG_MRG_CROP, MRG_R5A_MRG_CROP, MRG_R5B_MRG_CROP, MRG_R5C_MRG_CROP,)\
	CMD(a, b, c, d, e, f, MRG_R5_MRG_VSIZE_CQ, MRG_R5A_REG_MRG_VSIZE, MRG_R5A_MRG_VSIZE, MRG_R5B_MRG_VSIZE, MRG_R5C_MRG_VSIZE,)\
	/* MRG_R6 */\
	CMD(a, b, c, d, e, f, MRG_R6_MRG_CROP_CQ, MRG_R6A_REG_MRG_CROP, MRG_R6A_MRG_CROP, MRG_R6B_MRG_CROP, MRG_R6C_MRG_CROP,)\
	CMD(a, b, c, d, e, f, MRG_R6_MRG_VSIZE_CQ, MRG_R6A_REG_MRG_VSIZE, MRG_R6A_MRG_VSIZE, MRG_R6B_MRG_VSIZE, MRG_R6C_MRG_VSIZE,)\
	/* MRG_R7 */\
	CMD(a, b, c, d, e, f, MRG_R7_MRG_CROP_CQ, MRG_R7A_REG_MRG_CROP, MRG_R7A_MRG_CROP, MRG_R7B_MRG_CROP, MRG_R7C_MRG_CROP,)\
	CMD(a, b, c, d, e, f, MRG_R7_MRG_VSIZE_CQ, MRG_R7A_REG_MRG_VSIZE, MRG_R7A_MRG_VSIZE, MRG_R7B_MRG_VSIZE, MRG_R7C_MRG_VSIZE,)\
	/* MRG_R8 */\
	CMD(a, b, c, d, e, f, MRG_R8_MRG_CROP_CQ, MRG_R8A_REG_MRG_CROP, MRG_R8A_MRG_CROP, MRG_R8B_MRG_CROP, MRG_R8C_MRG_CROP,)\
	CMD(a, b, c, d, e, f, MRG_R8_MRG_VSIZE_CQ, MRG_R8A_REG_MRG_VSIZE, MRG_R8A_MRG_VSIZE, MRG_R8B_MRG_VSIZE, MRG_R8C_MRG_VSIZE,)\
	/* MRG_R10 */\
	CMD(a, b, c, d, e, f, MRG_R10_MRG_CROP_CQ, MRG_R10A_REG_MRG_CROP, MRG_R10A_MRG_CROP, MRG_R10B_MRG_CROP, MRG_R10C_MRG_CROP,)\
	CMD(a, b, c, d, e, f, MRG_R10_MRG_VSIZE_CQ, MRG_R10A_REG_MRG_VSIZE, MRG_R10A_MRG_VSIZE, MRG_R10B_MRG_VSIZE, MRG_R10C_MRG_VSIZE,)\
	/* MRG_R11 */\
	CMD(a, b, c, d, e, f, MRG_R11_MRG_CROP_CQ, MRG_R11A_REG_MRG_CROP, MRG_R11A_MRG_CROP, MRG_R11B_MRG_CROP, MRG_R11C_MRG_CROP,)\
	CMD(a, b, c, d, e, f, MRG_R11_MRG_VSIZE_CQ, MRG_R11A_REG_MRG_VSIZE, MRG_R11A_MRG_VSIZE, MRG_R11B_MRG_VSIZE, MRG_R11C_MRG_VSIZE,)\
	/* MRG_R13 */\
	CMD(a, b, c, d, e, f, MRG_R13_MRG_CROP_CQ, MRG_R13A_REG_MRG_CROP, MRG_R13A_MRG_CROP, MRG_R13B_MRG_CROP, MRG_R13C_MRG_CROP,)\
	CMD(a, b, c, d, e, f, MRG_R13_MRG_VSIZE_CQ, MRG_R13A_REG_MRG_VSIZE, MRG_R13A_MRG_VSIZE, MRG_R13B_MRG_VSIZE, MRG_R13C_MRG_VSIZE,)\
	/* MRG_R14 */\
	CMD(a, b, c, d, e, f, MRG_R14_MRG_CROP_CQ, MRG_R14A_REG_MRG_CROP, MRG_R14A_MRG_CROP, MRG_R14B_MRG_CROP, MRG_R14C_MRG_CROP,)\
	CMD(a, b, c, d, e, f, MRG_R14_MRG_VSIZE_CQ, MRG_R14A_REG_MRG_VSIZE, MRG_R14A_MRG_VSIZE, MRG_R14B_MRG_VSIZE, MRG_R14C_MRG_VSIZE,)\
	/* RRZ_R1 */\
	CMD(a, b, c, d, e, f, RRZ_R1_RRZ_IN_IMG_CQ, RRZ_R1A_REG_RRZ_IN_IMG, RRZ_R1A_RRZ_IN_IMG, RRZ_R1B_RRZ_IN_IMG, RRZ_R1C_RRZ_IN_IMG,)\
	CMD(a, b, c, d, e, f, RRZ_R1_RRZ_HORI_INT_OFST_CQ, RRZ_R1A_REG_RRZ_HORI_INT_OFST, RRZ_R1A_RRZ_HORI_INT_OFST, RRZ_R1B_RRZ_HORI_INT_OFST, RRZ_R1C_RRZ_HORI_INT_OFST,)\
	CMD(a, b, c, d, e, f, RRZ_R1_RRZ_HORI_SUB_OFST_CQ, RRZ_R1A_REG_RRZ_HORI_SUB_OFST, RRZ_R1A_RRZ_HORI_SUB_OFST, RRZ_R1B_RRZ_HORI_SUB_OFST, RRZ_R1C_RRZ_HORI_SUB_OFST,)\
	/* SLK_R1 */\
	CMD(a, b, c, d, e, f, SLK_R1_SLK_CEN_CQ, SLK_R1A_REG_SLK_CEN, SLK_R1A_SLK_CEN, SLK_R1B_SLK_CEN, SLK_R1C_SLK_CEN,)\
	CMD(a, b, c, d, e, f, SLK_R1_SLK_RR_CON0_CQ, SLK_R1A_REG_SLK_RR_CON0, SLK_R1A_SLK_RR_CON0, SLK_R1B_SLK_RR_CON0, SLK_R1C_SLK_RR_CON0,)\
	CMD(a, b, c, d, e, f, SLK_R1_SLK_RR_CON1_CQ, SLK_R1A_REG_SLK_RR_CON1, SLK_R1A_SLK_RR_CON1, SLK_R1B_SLK_RR_CON1, SLK_R1C_SLK_RR_CON1,)\
	CMD(a, b, c, d, e, f, SLK_R1_SLK_GAIN_CQ, SLK_R1A_REG_SLK_GAIN, SLK_R1A_SLK_GAIN, SLK_R1B_SLK_GAIN, SLK_R1C_SLK_GAIN,)\
	CMD(a, b, c, d, e, f, SLK_R1_SLK_XOFF_CQ, SLK_R1A_REG_SLK_XOFF, SLK_R1A_SLK_XOFF, SLK_R1B_SLK_XOFF, SLK_R1C_SLK_XOFF,)\
	CMD(a, b, c, d, e, f, SLK_R1_SLK_YOFF_CQ, SLK_R1A_REG_SLK_YOFF, SLK_R1A_SLK_YOFF, SLK_R1B_SLK_YOFF, SLK_R1C_SLK_YOFF,)\
	CMD(a, b, c, d, e, f, SLK_R1_SLK_SLP_CON0_CQ, SLK_R1A_REG_SLK_SLP_CON0, SLK_R1A_SLK_SLP_CON0, SLK_R1B_SLK_SLP_CON0, SLK_R1C_SLK_SLP_CON0,)\
	CMD(a, b, c, d, e, f, SLK_R1_SLK_SLP_CON1_CQ, SLK_R1A_REG_SLK_SLP_CON1, SLK_R1A_SLK_SLP_CON1, SLK_R1B_SLK_SLP_CON1, SLK_R1C_SLK_SLP_CON1,)\
	CMD(a, b, c, d, e, f, SLK_R1_SLK_SLP_CON2_CQ, SLK_R1A_REG_SLK_SLP_CON2, SLK_R1A_SLK_SLP_CON2, SLK_R1B_SLK_SLP_CON2, SLK_R1C_SLK_SLP_CON2,)\
	CMD(a, b, c, d, e, f, SLK_R1_SLK_SLP_CON3_CQ, SLK_R1A_REG_SLK_SLP_CON3, SLK_R1A_SLK_SLP_CON3, SLK_R1B_SLK_SLP_CON3, SLK_R1C_SLK_SLP_CON3,)\
	CMD(a, b, c, d, e, f, SLK_R1_SLK_SIZE_CQ, SLK_R1A_REG_SLK_SIZE, SLK_R1A_SLK_SIZE, SLK_R1B_SLK_SIZE, SLK_R1C_SLK_SIZE,)\
	/* SLK_R2 */\
	CMD(a, b, c, d, e, f, SLK_R2_SLK_CEN_CQ, SLK_R2A_REG_SLK_CEN, SLK_R2A_SLK_CEN, SLK_R2B_SLK_CEN, SLK_R2C_SLK_CEN,)\
	CMD(a, b, c, d, e, f, SLK_R2_SLK_RR_CON0_CQ, SLK_R2A_REG_SLK_RR_CON0, SLK_R2A_SLK_RR_CON0, SLK_R2B_SLK_RR_CON0, SLK_R2C_SLK_RR_CON0,)\
	CMD(a, b, c, d, e, f, SLK_R2_SLK_RR_CON1_CQ, SLK_R2A_REG_SLK_RR_CON1, SLK_R2A_SLK_RR_CON1, SLK_R2B_SLK_RR_CON1, SLK_R2C_SLK_RR_CON1,)\
	CMD(a, b, c, d, e, f, SLK_R2_SLK_GAIN_CQ, SLK_R2A_REG_SLK_GAIN, SLK_R2A_SLK_GAIN, SLK_R2B_SLK_GAIN, SLK_R2C_SLK_GAIN,)\
	CMD(a, b, c, d, e, f, SLK_R2_SLK_XOFF_CQ, SLK_R2A_REG_SLK_XOFF, SLK_R2A_SLK_XOFF, SLK_R2B_SLK_XOFF, SLK_R2C_SLK_XOFF,)\
	CMD(a, b, c, d, e, f, SLK_R2_SLK_YOFF_CQ, SLK_R2A_REG_SLK_YOFF, SLK_R2A_SLK_YOFF, SLK_R2B_SLK_YOFF, SLK_R2C_SLK_YOFF,)\
	CMD(a, b, c, d, e, f, SLK_R2_SLK_SLP_CON0_CQ, SLK_R2A_REG_SLK_SLP_CON0, SLK_R2A_SLK_SLP_CON0, SLK_R2B_SLK_SLP_CON0, SLK_R2C_SLK_SLP_CON0,)\
	CMD(a, b, c, d, e, f, SLK_R2_SLK_SLP_CON1_CQ, SLK_R2A_REG_SLK_SLP_CON1, SLK_R2A_SLK_SLP_CON1, SLK_R2B_SLK_SLP_CON1, SLK_R2C_SLK_SLP_CON1,)\
	CMD(a, b, c, d, e, f, SLK_R2_SLK_SLP_CON2_CQ, SLK_R2A_REG_SLK_SLP_CON2, SLK_R2A_SLK_SLP_CON2, SLK_R2B_SLK_SLP_CON2, SLK_R2C_SLK_SLP_CON2,)\
	CMD(a, b, c, d, e, f, SLK_R2_SLK_SLP_CON3_CQ, SLK_R2A_REG_SLK_SLP_CON3, SLK_R2A_SLK_SLP_CON3, SLK_R2B_SLK_SLP_CON3, SLK_R2C_SLK_SLP_CON3,)\
	CMD(a, b, c, d, e, f, SLK_R2_SLK_SIZE_CQ, SLK_R2A_REG_SLK_SIZE, SLK_R2A_SLK_SIZE, SLK_R2B_SLK_SIZE, SLK_R2C_SLK_SIZE,)\
	/* CRP_R4 */\
	CMD(a, b, c, d, e, f, CRP_R4_CRP_X_POS_CQ, CRP_R4A_REG_CRP_X_POS, CRP_R4A_CRP_X_POS, CRP_R4B_CRP_X_POS, CRP_R4C_CRP_X_POS,)\
	CMD(a, b, c, d, e, f, CRP_R4_CRP_Y_POS_CQ, CRP_R4A_REG_CRP_Y_POS, CRP_R4A_CRP_Y_POS, CRP_R4B_CRP_Y_POS, CRP_R4C_CRP_Y_POS,)\
	/* RSS_R2 */\
	CMD(a, b, c, d, e, f, RSS_R2_RSS_IN_IMG_CQ, RSS_R2A_REG_RSS_IN_IMG, RSS_R2A_RSS_IN_IMG, RSS_R2B_RSS_IN_IMG, RSS_R2C_RSS_IN_IMG,)\
	CMD(a, b, c, d, e, f, RSS_R2_RSS_LUMA_HORI_INT_OFST_CQ, RSS_R2A_REG_RSS_LUMA_HORI_INT_OFST, RSS_R2A_RSS_LUMA_HORI_INT_OFST, RSS_R2B_RSS_LUMA_HORI_INT_OFST, RSS_R2C_RSS_LUMA_HORI_INT_OFST,)\
	CMD(a, b, c, d, e, f, RSS_R2_RSS_LUMA_HORI_SUB_OFST_CQ, RSS_R2A_REG_RSS_LUMA_HORI_SUB_OFST, RSS_R2A_RSS_LUMA_HORI_SUB_OFST, RSS_R2B_RSS_LUMA_HORI_SUB_OFST, RSS_R2C_RSS_LUMA_HORI_SUB_OFST,)\
    /* CRZ_R1 */\
	CMD(a, b, c, d, e, f, CRZ_R1_CRZ_IN_IMG_CQ, CRZ_R1A_REG_CRZ_IN_IMG, CRZ_R1A_CRZ_IN_IMG, CRZ_R1B_CRZ_IN_IMG, CRZ_R1C_CRZ_IN_IMG,)\
	CMD(a, b, c, d, e, f, CRZ_R1_CRZ_LUMA_HORI_INT_OFST_CQ, CRZ_R1A_REG_CRZ_LUMA_HORI_INT_OFST, CRZ_R1A_CRZ_LUMA_HORI_INT_OFST, CRZ_R1B_CRZ_LUMA_HORI_INT_OFST, CRZ_R1C_CRZ_LUMA_HORI_INT_OFST,)\
	CMD(a, b, c, d, e, f, CRZ_R1_CRZ_LUMA_HORI_SUB_OFST_CQ, CRZ_R1A_REG_CRZ_LUMA_HORI_SUB_OFST, CRZ_R1A_CRZ_LUMA_HORI_SUB_OFST, CRZ_R1B_CRZ_LUMA_HORI_SUB_OFST, CRZ_R1C_CRZ_LUMA_HORI_SUB_OFST,)\
    CMD(a, b, c, d, e, f, CRZ_R1_CRZ_CHRO_HORI_INT_OFST_CQ, CRZ_R1A_REG_CRZ_CHRO_HORI_INT_OFST, CRZ_R1A_CRZ_CHRO_HORI_INT_OFST, CRZ_R1B_CRZ_CHRO_HORI_INT_OFST, CRZ_R1C_CRZ_CHRO_HORI_INT_OFST,)\
	CMD(a, b, c, d, e, f, CRZ_R1_CRZ_CHRO_HORI_SUB_OFST_CQ, CRZ_R1A_REG_CRZ_CHRO_HORI_SUB_OFST, CRZ_R1A_CRZ_CHRO_HORI_SUB_OFST, CRZ_R1B_CRZ_CHRO_HORI_SUB_OFST, CRZ_R1C_CRZ_CHRO_HORI_SUB_OFST,)\
	/* CRZ_R2 */\
	CMD(a, b, c, d, e, f, CRZ_R2_CRZ_IN_IMG_CQ, CRZ_R2A_REG_CRZ_IN_IMG, CRZ_R2A_CRZ_IN_IMG, CRZ_R2B_CRZ_IN_IMG, CRZ_R2C_CRZ_IN_IMG,)\
	CMD(a, b, c, d, e, f, CRZ_R2_CRZ_LUMA_HORI_INT_OFST_CQ, CRZ_R2A_REG_CRZ_LUMA_HORI_INT_OFST, CRZ_R2A_CRZ_LUMA_HORI_INT_OFST, CRZ_R2B_CRZ_LUMA_HORI_INT_OFST, CRZ_R2C_CRZ_LUMA_HORI_INT_OFST,)\
	CMD(a, b, c, d, e, f, CRZ_R2_CRZ_LUMA_HORI_SUB_OFST_CQ, CRZ_R2A_REG_CRZ_LUMA_HORI_SUB_OFST, CRZ_R2A_CRZ_LUMA_HORI_SUB_OFST, CRZ_R2B_CRZ_LUMA_HORI_SUB_OFST, CRZ_R2C_CRZ_LUMA_HORI_SUB_OFST,)\
    CMD(a, b, c, d, e, f, CRZ_R2_CRZ_CHRO_HORI_INT_OFST_CQ, CRZ_R2A_REG_CRZ_CHRO_HORI_INT_OFST, CRZ_R2A_CRZ_CHRO_HORI_INT_OFST, CRZ_R2B_CRZ_CHRO_HORI_INT_OFST, CRZ_R2C_CRZ_CHRO_HORI_INT_OFST,)\
	CMD(a, b, c, d, e, f, CRZ_R2_CRZ_CHRO_HORI_SUB_OFST_CQ, CRZ_R2A_REG_CRZ_CHRO_HORI_SUB_OFST, CRZ_R2A_CRZ_CHRO_HORI_SUB_OFST, CRZ_R2B_CRZ_CHRO_HORI_SUB_OFST, CRZ_R2C_CRZ_CHRO_HORI_SUB_OFST,)\
	/* CRSP_R1 */\
    CMD(a, b, c, d, e, f, CRSP_R1_CRSP_OUT_IMG_CQ, CRSP_R1A_REG_CRSP_OUT_IMG, CRSP_R1A_CRSP_OUT_IMG, CRSP_R1B_CRSP_OUT_IMG, CRSP_R1C_CRSP_OUT_IMG,)\
    CMD(a, b, c, d, e, f, CRSP_R1_CRSP_CROP_X_CQ, CRSP_R1A_REG_CRSP_CROP_X, CRSP_R1A_CRSP_CROP_X, CRSP_R1B_CRSP_CROP_X, CRSP_R1C_CRSP_CROP_X,)\
    CMD(a, b, c, d, e, f, CRSP_R1_CRSP_CROP_Y_CQ, CRSP_R1A_REG_CRSP_CROP_Y, CRSP_R1A_CRSP_CROP_Y, CRSP_R1B_CRSP_CROP_Y, CRSP_R1C_CRSP_CROP_Y,)\
    /* CRSP_R2 */\
    CMD(a, b, c, d, e, f, CRSP_R2_CRSP_OUT_IMG_CQ, CRSP_R2A_REG_CRSP_OUT_IMG, CRSP_R2A_CRSP_OUT_IMG, CRSP_R2B_CRSP_OUT_IMG, CRSP_R2C_CRSP_OUT_IMG,)\
    CMD(a, b, c, d, e, f, CRSP_R2_CRSP_CROP_X_CQ, CRSP_R2A_REG_CRSP_CROP_X, CRSP_R2A_CRSP_CROP_X, CRSP_R2B_CRSP_CROP_X, CRSP_R2C_CRSP_CROP_X,)\
    CMD(a, b, c, d, e, f, CRSP_R2_CRSP_CROP_Y_CQ, CRSP_R2A_REG_CRSP_CROP_Y, CRSP_R2A_CRSP_CROP_Y, CRSP_R2B_CRSP_CROP_Y, CRSP_R2C_CRSP_CROP_Y,)\

/* Direct copy non-AF registers */
#define DUAL_ENGINE_LIST_HW_RX_WX(CMD, a, b, c, d, e, f) \
	/* FBND_R1 */\
	CMD(a, b, c, d, e, f, FBND_R1_FBND_CFG_CQ, FBND_R1A_REG_FBND_CFG, FBND_R1A_FBND_CFG, FBND_R1B_FBND_CFG, FBND_R1C_FBND_CFG,)\
	/* OBC_R1 */\
	CMD(a, b, c, d, e, f, OBC_R1_OBC_CTL_CQ, OBC_R1A_REG_OBC_CTL, OBC_R1A_OBC_CTL, OBC_R1B_OBC_CTL, OBC_R1C_OBC_CTL,)\
	CMD(a, b, c, d, e, f, OBC_R1_OBC_DBS_CQ, OBC_R1A_REG_OBC_DBS, OBC_R1A_OBC_DBS, OBC_R1B_OBC_DBS, OBC_R1C_OBC_DBS,)\
	CMD(a, b, c, d, e, f, OBC_R1_OBC_GRAY_BLD_0_CQ, OBC_R1A_REG_OBC_GRAY_BLD_0, OBC_R1A_OBC_GRAY_BLD_0, OBC_R1B_OBC_GRAY_BLD_0, OBC_R1C_OBC_GRAY_BLD_0,)\
	CMD(a, b, c, d, e, f, OBC_R1_OBC_GRAY_BLD_1_CQ, OBC_R1A_REG_OBC_GRAY_BLD_1, OBC_R1A_OBC_GRAY_BLD_1, OBC_R1B_OBC_GRAY_BLD_1, OBC_R1C_OBC_GRAY_BLD_1,)\
	CMD(a, b, c, d, e, f, OBC_R1_OBC_GRAY_BLD_2_CQ, OBC_R1A_REG_OBC_GRAY_BLD_2, OBC_R1A_OBC_GRAY_BLD_2, OBC_R1B_OBC_GRAY_BLD_2, OBC_R1C_OBC_GRAY_BLD_2,)\
	CMD(a, b, c, d, e, f, OBC_R1_OBC_BIAS_LUT_R0_CQ, OBC_R1A_REG_OBC_BIAS_LUT_R0, OBC_R1A_OBC_BIAS_LUT_R0, OBC_R1B_OBC_BIAS_LUT_R0, OBC_R1C_OBC_BIAS_LUT_R0,)\
	CMD(a, b, c, d, e, f, OBC_R1_OBC_BIAS_LUT_R1_CQ, OBC_R1A_REG_OBC_BIAS_LUT_R1, OBC_R1A_OBC_BIAS_LUT_R1, OBC_R1B_OBC_BIAS_LUT_R1, OBC_R1C_OBC_BIAS_LUT_R1,)\
	CMD(a, b, c, d, e, f, OBC_R1_OBC_BIAS_LUT_R2_CQ, OBC_R1A_REG_OBC_BIAS_LUT_R2, OBC_R1A_OBC_BIAS_LUT_R2, OBC_R1B_OBC_BIAS_LUT_R2, OBC_R1C_OBC_BIAS_LUT_R2,)\
	CMD(a, b, c, d, e, f, OBC_R1_OBC_BIAS_LUT_R3_CQ, OBC_R1A_REG_OBC_BIAS_LUT_R3, OBC_R1A_OBC_BIAS_LUT_R3, OBC_R1B_OBC_BIAS_LUT_R3, OBC_R1C_OBC_BIAS_LUT_R3,)\
	CMD(a, b, c, d, e, f, OBC_R1_OBC_BIAS_LUT_G0_CQ, OBC_R1A_REG_OBC_BIAS_LUT_G0, OBC_R1A_OBC_BIAS_LUT_G0, OBC_R1B_OBC_BIAS_LUT_G0, OBC_R1C_OBC_BIAS_LUT_G0,)\
	CMD(a, b, c, d, e, f, OBC_R1_OBC_BIAS_LUT_G1_CQ, OBC_R1A_REG_OBC_BIAS_LUT_G1, OBC_R1A_OBC_BIAS_LUT_G1, OBC_R1B_OBC_BIAS_LUT_G1, OBC_R1C_OBC_BIAS_LUT_G1,)\
	CMD(a, b, c, d, e, f, OBC_R1_OBC_BIAS_LUT_G2_CQ, OBC_R1A_REG_OBC_BIAS_LUT_G2, OBC_R1A_OBC_BIAS_LUT_G2, OBC_R1B_OBC_BIAS_LUT_G2, OBC_R1C_OBC_BIAS_LUT_G2,)\
	CMD(a, b, c, d, e, f, OBC_R1_OBC_BIAS_LUT_G3_CQ, OBC_R1A_REG_OBC_BIAS_LUT_G3, OBC_R1A_OBC_BIAS_LUT_G3, OBC_R1B_OBC_BIAS_LUT_G3, OBC_R1C_OBC_BIAS_LUT_G3,)\
	CMD(a, b, c, d, e, f, OBC_R1_OBC_BIAS_LUT_B0_CQ, OBC_R1A_REG_OBC_BIAS_LUT_B0, OBC_R1A_OBC_BIAS_LUT_B0, OBC_R1B_OBC_BIAS_LUT_B0, OBC_R1C_OBC_BIAS_LUT_B0,)\
	CMD(a, b, c, d, e, f, OBC_R1_OBC_BIAS_LUT_B1_CQ, OBC_R1A_REG_OBC_BIAS_LUT_B1, OBC_R1A_OBC_BIAS_LUT_B1, OBC_R1B_OBC_BIAS_LUT_B1, OBC_R1C_OBC_BIAS_LUT_B1,)\
	CMD(a, b, c, d, e, f, OBC_R1_OBC_BIAS_LUT_B2_CQ, OBC_R1A_REG_OBC_BIAS_LUT_B2, OBC_R1A_OBC_BIAS_LUT_B2, OBC_R1B_OBC_BIAS_LUT_B2, OBC_R1C_OBC_BIAS_LUT_B2,)\
	CMD(a, b, c, d, e, f, OBC_R1_OBC_BIAS_LUT_B3_CQ, OBC_R1A_REG_OBC_BIAS_LUT_B3, OBC_R1A_OBC_BIAS_LUT_B3, OBC_R1B_OBC_BIAS_LUT_B3, OBC_R1C_OBC_BIAS_LUT_B3,)\
	CMD(a, b, c, d, e, f, OBC_R1_OBC_WBG_RB_CQ, OBC_R1A_REG_OBC_WBG_RB, OBC_R1A_OBC_WBG_RB, OBC_R1B_OBC_WBG_RB, OBC_R1C_OBC_WBG_RB,)\
	CMD(a, b, c, d, e, f, OBC_R1_OBC_WBG_G_CQ, OBC_R1A_REG_OBC_WBG_G, OBC_R1A_OBC_WBG_G, OBC_R1B_OBC_WBG_G, OBC_R1C_OBC_WBG_G,)\
	CMD(a, b, c, d, e, f, OBC_R1_OBC_WBIG_RB_CQ, OBC_R1A_REG_OBC_WBIG_RB, OBC_R1A_OBC_WBIG_RB, OBC_R1B_OBC_WBIG_RB, OBC_R1C_OBC_WBIG_RB,)\
	CMD(a, b, c, d, e, f, OBC_R1_OBC_WBIG_G_CQ, OBC_R1A_REG_OBC_WBIG_G, OBC_R1A_OBC_WBIG_G, OBC_R1B_OBC_WBIG_G, OBC_R1C_OBC_WBIG_G,)\
	CMD(a, b, c, d, e, f, OBC_R1_OBC_OBG_RB_CQ, OBC_R1A_REG_OBC_OBG_RB, OBC_R1A_OBC_OBG_RB, OBC_R1B_OBC_OBG_RB, OBC_R1C_OBC_OBG_RB,)\
	CMD(a, b, c, d, e, f, OBC_R1_OBC_OBG_G_CQ, OBC_R1A_REG_OBC_OBG_G, OBC_R1A_OBC_OBG_G, OBC_R1B_OBC_OBG_G, OBC_R1C_OBC_OBG_G,)\
	CMD(a, b, c, d, e, f, OBC_R1_OBC_OFFSET_R_CQ, OBC_R1A_REG_OBC_OFFSET_R, OBC_R1A_OBC_OFFSET_R, OBC_R1B_OBC_OFFSET_R, OBC_R1C_OBC_OFFSET_R,)\
	CMD(a, b, c, d, e, f, OBC_R1_OBC_OFFSET_GR_CQ, OBC_R1A_REG_OBC_OFFSET_GR, OBC_R1A_OBC_OFFSET_GR, OBC_R1B_OBC_OFFSET_GR, OBC_R1C_OBC_OFFSET_GR,)\
	CMD(a, b, c, d, e, f, OBC_R1_OBC_OFFSET_GB_CQ, OBC_R1A_REG_OBC_OFFSET_GB, OBC_R1A_OBC_OFFSET_GB, OBC_R1B_OBC_OFFSET_GB, OBC_R1C_OBC_OFFSET_GB,)\
	CMD(a, b, c, d, e, f, OBC_R1_OBC_OFFSET_B_CQ, OBC_R1A_REG_OBC_OFFSET_B, OBC_R1A_OBC_OFFSET_B, OBC_R1B_OBC_OFFSET_B, OBC_R1C_OBC_OFFSET_B,)\
	CMD(a, b, c, d, e, f, OBC_R1_OBC_HDR_CQ, OBC_R1A_REG_OBC_HDR, OBC_R1A_OBC_HDR, OBC_R1B_OBC_HDR, OBC_R1C_OBC_HDR,)\
	/* BPC_R1 */\
	CMD(a, b, c, d, e, f, BPC_R1_BPC_BPC_BLD_CQ, BPC_R1A_REG_BPC_BPC_BLD, BPC_R1A_BPC_BPC_BLD, BPC_R1B_BPC_BPC_BLD, BPC_R1C_BPC_BPC_BLD,)\
	CMD(a, b, c, d, e, f, BPC_R1_BPC_BPC_TH1_CQ, BPC_R1A_REG_BPC_BPC_TH1, BPC_R1A_BPC_BPC_TH1, BPC_R1B_BPC_BPC_TH1, BPC_R1C_BPC_BPC_TH1,)\
	CMD(a, b, c, d, e, f, BPC_R1_BPC_BPC_TH2_CQ, BPC_R1A_REG_BPC_BPC_TH2, BPC_R1A_BPC_BPC_TH2, BPC_R1B_BPC_BPC_TH2, BPC_R1C_BPC_BPC_TH2,)\
	CMD(a, b, c, d, e, f, BPC_R1_BPC_BPC_TH3_CQ, BPC_R1A_REG_BPC_BPC_TH3, BPC_R1A_BPC_BPC_TH3, BPC_R1B_BPC_BPC_TH3, BPC_R1C_BPC_BPC_TH3,)\
	CMD(a, b, c, d, e, f, BPC_R1_BPC_BPC_TH4_CQ, BPC_R1A_REG_BPC_BPC_TH4, BPC_R1A_BPC_BPC_TH4, BPC_R1B_BPC_BPC_TH4, BPC_R1C_BPC_BPC_TH4,)\
	CMD(a, b, c, d, e, f, BPC_R1_BPC_BPC_TH5_CQ, BPC_R1A_REG_BPC_BPC_TH5, BPC_R1A_BPC_BPC_TH5, BPC_R1B_BPC_BPC_TH5, BPC_R1C_BPC_BPC_TH5,)\
	CMD(a, b, c, d, e, f, BPC_R1_BPC_BPC_TH6_CQ, BPC_R1A_REG_BPC_BPC_TH6, BPC_R1A_BPC_BPC_TH6, BPC_R1B_BPC_BPC_TH6, BPC_R1C_BPC_BPC_TH6,)\
	CMD(a, b, c, d, e, f, BPC_R1_BPC_BPC_DTC_CQ, BPC_R1A_REG_BPC_BPC_DTC, BPC_R1A_BPC_BPC_DTC, BPC_R1B_BPC_BPC_DTC, BPC_R1C_BPC_BPC_DTC,)\
	CMD(a, b, c, d, e, f, BPC_R1_BPC_BPC_COR_CQ, BPC_R1A_REG_BPC_BPC_COR, BPC_R1A_BPC_BPC_COR, BPC_R1B_BPC_BPC_COR, BPC_R1C_BPC_BPC_COR,)\
	CMD(a, b, c, d, e, f, BPC_R1_BPC_BPC_RANK_CQ, BPC_R1A_REG_BPC_BPC_RANK, BPC_R1A_BPC_BPC_RANK, BPC_R1B_BPC_BPC_RANK, BPC_R1C_BPC_BPC_RANK,)\
	CMD(a, b, c, d, e, f, BPC_R1_BPC_BPC_TH1_C_CQ, BPC_R1A_REG_BPC_BPC_TH1_C, BPC_R1A_BPC_BPC_TH1_C, BPC_R1B_BPC_BPC_TH1_C, BPC_R1C_BPC_BPC_TH1_C,)\
	CMD(a, b, c, d, e, f, BPC_R1_BPC_BPC_TH2_C_CQ, BPC_R1A_REG_BPC_BPC_TH2_C, BPC_R1A_BPC_BPC_TH2_C, BPC_R1B_BPC_BPC_TH2_C, BPC_R1C_BPC_BPC_TH2_C,)\
	CMD(a, b, c, d, e, f, BPC_R1_BPC_BPC_TH3_C_CQ, BPC_R1A_REG_BPC_BPC_TH3_C, BPC_R1A_BPC_BPC_TH3_C, BPC_R1B_BPC_BPC_TH3_C, BPC_R1C_BPC_BPC_TH3_C,)\
	CMD(a, b, c, d, e, f, BPC_R1_BPC_BPC_LL_CQ, BPC_R1A_REG_BPC_BPC_LL, BPC_R1A_BPC_BPC_LL, BPC_R1B_BPC_BPC_LL, BPC_R1C_BPC_BPC_LL,)\
	CMD(a, b, c, d, e, f, BPC_R1_BPC_CT_CON1_CQ, BPC_R1A_REG_BPC_CT_CON1, BPC_R1A_BPC_CT_CON1, BPC_R1B_BPC_CT_CON1, BPC_R1C_BPC_CT_CON1,)\
	CMD(a, b, c, d, e, f, BPC_R1_BPC_CT_CON2_CQ, BPC_R1A_REG_BPC_CT_CON2, BPC_R1A_BPC_CT_CON2, BPC_R1B_BPC_CT_CON2, BPC_R1C_BPC_CT_CON2,)\
	CMD(a, b, c, d, e, f, BPC_R1_BPC_CT_BLD1_CQ, BPC_R1A_REG_BPC_CT_BLD1, BPC_R1A_BPC_CT_BLD1, BPC_R1B_BPC_CT_BLD1, BPC_R1C_BPC_CT_BLD1,)\
	CMD(a, b, c, d, e, f, BPC_R1_BPC_CT_BLD2_CQ, BPC_R1A_REG_BPC_CT_BLD2, BPC_R1A_BPC_CT_BLD2, BPC_R1B_BPC_CT_BLD2, BPC_R1C_BPC_CT_BLD2,)\
	CMD(a, b, c, d, e, f, BPC_R1_BPC_PDC_CON_CQ, BPC_R1A_REG_BPC_PDC_CON, BPC_R1A_BPC_PDC_CON, BPC_R1B_BPC_PDC_CON, BPC_R1C_BPC_PDC_CON,)\
	CMD(a, b, c, d, e, f, BPC_R1_BPC_PDC_GAIN_L0_CQ, BPC_R1A_REG_BPC_PDC_GAIN_L0, BPC_R1A_BPC_PDC_GAIN_L0, BPC_R1B_BPC_PDC_GAIN_L0, BPC_R1C_BPC_PDC_GAIN_L0,)\
	CMD(a, b, c, d, e, f, BPC_R1_BPC_PDC_GAIN_L1_CQ, BPC_R1A_REG_BPC_PDC_GAIN_L1, BPC_R1A_BPC_PDC_GAIN_L1, BPC_R1B_BPC_PDC_GAIN_L1, BPC_R1C_BPC_PDC_GAIN_L1,)\
	CMD(a, b, c, d, e, f, BPC_R1_BPC_PDC_GAIN_L2_CQ, BPC_R1A_REG_BPC_PDC_GAIN_L2, BPC_R1A_BPC_PDC_GAIN_L2, BPC_R1B_BPC_PDC_GAIN_L2, BPC_R1C_BPC_PDC_GAIN_L2,)\
	CMD(a, b, c, d, e, f, BPC_R1_BPC_PDC_GAIN_L3_CQ, BPC_R1A_REG_BPC_PDC_GAIN_L3, BPC_R1A_BPC_PDC_GAIN_L3, BPC_R1B_BPC_PDC_GAIN_L3, BPC_R1C_BPC_PDC_GAIN_L3,)\
	CMD(a, b, c, d, e, f, BPC_R1_BPC_PDC_GAIN_L4_CQ, BPC_R1A_REG_BPC_PDC_GAIN_L4, BPC_R1A_BPC_PDC_GAIN_L4, BPC_R1B_BPC_PDC_GAIN_L4, BPC_R1C_BPC_PDC_GAIN_L4,)\
	CMD(a, b, c, d, e, f, BPC_R1_BPC_PDC_GAIN_R0_CQ, BPC_R1A_REG_BPC_PDC_GAIN_R0, BPC_R1A_BPC_PDC_GAIN_R0, BPC_R1B_BPC_PDC_GAIN_R0, BPC_R1C_BPC_PDC_GAIN_R0,)\
	CMD(a, b, c, d, e, f, BPC_R1_BPC_PDC_GAIN_R1_CQ, BPC_R1A_REG_BPC_PDC_GAIN_R1, BPC_R1A_BPC_PDC_GAIN_R1, BPC_R1B_BPC_PDC_GAIN_R1, BPC_R1C_BPC_PDC_GAIN_R1,)\
	CMD(a, b, c, d, e, f, BPC_R1_BPC_PDC_GAIN_R2_CQ, BPC_R1A_REG_BPC_PDC_GAIN_R2, BPC_R1A_BPC_PDC_GAIN_R2, BPC_R1B_BPC_PDC_GAIN_R2, BPC_R1C_BPC_PDC_GAIN_R2,)\
	CMD(a, b, c, d, e, f, BPC_R1_BPC_PDC_GAIN_R3_CQ, BPC_R1A_REG_BPC_PDC_GAIN_R3, BPC_R1A_BPC_PDC_GAIN_R3, BPC_R1B_BPC_PDC_GAIN_R3, BPC_R1C_BPC_PDC_GAIN_R3,)\
	CMD(a, b, c, d, e, f, BPC_R1_BPC_PDC_GAIN_R4_CQ, BPC_R1A_REG_BPC_PDC_GAIN_R4, BPC_R1A_BPC_PDC_GAIN_R4, BPC_R1B_BPC_PDC_GAIN_R4, BPC_R1C_BPC_PDC_GAIN_R4,)\
	CMD(a, b, c, d, e, f, BPC_R1_BPC_PDC_TH_GB_CQ, BPC_R1A_REG_BPC_PDC_TH_GB, BPC_R1A_BPC_PDC_TH_GB, BPC_R1B_BPC_PDC_TH_GB, BPC_R1C_BPC_PDC_TH_GB,)\
	CMD(a, b, c, d, e, f, BPC_R1_BPC_PDC_TH_IA_CQ, BPC_R1A_REG_BPC_PDC_TH_IA, BPC_R1A_BPC_PDC_TH_IA, BPC_R1B_BPC_PDC_TH_IA, BPC_R1C_BPC_PDC_TH_IA,)\
	CMD(a, b, c, d, e, f, BPC_R1_BPC_PDC_TH_HD_CQ, BPC_R1A_REG_BPC_PDC_TH_HD, BPC_R1A_BPC_PDC_TH_HD, BPC_R1B_BPC_PDC_TH_HD, BPC_R1C_BPC_PDC_TH_HD,)\
	CMD(a, b, c, d, e, f, BPC_R1_BPC_PDC_SL_CQ, BPC_R1A_REG_BPC_PDC_SL, BPC_R1A_BPC_PDC_SL, BPC_R1B_BPC_PDC_SL, BPC_R1C_BPC_PDC_SL,)\
    CMD(a, b, c, d, e, f, BPC_R1_BPC_PDC_DIFF_TH_GR1_CQ, BPC_R1A_REG_BPC_PDC_DIFF_TH_GR1, BPC_R1A_BPC_PDC_DIFF_TH_GR1, BPC_R1B_BPC_PDC_DIFF_TH_GR1, BPC_R1C_BPC_PDC_DIFF_TH_GR1,)\
	CMD(a, b, c, d, e, f, BPC_R1_BPC_PDC_DIFF_TH_GR2_CQ, BPC_R1A_REG_BPC_PDC_DIFF_TH_GR2, BPC_R1A_BPC_PDC_DIFF_TH_GR2, BPC_R1B_BPC_PDC_DIFF_TH_GR2, BPC_R1C_BPC_PDC_DIFF_TH_GR2,)\
	CMD(a, b, c, d, e, f, BPC_R1_BPC_PDC_DIFF_TH_GR3_CQ, BPC_R1A_REG_BPC_PDC_DIFF_TH_GR3, BPC_R1A_BPC_PDC_DIFF_TH_GR3, BPC_R1B_BPC_PDC_DIFF_TH_GR3, BPC_R1C_BPC_PDC_DIFF_TH_GR3,)\
	CMD(a, b, c, d, e, f, BPC_R1_BPC_PDC_DIFF_TH_GB1_CQ, BPC_R1A_REG_BPC_PDC_DIFF_TH_GB1, BPC_R1A_BPC_PDC_DIFF_TH_GB1, BPC_R1B_BPC_PDC_DIFF_TH_GB1, BPC_R1C_BPC_PDC_DIFF_TH_GB1,)\
	CMD(a, b, c, d, e, f, BPC_R1_BPC_PDC_DIFF_TH_GB2_CQ, BPC_R1A_REG_BPC_PDC_DIFF_TH_GB2, BPC_R1A_BPC_PDC_DIFF_TH_GB2, BPC_R1B_BPC_PDC_DIFF_TH_GB2, BPC_R1C_BPC_PDC_DIFF_TH_GB2,)\
	CMD(a, b, c, d, e, f, BPC_R1_BPC_PDC_DIFF_TH_GB3_CQ, BPC_R1A_REG_BPC_PDC_DIFF_TH_GB3, BPC_R1A_BPC_PDC_DIFF_TH_GB3, BPC_R1B_BPC_PDC_DIFF_TH_GB3, BPC_R1C_BPC_PDC_DIFF_TH_GB3,)\
	CMD(a, b, c, d, e, f, BPC_R1_BPC_PDC_DIFF_TH_R1_CQ, BPC_R1A_REG_BPC_PDC_DIFF_TH_R1, BPC_R1A_BPC_PDC_DIFF_TH_R1, BPC_R1B_BPC_PDC_DIFF_TH_R1, BPC_R1C_BPC_PDC_DIFF_TH_R1,)\
	CMD(a, b, c, d, e, f, BPC_R1_BPC_PDC_DIFF_TH_R2_CQ, BPC_R1A_REG_BPC_PDC_DIFF_TH_R2, BPC_R1A_BPC_PDC_DIFF_TH_R2, BPC_R1B_BPC_PDC_DIFF_TH_R2, BPC_R1C_BPC_PDC_DIFF_TH_R2,)\
	CMD(a, b, c, d, e, f, BPC_R1_BPC_PDC_DIFF_TH_R3_CQ, BPC_R1A_REG_BPC_PDC_DIFF_TH_R3, BPC_R1A_BPC_PDC_DIFF_TH_R3, BPC_R1B_BPC_PDC_DIFF_TH_R3, BPC_R1C_BPC_PDC_DIFF_TH_R3,)\
	CMD(a, b, c, d, e, f, BPC_R1_BPC_PDC_DIFF_TH_B1_CQ, BPC_R1A_REG_BPC_PDC_DIFF_TH_B1, BPC_R1A_BPC_PDC_DIFF_TH_B1, BPC_R1B_BPC_PDC_DIFF_TH_B1, BPC_R1C_BPC_PDC_DIFF_TH_B1,)\
	CMD(a, b, c, d, e, f, BPC_R1_BPC_PDC_DIFF_TH_B2_CQ, BPC_R1A_REG_BPC_PDC_DIFF_TH_B2, BPC_R1A_BPC_PDC_DIFF_TH_B2, BPC_R1B_BPC_PDC_DIFF_TH_B2, BPC_R1C_BPC_PDC_DIFF_TH_B2,)\
	CMD(a, b, c, d, e, f, BPC_R1_BPC_PDC_DIFF_TH_B3_CQ, BPC_R1A_REG_BPC_PDC_DIFF_TH_B3, BPC_R1A_BPC_PDC_DIFF_TH_B3, BPC_R1B_BPC_PDC_DIFF_TH_B3, BPC_R1C_BPC_PDC_DIFF_TH_B3,)\
	CMD(a, b, c, d, e, f, BPC_R1_BPC_PDC_GAIN1_CQ, BPC_R1A_REG_BPC_PDC_GAIN1, BPC_R1A_BPC_PDC_GAIN1, BPC_R1B_BPC_PDC_GAIN1, BPC_R1C_BPC_PDC_GAIN1,)\
	CMD(a, b, c, d, e, f, BPC_R1_BPC_PDC_GAIN2_CQ, BPC_R1A_REG_BPC_PDC_GAIN2, BPC_R1A_BPC_PDC_GAIN2, BPC_R1B_BPC_PDC_GAIN2, BPC_R1C_BPC_PDC_GAIN2,)\
	CMD(a, b, c, d, e, f, BPC_R1_BPC_PD_MODE_CQ, BPC_R1A_REG_BPC_PD_MODE, BPC_R1A_BPC_PD_MODE, BPC_R1B_BPC_PD_MODE, BPC_R1C_BPC_PD_MODE,)\
	CMD(a, b, c, d, e, f, BPC_R1_BPC_RCCC_CT_CON_CQ, BPC_R1A_REG_BPC_RCCC_CT_CON, BPC_R1A_BPC_RCCC_CT_CON, BPC_R1B_BPC_RCCC_CT_CON, BPC_R1C_BPC_RCCC_CT_CON,)\
	CMD(a, b, c, d, e, f, BPC_R1_BPC_ZHDR_CON_CQ, BPC_R1A_REG_BPC_ZHDR_CON, BPC_R1A_BPC_ZHDR_CON, BPC_R1B_BPC_ZHDR_CON, BPC_R1C_BPC_ZHDR_CON,)\
	CMD(a, b, c, d, e, f, BPC_R1_BPC_ZHDR_RMG_CQ, BPC_R1A_REG_BPC_ZHDR_RMG, BPC_R1A_BPC_ZHDR_RMG, BPC_R1B_BPC_ZHDR_RMG, BPC_R1C_BPC_ZHDR_RMG,)\
	/* BPCI_R1 */\
	CMD(a, b, c, d, e, f, BPCI_R1_BPCI_DRS_CQ, BPCI_R1A_REG_BPCI_DRS, BPCI_R1A_BPCI_DRS, BPCI_R1B_BPCI_DRS, BPCI_R1C_BPCI_DRS,)\
	CMD(a, b, c, d, e, f, BPCI_R1_BPCI_XSIZE_CQ, BPCI_R1A_REG_BPCI_XSIZE, BPCI_R1A_BPCI_XSIZE, BPCI_R1B_BPCI_XSIZE, BPCI_R1C_BPCI_XSIZE,)\
	CMD(a, b, c, d, e, f, BPCI_R1_BPCI_YSIZE_CQ, BPCI_R1A_REG_BPCI_YSIZE, BPCI_R1A_BPCI_YSIZE, BPCI_R1B_BPCI_YSIZE, BPCI_R1C_BPCI_YSIZE,)\
	CMD(a, b, c, d, e, f, BPCI_R1_BPCI_CON_CQ, BPCI_R1A_REG_BPCI_CON, BPCI_R1A_BPCI_CON, BPCI_R1B_BPCI_CON, BPCI_R1C_BPCI_CON,)\
	CMD(a, b, c, d, e, f, BPCI_R1_BPCI_CON2_CQ, BPCI_R1A_REG_BPCI_CON2, BPCI_R1A_BPCI_CON2, BPCI_R1B_BPCI_CON2, BPCI_R1C_BPCI_CON2,)\
	CMD(a, b, c, d, e, f, BPCI_R1_BPCI_CON3_CQ, BPCI_R1A_REG_BPCI_CON3, BPCI_R1A_BPCI_CON3, BPCI_R1B_BPCI_CON3, BPCI_R1C_BPCI_CON3,)\
	CMD(a, b, c, d, e, f, BPCI_R1_BPCI_CON4_CQ, BPCI_R1A_REG_BPCI_CON4, BPCI_R1A_BPCI_CON4, BPCI_R1B_BPCI_CON4, BPCI_R1C_BPCI_CON4,)\
	/* OBC_R2 */\
	CMD(a, b, c, d, e, f, OBC_R2_OBC_CTL_CQ, OBC_R2A_REG_OBC_CTL, OBC_R2A_OBC_CTL, OBC_R2B_OBC_CTL, OBC_R2C_OBC_CTL,)\
	CMD(a, b, c, d, e, f, OBC_R2_OBC_DBS_CQ, OBC_R2A_REG_OBC_DBS, OBC_R2A_OBC_DBS, OBC_R2B_OBC_DBS, OBC_R2C_OBC_DBS,)\
	CMD(a, b, c, d, e, f, OBC_R2_OBC_GRAY_BLD_0_CQ, OBC_R2A_REG_OBC_GRAY_BLD_0, OBC_R2A_OBC_GRAY_BLD_0, OBC_R2B_OBC_GRAY_BLD_0, OBC_R2C_OBC_GRAY_BLD_0,)\
	CMD(a, b, c, d, e, f, OBC_R2_OBC_GRAY_BLD_1_CQ, OBC_R2A_REG_OBC_GRAY_BLD_1, OBC_R2A_OBC_GRAY_BLD_1, OBC_R2B_OBC_GRAY_BLD_1, OBC_R2C_OBC_GRAY_BLD_1,)\
	CMD(a, b, c, d, e, f, OBC_R2_OBC_GRAY_BLD_2_CQ, OBC_R2A_REG_OBC_GRAY_BLD_2, OBC_R2A_OBC_GRAY_BLD_2, OBC_R2B_OBC_GRAY_BLD_2, OBC_R2C_OBC_GRAY_BLD_2,)\
	CMD(a, b, c, d, e, f, OBC_R2_OBC_BIAS_LUT_R0_CQ, OBC_R2A_REG_OBC_BIAS_LUT_R0, OBC_R2A_OBC_BIAS_LUT_R0, OBC_R2B_OBC_BIAS_LUT_R0, OBC_R2C_OBC_BIAS_LUT_R0,)\
	CMD(a, b, c, d, e, f, OBC_R2_OBC_BIAS_LUT_R1_CQ, OBC_R2A_REG_OBC_BIAS_LUT_R1, OBC_R2A_OBC_BIAS_LUT_R1, OBC_R2B_OBC_BIAS_LUT_R1, OBC_R2C_OBC_BIAS_LUT_R1,)\
	CMD(a, b, c, d, e, f, OBC_R2_OBC_BIAS_LUT_R2_CQ, OBC_R2A_REG_OBC_BIAS_LUT_R2, OBC_R2A_OBC_BIAS_LUT_R2, OBC_R2B_OBC_BIAS_LUT_R2, OBC_R2C_OBC_BIAS_LUT_R2,)\
	CMD(a, b, c, d, e, f, OBC_R2_OBC_BIAS_LUT_R3_CQ, OBC_R2A_REG_OBC_BIAS_LUT_R3, OBC_R2A_OBC_BIAS_LUT_R3, OBC_R2B_OBC_BIAS_LUT_R3, OBC_R2C_OBC_BIAS_LUT_R3,)\
	CMD(a, b, c, d, e, f, OBC_R2_OBC_BIAS_LUT_G0_CQ, OBC_R2A_REG_OBC_BIAS_LUT_G0, OBC_R2A_OBC_BIAS_LUT_G0, OBC_R2B_OBC_BIAS_LUT_G0, OBC_R2C_OBC_BIAS_LUT_G0,)\
	CMD(a, b, c, d, e, f, OBC_R2_OBC_BIAS_LUT_G1_CQ, OBC_R2A_REG_OBC_BIAS_LUT_G1, OBC_R2A_OBC_BIAS_LUT_G1, OBC_R2B_OBC_BIAS_LUT_G1, OBC_R2C_OBC_BIAS_LUT_G1,)\
	CMD(a, b, c, d, e, f, OBC_R2_OBC_BIAS_LUT_G2_CQ, OBC_R2A_REG_OBC_BIAS_LUT_G2, OBC_R2A_OBC_BIAS_LUT_G2, OBC_R2B_OBC_BIAS_LUT_G2, OBC_R2C_OBC_BIAS_LUT_G2,)\
	CMD(a, b, c, d, e, f, OBC_R2_OBC_BIAS_LUT_G3_CQ, OBC_R2A_REG_OBC_BIAS_LUT_G3, OBC_R2A_OBC_BIAS_LUT_G3, OBC_R2B_OBC_BIAS_LUT_G3, OBC_R2C_OBC_BIAS_LUT_G3,)\
	CMD(a, b, c, d, e, f, OBC_R2_OBC_BIAS_LUT_B0_CQ, OBC_R2A_REG_OBC_BIAS_LUT_B0, OBC_R2A_OBC_BIAS_LUT_B0, OBC_R2B_OBC_BIAS_LUT_B0, OBC_R2C_OBC_BIAS_LUT_B0,)\
	CMD(a, b, c, d, e, f, OBC_R2_OBC_BIAS_LUT_B1_CQ, OBC_R2A_REG_OBC_BIAS_LUT_B1, OBC_R2A_OBC_BIAS_LUT_B1, OBC_R2B_OBC_BIAS_LUT_B1, OBC_R2C_OBC_BIAS_LUT_B1,)\
	CMD(a, b, c, d, e, f, OBC_R2_OBC_BIAS_LUT_B2_CQ, OBC_R2A_REG_OBC_BIAS_LUT_B2, OBC_R2A_OBC_BIAS_LUT_B2, OBC_R2B_OBC_BIAS_LUT_B2, OBC_R2C_OBC_BIAS_LUT_B2,)\
	CMD(a, b, c, d, e, f, OBC_R2_OBC_BIAS_LUT_B3_CQ, OBC_R2A_REG_OBC_BIAS_LUT_B3, OBC_R2A_OBC_BIAS_LUT_B3, OBC_R2B_OBC_BIAS_LUT_B3, OBC_R2C_OBC_BIAS_LUT_B3,)\
	CMD(a, b, c, d, e, f, OBC_R2_OBC_WBG_RB_CQ, OBC_R2A_REG_OBC_WBG_RB, OBC_R2A_OBC_WBG_RB, OBC_R2B_OBC_WBG_RB, OBC_R2C_OBC_WBG_RB,)\
	CMD(a, b, c, d, e, f, OBC_R2_OBC_WBG_G_CQ, OBC_R2A_REG_OBC_WBG_G, OBC_R2A_OBC_WBG_G, OBC_R2B_OBC_WBG_G, OBC_R2C_OBC_WBG_G,)\
	CMD(a, b, c, d, e, f, OBC_R2_OBC_WBIG_RB_CQ, OBC_R2A_REG_OBC_WBIG_RB, OBC_R2A_OBC_WBIG_RB, OBC_R2B_OBC_WBIG_RB, OBC_R2C_OBC_WBIG_RB,)\
	CMD(a, b, c, d, e, f, OBC_R2_OBC_WBIG_G_CQ, OBC_R2A_REG_OBC_WBIG_G, OBC_R2A_OBC_WBIG_G, OBC_R2B_OBC_WBIG_G, OBC_R2C_OBC_WBIG_G,)\
	CMD(a, b, c, d, e, f, OBC_R2_OBC_OBG_RB_CQ, OBC_R2A_REG_OBC_OBG_RB, OBC_R2A_OBC_OBG_RB, OBC_R2B_OBC_OBG_RB, OBC_R2C_OBC_OBG_RB,)\
	CMD(a, b, c, d, e, f, OBC_R2_OBC_OBG_G_CQ, OBC_R2A_REG_OBC_OBG_G, OBC_R2A_OBC_OBG_G, OBC_R2B_OBC_OBG_G, OBC_R2C_OBC_OBG_G,)\
	CMD(a, b, c, d, e, f, OBC_R2_OBC_OFFSET_R_CQ, OBC_R2A_REG_OBC_OFFSET_R, OBC_R2A_OBC_OFFSET_R, OBC_R2B_OBC_OFFSET_R, OBC_R2C_OBC_OFFSET_R,)\
	CMD(a, b, c, d, e, f, OBC_R2_OBC_OFFSET_GR_CQ, OBC_R2A_REG_OBC_OFFSET_GR, OBC_R2A_OBC_OFFSET_GR, OBC_R2B_OBC_OFFSET_GR, OBC_R2C_OBC_OFFSET_GR,)\
	CMD(a, b, c, d, e, f, OBC_R2_OBC_OFFSET_GB_CQ, OBC_R2A_REG_OBC_OFFSET_GB, OBC_R2A_OBC_OFFSET_GB, OBC_R2B_OBC_OFFSET_GB, OBC_R2C_OBC_OFFSET_GB,)\
	CMD(a, b, c, d, e, f, OBC_R2_OBC_OFFSET_B_CQ, OBC_R2A_REG_OBC_OFFSET_B, OBC_R2A_OBC_OFFSET_B, OBC_R2B_OBC_OFFSET_B, OBC_R2C_OBC_OFFSET_B,)\
	CMD(a, b, c, d, e, f, OBC_R2_OBC_HDR_CQ, OBC_R2A_REG_OBC_HDR, OBC_R2A_OBC_HDR, OBC_R2B_OBC_HDR, OBC_R2C_OBC_HDR,)\
	/* BPC_R2 */\
	CMD(a, b, c, d, e, f, BPC_R2_BPC_BPC_BLD_CQ, BPC_R2A_REG_BPC_BPC_BLD, BPC_R2A_BPC_BPC_BLD, BPC_R2B_BPC_BPC_BLD, BPC_R2C_BPC_BPC_BLD,)\
	CMD(a, b, c, d, e, f, BPC_R2_BPC_BPC_TH1_CQ, BPC_R2A_REG_BPC_BPC_TH1, BPC_R2A_BPC_BPC_TH1, BPC_R2B_BPC_BPC_TH1, BPC_R2C_BPC_BPC_TH1,)\
	CMD(a, b, c, d, e, f, BPC_R2_BPC_BPC_TH2_CQ, BPC_R2A_REG_BPC_BPC_TH2, BPC_R2A_BPC_BPC_TH2, BPC_R2B_BPC_BPC_TH2, BPC_R2C_BPC_BPC_TH2,)\
	CMD(a, b, c, d, e, f, BPC_R2_BPC_BPC_TH3_CQ, BPC_R2A_REG_BPC_BPC_TH3, BPC_R2A_BPC_BPC_TH3, BPC_R2B_BPC_BPC_TH3, BPC_R2C_BPC_BPC_TH3,)\
	CMD(a, b, c, d, e, f, BPC_R2_BPC_BPC_TH4_CQ, BPC_R2A_REG_BPC_BPC_TH4, BPC_R2A_BPC_BPC_TH4, BPC_R2B_BPC_BPC_TH4, BPC_R2C_BPC_BPC_TH4,)\
	CMD(a, b, c, d, e, f, BPC_R2_BPC_BPC_TH5_CQ, BPC_R2A_REG_BPC_BPC_TH5, BPC_R2A_BPC_BPC_TH5, BPC_R2B_BPC_BPC_TH5, BPC_R2C_BPC_BPC_TH5,)\
	CMD(a, b, c, d, e, f, BPC_R2_BPC_BPC_TH6_CQ, BPC_R2A_REG_BPC_BPC_TH6, BPC_R2A_BPC_BPC_TH6, BPC_R2B_BPC_BPC_TH6, BPC_R2C_BPC_BPC_TH6,)\
	CMD(a, b, c, d, e, f, BPC_R2_BPC_BPC_DTC_CQ, BPC_R2A_REG_BPC_BPC_DTC, BPC_R2A_BPC_BPC_DTC, BPC_R2B_BPC_BPC_DTC, BPC_R2C_BPC_BPC_DTC,)\
	CMD(a, b, c, d, e, f, BPC_R2_BPC_BPC_COR_CQ, BPC_R2A_REG_BPC_BPC_COR, BPC_R2A_BPC_BPC_COR, BPC_R2B_BPC_BPC_COR, BPC_R2C_BPC_BPC_COR,)\
	CMD(a, b, c, d, e, f, BPC_R2_BPC_BPC_RANK_CQ, BPC_R2A_REG_BPC_BPC_RANK, BPC_R2A_BPC_BPC_RANK, BPC_R2B_BPC_BPC_RANK, BPC_R2C_BPC_BPC_RANK,)\
	CMD(a, b, c, d, e, f, BPC_R2_BPC_BPC_TH1_C_CQ, BPC_R2A_REG_BPC_BPC_TH1_C, BPC_R2A_BPC_BPC_TH1_C, BPC_R2B_BPC_BPC_TH1_C, BPC_R2C_BPC_BPC_TH1_C,)\
	CMD(a, b, c, d, e, f, BPC_R2_BPC_BPC_TH2_C_CQ, BPC_R2A_REG_BPC_BPC_TH2_C, BPC_R2A_BPC_BPC_TH2_C, BPC_R2B_BPC_BPC_TH2_C, BPC_R2C_BPC_BPC_TH2_C,)\
	CMD(a, b, c, d, e, f, BPC_R2_BPC_BPC_TH3_C_CQ, BPC_R2A_REG_BPC_BPC_TH3_C, BPC_R2A_BPC_BPC_TH3_C, BPC_R2B_BPC_BPC_TH3_C, BPC_R2C_BPC_BPC_TH3_C,)\
	CMD(a, b, c, d, e, f, BPC_R2_BPC_BPC_LL_CQ, BPC_R2A_REG_BPC_BPC_LL, BPC_R2A_BPC_BPC_LL, BPC_R2B_BPC_BPC_LL, BPC_R2C_BPC_BPC_LL,)\
	CMD(a, b, c, d, e, f, BPC_R2_BPC_CT_CON1_CQ, BPC_R2A_REG_BPC_CT_CON1, BPC_R2A_BPC_CT_CON1, BPC_R2B_BPC_CT_CON1, BPC_R2C_BPC_CT_CON1,)\
	CMD(a, b, c, d, e, f, BPC_R2_BPC_CT_CON2_CQ, BPC_R2A_REG_BPC_CT_CON2, BPC_R2A_BPC_CT_CON2, BPC_R2B_BPC_CT_CON2, BPC_R2C_BPC_CT_CON2,)\
	CMD(a, b, c, d, e, f, BPC_R2_BPC_CT_BLD1_CQ, BPC_R2A_REG_BPC_CT_BLD1, BPC_R2A_BPC_CT_BLD1, BPC_R2B_BPC_CT_BLD1, BPC_R2C_BPC_CT_BLD1,)\
	CMD(a, b, c, d, e, f, BPC_R2_BPC_CT_BLD2_CQ, BPC_R2A_REG_BPC_CT_BLD2, BPC_R2A_BPC_CT_BLD2, BPC_R2B_BPC_CT_BLD2, BPC_R2C_BPC_CT_BLD2,)\
	CMD(a, b, c, d, e, f, BPC_R2_BPC_PDC_CON_CQ, BPC_R2A_REG_BPC_PDC_CON, BPC_R2A_BPC_PDC_CON, BPC_R2B_BPC_PDC_CON, BPC_R2C_BPC_PDC_CON,)\
	CMD(a, b, c, d, e, f, BPC_R2_BPC_PDC_GAIN_L0_CQ, BPC_R2A_REG_BPC_PDC_GAIN_L0, BPC_R2A_BPC_PDC_GAIN_L0, BPC_R2B_BPC_PDC_GAIN_L0, BPC_R2C_BPC_PDC_GAIN_L0,)\
	CMD(a, b, c, d, e, f, BPC_R2_BPC_PDC_GAIN_L1_CQ, BPC_R2A_REG_BPC_PDC_GAIN_L1, BPC_R2A_BPC_PDC_GAIN_L1, BPC_R2B_BPC_PDC_GAIN_L1, BPC_R2C_BPC_PDC_GAIN_L1,)\
	CMD(a, b, c, d, e, f, BPC_R2_BPC_PDC_GAIN_L2_CQ, BPC_R2A_REG_BPC_PDC_GAIN_L2, BPC_R2A_BPC_PDC_GAIN_L2, BPC_R2B_BPC_PDC_GAIN_L2, BPC_R2C_BPC_PDC_GAIN_L2,)\
	CMD(a, b, c, d, e, f, BPC_R2_BPC_PDC_GAIN_L3_CQ, BPC_R2A_REG_BPC_PDC_GAIN_L3, BPC_R2A_BPC_PDC_GAIN_L3, BPC_R2B_BPC_PDC_GAIN_L3, BPC_R2C_BPC_PDC_GAIN_L3,)\
	CMD(a, b, c, d, e, f, BPC_R2_BPC_PDC_GAIN_L4_CQ, BPC_R2A_REG_BPC_PDC_GAIN_L4, BPC_R2A_BPC_PDC_GAIN_L4, BPC_R2B_BPC_PDC_GAIN_L4, BPC_R2C_BPC_PDC_GAIN_L4,)\
	CMD(a, b, c, d, e, f, BPC_R2_BPC_PDC_GAIN_R0_CQ, BPC_R2A_REG_BPC_PDC_GAIN_R0, BPC_R2A_BPC_PDC_GAIN_R0, BPC_R2B_BPC_PDC_GAIN_R0, BPC_R2C_BPC_PDC_GAIN_R0,)\
	CMD(a, b, c, d, e, f, BPC_R2_BPC_PDC_GAIN_R1_CQ, BPC_R2A_REG_BPC_PDC_GAIN_R1, BPC_R2A_BPC_PDC_GAIN_R1, BPC_R2B_BPC_PDC_GAIN_R1, BPC_R2C_BPC_PDC_GAIN_R1,)\
	CMD(a, b, c, d, e, f, BPC_R2_BPC_PDC_GAIN_R2_CQ, BPC_R2A_REG_BPC_PDC_GAIN_R2, BPC_R2A_BPC_PDC_GAIN_R2, BPC_R2B_BPC_PDC_GAIN_R2, BPC_R2C_BPC_PDC_GAIN_R2,)\
	CMD(a, b, c, d, e, f, BPC_R2_BPC_PDC_GAIN_R3_CQ, BPC_R2A_REG_BPC_PDC_GAIN_R3, BPC_R2A_BPC_PDC_GAIN_R3, BPC_R2B_BPC_PDC_GAIN_R3, BPC_R2C_BPC_PDC_GAIN_R3,)\
	CMD(a, b, c, d, e, f, BPC_R2_BPC_PDC_GAIN_R4_CQ, BPC_R2A_REG_BPC_PDC_GAIN_R4, BPC_R2A_BPC_PDC_GAIN_R4, BPC_R2B_BPC_PDC_GAIN_R4, BPC_R2C_BPC_PDC_GAIN_R4,)\
	CMD(a, b, c, d, e, f, BPC_R2_BPC_PDC_TH_GB_CQ, BPC_R2A_REG_BPC_PDC_TH_GB, BPC_R2A_BPC_PDC_TH_GB, BPC_R2B_BPC_PDC_TH_GB, BPC_R2C_BPC_PDC_TH_GB,)\
	CMD(a, b, c, d, e, f, BPC_R2_BPC_PDC_TH_IA_CQ, BPC_R2A_REG_BPC_PDC_TH_IA, BPC_R2A_BPC_PDC_TH_IA, BPC_R2B_BPC_PDC_TH_IA, BPC_R2C_BPC_PDC_TH_IA,)\
	CMD(a, b, c, d, e, f, BPC_R2_BPC_PDC_TH_HD_CQ, BPC_R2A_REG_BPC_PDC_TH_HD, BPC_R2A_BPC_PDC_TH_HD, BPC_R2B_BPC_PDC_TH_HD, BPC_R2C_BPC_PDC_TH_HD,)\
	CMD(a, b, c, d, e, f, BPC_R2_BPC_PDC_SL_CQ, BPC_R2A_REG_BPC_PDC_SL, BPC_R2A_BPC_PDC_SL, BPC_R2B_BPC_PDC_SL, BPC_R2C_BPC_PDC_SL,)\
	CMD(a, b, c, d, e, f, BPC_R2_BPC_PDC_DIFF_TH_GR1_CQ, BPC_R2A_REG_BPC_PDC_DIFF_TH_GR1, BPC_R2A_BPC_PDC_DIFF_TH_GR1, BPC_R2B_BPC_PDC_DIFF_TH_GR1, BPC_R2C_BPC_PDC_DIFF_TH_GR1,)\
	CMD(a, b, c, d, e, f, BPC_R2_BPC_PDC_DIFF_TH_GR2_CQ, BPC_R2A_REG_BPC_PDC_DIFF_TH_GR2, BPC_R2A_BPC_PDC_DIFF_TH_GR2, BPC_R2B_BPC_PDC_DIFF_TH_GR2, BPC_R2C_BPC_PDC_DIFF_TH_GR2,)\
	CMD(a, b, c, d, e, f, BPC_R2_BPC_PDC_DIFF_TH_GR3_CQ, BPC_R2A_REG_BPC_PDC_DIFF_TH_GR3, BPC_R2A_BPC_PDC_DIFF_TH_GR3, BPC_R2B_BPC_PDC_DIFF_TH_GR3, BPC_R2C_BPC_PDC_DIFF_TH_GR3,)\
	CMD(a, b, c, d, e, f, BPC_R2_BPC_PDC_DIFF_TH_GB1_CQ, BPC_R2A_REG_BPC_PDC_DIFF_TH_GB1, BPC_R2A_BPC_PDC_DIFF_TH_GB1, BPC_R2B_BPC_PDC_DIFF_TH_GB1, BPC_R2C_BPC_PDC_DIFF_TH_GB1,)\
	CMD(a, b, c, d, e, f, BPC_R2_BPC_PDC_DIFF_TH_GB2_CQ, BPC_R2A_REG_BPC_PDC_DIFF_TH_GB2, BPC_R2A_BPC_PDC_DIFF_TH_GB2, BPC_R2B_BPC_PDC_DIFF_TH_GB2, BPC_R2C_BPC_PDC_DIFF_TH_GB2,)\
	CMD(a, b, c, d, e, f, BPC_R2_BPC_PDC_DIFF_TH_GB3_CQ, BPC_R2A_REG_BPC_PDC_DIFF_TH_GB3, BPC_R2A_BPC_PDC_DIFF_TH_GB3, BPC_R2B_BPC_PDC_DIFF_TH_GB3, BPC_R2C_BPC_PDC_DIFF_TH_GB3,)\
	CMD(a, b, c, d, e, f, BPC_R2_BPC_PDC_DIFF_TH_R1_CQ, BPC_R2A_REG_BPC_PDC_DIFF_TH_R1, BPC_R2A_BPC_PDC_DIFF_TH_R1, BPC_R2B_BPC_PDC_DIFF_TH_R1, BPC_R2C_BPC_PDC_DIFF_TH_R1,)\
	CMD(a, b, c, d, e, f, BPC_R2_BPC_PDC_DIFF_TH_R2_CQ, BPC_R2A_REG_BPC_PDC_DIFF_TH_R2, BPC_R2A_BPC_PDC_DIFF_TH_R2, BPC_R2B_BPC_PDC_DIFF_TH_R2, BPC_R2C_BPC_PDC_DIFF_TH_R2,)\
	CMD(a, b, c, d, e, f, BPC_R2_BPC_PDC_DIFF_TH_R3_CQ, BPC_R2A_REG_BPC_PDC_DIFF_TH_R3, BPC_R2A_BPC_PDC_DIFF_TH_R3, BPC_R2B_BPC_PDC_DIFF_TH_R3, BPC_R2C_BPC_PDC_DIFF_TH_R3,)\
	CMD(a, b, c, d, e, f, BPC_R2_BPC_PDC_DIFF_TH_B1_CQ, BPC_R2A_REG_BPC_PDC_DIFF_TH_B1, BPC_R2A_BPC_PDC_DIFF_TH_B1, BPC_R2B_BPC_PDC_DIFF_TH_B1, BPC_R2C_BPC_PDC_DIFF_TH_B1,)\
	CMD(a, b, c, d, e, f, BPC_R2_BPC_PDC_DIFF_TH_B2_CQ, BPC_R2A_REG_BPC_PDC_DIFF_TH_B2, BPC_R2A_BPC_PDC_DIFF_TH_B2, BPC_R2B_BPC_PDC_DIFF_TH_B2, BPC_R2C_BPC_PDC_DIFF_TH_B2,)\
	CMD(a, b, c, d, e, f, BPC_R2_BPC_PDC_DIFF_TH_B3_CQ, BPC_R2A_REG_BPC_PDC_DIFF_TH_B3, BPC_R2A_BPC_PDC_DIFF_TH_B3, BPC_R2B_BPC_PDC_DIFF_TH_B3, BPC_R2C_BPC_PDC_DIFF_TH_B3,)\
	CMD(a, b, c, d, e, f, BPC_R2_BPC_PDC_GAIN1_CQ, BPC_R2A_REG_BPC_PDC_GAIN1, BPC_R2A_BPC_PDC_GAIN1, BPC_R2B_BPC_PDC_GAIN1, BPC_R2C_BPC_PDC_GAIN1,)\
	CMD(a, b, c, d, e, f, BPC_R2_BPC_PDC_GAIN2_CQ, BPC_R2A_REG_BPC_PDC_GAIN2, BPC_R2A_BPC_PDC_GAIN2, BPC_R2B_BPC_PDC_GAIN2, BPC_R2C_BPC_PDC_GAIN2,)\
	CMD(a, b, c, d, e, f, BPC_R2_BPC_PD_MODE_CQ, BPC_R2A_REG_BPC_PD_MODE, BPC_R2A_BPC_PD_MODE, BPC_R2B_BPC_PD_MODE, BPC_R2C_BPC_PD_MODE,)\
	CMD(a, b, c, d, e, f, BPC_R2_BPC_RCCC_CT_CON_CQ, BPC_R2A_REG_BPC_RCCC_CT_CON, BPC_R2A_BPC_RCCC_CT_CON, BPC_R2B_BPC_RCCC_CT_CON, BPC_R2C_BPC_RCCC_CT_CON,)\
	CMD(a, b, c, d, e, f, BPC_R2_BPC_ZHDR_CON_CQ, BPC_R2A_REG_BPC_ZHDR_CON, BPC_R2A_BPC_ZHDR_CON, BPC_R2B_BPC_ZHDR_CON, BPC_R2C_BPC_ZHDR_CON,)\
	CMD(a, b, c, d, e, f, BPC_R2_BPC_ZHDR_RMG_CQ, BPC_R2A_REG_BPC_ZHDR_RMG, BPC_R2A_BPC_ZHDR_RMG, BPC_R2B_BPC_ZHDR_RMG, BPC_R2C_BPC_ZHDR_RMG,)\
	/* BPCI_R2 */\
	CMD(a, b, c, d, e, f, BPCI_R2_BPCI_DRS_CQ, BPCI_R2A_REG_BPCI_DRS, BPCI_R2A_BPCI_DRS, BPCI_R2B_BPCI_DRS, BPCI_R2C_BPCI_DRS,)\
	CMD(a, b, c, d, e, f, BPCI_R2_BPCI_XSIZE_CQ, BPCI_R2A_REG_BPCI_XSIZE, BPCI_R2A_BPCI_XSIZE, BPCI_R2B_BPCI_XSIZE, BPCI_R2C_BPCI_XSIZE,)\
	CMD(a, b, c, d, e, f, BPCI_R2_BPCI_YSIZE_CQ, BPCI_R2A_REG_BPCI_YSIZE, BPCI_R2A_BPCI_YSIZE, BPCI_R2B_BPCI_YSIZE, BPCI_R2C_BPCI_YSIZE,)\
	CMD(a, b, c, d, e, f, BPCI_R2_BPCI_CON_CQ, BPCI_R2A_REG_BPCI_CON, BPCI_R2A_BPCI_CON, BPCI_R2B_BPCI_CON, BPCI_R2C_BPCI_CON,)\
	CMD(a, b, c, d, e, f, BPCI_R2_BPCI_CON2_CQ, BPCI_R2A_REG_BPCI_CON2, BPCI_R2A_BPCI_CON2, BPCI_R2B_BPCI_CON2, BPCI_R2C_BPCI_CON2,)\
	CMD(a, b, c, d, e, f, BPCI_R2_BPCI_CON3_CQ, BPCI_R2A_REG_BPCI_CON3, BPCI_R2A_BPCI_CON3, BPCI_R2B_BPCI_CON3, BPCI_R2C_BPCI_CON3,)\
	CMD(a, b, c, d, e, f, BPCI_R2_BPCI_CON4_CQ, BPCI_R2A_REG_BPCI_CON4, BPCI_R2A_BPCI_CON4, BPCI_R2B_BPCI_CON4, BPCI_R2C_BPCI_CON4,)\
	/* ZFUS_R1 */\
	CMD(a, b, c, d, e, f, ZFUS_R1_ZFUS_OSC_CQ, ZFUS_R1A_REG_ZFUS_OSC, ZFUS_R1A_ZFUS_OSC, ZFUS_R1B_ZFUS_OSC, ZFUS_R1C_ZFUS_OSC,)\
	CMD(a, b, c, d, e, f, ZFUS_R1_ZFUS_MC_CQ, ZFUS_R1A_REG_ZFUS_MC, ZFUS_R1A_ZFUS_MC, ZFUS_R1B_ZFUS_MC, ZFUS_R1C_ZFUS_MC,)\
	CMD(a, b, c, d, e, f, ZFUS_R1_ZFUS_MA_CQ, ZFUS_R1A_REG_ZFUS_MA, ZFUS_R1A_ZFUS_MA, ZFUS_R1B_ZFUS_MA, ZFUS_R1C_ZFUS_MA,)\
	CMD(a, b, c, d, e, f, ZFUS_R1_ZFUS_TUNE_CQ, ZFUS_R1A_REG_ZFUS_TUNE, ZFUS_R1A_ZFUS_TUNE, ZFUS_R1B_ZFUS_TUNE, ZFUS_R1C_ZFUS_TUNE,)\
	CMD(a, b, c, d, e, f, ZFUS_R1_ZFUS_HDRCFG_CQ, ZFUS_R1A_REG_ZFUS_HDRCFG, ZFUS_R1A_ZFUS_HDRCFG, ZFUS_R1B_ZFUS_HDRCFG, ZFUS_R1C_ZFUS_HDRCFG,)\
	/* FUS_R1 */\
	CMD(a, b, c, d, e, f, FUS_R1_FUS_RATIO1_CQ, FUS_R1A_REG_FUS_RATIO1, FUS_R1A_FUS_RATIO1, FUS_R1B_FUS_RATIO1, FUS_R1C_FUS_RATIO1,)\
	CMD(a, b, c, d, e, f, FUS_R1_FUS_RATIO2_CQ, FUS_R1A_REG_FUS_RATIO2, FUS_R1A_FUS_RATIO2, FUS_R1B_FUS_RATIO2, FUS_R1C_FUS_RATIO2,)\
	CMD(a, b, c, d, e, f, FUS_R1_FUS_ALIGN_CQ, FUS_R1A_REG_FUS_ALIGN, FUS_R1A_FUS_ALIGN, FUS_R1B_FUS_ALIGN, FUS_R1C_FUS_ALIGN,)\
	CMD(a, b, c, d, e, f, FUS_R1_FUS_CFG_CQ, FUS_R1A_REG_FUS_CFG, FUS_R1A_FUS_CFG, FUS_R1B_FUS_CFG, FUS_R1C_FUS_CFG,)\
	CMD(a, b, c, d, e, f, FUS_R1_FUS_CNV_01_00_CQ, FUS_R1A_REG_FUS_CNV_01_00, FUS_R1A_FUS_CNV_01_00, FUS_R1B_FUS_CNV_01_00, FUS_R1C_FUS_CNV_01_00,)\
	CMD(a, b, c, d, e, f, FUS_R1_FUS_CNV_01_01_CQ, FUS_R1A_REG_FUS_CNV_01_01, FUS_R1A_FUS_CNV_01_01, FUS_R1B_FUS_CNV_01_01, FUS_R1C_FUS_CNV_01_01,)\
	CMD(a, b, c, d, e, f, FUS_R1_FUS_CNV_01_02_CQ, FUS_R1A_REG_FUS_CNV_01_02, FUS_R1A_FUS_CNV_01_02, FUS_R1B_FUS_CNV_01_02, FUS_R1C_FUS_CNV_01_02,)\
	CMD(a, b, c, d, e, f, FUS_R1_FUS_CNV_01_10_CQ, FUS_R1A_REG_FUS_CNV_01_10, FUS_R1A_FUS_CNV_01_10, FUS_R1B_FUS_CNV_01_10, FUS_R1C_FUS_CNV_01_10,)\
	CMD(a, b, c, d, e, f, FUS_R1_FUS_CNV_01_11_CQ, FUS_R1A_REG_FUS_CNV_01_11, FUS_R1A_FUS_CNV_01_11, FUS_R1B_FUS_CNV_01_11, FUS_R1C_FUS_CNV_01_11,)\
	CMD(a, b, c, d, e, f, FUS_R1_FUS_CNV_01_12_CQ, FUS_R1A_REG_FUS_CNV_01_12, FUS_R1A_FUS_CNV_01_12, FUS_R1B_FUS_CNV_01_12, FUS_R1C_FUS_CNV_01_12,)\
	CMD(a, b, c, d, e, f, FUS_R1_FUS_CNV_01_20_CQ, FUS_R1A_REG_FUS_CNV_01_20, FUS_R1A_FUS_CNV_01_20, FUS_R1B_FUS_CNV_01_20, FUS_R1C_FUS_CNV_01_20,)\
	CMD(a, b, c, d, e, f, FUS_R1_FUS_CNV_01_21_CQ, FUS_R1A_REG_FUS_CNV_01_21, FUS_R1A_FUS_CNV_01_21, FUS_R1B_FUS_CNV_01_21, FUS_R1C_FUS_CNV_01_21,)\
	CMD(a, b, c, d, e, f, FUS_R1_FUS_CNV_01_22_CQ, FUS_R1A_REG_FUS_CNV_01_22, FUS_R1A_FUS_CNV_01_22, FUS_R1B_FUS_CNV_01_22, FUS_R1C_FUS_CNV_01_22,)\
	CMD(a, b, c, d, e, f, FUS_R1_FUS_CNV_23_00_CQ, FUS_R1A_REG_FUS_CNV_23_00, FUS_R1A_FUS_CNV_23_00, FUS_R1B_FUS_CNV_23_00, FUS_R1C_FUS_CNV_23_00,)\
	CMD(a, b, c, d, e, f, FUS_R1_FUS_CNV_23_01_CQ, FUS_R1A_REG_FUS_CNV_23_01, FUS_R1A_FUS_CNV_23_01, FUS_R1B_FUS_CNV_23_01, FUS_R1C_FUS_CNV_23_01,)\
	CMD(a, b, c, d, e, f, FUS_R1_FUS_CNV_23_02_CQ, FUS_R1A_REG_FUS_CNV_23_02, FUS_R1A_FUS_CNV_23_02, FUS_R1B_FUS_CNV_23_02, FUS_R1C_FUS_CNV_23_02,)\
    CMD(a, b, c, d, e, f, FUS_R1_FUS_CNV_23_10_CQ, FUS_R1A_REG_FUS_CNV_23_10, FUS_R1A_FUS_CNV_23_10, FUS_R1B_FUS_CNV_23_10, FUS_R1C_FUS_CNV_23_10,)\
    CMD(a, b, c, d, e, f, FUS_R1_FUS_CNV_23_11_CQ, FUS_R1A_REG_FUS_CNV_23_11, FUS_R1A_FUS_CNV_23_11, FUS_R1B_FUS_CNV_23_11, FUS_R1C_FUS_CNV_23_11,)\
    CMD(a, b, c, d, e, f, FUS_R1_FUS_CNV_23_12_CQ, FUS_R1A_REG_FUS_CNV_23_12, FUS_R1A_FUS_CNV_23_12, FUS_R1B_FUS_CNV_23_12, FUS_R1C_FUS_CNV_23_12,)\
    CMD(a, b, c, d, e, f, FUS_R1_FUS_CNV_23_20_CQ, FUS_R1A_REG_FUS_CNV_23_20, FUS_R1A_FUS_CNV_23_20, FUS_R1B_FUS_CNV_23_20, FUS_R1C_FUS_CNV_23_20,)\
    CMD(a, b, c, d, e, f, FUS_R1_FUS_CNV_23_21_CQ, FUS_R1A_REG_FUS_CNV_23_21, FUS_R1A_FUS_CNV_23_21, FUS_R1B_FUS_CNV_23_21, FUS_R1C_FUS_CNV_23_21,)\
    CMD(a, b, c, d, e, f, FUS_R1_FUS_CNV_23_22_CQ, FUS_R1A_REG_FUS_CNV_23_22, FUS_R1A_FUS_CNV_23_22, FUS_R1B_FUS_CNV_23_22, FUS_R1C_FUS_CNV_23_22,)\
    CMD(a, b, c, d, e, f, FUS_R1_FUS_ATPG_CQ, FUS_R1A_REG_FUS_ATPG, FUS_R1A_FUS_ATPG, FUS_R1B_FUS_ATPG, FUS_R1C_FUS_ATPG,)\
    CMD(a, b, c, d, e, f, FUS_R1_FUS_CFG2_CQ, FUS_R1A_REG_FUS_CFG2, FUS_R1A_FUS_CFG2, FUS_R1B_FUS_CFG2, FUS_R1C_FUS_CFG2,)\
    CMD(a, b, c, d, e, f, FUS_R1_FUS_TILE_CQ, FUS_R1A_REG_FUS_TILE, FUS_R1A_FUS_TILE, FUS_R1B_FUS_TILE, FUS_R1C_FUS_TILE,)\
    /* DNG_R1 */\
    CMD(a, b, c, d, e, f, DGN_R1_DGN_GN0_CQ, DGN_R1A_REG_DGN_GN0, DGN_R1A_DGN_GN0, DGN_R1B_DGN_GN0, DGN_R1C_DGN_GN0,)\
	CMD(a, b, c, d, e, f, DGN_R1_DGN_GN1_CQ, DGN_R1A_REG_DGN_GN1, DGN_R1A_DGN_GN1, DGN_R1B_DGN_GN1, DGN_R1C_DGN_GN1,)\
	CMD(a, b, c, d, e, f, DGN_R1_DGN_GN2_CQ, DGN_R1A_REG_DGN_GN2, DGN_R1A_DGN_GN2, DGN_R1B_DGN_GN2, DGN_R1C_DGN_GN2,)\
	CMD(a, b, c, d, e, f, DGN_R1_DGN_GN3_CQ, DGN_R1A_REG_DGN_GN3, DGN_R1A_DGN_GN3, DGN_R1B_DGN_GN3, DGN_R1C_DGN_GN3,)\
	CMD(a, b, c, d, e, f, DGN_R1_DGN_LINK_CQ, DGN_R1A_REG_DGN_LINK, DGN_R1A_DGN_LINK, DGN_R1B_DGN_LINK, DGN_R1C_DGN_LINK,)\
	/* LSC_R1 */\
	CMD(a, b, c, d, e, f, LSC_R1_LSC_CTL3_CQ, LSC_R1A_REG_LSC_CTL3, LSC_R1A_LSC_CTL3, LSC_R1B_LSC_CTL3, LSC_R1C_LSC_CTL3,)\
    CMD(a, b, c, d, e, f, LSC_R1_LSC_RATIO_0_CQ, LSC_R1A_REG_LSC_RATIO_0, LSC_R1A_LSC_RATIO_0, LSC_R1B_LSC_RATIO_0, LSC_R1C_LSC_RATIO_0,)\
	CMD(a, b, c, d, e, f, LSC_R1_LSC_GAIN_TH_CQ, LSC_R1A_REG_LSC_GAIN_TH, LSC_R1A_LSC_GAIN_TH, LSC_R1B_LSC_GAIN_TH, LSC_R1C_LSC_GAIN_TH,)\
    CMD(a, b, c, d, e, f, LSC_R1_LSC_RATIO_1_CQ, LSC_R1A_REG_LSC_RATIO_1, LSC_R1A_LSC_RATIO_1, LSC_R1B_LSC_RATIO_1, LSC_R1C_LSC_RATIO_1,)\
	CMD(a, b, c, d, e, f, LSC_R1_LSC_UPB_B_GB_CQ, LSC_R1A_REG_LSC_UPB_B_GB, LSC_R1A_LSC_UPB_B_GB, LSC_R1B_LSC_UPB_B_GB, LSC_R1C_LSC_UPB_B_GB,)\
	CMD(a, b, c, d, e, f, LSC_R1_LSC_UPB_GR_R_CQ, LSC_R1A_REG_LSC_UPB_GR_R, LSC_R1A_LSC_UPB_GR_R, LSC_R1B_LSC_UPB_GR_R, LSC_R1C_LSC_UPB_GR_R,)\
	/* LSCI_R1 */\
	CMD(a, b, c, d, e, f, LSCI_R1_LSCI_DRS_CQ, LSCI_R1A_REG_LSCI_DRS, LSCI_R1A_LSCI_DRS, LSCI_R1B_LSCI_DRS, LSCI_R1C_LSCI_DRS,)\
	CMD(a, b, c, d, e, f, LSCI_R1_LSCI_YSIZE_CQ, LSCI_R1A_REG_LSCI_YSIZE, LSCI_R1A_LSCI_YSIZE, LSCI_R1B_LSCI_YSIZE, LSCI_R1C_LSCI_YSIZE,)\
	CMD(a, b, c, d, e, f, LSCI_R1_LSCI_CON_CQ, LSCI_R1A_REG_LSCI_CON, LSCI_R1A_LSCI_CON, LSCI_R1B_LSCI_CON, LSCI_R1C_LSCI_CON,)\
	CMD(a, b, c, d, e, f, LSCI_R1_LSCI_CON2_CQ, LSCI_R1A_REG_LSCI_CON2, LSCI_R1A_LSCI_CON2, LSCI_R1B_LSCI_CON2, LSCI_R1C_LSCI_CON2,)\
	CMD(a, b, c, d, e, f, LSCI_R1_LSCI_CON3_CQ, LSCI_R1A_REG_LSCI_CON3, LSCI_R1A_LSCI_CON3, LSCI_R1B_LSCI_CON3, LSCI_R1C_LSCI_CON3,)\
	CMD(a, b, c, d, e, f, LSCI_R1_LSCI_CON4_CQ, LSCI_R1A_REG_LSCI_CON4, LSCI_R1A_LSCI_CON4, LSCI_R1B_LSCI_CON4, LSCI_R1C_LSCI_CON4,)\
	/* WB_R1 */\
	CMD(a, b, c, d, e, f, WB_R1_WB_GAIN_1_CQ, WB_R1A_REG_WB_GAIN_1, WB_R1A_WB_GAIN_1, WB_R1B_WB_GAIN_1, WB_R1C_WB_GAIN_1,)\
	CMD(a, b, c, d, e, f, WB_R1_WB_GAIN_2_CQ, WB_R1A_REG_WB_GAIN_2, WB_R1A_WB_GAIN_2, WB_R1B_WB_GAIN_2, WB_R1C_WB_GAIN_2,)\
	CMD(a, b, c, d, e, f, WB_R1_WB_HLC_CQ, WB_R1A_REG_WB_HLC, WB_R1A_WB_HLC, WB_R1B_WB_HLC, WB_R1C_WB_HLC,)\
	/* HLR_R1 */\
	CMD(a, b, c, d, e, f, HLR_R1_HLR_EST_Y0_CQ, HLR_R1A_REG_HLR_EST_Y0, HLR_R1A_HLR_EST_Y0, HLR_R1B_HLR_EST_Y0, HLR_R1C_HLR_EST_Y0,)\
	CMD(a, b, c, d, e, f, HLR_R1_HLR_EST_Y1_CQ, HLR_R1A_REG_HLR_EST_Y1, HLR_R1A_HLR_EST_Y1, HLR_R1B_HLR_EST_Y1, HLR_R1C_HLR_EST_Y1,)\
	CMD(a, b, c, d, e, f, HLR_R1_HLR_EST_Y2_CQ, HLR_R1A_REG_HLR_EST_Y2, HLR_R1A_HLR_EST_Y2, HLR_R1B_HLR_EST_Y2, HLR_R1C_HLR_EST_Y2,)\
	CMD(a, b, c, d, e, f, HLR_R1_HLR_EST_Y3_CQ, HLR_R1A_REG_HLR_EST_Y3, HLR_R1A_HLR_EST_Y3, HLR_R1B_HLR_EST_Y3, HLR_R1C_HLR_EST_Y3,)\
	CMD(a, b, c, d, e, f, HLR_R1_HLR_EST_X0_CQ, HLR_R1A_REG_HLR_EST_X0, HLR_R1A_HLR_EST_X0, HLR_R1B_HLR_EST_X0, HLR_R1C_HLR_EST_X0,)\
	CMD(a, b, c, d, e, f, HLR_R1_HLR_EST_X1_CQ, HLR_R1A_REG_HLR_EST_X1, HLR_R1A_HLR_EST_X1, HLR_R1B_HLR_EST_X1, HLR_R1C_HLR_EST_X1,)\
	CMD(a, b, c, d, e, f, HLR_R1_HLR_EST_X2_CQ, HLR_R1A_REG_HLR_EST_X2, HLR_R1A_HLR_EST_X2, HLR_R1B_HLR_EST_X2, HLR_R1C_HLR_EST_X2,)\
	CMD(a, b, c, d, e, f, HLR_R1_HLR_EST_X3_CQ, HLR_R1A_REG_HLR_EST_X3, HLR_R1A_HLR_EST_X3, HLR_R1B_HLR_EST_X3, HLR_R1C_HLR_EST_X3,)\
	CMD(a, b, c, d, e, f, HLR_R1_HLR_EST_S0_CQ, HLR_R1A_REG_HLR_EST_S0, HLR_R1A_HLR_EST_S0, HLR_R1B_HLR_EST_S0, HLR_R1C_HLR_EST_S0,)\
	CMD(a, b, c, d, e, f, HLR_R1_HLR_EST_S1_CQ, HLR_R1A_REG_HLR_EST_S1, HLR_R1A_HLR_EST_S1, HLR_R1B_HLR_EST_S1, HLR_R1C_HLR_EST_S1,)\
	CMD(a, b, c, d, e, f, HLR_R1_HLR_EST_S2_CQ, HLR_R1A_REG_HLR_EST_S2, HLR_R1A_HLR_EST_S2, HLR_R1B_HLR_EST_S2, HLR_R1C_HLR_EST_S2,)\
	CMD(a, b, c, d, e, f, HLR_R1_HLR_LMG_CQ, HLR_R1A_REG_HLR_LMG, HLR_R1A_HLR_LMG, HLR_R1B_HLR_LMG, HLR_R1C_HLR_LMG,)\
	CMD(a, b, c, d, e, f, HLR_R1_HLR_PRT_CQ, HLR_R1A_REG_HLR_PRT, HLR_R1A_HLR_PRT, HLR_R1B_HLR_PRT, HLR_R1C_HLR_PRT,)\
	CMD(a, b, c, d, e, f, HLR_R1_HLR_CLP_CQ, HLR_R1A_REG_HLR_CLP, HLR_R1A_HLR_CLP, HLR_R1B_HLR_CLP, HLR_R1C_HLR_CLP,)\
	CMD(a, b, c, d, e, f, HLR_R1_HLR_EFCT_CQ, HLR_R1A_REG_HLR_EFCT, HLR_R1A_HLR_EFCT, HLR_R1B_HLR_EFCT, HLR_R1C_HLR_EFCT,)\
	CMD(a, b, c, d, e, f, HLR_R1_HLR_CTL_CQ, HLR_R1A_REG_HLR_CTL, HLR_R1A_HLR_CTL, HLR_R1B_HLR_CTL, HLR_R1C_HLR_CTL,)\
	CMD(a, b, c, d, e, f, HLR_R1_HLR_CTL2_CQ, HLR_R1A_REG_HLR_CTL2, HLR_R1A_HLR_CTL2, HLR_R1B_HLR_CTL2, HLR_R1C_HLR_CTL2,)\
	CMD(a, b, c, d, e, f, CAMCTL_R1_CAMCTL_HLR_LKMSB_CQ, CAMCTL_R1A_REG_CAMCTL_HLR_LKMSB, CAMCTL_R1A_CAMCTL_HLR_LKMSB, CAMCTL_R1B_CAMCTL_HLR_LKMSB, CAMCTL_R1C_CAMCTL_HLR_LKMSB,)\
    /* LTM_R1 */\
	CMD(a, b, c, d, e, f, LTM_R1_LTM_CTRL_CQ, LTM_R1A_REG_LTM_CTRL, LTM_R1A_LTM_CTRL, LTM_R1B_LTM_CTRL, LTM_R1C_LTM_CTRL,)\
	CMD(a, b, c, d, e, f, LTM_R1_LTM_BLK_DIVX_CQ, LTM_R1A_REG_LTM_BLK_DIVX, LTM_R1A_LTM_BLK_DIVX, LTM_R1B_LTM_BLK_DIVX, LTM_R1C_LTM_BLK_DIVX,)\
	CMD(a, b, c, d, e, f, LTM_R1_LTM_BLK_DIVY_CQ, LTM_R1A_REG_LTM_BLK_DIVY, LTM_R1A_LTM_BLK_DIVY, LTM_R1B_LTM_BLK_DIVY, LTM_R1C_LTM_BLK_DIVY,)\
	CMD(a, b, c, d, e, f, LTM_R1_LTM_MAX_DIV_CQ, LTM_R1A_REG_LTM_MAX_DIV, LTM_R1A_LTM_MAX_DIV, LTM_R1B_LTM_MAX_DIV, LTM_R1C_LTM_MAX_DIV,)\
	CMD(a, b, c, d, e, f, LTM_R1_LTM_CLIP_CQ, LTM_R1A_REG_LTM_CLIP, LTM_R1A_LTM_CLIP, LTM_R1B_LTM_CLIP, LTM_R1C_LTM_CLIP,)\
	CMD(a, b, c, d, e, f, LTM_R1_LTM_CFG_CQ, LTM_R1A_REG_LTM_CFG, LTM_R1A_LTM_CFG, LTM_R1B_LTM_CFG, LTM_R1C_LTM_CFG,)\
	CMD(a, b, c, d, e, f, LTM_R1_LTM_INTEN_CQ, LTM_R1A_REG_LTM_INTEN, LTM_R1A_LTM_INTEN, LTM_R1B_LTM_INTEN, LTM_R1C_LTM_INTEN,)\
	CMD(a, b, c, d, e, f, LTM_R1_LTM_INTSTA_CQ, LTM_R1A_REG_LTM_INTSTA, LTM_R1A_LTM_INTSTA, LTM_R1B_LTM_INTSTA, LTM_R1C_LTM_INTSTA,)\
	CMD(a, b, c, d, e, f, LTM_R1_LTM_STATUS_CQ, LTM_R1A_REG_LTM_STATUS, LTM_R1A_LTM_STATUS, LTM_R1B_LTM_STATUS, LTM_R1C_LTM_STATUS,)\
	CMD(a, b, c, d, e, f, LTM_R1_LTM_INPUT_COUNT_CQ, LTM_R1A_REG_LTM_INPUT_COUNT, LTM_R1A_LTM_INPUT_COUNT, LTM_R1B_LTM_INPUT_COUNT, LTM_R1C_LTM_INPUT_COUNT,)\
	CMD(a, b, c, d, e, f, LTM_R1_LTM_OUTPUT_COUNT_CQ, LTM_R1A_REG_LTM_OUTPUT_COUNT, LTM_R1A_LTM_OUTPUT_COUNT, LTM_R1B_LTM_OUTPUT_COUNT, LTM_R1C_LTM_OUTPUT_COUNT,)\
	CMD(a, b, c, d, e, f, LTM_R1_LTM_CHKSUM_CQ, LTM_R1A_REG_LTM_CHKSUM, LTM_R1A_LTM_CHKSUM, LTM_R1B_LTM_CHKSUM, LTM_R1C_LTM_CHKSUM,)\
	CMD(a, b, c, d, e, f, LTM_R1_LTM_TILE_EDGE_CQ, LTM_R1A_REG_LTM_TILE_EDGE, LTM_R1A_LTM_TILE_EDGE, LTM_R1B_LTM_TILE_EDGE, LTM_R1C_LTM_TILE_EDGE,)\
	CMD(a, b, c, d, e, f, LTM_R1_LTM_TILE_CROP_CQ, LTM_R1A_REG_LTM_TILE_CROP, LTM_R1A_LTM_TILE_CROP, LTM_R1B_LTM_TILE_CROP, LTM_R1C_LTM_TILE_CROP,)\
	CMD(a, b, c, d, e, f, LTM_R1_LTM_DUMMY_REG_CQ, LTM_R1A_REG_LTM_DUMMY_REG, LTM_R1A_LTM_DUMMY_REG, LTM_R1B_LTM_DUMMY_REG, LTM_R1C_LTM_DUMMY_REG,)\
	CMD(a, b, c, d, e, f, LTM_R1_LTM_SRAM_CFG_CQ, LTM_R1A_REG_LTM_SRAM_CFG, LTM_R1A_LTM_SRAM_CFG, LTM_R1B_LTM_SRAM_CFG, LTM_R1C_LTM_SRAM_CFG,)\
	CMD(a, b, c, d, e, f, LTM_R1_LTM_SRAM_STATUS_CQ, LTM_R1A_REG_LTM_SRAM_STATUS, LTM_R1A_LTM_SRAM_STATUS, LTM_R1B_LTM_SRAM_STATUS, LTM_R1C_LTM_SRAM_STATUS,)\
	CMD(a, b, c, d, e, f, LTM_R1_LTM_ATPG_CQ, LTM_R1A_REG_LTM_ATPG, LTM_R1A_LTM_ATPG, LTM_R1B_LTM_ATPG, LTM_R1C_LTM_ATPG,)\
	CMD(a, b, c, d, e, f, LTM_R1_LTM_SHADOW_CTRL_CQ, LTM_R1A_REG_LTM_SHADOW_CTRL, LTM_R1A_LTM_SHADOW_CTRL, LTM_R1B_LTM_SHADOW_CTRL, LTM_R1C_LTM_SHADOW_CTRL,)\
	CMD(a, b, c, d, e, f, LTM_R1_LTM_SELRGB_GRAD0_CQ, LTM_R1A_REG_LTM_SELRGB_GRAD0, LTM_R1A_LTM_SELRGB_GRAD0, LTM_R1B_LTM_SELRGB_GRAD0, LTM_R1C_LTM_SELRGB_GRAD0,)\
	CMD(a, b, c, d, e, f, LTM_R1_LTM_SELRGB_GRAD1_CQ, LTM_R1A_REG_LTM_SELRGB_GRAD1, LTM_R1A_LTM_SELRGB_GRAD1, LTM_R1B_LTM_SELRGB_GRAD1, LTM_R1C_LTM_SELRGB_GRAD1,)\
	CMD(a, b, c, d, e, f, LTM_R1_LTM_SELRGB_GRAD2_CQ, LTM_R1A_REG_LTM_SELRGB_GRAD2, LTM_R1A_LTM_SELRGB_GRAD2, LTM_R1B_LTM_SELRGB_GRAD2, LTM_R1C_LTM_SELRGB_GRAD2,)\
	CMD(a, b, c, d, e, f, LTM_R1_LTM_SELRGB_GRAD3_CQ, LTM_R1A_REG_LTM_SELRGB_GRAD3, LTM_R1A_LTM_SELRGB_GRAD3, LTM_R1B_LTM_SELRGB_GRAD3, LTM_R1C_LTM_SELRGB_GRAD3,)\
	CMD(a, b, c, d, e, f, LTM_R1_LTM_SELRGB_TH0_CQ, LTM_R1A_REG_LTM_SELRGB_TH0, LTM_R1A_LTM_SELRGB_TH0, LTM_R1B_LTM_SELRGB_TH0, LTM_R1C_LTM_SELRGB_TH0,)\
	CMD(a, b, c, d, e, f, LTM_R1_LTM_SELRGB_TH1_CQ, LTM_R1A_REG_LTM_SELRGB_TH1, LTM_R1A_LTM_SELRGB_TH1, LTM_R1B_LTM_SELRGB_TH1, LTM_R1C_LTM_SELRGB_TH1,)\
	CMD(a, b, c, d, e, f, LTM_R1_LTM_SELRGB_TH2_CQ, LTM_R1A_REG_LTM_SELRGB_TH2, LTM_R1A_LTM_SELRGB_TH2, LTM_R1B_LTM_SELRGB_TH2, LTM_R1C_LTM_SELRGB_TH2,)\
	CMD(a, b, c, d, e, f, LTM_R1_LTM_SELRGB_TH3_CQ, LTM_R1A_REG_LTM_SELRGB_TH3, LTM_R1A_LTM_SELRGB_TH3, LTM_R1B_LTM_SELRGB_TH3, LTM_R1C_LTM_SELRGB_TH3,)\
	CMD(a, b, c, d, e, f, LTM_R1_LTM_SELRGB_SLP0_CQ, LTM_R1A_REG_LTM_SELRGB_SLP0, LTM_R1A_LTM_SELRGB_SLP0, LTM_R1B_LTM_SELRGB_SLP0, LTM_R1C_LTM_SELRGB_SLP0,)\
	CMD(a, b, c, d, e, f, LTM_R1_LTM_SELRGB_SLP1_CQ, LTM_R1A_REG_LTM_SELRGB_SLP1, LTM_R1A_LTM_SELRGB_SLP1, LTM_R1B_LTM_SELRGB_SLP1, LTM_R1C_LTM_SELRGB_SLP1,)\
	CMD(a, b, c, d, e, f, LTM_R1_LTM_SELRGB_SLP2_CQ, LTM_R1A_REG_LTM_SELRGB_SLP2, LTM_R1A_LTM_SELRGB_SLP2, LTM_R1B_LTM_SELRGB_SLP2, LTM_R1C_LTM_SELRGB_SLP2,)\
	CMD(a, b, c, d, e, f, LTM_R1_LTM_SELRGB_SLP3_CQ, LTM_R1A_REG_LTM_SELRGB_SLP3, LTM_R1A_LTM_SELRGB_SLP3, LTM_R1B_LTM_SELRGB_SLP3, LTM_R1C_LTM_SELRGB_SLP3,)\
	CMD(a, b, c, d, e, f, LTM_R1_LTM_SELRGB_SLP4_CQ, LTM_R1A_REG_LTM_SELRGB_SLP4, LTM_R1A_LTM_SELRGB_SLP4, LTM_R1B_LTM_SELRGB_SLP4, LTM_R1C_LTM_SELRGB_SLP4,)\
	CMD(a, b, c, d, e, f, LTM_R1_LTM_SELRGB_SLP5_CQ, LTM_R1A_REG_LTM_SELRGB_SLP5, LTM_R1A_LTM_SELRGB_SLP5, LTM_R1B_LTM_SELRGB_SLP5, LTM_R1C_LTM_SELRGB_SLP5,)\
	CMD(a, b, c, d, e, f, LTM_R1_LTM_SELRGB_SLP6_CQ, LTM_R1A_REG_LTM_SELRGB_SLP6, LTM_R1A_LTM_SELRGB_SLP6, LTM_R1B_LTM_SELRGB_SLP6, LTM_R1C_LTM_SELRGB_SLP6,)\
	CMD(a, b, c, d, e, f, LTM_R1_LTM_OUT_STR_CQ, LTM_R1A_REG_LTM_OUT_STR, LTM_R1A_LTM_OUT_STR, LTM_R1B_LTM_OUT_STR, LTM_R1C_LTM_OUT_STR,)\
	CMD(a, b, c, d, e, f, LTM_R1_LTM_SRAM_PINGPONG_CQ, LTM_R1A_REG_LTM_SRAM_PINGPONG, LTM_R1A_LTM_SRAM_PINGPONG, LTM_R1B_LTM_SRAM_PINGPONG, LTM_R1C_LTM_SRAM_PINGPONG,)\
	/* RRZ_R1 */\
	CMD(a, b, c, d, e, f, RRZ_R1_RRZ_CTL_CQ, RRZ_R1A_REG_RRZ_CTL, RRZ_R1A_RRZ_CTL, RRZ_R1B_RRZ_CTL, RRZ_R1C_RRZ_CTL,)\
	CMD(a, b, c, d, e, f, RRZ_R1_RRZ_VERT_INT_OFST_CQ, RRZ_R1A_REG_RRZ_VERT_INT_OFST, RRZ_R1A_RRZ_VERT_INT_OFST, RRZ_R1B_RRZ_VERT_INT_OFST, RRZ_R1C_RRZ_VERT_INT_OFST,)\
	CMD(a, b, c, d, e, f, RRZ_R1_RRZ_VERT_SUB_OFST_CQ, RRZ_R1A_REG_RRZ_VERT_SUB_OFST, RRZ_R1A_RRZ_VERT_SUB_OFST, RRZ_R1B_RRZ_VERT_SUB_OFST, RRZ_R1C_RRZ_VERT_SUB_OFST,)\
	CMD(a, b, c, d, e, f, RRZ_R1_RRZ_MODE_TH_CQ, RRZ_R1A_REG_RRZ_MODE_TH, RRZ_R1A_RRZ_MODE_TH, RRZ_R1B_RRZ_MODE_TH, RRZ_R1C_RRZ_MODE_TH,)\
	CMD(a, b, c, d, e, f, RRZ_R1_RRZ_MODE_CTL_CQ, RRZ_R1A_REG_RRZ_MODE_CTL, RRZ_R1A_RRZ_MODE_CTL, RRZ_R1B_RRZ_MODE_CTL, RRZ_R1C_RRZ_MODE_CTL,)\
	CMD(a, b, c, d, e, f, RRZ_R1_RRZ_LBLD_CFG_CQ, RRZ_R1A_REG_RRZ_LBLD_CFG, RRZ_R1A_RRZ_LBLD_CFG, RRZ_R1B_RRZ_LBLD_CFG, RRZ_R1C_RRZ_LBLD_CFG,)\
	CMD(a, b, c, d, e, f, RRZ_R1_RRZ_NNIR_TBL_SEL_CQ, RRZ_R1A_REG_RRZ_NNIR_TBL_SEL, RRZ_R1A_RRZ_NNIR_TBL_SEL, RRZ_R1B_RRZ_NNIR_TBL_SEL, RRZ_R1C_RRZ_NNIR_TBL_SEL,)\
	/* GSE_R1 */\
	CMD(a, b, c, d, e, f, GSE_R1_GSE_GSE_00_CQ, GSE_R1A_REG_GSE_GSE_00, GSE_R1A_GSE_GSE_00, GSE_R1B_GSE_GSE_00, GSE_R1C_GSE_GSE_00,)\
	CMD(a, b, c, d, e, f, GSE_R1_GSE_GSE_01_CQ, GSE_R1A_REG_GSE_GSE_01, GSE_R1A_GSE_GSE_01, GSE_R1B_GSE_GSE_01, GSE_R1C_GSE_GSE_01,)\
	CMD(a, b, c, d, e, f, GSE_R1_GSE_GSE_02_CQ, GSE_R1A_REG_GSE_GSE_02, GSE_R1A_GSE_GSE_02, GSE_R1B_GSE_GSE_02, GSE_R1C_GSE_GSE_02,)\
	/* DM_R1 */\
	CMD(a, b, c, d, e, f, DM_R1_DM_INTP_CRS_CQ, DM_R1A_REG_DM_INTP_CRS, DM_R1A_DM_INTP_CRS, DM_R1B_DM_INTP_CRS, DM_R1C_DM_INTP_CRS,)\
	CMD(a, b, c, d, e, f, DM_R1_DM_INTP_NAT_CQ, DM_R1A_REG_DM_INTP_NAT, DM_R1A_DM_INTP_NAT, DM_R1B_DM_INTP_NAT, DM_R1C_DM_INTP_NAT,)\
	CMD(a, b, c, d, e, f, DM_R1_DM_INTP_AUG_CQ, DM_R1A_REG_DM_INTP_AUG, DM_R1A_DM_INTP_AUG, DM_R1B_DM_INTP_AUG, DM_R1C_DM_INTP_AUG,)\
	CMD(a, b, c, d, e, f, DM_R1_DM_LUMA_LUT1_CQ, DM_R1A_REG_DM_LUMA_LUT1, DM_R1A_DM_LUMA_LUT1, DM_R1B_DM_LUMA_LUT1, DM_R1C_DM_LUMA_LUT1,)\
	CMD(a, b, c, d, e, f, DM_R1_DM_LUMA_LUT2_CQ, DM_R1A_REG_DM_LUMA_LUT2, DM_R1A_DM_LUMA_LUT2, DM_R1B_DM_LUMA_LUT2, DM_R1C_DM_LUMA_LUT2,)\
	CMD(a, b, c, d, e, f, DM_R1_DM_HFTD_CTL_CQ, DM_R1A_REG_DM_HFTD_CTL, DM_R1A_DM_HFTD_CTL, DM_R1B_DM_HFTD_CTL, DM_R1C_DM_HFTD_CTL,)\
	CMD(a, b, c, d, e, f, DM_R1_DM_NR_STR_CQ, DM_R1A_REG_DM_NR_STR, DM_R1A_DM_NR_STR, DM_R1B_DM_NR_STR, DM_R1C_DM_NR_STR,)\
	CMD(a, b, c, d, e, f, DM_R1_DM_NR_ACT_CQ, DM_R1A_REG_DM_NR_ACT, DM_R1A_DM_NR_ACT, DM_R1B_DM_NR_ACT, DM_R1C_DM_NR_ACT,)\
	CMD(a, b, c, d, e, f, DM_R1_DM_HF_STR_CQ, DM_R1A_REG_DM_HF_STR, DM_R1A_DM_HF_STR, DM_R1B_DM_HF_STR, DM_R1C_DM_HF_STR,)\
	CMD(a, b, c, d, e, f, DM_R1_DM_HF_ACT1_CQ, DM_R1A_REG_DM_HF_ACT1, DM_R1A_DM_HF_ACT1, DM_R1B_DM_HF_ACT1, DM_R1C_DM_HF_ACT1,)\
	CMD(a, b, c, d, e, f, DM_R1_DM_HF_ACT2_CQ, DM_R1A_REG_DM_HF_ACT2, DM_R1A_DM_HF_ACT2, DM_R1B_DM_HF_ACT2, DM_R1C_DM_HF_ACT2,)\
    CMD(a, b, c, d, e, f, DM_R1_DM_CLIP_CQ, DM_R1A_REG_DM_CLIP, DM_R1A_DM_CLIP, DM_R1B_DM_CLIP, DM_R1C_DM_CLIP,)\
	CMD(a, b, c, d, e, f, DM_R1_DM_DSB_CQ, DM_R1A_REG_DM_DSB, DM_R1A_DM_DSB, DM_R1B_DM_DSB, DM_R1C_DM_DSB,)\
	CMD(a, b, c, d, e, f, DM_R1_DM_TILE_EDGE_CQ, DM_R1A_REG_DM_TILE_EDGE, DM_R1A_DM_TILE_EDGE, DM_R1B_DM_TILE_EDGE, DM_R1C_DM_TILE_EDGE,)\
	CMD(a, b, c, d, e, f, DM_R1_DM_P1_ACT_CQ, DM_R1A_REG_DM_P1_ACT, DM_R1A_DM_P1_ACT, DM_R1B_DM_P1_ACT, DM_R1C_DM_P1_ACT,)\
	CMD(a, b, c, d, e, f, DM_R1_DM_LR_RAT_CQ, DM_R1A_REG_DM_LR_RAT, DM_R1A_DM_LR_RAT, DM_R1B_DM_LR_RAT, DM_R1C_DM_LR_RAT,)\
	CMD(a, b, c, d, e, f, DM_R1_DM_HFTD_CTL2_CQ, DM_R1A_REG_DM_HFTD_CTL2, DM_R1A_DM_HFTD_CTL2, DM_R1B_DM_HFTD_CTL2, DM_R1C_DM_HFTD_CTL2,)\
	CMD(a, b, c, d, e, f, DM_R1_DM_EST_CTL_CQ, DM_R1A_REG_DM_EST_CTL, DM_R1A_DM_EST_CTL, DM_R1B_DM_EST_CTL, DM_R1C_DM_EST_CTL,)\
	CMD(a, b, c, d, e, f, DM_R1_DM_SPARE_2_CQ, DM_R1A_REG_DM_SPARE_2, DM_R1A_DM_SPARE_2, DM_R1B_DM_SPARE_2, DM_R1C_DM_SPARE_2,)\
	CMD(a, b, c, d, e, f, DM_R1_DM_SPARE_3_CQ, DM_R1A_REG_DM_SPARE_3, DM_R1A_DM_SPARE_3, DM_R1B_DM_SPARE_3, DM_R1C_DM_SPARE_3,)\
    CMD(a, b, c, d, e, f, DM_R1_DM_INT_CTL_CQ, DM_R1A_REG_DM_INT_CTL, DM_R1A_DM_INT_CTL, DM_R1B_DM_INT_CTL, DM_R1C_DM_INT_CTL,)\
	CMD(a, b, c, d, e, f, DM_R1_DM_EE_CQ, DM_R1A_REG_DM_EE, DM_R1A_DM_EE, DM_R1B_DM_EE, DM_R1C_DM_EE,)\
	CMD(a, b, c, d, e, f, DM_R1_DM_LMT_CQ, DM_R1A_REG_DM_LMT, DM_R1A_DM_LMT, DM_R1B_DM_LMT, DM_R1C_DM_LMT,)\
	CMD(a, b, c, d, e, f, DM_R1_DM_RCCC_CQ, DM_R1A_REG_DM_RCCC, DM_R1A_DM_RCCC, DM_R1B_DM_RCCC, DM_R1C_DM_RCCC,)\
	/* FLC_R1 */\
	CMD(a, b, c, d, e, f, FLC_R1_FLC_OFST_RB_CQ, FLC_R1A_REG_FLC_OFST_RB, FLC_R1A_FLC_OFST_RB, FLC_R1B_FLC_OFST_RB, FLC_R1C_FLC_OFST_RB,)\
	CMD(a, b, c, d, e, f, FLC_R1_FLC_OFST_G_CQ, FLC_R1A_REG_FLC_OFST_G, FLC_R1A_FLC_OFST_G, FLC_R1B_FLC_OFST_G, FLC_R1C_FLC_OFST_G,)\
	CMD(a, b, c, d, e, f, FLC_R1_FLC_GN_RB_CQ, FLC_R1A_REG_FLC_GN_RB, FLC_R1A_FLC_GN_RB, FLC_R1B_FLC_GN_RB, FLC_R1C_FLC_GN_RB,)\
	CMD(a, b, c, d, e, f, FLC_R1_FLC_GN_G_CQ, FLC_R1A_REG_FLC_GN_G, FLC_R1A_FLC_GN_G, FLC_R1B_FLC_GN_G, FLC_R1C_FLC_GN_G,)\
    /* CCM_R1 */\
    CMD(a, b, c, d, e, f, CCM_R1_CCM_CNV_1_CQ, CCM_R1A_REG_CCM_CNV_1, CCM_R1A_CCM_CNV_1, CCM_R1B_CCM_CNV_1, CCM_R1C_CCM_CNV_1,)\
    CMD(a, b, c, d, e, f, CCM_R1_CCM_CNV_2_CQ, CCM_R1A_REG_CCM_CNV_2, CCM_R1A_CCM_CNV_2, CCM_R1B_CCM_CNV_2, CCM_R1C_CCM_CNV_2,)\
    CMD(a, b, c, d, e, f, CCM_R1_CCM_CNV_3_CQ, CCM_R1A_REG_CCM_CNV_3, CCM_R1A_CCM_CNV_3, CCM_R1B_CCM_CNV_3, CCM_R1C_CCM_CNV_3,)\
    CMD(a, b, c, d, e, f, CCM_R1_CCM_CNV_4_CQ, CCM_R1A_REG_CCM_CNV_4, CCM_R1A_CCM_CNV_4, CCM_R1B_CCM_CNV_4, CCM_R1C_CCM_CNV_4,)\
    CMD(a, b, c, d, e, f, CCM_R1_CCM_CNV_5_CQ, CCM_R1A_REG_CCM_CNV_5, CCM_R1A_CCM_CNV_5, CCM_R1B_CCM_CNV_5, CCM_R1C_CCM_CNV_5,)\
    CMD(a, b, c, d, e, f, CCM_R1_CCM_CNV_6_CQ, CCM_R1A_REG_CCM_CNV_6, CCM_R1A_CCM_CNV_6, CCM_R1B_CCM_CNV_6, CCM_R1C_CCM_CNV_6,)\
    CMD(a, b, c, d, e, f, CCM_R1_CCM_CTRL_CQ, CCM_R1A_REG_CCM_CTRL, CCM_R1A_CCM_CTRL, CCM_R1B_CCM_CTRL, CCM_R1C_CCM_CTRL,)\
    CMD(a, b, c, d, e, f, CCM_R1_CCM_CFC_CTRL1_CQ, CCM_R1A_REG_CCM_CFC_CTRL1, CCM_R1A_CCM_CFC_CTRL1, CCM_R1B_CCM_CFC_CTRL1, CCM_R1C_CCM_CFC_CTRL1,)\
    CMD(a, b, c, d, e, f, CCM_R1_CCM_CFC_CTRL2_CQ, CCM_R1A_REG_CCM_CFC_CTRL2, CCM_R1A_CCM_CFC_CTRL2, CCM_R1B_CCM_CFC_CTRL2, CCM_R1C_CCM_CFC_CTRL2,)\
    /* GGM_R1 */\
    CMD(a, b, c, d, e, f, GGM_R1_GGM_CTRL_CQ, GGM_R1A_REG_GGM_CTRL, GGM_R1A_GGM_CTRL, GGM_R1B_GGM_CTRL, GGM_R1C_GGM_CTRL,)\
    CMD(a, b, c, d, e, f, GGM_R1_GGM_SRAM_PINGPONG_CQ, GGM_R1A_REG_GGM_SRAM_PINGPONG, GGM_R1A_GGM_SRAM_PINGPONG, GGM_R1B_GGM_SRAM_PINGPONG, GGM_R1C_GGM_SRAM_PINGPONG,)\
    /* G2C_R1 */\
    CMD(a, b, c, d, e, f, G2C_R1_G2C_CONV_0A_CQ, G2C_R1A_REG_G2C_CONV_0A, G2C_R1A_G2C_CONV_0A, G2C_R1B_G2C_CONV_0A, G2C_R1C_G2C_CONV_0A,)\
    CMD(a, b, c, d, e, f, G2C_R1_G2C_CONV_0B_CQ, G2C_R1A_REG_G2C_CONV_0B, G2C_R1A_G2C_CONV_0B, G2C_R1B_G2C_CONV_0B, G2C_R1C_G2C_CONV_0B,)\
    CMD(a, b, c, d, e, f, G2C_R1_G2C_CONV_1A_CQ, G2C_R1A_REG_G2C_CONV_1A, G2C_R1A_G2C_CONV_1A, G2C_R1B_G2C_CONV_1A, G2C_R1C_G2C_CONV_1A,)\
    CMD(a, b, c, d, e, f, G2C_R1_G2C_CONV_1B_CQ, G2C_R1A_REG_G2C_CONV_1B, G2C_R1A_G2C_CONV_1B, G2C_R1B_G2C_CONV_1B, G2C_R1C_G2C_CONV_1B,)\
    CMD(a, b, c, d, e, f, G2C_R1_G2C_CONV_2A_CQ, G2C_R1A_REG_G2C_CONV_2A, G2C_R1A_G2C_CONV_2A, G2C_R1B_G2C_CONV_2A, G2C_R1C_G2C_CONV_2A,)\
    CMD(a, b, c, d, e, f, G2C_R1_G2C_CONV_2B_CQ, G2C_R1A_REG_G2C_CONV_2B, G2C_R1A_G2C_CONV_2B, G2C_R1B_G2C_CONV_2B, G2C_R1C_G2C_CONV_2B,)\
    /* C42_R1 */\
    CMD(a, b, c, d, e, f, C42_R1_C42_CON_CQ, C42_R1A_REG_C42_CON, C42_R1A_C42_CON, C42_R1B_C42_CON, C42_R1C_C42_CON,)\
    /* YNRS_R1 */\
    CMD(a, b, c, d, e, f, YNRS_R1_YNRS_CON2_CQ, YNRS_R1A_REG_YNRS_CON2, YNRS_R1A_YNRS_CON2, YNRS_R1B_YNRS_CON2, YNRS_R1C_YNRS_CON2,)\
    CMD(a, b, c, d, e, f, YNRS_R1_YNRS_YAD2_CQ, YNRS_R1A_REG_YNRS_YAD2, YNRS_R1A_YNRS_YAD2, YNRS_R1B_YNRS_YAD2, YNRS_R1C_YNRS_YAD2,)\
    CMD(a, b, c, d, e, f, YNRS_R1_YNRS_Y4LUT1_CQ, YNRS_R1A_REG_YNRS_Y4LUT1, YNRS_R1A_YNRS_Y4LUT1, YNRS_R1B_YNRS_Y4LUT1, YNRS_R1C_YNRS_Y4LUT1,)\
    CMD(a, b, c, d, e, f, YNRS_R1_YNRS_Y4LUT2_CQ, YNRS_R1A_REG_YNRS_Y4LUT2, YNRS_R1A_YNRS_Y4LUT2, YNRS_R1B_YNRS_Y4LUT2, YNRS_R1C_YNRS_Y4LUT2,)\
    CMD(a, b, c, d, e, f, YNRS_R1_YNRS_Y4LUT3_CQ, YNRS_R1A_REG_YNRS_Y4LUT3, YNRS_R1A_YNRS_Y4LUT3, YNRS_R1B_YNRS_Y4LUT3, YNRS_R1C_YNRS_Y4LUT3,)\
    CMD(a, b, c, d, e, f, YNRS_R1_YNRS_C4LUT1_CQ, YNRS_R1A_REG_YNRS_C4LUT1, YNRS_R1A_YNRS_C4LUT1, YNRS_R1B_YNRS_C4LUT1, YNRS_R1C_YNRS_C4LUT1,)\
    CMD(a, b, c, d, e, f, YNRS_R1_YNRS_C4LUT2_CQ, YNRS_R1A_REG_YNRS_C4LUT2, YNRS_R1A_YNRS_C4LUT2, YNRS_R1B_YNRS_C4LUT2, YNRS_R1C_YNRS_C4LUT2,)\
    CMD(a, b, c, d, e, f, YNRS_R1_YNRS_C4LUT3_CQ, YNRS_R1A_REG_YNRS_C4LUT3, YNRS_R1A_YNRS_C4LUT3, YNRS_R1B_YNRS_C4LUT3, YNRS_R1C_YNRS_C4LUT3,)\
    CMD(a, b, c, d, e, f, YNRS_R1_YNRS_A4LUT2_CQ, YNRS_R1A_REG_YNRS_A4LUT2, YNRS_R1A_YNRS_A4LUT2, YNRS_R1B_YNRS_A4LUT2, YNRS_R1C_YNRS_A4LUT2,)\
    CMD(a, b, c, d, e, f, YNRS_R1_YNRS_A4LUT3_CQ, YNRS_R1A_REG_YNRS_A4LUT3, YNRS_R1A_YNRS_A4LUT3, YNRS_R1B_YNRS_A4LUT3, YNRS_R1C_YNRS_A4LUT3,)\
    CMD(a, b, c, d, e, f, YNRS_R1_YNRS_L4LUT1_CQ, YNRS_R1A_REG_YNRS_L4LUT1, YNRS_R1A_YNRS_L4LUT1, YNRS_R1B_YNRS_L4LUT1, YNRS_R1C_YNRS_L4LUT1,)\
    CMD(a, b, c, d, e, f, YNRS_R1_YNRS_L4LUT2_CQ, YNRS_R1A_REG_YNRS_L4LUT2, YNRS_R1A_YNRS_L4LUT2, YNRS_R1B_YNRS_L4LUT2, YNRS_R1C_YNRS_L4LUT2,)\
    CMD(a, b, c, d, e, f, YNRS_R1_YNRS_L4LUT3_CQ, YNRS_R1A_REG_YNRS_L4LUT3, YNRS_R1A_YNRS_L4LUT3, YNRS_R1B_YNRS_L4LUT3, YNRS_R1C_YNRS_L4LUT3,)\
    CMD(a, b, c, d, e, f, YNRS_R1_YNRS_PTY0V_CQ, YNRS_R1A_REG_YNRS_PTY0V, YNRS_R1A_YNRS_PTY0V, YNRS_R1B_YNRS_PTY0V, YNRS_R1C_YNRS_PTY0V,)\
    CMD(a, b, c, d, e, f, YNRS_R1_YNRS_CAD_CQ, YNRS_R1A_REG_YNRS_CAD, YNRS_R1A_YNRS_CAD, YNRS_R1B_YNRS_CAD, YNRS_R1C_YNRS_CAD,)\
    CMD(a, b, c, d, e, f, YNRS_R1_YNRS_SL2_CQ, YNRS_R1A_REG_YNRS_SL2, YNRS_R1A_YNRS_SL2, YNRS_R1B_YNRS_SL2, YNRS_R1C_YNRS_SL2,)\
    CMD(a, b, c, d, e, f, YNRS_R1_YNRS_PTY0H_CQ, YNRS_R1A_REG_YNRS_PTY0H, YNRS_R1A_YNRS_PTY0H, YNRS_R1B_YNRS_PTY0H, YNRS_R1C_YNRS_PTY0H,)\
    CMD(a, b, c, d, e, f, YNRS_R1_YNRS_T4LUT1_CQ, YNRS_R1A_REG_YNRS_T4LUT1, YNRS_R1A_YNRS_T4LUT1, YNRS_R1B_YNRS_T4LUT1, YNRS_R1C_YNRS_T4LUT1,)\
    CMD(a, b, c, d, e, f, YNRS_R1_YNRS_T4LUT2_CQ, YNRS_R1A_REG_YNRS_T4LUT2, YNRS_R1A_YNRS_T4LUT2, YNRS_R1B_YNRS_T4LUT2, YNRS_R1C_YNRS_T4LUT2,)\
    CMD(a, b, c, d, e, f, YNRS_R1_YNRS_T4LUT3_CQ, YNRS_R1A_REG_YNRS_T4LUT3, YNRS_R1A_YNRS_T4LUT3, YNRS_R1B_YNRS_T4LUT3, YNRS_R1C_YNRS_T4LUT3,)\
    CMD(a, b, c, d, e, f, YNRS_R1_YNRS_ACT1_CQ, YNRS_R1A_REG_YNRS_ACT1, YNRS_R1A_YNRS_ACT1, YNRS_R1B_YNRS_ACT1, YNRS_R1C_YNRS_ACT1,)\
    CMD(a, b, c, d, e, f, YNRS_R1_YNRS_PTCV_CQ, YNRS_R1A_REG_YNRS_PTCV, YNRS_R1A_YNRS_PTCV, YNRS_R1B_YNRS_PTCV, YNRS_R1C_YNRS_PTCV,)\
    CMD(a, b, c, d, e, f, YNRS_R1_YNRS_ACT4_CQ, YNRS_R1A_REG_YNRS_ACT4, YNRS_R1A_YNRS_ACT4, YNRS_R1B_YNRS_ACT4, YNRS_R1C_YNRS_ACT4,)\
    CMD(a, b, c, d, e, f, YNRS_R1_YNRS_PTCH_CQ, YNRS_R1A_REG_YNRS_PTCH, YNRS_R1A_YNRS_PTCH, YNRS_R1B_YNRS_PTCH, YNRS_R1C_YNRS_PTCH,)\
    CMD(a, b, c, d, e, f, YNRS_R1_YNRS_HF_COR_CQ, YNRS_R1A_REG_YNRS_HF_COR, YNRS_R1A_YNRS_HF_COR, YNRS_R1B_YNRS_HF_COR, YNRS_R1C_YNRS_HF_COR,)\
    CMD(a, b, c, d, e, f, YNRS_R1_YNRS_HF_ACT0_CQ, YNRS_R1A_REG_YNRS_HF_ACT0, YNRS_R1A_YNRS_HF_ACT0, YNRS_R1B_YNRS_HF_ACT0, YNRS_R1C_YNRS_HF_ACT0,)\
    CMD(a, b, c, d, e, f, YNRS_R1_YNRS_HF_ACT1_CQ, YNRS_R1A_REG_YNRS_HF_ACT1, YNRS_R1A_YNRS_HF_ACT1, YNRS_R1B_YNRS_HF_ACT1, YNRS_R1C_YNRS_HF_ACT1,)\
    CMD(a, b, c, d, e, f, YNRS_R1_YNRS_ACTC_CQ, YNRS_R1A_REG_YNRS_ACTC, YNRS_R1A_YNRS_ACTC, YNRS_R1B_YNRS_ACTC, YNRS_R1C_YNRS_ACTC,)\
    CMD(a, b, c, d, e, f, YNRS_R1_YNRS_YLAD_CQ, YNRS_R1A_REG_YNRS_YLAD, YNRS_R1A_YNRS_YLAD, YNRS_R1B_YNRS_YLAD, YNRS_R1C_YNRS_YLAD,)\
    CMD(a, b, c, d, e, f, YNRS_R1_YNRS_HF_ACT2_CQ, YNRS_R1A_REG_YNRS_HF_ACT2, YNRS_R1A_YNRS_HF_ACT2, YNRS_R1B_YNRS_HF_ACT2, YNRS_R1C_YNRS_HF_ACT2,)\
    CMD(a, b, c, d, e, f, YNRS_R1_YNRS_HF_ACT3_CQ, YNRS_R1A_REG_YNRS_HF_ACT3, YNRS_R1A_YNRS_HF_ACT3, YNRS_R1B_YNRS_HF_ACT3, YNRS_R1C_YNRS_HF_ACT3,)\
    CMD(a, b, c, d, e, f, YNRS_R1_YNRS_HF_LUMA0_CQ, YNRS_R1A_REG_YNRS_HF_LUMA0, YNRS_R1A_YNRS_HF_LUMA0, YNRS_R1B_YNRS_HF_LUMA0, YNRS_R1C_YNRS_HF_LUMA0,)\
    CMD(a, b, c, d, e, f, YNRS_R1_YNRS_HF_LUMA1_CQ, YNRS_R1A_REG_YNRS_HF_LUMA1, YNRS_R1A_YNRS_HF_LUMA1, YNRS_R1B_YNRS_HF_LUMA1, YNRS_R1C_YNRS_HF_LUMA1,)\
    CMD(a, b, c, d, e, f, YNRS_R1_YNRS_Y4LUT4_CQ, YNRS_R1A_REG_YNRS_Y4LUT4, YNRS_R1A_YNRS_Y4LUT4, YNRS_R1B_YNRS_Y4LUT4, YNRS_R1C_YNRS_Y4LUT4,)\
    CMD(a, b, c, d, e, f, YNRS_R1_YNRS_Y4LUT5_CQ, YNRS_R1A_REG_YNRS_Y4LUT5, YNRS_R1A_YNRS_Y4LUT5, YNRS_R1B_YNRS_Y4LUT5, YNRS_R1C_YNRS_Y4LUT5,)\
    CMD(a, b, c, d, e, f, YNRS_R1_YNRS_Y4LUT6_CQ, YNRS_R1A_REG_YNRS_Y4LUT6, YNRS_R1A_YNRS_Y4LUT6, YNRS_R1B_YNRS_Y4LUT6, YNRS_R1C_YNRS_Y4LUT6,)\
    CMD(a, b, c, d, e, f, YNRS_R1_YNRS_Y4LUT7_CQ, YNRS_R1A_REG_YNRS_Y4LUT7, YNRS_R1A_YNRS_Y4LUT7, YNRS_R1B_YNRS_Y4LUT7, YNRS_R1C_YNRS_Y4LUT7,)\
    CMD(a, b, c, d, e, f, YNRS_R1_YNRS_A4LUT1_CQ, YNRS_R1A_REG_YNRS_A4LUT1, YNRS_R1A_YNRS_A4LUT1, YNRS_R1B_YNRS_A4LUT1, YNRS_R1C_YNRS_A4LUT1,)\
    CMD(a, b, c, d, e, f, YNRS_R1_YNRS_SRAM_PINGPONG_CQ, YNRS_R1A_REG_YNRS_SRAM_PINGPONG, YNRS_R1A_YNRS_SRAM_PINGPONG, YNRS_R1B_YNRS_SRAM_PINGPONG, YNRS_R1C_YNRS_SRAM_PINGPONG,)\
    /* CRSP_R1 */\
    CMD(a, b, c, d, e, f, CRSP_R1_CRSP_CTRL_CQ, CRSP_R1A_REG_CRSP_CTRL, CRSP_R1A_CRSP_CTRL, CRSP_R1B_CRSP_CTRL, CRSP_R1C_CRSP_CTRL,)\
    CMD(a, b, c, d, e, f, CRSP_R1_CRSP_STEP_OFST_CQ, CRSP_R1A_REG_CRSP_STEP_OFST, CRSP_R1A_CRSP_STEP_OFST, CRSP_R1B_CRSP_STEP_OFST, CRSP_R1C_CRSP_STEP_OFST,)\
    /* RSS_R2 */\
    CMD(a, b, c, d, e, f, RSS_R2_RSS_LUMA_VERT_INT_OFST_CQ, RSS_R2A_REG_RSS_LUMA_VERT_INT_OFST, RSS_R2A_RSS_LUMA_VERT_INT_OFST, RSS_R2B_RSS_LUMA_VERT_INT_OFST, RSS_R2C_RSS_LUMA_VERT_INT_OFST,)\
	CMD(a, b, c, d, e, f, RSS_R2_RSS_LUMA_VERT_SUB_OFST_CQ, RSS_R2A_REG_RSS_LUMA_VERT_SUB_OFST, RSS_R2A_RSS_LUMA_VERT_SUB_OFST, RSS_R2B_RSS_LUMA_VERT_SUB_OFST, RSS_R2C_RSS_LUMA_VERT_SUB_OFST,)\
    /* GGM_R2 */\
    CMD(a, b, c, d, e, f, GGM_R2_GGM_CTRL_CQ, GGM_R2A_REG_GGM_CTRL, GGM_R2A_GGM_CTRL, GGM_R2B_GGM_CTRL, GGM_R2C_GGM_CTRL,)\
    CMD(a, b, c, d, e, f, GGM_R2_GGM_SRAM_PINGPONG_CQ, GGM_R2A_REG_GGM_SRAM_PINGPONG, GGM_R2A_GGM_SRAM_PINGPONG, GGM_R2B_GGM_SRAM_PINGPONG, GGM_R2C_GGM_SRAM_PINGPONG,)\
    /* G2C_R2 */\
    CMD(a, b, c, d, e, f, G2C_R2_G2C_CONV_0A_CQ, G2C_R2A_REG_G2C_CONV_0A, G2C_R2A_G2C_CONV_0A, G2C_R2B_G2C_CONV_0A, G2C_R2C_G2C_CONV_0A,)\
    CMD(a, b, c, d, e, f, G2C_R2_G2C_CONV_0B_CQ, G2C_R2A_REG_G2C_CONV_0B, G2C_R2A_G2C_CONV_0B, G2C_R2B_G2C_CONV_0B, G2C_R2C_G2C_CONV_0B,)\
    CMD(a, b, c, d, e, f, G2C_R2_G2C_CONV_1A_CQ, G2C_R2A_REG_G2C_CONV_1A, G2C_R2A_G2C_CONV_1A, G2C_R2B_G2C_CONV_1A, G2C_R2C_G2C_CONV_1A,)\
    CMD(a, b, c, d, e, f, G2C_R2_G2C_CONV_1B_CQ, G2C_R2A_REG_G2C_CONV_1B, G2C_R2A_G2C_CONV_1B, G2C_R2B_G2C_CONV_1B, G2C_R2C_G2C_CONV_1B,)\
    CMD(a, b, c, d, e, f, G2C_R2_G2C_CONV_2A_CQ, G2C_R2A_REG_G2C_CONV_2A, G2C_R2A_G2C_CONV_2A, G2C_R2B_G2C_CONV_2A, G2C_R2C_G2C_CONV_2A,)\
    CMD(a, b, c, d, e, f, G2C_R2_G2C_CONV_2B_CQ, G2C_R2A_REG_G2C_CONV_2B, G2C_R2A_G2C_CONV_2B, G2C_R2B_G2C_CONV_2B, G2C_R2C_G2C_CONV_2B,)\
    /* C42_R2 */\
    CMD(a, b, c, d, e, f, C42_R2_C42_CON_CQ, C42_R2A_REG_C42_CON, C42_R2A_C42_CON, C42_R2B_C42_CON, C42_R2C_C42_CON,)\
    /* CRZ_R1 */\
    CMD(a, b, c, d, e, f, CRZ_R1_CRZ_LUMA_VERT_INT_OFST_CQ, CRZ_R1A_REG_CRZ_LUMA_VERT_INT_OFST, CRZ_R1A_CRZ_LUMA_VERT_INT_OFST, CRZ_R1B_CRZ_LUMA_VERT_INT_OFST, CRZ_R1C_CRZ_LUMA_VERT_INT_OFST,)\
	CMD(a, b, c, d, e, f, CRZ_R1_CRZ_LUMA_VERT_SUB_OFST_CQ, CRZ_R1A_REG_CRZ_LUMA_VERT_SUB_OFST, CRZ_R1A_CRZ_LUMA_VERT_SUB_OFST, CRZ_R1B_CRZ_LUMA_VERT_SUB_OFST, CRZ_R1C_CRZ_LUMA_VERT_SUB_OFST,)\
    CMD(a, b, c, d, e, f, CRZ_R1_CRZ_CHRO_VERT_INT_OFST_CQ, CRZ_R1A_REG_CRZ_CHRO_VERT_INT_OFST, CRZ_R1A_CRZ_CHRO_VERT_INT_OFST, CRZ_R1B_CRZ_CHRO_VERT_INT_OFST, CRZ_R1C_CRZ_CHRO_VERT_INT_OFST,)\
	CMD(a, b, c, d, e, f, CRZ_R1_CRZ_CHRO_VERT_SUB_OFST_CQ, CRZ_R1A_REG_CRZ_CHRO_VERT_SUB_OFST, CRZ_R1A_CRZ_CHRO_VERT_SUB_OFST, CRZ_R1B_CRZ_CHRO_VERT_SUB_OFST, CRZ_R1C_CRZ_CHRO_VERT_SUB_OFST,)\
    CMD(a, b, c, d, e, f, CRZ_R1_CRZ_SPARE_1_CQ, CRZ_R1A_REG_CRZ_SPARE_1, CRZ_R1A_CRZ_SPARE_1, CRZ_R1B_CRZ_SPARE_1, CRZ_R1C_CRZ_SPARE_1,)\
    /* CRSP_R2 */\
    CMD(a, b, c, d, e, f, CRSP_R2_CRSP_CTRL_CQ, CRSP_R2A_REG_CRSP_CTRL, CRSP_R2A_CRSP_CTRL, CRSP_R2B_CRSP_CTRL, CRSP_R2C_CRSP_CTRL,)\
    CMD(a, b, c, d, e, f, CRSP_R2_CRSP_STEP_OFST_CQ, CRSP_R2A_REG_CRSP_STEP_OFST, CRSP_R2A_CRSP_STEP_OFST, CRSP_R2B_CRSP_STEP_OFST, CRSP_R2C_CRSP_STEP_OFST,)\
     /* CRZ_R2 */\
    CMD(a, b, c, d, e, f, CRZ_R2_CRZ_LUMA_VERT_INT_OFST_CQ, CRZ_R2A_REG_CRZ_LUMA_VERT_INT_OFST, CRZ_R2A_CRZ_LUMA_VERT_INT_OFST, CRZ_R2B_CRZ_LUMA_VERT_INT_OFST, CRZ_R2C_CRZ_LUMA_VERT_INT_OFST,)\
	CMD(a, b, c, d, e, f, CRZ_R2_CRZ_LUMA_VERT_SUB_OFST_CQ, CRZ_R2A_REG_CRZ_LUMA_VERT_SUB_OFST, CRZ_R2A_CRZ_LUMA_VERT_SUB_OFST, CRZ_R2B_CRZ_LUMA_VERT_SUB_OFST, CRZ_R2C_CRZ_LUMA_VERT_SUB_OFST,)\
    CMD(a, b, c, d, e, f, CRZ_R2_CRZ_CHRO_VERT_INT_OFST_CQ, CRZ_R2A_REG_CRZ_CHRO_VERT_INT_OFST, CRZ_R2A_CRZ_CHRO_VERT_INT_OFST, CRZ_R2B_CRZ_CHRO_VERT_INT_OFST, CRZ_R2C_CRZ_CHRO_VERT_INT_OFST,)\
	CMD(a, b, c, d, e, f, CRZ_R2_CRZ_CHRO_VERT_SUB_OFST_CQ, CRZ_R2A_REG_CRZ_CHRO_VERT_SUB_OFST, CRZ_R2A_CRZ_CHRO_VERT_SUB_OFST, CRZ_R2B_CRZ_CHRO_VERT_SUB_OFST, CRZ_R2C_CRZ_CHRO_VERT_SUB_OFST,)\
    CMD(a, b, c, d, e, f, CRZ_R2_CRZ_SPARE_1_CQ, CRZ_R2A_REG_CRZ_SPARE_1, CRZ_R2A_CRZ_SPARE_1, CRZ_R2B_CRZ_SPARE_1, CRZ_R2C_CRZ_SPARE_1,)\

/* Direct copy AF fast mode */
#define DUAL_ENGINE_LIST_HW_RX_WX_AF(CMD, a, b, c, d, e, f) \
	/* AF_R1 */\
	CMD(a, b, c, d, e, f, AF_R1_AF_HFLT0_1_CQ, AF_R1A_REG_AF_HFLT0_1, AF_R1A_AF_HFLT0_1, AF_R1B_AF_HFLT0_1, AF_R1C_AF_HFLT0_1,)\
	CMD(a, b, c, d, e, f, AF_R1_AF_HFLT0_2_CQ, AF_R1A_REG_AF_HFLT0_2, AF_R1A_AF_HFLT0_2, AF_R1B_AF_HFLT0_2, AF_R1C_AF_HFLT0_2,)\
	CMD(a, b, c, d, e, f, AF_R1_AF_HFLT0_3_CQ, AF_R1A_REG_AF_HFLT0_3, AF_R1A_AF_HFLT0_3, AF_R1B_AF_HFLT0_3, AF_R1C_AF_HFLT0_3,)\
	CMD(a, b, c, d, e, f, AF_R1_AF_HFLT1_1_CQ, AF_R1A_REG_AF_HFLT1_1, AF_R1A_AF_HFLT1_1, AF_R1B_AF_HFLT1_1, AF_R1C_AF_HFLT1_1,)\
	CMD(a, b, c, d, e, f, AF_R1_AF_HFLT1_2_CQ, AF_R1A_REG_AF_HFLT1_2, AF_R1A_AF_HFLT1_2, AF_R1B_AF_HFLT1_2, AF_R1C_AF_HFLT1_2,)\
	CMD(a, b, c, d, e, f, AF_R1_AF_HFLT1_3_CQ, AF_R1A_REG_AF_HFLT1_3, AF_R1A_AF_HFLT1_3, AF_R1B_AF_HFLT1_3, AF_R1C_AF_HFLT1_3,)\
	CMD(a, b, c, d, e, f, AF_R1_AF_HFLT2_1_CQ, AF_R1A_REG_AF_HFLT2_1, AF_R1A_AF_HFLT2_1, AF_R1B_AF_HFLT2_1, AF_R1C_AF_HFLT2_1,)\
	CMD(a, b, c, d, e, f, AF_R1_AF_HFLT2_2_CQ, AF_R1A_REG_AF_HFLT2_2, AF_R1A_AF_HFLT2_2, AF_R1B_AF_HFLT2_2, AF_R1C_AF_HFLT2_2,)\
	CMD(a, b, c, d, e, f, AF_R1_AF_HFLT2_3_CQ, AF_R1A_REG_AF_HFLT2_3, AF_R1A_AF_HFLT2_3, AF_R1B_AF_HFLT2_3, AF_R1C_AF_HFLT2_3,)\
	CMD(a, b, c, d, e, f, AF_R1_AF_VFLT_1_CQ, AF_R1A_REG_AF_VFLT_1, AF_R1A_AF_VFLT_1, AF_R1B_AF_VFLT_1, AF_R1C_AF_VFLT_1,)\
	CMD(a, b, c, d, e, f, AF_R1_AF_VFLT_2_CQ, AF_R1A_REG_AF_VFLT_2, AF_R1A_AF_VFLT_2, AF_R1B_AF_VFLT_2, AF_R1C_AF_VFLT_2,)\
	CMD(a, b, c, d, e, f, AF_R1_AF_VFLT_3_CQ, AF_R1A_REG_AF_VFLT_3, AF_R1A_AF_VFLT_3, AF_R1B_AF_VFLT_3, AF_R1C_AF_VFLT_3,)\
	CMD(a, b, c, d, e, f, AF_R1_AF_PL_HFLT_1_CQ, AF_R1A_REG_AF_PL_HFLT_1, AF_R1A_AF_PL_HFLT_1, AF_R1B_AF_PL_HFLT_1, AF_R1C_AF_PL_HFLT_1,)\
	CMD(a, b, c, d, e, f, AF_R1_AF_PL_HFLT_2_CQ, AF_R1A_REG_AF_PL_HFLT_2, AF_R1A_AF_PL_HFLT_2, AF_R1B_AF_PL_HFLT_2, AF_R1C_AF_PL_HFLT_2,)\
	CMD(a, b, c, d, e, f, AF_R1_AF_PL_HFLT_3_CQ, AF_R1A_REG_AF_PL_HFLT_3, AF_R1A_AF_PL_HFLT_3, AF_R1B_AF_PL_HFLT_3, AF_R1C_AF_PL_HFLT_3,)\
	CMD(a, b, c, d, e, f, AF_R1_AF_PL_VFLT_1_CQ, AF_R1A_REG_AF_PL_VFLT_1, AF_R1A_AF_PL_VFLT_1, AF_R1B_AF_PL_VFLT_1, AF_R1C_AF_PL_VFLT_1,)\
	CMD(a, b, c, d, e, f, AF_R1_AF_PL_VFLT_2_CQ, AF_R1A_REG_AF_PL_VFLT_2, AF_R1A_AF_PL_VFLT_2, AF_R1B_AF_PL_VFLT_2, AF_R1C_AF_PL_VFLT_2,)\
	CMD(a, b, c, d, e, f, AF_R1_AF_PL_VFLT_3_CQ, AF_R1A_REG_AF_PL_VFLT_3, AF_R1A_AF_PL_VFLT_3, AF_R1B_AF_PL_VFLT_3, AF_R1C_AF_PL_VFLT_3,)\
	CMD(a, b, c, d, e, f, AF_R1_AF_TH_0_CQ, AF_R1A_REG_AF_TH_0, AF_R1A_AF_TH_0, AF_R1B_AF_TH_0, AF_R1C_AF_TH_0,)\
	CMD(a, b, c, d, e, f, AF_R1_AF_TH_1_CQ, AF_R1A_REG_AF_TH_1, AF_R1A_AF_TH_1, AF_R1B_AF_TH_1, AF_R1C_AF_TH_1,)\
	CMD(a, b, c, d, e, f, AF_R1_AF_TH_2_CQ, AF_R1A_REG_AF_TH_2, AF_R1A_AF_TH_2, AF_R1B_AF_TH_2, AF_R1C_AF_TH_2,)\
	CMD(a, b, c, d, e, f, AF_R1_AF_TH_3_CQ, AF_R1A_REG_AF_TH_3, AF_R1A_AF_TH_3, AF_R1B_AF_TH_3, AF_R1C_AF_TH_3,)\
	CMD(a, b, c, d, e, f, AF_R1_AF_TH_4_CQ, AF_R1A_REG_AF_TH_4, AF_R1A_AF_TH_4, AF_R1B_AF_TH_4, AF_R1C_AF_TH_4,)\
	CMD(a, b, c, d, e, f, AF_R1_AF_LUT_H0_0_CQ, AF_R1A_REG_AF_LUT_H0_0, AF_R1A_AF_LUT_H0_0, AF_R1B_AF_LUT_H0_0, AF_R1C_AF_LUT_H0_0,)\
	CMD(a, b, c, d, e, f, AF_R1_AF_LUT_H0_1_CQ, AF_R1A_REG_AF_LUT_H0_1, AF_R1A_AF_LUT_H0_1, AF_R1B_AF_LUT_H0_1, AF_R1C_AF_LUT_H0_1,)\
	CMD(a, b, c, d, e, f, AF_R1_AF_LUT_H0_2_CQ, AF_R1A_REG_AF_LUT_H0_2, AF_R1A_AF_LUT_H0_2, AF_R1B_AF_LUT_H0_2, AF_R1C_AF_LUT_H0_2,)\
	CMD(a, b, c, d, e, f, AF_R1_AF_LUT_H0_3_CQ, AF_R1A_REG_AF_LUT_H0_3, AF_R1A_AF_LUT_H0_3, AF_R1B_AF_LUT_H0_3, AF_R1C_AF_LUT_H0_3,)\
	CMD(a, b, c, d, e, f, AF_R1_AF_LUT_H0_4_CQ, AF_R1A_REG_AF_LUT_H0_4, AF_R1A_AF_LUT_H0_4, AF_R1B_AF_LUT_H0_4, AF_R1C_AF_LUT_H0_4,)\
	CMD(a, b, c, d, e, f, AF_R1_AF_LUT_H1_0_CQ, AF_R1A_REG_AF_LUT_H1_0, AF_R1A_AF_LUT_H1_0, AF_R1B_AF_LUT_H1_0, AF_R1C_AF_LUT_H1_0,)\
	CMD(a, b, c, d, e, f, AF_R1_AF_LUT_H1_1_CQ, AF_R1A_REG_AF_LUT_H1_1, AF_R1A_AF_LUT_H1_1, AF_R1B_AF_LUT_H1_1, AF_R1C_AF_LUT_H1_1,)\
	CMD(a, b, c, d, e, f, AF_R1_AF_LUT_H1_2_CQ, AF_R1A_REG_AF_LUT_H1_2, AF_R1A_AF_LUT_H1_2, AF_R1B_AF_LUT_H1_2, AF_R1C_AF_LUT_H1_2,)\
	CMD(a, b, c, d, e, f, AF_R1_AF_LUT_H1_3_CQ, AF_R1A_REG_AF_LUT_H1_3, AF_R1A_AF_LUT_H1_3, AF_R1B_AF_LUT_H1_3, AF_R1C_AF_LUT_H1_3,)\
	CMD(a, b, c, d, e, f, AF_R1_AF_LUT_H1_4_CQ, AF_R1A_REG_AF_LUT_H1_4, AF_R1A_AF_LUT_H1_4, AF_R1B_AF_LUT_H1_4, AF_R1C_AF_LUT_H1_4,)\
	CMD(a, b, c, d, e, f, AF_R1_AF_LUT_H2_0_CQ, AF_R1A_REG_AF_LUT_H2_0, AF_R1A_AF_LUT_H2_0, AF_R1B_AF_LUT_H2_0, AF_R1C_AF_LUT_H2_0,)\
	CMD(a, b, c, d, e, f, AF_R1_AF_LUT_H2_1_CQ, AF_R1A_REG_AF_LUT_H2_1, AF_R1A_AF_LUT_H2_1, AF_R1B_AF_LUT_H2_1, AF_R1C_AF_LUT_H2_1,)\
	CMD(a, b, c, d, e, f, AF_R1_AF_LUT_H2_2_CQ, AF_R1A_REG_AF_LUT_H2_2, AF_R1A_AF_LUT_H2_2, AF_R1B_AF_LUT_H2_2, AF_R1C_AF_LUT_H2_2,)\
	CMD(a, b, c, d, e, f, AF_R1_AF_LUT_H2_3_CQ, AF_R1A_REG_AF_LUT_H2_3, AF_R1A_AF_LUT_H2_3, AF_R1B_AF_LUT_H2_3, AF_R1C_AF_LUT_H2_3,)\
	CMD(a, b, c, d, e, f, AF_R1_AF_LUT_H2_4_CQ, AF_R1A_REG_AF_LUT_H2_4, AF_R1A_AF_LUT_H2_4, AF_R1B_AF_LUT_H2_4, AF_R1C_AF_LUT_H2_4,)\
	CMD(a, b, c, d, e, f, AF_R1_AF_LUT_V_0_CQ, AF_R1A_REG_AF_LUT_V_0, AF_R1A_AF_LUT_V_0, AF_R1B_AF_LUT_V_0, AF_R1C_AF_LUT_V_0,)\
	CMD(a, b, c, d, e, f, AF_R1_AF_LUT_V_1_CQ, AF_R1A_REG_AF_LUT_V_1, AF_R1A_AF_LUT_V_1, AF_R1B_AF_LUT_V_1, AF_R1C_AF_LUT_V_1,)\
	CMD(a, b, c, d, e, f, AF_R1_AF_LUT_V_2_CQ, AF_R1A_REG_AF_LUT_V_2, AF_R1A_AF_LUT_V_2, AF_R1B_AF_LUT_V_2, AF_R1C_AF_LUT_V_2,)\
	CMD(a, b, c, d, e, f, AF_R1_AF_LUT_V_3_CQ, AF_R1A_REG_AF_LUT_V_3, AF_R1A_AF_LUT_V_3, AF_R1B_AF_LUT_V_3, AF_R1C_AF_LUT_V_3,)\
	CMD(a, b, c, d, e, f, AF_R1_AF_LUT_V_4_CQ, AF_R1A_REG_AF_LUT_V_4, AF_R1A_AF_LUT_V_4, AF_R1B_AF_LUT_V_4, AF_R1C_AF_LUT_V_4,)\
	CMD(a, b, c, d, e, f, AF_R1_AF_SGG1_0_CQ, AF_R1A_REG_AF_SGG1_0, AF_R1A_AF_SGG1_0, AF_R1B_AF_SGG1_0, AF_R1C_AF_SGG1_0,)\
	CMD(a, b, c, d, e, f, AF_R1_AF_SGG1_1_CQ, AF_R1A_REG_AF_SGG1_1, AF_R1A_AF_SGG1_1, AF_R1B_AF_SGG1_1, AF_R1C_AF_SGG1_1,)\
	CMD(a, b, c, d, e, f, AF_R1_AF_SGG1_2_CQ, AF_R1A_REG_AF_SGG1_2, AF_R1A_AF_SGG1_2, AF_R1B_AF_SGG1_2, AF_R1C_AF_SGG1_2,)\
	CMD(a, b, c, d, e, f, AF_R1_AF_SGG1_3_CQ, AF_R1A_REG_AF_SGG1_3, AF_R1A_AF_SGG1_3, AF_R1B_AF_SGG1_3, AF_R1C_AF_SGG1_3,)\
	CMD(a, b, c, d, e, f, AF_R1_AF_SGG1_4_CQ, AF_R1A_REG_AF_SGG1_4, AF_R1A_AF_SGG1_4, AF_R1B_AF_SGG1_4, AF_R1C_AF_SGG1_4,)\
	CMD(a, b, c, d, e, f, AF_R1_AF_SGG1_5_CQ, AF_R1A_REG_AF_SGG1_5, AF_R1A_AF_SGG1_5, AF_R1B_AF_SGG1_5, AF_R1C_AF_SGG1_5,)\
	CMD(a, b, c, d, e, f, AF_R1_AF_SGG5_0_CQ, AF_R1A_REG_AF_SGG5_0, AF_R1A_AF_SGG5_0, AF_R1B_AF_SGG5_0, AF_R1C_AF_SGG5_0,)\
	CMD(a, b, c, d, e, f, AF_R1_AF_SGG5_1_CQ, AF_R1A_REG_AF_SGG5_1, AF_R1A_AF_SGG5_1, AF_R1B_AF_SGG5_1, AF_R1C_AF_SGG5_1,)\
	CMD(a, b, c, d, e, f, AF_R1_AF_SGG5_2_CQ, AF_R1A_REG_AF_SGG5_2, AF_R1A_AF_SGG5_2, AF_R1B_AF_SGG5_2, AF_R1C_AF_SGG5_2,)\
	CMD(a, b, c, d, e, f, AF_R1_AF_SGG5_3_CQ, AF_R1A_REG_AF_SGG5_3, AF_R1A_AF_SGG5_3, AF_R1B_AF_SGG5_3, AF_R1C_AF_SGG5_3,)\
	CMD(a, b, c, d, e, f, AF_R1_AF_SGG5_4_CQ, AF_R1A_REG_AF_SGG5_4, AF_R1A_AF_SGG5_4, AF_R1B_AF_SGG5_4, AF_R1C_AF_SGG5_4,)\
	CMD(a, b, c, d, e, f, AF_R1_AF_SGG5_5_CQ, AF_R1A_REG_AF_SGG5_5, AF_R1A_AF_SGG5_5, AF_R1B_AF_SGG5_5, AF_R1C_AF_SGG5_5,)\
	CMD(a, b, c, d, e, f, AF_R1_AF_PL_STAT_0_CQ, AF_R1A_REG_AF_PL_STAT_0, AF_R1A_AF_PL_STAT_0, AF_R1B_AF_PL_STAT_0, AF_R1C_AF_PL_STAT_0,)\
	CMD(a, b, c, d, e, f, AF_R1_AF_PL_STAT_1_CQ, AF_R1A_REG_AF_PL_STAT_1, AF_R1A_AF_PL_STAT_1, AF_R1B_AF_PL_STAT_1, AF_R1C_AF_PL_STAT_1,)\

#define DUAL_ENGINE_LIST_HW_R_W(CMD, a, b, c, d, e, f) \
    /* UFD_R2 */\
	CMD(a, b, c, d, e, f, UFD_R2_UFD_CON_CQ, UFD_R2A_REG_UFD_CON, UFD_R2A_UFD_CON, UFD_R2B_UFD_CON, UFD_R2C_UFD_CON,)\
	CMD(a, b, c, d, e, f, UFD_R2_UFD_ADDRESS_CON1_CQ, UFD_R2A_REG_UFD_ADDRESS_CON1, UFD_R2A_UFD_ADDRESS_CON1, UFD_R2B_UFD_ADDRESS_CON1, UFD_R2C_UFD_ADDRESS_CON1,)\
	CMD(a, b, c, d, e, f, UFD_R2_UFD_ADDRESS_CON2_CQ, UFD_R2A_REG_UFD_ADDRESS_CON2, UFD_R2A_UFD_ADDRESS_CON2, UFD_R2B_UFD_ADDRESS_CON2, UFD_R2C_UFD_ADDRESS_CON2,)\
    CMD(a, b, c, d, e, f, UFD_R2_UFD_ADDRESS_CON3_CQ, UFD_R2A_REG_UFD_ADDRESS_CON3, UFD_R2A_UFD_ADDRESS_CON3, UFD_R2B_UFD_ADDRESS_CON3, UFD_R2C_UFD_ADDRESS_CON3,)\
	/* SEP_R1 */\
	CMD(a, b, c, d, e, f, SEP_R1_SEP_VSIZE_CQ, SEP_R1A_REG_SEP_VSIZE, SEP_R1A_SEP_VSIZE, SEP_R1B_SEP_VSIZE, SEP_R1C_SEP_VSIZE,)\
	/* BPC_R1 */\
	CMD(a, b, c, d, e, f, BPC_R1_BPC_BPC_CON_CQ, BPC_R1A_REG_BPC_BPC_CON, BPC_R1A_BPC_BPC_CON, BPC_R1B_BPC_BPC_CON, BPC_R1C_BPC_BPC_CON,)\
	/* BPC_R2 */\
	CMD(a, b, c, d, e, f, BPC_R2_BPC_BPC_CON_CQ, BPC_R2A_REG_BPC_BPC_CON, BPC_R2A_BPC_BPC_CON, BPC_R2B_BPC_BPC_CON, BPC_R2C_BPC_BPC_CON,)\
	/* LSC_R1 */\
	CMD(a, b, c, d, e, f, LSC_R1_LSC_CTL1_CQ, LSC_R1A_REG_LSC_CTL1, LSC_R1A_LSC_CTL1, LSC_R1B_LSC_CTL1, LSC_R1C_LSC_CTL1,)\
	/* LSCI_R1 */\
	CMD(a, b, c, d, e, f, LSCI_R1_LSCI_STRIDE_CQ, LSCI_R1A_REG_LSCI_STRIDE, LSCI_R1A_LSCI_STRIDE, LSCI_R1B_LSCI_STRIDE, LSCI_R1C_LSCI_STRIDE,)\
	/* LTM_R1 */\
	CMD(a, b, c, d, e, f, LTM_R1_LTM_BLK_NUM_CQ, LTM_R1A_REG_LTM_BLK_NUM, LTM_R1A_LTM_BLK_NUM, LTM_R1B_LTM_BLK_NUM, LTM_R1C_LTM_BLK_NUM,)\
    CMD(a, b, c, d, e, f, LTM_R1_LTM_BLK_SZ_CQ, LTM_R1A_REG_LTM_BLK_SZ, LTM_R1A_LTM_BLK_SZ, LTM_R1B_LTM_BLK_SZ, LTM_R1C_LTM_BLK_SZ,)\
	/* QBIN_R1 */\
	CMD(a, b, c, d, e, f, QBIN_R1_QBIN_CTL_CQ, QBIN_R1A_REG_QBIN_CTL, QBIN_R1A_QBIN_CTL, QBIN_R1B_QBIN_CTL, QBIN_R1C_QBIN_CTL,)\
	/* QBIN_R2 */\
	CMD(a, b, c, d, e, f, QBIN_R2_QBIN_CTL_CQ, QBIN_R2A_REG_QBIN_CTL, QBIN_R2A_QBIN_CTL, QBIN_R2B_QBIN_CTL, QBIN_R2C_QBIN_CTL,)\
	/* QBIN_R3 */\
	CMD(a, b, c, d, e, f, QBIN_R3_QBIN_CTL_CQ, QBIN_R3A_REG_QBIN_CTL, QBIN_R3A_QBIN_CTL, QBIN_R3B_QBIN_CTL, QBIN_R3C_QBIN_CTL,)\
	/* QBIN_R4 */\
	CMD(a, b, c, d, e, f, QBIN_R4_QBIN_CTL_CQ, QBIN_R4A_REG_QBIN_CTL, QBIN_R4A_QBIN_CTL, QBIN_R4B_QBIN_CTL, QBIN_R4C_QBIN_CTL,)\
	/* QBIN_R5 */\
	CMD(a, b, c, d, e, f, QBIN_R5_QBIN_CTL_CQ, QBIN_R5A_REG_QBIN_CTL, QBIN_R5A_QBIN_CTL, QBIN_R5B_QBIN_CTL, QBIN_R5C_QBIN_CTL,)\
    /* PAK_R1 */\
    CMD(a, b, c, d, e, f, PAK_R1_PAK_CONT_CQ, PAK_R1A_REG_PAK_CONT, PAK_R1A_PAK_CONT, PAK_R1B_PAK_CONT, PAK_R1C_PAK_CONT,)\
	/* DM_R1 */\
	CMD(a, b, c, d, e, f, DM_R1_DM_SL_CTL_CQ, DM_R1A_REG_DM_SL_CTL, DM_R1A_DM_SL_CTL, DM_R1B_DM_SL_CTL, DM_R1C_DM_SL_CTL,)\
	/* SLK_R1 */\
    CMD(a, b, c, d, e, f, SLK_R1_SLK_RZ_CQ, SLK_R1A_REG_SLK_RZ, SLK_R1A_SLK_RZ, SLK_R1B_SLK_RZ, SLK_R1C_SLK_RZ,)\
    /* YNRS_R1 */\
    CMD(a, b, c, d, e, f, YNRS_R1_YNRS_CON1_CQ, YNRS_R1A_REG_YNRS_CON1, YNRS_R1A_YNRS_CON1, YNRS_R1B_YNRS_CON1, YNRS_R1C_YNRS_CON1,)\
    /* SLK_R2 */\
    CMD(a, b, c, d, e, f, SLK_R2_SLK_RZ_CQ, SLK_R2A_REG_SLK_RZ, SLK_R2A_SLK_RZ, SLK_R2B_SLK_RZ, SLK_R2C_SLK_RZ,)\
    /* PAK_R3 */\
    CMD(a, b, c, d, e, f, PAK_R3_PAK_CONT_CQ, PAK_R3A_REG_PAK_CONT, PAK_R3A_PAK_CONT, PAK_R3B_PAK_CONT, PAK_R3C_PAK_CONT,)\
    /* PAK_R4 */\
    CMD(a, b, c, d, e, f, PAK_R4_PAK_CONT_CQ, PAK_R4A_REG_PAK_CONT, PAK_R4A_PAK_CONT, PAK_R4B_PAK_CONT, PAK_R4C_PAK_CONT,)\
    /* PAK_R5 */\
    CMD(a, b, c, d, e, f, PAK_R5_PAK_CONT_CQ, PAK_R5A_REG_PAK_CONT, PAK_R5A_PAK_CONT, PAK_R5B_PAK_CONT, PAK_R5C_PAK_CONT,)\
	/* RSS_R2 */\
    CMD(a, b, c, d, e, f, RSS_R2_RSS_CONTROL_CQ, RSS_R2A_REG_RSS_CONTROL, RSS_R2A_RSS_CONTROL, RSS_R2B_RSS_CONTROL, RSS_R2C_RSS_CONTROL,)\
    /* CRZ_R1 */\
    CMD(a, b, c, d, e, f, CRZ_R1_CRZ_CONTROL_CQ, CRZ_R1A_REG_CRZ_CONTROL, CRZ_R1A_CRZ_CONTROL, CRZ_R1B_CRZ_CONTROL, CRZ_R1C_CRZ_CONTROL,)\
    /* CRZ_R2 */\
    CMD(a, b, c, d, e, f, CRZ_R2_CRZ_CONTROL_CQ, CRZ_R2A_REG_CRZ_CONTROL, CRZ_R2A_CRZ_CONTROL, CRZ_R2B_CRZ_CONTROL, CRZ_R2C_CRZ_CONTROL,)\

#define DUAL_SW_DECLARE(a, b, c, d, e, f, g, h, i,...) \
    DUAL_SW_DECLARE_##i(a, b, c, d, e, f, g, h, i,...)

#define DUAL_SW_DECLARE_RW(a, b, c, d, e, f, g, h, i,...) \
    DUAL_SW_DECLARE_W(a, b, c, d, e, f, g, h, i,...)

#define DUAL_SW_DECLARE_R(a, b, c, d, e, f, g, h, i,...) g h;

#define DUAL_SW_DECLARE_W(a, b, c, d, e, f, g, h, i,...) \
{\
	CHECK_ERROR_DUAL_CFG_##g##_##h##_##i = 0;\
}\

#define DUAL_IN_STRUCT_DECLARE(a, b, c, d, e, f, g, h,...) g h;

#define DUAL_ENGINE_DECLARE(a, b, c, d, e, f, cq, g, h, i, j, k,...) g h;
#define DUAL_ENGINE_D_DECLARE(a, b, c, d, e, f, cq, g, h, i, j, k,...) g i;
#define DUAL_ENGINE_T_DECLARE(a, b, c, d, e, f, cq, g, h, i, j, k,...)

#define DUAL_IN_ARRAY_DECLARE(a, b, c, d, e, f, cq, g, h, i, j, k, l,...) g h[l];
#define DUAL_IN_ARRAY_D_DECLARE(a, b, c, d, e, f, cq, g, h, i, j, k, l,...) g i[l];
#define DUAL_IN_ARRAY_T_DECLARE(a, b, c, d, e, f, cq, g, h, i, j, k, l,...)

#define DUAL_OUT_ARRAY_DECLARE(a, b, c, d, e, f, cq, g, h, i, j, k, l,...) g h[l];
#define DUAL_OUT_ARRAY_D_DECLARE(a, b, c, d, e, f, cq, g, h, i, j, k, l,...) g i[l];
#define DUAL_OUT_ARRAY_T_DECLARE(a, b, c, d, e, f, cq, g, h, i, j, k, l,...)

/* all data types must be int */
typedef struct DUAL_DEBUG_STRUCT
{
	int DUAL_LOG_EN;
	int DUAL_LOG_ID;
}DUAL_DEBUG_STRUCT;

/* all data types must be int */
typedef struct DUAL_SW_STRUCT
{
	DUAL_SW_STRUCT_LIST(DUAL_SW_DECLARE,,,,,,)
}DUAL_SW_STRUCT;

typedef struct DUAL_IN_CONFIG_STRUCT
{
    DUAL_CTRL_LIST_SW(DUAL_IN_STRUCT_DECLARE,,,,,,)
    DUAL_CTRL_LIST_HW(DUAL_IN_STRUCT_DECLARE,,,,,,)
    DUAL_ENGINE_LIST_HW_IN(DUAL_ENGINE_DECLARE,,,,,,)
    DUAL_ENGINE_LIST_HW_IN_D(DUAL_ENGINE_D_DECLARE,,,,,,)
    DUAL_ENGINE_ARRAY_HW(DUAL_IN_ARRAY_DECLARE,,,,,,)
    DUAL_ENGINE_ARRAY_HW(DUAL_IN_ARRAY_D_DECLARE,,,,,,)
}DUAL_IN_CONFIG_STRUCT;

typedef struct DUAL_OUT_CONFIG_STRUCT
{
    DUAL_ENGINE_LIST_HW_OUT(DUAL_ENGINE_DECLARE,,,,,,)
    DUAL_ENGINE_LIST_HW_OUT_D(DUAL_ENGINE_D_DECLARE,,,,,,)
    DUAL_ENGINE_ARRAY_HW(DUAL_IN_ARRAY_DECLARE,,,,,,)
    DUAL_ENGINE_ARRAY_HW(DUAL_IN_ARRAY_D_DECLARE,,,,,,)
}DUAL_OUT_CONFIG_STRUCT;

typedef struct ISP_REG_PTR_STRUCT
{
	DUAL_REG_A_STRUCT *ptr_isp_reg;
	DUAL_REG_B_STRUCT *ptr_isp_reg_d;
	DUAL_CQ_A_STRUCT *ptr_isp_cq;
	DUAL_CQ_B_STRUCT *ptr_isp_cq_d;
}ISP_REG_PTR_STRUCT;

typedef struct DUAL_CHECK_IN_STRUCT
{
    DUAL_CTRL_LIST_SW(DUAL_IN_STRUCT_DECLARE,,,,,,)
    DUAL_CTRL_LIST_HW(DUAL_IN_STRUCT_DECLARE,,,,,,)
    DUAL_ENGINE_LIST_HW_IN(DUAL_ENGINE_DECLARE,,,,,,)
    DUAL_ENGINE_LIST_HW_RX_WX(DUAL_ENGINE_DECLARE,,,,,,)
    DUAL_ENGINE_LIST_HW_RX_WX_AF(DUAL_ENGINE_DECLARE,,,,,,)
    DUAL_ENGINE_ARRAY_HW(DUAL_OUT_ARRAY_DECLARE,,,,,,)
}DUAL_CHECK_IN_STRUCT;

typedef struct DUAL_CHECK_OUT_STRUCT
{
    DUAL_ENGINE_LIST_HW_OUT(DUAL_ENGINE_DECLARE,,,,,,)
    DUAL_ENGINE_LIST_HW_OUT_D(DUAL_ENGINE_D_DECLARE,,,,,,)
    DUAL_ENGINE_LIST_HW_RX_WX(DUAL_ENGINE_DECLARE,,,,,,)
    DUAL_ENGINE_LIST_HW_RX_WX(DUAL_ENGINE_D_DECLARE,,,,,,)
    DUAL_ENGINE_LIST_HW_RX_WX_AF(DUAL_ENGINE_DECLARE,,,,,,)
    DUAL_ENGINE_LIST_HW_RX_WX_AF(DUAL_ENGINE_D_DECLARE,,,,,,)
    DUAL_ENGINE_ARRAY_HW(DUAL_OUT_ARRAY_DECLARE,,,,,,)
    DUAL_ENGINE_ARRAY_HW(DUAL_OUT_ARRAY_D_DECLARE,,,,,,)
}DUAL_CHECK_OUT_STRUCT;

extern int dual_cal_platform(ISP_REG_PTR_STRUCT *ptr_isp_reg_param, DUAL_IN_CONFIG_STRUCT *ptr_dual_in_config,
					  DUAL_OUT_CONFIG_STRUCT *ptr_dual_out_config);
extern int dual_printf_platform_config(const DUAL_IN_CONFIG_STRUCT *ptr_dual_in_config);
extern int dual_printf_platform_reg(const ISP_REG_PTR_STRUCT *ptr_isp_reg_param);
#endif
