// SPDX-License-Identifier: (GPL-2.0-or-later OR MIT)
/dts-v1/;

#include "rtl930x.dtsi"

#include <dt-bindings/input/input.h>
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/leds/common.h>

/ {
	aliases {
		led-boot = &led_pwr_sys;
		led-failsafe = &led_pwr_sys;
		led-running = &led_pwr_sys;
		led-upgrade = &led_pwr_sys;
	};

	chosen {
		bootargs = "console=ttyS0,115200";
	};

	keys {
		compatible = "gpio-keys";

		reset {
			label = "reset";
			gpios = <&gpio0 22 GPIO_ACTIVE_LOW>;
			linux,code = <KEY_RESTART>;
		};
	};

	leds {
		compatible = "gpio-leds";

		pinctrl-names = "default";
		pinctrl-0 = <&pinmux_disable_sys_led>;

		led_pwr_sys: led_pwr_sys {
			color = <LED_COLOR_ID_GREEN>;
			function = LED_FUNCTION_POWER;
			gpios = <&gpio0 0 GPIO_ACTIVE_HIGH>;
		};
	};

	led_set {
		compatible = "realtek,rtl9300-leds";
		led_set0 = <0x0000 0xffff 0x0a20 0x0b80>; /* LED set 0: 10Mbit, 100Mbit, 1Gbit */
		led_set1 = <0x0a0b 0x0a28 0x0a82 0x0a0b>; /* LED set 1: 100Mbit, 1000Mbit, 2.5Gbit */
		led_set2 = <0x0000 0xffff 0x0a20 0x0a01>; /* LED set 2: 1000Mbit, 10Gbit */
	};
};

&spi0 {
	status = "okay";
	flash@0 {
		compatible = "macronix,mx25l12833f", "mxicy,mx25l12833f", "jedec,spi-nor";
		reg = <0>;
		spi-max-frequency = <133000000>;

		partitions: partitions {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;

			partition@0 {
				label = "u-boot";
				reg = <0x0 0xe0000>;
				read-only;
			};
			partition@e0000 {
				label = "u-boot-env";
				reg = <0xe0000 0x10000>;
			};
			partition@f0000 {
				label = "u-boot-env2";
				reg = <0xf0000 0x10000>;
			};
			partition@100000 {
				label = "jffs";
				reg = <0x100000 0x100000>;
			};
			partition@200000 {
				label = "jffs2";
				reg = <0x200000 0x100000>;
			};
			partition@b300000 {
				label = "firmware";
				reg = <0x300000 0xce0000>;
				compatible = "openwrt,uimage", "denx,uimage";
				openwrt,ih-magic = <0x93001200>;
			};
			partition@fe0000 {
				label = "log";
				reg = <0xfe0000 0x20000>;
			};
		};
	};
};

&ethernet0 {
	mdio0: mdio-bus {
		compatible = "realtek,rtl838x-mdio";
		regmap = <&ethernet0>;
		#address-cells = <1>;
		#size-cells = <0>;

		/* External 8 port 10/100/1000Mbit RTL8218D PHY */
		phy0: ethernet-phy@0 {
			reg = <0>;
			compatible = "ethernet-phy-ieee802.3-c22";
			rtl9300,smi-address = <0 0>;
			sds = <2>;
			/* Disabled because we do not know how to bring up again */
			/* reset-gpios = <&gpio0 21 GPIO_ACTIVE_LOW>; */
		};
		phy1: ethernet-phy@1 {
			reg = <1>;
			compatible = "ethernet-phy-ieee802.3-c22";
			rtl9300,smi-address = <0 1>;
		};
		phy2: ethernet-phy@2 {
			reg = <2>;
			compatible = "ethernet-phy-ieee802.3-c22";
			rtl9300,smi-address = <0 2>;
		};
		phy3: ethernet-phy@3 {
			reg = <3>;
			compatible = "ethernet-phy-ieee802.3-c22";
			rtl9300,smi-address = <0 3>;
		};
		phy4: ethernet-phy@4 {
			reg = <4>;
			compatible = "ethernet-phy-ieee802.3-c22";
			rtl9300,smi-address = <0 4>;
		};
		phy5: ethernet-phy@5 {
			reg = <5>;
			compatible = "ethernet-phy-ieee802.3-c22";
			rtl9300,smi-address = <0 5>;
		};
		phy6: ethernet-phy@6 {
			reg = <6>;
			compatible = "ethernet-phy-ieee802.3-c22";
			rtl9300,smi-address = <0 6>;
		};
		phy7: ethernet-phy@7 {
			reg = <7>;
			compatible = "ethernet-phy-ieee802.3-c22";
			rtl9300,smi-address = <0 7>;
		};
	};
};

&switch0 {
	switch0_ports: ports {
		#address-cells = <1>;
		#size-cells = <0>;

		port@0 {
			reg = <0>;
			label = "lan1";
			phy-handle = <&phy0>;
			phy-mode = "xgmii";
			led-set = <0>;
		};
		port@1 {
			reg = <1>;
			label = "lan2";
			phy-handle = <&phy1>;
			phy-mode = "xgmii";
			led-set = <0>;
		};
		port@2 {
			reg = <2>;
			label = "lan3";
			phy-handle = <&phy2>;
			phy-mode = "xgmii";
			led-set = <0>;
		};
		port@3 {
			reg = <3>;
			label = "lan4";
			phy-handle = <&phy3>;
			phy-mode = "xgmii";
			led-set = <0>;
		};
		port@4 {
			reg = <4>;
			label = "lan5";
			phy-handle = <&phy4>;
			phy-mode = "xgmii";
			led-set = <0>;
		};
		port@5 {
			reg = <5>;
			label = "lan6";
			phy-handle = <&phy5>;
			phy-mode = "xgmii";
			led-set = <0>;
		};
		port@6 {
			reg = <6>;
			label = "lan7";
			phy-handle = <&phy6>;
			phy-mode = "xgmii";
			led-set = <0>;
		};
		port@7 {
			reg = <7>;
			label = "lan8";
			phy-handle = <&phy7>;
			phy-mode = "xgmii";
			led-set = <0>;
		};

		/* Internal SoC <-> Switch ethernet connection */
		port@28 {
			ethernet = <&ethernet0>;
			reg = <28>;
			phy-mode = "internal";
			fixed-link {
				speed = <10000>;
				full-duplex;
			};
		};
	};
};
