[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/TaskDeclNoOrder/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 216
LIB: work
FILE: ${SURELOG_DIR}/tests/TaskDeclNoOrder/dut.sv
n<> u<215> t<Top_level_rule> c<1> l<1:1> el<26:1>
  n<> u<1> t<Null_rule> p<215> s<214> l<1:1>
  n<> u<214> t<Source_text> p<215> c<213> l<1:1> el<24:10>
    n<> u<213> t<Description> p<214> c<212> l<1:1> el<24:10>
      n<> u<212> t<Module_declaration> p<213> c<7> l<1:1> el<24:10>
        n<> u<7> t<Module_nonansi_header> p<212> c<2> s<210> l<1:1> el<1:18>
          n<module> u<2> t<Module_keyword> p<7> s<3> l<1:1> el<1:7>
          n<dut> u<3> t<STRING_CONST> p<7> s<4> l<1:8> el<1:11>
          n<> u<4> t<Package_import_declaration_list> p<7> s<5> l<1:12> el<1:12>
          n<> u<5> t<Parameter_port_list> p<7> s<6> l<1:12> el<1:15>
          n<> u<6> t<Port_list> p<7> l<1:15> el<1:17>
        n<> u<210> t<Module_item> p<212> c<209> s<211> l<3:1> el<21:8>
          n<> u<209> t<Non_port_module_item> p<210> c<208> l<3:1> el<21:8>
            n<> u<208> t<Module_or_generate_item> p<209> c<207> l<3:1> el<21:8>
              n<> u<207> t<Module_common_item> p<208> c<206> l<3:1> el<21:8>
                n<> u<206> t<Module_or_generate_item_declaration> p<207> c<205> l<3:1> el<21:8>
                  n<> u<205> t<Package_or_generate_item_declaration> p<206> c<204> l<3:1> el<21:8>
                    n<> u<204> t<Task_declaration> p<205> c<8> l<3:1> el<21:8>
                      n<> u<8> t<Lifetime_Automatic> p<204> s<203> l<3:6> el<3:15>
                      n<> u<203> t<Task_body_declaration> p<204> c<9> l<3:16> el<21:8>
                        n<set_pll_fast_run> u<9> t<STRING_CONST> p<203> s<175> l<3:16> el<3:32>
                        n<> u<175> t<Tf_item_declaration_list> p<203> c<33> s<201> l<4:5> el<14:26>
                          n<> u<33> t<Tf_item_declaration> p<175> c<32> s<57> l<4:5> el<4:43>
                            n<> u<32> t<Block_item_declaration> p<33> c<31> l<4:5> el<4:43>
                              n<> u<31> t<Data_declaration> p<32> c<10> l<4:5> el<4:43>
                                n<> u<10> t<Lifetime_Static> p<31> s<30> l<4:5> el<4:11>
                                n<> u<30> t<Variable_declaration> p<31> c<22> l<4:12> el<4:43>
                                  n<> u<22> t<Data_type> p<30> c<11> s<29> l<4:12> el<4:23>
                                    n<> u<11> t<IntVec_TypeLogic> p<22> s<21> l<4:12> el<4:17>
                                    n<> u<21> t<Packed_dimension> p<22> c<20> l<4:18> el<4:23>
                                      n<> u<20> t<Constant_range> p<21> c<15> l<4:19> el<4:22>
                                        n<> u<15> t<Constant_expression> p<20> c<14> s<19> l<4:19> el<4:20>
                                          n<> u<14> t<Constant_primary> p<15> c<13> l<4:19> el<4:20>
                                            n<> u<13> t<Primary_literal> p<14> c<12> l<4:19> el<4:20>
                                              n<5> u<12> t<INT_CONST> p<13> l<4:19> el<4:20>
                                        n<> u<19> t<Constant_expression> p<20> c<18> l<4:21> el<4:22>
                                          n<> u<18> t<Constant_primary> p<19> c<17> l<4:21> el<4:22>
                                            n<> u<17> t<Primary_literal> p<18> c<16> l<4:21> el<4:22>
                                              n<0> u<16> t<INT_CONST> p<17> l<4:21> el<4:22>
                                  n<> u<29> t<Variable_decl_assignment_list> p<30> c<28> l<4:24> el<4:42>
                                    n<> u<28> t<Variable_decl_assignment> p<29> c<23> l<4:24> el<4:42>
                                      n<band_vco1_val> u<23> t<STRING_CONST> p<28> s<27> l<4:24> el<4:37>
                                      n<> u<27> t<Expression> p<28> c<26> l<4:38> el<4:42>
                                        n<> u<26> t<Primary> p<27> c<25> l<4:38> el<4:42>
                                          n<> u<25> t<Primary_literal> p<26> c<24> l<4:38> el<4:42>
                                            n<'h1A> u<24> t<INT_CONST> p<25> l<4:38> el<4:42>
                          n<> u<57> t<Tf_item_declaration> p<175> c<56> s<81> l<5:5> el<5:43>
                            n<> u<56> t<Block_item_declaration> p<57> c<55> l<5:5> el<5:43>
                              n<> u<55> t<Data_declaration> p<56> c<34> l<5:5> el<5:43>
                                n<> u<34> t<Lifetime_Static> p<55> s<54> l<5:5> el<5:11>
                                n<> u<54> t<Variable_declaration> p<55> c<46> l<5:12> el<5:43>
                                  n<> u<46> t<Data_type> p<54> c<35> s<53> l<5:12> el<5:23>
                                    n<> u<35> t<IntVec_TypeLogic> p<46> s<45> l<5:12> el<5:17>
                                    n<> u<45> t<Packed_dimension> p<46> c<44> l<5:18> el<5:23>
                                      n<> u<44> t<Constant_range> p<45> c<39> l<5:19> el<5:22>
                                        n<> u<39> t<Constant_expression> p<44> c<38> s<43> l<5:19> el<5:20>
                                          n<> u<38> t<Constant_primary> p<39> c<37> l<5:19> el<5:20>
                                            n<> u<37> t<Primary_literal> p<38> c<36> l<5:19> el<5:20>
                                              n<5> u<36> t<INT_CONST> p<37> l<5:19> el<5:20>
                                        n<> u<43> t<Constant_expression> p<44> c<42> l<5:21> el<5:22>
                                          n<> u<42> t<Constant_primary> p<43> c<41> l<5:21> el<5:22>
                                            n<> u<41> t<Primary_literal> p<42> c<40> l<5:21> el<5:22>
                                              n<0> u<40> t<INT_CONST> p<41> l<5:21> el<5:22>
                                  n<> u<53> t<Variable_decl_assignment_list> p<54> c<52> l<5:24> el<5:42>
                                    n<> u<52> t<Variable_decl_assignment> p<53> c<47> l<5:24> el<5:42>
                                      n<fine_vco1_val> u<47> t<STRING_CONST> p<52> s<51> l<5:24> el<5:37>
                                      n<> u<51> t<Expression> p<52> c<50> l<5:38> el<5:42>
                                        n<> u<50> t<Primary> p<51> c<49> l<5:38> el<5:42>
                                          n<> u<49> t<Primary_literal> p<50> c<48> l<5:38> el<5:42>
                                            n<'h04> u<48> t<INT_CONST> p<49> l<5:38> el<5:42>
                          n<> u<81> t<Tf_item_declaration> p<175> c<80> s<105> l<6:5> el<6:43>
                            n<> u<80> t<Block_item_declaration> p<81> c<79> l<6:5> el<6:43>
                              n<> u<79> t<Data_declaration> p<80> c<58> l<6:5> el<6:43>
                                n<> u<58> t<Lifetime_Static> p<79> s<78> l<6:5> el<6:11>
                                n<> u<78> t<Variable_declaration> p<79> c<70> l<6:12> el<6:43>
                                  n<> u<70> t<Data_type> p<78> c<59> s<77> l<6:12> el<6:23>
                                    n<> u<59> t<IntVec_TypeLogic> p<70> s<69> l<6:12> el<6:17>
                                    n<> u<69> t<Packed_dimension> p<70> c<68> l<6:18> el<6:23>
                                      n<> u<68> t<Constant_range> p<69> c<63> l<6:19> el<6:22>
                                        n<> u<63> t<Constant_expression> p<68> c<62> s<67> l<6:19> el<6:20>
                                          n<> u<62> t<Constant_primary> p<63> c<61> l<6:19> el<6:20>
                                            n<> u<61> t<Primary_literal> p<62> c<60> l<6:19> el<6:20>
                                              n<5> u<60> t<INT_CONST> p<61> l<6:19> el<6:20>
                                        n<> u<67> t<Constant_expression> p<68> c<66> l<6:21> el<6:22>
                                          n<> u<66> t<Constant_primary> p<67> c<65> l<6:21> el<6:22>
                                            n<> u<65> t<Primary_literal> p<66> c<64> l<6:21> el<6:22>
                                              n<0> u<64> t<INT_CONST> p<65> l<6:21> el<6:22>
                                  n<> u<77> t<Variable_decl_assignment_list> p<78> c<76> l<6:24> el<6:42>
                                    n<> u<76> t<Variable_decl_assignment> p<77> c<71> l<6:24> el<6:42>
                                      n<band_vco2_val> u<71> t<STRING_CONST> p<76> s<75> l<6:24> el<6:37>
                                      n<> u<75> t<Expression> p<76> c<74> l<6:38> el<6:42>
                                        n<> u<74> t<Primary> p<75> c<73> l<6:38> el<6:42>
                                          n<> u<73> t<Primary_literal> p<74> c<72> l<6:38> el<6:42>
                                            n<'h04> u<72> t<INT_CONST> p<73> l<6:38> el<6:42>
                          n<> u<105> t<Tf_item_declaration> p<175> c<104> s<114> l<7:5> el<7:43>
                            n<> u<104> t<Block_item_declaration> p<105> c<103> l<7:5> el<7:43>
                              n<> u<103> t<Data_declaration> p<104> c<82> l<7:5> el<7:43>
                                n<> u<82> t<Lifetime_Static> p<103> s<102> l<7:5> el<7:11>
                                n<> u<102> t<Variable_declaration> p<103> c<94> l<7:12> el<7:43>
                                  n<> u<94> t<Data_type> p<102> c<83> s<101> l<7:12> el<7:23>
                                    n<> u<83> t<IntVec_TypeLogic> p<94> s<93> l<7:12> el<7:17>
                                    n<> u<93> t<Packed_dimension> p<94> c<92> l<7:18> el<7:23>
                                      n<> u<92> t<Constant_range> p<93> c<87> l<7:19> el<7:22>
                                        n<> u<87> t<Constant_expression> p<92> c<86> s<91> l<7:19> el<7:20>
                                          n<> u<86> t<Constant_primary> p<87> c<85> l<7:19> el<7:20>
                                            n<> u<85> t<Primary_literal> p<86> c<84> l<7:19> el<7:20>
                                              n<5> u<84> t<INT_CONST> p<85> l<7:19> el<7:20>
                                        n<> u<91> t<Constant_expression> p<92> c<90> l<7:21> el<7:22>
                                          n<> u<90> t<Constant_primary> p<91> c<89> l<7:21> el<7:22>
                                            n<> u<89> t<Primary_literal> p<90> c<88> l<7:21> el<7:22>
                                              n<0> u<88> t<INT_CONST> p<89> l<7:21> el<7:22>
                                  n<> u<101> t<Variable_decl_assignment_list> p<102> c<100> l<7:24> el<7:42>
                                    n<> u<100> t<Variable_decl_assignment> p<101> c<95> l<7:24> el<7:42>
                                      n<fine_vco2_val> u<95> t<STRING_CONST> p<100> s<99> l<7:24> el<7:37>
                                      n<> u<99> t<Expression> p<100> c<98> l<7:38> el<7:42>
                                        n<> u<98> t<Primary> p<99> c<97> l<7:38> el<7:42>
                                          n<> u<97> t<Primary_literal> p<98> c<96> l<7:38> el<7:42>
                                            n<'h1C> u<96> t<INT_CONST> p<97> l<7:38> el<7:42>
                          n<> u<114> t<Tf_item_declaration> p<175> c<113> s<122> l<8:5> el<8:26>
                            n<> u<113> t<Block_item_declaration> p<114> c<112> l<8:5> el<8:26>
                              n<> u<112> t<Data_declaration> p<113> c<111> l<8:5> el<8:26>
                                n<> u<111> t<Variable_declaration> p<112> c<107> l<8:5> el<8:26>
                                  n<> u<107> t<Data_type> p<111> c<106> s<110> l<8:5> el<8:10>
                                    n<> u<106> t<IntVec_TypeLogic> p<107> l<8:5> el<8:10>
                                  n<> u<110> t<Variable_decl_assignment_list> p<111> c<109> l<8:11> el<8:25>
                                    n<> u<109> t<Variable_decl_assignment> p<110> c<108> l<8:11> el<8:25>
                                      n<pll_core_ready> u<108> t<STRING_CONST> p<109> l<8:11> el<8:25>
                          n<> u<122> t<Tf_item_declaration> p<175> c<121> s<130> l<9:5> el<9:38>
                            n<> u<121> t<Tf_port_declaration> p<122> c<115> l<9:5> el<9:38>
                              n<> u<115> t<TfPortDir_Inp> p<121> s<118> l<9:5> el<9:10>
                              n<> u<118> t<Data_type_or_implicit> p<121> c<117> s<120> l<9:12> el<9:19>
                                n<> u<117> t<Data_type> p<118> c<116> l<9:12> el<9:19>
                                  n<> u<116> t<IntegerAtomType_Integer> p<117> l<9:12> el<9:19>
                              n<> u<120> t<Tf_variable_identifier_list> p<121> c<119> l<9:20> el<9:37>
                                n<pll_vco1_freq_MHz> u<119> t<STRING_CONST> p<120> l<9:20> el<9:37>
                          n<> u<130> t<Tf_item_declaration> p<175> c<129> s<138> l<10:5> el<10:38>
                            n<> u<129> t<Tf_port_declaration> p<130> c<123> l<10:5> el<10:38>
                              n<> u<123> t<TfPortDir_Inp> p<129> s<126> l<10:5> el<10:10>
                              n<> u<126> t<Data_type_or_implicit> p<129> c<125> s<128> l<10:12> el<10:19>
                                n<> u<125> t<Data_type> p<126> c<124> l<10:12> el<10:19>
                                  n<> u<124> t<IntegerAtomType_Integer> p<125> l<10:12> el<10:19>
                              n<> u<128> t<Tf_variable_identifier_list> p<129> c<127> l<10:20> el<10:37>
                                n<pll_vco2_freq_MHz> u<127> t<STRING_CONST> p<128> l<10:20> el<10:37>
                          n<> u<138> t<Tf_item_declaration> p<175> c<137> s<146> l<11:5> el<11:28>
                            n<> u<137> t<Tf_port_declaration> p<138> c<131> l<11:5> el<11:28>
                              n<> u<131> t<TfPortDir_Inp> p<137> s<134> l<11:5> el<11:10>
                              n<> u<134> t<Data_type_or_implicit> p<137> c<133> s<136> l<11:12> el<11:19>
                                n<> u<133> t<Data_type> p<134> c<132> l<11:12> el<11:19>
                                  n<> u<132> t<IntegerAtomType_Integer> p<133> l<11:12> el<11:19>
                              n<> u<136> t<Tf_variable_identifier_list> p<137> c<135> l<11:20> el<11:27>
                                n<vco_sel> u<135> t<STRING_CONST> p<136> l<11:20> el<11:27>
                          n<> u<146> t<Tf_item_declaration> p<175> c<145> s<165> l<12:5> el<12:20>
                            n<> u<145> t<Tf_port_declaration> p<146> c<139> l<12:5> el<12:20>
                              n<> u<139> t<TfPortDir_Out> p<145> s<142> l<12:5> el<12:11>
                              n<> u<142> t<Data_type_or_implicit> p<145> c<141> s<144> l<12:12> el<12:15>
                                n<> u<141> t<Data_type> p<142> c<140> l<12:12> el<12:15>
                                  n<> u<140> t<IntegerAtomType_Int> p<141> l<12:12> el<12:15>
                              n<> u<144> t<Tf_variable_identifier_list> p<145> c<143> l<12:16> el<12:19>
                                n<err> u<143> t<STRING_CONST> p<144> l<12:16> el<12:19>
                          n<> u<165> t<Tf_item_declaration> p<175> c<164> s<174> l<13:5> el<13:26>
                            n<> u<164> t<Block_item_declaration> p<165> c<163> l<13:5> el<13:26>
                              n<> u<163> t<Data_declaration> p<164> c<162> l<13:5> el<13:26>
                                n<> u<162> t<Variable_declaration> p<163> c<158> l<13:5> el<13:26>
                                  n<> u<158> t<Data_type> p<162> c<147> s<161> l<13:5> el<13:16>
                                    n<> u<147> t<IntVec_TypeLogic> p<158> s<157> l<13:5> el<13:10>
                                    n<> u<157> t<Packed_dimension> p<158> c<156> l<13:11> el<13:16>
                                      n<> u<156> t<Constant_range> p<157> c<151> l<13:12> el<13:15>
                                        n<> u<151> t<Constant_expression> p<156> c<150> s<155> l<13:12> el<13:13>
                                          n<> u<150> t<Constant_primary> p<151> c<149> l<13:12> el<13:13>
                                            n<> u<149> t<Primary_literal> p<150> c<148> l<13:12> el<13:13>
                                              n<1> u<148> t<INT_CONST> p<149> l<13:12> el<13:13>
                                        n<> u<155> t<Constant_expression> p<156> c<154> l<13:14> el<13:15>
                                          n<> u<154> t<Constant_primary> p<155> c<153> l<13:14> el<13:15>
                                            n<> u<153> t<Primary_literal> p<154> c<152> l<13:14> el<13:15>
                                              n<0> u<152> t<INT_CONST> p<153> l<13:14> el<13:15>
                                  n<> u<161> t<Variable_decl_assignment_list> p<162> c<160> l<13:17> el<13:25>
                                    n<> u<160> t<Variable_decl_assignment> p<161> c<159> l<13:17> el<13:25>
                                      n<unused_1> u<159> t<STRING_CONST> p<160> l<13:17> el<13:25>
                          n<> u<174> t<Tf_item_declaration> p<175> c<173> l<14:5> el<14:26>
                            n<> u<173> t<Block_item_declaration> p<174> c<172> l<14:5> el<14:26>
                              n<> u<172> t<Data_declaration> p<173> c<171> l<14:5> el<14:26>
                                n<> u<171> t<Variable_declaration> p<172> c<167> l<14:5> el<14:26>
                                  n<> u<167> t<Data_type> p<171> c<166> s<170> l<14:5> el<14:12>
                                    n<> u<166> t<IntegerAtomType_Integer> p<167> l<14:5> el<14:12>
                                  n<> u<170> t<Variable_decl_assignment_list> p<171> c<169> l<14:17> el<14:25>
                                    n<> u<169> t<Variable_decl_assignment> p<170> c<168> l<14:17> el<14:25>
                                      n<unused_2> u<168> t<STRING_CONST> p<169> l<14:17> el<14:25>
                        n<> u<201> t<Statement_or_null> p<203> c<200> s<202> l<15:5> el<20:8>
                          n<> u<200> t<Statement> p<201> c<199> l<15:5> el<20:8>
                            n<> u<199> t<Statement_item> p<200> c<176> l<15:5> el<20:8>
                              n<// igen enable> u<176> t<LINE_COMMENT> p<199> s<198> l<16:9> el<16:23>
                              n<> u<198> t<Seq_block> p<199> c<187> l<15:5> el<20:8>
                                n<> u<187> t<Statement_or_null> p<198> c<186> s<196> l<17:9> el<17:28>
                                  n<> u<186> t<Statement> p<187> c<185> l<17:9> el<17:28>
                                    n<> u<185> t<Statement_item> p<186> c<184> l<17:9> el<17:28>
                                      n<> u<184> t<Subroutine_call_statement> p<185> c<183> l<17:9> el<17:28>
                                        n<> u<183> t<Subroutine_call> p<184> c<177> l<17:9> el<17:27>
                                          n<set_ibias_en> u<177> t<STRING_CONST> p<183> s<182> l<17:9> el<17:21>
                                          n<> u<182> t<Argument_list> p<183> c<181> l<17:22> el<17:26>
                                            n<> u<181> t<Expression> p<182> c<180> l<17:22> el<17:26>
                                              n<> u<180> t<Primary> p<181> c<179> l<17:22> el<17:26>
                                                n<> u<179> t<Primary_literal> p<180> c<178> l<17:22> el<17:26>
                                                  n<> u<178> t<Number_1Tickb1> p<179> l<17:22> el<17:26>
                                n<> u<196> t<Statement_or_null> p<198> c<195> s<197> l<18:9> el<18:15>
                                  n<> u<195> t<Statement> p<196> c<194> l<18:9> el<18:15>
                                    n<> u<194> t<Statement_item> p<195> c<193> l<18:9> el<18:15>
                                      n<> u<193> t<Procedural_timing_control_statement> p<194> c<191> l<18:9> el<18:15>
                                        n<> u<191> t<Procedural_timing_control> p<193> c<190> s<192> l<18:9> el<18:14>
                                          n<> u<190> t<Delay_control> p<191> c<189> l<18:9> el<18:14>
                                            n<#10> u<189> t<INT_CONST> p<190> c<188> l<18:9> el<18:14>
                                              n<ns> u<188> t<Time_unit> p<189> l<18:12> el<18:14>
                                        n<> u<192> t<Statement_or_null> p<193> l<18:14> el<18:15>
                                n<> u<197> t<END> p<198> l<20:5> el<20:8>
                        n<> u<202> t<ENDTASK> p<203> l<21:1> el<21:8>
        n<> u<211> t<ENDMODULE> p<212> l<24:1> el<24:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/TaskDeclNoOrder/dut.sv:1:1: No timescale set for "dut".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/TaskDeclNoOrder/dut.sv:1:1: Compile module "work@dut".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Begin                                                  1
BitTypespec                                            1
Constant                                              21
DelayControl                                           1
Design                                                 1
FuncCall                                               1
IODecl                                                 4
Identifier                                             3
IntTypespec                                           21
IntegerTypespec                                        5
LogicTypespec                                         12
Module                                                 1
ModuleTypespec                                         1
Net                                                    7
Range                                                 10
RefTypespec                                           32
SourceFile                                             1
Task                                                   1
------------------------------------------------------------
Total:                                               124
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/TaskDeclNoOrder/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/TaskDeclNoOrder/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/TaskDeclNoOrder/dut.sv, line:1:1, endln:24:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@dut), line:1:8, endln:1:11
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/TaskDeclNoOrder/dut.sv, line:1:1, endln:24:10
    |vpiName:work@dut
  |vpiInternalScope:
  \_Task: (work@dut.set_pll_fast_run), line:3:1, endln:21:8
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/TaskDeclNoOrder/dut.sv, line:1:1, endln:24:10
    |vpiName:
    \_Identifier: (set_pll_fast_run), line:3:16, endln:3:32
      |vpiParent:
      \_Task: (work@dut.set_pll_fast_run), line:3:1, endln:21:8
      |vpiName:set_pll_fast_run
    |vpiFullName:work@dut.set_pll_fast_run
    |vpiInternalScope:
    \_Begin: (work@dut.set_pll_fast_run), line:15:5, endln:20:8
      |vpiParent:
      \_Task: (work@dut.set_pll_fast_run), line:3:1, endln:21:8
      |vpiFullName:work@dut.set_pll_fast_run
      |vpiTypespec:
      \_BitTypespec: 
        |vpiParent:
        \_Begin: (work@dut.set_pll_fast_run), line:15:5, endln:20:8
      |vpiImportTypespec:
      \_BitTypespec: 
      |vpiStmt:
      \_FuncCall: (set_ibias_en), line:17:9, endln:17:27
        |vpiParent:
        \_Begin: (work@dut.set_pll_fast_run), line:15:5, endln:20:8
        |vpiName:
        \_Identifier: (set_ibias_en), line:17:9, endln:17:21
          |vpiParent:
          \_FuncCall: (set_ibias_en), line:17:9, endln:17:27
          |vpiName:set_ibias_en
        |vpiArgument:
        \_Constant: , line:17:22, endln:17:26
          |vpiParent:
          \_FuncCall: (set_ibias_en), line:17:9, endln:17:27
          |vpiTypespec:
          \_RefTypespec: (work@dut.set_pll_fast_run), line:17:22, endln:17:26
            |vpiParent:
            \_Constant: , line:17:22, endln:17:26
            |vpiFullName:work@dut.set_pll_fast_run
            |vpiActual:
            \_BitTypespec: 
          |vpiConstType:3
          |vpiSize:1
          |vpiDecompile:1'b1
          |vpiValue:1
      |vpiStmt:
      \_DelayControl: , line:18:9, endln:18:14
        |vpiParent:
        \_Begin: (work@dut.set_pll_fast_run), line:15:5, endln:20:8
        |#10
    |vpiTypespec:
    \_LogicTypespec: , line:4:12, endln:4:17
      |vpiParent:
      \_Task: (work@dut.set_pll_fast_run), line:3:1, endln:21:8
      |vpiRange:
      \_Range: , line:4:18, endln:4:23
        |vpiParent:
        \_LogicTypespec: , line:4:12, endln:4:17
        |vpiLeftRange:
        \_Constant: , line:4:19, endln:4:20
          |vpiParent:
          \_Range: , line:4:18, endln:4:23
          |vpiTypespec:
          \_RefTypespec: (work@dut.set_pll_fast_run), line:4:19, endln:4:20
            |vpiParent:
            \_Constant: , line:4:19, endln:4:20
            |vpiFullName:work@dut.set_pll_fast_run
            |vpiActual:
            \_IntTypespec: 
          |vpiConstType:9
          |vpiSize:64
          |vpiDecompile:5
          |vpiValue:5
        |vpiRightRange:
        \_Constant: , line:4:21, endln:4:22
          |vpiParent:
          \_Range: , line:4:18, endln:4:23
          |vpiTypespec:
          \_RefTypespec: (work@dut.set_pll_fast_run), line:4:21, endln:4:22
            |vpiParent:
            \_Constant: , line:4:21, endln:4:22
            |vpiFullName:work@dut.set_pll_fast_run
            |vpiActual:
            \_IntTypespec: 
          |vpiConstType:9
          |vpiSize:64
          |vpiDecompile:0
          |vpiValue:0
    |vpiTypespec:
    \_IntTypespec: 
      |vpiParent:
      \_Task: (work@dut.set_pll_fast_run), line:3:1, endln:21:8
    |vpiTypespec:
    \_LogicTypespec: , line:8:5, endln:8:10
      |vpiParent:
      \_Task: (work@dut.set_pll_fast_run), line:3:1, endln:21:8
    |vpiTypespec:
    \_IntegerTypespec: , line:9:12, endln:9:19
      |vpiParent:
      \_Task: (work@dut.set_pll_fast_run), line:3:1, endln:21:8
      |vpiSigned:1
    |vpiTypespec:
    \_IntTypespec: , line:12:12, endln:12:15
      |vpiParent:
      \_Task: (work@dut.set_pll_fast_run), line:3:1, endln:21:8
      |vpiSigned:1
    |vpiTypespec:
    \_LogicTypespec: , line:13:5, endln:13:10
      |vpiParent:
      \_Task: (work@dut.set_pll_fast_run), line:3:1, endln:21:8
      |vpiRange:
      \_Range: , line:13:11, endln:13:16
        |vpiParent:
        \_LogicTypespec: , line:13:5, endln:13:10
        |vpiLeftRange:
        \_Constant: , line:13:12, endln:13:13
          |vpiParent:
          \_Range: , line:13:11, endln:13:16
          |vpiTypespec:
          \_RefTypespec: (work@dut.set_pll_fast_run), line:13:12, endln:13:13
            |vpiParent:
            \_Constant: , line:13:12, endln:13:13
            |vpiFullName:work@dut.set_pll_fast_run
            |vpiActual:
            \_IntTypespec: 
          |vpiConstType:9
          |vpiSize:64
          |vpiDecompile:1
          |vpiValue:1
        |vpiRightRange:
        \_Constant: , line:13:14, endln:13:15
          |vpiParent:
          \_Range: , line:13:11, endln:13:16
          |vpiTypespec:
          \_RefTypespec: (work@dut.set_pll_fast_run), line:13:14, endln:13:15
            |vpiParent:
            \_Constant: , line:13:14, endln:13:15
            |vpiFullName:work@dut.set_pll_fast_run
            |vpiActual:
            \_IntTypespec: 
          |vpiConstType:9
          |vpiSize:64
          |vpiDecompile:0
          |vpiValue:0
    |vpiImportTypespec:
    \_LogicTypespec: , line:4:12, endln:4:17
    |vpiImportTypespec:
    \_IntTypespec: 
    |vpiImportTypespec:
    \_Net: (work@dut.set_pll_fast_run.band_vco1_val), line:4:24, endln:4:37
      |vpiParent:
      \_Task: (work@dut.set_pll_fast_run), line:3:1, endln:21:8
      |vpiTypespec:
      \_RefTypespec: (work@dut.set_pll_fast_run.band_vco1_val), line:4:12, endln:4:23
        |vpiParent:
        \_Net: (work@dut.set_pll_fast_run.band_vco1_val), line:4:24, endln:4:37
        |vpiFullName:work@dut.set_pll_fast_run.band_vco1_val
        |vpiActual:
        \_LogicTypespec: , line:4:12, endln:4:17
      |vpiName:band_vco1_val
      |vpiFullName:work@dut.set_pll_fast_run.band_vco1_val
    |vpiImportTypespec:
    \_Net: (work@dut.set_pll_fast_run.fine_vco1_val), line:5:24, endln:5:37
      |vpiParent:
      \_Task: (work@dut.set_pll_fast_run), line:3:1, endln:21:8
      |vpiTypespec:
      \_RefTypespec: (work@dut.set_pll_fast_run.fine_vco1_val), line:5:12, endln:5:23
        |vpiParent:
        \_Net: (work@dut.set_pll_fast_run.fine_vco1_val), line:5:24, endln:5:37
        |vpiFullName:work@dut.set_pll_fast_run.fine_vco1_val
        |vpiActual:
        \_LogicTypespec: , line:4:12, endln:4:17
      |vpiName:fine_vco1_val
      |vpiFullName:work@dut.set_pll_fast_run.fine_vco1_val
    |vpiImportTypespec:
    \_Net: (work@dut.set_pll_fast_run.band_vco2_val), line:6:24, endln:6:37
      |vpiParent:
      \_Task: (work@dut.set_pll_fast_run), line:3:1, endln:21:8
      |vpiTypespec:
      \_RefTypespec: (work@dut.set_pll_fast_run.band_vco2_val), line:6:12, endln:6:23
        |vpiParent:
        \_Net: (work@dut.set_pll_fast_run.band_vco2_val), line:6:24, endln:6:37
        |vpiFullName:work@dut.set_pll_fast_run.band_vco2_val
        |vpiActual:
        \_LogicTypespec: , line:4:12, endln:4:17
      |vpiName:band_vco2_val
      |vpiFullName:work@dut.set_pll_fast_run.band_vco2_val
    |vpiImportTypespec:
    \_Net: (work@dut.set_pll_fast_run.fine_vco2_val), line:7:24, endln:7:37
      |vpiParent:
      \_Task: (work@dut.set_pll_fast_run), line:3:1, endln:21:8
      |vpiTypespec:
      \_RefTypespec: (work@dut.set_pll_fast_run.fine_vco2_val), line:7:12, endln:7:23
        |vpiParent:
        \_Net: (work@dut.set_pll_fast_run.fine_vco2_val), line:7:24, endln:7:37
        |vpiFullName:work@dut.set_pll_fast_run.fine_vco2_val
        |vpiActual:
        \_LogicTypespec: , line:4:12, endln:4:17
      |vpiName:fine_vco2_val
      |vpiFullName:work@dut.set_pll_fast_run.fine_vco2_val
    |vpiImportTypespec:
    \_LogicTypespec: , line:8:5, endln:8:10
    |vpiImportTypespec:
    \_Net: (work@dut.set_pll_fast_run.pll_core_ready), line:8:11, endln:8:25
      |vpiParent:
      \_Task: (work@dut.set_pll_fast_run), line:3:1, endln:21:8
      |vpiTypespec:
      \_RefTypespec: (work@dut.set_pll_fast_run.pll_core_ready), line:8:5, endln:8:10
        |vpiParent:
        \_Net: (work@dut.set_pll_fast_run.pll_core_ready), line:8:11, endln:8:25
        |vpiFullName:work@dut.set_pll_fast_run.pll_core_ready
        |vpiActual:
        \_LogicTypespec: , line:8:5, endln:8:10
      |vpiName:pll_core_ready
      |vpiFullName:work@dut.set_pll_fast_run.pll_core_ready
    |vpiImportTypespec:
    \_IntegerTypespec: , line:9:12, endln:9:19
    |vpiImportTypespec:
    \_IntTypespec: , line:12:12, endln:12:15
    |vpiImportTypespec:
    \_LogicTypespec: , line:13:5, endln:13:10
    |vpiImportTypespec:
    \_Net: (work@dut.set_pll_fast_run.unused_1), line:13:17, endln:13:25
      |vpiParent:
      \_Task: (work@dut.set_pll_fast_run), line:3:1, endln:21:8
      |vpiTypespec:
      \_RefTypespec: (work@dut.set_pll_fast_run.unused_1), line:13:5, endln:13:16
        |vpiParent:
        \_Net: (work@dut.set_pll_fast_run.unused_1), line:13:17, endln:13:25
        |vpiFullName:work@dut.set_pll_fast_run.unused_1
        |vpiActual:
        \_LogicTypespec: , line:13:5, endln:13:10
      |vpiName:unused_1
      |vpiFullName:work@dut.set_pll_fast_run.unused_1
    |vpiImportTypespec:
    \_Net: (work@dut.set_pll_fast_run.unused_2), line:14:17, endln:14:25
      |vpiParent:
      \_Task: (work@dut.set_pll_fast_run), line:3:1, endln:21:8
      |vpiTypespec:
      \_RefTypespec: (work@dut.set_pll_fast_run.unused_2), line:14:5, endln:14:12
        |vpiParent:
        \_Net: (work@dut.set_pll_fast_run.unused_2), line:14:17, endln:14:25
        |vpiFullName:work@dut.set_pll_fast_run.unused_2
        |vpiActual:
        \_IntegerTypespec: , line:9:12, endln:9:19
      |vpiName:unused_2
      |vpiFullName:work@dut.set_pll_fast_run.unused_2
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiIODecl:
    \_IODecl: (pll_vco1_freq_MHz), line:9:20, endln:9:37
      |vpiParent:
      \_Task: (work@dut.set_pll_fast_run), line:3:1, endln:21:8
      |vpiName:pll_vco1_freq_MHz
      |vpiDirection:1
      |vpiTypespec:
      \_RefTypespec: (work@dut.set_pll_fast_run.pll_vco1_freq_MHz), line:9:12, endln:9:19
        |vpiParent:
        \_IODecl: (pll_vco1_freq_MHz), line:9:20, endln:9:37
        |vpiFullName:work@dut.set_pll_fast_run.pll_vco1_freq_MHz
        |vpiActual:
        \_IntegerTypespec: , line:9:12, endln:9:19
    |vpiIODecl:
    \_IODecl: (pll_vco2_freq_MHz), line:10:20, endln:10:37
      |vpiParent:
      \_Task: (work@dut.set_pll_fast_run), line:3:1, endln:21:8
      |vpiName:pll_vco2_freq_MHz
      |vpiDirection:1
      |vpiTypespec:
      \_RefTypespec: (work@dut.set_pll_fast_run.pll_vco2_freq_MHz), line:10:12, endln:10:19
        |vpiParent:
        \_IODecl: (pll_vco2_freq_MHz), line:10:20, endln:10:37
        |vpiFullName:work@dut.set_pll_fast_run.pll_vco2_freq_MHz
        |vpiActual:
        \_IntegerTypespec: , line:9:12, endln:9:19
    |vpiIODecl:
    \_IODecl: (vco_sel), line:11:20, endln:11:27
      |vpiParent:
      \_Task: (work@dut.set_pll_fast_run), line:3:1, endln:21:8
      |vpiName:vco_sel
      |vpiDirection:1
      |vpiTypespec:
      \_RefTypespec: (work@dut.set_pll_fast_run.vco_sel), line:11:12, endln:11:19
        |vpiParent:
        \_IODecl: (vco_sel), line:11:20, endln:11:27
        |vpiFullName:work@dut.set_pll_fast_run.vco_sel
        |vpiActual:
        \_IntegerTypespec: , line:9:12, endln:9:19
    |vpiIODecl:
    \_IODecl: (err), line:12:16, endln:12:19
      |vpiParent:
      \_Task: (work@dut.set_pll_fast_run), line:3:1, endln:21:8
      |vpiName:err
      |vpiDirection:2
      |vpiTypespec:
      \_RefTypespec: (work@dut.set_pll_fast_run.err), line:12:12, endln:12:15
        |vpiParent:
        \_IODecl: (err), line:12:16, endln:12:19
        |vpiFullName:work@dut.set_pll_fast_run.err
        |vpiActual:
        \_IntTypespec: , line:12:12, endln:12:15
    |vpiStmt:
    \_Begin: (work@dut.set_pll_fast_run), line:15:5, endln:20:8
  |vpiImportTypespec:
  \_Task: (work@dut.set_pll_fast_run), line:3:1, endln:21:8
  |vpiDefName:work@dut
  |vpiTaskFunc:
  \_Task: (work@dut.set_pll_fast_run), line:3:1, endln:21:8
|vpiTypespec:
\_ModuleTypespec: (work@dut)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@dut
  |vpiModule:
  \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/TaskDeclNoOrder/dut.sv, line:1:1, endln:24:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
