#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2049530 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x20496c0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x203a2d0 .functor NOT 1, L_0x20aa440, C4<0>, C4<0>, C4<0>;
L_0x20aa220 .functor XOR 2, L_0x20aa0e0, L_0x20aa180, C4<00>, C4<00>;
L_0x20aa330 .functor XOR 2, L_0x20aa220, L_0x20aa290, C4<00>, C4<00>;
v0x20a0a60_0 .net *"_ivl_10", 1 0, L_0x20aa290;  1 drivers
v0x20a0b60_0 .net *"_ivl_12", 1 0, L_0x20aa330;  1 drivers
v0x20a0c40_0 .net *"_ivl_2", 1 0, L_0x20a3e20;  1 drivers
v0x20a0d00_0 .net *"_ivl_4", 1 0, L_0x20aa0e0;  1 drivers
v0x20a0de0_0 .net *"_ivl_6", 1 0, L_0x20aa180;  1 drivers
v0x20a0f10_0 .net *"_ivl_8", 1 0, L_0x20aa220;  1 drivers
v0x20a0ff0_0 .net "a", 0 0, v0x209ae60_0;  1 drivers
v0x20a1090_0 .net "b", 0 0, v0x209af00_0;  1 drivers
v0x20a1130_0 .net "c", 0 0, v0x209afa0_0;  1 drivers
v0x20a11d0_0 .var "clk", 0 0;
v0x20a1270_0 .net "d", 0 0, v0x209b0e0_0;  1 drivers
v0x20a1310_0 .net "out_pos_dut", 0 0, L_0x20a9d00;  1 drivers
v0x20a13b0_0 .net "out_pos_ref", 0 0, L_0x20a28e0;  1 drivers
v0x20a1450_0 .net "out_sop_dut", 0 0, L_0x20a42e0;  1 drivers
v0x20a14f0_0 .net "out_sop_ref", 0 0, L_0x2075610;  1 drivers
v0x20a1590_0 .var/2u "stats1", 223 0;
v0x20a1630_0 .var/2u "strobe", 0 0;
v0x20a16d0_0 .net "tb_match", 0 0, L_0x20aa440;  1 drivers
v0x20a17a0_0 .net "tb_mismatch", 0 0, L_0x203a2d0;  1 drivers
v0x20a1840_0 .net "wavedrom_enable", 0 0, v0x209b3b0_0;  1 drivers
v0x20a1910_0 .net "wavedrom_title", 511 0, v0x209b450_0;  1 drivers
L_0x20a3e20 .concat [ 1 1 0 0], L_0x20a28e0, L_0x2075610;
L_0x20aa0e0 .concat [ 1 1 0 0], L_0x20a28e0, L_0x2075610;
L_0x20aa180 .concat [ 1 1 0 0], L_0x20a9d00, L_0x20a42e0;
L_0x20aa290 .concat [ 1 1 0 0], L_0x20a28e0, L_0x2075610;
L_0x20aa440 .cmp/eeq 2, L_0x20a3e20, L_0x20aa330;
S_0x2049850 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x20496c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x203a6b0 .functor AND 1, v0x209afa0_0, v0x209b0e0_0, C4<1>, C4<1>;
L_0x203aa90 .functor NOT 1, v0x209ae60_0, C4<0>, C4<0>, C4<0>;
L_0x203ae70 .functor NOT 1, v0x209af00_0, C4<0>, C4<0>, C4<0>;
L_0x203b0f0 .functor AND 1, L_0x203aa90, L_0x203ae70, C4<1>, C4<1>;
L_0x20540c0 .functor AND 1, L_0x203b0f0, v0x209afa0_0, C4<1>, C4<1>;
L_0x2075610 .functor OR 1, L_0x203a6b0, L_0x20540c0, C4<0>, C4<0>;
L_0x20a1d60 .functor NOT 1, v0x209af00_0, C4<0>, C4<0>, C4<0>;
L_0x20a1dd0 .functor OR 1, L_0x20a1d60, v0x209b0e0_0, C4<0>, C4<0>;
L_0x20a1ee0 .functor AND 1, v0x209afa0_0, L_0x20a1dd0, C4<1>, C4<1>;
L_0x20a1fa0 .functor NOT 1, v0x209ae60_0, C4<0>, C4<0>, C4<0>;
L_0x20a2070 .functor OR 1, L_0x20a1fa0, v0x209af00_0, C4<0>, C4<0>;
L_0x20a20e0 .functor AND 1, L_0x20a1ee0, L_0x20a2070, C4<1>, C4<1>;
L_0x20a2260 .functor NOT 1, v0x209af00_0, C4<0>, C4<0>, C4<0>;
L_0x20a22d0 .functor OR 1, L_0x20a2260, v0x209b0e0_0, C4<0>, C4<0>;
L_0x20a21f0 .functor AND 1, v0x209afa0_0, L_0x20a22d0, C4<1>, C4<1>;
L_0x20a2460 .functor NOT 1, v0x209ae60_0, C4<0>, C4<0>, C4<0>;
L_0x20a2560 .functor OR 1, L_0x20a2460, v0x209b0e0_0, C4<0>, C4<0>;
L_0x20a2620 .functor AND 1, L_0x20a21f0, L_0x20a2560, C4<1>, C4<1>;
L_0x20a27d0 .functor XNOR 1, L_0x20a20e0, L_0x20a2620, C4<0>, C4<0>;
v0x2039c00_0 .net *"_ivl_0", 0 0, L_0x203a6b0;  1 drivers
v0x203a000_0 .net *"_ivl_12", 0 0, L_0x20a1d60;  1 drivers
v0x203a3e0_0 .net *"_ivl_14", 0 0, L_0x20a1dd0;  1 drivers
v0x203a7c0_0 .net *"_ivl_16", 0 0, L_0x20a1ee0;  1 drivers
v0x203aba0_0 .net *"_ivl_18", 0 0, L_0x20a1fa0;  1 drivers
v0x203af80_0 .net *"_ivl_2", 0 0, L_0x203aa90;  1 drivers
v0x203b200_0 .net *"_ivl_20", 0 0, L_0x20a2070;  1 drivers
v0x20993d0_0 .net *"_ivl_24", 0 0, L_0x20a2260;  1 drivers
v0x20994b0_0 .net *"_ivl_26", 0 0, L_0x20a22d0;  1 drivers
v0x2099590_0 .net *"_ivl_28", 0 0, L_0x20a21f0;  1 drivers
v0x2099670_0 .net *"_ivl_30", 0 0, L_0x20a2460;  1 drivers
v0x2099750_0 .net *"_ivl_32", 0 0, L_0x20a2560;  1 drivers
v0x2099830_0 .net *"_ivl_36", 0 0, L_0x20a27d0;  1 drivers
L_0x7f47517db018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x20998f0_0 .net *"_ivl_38", 0 0, L_0x7f47517db018;  1 drivers
v0x20999d0_0 .net *"_ivl_4", 0 0, L_0x203ae70;  1 drivers
v0x2099ab0_0 .net *"_ivl_6", 0 0, L_0x203b0f0;  1 drivers
v0x2099b90_0 .net *"_ivl_8", 0 0, L_0x20540c0;  1 drivers
v0x2099c70_0 .net "a", 0 0, v0x209ae60_0;  alias, 1 drivers
v0x2099d30_0 .net "b", 0 0, v0x209af00_0;  alias, 1 drivers
v0x2099df0_0 .net "c", 0 0, v0x209afa0_0;  alias, 1 drivers
v0x2099eb0_0 .net "d", 0 0, v0x209b0e0_0;  alias, 1 drivers
v0x2099f70_0 .net "out_pos", 0 0, L_0x20a28e0;  alias, 1 drivers
v0x209a030_0 .net "out_sop", 0 0, L_0x2075610;  alias, 1 drivers
v0x209a0f0_0 .net "pos0", 0 0, L_0x20a20e0;  1 drivers
v0x209a1b0_0 .net "pos1", 0 0, L_0x20a2620;  1 drivers
L_0x20a28e0 .functor MUXZ 1, L_0x7f47517db018, L_0x20a20e0, L_0x20a27d0, C4<>;
S_0x209a330 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x20496c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x209ae60_0 .var "a", 0 0;
v0x209af00_0 .var "b", 0 0;
v0x209afa0_0 .var "c", 0 0;
v0x209b040_0 .net "clk", 0 0, v0x20a11d0_0;  1 drivers
v0x209b0e0_0 .var "d", 0 0;
v0x209b1d0_0 .var/2u "fail", 0 0;
v0x209b270_0 .var/2u "fail1", 0 0;
v0x209b310_0 .net "tb_match", 0 0, L_0x20aa440;  alias, 1 drivers
v0x209b3b0_0 .var "wavedrom_enable", 0 0;
v0x209b450_0 .var "wavedrom_title", 511 0;
E_0x2047ea0/0 .event negedge, v0x209b040_0;
E_0x2047ea0/1 .event posedge, v0x209b040_0;
E_0x2047ea0 .event/or E_0x2047ea0/0, E_0x2047ea0/1;
S_0x209a660 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x209a330;
 .timescale -12 -12;
v0x209a8a0_0 .var/2s "i", 31 0;
E_0x2047d40 .event posedge, v0x209b040_0;
S_0x209a9a0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x209a330;
 .timescale -12 -12;
v0x209aba0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x209ac80 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x209a330;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x209b630 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x20496c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x20a2a90 .functor NOT 1, v0x209ae60_0, C4<0>, C4<0>, C4<0>;
L_0x20a2b20 .functor NOT 1, v0x209af00_0, C4<0>, C4<0>, C4<0>;
L_0x20a2cc0 .functor AND 1, L_0x20a2a90, L_0x20a2b20, C4<1>, C4<1>;
L_0x20a2dd0 .functor NOT 1, v0x209afa0_0, C4<0>, C4<0>, C4<0>;
L_0x20a2f80 .functor AND 1, L_0x20a2cc0, L_0x20a2dd0, C4<1>, C4<1>;
L_0x20a3090 .functor NOT 1, v0x209b0e0_0, C4<0>, C4<0>, C4<0>;
L_0x20a3250 .functor AND 1, L_0x20a2f80, L_0x20a3090, C4<1>, C4<1>;
L_0x20a3360 .functor NOT 1, v0x209ae60_0, C4<0>, C4<0>, C4<0>;
L_0x20a3530 .functor NOT 1, v0x209af00_0, C4<0>, C4<0>, C4<0>;
L_0x20a35a0 .functor AND 1, L_0x20a3360, L_0x20a3530, C4<1>, C4<1>;
L_0x20a3710 .functor AND 1, L_0x20a35a0, v0x209afa0_0, C4<1>, C4<1>;
L_0x20a3780 .functor NOT 1, v0x209b0e0_0, C4<0>, C4<0>, C4<0>;
L_0x20a3860 .functor AND 1, L_0x20a3710, L_0x20a3780, C4<1>, C4<1>;
L_0x20a3970 .functor OR 1, L_0x20a3250, L_0x20a3860, C4<0>, C4<0>;
L_0x20a37f0 .functor AND 1, v0x209ae60_0, v0x209af00_0, C4<1>, C4<1>;
L_0x20a3b00 .functor AND 1, L_0x20a37f0, v0x209afa0_0, C4<1>, C4<1>;
L_0x20a3c50 .functor AND 1, L_0x20a3b00, v0x209b0e0_0, C4<1>, C4<1>;
L_0x20a3d10 .functor OR 1, L_0x20a3970, L_0x20a3c50, C4<0>, C4<0>;
L_0x20a3ec0 .functor AND 1, v0x209ae60_0, v0x209af00_0, C4<1>, C4<1>;
L_0x20a3f30 .functor AND 1, L_0x20a3ec0, v0x209afa0_0, C4<1>, C4<1>;
L_0x20a40a0 .functor NOT 1, v0x209b0e0_0, C4<0>, C4<0>, C4<0>;
L_0x20a4110 .functor AND 1, L_0x20a3f30, L_0x20a40a0, C4<1>, C4<1>;
L_0x20a42e0 .functor OR 1, L_0x20a3d10, L_0x20a4110, C4<0>, C4<0>;
L_0x20a4440 .functor NOT 1, v0x209ae60_0, C4<0>, C4<0>, C4<0>;
L_0x20a4580 .functor NOT 1, v0x209af00_0, C4<0>, C4<0>, C4<0>;
L_0x20a45f0 .functor OR 1, L_0x20a4440, L_0x20a4580, C4<0>, C4<0>;
L_0x20a47e0 .functor NOT 1, v0x209afa0_0, C4<0>, C4<0>, C4<0>;
L_0x20a4850 .functor OR 1, L_0x20a45f0, L_0x20a47e0, C4<0>, C4<0>;
L_0x20a4a50 .functor NOT 1, v0x209b0e0_0, C4<0>, C4<0>, C4<0>;
L_0x20a4ac0 .functor OR 1, L_0x20a4850, L_0x20a4a50, C4<0>, C4<0>;
L_0x20a4cd0 .functor NOT 1, v0x209ae60_0, C4<0>, C4<0>, C4<0>;
L_0x20a4d40 .functor NOT 1, v0x209af00_0, C4<0>, C4<0>, C4<0>;
L_0x20a4ec0 .functor OR 1, L_0x20a4cd0, L_0x20a4d40, C4<0>, C4<0>;
L_0x20a4fd0 .functor NOT 1, v0x209afa0_0, C4<0>, C4<0>, C4<0>;
L_0x20a5160 .functor OR 1, L_0x20a4ec0, L_0x20a4fd0, C4<0>, C4<0>;
L_0x20a5270 .functor OR 1, L_0x20a5160, v0x209b0e0_0, C4<0>, C4<0>;
L_0x20a5460 .functor AND 1, L_0x20a4ac0, L_0x20a5270, C4<1>, C4<1>;
L_0x20a5570 .functor NOT 1, v0x209ae60_0, C4<0>, C4<0>, C4<0>;
L_0x20a5330 .functor NOT 1, v0x209af00_0, C4<0>, C4<0>, C4<0>;
L_0x20a53a0 .functor OR 1, L_0x20a5570, L_0x20a5330, C4<0>, C4<0>;
L_0x20a58c0 .functor OR 1, L_0x20a53a0, v0x209afa0_0, C4<0>, C4<0>;
L_0x20a5980 .functor OR 1, L_0x20a58c0, v0x209b0e0_0, C4<0>, C4<0>;
L_0x20a5ba0 .functor AND 1, L_0x20a5460, L_0x20a5980, C4<1>, C4<1>;
L_0x20a5cb0 .functor NOT 1, v0x209ae60_0, C4<0>, C4<0>, C4<0>;
L_0x20a5e90 .functor OR 1, L_0x20a5cb0, v0x209af00_0, C4<0>, C4<0>;
L_0x20a5f50 .functor NOT 1, v0x209afa0_0, C4<0>, C4<0>, C4<0>;
L_0x20a6140 .functor OR 1, L_0x20a5e90, L_0x20a5f50, C4<0>, C4<0>;
L_0x20a6250 .functor OR 1, L_0x20a6140, v0x209b0e0_0, C4<0>, C4<0>;
L_0x20a64a0 .functor AND 1, L_0x20a5ba0, L_0x20a6250, C4<1>, C4<1>;
L_0x20a65b0 .functor NOT 1, v0x209ae60_0, C4<0>, C4<0>, C4<0>;
L_0x20a67c0 .functor OR 1, L_0x20a65b0, v0x209af00_0, C4<0>, C4<0>;
L_0x20a6880 .functor OR 1, L_0x20a67c0, v0x209afa0_0, C4<0>, C4<0>;
L_0x20a6d00 .functor NOT 1, v0x209b0e0_0, C4<0>, C4<0>, C4<0>;
L_0x20a6f80 .functor OR 1, L_0x20a6880, L_0x20a6d00, C4<0>, C4<0>;
L_0x20a7250 .functor AND 1, L_0x20a64a0, L_0x20a6f80, C4<1>, C4<1>;
L_0x20a7360 .functor NOT 1, v0x209af00_0, C4<0>, C4<0>, C4<0>;
L_0x20a75a0 .functor OR 1, v0x209ae60_0, L_0x20a7360, C4<0>, C4<0>;
L_0x20a7870 .functor NOT 1, v0x209afa0_0, C4<0>, C4<0>, C4<0>;
L_0x20a7ac0 .functor OR 1, L_0x20a75a0, L_0x20a7870, C4<0>, C4<0>;
L_0x20a7bd0 .functor OR 1, L_0x20a7ac0, v0x209b0e0_0, C4<0>, C4<0>;
L_0x20a7e80 .functor AND 1, L_0x20a7250, L_0x20a7bd0, C4<1>, C4<1>;
L_0x20a7f90 .functor NOT 1, v0x209af00_0, C4<0>, C4<0>, C4<0>;
L_0x20a8200 .functor OR 1, v0x209ae60_0, L_0x20a7f90, C4<0>, C4<0>;
L_0x20a82c0 .functor OR 1, L_0x20a8200, v0x209afa0_0, C4<0>, C4<0>;
L_0x20a8590 .functor NOT 1, v0x209b0e0_0, C4<0>, C4<0>, C4<0>;
L_0x20a8600 .functor OR 1, L_0x20a82c0, L_0x20a8590, C4<0>, C4<0>;
L_0x20a8930 .functor AND 1, L_0x20a7e80, L_0x20a8600, C4<1>, C4<1>;
L_0x20a8a40 .functor OR 1, v0x209ae60_0, v0x209af00_0, C4<0>, C4<0>;
L_0x20a8ce0 .functor NOT 1, v0x209afa0_0, C4<0>, C4<0>, C4<0>;
L_0x20a8d50 .functor OR 1, L_0x20a8a40, L_0x20a8ce0, C4<0>, C4<0>;
L_0x20a90a0 .functor NOT 1, v0x209b0e0_0, C4<0>, C4<0>, C4<0>;
L_0x20a9110 .functor OR 1, L_0x20a8d50, L_0x20a90a0, C4<0>, C4<0>;
L_0x20a9470 .functor AND 1, L_0x20a8930, L_0x20a9110, C4<1>, C4<1>;
L_0x20a9580 .functor AND 1, v0x209ae60_0, v0x209af00_0, C4<1>, C4<1>;
L_0x20a9850 .functor AND 1, L_0x20a9580, v0x209afa0_0, C4<1>, C4<1>;
L_0x20a9910 .functor NOT 1, v0x209b0e0_0, C4<0>, C4<0>, C4<0>;
L_0x20a9bf0 .functor AND 1, L_0x20a9850, L_0x20a9910, C4<1>, C4<1>;
L_0x20a9d00 .functor AND 1, L_0x20a9470, L_0x20a9bf0, C4<1>, C4<1>;
v0x209b7f0_0 .net *"_ivl_0", 0 0, L_0x20a2a90;  1 drivers
v0x209b8d0_0 .net *"_ivl_10", 0 0, L_0x20a3090;  1 drivers
v0x209b9b0_0 .net *"_ivl_100", 0 0, L_0x20a67c0;  1 drivers
v0x209baa0_0 .net *"_ivl_102", 0 0, L_0x20a6880;  1 drivers
v0x209bb80_0 .net *"_ivl_104", 0 0, L_0x20a6d00;  1 drivers
v0x209bcb0_0 .net *"_ivl_106", 0 0, L_0x20a6f80;  1 drivers
v0x209bd90_0 .net *"_ivl_108", 0 0, L_0x20a7250;  1 drivers
v0x209be70_0 .net *"_ivl_110", 0 0, L_0x20a7360;  1 drivers
v0x209bf50_0 .net *"_ivl_112", 0 0, L_0x20a75a0;  1 drivers
v0x209c0c0_0 .net *"_ivl_114", 0 0, L_0x20a7870;  1 drivers
v0x209c1a0_0 .net *"_ivl_116", 0 0, L_0x20a7ac0;  1 drivers
v0x209c280_0 .net *"_ivl_118", 0 0, L_0x20a7bd0;  1 drivers
v0x209c360_0 .net *"_ivl_12", 0 0, L_0x20a3250;  1 drivers
v0x209c440_0 .net *"_ivl_120", 0 0, L_0x20a7e80;  1 drivers
v0x209c520_0 .net *"_ivl_122", 0 0, L_0x20a7f90;  1 drivers
v0x209c600_0 .net *"_ivl_124", 0 0, L_0x20a8200;  1 drivers
v0x209c6e0_0 .net *"_ivl_126", 0 0, L_0x20a82c0;  1 drivers
v0x209c8d0_0 .net *"_ivl_128", 0 0, L_0x20a8590;  1 drivers
v0x209c9b0_0 .net *"_ivl_130", 0 0, L_0x20a8600;  1 drivers
v0x209ca90_0 .net *"_ivl_132", 0 0, L_0x20a8930;  1 drivers
v0x209cb70_0 .net *"_ivl_134", 0 0, L_0x20a8a40;  1 drivers
v0x209cc50_0 .net *"_ivl_136", 0 0, L_0x20a8ce0;  1 drivers
v0x209cd30_0 .net *"_ivl_138", 0 0, L_0x20a8d50;  1 drivers
v0x209ce10_0 .net *"_ivl_14", 0 0, L_0x20a3360;  1 drivers
v0x209cef0_0 .net *"_ivl_140", 0 0, L_0x20a90a0;  1 drivers
v0x209cfd0_0 .net *"_ivl_142", 0 0, L_0x20a9110;  1 drivers
v0x209d0b0_0 .net *"_ivl_144", 0 0, L_0x20a9470;  1 drivers
v0x209d190_0 .net *"_ivl_146", 0 0, L_0x20a9580;  1 drivers
v0x209d270_0 .net *"_ivl_148", 0 0, L_0x20a9850;  1 drivers
v0x209d350_0 .net *"_ivl_150", 0 0, L_0x20a9910;  1 drivers
v0x209d430_0 .net *"_ivl_152", 0 0, L_0x20a9bf0;  1 drivers
v0x209d510_0 .net *"_ivl_16", 0 0, L_0x20a3530;  1 drivers
v0x209d5f0_0 .net *"_ivl_18", 0 0, L_0x20a35a0;  1 drivers
v0x209d8e0_0 .net *"_ivl_2", 0 0, L_0x20a2b20;  1 drivers
v0x209d9c0_0 .net *"_ivl_20", 0 0, L_0x20a3710;  1 drivers
v0x209daa0_0 .net *"_ivl_22", 0 0, L_0x20a3780;  1 drivers
v0x209db80_0 .net *"_ivl_24", 0 0, L_0x20a3860;  1 drivers
v0x209dc60_0 .net *"_ivl_26", 0 0, L_0x20a3970;  1 drivers
v0x209dd40_0 .net *"_ivl_28", 0 0, L_0x20a37f0;  1 drivers
v0x209de20_0 .net *"_ivl_30", 0 0, L_0x20a3b00;  1 drivers
v0x209df00_0 .net *"_ivl_32", 0 0, L_0x20a3c50;  1 drivers
v0x209dfe0_0 .net *"_ivl_34", 0 0, L_0x20a3d10;  1 drivers
v0x209e0c0_0 .net *"_ivl_36", 0 0, L_0x20a3ec0;  1 drivers
v0x209e1a0_0 .net *"_ivl_38", 0 0, L_0x20a3f30;  1 drivers
v0x209e280_0 .net *"_ivl_4", 0 0, L_0x20a2cc0;  1 drivers
v0x209e360_0 .net *"_ivl_40", 0 0, L_0x20a40a0;  1 drivers
v0x209e440_0 .net *"_ivl_42", 0 0, L_0x20a4110;  1 drivers
v0x209e520_0 .net *"_ivl_46", 0 0, L_0x20a4440;  1 drivers
v0x209e600_0 .net *"_ivl_48", 0 0, L_0x20a4580;  1 drivers
v0x209e6e0_0 .net *"_ivl_50", 0 0, L_0x20a45f0;  1 drivers
v0x209e7c0_0 .net *"_ivl_52", 0 0, L_0x20a47e0;  1 drivers
v0x209e8a0_0 .net *"_ivl_54", 0 0, L_0x20a4850;  1 drivers
v0x209e980_0 .net *"_ivl_56", 0 0, L_0x20a4a50;  1 drivers
v0x209ea60_0 .net *"_ivl_58", 0 0, L_0x20a4ac0;  1 drivers
v0x209eb40_0 .net *"_ivl_6", 0 0, L_0x20a2dd0;  1 drivers
v0x209ec20_0 .net *"_ivl_60", 0 0, L_0x20a4cd0;  1 drivers
v0x209ed00_0 .net *"_ivl_62", 0 0, L_0x20a4d40;  1 drivers
v0x209ede0_0 .net *"_ivl_64", 0 0, L_0x20a4ec0;  1 drivers
v0x209eec0_0 .net *"_ivl_66", 0 0, L_0x20a4fd0;  1 drivers
v0x209efa0_0 .net *"_ivl_68", 0 0, L_0x20a5160;  1 drivers
v0x209f080_0 .net *"_ivl_70", 0 0, L_0x20a5270;  1 drivers
v0x209f160_0 .net *"_ivl_72", 0 0, L_0x20a5460;  1 drivers
v0x209f240_0 .net *"_ivl_74", 0 0, L_0x20a5570;  1 drivers
v0x209f320_0 .net *"_ivl_76", 0 0, L_0x20a5330;  1 drivers
v0x209f400_0 .net *"_ivl_78", 0 0, L_0x20a53a0;  1 drivers
v0x209f8f0_0 .net *"_ivl_8", 0 0, L_0x20a2f80;  1 drivers
v0x209f9d0_0 .net *"_ivl_80", 0 0, L_0x20a58c0;  1 drivers
v0x209fab0_0 .net *"_ivl_82", 0 0, L_0x20a5980;  1 drivers
v0x209fb90_0 .net *"_ivl_84", 0 0, L_0x20a5ba0;  1 drivers
v0x209fc70_0 .net *"_ivl_86", 0 0, L_0x20a5cb0;  1 drivers
v0x209fd50_0 .net *"_ivl_88", 0 0, L_0x20a5e90;  1 drivers
v0x209fe30_0 .net *"_ivl_90", 0 0, L_0x20a5f50;  1 drivers
v0x209ff10_0 .net *"_ivl_92", 0 0, L_0x20a6140;  1 drivers
v0x209fff0_0 .net *"_ivl_94", 0 0, L_0x20a6250;  1 drivers
v0x20a00d0_0 .net *"_ivl_96", 0 0, L_0x20a64a0;  1 drivers
v0x20a01b0_0 .net *"_ivl_98", 0 0, L_0x20a65b0;  1 drivers
v0x20a0290_0 .net "a", 0 0, v0x209ae60_0;  alias, 1 drivers
v0x20a0330_0 .net "b", 0 0, v0x209af00_0;  alias, 1 drivers
v0x20a0420_0 .net "c", 0 0, v0x209afa0_0;  alias, 1 drivers
v0x20a0510_0 .net "d", 0 0, v0x209b0e0_0;  alias, 1 drivers
v0x20a0600_0 .net "out_pos", 0 0, L_0x20a9d00;  alias, 1 drivers
v0x20a06c0_0 .net "out_sop", 0 0, L_0x20a42e0;  alias, 1 drivers
S_0x20a0840 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x20496c0;
 .timescale -12 -12;
E_0x202f9f0 .event anyedge, v0x20a1630_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x20a1630_0;
    %nor/r;
    %assign/vec4 v0x20a1630_0, 0;
    %wait E_0x202f9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x209a330;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x209b1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x209b270_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x209a330;
T_4 ;
    %wait E_0x2047ea0;
    %load/vec4 v0x209b310_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x209b1d0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x209a330;
T_5 ;
    %wait E_0x2047d40;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x209b0e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x209afa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x209af00_0, 0;
    %assign/vec4 v0x209ae60_0, 0;
    %wait E_0x2047d40;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x209b0e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x209afa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x209af00_0, 0;
    %assign/vec4 v0x209ae60_0, 0;
    %wait E_0x2047d40;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x209b0e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x209afa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x209af00_0, 0;
    %assign/vec4 v0x209ae60_0, 0;
    %wait E_0x2047d40;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x209b0e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x209afa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x209af00_0, 0;
    %assign/vec4 v0x209ae60_0, 0;
    %wait E_0x2047d40;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x209b0e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x209afa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x209af00_0, 0;
    %assign/vec4 v0x209ae60_0, 0;
    %wait E_0x2047d40;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x209b0e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x209afa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x209af00_0, 0;
    %assign/vec4 v0x209ae60_0, 0;
    %wait E_0x2047d40;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x209b0e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x209afa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x209af00_0, 0;
    %assign/vec4 v0x209ae60_0, 0;
    %wait E_0x2047d40;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x209b0e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x209afa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x209af00_0, 0;
    %assign/vec4 v0x209ae60_0, 0;
    %wait E_0x2047d40;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x209b0e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x209afa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x209af00_0, 0;
    %assign/vec4 v0x209ae60_0, 0;
    %wait E_0x2047d40;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x209b0e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x209afa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x209af00_0, 0;
    %assign/vec4 v0x209ae60_0, 0;
    %wait E_0x2047d40;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x209b0e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x209afa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x209af00_0, 0;
    %assign/vec4 v0x209ae60_0, 0;
    %wait E_0x2047d40;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x209b0e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x209afa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x209af00_0, 0;
    %assign/vec4 v0x209ae60_0, 0;
    %wait E_0x2047d40;
    %load/vec4 v0x209b1d0_0;
    %store/vec4 v0x209b270_0, 0, 1;
    %fork t_1, S_0x209a660;
    %jmp t_0;
    .scope S_0x209a660;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x209a8a0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x209a8a0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x2047d40;
    %load/vec4 v0x209a8a0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x209b0e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x209afa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x209af00_0, 0;
    %assign/vec4 v0x209ae60_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x209a8a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x209a8a0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x209a330;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2047ea0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x209b0e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x209afa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x209af00_0, 0;
    %assign/vec4 v0x209ae60_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x209b1d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x209b270_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x20496c0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20a11d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20a1630_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x20496c0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x20a11d0_0;
    %inv;
    %store/vec4 v0x20a11d0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x20496c0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x209b040_0, v0x20a17a0_0, v0x20a0ff0_0, v0x20a1090_0, v0x20a1130_0, v0x20a1270_0, v0x20a14f0_0, v0x20a1450_0, v0x20a13b0_0, v0x20a1310_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x20496c0;
T_9 ;
    %load/vec4 v0x20a1590_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x20a1590_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x20a1590_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x20a1590_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x20a1590_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x20a1590_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x20a1590_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x20a1590_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x20a1590_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x20a1590_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x20496c0;
T_10 ;
    %wait E_0x2047ea0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20a1590_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20a1590_0, 4, 32;
    %load/vec4 v0x20a16d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x20a1590_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20a1590_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20a1590_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20a1590_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x20a14f0_0;
    %load/vec4 v0x20a14f0_0;
    %load/vec4 v0x20a1450_0;
    %xor;
    %load/vec4 v0x20a14f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x20a1590_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20a1590_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x20a1590_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20a1590_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x20a13b0_0;
    %load/vec4 v0x20a13b0_0;
    %load/vec4 v0x20a1310_0;
    %xor;
    %load/vec4 v0x20a13b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x20a1590_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20a1590_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x20a1590_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20a1590_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/ece241_2013_q2/iter5/response2/top_module.sv";
