{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1710491245804 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MCU8951 EP4CE6E22C6 " "Selected device EP4CE6E22C6 for design \"MCU8951\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1710491245820 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1710491245851 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1710491245851 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll50:inst17\|altpll:altpll_component\|altpll_bo72:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll50:inst17\|altpll:altpll_component\|altpll_bo72:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll50:inst17\|altpll:altpll_component\|altpll_bo72:auto_generated\|clk\[0\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for pll50:inst17\|altpll:altpll_component\|altpll_bo72:auto_generated\|clk\[0\] port" {  } { { "db/altpll_bo72.tdf" "" { Text "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/db/altpll_bo72.tdf" 27 2 0 } } { "" "" { Generic "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/" { { 0 { 0 ""} 0 305 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1710491245898 ""}  } { { "db/altpll_bo72.tdf" "" { Text "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/db/altpll_bo72.tdf" 27 2 0 } } { "" "" { Generic "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/" { { 0 { 0 ""} 0 305 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1710491245898 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1710491246041 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C6 " "Device EP4CE10E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1710491246199 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C6 " "Device EP4CE15E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1710491246199 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C6 " "Device EP4CE22E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1710491246199 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1710491246199 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/applications/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/applications/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/" { { 0 { 0 ""} 0 7867 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1710491246214 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/applications/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/applications/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/" { { 0 { 0 ""} 0 7869 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1710491246214 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/applications/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/applications/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/" { { 0 { 0 ""} 0 7871 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1710491246214 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/applications/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/applications/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/" { { 0 { 0 ""} 0 7873 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1710491246214 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1710491246214 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1710491246214 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1710491246214 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "15 36 " "No exact pin location assignment(s) for 15 pins of 36 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P0O\[7\] " "Pin P0O\[7\] not assigned to an exact location on the device" {  } { { "d:/applications/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/applications/quartus/quartus/bin64/pin_planner.ppl" { P0O[7] } } } { "mcu8951.bdf" "" { Schematic "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/mcu8951.bdf" { { 408 1096 1272 424 "P0O" "" } } } } { "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { P0O[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/" { { 0 { 0 ""} 0 90 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710491246490 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P3O\[7\] " "Pin P3O\[7\] not assigned to an exact location on the device" {  } { { "d:/applications/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/applications/quartus/quartus/bin64/pin_planner.ppl" { P3O[7] } } } { "mcu8951.bdf" "" { Schematic "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/mcu8951.bdf" { { 456 1072 1248 472 "P3O" "" } } } } { "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { P3O[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/" { { 0 { 0 ""} 0 106 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710491246490 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P3O\[6\] " "Pin P3O\[6\] not assigned to an exact location on the device" {  } { { "d:/applications/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/applications/quartus/quartus/bin64/pin_planner.ppl" { P3O[6] } } } { "mcu8951.bdf" "" { Schematic "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/mcu8951.bdf" { { 456 1072 1248 472 "P3O" "" } } } } { "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { P3O[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/" { { 0 { 0 ""} 0 107 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710491246490 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P3O\[5\] " "Pin P3O\[5\] not assigned to an exact location on the device" {  } { { "d:/applications/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/applications/quartus/quartus/bin64/pin_planner.ppl" { P3O[5] } } } { "mcu8951.bdf" "" { Schematic "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/mcu8951.bdf" { { 456 1072 1248 472 "P3O" "" } } } } { "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { P3O[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/" { { 0 { 0 ""} 0 108 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710491246490 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P3O\[4\] " "Pin P3O\[4\] not assigned to an exact location on the device" {  } { { "d:/applications/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/applications/quartus/quartus/bin64/pin_planner.ppl" { P3O[4] } } } { "mcu8951.bdf" "" { Schematic "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/mcu8951.bdf" { { 456 1072 1248 472 "P3O" "" } } } } { "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { P3O[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/" { { 0 { 0 ""} 0 109 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710491246490 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P3O\[3\] " "Pin P3O\[3\] not assigned to an exact location on the device" {  } { { "d:/applications/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/applications/quartus/quartus/bin64/pin_planner.ppl" { P3O[3] } } } { "mcu8951.bdf" "" { Schematic "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/mcu8951.bdf" { { 456 1072 1248 472 "P3O" "" } } } } { "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { P3O[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/" { { 0 { 0 ""} 0 110 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710491246490 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P3O\[2\] " "Pin P3O\[2\] not assigned to an exact location on the device" {  } { { "d:/applications/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/applications/quartus/quartus/bin64/pin_planner.ppl" { P3O[2] } } } { "mcu8951.bdf" "" { Schematic "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/mcu8951.bdf" { { 456 1072 1248 472 "P3O" "" } } } } { "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { P3O[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/" { { 0 { 0 ""} 0 111 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710491246490 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P3O\[1\] " "Pin P3O\[1\] not assigned to an exact location on the device" {  } { { "d:/applications/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/applications/quartus/quartus/bin64/pin_planner.ppl" { P3O[1] } } } { "mcu8951.bdf" "" { Schematic "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/mcu8951.bdf" { { 456 1072 1248 472 "P3O" "" } } } } { "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { P3O[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/" { { 0 { 0 ""} 0 112 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710491246490 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P3O\[0\] " "Pin P3O\[0\] not assigned to an exact location on the device" {  } { { "d:/applications/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/applications/quartus/quartus/bin64/pin_planner.ppl" { P3O[0] } } } { "mcu8951.bdf" "" { Schematic "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/mcu8951.bdf" { { 456 1072 1248 472 "P3O" "" } } } } { "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { P3O[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/" { { 0 { 0 ""} 0 113 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710491246490 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "POE\[7\] " "Pin POE\[7\] not assigned to an exact location on the device" {  } { { "d:/applications/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/applications/quartus/quartus/bin64/pin_planner.ppl" { POE[7] } } } { "mcu8951.bdf" "" { Schematic "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/mcu8951.bdf" { { 600 1072 1248 616 "POE" "" } } } } { "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { POE[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/" { { 0 { 0 ""} 0 114 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710491246490 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "POE\[6\] " "Pin POE\[6\] not assigned to an exact location on the device" {  } { { "d:/applications/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/applications/quartus/quartus/bin64/pin_planner.ppl" { POE[6] } } } { "mcu8951.bdf" "" { Schematic "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/mcu8951.bdf" { { 600 1072 1248 616 "POE" "" } } } } { "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { POE[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/" { { 0 { 0 ""} 0 115 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710491246490 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "POE\[5\] " "Pin POE\[5\] not assigned to an exact location on the device" {  } { { "d:/applications/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/applications/quartus/quartus/bin64/pin_planner.ppl" { POE[5] } } } { "mcu8951.bdf" "" { Schematic "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/mcu8951.bdf" { { 600 1072 1248 616 "POE" "" } } } } { "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { POE[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/" { { 0 { 0 ""} 0 116 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710491246490 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "POE\[4\] " "Pin POE\[4\] not assigned to an exact location on the device" {  } { { "d:/applications/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/applications/quartus/quartus/bin64/pin_planner.ppl" { POE[4] } } } { "mcu8951.bdf" "" { Schematic "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/mcu8951.bdf" { { 600 1072 1248 616 "POE" "" } } } } { "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { POE[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/" { { 0 { 0 ""} 0 117 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710491246490 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "POE\[3\] " "Pin POE\[3\] not assigned to an exact location on the device" {  } { { "d:/applications/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/applications/quartus/quartus/bin64/pin_planner.ppl" { POE[3] } } } { "mcu8951.bdf" "" { Schematic "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/mcu8951.bdf" { { 600 1072 1248 616 "POE" "" } } } } { "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { POE[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/" { { 0 { 0 ""} 0 118 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710491246490 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "POE\[1\] " "Pin POE\[1\] not assigned to an exact location on the device" {  } { { "d:/applications/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/applications/quartus/quartus/bin64/pin_planner.ppl" { POE[1] } } } { "mcu8951.bdf" "" { Schematic "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/mcu8951.bdf" { { 600 1072 1248 616 "POE" "" } } } } { "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { POE[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/" { { 0 { 0 ""} 0 120 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710491246490 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1710491246490 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1710491247036 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1710491247036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1710491247036 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1710491247036 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1710491247036 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MCU8951.sdc " "Synopsys Design Constraints File file not found: 'MCU8951.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1710491247036 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1710491247052 "|MCU8951|CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MT " "Node: MT was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1710491247052 "|MCU8951|MT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst10 " "Node: CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst10 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1710491247052 "|MCU8951|CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|inst10"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|CNT32:inst6\|CQI\[1\] " "Node: CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|CNT32:inst6\|CQI\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1710491247052 "|MCU8951|CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU8051V1:inst\|inst19 " "Node: CPU8051V1:inst\|inst19 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1710491247052 "|MCU8951|CPU8051V1:inst|inst19"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU8051V1:inst\|inst9 " "Node: CPU8051V1:inst\|inst9 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1710491247052 "|MCU8951|CPU8051V1:inst|inst9"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|CNT6CA:inst32\|CQI\[0\] " "Node: CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|CNT6CA:inst32\|CQI\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1710491247052 "|MCU8951|CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst5 " "Node: CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst5 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1710491247052 "|MCU8951|CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|inst5"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 50.000 " "Node: inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 50.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1710491247052 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1710491247052 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1710491247052 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1710491247052 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1710491247052 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1710491247052 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1710491247052 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1710491247052 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1710491247052 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1710491247052 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll50:inst17\|altpll:altpll_component\|altpll_bo72:auto_generated\|clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll50:inst17\|altpll:altpll_component\|altpll_bo72:auto_generated\|clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1710491247173 ""}  } { { "db/altpll_bo72.tdf" "" { Text "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/db/altpll_bo72.tdf" 31 2 0 } } { "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll50:inst17|altpll:altpll_component|altpll_bo72:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/" { { 0 { 0 ""} 0 305 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710491247173 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1710491247173 ""}  } { { "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/" { { 0 { 0 ""} 0 7433 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710491247173 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU8051V1:inst\|inst19  " "Automatically promoted node CPU8051V1:inst\|inst19 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1710491247174 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst15~I " "Destination node CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst15~I" {  } { { "cpu8051v1.vqm" "" { Text "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/cpu8051v1.vqm" 25752 46 0 } } { "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|inst15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/" { { 0 { 0 ""} 0 6224 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1710491247174 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU8051V1:inst\|inst19~0 " "Destination node CPU8051V1:inst\|inst19~0" {  } { { "cpu8051v1.vqm" "" { Text "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/cpu8051v1.vqm" 1967 13 0 } } { "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst|inst19~ICOMBOUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/" { { 0 { 0 ""} 0 6222 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1710491247174 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1710491247174 ""}  } { { "cpu8051v1.vqm" "" { Text "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/cpu8051v1.vqm" 25741 19 0 } } { "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst|inst19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/" { { 0 { 0 ""} 0 6220 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710491247174 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst15  " "Automatically promoted node CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst15 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1710491247174 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst24~I " "Destination node CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst24~I" {  } { { "cpu8051v1.vqm" "" { Text "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/cpu8051v1.vqm" 2111 46 0 } } { "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|inst24 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/" { { 0 { 0 ""} 0 2263 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1710491247174 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst26~I " "Destination node CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst26~I" {  } { { "cpu8051v1.vqm" "" { Text "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/cpu8051v1.vqm" 2295 46 0 } } { "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|inst26 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/" { { 0 { 0 ""} 0 2299 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1710491247174 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "POE\[2\]~output " "Destination node POE\[2\]~output" {  } { { "mcu8951.bdf" "" { Schematic "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/mcu8951.bdf" { { 600 1072 1248 616 "POE" "" } } } } { "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { POE[2]~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/" { { 0 { 0 ""} 0 7839 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1710491247174 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1710491247174 ""}  } { { "cpu8051v1.vqm" "" { Text "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/cpu8051v1.vqm" 25752 46 0 } } { "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|inst15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/" { { 0 { 0 ""} 0 6224 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710491247174 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst26  " "Automatically promoted node CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst26 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1710491247175 ""}  } { { "cpu8051v1.vqm" "" { Text "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/cpu8051v1.vqm" 2295 46 0 } } { "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|inst26 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/" { { 0 { 0 ""} 0 2299 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710491247175 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst24  " "Automatically promoted node CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst24 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1710491247175 ""}  } { { "cpu8051v1.vqm" "" { Text "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/cpu8051v1.vqm" 2111 46 0 } } { "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|inst24 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/" { { 0 { 0 ""} 0 2263 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710491247175 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|START:inst1\|inst3  " "Automatically promoted node CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|START:inst1\|inst3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1710491247175 ""}  } { { "cpu8051v1.vqm" "" { Text "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/cpu8051v1.vqm" 136 50 0 } } { "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|START:inst1|inst3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/" { { 0 { 0 ""} 0 2275 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710491247175 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst28  " "Automatically promoted node CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst28 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1710491247175 ""}  } { { "cpu8051v1.vqm" "" { Text "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/cpu8051v1.vqm" 3036 46 0 } } { "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|inst28 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/" { { 0 { 0 ""} 0 2392 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710491247175 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|START:inst1\|inst  " "Automatically promoted node CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|START:inst1\|inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1710491247175 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|RTYY:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[9\]~17 " "Destination node CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|RTYY:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[9\]~17" {  } { { "cpu8051v1.vqm" "" { Text "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/cpu8051v1.vqm" 2004 91 0 } } { "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[9]~ICOMBOUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/" { { 0 { 0 ""} 0 2368 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1710491247175 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|RTYY:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\]~14 " "Destination node CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|RTYY:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\]~14" {  } { { "cpu8051v1.vqm" "" { Text "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/cpu8051v1.vqm" 2004 91 0 } } { "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]~ICOMBOUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/" { { 0 { 0 ""} 0 2362 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1710491247175 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|RTYY:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]~11 " "Destination node CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|RTYY:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]~11" {  } { { "cpu8051v1.vqm" "" { Text "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/cpu8051v1.vqm" 2004 91 0 } } { "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]~ICOMBOUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/" { { 0 { 0 ""} 0 2356 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1710491247175 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|RTYY:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[4\]~12 " "Destination node CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|RTYY:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[4\]~12" {  } { { "cpu8051v1.vqm" "" { Text "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/cpu8051v1.vqm" 2004 91 0 } } { "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]~ICOMBOUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/" { { 0 { 0 ""} 0 2358 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1710491247175 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|RTYY:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[8\]~16 " "Destination node CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|RTYY:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[8\]~16" {  } { { "cpu8051v1.vqm" "" { Text "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/cpu8051v1.vqm" 2004 91 0 } } { "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[8]~ICOMBOUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/" { { 0 { 0 ""} 0 2366 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1710491247175 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|RTYY:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]~9 " "Destination node CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|RTYY:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]~9" {  } { { "cpu8051v1.vqm" "" { Text "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/cpu8051v1.vqm" 2004 91 0 } } { "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~ICOMBOUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/" { { 0 { 0 ""} 0 2352 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1710491247175 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|RTYY:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[23\]~7 " "Destination node CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|RTYY:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[23\]~7" {  } { { "cpu8051v1.vqm" "" { Text "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/cpu8051v1.vqm" 2004 91 0 } } { "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[23]~ICOMBOUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/" { { 0 { 0 ""} 0 2348 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1710491247175 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst23~34_I " "Destination node CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst23~34_I" {  } { { "cpu8051v1.vqm" "" { Text "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/cpu8051v1.vqm" 3281 49 0 } } { "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|inst23~34 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/" { { 0 { 0 ""} 0 2460 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1710491247175 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|START:inst1\|inst~0 " "Destination node CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|START:inst1\|inst~0" {  } { { "cpu8051v1.vqm" "" { Text "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/cpu8051v1.vqm" 137 49 0 } } { "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|START:inst1|inst~ICOMBOUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/" { { 0 { 0 ""} 0 2309 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1710491247175 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|RTYY:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[5\]~13 " "Destination node CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|RTYY:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[5\]~13" {  } { { "cpu8051v1.vqm" "" { Text "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/cpu8051v1.vqm" 2004 91 0 } } { "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]~ICOMBOUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/" { { 0 { 0 ""} 0 2360 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1710491247175 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1710491247175 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1710491247175 ""}  } { { "cpu8051v1.vqm" "" { Text "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/cpu8051v1.vqm" 2345 55 0 } } { "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|START:inst1|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/" { { 0 { 0 ""} 0 2307 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710491247175 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst23~34  " "Automatically promoted node CPU8051V1:inst\|JM_S1:inst\|FPGA_1:inst1\|inst23~34 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1710491247177 ""}  } { { "cpu8051v1.vqm" "" { Text "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/cpu8051v1.vqm" 3281 49 0 } } { "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU8051V1:inst|JM_S1:inst|FPGA_1:inst1|inst23~34 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/" { { 0 { 0 ""} 0 2460 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710491247177 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1710491248191 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1710491248207 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1710491248207 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1710491248207 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1710491248207 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1710491248207 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1710491248207 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1710491248222 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1710491248713 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1710491248713 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1710491248713 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "15 unused 2.5V 0 15 0 " "Number of I/O pins in group: 15 (unused VREF, 2.5V VCCIO, 0 input, 15 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1710491248713 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1710491248713 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1710491248713 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 8 7 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1710491248713 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 7 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1710491248713 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 10 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1710491248713 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1710491248713 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 4 9 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1710491248713 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 5 5 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1710491248713 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 3 10 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1710491248713 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 7 5 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1710491248713 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1710491248713 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1710491248713 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710491248895 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1710491249598 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710491250057 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1710491250072 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1710491250805 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710491250805 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1710491251367 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/" { { 1 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1710491252428 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1710491252428 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710491252601 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1710491252601 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1710491252601 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1710491252601 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.11 " "Total time spent on timing analysis during the Fitter is 0.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1710491252664 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1710491252727 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1710491253091 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1710491253155 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1710491253565 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710491254146 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/MCU8951.fit.smsg " "Generated suppressed messages file C:/Users/ZiJie/Desktop/51shiliprojectok/quartus4x4key13/MCU8951.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1710491254685 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5421 " "Peak virtual memory: 5421 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1710491255397 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 15 16:27:35 2024 " "Processing ended: Fri Mar 15 16:27:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1710491255397 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1710491255397 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1710491255397 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1710491255397 ""}
