

================================================================
== Vitis HLS Report for 'myproject'
================================================================
* Date:           Wed Mar  6 03:04:46 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.423 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |       18|       19|  59.994 ns|  63.327 ns|   15|   16|  dataflow|
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                   |                                                                  |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                              Instance                             |                              Module                              |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0    |conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2      |       14|       15|  46.662 ns|  49.995 ns|   14|   15|       no|
        |relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0       |relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s       |        1|        1|   3.333 ns|   3.333 ns|    1|    1|      yes|
        |pooling2d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0    |pooling2d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s    |        1|        1|   3.333 ns|   3.333 ns|    1|    1|      yes|
        |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_U0   |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s   |        1|        1|   3.333 ns|   3.333 ns|    1|    1|      yes|
        |normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_U0       |normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       |        2|        2|   6.666 ns|   6.666 ns|    1|    1|      yes|
        |relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_U0      |relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_s      |        1|        1|   3.333 ns|   3.333 ns|    1|    1|      yes|
        |dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0  |dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_s  |        3|        3|   9.999 ns|   9.999 ns|    1|    1|      yes|
        +-------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      114|    -|
|FIFO                 |        -|     -|      710|      493|    -|
|Instance             |        -|    20|     2944|     3701|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      207|    -|
|Register             |        -|     -|       23|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    20|     3677|     4515|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------+------------------------------------------------------------------+---------+----+------+------+-----+
    |                              Instance                             |                              Module                              | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------------------------+------------------------------------------------------------------+---------+----+------+------+-----+
    |conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0    |conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2      |        0|   2|  1930|  1171|    0|
    |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_U0   |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s   |        0|   0|    83|   228|    0|
    |dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0  |dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_s  |        0|  13|   355|  1213|    0|
    |normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_U0       |normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       |        0|   5|   273|   244|    0|
    |pooling2d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0    |pooling2d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s    |        0|   0|    27|    70|    0|
    |relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_U0      |relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_s      |        0|   0|   153|   428|    0|
    |relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0       |relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s       |        0|   0|   123|   347|    0|
    +-------------------------------------------------------------------+------------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                              |                                                                  |        0|  20|  2944|  3701|    0|
    +-------------------------------------------------------------------+------------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------------+---------+----+----+-----+------+-----+---------+
    |        Name       | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-------------------+---------+----+----+-----+------+-----+---------+
    |i_c_i_U            |        0|   6|   0|    -|     8|   13|      104|
    |layer10_out_V_1_U  |        0|  20|   0|    -|     2|    6|       12|
    |layer10_out_V_2_U  |        0|  20|   0|    -|     2|    6|       12|
    |layer10_out_V_3_U  |        0|  20|   0|    -|     2|    6|       12|
    |layer10_out_V_4_U  |        0|  20|   0|    -|     2|    6|       12|
    |layer10_out_V_U    |        0|  20|   0|    -|     2|    6|       12|
    |layer2_out_V_1_U   |        0|  36|   0|    -|     2|   16|       32|
    |layer2_out_V_2_U   |        0|  36|   0|    -|     2|   16|       32|
    |layer2_out_V_3_U   |        0|  36|   0|    -|     2|   16|       32|
    |layer2_out_V_U     |        0|  36|   0|    -|     2|   16|       32|
    |layer4_out_V_1_U   |        0|  20|   0|    -|     2|    6|       12|
    |layer4_out_V_2_U   |        0|  20|   0|    -|     2|    6|       12|
    |layer4_out_V_3_U   |        0|  20|   0|    -|     2|    6|       12|
    |layer4_out_V_U     |        0|  20|   0|    -|     2|    6|       12|
    |layer5_out_V_U     |        0|  36|   0|    -|     2|   10|       20|
    |layer7_out_V_1_U   |        0|  36|   0|    -|     2|   16|       32|
    |layer7_out_V_2_U   |        0|  20|   0|    -|     2|    6|       12|
    |layer7_out_V_3_U   |        0|  36|   0|    -|     2|   10|       20|
    |layer7_out_V_4_U   |        0|  36|   0|    -|     2|   16|       32|
    |layer7_out_V_U     |        0|  36|   0|    -|     2|   16|       32|
    |layer9_out_V_1_U   |        0|  36|   0|    -|     2|   16|       32|
    |layer9_out_V_2_U   |        0|  36|   0|    -|     2|   16|       32|
    |layer9_out_V_3_U   |        0|  36|   0|    -|     2|   16|       32|
    |layer9_out_V_4_U   |        0|  36|   0|    -|     2|   16|       32|
    |layer9_out_V_U     |        0|  36|   0|    -|     2|   16|       32|
    +-------------------+---------+----+----+-----+------+-----+---------+
    |Total              |        0| 710|   0|    0|    56|  285|      648|
    +-------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                 Variable Name                                | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |ap_channel_done_layer10_out_V                                                 |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_layer10_out_V_1                                               |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_layer10_out_V_2                                               |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_layer10_out_V_3                                               |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_layer10_out_V_4                                               |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_layer2_out_V                                                  |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_layer2_out_V_1                                                |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_layer2_out_V_2                                                |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_layer2_out_V_3                                                |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_layer4_out_V                                                  |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_layer4_out_V_1                                                |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_layer4_out_V_2                                                |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_layer4_out_V_3                                                |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_layer7_out_V                                                  |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_layer7_out_V_1                                                |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_layer7_out_V_2                                                |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_layer7_out_V_3                                                |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_layer7_out_V_4                                                |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_layer9_out_V                                                  |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_layer9_out_V_1                                                |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_layer9_out_V_2                                                |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_layer9_out_V_3                                                |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_layer9_out_V_4                                                |       and|   0|  0|   2|           1|           1|
    |ap_idle                                                                       |       and|   0|  0|   2|           1|           1|
    |conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue   |       and|   0|  0|   2|           1|           1|
    |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_U0_ap_continue  |       and|   0|  0|   2|           1|           1|
    |dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_ap_start    |       and|   0|  0|   2|           1|           1|
    |normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_U0_ap_continue      |       and|   0|  0|   2|           1|           1|
    |normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_U0_ap_start         |       and|   0|  0|   2|           1|           1|
    |pooling2d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_start      |       and|   0|  0|   2|           1|           1|
    |relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_U0_ap_continue     |       and|   0|  0|   2|           1|           1|
    |relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_U0_ap_start        |       and|   0|  0|   2|           1|           1|
    |relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue      |       and|   0|  0|   2|           1|           1|
    |relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_start         |       and|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer10_out_V                                           |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer10_out_V_1                                         |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer10_out_V_2                                         |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer10_out_V_3                                         |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer10_out_V_4                                         |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer2_out_V                                            |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer2_out_V_1                                          |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer2_out_V_2                                          |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer2_out_V_3                                          |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer4_out_V                                            |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer4_out_V_1                                          |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer4_out_V_2                                          |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer4_out_V_3                                          |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer7_out_V                                            |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer7_out_V_1                                          |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer7_out_V_2                                          |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer7_out_V_3                                          |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer7_out_V_4                                          |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer9_out_V                                            |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer9_out_V_1                                          |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer9_out_V_2                                          |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer9_out_V_3                                          |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer9_out_V_4                                          |        or|   0|  0|   2|           1|           1|
    +------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                         |          |   0|  0| 114|          57|          57|
    +------------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_layer10_out_V    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer10_out_V_1  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer10_out_V_2  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer10_out_V_3  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer10_out_V_4  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer2_out_V     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer2_out_V_1   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer2_out_V_2   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer2_out_V_3   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer4_out_V     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer4_out_V_1   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer4_out_V_2   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer4_out_V_3   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer7_out_V     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer7_out_V_1   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer7_out_V_2   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer7_out_V_3   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer7_out_V_4   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer9_out_V     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer9_out_V_1   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer9_out_V_2   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer9_out_V_3   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer9_out_V_4   |   9|          2|    1|          2|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 207|         46|   23|         46|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+---+----+-----+-----------+
    |                    Name                   | FF| LUT| Bits| Const Bits|
    +-------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_layer10_out_V    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer10_out_V_1  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer10_out_V_2  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer10_out_V_3  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer10_out_V_4  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer2_out_V     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer2_out_V_1   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer2_out_V_2   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer2_out_V_3   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer4_out_V     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer4_out_V_1   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer4_out_V_2   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer4_out_V_3   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer7_out_V     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer7_out_V_1   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer7_out_V_2   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer7_out_V_3   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer7_out_V_4   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer9_out_V     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer9_out_V_1   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer9_out_V_2   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer9_out_V_3   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer9_out_V_4   |  1|   0|    1|          0|
    +-------------------------------------------+---+----+-----+-----------+
    |Total                                      | 23|   0|   23|          0|
    +-------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|in_buf_address0     |  out|   13|   ap_memory|        in_buf|         array|
|in_buf_ce0          |  out|    1|   ap_memory|        in_buf|         array|
|in_buf_d0           |  out|  768|   ap_memory|        in_buf|         array|
|in_buf_q0           |   in|  768|   ap_memory|        in_buf|         array|
|in_buf_we0          |  out|    1|   ap_memory|        in_buf|         array|
|in_buf_address1     |  out|   13|   ap_memory|        in_buf|         array|
|in_buf_ce1          |  out|    1|   ap_memory|        in_buf|         array|
|in_buf_d1           |  out|  768|   ap_memory|        in_buf|         array|
|in_buf_q1           |   in|  768|   ap_memory|        in_buf|         array|
|in_buf_we1          |  out|    1|   ap_memory|        in_buf|         array|
|i                   |   in|   13|     ap_none|             i|        scalar|
|i_ap_vld            |   in|    1|     ap_none|             i|        scalar|
|out_buf_0_address0  |  out|   13|   ap_memory|     out_buf_0|         array|
|out_buf_0_ce0       |  out|    1|   ap_memory|     out_buf_0|         array|
|out_buf_0_d0        |  out|   13|   ap_memory|     out_buf_0|         array|
|out_buf_0_q0        |   in|   13|   ap_memory|     out_buf_0|         array|
|out_buf_0_we0       |  out|    1|   ap_memory|     out_buf_0|         array|
|out_buf_0_address1  |  out|   13|   ap_memory|     out_buf_0|         array|
|out_buf_0_ce1       |  out|    1|   ap_memory|     out_buf_0|         array|
|out_buf_0_d1        |  out|   13|   ap_memory|     out_buf_0|         array|
|out_buf_0_q1        |   in|   13|   ap_memory|     out_buf_0|         array|
|out_buf_0_we1       |  out|    1|   ap_memory|     out_buf_0|         array|
|out_buf_1_address0  |  out|   13|   ap_memory|     out_buf_1|         array|
|out_buf_1_ce0       |  out|    1|   ap_memory|     out_buf_1|         array|
|out_buf_1_d0        |  out|   13|   ap_memory|     out_buf_1|         array|
|out_buf_1_q0        |   in|   13|   ap_memory|     out_buf_1|         array|
|out_buf_1_we0       |  out|    1|   ap_memory|     out_buf_1|         array|
|out_buf_1_address1  |  out|   13|   ap_memory|     out_buf_1|         array|
|out_buf_1_ce1       |  out|    1|   ap_memory|     out_buf_1|         array|
|out_buf_1_d1        |  out|   13|   ap_memory|     out_buf_1|         array|
|out_buf_1_q1        |   in|   13|   ap_memory|     out_buf_1|         array|
|out_buf_1_we1       |  out|    1|   ap_memory|     out_buf_1|         array|
|out_buf_2_address0  |  out|   13|   ap_memory|     out_buf_2|         array|
|out_buf_2_ce0       |  out|    1|   ap_memory|     out_buf_2|         array|
|out_buf_2_d0        |  out|   13|   ap_memory|     out_buf_2|         array|
|out_buf_2_q0        |   in|   13|   ap_memory|     out_buf_2|         array|
|out_buf_2_we0       |  out|    1|   ap_memory|     out_buf_2|         array|
|out_buf_2_address1  |  out|   13|   ap_memory|     out_buf_2|         array|
|out_buf_2_ce1       |  out|    1|   ap_memory|     out_buf_2|         array|
|out_buf_2_d1        |  out|   13|   ap_memory|     out_buf_2|         array|
|out_buf_2_q1        |   in|   13|   ap_memory|     out_buf_2|         array|
|out_buf_2_we1       |  out|    1|   ap_memory|     out_buf_2|         array|
|out_buf_3_address0  |  out|   13|   ap_memory|     out_buf_3|         array|
|out_buf_3_ce0       |  out|    1|   ap_memory|     out_buf_3|         array|
|out_buf_3_d0        |  out|   13|   ap_memory|     out_buf_3|         array|
|out_buf_3_q0        |   in|   13|   ap_memory|     out_buf_3|         array|
|out_buf_3_we0       |  out|    1|   ap_memory|     out_buf_3|         array|
|out_buf_3_address1  |  out|   13|   ap_memory|     out_buf_3|         array|
|out_buf_3_ce1       |  out|    1|   ap_memory|     out_buf_3|         array|
|out_buf_3_d1        |  out|   13|   ap_memory|     out_buf_3|         array|
|out_buf_3_q1        |   in|   13|   ap_memory|     out_buf_3|         array|
|out_buf_3_we1       |  out|    1|   ap_memory|     out_buf_3|         array|
|out_buf_4_address0  |  out|   13|   ap_memory|     out_buf_4|         array|
|out_buf_4_ce0       |  out|    1|   ap_memory|     out_buf_4|         array|
|out_buf_4_d0        |  out|   13|   ap_memory|     out_buf_4|         array|
|out_buf_4_q0        |   in|   13|   ap_memory|     out_buf_4|         array|
|out_buf_4_we0       |  out|    1|   ap_memory|     out_buf_4|         array|
|out_buf_4_address1  |  out|   13|   ap_memory|     out_buf_4|         array|
|out_buf_4_ce1       |  out|    1|   ap_memory|     out_buf_4|         array|
|out_buf_4_d1        |  out|   13|   ap_memory|     out_buf_4|         array|
|out_buf_4_q1        |   in|   13|   ap_memory|     out_buf_4|         array|
|out_buf_4_we1       |  out|    1|   ap_memory|     out_buf_4|         array|
|ap_clk              |   in|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|     myproject|  return value|
|in_buf_empty_n      |   in|    1|  ap_ctrl_hs|     myproject|  return value|
|in_buf_read         |  out|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|     myproject|  return value|
|out_buf_0_full_n    |   in|    1|  ap_ctrl_hs|     myproject|  return value|
|out_buf_0_write     |  out|    1|  ap_ctrl_hs|     myproject|  return value|
|out_buf_1_full_n    |   in|    1|  ap_ctrl_hs|     myproject|  return value|
|out_buf_1_write     |  out|    1|  ap_ctrl_hs|     myproject|  return value|
|out_buf_2_full_n    |   in|    1|  ap_ctrl_hs|     myproject|  return value|
|out_buf_2_write     |  out|    1|  ap_ctrl_hs|     myproject|  return value|
|out_buf_3_full_n    |   in|    1|  ap_ctrl_hs|     myproject|  return value|
|out_buf_3_write     |  out|    1|  ap_ctrl_hs|     myproject|  return value|
|out_buf_4_full_n    |   in|    1|  ap_ctrl_hs|     myproject|  return value|
|out_buf_4_write     |  out|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_continue         |   in|    1|  ap_ctrl_hs|     myproject|  return value|
+--------------------+-----+-----+------------+--------------+--------------+

