{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715547546277 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715547546277 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 12 14:59:06 2024 " "Processing started: Sun May 12 14:59:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715547546277 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1715547546277 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1715547546277 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1715547546533 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1715547546534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unit_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file unit_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unit_adder " "Found entity 1: unit_adder" {  } { { "unit_adder.sv" "" { Text "C:/Users/andre/Desktop/TEC/Fundamentos/Proyecto2/Proyecto_Fundamentos/unit_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715547552030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715547552030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.sv" "" { Text "C:/Users/andre/Desktop/TEC/Fundamentos/Proyecto2/Proyecto_Fundamentos/full_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715547552031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715547552031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_tb " "Found entity 1: full_adder_tb" {  } { { "full_adder_tb.sv" "" { Text "C:/Users/andre/Desktop/TEC/Fundamentos/Proyecto2/Proyecto_Fundamentos/full_adder_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715547552032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715547552032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "substractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file substractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 substractor " "Found entity 1: substractor" {  } { { "substractor.sv" "" { Text "C:/Users/andre/Desktop/TEC/Fundamentos/Proyecto2/Proyecto_Fundamentos/substractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715547552033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715547552033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "substractor_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file substractor_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 substractor_tb " "Found entity 1: substractor_tb" {  } { { "substractor_tb.sv" "" { Text "C:/Users/andre/Desktop/TEC/Fundamentos/Proyecto2/Proyecto_Fundamentos/substractor_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715547552033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715547552033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/andre/Desktop/TEC/Fundamentos/Proyecto2/Proyecto_Fundamentos/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715547552034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715547552034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.sv" "" { Text "C:/Users/andre/Desktop/TEC/Fundamentos/Proyecto2/Proyecto_Fundamentos/alu_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715547552035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715547552035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andoperation.sv 1 1 " "Found 1 design units, including 1 entities, in source file andoperation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ANDoperation " "Found entity 1: ANDoperation" {  } { { "ANDoperation.sv" "" { Text "C:/Users/andre/Desktop/TEC/Fundamentos/Proyecto2/Proyecto_Fundamentos/ANDoperation.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715547552035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715547552035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oroperation.sv 1 1 " "Found 1 design units, including 1 entities, in source file oroperation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ORoperation " "Found entity 1: ORoperation" {  } { { "ORoperation.sv" "" { Text "C:/Users/andre/Desktop/TEC/Fundamentos/Proyecto2/Proyecto_Fundamentos/ORoperation.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715547552035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715547552035 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu_tb " "Elaborating entity \"alu_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1715547552054 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "alu_tb.sv(69) " "Verilog HDL warning at alu_tb.sv(69): ignoring unsupported system task" {  } { { "alu_tb.sv" "" { Text "C:/Users/andre/Desktop/TEC/Fundamentos/Proyecto2/Proyecto_Fundamentos/alu_tb.sv" 69 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1715547552054 "|alu_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:dut " "Elaborating entity \"alu\" for hierarchy \"alu:dut\"" {  } { { "alu_tb.sv" "dut" { Text "C:/Users/andre/Desktop/TEC/Fundamentos/Proyecto2/Proyecto_Fundamentos/alu_tb.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715547552055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder alu:dut\|full_adder:add " "Elaborating entity \"full_adder\" for hierarchy \"alu:dut\|full_adder:add\"" {  } { { "alu.sv" "add" { Text "C:/Users/andre/Desktop/TEC/Fundamentos/Proyecto2/Proyecto_Fundamentos/alu.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715547552056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unit_adder alu:dut\|full_adder:add\|unit_adder:adder_Z " "Elaborating entity \"unit_adder\" for hierarchy \"alu:dut\|full_adder:add\|unit_adder:adder_Z\"" {  } { { "full_adder.sv" "adder_Z" { Text "C:/Users/andre/Desktop/TEC/Fundamentos/Proyecto2/Proyecto_Fundamentos/full_adder.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715547552057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "substractor alu:dut\|substractor:sub " "Elaborating entity \"substractor\" for hierarchy \"alu:dut\|substractor:sub\"" {  } { { "alu.sv" "sub" { Text "C:/Users/andre/Desktop/TEC/Fundamentos/Proyecto2/Proyecto_Fundamentos/alu.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715547552057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ANDoperation alu:dut\|ANDoperation:andmodule " "Elaborating entity \"ANDoperation\" for hierarchy \"alu:dut\|ANDoperation:andmodule\"" {  } { { "alu.sv" "andmodule" { Text "C:/Users/andre/Desktop/TEC/Fundamentos/Proyecto2/Proyecto_Fundamentos/alu.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715547552059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ORoperation alu:dut\|ORoperation:ormodule " "Elaborating entity \"ORoperation\" for hierarchy \"alu:dut\|ORoperation:ormodule\"" {  } { { "alu.sv" "ormodule" { Text "C:/Users/andre/Desktop/TEC/Fundamentos/Proyecto2/Proyecto_Fundamentos/alu.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715547552060 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1715547552090 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715547552116 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 12 14:59:12 2024 " "Processing ended: Sun May 12 14:59:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715547552116 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715547552116 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715547552116 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1715547552116 ""}
