ISim log file
Running: D:\Faculdade\5_ano\1_semestre\PSDI\PRATICA\PSDI_TP3\ise\LP3\dds_testbench_38_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb D:/Faculdade/5_ano/1_semestre/PSDI/PRATICA/PSDI_TP3/ise/LP3/dds_testbench_38_isim_beh.wdb 
ISim P.20131013 (signature 0x8ef4fb42)
This is a Full version of ISim.
WARNING: File "D:/Faculdade/5_ano/1_semestre/PSDI/PRATICA/PSDI_TP3/ise/LP3/src/dds_tb.v" Line 115.  For instance dds_testbench_38/dds/, width 13 of formal port phaseinc is not equal to width 32 of actual variable phaseinc. 
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
WARNING: File ../simdata/DDSLUT38.hex referenced on D:/Faculdade/5_ano/1_semestre/PSDI/PRATICA/PSDI_TP3/ise/LP3/src/dds.v at line 13 cannot be opened for reading. Please ensure that this file is available in the current working directory.Loading file with the golden results ../simdata/DDSLUT38.hex
WARNING: File ../simdata/DDSout38.hex referenced on D:/Faculdade/5_ano/1_semestre/PSDI/PRATICA/PSDI_TP3/ise/LP3/src/dds_tb.v at line 143 cannot be opened for reading. Please ensure that this file is available in the current working directory.Done. Read 0 samples.
Finished circuit initialization process.
Starting simulation...
