// Copyright (C) 2019  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"

// DATE "10/20/2023 20:32:57"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module ksa (
	clk,
	rst_n,
	en,
	rdy,
	key,
	addr,
	rddata,
	wrdata,
	wren);
input 	clk;
input 	rst_n;
input 	en;
output 	rdy;
input 	[23:0] key;
output 	[7:0] addr;
input 	[7:0] rddata;
output 	[7:0] wrdata;
output 	wren;

// Design Ports Information
// rdy	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[0]	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[1]	=>  Location: PIN_AG2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[2]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[3]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[4]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[5]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[6]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[7]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wrdata[0]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wrdata[1]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wrdata[2]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wrdata[3]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wrdata[4]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wrdata[5]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wrdata[6]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wrdata[7]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wren	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst_n	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// en	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rddata[0]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rddata[1]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rddata[2]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rddata[3]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rddata[4]	=>  Location: PIN_AJ5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rddata[5]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rddata[6]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rddata[7]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[0]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[8]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[16]	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[1]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[9]	=>  Location: PIN_AJ2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[17]	=>  Location: PIN_AG5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[2]	=>  Location: PIN_AJ1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[10]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[18]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[3]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[11]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[19]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[4]	=>  Location: PIN_AH5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[12]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[20]	=>  Location: PIN_AH2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[5]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[13]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[21]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[6]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[14]	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[22]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[7]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[15]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[23]	=>  Location: PIN_AK2,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \rst_n~input_o ;
wire \en~input_o ;
wire \Add2~1_sumout ;
wire \always0~3_combout ;
wire \Add2~6 ;
wire \Add2~9_sumout ;
wire \Add2~18 ;
wire \Add2~21_sumout ;
wire \always0~2_combout ;
wire \Add2~22 ;
wire \Add2~25_sumout ;
wire \Add2~26 ;
wire \Add2~29_sumout ;
wire \Equal1~0_combout ;
wire \Equal1~1_combout ;
wire \state~30_combout ;
wire \state~29_combout ;
wire \state~25_combout ;
wire \state.00110~q ;
wire \state~28_combout ;
wire \state~27_combout ;
wire \state~31_combout ;
wire \state.00001~q ;
wire \state~22_combout ;
wire \state.00010~q ;
wire \state~20_combout ;
wire \state.01000~q ;
wire \state~32_combout ;
wire \state.01001~q ;
wire \state~23_combout ;
wire \state.00011~q ;
wire \state~26_combout ;
wire \state.00100~q ;
wire \state~24_combout ;
wire \state.00101~q ;
wire \i[2]~0_combout ;
wire \i[2]~1_combout ;
wire \Add2~10 ;
wire \Add2~13_sumout ;
wire \Add2~14 ;
wire \Add2~17_sumout ;
wire \always0~1_combout ;
wire \state.01010~0_combout ;
wire \state.01010~q ;
wire \state~21_combout ;
wire \state.00000~q ;
wire \j[3]~0_combout ;
wire \Add2~2 ;
wire \Add2~5_sumout ;
wire \always0~0_combout ;
wire \rdy_h~1_combout ;
wire \rdy_h~q ;
wire \rddata[0]~input_o ;
wire \key[8]~input_o ;
wire \key[0]~input_o ;
wire \key[16]~input_o ;
wire \Mod0|auto_generated|divider|divider|op_3~5_sumout ;
wire \Mod0|auto_generated|divider|divider|op_2~2 ;
wire \Mod0|auto_generated|divider|divider|op_2~9_sumout ;
wire \Mod0|auto_generated|divider|divider|op_2~10 ;
wire \Mod0|auto_generated|divider|divider|op_2~5_sumout ;
wire \Mod0|auto_generated|divider|divider|op_2~1_sumout ;
wire \Mod0|auto_generated|divider|divider|op_3~6 ;
wire \Mod0|auto_generated|divider|divider|op_3~14 ;
wire \Mod0|auto_generated|divider|divider|op_3~10_cout ;
wire \Mod0|auto_generated|divider|divider|op_3~1_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[6]~7_combout ;
wire \Mod0|auto_generated|divider|divider|op_3~13_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[3]~9_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[3]~10_combout ;
wire \Mod0|auto_generated|divider|divider|op_4~2 ;
wire \Mod0|auto_generated|divider|divider|op_4~10 ;
wire \Mod0|auto_generated|divider|divider|op_4~14_cout ;
wire \Mod0|auto_generated|divider|divider|op_4~5_sumout ;
wire \Mod0|auto_generated|divider|divider|op_4~9_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[6]~8_combout ;
wire \Mod0|auto_generated|divider|divider|op_4~1_sumout ;
wire \Mod0|auto_generated|divider|divider|op_5~6 ;
wire \Mod0|auto_generated|divider|divider|op_5~14 ;
wire \Mod0|auto_generated|divider|divider|op_5~10_cout ;
wire \Mod0|auto_generated|divider|divider|op_5~1_sumout ;
wire \Mod0|auto_generated|divider|divider|op_5~5_sumout ;
wire \Mod0|auto_generated|divider|divider|op_6~2 ;
wire \Mod0|auto_generated|divider|divider|op_6~9_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[12]~3_combout ;
wire \Mod0|auto_generated|divider|divider|op_5~13_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[9]~5_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[9]~6_combout ;
wire \Mod0|auto_generated|divider|divider|op_6~10 ;
wire \Mod0|auto_generated|divider|divider|op_6~14_cout ;
wire \Mod0|auto_generated|divider|divider|op_6~5_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[12]~4_combout ;
wire \Mod0|auto_generated|divider|divider|op_6~1_sumout ;
wire \Mod0|auto_generated|divider|divider|op_7~6 ;
wire \Mod0|auto_generated|divider|divider|op_7~14 ;
wire \Mod0|auto_generated|divider|divider|op_7~10_cout ;
wire \Mod0|auto_generated|divider|divider|op_7~1_sumout ;
wire \Mod0|auto_generated|divider|divider|op_7~5_sumout ;
wire \Mod0|auto_generated|divider|divider|op_8~6 ;
wire \Mod0|auto_generated|divider|divider|op_8~9_sumout ;
wire \Mod0|auto_generated|divider|divider|op_8~5_sumout ;
wire \Mod0|auto_generated|divider|divider|op_7~13_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[15]~1_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[15]~2_combout ;
wire \Mod0|auto_generated|divider|divider|op_8~10 ;
wire \Mod0|auto_generated|divider|divider|op_8~14_cout ;
wire \Mod0|auto_generated|divider|divider|op_8~1_sumout ;
wire \Mux0~1_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[21]~0_combout ;
wire \Mux7~0_combout ;
wire \Add0~1_sumout ;
wire \j[3]~1_combout ;
wire \j[3]~2_combout ;
wire \addr_h~1_combout ;
wire \addr_h~0_combout ;
wire \addr_h~2_combout ;
wire \rddata[1]~input_o ;
wire \key[9]~input_o ;
wire \key[17]~input_o ;
wire \key[1]~input_o ;
wire \Mux6~0_combout ;
wire \Add0~2 ;
wire \Add0~3 ;
wire \Add0~5_sumout ;
wire \addr_h~3_combout ;
wire \rddata[2]~input_o ;
wire \key[18]~input_o ;
wire \key[2]~input_o ;
wire \key[10]~input_o ;
wire \Mux5~0_combout ;
wire \Add0~6 ;
wire \Add0~7 ;
wire \Add0~9_sumout ;
wire \addr_h~4_combout ;
wire \rddata[3]~input_o ;
wire \key[3]~input_o ;
wire \key[19]~input_o ;
wire \key[11]~input_o ;
wire \Mux4~0_combout ;
wire \Add0~10 ;
wire \Add0~11 ;
wire \Add0~13_sumout ;
wire \addr_h~5_combout ;
wire \rddata[4]~input_o ;
wire \key[4]~input_o ;
wire \key[12]~input_o ;
wire \key[20]~input_o ;
wire \Mux3~0_combout ;
wire \Add0~14 ;
wire \Add0~15 ;
wire \Add0~17_sumout ;
wire \addr_h~6_combout ;
wire \rddata[5]~input_o ;
wire \key[13]~input_o ;
wire \key[21]~input_o ;
wire \key[5]~input_o ;
wire \Mux2~0_combout ;
wire \Add0~18 ;
wire \Add0~19 ;
wire \Add0~21_sumout ;
wire \addr_h~7_combout ;
wire \rddata[6]~input_o ;
wire \key[6]~input_o ;
wire \key[14]~input_o ;
wire \key[22]~input_o ;
wire \Mux1~0_combout ;
wire \Add0~22 ;
wire \Add0~23 ;
wire \Add0~25_sumout ;
wire \addr_h~8_combout ;
wire \rddata[7]~input_o ;
wire \key[7]~input_o ;
wire \key[23]~input_o ;
wire \key[15]~input_o ;
wire \Mux0~0_combout ;
wire \Add0~26 ;
wire \Add0~27 ;
wire \Add0~29_sumout ;
wire \addr_h~9_combout ;
wire \si[0]~0_combout ;
wire \sj[0]~0_combout ;
wire \wrdata_h~0_combout ;
wire \wrdata_h~1_combout ;
wire \wrdata_h~2_combout ;
wire \wrdata_h~3_combout ;
wire \wrdata_h~4_combout ;
wire \si[5]~feeder_combout ;
wire \wrdata_h~5_combout ;
wire \wrdata_h~6_combout ;
wire \wrdata_h~7_combout ;
wire \wrdata_h~8_combout ;
wire [7:0] j;
wire [7:0] i;
wire [7:0] si;
wire [7:0] sj;


// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \rdy~output (
	.i(\rdy_h~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rdy),
	.obar());
// synopsys translate_off
defparam \rdy~output .bus_hold = "false";
defparam \rdy~output .open_drain_output = "false";
defparam \rdy~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N53
cyclonev_io_obuf \addr[0]~output (
	.i(\addr_h~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr[0]),
	.obar());
// synopsys translate_off
defparam \addr[0]~output .bus_hold = "false";
defparam \addr[0]~output .open_drain_output = "false";
defparam \addr[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N36
cyclonev_io_obuf \addr[1]~output (
	.i(\addr_h~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr[1]),
	.obar());
// synopsys translate_off
defparam \addr[1]~output .bus_hold = "false";
defparam \addr[1]~output .open_drain_output = "false";
defparam \addr[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cyclonev_io_obuf \addr[2]~output (
	.i(\addr_h~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr[2]),
	.obar());
// synopsys translate_off
defparam \addr[2]~output .bus_hold = "false";
defparam \addr[2]~output .open_drain_output = "false";
defparam \addr[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \addr[3]~output (
	.i(\addr_h~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr[3]),
	.obar());
// synopsys translate_off
defparam \addr[3]~output .bus_hold = "false";
defparam \addr[3]~output .open_drain_output = "false";
defparam \addr[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \addr[4]~output (
	.i(\addr_h~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr[4]),
	.obar());
// synopsys translate_off
defparam \addr[4]~output .bus_hold = "false";
defparam \addr[4]~output .open_drain_output = "false";
defparam \addr[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \addr[5]~output (
	.i(\addr_h~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr[5]),
	.obar());
// synopsys translate_off
defparam \addr[5]~output .bus_hold = "false";
defparam \addr[5]~output .open_drain_output = "false";
defparam \addr[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \addr[6]~output (
	.i(\addr_h~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr[6]),
	.obar());
// synopsys translate_off
defparam \addr[6]~output .bus_hold = "false";
defparam \addr[6]~output .open_drain_output = "false";
defparam \addr[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N53
cyclonev_io_obuf \addr[7]~output (
	.i(\addr_h~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr[7]),
	.obar());
// synopsys translate_off
defparam \addr[7]~output .bus_hold = "false";
defparam \addr[7]~output .open_drain_output = "false";
defparam \addr[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \wrdata[0]~output (
	.i(\wrdata_h~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wrdata[0]),
	.obar());
// synopsys translate_off
defparam \wrdata[0]~output .bus_hold = "false";
defparam \wrdata[0]~output .open_drain_output = "false";
defparam \wrdata[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \wrdata[1]~output (
	.i(\wrdata_h~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wrdata[1]),
	.obar());
// synopsys translate_off
defparam \wrdata[1]~output .bus_hold = "false";
defparam \wrdata[1]~output .open_drain_output = "false";
defparam \wrdata[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \wrdata[2]~output (
	.i(\wrdata_h~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wrdata[2]),
	.obar());
// synopsys translate_off
defparam \wrdata[2]~output .bus_hold = "false";
defparam \wrdata[2]~output .open_drain_output = "false";
defparam \wrdata[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \wrdata[3]~output (
	.i(\wrdata_h~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wrdata[3]),
	.obar());
// synopsys translate_off
defparam \wrdata[3]~output .bus_hold = "false";
defparam \wrdata[3]~output .open_drain_output = "false";
defparam \wrdata[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \wrdata[4]~output (
	.i(\wrdata_h~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wrdata[4]),
	.obar());
// synopsys translate_off
defparam \wrdata[4]~output .bus_hold = "false";
defparam \wrdata[4]~output .open_drain_output = "false";
defparam \wrdata[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \wrdata[5]~output (
	.i(\wrdata_h~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wrdata[5]),
	.obar());
// synopsys translate_off
defparam \wrdata[5]~output .bus_hold = "false";
defparam \wrdata[5]~output .open_drain_output = "false";
defparam \wrdata[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \wrdata[6]~output (
	.i(\wrdata_h~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wrdata[6]),
	.obar());
// synopsys translate_off
defparam \wrdata[6]~output .bus_hold = "false";
defparam \wrdata[6]~output .open_drain_output = "false";
defparam \wrdata[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N42
cyclonev_io_obuf \wrdata[7]~output (
	.i(\wrdata_h~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wrdata[7]),
	.obar());
// synopsys translate_off
defparam \wrdata[7]~output .bus_hold = "false";
defparam \wrdata[7]~output .open_drain_output = "false";
defparam \wrdata[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \wren~output (
	.i(\wrdata_h~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wren),
	.obar());
// synopsys translate_off
defparam \wren~output .bus_hold = "false";
defparam \wren~output .open_drain_output = "false";
defparam \wren~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \rst_n~input (
	.i(rst_n),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rst_n~input_o ));
// synopsys translate_off
defparam \rst_n~input .bus_hold = "false";
defparam \rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N35
cyclonev_io_ibuf \en~input (
	.i(en),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\en~input_o ));
// synopsys translate_off
defparam \en~input .bus_hold = "false";
defparam \en~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N30
cyclonev_lcell_comb \Add2~1 (
// Equation(s):
// \Add2~1_sumout  = SUM(( i[0] ) + ( VCC ) + ( !VCC ))
// \Add2~2  = CARRY(( i[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!i[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~1_sumout ),
	.cout(\Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \Add2~1 .extended_lut = "off";
defparam \Add2~1 .lut_mask = 64'h00000000000000FF;
defparam \Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N36
cyclonev_lcell_comb \always0~3 (
// Equation(s):
// \always0~3_combout  = ( \rdy_h~q  & ( !\en~input_o  ) ) # ( !\rdy_h~q  )

	.dataa(gnd),
	.datab(!\en~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rdy_h~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~3 .extended_lut = "off";
defparam \always0~3 .lut_mask = 64'hFFFFFFFFCCCCCCCC;
defparam \always0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N33
cyclonev_lcell_comb \Add2~5 (
// Equation(s):
// \Add2~5_sumout  = SUM(( i[1] ) + ( GND ) + ( \Add2~2  ))
// \Add2~6  = CARRY(( i[1] ) + ( GND ) + ( \Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!i[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~5_sumout ),
	.cout(\Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \Add2~5 .extended_lut = "off";
defparam \Add2~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N36
cyclonev_lcell_comb \Add2~9 (
// Equation(s):
// \Add2~9_sumout  = SUM(( i[2] ) + ( GND ) + ( \Add2~6  ))
// \Add2~10  = CARRY(( i[2] ) + ( GND ) + ( \Add2~6  ))

	.dataa(gnd),
	.datab(!i[2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~9_sumout ),
	.cout(\Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \Add2~9 .extended_lut = "off";
defparam \Add2~9 .lut_mask = 64'h0000FFFF00003333;
defparam \Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N42
cyclonev_lcell_comb \Add2~17 (
// Equation(s):
// \Add2~17_sumout  = SUM(( i[4] ) + ( GND ) + ( \Add2~14  ))
// \Add2~18  = CARRY(( i[4] ) + ( GND ) + ( \Add2~14  ))

	.dataa(gnd),
	.datab(!i[4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~17_sumout ),
	.cout(\Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \Add2~17 .extended_lut = "off";
defparam \Add2~17 .lut_mask = 64'h0000FFFF00003333;
defparam \Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N45
cyclonev_lcell_comb \Add2~21 (
// Equation(s):
// \Add2~21_sumout  = SUM(( i[5] ) + ( GND ) + ( \Add2~18  ))
// \Add2~22  = CARRY(( i[5] ) + ( GND ) + ( \Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!i[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~21_sumout ),
	.cout(\Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \Add2~21 .extended_lut = "off";
defparam \Add2~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N29
dffeas \i[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add2~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\j[3]~0_combout ),
	.sload(vcc),
	.ena(\i[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[5]),
	.prn(vcc));
// synopsys translate_off
defparam \i[5] .is_wysiwyg = "true";
defparam \i[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N21
cyclonev_lcell_comb \always0~2 (
// Equation(s):
// \always0~2_combout  = (!\state.01010~q  & (i[5] & i[4]))

	.dataa(!\state.01010~q ),
	.datab(!i[5]),
	.datac(!i[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~2 .extended_lut = "off";
defparam \always0~2 .lut_mask = 64'h0202020202020202;
defparam \always0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N48
cyclonev_lcell_comb \Add2~25 (
// Equation(s):
// \Add2~25_sumout  = SUM(( i[6] ) + ( GND ) + ( \Add2~22  ))
// \Add2~26  = CARRY(( i[6] ) + ( GND ) + ( \Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!i[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~25_sumout ),
	.cout(\Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \Add2~25 .extended_lut = "off";
defparam \Add2~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N23
dffeas \i[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add2~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\j[3]~0_combout ),
	.sload(vcc),
	.ena(\i[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[6]),
	.prn(vcc));
// synopsys translate_off
defparam \i[6] .is_wysiwyg = "true";
defparam \i[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N51
cyclonev_lcell_comb \Add2~29 (
// Equation(s):
// \Add2~29_sumout  = SUM(( i[7] ) + ( GND ) + ( \Add2~26  ))

	.dataa(!i[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add2~29 .extended_lut = "off";
defparam \Add2~29 .lut_mask = 64'h0000FFFF00005555;
defparam \Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N56
dffeas \i[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add2~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\j[3]~0_combout ),
	.sload(vcc),
	.ena(\i[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[7]),
	.prn(vcc));
// synopsys translate_off
defparam \i[7] .is_wysiwyg = "true";
defparam \i[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N42
cyclonev_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = ( !i[7] & ( !i[6] & ( (!i[2] & (!i[3] & (!i[1] & !i[0]))) ) ) )

	.dataa(!i[2]),
	.datab(!i[3]),
	.datac(!i[1]),
	.datad(!i[0]),
	.datae(!i[7]),
	.dataf(!i[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~0 .extended_lut = "off";
defparam \Equal1~0 .lut_mask = 64'h8000000000000000;
defparam \Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N24
cyclonev_lcell_comb \Equal1~1 (
// Equation(s):
// \Equal1~1_combout  = (!i[4] & !i[5])

	.dataa(gnd),
	.datab(!i[4]),
	.datac(gnd),
	.datad(!i[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~1 .extended_lut = "off";
defparam \Equal1~1 .lut_mask = 64'hCC00CC00CC00CC00;
defparam \Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N12
cyclonev_lcell_comb \state~30 (
// Equation(s):
// \state~30_combout  = ( \rst_n~input_o  & ( \en~input_o  & ( (!\state.01010~q  & ((!\Equal1~0_combout ) # ((!\Equal1~1_combout )))) # (\state.01010~q  & (\rdy_h~q  & ((!\Equal1~0_combout ) # (!\Equal1~1_combout )))) ) ) ) # ( \rst_n~input_o  & ( 
// !\en~input_o  & ( (!\state.01010~q  & ((!\Equal1~0_combout ) # (!\Equal1~1_combout ))) ) ) )

	.dataa(!\state.01010~q ),
	.datab(!\Equal1~0_combout ),
	.datac(!\rdy_h~q ),
	.datad(!\Equal1~1_combout ),
	.datae(!\rst_n~input_o ),
	.dataf(!\en~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~30 .extended_lut = "off";
defparam \state~30 .lut_mask = 64'h0000AA880000AF8C;
defparam \state~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N15
cyclonev_lcell_comb \state~29 (
// Equation(s):
// \state~29_combout  = ( \rdy_h~q  & ( (\state.00001~q  & ((!\rst_n~input_o ) # ((\state.01010~q  & !\en~input_o )))) ) ) # ( !\rdy_h~q  & ( (\state.00001~q  & ((!\rst_n~input_o ) # (\state.01010~q ))) ) )

	.dataa(!\rst_n~input_o ),
	.datab(!\state.01010~q ),
	.datac(!\state.00001~q ),
	.datad(!\en~input_o ),
	.datae(gnd),
	.dataf(!\rdy_h~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~29 .extended_lut = "off";
defparam \state~29 .lut_mask = 64'h0B0B0B0B0B0A0B0A;
defparam \state~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N57
cyclonev_lcell_comb \state~25 (
// Equation(s):
// \state~25_combout  = ( !\en~input_o  & ( \rdy_h~q  & ( (\state.00101~q  & ((!\always0~0_combout ) # ((!\always0~1_combout ) # (\state.01010~q )))) ) ) ) # ( \en~input_o  & ( !\rdy_h~q  & ( (\state.00101~q  & ((!\always0~0_combout ) # ((!\always0~1_combout 
// ) # (\state.01010~q )))) ) ) ) # ( !\en~input_o  & ( !\rdy_h~q  & ( (\state.00101~q  & ((!\always0~0_combout ) # ((!\always0~1_combout ) # (\state.01010~q )))) ) ) )

	.dataa(!\always0~0_combout ),
	.datab(!\always0~1_combout ),
	.datac(!\state.01010~q ),
	.datad(!\state.00101~q ),
	.datae(!\en~input_o ),
	.dataf(!\rdy_h~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~25 .extended_lut = "off";
defparam \state~25 .lut_mask = 64'h00EF00EF00EF0000;
defparam \state~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N59
dffeas \state.00110 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\state~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.00110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.00110 .is_wysiwyg = "true";
defparam \state.00110 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N48
cyclonev_lcell_comb \state~28 (
// Equation(s):
// \state~28_combout  = ( !\state.00110~q  & ( !\state.01010~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\state.01010~q ),
	.datad(gnd),
	.datae(!\state.00110~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~28 .extended_lut = "off";
defparam \state~28 .lut_mask = 64'hF0F00000F0F00000;
defparam \state~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N39
cyclonev_lcell_comb \state~27 (
// Equation(s):
// \state~27_combout  = ( \state.01010~q  & ( (\rdy_h~q  & \en~input_o ) ) ) # ( !\state.01010~q  & ( (!\rdy_h~q  & (((\always0~0_combout  & \always0~1_combout )))) # (\rdy_h~q  & (((\always0~0_combout  & \always0~1_combout )) # (\en~input_o ))) ) )

	.dataa(!\rdy_h~q ),
	.datab(!\en~input_o ),
	.datac(!\always0~0_combout ),
	.datad(!\always0~1_combout ),
	.datae(gnd),
	.dataf(!\state.01010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~27 .extended_lut = "off";
defparam \state~27 .lut_mask = 64'h111F111F11111111;
defparam \state~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N30
cyclonev_lcell_comb \state~31 (
// Equation(s):
// \state~31_combout  = ( \state~28_combout  & ( \state~27_combout  & ( (!\rst_n~input_o  & ((\state~29_combout ) # (\state~30_combout ))) ) ) ) # ( !\state~28_combout  & ( \state~27_combout  & ( (!\rst_n~input_o  & ((\state~29_combout ) # (\state~30_combout 
// ))) ) ) ) # ( \state~28_combout  & ( !\state~27_combout  & ( (!\rst_n~input_o  & (((\state~29_combout ) # (\state~30_combout )))) # (\rst_n~input_o  & (!\state.00000~q )) ) ) ) # ( !\state~28_combout  & ( !\state~27_combout  & ( (((!\state.00000~q  & 
// \rst_n~input_o )) # (\state~29_combout )) # (\state~30_combout ) ) ) )

	.dataa(!\state.00000~q ),
	.datab(!\state~30_combout ),
	.datac(!\rst_n~input_o ),
	.datad(!\state~29_combout ),
	.datae(!\state~28_combout ),
	.dataf(!\state~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~31 .extended_lut = "off";
defparam \state~31 .lut_mask = 64'h3BFF3AFA30F030F0;
defparam \state~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N32
dffeas \state.00001 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\state~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.00001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.00001 .is_wysiwyg = "true";
defparam \state.00001 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N24
cyclonev_lcell_comb \state~22 (
// Equation(s):
// \state~22_combout  = ( !\en~input_o  & ( \rdy_h~q  & ( (\state.00001~q  & ((!\always0~1_combout ) # ((!\always0~0_combout ) # (\state.01010~q )))) ) ) ) # ( \en~input_o  & ( !\rdy_h~q  & ( (\state.00001~q  & ((!\always0~1_combout ) # ((!\always0~0_combout 
// ) # (\state.01010~q )))) ) ) ) # ( !\en~input_o  & ( !\rdy_h~q  & ( (\state.00001~q  & ((!\always0~1_combout ) # ((!\always0~0_combout ) # (\state.01010~q )))) ) ) )

	.dataa(!\always0~1_combout ),
	.datab(!\state.00001~q ),
	.datac(!\always0~0_combout ),
	.datad(!\state.01010~q ),
	.datae(!\en~input_o ),
	.dataf(!\rdy_h~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~22 .extended_lut = "off";
defparam \state~22 .lut_mask = 64'h3233323332330000;
defparam \state~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N26
dffeas \state.00010 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\state~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.00010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.00010 .is_wysiwyg = "true";
defparam \state.00010 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N18
cyclonev_lcell_comb \state~20 (
// Equation(s):
// \state~20_combout  = ( \always0~1_combout  & ( \state.00010~q  & ( (!\rdy_h~q  & (((!\always0~0_combout ) # (\state.01010~q )))) # (\rdy_h~q  & (!\en~input_o  & ((!\always0~0_combout ) # (\state.01010~q )))) ) ) ) # ( !\always0~1_combout  & ( 
// \state.00010~q  & ( (!\rdy_h~q ) # (!\en~input_o ) ) ) )

	.dataa(!\rdy_h~q ),
	.datab(!\en~input_o ),
	.datac(!\state.01010~q ),
	.datad(!\always0~0_combout ),
	.datae(!\always0~1_combout ),
	.dataf(!\state.00010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~20 .extended_lut = "off";
defparam \state~20 .lut_mask = 64'h00000000EEEEEE0E;
defparam \state~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N20
dffeas \state.01000 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\state~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.01000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.01000 .is_wysiwyg = "true";
defparam \state.01000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N21
cyclonev_lcell_comb \state~32 (
// Equation(s):
// \state~32_combout  = ( \always0~1_combout  & ( \state.01000~q  & ( (!\rdy_h~q  & (((!\always0~0_combout ) # (\state.01010~q )))) # (\rdy_h~q  & (!\en~input_o  & ((!\always0~0_combout ) # (\state.01010~q )))) ) ) ) # ( !\always0~1_combout  & ( 
// \state.01000~q  & ( (!\rdy_h~q ) # (!\en~input_o ) ) ) )

	.dataa(!\rdy_h~q ),
	.datab(!\en~input_o ),
	.datac(!\always0~0_combout ),
	.datad(!\state.01010~q ),
	.datae(!\always0~1_combout ),
	.dataf(!\state.01000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~32 .extended_lut = "off";
defparam \state~32 .lut_mask = 64'h00000000EEEEE0EE;
defparam \state~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N23
dffeas \state.01001 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\state~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.01001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.01001 .is_wysiwyg = "true";
defparam \state.01001 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N42
cyclonev_lcell_comb \state~23 (
// Equation(s):
// \state~23_combout  = ( \always0~1_combout  & ( \state.01001~q  & ( (!\rdy_h~q  & (((!\always0~0_combout ) # (\state.01010~q )))) # (\rdy_h~q  & (!\en~input_o  & ((!\always0~0_combout ) # (\state.01010~q )))) ) ) ) # ( !\always0~1_combout  & ( 
// \state.01001~q  & ( (!\rdy_h~q ) # (!\en~input_o ) ) ) )

	.dataa(!\rdy_h~q ),
	.datab(!\en~input_o ),
	.datac(!\state.01010~q ),
	.datad(!\always0~0_combout ),
	.datae(!\always0~1_combout ),
	.dataf(!\state.01001~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~23 .extended_lut = "off";
defparam \state~23 .lut_mask = 64'h00000000EEEEEE0E;
defparam \state~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N44
dffeas \state.00011 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\state~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.00011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.00011 .is_wysiwyg = "true";
defparam \state.00011 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N45
cyclonev_lcell_comb \state~26 (
// Equation(s):
// \state~26_combout  = ( \always0~1_combout  & ( \state.00011~q  & ( (!\rdy_h~q  & (((!\always0~0_combout ) # (\state.01010~q )))) # (\rdy_h~q  & (!\en~input_o  & ((!\always0~0_combout ) # (\state.01010~q )))) ) ) ) # ( !\always0~1_combout  & ( 
// \state.00011~q  & ( (!\rdy_h~q ) # (!\en~input_o ) ) ) )

	.dataa(!\rdy_h~q ),
	.datab(!\en~input_o ),
	.datac(!\always0~0_combout ),
	.datad(!\state.01010~q ),
	.datae(!\always0~1_combout ),
	.dataf(!\state.00011~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~26 .extended_lut = "off";
defparam \state~26 .lut_mask = 64'h00000000EEEEE0EE;
defparam \state~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N47
dffeas \state.00100 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\state~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.00100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.00100 .is_wysiwyg = "true";
defparam \state.00100 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N0
cyclonev_lcell_comb \state~24 (
// Equation(s):
// \state~24_combout  = ( !\en~input_o  & ( \rdy_h~q  & ( (\state.00100~q  & ((!\always0~1_combout ) # ((!\always0~0_combout ) # (\state.01010~q )))) ) ) ) # ( \en~input_o  & ( !\rdy_h~q  & ( (\state.00100~q  & ((!\always0~1_combout ) # ((!\always0~0_combout 
// ) # (\state.01010~q )))) ) ) ) # ( !\en~input_o  & ( !\rdy_h~q  & ( (\state.00100~q  & ((!\always0~1_combout ) # ((!\always0~0_combout ) # (\state.01010~q )))) ) ) )

	.dataa(!\always0~1_combout ),
	.datab(!\state.00100~q ),
	.datac(!\always0~0_combout ),
	.datad(!\state.01010~q ),
	.datae(!\en~input_o ),
	.dataf(!\rdy_h~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~24 .extended_lut = "off";
defparam \state~24 .lut_mask = 64'h3233323332330000;
defparam \state~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N2
dffeas \state.00101 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\state~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.00101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.00101 .is_wysiwyg = "true";
defparam \state.00101 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N18
cyclonev_lcell_comb \i[2]~0 (
// Equation(s):
// \i[2]~0_combout  = (!\state.00101~q  & \state.00000~q )

	.dataa(gnd),
	.datab(!\state.00101~q ),
	.datac(!\state.00000~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i[2]~0 .extended_lut = "off";
defparam \i[2]~0 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \i[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N0
cyclonev_lcell_comb \i[2]~1 (
// Equation(s):
// \i[2]~1_combout  = ( \always0~2_combout  & ( \i[2]~0_combout  & ( !\rst_n~input_o  ) ) ) # ( !\always0~2_combout  & ( \i[2]~0_combout  & ( !\rst_n~input_o  ) ) ) # ( \always0~2_combout  & ( !\i[2]~0_combout  & ( (!\rst_n~input_o ) # ((!\always0~0_combout  
// & ((!\rdy_h~q ) # (!\en~input_o )))) ) ) ) # ( !\always0~2_combout  & ( !\i[2]~0_combout  & ( (!\rdy_h~q ) # ((!\rst_n~input_o ) # (!\en~input_o )) ) ) )

	.dataa(!\rdy_h~q ),
	.datab(!\rst_n~input_o ),
	.datac(!\en~input_o ),
	.datad(!\always0~0_combout ),
	.datae(!\always0~2_combout ),
	.dataf(!\i[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i[2]~1 .extended_lut = "off";
defparam \i[2]~1 .lut_mask = 64'hFEFEFECCCCCCCCCC;
defparam \i[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N17
dffeas \i[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add2~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\j[3]~0_combout ),
	.sload(vcc),
	.ena(\i[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[2]),
	.prn(vcc));
// synopsys translate_off
defparam \i[2] .is_wysiwyg = "true";
defparam \i[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N39
cyclonev_lcell_comb \Add2~13 (
// Equation(s):
// \Add2~13_sumout  = SUM(( i[3] ) + ( GND ) + ( \Add2~10  ))
// \Add2~14  = CARRY(( i[3] ) + ( GND ) + ( \Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!i[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~13_sumout ),
	.cout(\Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \Add2~13 .extended_lut = "off";
defparam \Add2~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N14
dffeas \i[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add2~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\j[3]~0_combout ),
	.sload(vcc),
	.ena(\i[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[3]),
	.prn(vcc));
// synopsys translate_off
defparam \i[3] .is_wysiwyg = "true";
defparam \i[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N50
dffeas \i[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add2~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\j[3]~0_combout ),
	.sload(vcc),
	.ena(\i[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[4]),
	.prn(vcc));
// synopsys translate_off
defparam \i[4] .is_wysiwyg = "true";
defparam \i[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N27
cyclonev_lcell_comb \always0~1 (
// Equation(s):
// \always0~1_combout  = (i[4] & i[5])

	.dataa(gnd),
	.datab(gnd),
	.datac(!i[4]),
	.datad(!i[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~1 .extended_lut = "off";
defparam \always0~1 .lut_mask = 64'h000F000F000F000F;
defparam \always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N6
cyclonev_lcell_comb \state.01010~0 (
// Equation(s):
// \state.01010~0_combout  = ( \state.01010~q  & ( \rdy_h~q  & ( (!\rst_n~input_o ) # (!\en~input_o ) ) ) ) # ( !\state.01010~q  & ( \rdy_h~q  & ( (\rst_n~input_o  & (\always0~1_combout  & (!\en~input_o  & \always0~0_combout ))) ) ) ) # ( \state.01010~q  & ( 
// !\rdy_h~q  ) ) # ( !\state.01010~q  & ( !\rdy_h~q  & ( (\rst_n~input_o  & (\always0~1_combout  & \always0~0_combout )) ) ) )

	.dataa(!\rst_n~input_o ),
	.datab(!\always0~1_combout ),
	.datac(!\en~input_o ),
	.datad(!\always0~0_combout ),
	.datae(!\state.01010~q ),
	.dataf(!\rdy_h~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state.01010~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state.01010~0 .extended_lut = "off";
defparam \state.01010~0 .lut_mask = 64'h0011FFFF0010FAFA;
defparam \state.01010~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N8
dffeas \state.01010 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\state.01010~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.01010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.01010 .is_wysiwyg = "true";
defparam \state.01010 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N12
cyclonev_lcell_comb \state~21 (
// Equation(s):
// \state~21_combout  = ( \state.01010~q  & ( (\rst_n~input_o  & (\rdy_h~q  & \en~input_o )) ) ) # ( !\state.01010~q  & ( \rst_n~input_o  ) )

	.dataa(!\rst_n~input_o ),
	.datab(gnd),
	.datac(!\rdy_h~q ),
	.datad(!\en~input_o ),
	.datae(gnd),
	.dataf(!\state.01010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~21 .extended_lut = "off";
defparam \state~21 .lut_mask = 64'h5555555500050005;
defparam \state~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N38
dffeas \state.00000 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\always0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.00000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.00000 .is_wysiwyg = "true";
defparam \state.00000 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N27
cyclonev_lcell_comb \j[3]~0 (
// Equation(s):
// \j[3]~0_combout  = (!\state.00000~q ) # (!\rst_n~input_o )

	.dataa(!\state.00000~q ),
	.datab(gnd),
	.datac(!\rst_n~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\j[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \j[3]~0 .extended_lut = "off";
defparam \j[3]~0 .lut_mask = 64'hFAFAFAFAFAFAFAFA;
defparam \j[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N32
dffeas \i[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add2~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\j[3]~0_combout ),
	.sload(gnd),
	.ena(\i[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[0]),
	.prn(vcc));
// synopsys translate_off
defparam \i[0] .is_wysiwyg = "true";
defparam \i[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N35
dffeas \i[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add2~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\j[3]~0_combout ),
	.sload(gnd),
	.ena(\i[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[1]),
	.prn(vcc));
// synopsys translate_off
defparam \i[1] .is_wysiwyg = "true";
defparam \i[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N57
cyclonev_lcell_comb \always0~0 (
// Equation(s):
// \always0~0_combout  = ( i[7] & ( i[2] & ( (i[1] & (i[0] & (i[3] & i[6]))) ) ) )

	.dataa(!i[1]),
	.datab(!i[0]),
	.datac(!i[3]),
	.datad(!i[6]),
	.datae(!i[7]),
	.dataf(!i[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~0 .extended_lut = "off";
defparam \always0~0 .lut_mask = 64'h0000000000000001;
defparam \always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N48
cyclonev_lcell_comb \rdy_h~1 (
// Equation(s):
// \rdy_h~1_combout  = ( \rdy_h~q  & ( \always0~1_combout  & ( (!\rst_n~input_o ) # ((!\en~input_o  & !\state.01010~q )) ) ) ) # ( !\rdy_h~q  & ( \always0~1_combout  & ( (!\rst_n~input_o ) # ((\always0~0_combout  & !\state.01010~q )) ) ) ) # ( \rdy_h~q  & ( 
// !\always0~1_combout  & ( (!\rst_n~input_o ) # ((!\en~input_o  & !\state.01010~q )) ) ) ) # ( !\rdy_h~q  & ( !\always0~1_combout  & ( !\rst_n~input_o  ) ) )

	.dataa(!\rst_n~input_o ),
	.datab(!\en~input_o ),
	.datac(!\always0~0_combout ),
	.datad(!\state.01010~q ),
	.datae(!\rdy_h~q ),
	.dataf(!\always0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rdy_h~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rdy_h~1 .extended_lut = "off";
defparam \rdy_h~1 .lut_mask = 64'hAAAAEEAAAFAAEEAA;
defparam \rdy_h~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N50
dffeas rdy_h(
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rdy_h~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rdy_h~q ),
	.prn(vcc));
// synopsys translate_off
defparam rdy_h.is_wysiwyg = "true";
defparam rdy_h.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N75
cyclonev_io_ibuf \rddata[0]~input (
	.i(rddata[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rddata[0]~input_o ));
// synopsys translate_off
defparam \rddata[0]~input .bus_hold = "false";
defparam \rddata[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N1
cyclonev_io_ibuf \key[8]~input (
	.i(key[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[8]~input_o ));
// synopsys translate_off
defparam \key[8]~input .bus_hold = "false";
defparam \key[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N18
cyclonev_io_ibuf \key[0]~input (
	.i(key[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[0]~input_o ));
// synopsys translate_off
defparam \key[0]~input .bus_hold = "false";
defparam \key[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N35
cyclonev_io_ibuf \key[16]~input (
	.i(key[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[16]~input_o ));
// synopsys translate_off
defparam \key[16]~input .bus_hold = "false";
defparam \key[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N0
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_3~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_3~5_sumout  = SUM(( i[5] ) + ( VCC ) + ( !VCC ))
// \Mod0|auto_generated|divider|divider|op_3~6  = CARRY(( i[5] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!i[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_3~5_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_3~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_3~5 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_3~5 .lut_mask = 64'h00000000000000FF;
defparam \Mod0|auto_generated|divider|divider|op_3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N30
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_2~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_2~1_sumout  = SUM(( i[6] ) + ( VCC ) + ( !VCC ))
// \Mod0|auto_generated|divider|divider|op_2~2  = CARRY(( i[6] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!i[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_2~1_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_2~2 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_2~1 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_2~1 .lut_mask = 64'h00000000000000FF;
defparam \Mod0|auto_generated|divider|divider|op_2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N33
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_2~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_2~9_sumout  = SUM(( i[7] ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_2~2  ))
// \Mod0|auto_generated|divider|divider|op_2~10  = CARRY(( i[7] ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!i[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_2~9_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_2~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_2~9 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_2~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \Mod0|auto_generated|divider|divider|op_2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N36
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_2~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_2~5_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_2~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_2~5 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_2~5 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N3
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_3~13 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_3~13_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|op_2~5_sumout  & ((\Mod0|auto_generated|divider|divider|op_2~1_sumout ))) # (\Mod0|auto_generated|divider|divider|op_2~5_sumout  & (i[6])) ) + ( GND ) + ( 
// \Mod0|auto_generated|divider|divider|op_3~6  ))
// \Mod0|auto_generated|divider|divider|op_3~14  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_2~5_sumout  & ((\Mod0|auto_generated|divider|divider|op_2~1_sumout ))) # (\Mod0|auto_generated|divider|divider|op_2~5_sumout  & (i[6])) ) + ( GND ) + ( 
// \Mod0|auto_generated|divider|divider|op_3~6  ))

	.dataa(!i[6]),
	.datab(!\Mod0|auto_generated|divider|divider|op_2~1_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|op_2~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_3~13_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_3~14 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_3~13 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_3~13 .lut_mask = 64'h0000FFFF00003535;
defparam \Mod0|auto_generated|divider|divider|op_3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N6
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_3~10 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_3~10_cout  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_2~5_sumout  & (\Mod0|auto_generated|divider|divider|op_2~9_sumout )) # (\Mod0|auto_generated|divider|divider|op_2~5_sumout  & ((i[7]))) ) + ( VCC ) + ( 
// \Mod0|auto_generated|divider|divider|op_3~14  ))

	.dataa(!\Mod0|auto_generated|divider|divider|op_2~9_sumout ),
	.datab(!i[7]),
	.datac(!\Mod0|auto_generated|divider|divider|op_2~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod0|auto_generated|divider|divider|op_3~10_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_3~10 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_3~10 .lut_mask = 64'h0000000000005353;
defparam \Mod0|auto_generated|divider|divider|op_3~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N9
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_3~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_3~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_3~10_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_3~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_3~1 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_3~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N21
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[6]~7 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[6]~7_combout  = ( !\Mod0|auto_generated|divider|divider|op_3~1_sumout  & ( \Mod0|auto_generated|divider|divider|op_3~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod0|auto_generated|divider|divider|op_3~5_sumout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[6]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[6]~7 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[6]~7 .lut_mask = 64'h00FF00FF00000000;
defparam \Mod0|auto_generated|divider|divider|StageOut[6]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N12
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[3]~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[3]~9_combout  = ( \Mod0|auto_generated|divider|divider|op_2~1_sumout  & ( !\Mod0|auto_generated|divider|divider|op_2~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod0|auto_generated|divider|divider|op_2~5_sumout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[3]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[3]~9 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[3]~9 .lut_mask = 64'h00000000FF00FF00;
defparam \Mod0|auto_generated|divider|divider|StageOut[3]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N48
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[3]~10 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[3]~10_combout  = ( \Mod0|auto_generated|divider|divider|op_2~5_sumout  & ( i[6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!i[6]),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[3]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[3]~10 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[3]~10 .lut_mask = 64'h0000000000FF00FF;
defparam \Mod0|auto_generated|divider|divider|StageOut[3]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N30
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_4~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_4~1_sumout  = SUM(( i[4] ) + ( VCC ) + ( !VCC ))
// \Mod0|auto_generated|divider|divider|op_4~2  = CARRY(( i[4] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!i[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_4~2 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_4~1 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_4~1 .lut_mask = 64'h0000000000000F0F;
defparam \Mod0|auto_generated|divider|divider|op_4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N33
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_4~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_4~9_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|op_3~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_3~5_sumout ))) # (\Mod0|auto_generated|divider|divider|op_3~1_sumout  & (i[5])) ) + ( GND ) + ( 
// \Mod0|auto_generated|divider|divider|op_4~2  ))
// \Mod0|auto_generated|divider|divider|op_4~10  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_3~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_3~5_sumout ))) # (\Mod0|auto_generated|divider|divider|op_3~1_sumout  & (i[5])) ) + ( GND ) + ( 
// \Mod0|auto_generated|divider|divider|op_4~2  ))

	.dataa(!\Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(gnd),
	.datac(!i[5]),
	.datad(!\Mod0|auto_generated|divider|divider|op_3~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_4~9_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_4~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_4~9 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_4~9 .lut_mask = 64'h0000FFFF000005AF;
defparam \Mod0|auto_generated|divider|divider|op_4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N36
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_4~14 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_4~14_cout  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_3~1_sumout  & (\Mod0|auto_generated|divider|divider|op_3~13_sumout )) # (\Mod0|auto_generated|divider|divider|op_3~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[3]~10_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[3]~9_combout )))) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_4~10  ))

	.dataa(!\Mod0|auto_generated|divider|divider|op_3~13_sumout ),
	.datab(!\Mod0|auto_generated|divider|divider|StageOut[3]~9_combout ),
	.datac(!\Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[3]~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod0|auto_generated|divider|divider|op_4~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_4~14 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_4~14 .lut_mask = 64'h000000000000535F;
defparam \Mod0|auto_generated|divider|divider|op_4~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N39
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_4~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_4~5_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_4~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_4~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_4~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_4~5 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_4~5 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N27
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[6]~8 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[6]~8_combout  = ( \Mod0|auto_generated|divider|divider|op_3~1_sumout  & ( i[5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!i[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[6]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[6]~8 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[6]~8 .lut_mask = 64'h000000000F0F0F0F;
defparam \Mod0|auto_generated|divider|divider|StageOut[6]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N0
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_5~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_5~5_sumout  = SUM(( VCC ) + ( i[3] ) + ( !VCC ))
// \Mod0|auto_generated|divider|divider|op_5~6  = CARRY(( VCC ) + ( i[3] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!i[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_5~5_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_5~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_5~5 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_5~5 .lut_mask = 64'h0000FF000000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N3
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_5~13 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_5~13_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|op_4~5_sumout  & ((\Mod0|auto_generated|divider|divider|op_4~1_sumout ))) # (\Mod0|auto_generated|divider|divider|op_4~5_sumout  & (i[4])) ) + ( GND ) + ( 
// \Mod0|auto_generated|divider|divider|op_5~6  ))
// \Mod0|auto_generated|divider|divider|op_5~14  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_4~5_sumout  & ((\Mod0|auto_generated|divider|divider|op_4~1_sumout ))) # (\Mod0|auto_generated|divider|divider|op_4~5_sumout  & (i[4])) ) + ( GND ) + ( 
// \Mod0|auto_generated|divider|divider|op_5~6  ))

	.dataa(!i[4]),
	.datab(!\Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|op_4~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_5~13_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_5~14 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_5~13 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_5~13 .lut_mask = 64'h0000FFFF00003535;
defparam \Mod0|auto_generated|divider|divider|op_5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N6
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_5~10 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_5~10_cout  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_4~5_sumout  & (((\Mod0|auto_generated|divider|divider|op_4~9_sumout )))) # (\Mod0|auto_generated|divider|divider|op_4~5_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[6]~8_combout )) # (\Mod0|auto_generated|divider|divider|StageOut[6]~7_combout ))) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_5~14  ))

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[6]~7_combout ),
	.datab(!\Mod0|auto_generated|divider|divider|op_4~5_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|op_4~9_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[6]~8_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod0|auto_generated|divider|divider|op_5~10_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_5~10 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_5~10 .lut_mask = 64'h0000000000001D3F;
defparam \Mod0|auto_generated|divider|divider|op_5~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N9
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_5~10_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_5~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N0
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_6~1_sumout  = SUM(( i[2] ) + ( VCC ) + ( !VCC ))
// \Mod0|auto_generated|divider|divider|op_6~2  = CARRY(( i[2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!i[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_6~2 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000000000000F0F;
defparam \Mod0|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N3
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_6~9_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_5~5_sumout ))) # (\Mod0|auto_generated|divider|divider|op_5~1_sumout  & (i[3])) ) + ( GND ) + ( 
// \Mod0|auto_generated|divider|divider|op_6~2  ))
// \Mod0|auto_generated|divider|divider|op_6~10  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_5~5_sumout ))) # (\Mod0|auto_generated|divider|divider|op_5~1_sumout  & (i[3])) ) + ( GND ) + ( 
// \Mod0|auto_generated|divider|divider|op_6~2  ))

	.dataa(!\Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!i[3]),
	.datad(!\Mod0|auto_generated|divider|divider|op_5~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_6~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_6~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h0000FFFF000005AF;
defparam \Mod0|auto_generated|divider|divider|op_6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N45
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[12]~3 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[12]~3_combout  = ( !\Mod0|auto_generated|divider|divider|op_5~1_sumout  & ( \Mod0|auto_generated|divider|divider|op_5~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod0|auto_generated|divider|divider|op_5~5_sumout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[12]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[12]~3 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[12]~3 .lut_mask = 64'h00FF00FF00000000;
defparam \Mod0|auto_generated|divider|divider|StageOut[12]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N12
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[9]~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[9]~5_combout  = ( !\Mod0|auto_generated|divider|divider|op_4~5_sumout  & ( \Mod0|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_4~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[9]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[9]~5 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[9]~5 .lut_mask = 64'h3333333300000000;
defparam \Mod0|auto_generated|divider|divider|StageOut[9]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N57
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[9]~6 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[9]~6_combout  = ( \Mod0|auto_generated|divider|divider|op_4~5_sumout  & ( i[4] ) )

	.dataa(!i[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_4~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[9]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[9]~6 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[9]~6 .lut_mask = 64'h0000000055555555;
defparam \Mod0|auto_generated|divider|divider|StageOut[9]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N6
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_6~14 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_6~14_cout  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\Mod0|auto_generated|divider|divider|op_5~13_sumout )) # (\Mod0|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[9]~6_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[9]~5_combout )))) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_6~10  ))

	.dataa(!\Mod0|auto_generated|divider|divider|op_5~13_sumout ),
	.datab(!\Mod0|auto_generated|divider|divider|StageOut[9]~5_combout ),
	.datac(!\Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[9]~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod0|auto_generated|divider|divider|op_6~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_6~14 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_6~14 .lut_mask = 64'h000000000000535F;
defparam \Mod0|auto_generated|divider|divider|op_6~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N9
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_6~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_6~5_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_6~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_6~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_6~5 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_6~5 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N57
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[12]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[12]~4_combout  = ( \Mod0|auto_generated|divider|divider|op_5~1_sumout  & ( i[3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!i[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[12]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[12]~4 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[12]~4 .lut_mask = 64'h000000000F0F0F0F;
defparam \Mod0|auto_generated|divider|divider|StageOut[12]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N30
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_7~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_7~5_sumout  = SUM(( i[1] ) + ( VCC ) + ( !VCC ))
// \Mod0|auto_generated|divider|divider|op_7~6  = CARRY(( i[1] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!i[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_7~5_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_7~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_7~5 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_7~5 .lut_mask = 64'h0000000000000F0F;
defparam \Mod0|auto_generated|divider|divider|op_7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N33
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_7~13 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_7~13_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|op_6~5_sumout  & ((\Mod0|auto_generated|divider|divider|op_6~1_sumout ))) # (\Mod0|auto_generated|divider|divider|op_6~5_sumout  & (i[2])) ) + ( GND ) + ( 
// \Mod0|auto_generated|divider|divider|op_7~6  ))
// \Mod0|auto_generated|divider|divider|op_7~14  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_6~5_sumout  & ((\Mod0|auto_generated|divider|divider|op_6~1_sumout ))) # (\Mod0|auto_generated|divider|divider|op_6~5_sumout  & (i[2])) ) + ( GND ) + ( 
// \Mod0|auto_generated|divider|divider|op_7~6  ))

	.dataa(!i[2]),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_7~13_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_7~14 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_7~13 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_7~13 .lut_mask = 64'h0000FFFF000005F5;
defparam \Mod0|auto_generated|divider|divider|op_7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N36
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_7~10 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_7~10_cout  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_6~5_sumout  & (\Mod0|auto_generated|divider|divider|op_6~9_sumout )) # (\Mod0|auto_generated|divider|divider|op_6~5_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[12]~4_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[12]~3_combout )))) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_7~14  ))

	.dataa(!\Mod0|auto_generated|divider|divider|op_6~9_sumout ),
	.datab(!\Mod0|auto_generated|divider|divider|StageOut[12]~3_combout ),
	.datac(!\Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[12]~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod0|auto_generated|divider|divider|op_7~10_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_7~10 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_7~10 .lut_mask = 64'h000000000000535F;
defparam \Mod0|auto_generated|divider|divider|op_7~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N39
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_7~10_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_7~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N30
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_8~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_8~5_sumout  = SUM(( i[0] ) + ( VCC ) + ( !VCC ))
// \Mod0|auto_generated|divider|divider|op_8~6  = CARRY(( i[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!i[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_8~5_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_8~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_8~5 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_8~5 .lut_mask = 64'h0000000000000F0F;
defparam \Mod0|auto_generated|divider|divider|op_8~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N33
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_8~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_8~9_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_7~5_sumout ))) # (\Mod0|auto_generated|divider|divider|op_7~1_sumout  & (i[1])) ) + ( GND ) + ( 
// \Mod0|auto_generated|divider|divider|op_8~6  ))
// \Mod0|auto_generated|divider|divider|op_8~10  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_7~5_sumout ))) # (\Mod0|auto_generated|divider|divider|op_7~1_sumout  & (i[1])) ) + ( GND ) + ( 
// \Mod0|auto_generated|divider|divider|op_8~6  ))

	.dataa(!\Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!i[1]),
	.datac(!\Mod0|auto_generated|divider|divider|op_7~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_8~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_8~9_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_8~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_8~9 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_8~9 .lut_mask = 64'h0000FFFF00001B1B;
defparam \Mod0|auto_generated|divider|divider|op_8~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N12
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[15]~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[15]~1_combout  = ( !\Mod0|auto_generated|divider|divider|op_6~5_sumout  & ( \Mod0|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[15]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[15]~1 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[15]~1 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Mod0|auto_generated|divider|divider|StageOut[15]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N18
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[15]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[15]~2_combout  = ( \Mod0|auto_generated|divider|divider|op_6~5_sumout  & ( i[2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!i[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[15]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[15]~2 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[15]~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \Mod0|auto_generated|divider|divider|StageOut[15]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N36
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_8~14 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_8~14_cout  = CARRY(( VCC ) + ( (!\Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\Mod0|auto_generated|divider|divider|op_7~13_sumout )) # (\Mod0|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[15]~2_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[15]~1_combout )))) ) + ( \Mod0|auto_generated|divider|divider|op_8~10  ))

	.dataa(!\Mod0|auto_generated|divider|divider|op_7~13_sumout ),
	.datab(!\Mod0|auto_generated|divider|divider|StageOut[15]~1_combout ),
	.datac(!\Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[15]~2_combout ),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod0|auto_generated|divider|divider|op_8~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_8~14 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_8~14 .lut_mask = 64'h0000ACA00000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_8~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N39
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_8~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_8~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N48
cyclonev_lcell_comb \Mux0~1 (
// Equation(s):
// \Mux0~1_combout  = ( !\Mod0|auto_generated|divider|divider|op_7~1_sumout  & ( (!\Mod0|auto_generated|divider|divider|op_8~1_sumout  & (!\Mod0|auto_generated|divider|divider|op_8~9_sumout  $ ((!\Mod0|auto_generated|divider|divider|op_8~5_sumout )))) # 
// (\Mod0|auto_generated|divider|divider|op_8~1_sumout  & (((!\Mod0|auto_generated|divider|divider|op_7~5_sumout  $ (!i[0]))))) ) ) # ( \Mod0|auto_generated|divider|divider|op_7~1_sumout  & ( (!\Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (!\Mod0|auto_generated|divider|divider|op_8~9_sumout  $ ((!\Mod0|auto_generated|divider|divider|op_8~5_sumout )))) # (\Mod0|auto_generated|divider|divider|op_8~1_sumout  & (((!i[1] $ (!i[0]))))) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|op_8~9_sumout ),
	.datab(!\Mod0|auto_generated|divider|divider|op_8~5_sumout ),
	.datac(!i[1]),
	.datad(!i[0]),
	.datae(!\Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.dataf(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(!\Mod0|auto_generated|divider|divider|op_7~5_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~1 .extended_lut = "on";
defparam \Mux0~1 .lut_mask = 64'h666666660FF00FF0;
defparam \Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N54
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[21]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[21]~0_combout  = ( \Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( i[0] ) ) # ( !\Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( \Mod0|auto_generated|divider|divider|op_8~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!i[0]),
	.datad(!\Mod0|auto_generated|divider|divider|op_8~5_sumout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[21]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[21]~0 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[21]~0 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \Mod0|auto_generated|divider|divider|StageOut[21]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N51
cyclonev_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = ( \Mux0~1_combout  & ( \Mod0|auto_generated|divider|divider|StageOut[21]~0_combout  & ( \key[8]~input_o  ) ) ) # ( !\Mux0~1_combout  & ( \Mod0|auto_generated|divider|divider|StageOut[21]~0_combout  ) ) # ( \Mux0~1_combout  & ( 
// !\Mod0|auto_generated|divider|divider|StageOut[21]~0_combout  & ( \key[0]~input_o  ) ) ) # ( !\Mux0~1_combout  & ( !\Mod0|auto_generated|divider|divider|StageOut[21]~0_combout  & ( \key[16]~input_o  ) ) )

	.dataa(!\key[8]~input_o ),
	.datab(gnd),
	.datac(!\key[0]~input_o ),
	.datad(!\key[16]~input_o ),
	.datae(!\Mux0~1_combout ),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[21]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~0 .extended_lut = "off";
defparam \Mux7~0 .lut_mask = 64'h00FF0F0FFFFF5555;
defparam \Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N0
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( !\rddata[0]~input_o  $ (!\Mux7~0_combout  $ (j[0])) ) + ( !VCC ) + ( !VCC ))
// \Add0~2  = CARRY(( !\rddata[0]~input_o  $ (!\Mux7~0_combout  $ (j[0])) ) + ( !VCC ) + ( !VCC ))
// \Add0~3  = SHARE((!\rddata[0]~input_o  & (\Mux7~0_combout  & j[0])) # (\rddata[0]~input_o  & ((j[0]) # (\Mux7~0_combout ))))

	.dataa(!\rddata[0]~input_o ),
	.datab(gnd),
	.datac(!\Mux7~0_combout ),
	.datad(!j[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout(\Add0~3 ));
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000055F00005AA5;
defparam \Add0~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N18
cyclonev_lcell_comb \j[3]~1 (
// Equation(s):
// \j[3]~1_combout  = ( \state.00000~q  & ( !\state.00010~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\state.00010~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\state.00000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\j[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \j[3]~1 .extended_lut = "off";
defparam \j[3]~1 .lut_mask = 64'h00000000F0F0F0F0;
defparam \j[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N3
cyclonev_lcell_comb \j[3]~2 (
// Equation(s):
// \j[3]~2_combout  = ( \always0~2_combout  & ( \j[3]~1_combout  & ( !\rst_n~input_o  ) ) ) # ( !\always0~2_combout  & ( \j[3]~1_combout  & ( !\rst_n~input_o  ) ) ) # ( \always0~2_combout  & ( !\j[3]~1_combout  & ( (!\rst_n~input_o ) # ((!\always0~0_combout  
// & ((!\rdy_h~q ) # (!\en~input_o )))) ) ) ) # ( !\always0~2_combout  & ( !\j[3]~1_combout  & ( (!\rdy_h~q ) # ((!\rst_n~input_o ) # (!\en~input_o )) ) ) )

	.dataa(!\rdy_h~q ),
	.datab(!\rst_n~input_o ),
	.datac(!\always0~0_combout ),
	.datad(!\en~input_o ),
	.datae(!\always0~2_combout ),
	.dataf(!\j[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\j[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \j[3]~2 .extended_lut = "off";
defparam \j[3]~2 .lut_mask = 64'hFFEEFCECCCCCCCCC;
defparam \j[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N2
dffeas \j[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\j[3]~0_combout ),
	.sload(gnd),
	.ena(\j[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j[0]),
	.prn(vcc));
// synopsys translate_off
defparam \j[0] .is_wysiwyg = "true";
defparam \j[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N51
cyclonev_lcell_comb \addr_h~1 (
// Equation(s):
// \addr_h~1_combout  = ( \state.00000~q  & ( (((!\state.00101~q  & !\state.00110~q )) # (\state.00010~q )) # (\state.00011~q ) ) )

	.dataa(!\state.00011~q ),
	.datab(!\state.00101~q ),
	.datac(!\state.00110~q ),
	.datad(!\state.00010~q ),
	.datae(gnd),
	.dataf(!\state.00000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_h~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_h~1 .extended_lut = "off";
defparam \addr_h~1 .lut_mask = 64'h00000000D5FFD5FF;
defparam \addr_h~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N21
cyclonev_lcell_comb \addr_h~0 (
// Equation(s):
// \addr_h~0_combout  = ( !\state.00010~q  & ( (!\state.00011~q  & (!\state.00101~q  & (!\state.01000~q  & !\state.00110~q ))) ) )

	.dataa(!\state.00011~q ),
	.datab(!\state.00101~q ),
	.datac(!\state.01000~q ),
	.datad(!\state.00110~q ),
	.datae(gnd),
	.dataf(!\state.00010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_h~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_h~0 .extended_lut = "off";
defparam \addr_h~0 .lut_mask = 64'h8000800000000000;
defparam \addr_h~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N54
cyclonev_lcell_comb \addr_h~2 (
// Equation(s):
// \addr_h~2_combout  = ( \addr_h~0_combout  & ( (!\addr_h~1_combout ) # (i[0]) ) ) # ( !\addr_h~0_combout  & ( (!\addr_h~1_combout ) # (j[0]) ) )

	.dataa(gnd),
	.datab(!i[0]),
	.datac(!j[0]),
	.datad(!\addr_h~1_combout ),
	.datae(gnd),
	.dataf(!\addr_h~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_h~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_h~2 .extended_lut = "off";
defparam \addr_h~2 .lut_mask = 64'hFF0FFF0FFF33FF33;
defparam \addr_h~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N58
cyclonev_io_ibuf \rddata[1]~input (
	.i(rddata[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rddata[1]~input_o ));
// synopsys translate_off
defparam \rddata[1]~input .bus_hold = "false";
defparam \rddata[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \key[9]~input (
	.i(key[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[9]~input_o ));
// synopsys translate_off
defparam \key[9]~input .bus_hold = "false";
defparam \key[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N35
cyclonev_io_ibuf \key[17]~input (
	.i(key[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[17]~input_o ));
// synopsys translate_off
defparam \key[17]~input .bus_hold = "false";
defparam \key[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N41
cyclonev_io_ibuf \key[1]~input (
	.i(key[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[1]~input_o ));
// synopsys translate_off
defparam \key[1]~input .bus_hold = "false";
defparam \key[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N57
cyclonev_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = ( \Mux0~1_combout  & ( (!\Mod0|auto_generated|divider|divider|StageOut[21]~0_combout  & ((\key[1]~input_o ))) # (\Mod0|auto_generated|divider|divider|StageOut[21]~0_combout  & (\key[9]~input_o )) ) ) # ( !\Mux0~1_combout  & ( 
// (\Mod0|auto_generated|divider|divider|StageOut[21]~0_combout ) # (\key[17]~input_o ) ) )

	.dataa(!\key[9]~input_o ),
	.datab(!\key[17]~input_o ),
	.datac(!\key[1]~input_o ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[21]~0_combout ),
	.datae(gnd),
	.dataf(!\Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~0 .extended_lut = "off";
defparam \Mux6~0 .lut_mask = 64'h33FF33FF0F550F55;
defparam \Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N3
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( !\rddata[1]~input_o  $ (!\Mux6~0_combout  $ (j[1])) ) + ( \Add0~3  ) + ( \Add0~2  ))
// \Add0~6  = CARRY(( !\rddata[1]~input_o  $ (!\Mux6~0_combout  $ (j[1])) ) + ( \Add0~3  ) + ( \Add0~2  ))
// \Add0~7  = SHARE((!\rddata[1]~input_o  & (\Mux6~0_combout  & j[1])) # (\rddata[1]~input_o  & ((j[1]) # (\Mux6~0_combout ))))

	.dataa(gnd),
	.datab(!\rddata[1]~input_o ),
	.datac(!\Mux6~0_combout ),
	.datad(!j[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(\Add0~3 ),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000033F00003CC3;
defparam \Add0~5 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y4_N4
dffeas \j[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\j[3]~0_combout ),
	.sload(gnd),
	.ena(\j[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j[1]),
	.prn(vcc));
// synopsys translate_off
defparam \j[1] .is_wysiwyg = "true";
defparam \j[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N42
cyclonev_lcell_comb \addr_h~3 (
// Equation(s):
// \addr_h~3_combout  = ( j[1] & ( (!\addr_h~0_combout ) # ((!\addr_h~1_combout ) # (i[1])) ) ) # ( !j[1] & ( (!\addr_h~1_combout ) # ((\addr_h~0_combout  & i[1])) ) )

	.dataa(gnd),
	.datab(!\addr_h~0_combout ),
	.datac(!i[1]),
	.datad(!\addr_h~1_combout ),
	.datae(gnd),
	.dataf(!j[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_h~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_h~3 .extended_lut = "off";
defparam \addr_h~3 .lut_mask = 64'hFF03FF03FFCFFFCF;
defparam \addr_h~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N92
cyclonev_io_ibuf \rddata[2]~input (
	.i(rddata[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rddata[2]~input_o ));
// synopsys translate_off
defparam \rddata[2]~input .bus_hold = "false";
defparam \rddata[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N1
cyclonev_io_ibuf \key[18]~input (
	.i(key[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[18]~input_o ));
// synopsys translate_off
defparam \key[18]~input .bus_hold = "false";
defparam \key[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \key[2]~input (
	.i(key[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[2]~input_o ));
// synopsys translate_off
defparam \key[2]~input .bus_hold = "false";
defparam \key[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N52
cyclonev_io_ibuf \key[10]~input (
	.i(key[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[10]~input_o ));
// synopsys translate_off
defparam \key[10]~input .bus_hold = "false";
defparam \key[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N24
cyclonev_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = ( \key[10]~input_o  & ( ((!\Mux0~1_combout  & (\key[18]~input_o )) # (\Mux0~1_combout  & ((\key[2]~input_o )))) # (\Mod0|auto_generated|divider|divider|StageOut[21]~0_combout ) ) ) # ( !\key[10]~input_o  & ( 
// (!\Mod0|auto_generated|divider|divider|StageOut[21]~0_combout  & ((!\Mux0~1_combout  & (\key[18]~input_o )) # (\Mux0~1_combout  & ((\key[2]~input_o ))))) # (\Mod0|auto_generated|divider|divider|StageOut[21]~0_combout  & (!\Mux0~1_combout )) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[21]~0_combout ),
	.datab(!\Mux0~1_combout ),
	.datac(!\key[18]~input_o ),
	.datad(!\key[2]~input_o ),
	.datae(gnd),
	.dataf(!\key[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~0 .extended_lut = "off";
defparam \Mux5~0 .lut_mask = 64'h4C6E4C6E5D7F5D7F;
defparam \Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N6
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( !\rddata[2]~input_o  $ (!\Mux5~0_combout  $ (j[2])) ) + ( \Add0~7  ) + ( \Add0~6  ))
// \Add0~10  = CARRY(( !\rddata[2]~input_o  $ (!\Mux5~0_combout  $ (j[2])) ) + ( \Add0~7  ) + ( \Add0~6  ))
// \Add0~11  = SHARE((!\rddata[2]~input_o  & (\Mux5~0_combout  & j[2])) # (\rddata[2]~input_o  & ((j[2]) # (\Mux5~0_combout ))))

	.dataa(gnd),
	.datab(!\rddata[2]~input_o ),
	.datac(!\Mux5~0_combout ),
	.datad(!j[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(\Add0~7 ),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout(\Add0~11 ));
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000033F00003CC3;
defparam \Add0~9 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y4_N7
dffeas \j[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\j[3]~0_combout ),
	.sload(gnd),
	.ena(\j[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j[2]),
	.prn(vcc));
// synopsys translate_off
defparam \j[2] .is_wysiwyg = "true";
defparam \j[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N15
cyclonev_lcell_comb \addr_h~4 (
// Equation(s):
// \addr_h~4_combout  = ( \addr_h~0_combout  & ( (!\addr_h~1_combout ) # (i[2]) ) ) # ( !\addr_h~0_combout  & ( (!\addr_h~1_combout ) # (j[2]) ) )

	.dataa(!i[2]),
	.datab(gnd),
	.datac(!\addr_h~1_combout ),
	.datad(!j[2]),
	.datae(gnd),
	.dataf(!\addr_h~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_h~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_h~4 .extended_lut = "off";
defparam \addr_h~4 .lut_mask = 64'hF0FFF0FFF5F5F5F5;
defparam \addr_h~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N41
cyclonev_io_ibuf \rddata[3]~input (
	.i(rddata[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rddata[3]~input_o ));
// synopsys translate_off
defparam \rddata[3]~input .bus_hold = "false";
defparam \rddata[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \key[3]~input (
	.i(key[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[3]~input_o ));
// synopsys translate_off
defparam \key[3]~input .bus_hold = "false";
defparam \key[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N52
cyclonev_io_ibuf \key[19]~input (
	.i(key[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[19]~input_o ));
// synopsys translate_off
defparam \key[19]~input .bus_hold = "false";
defparam \key[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N58
cyclonev_io_ibuf \key[11]~input (
	.i(key[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[11]~input_o ));
// synopsys translate_off
defparam \key[11]~input .bus_hold = "false";
defparam \key[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N42
cyclonev_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = ( \key[11]~input_o  & ( ((!\Mux0~1_combout  & ((\key[19]~input_o ))) # (\Mux0~1_combout  & (\key[3]~input_o ))) # (\Mod0|auto_generated|divider|divider|StageOut[21]~0_combout ) ) ) # ( !\key[11]~input_o  & ( 
// (!\Mod0|auto_generated|divider|divider|StageOut[21]~0_combout  & ((!\Mux0~1_combout  & ((\key[19]~input_o ))) # (\Mux0~1_combout  & (\key[3]~input_o )))) # (\Mod0|auto_generated|divider|divider|StageOut[21]~0_combout  & (!\Mux0~1_combout )) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[21]~0_combout ),
	.datab(!\Mux0~1_combout ),
	.datac(!\key[3]~input_o ),
	.datad(!\key[19]~input_o ),
	.datae(gnd),
	.dataf(!\key[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~0 .extended_lut = "off";
defparam \Mux4~0 .lut_mask = 64'h46CE46CE57DF57DF;
defparam \Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N9
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( !\rddata[3]~input_o  $ (!\Mux4~0_combout  $ (j[3])) ) + ( \Add0~11  ) + ( \Add0~10  ))
// \Add0~14  = CARRY(( !\rddata[3]~input_o  $ (!\Mux4~0_combout  $ (j[3])) ) + ( \Add0~11  ) + ( \Add0~10  ))
// \Add0~15  = SHARE((!\rddata[3]~input_o  & (\Mux4~0_combout  & j[3])) # (\rddata[3]~input_o  & ((j[3]) # (\Mux4~0_combout ))))

	.dataa(!\rddata[3]~input_o ),
	.datab(gnd),
	.datac(!\Mux4~0_combout ),
	.datad(!j[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(\Add0~11 ),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout(\Add0~15 ));
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000055F00005AA5;
defparam \Add0~13 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y4_N10
dffeas \j[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\j[3]~0_combout ),
	.sload(gnd),
	.ena(\j[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j[3]),
	.prn(vcc));
// synopsys translate_off
defparam \j[3] .is_wysiwyg = "true";
defparam \j[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N24
cyclonev_lcell_comb \addr_h~5 (
// Equation(s):
// \addr_h~5_combout  = ( i[3] & ( ((!\addr_h~1_combout ) # (j[3])) # (\addr_h~0_combout ) ) ) # ( !i[3] & ( (!\addr_h~1_combout ) # ((!\addr_h~0_combout  & j[3])) ) )

	.dataa(!\addr_h~0_combout ),
	.datab(!j[3]),
	.datac(!\addr_h~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!i[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_h~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_h~5 .extended_lut = "off";
defparam \addr_h~5 .lut_mask = 64'hF2F2F2F2F7F7F7F7;
defparam \addr_h~5 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N35
cyclonev_io_ibuf \rddata[4]~input (
	.i(rddata[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rddata[4]~input_o ));
// synopsys translate_off
defparam \rddata[4]~input .bus_hold = "false";
defparam \rddata[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N52
cyclonev_io_ibuf \key[4]~input (
	.i(key[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[4]~input_o ));
// synopsys translate_off
defparam \key[4]~input .bus_hold = "false";
defparam \key[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N75
cyclonev_io_ibuf \key[12]~input (
	.i(key[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[12]~input_o ));
// synopsys translate_off
defparam \key[12]~input .bus_hold = "false";
defparam \key[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N58
cyclonev_io_ibuf \key[20]~input (
	.i(key[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[20]~input_o ));
// synopsys translate_off
defparam \key[20]~input .bus_hold = "false";
defparam \key[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N27
cyclonev_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = ( \key[20]~input_o  & ( (!\Mux0~1_combout ) # ((!\Mod0|auto_generated|divider|divider|StageOut[21]~0_combout  & (\key[4]~input_o )) # (\Mod0|auto_generated|divider|divider|StageOut[21]~0_combout  & ((\key[12]~input_o )))) ) ) # ( 
// !\key[20]~input_o  & ( (!\Mod0|auto_generated|divider|divider|StageOut[21]~0_combout  & (\Mux0~1_combout  & (\key[4]~input_o ))) # (\Mod0|auto_generated|divider|divider|StageOut[21]~0_combout  & ((!\Mux0~1_combout ) # ((\key[12]~input_o )))) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[21]~0_combout ),
	.datab(!\Mux0~1_combout ),
	.datac(!\key[4]~input_o ),
	.datad(!\key[12]~input_o ),
	.datae(gnd),
	.dataf(!\key[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~0 .extended_lut = "off";
defparam \Mux3~0 .lut_mask = 64'h46574657CEDFCEDF;
defparam \Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N12
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( !\rddata[4]~input_o  $ (!\Mux3~0_combout  $ (j[4])) ) + ( \Add0~15  ) + ( \Add0~14  ))
// \Add0~18  = CARRY(( !\rddata[4]~input_o  $ (!\Mux3~0_combout  $ (j[4])) ) + ( \Add0~15  ) + ( \Add0~14  ))
// \Add0~19  = SHARE((!\rddata[4]~input_o  & (\Mux3~0_combout  & j[4])) # (\rddata[4]~input_o  & ((j[4]) # (\Mux3~0_combout ))))

	.dataa(!\rddata[4]~input_o ),
	.datab(gnd),
	.datac(!\Mux3~0_combout ),
	.datad(!j[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(\Add0~15 ),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout(\Add0~19 ));
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000055F00005AA5;
defparam \Add0~17 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y4_N14
dffeas \j[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\j[3]~0_combout ),
	.sload(gnd),
	.ena(\j[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j[4]),
	.prn(vcc));
// synopsys translate_off
defparam \j[4] .is_wysiwyg = "true";
defparam \j[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N18
cyclonev_lcell_comb \addr_h~6 (
// Equation(s):
// \addr_h~6_combout  = ( j[4] & ( (!\addr_h~1_combout ) # ((!\addr_h~0_combout ) # (i[4])) ) ) # ( !j[4] & ( (!\addr_h~1_combout ) # ((\addr_h~0_combout  & i[4])) ) )

	.dataa(!\addr_h~1_combout ),
	.datab(!\addr_h~0_combout ),
	.datac(!i[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!j[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_h~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_h~6 .extended_lut = "off";
defparam \addr_h~6 .lut_mask = 64'hABABABABEFEFEFEF;
defparam \addr_h~6 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N18
cyclonev_io_ibuf \rddata[5]~input (
	.i(rddata[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rddata[5]~input_o ));
// synopsys translate_off
defparam \rddata[5]~input .bus_hold = "false";
defparam \rddata[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N92
cyclonev_io_ibuf \key[13]~input (
	.i(key[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[13]~input_o ));
// synopsys translate_off
defparam \key[13]~input .bus_hold = "false";
defparam \key[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \key[21]~input (
	.i(key[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[21]~input_o ));
// synopsys translate_off
defparam \key[21]~input .bus_hold = "false";
defparam \key[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N35
cyclonev_io_ibuf \key[5]~input (
	.i(key[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[5]~input_o ));
// synopsys translate_off
defparam \key[5]~input .bus_hold = "false";
defparam \key[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N45
cyclonev_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = ( \key[5]~input_o  & ( (!\Mod0|auto_generated|divider|divider|StageOut[21]~0_combout  & (((\key[21]~input_o )) # (\Mux0~1_combout ))) # (\Mod0|auto_generated|divider|divider|StageOut[21]~0_combout  & ((!\Mux0~1_combout ) # 
// ((\key[13]~input_o )))) ) ) # ( !\key[5]~input_o  & ( (!\Mod0|auto_generated|divider|divider|StageOut[21]~0_combout  & (!\Mux0~1_combout  & ((\key[21]~input_o )))) # (\Mod0|auto_generated|divider|divider|StageOut[21]~0_combout  & ((!\Mux0~1_combout ) # 
// ((\key[13]~input_o )))) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[21]~0_combout ),
	.datab(!\Mux0~1_combout ),
	.datac(!\key[13]~input_o ),
	.datad(!\key[21]~input_o ),
	.datae(gnd),
	.dataf(!\key[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~0 .extended_lut = "off";
defparam \Mux2~0 .lut_mask = 64'h45CD45CD67EF67EF;
defparam \Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N15
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( !\rddata[5]~input_o  $ (!\Mux2~0_combout  $ (j[5])) ) + ( \Add0~19  ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( !\rddata[5]~input_o  $ (!\Mux2~0_combout  $ (j[5])) ) + ( \Add0~19  ) + ( \Add0~18  ))
// \Add0~23  = SHARE((!\rddata[5]~input_o  & (\Mux2~0_combout  & j[5])) # (\rddata[5]~input_o  & ((j[5]) # (\Mux2~0_combout ))))

	.dataa(gnd),
	.datab(!\rddata[5]~input_o ),
	.datac(!\Mux2~0_combout ),
	.datad(!j[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(\Add0~19 ),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout(\Add0~23 ));
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000033F00003CC3;
defparam \Add0~21 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y4_N16
dffeas \j[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\j[3]~0_combout ),
	.sload(gnd),
	.ena(\j[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j[5]),
	.prn(vcc));
// synopsys translate_off
defparam \j[5] .is_wysiwyg = "true";
defparam \j[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N54
cyclonev_lcell_comb \addr_h~7 (
// Equation(s):
// \addr_h~7_combout  = ( \addr_h~1_combout  & ( (!\addr_h~0_combout  & (j[5])) # (\addr_h~0_combout  & ((i[5]))) ) ) # ( !\addr_h~1_combout  )

	.dataa(gnd),
	.datab(!\addr_h~0_combout ),
	.datac(!j[5]),
	.datad(!i[5]),
	.datae(gnd),
	.dataf(!\addr_h~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_h~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_h~7 .extended_lut = "off";
defparam \addr_h~7 .lut_mask = 64'hFFFFFFFF0C3F0C3F;
defparam \addr_h~7 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N1
cyclonev_io_ibuf \rddata[6]~input (
	.i(rddata[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rddata[6]~input_o ));
// synopsys translate_off
defparam \rddata[6]~input .bus_hold = "false";
defparam \rddata[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N35
cyclonev_io_ibuf \key[6]~input (
	.i(key[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[6]~input_o ));
// synopsys translate_off
defparam \key[6]~input .bus_hold = "false";
defparam \key[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N52
cyclonev_io_ibuf \key[14]~input (
	.i(key[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[14]~input_o ));
// synopsys translate_off
defparam \key[14]~input .bus_hold = "false";
defparam \key[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \key[22]~input (
	.i(key[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[22]~input_o ));
// synopsys translate_off
defparam \key[22]~input .bus_hold = "false";
defparam \key[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N21
cyclonev_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = ( \Mod0|auto_generated|divider|divider|StageOut[21]~0_combout  & ( (!\Mux0~1_combout ) # (\key[14]~input_o ) ) ) # ( !\Mod0|auto_generated|divider|divider|StageOut[21]~0_combout  & ( (!\Mux0~1_combout  & ((\key[22]~input_o ))) # 
// (\Mux0~1_combout  & (\key[6]~input_o )) ) )

	.dataa(!\key[6]~input_o ),
	.datab(!\key[14]~input_o ),
	.datac(!\key[22]~input_o ),
	.datad(!\Mux0~1_combout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[21]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~0 .extended_lut = "off";
defparam \Mux1~0 .lut_mask = 64'h0F550F55FF33FF33;
defparam \Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N18
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( !\rddata[6]~input_o  $ (!\Mux1~0_combout  $ (j[6])) ) + ( \Add0~23  ) + ( \Add0~22  ))
// \Add0~26  = CARRY(( !\rddata[6]~input_o  $ (!\Mux1~0_combout  $ (j[6])) ) + ( \Add0~23  ) + ( \Add0~22  ))
// \Add0~27  = SHARE((!\rddata[6]~input_o  & (\Mux1~0_combout  & j[6])) # (\rddata[6]~input_o  & ((j[6]) # (\Mux1~0_combout ))))

	.dataa(gnd),
	.datab(!\rddata[6]~input_o ),
	.datac(!\Mux1~0_combout ),
	.datad(!j[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(\Add0~23 ),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout(\Add0~27 ));
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000033F00003CC3;
defparam \Add0~25 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y4_N19
dffeas \j[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\j[3]~0_combout ),
	.sload(gnd),
	.ena(\j[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j[6]),
	.prn(vcc));
// synopsys translate_off
defparam \j[6] .is_wysiwyg = "true";
defparam \j[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N57
cyclonev_lcell_comb \addr_h~8 (
// Equation(s):
// \addr_h~8_combout  = (!\addr_h~1_combout ) # ((!\addr_h~0_combout  & (j[6])) # (\addr_h~0_combout  & ((i[6]))))

	.dataa(!\addr_h~1_combout ),
	.datab(!\addr_h~0_combout ),
	.datac(!j[6]),
	.datad(!i[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_h~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_h~8 .extended_lut = "off";
defparam \addr_h~8 .lut_mask = 64'hAEBFAEBFAEBFAEBF;
defparam \addr_h~8 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N1
cyclonev_io_ibuf \rddata[7]~input (
	.i(rddata[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rddata[7]~input_o ));
// synopsys translate_off
defparam \rddata[7]~input .bus_hold = "false";
defparam \rddata[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N18
cyclonev_io_ibuf \key[7]~input (
	.i(key[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[7]~input_o ));
// synopsys translate_off
defparam \key[7]~input .bus_hold = "false";
defparam \key[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N35
cyclonev_io_ibuf \key[23]~input (
	.i(key[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[23]~input_o ));
// synopsys translate_off
defparam \key[23]~input .bus_hold = "false";
defparam \key[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N18
cyclonev_io_ibuf \key[15]~input (
	.i(key[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[15]~input_o ));
// synopsys translate_off
defparam \key[15]~input .bus_hold = "false";
defparam \key[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N24
cyclonev_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = ( \Mux0~1_combout  & ( \Mod0|auto_generated|divider|divider|StageOut[21]~0_combout  & ( \key[15]~input_o  ) ) ) # ( !\Mux0~1_combout  & ( \Mod0|auto_generated|divider|divider|StageOut[21]~0_combout  ) ) # ( \Mux0~1_combout  & ( 
// !\Mod0|auto_generated|divider|divider|StageOut[21]~0_combout  & ( \key[7]~input_o  ) ) ) # ( !\Mux0~1_combout  & ( !\Mod0|auto_generated|divider|divider|StageOut[21]~0_combout  & ( \key[23]~input_o  ) ) )

	.dataa(!\key[7]~input_o ),
	.datab(!\key[23]~input_o ),
	.datac(!\key[15]~input_o ),
	.datad(gnd),
	.datae(!\Mux0~1_combout ),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[21]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~0 .extended_lut = "off";
defparam \Mux0~0 .lut_mask = 64'h33335555FFFF0F0F;
defparam \Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N21
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( !\rddata[7]~input_o  $ (!\Mux0~0_combout  $ (j[7])) ) + ( \Add0~27  ) + ( \Add0~26  ))

	.dataa(!\rddata[7]~input_o ),
	.datab(gnd),
	.datac(!\Mux0~0_combout ),
	.datad(!j[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(\Add0~27 ),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000000000005AA5;
defparam \Add0~29 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y4_N22
dffeas \j[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\j[3]~0_combout ),
	.sload(gnd),
	.ena(\j[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j[7]),
	.prn(vcc));
// synopsys translate_off
defparam \j[7] .is_wysiwyg = "true";
defparam \j[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N15
cyclonev_lcell_comb \addr_h~9 (
// Equation(s):
// \addr_h~9_combout  = ( \addr_h~1_combout  & ( (!\addr_h~0_combout  & (j[7])) # (\addr_h~0_combout  & ((i[7]))) ) ) # ( !\addr_h~1_combout  )

	.dataa(!j[7]),
	.datab(gnd),
	.datac(!\addr_h~0_combout ),
	.datad(!i[7]),
	.datae(gnd),
	.dataf(!\addr_h~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_h~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_h~9 .extended_lut = "off";
defparam \addr_h~9 .lut_mask = 64'hFFFFFFFF505F505F;
defparam \addr_h~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N6
cyclonev_lcell_comb \si[0]~0 (
// Equation(s):
// \si[0]~0_combout  = ( \rst_n~input_o  & ( \state.00010~q  & ( (!\rdy_h~q  & (((!\always0~2_combout ) # (!\always0~0_combout )))) # (\rdy_h~q  & (!\en~input_o  & ((!\always0~2_combout ) # (!\always0~0_combout )))) ) ) )

	.dataa(!\rdy_h~q ),
	.datab(!\en~input_o ),
	.datac(!\always0~2_combout ),
	.datad(!\always0~0_combout ),
	.datae(!\rst_n~input_o ),
	.dataf(!\state.00010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\si[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \si[0]~0 .extended_lut = "off";
defparam \si[0]~0 .lut_mask = 64'h000000000000EEE0;
defparam \si[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N14
dffeas \si[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rddata[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\si[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(si[0]),
	.prn(vcc));
// synopsys translate_off
defparam \si[0] .is_wysiwyg = "true";
defparam \si[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N9
cyclonev_lcell_comb \sj[0]~0 (
// Equation(s):
// \sj[0]~0_combout  = ( \state.01001~q  & ( \rst_n~input_o  & ( (!\rdy_h~q  & (((!\always0~0_combout ) # (!\always0~2_combout )))) # (\rdy_h~q  & (!\en~input_o  & ((!\always0~0_combout ) # (!\always0~2_combout )))) ) ) )

	.dataa(!\rdy_h~q ),
	.datab(!\en~input_o ),
	.datac(!\always0~0_combout ),
	.datad(!\always0~2_combout ),
	.datae(!\state.01001~q ),
	.dataf(!\rst_n~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sj[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sj[0]~0 .extended_lut = "off";
defparam \sj[0]~0 .lut_mask = 64'h000000000000EEE0;
defparam \sj[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N59
dffeas \sj[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rddata[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sj[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sj[0]),
	.prn(vcc));
// synopsys translate_off
defparam \sj[0] .is_wysiwyg = "true";
defparam \sj[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N57
cyclonev_lcell_comb \wrdata_h~0 (
// Equation(s):
// \wrdata_h~0_combout  = (!\state.00011~q  & ((!\state.00100~q ) # ((sj[0])))) # (\state.00011~q  & (((si[0]))))

	.dataa(!\state.00011~q ),
	.datab(!\state.00100~q ),
	.datac(!si[0]),
	.datad(!sj[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wrdata_h~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wrdata_h~0 .extended_lut = "off";
defparam \wrdata_h~0 .lut_mask = 64'h8DAF8DAF8DAF8DAF;
defparam \wrdata_h~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N5
dffeas \si[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rddata[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\si[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(si[1]),
	.prn(vcc));
// synopsys translate_off
defparam \si[1] .is_wysiwyg = "true";
defparam \si[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y2_N8
dffeas \sj[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rddata[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sj[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sj[1]),
	.prn(vcc));
// synopsys translate_off
defparam \sj[1] .is_wysiwyg = "true";
defparam \sj[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N6
cyclonev_lcell_comb \wrdata_h~1 (
// Equation(s):
// \wrdata_h~1_combout  = (!\state.00011~q  & ((!\state.00100~q ) # ((sj[1])))) # (\state.00011~q  & (((si[1]))))

	.dataa(!\state.00011~q ),
	.datab(!\state.00100~q ),
	.datac(!si[1]),
	.datad(!sj[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wrdata_h~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wrdata_h~1 .extended_lut = "off";
defparam \wrdata_h~1 .lut_mask = 64'h8DAF8DAF8DAF8DAF;
defparam \wrdata_h~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N11
dffeas \sj[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rddata[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sj[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sj[2]),
	.prn(vcc));
// synopsys translate_off
defparam \sj[2] .is_wysiwyg = "true";
defparam \sj[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y2_N28
dffeas \si[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rddata[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\si[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(si[2]),
	.prn(vcc));
// synopsys translate_off
defparam \si[2] .is_wysiwyg = "true";
defparam \si[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N9
cyclonev_lcell_comb \wrdata_h~2 (
// Equation(s):
// \wrdata_h~2_combout  = ( si[2] & ( ((!\state.00100~q ) # (sj[2])) # (\state.00011~q ) ) ) # ( !si[2] & ( (!\state.00011~q  & ((!\state.00100~q ) # (sj[2]))) ) )

	.dataa(!\state.00011~q ),
	.datab(!\state.00100~q ),
	.datac(gnd),
	.datad(!sj[2]),
	.datae(gnd),
	.dataf(!si[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wrdata_h~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wrdata_h~2 .extended_lut = "off";
defparam \wrdata_h~2 .lut_mask = 64'h88AA88AADDFFDDFF;
defparam \wrdata_h~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N38
dffeas \sj[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rddata[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sj[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sj[3]),
	.prn(vcc));
// synopsys translate_off
defparam \sj[3] .is_wysiwyg = "true";
defparam \sj[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y2_N22
dffeas \si[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rddata[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\si[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(si[3]),
	.prn(vcc));
// synopsys translate_off
defparam \si[3] .is_wysiwyg = "true";
defparam \si[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N36
cyclonev_lcell_comb \wrdata_h~3 (
// Equation(s):
// \wrdata_h~3_combout  = ( si[3] & ( ((!\state.00100~q ) # (sj[3])) # (\state.00011~q ) ) ) # ( !si[3] & ( (!\state.00011~q  & ((!\state.00100~q ) # (sj[3]))) ) )

	.dataa(!\state.00011~q ),
	.datab(!\state.00100~q ),
	.datac(gnd),
	.datad(!sj[3]),
	.datae(gnd),
	.dataf(!si[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wrdata_h~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wrdata_h~3 .extended_lut = "off";
defparam \wrdata_h~3 .lut_mask = 64'h88AA88AADDFFDDFF;
defparam \wrdata_h~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N41
dffeas \sj[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rddata[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sj[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sj[4]),
	.prn(vcc));
// synopsys translate_off
defparam \sj[4] .is_wysiwyg = "true";
defparam \sj[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y2_N35
dffeas \si[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rddata[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\si[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(si[4]),
	.prn(vcc));
// synopsys translate_off
defparam \si[4] .is_wysiwyg = "true";
defparam \si[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N39
cyclonev_lcell_comb \wrdata_h~4 (
// Equation(s):
// \wrdata_h~4_combout  = ( si[4] & ( ((!\state.00100~q ) # (sj[4])) # (\state.00011~q ) ) ) # ( !si[4] & ( (!\state.00011~q  & ((!\state.00100~q ) # (sj[4]))) ) )

	.dataa(!\state.00011~q ),
	.datab(!\state.00100~q ),
	.datac(gnd),
	.datad(!sj[4]),
	.datae(gnd),
	.dataf(!si[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wrdata_h~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wrdata_h~4 .extended_lut = "off";
defparam \wrdata_h~4 .lut_mask = 64'h88AA88AADDFFDDFF;
defparam \wrdata_h~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N50
dffeas \sj[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rddata[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sj[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sj[5]),
	.prn(vcc));
// synopsys translate_off
defparam \sj[5] .is_wysiwyg = "true";
defparam \sj[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N30
cyclonev_lcell_comb \si[5]~feeder (
// Equation(s):
// \si[5]~feeder_combout  = ( \rddata[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rddata[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\si[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \si[5]~feeder .extended_lut = "off";
defparam \si[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \si[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N31
dffeas \si[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\si[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\si[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(si[5]),
	.prn(vcc));
// synopsys translate_off
defparam \si[5] .is_wysiwyg = "true";
defparam \si[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N48
cyclonev_lcell_comb \wrdata_h~5 (
// Equation(s):
// \wrdata_h~5_combout  = ( sj[5] & ( si[5] ) ) # ( !sj[5] & ( si[5] & ( (!\state.00100~q ) # (\state.00011~q ) ) ) ) # ( sj[5] & ( !si[5] & ( !\state.00011~q  ) ) ) # ( !sj[5] & ( !si[5] & ( (!\state.00100~q  & !\state.00011~q ) ) ) )

	.dataa(gnd),
	.datab(!\state.00100~q ),
	.datac(!\state.00011~q ),
	.datad(gnd),
	.datae(!sj[5]),
	.dataf(!si[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wrdata_h~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wrdata_h~5 .extended_lut = "off";
defparam \wrdata_h~5 .lut_mask = 64'hC0C0F0F0CFCFFFFF;
defparam \wrdata_h~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N44
dffeas \sj[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rddata[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sj[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sj[6]),
	.prn(vcc));
// synopsys translate_off
defparam \sj[6] .is_wysiwyg = "true";
defparam \sj[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y2_N26
dffeas \si[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rddata[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\si[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(si[6]),
	.prn(vcc));
// synopsys translate_off
defparam \si[6] .is_wysiwyg = "true";
defparam \si[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N42
cyclonev_lcell_comb \wrdata_h~6 (
// Equation(s):
// \wrdata_h~6_combout  = ( si[6] & ( ((!\state.00100~q ) # (sj[6])) # (\state.00011~q ) ) ) # ( !si[6] & ( (!\state.00011~q  & ((!\state.00100~q ) # (sj[6]))) ) )

	.dataa(!\state.00011~q ),
	.datab(!\state.00100~q ),
	.datac(gnd),
	.datad(!sj[6]),
	.datae(gnd),
	.dataf(!si[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wrdata_h~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wrdata_h~6 .extended_lut = "off";
defparam \wrdata_h~6 .lut_mask = 64'h88AA88AADDFFDDFF;
defparam \wrdata_h~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N47
dffeas \sj[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rddata[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sj[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sj[7]),
	.prn(vcc));
// synopsys translate_off
defparam \sj[7] .is_wysiwyg = "true";
defparam \sj[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y2_N20
dffeas \si[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rddata[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\si[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(si[7]),
	.prn(vcc));
// synopsys translate_off
defparam \si[7] .is_wysiwyg = "true";
defparam \si[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N45
cyclonev_lcell_comb \wrdata_h~7 (
// Equation(s):
// \wrdata_h~7_combout  = ( si[7] & ( ((!\state.00100~q ) # (sj[7])) # (\state.00011~q ) ) ) # ( !si[7] & ( (!\state.00011~q  & ((!\state.00100~q ) # (sj[7]))) ) )

	.dataa(!\state.00011~q ),
	.datab(!\state.00100~q ),
	.datac(gnd),
	.datad(!sj[7]),
	.datae(gnd),
	.dataf(!si[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wrdata_h~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wrdata_h~7 .extended_lut = "off";
defparam \wrdata_h~7 .lut_mask = 64'h88AA88AADDFFDDFF;
defparam \wrdata_h~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N54
cyclonev_lcell_comb \wrdata_h~8 (
// Equation(s):
// \wrdata_h~8_combout  = (\state.00100~q ) # (\state.00011~q )

	.dataa(!\state.00011~q ),
	.datab(!\state.00100~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wrdata_h~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wrdata_h~8 .extended_lut = "off";
defparam \wrdata_h~8 .lut_mask = 64'h7777777777777777;
defparam \wrdata_h~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y24_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
