TimeQuest Timing Analyzer report for LCDcontroller
<<<<<<< HEAD
Sat Jun 23 23:12:44 2018
=======
<<<<<<< HEAD
Sat Jun 23 23:54:13 2018
=======
Sun Jul 01 21:40:46 2018
>>>>>>> 216d4b2a943b65d61a996758fb30b1ac3cce30d8
>>>>>>> justLcdControler
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'clk'
 13. Slow Model Hold: 'clk'
 14. Slow Model Minimum Pulse Width: 'clk'
<<<<<<< HEAD
 15. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Propagation Delay
 21. Minimum Propagation Delay
 22. Output Enable Times
 23. Minimum Output Enable Times
 24. Output Disable Times
 25. Minimum Output Disable Times
 26. Fast Model Setup Summary
 27. Fast Model Hold Summary
 28. Fast Model Recovery Summary
 29. Fast Model Removal Summary
 30. Fast Model Minimum Pulse Width Summary
 31. Fast Model Setup: 'clk'
 32. Fast Model Hold: 'clk'
 33. Fast Model Minimum Pulse Width: 'clk'
 34. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Propagation Delay
 40. Minimum Propagation Delay
 41. Output Enable Times
 42. Minimum Output Enable Times
 43. Output Disable Times
 44. Minimum Output Disable Times
 45. Multicorner Timing Analysis Summary
 46. Setup Times
 47. Hold Times
 48. Clock to Output Times
 49. Minimum Clock to Output Times
 50. Progagation Delay
 51. Minimum Progagation Delay
 52. Setup Transfers
 53. Hold Transfers
 54. Report TCCS
 55. Report RSKM
 56. Unconstrained Paths
 57. TimeQuest Timing Analyzer Messages
=======
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Propagation Delay
 20. Minimum Propagation Delay
 21. Output Enable Times
 22. Minimum Output Enable Times
 23. Output Disable Times
 24. Minimum Output Disable Times
 25. Fast Model Setup Summary
 26. Fast Model Hold Summary
 27. Fast Model Recovery Summary
 28. Fast Model Removal Summary
 29. Fast Model Minimum Pulse Width Summary
 30. Fast Model Setup: 'clk'
 31. Fast Model Hold: 'clk'
 32. Fast Model Minimum Pulse Width: 'clk'
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Propagation Delay
 38. Minimum Propagation Delay
 39. Output Enable Times
 40. Minimum Output Enable Times
 41. Output Disable Times
 42. Minimum Output Disable Times
 43. Multicorner Timing Analysis Summary
 44. Setup Times
 45. Hold Times
 46. Clock to Output Times
 47. Minimum Clock to Output Times
 48. Progagation Delay
 49. Minimum Progagation Delay
 50. Setup Transfers
 51. Hold Transfers
 52. Report TCCS
 53. Report RSKM
 54. Unconstrained Paths
 55. TimeQuest Timing Analyzer Messages
>>>>>>> justLcdControler



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name      ; LCDcontroller                                      ;
; Device Family      ; Cyclone II                                         ;
; Device Name        ; EP2C35F672C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
<<<<<<< HEAD
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-12        ;   0.0%      ;
+----------------------------+-------------+
=======
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;   0.0%      ;
+----------------------------+-------------+
<<<<<<< HEAD
=======
>>>>>>> justLcdControler


+-----------------------------------------------------------------+
; SDC File List                                                   ;
+-----------------------------+--------+--------------------------+
; SDC File Path               ; Status ; Read at                  ;
+-----------------------------+--------+--------------------------+
<<<<<<< HEAD
; ../source/LCDcontroller.sdc ; OK     ; Sat Jun 23 23:12:43 2018 ;
+-----------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; clk                 ; Base ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
=======
; ../source/LCDcontroller.sdc ; OK     ; Sun Jul 01 21:40:45 2018 ;
+-----------------------------+--------+--------------------------+
>>>>>>> 216d4b2a943b65d61a996758fb30b1ac3cce30d8


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
>>>>>>> justLcdControler


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
<<<<<<< HEAD
; 144.47 MHz ; 144.47 MHz      ; clk        ;      ;
=======
; 134.66 MHz ; 134.66 MHz      ; clk        ;      ;
>>>>>>> justLcdControler
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
<<<<<<< HEAD
; clk   ; 13.078 ; 0.000         ;
=======
; clk   ; 12.574 ; 0.000         ;
>>>>>>> justLcdControler
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 0.391 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


<<<<<<< HEAD
+----------------------------------------------+
; Slow Model Minimum Pulse Width Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk                 ; 7.620  ; 0.000         ;
; altera_reserved_tck ; 97.778 ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.078 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a32~portb_address_reg6  ; clk          ; clk         ; 20.000       ; 0.066      ; 6.953      ;
; 13.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a39~portb_address_reg3  ; clk          ; clk         ; 20.000       ; 0.072      ; 6.779      ;
; 13.259 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a43~portb_address_reg3  ; clk          ; clk         ; 20.000       ; 0.077      ; 6.783      ;
; 13.265 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a10~portb_address_reg3  ; clk          ; clk         ; 20.000       ; 0.081      ; 6.781      ;
; 13.293 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a49~portb_address_reg3  ; clk          ; clk         ; 20.000       ; 0.064      ; 6.736      ;
; 13.314 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a43~portb_address_reg10 ; clk          ; clk         ; 20.000       ; 0.077      ; 6.728      ;
; 13.326 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a10~portb_address_reg10 ; clk          ; clk         ; 20.000       ; 0.081      ; 6.720      ;
; 13.334 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a39~portb_address_reg10 ; clk          ; clk         ; 20.000       ; 0.072      ; 6.703      ;
; 13.347 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a64~portb_address_reg6  ; clk          ; clk         ; 20.000       ; 0.045      ; 6.663      ;
; 13.347 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a11~portb_address_reg6  ; clk          ; clk         ; 20.000       ; 0.060      ; 6.678      ;
; 13.352 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a31~portb_address_reg6  ; clk          ; clk         ; 20.000       ; 0.053      ; 6.666      ;
; 13.362 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a65~portb_address_reg6  ; clk          ; clk         ; 20.000       ; 0.035      ; 6.638      ;
; 13.611 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a10~portb_address_reg11 ; clk          ; clk         ; 20.000       ; 0.081      ; 6.435      ;
; 13.613 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a12~portb_address_reg3  ; clk          ; clk         ; 20.000       ; 0.056      ; 6.408      ;
; 13.614 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a49~portb_address_reg10 ; clk          ; clk         ; 20.000       ; 0.064      ; 6.415      ;
; 13.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a43~portb_address_reg11 ; clk          ; clk         ; 20.000       ; 0.077      ; 6.421      ;
; 13.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a6~portb_address_reg3   ; clk          ; clk         ; 20.000       ; 0.047      ; 6.390      ;
; 13.623 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a12~portb_address_reg10 ; clk          ; clk         ; 20.000       ; 0.056      ; 6.398      ;
; 13.635 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a6~portb_address_reg10  ; clk          ; clk         ; 20.000       ; 0.047      ; 6.377      ;
; 13.639 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a47~portb_address_reg3  ; clk          ; clk         ; 20.000       ; 0.056      ; 6.382      ;
; 13.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a47~portb_address_reg10 ; clk          ; clk         ; 20.000       ; 0.056      ; 6.379      ;
; 13.647 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a44~portb_address_reg6  ; clk          ; clk         ; 20.000       ; 0.045      ; 6.363      ;
; 13.659 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a14~portb_address_reg3  ; clk          ; clk         ; 20.000       ; 0.064      ; 6.370      ;
; 13.663 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a62~portb_address_reg6  ; clk          ; clk         ; 20.000       ; 0.052      ; 6.354      ;
; 13.680 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                 ; clk          ; clk         ; 20.000       ; -0.033     ; 6.323      ;
; 13.680 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a61~portb_address_reg6  ; clk          ; clk         ; 20.000       ; 0.059      ; 6.344      ;
; 13.747 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                 ; clk          ; clk         ; 20.000       ; -0.033     ; 6.256      ;
; 13.753 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a39~portb_address_reg11 ; clk          ; clk         ; 20.000       ; 0.102      ; 6.314      ;
; 13.753 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a39~portb_address_reg10 ; clk          ; clk         ; 20.000       ; 0.102      ; 6.314      ;
; 13.753 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a39~portb_address_reg9  ; clk          ; clk         ; 20.000       ; 0.102      ; 6.314      ;
; 13.753 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a39~portb_address_reg8  ; clk          ; clk         ; 20.000       ; 0.102      ; 6.314      ;
; 13.753 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a39~portb_address_reg7  ; clk          ; clk         ; 20.000       ; 0.102      ; 6.314      ;
; 13.753 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a39~portb_address_reg6  ; clk          ; clk         ; 20.000       ; 0.102      ; 6.314      ;
; 13.753 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a39~portb_address_reg5  ; clk          ; clk         ; 20.000       ; 0.102      ; 6.314      ;
; 13.753 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a39~portb_address_reg4  ; clk          ; clk         ; 20.000       ; 0.102      ; 6.314      ;
; 13.753 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a39~portb_address_reg3  ; clk          ; clk         ; 20.000       ; 0.102      ; 6.314      ;
; 13.753 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a39~portb_address_reg2  ; clk          ; clk         ; 20.000       ; 0.102      ; 6.314      ;
; 13.753 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a39~portb_address_reg1  ; clk          ; clk         ; 20.000       ; 0.102      ; 6.314      ;
; 13.753 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a39~portb_address_reg0  ; clk          ; clk         ; 20.000       ; 0.102      ; 6.314      ;
; 13.753 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a39~portb_datain_reg0   ; clk          ; clk         ; 20.000       ; 0.086      ; 6.298      ;
; 13.753 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a39~portb_we_reg        ; clk          ; clk         ; 20.000       ; 0.102      ; 6.314      ;
; 13.760 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a43~portb_address_reg11 ; clk          ; clk         ; 20.000       ; 0.107      ; 6.312      ;
; 13.760 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a43~portb_address_reg10 ; clk          ; clk         ; 20.000       ; 0.107      ; 6.312      ;
; 13.760 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a43~portb_address_reg9  ; clk          ; clk         ; 20.000       ; 0.107      ; 6.312      ;
; 13.760 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a43~portb_address_reg8  ; clk          ; clk         ; 20.000       ; 0.107      ; 6.312      ;
; 13.760 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a43~portb_address_reg7  ; clk          ; clk         ; 20.000       ; 0.107      ; 6.312      ;
; 13.760 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a43~portb_address_reg6  ; clk          ; clk         ; 20.000       ; 0.107      ; 6.312      ;
; 13.760 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a43~portb_address_reg5  ; clk          ; clk         ; 20.000       ; 0.107      ; 6.312      ;
; 13.760 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a43~portb_address_reg4  ; clk          ; clk         ; 20.000       ; 0.107      ; 6.312      ;
; 13.760 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a43~portb_address_reg3  ; clk          ; clk         ; 20.000       ; 0.107      ; 6.312      ;
; 13.760 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a43~portb_address_reg2  ; clk          ; clk         ; 20.000       ; 0.107      ; 6.312      ;
; 13.760 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a43~portb_address_reg1  ; clk          ; clk         ; 20.000       ; 0.107      ; 6.312      ;
; 13.760 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a43~portb_address_reg0  ; clk          ; clk         ; 20.000       ; 0.107      ; 6.312      ;
; 13.760 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a43~portb_datain_reg0   ; clk          ; clk         ; 20.000       ; 0.091      ; 6.296      ;
; 13.760 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a43~portb_we_reg        ; clk          ; clk         ; 20.000       ; 0.107      ; 6.312      ;
; 13.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a49~portb_address_reg11 ; clk          ; clk         ; 20.000       ; 0.094      ; 6.295      ;
; 13.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a49~portb_address_reg10 ; clk          ; clk         ; 20.000       ; 0.094      ; 6.295      ;
; 13.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a49~portb_address_reg9  ; clk          ; clk         ; 20.000       ; 0.094      ; 6.295      ;
; 13.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a49~portb_address_reg8  ; clk          ; clk         ; 20.000       ; 0.094      ; 6.295      ;
; 13.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a49~portb_address_reg7  ; clk          ; clk         ; 20.000       ; 0.094      ; 6.295      ;
; 13.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a49~portb_address_reg6  ; clk          ; clk         ; 20.000       ; 0.094      ; 6.295      ;
; 13.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a49~portb_address_reg5  ; clk          ; clk         ; 20.000       ; 0.094      ; 6.295      ;
; 13.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a49~portb_address_reg4  ; clk          ; clk         ; 20.000       ; 0.094      ; 6.295      ;
; 13.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a49~portb_address_reg3  ; clk          ; clk         ; 20.000       ; 0.094      ; 6.295      ;
; 13.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a49~portb_address_reg2  ; clk          ; clk         ; 20.000       ; 0.094      ; 6.295      ;
; 13.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a49~portb_address_reg1  ; clk          ; clk         ; 20.000       ; 0.094      ; 6.295      ;
; 13.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a49~portb_address_reg0  ; clk          ; clk         ; 20.000       ; 0.094      ; 6.295      ;
; 13.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a49~portb_datain_reg0   ; clk          ; clk         ; 20.000       ; 0.078      ; 6.279      ;
; 13.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a49~portb_we_reg        ; clk          ; clk         ; 20.000       ; 0.094      ; 6.295      ;
; 13.778 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a52~portb_address_reg11 ; clk          ; clk         ; 20.000       ; 0.104      ; 6.291      ;
; 13.778 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a52~portb_address_reg10 ; clk          ; clk         ; 20.000       ; 0.104      ; 6.291      ;
; 13.778 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a52~portb_address_reg9  ; clk          ; clk         ; 20.000       ; 0.104      ; 6.291      ;
; 13.778 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a52~portb_address_reg8  ; clk          ; clk         ; 20.000       ; 0.104      ; 6.291      ;
; 13.778 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a52~portb_address_reg7  ; clk          ; clk         ; 20.000       ; 0.104      ; 6.291      ;
; 13.778 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a52~portb_address_reg6  ; clk          ; clk         ; 20.000       ; 0.104      ; 6.291      ;
; 13.778 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a52~portb_address_reg5  ; clk          ; clk         ; 20.000       ; 0.104      ; 6.291      ;
; 13.778 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a52~portb_address_reg4  ; clk          ; clk         ; 20.000       ; 0.104      ; 6.291      ;
; 13.778 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a52~portb_address_reg3  ; clk          ; clk         ; 20.000       ; 0.104      ; 6.291      ;
; 13.778 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a52~portb_address_reg2  ; clk          ; clk         ; 20.000       ; 0.104      ; 6.291      ;
; 13.778 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a52~portb_address_reg1  ; clk          ; clk         ; 20.000       ; 0.104      ; 6.291      ;
; 13.778 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a52~portb_address_reg0  ; clk          ; clk         ; 20.000       ; 0.104      ; 6.291      ;
; 13.778 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a52~portb_datain_reg0   ; clk          ; clk         ; 20.000       ; 0.088      ; 6.275      ;
; 13.778 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a52~portb_we_reg        ; clk          ; clk         ; 20.000       ; 0.104      ; 6.291      ;
; 13.788 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a45~portb_address_reg11 ; clk          ; clk         ; 20.000       ; 0.089      ; 6.266      ;
; 13.788 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a45~portb_address_reg10 ; clk          ; clk         ; 20.000       ; 0.089      ; 6.266      ;
; 13.788 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a45~portb_address_reg9  ; clk          ; clk         ; 20.000       ; 0.089      ; 6.266      ;
; 13.788 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a45~portb_address_reg8  ; clk          ; clk         ; 20.000       ; 0.089      ; 6.266      ;
; 13.788 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a45~portb_address_reg7  ; clk          ; clk         ; 20.000       ; 0.089      ; 6.266      ;
; 13.788 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a45~portb_address_reg6  ; clk          ; clk         ; 20.000       ; 0.089      ; 6.266      ;
; 13.788 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a45~portb_address_reg5  ; clk          ; clk         ; 20.000       ; 0.089      ; 6.266      ;
; 13.788 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a45~portb_address_reg4  ; clk          ; clk         ; 20.000       ; 0.089      ; 6.266      ;
; 13.788 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a45~portb_address_reg3  ; clk          ; clk         ; 20.000       ; 0.089      ; 6.266      ;
; 13.788 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a45~portb_address_reg2  ; clk          ; clk         ; 20.000       ; 0.089      ; 6.266      ;
; 13.788 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a45~portb_address_reg1  ; clk          ; clk         ; 20.000       ; 0.089      ; 6.266      ;
; 13.788 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a45~portb_address_reg0  ; clk          ; clk         ; 20.000       ; 0.089      ; 6.266      ;
; 13.788 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a45~portb_datain_reg0   ; clk          ; clk         ; 20.000       ; 0.073      ; 6.250      ;
; 13.788 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a45~portb_we_reg        ; clk          ; clk         ; 20.000       ; 0.089      ; 6.266      ;
; 13.797 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a63~portb_address_reg11 ; clk          ; clk         ; 20.000       ; 0.110      ; 6.278      ;
; 13.797 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a63~portb_address_reg10 ; clk          ; clk         ; 20.000       ; 0.110      ; 6.278      ;
; 13.797 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a63~portb_address_reg9  ; clk          ; clk         ; 20.000       ; 0.110      ; 6.278      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; lcdController:myController|state.powerOn                                                                                                                                                                                 ; lcdController:myController|state.powerOn                                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; lcdController:myController|functionSetCounter.10                                                                                                                                                                         ; lcdController:myController|functionSetCounter.10                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; lcdController:myController|functionSetCounter.01                                                                                                                                                                         ; lcdController:myController|functionSetCounter.01                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; lcdController:myController|lcdReadWriteSel                                                                                                                                                                               ; lcdController:myController|lcdReadWriteSel                                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.513 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.779      ;
; 0.515 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][32]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][32]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][31]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][31]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][28]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][28]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][25]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][25]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][22]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][22]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][21]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][21]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][19]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][19]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][17]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][15]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][15]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][8]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.781      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[30]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][30]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[29]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][29]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[26]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][26]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[23]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][23]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][23]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][23]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][23]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][20]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[18]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][18]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][11]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.517 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.783      ;
; 0.518 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][32]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][32]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][31]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][31]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][27]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][27]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][24]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][24]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][18]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][16]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][14]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][12]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.784      ;
; 0.519 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][32]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][32]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][31]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][31]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][30]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][30]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][30]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][30]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][29]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][29]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][29]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][29]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][28]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][28]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][28]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][28]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][27]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][27]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][27]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][27]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][26]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][26]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][25]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][25]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][25]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][25]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][24]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][24]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][24]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][24]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][20]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][20]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][19]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][19]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][19]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][18]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][18]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][17]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][17]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][17]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][15]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][15]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][15]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.785      ;
; 0.520 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[12]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[12]                                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][26]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][26]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[22]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][22]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][21]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][21]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][20]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.786      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a12~portb_address_reg2  ;
+-------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+------------------------------------------------------------------------------+
; Setup Times                                                                  ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; lcdBackLightIn ; clk        ; 4.714  ; 4.714  ; Rise       ; clk             ;
; lcdBus[*]      ; clk        ; 4.856  ; 4.856  ; Rise       ; clk             ;
;  lcdBus[0]     ; clk        ; 4.196  ; 4.196  ; Rise       ; clk             ;
;  lcdBus[1]     ; clk        ; 4.144  ; 4.144  ; Rise       ; clk             ;
;  lcdBus[2]     ; clk        ; 4.084  ; 4.084  ; Rise       ; clk             ;
;  lcdBus[3]     ; clk        ; 4.377  ; 4.377  ; Rise       ; clk             ;
;  lcdBus[4]     ; clk        ; 4.098  ; 4.098  ; Rise       ; clk             ;
;  lcdBus[5]     ; clk        ; 4.655  ; 4.655  ; Rise       ; clk             ;
;  lcdBus[6]     ; clk        ; 4.111  ; 4.111  ; Rise       ; clk             ;
;  lcdBus[7]     ; clk        ; 4.856  ; 4.856  ; Rise       ; clk             ;
; lcdOn          ; clk        ; 5.607  ; 5.607  ; Rise       ; clk             ;
; switches[*]    ; clk        ; 4.827  ; 4.827  ; Rise       ; clk             ;
;  switches[0]   ; clk        ; 0.508  ; 0.508  ; Rise       ; clk             ;
;  switches[1]   ; clk        ; 0.427  ; 0.427  ; Rise       ; clk             ;
;  switches[2]   ; clk        ; 0.401  ; 0.401  ; Rise       ; clk             ;
;  switches[3]   ; clk        ; 0.520  ; 0.520  ; Rise       ; clk             ;
;  switches[4]   ; clk        ; 0.457  ; 0.457  ; Rise       ; clk             ;
;  switches[5]   ; clk        ; 0.663  ; 0.663  ; Rise       ; clk             ;
;  switches[6]   ; clk        ; 0.554  ; 0.554  ; Rise       ; clk             ;
;  switches[7]   ; clk        ; -0.142 ; -0.142 ; Rise       ; clk             ;
;  switches[8]   ; clk        ; -0.010 ; -0.010 ; Rise       ; clk             ;
;  switches[9]   ; clk        ; -0.037 ; -0.037 ; Rise       ; clk             ;
;  switches[10]  ; clk        ; 0.581  ; 0.581  ; Rise       ; clk             ;
;  switches[11]  ; clk        ; 1.211  ; 1.211  ; Rise       ; clk             ;
;  switches[12]  ; clk        ; 0.627  ; 0.627  ; Rise       ; clk             ;
;  switches[13]  ; clk        ; 4.410  ; 4.410  ; Rise       ; clk             ;
;  switches[14]  ; clk        ; 4.827  ; 4.827  ; Rise       ; clk             ;
;  switches[15]  ; clk        ; 4.767  ; 4.767  ; Rise       ; clk             ;
+----------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; lcdBackLightIn ; clk        ; -3.452 ; -3.452 ; Rise       ; clk             ;
; lcdBus[*]      ; clk        ; -3.218 ; -3.218 ; Rise       ; clk             ;
;  lcdBus[0]     ; clk        ; -3.795 ; -3.795 ; Rise       ; clk             ;
;  lcdBus[1]     ; clk        ; -3.332 ; -3.332 ; Rise       ; clk             ;
;  lcdBus[2]     ; clk        ; -3.403 ; -3.403 ; Rise       ; clk             ;
;  lcdBus[3]     ; clk        ; -3.898 ; -3.898 ; Rise       ; clk             ;
;  lcdBus[4]     ; clk        ; -3.779 ; -3.779 ; Rise       ; clk             ;
;  lcdBus[5]     ; clk        ; -3.937 ; -3.937 ; Rise       ; clk             ;
;  lcdBus[6]     ; clk        ; -3.729 ; -3.729 ; Rise       ; clk             ;
;  lcdBus[7]     ; clk        ; -3.218 ; -3.218 ; Rise       ; clk             ;
; lcdOn          ; clk        ; -4.396 ; -4.396 ; Rise       ; clk             ;
; switches[*]    ; clk        ; 0.728  ; 0.728  ; Rise       ; clk             ;
;  switches[0]   ; clk        ; 0.025  ; 0.025  ; Rise       ; clk             ;
;  switches[1]   ; clk        ; 0.268  ; 0.268  ; Rise       ; clk             ;
;  switches[2]   ; clk        ; 0.728  ; 0.728  ; Rise       ; clk             ;
;  switches[3]   ; clk        ; 0.142  ; 0.142  ; Rise       ; clk             ;
;  switches[4]   ; clk        ; 0.459  ; 0.459  ; Rise       ; clk             ;
;  switches[5]   ; clk        ; -0.363 ; -0.363 ; Rise       ; clk             ;
;  switches[6]   ; clk        ; 0.006  ; 0.006  ; Rise       ; clk             ;
;  switches[7]   ; clk        ; 0.545  ; 0.545  ; Rise       ; clk             ;
;  switches[8]   ; clk        ; 0.306  ; 0.306  ; Rise       ; clk             ;
;  switches[9]   ; clk        ; 0.549  ; 0.549  ; Rise       ; clk             ;
;  switches[10]  ; clk        ; -0.189 ; -0.189 ; Rise       ; clk             ;
;  switches[11]  ; clk        ; -0.265 ; -0.265 ; Rise       ; clk             ;
;  switches[12]  ; clk        ; -0.018 ; -0.018 ; Rise       ; clk             ;
;  switches[13]  ; clk        ; -3.965 ; -3.965 ; Rise       ; clk             ;
;  switches[14]  ; clk        ; -4.368 ; -4.368 ; Rise       ; clk             ;
;  switches[15]  ; clk        ; -3.972 ; -3.972 ; Rise       ; clk             ;
+----------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Clock to Output Times                                                       ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; errorLed1       ; clk        ; 9.727 ; 9.727 ; Rise       ; clk             ;
; lcdBus[*]       ; clk        ; 6.336 ; 6.336 ; Rise       ; clk             ;
;  lcdBus[0]      ; clk        ; 6.327 ; 6.327 ; Rise       ; clk             ;
;  lcdBus[1]      ; clk        ; 6.326 ; 6.326 ; Rise       ; clk             ;
;  lcdBus[2]      ; clk        ; 6.062 ; 6.062 ; Rise       ; clk             ;
;  lcdBus[3]      ; clk        ; 6.053 ; 6.053 ; Rise       ; clk             ;
;  lcdBus[4]      ; clk        ; 6.039 ; 6.039 ; Rise       ; clk             ;
;  lcdBus[5]      ; clk        ; 6.043 ; 6.043 ; Rise       ; clk             ;
;  lcdBus[6]      ; clk        ; 6.053 ; 6.053 ; Rise       ; clk             ;
;  lcdBus[7]      ; clk        ; 6.336 ; 6.336 ; Rise       ; clk             ;
; lcdReadWriteSel ; clk        ; 6.323 ; 6.323 ; Rise       ; clk             ;
+-----------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                               ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; errorLed1       ; clk        ; 9.727 ; 9.727 ; Rise       ; clk             ;
; lcdBus[*]       ; clk        ; 6.039 ; 6.039 ; Rise       ; clk             ;
;  lcdBus[0]      ; clk        ; 6.327 ; 6.327 ; Rise       ; clk             ;
;  lcdBus[1]      ; clk        ; 6.326 ; 6.326 ; Rise       ; clk             ;
;  lcdBus[2]      ; clk        ; 6.062 ; 6.062 ; Rise       ; clk             ;
;  lcdBus[3]      ; clk        ; 6.053 ; 6.053 ; Rise       ; clk             ;
;  lcdBus[4]      ; clk        ; 6.039 ; 6.039 ; Rise       ; clk             ;
;  lcdBus[5]      ; clk        ; 6.043 ; 6.043 ; Rise       ; clk             ;
;  lcdBus[6]      ; clk        ; 6.053 ; 6.053 ; Rise       ; clk             ;
;  lcdBus[7]      ; clk        ; 6.336 ; 6.336 ; Rise       ; clk             ;
; lcdReadWriteSel ; clk        ; 6.323 ; 6.323 ; Rise       ; clk             ;
+-----------------+------------+-------+-------+------------+-----------------+
=======
+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+-------+------------------------+
; Clock ; Slack ; End Point TNS          ;
+-------+-------+------------------------+
; clk   ; 7.873 ; 0.000                  ;
+-------+-------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                ;
+--------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.574 ; lcdStateMachine:myStateMachine|counter[12] ; lcdStateMachine:myStateMachine|counter[8]  ; clk          ; clk         ; 20.000       ; 0.000      ; 7.462      ;
; 12.574 ; lcdStateMachine:myStateMachine|counter[12] ; lcdStateMachine:myStateMachine|counter[9]  ; clk          ; clk         ; 20.000       ; 0.000      ; 7.462      ;
; 12.574 ; lcdStateMachine:myStateMachine|counter[12] ; lcdStateMachine:myStateMachine|counter[10] ; clk          ; clk         ; 20.000       ; 0.000      ; 7.462      ;
; 12.574 ; lcdStateMachine:myStateMachine|counter[12] ; lcdStateMachine:myStateMachine|counter[11] ; clk          ; clk         ; 20.000       ; 0.000      ; 7.462      ;
; 12.574 ; lcdStateMachine:myStateMachine|counter[12] ; lcdStateMachine:myStateMachine|counter[12] ; clk          ; clk         ; 20.000       ; 0.000      ; 7.462      ;
; 12.574 ; lcdStateMachine:myStateMachine|counter[12] ; lcdStateMachine:myStateMachine|counter[13] ; clk          ; clk         ; 20.000       ; 0.000      ; 7.462      ;
; 12.574 ; lcdStateMachine:myStateMachine|counter[12] ; lcdStateMachine:myStateMachine|counter[14] ; clk          ; clk         ; 20.000       ; 0.000      ; 7.462      ;
; 12.574 ; lcdStateMachine:myStateMachine|counter[12] ; lcdStateMachine:myStateMachine|counter[16] ; clk          ; clk         ; 20.000       ; 0.000      ; 7.462      ;
; 12.574 ; lcdStateMachine:myStateMachine|counter[12] ; lcdStateMachine:myStateMachine|counter[17] ; clk          ; clk         ; 20.000       ; 0.000      ; 7.462      ;
; 12.574 ; lcdStateMachine:myStateMachine|counter[12] ; lcdStateMachine:myStateMachine|counter[18] ; clk          ; clk         ; 20.000       ; 0.000      ; 7.462      ;
; 12.574 ; lcdStateMachine:myStateMachine|counter[12] ; lcdStateMachine:myStateMachine|counter[19] ; clk          ; clk         ; 20.000       ; 0.000      ; 7.462      ;
; 12.574 ; lcdStateMachine:myStateMachine|counter[12] ; lcdStateMachine:myStateMachine|counter[20] ; clk          ; clk         ; 20.000       ; 0.000      ; 7.462      ;
; 12.574 ; lcdStateMachine:myStateMachine|counter[12] ; lcdStateMachine:myStateMachine|counter[21] ; clk          ; clk         ; 20.000       ; 0.000      ; 7.462      ;
; 12.574 ; lcdStateMachine:myStateMachine|counter[12] ; lcdStateMachine:myStateMachine|counter[22] ; clk          ; clk         ; 20.000       ; 0.000      ; 7.462      ;
; 12.574 ; lcdStateMachine:myStateMachine|counter[12] ; lcdStateMachine:myStateMachine|counter[23] ; clk          ; clk         ; 20.000       ; 0.000      ; 7.462      ;
; 12.574 ; lcdStateMachine:myStateMachine|counter[12] ; lcdStateMachine:myStateMachine|counter[15] ; clk          ; clk         ; 20.000       ; 0.000      ; 7.462      ;
; 12.802 ; lcdStateMachine:myStateMachine|counter[10] ; lcdStateMachine:myStateMachine|counter[8]  ; clk          ; clk         ; 20.000       ; 0.000      ; 7.234      ;
; 12.802 ; lcdStateMachine:myStateMachine|counter[10] ; lcdStateMachine:myStateMachine|counter[9]  ; clk          ; clk         ; 20.000       ; 0.000      ; 7.234      ;
; 12.802 ; lcdStateMachine:myStateMachine|counter[10] ; lcdStateMachine:myStateMachine|counter[10] ; clk          ; clk         ; 20.000       ; 0.000      ; 7.234      ;
; 12.802 ; lcdStateMachine:myStateMachine|counter[10] ; lcdStateMachine:myStateMachine|counter[11] ; clk          ; clk         ; 20.000       ; 0.000      ; 7.234      ;
; 12.802 ; lcdStateMachine:myStateMachine|counter[10] ; lcdStateMachine:myStateMachine|counter[12] ; clk          ; clk         ; 20.000       ; 0.000      ; 7.234      ;
; 12.802 ; lcdStateMachine:myStateMachine|counter[10] ; lcdStateMachine:myStateMachine|counter[13] ; clk          ; clk         ; 20.000       ; 0.000      ; 7.234      ;
; 12.802 ; lcdStateMachine:myStateMachine|counter[10] ; lcdStateMachine:myStateMachine|counter[14] ; clk          ; clk         ; 20.000       ; 0.000      ; 7.234      ;
; 12.802 ; lcdStateMachine:myStateMachine|counter[10] ; lcdStateMachine:myStateMachine|counter[16] ; clk          ; clk         ; 20.000       ; 0.000      ; 7.234      ;
; 12.802 ; lcdStateMachine:myStateMachine|counter[10] ; lcdStateMachine:myStateMachine|counter[17] ; clk          ; clk         ; 20.000       ; 0.000      ; 7.234      ;
; 12.802 ; lcdStateMachine:myStateMachine|counter[10] ; lcdStateMachine:myStateMachine|counter[18] ; clk          ; clk         ; 20.000       ; 0.000      ; 7.234      ;
; 12.802 ; lcdStateMachine:myStateMachine|counter[10] ; lcdStateMachine:myStateMachine|counter[19] ; clk          ; clk         ; 20.000       ; 0.000      ; 7.234      ;
; 12.802 ; lcdStateMachine:myStateMachine|counter[10] ; lcdStateMachine:myStateMachine|counter[20] ; clk          ; clk         ; 20.000       ; 0.000      ; 7.234      ;
; 12.802 ; lcdStateMachine:myStateMachine|counter[10] ; lcdStateMachine:myStateMachine|counter[21] ; clk          ; clk         ; 20.000       ; 0.000      ; 7.234      ;
; 12.802 ; lcdStateMachine:myStateMachine|counter[10] ; lcdStateMachine:myStateMachine|counter[22] ; clk          ; clk         ; 20.000       ; 0.000      ; 7.234      ;
; 12.802 ; lcdStateMachine:myStateMachine|counter[10] ; lcdStateMachine:myStateMachine|counter[23] ; clk          ; clk         ; 20.000       ; 0.000      ; 7.234      ;
; 12.802 ; lcdStateMachine:myStateMachine|counter[10] ; lcdStateMachine:myStateMachine|counter[15] ; clk          ; clk         ; 20.000       ; 0.000      ; 7.234      ;
; 12.836 ; lcdStateMachine:myStateMachine|counter[0]  ; lcdStateMachine:myStateMachine|counter[8]  ; clk          ; clk         ; 20.000       ; 0.006      ; 7.206      ;
; 12.836 ; lcdStateMachine:myStateMachine|counter[0]  ; lcdStateMachine:myStateMachine|counter[9]  ; clk          ; clk         ; 20.000       ; 0.006      ; 7.206      ;
; 12.836 ; lcdStateMachine:myStateMachine|counter[0]  ; lcdStateMachine:myStateMachine|counter[10] ; clk          ; clk         ; 20.000       ; 0.006      ; 7.206      ;
; 12.836 ; lcdStateMachine:myStateMachine|counter[0]  ; lcdStateMachine:myStateMachine|counter[11] ; clk          ; clk         ; 20.000       ; 0.006      ; 7.206      ;
; 12.836 ; lcdStateMachine:myStateMachine|counter[0]  ; lcdStateMachine:myStateMachine|counter[12] ; clk          ; clk         ; 20.000       ; 0.006      ; 7.206      ;
; 12.836 ; lcdStateMachine:myStateMachine|counter[0]  ; lcdStateMachine:myStateMachine|counter[13] ; clk          ; clk         ; 20.000       ; 0.006      ; 7.206      ;
; 12.836 ; lcdStateMachine:myStateMachine|counter[0]  ; lcdStateMachine:myStateMachine|counter[14] ; clk          ; clk         ; 20.000       ; 0.006      ; 7.206      ;
; 12.836 ; lcdStateMachine:myStateMachine|counter[0]  ; lcdStateMachine:myStateMachine|counter[16] ; clk          ; clk         ; 20.000       ; 0.006      ; 7.206      ;
; 12.836 ; lcdStateMachine:myStateMachine|counter[0]  ; lcdStateMachine:myStateMachine|counter[17] ; clk          ; clk         ; 20.000       ; 0.006      ; 7.206      ;
; 12.836 ; lcdStateMachine:myStateMachine|counter[0]  ; lcdStateMachine:myStateMachine|counter[18] ; clk          ; clk         ; 20.000       ; 0.006      ; 7.206      ;
; 12.836 ; lcdStateMachine:myStateMachine|counter[0]  ; lcdStateMachine:myStateMachine|counter[19] ; clk          ; clk         ; 20.000       ; 0.006      ; 7.206      ;
; 12.836 ; lcdStateMachine:myStateMachine|counter[0]  ; lcdStateMachine:myStateMachine|counter[20] ; clk          ; clk         ; 20.000       ; 0.006      ; 7.206      ;
; 12.836 ; lcdStateMachine:myStateMachine|counter[0]  ; lcdStateMachine:myStateMachine|counter[21] ; clk          ; clk         ; 20.000       ; 0.006      ; 7.206      ;
; 12.836 ; lcdStateMachine:myStateMachine|counter[0]  ; lcdStateMachine:myStateMachine|counter[22] ; clk          ; clk         ; 20.000       ; 0.006      ; 7.206      ;
; 12.836 ; lcdStateMachine:myStateMachine|counter[0]  ; lcdStateMachine:myStateMachine|counter[23] ; clk          ; clk         ; 20.000       ; 0.006      ; 7.206      ;
; 12.836 ; lcdStateMachine:myStateMachine|counter[0]  ; lcdStateMachine:myStateMachine|counter[15] ; clk          ; clk         ; 20.000       ; 0.006      ; 7.206      ;
; 12.891 ; lcdStateMachine:myStateMachine|counter[12] ; lcdStateMachine:myStateMachine|counter[24] ; clk          ; clk         ; 20.000       ; 0.005      ; 7.150      ;
; 12.891 ; lcdStateMachine:myStateMachine|counter[12] ; lcdStateMachine:myStateMachine|counter[25] ; clk          ; clk         ; 20.000       ; 0.005      ; 7.150      ;
; 12.891 ; lcdStateMachine:myStateMachine|counter[12] ; lcdStateMachine:myStateMachine|counter[26] ; clk          ; clk         ; 20.000       ; 0.005      ; 7.150      ;
; 12.891 ; lcdStateMachine:myStateMachine|counter[12] ; lcdStateMachine:myStateMachine|counter[27] ; clk          ; clk         ; 20.000       ; 0.005      ; 7.150      ;
; 12.891 ; lcdStateMachine:myStateMachine|counter[12] ; lcdStateMachine:myStateMachine|counter[28] ; clk          ; clk         ; 20.000       ; 0.005      ; 7.150      ;
; 12.891 ; lcdStateMachine:myStateMachine|counter[12] ; lcdStateMachine:myStateMachine|counter[29] ; clk          ; clk         ; 20.000       ; 0.005      ; 7.150      ;
; 12.891 ; lcdStateMachine:myStateMachine|counter[12] ; lcdStateMachine:myStateMachine|counter[30] ; clk          ; clk         ; 20.000       ; 0.005      ; 7.150      ;
; 12.891 ; lcdStateMachine:myStateMachine|counter[12] ; lcdStateMachine:myStateMachine|counter[31] ; clk          ; clk         ; 20.000       ; 0.005      ; 7.150      ;
; 12.891 ; lcdStateMachine:myStateMachine|counter[12] ; lcdStateMachine:myStateMachine|counter[32] ; clk          ; clk         ; 20.000       ; 0.005      ; 7.150      ;
; 13.014 ; lcdStateMachine:myStateMachine|counter[11] ; lcdStateMachine:myStateMachine|counter[8]  ; clk          ; clk         ; 20.000       ; 0.000      ; 7.022      ;
; 13.014 ; lcdStateMachine:myStateMachine|counter[11] ; lcdStateMachine:myStateMachine|counter[9]  ; clk          ; clk         ; 20.000       ; 0.000      ; 7.022      ;
; 13.014 ; lcdStateMachine:myStateMachine|counter[11] ; lcdStateMachine:myStateMachine|counter[10] ; clk          ; clk         ; 20.000       ; 0.000      ; 7.022      ;
; 13.014 ; lcdStateMachine:myStateMachine|counter[11] ; lcdStateMachine:myStateMachine|counter[11] ; clk          ; clk         ; 20.000       ; 0.000      ; 7.022      ;
; 13.014 ; lcdStateMachine:myStateMachine|counter[11] ; lcdStateMachine:myStateMachine|counter[12] ; clk          ; clk         ; 20.000       ; 0.000      ; 7.022      ;
; 13.014 ; lcdStateMachine:myStateMachine|counter[11] ; lcdStateMachine:myStateMachine|counter[13] ; clk          ; clk         ; 20.000       ; 0.000      ; 7.022      ;
; 13.014 ; lcdStateMachine:myStateMachine|counter[11] ; lcdStateMachine:myStateMachine|counter[14] ; clk          ; clk         ; 20.000       ; 0.000      ; 7.022      ;
; 13.014 ; lcdStateMachine:myStateMachine|counter[11] ; lcdStateMachine:myStateMachine|counter[16] ; clk          ; clk         ; 20.000       ; 0.000      ; 7.022      ;
; 13.014 ; lcdStateMachine:myStateMachine|counter[11] ; lcdStateMachine:myStateMachine|counter[17] ; clk          ; clk         ; 20.000       ; 0.000      ; 7.022      ;
; 13.014 ; lcdStateMachine:myStateMachine|counter[11] ; lcdStateMachine:myStateMachine|counter[18] ; clk          ; clk         ; 20.000       ; 0.000      ; 7.022      ;
; 13.014 ; lcdStateMachine:myStateMachine|counter[11] ; lcdStateMachine:myStateMachine|counter[19] ; clk          ; clk         ; 20.000       ; 0.000      ; 7.022      ;
; 13.014 ; lcdStateMachine:myStateMachine|counter[11] ; lcdStateMachine:myStateMachine|counter[20] ; clk          ; clk         ; 20.000       ; 0.000      ; 7.022      ;
; 13.014 ; lcdStateMachine:myStateMachine|counter[11] ; lcdStateMachine:myStateMachine|counter[21] ; clk          ; clk         ; 20.000       ; 0.000      ; 7.022      ;
; 13.014 ; lcdStateMachine:myStateMachine|counter[11] ; lcdStateMachine:myStateMachine|counter[22] ; clk          ; clk         ; 20.000       ; 0.000      ; 7.022      ;
; 13.014 ; lcdStateMachine:myStateMachine|counter[11] ; lcdStateMachine:myStateMachine|counter[23] ; clk          ; clk         ; 20.000       ; 0.000      ; 7.022      ;
; 13.014 ; lcdStateMachine:myStateMachine|counter[11] ; lcdStateMachine:myStateMachine|counter[15] ; clk          ; clk         ; 20.000       ; 0.000      ; 7.022      ;
; 13.062 ; lcdStateMachine:myStateMachine|counter[14] ; lcdStateMachine:myStateMachine|counter[8]  ; clk          ; clk         ; 20.000       ; 0.000      ; 6.974      ;
; 13.062 ; lcdStateMachine:myStateMachine|counter[14] ; lcdStateMachine:myStateMachine|counter[9]  ; clk          ; clk         ; 20.000       ; 0.000      ; 6.974      ;
; 13.062 ; lcdStateMachine:myStateMachine|counter[14] ; lcdStateMachine:myStateMachine|counter[10] ; clk          ; clk         ; 20.000       ; 0.000      ; 6.974      ;
; 13.062 ; lcdStateMachine:myStateMachine|counter[14] ; lcdStateMachine:myStateMachine|counter[11] ; clk          ; clk         ; 20.000       ; 0.000      ; 6.974      ;
; 13.062 ; lcdStateMachine:myStateMachine|counter[14] ; lcdStateMachine:myStateMachine|counter[12] ; clk          ; clk         ; 20.000       ; 0.000      ; 6.974      ;
; 13.062 ; lcdStateMachine:myStateMachine|counter[14] ; lcdStateMachine:myStateMachine|counter[13] ; clk          ; clk         ; 20.000       ; 0.000      ; 6.974      ;
; 13.062 ; lcdStateMachine:myStateMachine|counter[14] ; lcdStateMachine:myStateMachine|counter[14] ; clk          ; clk         ; 20.000       ; 0.000      ; 6.974      ;
; 13.062 ; lcdStateMachine:myStateMachine|counter[14] ; lcdStateMachine:myStateMachine|counter[16] ; clk          ; clk         ; 20.000       ; 0.000      ; 6.974      ;
; 13.062 ; lcdStateMachine:myStateMachine|counter[14] ; lcdStateMachine:myStateMachine|counter[17] ; clk          ; clk         ; 20.000       ; 0.000      ; 6.974      ;
; 13.062 ; lcdStateMachine:myStateMachine|counter[14] ; lcdStateMachine:myStateMachine|counter[18] ; clk          ; clk         ; 20.000       ; 0.000      ; 6.974      ;
; 13.062 ; lcdStateMachine:myStateMachine|counter[14] ; lcdStateMachine:myStateMachine|counter[19] ; clk          ; clk         ; 20.000       ; 0.000      ; 6.974      ;
; 13.062 ; lcdStateMachine:myStateMachine|counter[14] ; lcdStateMachine:myStateMachine|counter[20] ; clk          ; clk         ; 20.000       ; 0.000      ; 6.974      ;
; 13.062 ; lcdStateMachine:myStateMachine|counter[14] ; lcdStateMachine:myStateMachine|counter[21] ; clk          ; clk         ; 20.000       ; 0.000      ; 6.974      ;
; 13.062 ; lcdStateMachine:myStateMachine|counter[14] ; lcdStateMachine:myStateMachine|counter[22] ; clk          ; clk         ; 20.000       ; 0.000      ; 6.974      ;
; 13.062 ; lcdStateMachine:myStateMachine|counter[14] ; lcdStateMachine:myStateMachine|counter[23] ; clk          ; clk         ; 20.000       ; 0.000      ; 6.974      ;
; 13.062 ; lcdStateMachine:myStateMachine|counter[14] ; lcdStateMachine:myStateMachine|counter[15] ; clk          ; clk         ; 20.000       ; 0.000      ; 6.974      ;
; 13.073 ; lcdStateMachine:myStateMachine|counter[3]  ; lcdStateMachine:myStateMachine|counter[8]  ; clk          ; clk         ; 20.000       ; 0.006      ; 6.969      ;
; 13.073 ; lcdStateMachine:myStateMachine|counter[3]  ; lcdStateMachine:myStateMachine|counter[9]  ; clk          ; clk         ; 20.000       ; 0.006      ; 6.969      ;
; 13.073 ; lcdStateMachine:myStateMachine|counter[3]  ; lcdStateMachine:myStateMachine|counter[10] ; clk          ; clk         ; 20.000       ; 0.006      ; 6.969      ;
; 13.073 ; lcdStateMachine:myStateMachine|counter[3]  ; lcdStateMachine:myStateMachine|counter[11] ; clk          ; clk         ; 20.000       ; 0.006      ; 6.969      ;
; 13.073 ; lcdStateMachine:myStateMachine|counter[3]  ; lcdStateMachine:myStateMachine|counter[12] ; clk          ; clk         ; 20.000       ; 0.006      ; 6.969      ;
; 13.073 ; lcdStateMachine:myStateMachine|counter[3]  ; lcdStateMachine:myStateMachine|counter[13] ; clk          ; clk         ; 20.000       ; 0.006      ; 6.969      ;
; 13.073 ; lcdStateMachine:myStateMachine|counter[3]  ; lcdStateMachine:myStateMachine|counter[14] ; clk          ; clk         ; 20.000       ; 0.006      ; 6.969      ;
; 13.073 ; lcdStateMachine:myStateMachine|counter[3]  ; lcdStateMachine:myStateMachine|counter[16] ; clk          ; clk         ; 20.000       ; 0.006      ; 6.969      ;
; 13.073 ; lcdStateMachine:myStateMachine|counter[3]  ; lcdStateMachine:myStateMachine|counter[17] ; clk          ; clk         ; 20.000       ; 0.006      ; 6.969      ;
; 13.073 ; lcdStateMachine:myStateMachine|counter[3]  ; lcdStateMachine:myStateMachine|counter[18] ; clk          ; clk         ; 20.000       ; 0.006      ; 6.969      ;
; 13.073 ; lcdStateMachine:myStateMachine|counter[3]  ; lcdStateMachine:myStateMachine|counter[19] ; clk          ; clk         ; 20.000       ; 0.006      ; 6.969      ;
+--------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; lcdStateMachine:myStateMachine|state.powerOn                ; lcdStateMachine:myStateMachine|state.powerOn                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; lcdStateMachine:myStateMachine|subStates.00                 ; lcdStateMachine:myStateMachine|subStates.00                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; lcdStateMachine:myStateMachine|subStates.subState2          ; lcdStateMachine:myStateMachine|subStates.subState2                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; lcdStateMachine:myStateMachine|displayOnOff                 ; lcdStateMachine:myStateMachine|displayOnOff                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; lcdStateMachine:myStateMachine|state.displayClear           ; lcdStateMachine:myStateMachine|state.displayClear                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; lcdStateMachine:myStateMachine|state.entryModeSet           ; lcdStateMachine:myStateMachine|state.entryModeSet                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; lcdStateMachine:myStateMachine|functionSetCase.00           ; lcdStateMachine:myStateMachine|functionSetCase.00                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; lcdStateMachine:myStateMachine|functionSetCase.functionSet2 ; lcdStateMachine:myStateMachine|functionSetCase.functionSet2                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; lcdStateMachine:myStateMachine|functionSetCase.functionSet3 ; lcdStateMachine:myStateMachine|functionSetCase.functionSet3                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; lcdStateMachine:myStateMachine|functionSetCase.functionSet4 ; lcdStateMachine:myStateMachine|functionSetCase.functionSet4                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; lcdStateMachine:myStateMachine|state.writeData              ; lcdStateMachine:myStateMachine|state.writeData                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; lcdStateMachine:myStateMachine|state.functionSet            ; lcdStateMachine:myStateMachine|state.functionSet                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; lcdStateMachine:myStateMachine|readEnable                   ; lcdStateMachine:myStateMachine|readEnable                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; lcdStateMachine:myStateMachine|lcdRsSelect                  ; lcdStateMachine:myStateMachine|lcdRsSelect                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.519 ; lcdStateMachine:myStateMachine|state.cursorLogicState       ; lcdStateMachine:myStateMachine|state.writeAddr                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.785      ;
; 0.529 ; lcdStateMachine:myStateMachine|functionSetCase.functionSet2 ; lcdStateMachine:myStateMachine|functionSetCase.functionSet3                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.795      ;
; 0.534 ; lcdStateMachine:myStateMachine|displayOnOff                 ; lcdStateMachine:myStateMachine|state.displayClear                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.800      ;
; 0.546 ; lcdStateMachine:myStateMachine|state.entryModeSet           ; lcdStateMachine:myStateMachine|state.displaySet                                                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.812      ;
; 0.565 ; lcdStateMachine:myStateMachine|state.functionSet            ; lcdStateMachine:myStateMachine|functionSetCase.00                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.831      ;
; 0.704 ; lcdStateMachine:myStateMachine|subStates.subState2          ; lcdStateMachine:myStateMachine|lcdEnableOut                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.970      ;
; 0.704 ; lcdStateMachine:myStateMachine|subStates.subState2          ; lcdStateMachine:myStateMachine|lcdBus[6]~en                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.970      ;
; 0.791 ; lcdStateMachine:myStateMachine|functionSetCase.functionSet3 ; lcdStateMachine:myStateMachine|functionSetCase.functionSet4                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 1.057      ;
; 0.795 ; lcdStateMachine:myStateMachine|counter[8]                   ; lcdStateMachine:myStateMachine|counter[8]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 1.061      ;
; 0.800 ; lcdStateMachine:myStateMachine|counter[25]                  ; lcdStateMachine:myStateMachine|counter[25]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 1.066      ;
; 0.804 ; lcdStateMachine:myStateMachine|counter[24]                  ; lcdStateMachine:myStateMachine|counter[24]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 1.070      ;
; 0.805 ; lcdStateMachine:myStateMachine|counter[9]                   ; lcdStateMachine:myStateMachine|counter[9]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 1.071      ;
; 0.806 ; lcdStateMachine:myStateMachine|counter[10]                  ; lcdStateMachine:myStateMachine|counter[10]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; lcdStateMachine:myStateMachine|counter[12]                  ; lcdStateMachine:myStateMachine|counter[12]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; lcdStateMachine:myStateMachine|counter[17]                  ; lcdStateMachine:myStateMachine|counter[17]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; lcdStateMachine:myStateMachine|counter[19]                  ; lcdStateMachine:myStateMachine|counter[19]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; lcdStateMachine:myStateMachine|counter[21]                  ; lcdStateMachine:myStateMachine|counter[21]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; lcdStateMachine:myStateMachine|counter[22]                  ; lcdStateMachine:myStateMachine|counter[22]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; lcdStateMachine:myStateMachine|counter[23]                  ; lcdStateMachine:myStateMachine|counter[23]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; lcdStateMachine:myStateMachine|counter[15]                  ; lcdStateMachine:myStateMachine|counter[15]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 1.072      ;
; 0.811 ; lcdStateMachine:myStateMachine|displayOnOff                 ; lcdStateMachine:myStateMachine|state.writeAddr                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 1.077      ;
; 0.813 ; lcdStateMachine:myStateMachine|counter[26]                  ; lcdStateMachine:myStateMachine|counter[26]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 1.079      ;
; 0.814 ; lcdStateMachine:myStateMachine|counter[28]                  ; lcdStateMachine:myStateMachine|counter[28]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; lcdStateMachine:myStateMachine|counter[31]                  ; lcdStateMachine:myStateMachine|counter[31]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 1.080      ;
; 0.820 ; lcdStateMachine:myStateMachine|addrCounter[0]               ; lcdStateMachine:myStateMachine|addrCounter[0]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.086      ;
; 0.821 ; lcdStateMachine:myStateMachine|addrCounter[2]               ; lcdStateMachine:myStateMachine|addrCounter[2]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.087      ;
; 0.821 ; lcdStateMachine:myStateMachine|addrCounter[5]               ; lcdStateMachine:myStateMachine|addrCounter[5]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.087      ;
; 0.829 ; lcdStateMachine:myStateMachine|counter[3]                   ; lcdStateMachine:myStateMachine|counter[3]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 1.095      ;
; 0.830 ; lcdStateMachine:myStateMachine|counter[1]                   ; lcdStateMachine:myStateMachine|counter[1]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 1.096      ;
; 0.833 ; lcdStateMachine:myStateMachine|counter[5]                   ; lcdStateMachine:myStateMachine|counter[5]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 1.099      ;
; 0.838 ; lcdStateMachine:myStateMachine|counter[11]                  ; lcdStateMachine:myStateMachine|counter[11]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; lcdStateMachine:myStateMachine|counter[18]                  ; lcdStateMachine:myStateMachine|counter[18]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; lcdStateMachine:myStateMachine|counter[20]                  ; lcdStateMachine:myStateMachine|counter[20]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; lcdStateMachine:myStateMachine|counter[32]                  ; lcdStateMachine:myStateMachine|counter[32]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 1.104      ;
; 0.839 ; lcdStateMachine:myStateMachine|counter[13]                  ; lcdStateMachine:myStateMachine|counter[13]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; lcdStateMachine:myStateMachine|counter[14]                  ; lcdStateMachine:myStateMachine|counter[14]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; lcdStateMachine:myStateMachine|state.writeData              ; lcdStateMachine:myStateMachine|readEnable                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 1.105      ;
; 0.842 ; lcdStateMachine:myStateMachine|counter[6]                   ; lcdStateMachine:myStateMachine|counter[6]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 1.108      ;
; 0.844 ; lcdStateMachine:myStateMachine|addrCounter[6]               ; lcdStateMachine:myStateMachine|addrCounter[6]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.110      ;
; 0.845 ; lcdStateMachine:myStateMachine|counter[27]                  ; lcdStateMachine:myStateMachine|counter[27]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 1.111      ;
; 0.845 ; lcdStateMachine:myStateMachine|counter[7]                   ; lcdStateMachine:myStateMachine|counter[7]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 1.111      ;
; 0.845 ; lcdStateMachine:myStateMachine|subStates.00                 ; lcdStateMachine:myStateMachine|subStates.subState2                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 1.111      ;
; 0.846 ; lcdStateMachine:myStateMachine|counter[16]                  ; lcdStateMachine:myStateMachine|counter[16]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 1.112      ;
; 0.846 ; lcdStateMachine:myStateMachine|counter[29]                  ; lcdStateMachine:myStateMachine|counter[29]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 1.112      ;
; 0.846 ; lcdStateMachine:myStateMachine|counter[30]                  ; lcdStateMachine:myStateMachine|counter[30]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 1.112      ;
; 0.851 ; lcdStateMachine:myStateMachine|addrCounter[1]               ; lcdStateMachine:myStateMachine|addrCounter[1]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.117      ;
; 0.853 ; lcdStateMachine:myStateMachine|addrCounter[3]               ; lcdStateMachine:myStateMachine|addrCounter[3]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.119      ;
; 0.853 ; lcdStateMachine:myStateMachine|addrCounter[4]               ; lcdStateMachine:myStateMachine|addrCounter[4]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.119      ;
; 0.855 ; lcdStateMachine:myStateMachine|counter[0]                   ; lcdStateMachine:myStateMachine|counter[0]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 1.121      ;
; 0.855 ; lcdStateMachine:myStateMachine|functionSetCase.functionSet4 ; lcdStateMachine:myStateMachine|state.functionSet                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 1.121      ;
; 0.859 ; lcdStateMachine:myStateMachine|counter[2]                   ; lcdStateMachine:myStateMachine|counter[2]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 1.125      ;
; 0.863 ; lcdStateMachine:myStateMachine|counter[4]                   ; lcdStateMachine:myStateMachine|counter[4]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 1.129      ;
; 0.867 ; lcdStateMachine:myStateMachine|functionSetCase.00           ; lcdStateMachine:myStateMachine|functionSetCase.functionSet2                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 1.133      ;
; 0.898 ; lcdStateMachine:myStateMachine|addrToRead[2]                ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; clk          ; clk         ; 0.000        ; 0.088      ; 1.220      ;
; 0.902 ; lcdStateMachine:myStateMachine|addrToRead[0]                ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.088      ; 1.224      ;
; 0.905 ; lcdStateMachine:myStateMachine|addrToRead[3]                ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; clk          ; clk         ; 0.000        ; 0.088      ; 1.227      ;
; 0.911 ; lcdStateMachine:myStateMachine|addrToRead[4]                ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; clk          ; clk         ; 0.000        ; 0.088      ; 1.233      ;
; 0.970 ; lcdStateMachine:myStateMachine|subStates.subState3          ; lcdStateMachine:myStateMachine|state.entryModeSet                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 1.236      ;
; 0.972 ; lcdStateMachine:myStateMachine|state.functionSet            ; lcdStateMachine:myStateMachine|functionSetCase.functionSet2                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 1.238      ;
; 0.972 ; lcdStateMachine:myStateMachine|state.functionSet            ; lcdStateMachine:myStateMachine|functionSetCase.functionSet3                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 1.238      ;
; 0.979 ; lcdStateMachine:myStateMachine|addrCounter[6]               ; lcdStateMachine:myStateMachine|lcdBus[6]~reg0                                                                        ; clk          ; clk         ; 0.000        ; -0.003     ; 1.242      ;
; 0.983 ; lcdStateMachine:myStateMachine|addrCounter[2]               ; lcdStateMachine:myStateMachine|addrToRead[2]                                                                         ; clk          ; clk         ; 0.000        ; -0.003     ; 1.246      ;
; 0.984 ; lcdStateMachine:myStateMachine|state.displayClear           ; lcdStateMachine:myStateMachine|lcdBus[0]~reg0                                                                        ; clk          ; clk         ; 0.000        ; -0.003     ; 1.247      ;
; 0.985 ; lcdStateMachine:myStateMachine|addrCounter[0]               ; lcdStateMachine:myStateMachine|addrToRead[0]                                                                         ; clk          ; clk         ; 0.000        ; -0.003     ; 1.248      ;
; 0.998 ; lcdStateMachine:myStateMachine|addrCounter[3]               ; lcdStateMachine:myStateMachine|addrToRead[3]                                                                         ; clk          ; clk         ; 0.000        ; -0.003     ; 1.261      ;
; 1.003 ; lcdStateMachine:myStateMachine|addrCounter[1]               ; lcdStateMachine:myStateMachine|lcdBus[1]~reg0                                                                        ; clk          ; clk         ; 0.000        ; -0.003     ; 1.266      ;
; 1.005 ; lcdStateMachine:myStateMachine|addrCounter[4]               ; lcdStateMachine:myStateMachine|addrToRead[4]                                                                         ; clk          ; clk         ; 0.000        ; -0.003     ; 1.268      ;
; 1.078 ; lcdStateMachine:myStateMachine|subStates.subState3          ; lcdStateMachine:myStateMachine|functionSetCase.functionSet3                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 1.344      ;
; 1.094 ; lcdStateMachine:myStateMachine|subStates.subState3          ; lcdStateMachine:myStateMachine|functionSetCase.00                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 1.360      ;
; 1.130 ; lcdStateMachine:myStateMachine|state.cursorLogicState       ; lcdStateMachine:myStateMachine|addrCounter[0]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.396      ;
; 1.130 ; lcdStateMachine:myStateMachine|state.cursorLogicState       ; lcdStateMachine:myStateMachine|addrCounter[1]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.396      ;
; 1.130 ; lcdStateMachine:myStateMachine|state.cursorLogicState       ; lcdStateMachine:myStateMachine|addrCounter[2]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.396      ;
; 1.130 ; lcdStateMachine:myStateMachine|state.cursorLogicState       ; lcdStateMachine:myStateMachine|addrCounter[3]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.396      ;
; 1.130 ; lcdStateMachine:myStateMachine|state.cursorLogicState       ; lcdStateMachine:myStateMachine|addrCounter[5]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.396      ;
; 1.130 ; lcdStateMachine:myStateMachine|state.cursorLogicState       ; lcdStateMachine:myStateMachine|addrCounter[6]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.396      ;
; 1.130 ; lcdStateMachine:myStateMachine|state.cursorLogicState       ; lcdStateMachine:myStateMachine|addrCounter[4]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.396      ;
; 1.178 ; lcdStateMachine:myStateMachine|counter[8]                   ; lcdStateMachine:myStateMachine|counter[9]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 1.444      ;
; 1.180 ; lcdStateMachine:myStateMachine|state.writeAddr              ; lcdStateMachine:myStateMachine|lcdBus[7]~reg0                                                                        ; clk          ; clk         ; 0.000        ; -0.003     ; 1.443      ;
; 1.183 ; lcdStateMachine:myStateMachine|counter[25]                  ; lcdStateMachine:myStateMachine|counter[26]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 1.449      ;
; 1.185 ; lcdStateMachine:myStateMachine|addrToRead[1]                ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; clk          ; clk         ; 0.000        ; 0.091      ; 1.510      ;
; 1.187 ; lcdStateMachine:myStateMachine|counter[24]                  ; lcdStateMachine:myStateMachine|counter[25]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 1.453      ;
; 1.188 ; lcdStateMachine:myStateMachine|counter[9]                   ; lcdStateMachine:myStateMachine|counter[10]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 1.454      ;
; 1.189 ; lcdStateMachine:myStateMachine|counter[21]                  ; lcdStateMachine:myStateMachine|counter[22]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; lcdStateMachine:myStateMachine|counter[22]                  ; lcdStateMachine:myStateMachine|counter[23]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; lcdStateMachine:myStateMachine|counter[10]                  ; lcdStateMachine:myStateMachine|counter[11]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; lcdStateMachine:myStateMachine|counter[17]                  ; lcdStateMachine:myStateMachine|counter[18]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 1.455      ;
+-------+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                                                                                ;
+-------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                               ;
+-------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lcdStateMachine:myStateMachine|addrCounter[0]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lcdStateMachine:myStateMachine|addrCounter[0]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lcdStateMachine:myStateMachine|addrCounter[1]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lcdStateMachine:myStateMachine|addrCounter[1]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lcdStateMachine:myStateMachine|addrCounter[2]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lcdStateMachine:myStateMachine|addrCounter[2]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lcdStateMachine:myStateMachine|addrCounter[3]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lcdStateMachine:myStateMachine|addrCounter[3]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lcdStateMachine:myStateMachine|addrCounter[4]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lcdStateMachine:myStateMachine|addrCounter[4]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lcdStateMachine:myStateMachine|addrCounter[5]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lcdStateMachine:myStateMachine|addrCounter[5]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lcdStateMachine:myStateMachine|addrCounter[6]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lcdStateMachine:myStateMachine|addrCounter[6]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lcdStateMachine:myStateMachine|addrToRead[0]                                                                         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lcdStateMachine:myStateMachine|addrToRead[0]                                                                         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lcdStateMachine:myStateMachine|addrToRead[1]                                                                         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lcdStateMachine:myStateMachine|addrToRead[1]                                                                         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lcdStateMachine:myStateMachine|addrToRead[2]                                                                         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lcdStateMachine:myStateMachine|addrToRead[2]                                                                         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lcdStateMachine:myStateMachine|addrToRead[3]                                                                         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lcdStateMachine:myStateMachine|addrToRead[3]                                                                         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lcdStateMachine:myStateMachine|addrToRead[4]                                                                         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lcdStateMachine:myStateMachine|addrToRead[4]                                                                         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lcdStateMachine:myStateMachine|counter[0]                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lcdStateMachine:myStateMachine|counter[0]                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lcdStateMachine:myStateMachine|counter[10]                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lcdStateMachine:myStateMachine|counter[10]                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lcdStateMachine:myStateMachine|counter[11]                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lcdStateMachine:myStateMachine|counter[11]                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lcdStateMachine:myStateMachine|counter[12]                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lcdStateMachine:myStateMachine|counter[12]                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lcdStateMachine:myStateMachine|counter[13]                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lcdStateMachine:myStateMachine|counter[13]                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lcdStateMachine:myStateMachine|counter[14]                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lcdStateMachine:myStateMachine|counter[14]                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lcdStateMachine:myStateMachine|counter[15]                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lcdStateMachine:myStateMachine|counter[15]                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lcdStateMachine:myStateMachine|counter[16]                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lcdStateMachine:myStateMachine|counter[16]                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lcdStateMachine:myStateMachine|counter[17]                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lcdStateMachine:myStateMachine|counter[17]                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lcdStateMachine:myStateMachine|counter[18]                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lcdStateMachine:myStateMachine|counter[18]                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lcdStateMachine:myStateMachine|counter[19]                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lcdStateMachine:myStateMachine|counter[19]                                                                           ;
+-------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; charCode[*]   ; clk        ; 0.575  ; 0.575  ; Rise       ; clk             ;
;  charCode[0]  ; clk        ; 0.318  ; 0.318  ; Rise       ; clk             ;
;  charCode[1]  ; clk        ; 0.338  ; 0.338  ; Rise       ; clk             ;
;  charCode[2]  ; clk        ; 0.313  ; 0.313  ; Rise       ; clk             ;
;  charCode[3]  ; clk        ; 0.534  ; 0.534  ; Rise       ; clk             ;
;  charCode[4]  ; clk        ; 0.288  ; 0.288  ; Rise       ; clk             ;
;  charCode[5]  ; clk        ; 0.575  ; 0.575  ; Rise       ; clk             ;
;  charCode[6]  ; clk        ; 0.253  ; 0.253  ; Rise       ; clk             ;
;  charCode[7]  ; clk        ; 0.180  ; 0.180  ; Rise       ; clk             ;
; lcdOnIn       ; clk        ; 6.838  ; 6.838  ; Rise       ; clk             ;
; writeAddr[*]  ; clk        ; 0.397  ; 0.397  ; Rise       ; clk             ;
;  writeAddr[0] ; clk        ; -0.216 ; -0.216 ; Rise       ; clk             ;
;  writeAddr[1] ; clk        ; -0.167 ; -0.167 ; Rise       ; clk             ;
;  writeAddr[2] ; clk        ; 0.350  ; 0.350  ; Rise       ; clk             ;
;  writeAddr[3] ; clk        ; 0.159  ; 0.159  ; Rise       ; clk             ;
;  writeAddr[4] ; clk        ; 0.397  ; 0.397  ; Rise       ; clk             ;
; writeEnable   ; clk        ; 5.539  ; 5.539  ; Rise       ; clk             ;
+---------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; charCode[*]   ; clk        ; 0.089  ; 0.089  ; Rise       ; clk             ;
;  charCode[0]  ; clk        ; -0.049 ; -0.049 ; Rise       ; clk             ;
;  charCode[1]  ; clk        ; -0.069 ; -0.069 ; Rise       ; clk             ;
;  charCode[2]  ; clk        ; -0.044 ; -0.044 ; Rise       ; clk             ;
;  charCode[3]  ; clk        ; -0.265 ; -0.265 ; Rise       ; clk             ;
;  charCode[4]  ; clk        ; -0.019 ; -0.019 ; Rise       ; clk             ;
;  charCode[5]  ; clk        ; -0.306 ; -0.306 ; Rise       ; clk             ;
;  charCode[6]  ; clk        ; 0.016  ; 0.016  ; Rise       ; clk             ;
;  charCode[7]  ; clk        ; 0.089  ; 0.089  ; Rise       ; clk             ;
; lcdOnIn       ; clk        ; -4.971 ; -4.971 ; Rise       ; clk             ;
; writeAddr[*]  ; clk        ; 0.485  ; 0.485  ; Rise       ; clk             ;
;  writeAddr[0] ; clk        ; 0.485  ; 0.485  ; Rise       ; clk             ;
;  writeAddr[1] ; clk        ; 0.436  ; 0.436  ; Rise       ; clk             ;
;  writeAddr[2] ; clk        ; -0.081 ; -0.081 ; Rise       ; clk             ;
;  writeAddr[3] ; clk        ; 0.110  ; 0.110  ; Rise       ; clk             ;
;  writeAddr[4] ; clk        ; -0.128 ; -0.128 ; Rise       ; clk             ;
; writeEnable   ; clk        ; -4.947 ; -4.947 ; Rise       ; clk             ;
+---------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; lcdBus[*]    ; clk        ; 8.282 ; 8.282 ; Rise       ; clk             ;
;  lcdBus[0]   ; clk        ; 7.843 ; 7.843 ; Rise       ; clk             ;
;  lcdBus[1]   ; clk        ; 7.257 ; 7.257 ; Rise       ; clk             ;
;  lcdBus[2]   ; clk        ; 8.282 ; 8.282 ; Rise       ; clk             ;
;  lcdBus[3]   ; clk        ; 8.095 ; 8.095 ; Rise       ; clk             ;
;  lcdBus[4]   ; clk        ; 7.381 ; 7.381 ; Rise       ; clk             ;
;  lcdBus[5]   ; clk        ; 7.245 ; 7.245 ; Rise       ; clk             ;
;  lcdBus[6]   ; clk        ; 7.070 ; 7.070 ; Rise       ; clk             ;
;  lcdBus[7]   ; clk        ; 7.306 ; 7.306 ; Rise       ; clk             ;
; lcdEnableOut ; clk        ; 7.630 ; 7.630 ; Rise       ; clk             ;
; lcdRsSelect  ; clk        ; 7.914 ; 7.914 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; lcdBus[*]    ; clk        ; 7.070 ; 7.070 ; Rise       ; clk             ;
;  lcdBus[0]   ; clk        ; 7.843 ; 7.843 ; Rise       ; clk             ;
;  lcdBus[1]   ; clk        ; 7.257 ; 7.257 ; Rise       ; clk             ;
;  lcdBus[2]   ; clk        ; 8.282 ; 8.282 ; Rise       ; clk             ;
;  lcdBus[3]   ; clk        ; 8.095 ; 8.095 ; Rise       ; clk             ;
;  lcdBus[4]   ; clk        ; 7.381 ; 7.381 ; Rise       ; clk             ;
;  lcdBus[5]   ; clk        ; 7.245 ; 7.245 ; Rise       ; clk             ;
;  lcdBus[6]   ; clk        ; 7.070 ; 7.070 ; Rise       ; clk             ;
;  lcdBus[7]   ; clk        ; 7.306 ; 7.306 ; Rise       ; clk             ;
; lcdEnableOut ; clk        ; 7.630 ; 7.630 ; Rise       ; clk             ;
; lcdRsSelect  ; clk        ; 7.914 ; 7.914 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; lcdOnIn    ; lcdOnOut    ; 9.156 ;    ;    ; 9.156 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; lcdOnIn    ; lcdOnOut    ; 9.156 ;    ;    ; 9.156 ;
+------------+-------------+-------+----+----+-------+
>>>>>>> justLcdControler


+------------------------------------------------------------+
; Propagation Delay                                          ;
+----------------+-----------------+-------+----+----+-------+
; Input Port     ; Output Port     ; RR    ; RF ; FR ; FF    ;
+----------------+-----------------+-------+----+----+-------+
; lcdBackLightIn ; lcdBacklightOut ; 9.157 ;    ;    ; 9.157 ;
; lcdOn          ; lcdPwr          ; 9.740 ;    ;    ; 9.740 ;
+----------------+-----------------+-------+----+----+-------+


+------------------------------------------------------------+
; Minimum Propagation Delay                                  ;
+----------------+-----------------+-------+----+----+-------+
; Input Port     ; Output Port     ; RR    ; RF ; FR ; FF    ;
+----------------+-----------------+-------+----+----+-------+
; lcdBackLightIn ; lcdBacklightOut ; 9.157 ;    ;    ; 9.157 ;
; lcdOn          ; lcdPwr          ; 9.740 ;    ;    ; 9.740 ;
+----------------+-----------------+-------+----+----+-------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+------------+------------+-------+------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+------------+------------+-------+------+------------+-----------------+
<<<<<<< HEAD
; lcdBus[*]  ; clk        ; 5.974 ;      ; Rise       ; clk             ;
;  lcdBus[0] ; clk        ; 6.273 ;      ; Rise       ; clk             ;
;  lcdBus[2] ; clk        ; 5.995 ;      ; Rise       ; clk             ;
;  lcdBus[3] ; clk        ; 6.001 ;      ; Rise       ; clk             ;
;  lcdBus[4] ; clk        ; 5.974 ;      ; Rise       ; clk             ;
;  lcdBus[5] ; clk        ; 5.995 ;      ; Rise       ; clk             ;
=======
; lcdBus[*]  ; clk        ; 5.973 ;      ; Rise       ; clk             ;
;  lcdBus[0] ; clk        ; 6.162 ;      ; Rise       ; clk             ;
;  lcdBus[1] ; clk        ; 6.265 ;      ; Rise       ; clk             ;
;  lcdBus[2] ; clk        ; 5.993 ;      ; Rise       ; clk             ;
;  lcdBus[3] ; clk        ; 6.001 ;      ; Rise       ; clk             ;
;  lcdBus[4] ; clk        ; 5.973 ;      ; Rise       ; clk             ;
;  lcdBus[5] ; clk        ; 5.985 ;      ; Rise       ; clk             ;
;  lcdBus[6] ; clk        ; 7.208 ;      ; Rise       ; clk             ;
;  lcdBus[7] ; clk        ; 6.273 ;      ; Rise       ; clk             ;
>>>>>>> justLcdControler
+------------+------------+-------+------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+------------+------------+-------+------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+------------+------------+-------+------+------------+-----------------+
<<<<<<< HEAD
; lcdBus[*]  ; clk        ; 5.974 ;      ; Rise       ; clk             ;
;  lcdBus[0] ; clk        ; 6.273 ;      ; Rise       ; clk             ;
;  lcdBus[2] ; clk        ; 5.995 ;      ; Rise       ; clk             ;
;  lcdBus[3] ; clk        ; 6.001 ;      ; Rise       ; clk             ;
;  lcdBus[4] ; clk        ; 5.974 ;      ; Rise       ; clk             ;
;  lcdBus[5] ; clk        ; 5.995 ;      ; Rise       ; clk             ;
=======
; lcdBus[*]  ; clk        ; 5.973 ;      ; Rise       ; clk             ;
;  lcdBus[0] ; clk        ; 6.162 ;      ; Rise       ; clk             ;
;  lcdBus[1] ; clk        ; 6.265 ;      ; Rise       ; clk             ;
;  lcdBus[2] ; clk        ; 5.993 ;      ; Rise       ; clk             ;
;  lcdBus[3] ; clk        ; 6.001 ;      ; Rise       ; clk             ;
;  lcdBus[4] ; clk        ; 5.973 ;      ; Rise       ; clk             ;
;  lcdBus[5] ; clk        ; 5.985 ;      ; Rise       ; clk             ;
;  lcdBus[6] ; clk        ; 7.208 ;      ; Rise       ; clk             ;
;  lcdBus[7] ; clk        ; 6.273 ;      ; Rise       ; clk             ;
>>>>>>> justLcdControler
+------------+------------+-------+------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Output Disable Times                                                           ;
+------------+------------+-----------+-----------+------------+-----------------+
; Data Port  ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+------------+------------+-----------+-----------+------------+-----------------+
<<<<<<< HEAD
; lcdBus[*]  ; clk        ; 5.974     ;           ; Rise       ; clk             ;
;  lcdBus[0] ; clk        ; 6.273     ;           ; Rise       ; clk             ;
;  lcdBus[2] ; clk        ; 5.995     ;           ; Rise       ; clk             ;
;  lcdBus[3] ; clk        ; 6.001     ;           ; Rise       ; clk             ;
;  lcdBus[4] ; clk        ; 5.974     ;           ; Rise       ; clk             ;
;  lcdBus[5] ; clk        ; 5.995     ;           ; Rise       ; clk             ;
=======
; lcdBus[*]  ; clk        ; 5.973     ;           ; Rise       ; clk             ;
;  lcdBus[0] ; clk        ; 6.162     ;           ; Rise       ; clk             ;
;  lcdBus[1] ; clk        ; 6.265     ;           ; Rise       ; clk             ;
;  lcdBus[2] ; clk        ; 5.993     ;           ; Rise       ; clk             ;
;  lcdBus[3] ; clk        ; 6.001     ;           ; Rise       ; clk             ;
;  lcdBus[4] ; clk        ; 5.973     ;           ; Rise       ; clk             ;
;  lcdBus[5] ; clk        ; 5.985     ;           ; Rise       ; clk             ;
;  lcdBus[6] ; clk        ; 7.208     ;           ; Rise       ; clk             ;
;  lcdBus[7] ; clk        ; 6.273     ;           ; Rise       ; clk             ;
>>>>>>> justLcdControler
+------------+------------+-----------+-----------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                   ;
+------------+------------+-----------+-----------+------------+-----------------+
; Data Port  ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+------------+------------+-----------+-----------+------------+-----------------+
<<<<<<< HEAD
; lcdBus[*]  ; clk        ; 5.974     ;           ; Rise       ; clk             ;
;  lcdBus[0] ; clk        ; 6.273     ;           ; Rise       ; clk             ;
;  lcdBus[2] ; clk        ; 5.995     ;           ; Rise       ; clk             ;
;  lcdBus[3] ; clk        ; 6.001     ;           ; Rise       ; clk             ;
;  lcdBus[4] ; clk        ; 5.974     ;           ; Rise       ; clk             ;
;  lcdBus[5] ; clk        ; 5.995     ;           ; Rise       ; clk             ;
=======
; lcdBus[*]  ; clk        ; 5.973     ;           ; Rise       ; clk             ;
;  lcdBus[0] ; clk        ; 6.162     ;           ; Rise       ; clk             ;
;  lcdBus[1] ; clk        ; 6.265     ;           ; Rise       ; clk             ;
;  lcdBus[2] ; clk        ; 5.993     ;           ; Rise       ; clk             ;
;  lcdBus[3] ; clk        ; 6.001     ;           ; Rise       ; clk             ;
;  lcdBus[4] ; clk        ; 5.973     ;           ; Rise       ; clk             ;
;  lcdBus[5] ; clk        ; 5.985     ;           ; Rise       ; clk             ;
;  lcdBus[6] ; clk        ; 7.208     ;           ; Rise       ; clk             ;
;  lcdBus[7] ; clk        ; 6.273     ;           ; Rise       ; clk             ;
>>>>>>> justLcdControler
+------------+------------+-----------+-----------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
<<<<<<< HEAD
; clk   ; 16.500 ; 0.000         ;
=======
; clk   ; 16.632 ; 0.000         ;
>>>>>>> justLcdControler
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 0.215 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


<<<<<<< HEAD
+----------------------------------------------+
; Fast Model Minimum Pulse Width Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk                 ; 7.620  ; 0.000         ;
; altera_reserved_tck ; 97.778 ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a32~portb_address_reg6  ; clk          ; clk         ; 20.000       ; 0.050      ; 3.549      ;
; 16.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a64~portb_address_reg6  ; clk          ; clk         ; 20.000       ; 0.031      ; 3.409      ;
; 16.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a11~portb_address_reg6  ; clk          ; clk         ; 20.000       ; 0.044      ; 3.422      ;
; 16.623 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a31~portb_address_reg6  ; clk          ; clk         ; 20.000       ; 0.038      ; 3.414      ;
; 16.630 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a65~portb_address_reg6  ; clk          ; clk         ; 20.000       ; 0.022      ; 3.391      ;
; 16.752 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a43~portb_address_reg3  ; clk          ; clk         ; 20.000       ; 0.059      ; 3.306      ;
; 16.753 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a10~portb_address_reg3  ; clk          ; clk         ; 20.000       ; 0.063      ; 3.309      ;
; 16.757 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a39~portb_address_reg3  ; clk          ; clk         ; 20.000       ; 0.054      ; 3.296      ;
; 16.763 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a44~portb_address_reg6  ; clk          ; clk         ; 20.000       ; 0.030      ; 3.266      ;
; 16.775 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a62~portb_address_reg6  ; clk          ; clk         ; 20.000       ; 0.037      ; 3.261      ;
; 16.775 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a49~portb_address_reg3  ; clk          ; clk         ; 20.000       ; 0.048      ; 3.272      ;
; 16.778 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a43~portb_address_reg10 ; clk          ; clk         ; 20.000       ; 0.059      ; 3.280      ;
; 16.783 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a10~portb_address_reg10 ; clk          ; clk         ; 20.000       ; 0.063      ; 3.279      ;
; 16.792 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a61~portb_address_reg6  ; clk          ; clk         ; 20.000       ; 0.044      ; 3.251      ;
; 16.792 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a39~portb_address_reg10 ; clk          ; clk         ; 20.000       ; 0.054      ; 3.261      ;
; 16.910 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a12~portb_address_reg3  ; clk          ; clk         ; 20.000       ; 0.040      ; 3.129      ;
; 16.910 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a6~portb_address_reg3   ; clk          ; clk         ; 20.000       ; 0.031      ; 3.120      ;
; 16.916 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a32~portb_address_reg7  ; clk          ; clk         ; 20.000       ; 0.050      ; 3.133      ;
; 16.916 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a49~portb_address_reg10 ; clk          ; clk         ; 20.000       ; 0.048      ; 3.131      ;
; 16.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a12~portb_address_reg10 ; clk          ; clk         ; 20.000       ; 0.040      ; 3.120      ;
; 16.923 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a39~portb_address_reg11 ; clk          ; clk         ; 20.000       ; 0.079      ; 3.155      ;
; 16.923 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a39~portb_address_reg10 ; clk          ; clk         ; 20.000       ; 0.079      ; 3.155      ;
; 16.923 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a39~portb_address_reg9  ; clk          ; clk         ; 20.000       ; 0.079      ; 3.155      ;
; 16.923 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a39~portb_address_reg8  ; clk          ; clk         ; 20.000       ; 0.079      ; 3.155      ;
; 16.923 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a39~portb_address_reg7  ; clk          ; clk         ; 20.000       ; 0.079      ; 3.155      ;
; 16.923 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a39~portb_address_reg6  ; clk          ; clk         ; 20.000       ; 0.079      ; 3.155      ;
; 16.923 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a39~portb_address_reg5  ; clk          ; clk         ; 20.000       ; 0.079      ; 3.155      ;
; 16.923 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a39~portb_address_reg4  ; clk          ; clk         ; 20.000       ; 0.079      ; 3.155      ;
; 16.923 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a39~portb_address_reg3  ; clk          ; clk         ; 20.000       ; 0.079      ; 3.155      ;
; 16.923 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a39~portb_address_reg2  ; clk          ; clk         ; 20.000       ; 0.079      ; 3.155      ;
; 16.923 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a39~portb_address_reg1  ; clk          ; clk         ; 20.000       ; 0.079      ; 3.155      ;
; 16.923 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a39~portb_address_reg0  ; clk          ; clk         ; 20.000       ; 0.079      ; 3.155      ;
; 16.923 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a39~portb_datain_reg0   ; clk          ; clk         ; 20.000       ; 0.077      ; 3.153      ;
; 16.923 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a39~portb_we_reg        ; clk          ; clk         ; 20.000       ; 0.079      ; 3.155      ;
; 16.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a47~portb_address_reg3  ; clk          ; clk         ; 20.000       ; 0.040      ; 3.113      ;
; 16.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a43~portb_address_reg11 ; clk          ; clk         ; 20.000       ; 0.084      ; 3.156      ;
; 16.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a43~portb_address_reg10 ; clk          ; clk         ; 20.000       ; 0.084      ; 3.156      ;
; 16.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a43~portb_address_reg9  ; clk          ; clk         ; 20.000       ; 0.084      ; 3.156      ;
; 16.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a43~portb_address_reg8  ; clk          ; clk         ; 20.000       ; 0.084      ; 3.156      ;
; 16.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a43~portb_address_reg7  ; clk          ; clk         ; 20.000       ; 0.084      ; 3.156      ;
; 16.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a43~portb_address_reg6  ; clk          ; clk         ; 20.000       ; 0.084      ; 3.156      ;
; 16.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a43~portb_address_reg5  ; clk          ; clk         ; 20.000       ; 0.084      ; 3.156      ;
; 16.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a43~portb_address_reg4  ; clk          ; clk         ; 20.000       ; 0.084      ; 3.156      ;
; 16.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a43~portb_address_reg3  ; clk          ; clk         ; 20.000       ; 0.084      ; 3.156      ;
; 16.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a43~portb_address_reg2  ; clk          ; clk         ; 20.000       ; 0.084      ; 3.156      ;
; 16.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a43~portb_address_reg1  ; clk          ; clk         ; 20.000       ; 0.084      ; 3.156      ;
; 16.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a43~portb_address_reg0  ; clk          ; clk         ; 20.000       ; 0.084      ; 3.156      ;
; 16.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a43~portb_datain_reg0   ; clk          ; clk         ; 20.000       ; 0.082      ; 3.154      ;
; 16.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a43~portb_we_reg        ; clk          ; clk         ; 20.000       ; 0.084      ; 3.156      ;
; 16.927 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a6~portb_address_reg10  ; clk          ; clk         ; 20.000       ; 0.031      ; 3.103      ;
; 16.930 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a49~portb_address_reg11 ; clk          ; clk         ; 20.000       ; 0.073      ; 3.142      ;
; 16.930 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a49~portb_address_reg10 ; clk          ; clk         ; 20.000       ; 0.073      ; 3.142      ;
; 16.930 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a49~portb_address_reg9  ; clk          ; clk         ; 20.000       ; 0.073      ; 3.142      ;
; 16.930 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a49~portb_address_reg8  ; clk          ; clk         ; 20.000       ; 0.073      ; 3.142      ;
; 16.930 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a49~portb_address_reg7  ; clk          ; clk         ; 20.000       ; 0.073      ; 3.142      ;
; 16.930 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a49~portb_address_reg6  ; clk          ; clk         ; 20.000       ; 0.073      ; 3.142      ;
; 16.930 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a49~portb_address_reg5  ; clk          ; clk         ; 20.000       ; 0.073      ; 3.142      ;
; 16.930 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a49~portb_address_reg4  ; clk          ; clk         ; 20.000       ; 0.073      ; 3.142      ;
; 16.930 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a49~portb_address_reg3  ; clk          ; clk         ; 20.000       ; 0.073      ; 3.142      ;
; 16.930 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a49~portb_address_reg2  ; clk          ; clk         ; 20.000       ; 0.073      ; 3.142      ;
; 16.930 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a49~portb_address_reg1  ; clk          ; clk         ; 20.000       ; 0.073      ; 3.142      ;
; 16.930 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a49~portb_address_reg0  ; clk          ; clk         ; 20.000       ; 0.073      ; 3.142      ;
; 16.930 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a49~portb_datain_reg0   ; clk          ; clk         ; 20.000       ; 0.071      ; 3.140      ;
; 16.930 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a49~portb_we_reg        ; clk          ; clk         ; 20.000       ; 0.073      ; 3.142      ;
; 16.938 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a28~portb_address_reg6  ; clk          ; clk         ; 20.000       ; 0.048      ; 3.109      ;
; 16.938 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a46~portb_address_reg6  ; clk          ; clk         ; 20.000       ; 0.052      ; 3.113      ;
; 16.942 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a14~portb_address_reg3  ; clk          ; clk         ; 20.000       ; 0.047      ; 3.104      ;
; 16.942 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a10~portb_address_reg11 ; clk          ; clk         ; 20.000       ; 0.063      ; 3.120      ;
; 16.943 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a47~portb_address_reg10 ; clk          ; clk         ; 20.000       ; 0.040      ; 3.096      ;
; 16.948 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a52~portb_address_reg11 ; clk          ; clk         ; 20.000       ; 0.081      ; 3.132      ;
; 16.948 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a52~portb_address_reg10 ; clk          ; clk         ; 20.000       ; 0.081      ; 3.132      ;
; 16.948 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a52~portb_address_reg9  ; clk          ; clk         ; 20.000       ; 0.081      ; 3.132      ;
; 16.948 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a52~portb_address_reg8  ; clk          ; clk         ; 20.000       ; 0.081      ; 3.132      ;
; 16.948 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a52~portb_address_reg7  ; clk          ; clk         ; 20.000       ; 0.081      ; 3.132      ;
; 16.948 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a52~portb_address_reg6  ; clk          ; clk         ; 20.000       ; 0.081      ; 3.132      ;
; 16.948 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a52~portb_address_reg5  ; clk          ; clk         ; 20.000       ; 0.081      ; 3.132      ;
; 16.948 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a52~portb_address_reg4  ; clk          ; clk         ; 20.000       ; 0.081      ; 3.132      ;
; 16.948 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a52~portb_address_reg3  ; clk          ; clk         ; 20.000       ; 0.081      ; 3.132      ;
; 16.948 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a52~portb_address_reg2  ; clk          ; clk         ; 20.000       ; 0.081      ; 3.132      ;
; 16.948 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a52~portb_address_reg1  ; clk          ; clk         ; 20.000       ; 0.081      ; 3.132      ;
; 16.948 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a52~portb_address_reg0  ; clk          ; clk         ; 20.000       ; 0.081      ; 3.132      ;
; 16.948 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a52~portb_datain_reg0   ; clk          ; clk         ; 20.000       ; 0.079      ; 3.130      ;
; 16.948 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a52~portb_we_reg        ; clk          ; clk         ; 20.000       ; 0.081      ; 3.132      ;
; 16.950 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a43~portb_address_reg11 ; clk          ; clk         ; 20.000       ; 0.059      ; 3.108      ;
; 16.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a45~portb_address_reg11 ; clk          ; clk         ; 20.000       ; 0.067      ; 3.114      ;
; 16.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a45~portb_address_reg10 ; clk          ; clk         ; 20.000       ; 0.067      ; 3.114      ;
; 16.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a45~portb_address_reg9  ; clk          ; clk         ; 20.000       ; 0.067      ; 3.114      ;
; 16.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a45~portb_address_reg8  ; clk          ; clk         ; 20.000       ; 0.067      ; 3.114      ;
; 16.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a45~portb_address_reg7  ; clk          ; clk         ; 20.000       ; 0.067      ; 3.114      ;
; 16.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a45~portb_address_reg6  ; clk          ; clk         ; 20.000       ; 0.067      ; 3.114      ;
; 16.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a45~portb_address_reg5  ; clk          ; clk         ; 20.000       ; 0.067      ; 3.114      ;
; 16.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a45~portb_address_reg4  ; clk          ; clk         ; 20.000       ; 0.067      ; 3.114      ;
; 16.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a45~portb_address_reg3  ; clk          ; clk         ; 20.000       ; 0.067      ; 3.114      ;
; 16.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a45~portb_address_reg2  ; clk          ; clk         ; 20.000       ; 0.067      ; 3.114      ;
; 16.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a45~portb_address_reg1  ; clk          ; clk         ; 20.000       ; 0.067      ; 3.114      ;
; 16.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a45~portb_address_reg0  ; clk          ; clk         ; 20.000       ; 0.067      ; 3.114      ;
; 16.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a45~portb_datain_reg0   ; clk          ; clk         ; 20.000       ; 0.065      ; 3.112      ;
; 16.952 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a45~portb_we_reg        ; clk          ; clk         ; 20.000       ; 0.067      ; 3.114      ;
; 16.957 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a63~portb_address_reg11 ; clk          ; clk         ; 20.000       ; 0.086      ; 3.128      ;
; 16.957 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a63~portb_address_reg10 ; clk          ; clk         ; 20.000       ; 0.086      ; 3.128      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; lcdController:myController|state.powerOn                                                                                                                                                                                 ; lcdController:myController|state.powerOn                                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcdController:myController|functionSetCounter.10                                                                                                                                                                         ; lcdController:myController|functionSetCounter.10                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcdController:myController|functionSetCounter.01                                                                                                                                                                         ; lcdController:myController|functionSetCounter.01                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcdController:myController|lcdReadWriteSel                                                                                                                                                                               ; lcdController:myController|lcdReadWriteSel                                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.235 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.387      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][32]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][32]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][31]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][31]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][28]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][28]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][25]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][25]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][21]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][21]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][19]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][19]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][17]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][15]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][15]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][8]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.388      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[30]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][30]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[29]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][29]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[26]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][26]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[23]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][23]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][23]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][23]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][22]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][22]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][20]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[18]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][18]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][11]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[7]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[12]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[12]                                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][23]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[11]                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][32]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][32]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][32]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][32]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][31]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][31]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][31]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][31]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][30]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][30]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][29]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][29]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][28]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][28]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][27]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][27]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][27]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][27]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][26]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][26]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][25]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][25]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][24]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][24]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][24]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][24]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][20]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][20]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][19]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][19]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][18]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][18]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][18]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][17]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][16]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][15]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][15]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][14]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][12]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][30]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][30]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][29]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][29]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][28]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][28]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][27]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][27]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][26]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][26]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][25]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][25]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][24]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][24]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[22]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][22]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][21]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][21]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][20]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][19]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][17]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][17]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][15]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][12]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ram_block2a12~portb_address_reg2  ;
+-------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+------------------------------------------------------------------------------+
; Setup Times                                                                  ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; lcdBackLightIn ; clk        ; 2.608  ; 2.608  ; Rise       ; clk             ;
; lcdBus[*]      ; clk        ; 2.525  ; 2.525  ; Rise       ; clk             ;
;  lcdBus[0]     ; clk        ; 2.306  ; 2.306  ; Rise       ; clk             ;
;  lcdBus[1]     ; clk        ; 2.277  ; 2.277  ; Rise       ; clk             ;
;  lcdBus[2]     ; clk        ; 2.266  ; 2.266  ; Rise       ; clk             ;
;  lcdBus[3]     ; clk        ; 2.391  ; 2.391  ; Rise       ; clk             ;
;  lcdBus[4]     ; clk        ; 2.254  ; 2.254  ; Rise       ; clk             ;
;  lcdBus[5]     ; clk        ; 2.525  ; 2.525  ; Rise       ; clk             ;
;  lcdBus[6]     ; clk        ; 2.275  ; 2.275  ; Rise       ; clk             ;
;  lcdBus[7]     ; clk        ; 2.513  ; 2.513  ; Rise       ; clk             ;
; lcdOn          ; clk        ; 3.100  ; 3.100  ; Rise       ; clk             ;
; switches[*]    ; clk        ; 2.622  ; 2.622  ; Rise       ; clk             ;
;  switches[0]   ; clk        ; -0.004 ; -0.004 ; Rise       ; clk             ;
;  switches[1]   ; clk        ; -0.060 ; -0.060 ; Rise       ; clk             ;
;  switches[2]   ; clk        ; -0.078 ; -0.078 ; Rise       ; clk             ;
;  switches[3]   ; clk        ; 0.038  ; 0.038  ; Rise       ; clk             ;
;  switches[4]   ; clk        ; 0.002  ; 0.002  ; Rise       ; clk             ;
;  switches[5]   ; clk        ; 0.085  ; 0.085  ; Rise       ; clk             ;
;  switches[6]   ; clk        ; 0.105  ; 0.105  ; Rise       ; clk             ;
;  switches[7]   ; clk        ; -0.382 ; -0.382 ; Rise       ; clk             ;
;  switches[8]   ; clk        ; -0.257 ; -0.257 ; Rise       ; clk             ;
;  switches[9]   ; clk        ; -0.306 ; -0.306 ; Rise       ; clk             ;
;  switches[10]  ; clk        ; 0.040  ; 0.040  ; Rise       ; clk             ;
;  switches[11]  ; clk        ; 0.353  ; 0.353  ; Rise       ; clk             ;
;  switches[12]  ; clk        ; 0.027  ; 0.027  ; Rise       ; clk             ;
;  switches[13]  ; clk        ; 2.419  ; 2.419  ; Rise       ; clk             ;
;  switches[14]  ; clk        ; 2.622  ; 2.622  ; Rise       ; clk             ;
;  switches[15]  ; clk        ; 2.572  ; 2.572  ; Rise       ; clk             ;
+----------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; lcdBackLightIn ; clk        ; -1.914 ; -1.914 ; Rise       ; clk             ;
; lcdBus[*]      ; clk        ; -1.789 ; -1.789 ; Rise       ; clk             ;
;  lcdBus[0]     ; clk        ; -2.104 ; -2.104 ; Rise       ; clk             ;
;  lcdBus[1]     ; clk        ; -1.840 ; -1.840 ; Rise       ; clk             ;
;  lcdBus[2]     ; clk        ; -1.893 ; -1.893 ; Rise       ; clk             ;
;  lcdBus[3]     ; clk        ; -2.159 ; -2.159 ; Rise       ; clk             ;
;  lcdBus[4]     ; clk        ; -2.070 ; -2.070 ; Rise       ; clk             ;
;  lcdBus[5]     ; clk        ; -2.170 ; -2.170 ; Rise       ; clk             ;
;  lcdBus[6]     ; clk        ; -2.043 ; -2.043 ; Rise       ; clk             ;
;  lcdBus[7]     ; clk        ; -1.789 ; -1.789 ; Rise       ; clk             ;
; lcdOn          ; clk        ; -2.437 ; -2.437 ; Rise       ; clk             ;
; switches[*]    ; clk        ; 0.675  ; 0.675  ; Rise       ; clk             ;
;  switches[0]   ; clk        ; 0.271  ; 0.271  ; Rise       ; clk             ;
;  switches[1]   ; clk        ; 0.434  ; 0.434  ; Rise       ; clk             ;
;  switches[2]   ; clk        ; 0.675  ; 0.675  ; Rise       ; clk             ;
;  switches[3]   ; clk        ; 0.369  ; 0.369  ; Rise       ; clk             ;
;  switches[4]   ; clk        ; 0.526  ; 0.526  ; Rise       ; clk             ;
;  switches[5]   ; clk        ; 0.044  ; 0.044  ; Rise       ; clk             ;
;  switches[6]   ; clk        ; 0.204  ; 0.204  ; Rise       ; clk             ;
;  switches[7]   ; clk        ; 0.564  ; 0.564  ; Rise       ; clk             ;
;  switches[8]   ; clk        ; 0.407  ; 0.407  ; Rise       ; clk             ;
;  switches[9]   ; clk        ; 0.553  ; 0.553  ; Rise       ; clk             ;
;  switches[10]  ; clk        ; 0.159  ; 0.159  ; Rise       ; clk             ;
;  switches[11]  ; clk        ; 0.106  ; 0.106  ; Rise       ; clk             ;
;  switches[12]  ; clk        ; 0.291  ; 0.291  ; Rise       ; clk             ;
;  switches[13]  ; clk        ; -2.188 ; -2.188 ; Rise       ; clk             ;
;  switches[14]  ; clk        ; -2.401 ; -2.401 ; Rise       ; clk             ;
;  switches[15]  ; clk        ; -2.156 ; -2.156 ; Rise       ; clk             ;
+----------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Clock to Output Times                                                       ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; errorLed1       ; clk        ; 5.351 ; 5.351 ; Rise       ; clk             ;
; lcdBus[*]       ; clk        ; 3.570 ; 3.570 ; Rise       ; clk             ;
;  lcdBus[0]      ; clk        ; 3.561 ; 3.561 ; Rise       ; clk             ;
;  lcdBus[1]      ; clk        ; 3.560 ; 3.560 ; Rise       ; clk             ;
;  lcdBus[2]      ; clk        ; 3.447 ; 3.447 ; Rise       ; clk             ;
;  lcdBus[3]      ; clk        ; 3.445 ; 3.445 ; Rise       ; clk             ;
;  lcdBus[4]      ; clk        ; 3.426 ; 3.426 ; Rise       ; clk             ;
;  lcdBus[5]      ; clk        ; 3.435 ; 3.435 ; Rise       ; clk             ;
;  lcdBus[6]      ; clk        ; 3.445 ; 3.445 ; Rise       ; clk             ;
;  lcdBus[7]      ; clk        ; 3.570 ; 3.570 ; Rise       ; clk             ;
; lcdReadWriteSel ; clk        ; 3.552 ; 3.552 ; Rise       ; clk             ;
+-----------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                               ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; errorLed1       ; clk        ; 5.351 ; 5.351 ; Rise       ; clk             ;
; lcdBus[*]       ; clk        ; 3.426 ; 3.426 ; Rise       ; clk             ;
;  lcdBus[0]      ; clk        ; 3.561 ; 3.561 ; Rise       ; clk             ;
;  lcdBus[1]      ; clk        ; 3.560 ; 3.560 ; Rise       ; clk             ;
;  lcdBus[2]      ; clk        ; 3.447 ; 3.447 ; Rise       ; clk             ;
;  lcdBus[3]      ; clk        ; 3.445 ; 3.445 ; Rise       ; clk             ;
;  lcdBus[4]      ; clk        ; 3.426 ; 3.426 ; Rise       ; clk             ;
;  lcdBus[5]      ; clk        ; 3.435 ; 3.435 ; Rise       ; clk             ;
;  lcdBus[6]      ; clk        ; 3.445 ; 3.445 ; Rise       ; clk             ;
;  lcdBus[7]      ; clk        ; 3.570 ; 3.570 ; Rise       ; clk             ;
; lcdReadWriteSel ; clk        ; 3.552 ; 3.552 ; Rise       ; clk             ;
+-----------------+------------+-------+-------+------------+-----------------+
=======
+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+-------+------------------------+
; Clock ; Slack ; End Point TNS          ;
+-------+-------+------------------------+
; clk   ; 7.873 ; 0.000                  ;
+-------+-------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                ;
+--------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.632 ; lcdStateMachine:myStateMachine|counter[12] ; lcdStateMachine:myStateMachine|counter[8]  ; clk          ; clk         ; 20.000       ; 0.000      ; 3.400      ;
; 16.632 ; lcdStateMachine:myStateMachine|counter[12] ; lcdStateMachine:myStateMachine|counter[9]  ; clk          ; clk         ; 20.000       ; 0.000      ; 3.400      ;
; 16.632 ; lcdStateMachine:myStateMachine|counter[12] ; lcdStateMachine:myStateMachine|counter[10] ; clk          ; clk         ; 20.000       ; 0.000      ; 3.400      ;
; 16.632 ; lcdStateMachine:myStateMachine|counter[12] ; lcdStateMachine:myStateMachine|counter[11] ; clk          ; clk         ; 20.000       ; 0.000      ; 3.400      ;
; 16.632 ; lcdStateMachine:myStateMachine|counter[12] ; lcdStateMachine:myStateMachine|counter[12] ; clk          ; clk         ; 20.000       ; 0.000      ; 3.400      ;
; 16.632 ; lcdStateMachine:myStateMachine|counter[12] ; lcdStateMachine:myStateMachine|counter[13] ; clk          ; clk         ; 20.000       ; 0.000      ; 3.400      ;
; 16.632 ; lcdStateMachine:myStateMachine|counter[12] ; lcdStateMachine:myStateMachine|counter[14] ; clk          ; clk         ; 20.000       ; 0.000      ; 3.400      ;
; 16.632 ; lcdStateMachine:myStateMachine|counter[12] ; lcdStateMachine:myStateMachine|counter[16] ; clk          ; clk         ; 20.000       ; 0.000      ; 3.400      ;
; 16.632 ; lcdStateMachine:myStateMachine|counter[12] ; lcdStateMachine:myStateMachine|counter[17] ; clk          ; clk         ; 20.000       ; 0.000      ; 3.400      ;
; 16.632 ; lcdStateMachine:myStateMachine|counter[12] ; lcdStateMachine:myStateMachine|counter[18] ; clk          ; clk         ; 20.000       ; 0.000      ; 3.400      ;
; 16.632 ; lcdStateMachine:myStateMachine|counter[12] ; lcdStateMachine:myStateMachine|counter[19] ; clk          ; clk         ; 20.000       ; 0.000      ; 3.400      ;
; 16.632 ; lcdStateMachine:myStateMachine|counter[12] ; lcdStateMachine:myStateMachine|counter[20] ; clk          ; clk         ; 20.000       ; 0.000      ; 3.400      ;
; 16.632 ; lcdStateMachine:myStateMachine|counter[12] ; lcdStateMachine:myStateMachine|counter[21] ; clk          ; clk         ; 20.000       ; 0.000      ; 3.400      ;
; 16.632 ; lcdStateMachine:myStateMachine|counter[12] ; lcdStateMachine:myStateMachine|counter[22] ; clk          ; clk         ; 20.000       ; 0.000      ; 3.400      ;
; 16.632 ; lcdStateMachine:myStateMachine|counter[12] ; lcdStateMachine:myStateMachine|counter[23] ; clk          ; clk         ; 20.000       ; 0.000      ; 3.400      ;
; 16.632 ; lcdStateMachine:myStateMachine|counter[12] ; lcdStateMachine:myStateMachine|counter[15] ; clk          ; clk         ; 20.000       ; 0.000      ; 3.400      ;
; 16.707 ; lcdStateMachine:myStateMachine|counter[10] ; lcdStateMachine:myStateMachine|counter[8]  ; clk          ; clk         ; 20.000       ; 0.000      ; 3.325      ;
; 16.707 ; lcdStateMachine:myStateMachine|counter[10] ; lcdStateMachine:myStateMachine|counter[9]  ; clk          ; clk         ; 20.000       ; 0.000      ; 3.325      ;
; 16.707 ; lcdStateMachine:myStateMachine|counter[10] ; lcdStateMachine:myStateMachine|counter[10] ; clk          ; clk         ; 20.000       ; 0.000      ; 3.325      ;
; 16.707 ; lcdStateMachine:myStateMachine|counter[10] ; lcdStateMachine:myStateMachine|counter[11] ; clk          ; clk         ; 20.000       ; 0.000      ; 3.325      ;
; 16.707 ; lcdStateMachine:myStateMachine|counter[10] ; lcdStateMachine:myStateMachine|counter[12] ; clk          ; clk         ; 20.000       ; 0.000      ; 3.325      ;
; 16.707 ; lcdStateMachine:myStateMachine|counter[10] ; lcdStateMachine:myStateMachine|counter[13] ; clk          ; clk         ; 20.000       ; 0.000      ; 3.325      ;
; 16.707 ; lcdStateMachine:myStateMachine|counter[10] ; lcdStateMachine:myStateMachine|counter[14] ; clk          ; clk         ; 20.000       ; 0.000      ; 3.325      ;
; 16.707 ; lcdStateMachine:myStateMachine|counter[10] ; lcdStateMachine:myStateMachine|counter[16] ; clk          ; clk         ; 20.000       ; 0.000      ; 3.325      ;
; 16.707 ; lcdStateMachine:myStateMachine|counter[10] ; lcdStateMachine:myStateMachine|counter[17] ; clk          ; clk         ; 20.000       ; 0.000      ; 3.325      ;
; 16.707 ; lcdStateMachine:myStateMachine|counter[10] ; lcdStateMachine:myStateMachine|counter[18] ; clk          ; clk         ; 20.000       ; 0.000      ; 3.325      ;
; 16.707 ; lcdStateMachine:myStateMachine|counter[10] ; lcdStateMachine:myStateMachine|counter[19] ; clk          ; clk         ; 20.000       ; 0.000      ; 3.325      ;
; 16.707 ; lcdStateMachine:myStateMachine|counter[10] ; lcdStateMachine:myStateMachine|counter[20] ; clk          ; clk         ; 20.000       ; 0.000      ; 3.325      ;
; 16.707 ; lcdStateMachine:myStateMachine|counter[10] ; lcdStateMachine:myStateMachine|counter[21] ; clk          ; clk         ; 20.000       ; 0.000      ; 3.325      ;
; 16.707 ; lcdStateMachine:myStateMachine|counter[10] ; lcdStateMachine:myStateMachine|counter[22] ; clk          ; clk         ; 20.000       ; 0.000      ; 3.325      ;
; 16.707 ; lcdStateMachine:myStateMachine|counter[10] ; lcdStateMachine:myStateMachine|counter[23] ; clk          ; clk         ; 20.000       ; 0.000      ; 3.325      ;
; 16.707 ; lcdStateMachine:myStateMachine|counter[10] ; lcdStateMachine:myStateMachine|counter[15] ; clk          ; clk         ; 20.000       ; 0.000      ; 3.325      ;
; 16.709 ; lcdStateMachine:myStateMachine|counter[0]  ; lcdStateMachine:myStateMachine|counter[8]  ; clk          ; clk         ; 20.000       ; 0.006      ; 3.329      ;
; 16.709 ; lcdStateMachine:myStateMachine|counter[0]  ; lcdStateMachine:myStateMachine|counter[9]  ; clk          ; clk         ; 20.000       ; 0.006      ; 3.329      ;
; 16.709 ; lcdStateMachine:myStateMachine|counter[0]  ; lcdStateMachine:myStateMachine|counter[10] ; clk          ; clk         ; 20.000       ; 0.006      ; 3.329      ;
; 16.709 ; lcdStateMachine:myStateMachine|counter[0]  ; lcdStateMachine:myStateMachine|counter[11] ; clk          ; clk         ; 20.000       ; 0.006      ; 3.329      ;
; 16.709 ; lcdStateMachine:myStateMachine|counter[0]  ; lcdStateMachine:myStateMachine|counter[12] ; clk          ; clk         ; 20.000       ; 0.006      ; 3.329      ;
; 16.709 ; lcdStateMachine:myStateMachine|counter[0]  ; lcdStateMachine:myStateMachine|counter[13] ; clk          ; clk         ; 20.000       ; 0.006      ; 3.329      ;
; 16.709 ; lcdStateMachine:myStateMachine|counter[0]  ; lcdStateMachine:myStateMachine|counter[14] ; clk          ; clk         ; 20.000       ; 0.006      ; 3.329      ;
; 16.709 ; lcdStateMachine:myStateMachine|counter[0]  ; lcdStateMachine:myStateMachine|counter[16] ; clk          ; clk         ; 20.000       ; 0.006      ; 3.329      ;
; 16.709 ; lcdStateMachine:myStateMachine|counter[0]  ; lcdStateMachine:myStateMachine|counter[17] ; clk          ; clk         ; 20.000       ; 0.006      ; 3.329      ;
; 16.709 ; lcdStateMachine:myStateMachine|counter[0]  ; lcdStateMachine:myStateMachine|counter[18] ; clk          ; clk         ; 20.000       ; 0.006      ; 3.329      ;
; 16.709 ; lcdStateMachine:myStateMachine|counter[0]  ; lcdStateMachine:myStateMachine|counter[19] ; clk          ; clk         ; 20.000       ; 0.006      ; 3.329      ;
; 16.709 ; lcdStateMachine:myStateMachine|counter[0]  ; lcdStateMachine:myStateMachine|counter[20] ; clk          ; clk         ; 20.000       ; 0.006      ; 3.329      ;
; 16.709 ; lcdStateMachine:myStateMachine|counter[0]  ; lcdStateMachine:myStateMachine|counter[21] ; clk          ; clk         ; 20.000       ; 0.006      ; 3.329      ;
; 16.709 ; lcdStateMachine:myStateMachine|counter[0]  ; lcdStateMachine:myStateMachine|counter[22] ; clk          ; clk         ; 20.000       ; 0.006      ; 3.329      ;
; 16.709 ; lcdStateMachine:myStateMachine|counter[0]  ; lcdStateMachine:myStateMachine|counter[23] ; clk          ; clk         ; 20.000       ; 0.006      ; 3.329      ;
; 16.709 ; lcdStateMachine:myStateMachine|counter[0]  ; lcdStateMachine:myStateMachine|counter[15] ; clk          ; clk         ; 20.000       ; 0.006      ; 3.329      ;
; 16.785 ; lcdStateMachine:myStateMachine|counter[12] ; lcdStateMachine:myStateMachine|counter[24] ; clk          ; clk         ; 20.000       ; 0.005      ; 3.252      ;
; 16.785 ; lcdStateMachine:myStateMachine|counter[12] ; lcdStateMachine:myStateMachine|counter[25] ; clk          ; clk         ; 20.000       ; 0.005      ; 3.252      ;
; 16.785 ; lcdStateMachine:myStateMachine|counter[12] ; lcdStateMachine:myStateMachine|counter[26] ; clk          ; clk         ; 20.000       ; 0.005      ; 3.252      ;
; 16.785 ; lcdStateMachine:myStateMachine|counter[12] ; lcdStateMachine:myStateMachine|counter[27] ; clk          ; clk         ; 20.000       ; 0.005      ; 3.252      ;
; 16.785 ; lcdStateMachine:myStateMachine|counter[12] ; lcdStateMachine:myStateMachine|counter[28] ; clk          ; clk         ; 20.000       ; 0.005      ; 3.252      ;
; 16.785 ; lcdStateMachine:myStateMachine|counter[12] ; lcdStateMachine:myStateMachine|counter[29] ; clk          ; clk         ; 20.000       ; 0.005      ; 3.252      ;
; 16.785 ; lcdStateMachine:myStateMachine|counter[12] ; lcdStateMachine:myStateMachine|counter[30] ; clk          ; clk         ; 20.000       ; 0.005      ; 3.252      ;
; 16.785 ; lcdStateMachine:myStateMachine|counter[12] ; lcdStateMachine:myStateMachine|counter[31] ; clk          ; clk         ; 20.000       ; 0.005      ; 3.252      ;
; 16.785 ; lcdStateMachine:myStateMachine|counter[12] ; lcdStateMachine:myStateMachine|counter[32] ; clk          ; clk         ; 20.000       ; 0.005      ; 3.252      ;
; 16.786 ; lcdStateMachine:myStateMachine|counter[11] ; lcdStateMachine:myStateMachine|counter[8]  ; clk          ; clk         ; 20.000       ; 0.000      ; 3.246      ;
; 16.786 ; lcdStateMachine:myStateMachine|counter[11] ; lcdStateMachine:myStateMachine|counter[9]  ; clk          ; clk         ; 20.000       ; 0.000      ; 3.246      ;
; 16.786 ; lcdStateMachine:myStateMachine|counter[11] ; lcdStateMachine:myStateMachine|counter[10] ; clk          ; clk         ; 20.000       ; 0.000      ; 3.246      ;
; 16.786 ; lcdStateMachine:myStateMachine|counter[11] ; lcdStateMachine:myStateMachine|counter[11] ; clk          ; clk         ; 20.000       ; 0.000      ; 3.246      ;
; 16.786 ; lcdStateMachine:myStateMachine|counter[11] ; lcdStateMachine:myStateMachine|counter[12] ; clk          ; clk         ; 20.000       ; 0.000      ; 3.246      ;
; 16.786 ; lcdStateMachine:myStateMachine|counter[11] ; lcdStateMachine:myStateMachine|counter[13] ; clk          ; clk         ; 20.000       ; 0.000      ; 3.246      ;
; 16.786 ; lcdStateMachine:myStateMachine|counter[11] ; lcdStateMachine:myStateMachine|counter[14] ; clk          ; clk         ; 20.000       ; 0.000      ; 3.246      ;
; 16.786 ; lcdStateMachine:myStateMachine|counter[11] ; lcdStateMachine:myStateMachine|counter[16] ; clk          ; clk         ; 20.000       ; 0.000      ; 3.246      ;
; 16.786 ; lcdStateMachine:myStateMachine|counter[11] ; lcdStateMachine:myStateMachine|counter[17] ; clk          ; clk         ; 20.000       ; 0.000      ; 3.246      ;
; 16.786 ; lcdStateMachine:myStateMachine|counter[11] ; lcdStateMachine:myStateMachine|counter[18] ; clk          ; clk         ; 20.000       ; 0.000      ; 3.246      ;
; 16.786 ; lcdStateMachine:myStateMachine|counter[11] ; lcdStateMachine:myStateMachine|counter[19] ; clk          ; clk         ; 20.000       ; 0.000      ; 3.246      ;
; 16.786 ; lcdStateMachine:myStateMachine|counter[11] ; lcdStateMachine:myStateMachine|counter[20] ; clk          ; clk         ; 20.000       ; 0.000      ; 3.246      ;
; 16.786 ; lcdStateMachine:myStateMachine|counter[11] ; lcdStateMachine:myStateMachine|counter[21] ; clk          ; clk         ; 20.000       ; 0.000      ; 3.246      ;
; 16.786 ; lcdStateMachine:myStateMachine|counter[11] ; lcdStateMachine:myStateMachine|counter[22] ; clk          ; clk         ; 20.000       ; 0.000      ; 3.246      ;
; 16.786 ; lcdStateMachine:myStateMachine|counter[11] ; lcdStateMachine:myStateMachine|counter[23] ; clk          ; clk         ; 20.000       ; 0.000      ; 3.246      ;
; 16.786 ; lcdStateMachine:myStateMachine|counter[11] ; lcdStateMachine:myStateMachine|counter[15] ; clk          ; clk         ; 20.000       ; 0.000      ; 3.246      ;
; 16.828 ; lcdStateMachine:myStateMachine|counter[13] ; lcdStateMachine:myStateMachine|counter[8]  ; clk          ; clk         ; 20.000       ; 0.000      ; 3.204      ;
; 16.828 ; lcdStateMachine:myStateMachine|counter[13] ; lcdStateMachine:myStateMachine|counter[9]  ; clk          ; clk         ; 20.000       ; 0.000      ; 3.204      ;
; 16.828 ; lcdStateMachine:myStateMachine|counter[13] ; lcdStateMachine:myStateMachine|counter[10] ; clk          ; clk         ; 20.000       ; 0.000      ; 3.204      ;
; 16.828 ; lcdStateMachine:myStateMachine|counter[13] ; lcdStateMachine:myStateMachine|counter[11] ; clk          ; clk         ; 20.000       ; 0.000      ; 3.204      ;
; 16.828 ; lcdStateMachine:myStateMachine|counter[13] ; lcdStateMachine:myStateMachine|counter[12] ; clk          ; clk         ; 20.000       ; 0.000      ; 3.204      ;
; 16.828 ; lcdStateMachine:myStateMachine|counter[13] ; lcdStateMachine:myStateMachine|counter[13] ; clk          ; clk         ; 20.000       ; 0.000      ; 3.204      ;
; 16.828 ; lcdStateMachine:myStateMachine|counter[13] ; lcdStateMachine:myStateMachine|counter[14] ; clk          ; clk         ; 20.000       ; 0.000      ; 3.204      ;
; 16.828 ; lcdStateMachine:myStateMachine|counter[13] ; lcdStateMachine:myStateMachine|counter[16] ; clk          ; clk         ; 20.000       ; 0.000      ; 3.204      ;
; 16.828 ; lcdStateMachine:myStateMachine|counter[13] ; lcdStateMachine:myStateMachine|counter[17] ; clk          ; clk         ; 20.000       ; 0.000      ; 3.204      ;
; 16.828 ; lcdStateMachine:myStateMachine|counter[13] ; lcdStateMachine:myStateMachine|counter[18] ; clk          ; clk         ; 20.000       ; 0.000      ; 3.204      ;
; 16.828 ; lcdStateMachine:myStateMachine|counter[13] ; lcdStateMachine:myStateMachine|counter[19] ; clk          ; clk         ; 20.000       ; 0.000      ; 3.204      ;
; 16.828 ; lcdStateMachine:myStateMachine|counter[13] ; lcdStateMachine:myStateMachine|counter[20] ; clk          ; clk         ; 20.000       ; 0.000      ; 3.204      ;
; 16.828 ; lcdStateMachine:myStateMachine|counter[13] ; lcdStateMachine:myStateMachine|counter[21] ; clk          ; clk         ; 20.000       ; 0.000      ; 3.204      ;
; 16.828 ; lcdStateMachine:myStateMachine|counter[13] ; lcdStateMachine:myStateMachine|counter[22] ; clk          ; clk         ; 20.000       ; 0.000      ; 3.204      ;
; 16.828 ; lcdStateMachine:myStateMachine|counter[13] ; lcdStateMachine:myStateMachine|counter[23] ; clk          ; clk         ; 20.000       ; 0.000      ; 3.204      ;
; 16.828 ; lcdStateMachine:myStateMachine|counter[13] ; lcdStateMachine:myStateMachine|counter[15] ; clk          ; clk         ; 20.000       ; 0.000      ; 3.204      ;
; 16.839 ; lcdStateMachine:myStateMachine|counter[14] ; lcdStateMachine:myStateMachine|counter[8]  ; clk          ; clk         ; 20.000       ; 0.000      ; 3.193      ;
; 16.839 ; lcdStateMachine:myStateMachine|counter[14] ; lcdStateMachine:myStateMachine|counter[9]  ; clk          ; clk         ; 20.000       ; 0.000      ; 3.193      ;
; 16.839 ; lcdStateMachine:myStateMachine|counter[14] ; lcdStateMachine:myStateMachine|counter[10] ; clk          ; clk         ; 20.000       ; 0.000      ; 3.193      ;
; 16.839 ; lcdStateMachine:myStateMachine|counter[14] ; lcdStateMachine:myStateMachine|counter[11] ; clk          ; clk         ; 20.000       ; 0.000      ; 3.193      ;
; 16.839 ; lcdStateMachine:myStateMachine|counter[14] ; lcdStateMachine:myStateMachine|counter[12] ; clk          ; clk         ; 20.000       ; 0.000      ; 3.193      ;
; 16.839 ; lcdStateMachine:myStateMachine|counter[14] ; lcdStateMachine:myStateMachine|counter[13] ; clk          ; clk         ; 20.000       ; 0.000      ; 3.193      ;
; 16.839 ; lcdStateMachine:myStateMachine|counter[14] ; lcdStateMachine:myStateMachine|counter[14] ; clk          ; clk         ; 20.000       ; 0.000      ; 3.193      ;
; 16.839 ; lcdStateMachine:myStateMachine|counter[14] ; lcdStateMachine:myStateMachine|counter[16] ; clk          ; clk         ; 20.000       ; 0.000      ; 3.193      ;
; 16.839 ; lcdStateMachine:myStateMachine|counter[14] ; lcdStateMachine:myStateMachine|counter[17] ; clk          ; clk         ; 20.000       ; 0.000      ; 3.193      ;
; 16.839 ; lcdStateMachine:myStateMachine|counter[14] ; lcdStateMachine:myStateMachine|counter[18] ; clk          ; clk         ; 20.000       ; 0.000      ; 3.193      ;
; 16.839 ; lcdStateMachine:myStateMachine|counter[14] ; lcdStateMachine:myStateMachine|counter[19] ; clk          ; clk         ; 20.000       ; 0.000      ; 3.193      ;
+--------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; lcdStateMachine:myStateMachine|state.powerOn                ; lcdStateMachine:myStateMachine|state.powerOn                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcdStateMachine:myStateMachine|subStates.00                 ; lcdStateMachine:myStateMachine|subStates.00                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcdStateMachine:myStateMachine|subStates.subState2          ; lcdStateMachine:myStateMachine|subStates.subState2                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcdStateMachine:myStateMachine|displayOnOff                 ; lcdStateMachine:myStateMachine|displayOnOff                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcdStateMachine:myStateMachine|state.displayClear           ; lcdStateMachine:myStateMachine|state.displayClear                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcdStateMachine:myStateMachine|state.entryModeSet           ; lcdStateMachine:myStateMachine|state.entryModeSet                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcdStateMachine:myStateMachine|functionSetCase.00           ; lcdStateMachine:myStateMachine|functionSetCase.00                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcdStateMachine:myStateMachine|functionSetCase.functionSet2 ; lcdStateMachine:myStateMachine|functionSetCase.functionSet2                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcdStateMachine:myStateMachine|functionSetCase.functionSet3 ; lcdStateMachine:myStateMachine|functionSetCase.functionSet3                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcdStateMachine:myStateMachine|functionSetCase.functionSet4 ; lcdStateMachine:myStateMachine|functionSetCase.functionSet4                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcdStateMachine:myStateMachine|state.writeData              ; lcdStateMachine:myStateMachine|state.writeData                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcdStateMachine:myStateMachine|state.functionSet            ; lcdStateMachine:myStateMachine|state.functionSet                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcdStateMachine:myStateMachine|readEnable                   ; lcdStateMachine:myStateMachine|readEnable                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcdStateMachine:myStateMachine|lcdRsSelect                  ; lcdStateMachine:myStateMachine|lcdRsSelect                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.237 ; lcdStateMachine:myStateMachine|state.cursorLogicState       ; lcdStateMachine:myStateMachine|state.writeAddr                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.245 ; lcdStateMachine:myStateMachine|displayOnOff                 ; lcdStateMachine:myStateMachine|state.displayClear                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; lcdStateMachine:myStateMachine|functionSetCase.functionSet2 ; lcdStateMachine:myStateMachine|functionSetCase.functionSet3                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.397      ;
; 0.251 ; lcdStateMachine:myStateMachine|state.entryModeSet           ; lcdStateMachine:myStateMachine|state.displaySet                                                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.403      ;
; 0.267 ; lcdStateMachine:myStateMachine|state.functionSet            ; lcdStateMachine:myStateMachine|functionSetCase.00                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.419      ;
; 0.318 ; lcdStateMachine:myStateMachine|subStates.subState2          ; lcdStateMachine:myStateMachine|lcdEnableOut                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.470      ;
; 0.318 ; lcdStateMachine:myStateMachine|subStates.subState2          ; lcdStateMachine:myStateMachine|lcdBus[6]~en                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.470      ;
; 0.355 ; lcdStateMachine:myStateMachine|counter[8]                   ; lcdStateMachine:myStateMachine|counter[8]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.507      ;
; 0.356 ; lcdStateMachine:myStateMachine|functionSetCase.functionSet3 ; lcdStateMachine:myStateMachine|functionSetCase.functionSet4                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.508      ;
; 0.359 ; lcdStateMachine:myStateMachine|counter[9]                   ; lcdStateMachine:myStateMachine|counter[9]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; lcdStateMachine:myStateMachine|counter[25]                  ; lcdStateMachine:myStateMachine|counter[25]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; lcdStateMachine:myStateMachine|counter[10]                  ; lcdStateMachine:myStateMachine|counter[10]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; lcdStateMachine:myStateMachine|counter[17]                  ; lcdStateMachine:myStateMachine|counter[17]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; lcdStateMachine:myStateMachine|counter[19]                  ; lcdStateMachine:myStateMachine|counter[19]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; lcdStateMachine:myStateMachine|counter[12]                  ; lcdStateMachine:myStateMachine|counter[12]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; lcdStateMachine:myStateMachine|counter[21]                  ; lcdStateMachine:myStateMachine|counter[21]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; lcdStateMachine:myStateMachine|counter[22]                  ; lcdStateMachine:myStateMachine|counter[22]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; lcdStateMachine:myStateMachine|counter[23]                  ; lcdStateMachine:myStateMachine|counter[23]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; lcdStateMachine:myStateMachine|counter[24]                  ; lcdStateMachine:myStateMachine|counter[24]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; lcdStateMachine:myStateMachine|counter[15]                  ; lcdStateMachine:myStateMachine|counter[15]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.513      ;
; 0.364 ; lcdStateMachine:myStateMachine|displayOnOff                 ; lcdStateMachine:myStateMachine|state.writeAddr                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.516      ;
; 0.367 ; lcdStateMachine:myStateMachine|counter[26]                  ; lcdStateMachine:myStateMachine|counter[26]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; lcdStateMachine:myStateMachine|counter[28]                  ; lcdStateMachine:myStateMachine|counter[28]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; lcdStateMachine:myStateMachine|counter[31]                  ; lcdStateMachine:myStateMachine|counter[31]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.519      ;
; 0.369 ; lcdStateMachine:myStateMachine|addrCounter[0]               ; lcdStateMachine:myStateMachine|addrCounter[0]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; lcdStateMachine:myStateMachine|addrCounter[2]               ; lcdStateMachine:myStateMachine|addrCounter[2]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; lcdStateMachine:myStateMachine|addrCounter[5]               ; lcdStateMachine:myStateMachine|addrCounter[5]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.522      ;
; 0.371 ; lcdStateMachine:myStateMachine|counter[11]                  ; lcdStateMachine:myStateMachine|counter[11]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; lcdStateMachine:myStateMachine|counter[18]                  ; lcdStateMachine:myStateMachine|counter[18]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; lcdStateMachine:myStateMachine|counter[13]                  ; lcdStateMachine:myStateMachine|counter[13]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; lcdStateMachine:myStateMachine|counter[14]                  ; lcdStateMachine:myStateMachine|counter[14]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; lcdStateMachine:myStateMachine|counter[20]                  ; lcdStateMachine:myStateMachine|counter[20]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.524      ;
; 0.374 ; lcdStateMachine:myStateMachine|counter[1]                   ; lcdStateMachine:myStateMachine|counter[1]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; lcdStateMachine:myStateMachine|counter[16]                  ; lcdStateMachine:myStateMachine|counter[16]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; lcdStateMachine:myStateMachine|counter[32]                  ; lcdStateMachine:myStateMachine|counter[32]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; lcdStateMachine:myStateMachine|counter[3]                   ; lcdStateMachine:myStateMachine|counter[3]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.527      ;
; 0.375 ; lcdStateMachine:myStateMachine|addrCounter[6]               ; lcdStateMachine:myStateMachine|addrCounter[6]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.527      ;
; 0.376 ; lcdStateMachine:myStateMachine|counter[5]                   ; lcdStateMachine:myStateMachine|counter[5]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.528      ;
; 0.377 ; lcdStateMachine:myStateMachine|counter[27]                  ; lcdStateMachine:myStateMachine|counter[27]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; lcdStateMachine:myStateMachine|counter[29]                  ; lcdStateMachine:myStateMachine|counter[29]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; lcdStateMachine:myStateMachine|counter[30]                  ; lcdStateMachine:myStateMachine|counter[30]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.530      ;
; 0.379 ; lcdStateMachine:myStateMachine|addrCounter[1]               ; lcdStateMachine:myStateMachine|addrCounter[1]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.531      ;
; 0.379 ; lcdStateMachine:myStateMachine|subStates.00                 ; lcdStateMachine:myStateMachine|subStates.subState2                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.531      ;
; 0.380 ; lcdStateMachine:myStateMachine|counter[6]                   ; lcdStateMachine:myStateMachine|counter[6]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.532      ;
; 0.380 ; lcdStateMachine:myStateMachine|addrCounter[3]               ; lcdStateMachine:myStateMachine|addrCounter[3]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.532      ;
; 0.380 ; lcdStateMachine:myStateMachine|addrCounter[4]               ; lcdStateMachine:myStateMachine|addrCounter[4]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.532      ;
; 0.381 ; lcdStateMachine:myStateMachine|counter[0]                   ; lcdStateMachine:myStateMachine|counter[0]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.533      ;
; 0.383 ; lcdStateMachine:myStateMachine|counter[2]                   ; lcdStateMachine:myStateMachine|counter[2]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.535      ;
; 0.383 ; lcdStateMachine:myStateMachine|counter[7]                   ; lcdStateMachine:myStateMachine|counter[7]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.535      ;
; 0.386 ; lcdStateMachine:myStateMachine|functionSetCase.functionSet4 ; lcdStateMachine:myStateMachine|state.functionSet                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.538      ;
; 0.387 ; lcdStateMachine:myStateMachine|state.writeData              ; lcdStateMachine:myStateMachine|readEnable                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.539      ;
; 0.388 ; lcdStateMachine:myStateMachine|counter[4]                   ; lcdStateMachine:myStateMachine|counter[4]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.540      ;
; 0.390 ; lcdStateMachine:myStateMachine|functionSetCase.00           ; lcdStateMachine:myStateMachine|functionSetCase.functionSet2                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.542      ;
; 0.395 ; lcdStateMachine:myStateMachine|addrToRead[2]                ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; clk          ; clk         ; 0.000        ; 0.070      ; 0.603      ;
; 0.398 ; lcdStateMachine:myStateMachine|addrToRead[0]                ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.070      ; 0.606      ;
; 0.400 ; lcdStateMachine:myStateMachine|addrToRead[3]                ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; clk          ; clk         ; 0.000        ; 0.070      ; 0.608      ;
; 0.403 ; lcdStateMachine:myStateMachine|addrToRead[4]                ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; clk          ; clk         ; 0.000        ; 0.070      ; 0.611      ;
; 0.441 ; lcdStateMachine:myStateMachine|subStates.subState3          ; lcdStateMachine:myStateMachine|state.entryModeSet                                                                    ; clk          ; clk         ; 0.000        ; -0.001     ; 0.592      ;
; 0.453 ; lcdStateMachine:myStateMachine|addrCounter[6]               ; lcdStateMachine:myStateMachine|lcdBus[6]~reg0                                                                        ; clk          ; clk         ; 0.000        ; -0.004     ; 0.601      ;
; 0.456 ; lcdStateMachine:myStateMachine|addrCounter[2]               ; lcdStateMachine:myStateMachine|addrToRead[2]                                                                         ; clk          ; clk         ; 0.000        ; -0.004     ; 0.604      ;
; 0.457 ; lcdStateMachine:myStateMachine|addrCounter[0]               ; lcdStateMachine:myStateMachine|addrToRead[0]                                                                         ; clk          ; clk         ; 0.000        ; -0.004     ; 0.605      ;
; 0.457 ; lcdStateMachine:myStateMachine|state.displayClear           ; lcdStateMachine:myStateMachine|lcdBus[0]~reg0                                                                        ; clk          ; clk         ; 0.000        ; -0.004     ; 0.605      ;
; 0.464 ; lcdStateMachine:myStateMachine|addrCounter[3]               ; lcdStateMachine:myStateMachine|addrToRead[3]                                                                         ; clk          ; clk         ; 0.000        ; -0.004     ; 0.612      ;
; 0.468 ; lcdStateMachine:myStateMachine|addrCounter[1]               ; lcdStateMachine:myStateMachine|lcdBus[1]~reg0                                                                        ; clk          ; clk         ; 0.000        ; -0.004     ; 0.616      ;
; 0.484 ; lcdStateMachine:myStateMachine|addrCounter[4]               ; lcdStateMachine:myStateMachine|addrToRead[4]                                                                         ; clk          ; clk         ; 0.000        ; -0.004     ; 0.632      ;
; 0.493 ; lcdStateMachine:myStateMachine|counter[8]                   ; lcdStateMachine:myStateMachine|counter[9]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.645      ;
; 0.497 ; lcdStateMachine:myStateMachine|counter[9]                   ; lcdStateMachine:myStateMachine|counter[10]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.649      ;
; 0.497 ; lcdStateMachine:myStateMachine|counter[25]                  ; lcdStateMachine:myStateMachine|counter[26]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.649      ;
; 0.498 ; lcdStateMachine:myStateMachine|counter[10]                  ; lcdStateMachine:myStateMachine|counter[11]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; lcdStateMachine:myStateMachine|counter[17]                  ; lcdStateMachine:myStateMachine|counter[18]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; lcdStateMachine:myStateMachine|counter[19]                  ; lcdStateMachine:myStateMachine|counter[20]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.650      ;
; 0.499 ; lcdStateMachine:myStateMachine|counter[24]                  ; lcdStateMachine:myStateMachine|counter[25]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; lcdStateMachine:myStateMachine|counter[21]                  ; lcdStateMachine:myStateMachine|counter[22]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; lcdStateMachine:myStateMachine|counter[22]                  ; lcdStateMachine:myStateMachine|counter[23]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; lcdStateMachine:myStateMachine|counter[12]                  ; lcdStateMachine:myStateMachine|counter[13]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.651      ;
; 0.504 ; lcdStateMachine:myStateMachine|subStates.subState3          ; lcdStateMachine:myStateMachine|functionSetCase.functionSet3                                                          ; clk          ; clk         ; 0.000        ; -0.001     ; 0.655      ;
; 0.505 ; lcdStateMachine:myStateMachine|counter[26]                  ; lcdStateMachine:myStateMachine|counter[27]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.505 ; lcdStateMachine:myStateMachine|counter[28]                  ; lcdStateMachine:myStateMachine|counter[29]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.507 ; lcdStateMachine:myStateMachine|addrCounter[0]               ; lcdStateMachine:myStateMachine|addrCounter[1]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.659      ;
; 0.507 ; lcdStateMachine:myStateMachine|addrCounter[2]               ; lcdStateMachine:myStateMachine|addrCounter[3]                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.659      ;
; 0.511 ; lcdStateMachine:myStateMachine|counter[18]                  ; lcdStateMachine:myStateMachine|counter[19]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; lcdStateMachine:myStateMachine|counter[11]                  ; lcdStateMachine:myStateMachine|counter[12]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.663      ;
; 0.512 ; lcdStateMachine:myStateMachine|subStates.subState3          ; lcdStateMachine:myStateMachine|functionSetCase.00                                                                    ; clk          ; clk         ; 0.000        ; -0.001     ; 0.663      ;
; 0.512 ; lcdStateMachine:myStateMachine|counter[20]                  ; lcdStateMachine:myStateMachine|counter[21]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; lcdStateMachine:myStateMachine|counter[14]                  ; lcdStateMachine:myStateMachine|counter[15]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; lcdStateMachine:myStateMachine|counter[13]                  ; lcdStateMachine:myStateMachine|counter[14]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.664      ;
+-------+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                                                                                ;
+-------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                               ;
+-------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; lcdRegisterFile:myRegisters|altsyncram:charCode_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lcdStateMachine:myStateMachine|addrCounter[0]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lcdStateMachine:myStateMachine|addrCounter[0]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lcdStateMachine:myStateMachine|addrCounter[1]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lcdStateMachine:myStateMachine|addrCounter[1]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lcdStateMachine:myStateMachine|addrCounter[2]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lcdStateMachine:myStateMachine|addrCounter[2]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lcdStateMachine:myStateMachine|addrCounter[3]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lcdStateMachine:myStateMachine|addrCounter[3]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lcdStateMachine:myStateMachine|addrCounter[4]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lcdStateMachine:myStateMachine|addrCounter[4]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lcdStateMachine:myStateMachine|addrCounter[5]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lcdStateMachine:myStateMachine|addrCounter[5]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lcdStateMachine:myStateMachine|addrCounter[6]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lcdStateMachine:myStateMachine|addrCounter[6]                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lcdStateMachine:myStateMachine|addrToRead[0]                                                                         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lcdStateMachine:myStateMachine|addrToRead[0]                                                                         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lcdStateMachine:myStateMachine|addrToRead[1]                                                                         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lcdStateMachine:myStateMachine|addrToRead[1]                                                                         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lcdStateMachine:myStateMachine|addrToRead[2]                                                                         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lcdStateMachine:myStateMachine|addrToRead[2]                                                                         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lcdStateMachine:myStateMachine|addrToRead[3]                                                                         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lcdStateMachine:myStateMachine|addrToRead[3]                                                                         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lcdStateMachine:myStateMachine|addrToRead[4]                                                                         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lcdStateMachine:myStateMachine|addrToRead[4]                                                                         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lcdStateMachine:myStateMachine|counter[0]                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lcdStateMachine:myStateMachine|counter[0]                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lcdStateMachine:myStateMachine|counter[10]                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lcdStateMachine:myStateMachine|counter[10]                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lcdStateMachine:myStateMachine|counter[11]                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lcdStateMachine:myStateMachine|counter[11]                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lcdStateMachine:myStateMachine|counter[12]                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lcdStateMachine:myStateMachine|counter[12]                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lcdStateMachine:myStateMachine|counter[13]                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lcdStateMachine:myStateMachine|counter[13]                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lcdStateMachine:myStateMachine|counter[14]                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lcdStateMachine:myStateMachine|counter[14]                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lcdStateMachine:myStateMachine|counter[15]                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lcdStateMachine:myStateMachine|counter[15]                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lcdStateMachine:myStateMachine|counter[16]                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lcdStateMachine:myStateMachine|counter[16]                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lcdStateMachine:myStateMachine|counter[17]                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lcdStateMachine:myStateMachine|counter[17]                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lcdStateMachine:myStateMachine|counter[18]                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lcdStateMachine:myStateMachine|counter[18]                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; lcdStateMachine:myStateMachine|counter[19]                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; lcdStateMachine:myStateMachine|counter[19]                                                                           ;
+-------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; charCode[*]   ; clk        ; 0.045  ; 0.045  ; Rise       ; clk             ;
;  charCode[0]  ; clk        ; -0.158 ; -0.158 ; Rise       ; clk             ;
;  charCode[1]  ; clk        ; -0.141 ; -0.141 ; Rise       ; clk             ;
;  charCode[2]  ; clk        ; -0.157 ; -0.157 ; Rise       ; clk             ;
;  charCode[3]  ; clk        ; 0.045  ; 0.045  ; Rise       ; clk             ;
;  charCode[4]  ; clk        ; -0.145 ; -0.145 ; Rise       ; clk             ;
;  charCode[5]  ; clk        ; 0.029  ; 0.029  ; Rise       ; clk             ;
;  charCode[6]  ; clk        ; -0.171 ; -0.171 ; Rise       ; clk             ;
;  charCode[7]  ; clk        ; -0.230 ; -0.230 ; Rise       ; clk             ;
; lcdOnIn       ; clk        ; 3.614  ; 3.614  ; Rise       ; clk             ;
; writeAddr[*]  ; clk        ; -0.101 ; -0.101 ; Rise       ; clk             ;
;  writeAddr[0] ; clk        ; -0.435 ; -0.435 ; Rise       ; clk             ;
;  writeAddr[1] ; clk        ; -0.405 ; -0.405 ; Rise       ; clk             ;
;  writeAddr[2] ; clk        ; -0.135 ; -0.135 ; Rise       ; clk             ;
;  writeAddr[3] ; clk        ; -0.237 ; -0.237 ; Rise       ; clk             ;
;  writeAddr[4] ; clk        ; -0.101 ; -0.101 ; Rise       ; clk             ;
; writeEnable   ; clk        ; 2.923  ; 2.923  ; Rise       ; clk             ;
+---------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; charCode[*]   ; clk        ; 0.369  ; 0.369  ; Rise       ; clk             ;
;  charCode[0]  ; clk        ; 0.297  ; 0.297  ; Rise       ; clk             ;
;  charCode[1]  ; clk        ; 0.280  ; 0.280  ; Rise       ; clk             ;
;  charCode[2]  ; clk        ; 0.296  ; 0.296  ; Rise       ; clk             ;
;  charCode[3]  ; clk        ; 0.094  ; 0.094  ; Rise       ; clk             ;
;  charCode[4]  ; clk        ; 0.284  ; 0.284  ; Rise       ; clk             ;
;  charCode[5]  ; clk        ; 0.110  ; 0.110  ; Rise       ; clk             ;
;  charCode[6]  ; clk        ; 0.310  ; 0.310  ; Rise       ; clk             ;
;  charCode[7]  ; clk        ; 0.369  ; 0.369  ; Rise       ; clk             ;
; lcdOnIn       ; clk        ; -2.754 ; -2.754 ; Rise       ; clk             ;
; writeAddr[*]  ; clk        ; 0.574  ; 0.574  ; Rise       ; clk             ;
;  writeAddr[0] ; clk        ; 0.574  ; 0.574  ; Rise       ; clk             ;
;  writeAddr[1] ; clk        ; 0.544  ; 0.544  ; Rise       ; clk             ;
;  writeAddr[2] ; clk        ; 0.274  ; 0.274  ; Rise       ; clk             ;
;  writeAddr[3] ; clk        ; 0.376  ; 0.376  ; Rise       ; clk             ;
;  writeAddr[4] ; clk        ; 0.240  ; 0.240  ; Rise       ; clk             ;
; writeEnable   ; clk        ; -2.562 ; -2.562 ; Rise       ; clk             ;
+---------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; lcdBus[*]    ; clk        ; 4.616 ; 4.616 ; Rise       ; clk             ;
;  lcdBus[0]   ; clk        ; 4.320 ; 4.320 ; Rise       ; clk             ;
;  lcdBus[1]   ; clk        ; 4.037 ; 4.037 ; Rise       ; clk             ;
;  lcdBus[2]   ; clk        ; 4.616 ; 4.616 ; Rise       ; clk             ;
;  lcdBus[3]   ; clk        ; 4.417 ; 4.417 ; Rise       ; clk             ;
;  lcdBus[4]   ; clk        ; 4.103 ; 4.103 ; Rise       ; clk             ;
;  lcdBus[5]   ; clk        ; 4.038 ; 4.038 ; Rise       ; clk             ;
;  lcdBus[6]   ; clk        ; 3.969 ; 3.969 ; Rise       ; clk             ;
;  lcdBus[7]   ; clk        ; 4.077 ; 4.077 ; Rise       ; clk             ;
; lcdEnableOut ; clk        ; 4.158 ; 4.158 ; Rise       ; clk             ;
; lcdRsSelect  ; clk        ; 4.328 ; 4.328 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; lcdBus[*]    ; clk        ; 3.969 ; 3.969 ; Rise       ; clk             ;
;  lcdBus[0]   ; clk        ; 4.320 ; 4.320 ; Rise       ; clk             ;
;  lcdBus[1]   ; clk        ; 4.037 ; 4.037 ; Rise       ; clk             ;
;  lcdBus[2]   ; clk        ; 4.616 ; 4.616 ; Rise       ; clk             ;
;  lcdBus[3]   ; clk        ; 4.417 ; 4.417 ; Rise       ; clk             ;
;  lcdBus[4]   ; clk        ; 4.103 ; 4.103 ; Rise       ; clk             ;
;  lcdBus[5]   ; clk        ; 4.038 ; 4.038 ; Rise       ; clk             ;
;  lcdBus[6]   ; clk        ; 3.969 ; 3.969 ; Rise       ; clk             ;
;  lcdBus[7]   ; clk        ; 4.077 ; 4.077 ; Rise       ; clk             ;
; lcdEnableOut ; clk        ; 4.158 ; 4.158 ; Rise       ; clk             ;
; lcdRsSelect  ; clk        ; 4.328 ; 4.328 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; lcdOnIn    ; lcdOnOut    ; 5.196 ;    ;    ; 5.196 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; lcdOnIn    ; lcdOnOut    ; 5.196 ;    ;    ; 5.196 ;
+------------+-------------+-------+----+----+-------+
>>>>>>> justLcdControler


+------------------------------------------------------------+
; Propagation Delay                                          ;
+----------------+-----------------+-------+----+----+-------+
; Input Port     ; Output Port     ; RR    ; RF ; FR ; FF    ;
+----------------+-----------------+-------+----+----+-------+
; lcdBackLightIn ; lcdBacklightOut ; 5.204 ;    ;    ; 5.204 ;
; lcdOn          ; lcdPwr          ; 5.559 ;    ;    ; 5.559 ;
+----------------+-----------------+-------+----+----+-------+


+------------------------------------------------------------+
; Minimum Propagation Delay                                  ;
+----------------+-----------------+-------+----+----+-------+
; Input Port     ; Output Port     ; RR    ; RF ; FR ; FF    ;
+----------------+-----------------+-------+----+----+-------+
; lcdBackLightIn ; lcdBacklightOut ; 5.204 ;    ;    ; 5.204 ;
; lcdOn          ; lcdPwr          ; 5.559 ;    ;    ; 5.559 ;
+----------------+-----------------+-------+----+----+-------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+------------+------------+-------+------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+------------+------------+-------+------+------------+-----------------+
<<<<<<< HEAD
; lcdBus[*]  ; clk        ; 3.369 ;      ; Rise       ; clk             ;
;  lcdBus[0] ; clk        ; 3.513 ;      ; Rise       ; clk             ;
;  lcdBus[2] ; clk        ; 3.389 ;      ; Rise       ; clk             ;
;  lcdBus[3] ; clk        ; 3.395 ;      ; Rise       ; clk             ;
;  lcdBus[4] ; clk        ; 3.369 ;      ; Rise       ; clk             ;
;  lcdBus[5] ; clk        ; 3.388 ;      ; Rise       ; clk             ;
=======
; lcdBus[*]  ; clk        ; 3.368 ;      ; Rise       ; clk             ;
;  lcdBus[0] ; clk        ; 3.456 ;      ; Rise       ; clk             ;
;  lcdBus[1] ; clk        ; 3.507 ;      ; Rise       ; clk             ;
;  lcdBus[2] ; clk        ; 3.388 ;      ; Rise       ; clk             ;
;  lcdBus[3] ; clk        ; 3.395 ;      ; Rise       ; clk             ;
;  lcdBus[4] ; clk        ; 3.368 ;      ; Rise       ; clk             ;
;  lcdBus[5] ; clk        ; 3.379 ;      ; Rise       ; clk             ;
;  lcdBus[6] ; clk        ; 3.987 ;      ; Rise       ; clk             ;
;  lcdBus[7] ; clk        ; 3.516 ;      ; Rise       ; clk             ;
>>>>>>> justLcdControler
+------------+------------+-------+------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+------------+------------+-------+------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+------------+------------+-------+------+------------+-----------------+
<<<<<<< HEAD
; lcdBus[*]  ; clk        ; 3.369 ;      ; Rise       ; clk             ;
;  lcdBus[0] ; clk        ; 3.513 ;      ; Rise       ; clk             ;
;  lcdBus[2] ; clk        ; 3.389 ;      ; Rise       ; clk             ;
;  lcdBus[3] ; clk        ; 3.395 ;      ; Rise       ; clk             ;
;  lcdBus[4] ; clk        ; 3.369 ;      ; Rise       ; clk             ;
;  lcdBus[5] ; clk        ; 3.388 ;      ; Rise       ; clk             ;
=======
; lcdBus[*]  ; clk        ; 3.368 ;      ; Rise       ; clk             ;
;  lcdBus[0] ; clk        ; 3.456 ;      ; Rise       ; clk             ;
;  lcdBus[1] ; clk        ; 3.507 ;      ; Rise       ; clk             ;
;  lcdBus[2] ; clk        ; 3.388 ;      ; Rise       ; clk             ;
;  lcdBus[3] ; clk        ; 3.395 ;      ; Rise       ; clk             ;
;  lcdBus[4] ; clk        ; 3.368 ;      ; Rise       ; clk             ;
;  lcdBus[5] ; clk        ; 3.379 ;      ; Rise       ; clk             ;
;  lcdBus[6] ; clk        ; 3.987 ;      ; Rise       ; clk             ;
;  lcdBus[7] ; clk        ; 3.516 ;      ; Rise       ; clk             ;
>>>>>>> justLcdControler
+------------+------------+-------+------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Output Disable Times                                                           ;
+------------+------------+-----------+-----------+------------+-----------------+
; Data Port  ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+------------+------------+-----------+-----------+------------+-----------------+
<<<<<<< HEAD
; lcdBus[*]  ; clk        ; 3.369     ;           ; Rise       ; clk             ;
;  lcdBus[0] ; clk        ; 3.513     ;           ; Rise       ; clk             ;
;  lcdBus[2] ; clk        ; 3.389     ;           ; Rise       ; clk             ;
;  lcdBus[3] ; clk        ; 3.395     ;           ; Rise       ; clk             ;
;  lcdBus[4] ; clk        ; 3.369     ;           ; Rise       ; clk             ;
;  lcdBus[5] ; clk        ; 3.388     ;           ; Rise       ; clk             ;
=======
; lcdBus[*]  ; clk        ; 3.368     ;           ; Rise       ; clk             ;
;  lcdBus[0] ; clk        ; 3.456     ;           ; Rise       ; clk             ;
;  lcdBus[1] ; clk        ; 3.507     ;           ; Rise       ; clk             ;
;  lcdBus[2] ; clk        ; 3.388     ;           ; Rise       ; clk             ;
;  lcdBus[3] ; clk        ; 3.395     ;           ; Rise       ; clk             ;
;  lcdBus[4] ; clk        ; 3.368     ;           ; Rise       ; clk             ;
;  lcdBus[5] ; clk        ; 3.379     ;           ; Rise       ; clk             ;
;  lcdBus[6] ; clk        ; 3.987     ;           ; Rise       ; clk             ;
;  lcdBus[7] ; clk        ; 3.516     ;           ; Rise       ; clk             ;
>>>>>>> justLcdControler
+------------+------------+-----------+-----------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                   ;
+------------+------------+-----------+-----------+------------+-----------------+
; Data Port  ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+------------+------------+-----------+-----------+------------+-----------------+
<<<<<<< HEAD
; lcdBus[*]  ; clk        ; 3.369     ;           ; Rise       ; clk             ;
;  lcdBus[0] ; clk        ; 3.513     ;           ; Rise       ; clk             ;
;  lcdBus[2] ; clk        ; 3.389     ;           ; Rise       ; clk             ;
;  lcdBus[3] ; clk        ; 3.395     ;           ; Rise       ; clk             ;
;  lcdBus[4] ; clk        ; 3.369     ;           ; Rise       ; clk             ;
;  lcdBus[5] ; clk        ; 3.388     ;           ; Rise       ; clk             ;
+------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 13.078 ; 0.215 ; N/A      ; N/A     ; 7.620               ;
;  altera_reserved_tck ; N/A    ; N/A   ; N/A      ; N/A     ; 97.778              ;
;  clk                 ; 13.078 ; 0.215 ; N/A      ; N/A     ; 7.620               ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  clk                 ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------+
; Setup Times                                                                  ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; lcdBackLightIn ; clk        ; 4.714  ; 4.714  ; Rise       ; clk             ;
; lcdBus[*]      ; clk        ; 4.856  ; 4.856  ; Rise       ; clk             ;
;  lcdBus[0]     ; clk        ; 4.196  ; 4.196  ; Rise       ; clk             ;
;  lcdBus[1]     ; clk        ; 4.144  ; 4.144  ; Rise       ; clk             ;
;  lcdBus[2]     ; clk        ; 4.084  ; 4.084  ; Rise       ; clk             ;
;  lcdBus[3]     ; clk        ; 4.377  ; 4.377  ; Rise       ; clk             ;
;  lcdBus[4]     ; clk        ; 4.098  ; 4.098  ; Rise       ; clk             ;
;  lcdBus[5]     ; clk        ; 4.655  ; 4.655  ; Rise       ; clk             ;
;  lcdBus[6]     ; clk        ; 4.111  ; 4.111  ; Rise       ; clk             ;
;  lcdBus[7]     ; clk        ; 4.856  ; 4.856  ; Rise       ; clk             ;
; lcdOn          ; clk        ; 5.607  ; 5.607  ; Rise       ; clk             ;
; switches[*]    ; clk        ; 4.827  ; 4.827  ; Rise       ; clk             ;
;  switches[0]   ; clk        ; 0.508  ; 0.508  ; Rise       ; clk             ;
;  switches[1]   ; clk        ; 0.427  ; 0.427  ; Rise       ; clk             ;
;  switches[2]   ; clk        ; 0.401  ; 0.401  ; Rise       ; clk             ;
;  switches[3]   ; clk        ; 0.520  ; 0.520  ; Rise       ; clk             ;
;  switches[4]   ; clk        ; 0.457  ; 0.457  ; Rise       ; clk             ;
;  switches[5]   ; clk        ; 0.663  ; 0.663  ; Rise       ; clk             ;
;  switches[6]   ; clk        ; 0.554  ; 0.554  ; Rise       ; clk             ;
;  switches[7]   ; clk        ; -0.142 ; -0.142 ; Rise       ; clk             ;
;  switches[8]   ; clk        ; -0.010 ; -0.010 ; Rise       ; clk             ;
;  switches[9]   ; clk        ; -0.037 ; -0.037 ; Rise       ; clk             ;
;  switches[10]  ; clk        ; 0.581  ; 0.581  ; Rise       ; clk             ;
;  switches[11]  ; clk        ; 1.211  ; 1.211  ; Rise       ; clk             ;
;  switches[12]  ; clk        ; 0.627  ; 0.627  ; Rise       ; clk             ;
;  switches[13]  ; clk        ; 4.410  ; 4.410  ; Rise       ; clk             ;
;  switches[14]  ; clk        ; 4.827  ; 4.827  ; Rise       ; clk             ;
;  switches[15]  ; clk        ; 4.767  ; 4.767  ; Rise       ; clk             ;
+----------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; lcdBackLightIn ; clk        ; -1.914 ; -1.914 ; Rise       ; clk             ;
; lcdBus[*]      ; clk        ; -1.789 ; -1.789 ; Rise       ; clk             ;
;  lcdBus[0]     ; clk        ; -2.104 ; -2.104 ; Rise       ; clk             ;
;  lcdBus[1]     ; clk        ; -1.840 ; -1.840 ; Rise       ; clk             ;
;  lcdBus[2]     ; clk        ; -1.893 ; -1.893 ; Rise       ; clk             ;
;  lcdBus[3]     ; clk        ; -2.159 ; -2.159 ; Rise       ; clk             ;
;  lcdBus[4]     ; clk        ; -2.070 ; -2.070 ; Rise       ; clk             ;
;  lcdBus[5]     ; clk        ; -2.170 ; -2.170 ; Rise       ; clk             ;
;  lcdBus[6]     ; clk        ; -2.043 ; -2.043 ; Rise       ; clk             ;
;  lcdBus[7]     ; clk        ; -1.789 ; -1.789 ; Rise       ; clk             ;
; lcdOn          ; clk        ; -2.437 ; -2.437 ; Rise       ; clk             ;
; switches[*]    ; clk        ; 0.728  ; 0.728  ; Rise       ; clk             ;
;  switches[0]   ; clk        ; 0.271  ; 0.271  ; Rise       ; clk             ;
;  switches[1]   ; clk        ; 0.434  ; 0.434  ; Rise       ; clk             ;
;  switches[2]   ; clk        ; 0.728  ; 0.728  ; Rise       ; clk             ;
;  switches[3]   ; clk        ; 0.369  ; 0.369  ; Rise       ; clk             ;
;  switches[4]   ; clk        ; 0.526  ; 0.526  ; Rise       ; clk             ;
;  switches[5]   ; clk        ; 0.044  ; 0.044  ; Rise       ; clk             ;
;  switches[6]   ; clk        ; 0.204  ; 0.204  ; Rise       ; clk             ;
;  switches[7]   ; clk        ; 0.564  ; 0.564  ; Rise       ; clk             ;
;  switches[8]   ; clk        ; 0.407  ; 0.407  ; Rise       ; clk             ;
;  switches[9]   ; clk        ; 0.553  ; 0.553  ; Rise       ; clk             ;
;  switches[10]  ; clk        ; 0.159  ; 0.159  ; Rise       ; clk             ;
;  switches[11]  ; clk        ; 0.106  ; 0.106  ; Rise       ; clk             ;
;  switches[12]  ; clk        ; 0.291  ; 0.291  ; Rise       ; clk             ;
;  switches[13]  ; clk        ; -2.188 ; -2.188 ; Rise       ; clk             ;
;  switches[14]  ; clk        ; -2.401 ; -2.401 ; Rise       ; clk             ;
;  switches[15]  ; clk        ; -2.156 ; -2.156 ; Rise       ; clk             ;
+----------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Clock to Output Times                                                       ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; errorLed1       ; clk        ; 9.727 ; 9.727 ; Rise       ; clk             ;
; lcdBus[*]       ; clk        ; 6.336 ; 6.336 ; Rise       ; clk             ;
;  lcdBus[0]      ; clk        ; 6.327 ; 6.327 ; Rise       ; clk             ;
;  lcdBus[1]      ; clk        ; 6.326 ; 6.326 ; Rise       ; clk             ;
;  lcdBus[2]      ; clk        ; 6.062 ; 6.062 ; Rise       ; clk             ;
;  lcdBus[3]      ; clk        ; 6.053 ; 6.053 ; Rise       ; clk             ;
;  lcdBus[4]      ; clk        ; 6.039 ; 6.039 ; Rise       ; clk             ;
;  lcdBus[5]      ; clk        ; 6.043 ; 6.043 ; Rise       ; clk             ;
;  lcdBus[6]      ; clk        ; 6.053 ; 6.053 ; Rise       ; clk             ;
;  lcdBus[7]      ; clk        ; 6.336 ; 6.336 ; Rise       ; clk             ;
; lcdReadWriteSel ; clk        ; 6.323 ; 6.323 ; Rise       ; clk             ;
+-----------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                               ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; errorLed1       ; clk        ; 5.351 ; 5.351 ; Rise       ; clk             ;
; lcdBus[*]       ; clk        ; 3.426 ; 3.426 ; Rise       ; clk             ;
;  lcdBus[0]      ; clk        ; 3.561 ; 3.561 ; Rise       ; clk             ;
;  lcdBus[1]      ; clk        ; 3.560 ; 3.560 ; Rise       ; clk             ;
;  lcdBus[2]      ; clk        ; 3.447 ; 3.447 ; Rise       ; clk             ;
;  lcdBus[3]      ; clk        ; 3.445 ; 3.445 ; Rise       ; clk             ;
;  lcdBus[4]      ; clk        ; 3.426 ; 3.426 ; Rise       ; clk             ;
;  lcdBus[5]      ; clk        ; 3.435 ; 3.435 ; Rise       ; clk             ;
;  lcdBus[6]      ; clk        ; 3.445 ; 3.445 ; Rise       ; clk             ;
;  lcdBus[7]      ; clk        ; 3.570 ; 3.570 ; Rise       ; clk             ;
; lcdReadWriteSel ; clk        ; 3.552 ; 3.552 ; Rise       ; clk             ;
+-----------------+------------+-------+-------+------------+-----------------+
=======
; lcdBus[*]  ; clk        ; 3.368     ;           ; Rise       ; clk             ;
;  lcdBus[0] ; clk        ; 3.456     ;           ; Rise       ; clk             ;
;  lcdBus[1] ; clk        ; 3.507     ;           ; Rise       ; clk             ;
;  lcdBus[2] ; clk        ; 3.388     ;           ; Rise       ; clk             ;
;  lcdBus[3] ; clk        ; 3.395     ;           ; Rise       ; clk             ;
;  lcdBus[4] ; clk        ; 3.368     ;           ; Rise       ; clk             ;
;  lcdBus[5] ; clk        ; 3.379     ;           ; Rise       ; clk             ;
;  lcdBus[6] ; clk        ; 3.987     ;           ; Rise       ; clk             ;
;  lcdBus[7] ; clk        ; 3.516     ;           ; Rise       ; clk             ;
+------------+------------+-----------+-----------+------------+-----------------+


+------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                          ;
+------------------+--------+-------+----------+---------+---------------------+
; Clock            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack ; 12.574 ; 0.215 ; N/A      ; N/A     ; 7.873               ;
;  clk             ; 12.574 ; 0.215 ; N/A      ; N/A     ; 7.873               ;
; Design-wide TNS  ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk             ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+--------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; charCode[*]   ; clk        ; 0.575  ; 0.575  ; Rise       ; clk             ;
;  charCode[0]  ; clk        ; 0.318  ; 0.318  ; Rise       ; clk             ;
;  charCode[1]  ; clk        ; 0.338  ; 0.338  ; Rise       ; clk             ;
;  charCode[2]  ; clk        ; 0.313  ; 0.313  ; Rise       ; clk             ;
;  charCode[3]  ; clk        ; 0.534  ; 0.534  ; Rise       ; clk             ;
;  charCode[4]  ; clk        ; 0.288  ; 0.288  ; Rise       ; clk             ;
;  charCode[5]  ; clk        ; 0.575  ; 0.575  ; Rise       ; clk             ;
;  charCode[6]  ; clk        ; 0.253  ; 0.253  ; Rise       ; clk             ;
;  charCode[7]  ; clk        ; 0.180  ; 0.180  ; Rise       ; clk             ;
; lcdOnIn       ; clk        ; 6.838  ; 6.838  ; Rise       ; clk             ;
; writeAddr[*]  ; clk        ; 0.397  ; 0.397  ; Rise       ; clk             ;
;  writeAddr[0] ; clk        ; -0.216 ; -0.216 ; Rise       ; clk             ;
;  writeAddr[1] ; clk        ; -0.167 ; -0.167 ; Rise       ; clk             ;
;  writeAddr[2] ; clk        ; 0.350  ; 0.350  ; Rise       ; clk             ;
;  writeAddr[3] ; clk        ; 0.159  ; 0.159  ; Rise       ; clk             ;
;  writeAddr[4] ; clk        ; 0.397  ; 0.397  ; Rise       ; clk             ;
; writeEnable   ; clk        ; 5.539  ; 5.539  ; Rise       ; clk             ;
+---------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; charCode[*]   ; clk        ; 0.369  ; 0.369  ; Rise       ; clk             ;
;  charCode[0]  ; clk        ; 0.297  ; 0.297  ; Rise       ; clk             ;
;  charCode[1]  ; clk        ; 0.280  ; 0.280  ; Rise       ; clk             ;
;  charCode[2]  ; clk        ; 0.296  ; 0.296  ; Rise       ; clk             ;
;  charCode[3]  ; clk        ; 0.094  ; 0.094  ; Rise       ; clk             ;
;  charCode[4]  ; clk        ; 0.284  ; 0.284  ; Rise       ; clk             ;
;  charCode[5]  ; clk        ; 0.110  ; 0.110  ; Rise       ; clk             ;
;  charCode[6]  ; clk        ; 0.310  ; 0.310  ; Rise       ; clk             ;
;  charCode[7]  ; clk        ; 0.369  ; 0.369  ; Rise       ; clk             ;
; lcdOnIn       ; clk        ; -2.754 ; -2.754 ; Rise       ; clk             ;
; writeAddr[*]  ; clk        ; 0.574  ; 0.574  ; Rise       ; clk             ;
;  writeAddr[0] ; clk        ; 0.574  ; 0.574  ; Rise       ; clk             ;
;  writeAddr[1] ; clk        ; 0.544  ; 0.544  ; Rise       ; clk             ;
;  writeAddr[2] ; clk        ; 0.274  ; 0.274  ; Rise       ; clk             ;
;  writeAddr[3] ; clk        ; 0.376  ; 0.376  ; Rise       ; clk             ;
;  writeAddr[4] ; clk        ; 0.240  ; 0.240  ; Rise       ; clk             ;
; writeEnable   ; clk        ; -2.562 ; -2.562 ; Rise       ; clk             ;
+---------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; lcdBus[*]    ; clk        ; 8.282 ; 8.282 ; Rise       ; clk             ;
;  lcdBus[0]   ; clk        ; 7.843 ; 7.843 ; Rise       ; clk             ;
;  lcdBus[1]   ; clk        ; 7.257 ; 7.257 ; Rise       ; clk             ;
;  lcdBus[2]   ; clk        ; 8.282 ; 8.282 ; Rise       ; clk             ;
;  lcdBus[3]   ; clk        ; 8.095 ; 8.095 ; Rise       ; clk             ;
;  lcdBus[4]   ; clk        ; 7.381 ; 7.381 ; Rise       ; clk             ;
;  lcdBus[5]   ; clk        ; 7.245 ; 7.245 ; Rise       ; clk             ;
;  lcdBus[6]   ; clk        ; 7.070 ; 7.070 ; Rise       ; clk             ;
;  lcdBus[7]   ; clk        ; 7.306 ; 7.306 ; Rise       ; clk             ;
; lcdEnableOut ; clk        ; 7.630 ; 7.630 ; Rise       ; clk             ;
; lcdRsSelect  ; clk        ; 7.914 ; 7.914 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; lcdBus[*]    ; clk        ; 3.969 ; 3.969 ; Rise       ; clk             ;
;  lcdBus[0]   ; clk        ; 4.320 ; 4.320 ; Rise       ; clk             ;
;  lcdBus[1]   ; clk        ; 4.037 ; 4.037 ; Rise       ; clk             ;
;  lcdBus[2]   ; clk        ; 4.616 ; 4.616 ; Rise       ; clk             ;
;  lcdBus[3]   ; clk        ; 4.417 ; 4.417 ; Rise       ; clk             ;
;  lcdBus[4]   ; clk        ; 4.103 ; 4.103 ; Rise       ; clk             ;
;  lcdBus[5]   ; clk        ; 4.038 ; 4.038 ; Rise       ; clk             ;
;  lcdBus[6]   ; clk        ; 3.969 ; 3.969 ; Rise       ; clk             ;
;  lcdBus[7]   ; clk        ; 4.077 ; 4.077 ; Rise       ; clk             ;
; lcdEnableOut ; clk        ; 4.158 ; 4.158 ; Rise       ; clk             ;
; lcdRsSelect  ; clk        ; 4.328 ; 4.328 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------+
; Progagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; lcdOnIn    ; lcdOnOut    ; 9.156 ;    ;    ; 9.156 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; lcdOnIn    ; lcdOnOut    ; 5.196 ;    ;    ; 5.196 ;
+------------+-------------+-------+----+----+-------+
>>>>>>> justLcdControler


+------------------------------------------------------------+
; Progagation Delay                                          ;
+----------------+-----------------+-------+----+----+-------+
; Input Port     ; Output Port     ; RR    ; RF ; FR ; FF    ;
+----------------+-----------------+-------+----+----+-------+
; lcdBackLightIn ; lcdBacklightOut ; 9.157 ;    ;    ; 9.157 ;
; lcdOn          ; lcdPwr          ; 9.740 ;    ;    ; 9.740 ;
+----------------+-----------------+-------+----+----+-------+


+------------------------------------------------------------+
; Minimum Progagation Delay                                  ;
+----------------+-----------------+-------+----+----+-------+
; Input Port     ; Output Port     ; RR    ; RF ; FR ; FF    ;
+----------------+-----------------+-------+----+----+-------+
; lcdBackLightIn ; lcdBacklightOut ; 5.204 ;    ;    ; 5.204 ;
; lcdOn          ; lcdPwr          ; 5.559 ;    ;    ; 5.559 ;
+----------------+-----------------+-------+----+----+-------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
<<<<<<< HEAD
; clk        ; clk      ; 8756     ; 0        ; 0        ; 0        ;
=======
; clk        ; clk      ; 9868     ; 0        ; 0        ; 0        ;
>>>>>>> justLcdControler
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
<<<<<<< HEAD
; clk        ; clk      ; 8756     ; 0        ; 0        ; 0        ;
=======
; clk        ; clk      ; 9868     ; 0        ; 0        ; 0        ;
>>>>>>> justLcdControler
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
<<<<<<< HEAD
; Unconstrained Input Ports       ; 26    ; 26   ;
; Unconstrained Input Port Paths  ; 110   ; 110  ;
; Unconstrained Output Ports      ; 12    ; 12   ;
; Unconstrained Output Port Paths ; 17    ; 17   ;
=======
; Unconstrained Input Ports       ; 15    ; 15   ;
; Unconstrained Input Port Paths  ; 108   ; 108  ;
; Unconstrained Output Ports      ; 11    ; 11   ;
; Unconstrained Output Port Paths ; 19    ; 19   ;
>>>>>>> justLcdControler
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
<<<<<<< HEAD
    Info: Processing started: Sat Jun 23 23:12:42 2018
=======
<<<<<<< HEAD
    Info: Processing started: Sat Jun 23 23:54:11 2018
=======
    Info: Processing started: Sun Jul 01 21:40:44 2018
>>>>>>> 216d4b2a943b65d61a996758fb30b1ac3cce30d8
>>>>>>> justLcdControler
Info: Command: quartus_sta LCDcontroller -c LCDcontroller
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
<<<<<<< HEAD
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: '../source/LCDcontroller.sdc'
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 13.078
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    13.078         0.000 clk 
=======
Info (332104): Reading SDC File: '../source/LCDcontroller.sdc'
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 12.574
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    12.574         0.000 clk 
>>>>>>> justLcdControler
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
<<<<<<< HEAD
Info (332146): Worst-case minimum pulse width slack is 7.620
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.620         0.000 clk 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 16.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    16.500         0.000 clk 
=======
Info (332146): Worst-case minimum pulse width slack is 7.873
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.873         0.000 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 16.632
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    16.632         0.000 clk 
>>>>>>> justLcdControler
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
<<<<<<< HEAD
Info (332146): Worst-case minimum pulse width slack is 7.620
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.620         0.000 clk 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 539 megabytes
    Info: Processing ended: Sat Jun 23 23:12:44 2018
=======
Info (332146): Worst-case minimum pulse width slack is 7.873
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.873         0.000 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
<<<<<<< HEAD
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 529 megabytes
    Info: Processing ended: Sat Jun 23 23:54:13 2018
=======
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 519 megabytes
    Info: Processing ended: Sun Jul 01 21:40:46 2018
>>>>>>> 216d4b2a943b65d61a996758fb30b1ac3cce30d8
>>>>>>> justLcdControler
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


