
---------- Begin Simulation Statistics ----------
final_tick                                  697577500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  23665                       # Simulator instruction rate (inst/s)
host_mem_usage                                5160424                       # Number of bytes of host memory used
host_op_rate                                    23717                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     7.15                       # Real time elapsed on the host
host_tick_rate                               97554540                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      169213                       # Number of instructions simulated
sim_ops                                        169593                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000698                       # Number of seconds simulated
sim_ticks                                   697577500                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu00.Branches                           22346                       # Number of branches fetched
system.cpu00.committedInsts                    100000                       # Number of instructions committed
system.cpu00.committedOps                      100293                       # Number of ops (including micro ops) committed
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.idle_fraction                   0.004784                       # Percentage of idle cycles
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.not_idle_fraction               0.995216                       # Percentage of non-idle cycles
system.cpu00.numCycles                        1395155                       # number of cpu cycles simulated
system.cpu00.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.num_busy_cycles             1388481.000010                       # Number of busy cycles
system.cpu00.num_conditional_control_insts        15927                       # number of instructions that are conditional controls
system.cpu00.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu00.num_fp_insts                          12                       # number of float instructions
system.cpu00.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_func_calls                      6419                       # number of times a function call or return occured
system.cpu00.num_idle_cycles              6673.999990                       # Number of idle cycles
system.cpu00.num_int_alu_accesses               98835                       # Number of integer alu accesses
system.cpu00.num_int_insts                      98835                       # number of integer instructions
system.cpu00.num_int_register_reads            120833                       # number of times the integer registers were read
system.cpu00.num_int_register_writes            64476                       # number of times the integer registers were written
system.cpu00.num_load_insts                     20287                       # Number of load instructions
system.cpu00.num_mem_refs                       36552                       # number of memory refs
system.cpu00.num_store_insts                    16265                       # Number of store instructions
system.cpu00.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu00.num_vec_insts                          0                       # number of vector instructions
system.cpu00.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu00.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu00.op_class::No_OpClass                 859      0.86%      0.86% # Class of executed instruction
system.cpu00.op_class::IntAlu                   62918     62.69%     63.55% # Class of executed instruction
system.cpu00.op_class::IntMult                     30      0.03%     63.57% # Class of executed instruction
system.cpu00.op_class::IntDiv                       6      0.01%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAes                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAesMix                   0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash2                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash               0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash2              0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma2                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma3                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::MemRead                  20572     20.50%     84.08% # Class of executed instruction
system.cpu00.op_class::MemWrite                 15968     15.91%     99.99% # Class of executed instruction
system.cpu00.op_class::FloatMemRead                 0      0.00%     99.99% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite               12      0.01%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                   100365                       # Class of executed instruction
system.cpu00.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::mean        3337000                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::min_value      3337000                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::max_value      3337000                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateResidencyTicks::ON     694240500                       # Cumulative time (in ticks) in various power states
system.cpu00.pwrStateResidencyTicks::CLK_GATED      3337000                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.numSyscalls                  71                       # Number of system calls
system.cpu01.Branches                             892                       # Number of branches fetched
system.cpu01.committedInsts                      4754                       # Number of instructions committed
system.cpu01.committedOps                        4760                       # Number of ops (including micro ops) committed
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.idle_fraction                   0.979693                       # Percentage of idle cycles
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.not_idle_fraction               0.020307                       # Percentage of non-idle cycles
system.cpu01.numCycles                        1395154                       # number of cpu cycles simulated
system.cpu01.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.num_busy_cycles             28330.981653                       # Number of busy cycles
system.cpu01.num_conditional_control_insts          467                       # number of instructions that are conditional controls
system.cpu01.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu01.num_fp_insts                          12                       # number of float instructions
system.cpu01.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_func_calls                       425                       # number of times a function call or return occured
system.cpu01.num_idle_cycles             1366823.018347                       # Number of idle cycles
system.cpu01.num_int_alu_accesses                4678                       # Number of integer alu accesses
system.cpu01.num_int_insts                       4678                       # number of integer instructions
system.cpu01.num_int_register_reads              5389                       # number of times the integer registers were read
system.cpu01.num_int_register_writes             3468                       # number of times the integer registers were written
system.cpu01.num_load_insts                      1161                       # Number of load instructions
system.cpu01.num_mem_refs                        1723                       # number of memory refs
system.cpu01.num_store_insts                      562                       # Number of store instructions
system.cpu01.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu01.num_vec_insts                          0                       # number of vector instructions
system.cpu01.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu01.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu01.op_class::No_OpClass                  10      0.21%      0.21% # Class of executed instruction
system.cpu01.op_class::IntAlu                    3026     63.54%     63.75% # Class of executed instruction
system.cpu01.op_class::IntMult                      1      0.02%     63.78% # Class of executed instruction
system.cpu01.op_class::IntDiv                       2      0.04%     63.82% # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0      0.00%     63.82% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     63.82% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     63.82% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     63.82% # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0      0.00%     63.82% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     63.82% # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0      0.00%     63.82% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     63.82% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     63.82% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     63.82% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     63.82% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     63.82% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     63.82% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     63.82% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     63.82% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     63.82% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     63.82% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     63.82% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     63.82% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     63.82% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     63.82% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     63.82% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     63.82% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     63.82% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     63.82% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     63.82% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     63.82% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     63.82% # Class of executed instruction
system.cpu01.op_class::SimdAes                      0      0.00%     63.82% # Class of executed instruction
system.cpu01.op_class::SimdAesMix                   0      0.00%     63.82% # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash                 0      0.00%     63.82% # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash2                0      0.00%     63.82% # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash               0      0.00%     63.82% # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash2              0      0.00%     63.82% # Class of executed instruction
system.cpu01.op_class::SimdShaSigma2                0      0.00%     63.82% # Class of executed instruction
system.cpu01.op_class::SimdShaSigma3                0      0.00%     63.82% # Class of executed instruction
system.cpu01.op_class::MemRead                   1165     24.46%     88.28% # Class of executed instruction
system.cpu01.op_class::MemWrite                   546     11.47%     99.75% # Class of executed instruction
system.cpu01.op_class::FloatMemRead                 0      0.00%     99.75% # Class of executed instruction
system.cpu01.op_class::FloatMemWrite               12      0.25%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                     4762                       # Class of executed instruction
system.cpu01.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::mean      143603500                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::min_value    143603500                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::max_value    143603500                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateResidencyTicks::ON     553974000                       # Cumulative time (in ticks) in various power states
system.cpu01.pwrStateResidencyTicks::CLK_GATED    143603500                       # Cumulative time (in ticks) in various power states
system.cpu02.Branches                             902                       # Number of branches fetched
system.cpu02.committedInsts                      4808                       # Number of instructions committed
system.cpu02.committedOps                        4814                       # Number of ops (including micro ops) committed
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.idle_fraction                   0.982394                       # Percentage of idle cycles
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.not_idle_fraction               0.017606                       # Percentage of non-idle cycles
system.cpu02.numCycles                        1395155                       # number of cpu cycles simulated
system.cpu02.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.num_busy_cycles             24563.001965                       # Number of busy cycles
system.cpu02.num_conditional_control_insts          471                       # number of instructions that are conditional controls
system.cpu02.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu02.num_fp_insts                          12                       # number of float instructions
system.cpu02.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_func_calls                       431                       # number of times a function call or return occured
system.cpu02.num_idle_cycles             1370591.998035                       # Number of idle cycles
system.cpu02.num_int_alu_accesses                4730                       # Number of integer alu accesses
system.cpu02.num_int_insts                       4730                       # number of integer instructions
system.cpu02.num_int_register_reads              5451                       # number of times the integer registers were read
system.cpu02.num_int_register_writes             3507                       # number of times the integer registers were written
system.cpu02.num_load_insts                      1175                       # Number of load instructions
system.cpu02.num_mem_refs                        1744                       # number of memory refs
system.cpu02.num_store_insts                      569                       # Number of store instructions
system.cpu02.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu02.num_vec_insts                          0                       # number of vector instructions
system.cpu02.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu02.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu02.op_class::No_OpClass                  10      0.21%      0.21% # Class of executed instruction
system.cpu02.op_class::IntAlu                    3059     63.52%     63.73% # Class of executed instruction
system.cpu02.op_class::IntMult                      1      0.02%     63.75% # Class of executed instruction
system.cpu02.op_class::IntDiv                       2      0.04%     63.79% # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0      0.00%     63.79% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     63.79% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     63.79% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     63.79% # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0      0.00%     63.79% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     63.79% # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0      0.00%     63.79% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     63.79% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     63.79% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     63.79% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     63.79% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     63.79% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     63.79% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     63.79% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     63.79% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     63.79% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     63.79% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     63.79% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     63.79% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     63.79% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     63.79% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     63.79% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     63.79% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     63.79% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     63.79% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     63.79% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     63.79% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     63.79% # Class of executed instruction
system.cpu02.op_class::SimdAes                      0      0.00%     63.79% # Class of executed instruction
system.cpu02.op_class::SimdAesMix                   0      0.00%     63.79% # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash                 0      0.00%     63.79% # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash2                0      0.00%     63.79% # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash               0      0.00%     63.79% # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash2              0      0.00%     63.79% # Class of executed instruction
system.cpu02.op_class::SimdShaSigma2                0      0.00%     63.79% # Class of executed instruction
system.cpu02.op_class::SimdShaSigma3                0      0.00%     63.79% # Class of executed instruction
system.cpu02.op_class::MemRead                   1179     24.48%     88.27% # Class of executed instruction
system.cpu02.op_class::MemWrite                   553     11.48%     99.75% # Class of executed instruction
system.cpu02.op_class::FloatMemRead                 0      0.00%     99.75% # Class of executed instruction
system.cpu02.op_class::FloatMemWrite               12      0.25%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                     4816                       # Class of executed instruction
system.cpu02.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::mean      135418000                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::min_value    135418000                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::max_value    135418000                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateResidencyTicks::ON     562159500                       # Cumulative time (in ticks) in various power states
system.cpu02.pwrStateResidencyTicks::CLK_GATED    135418000                       # Cumulative time (in ticks) in various power states
system.cpu03.Branches                             910                       # Number of branches fetched
system.cpu03.committedInsts                      4812                       # Number of instructions committed
system.cpu03.committedOps                        4818                       # Number of ops (including micro ops) committed
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.idle_fraction                   0.982287                       # Percentage of idle cycles
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.not_idle_fraction               0.017713                       # Percentage of non-idle cycles
system.cpu03.numCycles                        1395155                       # number of cpu cycles simulated
system.cpu03.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.num_busy_cycles             24713.001965                       # Number of busy cycles
system.cpu03.num_conditional_control_insts          462                       # number of instructions that are conditional controls
system.cpu03.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu03.num_fp_insts                          12                       # number of float instructions
system.cpu03.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_func_calls                       448                       # number of times a function call or return occured
system.cpu03.num_idle_cycles             1370441.998035                       # Number of idle cycles
system.cpu03.num_int_alu_accesses                4718                       # Number of integer alu accesses
system.cpu03.num_int_insts                       4718                       # number of integer instructions
system.cpu03.num_int_register_reads              5443                       # number of times the integer registers were read
system.cpu03.num_int_register_writes             3502                       # number of times the integer registers were written
system.cpu03.num_load_insts                      1177                       # Number of load instructions
system.cpu03.num_mem_refs                        1743                       # number of memory refs
system.cpu03.num_store_insts                      566                       # Number of store instructions
system.cpu03.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu03.num_vec_insts                          0                       # number of vector instructions
system.cpu03.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu03.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu03.op_class::No_OpClass                  10      0.21%      0.21% # Class of executed instruction
system.cpu03.op_class::IntAlu                    3064     63.57%     63.78% # Class of executed instruction
system.cpu03.op_class::IntMult                      1      0.02%     63.80% # Class of executed instruction
system.cpu03.op_class::IntDiv                       2      0.04%     63.84% # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0      0.00%     63.84% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     63.84% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     63.84% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     63.84% # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0      0.00%     63.84% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     63.84% # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0      0.00%     63.84% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     63.84% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     63.84% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     63.84% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     63.84% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     63.84% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     63.84% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     63.84% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     63.84% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     63.84% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     63.84% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     63.84% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     63.84% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     63.84% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     63.84% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     63.84% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     63.84% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     63.84% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     63.84% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     63.84% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     63.84% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     63.84% # Class of executed instruction
system.cpu03.op_class::SimdAes                      0      0.00%     63.84% # Class of executed instruction
system.cpu03.op_class::SimdAesMix                   0      0.00%     63.84% # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash                 0      0.00%     63.84% # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash2                0      0.00%     63.84% # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash               0      0.00%     63.84% # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash2              0      0.00%     63.84% # Class of executed instruction
system.cpu03.op_class::SimdShaSigma2                0      0.00%     63.84% # Class of executed instruction
system.cpu03.op_class::SimdShaSigma3                0      0.00%     63.84% # Class of executed instruction
system.cpu03.op_class::MemRead                   1181     24.50%     88.34% # Class of executed instruction
system.cpu03.op_class::MemWrite                   550     11.41%     99.75% # Class of executed instruction
system.cpu03.op_class::FloatMemRead                 0      0.00%     99.75% # Class of executed instruction
system.cpu03.op_class::FloatMemWrite               12      0.25%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                     4820                       # Class of executed instruction
system.cpu03.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::mean      125528500                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::min_value    125528500                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::max_value    125528500                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateResidencyTicks::ON     572049000                       # Cumulative time (in ticks) in various power states
system.cpu03.pwrStateResidencyTicks::CLK_GATED    125528500                       # Cumulative time (in ticks) in various power states
system.cpu04.Branches                             895                       # Number of branches fetched
system.cpu04.committedInsts                      4725                       # Number of instructions committed
system.cpu04.committedOps                        4731                       # Number of ops (including micro ops) committed
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.idle_fraction                   0.982056                       # Percentage of idle cycles
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.not_idle_fraction               0.017944                       # Percentage of non-idle cycles
system.cpu04.numCycles                        1395155                       # number of cpu cycles simulated
system.cpu04.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.num_busy_cycles             25034.001964                       # Number of busy cycles
system.cpu04.num_conditional_control_insts          453                       # number of instructions that are conditional controls
system.cpu04.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu04.num_fp_insts                          12                       # number of float instructions
system.cpu04.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_func_calls                       442                       # number of times a function call or return occured
system.cpu04.num_idle_cycles             1370120.998036                       # Number of idle cycles
system.cpu04.num_int_alu_accesses                4631                       # Number of integer alu accesses
system.cpu04.num_int_insts                       4631                       # number of integer instructions
system.cpu04.num_int_register_reads              5343                       # number of times the integer registers were read
system.cpu04.num_int_register_writes             3436                       # number of times the integer registers were written
system.cpu04.num_load_insts                      1154                       # Number of load instructions
system.cpu04.num_mem_refs                        1711                       # number of memory refs
system.cpu04.num_store_insts                      557                       # Number of store instructions
system.cpu04.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu04.num_vec_insts                          0                       # number of vector instructions
system.cpu04.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu04.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu04.op_class::No_OpClass                  10      0.21%      0.21% # Class of executed instruction
system.cpu04.op_class::IntAlu                    3009     63.57%     63.79% # Class of executed instruction
system.cpu04.op_class::IntMult                      1      0.02%     63.81% # Class of executed instruction
system.cpu04.op_class::IntDiv                       2      0.04%     63.85% # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0      0.00%     63.85% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     63.85% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     63.85% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     63.85% # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0      0.00%     63.85% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     63.85% # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0      0.00%     63.85% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     63.85% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     63.85% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     63.85% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     63.85% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     63.85% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     63.85% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     63.85% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     63.85% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     63.85% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     63.85% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     63.85% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     63.85% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     63.85% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     63.85% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     63.85% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     63.85% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     63.85% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     63.85% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     63.85% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     63.85% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     63.85% # Class of executed instruction
system.cpu04.op_class::SimdAes                      0      0.00%     63.85% # Class of executed instruction
system.cpu04.op_class::SimdAesMix                   0      0.00%     63.85% # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash                 0      0.00%     63.85% # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash2                0      0.00%     63.85% # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash               0      0.00%     63.85% # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash2              0      0.00%     63.85% # Class of executed instruction
system.cpu04.op_class::SimdShaSigma2                0      0.00%     63.85% # Class of executed instruction
system.cpu04.op_class::SimdShaSigma3                0      0.00%     63.85% # Class of executed instruction
system.cpu04.op_class::MemRead                   1158     24.47%     88.32% # Class of executed instruction
system.cpu04.op_class::MemWrite                   541     11.43%     99.75% # Class of executed instruction
system.cpu04.op_class::FloatMemRead                 0      0.00%     99.75% # Class of executed instruction
system.cpu04.op_class::FloatMemWrite               12      0.25%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                     4733                       # Class of executed instruction
system.cpu04.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::mean      113326500                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::min_value    113326500                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::max_value    113326500                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateResidencyTicks::ON     584251000                       # Cumulative time (in ticks) in various power states
system.cpu04.pwrStateResidencyTicks::CLK_GATED    113326500                       # Cumulative time (in ticks) in various power states
system.cpu05.Branches                             910                       # Number of branches fetched
system.cpu05.committedInsts                      4815                       # Number of instructions committed
system.cpu05.committedOps                        4821                       # Number of ops (including micro ops) committed
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.idle_fraction                   0.982278                       # Percentage of idle cycles
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.not_idle_fraction               0.017722                       # Percentage of non-idle cycles
system.cpu05.numCycles                        1395154                       # number of cpu cycles simulated
system.cpu05.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.num_busy_cycles             24724.984243                       # Number of busy cycles
system.cpu05.num_conditional_control_insts          464                       # number of instructions that are conditional controls
system.cpu05.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu05.num_fp_insts                          12                       # number of float instructions
system.cpu05.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_func_calls                       446                       # number of times a function call or return occured
system.cpu05.num_idle_cycles             1370429.015757                       # Number of idle cycles
system.cpu05.num_int_alu_accesses                4724                       # Number of integer alu accesses
system.cpu05.num_int_insts                       4724                       # number of integer instructions
system.cpu05.num_int_register_reads              5445                       # number of times the integer registers were read
system.cpu05.num_int_register_writes             3506                       # number of times the integer registers were written
system.cpu05.num_load_insts                      1175                       # Number of load instructions
system.cpu05.num_mem_refs                        1741                       # number of memory refs
system.cpu05.num_store_insts                      566                       # Number of store instructions
system.cpu05.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu05.num_vec_insts                          0                       # number of vector instructions
system.cpu05.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu05.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu05.op_class::No_OpClass                  10      0.21%      0.21% # Class of executed instruction
system.cpu05.op_class::IntAlu                    3069     63.63%     63.84% # Class of executed instruction
system.cpu05.op_class::IntMult                      1      0.02%     63.86% # Class of executed instruction
system.cpu05.op_class::IntDiv                       2      0.04%     63.90% # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0      0.00%     63.90% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     63.90% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     63.90% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     63.90% # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0      0.00%     63.90% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     63.90% # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0      0.00%     63.90% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     63.90% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     63.90% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     63.90% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     63.90% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     63.90% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     63.90% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     63.90% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     63.90% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     63.90% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     63.90% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     63.90% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     63.90% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     63.90% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     63.90% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     63.90% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     63.90% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     63.90% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     63.90% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     63.90% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     63.90% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     63.90% # Class of executed instruction
system.cpu05.op_class::SimdAes                      0      0.00%     63.90% # Class of executed instruction
system.cpu05.op_class::SimdAesMix                   0      0.00%     63.90% # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash                 0      0.00%     63.90% # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash2                0      0.00%     63.90% # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash               0      0.00%     63.90% # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash2              0      0.00%     63.90% # Class of executed instruction
system.cpu05.op_class::SimdShaSigma2                0      0.00%     63.90% # Class of executed instruction
system.cpu05.op_class::SimdShaSigma3                0      0.00%     63.90% # Class of executed instruction
system.cpu05.op_class::MemRead                   1179     24.45%     88.35% # Class of executed instruction
system.cpu05.op_class::MemWrite                   550     11.40%     99.75% # Class of executed instruction
system.cpu05.op_class::FloatMemRead                 0      0.00%     99.75% # Class of executed instruction
system.cpu05.op_class::FloatMemWrite               12      0.25%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                     4823                       # Class of executed instruction
system.cpu05.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::mean      103863500                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::min_value    103863500                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::max_value    103863500                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateResidencyTicks::ON     593714000                       # Cumulative time (in ticks) in various power states
system.cpu05.pwrStateResidencyTicks::CLK_GATED    103863500                       # Cumulative time (in ticks) in various power states
system.cpu06.Branches                             904                       # Number of branches fetched
system.cpu06.committedInsts                      4777                       # Number of instructions committed
system.cpu06.committedOps                        4783                       # Number of ops (including micro ops) committed
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.idle_fraction                   0.982368                       # Percentage of idle cycles
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.not_idle_fraction               0.017632                       # Percentage of non-idle cycles
system.cpu06.numCycles                        1395155                       # number of cpu cycles simulated
system.cpu06.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.num_busy_cycles             24600.001965                       # Number of busy cycles
system.cpu06.num_conditional_control_insts          458                       # number of instructions that are conditional controls
system.cpu06.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu06.num_fp_insts                          12                       # number of float instructions
system.cpu06.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_func_calls                       446                       # number of times a function call or return occured
system.cpu06.num_idle_cycles             1370554.998035                       # Number of idle cycles
system.cpu06.num_int_alu_accesses                4683                       # Number of integer alu accesses
system.cpu06.num_int_insts                       4683                       # number of integer instructions
system.cpu06.num_int_register_reads              5400                       # number of times the integer registers were read
system.cpu06.num_int_register_writes             3476                       # number of times the integer registers were written
system.cpu06.num_load_insts                      1167                       # Number of load instructions
system.cpu06.num_mem_refs                        1729                       # number of memory refs
system.cpu06.num_store_insts                      562                       # Number of store instructions
system.cpu06.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu06.num_vec_insts                          0                       # number of vector instructions
system.cpu06.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu06.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu06.op_class::No_OpClass                  10      0.21%      0.21% # Class of executed instruction
system.cpu06.op_class::IntAlu                    3043     63.59%     63.80% # Class of executed instruction
system.cpu06.op_class::IntMult                      1      0.02%     63.82% # Class of executed instruction
system.cpu06.op_class::IntDiv                       2      0.04%     63.87% # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0      0.00%     63.87% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     63.87% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     63.87% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     63.87% # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0      0.00%     63.87% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     63.87% # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0      0.00%     63.87% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     63.87% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     63.87% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     63.87% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     63.87% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     63.87% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     63.87% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     63.87% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     63.87% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     63.87% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     63.87% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     63.87% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     63.87% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     63.87% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     63.87% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     63.87% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     63.87% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     63.87% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     63.87% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     63.87% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     63.87% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     63.87% # Class of executed instruction
system.cpu06.op_class::SimdAes                      0      0.00%     63.87% # Class of executed instruction
system.cpu06.op_class::SimdAesMix                   0      0.00%     63.87% # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash                 0      0.00%     63.87% # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash2                0      0.00%     63.87% # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash               0      0.00%     63.87% # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash2              0      0.00%     63.87% # Class of executed instruction
system.cpu06.op_class::SimdShaSigma2                0      0.00%     63.87% # Class of executed instruction
system.cpu06.op_class::SimdShaSigma3                0      0.00%     63.87% # Class of executed instruction
system.cpu06.op_class::MemRead                   1171     24.47%     88.34% # Class of executed instruction
system.cpu06.op_class::MemWrite                   546     11.41%     99.75% # Class of executed instruction
system.cpu06.op_class::FloatMemRead                 0      0.00%     99.75% # Class of executed instruction
system.cpu06.op_class::FloatMemWrite               12      0.25%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                     4785                       # Class of executed instruction
system.cpu06.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::mean       94050000                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::min_value     94050000                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::max_value     94050000                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateResidencyTicks::ON     603527500                       # Cumulative time (in ticks) in various power states
system.cpu06.pwrStateResidencyTicks::CLK_GATED     94050000                       # Cumulative time (in ticks) in various power states
system.cpu07.Branches                             910                       # Number of branches fetched
system.cpu07.committedInsts                      4813                       # Number of instructions committed
system.cpu07.committedOps                        4819                       # Number of ops (including micro ops) committed
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.idle_fraction                   0.982565                       # Percentage of idle cycles
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.not_idle_fraction               0.017435                       # Percentage of non-idle cycles
system.cpu07.numCycles                        1395154                       # number of cpu cycles simulated
system.cpu07.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.num_busy_cycles             24323.984531                       # Number of busy cycles
system.cpu07.num_conditional_control_insts          462                       # number of instructions that are conditional controls
system.cpu07.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu07.num_fp_insts                          12                       # number of float instructions
system.cpu07.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_func_calls                       448                       # number of times a function call or return occured
system.cpu07.num_idle_cycles             1370830.015469                       # Number of idle cycles
system.cpu07.num_int_alu_accesses                4719                       # Number of integer alu accesses
system.cpu07.num_int_insts                       4719                       # number of integer instructions
system.cpu07.num_int_register_reads              5443                       # number of times the integer registers were read
system.cpu07.num_int_register_writes             3503                       # number of times the integer registers were written
system.cpu07.num_load_insts                      1178                       # Number of load instructions
system.cpu07.num_mem_refs                        1744                       # number of memory refs
system.cpu07.num_store_insts                      566                       # Number of store instructions
system.cpu07.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu07.num_vec_insts                          0                       # number of vector instructions
system.cpu07.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu07.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu07.op_class::No_OpClass                  10      0.21%      0.21% # Class of executed instruction
system.cpu07.op_class::IntAlu                    3064     63.56%     63.76% # Class of executed instruction
system.cpu07.op_class::IntMult                      1      0.02%     63.78% # Class of executed instruction
system.cpu07.op_class::IntDiv                       2      0.04%     63.82% # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdAes                      0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdAesMix                   0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash                 0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash2                0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash               0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash2              0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdShaSigma2                0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdShaSigma3                0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::MemRead                   1182     24.52%     88.34% # Class of executed instruction
system.cpu07.op_class::MemWrite                   550     11.41%     99.75% # Class of executed instruction
system.cpu07.op_class::FloatMemRead                 0      0.00%     99.75% # Class of executed instruction
system.cpu07.op_class::FloatMemWrite               12      0.25%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                     4821                       # Class of executed instruction
system.cpu07.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::mean       82314500                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::min_value     82314500                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::max_value     82314500                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateResidencyTicks::ON     615263000                       # Cumulative time (in ticks) in various power states
system.cpu07.pwrStateResidencyTicks::CLK_GATED     82314500                       # Cumulative time (in ticks) in various power states
system.cpu08.Branches                             909                       # Number of branches fetched
system.cpu08.committedInsts                      4813                       # Number of instructions committed
system.cpu08.committedOps                        4819                       # Number of ops (including micro ops) committed
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.idle_fraction                   0.982563                       # Percentage of idle cycles
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.not_idle_fraction               0.017437                       # Percentage of non-idle cycles
system.cpu08.numCycles                        1395155                       # number of cpu cycles simulated
system.cpu08.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.num_busy_cycles             24328.001965                       # Number of busy cycles
system.cpu08.num_conditional_control_insts          463                       # number of instructions that are conditional controls
system.cpu08.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu08.num_fp_insts                          12                       # number of float instructions
system.cpu08.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_func_calls                       446                       # number of times a function call or return occured
system.cpu08.num_idle_cycles             1370826.998035                       # Number of idle cycles
system.cpu08.num_int_alu_accesses                4721                       # Number of integer alu accesses
system.cpu08.num_int_insts                       4721                       # number of integer instructions
system.cpu08.num_int_register_reads              5445                       # number of times the integer registers were read
system.cpu08.num_int_register_writes             3504                       # number of times the integer registers were written
system.cpu08.num_load_insts                      1176                       # Number of load instructions
system.cpu08.num_mem_refs                        1743                       # number of memory refs
system.cpu08.num_store_insts                      567                       # Number of store instructions
system.cpu08.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu08.num_vec_insts                          0                       # number of vector instructions
system.cpu08.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu08.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu08.op_class::No_OpClass                  10      0.21%      0.21% # Class of executed instruction
system.cpu08.op_class::IntAlu                    3065     63.58%     63.78% # Class of executed instruction
system.cpu08.op_class::IntMult                      1      0.02%     63.80% # Class of executed instruction
system.cpu08.op_class::IntDiv                       2      0.04%     63.85% # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0      0.00%     63.85% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     63.85% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     63.85% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     63.85% # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0      0.00%     63.85% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     63.85% # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0      0.00%     63.85% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     63.85% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     63.85% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     63.85% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     63.85% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     63.85% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     63.85% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     63.85% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     63.85% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     63.85% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     63.85% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     63.85% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     63.85% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     63.85% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     63.85% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     63.85% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     63.85% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     63.85% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     63.85% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     63.85% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     63.85% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     63.85% # Class of executed instruction
system.cpu08.op_class::SimdAes                      0      0.00%     63.85% # Class of executed instruction
system.cpu08.op_class::SimdAesMix                   0      0.00%     63.85% # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash                 0      0.00%     63.85% # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash2                0      0.00%     63.85% # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash               0      0.00%     63.85% # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash2              0      0.00%     63.85% # Class of executed instruction
system.cpu08.op_class::SimdShaSigma2                0      0.00%     63.85% # Class of executed instruction
system.cpu08.op_class::SimdShaSigma3                0      0.00%     63.85% # Class of executed instruction
system.cpu08.op_class::MemRead                   1180     24.48%     88.32% # Class of executed instruction
system.cpu08.op_class::MemWrite                   551     11.43%     99.75% # Class of executed instruction
system.cpu08.op_class::FloatMemRead                 0      0.00%     99.75% # Class of executed instruction
system.cpu08.op_class::FloatMemWrite               12      0.25%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                     4821                       # Class of executed instruction
system.cpu08.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::mean       72306500                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::min_value     72306500                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::max_value     72306500                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateResidencyTicks::ON     625271000                       # Cumulative time (in ticks) in various power states
system.cpu08.pwrStateResidencyTicks::CLK_GATED     72306500                       # Cumulative time (in ticks) in various power states
system.cpu09.Branches                             880                       # Number of branches fetched
system.cpu09.committedInsts                      4641                       # Number of instructions committed
system.cpu09.committedOps                        4647                       # Number of ops (including micro ops) committed
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.idle_fraction                   0.983074                       # Percentage of idle cycles
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.not_idle_fraction               0.016926                       # Percentage of non-idle cycles
system.cpu09.numCycles                        1395154                       # number of cpu cycles simulated
system.cpu09.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.num_busy_cycles             23613.985040                       # Number of busy cycles
system.cpu09.num_conditional_control_insts          444                       # number of instructions that are conditional controls
system.cpu09.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu09.num_fp_insts                          12                       # number of float instructions
system.cpu09.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_func_calls                       436                       # number of times a function call or return occured
system.cpu09.num_idle_cycles             1371540.014960                       # Number of idle cycles
system.cpu09.num_int_alu_accesses                4547                       # Number of integer alu accesses
system.cpu09.num_int_insts                       4547                       # number of integer instructions
system.cpu09.num_int_register_reads              5246                       # number of times the integer registers were read
system.cpu09.num_int_register_writes             3373                       # number of times the integer registers were written
system.cpu09.num_load_insts                      1133                       # Number of load instructions
system.cpu09.num_mem_refs                        1681                       # number of memory refs
system.cpu09.num_store_insts                      548                       # Number of store instructions
system.cpu09.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu09.num_vec_insts                          0                       # number of vector instructions
system.cpu09.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu09.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu09.op_class::No_OpClass                  10      0.22%      0.22% # Class of executed instruction
system.cpu09.op_class::IntAlu                    2955     63.56%     63.78% # Class of executed instruction
system.cpu09.op_class::IntMult                      1      0.02%     63.80% # Class of executed instruction
system.cpu09.op_class::IntDiv                       2      0.04%     63.84% # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0      0.00%     63.84% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     63.84% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     63.84% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     63.84% # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0      0.00%     63.84% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     63.84% # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0      0.00%     63.84% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     63.84% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     63.84% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     63.84% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     63.84% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     63.84% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     63.84% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     63.84% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     63.84% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     63.84% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     63.84% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     63.84% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     63.84% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     63.84% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     63.84% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     63.84% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     63.84% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     63.84% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     63.84% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     63.84% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     63.84% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     63.84% # Class of executed instruction
system.cpu09.op_class::SimdAes                      0      0.00%     63.84% # Class of executed instruction
system.cpu09.op_class::SimdAesMix                   0      0.00%     63.84% # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash                 0      0.00%     63.84% # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash2                0      0.00%     63.84% # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash               0      0.00%     63.84% # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash2              0      0.00%     63.84% # Class of executed instruction
system.cpu09.op_class::SimdShaSigma2                0      0.00%     63.84% # Class of executed instruction
system.cpu09.op_class::SimdShaSigma3                0      0.00%     63.84% # Class of executed instruction
system.cpu09.op_class::MemRead                   1137     24.46%     88.30% # Class of executed instruction
system.cpu09.op_class::MemWrite                   532     11.44%     99.74% # Class of executed instruction
system.cpu09.op_class::FloatMemRead                 0      0.00%     99.74% # Class of executed instruction
system.cpu09.op_class::FloatMemWrite               12      0.26%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                     4649                       # Class of executed instruction
system.cpu09.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::mean       61925500                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::min_value     61925500                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::max_value     61925500                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateResidencyTicks::ON     635652000                       # Cumulative time (in ticks) in various power states
system.cpu09.pwrStateResidencyTicks::CLK_GATED     61925500                       # Cumulative time (in ticks) in various power states
system.cpu10.Branches                             873                       # Number of branches fetched
system.cpu10.committedInsts                      4607                       # Number of instructions committed
system.cpu10.committedOps                        4613                       # Number of ops (including micro ops) committed
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.idle_fraction                   0.983196                       # Percentage of idle cycles
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.not_idle_fraction               0.016804                       # Percentage of non-idle cycles
system.cpu10.numCycles                        1395154                       # number of cpu cycles simulated
system.cpu10.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.num_busy_cycles             23443.985163                       # Number of busy cycles
system.cpu10.num_conditional_control_insts          440                       # number of instructions that are conditional controls
system.cpu10.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu10.num_fp_insts                          12                       # number of float instructions
system.cpu10.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_func_calls                       433                       # number of times a function call or return occured
system.cpu10.num_idle_cycles             1371710.014837                       # Number of idle cycles
system.cpu10.num_int_alu_accesses                4514                       # Number of integer alu accesses
system.cpu10.num_int_insts                       4514                       # number of integer instructions
system.cpu10.num_int_register_reads              5207                       # number of times the integer registers were read
system.cpu10.num_int_register_writes             3349                       # number of times the integer registers were written
system.cpu10.num_load_insts                      1124                       # Number of load instructions
system.cpu10.num_mem_refs                        1668                       # number of memory refs
system.cpu10.num_store_insts                      544                       # Number of store instructions
system.cpu10.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu10.num_vec_insts                          0                       # number of vector instructions
system.cpu10.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu10.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu10.op_class::No_OpClass                  10      0.22%      0.22% # Class of executed instruction
system.cpu10.op_class::IntAlu                    2934     63.58%     63.79% # Class of executed instruction
system.cpu10.op_class::IntMult                      1      0.02%     63.81% # Class of executed instruction
system.cpu10.op_class::IntDiv                       2      0.04%     63.86% # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0      0.00%     63.86% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     63.86% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     63.86% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     63.86% # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0      0.00%     63.86% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     63.86% # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0      0.00%     63.86% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     63.86% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     63.86% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     63.86% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     63.86% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     63.86% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     63.86% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     63.86% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     63.86% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     63.86% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     63.86% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     63.86% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     63.86% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     63.86% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     63.86% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     63.86% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     63.86% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     63.86% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     63.86% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     63.86% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     63.86% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     63.86% # Class of executed instruction
system.cpu10.op_class::SimdAes                      0      0.00%     63.86% # Class of executed instruction
system.cpu10.op_class::SimdAesMix                   0      0.00%     63.86% # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash                 0      0.00%     63.86% # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash2                0      0.00%     63.86% # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash               0      0.00%     63.86% # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash2              0      0.00%     63.86% # Class of executed instruction
system.cpu10.op_class::SimdShaSigma2                0      0.00%     63.86% # Class of executed instruction
system.cpu10.op_class::SimdShaSigma3                0      0.00%     63.86% # Class of executed instruction
system.cpu10.op_class::MemRead                   1128     24.44%     88.30% # Class of executed instruction
system.cpu10.op_class::MemWrite                   528     11.44%     99.74% # Class of executed instruction
system.cpu10.op_class::FloatMemRead                 0      0.00%     99.74% # Class of executed instruction
system.cpu10.op_class::FloatMemWrite               12      0.26%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                     4615                       # Class of executed instruction
system.cpu10.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::mean       52388000                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::min_value     52388000                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::max_value     52388000                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateResidencyTicks::ON     645189500                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::CLK_GATED     52388000                       # Cumulative time (in ticks) in various power states
system.cpu11.Branches                             850                       # Number of branches fetched
system.cpu11.committedInsts                      4492                       # Number of instructions committed
system.cpu11.committedOps                        4498                       # Number of ops (including micro ops) committed
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.idle_fraction                   0.982863                       # Percentage of idle cycles
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.not_idle_fraction               0.017137                       # Percentage of non-idle cycles
system.cpu11.numCycles                        1395154                       # number of cpu cycles simulated
system.cpu11.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.num_busy_cycles             23908.984829                       # Number of busy cycles
system.cpu11.num_conditional_control_insts          429                       # number of instructions that are conditional controls
system.cpu11.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu11.num_fp_insts                          12                       # number of float instructions
system.cpu11.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_func_calls                       421                       # number of times a function call or return occured
system.cpu11.num_idle_cycles             1371245.015171                       # Number of idle cycles
system.cpu11.num_int_alu_accesses                4402                       # Number of integer alu accesses
system.cpu11.num_int_insts                       4402                       # number of integer instructions
system.cpu11.num_int_register_reads              5079                       # number of times the integer registers were read
system.cpu11.num_int_register_writes             3265                       # number of times the integer registers were written
system.cpu11.num_load_insts                      1096                       # Number of load instructions
system.cpu11.num_mem_refs                        1629                       # number of memory refs
system.cpu11.num_store_insts                      533                       # Number of store instructions
system.cpu11.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu11.num_vec_insts                          0                       # number of vector instructions
system.cpu11.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu11.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu11.op_class::No_OpClass                  10      0.22%      0.22% # Class of executed instruction
system.cpu11.op_class::IntAlu                    2858     63.51%     63.73% # Class of executed instruction
system.cpu11.op_class::IntMult                      1      0.02%     63.76% # Class of executed instruction
system.cpu11.op_class::IntDiv                       2      0.04%     63.80% # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0      0.00%     63.80% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     63.80% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     63.80% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     63.80% # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0      0.00%     63.80% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     63.80% # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0      0.00%     63.80% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     63.80% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     63.80% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     63.80% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     63.80% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     63.80% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     63.80% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     63.80% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     63.80% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     63.80% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     63.80% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     63.80% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     63.80% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     63.80% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     63.80% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     63.80% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     63.80% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     63.80% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     63.80% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     63.80% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     63.80% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     63.80% # Class of executed instruction
system.cpu11.op_class::SimdAes                      0      0.00%     63.80% # Class of executed instruction
system.cpu11.op_class::SimdAesMix                   0      0.00%     63.80% # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash                 0      0.00%     63.80% # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash2                0      0.00%     63.80% # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash               0      0.00%     63.80% # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash2              0      0.00%     63.80% # Class of executed instruction
system.cpu11.op_class::SimdShaSigma2                0      0.00%     63.80% # Class of executed instruction
system.cpu11.op_class::SimdShaSigma3                0      0.00%     63.80% # Class of executed instruction
system.cpu11.op_class::MemRead                   1100     24.44%     88.24% # Class of executed instruction
system.cpu11.op_class::MemWrite                   517     11.49%     99.73% # Class of executed instruction
system.cpu11.op_class::FloatMemRead                 0      0.00%     99.73% # Class of executed instruction
system.cpu11.op_class::FloatMemWrite               12      0.27%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                     4500                       # Class of executed instruction
system.cpu11.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::mean       40625000                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::min_value     40625000                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::max_value     40625000                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateResidencyTicks::ON     656952500                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::CLK_GATED     40625000                       # Cumulative time (in ticks) in various power states
system.cpu12.Branches                             833                       # Number of branches fetched
system.cpu12.committedInsts                      4398                       # Number of instructions committed
system.cpu12.committedOps                        4404                       # Number of ops (including micro ops) committed
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.idle_fraction                   0.982762                       # Percentage of idle cycles
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.not_idle_fraction               0.017238                       # Percentage of non-idle cycles
system.cpu12.numCycles                        1395154                       # number of cpu cycles simulated
system.cpu12.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.num_busy_cycles             24048.984728                       # Number of busy cycles
system.cpu12.num_conditional_control_insts          423                       # number of instructions that are conditional controls
system.cpu12.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu12.num_fp_insts                          12                       # number of float instructions
system.cpu12.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_func_calls                       410                       # number of times a function call or return occured
system.cpu12.num_idle_cycles             1371105.015272                       # Number of idle cycles
system.cpu12.num_int_alu_accesses                4312                       # Number of integer alu accesses
system.cpu12.num_int_insts                       4312                       # number of integer instructions
system.cpu12.num_int_register_reads              4975                       # number of times the integer registers were read
system.cpu12.num_int_register_writes             3195                       # number of times the integer registers were written
system.cpu12.num_load_insts                      1073                       # Number of load instructions
system.cpu12.num_mem_refs                        1596                       # number of memory refs
system.cpu12.num_store_insts                      523                       # Number of store instructions
system.cpu12.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu12.num_vec_insts                          0                       # number of vector instructions
system.cpu12.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu12.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu12.op_class::No_OpClass                  10      0.23%      0.23% # Class of executed instruction
system.cpu12.op_class::IntAlu                    2797     63.48%     63.71% # Class of executed instruction
system.cpu12.op_class::IntMult                      1      0.02%     63.73% # Class of executed instruction
system.cpu12.op_class::IntDiv                       2      0.05%     63.78% # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0      0.00%     63.78% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     63.78% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     63.78% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     63.78% # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0      0.00%     63.78% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     63.78% # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0      0.00%     63.78% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     63.78% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     63.78% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     63.78% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     63.78% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     63.78% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     63.78% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     63.78% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     63.78% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     63.78% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     63.78% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     63.78% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     63.78% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     63.78% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     63.78% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     63.78% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     63.78% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     63.78% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     63.78% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     63.78% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     63.78% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     63.78% # Class of executed instruction
system.cpu12.op_class::SimdAes                      0      0.00%     63.78% # Class of executed instruction
system.cpu12.op_class::SimdAesMix                   0      0.00%     63.78% # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash                 0      0.00%     63.78% # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash2                0      0.00%     63.78% # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash               0      0.00%     63.78% # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash2              0      0.00%     63.78% # Class of executed instruction
system.cpu12.op_class::SimdShaSigma2                0      0.00%     63.78% # Class of executed instruction
system.cpu12.op_class::SimdShaSigma3                0      0.00%     63.78% # Class of executed instruction
system.cpu12.op_class::MemRead                   1077     24.44%     88.22% # Class of executed instruction
system.cpu12.op_class::MemWrite                   507     11.51%     99.73% # Class of executed instruction
system.cpu12.op_class::FloatMemRead                 0      0.00%     99.73% # Class of executed instruction
system.cpu12.op_class::FloatMemWrite               12      0.27%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                     4406                       # Class of executed instruction
system.cpu12.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::mean       30854000                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::min_value     30854000                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::max_value     30854000                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateResidencyTicks::ON     666723500                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::CLK_GATED     30854000                       # Cumulative time (in ticks) in various power states
system.cpu13.Branches                             839                       # Number of branches fetched
system.cpu13.committedInsts                      4430                       # Number of instructions committed
system.cpu13.committedOps                        4436                       # Number of ops (including micro ops) committed
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.idle_fraction                   0.983211                       # Percentage of idle cycles
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.not_idle_fraction               0.016789                       # Percentage of non-idle cycles
system.cpu13.numCycles                        1395155                       # number of cpu cycles simulated
system.cpu13.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.num_busy_cycles             23423.001966                       # Number of busy cycles
system.cpu13.num_conditional_control_insts          424                       # number of instructions that are conditional controls
system.cpu13.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu13.num_fp_insts                          12                       # number of float instructions
system.cpu13.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_func_calls                       415                       # number of times a function call or return occured
system.cpu13.num_idle_cycles             1371731.998034                       # Number of idle cycles
system.cpu13.num_int_alu_accesses                4342                       # Number of integer alu accesses
system.cpu13.num_int_insts                       4342                       # number of integer instructions
system.cpu13.num_int_register_reads              5010                       # number of times the integer registers were read
system.cpu13.num_int_register_writes             3219                       # number of times the integer registers were written
system.cpu13.num_load_insts                      1080                       # Number of load instructions
system.cpu13.num_mem_refs                        1606                       # number of memory refs
system.cpu13.num_store_insts                      526                       # Number of store instructions
system.cpu13.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu13.num_vec_insts                          0                       # number of vector instructions
system.cpu13.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu13.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu13.op_class::No_OpClass                  10      0.23%      0.23% # Class of executed instruction
system.cpu13.op_class::IntAlu                    2819     63.52%     63.74% # Class of executed instruction
system.cpu13.op_class::IntMult                      1      0.02%     63.77% # Class of executed instruction
system.cpu13.op_class::IntDiv                       2      0.05%     63.81% # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0      0.00%     63.81% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     63.81% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     63.81% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     63.81% # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0      0.00%     63.81% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     63.81% # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0      0.00%     63.81% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     63.81% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     63.81% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     63.81% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     63.81% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     63.81% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     63.81% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     63.81% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     63.81% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     63.81% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     63.81% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     63.81% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     63.81% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     63.81% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     63.81% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     63.81% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     63.81% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     63.81% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     63.81% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     63.81% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     63.81% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     63.81% # Class of executed instruction
system.cpu13.op_class::SimdAes                      0      0.00%     63.81% # Class of executed instruction
system.cpu13.op_class::SimdAesMix                   0      0.00%     63.81% # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash                 0      0.00%     63.81% # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash2                0      0.00%     63.81% # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash               0      0.00%     63.81% # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash2              0      0.00%     63.81% # Class of executed instruction
system.cpu13.op_class::SimdShaSigma2                0      0.00%     63.81% # Class of executed instruction
system.cpu13.op_class::SimdShaSigma3                0      0.00%     63.81% # Class of executed instruction
system.cpu13.op_class::MemRead                   1084     24.43%     88.24% # Class of executed instruction
system.cpu13.op_class::MemWrite                   510     11.49%     99.73% # Class of executed instruction
system.cpu13.op_class::FloatMemRead                 0      0.00%     99.73% # Class of executed instruction
system.cpu13.op_class::FloatMemWrite               12      0.27%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                     4438                       # Class of executed instruction
system.cpu13.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::mean       21247500                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::min_value     21247500                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::max_value     21247500                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateResidencyTicks::ON     676330000                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::CLK_GATED     21247500                       # Cumulative time (in ticks) in various power states
system.cpu14.Branches                             798                       # Number of branches fetched
system.cpu14.committedInsts                      4229                       # Number of instructions committed
system.cpu14.committedOps                        4235                       # Number of ops (including micro ops) committed
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.idle_fraction                   0.984735                       # Percentage of idle cycles
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.not_idle_fraction               0.015265                       # Percentage of non-idle cycles
system.cpu14.numCycles                        1395155                       # number of cpu cycles simulated
system.cpu14.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.num_busy_cycles             21297.001969                       # Number of busy cycles
system.cpu14.num_conditional_control_insts          405                       # number of instructions that are conditional controls
system.cpu14.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu14.num_fp_insts                          12                       # number of float instructions
system.cpu14.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_func_calls                       393                       # number of times a function call or return occured
system.cpu14.num_idle_cycles             1373857.998031                       # Number of idle cycles
system.cpu14.num_int_alu_accesses                4149                       # Number of integer alu accesses
system.cpu14.num_int_insts                       4149                       # number of integer instructions
system.cpu14.num_int_register_reads              4785                       # number of times the integer registers were read
system.cpu14.num_int_register_writes             3074                       # number of times the integer registers were written
system.cpu14.num_load_insts                      1033                       # Number of load instructions
system.cpu14.num_mem_refs                        1539                       # number of memory refs
system.cpu14.num_store_insts                      506                       # Number of store instructions
system.cpu14.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu14.num_vec_insts                          0                       # number of vector instructions
system.cpu14.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu14.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu14.op_class::No_OpClass                  10      0.24%      0.24% # Class of executed instruction
system.cpu14.op_class::IntAlu                    2685     63.37%     63.61% # Class of executed instruction
system.cpu14.op_class::IntMult                      1      0.02%     63.63% # Class of executed instruction
system.cpu14.op_class::IntDiv                       2      0.05%     63.68% # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0      0.00%     63.68% # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0      0.00%     63.68% # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0      0.00%     63.68% # Class of executed instruction
system.cpu14.op_class::FloatMult                    0      0.00%     63.68% # Class of executed instruction
system.cpu14.op_class::FloatMultAcc                 0      0.00%     63.68% # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0      0.00%     63.68% # Class of executed instruction
system.cpu14.op_class::FloatMisc                    0      0.00%     63.68% # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0      0.00%     63.68% # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0      0.00%     63.68% # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0      0.00%     63.68% # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0      0.00%     63.68% # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0      0.00%     63.68% # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0      0.00%     63.68% # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0      0.00%     63.68% # Class of executed instruction
system.cpu14.op_class::SimdMult                     0      0.00%     63.68% # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0      0.00%     63.68% # Class of executed instruction
system.cpu14.op_class::SimdShift                    0      0.00%     63.68% # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0      0.00%     63.68% # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0      0.00%     63.68% # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0      0.00%     63.68% # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0      0.00%     63.68% # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0      0.00%     63.68% # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0      0.00%     63.68% # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0      0.00%     63.68% # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0      0.00%     63.68% # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0      0.00%     63.68% # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0      0.00%     63.68% # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0      0.00%     63.68% # Class of executed instruction
system.cpu14.op_class::SimdAes                      0      0.00%     63.68% # Class of executed instruction
system.cpu14.op_class::SimdAesMix                   0      0.00%     63.68% # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash                 0      0.00%     63.68% # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash2                0      0.00%     63.68% # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash               0      0.00%     63.68% # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash2              0      0.00%     63.68% # Class of executed instruction
system.cpu14.op_class::SimdShaSigma2                0      0.00%     63.68% # Class of executed instruction
system.cpu14.op_class::SimdShaSigma3                0      0.00%     63.68% # Class of executed instruction
system.cpu14.op_class::MemRead                   1037     24.47%     88.15% # Class of executed instruction
system.cpu14.op_class::MemWrite                   490     11.56%     99.72% # Class of executed instruction
system.cpu14.op_class::FloatMemRead                 0      0.00%     99.72% # Class of executed instruction
system.cpu14.op_class::FloatMemWrite               12      0.28%    100.00% # Class of executed instruction
system.cpu14.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::total                     4237                       # Class of executed instruction
system.cpu14.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::mean       12838000                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::min_value     12838000                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::max_value     12838000                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateResidencyTicks::ON     684739500                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::CLK_GATED     12838000                       # Cumulative time (in ticks) in various power states
system.cpu15.Branches                             819                       # Number of branches fetched
system.cpu15.committedInsts                      4099                       # Number of instructions committed
system.cpu15.committedOps                        4102                       # Number of ops (including micro ops) committed
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.idle_fraction                   0.982748                       # Percentage of idle cycles
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.not_idle_fraction               0.017252                       # Percentage of non-idle cycles
system.cpu15.numCycles                        1395154                       # number of cpu cycles simulated
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.num_busy_cycles             24068.984714                       # Number of busy cycles
system.cpu15.num_conditional_control_insts          454                       # number of instructions that are conditional controls
system.cpu15.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu15.num_fp_insts                          12                       # number of float instructions
system.cpu15.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_func_calls                       365                       # number of times a function call or return occured
system.cpu15.num_idle_cycles             1371085.015286                       # Number of idle cycles
system.cpu15.num_int_alu_accesses                4032                       # Number of integer alu accesses
system.cpu15.num_int_insts                       4032                       # number of integer instructions
system.cpu15.num_int_register_reads              4626                       # number of times the integer registers were read
system.cpu15.num_int_register_writes             2975                       # number of times the integer registers were written
system.cpu15.num_load_insts                       939                       # Number of load instructions
system.cpu15.num_mem_refs                        1401                       # number of memory refs
system.cpu15.num_store_insts                      462                       # Number of store instructions
system.cpu15.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu15.num_vec_insts                          0                       # number of vector instructions
system.cpu15.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu15.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu15.op_class::No_OpClass                  20      0.49%      0.49% # Class of executed instruction
system.cpu15.op_class::IntAlu                    2694     65.42%     65.91% # Class of executed instruction
system.cpu15.op_class::IntMult                      1      0.02%     65.93% # Class of executed instruction
system.cpu15.op_class::IntDiv                       2      0.05%     65.98% # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0      0.00%     65.98% # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0      0.00%     65.98% # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0      0.00%     65.98% # Class of executed instruction
system.cpu15.op_class::FloatMult                    0      0.00%     65.98% # Class of executed instruction
system.cpu15.op_class::FloatMultAcc                 0      0.00%     65.98% # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0      0.00%     65.98% # Class of executed instruction
system.cpu15.op_class::FloatMisc                    0      0.00%     65.98% # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0      0.00%     65.98% # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0      0.00%     65.98% # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0      0.00%     65.98% # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0      0.00%     65.98% # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0      0.00%     65.98% # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0      0.00%     65.98% # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0      0.00%     65.98% # Class of executed instruction
system.cpu15.op_class::SimdMult                     0      0.00%     65.98% # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0      0.00%     65.98% # Class of executed instruction
system.cpu15.op_class::SimdShift                    0      0.00%     65.98% # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0      0.00%     65.98% # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0      0.00%     65.98% # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0      0.00%     65.98% # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0      0.00%     65.98% # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0      0.00%     65.98% # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0      0.00%     65.98% # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0      0.00%     65.98% # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0      0.00%     65.98% # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0      0.00%     65.98% # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0      0.00%     65.98% # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0      0.00%     65.98% # Class of executed instruction
system.cpu15.op_class::SimdAes                      0      0.00%     65.98% # Class of executed instruction
system.cpu15.op_class::SimdAesMix                   0      0.00%     65.98% # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash                 0      0.00%     65.98% # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash2                0      0.00%     65.98% # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash               0      0.00%     65.98% # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash2              0      0.00%     65.98% # Class of executed instruction
system.cpu15.op_class::SimdShaSigma2                0      0.00%     65.98% # Class of executed instruction
system.cpu15.op_class::SimdShaSigma3                0      0.00%     65.98% # Class of executed instruction
system.cpu15.op_class::MemRead                    942     22.88%     88.85% # Class of executed instruction
system.cpu15.op_class::MemWrite                   447     10.85%     99.71% # Class of executed instruction
system.cpu15.op_class::FloatMemRead                 0      0.00%     99.71% # Class of executed instruction
system.cpu15.op_class::FloatMemWrite               12      0.29%    100.00% # Class of executed instruction
system.cpu15.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::total                     4118                       # Class of executed instruction
system.cpu15.pwrStateResidencyTicks::ON     697577500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgGap                   1363021.70                       # Average gap between requests
system.mem_ctrls0.avgMemAccLat               66778.60                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples       507.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgQLat                    48028.60                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgRdBW                       46.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    46.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.busUtil                        0.36                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.36                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0     46515262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             46515262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0     46515262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            46515262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bytesPerActivate::samples          265                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   122.445283                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   101.816444                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    94.123377                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::64-127          139     52.45%     52.45% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-191           75     28.30%     80.75% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::192-255           19      7.17%     87.92% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-319           18      6.79%     94.72% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::320-383            8      3.02%     97.74% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-447            1      0.38%     98.11% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::448-511            3      1.13%     99.25% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-575            1      0.38%     99.62% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-959            1      0.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total          265                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM                 32448                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadSys                  32448                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0        32448                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total             32448                       # Number of bytes read from this memory
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0          507                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     66778.60                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0        32448                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 46515261.745110757649                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0     33856750                       # Per-master read total memory access latency
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numStayReadState               1169                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0          507                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total                507                       # Number of read requests responded to by this memory
system.mem_ctrls0.pageHitRate                   47.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.perBankRdBursts::0               42                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                7                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                6                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3               15                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4               16                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                9                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6               31                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7               76                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8               23                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9               25                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10              52                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11              77                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12              36                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13              10                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14              64                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15              18                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.priorityMaxLatency     0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rdQLenPdf::0                    505                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.readBursts                      507                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                  507                       # Read request sizes (log2)
system.mem_ctrls0.readReqs                        507                       # Number of read requests accepted
system.mem_ctrls0.readRowHitRate                47.73                       # Row buffer hit rate for reads
system.mem_ctrls0.readRowHits                     242                       # Number of row buffer hits during reads
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.totBusLat                   2535000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totGap                    691052000                       # Total gap between requests
system.mem_ctrls0.totMemAccLat               33856750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totQLat                    24350500                       # Total ticks spent queuing
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0_0.actBackEnergy            11113860                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.actEnergy                  714000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy      163152810                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.averagePower           477.774183                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE      4630500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF     18980000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF    119761750                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN    189188000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT      7220000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN    357797250                       # Time in different power states
system.mem_ctrls0_0.preBackEnergy             2475840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.preEnergy                  379500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy       72644160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.readEnergy                1442280                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        44868720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy        36480660                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy             333284520                       # Total energy per rank (pJ)
system.mem_ctrls0_0.totalIdleTime           661471250                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy            13727880                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.actEnergy                 1178100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy      193100610                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.averagePower           510.037673                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE      5304000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF     21320000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF     51402750                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN    185174000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT     10898000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN    423478750                       # Time in different power states
system.mem_ctrls0_1.preBackEnergy             2851200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.preEnergy                  626175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy       71108160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.readEnergy                2177700                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        50400480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy        20620500                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy             355790805                       # Total energy per rank (pJ)
system.mem_ctrls0_1.totalIdleTime           656773000                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgGap                   1309893.54                       # Average gap between requests
system.mem_ctrls1.avgMemAccLat               57589.83                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples       526.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgQLat                    38839.83                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgRdBW                       48.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    48.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.busUtil                        0.38                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.38                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1     48258437                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             48258437                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1     48258437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            48258437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bytesPerActivate::samples          289                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   116.484429                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean    97.519842                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    89.295005                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::64-127          163     56.40%     56.40% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-191           74     25.61%     82.01% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::192-255           25      8.65%     90.66% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-319           16      5.54%     96.19% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::320-383            4      1.38%     97.58% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-447            2      0.69%     98.27% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::448-511            2      0.69%     98.96% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-575            1      0.35%     99.31% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-703            1      0.35%     99.65% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-831            1      0.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total          289                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM                 33664                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadSys                  33664                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1        33664                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total             33664                       # Number of bytes read from this memory
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1          526                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     57589.83                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1        33664                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 48258437.234572507441                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1     30292250                       # Per-master read total memory access latency
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numStayReadState               1213                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1          526                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total                526                       # Number of read requests responded to by this memory
system.mem_ctrls1.pageHitRate                   45.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.perBankRdBursts::0               37                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1               11                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                9                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3               20                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4               17                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5               10                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6               35                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7               83                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8               21                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9               25                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10              63                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11              83                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12              27                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               6                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14              63                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15              16                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.priorityMaxLatency     0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.priorityMinLatency     0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rdQLenPdf::0                    526                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.readBursts                      526                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                  526                       # Read request sizes (log2)
system.mem_ctrls1.readReqs                        526                       # Number of read requests accepted
system.mem_ctrls1.readRowHitRate                45.06                       # Row buffer hit rate for reads
system.mem_ctrls1.readRowHits                     237                       # Number of row buffer hits during reads
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.totBusLat                   2630000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totGap                    689004000                       # Total gap between requests
system.mem_ctrls1.totMemAccLat               30292250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totQLat                    20429750                       # Total ticks spent queuing
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1_0.actBackEnergy            11883930                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.actEnergy                  813960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy      166865790                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.averagePower           488.174705                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE      4611500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF     20020000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF     89527250                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN    209482500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT      7993500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN    365942750                       # Time in different power states
system.mem_ctrls1_0.preBackEnergy             2523840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.preEnergy                  432630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy       80441760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.readEnergy                1585080                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        47327280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy        28665420                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy             340539690                       # Total energy per rank (pJ)
system.mem_ctrls1_0.totalIdleTime           660311250                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy            14007750                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.actEnergy                 1249500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy      206305800                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.averagePower           513.136469                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE      3543000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF     21840000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF     33808250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN    174781750                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT     11185250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN    452419250                       # Time in different power states
system.mem_ctrls1_1.preBackEnergy             2195520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.preEnergy                  664125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy       67122720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.readEnergy                2170560                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        51629760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy        12558120                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy             357952455                       # Total energy per rank (pJ)
system.mem_ctrls1_1.totalIdleTime           658859250                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgGap                   1321541.11                       # Average gap between requests
system.mem_ctrls2.avgMemAccLat               54480.40                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples       523.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.avgQLat                    35730.40                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgRdBW                       47.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                    47.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls2.busUtil                        0.37                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.37                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2     47983199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total             47983199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2     47983199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total            47983199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bytesPerActivate::samples          280                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   119.542857                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean    99.624138                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev    90.680689                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::64-127          156     55.71%     55.71% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-191           63     22.50%     78.21% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::192-255           36     12.86%     91.07% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-319            9      3.21%     94.29% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::320-383            8      2.86%     97.14% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-447            6      2.14%     99.29% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::448-511            1      0.36%     99.64% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-959            1      0.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total          280                       # Bytes accessed per row activation
system.mem_ctrls2.bytesReadDRAM                 33472                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadSys                  33472                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2        33472                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total             33472                       # Number of bytes read from this memory
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2          523                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     54480.40                       # Per-master read average memory access latency
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2        33472                       # Per-master bytes read from memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 47983198.999394334853                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2     28493250                       # Per-master read total memory access latency
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numStayReadState               1202                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2          523                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total                523                       # Number of read requests responded to by this memory
system.mem_ctrls2.pageHitRate                   46.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.perBankRdBursts::0               38                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1               12                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2               10                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3               18                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4               19                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5                9                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6               39                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7               81                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8               24                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9               24                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10              53                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11              85                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12              25                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13               5                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14              63                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15              18                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.priorityMaxLatency     0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.priorityMinLatency     0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.rdQLenPdf::0                    523                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.readBursts                      523                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6                  523                       # Read request sizes (log2)
system.mem_ctrls2.readReqs                        523                       # Number of read requests accepted
system.mem_ctrls2.readRowHitRate                46.46                       # Row buffer hit rate for reads
system.mem_ctrls2.readRowHits                     243                       # Number of row buffer hits during reads
system.mem_ctrls2.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.totBusLat                   2615000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totGap                    691166000                       # Total gap between requests
system.mem_ctrls2.totMemAccLat               28493250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totQLat                    18687000                       # Total ticks spent queuing
system.mem_ctrls2.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls2.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls2.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls2.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls2_0.actBackEnergy            11202210                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.actEnergy                  749700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.actPowerDownEnergy      159418170                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_0.averagePower           468.623049                       # Core power per rank (mW)
system.mem_ctrls2_0.memoryStateTime::IDLE      3147000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF     18460000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::SREF    137726250                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN    180718000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT      7914250                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN    349612000                       # Time in different power states
system.mem_ctrls2_0.preBackEnergy             1910400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.preEnergy                  398475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.prePowerDownEnergy       69392160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_0.readEnergy                1613640                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy        43639440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.selfRefreshEnergy        38576700                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_0.totalEnergy             326900895                       # Total energy per rank (pJ)
system.mem_ctrls2_0.totalIdleTime           664068500                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy            14067600                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.actEnergy                 1249500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.actPowerDownEnergy      201037860                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_1.averagePower           513.525415                       # Core power per rank (mW)
system.mem_ctrls2_1.memoryStateTime::IDLE      2424000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF     22100000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::SREF     26298000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN    194799750                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT     11052750                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN    440903000                       # Time in different power states
system.mem_ctrls2_1.preBackEnergy             1782720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.preEnergy                  664125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.prePowerDownEnergy       74806080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_1.readEnergy                2120580                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy        52244400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.selfRefreshEnergy        10202880                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_1.totalEnergy             358223775                       # Total energy per rank (pJ)
system.mem_ctrls2_1.totalIdleTime           657695250                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgGap                   1277226.43                       # Average gap between requests
system.mem_ctrls3.avgMemAccLat               54393.25                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples       541.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.avgQLat                    35643.25                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgRdBW                       49.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                    49.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls3.busUtil                        0.39                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.39                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3     49634628                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total             49634628                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3     49634628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total            49634628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bytesPerActivate::samples          296                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   116.540541                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean    96.271231                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev    94.524995                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::64-127          176     59.46%     59.46% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-191           64     21.62%     81.08% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::192-255           27      9.12%     90.20% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-319           14      4.73%     94.93% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::320-383            7      2.36%     97.30% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-447            3      1.01%     98.31% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::448-511            3      1.01%     99.32% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-703            1      0.34%     99.66% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-959            1      0.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total          296                       # Bytes accessed per row activation
system.mem_ctrls3.bytesReadDRAM                 34624                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadSys                  34624                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3        34624                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total             34624                       # Number of bytes read from this memory
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3          541                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     54393.25                       # Per-master read average memory access latency
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3        34624                       # Per-master bytes read from memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 49634628.410463355482                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3     29426750                       # Per-master read total memory access latency
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numStayReadState               1237                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3          541                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total                541                       # Number of read requests responded to by this memory
system.mem_ctrls3.pageHitRate                   44.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.perBankRdBursts::0               50                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1               10                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2                9                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3               16                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4               22                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5                8                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6               32                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7               86                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8               23                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9               28                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10              56                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11              83                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12              29                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13               7                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14              64                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15              18                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.priorityMaxLatency     0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.priorityMinLatency     0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.rdQLenPdf::0                    539                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                      2                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.readBursts                      541                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6                  541                       # Read request sizes (log2)
system.mem_ctrls3.readReqs                        541                       # Number of read requests accepted
system.mem_ctrls3.readRowHitRate                44.92                       # Row buffer hit rate for reads
system.mem_ctrls3.readRowHits                     243                       # Number of row buffer hits during reads
system.mem_ctrls3.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.totBusLat                   2705000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totGap                    690979500                       # Total gap between requests
system.mem_ctrls3.totMemAccLat               29426750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totQLat                    19283000                       # Total ticks spent queuing
system.mem_ctrls3.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls3.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls3.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls3.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls3_0.actBackEnergy            11324190                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.actEnergy                  799680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.actPowerDownEnergy      165976020                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_0.averagePower           472.629378                       # Core power per rank (mW)
system.mem_ctrls3_0.memoryStateTime::IDLE      3822500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF     18460000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::SREF    134137000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN    168971000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT      8204750                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN    363982250                       # Time in different power states
system.mem_ctrls3_0.preBackEnergy             2167680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.preEnergy                  417450                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.prePowerDownEnergy       64887360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_0.readEnergy                1663620                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy        43639440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.selfRefreshEnergy        38820180                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_0.totalEnergy             329695620                       # Total energy per rank (pJ)
system.mem_ctrls3_0.totalIdleTime           660687250                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy            14102370                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.actEnergy                 1328040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.actPowerDownEnergy      206345700                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_1.averagePower           512.484391                       # Core power per rank (mW)
system.mem_ctrls3_1.memoryStateTime::IDLE      2658000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF     21840000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::SREF     34084250                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN    175066750                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT     11416250                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN    452512250                       # Time in different power states
system.mem_ctrls3_1.preBackEnergy             1908480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.preEnergy                  705870                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.prePowerDownEnergy       67232160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_1.readEnergy                2199120                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy        51629760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.selfRefreshEnergy        12046080                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_1.totalEnergy             357497580                       # Total energy per rank (pJ)
system.mem_ctrls3_1.totalIdleTime           655162000                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.Directory_Controller.CleanReplacement |           2     22.22%     22.22% |           1     11.11%     33.33% |           4     44.44%     77.78% |           2     22.22%    100.00%
system.ruby.Directory_Controller.CleanReplacement::total            9                      
system.ruby.Directory_Controller.Fetch   |         507     24.18%     24.18% |         526     25.08%     49.26% |         523     24.94%     74.20% |         541     25.80%    100.00%
system.ruby.Directory_Controller.Fetch::total         2097                      
system.ruby.Directory_Controller.I.Fetch |         507     24.18%     24.18% |         526     25.08%     49.26% |         523     24.94%     74.20% |         541     25.80%    100.00%
system.ruby.Directory_Controller.I.Fetch::total         2097                      
system.ruby.Directory_Controller.IM.Memory_Data |         507     24.18%     24.18% |         526     25.08%     49.26% |         523     24.94%     74.20% |         541     25.80%    100.00%
system.ruby.Directory_Controller.IM.Memory_Data::total         2097                      
system.ruby.Directory_Controller.M.CleanReplacement |           2     22.22%     22.22% |           1     11.11%     33.33% |           4     44.44%     77.78% |           2     22.22%    100.00%
system.ruby.Directory_Controller.M.CleanReplacement::total            9                      
system.ruby.Directory_Controller.Memory_Data |         507     24.18%     24.18% |         526     25.08%     49.26% |         523     24.94%     74.20% |         541     25.80%    100.00%
system.ruby.Directory_Controller.Memory_Data::total         2097                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples       205283                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |      205283    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total       205283                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          256                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         2559                      
system.ruby.IFETCH.latency_hist_seqr::samples       210259                      
system.ruby.IFETCH.latency_hist_seqr::mean     3.574154                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.110907                      
system.ruby.IFETCH.latency_hist_seqr::stdev    25.327038                      
system.ruby.IFETCH.latency_hist_seqr     |      209995     99.87%     99.87% |         216      0.10%     99.98% |          11      0.01%     99.98% |           3      0.00%     99.98% |          11      0.01%     99.99% |          23      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total       210259                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples         4976                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean   109.769895                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean    85.130701                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev   124.726502                      
system.ruby.IFETCH.miss_latency_hist_seqr |        4712     94.69%     94.69% |         216      4.34%     99.04% |          11      0.22%     99.26% |           3      0.06%     99.32% |          11      0.22%     99.54% |          23      0.46%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total         4976                      
system.ruby.L1Cache_Controller.Ack       |           5      7.35%      7.35% |           1      1.47%      8.82% |           5      7.35%     16.18% |           3      4.41%     20.59% |           3      4.41%     25.00% |           4      5.88%     30.88% |           3      4.41%     35.29% |           4      5.88%     41.18% |           4      5.88%     47.06% |           7     10.29%     57.35% |           3      4.41%     61.76% |           3      4.41%     66.18% |           3      4.41%     70.59% |           4      5.88%     76.47% |           4      5.88%     82.35% |          12     17.65%    100.00%
system.ruby.L1Cache_Controller.Ack::total           68                      
system.ruby.L1Cache_Controller.Ack_all   |           5      8.62%      8.62% |           1      1.72%     10.34% |           5      8.62%     18.97% |           3      5.17%     24.14% |           3      5.17%     29.31% |           4      6.90%     36.21% |           3      5.17%     41.38% |           4      6.90%     48.28% |           4      6.90%     55.17% |           4      6.90%     62.07% |           3      5.17%     67.24% |           3      5.17%     72.41% |           3      5.17%     77.59% |           4      6.90%     84.48% |           4      6.90%     91.38% |           5      8.62%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           58                      
system.ruby.L1Cache_Controller.Data      |           1     20.00%     20.00% |           0      0.00%     20.00% |           1     20.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           1     20.00%     60.00% |           0      0.00%     60.00% |           1     20.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data::total            5                      
system.ruby.L1Cache_Controller.DataS_fromL1 |           3      4.29%      4.29% |           2      2.86%      7.14% |           6      8.57%     15.71% |           4      5.71%     21.43% |           3      4.29%     25.71% |           5      7.14%     32.86% |           5      7.14%     40.00% |           7     10.00%     50.00% |           4      5.71%     55.71% |           5      7.14%     62.86% |           4      5.71%     68.57% |           4      5.71%     74.29% |           4      5.71%     80.00% |           3      4.29%     84.29% |           5      7.14%     91.43% |           6      8.57%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total           70                      
system.ruby.L1Cache_Controller.Data_Exclusive |        3586     94.92%     94.92% |          15      0.40%     95.31% |          10      0.26%     95.58% |          12      0.32%     95.90% |          14      0.37%     96.27% |          15      0.40%     96.66% |          13      0.34%     97.01% |          12      0.32%     97.33% |          11      0.29%     97.62% |          14      0.37%     97.99% |          14      0.37%     98.36% |          13      0.34%     98.70% |          11      0.29%     98.99% |          12      0.32%     99.31% |          13      0.34%     99.66% |          13      0.34%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total         3778                      
system.ruby.L1Cache_Controller.Data_all_Acks |        5981     85.19%     85.19% |          70      1.00%     86.18% |          68      0.97%     87.15% |          69      0.98%     88.14% |          72      1.03%     89.16% |          68      0.97%     90.13% |          70      1.00%     91.13% |          68      0.97%     92.10% |          72      1.03%     93.12% |          69      0.98%     94.10% |          70      1.00%     95.10% |          70      1.00%     96.10% |          70      1.00%     97.09% |          69      0.98%     98.08% |          68      0.97%     99.05% |          67      0.95%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         7021                      
system.ruby.L1Cache_Controller.E.Fwd_GETS |           0      0.00%      0.00% |           2     20.00%     20.00% |           0      0.00%     20.00% |           1     10.00%     30.00% |           0      0.00%     30.00% |           3     30.00%     60.00% |           1     10.00%     70.00% |           0      0.00%     70.00% |           1     10.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           1     10.00%     90.00% |           0      0.00%     90.00% |           1     10.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETS::total           10                      
system.ruby.L1Cache_Controller.E.Fwd_GETX |           0      0.00%      0.00% |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETX::total           14                      
system.ruby.L1Cache_Controller.E.L1_Replacement |        2901     96.38%     96.38% |           6      0.20%     96.58% |           6      0.20%     96.78% |           7      0.23%     97.01% |           7      0.23%     97.24% |           7      0.23%     97.48% |           7      0.23%     97.71% |           7      0.23%     97.94% |           7      0.23%     98.17% |           8      0.27%     98.44% |           8      0.27%     98.70% |           8      0.27%     98.97% |           8      0.27%     99.24% |           7      0.23%     99.47% |           7      0.23%     99.70% |           9      0.30%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total         3010                      
system.ruby.L1Cache_Controller.E.LL      |          90     98.90%     98.90% |           1      1.10%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.LL::total           91                      
system.ruby.L1Cache_Controller.E.Load    |        7664     96.78%     96.78% |          23      0.29%     97.07% |          16      0.20%     97.27% |          13      0.16%     97.44% |          18      0.23%     97.66% |          19      0.24%     97.90% |          17      0.21%     98.12% |          15      0.19%     98.31% |          14      0.18%     98.48% |          17      0.21%     98.70% |          19      0.24%     98.94% |          18      0.23%     99.17% |          12      0.15%     99.32% |          18      0.23%     99.55% |          19      0.24%     99.79% |          17      0.21%    100.00%
system.ruby.L1Cache_Controller.E.Load::total         7919                      
system.ruby.L1Cache_Controller.E.Store   |         591     92.63%     92.63% |           4      0.63%     93.26% |           2      0.31%     93.57% |           3      0.47%     94.04% |           4      0.63%     94.67% |           3      0.47%     95.14% |           3      0.47%     95.61% |           3      0.47%     96.08% |           2      0.31%     96.39% |           4      0.63%     97.02% |           4      0.63%     97.65% |           3      0.47%     98.12% |           2      0.31%     98.43% |           3      0.47%     98.90% |           4      0.63%     99.53% |           3      0.47%    100.00%
system.ruby.L1Cache_Controller.E.Store::total          638                      
system.ruby.L1Cache_Controller.Fwd_GETS  |          21     28.00%     28.00% |           6      8.00%     36.00% |           2      2.67%     38.67% |           4      5.33%     44.00% |           2      2.67%     46.67% |           7      9.33%     56.00% |           4      5.33%     61.33% |           2      2.67%     64.00% |           5      6.67%     70.67% |           3      4.00%     74.67% |           2      2.67%     77.33% |           5      6.67%     84.00% |           2      2.67%     86.67% |           3      4.00%     90.67% |           4      5.33%     96.00% |           3      4.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total           75                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           2      2.67%      2.67% |           4      5.33%      8.00% |           6      8.00%     16.00% |           6      8.00%     24.00% |           6      8.00%     32.00% |           3      4.00%     36.00% |           6      8.00%     44.00% |           6      8.00%     52.00% |           4      5.33%     57.33% |           6      8.00%     65.33% |           6      8.00%     73.33% |           3      4.00%     77.33% |           6      8.00%     85.33% |           5      6.67%     92.00% |           3      4.00%     96.00% |           3      4.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           75                      
system.ruby.L1Cache_Controller.I.L1_Replacement |          17     41.46%     41.46% |           2      4.88%     46.34% |           1      2.44%     48.78% |           2      4.88%     53.66% |           2      4.88%     58.54% |           1      2.44%     60.98% |           3      7.32%     68.29% |           2      4.88%     73.17% |           1      2.44%     75.61% |           3      7.32%     82.93% |           2      4.88%     87.80% |           0      0.00%     87.80% |           2      4.88%     92.68% |           1      2.44%     95.12% |           2      4.88%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total           41                      
system.ruby.L1Cache_Controller.I.LL      |           0      0.00%      0.00% |           1     10.00%     10.00% |           1     10.00%     20.00% |           1     10.00%     30.00% |           1     10.00%     40.00% |           0      0.00%     40.00% |           1     10.00%     50.00% |           1     10.00%     60.00% |           1     10.00%     70.00% |           0      0.00%     70.00% |           0      0.00%     70.00% |           0      0.00%     70.00% |           1     10.00%     80.00% |           1     10.00%     90.00% |           0      0.00%     90.00% |           1     10.00%    100.00%
system.ruby.L1Cache_Controller.I.LL::total           10                      
system.ruby.L1Cache_Controller.I.Load    |           1      5.26%      5.26% |           1      5.26%     10.53% |           1      5.26%     15.79% |           1      5.26%     21.05% |           1      5.26%     26.32% |           1      5.26%     31.58% |           1      5.26%     36.84% |           1      5.26%     42.11% |           1      5.26%     47.37% |           1      5.26%     52.63% |           1      5.26%     57.89% |           1      5.26%     63.16% |           1      5.26%     68.42% |           1      5.26%     73.68% |           1      5.26%     78.95% |           4     21.05%    100.00%
system.ruby.L1Cache_Controller.I.Load::total           19                      
system.ruby.L1Cache_Controller.I.Store   |           1      6.25%      6.25% |           1      6.25%     12.50% |           1      6.25%     18.75% |           1      6.25%     25.00% |           1      6.25%     31.25% |           1      6.25%     37.50% |           1      6.25%     43.75% |           1      6.25%     50.00% |           1      6.25%     56.25% |           1      6.25%     62.50% |           1      6.25%     68.75% |           1      6.25%     75.00% |           1      6.25%     81.25% |           1      6.25%     87.50% |           1      6.25%     93.75% |           1      6.25%    100.00%
system.ruby.L1Cache_Controller.I.Store::total           16                      
system.ruby.L1Cache_Controller.IL.Ack    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IL.Ack::total            4                      
system.ruby.L1Cache_Controller.IL.Data   |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           1     25.00%     50.00% |           0      0.00%     50.00% |           1     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IL.Data::total            4                      
system.ruby.L1Cache_Controller.IL.Data_all_Acks |          53     84.13%     84.13% |           1      1.59%     85.71% |           0      0.00%     85.71% |           1      1.59%     87.30% |           1      1.59%     88.89% |           1      1.59%     90.48% |           1      1.59%     92.06% |           0      0.00%     92.06% |           1      1.59%     93.65% |           0      0.00%     93.65% |           1      1.59%     95.24% |           1      1.59%     96.83% |           1      1.59%     98.41% |           0      0.00%     98.41% |           0      0.00%     98.41% |           1      1.59%    100.00%
system.ruby.L1Cache_Controller.IL.Data_all_Acks::total           63                      
system.ruby.L1Cache_Controller.IM.Data   |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data::total            1                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |        1597     84.41%     84.41% |          20      1.06%     85.47% |          19      1.00%     86.47% |          19      1.00%     87.47% |          20      1.06%     88.53% |          20      1.06%     89.59% |          20      1.06%     90.64% |          20      1.06%     91.70% |          20      1.06%     92.76% |          20      1.06%     93.82% |          20      1.06%     94.87% |          20      1.06%     95.93% |          19      1.00%     96.93% |          19      1.00%     97.94% |          19      1.00%     98.94% |          20      1.06%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total         1892                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |           3      4.29%      4.29% |           2      2.86%      7.14% |           6      8.57%     15.71% |           4      5.71%     21.43% |           3      4.29%     25.71% |           5      7.14%     32.86% |           5      7.14%     40.00% |           7     10.00%     50.00% |           4      5.71%     55.71% |           5      7.14%     62.86% |           4      5.71%     68.57% |           4      5.71%     74.29% |           4      5.71%     80.00% |           3      4.29%     84.29% |           5      7.14%     91.43% |           6      8.57%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total           70                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |        3586     94.92%     94.92% |          15      0.40%     95.31% |          10      0.26%     95.58% |          12      0.32%     95.90% |          14      0.37%     96.27% |          15      0.40%     96.66% |          13      0.34%     97.01% |          12      0.32%     97.33% |          11      0.29%     97.62% |          14      0.37%     97.99% |          14      0.37%     98.36% |          13      0.34%     98.70% |          11      0.29%     98.99% |          12      0.32%     99.31% |          13      0.34%     99.66% |          13      0.34%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total         3778                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        4331     85.66%     85.66% |          48      0.95%     86.61% |          48      0.95%     87.56% |          48      0.95%     88.51% |          50      0.99%     89.50% |          47      0.93%     90.43% |          48      0.95%     91.38% |          47      0.93%     92.31% |          50      0.99%     93.30% |          49      0.97%     94.26% |          49      0.97%     95.23% |          49      0.97%     96.20% |          49      0.97%     97.17% |          49      0.97%     98.14% |          49      0.97%     99.11% |          45      0.89%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         5056                      
system.ruby.L1Cache_Controller.IS.Inv    |           0      0.00%      0.00% |           1     10.00%     10.00% |           1     10.00%     20.00% |           1     10.00%     30.00% |           1     10.00%     40.00% |           0      0.00%     40.00% |           1     10.00%     50.00% |           1     10.00%     60.00% |           1     10.00%     70.00% |           0      0.00%     70.00% |           0      0.00%     70.00% |           0      0.00%     70.00% |           1     10.00%     80.00% |           1     10.00%     90.00% |           0      0.00%     90.00% |           1     10.00%    100.00%
system.ruby.L1Cache_Controller.IS.Inv::total           10                      
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks |           0      0.00%      0.00% |           1     10.00%     10.00% |           1     10.00%     20.00% |           1     10.00%     30.00% |           1     10.00%     40.00% |           0      0.00%     40.00% |           1     10.00%     50.00% |           1     10.00%     60.00% |           1     10.00%     70.00% |           0      0.00%     70.00% |           0      0.00%     70.00% |           0      0.00%     70.00% |           1     10.00%     80.00% |           1     10.00%     90.00% |           0      0.00%     90.00% |           1     10.00%    100.00%
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks::total           10                      
system.ruby.L1Cache_Controller.Ifetch    |      120867     57.48%     57.48% |        6124      2.91%     60.40% |        6195      2.95%     63.34% |        6213      2.95%     66.30% |        6101      2.90%     69.20% |        6215      2.96%     72.16% |        6167      2.93%     75.09% |        6214      2.96%     78.04% |        6213      2.95%     81.00% |        5993      2.85%     83.85% |        5949      2.83%     86.68% |        5800      2.76%     89.44% |        5675      2.70%     92.14% |        5719      2.72%     94.86% |        5454      2.59%     97.45% |        5360      2.55%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total       210259                      
system.ruby.L1Cache_Controller.Inv       |          26     32.10%     32.10% |           5      6.17%     38.27% |           3      3.70%     41.98% |           4      4.94%     46.91% |           3      3.70%     50.62% |           4      4.94%     55.56% |           4      4.94%     60.49% |           3      3.70%     64.20% |           4      4.94%     69.14% |           4      4.94%     74.07% |           3      3.70%     77.78% |           4      4.94%     82.72% |           3      3.70%     86.42% |           3      3.70%     90.12% |           4      4.94%     95.06% |           4      4.94%    100.00%
system.ruby.L1Cache_Controller.Inv::total           81                      
system.ruby.L1Cache_Controller.L.Fwd_GETS |           0      0.00%      0.00% |           1     20.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           1     20.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           1     20.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           1     20.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00%
system.ruby.L1Cache_Controller.L.Fwd_GETS::total            5                      
system.ruby.L1Cache_Controller.L.Fwd_GETX |           1      9.09%      9.09% |           0      0.00%      9.09% |           1      9.09%     18.18% |           1      9.09%     27.27% |           1      9.09%     36.36% |           0      0.00%     36.36% |           1      9.09%     45.45% |           1      9.09%     54.55% |           0      0.00%     54.55% |           1      9.09%     63.64% |           1      9.09%     72.73% |           0      0.00%     72.73% |           1      9.09%     81.82% |           1      9.09%     90.91% |           0      0.00%     90.91% |           1      9.09%    100.00%
system.ruby.L1Cache_Controller.L.Fwd_GETX::total           11                      
system.ruby.L1Cache_Controller.L.LL      |           0      0.00%      0.00% |           1      4.55%      4.55% |           1      4.55%      9.09% |           1      4.55%     13.64% |           1      4.55%     18.18% |           1      4.55%     22.73% |           1      4.55%     27.27% |           1      4.55%     31.82% |           1      4.55%     36.36% |           1      4.55%     40.91% |           1      4.55%     45.45% |           1      4.55%     50.00% |           1      4.55%     54.55% |           1      4.55%     59.09% |           0      0.00%     59.09% |           9     40.91%    100.00%
system.ruby.L1Cache_Controller.L.LL::total           22                      
system.ruby.L1Cache_Controller.L.Load    |         316     87.78%     87.78% |           2      0.56%     88.33% |           2      0.56%     88.89% |           2      0.56%     89.44% |           2      0.56%     90.00% |           2      0.56%     90.56% |           2      0.56%     91.11% |           2      0.56%     91.67% |           2      0.56%     92.22% |           2      0.56%     92.78% |           2      0.56%     93.33% |           2      0.56%     93.89% |           2      0.56%     94.44% |           2      0.56%     95.00% |           2      0.56%     95.56% |          16      4.44%    100.00%
system.ruby.L1Cache_Controller.L.Load::total          360                      
system.ruby.L1Cache_Controller.L.Store   |         441     85.30%     85.30% |           5      0.97%     86.27% |           5      0.97%     87.23% |           4      0.77%     88.01% |           4      0.77%     88.78% |           5      0.97%     89.75% |           5      0.97%     90.72% |           4      0.77%     91.49% |           4      0.77%     92.26% |           4      0.77%     93.04% |           4      0.77%     93.81% |           4      0.77%     94.58% |           4      0.77%     95.36% |           4      0.77%     96.13% |           4      0.77%     96.91% |          16      3.09%    100.00%
system.ruby.L1Cache_Controller.L.Store::total          517                      
system.ruby.L1Cache_Controller.L.Unlock  |         255     79.44%     79.44% |           4      1.25%     80.69% |           4      1.25%     81.93% |           4      1.25%     83.18% |           4      1.25%     84.42% |           4      1.25%     85.67% |           4      1.25%     86.92% |           4      1.25%     88.16% |           4      1.25%     89.41% |           4      1.25%     90.65% |           4      1.25%     91.90% |           4      1.25%     93.15% |           4      1.25%     94.39% |           4      1.25%     95.64% |           4      1.25%     96.88% |          10      3.12%    100.00%
system.ruby.L1Cache_Controller.L.Unlock::total          321                      
system.ruby.L1Cache_Controller.L1_Replacement |        9537     92.48%     92.48% |          52      0.50%     92.98% |          50      0.48%     93.46% |          50      0.48%     93.95% |          54      0.52%     94.47% |          53      0.51%     94.99% |          53      0.51%     95.50% |          53      0.51%     96.01% |          52      0.50%     96.52% |          54      0.52%     97.04% |          53      0.51%     97.56% |          52      0.50%     98.06% |          50      0.48%     98.55% |          50      0.48%     99.03% |          52      0.50%     99.53% |          48      0.47%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total        10313                      
system.ruby.L1Cache_Controller.LL        |         255     74.34%     74.34% |           5      1.46%     75.80% |           5      1.46%     77.26% |           5      1.46%     78.72% |           5      1.46%     80.17% |           5      1.46%     81.63% |           5      1.46%     83.09% |           5      1.46%     84.55% |           5      1.46%     86.01% |           5      1.46%     87.46% |           5      1.46%     88.92% |           5      1.46%     90.38% |           5      1.46%     91.84% |           5      1.46%     93.29% |           4      1.17%     94.46% |          19      5.54%    100.00%
system.ruby.L1Cache_Controller.LL::total          343                      
system.ruby.L1Cache_Controller.Load      |       20060     54.49%     54.49% |        1156      3.14%     57.63% |        1170      3.18%     60.81% |        1172      3.18%     63.99% |        1149      3.12%     67.11% |        1170      3.18%     70.29% |        1162      3.16%     73.45% |        1173      3.19%     76.63% |        1171      3.18%     79.81% |        1128      3.06%     82.88% |        1119      3.04%     85.92% |        1091      2.96%     88.88% |        1068      2.90%     91.78% |        1075      2.92%     94.70% |        1029      2.80%     97.50% |         921      2.50%    100.00%
system.ruby.L1Cache_Controller.Load::total        36814                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |          21     35.00%     35.00% |           3      5.00%     40.00% |           2      3.33%     43.33% |           3      5.00%     48.33% |           2      3.33%     51.67% |           3      5.00%     56.67% |           3      5.00%     61.67% |           2      3.33%     65.00% |           3      5.00%     70.00% |           3      5.00%     75.00% |           2      3.33%     78.33% |           3      5.00%     83.33% |           2      3.33%     86.67% |           2      3.33%     90.00% |           4      6.67%     96.67% |           2      3.33%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total           60                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |           1      2.00%      2.00% |           3      6.00%      8.00% |           4      8.00%     16.00% |           4      8.00%     24.00% |           4      8.00%     32.00% |           2      4.00%     36.00% |           4      8.00%     44.00% |           4      8.00%     52.00% |           3      6.00%     58.00% |           4      8.00%     66.00% |           4      8.00%     74.00% |           2      4.00%     78.00% |           4      8.00%     86.00% |           3      6.00%     92.00% |           2      4.00%     96.00% |           2      4.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total           50                      
system.ruby.L1Cache_Controller.M.L1_Replacement |        2306     91.84%     91.84% |          14      0.56%     92.39% |          13      0.52%     92.91% |          11      0.44%     93.35% |          15      0.60%     93.95% |          15      0.60%     94.54% |          14      0.56%     95.10% |          14      0.56%     95.66% |          14      0.56%     96.22% |          14      0.56%     96.77% |          14      0.56%     97.33% |          15      0.60%     97.93% |          11      0.44%     98.37% |          12      0.48%     98.85% |          14      0.56%     99.40% |          15      0.60%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total         2511                      
system.ruby.L1Cache_Controller.M.LL      |         110     75.86%     75.86% |           2      1.38%     77.24% |           2      1.38%     78.62% |           2      1.38%     80.00% |           2      1.38%     81.38% |           2      1.38%     82.76% |           2      1.38%     84.14% |           2      1.38%     85.52% |           2      1.38%     86.90% |           2      1.38%     88.28% |           2      1.38%     89.66% |           2      1.38%     91.03% |           2      1.38%     92.41% |           2      1.38%     93.79% |           2      1.38%     95.17% |           7      4.83%    100.00%
system.ruby.L1Cache_Controller.M.LL::total          145                      
system.ruby.L1Cache_Controller.M.Load    |        8423     35.30%     35.30% |        1073      4.50%     39.79% |        1086      4.55%     44.34% |        1085      4.55%     48.89% |        1057      4.43%     53.32% |        1079      4.52%     57.84% |        1074      4.50%     62.34% |        1083      4.54%     66.88% |        1081      4.53%     71.41% |        1038      4.35%     75.76% |        1029      4.31%     80.07% |        1005      4.21%     84.28% |         989      4.14%     88.43% |         990      4.15%     92.57% |         945      3.96%     96.53% |         827      3.47%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        23864                      
system.ruby.L1Cache_Controller.M.Store   |       13632     63.89%     63.89% |         532      2.49%     66.38% |         540      2.53%     68.91% |         538      2.52%     71.43% |         527      2.47%     73.90% |         535      2.51%     76.41% |         532      2.49%     78.90% |         537      2.52%     81.42% |         538      2.52%     83.94% |         518      2.43%     86.37% |         514      2.41%     88.78% |         504      2.36%     91.14% |         496      2.32%     93.46% |         498      2.33%     95.80% |         477      2.24%     98.03% |         420      1.97%    100.00%
system.ruby.L1Cache_Controller.M.Store::total        21338                      
system.ruby.L1Cache_Controller.M_I.Load  |          28    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Load::total           28                      
system.ruby.L1Cache_Controller.M_I.Store |          30    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Store::total           30                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |        5206     94.31%     94.31% |          20      0.36%     94.67% |          19      0.34%     95.02% |          18      0.33%     95.34% |          22      0.40%     95.74% |          22      0.40%     96.14% |          21      0.38%     96.52% |          21      0.38%     96.90% |          21      0.38%     97.28% |          22      0.40%     97.68% |          22      0.40%     98.08% |          23      0.42%     98.50% |          19      0.34%     98.84% |          19      0.34%     99.18% |          21      0.38%     99.57% |          24      0.43%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total         5520                      
system.ruby.L1Cache_Controller.NP.Ifetch |        4320     86.82%     86.82% |          44      0.88%     87.70% |          44      0.88%     88.59% |          44      0.88%     89.47% |          44      0.88%     90.35% |          44      0.88%     91.24% |          44      0.88%     92.12% |          44      0.88%     93.01% |          44      0.88%     93.89% |          44      0.88%     94.77% |          44      0.88%     95.66% |          44      0.88%     96.54% |          44      0.88%     97.43% |          44      0.88%     98.31% |          44      0.88%     99.20% |          40      0.80%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         4976                      
system.ruby.L1Cache_Controller.NP.Inv    |           8     88.89%     88.89% |           1     11.11%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Inv::total            9                      
system.ruby.L1Cache_Controller.NP.LL     |          53    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.LL::total           53                      
system.ruby.L1Cache_Controller.NP.Load   |        3599     91.83%     91.83% |          21      0.54%     92.37% |          20      0.51%     92.88% |          20      0.51%     93.39% |          23      0.59%     93.98% |          22      0.56%     94.54% |          22      0.56%     95.10% |          22      0.56%     95.66% |          21      0.54%     96.20% |          23      0.59%     96.78% |          22      0.56%     97.35% |          21      0.54%     97.88% |          20      0.51%     98.39% |          20      0.51%     98.90% |          22      0.56%     99.46% |          21      0.54%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total         3919                      
system.ruby.L1Cache_Controller.NP.Store  |        1597     85.08%     85.08% |          19      1.01%     86.09% |          18      0.96%     87.05% |          18      0.96%     88.01% |          19      1.01%     89.03% |          19      1.01%     90.04% |          19      1.01%     91.05% |          19      1.01%     92.06% |          19      1.01%     93.07% |          19      1.01%     94.09% |          19      1.01%     95.10% |          19      1.01%     96.11% |          18      0.96%     97.07% |          18      0.96%     98.03% |          18      0.96%     98.99% |          19      1.01%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total         1877                      
system.ruby.L1Cache_Controller.S.Ifetch  |      116547     56.77%     56.77% |        6080      2.96%     59.74% |        6151      3.00%     62.73% |        6169      3.01%     65.74% |        6057      2.95%     68.69% |        6171      3.01%     71.69% |        6123      2.98%     74.68% |        6170      3.01%     77.68% |        6169      3.01%     80.69% |        5949      2.90%     83.59% |        5905      2.88%     86.46% |        5756      2.80%     89.27% |        5631      2.74%     92.01% |        5675      2.76%     94.77% |        5410      2.64%     97.41% |        5320      2.59%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total       205283                      
system.ruby.L1Cache_Controller.S.Inv     |          18     31.03%     31.03% |           3      5.17%     36.21% |           2      3.45%     39.66% |           3      5.17%     44.83% |           2      3.45%     48.28% |           3      5.17%     53.45% |           3      5.17%     58.62% |           2      3.45%     62.07% |           3      5.17%     67.24% |           3      5.17%     72.41% |           2      3.45%     75.86% |           3      5.17%     81.03% |           2      3.45%     84.48% |           2      3.45%     87.93% |           4      6.90%     94.83% |           3      5.17%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total           58                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        4313     90.78%     90.78% |          30      0.63%     91.41% |          30      0.63%     92.04% |          30      0.63%     92.68% |          30      0.63%     93.31% |          30      0.63%     93.94% |          29      0.61%     94.55% |          30      0.63%     95.18% |          30      0.63%     95.81% |          29      0.61%     96.42% |          29      0.61%     97.03% |          29      0.61%     97.64% |          29      0.61%     98.25% |          30      0.63%     98.88% |          29      0.61%     99.49% |          24      0.51%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         4751                      
system.ruby.L1Cache_Controller.S.LL      |           2      9.09%      9.09% |           0      0.00%      9.09% |           1      4.55%     13.64% |           1      4.55%     18.18% |           1      4.55%     22.73% |           2      9.09%     31.82% |           1      4.55%     36.36% |           1      4.55%     40.91% |           1      4.55%     45.45% |           2      9.09%     54.55% |           2      9.09%     63.64% |           2      9.09%     72.73% |           1      4.55%     77.27% |           1      4.55%     81.82% |           2      9.09%     90.91% |           2      9.09%    100.00%
system.ruby.L1Cache_Controller.S.LL::total           22                      
system.ruby.L1Cache_Controller.S.Load    |          29      4.11%      4.11% |          36      5.11%      9.22% |          45      6.38%     15.60% |          51      7.23%     22.84% |          48      6.81%     29.65% |          47      6.67%     36.31% |          46      6.52%     42.84% |          50      7.09%     49.93% |          52      7.38%     57.30% |          47      6.67%     63.97% |          46      6.52%     70.50% |          44      6.24%     76.74% |          44      6.24%     82.98% |          44      6.24%     89.22% |          40      5.67%     94.89% |          36      5.11%    100.00%
system.ruby.L1Cache_Controller.S.Load::total          705                      
system.ruby.L1Cache_Controller.S.Store   |           2      5.71%      5.71% |           1      2.86%      8.57% |           3      8.57%     17.14% |           2      5.71%     22.86% |           2      5.71%     28.57% |           3      8.57%     37.14% |           2      5.71%     42.86% |           2      5.71%     48.57% |           3      8.57%     57.14% |           2      5.71%     62.86% |           2      5.71%     68.57% |           2      5.71%     74.29% |           2      5.71%     80.00% |           2      5.71%     85.71% |           2      5.71%     91.43% |           3      8.57%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           35                      
system.ruby.L1Cache_Controller.SL.Ack    |           2      7.14%      7.14% |           0      0.00%      7.14% |           2      7.14%     14.29% |           1      3.57%     17.86% |           1      3.57%     21.43% |           1      3.57%     25.00% |           1      3.57%     28.57% |           2      7.14%     35.71% |           1      3.57%     39.29% |           1      3.57%     42.86% |           1      3.57%     46.43% |           1      3.57%     50.00% |           1      3.57%     53.57% |           2      7.14%     60.71% |           2      7.14%     67.86% |           9     32.14%    100.00%
system.ruby.L1Cache_Controller.SL.Ack::total           28                      
system.ruby.L1Cache_Controller.SL.Ack_all |           2      9.09%      9.09% |           0      0.00%      9.09% |           2      9.09%     18.18% |           1      4.55%     22.73% |           1      4.55%     27.27% |           1      4.55%     31.82% |           1      4.55%     36.36% |           2      9.09%     45.45% |           1      4.55%     50.00% |           2      9.09%     59.09% |           1      4.55%     63.64% |           1      4.55%     68.18% |           1      4.55%     72.73% |           2      9.09%     81.82% |           2      9.09%     90.91% |           2      9.09%    100.00%
system.ruby.L1Cache_Controller.SL.Ack_all::total           22                      
system.ruby.L1Cache_Controller.SL.Inv    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           1     25.00%     50.00% |           1     25.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SL.Inv::total            4                      
system.ruby.L1Cache_Controller.SM.Ack    |           3      8.33%      8.33% |           1      2.78%     11.11% |           3      8.33%     19.44% |           2      5.56%     25.00% |           2      5.56%     30.56% |           3      8.33%     38.89% |           2      5.56%     44.44% |           2      5.56%     50.00% |           3      8.33%     58.33% |           2      5.56%     63.89% |           2      5.56%     69.44% |           2      5.56%     75.00% |           2      5.56%     80.56% |           2      5.56%     86.11% |           2      5.56%     91.67% |           3      8.33%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           36                      
system.ruby.L1Cache_Controller.SM.Ack_all |           3      8.33%      8.33% |           1      2.78%     11.11% |           3      8.33%     19.44% |           2      5.56%     25.00% |           2      5.56%     30.56% |           3      8.33%     38.89% |           2      5.56%     44.44% |           2      5.56%     50.00% |           3      8.33%     58.33% |           2      5.56%     63.89% |           2      5.56%     69.44% |           2      5.56%     75.00% |           2      5.56%     80.56% |           2      5.56%     86.11% |           2      5.56%     91.67% |           3      8.33%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           36                      
system.ruby.L1Cache_Controller.Store     |       16294     66.64%     66.64% |         562      2.30%     68.94% |         569      2.33%     71.26% |         566      2.31%     73.58% |         557      2.28%     75.86% |         566      2.31%     78.17% |         562      2.30%     80.47% |         566      2.31%     82.79% |         567      2.32%     85.10% |         548      2.24%     87.35% |         544      2.22%     89.57% |         533      2.18%     91.75% |         523      2.14%     93.89% |         526      2.15%     96.04% |         506      2.07%     98.11% |         462      1.89%    100.00%
system.ruby.L1Cache_Controller.Store::total        24451                      
system.ruby.L1Cache_Controller.Unlock    |         255     79.44%     79.44% |           4      1.25%     80.69% |           4      1.25%     81.93% |           4      1.25%     83.18% |           4      1.25%     84.42% |           4      1.25%     85.67% |           4      1.25%     86.92% |           4      1.25%     88.16% |           4      1.25%     89.41% |           4      1.25%     90.65% |           4      1.25%     91.90% |           4      1.25%     93.15% |           4      1.25%     94.39% |           4      1.25%     95.64% |           4      1.25%     96.88% |          10      3.12%    100.00%
system.ruby.L1Cache_Controller.Unlock::total          321                      
system.ruby.L1Cache_Controller.WB_Ack    |        5206     94.31%     94.31% |          20      0.36%     94.67% |          19      0.34%     95.02% |          18      0.33%     95.34% |          22      0.40%     95.74% |          22      0.40%     96.14% |          21      0.38%     96.52% |          21      0.38%     96.90% |          21      0.38%     97.28% |          22      0.40%     97.68% |          22      0.40%     98.08% |          23      0.42%     98.50% |          19      0.34%     98.84% |          19      0.34%     99.18% |          21      0.38%     99.57% |          24      0.43%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total         5520                      
system.ruby.L2Cache_Controller.Ack_all   |           1     12.50%     12.50% |           1     12.50%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           2     25.00%     50.00% |           1     12.50%     62.50% |           1     12.50%     75.00% |           0      0.00%     75.00% |           1     12.50%     87.50% |           1     12.50%    100.00%
system.ruby.L2Cache_Controller.Ack_all::total            8                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |         374      6.46%      6.46% |         566      9.77%     16.23% |         314      5.42%     21.65% |         403      6.96%     28.61% |         558      9.64%     38.25% |         336      5.80%     44.05% |         249      4.30%     48.35% |         284      4.90%     53.26% |         238      4.11%     57.36% |         210      3.63%     60.99% |         317      5.47%     66.47% |         303      5.23%     71.70% |         613     10.59%     82.28% |         398      6.87%     89.16% |         350      6.04%     95.20% |         278      4.80%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total         5791                      
system.ruby.L2Cache_Controller.IM.Mem_Data |          57      7.00%      7.00% |          72      8.85%     15.85% |          61      7.49%     23.34% |          29      3.56%     26.90% |          29      3.56%     30.47% |          27      3.32%     33.78% |          28      3.44%     37.22% |          31      3.81%     41.03% |          28      3.44%     44.47% |          29      3.56%     48.03% |          76      9.34%     57.37% |          59      7.25%     64.62% |          63      7.74%     72.36% |          62      7.62%     79.98% |          90     11.06%     91.03% |          73      8.97%    100.00%
system.ruby.L2Cache_Controller.IM.Mem_Data::total          814                      
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR |           0      0.00%      0.00% |           1      5.00%      5.00% |           3     15.00%     20.00% |           2     10.00%     30.00% |           0      0.00%     30.00% |           0      0.00%     30.00% |           0      0.00%     30.00% |           0      0.00%     30.00% |           4     20.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           3     15.00%     65.00% |           5     25.00%     90.00% |           0      0.00%     90.00% |           2     10.00%    100.00%
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR::total           20                      
system.ruby.L2Cache_Controller.IS.Mem_Data |          66      6.66%      6.66% |          66      6.66%     13.32% |          61      6.16%     19.48% |          78      7.87%     27.35% |          58      5.85%     33.20% |          62      6.26%     39.46% |          63      6.36%     45.81% |          59      5.95%     51.77% |          59      5.95%     57.72% |          57      5.75%     63.47% |          67      6.76%     70.23% |          56      5.65%     75.88% |          58      5.85%     81.74% |          56      5.65%     87.39% |          55      5.55%     92.94% |          70      7.06%    100.00%
system.ruby.L2Cache_Controller.IS.Mem_Data::total          991                      
system.ruby.L2Cache_Controller.ISS.L1_GETS |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ISS.L1_GETS::total            1                      
system.ruby.L2Cache_Controller.ISS.Mem_Data |          21      7.19%      7.19% |          23      7.88%     15.07% |          16      5.48%     20.55% |          18      6.16%     26.71% |          20      6.85%     33.56% |          15      5.14%     38.70% |          15      5.14%     43.84% |          15      5.14%     48.97% |          21      7.19%     56.16% |          17      5.82%     61.99% |          21      7.19%     69.18% |          18      6.16%     75.34% |          23      7.88%     83.22% |          19      6.51%     89.73% |          16      5.48%     95.21% |          14      4.79%    100.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data::total          292                      
system.ruby.L2Cache_Controller.I_I.Ack_all |           1     12.50%     12.50% |           1     12.50%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           2     25.00%     50.00% |           1     12.50%     62.50% |           1     12.50%     75.00% |           0      0.00%     75.00% |           1     12.50%     87.50% |           1     12.50%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack_all::total            8                      
system.ruby.L2Cache_Controller.L1_GETS   |         256      6.39%      6.39% |         422     10.54%     16.93% |         201      5.02%     21.95% |         315      7.87%     29.82% |         479     11.96%     41.78% |         237      5.92%     47.70% |         158      3.95%     51.65% |         171      4.27%     55.92% |         143      3.57%     59.49% |         149      3.72%     63.21% |         235      5.87%     69.08% |         223      5.57%     74.65% |         399      9.97%     84.62% |         257      6.42%     91.03% |         146      3.65%     94.68% |         213      5.32%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total         4004                      
system.ruby.L2Cache_Controller.L1_GETX   |         145      7.16%      7.16% |         164      8.10%     15.26% |         113      5.58%     20.84% |          89      4.40%     25.23% |          79      3.90%     29.14% |         100      4.94%     34.07% |          91      4.49%     38.57% |         115      5.68%     44.25% |          96      4.74%     48.99% |          61      3.01%     52.00% |         100      4.94%     56.94% |          96      4.74%     61.68% |         214     10.57%     72.25% |         143      7.06%     79.31% |         218     10.77%     90.07% |         201      9.93%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total         2025                      
system.ruby.L2Cache_Controller.L1_GET_INSTR |         307      6.17%      6.17% |         321      6.45%     12.62% |         281      5.65%     18.27% |         265      5.33%     23.59% |         184      3.70%     27.29% |         380      7.64%     34.93% |         587     11.80%     46.72% |         291      5.85%     52.57% |         296      5.95%     58.52% |         275      5.53%     64.05% |         421      8.46%     72.51% |         204      4.10%     76.61% |         166      3.34%     79.94% |         381      7.66%     87.60% |         285      5.73%     93.33% |         332      6.67%    100.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR::total         4976                      
system.ruby.L2Cache_Controller.L1_PUTX   |         339      6.14%      6.14% |         547      9.91%     16.05% |         286      5.18%     21.23% |         396      7.17%     28.40% |         546      9.89%     38.29% |         326      5.90%     44.19% |         239      4.33%     48.52% |         271      4.91%     53.43% |         232      4.20%     57.63% |         207      3.75%     61.38% |         313      5.67%     67.05% |         283      5.13%     72.18% |         586     10.61%     82.79% |         375      6.79%     89.59% |         339      6.14%     95.73% |         236      4.27%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total         5521                      
system.ruby.L2Cache_Controller.L1_UPGRADE |          15     25.86%     25.86% |           0      0.00%     25.86% |          15     25.86%     51.72% |           0      0.00%     51.72% |           0      0.00%     51.72% |           0      0.00%     51.72% |           2      3.45%     55.17% |           0      0.00%     55.17% |           0      0.00%     55.17% |           0      0.00%     55.17% |           0      0.00%     55.17% |           1      1.72%     56.90% |           0      0.00%     56.90% |           0      0.00%     56.90% |           1      1.72%     58.62% |          24     41.38%    100.00%
system.ruby.L2Cache_Controller.L1_UPGRADE::total           58                      
system.ruby.L2Cache_Controller.L2_Replacement_clean |           1     11.11%     11.11% |           1     11.11%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           2     22.22%     44.44% |           2     22.22%     66.67% |           1     11.11%     77.78% |           0      0.00%     77.78% |           1     11.11%     88.89% |           1     11.11%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement_clean::total            9                      
system.ruby.L2Cache_Controller.M.L1_GETS |         194      5.57%      5.57% |         379     10.87%     16.44% |         170      4.88%     21.31% |         296      8.49%     29.80% |         459     13.17%     42.97% |         221      6.34%     49.31% |         141      4.04%     53.36% |         154      4.42%     57.77% |         121      3.47%     61.24% |         132      3.79%     65.03% |         196      5.62%     70.65% |         188      5.39%     76.05% |         376     10.79%     86.83% |         236      6.77%     93.60% |         115      3.30%     96.90% |         108      3.10%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total         3486                      
system.ruby.L2Cache_Controller.M.L1_GETX |          71      6.59%      6.59% |          78      7.24%     13.83% |          52      4.83%     18.66% |          57      5.29%     23.96% |          43      3.99%     27.95% |          70      6.50%     34.45% |          59      5.48%     39.93% |          77      7.15%     47.08% |          67      6.22%     53.30% |          32      2.97%     56.27% |          24      2.23%     58.50% |          37      3.44%     61.93% |         151     14.02%     75.95% |          81      7.52%     83.47% |         128     11.88%     95.36% |          50      4.64%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total         1077                      
system.ruby.L2Cache_Controller.M.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement_clean::total            1                      
system.ruby.L2Cache_Controller.MT.L1_GETS |          18     25.71%     25.71% |           1      1.43%     27.14% |          15     21.43%     48.57% |           1      1.43%     50.00% |           0      0.00%     50.00% |           1      1.43%     51.43% |           2      2.86%     54.29% |           1      1.43%     55.71% |           1      1.43%     57.14% |           0      0.00%     57.14% |           1      1.43%     58.57% |           2      2.86%     61.43% |           0      0.00%     61.43% |           2      2.86%     64.29% |           2      2.86%     67.14% |          23     32.86%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETS::total           70                      
system.ruby.L2Cache_Controller.MT.L1_GETX |          15     23.44%     23.44% |          14     21.88%     45.31% |           0      0.00%     45.31% |           3      4.69%     50.00% |           7     10.94%     60.94% |           3      4.69%     65.62% |           4      6.25%     71.88% |           7     10.94%     82.81% |           1      1.56%     84.38% |           0      0.00%     84.38% |           0      0.00%     84.38% |           0      0.00%     84.38% |           0      0.00%     84.38% |           0      0.00%     84.38% |           0      0.00%     84.38% |          10     15.62%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETX::total           64                      
system.ruby.L2Cache_Controller.MT.L1_PUTX |         339      6.14%      6.14% |         547      9.91%     16.05% |         286      5.18%     21.23% |         396      7.17%     28.40% |         546      9.89%     38.29% |         326      5.90%     44.19% |         239      4.33%     48.52% |         271      4.91%     53.43% |         232      4.20%     57.63% |         207      3.75%     61.38% |         313      5.67%     67.05% |         283      5.13%     72.18% |         586     10.61%     82.79% |         375      6.79%     89.59% |         339      6.14%     95.73% |         236      4.27%    100.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX::total         5521                      
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS |           0      0.00%      0.00% |           2      9.52%      9.52% |           0      0.00%      9.52% |           0      0.00%      9.52% |           0      0.00%      9.52% |           0      0.00%      9.52% |           0      0.00%      9.52% |           0      0.00%      9.52% |           0      0.00%      9.52% |           0      0.00%      9.52% |           1      4.76%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |          18     85.71%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS::total           21                      
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX |           1      6.25%      6.25% |           0      0.00%      6.25% |           0      0.00%      6.25% |           0      0.00%      6.25% |           0      0.00%      6.25% |           0      0.00%      6.25% |           0      0.00%      6.25% |           0      0.00%      6.25% |           0      0.00%      6.25% |           0      0.00%      6.25% |           0      0.00%      6.25% |           0      0.00%      6.25% |           0      0.00%      6.25% |           0      0.00%      6.25% |           0      0.00%      6.25% |          15     93.75%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX::total           16                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data |          17     28.33%     28.33% |           0      0.00%     28.33% |          15     25.00%     53.33% |           0      0.00%     53.33% |           0      0.00%     53.33% |           0      0.00%     53.33% |           2      3.33%     56.67% |           1      1.67%     58.33% |           0      0.00%     58.33% |           0      0.00%     58.33% |           0      0.00%     58.33% |           1      1.67%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           1      1.67%     61.67% |          23     38.33%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data::total           60                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean |           1     10.00%     10.00% |           1     10.00%     20.00% |           0      0.00%     20.00% |           1     10.00%     30.00% |           0      0.00%     30.00% |           1     10.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           1     10.00%     50.00% |           0      0.00%     50.00% |           1     10.00%     60.00% |           1     10.00%     70.00% |           0      0.00%     70.00% |           2     20.00%     90.00% |           1     10.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean::total           10                      
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock |         358      6.24%      6.24% |         566      9.87%     16.12% |         299      5.22%     21.33% |         403      7.03%     28.36% |         558      9.73%     38.10% |         336      5.86%     43.96% |         247      4.31%     48.26% |         284      4.95%     53.22% |         238      4.15%     57.37% |         210      3.66%     61.03% |         317      5.53%     66.56% |         302      5.27%     71.83% |         613     10.69%     82.52% |         398      6.94%     89.46% |         349      6.09%     95.55% |         255      4.45%    100.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock::total         5733                      
system.ruby.L2Cache_Controller.MT_MB.L1_GETS |           0      0.00%      0.00% |           3      8.82%      8.82% |           0      0.00%      8.82% |           0      0.00%      8.82% |           0      0.00%      8.82% |           0      0.00%      8.82% |           0      0.00%      8.82% |           0      0.00%      8.82% |           0      0.00%      8.82% |           0      0.00%      8.82% |           2      5.88%     14.71% |           0      0.00%     14.71% |           0      0.00%     14.71% |           0      0.00%     14.71% |           0      0.00%     14.71% |          29     85.29%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L1_GETS::total           34                      
system.ruby.L2Cache_Controller.MT_MB.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          33    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L1_GETX::total           33                      
system.ruby.L2Cache_Controller.MT_SB.L1_UPGRADE |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_SB.L1_UPGRADE::total            1                      
system.ruby.L2Cache_Controller.MT_SB.Unblock |          18     25.71%     25.71% |           1      1.43%     27.14% |          15     21.43%     48.57% |           1      1.43%     50.00% |           0      0.00%     50.00% |           1      1.43%     51.43% |           2      2.86%     54.29% |           1      1.43%     55.71% |           1      1.43%     57.14% |           0      0.00%     57.14% |           1      1.43%     58.57% |           2      2.86%     61.43% |           0      0.00%     61.43% |           2      2.86%     64.29% |           2      2.86%     67.14% |          23     32.86%    100.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock::total           70                      
system.ruby.L2Cache_Controller.M_I.Mem_Ack |           1     11.11%     11.11% |           1     11.11%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           2     22.22%     44.44% |           2     22.22%     66.67% |           1     11.11%     77.78% |           0      0.00%     77.78% |           1     11.11%     88.89% |           1     11.11%    100.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack::total            9                      
system.ruby.L2Cache_Controller.Mem_Ack   |           1     11.11%     11.11% |           1     11.11%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           2     22.22%     44.44% |           2     22.22%     66.67% |           1     11.11%     77.78% |           0      0.00%     77.78% |           1     11.11%     88.89% |           1     11.11%    100.00%
system.ruby.L2Cache_Controller.Mem_Ack::total            9                      
system.ruby.L2Cache_Controller.Mem_Data  |         144      6.87%      6.87% |         161      7.68%     14.54% |         138      6.58%     21.13% |         125      5.96%     27.09% |         107      5.10%     32.19% |         104      4.96%     37.15% |         106      5.05%     42.20% |         105      5.01%     47.21% |         108      5.15%     52.36% |         103      4.91%     57.27% |         164      7.82%     65.09% |         133      6.34%     71.44% |         144      6.87%     78.30% |         137      6.53%     84.84% |         161      7.68%     92.51% |         157      7.49%    100.00%
system.ruby.L2Cache_Controller.Mem_Data::total         2097                      
system.ruby.L2Cache_Controller.NP.L1_GETS |          22      7.51%      7.51% |          23      7.85%     15.36% |          16      5.46%     20.82% |          18      6.14%     26.96% |          20      6.83%     33.79% |          15      5.12%     38.91% |          15      5.12%     44.03% |          15      5.12%     49.15% |          21      7.17%     56.31% |          17      5.80%     62.12% |          21      7.17%     69.28% |          18      6.14%     75.43% |          23      7.85%     83.28% |          19      6.48%     89.76% |          16      5.46%     95.22% |          14      4.78%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total          293                      
system.ruby.L2Cache_Controller.NP.L1_GETX |          57      7.00%      7.00% |          72      8.85%     15.85% |          61      7.49%     23.34% |          29      3.56%     26.90% |          29      3.56%     30.47% |          27      3.32%     33.78% |          28      3.44%     37.22% |          31      3.81%     41.03% |          28      3.44%     44.47% |          29      3.56%     48.03% |          76      9.34%     57.37% |          59      7.25%     64.62% |          63      7.74%     72.36% |          62      7.62%     79.98% |          90     11.06%     91.03% |          73      8.97%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total          814                      
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR |          65      6.57%      6.57% |          66      6.67%     13.23% |          61      6.16%     19.39% |          78      7.88%     27.27% |          58      5.86%     33.13% |          62      6.26%     39.39% |          63      6.36%     45.76% |          59      5.96%     51.72% |          59      5.96%     57.68% |          57      5.76%     63.43% |          67      6.77%     70.20% |          56      5.66%     75.86% |          58      5.86%     81.72% |          56      5.66%     87.37% |          55      5.56%     92.93% |          70      7.07%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR::total          990                      
system.ruby.L2Cache_Controller.SS.L1_GETS |          21     23.86%     23.86% |          14     15.91%     39.77% |           0      0.00%     39.77% |           0      0.00%     39.77% |           0      0.00%     39.77% |           0      0.00%     39.77% |           0      0.00%     39.77% |           1      1.14%     40.91% |           0      0.00%     40.91% |           0      0.00%     40.91% |          14     15.91%     56.82% |          15     17.05%     73.86% |           0      0.00%     73.86% |           0      0.00%     73.86% |          13     14.77%     88.64% |          10     11.36%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETS::total           88                      
system.ruby.L2Cache_Controller.SS.L1_GETX |           1     20.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           4     80.00%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETX::total            5                      
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR |         242      6.10%      6.10% |         254      6.40%     12.51% |         217      5.47%     17.98% |         185      4.66%     22.64% |         126      3.18%     25.82% |         318      8.02%     33.84% |         524     13.21%     47.05% |         232      5.85%     52.90% |         233      5.87%     58.77% |         218      5.50%     64.27% |         354      8.93%     73.20% |         148      3.73%     76.93% |         105      2.65%     79.58% |         320      8.07%     87.64% |         230      5.80%     93.44% |         260      6.56%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR::total         3966                      
system.ruby.L2Cache_Controller.SS.L1_UPGRADE |          15     28.30%     28.30% |           0      0.00%     28.30% |          15     28.30%     56.60% |           0      0.00%     56.60% |           0      0.00%     56.60% |           0      0.00%     56.60% |           2      3.77%     60.38% |           0      0.00%     60.38% |           0      0.00%     60.38% |           0      0.00%     60.38% |           0      0.00%     60.38% |           1      1.89%     62.26% |           0      0.00%     62.26% |           0      0.00%     62.26% |           1      1.89%     64.15% |          19     35.85%    100.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE::total           53                      
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean |           1     12.50%     12.50% |           1     12.50%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           2     25.00%     50.00% |           1     12.50%     62.50% |           1     12.50%     75.00% |           0      0.00%     75.00% |           1     12.50%     87.50% |           1     12.50%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean::total            8                      
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock |          16     27.59%     27.59% |           0      0.00%     27.59% |          15     25.86%     53.45% |           0      0.00%     53.45% |           0      0.00%     53.45% |           0      0.00%     53.45% |           2      3.45%     56.90% |           0      0.00%     56.90% |           0      0.00%     56.90% |           0      0.00%     56.90% |           0      0.00%     56.90% |           1      1.72%     58.62% |           0      0.00%     58.62% |           0      0.00%     58.62% |           1      1.72%     60.34% |          23     39.66%    100.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock::total           58                      
system.ruby.L2Cache_Controller.SS_MB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          11    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_GETS::total           11                      
system.ruby.L2Cache_Controller.SS_MB.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          16    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_GETX::total           16                      
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           4    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE::total            4                      
system.ruby.L2Cache_Controller.Unblock   |          18     25.71%     25.71% |           1      1.43%     27.14% |          15     21.43%     48.57% |           1      1.43%     50.00% |           0      0.00%     50.00% |           1      1.43%     51.43% |           2      2.86%     54.29% |           1      1.43%     55.71% |           1      1.43%     57.14% |           0      0.00%     57.14% |           1      1.43%     58.57% |           2      2.86%     61.43% |           0      0.00%     61.43% |           2      2.86%     64.29% |           2      2.86%     67.14% |          23     32.86%    100.00%
system.ruby.L2Cache_Controller.Unblock::total           70                      
system.ruby.L2Cache_Controller.WB_Data   |          17     28.33%     28.33% |           0      0.00%     28.33% |          15     25.00%     53.33% |           0      0.00%     53.33% |           0      0.00%     53.33% |           0      0.00%     53.33% |           2      3.33%     56.67% |           1      1.67%     58.33% |           0      0.00%     58.33% |           0      0.00%     58.33% |           0      0.00%     58.33% |           1      1.67%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           1      1.67%     61.67% |          23     38.33%    100.00%
system.ruby.L2Cache_Controller.WB_Data::total           60                      
system.ruby.L2Cache_Controller.WB_Data_clean |           1     10.00%     10.00% |           1     10.00%     20.00% |           0      0.00%     20.00% |           1     10.00%     30.00% |           0      0.00%     30.00% |           1     10.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           1     10.00%     50.00% |           0      0.00%     50.00% |           1     10.00%     60.00% |           1     10.00%     70.00% |           0      0.00%     70.00% |           2     20.00%     90.00% |           1     10.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.WB_Data_clean::total           10                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples        32848                      
system.ruby.LD.hit_latency_hist_seqr::mean            1                      
system.ruby.LD.hit_latency_hist_seqr::gmean            1                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |       32848    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total        32848                      
system.ruby.LD.latency_hist_seqr::bucket_size          256                      
system.ruby.LD.latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.latency_hist_seqr::samples        36786                      
system.ruby.LD.latency_hist_seqr::mean       9.986136                      
system.ruby.LD.latency_hist_seqr::gmean      1.576120                      
system.ruby.LD.latency_hist_seqr::stdev     42.127954                      
system.ruby.LD.latency_hist_seqr         |       36650     99.63%     99.63% |         112      0.30%     99.93% |           5      0.01%     99.95% |           2      0.01%     99.95% |           2      0.01%     99.96% |          13      0.04%     99.99% |           2      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total         36786                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.miss_latency_hist_seqr::samples         3938                      
system.ruby.LD.miss_latency_hist_seqr::mean    84.942103                      
system.ruby.LD.miss_latency_hist_seqr::gmean    70.103536                      
system.ruby.LD.miss_latency_hist_seqr::stdev   101.433676                      
system.ruby.LD.miss_latency_hist_seqr    |        3802     96.55%     96.55% |         112      2.84%     99.39% |           5      0.13%     99.52% |           2      0.05%     99.57% |           2      0.05%     99.62% |          13      0.33%     99.95% |           2      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total         3938                      
system.ruby.Load_Linked.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Load_Linked.hit_latency_hist_seqr::samples          258                      
system.ruby.Load_Linked.hit_latency_hist_seqr::mean            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr::gmean            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr |           0      0.00%      0.00% |         258    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.hit_latency_hist_seqr::total          258                      
system.ruby.Load_Linked.latency_hist_seqr::bucket_size          256                      
system.ruby.Load_Linked.latency_hist_seqr::max_bucket         2559                      
system.ruby.Load_Linked.latency_hist_seqr::samples          343                      
system.ruby.Load_Linked.latency_hist_seqr::mean    50.113703                      
system.ruby.Load_Linked.latency_hist_seqr::gmean     3.220023                      
system.ruby.Load_Linked.latency_hist_seqr::stdev   176.479515                      
system.ruby.Load_Linked.latency_hist_seqr |         327     95.34%     95.34% |           6      1.75%     97.08% |           4      1.17%     98.25% |           2      0.58%     98.83% |           1      0.29%     99.13% |           3      0.87%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.latency_hist_seqr::total          343                      
system.ruby.Load_Linked.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.Load_Linked.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.Load_Linked.miss_latency_hist_seqr::samples           85                      
system.ruby.Load_Linked.miss_latency_hist_seqr::mean   199.188235                      
system.ruby.Load_Linked.miss_latency_hist_seqr::gmean   112.036678                      
system.ruby.Load_Linked.miss_latency_hist_seqr::stdev   311.300785                      
system.ruby.Load_Linked.miss_latency_hist_seqr |          69     81.18%     81.18% |           6      7.06%     88.24% |           4      4.71%     92.94% |           2      2.35%     95.29% |           1      1.18%     96.47% |           3      3.53%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.miss_latency_hist_seqr::total           85                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples        22165                      
system.ruby.ST.hit_latency_hist_seqr::mean            1                      
system.ruby.ST.hit_latency_hist_seqr::gmean            1                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |       22165    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total        22165                      
system.ruby.ST.latency_hist_seqr::bucket_size          256                      
system.ruby.ST.latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.latency_hist_seqr::samples        24093                      
system.ruby.ST.latency_hist_seqr::mean      14.308637                      
system.ruby.ST.latency_hist_seqr::gmean      1.465581                      
system.ruby.ST.latency_hist_seqr::stdev     70.206895                      
system.ruby.ST.latency_hist_seqr         |       23754     98.59%     98.59% |         286      1.19%     99.78% |          13      0.05%     99.83% |           3      0.01%     99.85% |           5      0.02%     99.87% |          32      0.13%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total         24093                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.miss_latency_hist_seqr::samples         1928                      
system.ruby.ST.miss_latency_hist_seqr::mean   167.309647                      
system.ruby.ST.miss_latency_hist_seqr::gmean   118.718823                      
system.ruby.ST.miss_latency_hist_seqr::stdev   190.171930                      
system.ruby.ST.miss_latency_hist_seqr    |        1589     82.42%     82.42% |         286     14.83%     97.25% |          13      0.67%     97.93% |           3      0.16%     98.08% |           5      0.26%     98.34% |          32      1.66%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total         1928                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::samples          328                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::mean            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::gmean            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr |           0      0.00%      0.00% |         328    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.hit_latency_hist_seqr::total          328                      
system.ruby.Store_Conditional.latency_hist_seqr::bucket_size            1                      
system.ruby.Store_Conditional.latency_hist_seqr::max_bucket            9                      
system.ruby.Store_Conditional.latency_hist_seqr::samples          328                      
system.ruby.Store_Conditional.latency_hist_seqr::mean            1                      
system.ruby.Store_Conditional.latency_hist_seqr::gmean            1                      
system.ruby.Store_Conditional.latency_hist_seqr |           0      0.00%      0.00% |         328    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.latency_hist_seqr::total          328                      
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.delayHist::bucket_size                 16                       # delay histogram for all message
system.ruby.delayHist::max_bucket                 159                       # delay histogram for all message
system.ruby.delayHist::samples                  41228                       # delay histogram for all message
system.ruby.delayHist::mean                 29.983555                       # delay histogram for all message
system.ruby.delayHist::gmean                27.230340                       # delay histogram for all message
system.ruby.delayHist::stdev                12.933741                       # delay histogram for all message
system.ruby.delayHist                    |        6329     15.35%     15.35% |       16455     39.91%     55.26% |       15460     37.50%     92.76% |        2048      4.97%     97.73% |         829      2.01%     99.74% |         107      0.26%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                    41228                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size           16                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket          159                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples         22309                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean        29.022099                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::gmean       25.679988                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev       14.763387                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |        4798     21.51%     21.51% |        8711     39.05%     60.55% |        6440     28.87%     89.42% |        1427      6.40%     95.82% |         826      3.70%     99.52% |         107      0.48%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total           22309                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            8                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket           79                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples         18704                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean        31.194290                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::gmean       29.264874                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev       10.243128                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |           0      0.00%      0.00% |        1491      7.97%      7.97% |        3743     20.01%     27.98% |        3888     20.79%     48.77% |        4990     26.68%     75.45% |        3968     21.21%     96.66% |         615      3.29%     99.95% |           6      0.03%     99.98% |           1      0.01%     99.99% |           2      0.01%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total           18704                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            8                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket           79                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples           215                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean        24.418605                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::gmean       22.608606                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::stdev        8.984495                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |           0      0.00%      0.00% |          40     18.60%     18.60% |          68     31.63%     50.23% |          45     20.93%     71.16% |          53     24.65%     95.81% |           9      4.19%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total             215                       # delay histogram for vnet_2
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.000363                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time 11849.639278                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.000365                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time   499.661686                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.000470                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.662045                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseToDir.avg_stall_time   550.556397                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.requestToDir.avg_buf_msgs     0.000377                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToDir.avg_stall_time 17052.289164                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromDir.avg_buf_msgs     0.000378                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromDir.avg_stall_time   499.498980                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.000478                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.499339                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseToDir.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseToDir.avg_stall_time   503.100030                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.requestToDir.avg_buf_msgs     0.000375                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToDir.avg_stall_time 16949.643584                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromDir.avg_buf_msgs     0.000378                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromDir.avg_stall_time   499.938000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.000478                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.938358                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseToDir.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseToDir.avg_stall_time  1543.684412                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.requestToDir.avg_buf_msgs     0.000388                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToDir.avg_stall_time 11266.172213                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromDir.avg_buf_msgs     0.000389                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromDir.avg_stall_time   499.849479                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.000493                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.849837                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseToDir.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseToDir.avg_stall_time   545.141945                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples       260882                      
system.ruby.hit_latency_hist_seqr::mean             1                      
system.ruby.hit_latency_hist_seqr::gmean            1                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |      260882    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total       260882                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses        36551                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits        31296                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses         5255                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses       120867                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits       116547                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         4320                       # Number of cache demand misses
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.113771                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   531.148869                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.num_msg_stalls           58                       # Number of times messages were stalled
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.024881                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time  1267.483183                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_buf_msgs     0.000095                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time  2813.044817                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl0.responseFromL1Cache.avg_buf_msgs     0.000114                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time   246.036105                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.010599                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time 17146.791207                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.triggerQueue.avg_buf_msgs     0.023395                       # Average number of messages in buffer
system.ruby.l1_cntrl0.triggerQueue.avg_stall_time 62582.798329                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.003759                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time   499.717952                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.L1Dcache.demand_accesses         1723                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Dcache.demand_hits         1679                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses         6124                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits         6080                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.005624                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time   113.083135                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl1.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.requestFromL1Cache.avg_buf_msgs     0.000169                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestFromL1Cache.avg_stall_time   230.585133                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.avg_buf_msgs     0.000044                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestToL1Cache.avg_stall_time  1823.643977                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl1.responseFromL1Cache.avg_buf_msgs     0.000031                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseFromL1Cache.avg_stall_time   213.985902                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.responseToL1Cache.avg_buf_msgs     0.000078                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseToL1Cache.avg_stall_time  4729.797781                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.triggerQueue.avg_buf_msgs     0.000367                       # Average number of messages in buffer
system.ruby.l1_cntrl1.triggerQueue.avg_stall_time 14157.842032                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.unblockFromL1Cache.avg_buf_msgs     0.000028                       # Average number of messages in buffer
system.ruby.l1_cntrl1.unblockFromL1Cache.avg_stall_time   113.036903                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.L1Dcache.demand_accesses         1668                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Dcache.demand_hits         1621                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses         5949                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits         5905                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl10.mandatoryQueue.avg_buf_msgs     0.005460                       # Average number of messages in buffer
system.ruby.l1_cntrl10.mandatoryQueue.avg_stall_time    45.951526                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl10.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl10.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl10.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl10.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl10.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl10.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl10.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl10.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.requestFromL1Cache.avg_buf_msgs     0.000178                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestFromL1Cache.avg_stall_time    96.002238                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.avg_buf_msgs     0.000067                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestToL1Cache.avg_stall_time  1301.682273                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl10.responseFromL1Cache.avg_buf_msgs     0.000019                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseFromL1Cache.avg_stall_time    77.368824                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.responseToL1Cache.avg_buf_msgs     0.000083                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseToL1Cache.avg_stall_time  1204.940328                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.triggerQueue.avg_buf_msgs     0.000367                       # Average number of messages in buffer
system.ruby.l1_cntrl10.triggerQueue.avg_stall_time  5675.274874                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.unblockFromL1Cache.avg_buf_msgs     0.000030                       # Average number of messages in buffer
system.ruby.l1_cntrl10.unblockFromL1Cache.avg_stall_time    45.892393                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.L1Dcache.demand_accesses         1629                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Dcache.demand_hits         1583                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses         5800                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits         5756                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl11.mandatoryQueue.avg_buf_msgs     0.005325                       # Average number of messages in buffer
system.ruby.l1_cntrl11.mandatoryQueue.avg_stall_time    37.686853                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl11.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl11.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl11.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl11.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl11.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl11.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl11.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl11.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.requestFromL1Cache.avg_buf_msgs     0.000178                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestFromL1Cache.avg_stall_time    78.595929                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.avg_buf_msgs     0.000077                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestToL1Cache.avg_stall_time  1263.645285                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl11.responseFromL1Cache.avg_buf_msgs     0.000024                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseFromL1Cache.avg_stall_time    63.901145                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.responseToL1Cache.avg_buf_msgs     0.000083                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseToL1Cache.avg_stall_time   883.334483                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.triggerQueue.avg_buf_msgs     0.000367                       # Average number of messages in buffer
system.ruby.l1_cntrl11.triggerQueue.avg_stall_time  4597.946550                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.unblockFromL1Cache.avg_buf_msgs     0.000029                       # Average number of messages in buffer
system.ruby.l1_cntrl11.unblockFromL1Cache.avg_stall_time    37.627719                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.L1Dcache.demand_accesses         1596                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Dcache.demand_hits         1552                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses         5675                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits         5631                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl12.mandatoryQueue.avg_buf_msgs     0.005212                       # Average number of messages in buffer
system.ruby.l1_cntrl12.mandatoryQueue.avg_stall_time    30.733503                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl12.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl12.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl12.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl12.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl12.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl12.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl12.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl12.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.requestFromL1Cache.avg_buf_msgs     0.000167                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestFromL1Cache.avg_stall_time    64.646582                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.requestToL1Cache.avg_buf_msgs     0.000059                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestToL1Cache.avg_stall_time   723.551166                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl12.responseFromL1Cache.avg_buf_msgs     0.000019                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseFromL1Cache.avg_stall_time    49.263345                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.responseToL1Cache.avg_buf_msgs     0.000079                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseToL1Cache.avg_stall_time  1264.083228                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.triggerQueue.avg_buf_msgs     0.000367                       # Average number of messages in buffer
system.ruby.l1_cntrl12.triggerQueue.avg_stall_time  3702.367207                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.unblockFromL1Cache.avg_buf_msgs     0.000027                       # Average number of messages in buffer
system.ruby.l1_cntrl12.unblockFromL1Cache.avg_stall_time    30.657168                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.L1Dcache.demand_accesses         1606                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Dcache.demand_hits         1562                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses         5719                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits         5675                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl13.mandatoryQueue.avg_buf_msgs     0.005250                       # Average number of messages in buffer
system.ruby.l1_cntrl13.mandatoryQueue.avg_stall_time    23.623541                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl13.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl13.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl13.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl13.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl13.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl13.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl13.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl13.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.requestFromL1Cache.avg_buf_msgs     0.000167                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestFromL1Cache.avg_stall_time    50.518044                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.avg_buf_msgs     0.000067                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestToL1Cache.avg_stall_time   593.584607                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl13.responseFromL1Cache.avg_buf_msgs     0.000021                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseFromL1Cache.avg_stall_time    35.787423                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.responseToL1Cache.avg_buf_msgs     0.000080                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseToL1Cache.avg_stall_time   884.675572                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.triggerQueue.avg_buf_msgs     0.000367                       # Average number of messages in buffer
system.ruby.l1_cntrl13.triggerQueue.avg_stall_time  2809.265008                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.unblockFromL1Cache.avg_buf_msgs     0.000027                       # Average number of messages in buffer
system.ruby.l1_cntrl13.unblockFromL1Cache.avg_stall_time    23.551506                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.L1Dcache.demand_accesses         1539                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Dcache.demand_hits         1493                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses         5454                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits         5410                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl14.mandatoryQueue.avg_buf_msgs     0.005012                       # Average number of messages in buffer
system.ruby.l1_cntrl14.mandatoryQueue.avg_stall_time    16.833973                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl14.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl14.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl14.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl14.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl14.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl14.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl14.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl14.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.requestFromL1Cache.avg_buf_msgs     0.000174                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestFromL1Cache.avg_stall_time    35.181398                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.requestToL1Cache.avg_buf_msgs     0.000008                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestToL1Cache.avg_stall_time   341.245983                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.responseFromL1Cache.avg_buf_msgs     0.000024                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseFromL1Cache.avg_stall_time    19.369534                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.responseToL1Cache.avg_buf_msgs     0.000082                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseToL1Cache.avg_stall_time   561.774146                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.triggerQueue.avg_buf_msgs     0.000367                       # Average number of messages in buffer
system.ruby.l1_cntrl14.triggerQueue.avg_stall_time  1921.621701                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.unblockFromL1Cache.avg_buf_msgs     0.000029                       # Average number of messages in buffer
system.ruby.l1_cntrl14.unblockFromL1Cache.avg_stall_time    16.766238                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.L1Dcache.demand_accesses         1402                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Dcache.demand_hits         1351                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses           51                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses         5360                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits         5320                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses           40                       # Number of cache demand misses
system.ruby.l1_cntrl15.mandatoryQueue.avg_buf_msgs     0.004847                       # Average number of messages in buffer
system.ruby.l1_cntrl15.mandatoryQueue.avg_stall_time     8.625566                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl15.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl15.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl15.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl15.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl15.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl15.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl15.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl15.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.requestFromL1Cache.avg_buf_msgs     0.000182                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestFromL1Cache.avg_stall_time    22.038414                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.requestToL1Cache.avg_buf_msgs     0.000123                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestToL1Cache.avg_stall_time   271.294621                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.requestToL1Cache.num_msg_stalls            2                       # Number of times messages were stalled
system.ruby.l1_cntrl15.responseFromL1Cache.avg_buf_msgs     0.000016                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseFromL1Cache.avg_stall_time    12.355618                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.responseToL1Cache.avg_buf_msgs     0.000091                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseToL1Cache.avg_stall_time   325.237730                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.triggerQueue.avg_buf_msgs     0.000917                       # Average number of messages in buffer
system.ruby.l1_cntrl15.triggerQueue.avg_stall_time   875.578790                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.unblockFromL1Cache.avg_buf_msgs     0.000032                       # Average number of messages in buffer
system.ruby.l1_cntrl15.unblockFromL1Cache.avg_stall_time     8.557831                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.L1Dcache.demand_accesses         1744                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Dcache.demand_hits         1699                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses           45                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses         6195                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits         6151                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.005690                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time   105.865657                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl2.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl2.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl2.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl2.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl2.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl2.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl2.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl2.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.requestFromL1Cache.avg_buf_msgs     0.000168                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestFromL1Cache.avg_stall_time   214.493373                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.avg_buf_msgs     0.000050                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestToL1Cache.avg_stall_time  2273.206584                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl2.responseFromL1Cache.avg_buf_msgs     0.000019                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseFromL1Cache.avg_stall_time   199.665630                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.responseToL1Cache.avg_buf_msgs     0.000082                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseToL1Cache.avg_stall_time  3967.127315                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.triggerQueue.avg_buf_msgs     0.000367                       # Average number of messages in buffer
system.ruby.l1_cntrl2.triggerQueue.avg_stall_time 13326.117959                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.unblockFromL1Cache.avg_buf_msgs     0.000029                       # Average number of messages in buffer
system.ruby.l1_cntrl2.unblockFromL1Cache.avg_stall_time   105.823726                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.L1Dcache.demand_accesses         1743                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Dcache.demand_hits         1699                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses         6213                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits         6169                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.005703                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time    98.830955                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl3.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl3.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl3.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl3.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl3.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl3.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl3.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl3.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.requestFromL1Cache.avg_buf_msgs     0.000165                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestFromL1Cache.avg_stall_time   200.866213                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.avg_buf_msgs     0.000061                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestToL1Cache.avg_stall_time  2403.540480                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl3.responseFromL1Cache.avg_buf_msgs     0.000027                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseFromL1Cache.avg_stall_time   187.280626                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.responseToL1Cache.avg_buf_msgs     0.000078                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseToL1Cache.avg_stall_time  3221.541724                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.triggerQueue.avg_buf_msgs     0.000367                       # Average number of messages in buffer
system.ruby.l1_cntrl3.triggerQueue.avg_stall_time 12421.042897                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.unblockFromL1Cache.avg_buf_msgs     0.000028                       # Average number of messages in buffer
system.ruby.l1_cntrl3.unblockFromL1Cache.avg_stall_time    98.789024                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.L1Dcache.demand_accesses         1711                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Dcache.demand_hits         1663                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses         6101                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits         6057                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl4.mandatoryQueue.avg_buf_msgs     0.005599                       # Average number of messages in buffer
system.ruby.l1_cntrl4.mandatoryQueue.avg_stall_time    90.200014                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl4.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl4.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl4.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl4.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl4.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl4.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl4.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl4.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.requestFromL1Cache.avg_buf_msgs     0.000179                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestFromL1Cache.avg_stall_time   183.805026                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.avg_buf_msgs     0.000040                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestToL1Cache.avg_stall_time  1464.305768                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl4.responseFromL1Cache.avg_buf_msgs     0.000019                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseFromL1Cache.avg_stall_time   168.586646                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.responseToL1Cache.avg_buf_msgs     0.000084                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseToL1Cache.avg_stall_time  3891.991597                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.triggerQueue.avg_buf_msgs     0.000367                       # Average number of messages in buffer
system.ruby.l1_cntrl4.triggerQueue.avg_stall_time 11304.722490                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.unblockFromL1Cache.avg_buf_msgs     0.000029                       # Average number of messages in buffer
system.ruby.l1_cntrl4.unblockFromL1Cache.avg_stall_time    90.140523                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.L1Dcache.demand_accesses         1741                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Dcache.demand_hits         1693                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses         6215                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits         6171                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl5.mandatoryQueue.avg_buf_msgs     0.005703                       # Average number of messages in buffer
system.ruby.l1_cntrl5.mandatoryQueue.avg_stall_time    83.306515                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl5.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl5.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl5.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl5.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl5.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl5.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl5.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl5.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.requestFromL1Cache.avg_buf_msgs     0.000179                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestFromL1Cache.avg_stall_time   171.789516                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.avg_buf_msgs     0.000052                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestToL1Cache.avg_stall_time  1691.399535                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl5.responseFromL1Cache.avg_buf_msgs     0.000032                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseFromL1Cache.avg_stall_time   160.302979                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.responseToL1Cache.avg_buf_msgs     0.000085                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseToL1Cache.avg_stall_time  3062.340393                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.triggerQueue.avg_buf_msgs     0.000367                       # Average number of messages in buffer
system.ruby.l1_cntrl5.triggerQueue.avg_stall_time 10421.849979                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.unblockFromL1Cache.avg_buf_msgs     0.000032                       # Average number of messages in buffer
system.ruby.l1_cntrl5.unblockFromL1Cache.avg_stall_time    83.251682                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.L1Dcache.demand_accesses         1729                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Dcache.demand_hits         1682                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses         6167                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits         6123                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl6.mandatoryQueue.avg_buf_msgs     0.005660                       # Average number of messages in buffer
system.ruby.l1_cntrl6.mandatoryQueue.avg_stall_time    76.227732                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl6.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl6.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl6.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl6.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl6.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl6.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl6.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl6.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.requestFromL1Cache.avg_buf_msgs     0.000176                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestFromL1Cache.avg_stall_time   153.925551                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.avg_buf_msgs     0.000061                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestToL1Cache.avg_stall_time  1910.462650                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl6.responseFromL1Cache.avg_buf_msgs     0.000027                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseFromL1Cache.avg_stall_time   137.809062                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.responseToL1Cache.avg_buf_msgs     0.000082                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseToL1Cache.avg_stall_time  2469.925588                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.triggerQueue.avg_buf_msgs     0.000367                       # Average number of messages in buffer
system.ruby.l1_cntrl6.triggerQueue.avg_stall_time  9510.031580                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.unblockFromL1Cache.avg_buf_msgs     0.000030                       # Average number of messages in buffer
system.ruby.l1_cntrl6.unblockFromL1Cache.avg_stall_time    76.177200                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.L1Dcache.demand_accesses         1744                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Dcache.demand_hits         1697                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses         6214                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits         6170                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl7.mandatoryQueue.avg_buf_msgs     0.005704                       # Average number of messages in buffer
system.ruby.l1_cntrl7.mandatoryQueue.avg_stall_time    67.717208                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl7.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl7.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl7.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl7.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl7.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl7.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl7.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl7.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.requestFromL1Cache.avg_buf_msgs     0.000176                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestFromL1Cache.avg_stall_time   139.805614                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.avg_buf_msgs     0.000067                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestToL1Cache.avg_stall_time  2078.082743                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl7.responseFromL1Cache.avg_buf_msgs     0.000019                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseFromL1Cache.avg_stall_time   123.098510                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.responseToL1Cache.avg_buf_msgs     0.000084                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseToL1Cache.avg_stall_time  1801.805909                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.triggerQueue.avg_buf_msgs     0.000367                       # Average number of messages in buffer
system.ruby.l1_cntrl7.triggerQueue.avg_stall_time  8437.978656                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.unblockFromL1Cache.avg_buf_msgs     0.000031                       # Average number of messages in buffer
system.ruby.l1_cntrl7.unblockFromL1Cache.avg_stall_time    67.666676                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.L1Dcache.demand_accesses         1743                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Dcache.demand_hits         1696                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses         6213                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits         6169                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl8.mandatoryQueue.avg_buf_msgs     0.005703                       # Average number of messages in buffer
system.ruby.l1_cntrl8.mandatoryQueue.avg_stall_time    60.545245                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl8.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl8.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl8.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl8.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl8.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl8.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl8.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl8.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.requestFromL1Cache.avg_buf_msgs     0.000176                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestFromL1Cache.avg_stall_time   124.429187                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.avg_buf_msgs     0.000052                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestToL1Cache.avg_stall_time  1254.368525                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl8.responseFromL1Cache.avg_buf_msgs     0.000026                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseFromL1Cache.avg_stall_time   107.851817                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.responseToL1Cache.avg_buf_msgs     0.000083                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseToL1Cache.avg_stall_time  2228.781399                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.triggerQueue.avg_buf_msgs     0.000367                       # Average number of messages in buffer
system.ruby.l1_cntrl8.triggerQueue.avg_stall_time  7523.086763                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.unblockFromL1Cache.avg_buf_msgs     0.000029                       # Average number of messages in buffer
system.ruby.l1_cntrl8.unblockFromL1Cache.avg_stall_time    60.477510                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.L1Dcache.demand_accesses         1681                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Dcache.demand_hits         1633                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses         5993                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits         5949                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl9.mandatoryQueue.avg_buf_msgs     0.005500                       # Average number of messages in buffer
system.ruby.l1_cntrl9.mandatoryQueue.avg_stall_time    52.848609                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl9.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl9.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl9.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl9.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl9.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl9.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl9.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl9.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.requestFromL1Cache.avg_buf_msgs     0.000179                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestFromL1Cache.avg_stall_time   106.511464                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.avg_buf_msgs     0.000060                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestToL1Cache.avg_stall_time  1339.135809                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl9.responseFromL1Cache.avg_buf_msgs     0.000024                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseFromL1Cache.avg_stall_time    94.014286                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.responseToL1Cache.avg_buf_msgs     0.000087                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseToL1Cache.avg_stall_time  1682.957465                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.triggerQueue.avg_buf_msgs     0.000367                       # Average number of messages in buffer
system.ruby.l1_cntrl9.triggerQueue.avg_stall_time  6556.312463                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.unblockFromL1Cache.avg_buf_msgs     0.000031                       # Average number of messages in buffer
system.ruby.l1_cntrl9.unblockFromL1Cache.avg_stall_time    52.785175                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.000206                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time   999.407234                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000036                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time   104.093453                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.000776                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  8684.399604                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l2_cntrl0.L2cache.demand_accesses          722                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits          544                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses          178                       # Number of cache demand misses
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.001117                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   749.350430                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.000118                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time 14446.989037                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.000281                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time  5596.829742                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.DirRequestFromL2Cache.avg_buf_msgs     0.000231                       # Average number of messages in buffer
system.ruby.l2_cntrl1.DirRequestFromL2Cache.avg_stall_time   999.090424                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_stall_time   106.817523                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_buf_msgs     0.001243                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_stall_time 13168.330437                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.num_msg_stalls            5                       # Number of times messages were stalled
system.ruby.l2_cntrl1.L2cache.demand_accesses          902                       # Number of cache demand accesses
system.ruby.l2_cntrl1.L2cache.demand_hits          725                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses          177                       # Number of cache demand misses
system.ruby.l2_cntrl1.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl1.responseFromL2Cache.avg_buf_msgs     0.001550                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseFromL2Cache.avg_stall_time   731.322326                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.responseToL2Cache.avg_buf_msgs     0.000118                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseToL2Cache.avg_stall_time 14625.304003                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.unblockToL2Cache.avg_buf_msgs     0.000406                       # Average number of messages in buffer
system.ruby.l2_cntrl1.unblockToL2Cache.avg_stall_time  8267.365283                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.DirRequestFromL2Cache.avg_buf_msgs     0.000235                       # Average number of messages in buffer
system.ruby.l2_cntrl10.DirRequestFromL2Cache.avg_stall_time   986.103336                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_stall_time    48.930765                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_buf_msgs     0.000864                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_stall_time 19631.338447                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.num_msg_stalls            3                       # Number of times messages were stalled
system.ruby.l2_cntrl10.L2cache.demand_accesses          753                       # Number of cache demand accesses
system.ruby.l2_cntrl10.L2cache.demand_hits          588                       # Number of cache demand hits
system.ruby.l2_cntrl10.L2cache.demand_misses          165                       # Number of cache demand misses
system.ruby.l2_cntrl10.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl10.responseFromL2Cache.avg_buf_msgs     0.001188                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseFromL2Cache.avg_stall_time   737.726275                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.responseToL2Cache.avg_buf_msgs     0.000121                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseToL2Cache.avg_stall_time 17018.149240                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.unblockToL2Cache.avg_buf_msgs     0.000228                       # Average number of messages in buffer
system.ruby.l2_cntrl10.unblockToL2Cache.avg_stall_time 16414.863578                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.DirRequestFromL2Cache.avg_buf_msgs     0.000191                       # Average number of messages in buffer
system.ruby.l2_cntrl11.DirRequestFromL2Cache.avg_stall_time   999.602912                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_stall_time   111.441740                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_buf_msgs     0.000578                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_stall_time 24950.767825                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L2cache.demand_accesses          524                       # Number of cache demand accesses
system.ruby.l2_cntrl11.L2cache.demand_hits          389                       # Number of cache demand hits
system.ruby.l2_cntrl11.L2cache.demand_misses          135                       # Number of cache demand misses
system.ruby.l2_cntrl11.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl11.responseFromL2Cache.avg_buf_msgs     0.000858                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseFromL2Cache.avg_stall_time   726.646144                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.responseToL2Cache.avg_buf_msgs     0.000099                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseToL2Cache.avg_stall_time 16856.029611                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.unblockToL2Cache.avg_buf_msgs     0.000219                       # Average number of messages in buffer
system.ruby.l2_cntrl11.unblockToL2Cache.avg_stall_time 19677.987030                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.DirRequestFromL2Cache.avg_buf_msgs     0.000206                       # Average number of messages in buffer
system.ruby.l2_cntrl12.DirRequestFromL2Cache.avg_stall_time   998.385842                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_stall_time    32.656587                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_buf_msgs     0.000978                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_stall_time 19626.303522                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L2cache.demand_accesses          779                       # Number of cache demand accesses
system.ruby.l2_cntrl12.L2cache.demand_hits          632                       # Number of cache demand hits
system.ruby.l2_cntrl12.L2cache.demand_misses          147                       # Number of cache demand misses
system.ruby.l2_cntrl12.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl12.responseFromL2Cache.avg_buf_msgs     0.001431                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseFromL2Cache.avg_stall_time   695.289771                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.responseToL2Cache.avg_buf_msgs     0.000105                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseToL2Cache.avg_stall_time 22560.307272                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.unblockToL2Cache.avg_buf_msgs     0.000439                       # Average number of messages in buffer
system.ruby.l2_cntrl12.unblockToL2Cache.avg_stall_time 14037.968187                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.DirRequestFromL2Cache.avg_buf_msgs     0.000196                       # Average number of messages in buffer
system.ruby.l2_cntrl13.DirRequestFromL2Cache.avg_stall_time   998.749243                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_stall_time   104.615617                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_buf_msgs     0.000829                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_stall_time 19938.996018                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L2cache.demand_accesses          781                       # Number of cache demand accesses
system.ruby.l2_cntrl13.L2cache.demand_hits          637                       # Number of cache demand hits
system.ruby.l2_cntrl13.L2cache.demand_misses          144                       # Number of cache demand misses
system.ruby.l2_cntrl13.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl13.responseFromL2Cache.avg_buf_msgs     0.001280                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseFromL2Cache.avg_stall_time   784.424312                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.responseToL2Cache.avg_buf_msgs     0.000100                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseToL2Cache.avg_stall_time 22251.853023                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.unblockToL2Cache.avg_buf_msgs     0.000287                       # Average number of messages in buffer
system.ruby.l2_cntrl13.unblockToL2Cache.avg_stall_time 16664.332991                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.DirRequestFromL2Cache.avg_buf_msgs     0.000231                       # Average number of messages in buffer
system.ruby.l2_cntrl14.DirRequestFromL2Cache.avg_stall_time   998.562884                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_stall_time   104.364390                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_buf_msgs     0.000709                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_stall_time 25710.694866                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L2cache.demand_accesses          650                       # Number of cache demand accesses
system.ruby.l2_cntrl14.L2cache.demand_hits          487                       # Number of cache demand hits
system.ruby.l2_cntrl14.L2cache.demand_misses          163                       # Number of cache demand misses
system.ruby.l2_cntrl14.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl14.responseFromL2Cache.avg_buf_msgs     0.001057                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseFromL2Cache.avg_stall_time   713.488465                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.responseToL2Cache.avg_buf_msgs     0.000118                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseToL2Cache.avg_stall_time 14652.491663                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.unblockToL2Cache.avg_buf_msgs     0.000252                       # Average number of messages in buffer
system.ruby.l2_cntrl14.unblockToL2Cache.avg_stall_time 19476.969935                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.DirRequestFromL2Cache.avg_buf_msgs     0.000225                       # Average number of messages in buffer
system.ruby.l2_cntrl15.DirRequestFromL2Cache.avg_stall_time   998.011690                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_buf_msgs     0.000041                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_stall_time   104.226413                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_buf_msgs     0.012859                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_stall_time 25713.055177                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.num_msg_stalls          127                       # Number of times messages were stalled
system.ruby.l2_cntrl15.L2cache.demand_accesses          643                       # Number of cache demand accesses
system.ruby.l2_cntrl15.L2cache.demand_hits          451                       # Number of cache demand hits
system.ruby.l2_cntrl15.L2cache.demand_misses          192                       # Number of cache demand misses
system.ruby.l2_cntrl15.fully_busy_cycles           30                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl15.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl15.responseFromL2Cache.avg_buf_msgs     0.000936                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseFromL2Cache.avg_stall_time   743.823805                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.responseToL2Cache.avg_buf_msgs     0.000130                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseToL2Cache.avg_stall_time 14379.695467                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.unblockToL2Cache.avg_buf_msgs     0.000216                       # Average number of messages in buffer
system.ruby.l2_cntrl15.unblockToL2Cache.avg_stall_time 21662.312075                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.DirRequestFromL2Cache.avg_buf_msgs     0.000198                       # Average number of messages in buffer
system.ruby.l2_cntrl2.DirRequestFromL2Cache.avg_stall_time   999.981364                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_buf_msgs     0.000022                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_stall_time   113.054106                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_buf_msgs     0.000642                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_stall_time 14541.209417                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L2cache.demand_accesses          610                       # Number of cache demand accesses
system.ruby.l2_cntrl2.L2cache.demand_hits          454                       # Number of cache demand hits
system.ruby.l2_cntrl2.L2cache.demand_misses          156                       # Number of cache demand misses
system.ruby.l2_cntrl2.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl2.responseFromL2Cache.avg_buf_msgs     0.000944                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseFromL2Cache.avg_stall_time   742.443312                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.responseToL2Cache.avg_buf_msgs     0.000110                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseToL2Cache.avg_stall_time 22741.593231                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.unblockToL2Cache.avg_buf_msgs     0.000236                       # Average number of messages in buffer
system.ruby.l2_cntrl2.unblockToL2Cache.avg_stall_time 11094.288444                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.DirRequestFromL2Cache.avg_buf_msgs     0.000179                       # Average number of messages in buffer
system.ruby.l2_cntrl3.DirRequestFromL2Cache.avg_stall_time   999.795722                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_stall_time   104.419223                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_buf_msgs     0.000763                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_stall_time 17204.944604                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L2cache.demand_accesses          669                       # Number of cache demand accesses
system.ruby.l2_cntrl3.L2cache.demand_hits          538                       # Number of cache demand hits
system.ruby.l2_cntrl3.L2cache.demand_misses          131                       # Number of cache demand misses
system.ruby.l2_cntrl3.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl3.responseFromL2Cache.avg_buf_msgs     0.001145                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseFromL2Cache.avg_stall_time   770.722250                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.responseToL2Cache.avg_buf_msgs     0.000090                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseToL2Cache.avg_stall_time 23046.650724                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.unblockToL2Cache.avg_buf_msgs     0.000290                       # Average number of messages in buffer
system.ruby.l2_cntrl3.unblockToL2Cache.avg_stall_time 13888.408811                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.DirRequestFromL2Cache.avg_buf_msgs     0.000153                       # Average number of messages in buffer
system.ruby.l2_cntrl4.DirRequestFromL2Cache.avg_stall_time   997.207479                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_buf_msgs     0.000005                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_stall_time    81.724253                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_buf_msgs     0.000923                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_stall_time 11188.908769                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L2cache.demand_accesses          742                       # Number of cache demand accesses
system.ruby.l2_cntrl4.L2cache.demand_hits          628                       # Number of cache demand hits
system.ruby.l2_cntrl4.L2cache.demand_misses          114                       # Number of cache demand misses
system.ruby.l2_cntrl4.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl4.responseFromL2Cache.avg_buf_msgs     0.001368                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseFromL2Cache.avg_stall_time   755.903466                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.responseToL2Cache.avg_buf_msgs     0.000077                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseToL2Cache.avg_stall_time 17179.135287                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.unblockToL2Cache.avg_buf_msgs     0.000400                       # Average number of messages in buffer
system.ruby.l2_cntrl4.unblockToL2Cache.avg_stall_time  8210.707425                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.DirRequestFromL2Cache.avg_buf_msgs     0.000149                       # Average number of messages in buffer
system.ruby.l2_cntrl5.DirRequestFromL2Cache.avg_stall_time   998.914816                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_stall_time    66.453907                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_buf_msgs     0.000748                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_stall_time 14041.757368                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L2cache.demand_accesses          717                       # Number of cache demand accesses
system.ruby.l2_cntrl5.L2cache.demand_hits          609                       # Number of cache demand hits
system.ruby.l2_cntrl5.L2cache.demand_misses          108                       # Number of cache demand misses
system.ruby.l2_cntrl5.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl5.responseFromL2Cache.avg_buf_msgs     0.001181                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseFromL2Cache.avg_stall_time   782.298741                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.responseToL2Cache.avg_buf_msgs     0.000075                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseToL2Cache.avg_stall_time 16822.348415                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.unblockToL2Cache.avg_buf_msgs     0.000242                       # Average number of messages in buffer
system.ruby.l2_cntrl5.unblockToL2Cache.avg_stall_time 11051.229438                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.DirRequestFromL2Cache.avg_buf_msgs     0.000152                       # Average number of messages in buffer
system.ruby.l2_cntrl6.DirRequestFromL2Cache.avg_stall_time   999.254563                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_buf_msgs     0.000006                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_stall_time   104.312425                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_buf_msgs     0.000772                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_stall_time 16556.621659                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L2cache.demand_accesses          838                       # Number of cache demand accesses
system.ruby.l2_cntrl6.L2cache.demand_hits          726                       # Number of cache demand hits
system.ruby.l2_cntrl6.L2cache.demand_misses          112                       # Number of cache demand misses
system.ruby.l2_cntrl6.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl6.responseFromL2Cache.avg_buf_msgs     0.001287                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseFromL2Cache.avg_stall_time   792.362498                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.responseToL2Cache.avg_buf_msgs     0.000077                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseToL2Cache.avg_stall_time 19913.258739                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.unblockToL2Cache.avg_buf_msgs     0.000180                       # Average number of messages in buffer
system.ruby.l2_cntrl6.unblockToL2Cache.avg_stall_time 13907.097773                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.DirRequestFromL2Cache.avg_buf_msgs     0.000151                       # Average number of messages in buffer
system.ruby.l2_cntrl7.DirRequestFromL2Cache.avg_stall_time   995.004856                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_buf_msgs     0.000006                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_stall_time    66.397283                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_buf_msgs     0.000608                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_stall_time 20270.133773                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L2cache.demand_accesses          577                       # Number of cache demand accesses
system.ruby.l2_cntrl7.L2cache.demand_hits          464                       # Number of cache demand hits
system.ruby.l2_cntrl7.L2cache.demand_misses          113                       # Number of cache demand misses
system.ruby.l2_cntrl7.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl7.responseFromL2Cache.avg_buf_msgs     0.000935                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseFromL2Cache.avg_stall_time   741.750917                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.responseToL2Cache.avg_buf_msgs     0.000076                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseToL2Cache.avg_stall_time 19311.991865                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.unblockToL2Cache.avg_buf_msgs     0.000204                       # Average number of messages in buffer
system.ruby.l2_cntrl7.unblockToL2Cache.avg_stall_time 16778.368703                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.DirRequestFromL2Cache.avg_buf_msgs     0.000155                       # Average number of messages in buffer
system.ruby.l2_cntrl8.DirRequestFromL2Cache.avg_stall_time   990.437622                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_stall_time    51.608245                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_buf_msgs     0.000550                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_stall_time 14116.085315                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L2cache.demand_accesses          535                       # Number of cache demand accesses
system.ruby.l2_cntrl8.L2cache.demand_hits          421                       # Number of cache demand hits
system.ruby.l2_cntrl8.L2cache.demand_misses          114                       # Number of cache demand misses
system.ruby.l2_cntrl8.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl8.responseFromL2Cache.avg_buf_msgs     0.000847                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseFromL2Cache.avg_stall_time   758.350506                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.responseToL2Cache.avg_buf_msgs     0.000078                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseToL2Cache.avg_stall_time 19381.421055                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.unblockToL2Cache.avg_buf_msgs     0.000171                       # Average number of messages in buffer
system.ruby.l2_cntrl8.unblockToL2Cache.avg_stall_time 10788.318153                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.DirRequestFromL2Cache.avg_buf_msgs     0.000148                       # Average number of messages in buffer
system.ruby.l2_cntrl9.DirRequestFromL2Cache.avg_stall_time   995.445667                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_buf_msgs     0.000496                       # Average number of messages in buffer
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_stall_time 18425.303276                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L2cache.demand_accesses          485                       # Number of cache demand accesses
system.ruby.l2_cntrl9.L2cache.demand_hits          382                       # Number of cache demand hits
system.ruby.l2_cntrl9.L2cache.demand_misses          103                       # Number of cache demand misses
system.ruby.l2_cntrl9.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl9.responseFromL2Cache.avg_buf_msgs     0.000770                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseFromL2Cache.avg_stall_time   698.338178                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.responseToL2Cache.avg_buf_msgs     0.000074                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseToL2Cache.avg_stall_time 19751.286773                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.unblockToL2Cache.avg_buf_msgs     0.000151                       # Average number of messages in buffer
system.ruby.l2_cntrl9.unblockToL2Cache.avg_stall_time 13690.087482                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size          256                      
system.ruby.latency_hist_seqr::max_bucket         2559                      
system.ruby.latency_hist_seqr::samples         271809                      
system.ruby.latency_hist_seqr::mean          5.449058                      
system.ruby.latency_hist_seqr::gmean         1.195174                      
system.ruby.latency_hist_seqr::stdev        35.035262                      
system.ruby.latency_hist_seqr            |      271054     99.72%     99.72% |         620      0.23%     99.95% |          33      0.01%     99.96% |          10      0.00%     99.97% |          19      0.01%     99.97% |          71      0.03%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total           271809                      
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.miss_latency_hist_seqr::samples        10927                      
system.ruby.miss_latency_hist_seqr::mean   111.670266                      
system.ruby.miss_latency_hist_seqr::gmean    84.353029                      
system.ruby.miss_latency_hist_seqr::stdev   137.037838                      
system.ruby.miss_latency_hist_seqr       |       10172     93.09%     93.09% |         620      5.67%     98.76% |          33      0.30%     99.07% |          10      0.09%     99.16% |          19      0.17%     99.33% |          71      0.65%     99.98% |           2      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total        10927                      
system.ruby.network.average_flit_latency    29.777217                      
system.ruby.network.average_flit_network_latency    28.031078                      
system.ruby.network.average_flit_queueing_latency     1.746139                      
system.ruby.network.average_flit_vnet_latency |   32.024555                       |   26.814623                       |   23.430876                      
system.ruby.network.average_flit_vqueue_latency |    2.191087                       |    1.630628                       |           1                      
system.ruby.network.average_hops             2.833374                      
system.ruby.network.average_packet_latency    30.393640                      
system.ruby.network.average_packet_network_latency    28.631536                      
system.ruby.network.average_packet_queueing_latency     1.762104                      
system.ruby.network.average_packet_vnet_latency |   28.769372                       |   30.183562                       |   23.430876                      
system.ruby.network.average_packet_vqueue_latency |    2.294581                       |    1.481858                       |           1                      
system.ruby.network.avg_link_utilization     0.365641                      
system.ruby.network.avg_vc_load          |    0.070217     19.20%     19.20% |    0.013688      3.74%     22.95% |    0.002600      0.71%     23.66% |    0.002660      0.73%     24.39% |    0.002540      0.69%     25.08% |    0.002618      0.72%     25.80% |    0.002393      0.65%     26.45% |    0.002727      0.75%     27.20% |    0.183486     50.18%     77.38% |    0.023863      6.53%     83.91% |    0.006500      1.78%     85.68% |    0.006374      1.74%     87.43% |    0.006353      1.74%     89.16% |    0.006298      1.72%     90.89% |    0.006329      1.73%     92.62% |    0.006373      1.74%     94.36% |    0.016798      4.59%     98.95% |    0.000568      0.16%     99.11% |    0.000551      0.15%     99.26% |    0.000547      0.15%     99.41% |    0.000543      0.15%     99.56% |    0.000541      0.15%     99.71% |    0.000538      0.15%     99.85% |    0.000535      0.15%    100.00%
system.ruby.network.avg_vc_load::total       0.365641                      
system.ruby.network.ext_in_link_utilization       105543                      
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links0.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links1.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_out_link_utilization       105543                      
system.ruby.network.flit_network_latency |      915550                       |     1900540                       |      142366                      
system.ruby.network.flit_queueing_latency |       62641                       |      115574                       |        6076                      
system.ruby.network.flits_injected       |       28589     27.09%     27.09% |       70878     67.16%     94.24% |        6076      5.76%    100.00%
system.ruby.network.flits_injected::total       105543                      
system.ruby.network.flits_received       |       28589     27.09%     27.09% |       70877     67.16%     94.24% |        6076      5.76%    100.00%
system.ruby.network.flits_received::total       105542                      
system.ruby.network.int_link_utilization       299040                      
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs20.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs21.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs22.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs23.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs24.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs25.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs26.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs27.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs28.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs29.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs30.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs31.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs32.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs33.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs34.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs35.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.packet_network_latency |      533528                       |      564825                       |      142366                      
system.ruby.network.packet_queueing_latency |       42553                       |       27730                       |        6076                      
system.ruby.network.packets_injected     |       18545     42.79%     42.79% |       18714     43.18%     85.98% |        6076     14.02%    100.00%
system.ruby.network.packets_injected::total        43335                      
system.ruby.network.packets_received     |       18545     42.80%     42.80% |       18713     43.18%     85.98% |        6076     14.02%    100.00%
system.ruby.network.packets_received::total        43334                      
system.ruby.network.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads        88313                      
system.ruby.network.routers00.buffer_writes        88313                      
system.ruby.network.routers00.crossbar_activity        88313                      
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.sw_input_arbiter_activity        88343                      
system.ruby.network.routers00.sw_output_arbiter_activity        88313                      
system.ruby.network.routers01.buffer_reads        38549                      
system.ruby.network.routers01.buffer_writes        38549                      
system.ruby.network.routers01.crossbar_activity        38549                      
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.sw_input_arbiter_activity        38592                      
system.ruby.network.routers01.sw_output_arbiter_activity        38549                      
system.ruby.network.routers02.buffer_reads        25777                      
system.ruby.network.routers02.buffer_writes        25777                      
system.ruby.network.routers02.crossbar_activity        25777                      
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.sw_input_arbiter_activity        25785                      
system.ruby.network.routers02.sw_output_arbiter_activity        25777                      
system.ruby.network.routers03.buffer_reads        15599                      
system.ruby.network.routers03.buffer_writes        15599                      
system.ruby.network.routers03.crossbar_activity        15599                      
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.sw_input_arbiter_activity        15601                      
system.ruby.network.routers03.sw_output_arbiter_activity        15599                      
system.ruby.network.routers04.buffer_reads        49681                      
system.ruby.network.routers04.buffer_writes        49681                      
system.ruby.network.routers04.crossbar_activity        49681                      
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.sw_input_arbiter_activity        49691                      
system.ruby.network.routers04.sw_output_arbiter_activity        49681                      
system.ruby.network.routers05.buffer_reads        20252                      
system.ruby.network.routers05.buffer_writes        20252                      
system.ruby.network.routers05.crossbar_activity        20252                      
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.sw_input_arbiter_activity        20259                      
system.ruby.network.routers05.sw_output_arbiter_activity        20252                      
system.ruby.network.routers06.buffer_reads        16572                      
system.ruby.network.routers06.buffer_writes        16572                      
system.ruby.network.routers06.crossbar_activity        16572                      
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.sw_input_arbiter_activity        16582                      
system.ruby.network.routers06.sw_output_arbiter_activity        16572                      
system.ruby.network.routers07.buffer_reads        11499                      
system.ruby.network.routers07.buffer_writes        11499                      
system.ruby.network.routers07.crossbar_activity        11499                      
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.sw_input_arbiter_activity        11510                      
system.ruby.network.routers07.sw_output_arbiter_activity        11499                      
system.ruby.network.routers08.buffer_reads        32260                      
system.ruby.network.routers08.buffer_writes        32260                      
system.ruby.network.routers08.crossbar_activity        32260                      
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.sw_input_arbiter_activity        32272                      
system.ruby.network.routers08.sw_output_arbiter_activity        32260                      
system.ruby.network.routers09.buffer_reads        15916                      
system.ruby.network.routers09.buffer_writes        15916                      
system.ruby.network.routers09.crossbar_activity        15916                      
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.sw_input_arbiter_activity        15926                      
system.ruby.network.routers09.sw_output_arbiter_activity        15916                      
system.ruby.network.routers10.buffer_reads        15225                      
system.ruby.network.routers10.buffer_writes        15225                      
system.ruby.network.routers10.crossbar_activity        15225                      
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.sw_input_arbiter_activity        15232                      
system.ruby.network.routers10.sw_output_arbiter_activity        15225                      
system.ruby.network.routers11.buffer_reads        10517                      
system.ruby.network.routers11.buffer_writes        10517                      
system.ruby.network.routers11.crossbar_activity        10517                      
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.sw_input_arbiter_activity        10524                      
system.ruby.network.routers11.sw_output_arbiter_activity        10517                      
system.ruby.network.routers12.buffer_reads        21640                      
system.ruby.network.routers12.buffer_writes        21640                      
system.ruby.network.routers12.crossbar_activity        21640                      
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.sw_input_arbiter_activity        21644                      
system.ruby.network.routers12.sw_output_arbiter_activity        21640                      
system.ruby.network.routers13.buffer_reads        17501                      
system.ruby.network.routers13.buffer_writes        17501                      
system.ruby.network.routers13.crossbar_activity        17501                      
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.sw_input_arbiter_activity        17510                      
system.ruby.network.routers13.sw_output_arbiter_activity        17501                      
system.ruby.network.routers14.buffer_reads        14588                      
system.ruby.network.routers14.buffer_writes        14588                      
system.ruby.network.routers14.crossbar_activity        14588                      
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.sw_input_arbiter_activity        14604                      
system.ruby.network.routers14.sw_output_arbiter_activity        14588                      
system.ruby.network.routers15.buffer_reads        10694                      
system.ruby.network.routers15.buffer_writes        10694                      
system.ruby.network.routers15.crossbar_activity        10694                      
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.sw_input_arbiter_activity        10698                      
system.ruby.network.routers15.sw_output_arbiter_activity        10694                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples       271817                      
system.ruby.outstanding_req_hist_seqr::mean            1                      
system.ruby.outstanding_req_hist_seqr::gmean            1                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |      271817    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total       271817                      
system.ruby.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED    697577500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
