[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/HierPathBeginBlock/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/HierPathBeginBlock/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<284> s<283> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<38> s<3> l<1:1> el<1:7>
n<matching_end_labels_top> u<3> t<StringConst> p<38> s<37> l<1:8> el<1:31>
n<> u<4> t<PortDir_Out> p<19> s<18> l<2:5> el<2:11>
n<> u<5> t<IntVec_TypeReg> p<16> s<15> l<2:12> el<2:15>
n<7> u<6> t<IntConst> p<7> l<2:17> el<2:18>
n<> u<7> t<Primary_literal> p<8> c<6> l<2:17> el<2:18>
n<> u<8> t<Constant_primary> p<9> c<7> l<2:17> el<2:18>
n<> u<9> t<Constant_expression> p<14> c<8> s<13> l<2:17> el<2:18>
n<0> u<10> t<IntConst> p<11> l<2:19> el<2:20>
n<> u<11> t<Primary_literal> p<12> c<10> l<2:19> el<2:20>
n<> u<12> t<Constant_primary> p<13> c<11> l<2:19> el<2:20>
n<> u<13> t<Constant_expression> p<14> c<12> l<2:19> el<2:20>
n<> u<14> t<Constant_range> p<15> c<9> l<2:17> el<2:20>
n<> u<15> t<Packed_dimension> p<16> c<14> l<2:16> el<2:21>
n<> u<16> t<Data_type> p<17> c<5> l<2:12> el<2:21>
n<> u<17> t<Data_type_or_implicit> p<18> c<16> l<2:12> el<2:21>
n<> u<18> t<Net_port_type> p<19> c<17> l<2:12> el<2:21>
n<> u<19> t<Net_port_header> p<21> c<4> s<20> l<2:5> el<2:21>
n<out1> u<20> t<StringConst> p<21> l<3:5> el<3:9>
n<> u<21> t<Ansi_port_declaration> p<37> c<19> s<26> l<2:5> el<3:9>
n<> u<22> t<Data_type_or_implicit> p<23> l<3:11> el<3:11>
n<> u<23> t<Net_port_type> p<24> c<22> l<3:11> el<3:11>
n<> u<24> t<Net_port_header> p<26> c<23> s<25> l<3:11> el<3:11>
n<out2> u<25> t<StringConst> p<26> l<3:11> el<3:15>
n<> u<26> t<Ansi_port_declaration> p<37> c<24> s<31> l<3:11> el<3:15>
n<> u<27> t<Data_type_or_implicit> p<28> l<3:17> el<3:17>
n<> u<28> t<Net_port_type> p<29> c<27> l<3:17> el<3:17>
n<> u<29> t<Net_port_header> p<31> c<28> s<30> l<3:17> el<3:17>
n<out3> u<30> t<StringConst> p<31> l<3:17> el<3:21>
n<> u<31> t<Ansi_port_declaration> p<37> c<29> s<36> l<3:17> el<3:21>
n<> u<32> t<Data_type_or_implicit> p<33> l<3:23> el<3:23>
n<> u<33> t<Net_port_type> p<34> c<32> l<3:23> el<3:23>
n<> u<34> t<Net_port_header> p<36> c<33> s<35> l<3:23> el<3:23>
n<out4> u<35> t<StringConst> p<36> l<3:23> el<3:27>
n<> u<36> t<Ansi_port_declaration> p<37> c<34> l<3:23> el<3:27>
n<> u<37> t<List_of_port_declarations> p<38> c<21> l<1:31> el<4:2>
n<> u<38> t<Module_ansi_header> p<281> c<2> s<142> l<1:1> el<4:3>
n<blk1> u<39> t<StringConst> p<64> s<47> l<6:17> el<6:21>
n<> u<40> t<IntVec_TypeReg> p<41> l<7:13> el<7:16>
n<> u<41> t<Data_type> p<45> c<40> s<44> l<7:13> el<7:16>
n<x> u<42> t<StringConst> p<43> l<7:17> el<7:18>
n<> u<43> t<Variable_decl_assignment> p<44> c<42> l<7:17> el<7:18>
n<> u<44> t<List_of_variable_decl_assignments> p<45> c<43> l<7:17> el<7:18>
n<> u<45> t<Variable_declaration> p<46> c<41> l<7:13> el<7:19>
n<> u<46> t<Data_declaration> p<47> c<45> l<7:13> el<7:19>
n<> u<47> t<Block_item_declaration> p<64> c<46> s<62> l<7:13> el<7:19>
n<x> u<48> t<StringConst> p<49> l<8:13> el<8:14>
n<> u<49> t<Ps_or_hierarchical_identifier> p<52> c<48> s<51> l<8:13> el<8:14>
n<> u<50> t<Bit_select> p<51> l<8:15> el<8:15>
n<> u<51> t<Select> p<52> c<50> l<8:15> el<8:15>
n<> u<52> t<Variable_lvalue> p<58> c<49> s<53> l<8:13> el<8:14>
n<> u<53> t<AssignOp_Assign> p<58> s<57> l<8:15> el<8:16>
n<1> u<54> t<IntConst> p<55> l<8:17> el<8:18>
n<> u<55> t<Primary_literal> p<56> c<54> l<8:17> el<8:18>
n<> u<56> t<Primary> p<57> c<55> l<8:17> el<8:18>
n<> u<57> t<Expression> p<58> c<56> l<8:17> el<8:18>
n<> u<58> t<Operator_assignment> p<59> c<52> l<8:13> el<8:18>
n<> u<59> t<Blocking_assignment> p<60> c<58> l<8:13> el<8:18>
n<> u<60> t<Statement_item> p<61> c<59> l<8:13> el<8:19>
n<> u<61> t<Statement> p<62> c<60> l<8:13> el<8:19>
n<> u<62> t<Statement_or_null> p<64> c<61> s<63> l<8:13> el<8:19>
n<> u<63> t<End> p<64> l<9:9> el<9:12>
n<> u<64> t<Seq_block> p<65> c<39> l<6:9> el<9:12>
n<> u<65> t<Statement_item> p<66> c<64> l<6:9> el<9:12>
n<> u<66> t<Statement> p<67> c<65> l<6:9> el<9:12>
n<> u<67> t<Statement_or_null> p<135> c<66> s<85> l<6:9> el<9:12>
n<out1> u<68> t<StringConst> p<69> l<10:9> el<10:13>
n<> u<69> t<Ps_or_hierarchical_identifier> p<72> c<68> s<71> l<10:9> el<10:13>
n<> u<70> t<Bit_select> p<71> l<10:14> el<10:14>
n<> u<71> t<Select> p<72> c<70> l<10:14> el<10:14>
n<> u<72> t<Variable_lvalue> p<81> c<69> s<73> l<10:9> el<10:13>
n<> u<73> t<AssignOp_Assign> p<81> s<80> l<10:14> el<10:15>
n<blk1> u<74> t<StringConst> p<78> s<75> l<10:16> el<10:20>
n<x> u<75> t<StringConst> p<78> s<77> l<10:21> el<10:22>
n<> u<76> t<Bit_select> p<77> l<10:22> el<10:22>
n<> u<77> t<Select> p<78> c<76> l<10:22> el<10:22>
n<> u<78> t<Complex_func_call> p<79> c<74> l<10:16> el<10:22>
n<> u<79> t<Primary> p<80> c<78> l<10:16> el<10:22>
n<> u<80> t<Expression> p<81> c<79> l<10:16> el<10:22>
n<> u<81> t<Operator_assignment> p<82> c<72> l<10:9> el<10:22>
n<> u<82> t<Blocking_assignment> p<83> c<81> l<10:9> el<10:22>
n<> u<83> t<Statement_item> p<84> c<82> l<10:9> el<10:23>
n<> u<84> t<Statement> p<85> c<83> l<10:9> el<10:23>
n<> u<85> t<Statement_or_null> p<135> c<84> s<115> l<10:9> el<10:23>
n<blk2> u<86> t<StringConst> p<112> s<94> l<12:17> el<12:21>
n<> u<87> t<IntVec_TypeReg> p<88> l<13:13> el<13:16>
n<> u<88> t<Data_type> p<92> c<87> s<91> l<13:13> el<13:16>
n<x> u<89> t<StringConst> p<90> l<13:17> el<13:18>
n<> u<90> t<Variable_decl_assignment> p<91> c<89> l<13:17> el<13:18>
n<> u<91> t<List_of_variable_decl_assignments> p<92> c<90> l<13:17> el<13:18>
n<> u<92> t<Variable_declaration> p<93> c<88> l<13:13> el<13:19>
n<> u<93> t<Data_declaration> p<94> c<92> l<13:13> el<13:19>
n<> u<94> t<Block_item_declaration> p<112> c<93> s<109> l<13:13> el<13:19>
n<x> u<95> t<StringConst> p<96> l<14:13> el<14:14>
n<> u<96> t<Ps_or_hierarchical_identifier> p<99> c<95> s<98> l<14:13> el<14:14>
n<> u<97> t<Bit_select> p<98> l<14:15> el<14:15>
n<> u<98> t<Select> p<99> c<97> l<14:15> el<14:15>
n<> u<99> t<Variable_lvalue> p<105> c<96> s<100> l<14:13> el<14:14>
n<> u<100> t<AssignOp_Assign> p<105> s<104> l<14:15> el<14:16>
n<2> u<101> t<IntConst> p<102> l<14:17> el<14:18>
n<> u<102> t<Primary_literal> p<103> c<101> l<14:17> el<14:18>
n<> u<103> t<Primary> p<104> c<102> l<14:17> el<14:18>
n<> u<104> t<Expression> p<105> c<103> l<14:17> el<14:18>
n<> u<105> t<Operator_assignment> p<106> c<99> l<14:13> el<14:18>
n<> u<106> t<Blocking_assignment> p<107> c<105> l<14:13> el<14:18>
n<> u<107> t<Statement_item> p<108> c<106> l<14:13> el<14:19>
n<> u<108> t<Statement> p<109> c<107> l<14:13> el<14:19>
n<> u<109> t<Statement_or_null> p<112> c<108> s<111> l<14:13> el<14:19>
n<blk2> u<110> t<StringConst> p<112> l<15:15> el<15:19>
n<> u<111> t<End> p<112> s<110> l<15:9> el<15:12>
n<> u<112> t<Seq_block> p<113> c<86> l<12:9> el<15:19>
n<> u<113> t<Statement_item> p<114> c<112> l<12:9> el<15:19>
n<> u<114> t<Statement> p<115> c<113> l<12:9> el<15:19>
n<> u<115> t<Statement_or_null> p<135> c<114> s<133> l<12:9> el<15:19>
n<out2> u<116> t<StringConst> p<117> l<16:9> el<16:13>
n<> u<117> t<Ps_or_hierarchical_identifier> p<120> c<116> s<119> l<16:9> el<16:13>
n<> u<118> t<Bit_select> p<119> l<16:14> el<16:14>
n<> u<119> t<Select> p<120> c<118> l<16:14> el<16:14>
n<> u<120> t<Variable_lvalue> p<129> c<117> s<121> l<16:9> el<16:13>
n<> u<121> t<AssignOp_Assign> p<129> s<128> l<16:14> el<16:15>
n<blk2> u<122> t<StringConst> p<126> s<123> l<16:16> el<16:20>
n<x> u<123> t<StringConst> p<126> s<125> l<16:21> el<16:22>
n<> u<124> t<Bit_select> p<125> l<16:22> el<16:22>
n<> u<125> t<Select> p<126> c<124> l<16:22> el<16:22>
n<> u<126> t<Complex_func_call> p<127> c<122> l<16:16> el<16:22>
n<> u<127> t<Primary> p<128> c<126> l<16:16> el<16:22>
n<> u<128> t<Expression> p<129> c<127> l<16:16> el<16:22>
n<> u<129> t<Operator_assignment> p<130> c<120> l<16:9> el<16:22>
n<> u<130> t<Blocking_assignment> p<131> c<129> l<16:9> el<16:22>
n<> u<131> t<Statement_item> p<132> c<130> l<16:9> el<16:23>
n<> u<132> t<Statement> p<133> c<131> l<16:9> el<16:23>
n<> u<133> t<Statement_or_null> p<135> c<132> s<134> l<16:9> el<16:23>
n<> u<134> t<End> p<135> l<18:5> el<18:8>
n<> u<135> t<Seq_block> p<136> c<67> l<5:13> el<18:8>
n<> u<136> t<Statement_item> p<137> c<135> l<5:13> el<18:8>
n<> u<137> t<Statement> p<138> c<136> l<5:13> el<18:8>
n<> u<138> t<Statement_or_null> p<139> c<137> l<5:13> el<18:8>
n<> u<139> t<Initial_construct> p<140> c<138> l<5:5> el<18:8>
n<> u<140> t<Module_common_item> p<141> c<139> l<5:5> el<18:8>
n<> u<141> t<Module_or_generate_item> p<142> c<140> l<5:5> el<18:8>
n<> u<142> t<Non_port_module_item> p<281> c<141> s<279> l<5:5> el<18:8>
n<1> u<143> t<IntConst> p<144> l<20:9> el<20:10>
n<> u<144> t<Primary_literal> p<145> c<143> l<20:9> el<20:10>
n<> u<145> t<Constant_primary> p<146> c<144> l<20:9> el<20:10>
n<> u<146> t<Constant_expression> p<275> c<145> s<273> l<20:9> el<20:10>
n<1> u<147> t<IntConst> p<148> l<21:13> el<21:14>
n<> u<148> t<Primary_literal> p<149> c<147> l<21:13> el<21:14>
n<> u<149> t<Constant_primary> p<150> c<148> l<21:13> el<21:14>
n<> u<150> t<Constant_expression> p<184> c<149> s<182> l<21:13> el<21:14>
n<blk3> u<151> t<StringConst> p<182> s<164> l<21:24> el<21:28>
n<> u<152> t<IntVec_TypeReg> p<153> l<22:13> el<22:16>
n<> u<153> t<Data_type> p<157> c<152> s<156> l<22:13> el<22:16>
n<x> u<154> t<StringConst> p<155> l<22:17> el<22:18>
n<> u<155> t<Variable_decl_assignment> p<156> c<154> l<22:17> el<22:18>
n<> u<156> t<List_of_variable_decl_assignments> p<157> c<155> l<22:17> el<22:18>
n<> u<157> t<Variable_declaration> p<158> c<153> l<22:13> el<22:19>
n<> u<158> t<Data_declaration> p<159> c<157> l<22:13> el<22:19>
n<> u<159> t<Package_or_generate_item_declaration> p<160> c<158> l<22:13> el<22:19>
n<> u<160> t<Module_or_generate_item_declaration> p<161> c<159> l<22:13> el<22:19>
n<> u<161> t<Module_common_item> p<162> c<160> l<22:13> el<22:19>
n<> u<162> t<Module_or_generate_item> p<163> c<161> l<22:13> el<22:19>
n<> u<163> t<Generate_item> p<164> c<162> l<22:13> el<22:19>
n<> u<164> t<Generate_block> p<182> c<163> s<180> l<22:13> el<22:19>
n<x> u<165> t<StringConst> p<166> l<23:20> el<23:21>
n<> u<166> t<Ps_or_hierarchical_identifier> p<169> c<165> s<168> l<23:20> el<23:21>
n<> u<167> t<Constant_bit_select> p<168> l<23:22> el<23:22>
n<> u<168> t<Constant_select> p<169> c<167> l<23:22> el<23:22>
n<> u<169> t<Net_lvalue> p<174> c<166> s<173> l<23:20> el<23:21>
n<3> u<170> t<IntConst> p<171> l<23:24> el<23:25>
n<> u<171> t<Primary_literal> p<172> c<170> l<23:24> el<23:25>
n<> u<172> t<Primary> p<173> c<171> l<23:24> el<23:25>
n<> u<173> t<Expression> p<174> c<172> l<23:24> el<23:25>
n<> u<174> t<Net_assignment> p<175> c<169> l<23:20> el<23:25>
n<> u<175> t<List_of_net_assignments> p<176> c<174> l<23:20> el<23:25>
n<> u<176> t<Continuous_assign> p<177> c<175> l<23:13> el<23:26>
n<> u<177> t<Module_common_item> p<178> c<176> l<23:13> el<23:26>
n<> u<178> t<Module_or_generate_item> p<179> c<177> l<23:13> el<23:26>
n<> u<179> t<Generate_item> p<180> c<178> l<23:13> el<23:26>
n<> u<180> t<Generate_block> p<182> c<179> s<181> l<23:13> el<23:26>
n<> u<181> t<End> p<182> l<24:9> el<24:12>
n<> u<182> t<Generate_block> p<184> c<151> l<21:16> el<24:12>
n<> u<183> t<IF> p<184> s<150> l<21:9> el<21:11>
n<> u<184> t<If_generate_construct> p<185> c<183> l<21:9> el<24:12>
n<> u<185> t<Conditional_generate_construct> p<186> c<184> l<21:9> el<24:12>
n<> u<186> t<Module_common_item> p<187> c<185> l<21:9> el<24:12>
n<> u<187> t<Module_or_generate_item> p<188> c<186> l<21:9> el<24:12>
n<> u<188> t<Generate_item> p<189> c<187> l<21:9> el<24:12>
n<> u<189> t<Generate_block> p<273> c<188> s<208> l<21:9> el<24:12>
n<out3> u<190> t<StringConst> p<191> l<25:16> el<25:20>
n<> u<191> t<Ps_or_hierarchical_identifier> p<194> c<190> s<193> l<25:16> el<25:20>
n<> u<192> t<Constant_bit_select> p<193> l<25:21> el<25:21>
n<> u<193> t<Constant_select> p<194> c<192> l<25:21> el<25:21>
n<> u<194> t<Net_lvalue> p<202> c<191> s<201> l<25:16> el<25:20>
n<blk3> u<195> t<StringConst> p<199> s<196> l<25:23> el<25:27>
n<x> u<196> t<StringConst> p<199> s<198> l<25:28> el<25:29>
n<> u<197> t<Bit_select> p<198> l<25:29> el<25:29>
n<> u<198> t<Select> p<199> c<197> l<25:29> el<25:29>
n<> u<199> t<Complex_func_call> p<200> c<195> l<25:23> el<25:29>
n<> u<200> t<Primary> p<201> c<199> l<25:23> el<25:29>
n<> u<201> t<Expression> p<202> c<200> l<25:23> el<25:29>
n<> u<202> t<Net_assignment> p<203> c<194> l<25:16> el<25:29>
n<> u<203> t<List_of_net_assignments> p<204> c<202> l<25:16> el<25:29>
n<> u<204> t<Continuous_assign> p<205> c<203> l<25:9> el<25:30>
n<> u<205> t<Module_common_item> p<206> c<204> l<25:9> el<25:30>
n<> u<206> t<Module_or_generate_item> p<207> c<205> l<25:9> el<25:30>
n<> u<207> t<Generate_item> p<208> c<206> l<25:9> el<25:30>
n<> u<208> t<Generate_block> p<273> c<207> s<252> l<25:9> el<25:30>
n<1> u<209> t<IntConst> p<210> l<26:13> el<26:14>
n<> u<210> t<Primary_literal> p<211> c<209> l<26:13> el<26:14>
n<> u<211> t<Constant_primary> p<212> c<210> l<26:13> el<26:14>
n<> u<212> t<Constant_expression> p<247> c<211> s<245> l<26:13> el<26:14>
n<blk4> u<213> t<StringConst> p<245> s<226> l<26:24> el<26:28>
n<> u<214> t<IntVec_TypeReg> p<215> l<27:13> el<27:16>
n<> u<215> t<Data_type> p<219> c<214> s<218> l<27:13> el<27:16>
n<x> u<216> t<StringConst> p<217> l<27:17> el<27:18>
n<> u<217> t<Variable_decl_assignment> p<218> c<216> l<27:17> el<27:18>
n<> u<218> t<List_of_variable_decl_assignments> p<219> c<217> l<27:17> el<27:18>
n<> u<219> t<Variable_declaration> p<220> c<215> l<27:13> el<27:19>
n<> u<220> t<Data_declaration> p<221> c<219> l<27:13> el<27:19>
n<> u<221> t<Package_or_generate_item_declaration> p<222> c<220> l<27:13> el<27:19>
n<> u<222> t<Module_or_generate_item_declaration> p<223> c<221> l<27:13> el<27:19>
n<> u<223> t<Module_common_item> p<224> c<222> l<27:13> el<27:19>
n<> u<224> t<Module_or_generate_item> p<225> c<223> l<27:13> el<27:19>
n<> u<225> t<Generate_item> p<226> c<224> l<27:13> el<27:19>
n<> u<226> t<Generate_block> p<245> c<225> s<242> l<27:13> el<27:19>
n<x> u<227> t<StringConst> p<228> l<28:20> el<28:21>
n<> u<228> t<Ps_or_hierarchical_identifier> p<231> c<227> s<230> l<28:20> el<28:21>
n<> u<229> t<Constant_bit_select> p<230> l<28:22> el<28:22>
n<> u<230> t<Constant_select> p<231> c<229> l<28:22> el<28:22>
n<> u<231> t<Net_lvalue> p<236> c<228> s<235> l<28:20> el<28:21>
n<4> u<232> t<IntConst> p<233> l<28:24> el<28:25>
n<> u<233> t<Primary_literal> p<234> c<232> l<28:24> el<28:25>
n<> u<234> t<Primary> p<235> c<233> l<28:24> el<28:25>
n<> u<235> t<Expression> p<236> c<234> l<28:24> el<28:25>
n<> u<236> t<Net_assignment> p<237> c<231> l<28:20> el<28:25>
n<> u<237> t<List_of_net_assignments> p<238> c<236> l<28:20> el<28:25>
n<> u<238> t<Continuous_assign> p<239> c<237> l<28:13> el<28:26>
n<> u<239> t<Module_common_item> p<240> c<238> l<28:13> el<28:26>
n<> u<240> t<Module_or_generate_item> p<241> c<239> l<28:13> el<28:26>
n<> u<241> t<Generate_item> p<242> c<240> l<28:13> el<28:26>
n<> u<242> t<Generate_block> p<245> c<241> s<244> l<28:13> el<28:26>
n<blk4> u<243> t<StringConst> p<245> l<29:15> el<29:19>
n<> u<244> t<End> p<245> s<243> l<29:9> el<29:12>
n<> u<245> t<Generate_block> p<247> c<213> l<26:16> el<29:19>
n<> u<246> t<IF> p<247> s<212> l<26:9> el<26:11>
n<> u<247> t<If_generate_construct> p<248> c<246> l<26:9> el<29:19>
n<> u<248> t<Conditional_generate_construct> p<249> c<247> l<26:9> el<29:19>
n<> u<249> t<Module_common_item> p<250> c<248> l<26:9> el<29:19>
n<> u<250> t<Module_or_generate_item> p<251> c<249> l<26:9> el<29:19>
n<> u<251> t<Generate_item> p<252> c<250> l<26:9> el<29:19>
n<> u<252> t<Generate_block> p<273> c<251> s<271> l<26:9> el<29:19>
n<out4> u<253> t<StringConst> p<254> l<30:16> el<30:20>
n<> u<254> t<Ps_or_hierarchical_identifier> p<257> c<253> s<256> l<30:16> el<30:20>
n<> u<255> t<Constant_bit_select> p<256> l<30:21> el<30:21>
n<> u<256> t<Constant_select> p<257> c<255> l<30:21> el<30:21>
n<> u<257> t<Net_lvalue> p<265> c<254> s<264> l<30:16> el<30:20>
n<blk4> u<258> t<StringConst> p<262> s<259> l<30:23> el<30:27>
n<x> u<259> t<StringConst> p<262> s<261> l<30:28> el<30:29>
n<> u<260> t<Bit_select> p<261> l<30:29> el<30:29>
n<> u<261> t<Select> p<262> c<260> l<30:29> el<30:29>
n<> u<262> t<Complex_func_call> p<263> c<258> l<30:23> el<30:29>
n<> u<263> t<Primary> p<264> c<262> l<30:23> el<30:29>
n<> u<264> t<Expression> p<265> c<263> l<30:23> el<30:29>
n<> u<265> t<Net_assignment> p<266> c<257> l<30:16> el<30:29>
n<> u<266> t<List_of_net_assignments> p<267> c<265> l<30:16> el<30:29>
n<> u<267> t<Continuous_assign> p<268> c<266> l<30:9> el<30:30>
n<> u<268> t<Module_common_item> p<269> c<267> l<30:9> el<30:30>
n<> u<269> t<Module_or_generate_item> p<270> c<268> l<30:9> el<30:30>
n<> u<270> t<Generate_item> p<271> c<269> l<30:9> el<30:30>
n<> u<271> t<Generate_block> p<273> c<270> s<272> l<30:9> el<30:30>
n<> u<272> t<End> p<273> l<31:5> el<31:8>
n<> u<273> t<Generate_block> p<275> c<189> l<20:12> el<31:8>
n<> u<274> t<IF> p<275> s<146> l<20:5> el<20:7>
n<> u<275> t<If_generate_construct> p<276> c<274> l<20:5> el<31:8>
n<> u<276> t<Conditional_generate_construct> p<277> c<275> l<20:5> el<31:8>
n<> u<277> t<Module_common_item> p<278> c<276> l<20:5> el<31:8>
n<> u<278> t<Module_or_generate_item> p<279> c<277> l<20:5> el<31:8>
n<> u<279> t<Non_port_module_item> p<281> c<278> s<280> l<20:5> el<31:8>
n<> u<280> t<Endmodule> p<281> l<33:1> el<33:10>
n<> u<281> t<Module_declaration> p<282> c<38> l<1:1> el<33:10>
n<> u<282> t<Description> p<283> c<281> l<1:1> el<33:10>
n<> u<283> t<Source_text> p<284> c<282> l<1:1> el<33:10>
n<> u<284> t<Top_level_rule> c<1> l<1:1> el<34:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/HierPathBeginBlock/dut.sv:1:1: No timescale set for "matching_end_labels_top".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/HierPathBeginBlock/dut.sv:1:1: Compile module "work@matching_end_labels_top".

[INF:EL0526] Design Elaboration...

[INF:CP0335] ${SURELOG_DIR}/tests/HierPathBeginBlock/dut.sv:20:5: Compile generate block "work@matching_end_labels_top.genblk2".

[INF:CP0335] ${SURELOG_DIR}/tests/HierPathBeginBlock/dut.sv:21:9: Compile generate block "work@matching_end_labels_top.genblk2.blk3".

[INF:CP0335] ${SURELOG_DIR}/tests/HierPathBeginBlock/dut.sv:26:9: Compile generate block "work@matching_end_labels_top.genblk2.blk4".

[NTE:EL0503] ${SURELOG_DIR}/tests/HierPathBeginBlock/dut.sv:1:1: Top level module "work@matching_end_labels_top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
assign_stmt                                            2
assignment                                             4
begin                                                  2
constant                                              30
cont_assign                                            6
design                                                 1
gen_if                                                 1
gen_scope                                              6
gen_scope_array                                        6
hier_path                                              4
initial                                                1
logic_net                                             10
logic_typespec                                        10
logic_var                                              2
module_inst                                            5
named_begin                                            2
port                                                   8
range                                                 10
ref_obj                                               26
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
assign_stmt                                            2
assignment                                             8
begin                                                  3
constant                                              30
cont_assign                                           10
design                                                 1
gen_if                                                 1
gen_scope                                              9
gen_scope_array                                        9
hier_path                                              8
initial                                                2
logic_net                                             10
logic_typespec                                        10
logic_var                                              4
module_inst                                            5
named_begin                                            4
port                                                  12
range                                                 10
ref_obj                                               46
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/HierPathBeginBlock/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/HierPathBeginBlock/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/HierPathBeginBlock/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@matching_end_labels_top)
|vpiElaborated:1
|vpiName:work@matching_end_labels_top
|uhdmallModules:
\_module_inst: work@matching_end_labels_top (work@matching_end_labels_top), file:${SURELOG_DIR}/tests/HierPathBeginBlock/dut.sv, line:1:1, endln:33:10
  |vpiParent:
  \_design: (work@matching_end_labels_top)
  |vpiFullName:work@matching_end_labels_top
  |vpiDefName:work@matching_end_labels_top
  |vpiNet:
  \_logic_net: (work@matching_end_labels_top.out1), line:3:5, endln:3:9
    |vpiParent:
    \_module_inst: work@matching_end_labels_top (work@matching_end_labels_top), file:${SURELOG_DIR}/tests/HierPathBeginBlock/dut.sv, line:1:1, endln:33:10
    |vpiName:out1
    |vpiFullName:work@matching_end_labels_top.out1
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@matching_end_labels_top.out2), line:3:11, endln:3:15
    |vpiParent:
    \_module_inst: work@matching_end_labels_top (work@matching_end_labels_top), file:${SURELOG_DIR}/tests/HierPathBeginBlock/dut.sv, line:1:1, endln:33:10
    |vpiName:out2
    |vpiFullName:work@matching_end_labels_top.out2
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@matching_end_labels_top.out3), line:3:17, endln:3:21
    |vpiParent:
    \_module_inst: work@matching_end_labels_top (work@matching_end_labels_top), file:${SURELOG_DIR}/tests/HierPathBeginBlock/dut.sv, line:1:1, endln:33:10
    |vpiName:out3
    |vpiFullName:work@matching_end_labels_top.out3
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@matching_end_labels_top.out4), line:3:23, endln:3:27
    |vpiParent:
    \_module_inst: work@matching_end_labels_top (work@matching_end_labels_top), file:${SURELOG_DIR}/tests/HierPathBeginBlock/dut.sv, line:1:1, endln:33:10
    |vpiName:out4
    |vpiFullName:work@matching_end_labels_top.out4
    |vpiNetType:48
  |vpiPort:
  \_port: (out1), line:3:5, endln:3:9
    |vpiParent:
    \_module_inst: work@matching_end_labels_top (work@matching_end_labels_top), file:${SURELOG_DIR}/tests/HierPathBeginBlock/dut.sv, line:1:1, endln:33:10
    |vpiName:out1
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@matching_end_labels_top.out1), line:3:5, endln:3:9
    |vpiTypedef:
    \_logic_typespec: , line:2:12, endln:2:21
      |vpiRange:
      \_range: , line:2:16, endln:2:21
        |vpiLeftRange:
        \_constant: , line:2:17, endln:2:18
          |vpiParent:
          \_range: , line:2:16, endln:2:21
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:2:19, endln:2:20
          |vpiParent:
          \_range: , line:2:16, endln:2:21
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiPort:
  \_port: (out2), line:3:11, endln:3:15
    |vpiParent:
    \_module_inst: work@matching_end_labels_top (work@matching_end_labels_top), file:${SURELOG_DIR}/tests/HierPathBeginBlock/dut.sv, line:1:1, endln:33:10
    |vpiName:out2
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@matching_end_labels_top.out2), line:3:11, endln:3:15
    |vpiTypedef:
    \_logic_typespec: , line:2:12, endln:2:21
      |vpiRange:
      \_range: , line:2:16, endln:2:21
        |vpiLeftRange:
        \_constant: , line:2:17, endln:2:18
          |vpiParent:
          \_range: , line:2:16, endln:2:21
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:2:19, endln:2:20
          |vpiParent:
          \_range: , line:2:16, endln:2:21
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiPort:
  \_port: (out3), line:3:17, endln:3:21
    |vpiParent:
    \_module_inst: work@matching_end_labels_top (work@matching_end_labels_top), file:${SURELOG_DIR}/tests/HierPathBeginBlock/dut.sv, line:1:1, endln:33:10
    |vpiName:out3
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@matching_end_labels_top.out3), line:3:17, endln:3:21
    |vpiTypedef:
    \_logic_typespec: , line:2:12, endln:2:21
      |vpiRange:
      \_range: , line:2:16, endln:2:21
        |vpiLeftRange:
        \_constant: , line:2:17, endln:2:18
          |vpiParent:
          \_range: , line:2:16, endln:2:21
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:2:19, endln:2:20
          |vpiParent:
          \_range: , line:2:16, endln:2:21
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiPort:
  \_port: (out4), line:3:23, endln:3:27
    |vpiParent:
    \_module_inst: work@matching_end_labels_top (work@matching_end_labels_top), file:${SURELOG_DIR}/tests/HierPathBeginBlock/dut.sv, line:1:1, endln:33:10
    |vpiName:out4
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@matching_end_labels_top.out4), line:3:23, endln:3:27
    |vpiTypedef:
    \_logic_typespec: , line:2:12, endln:2:21
      |vpiRange:
      \_range: , line:2:16, endln:2:21
        |vpiLeftRange:
        \_constant: , line:2:17, endln:2:18
          |vpiParent:
          \_range: , line:2:16, endln:2:21
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:2:19, endln:2:20
          |vpiParent:
          \_range: , line:2:16, endln:2:21
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiProcess:
  \_initial: , line:5:5, endln:18:8
    |vpiParent:
    \_module_inst: work@matching_end_labels_top (work@matching_end_labels_top), file:${SURELOG_DIR}/tests/HierPathBeginBlock/dut.sv, line:1:1, endln:33:10
    |vpiStmt:
    \_begin: (work@matching_end_labels_top), line:5:13, endln:18:8
      |vpiParent:
      \_initial: , line:5:5, endln:18:8
      |vpiFullName:work@matching_end_labels_top
      |vpiStmt:
      \_named_begin: (work@matching_end_labels_top.blk1), line:6:9, endln:9:12
        |vpiParent:
        \_begin: (work@matching_end_labels_top), line:5:13, endln:18:8
        |vpiName:blk1
        |vpiFullName:work@matching_end_labels_top.blk1
        |vpiVariables:
        \_logic_var: (work@matching_end_labels_top.blk1.x), line:7:17, endln:7:18
          |vpiParent:
          \_named_begin: (work@matching_end_labels_top.blk1), line:6:9, endln:9:12
          |vpiTypespec:
          \_logic_typespec: , line:7:13, endln:7:16
          |vpiName:x
          |vpiFullName:work@matching_end_labels_top.blk1.x
        |vpiStmt:
        \_assignment: , line:8:13, endln:8:18
          |vpiParent:
          \_named_begin: (work@matching_end_labels_top.blk1), line:6:9, endln:9:12
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:8:17, endln:8:18
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiLhs:
          \_ref_obj: (work@matching_end_labels_top.blk1.x), line:8:13, endln:8:14
            |vpiParent:
            \_assignment: , line:8:13, endln:8:18
            |vpiName:x
            |vpiFullName:work@matching_end_labels_top.blk1.x
            |vpiActual:
            \_logic_var: (work@matching_end_labels_top.blk1.x), line:7:17, endln:7:18
      |vpiStmt:
      \_assignment: , line:10:9, endln:10:22
        |vpiParent:
        \_begin: (work@matching_end_labels_top), line:5:13, endln:18:8
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_hier_path: (blk1.x), line:10:16, endln:10:22
          |vpiParent:
          \_assignment: , line:10:9, endln:10:22
          |vpiName:blk1.x
          |vpiActual:
          \_ref_obj: (blk1), line:10:16, endln:10:20
            |vpiParent:
            \_hier_path: (blk1.x), line:10:16, endln:10:22
            |vpiName:blk1
            |vpiActual:
            \_named_begin: (work@matching_end_labels_top.blk1), line:6:9, endln:9:12
          |vpiActual:
          \_ref_obj: (work@matching_end_labels_top.x), line:10:21, endln:10:22
            |vpiParent:
            \_hier_path: (blk1.x), line:10:16, endln:10:22
            |vpiName:x
            |vpiFullName:work@matching_end_labels_top.x
        |vpiLhs:
        \_ref_obj: (work@matching_end_labels_top.out1), line:10:9, endln:10:13
          |vpiParent:
          \_assignment: , line:10:9, endln:10:22
          |vpiName:out1
          |vpiFullName:work@matching_end_labels_top.out1
          |vpiActual:
          \_logic_net: (work@matching_end_labels_top.out1), line:3:5, endln:3:9
      |vpiStmt:
      \_named_begin: (work@matching_end_labels_top.blk2), line:12:9, endln:15:19
        |vpiParent:
        \_begin: (work@matching_end_labels_top), line:5:13, endln:18:8
        |vpiName:blk2
        |vpiFullName:work@matching_end_labels_top.blk2
        |vpiVariables:
        \_logic_var: (work@matching_end_labels_top.blk2.x), line:13:17, endln:13:18
          |vpiParent:
          \_named_begin: (work@matching_end_labels_top.blk2), line:12:9, endln:15:19
          |vpiTypespec:
          \_logic_typespec: , line:13:13, endln:13:16
          |vpiName:x
          |vpiFullName:work@matching_end_labels_top.blk2.x
        |vpiStmt:
        \_assignment: , line:14:13, endln:14:18
          |vpiParent:
          \_named_begin: (work@matching_end_labels_top.blk2), line:12:9, endln:15:19
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:14:17, endln:14:18
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
          |vpiLhs:
          \_ref_obj: (work@matching_end_labels_top.blk2.x), line:14:13, endln:14:14
            |vpiParent:
            \_assignment: , line:14:13, endln:14:18
            |vpiName:x
            |vpiFullName:work@matching_end_labels_top.blk2.x
            |vpiActual:
            \_logic_var: (work@matching_end_labels_top.blk2.x), line:13:17, endln:13:18
      |vpiStmt:
      \_assignment: , line:16:9, endln:16:22
        |vpiParent:
        \_begin: (work@matching_end_labels_top), line:5:13, endln:18:8
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_hier_path: (blk2.x), line:16:16, endln:16:22
          |vpiParent:
          \_assignment: , line:16:9, endln:16:22
          |vpiName:blk2.x
          |vpiActual:
          \_ref_obj: (blk2), line:16:16, endln:16:20
            |vpiParent:
            \_hier_path: (blk2.x), line:16:16, endln:16:22
            |vpiName:blk2
            |vpiActual:
            \_named_begin: (work@matching_end_labels_top.blk2), line:12:9, endln:15:19
          |vpiActual:
          \_ref_obj: (work@matching_end_labels_top.x), line:16:21, endln:16:22
            |vpiParent:
            \_hier_path: (blk2.x), line:16:16, endln:16:22
            |vpiName:x
            |vpiFullName:work@matching_end_labels_top.x
        |vpiLhs:
        \_ref_obj: (work@matching_end_labels_top.out2), line:16:9, endln:16:13
          |vpiParent:
          \_assignment: , line:16:9, endln:16:22
          |vpiName:out2
          |vpiFullName:work@matching_end_labels_top.out2
          |vpiActual:
          \_logic_net: (work@matching_end_labels_top.out2), line:3:11, endln:3:15
  |vpiGenStmt:
  \_gen_if: , line:20:5, endln:20:7
    |vpiParent:
    \_module_inst: work@matching_end_labels_top (work@matching_end_labels_top), file:${SURELOG_DIR}/tests/HierPathBeginBlock/dut.sv, line:1:1, endln:33:10
    |vpiCondition:
    \_constant: , line:20:9, endln:20:10
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiStmt:
    \_begin: 
|uhdmtopModules:
\_module_inst: work@matching_end_labels_top (work@matching_end_labels_top), file:${SURELOG_DIR}/tests/HierPathBeginBlock/dut.sv, line:1:1, endln:33:10
  |vpiName:work@matching_end_labels_top
  |vpiDefName:work@matching_end_labels_top
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@matching_end_labels_top.out1), line:3:5, endln:3:9
    |vpiParent:
    \_module_inst: work@matching_end_labels_top (work@matching_end_labels_top), file:${SURELOG_DIR}/tests/HierPathBeginBlock/dut.sv, line:1:1, endln:33:10
    |vpiTypespec:
    \_logic_typespec: , line:2:12, endln:2:21
      |vpiRange:
      \_range: , line:2:16, endln:2:21
        |vpiLeftRange:
        \_constant: , line:2:17, endln:2:18
          |vpiParent:
          \_range: , line:2:16, endln:2:21
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:2:19, endln:2:20
          |vpiParent:
          \_range: , line:2:16, endln:2:21
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:out1
    |vpiFullName:work@matching_end_labels_top.out1
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@matching_end_labels_top.out2), line:3:11, endln:3:15
    |vpiParent:
    \_module_inst: work@matching_end_labels_top (work@matching_end_labels_top), file:${SURELOG_DIR}/tests/HierPathBeginBlock/dut.sv, line:1:1, endln:33:10
    |vpiTypespec:
    \_logic_typespec: , line:2:12, endln:2:21
    |vpiName:out2
    |vpiFullName:work@matching_end_labels_top.out2
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@matching_end_labels_top.out3), line:3:17, endln:3:21
    |vpiParent:
    \_module_inst: work@matching_end_labels_top (work@matching_end_labels_top), file:${SURELOG_DIR}/tests/HierPathBeginBlock/dut.sv, line:1:1, endln:33:10
    |vpiTypespec:
    \_logic_typespec: , line:2:12, endln:2:21
    |vpiName:out3
    |vpiFullName:work@matching_end_labels_top.out3
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@matching_end_labels_top.out4), line:3:23, endln:3:27
    |vpiParent:
    \_module_inst: work@matching_end_labels_top (work@matching_end_labels_top), file:${SURELOG_DIR}/tests/HierPathBeginBlock/dut.sv, line:1:1, endln:33:10
    |vpiTypespec:
    \_logic_typespec: , line:2:12, endln:2:21
    |vpiName:out4
    |vpiFullName:work@matching_end_labels_top.out4
    |vpiNetType:48
  |vpiTopModule:1
  |vpiPort:
  \_port: (out1), line:3:5, endln:3:9
    |vpiParent:
    \_module_inst: work@matching_end_labels_top (work@matching_end_labels_top), file:${SURELOG_DIR}/tests/HierPathBeginBlock/dut.sv, line:1:1, endln:33:10
    |vpiName:out1
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@matching_end_labels_top.out1), line:3:5, endln:3:9
      |vpiParent:
      \_port: (out1), line:3:5, endln:3:9
      |vpiName:out1
      |vpiFullName:work@matching_end_labels_top.out1
      |vpiActual:
      \_logic_net: (work@matching_end_labels_top.out1), line:3:5, endln:3:9
    |vpiTypedef:
    \_logic_typespec: , line:2:12, endln:2:21
      |vpiRange:
      \_range: , line:2:16, endln:2:21
        |vpiParent:
        \_port: (out1), line:3:5, endln:3:9
        |vpiLeftRange:
        \_constant: , line:2:17, endln:2:18
          |vpiParent:
          \_range: , line:2:16, endln:2:21
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:2:19, endln:2:20
          |vpiParent:
          \_range: , line:2:16, endln:2:21
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiInstance:
    \_module_inst: work@matching_end_labels_top (work@matching_end_labels_top), file:${SURELOG_DIR}/tests/HierPathBeginBlock/dut.sv, line:1:1, endln:33:10
  |vpiPort:
  \_port: (out2), line:3:11, endln:3:15
    |vpiParent:
    \_module_inst: work@matching_end_labels_top (work@matching_end_labels_top), file:${SURELOG_DIR}/tests/HierPathBeginBlock/dut.sv, line:1:1, endln:33:10
    |vpiName:out2
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@matching_end_labels_top.out2), line:3:11, endln:3:15
      |vpiParent:
      \_port: (out2), line:3:11, endln:3:15
      |vpiName:out2
      |vpiFullName:work@matching_end_labels_top.out2
      |vpiActual:
      \_logic_net: (work@matching_end_labels_top.out2), line:3:11, endln:3:15
    |vpiTypedef:
    \_logic_typespec: , line:2:12, endln:2:21
    |vpiInstance:
    \_module_inst: work@matching_end_labels_top (work@matching_end_labels_top), file:${SURELOG_DIR}/tests/HierPathBeginBlock/dut.sv, line:1:1, endln:33:10
  |vpiPort:
  \_port: (out3), line:3:17, endln:3:21
    |vpiParent:
    \_module_inst: work@matching_end_labels_top (work@matching_end_labels_top), file:${SURELOG_DIR}/tests/HierPathBeginBlock/dut.sv, line:1:1, endln:33:10
    |vpiName:out3
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@matching_end_labels_top.out3), line:3:17, endln:3:21
      |vpiParent:
      \_port: (out3), line:3:17, endln:3:21
      |vpiName:out3
      |vpiFullName:work@matching_end_labels_top.out3
      |vpiActual:
      \_logic_net: (work@matching_end_labels_top.out3), line:3:17, endln:3:21
    |vpiTypedef:
    \_logic_typespec: , line:2:12, endln:2:21
    |vpiInstance:
    \_module_inst: work@matching_end_labels_top (work@matching_end_labels_top), file:${SURELOG_DIR}/tests/HierPathBeginBlock/dut.sv, line:1:1, endln:33:10
  |vpiPort:
  \_port: (out4), line:3:23, endln:3:27
    |vpiParent:
    \_module_inst: work@matching_end_labels_top (work@matching_end_labels_top), file:${SURELOG_DIR}/tests/HierPathBeginBlock/dut.sv, line:1:1, endln:33:10
    |vpiName:out4
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@matching_end_labels_top.out4), line:3:23, endln:3:27
      |vpiParent:
      \_port: (out4), line:3:23, endln:3:27
      |vpiName:out4
      |vpiFullName:work@matching_end_labels_top.out4
      |vpiActual:
      \_logic_net: (work@matching_end_labels_top.out4), line:3:23, endln:3:27
    |vpiTypedef:
    \_logic_typespec: , line:2:12, endln:2:21
    |vpiInstance:
    \_module_inst: work@matching_end_labels_top (work@matching_end_labels_top), file:${SURELOG_DIR}/tests/HierPathBeginBlock/dut.sv, line:1:1, endln:33:10
  |vpiProcess:
  \_initial: , line:5:5, endln:18:8
    |vpiParent:
    \_module_inst: work@matching_end_labels_top (work@matching_end_labels_top), file:${SURELOG_DIR}/tests/HierPathBeginBlock/dut.sv, line:1:1, endln:33:10
    |vpiStmt:
    \_begin: (work@matching_end_labels_top), line:5:13, endln:18:8
      |vpiParent:
      \_initial: , line:5:5, endln:18:8
      |vpiFullName:work@matching_end_labels_top
      |vpiStmt:
      \_named_begin: (work@matching_end_labels_top.blk1), line:6:9, endln:9:12
        |vpiParent:
        \_begin: (work@matching_end_labels_top), line:5:13, endln:18:8
        |vpiName:blk1
        |vpiFullName:work@matching_end_labels_top.blk1
        |vpiVariables:
        \_logic_var: (work@matching_end_labels_top.blk1.x), line:7:17, endln:7:18
          |vpiParent:
          \_named_begin: (work@matching_end_labels_top.blk1), line:6:9, endln:9:12
          |vpiTypespec:
          \_logic_typespec: , line:7:13, endln:7:16
          |vpiName:x
          |vpiFullName:work@matching_end_labels_top.blk1.x
        |vpiStmt:
        \_assignment: , line:8:13, endln:8:18
          |vpiParent:
          \_named_begin: (work@matching_end_labels_top.blk1), line:6:9, endln:9:12
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:8:17, endln:8:18
          |vpiLhs:
          \_ref_obj: (work@matching_end_labels_top.blk1.x), line:8:13, endln:8:14
            |vpiParent:
            \_assignment: , line:8:13, endln:8:18
            |vpiName:x
            |vpiFullName:work@matching_end_labels_top.blk1.x
            |vpiActual:
            \_logic_var: (work@matching_end_labels_top.blk1.x), line:7:17, endln:7:18
      |vpiStmt:
      \_assignment: , line:10:9, endln:10:22
        |vpiParent:
        \_begin: (work@matching_end_labels_top), line:5:13, endln:18:8
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_hier_path: (blk1.x), line:10:16, endln:10:22
          |vpiParent:
          \_assignment: , line:10:9, endln:10:22
          |vpiName:blk1.x
          |vpiActual:
          \_ref_obj: (blk1), line:10:16, endln:10:20
            |vpiParent:
            \_hier_path: (blk1.x), line:10:16, endln:10:22
            |vpiName:blk1
            |vpiActual:
            \_named_begin: (work@matching_end_labels_top.blk1), line:6:9, endln:9:12
          |vpiActual:
          \_ref_obj: (work@matching_end_labels_top.x), line:10:21, endln:10:22
            |vpiParent:
            \_hier_path: (blk1.x), line:10:16, endln:10:22
            |vpiName:x
            |vpiFullName:work@matching_end_labels_top.x
            |vpiActual:
            \_logic_var: (work@matching_end_labels_top.blk1.x), line:7:17, endln:7:18
        |vpiLhs:
        \_ref_obj: (work@matching_end_labels_top.out1), line:10:9, endln:10:13
          |vpiParent:
          \_assignment: , line:10:9, endln:10:22
          |vpiName:out1
          |vpiFullName:work@matching_end_labels_top.out1
          |vpiActual:
          \_logic_net: (work@matching_end_labels_top.out1), line:3:5, endln:3:9
      |vpiStmt:
      \_named_begin: (work@matching_end_labels_top.blk2), line:12:9, endln:15:19
        |vpiParent:
        \_begin: (work@matching_end_labels_top), line:5:13, endln:18:8
        |vpiName:blk2
        |vpiFullName:work@matching_end_labels_top.blk2
        |vpiVariables:
        \_logic_var: (work@matching_end_labels_top.blk2.x), line:13:17, endln:13:18
          |vpiParent:
          \_named_begin: (work@matching_end_labels_top.blk2), line:12:9, endln:15:19
          |vpiTypespec:
          \_logic_typespec: , line:13:13, endln:13:16
          |vpiName:x
          |vpiFullName:work@matching_end_labels_top.blk2.x
        |vpiStmt:
        \_assignment: , line:14:13, endln:14:18
          |vpiParent:
          \_named_begin: (work@matching_end_labels_top.blk2), line:12:9, endln:15:19
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:14:17, endln:14:18
          |vpiLhs:
          \_ref_obj: (work@matching_end_labels_top.blk2.x), line:14:13, endln:14:14
            |vpiParent:
            \_assignment: , line:14:13, endln:14:18
            |vpiName:x
            |vpiFullName:work@matching_end_labels_top.blk2.x
            |vpiActual:
            \_logic_var: (work@matching_end_labels_top.blk2.x), line:13:17, endln:13:18
      |vpiStmt:
      \_assignment: , line:16:9, endln:16:22
        |vpiParent:
        \_begin: (work@matching_end_labels_top), line:5:13, endln:18:8
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_hier_path: (blk2.x), line:16:16, endln:16:22
          |vpiParent:
          \_assignment: , line:16:9, endln:16:22
          |vpiName:blk2.x
          |vpiActual:
          \_ref_obj: (blk2), line:16:16, endln:16:20
            |vpiParent:
            \_hier_path: (blk2.x), line:16:16, endln:16:22
            |vpiName:blk2
            |vpiActual:
            \_named_begin: (work@matching_end_labels_top.blk2), line:12:9, endln:15:19
          |vpiActual:
          \_ref_obj: (work@matching_end_labels_top.x), line:16:21, endln:16:22
            |vpiParent:
            \_hier_path: (blk2.x), line:16:16, endln:16:22
            |vpiName:x
            |vpiFullName:work@matching_end_labels_top.x
            |vpiActual:
            \_logic_var: (work@matching_end_labels_top.blk2.x), line:13:17, endln:13:18
        |vpiLhs:
        \_ref_obj: (work@matching_end_labels_top.out2), line:16:9, endln:16:13
          |vpiParent:
          \_assignment: , line:16:9, endln:16:22
          |vpiName:out2
          |vpiFullName:work@matching_end_labels_top.out2
          |vpiActual:
          \_logic_net: (work@matching_end_labels_top.out2), line:3:11, endln:3:15
  |vpiGenScopeArray:
  \_gen_scope_array: (work@matching_end_labels_top.genblk2), line:20:5, endln:31:8
    |vpiParent:
    \_module_inst: work@matching_end_labels_top (work@matching_end_labels_top), file:${SURELOG_DIR}/tests/HierPathBeginBlock/dut.sv, line:1:1, endln:33:10
    |vpiName:genblk2
    |vpiFullName:work@matching_end_labels_top.genblk2
    |vpiGenScope:
    \_gen_scope: (work@matching_end_labels_top.genblk2)
      |vpiParent:
      \_gen_scope_array: (work@matching_end_labels_top.genblk2), line:20:5, endln:31:8
      |vpiFullName:work@matching_end_labels_top.genblk2
      |vpiContAssign:
      \_cont_assign: , line:25:16, endln:25:29
        |vpiParent:
        \_gen_scope: (work@matching_end_labels_top.genblk2)
        |vpiRhs:
        \_hier_path: (blk3.x), line:25:23, endln:25:29
          |vpiParent:
          \_cont_assign: , line:25:16, endln:25:29
          |vpiName:blk3.x
          |vpiActual:
          \_ref_obj: (blk3), line:25:23, endln:25:27
            |vpiParent:
            \_hier_path: (blk3.x), line:25:23, endln:25:29
            |vpiName:blk3
            |vpiActual:
            \_gen_scope: (work@matching_end_labels_top.genblk2.blk3)
          |vpiActual:
          \_ref_obj: (work@matching_end_labels_top.genblk2.x), line:25:28, endln:25:29
            |vpiParent:
            \_hier_path: (blk3.x), line:25:23, endln:25:29
            |vpiName:x
            |vpiFullName:work@matching_end_labels_top.genblk2.x
            |vpiActual:
            \_logic_net: (work@matching_end_labels_top.genblk2.blk3.x), line:22:17, endln:22:18
        |vpiLhs:
        \_ref_obj: (work@matching_end_labels_top.genblk2.out3), line:25:16, endln:25:20
          |vpiParent:
          \_cont_assign: , line:25:16, endln:25:29
          |vpiName:out3
          |vpiFullName:work@matching_end_labels_top.genblk2.out3
          |vpiActual:
          \_logic_net: (work@matching_end_labels_top.out3), line:3:17, endln:3:21
      |vpiContAssign:
      \_cont_assign: , line:30:16, endln:30:29
        |vpiParent:
        \_gen_scope: (work@matching_end_labels_top.genblk2)
        |vpiRhs:
        \_hier_path: (blk4.x), line:30:23, endln:30:29
          |vpiParent:
          \_cont_assign: , line:30:16, endln:30:29
          |vpiName:blk4.x
          |vpiActual:
          \_ref_obj: (blk4), line:30:23, endln:30:27
            |vpiParent:
            \_hier_path: (blk4.x), line:30:23, endln:30:29
            |vpiName:blk4
            |vpiActual:
            \_gen_scope: (work@matching_end_labels_top.genblk2.blk4)
          |vpiActual:
          \_ref_obj: (work@matching_end_labels_top.genblk2.x), line:30:28, endln:30:29
            |vpiParent:
            \_hier_path: (blk4.x), line:30:23, endln:30:29
            |vpiName:x
            |vpiFullName:work@matching_end_labels_top.genblk2.x
            |vpiActual:
            \_logic_net: (work@matching_end_labels_top.genblk2.blk4.x), line:27:17, endln:27:18
        |vpiLhs:
        \_ref_obj: (work@matching_end_labels_top.genblk2.out4), line:30:16, endln:30:20
          |vpiParent:
          \_cont_assign: , line:30:16, endln:30:29
          |vpiName:out4
          |vpiFullName:work@matching_end_labels_top.genblk2.out4
          |vpiActual:
          \_logic_net: (work@matching_end_labels_top.out4), line:3:23, endln:3:27
      |vpiGenScopeArray:
      \_gen_scope_array: (work@matching_end_labels_top.genblk2.blk3), line:21:9, endln:24:12
        |vpiParent:
        \_gen_scope: (work@matching_end_labels_top.genblk2)
        |vpiName:blk3
        |vpiFullName:work@matching_end_labels_top.genblk2.blk3
        |vpiGenScope:
        \_gen_scope: (work@matching_end_labels_top.genblk2.blk3)
          |vpiParent:
          \_gen_scope_array: (work@matching_end_labels_top.genblk2.blk3), line:21:9, endln:24:12
          |vpiFullName:work@matching_end_labels_top.genblk2.blk3
          |vpiNet:
          \_logic_net: (work@matching_end_labels_top.genblk2.blk3.x), line:22:17, endln:22:18
            |vpiParent:
            \_gen_scope: (work@matching_end_labels_top.genblk2.blk3)
            |vpiTypespec:
            \_logic_typespec: , line:22:13, endln:22:16
            |vpiName:x
            |vpiFullName:work@matching_end_labels_top.genblk2.blk3.x
            |vpiNetType:48
          |vpiContAssign:
          \_cont_assign: , line:23:20, endln:23:25
            |vpiParent:
            \_gen_scope: (work@matching_end_labels_top.genblk2.blk3)
            |vpiRhs:
            \_constant: , line:23:24, endln:23:25
              |vpiParent:
              \_cont_assign: , line:23:20, endln:23:25
              |vpiDecompile:3
              |vpiSize:64
              |UINT:3
              |vpiConstType:9
            |vpiLhs:
            \_ref_obj: (work@matching_end_labels_top.genblk2.blk3.x), line:23:20, endln:23:21
              |vpiParent:
              \_cont_assign: , line:23:20, endln:23:25
              |vpiName:x
              |vpiFullName:work@matching_end_labels_top.genblk2.blk3.x
              |vpiActual:
              \_logic_net: (work@matching_end_labels_top.genblk2.blk3.x), line:22:17, endln:22:18
      |vpiGenScopeArray:
      \_gen_scope_array: (work@matching_end_labels_top.genblk2.blk4), line:26:9, endln:29:19
        |vpiParent:
        \_gen_scope: (work@matching_end_labels_top.genblk2)
        |vpiName:blk4
        |vpiFullName:work@matching_end_labels_top.genblk2.blk4
        |vpiGenScope:
        \_gen_scope: (work@matching_end_labels_top.genblk2.blk4)
          |vpiParent:
          \_gen_scope_array: (work@matching_end_labels_top.genblk2.blk4), line:26:9, endln:29:19
          |vpiFullName:work@matching_end_labels_top.genblk2.blk4
          |vpiNet:
          \_logic_net: (work@matching_end_labels_top.genblk2.blk4.x), line:27:17, endln:27:18
            |vpiParent:
            \_gen_scope: (work@matching_end_labels_top.genblk2.blk4)
            |vpiTypespec:
            \_logic_typespec: , line:27:13, endln:27:16
            |vpiName:x
            |vpiFullName:work@matching_end_labels_top.genblk2.blk4.x
            |vpiNetType:48
          |vpiContAssign:
          \_cont_assign: , line:28:20, endln:28:25
            |vpiParent:
            \_gen_scope: (work@matching_end_labels_top.genblk2.blk4)
            |vpiRhs:
            \_constant: , line:28:24, endln:28:25
              |vpiParent:
              \_cont_assign: , line:28:20, endln:28:25
              |vpiDecompile:4
              |vpiSize:64
              |UINT:4
              |vpiConstType:9
            |vpiLhs:
            \_ref_obj: (work@matching_end_labels_top.genblk2.blk4.x), line:28:20, endln:28:21
              |vpiParent:
              \_cont_assign: , line:28:20, endln:28:25
              |vpiName:x
              |vpiFullName:work@matching_end_labels_top.genblk2.blk4.x
              |vpiActual:
              \_logic_net: (work@matching_end_labels_top.genblk2.blk4.x), line:27:17, endln:27:18
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/HierPathBeginBlock/dut.sv | ${SURELOG_DIR}/build/regression/HierPathBeginBlock/roundtrip/dut_000.sv | 18 | 33 |