

<!DOCTYPE html>
<!--[if IE 8]><html class="no-js lt-ie9" lang="en" > <![endif]-->
<!--[if gt IE 8]><!--> <html class="no-js" lang="en" > <!--<![endif]-->
<head>
  <meta charset="utf-8">
  
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  
  <title>Time-interleaved SAR ADC generator &mdash; laygo_documentation 1.0 documentation</title>
  

  
  
  
  

  
  <script type="text/javascript" src="../_static/js/modernizr.min.js"></script>
  
    
      <script type="text/javascript" id="documentation_options" data-url_root="../" src="../_static/documentation_options.js"></script>
        <script type="text/javascript" src="../_static/jquery.js"></script>
        <script type="text/javascript" src="../_static/underscore.js"></script>
        <script type="text/javascript" src="../_static/doctools.js"></script>
    
    <script type="text/javascript" src="../_static/js/theme.js"></script>

    

  
  <link rel="stylesheet" href="../_static/css/theme.css" type="text/css" />
  <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="Setup" href="../tech/setup.html" />
    <link rel="prev" title="CMOS SERDES generator" href="serdes.html" /> 
</head>

<body class="wy-body-for-nav">

   
  <div class="wy-grid-for-nav">
    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
          

          
            <a href="../index.html" class="icon icon-home"> laygo_documentation
          

          
          </a>

          
            
            
              <div class="version">
                1.0
              </div>
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
          
            
            
              
            
            
              <ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../introduction/introduction.html">Introduction</a></li>
<li class="toctree-l1"><a class="reference internal" href="../architecture/architecture.html">Architecture</a></li>
<li class="toctree-l1"><a class="reference internal" href="../tutorial/tutorial.html">Tutorials</a></li>
<li class="toctree-l1"><a class="reference internal" href="../lab/lab.html">Practice Labs</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="example.html">Examples</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="logic.html">CMOS logic family</a></li>
<li class="toctree-l2"><a class="reference internal" href="ser_des.html">CMOS SERDES</a></li>
<li class="toctree-l2"><a class="reference internal" href="serdes.html">CMOS 2:1-mux-based serializer</a></li>
<li class="toctree-l2 current"><a class="current reference internal" href="#">TISAR ADC</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#overview">Overview</a></li>
<li class="toctree-l3"><a class="reference internal" href="#installation">Installation</a></li>
<li class="toctree-l3"><a class="reference internal" href="#setting-up-parameters">Setting up parameters</a></li>
<li class="toctree-l3"><a class="reference internal" href="#tisaradc-architecture">TISARADC architecture</a></li>
<li class="toctree-l3"><a class="reference internal" href="#subadc-frontend-layout-generation">SubADC frontend layout generation</a></li>
<li class="toctree-l3"><a class="reference internal" href="#subadc-backend-layout-generation">SubADC backend layout generation</a></li>
<li class="toctree-l3"><a class="reference internal" href="#subadc-switch-generation">SubADC switch generation</a></li>
<li class="toctree-l3"><a class="reference internal" href="#subadc-top-generation">SubADC top generation</a></li>
<li class="toctree-l3"><a class="reference internal" href="#subadc-testbench">SubADC testbench</a></li>
<li class="toctree-l3"><a class="reference internal" href="#array-generation">Array generation</a></li>
<li class="toctree-l3"><a class="reference internal" href="#clocking-path-generation">Clocking path generation</a></li>
<li class="toctree-l3"><a class="reference internal" href="#retimer">Retimer</a></li>
<li class="toctree-l3"><a class="reference internal" href="#tisaradc-body-clock-sar-retimer">TISARADC body (clock+sar+retimer)</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bias">Bias</a></li>
<li class="toctree-l3"><a class="reference internal" href="#top">Top</a></li>
<li class="toctree-l3"><a class="reference internal" href="#full-stack-generation">Full stack generation</a></li>
<li class="toctree-l3"><a class="reference internal" href="#contributors">Contributors</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../tech/setup.html">Setup</a></li>
<li class="toctree-l1"><a class="reference internal" href="../api/modules.html">API documentation</a></li>
</ul>

            
          
        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" aria-label="top navigation">
        
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../index.html">laygo_documentation</a>
        
      </nav>


      <div class="wy-nav-content">
        
        <div class="rst-content">
        
          















<div role="navigation" aria-label="breadcrumbs navigation">

  <ul class="wy-breadcrumbs">
    
      <li><a href="../index.html">Docs</a> &raquo;</li>
        
          <li><a href="example.html">Examples</a> &raquo;</li>
        
      <li>Time-interleaved SAR ADC generator</li>
    
    
      <li class="wy-breadcrumbs-aside">
        
            
            <a href="../_sources/example/tisar.md.txt" rel="nofollow"> View page source</a>
          
        
      </li>
    
  </ul>

  
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <div class="section" id="time-interleaved-sar-adc-generator">
<h1>Time-interleaved SAR ADC generator<a class="headerlink" href="#time-interleaved-sar-adc-generator" title="Permalink to this headline">¶</a></h1>
<p>The TISARADC generator has been completely refactored/fixed by Woorham Bae. Please carefully read this document. (Sep. 4. 2018)</p>
<p>This section describes the process of generating a time-interleaved SAR ADC
schematic and layout using BAG and laygo.</p>
<div class="section" id="overview">
<h2>Overview<a class="headerlink" href="#overview" title="Permalink to this headline">¶</a></h2>
<p>Time Interleaved Successive Approximation ADC (TISARADC) is a popular
way of implementing a moderate precision (4-10 bits) ADC that operates
at higher sampling rates than single SAR ADCs can achieve. As an example
of demonstrating the automated analog and mixed signal circuits
generation flow, the entire TISARADC generator is explained here.</p>
</div>
<div class="section" id="installation">
<h2>Installation<a class="headerlink" href="#installation" title="Permalink to this headline">¶</a></h2>
<ol>
<li><p class="first">Set up a BAG/laygo working directory for the your technology.
For example, cds_ff_mpt environment can be set up by running the
following commands.</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>$ git clone git@github.com:ucb-art/BAG2_cds_ff_mpt.git
$ cd BAG2_cds_ff_mpt
$ git submodule init
$ git submodule update
$ git submodule foreach git pull origin master
</pre></div>
</div>
<blockquote>
<div><p>Note: Workspaces are already set up for BWRC users, for some technologies, to skip step 2,3,5,6. Check <code class="docutils literal notranslate"><span class="pre">git&#64;bwrcrepo.eecs.berkeley.edu:jdhan/TISARADC_technologyname.git</span></code> and use the corresponding repo if exists.</p>
</div></blockquote>
</li>
<li><p class="first">Copy configuration files and design libraries from
laygo/generators/adc_sar/yaml by typing:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">cp</span> <span class="n">laygo</span><span class="o">/</span><span class="n">generators</span><span class="o">/</span><span class="n">adc_sar</span><span class="o">/</span><span class="n">yaml</span><span class="o">/</span><span class="n">adc_sar_spec</span><span class="o">.</span><span class="n">yaml</span> <span class="o">.</span>
<span class="n">cp</span> <span class="n">laygo</span><span class="o">/</span><span class="n">generators</span><span class="o">/</span><span class="n">adc_sar</span><span class="o">/</span><span class="n">yaml</span><span class="o">/</span><span class="n">adc_sar_size</span><span class="o">.</span><span class="n">yaml</span> <span class="o">.</span>
<span class="n">cp</span> <span class="o">-</span><span class="n">r</span> <span class="n">laygo</span><span class="o">/</span><span class="n">generators</span><span class="o">/</span><span class="n">adc_sar</span><span class="o">/</span><span class="n">BagModules</span><span class="o">/</span><span class="n">adc_sar_templates</span> <span class="n">BagModules</span><span class="o">/</span>
<span class="n">cp</span> <span class="o">-</span><span class="n">r</span> <span class="n">laygo</span><span class="o">/</span><span class="n">generators</span><span class="o">/</span><span class="n">adc_sar</span><span class="o">/</span><span class="n">adc_sar_templates</span> <span class="o">.</span>
<span class="n">cp</span> <span class="o">-</span><span class="n">r</span> <span class="n">laygo</span><span class="o">/</span><span class="n">generators</span><span class="o">/</span><span class="n">adc_sar</span><span class="o">/</span><span class="n">adc_sar_testbenches</span> <span class="o">.</span>
</pre></div>
</div>
<blockquote>
<div><p>Note: some repos may already have those files in their working
directories.</p>
</div></blockquote>
</li>
<li><p class="first">Add library definitions to your cds.lib (some distributions use cds.lib.core instead of cds.lib)</p>
<p><em>In cds.lib</em></p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">DEFINE</span> <span class="n">adc_sar_templates</span> <span class="o">./</span><span class="n">adc_sar_templates</span>
<span class="n">DEFINE</span> <span class="n">adc_sar_testbenches</span> <span class="o">./</span><span class="n">adc_sar_testbenches</span>
</pre></div>
</div>
</li>
<li><p class="first">Open bag_lib.defs and remove the definition of adc_sar_templates if
exist</p>
<p><em>In bag_lib.defs</em></p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">adc_sar_templates</span> <span class="n">BagModules</span> <span class="c1">#remove this</span>
</pre></div>
</div>
</li>
<li><p class="first">Run virtuoso and type the following command in CIW.</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">load</span> <span class="s2">&quot;start_bag.il&quot;</span>
</pre></div>
</div>
</li>
<li><p class="first">Open <strong>adc_sar_templates/capdac</strong> and update the library name of C0 and
CDAC0 to <strong>(technology_name)_micretemplates_dense</strong>, as shown below.</p>
<p><img alt="../_images/tisaradc_capdac_template.png" src="../_images/tisaradc_capdac_template.png" />CDAC</p>
</li>
<li><p class="first">Launch bag and run the following import script.</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">run</span> <span class="n">laygo</span><span class="o">/</span><span class="n">generators</span><span class="o">/</span><span class="n">adc_sar</span><span class="o">/</span><span class="n">adc_sar_import</span><span class="o">.</span><span class="n">py</span>
</pre></div>
</div>
</li>
<li><p class="first">In the IPython interpreter, type the following command to construct
the template and grid database. (Make sure proper techlib is attached
to the microtemplate library)</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">run</span> <span class="n">laygo</span><span class="o">/</span><span class="n">labs</span><span class="o">/</span><span class="n">lab2_a_gridlayoutgenerator_constructtemplate</span><span class="o">.</span><span class="n">py</span>
</pre></div>
</div>
</li>
<li><p class="first">Run the following command to generate the logic gate template
library. The library name will be (technology_name)_logic_templates.</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">run</span> <span class="n">laygo</span><span class="o">/</span><span class="n">generators</span><span class="o">/</span><span class="n">logic</span><span class="o">/</span><span class="n">logic_templates_layout_generator</span><span class="o">.</span><span class="n">py</span>
</pre></div>
</div>
</li>
</ol>
</div>
<div class="section" id="setting-up-parameters">
<h2>Setting up parameters<a class="headerlink" href="#setting-up-parameters" title="Permalink to this headline">¶</a></h2>
<p>ADC schematic and layout are constructed based on spec/size parameters
defined in 2 configuration files in <strong>YAML</strong> format
(<strong>adc_sar_spec.yaml, adc_sar_size.yaml</strong>).</p>
<p>Following parameters are defined in the configuration files:</p>
<ol class="simple">
<li>adc_sar_spec.yaml<ul>
<li><strong>temp</strong>: nominal temperature</li>
<li><strong>temp_min</strong>: minimum temperature</li>
<li><strong>temp_max</strong>: maximum temperature</li>
<li><strong>v_in</strong>: nominal input swing (single ended)</li>
<li><strong>v_in_max</strong>: maximum input swing</li>
<li><strong>v_in_cm</strong>: nominal inpuut common mode</li>
<li><strong>n_bit</strong>: number of output bits</li>
<li><strong>n_bit_cal</strong>: number of output bits after digital calibration</li>
<li><strong>fsamp</strong>: effective sampling rate</li>
<li><strong>n_interleave</strong>: interleaving ratio</li>
<li><strong>c_unit</strong>: minimum unit capacitance of CDAC</li>
<li><strong>c_ground</strong>: grounded parasitic capacitance of c_unit</li>
<li><strong>c_delta</strong>: maximum capacitance mismatch of c_unit (normalized by
c_unit)</li>
<li><strong>n_bit_samp_noise</strong>: standard deviation of sampling noise (in bits)</li>
<li><strong>n_bit_samp_settle</strong>: maximum sampler settling error in bits</li>
<li><strong>n_bit_comp_noise</strong>: standard deviation of comparator noise in bits</li>
<li><strong>rdx_array</strong>: CDAC radix array</li>
<li><strong>rdx_enob</strong>: Target ENOB after calibration</li>
<li><strong>cycle_comp</strong>: Comparator timing budget in cycle</li>
<li><strong>cycle_logic</strong>: Logic timing budget in cycle</li>
<li><strong>cycle_dac</strong>: DAC timing budget in cycle</li>
<li><strong>vdd</strong>: nominal supply voltage</li>
<li><strong>vdd_min</strong>: minimum supply voltage</li>
<li><strong>vdd_max</strong>: maximum supply voltage</li>
<li><strong>trf_fo4</strong>: nominal logic transition timing</li>
<li><strong>tfo4</strong>: nominal fo4 delay</li>
<li><strong>samp_use_laygo</strong>: True if laygo is used for sampler generation. If false, AnalogBase is used</li>
<li><strong>samp_with_tgate</strong>: True if T-gate sampler is used. IF false, NMOS-only sampler is used. Valid only if laygo is used for sampler generation.</li>
<li><strong>ret_use_laygo</strong>: True if laygo is used for retimer generation. If false, AnalogBase is used</li>
<li><strong>pmos_body</strong>: Default: VDD. Use VSS if flipped well is used.</li>
<li><strong>use_offset</strong>: True if offset calibration is used for the comparator.</li>
<li><strong>clk_pulse_overlap</strong>: Default: False. If true, sampling clock pulses for adjacent ADC slices will be overlapped.</li>
</ul>
</li>
<li>adc_sar_size.yaml<ul>
<li><strong>device_intent</strong>: device intent (i.e. standard, lvt, hvt)</li>
<li><strong>lch</strong>: device channel length</li>
<li><strong>nw</strong>: width (number of fins) of unit NMOS</li>
<li><strong>pw</strong>: width (number of fins) of unit PMOS</li>
<li><strong>capdac</strong><ul>
<li><strong>c_m</strong>: multiplier of CDAC unit capacitor</li>
<li><strong>num_bits_horizontal</strong>: CDAC number of bits in horizontal direction</li>
<li><strong>num_bits_vertical</strong>: CDAC number of bits in vertical direction</li>
</ul>
</li>
<li><strong>capdrv</strong><ul>
<li><strong>m_list</strong>: cap driver multiplier list</li>
<li><strong>space_offset</strong>: cap driver spacing parameter, for routing</li>
</ul>
</li>
<li><strong>salatch</strong><ul>
<li><strong>doubleSA</strong>: True if double-tail sense amplifier is used</li>
<li><strong>m</strong>: strongArm latch input device sizing</li>
<li><strong>m_buf</strong>: strongArm latch output buffer sizing</li>
<li><strong>m_d</strong>: double-tail SA (second stage) input device sizing</li>
<li><strong>m_rgnn</strong>: strongArm latch regenerative latch sizing</li>
<li><strong>m_rgnp_d</strong>: double-tail SA (second stage) regenerative latch sizing</li>
<li><strong>m_rst</strong>: strongArm latch reset device sizing</li>
<li><strong>m_rst_d</strong>: double-tail SA (second stage) reset device sizing</li>
</ul>
</li>
<li><strong>sarfsm</strong><ul>
<li><strong>m</strong>: SAR FSM sizing</li>
</ul>
</li>
<li><strong>sarlogic</strong><ul>
<li><strong>m</strong>: SAR logic sizing</li>
<li><strong>num_inv_bb</strong>: Length of inverter chain for bottom-plate timing calibration</li>
</ul>
</li>
<li><strong>sarclkgen</strong><ul>
<li><strong>fast</strong>: Fast mode - forced negative SARCLK (comparator clock) edge</li>
<li><strong>fo</strong>: SARCLK buffer fanout</li>
<li><strong>m</strong>: SARCLK generator sizing</li>
<li><strong>ndelay</strong>: For fast mode, # of delay units for negative edge</li>
</ul>
</li>
<li><strong>sarret</strong><ul>
<li><strong>m</strong>: SAR logic output retimer sizing</li>
<li><strong>fo</strong>: SAR logic output retimer buffer fanout</li>
</ul>
</li>
<li><strong>sarabe_m_space_left_4x</strong>: number of space cells</li>
<li><strong>sarabe_supply_rail_mode</strong>: Default:0. If VDD/VSS short is observed in “sar” hierarchy, use 1 and regenerate sarabe.</li>
<li><strong>sampler_nmos</strong>: for AnalogBase sampler<ul>
<li><strong>fg_inbuf_list</strong>: input sampling clock buffer sizing</li>
<li><strong>fg_outbuf_list</strong>: output sampling clock buffer sizing</li>
<li><strong>fgn</strong>: sampler sizing</li>
<li><strong>nduml</strong>: # of dummy at the left side</li>
<li><strong>ndumr</strong>: # of dummy at the right side</li>
<li><strong>wn</strong>: NMOS width</li>
<li><strong>wp</strong>: PMOS width</li>
</ul>
</li>
<li><strong>sarsamp</strong>: for Laygo sampler<ul>
<li><strong>m_inbuf_list</strong>: input sampling clock buffer sizing</li>
<li><strong>m_outbuf_list</strong>: output sampling clock buffer sizing</li>
<li><strong>m_sw</strong>: unit sampler sizing</li>
<li><strong>m_sw_arr</strong>: # of unit sampler</li>
</ul>
</li>
<li><strong>slice_order</strong>: Order of ADC slices, even number on the left side</li>
<li><strong>clk_dis_capsw</strong><ul>
<li><strong>m</strong>: clock generator capdac driving switch sizing</li>
</ul>
</li>
<li><strong>clk_dis_cell</strong><ul>
<li><strong>m_dff</strong>: DFF sizing</li>
<li><strong>m_inv1</strong>: DFF Q buffer sizing (1st)</li>
<li><strong>m_inv2</strong>: DFF Q buffer sizing (2nd)</li>
<li><strong>m_tgate</strong>: Clock output tgate sizing</li>
</ul>
</li>
<li><strong>clk_dis_cdac</strong><ul>
<li><strong>m</strong>: multiplier of CDAC unit capacitor</li>
<li><strong>num_bits</strong>: CDAC number of bits</li>
</ul>
</li>
<li><strong>clk_dis_htree</strong><ul>
<li><strong>m_clko</strong>: number of tracks for clk_dis output clock</li>
<li><strong>m_track</strong>: number of tracks for input clock H-tree</li>
</ul>
</li>
<li><strong>retimer</strong><ul>
<li><strong>ret_m_ibuf</strong>: input clock buffer sizing (last stage: ret_m_ibuf x 16)</li>
<li><strong>ret_m_latch</strong>: retimer latch sizing</li>
<li><strong>ret_m_obuf</strong>: output clock buffer sizing (ret_m_obuf x 4)</li>
<li><strong>ret_m_sr</strong>: duty-cycle correcting SR latch sizing</li>
<li><strong>ret_m_srbuf</strong>: SR latch output buffer sizing</li>
</ul>
</li>
</ul>
</li>
</ol>
<p>For the starting point, following preset files are provided. They are
not 100% finalized, but will serve well for initializations.</p>
<ol class="simple">
<li><strong>laygo/generators/adc_sar/yaml/adc_sar_spec(size).yaml</strong> : 8-way interleaved, 9bit ADC with digital
calibration.</li>
</ol>
</div>
<div class="section" id="tisaradc-architecture">
<h2>TISARADC architecture<a class="headerlink" href="#tisaradc-architecture" title="Permalink to this headline">¶</a></h2>
<p>TISARADC is composed of 4 parts in the top level: ADC core, clock
generator, output retimer and biasing.</p>
<ul class="simple">
<li>The <strong>ADC core</strong> performs the actual conversion operation. It is
composed of multi-phased sampling frontend and N subADC that
converts the actual ADC operation at (sampling_rate/N), where N is
the interleaving ratio.</li>
<li>The <strong>clock generator</strong> receives the high frequency clock at sampling
rate, generates multi-phased clock for the interleaved ADC operation.</li>
<li>The <strong>output retimer</strong> receives the output from the ADC core, aligns
multi-phased signals to a single clock to be received by the
following digital backend.</li>
</ul>
<p><img alt="../_images/tisaradc_architecture.png" src="../_images/tisaradc_architecture.png" />TISARADC</p>
</div>
<div class="section" id="subadc-frontend-layout-generation">
<h2>SubADC frontend layout generation<a class="headerlink" href="#subadc-frontend-layout-generation" title="Permalink to this headline">¶</a></h2>
<p>The frontend of subADCs is composed of three parts: capdac (CDAC),
strongArm comparator (salatch), cap driver (capdrv). In the proposed
flow, the ‘very’ frontend sampling switches are not the part of
subADC frontend because they are designed separately, but obviously
this is not the only way of partition.</p>
<ol>
<li><p class="first">The first block to be generated is CDAC, since this generator
assumes the horizontal dimension is limited by CDAC size in x-direction.
In order to generate CDAC layout, type:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">run</span> <span class="n">laygo</span><span class="o">/</span><span class="n">generators</span><span class="o">/</span><span class="n">adc_sar</span><span class="o">/</span><span class="n">adc_sar_capdac_layout_generator</span><span class="o">.</span><span class="n">py</span>
</pre></div>
</div>
<p>This command will create a CDAC layout in
<strong>adc_sar_generated/capdac</strong>, as shown below.</p>
<p><img alt="../_images/tisaradc_capdac.png" src="../_images/tisaradc_capdac.png" />CDAC</p>
<ul class="simple">
<li>The capdac generator reads <strong>n_bit</strong> and <strong>rdx_array</strong> parameters
from <strong>adc_sar_spec.yaml</strong>, and <strong>capdac_c_m</strong>,
<strong>capdac_num_bits_vertical</strong>, <strong>capdac_num_bits_horizontal</strong>
parameters from <strong>adc_sar_size.yaml</strong> (or use default settings in
the python code if <strong>load_from_file</strong> is set to <strong>false</strong>), users
can update those parameters and regenerate the capdac. It will
create a new CDAC with different shapes, as shown below.</li>
</ul>
<p><img alt="../_images/tisaradc_capdac_architecture.png" src="../_images/tisaradc_capdac_architecture.png" />CDAC</p>
<p><img alt="../_images/tisaradc_capdac2.png" src="../_images/tisaradc_capdac2.png" />CDAC</p>
<ul>
<li><p class="first">If you want to generate the schematic as well, type:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">run</span> <span class="n">laygo</span><span class="o">/</span><span class="n">generators</span><span class="o">/</span><span class="n">adc_sar</span><span class="o">/</span><span class="n">adc_sar_capdac_schematic_generator</span><span class="o">.</span><span class="n">py</span>
</pre></div>
</div>
<p>The figure shown below is one example of generated schematic.
Note that CDAC capacitors (I0-I7) are arrayed, with radix
parameters specified by <strong>rdx_array</strong>.</p>
</li>
</ul>
<p><img alt="../_images/tisaradc_capdac_sch.png" src="../_images/tisaradc_capdac_sch.png" />CDAC</p>
<ul>
<li><p class="first">The schematic generation is not required for full-ADC
generations, since you can generate the whole ADC schematic by
running a top-cell generation script (unlike the layout counterpart,
which requires running several scripts in series to generate the
entire ADC). The CDAC schematic generation is used for cell level
verifications though, such as LVS or transfer curve extraction. For
LVS, type:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">run</span> <span class="n">laygo</span><span class="o">/</span><span class="n">generators</span><span class="o">/</span><span class="n">adc_sar</span><span class="o">/</span><span class="n">adc_sar_capdac_lvs</span><span class="o">.</span><span class="n">py</span>
</pre></div>
</div>
<p>It will give a <strong>lvs passed</strong>  message if the design is LVS
clean.</p>
<blockquote>
<div><p>Note: BAG2_cds_ff_mpt / FreePDK45 does not support LVS &amp;
extraction at this moment. Skip these steps for those processes</p>
</div></blockquote>
</li>
<li><p class="first">For parasitic extraction, type the following command.</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">run</span> <span class="n">laygo</span><span class="o">/</span><span class="n">generators</span><span class="o">/</span><span class="n">adc_sar</span><span class="o">/</span><span class="n">adc_sar_capdac_extract</span><span class="o">.</span><span class="n">py</span>
</pre></div>
</div>
<blockquote>
<div><p>Note: this step could take a long time, depending on your
extraction setup. Skip this if you just want to quickly go
through steps.</p>
</div></blockquote>
</li>
<li><p class="first">You can run simulations on CDAC via BAG framework. The following
command will launch the transfer curve simulation with
schematic netlists. For the post-extract simulation, set
<strong>extracted = True</strong> in the script.</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">run</span> <span class="n">laygo</span><span class="o">/</span><span class="n">generators</span><span class="o">/</span><span class="n">adc_sar</span><span class="o">/</span><span class="n">adc_sar_capdac_verify</span><span class="o">.</span><span class="n">py</span>
</pre></div>
</div>
<p><img alt="../_images/tisaradc_capsim1.png" src="../_images/tisaradc_capsim1.png" />CDAC testbench options</p>
<p><img alt="../_images/tisaradc_capsim2.png" src="../_images/tisaradc_capsim2.png" />CDAC curve</p>
<p><img alt="../_images/tisaradc_capsim3.png" src="../_images/tisaradc_capsim3.png" />CDAC noise</p>
</li>
</ul>
</li>
<li><p class="first">After CDAC generation, PMOS-input sense amplifier layout can be generated by
running:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">run</span> <span class="n">laygo</span><span class="o">/</span><span class="n">generators</span><span class="o">/</span><span class="n">adc_sar</span><span class="o">/</span><span class="n">adc_sar_salatch_pmos_layout_generator</span><span class="o">.</span><span class="n">py</span>
</pre></div>
</div>
<p><img alt="../_images/tisaradc_salatch_wDummy.png" src="../_images/tisaradc_salatch_wDummy.png" />salatch</p>
<p>Note that the generator assumes the sense amplifier width is narrower than 2x of the CDAC width.</p>
<ul>
<li><p class="first">Two topologies available: StrongArm latch and double-tail sense amplifier</p>
</li>
<li><p class="first">Here are additional scripts regarding the strongArm latch:</p>
<ol class="simple">
<li><strong>adc_sar_salatch_pmos_size.py</strong>: transistor size calculator</li>
</ol>
<p><img alt="../_images/tisaradc_salatch_size.png" src="../_images/tisaradc_salatch_size.png" />salatch</p>
<ol class="simple">
<li><strong>adc_sar_salatch_pmos_schematic_generator.py</strong>: schematic
generation</li>
<li><strong>adc_sar_salatch_pmos_schematic_lvs.py</strong>: LVS</li>
<li><strong>adc_sar_salatch_pmos_schematic_extract.py</strong>: RC extraction</li>
<li><strong>adc_sar_salatch_pmos_verify.py</strong>: verifications (clk-q,
noise)</li>
</ol>
<p><img alt="../_images/tisaradc_salatch_verify.png" src="../_images/tisaradc_salatch_verify.png" />salatch</p>
</li>
</ul>
</li>
<li><p class="first">The next step is generating capacitor drivers that drive CDAC. Run
the following scripts:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">run</span> <span class="n">laygo</span><span class="o">/</span><span class="n">generators</span><span class="o">/</span><span class="n">adc_sar</span><span class="o">/</span><span class="n">adc_sar_capdrv_nsw_layout_generator</span><span class="o">.</span><span class="n">py</span>
<span class="n">run</span> <span class="n">laygo</span><span class="o">/</span><span class="n">generators</span><span class="o">/</span><span class="n">adc_sar</span><span class="o">/</span><span class="n">adc_sar_capdrv_nsw_array_layout_generator</span><span class="o">.</span><span class="n">py</span>
</pre></div>
</div>
<p>This is a 2-step generation; in the first script, individual driver
cells are generated. The second script places driver cells (with
the sizing parameters defined by <strong>capdrv_m_list</strong> in
<strong>adc_sar_size.yaml</strong>.</p>
<p><img alt="../_images/tisaradc_capdrv_structure.png" src="../_images/tisaradc_capdrv_structure.png" />capdrv</p>
<p><img alt="../_images/tisaradc_capdrv_m_list.png" src="../_images/tisaradc_capdrv_m_list.png" />capdrv</p>
<p>Here’s one example layout of the capdrv.</p>
<p><img alt="../_images/tisaradc_capdrv.png" src="../_images/tisaradc_capdrv.png" />capdrv</p>
<p>Here’s the capdrv_array layout (primitive cells are hidden).</p>
<p><img alt="../_images/tisaradc_capdrv_array.png" src="../_images/tisaradc_capdrv_array.png" />capdrv</p>
</li>
<li><p class="first">Now it’s time to generate the frontend top layout/schematic. Type:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">run</span> <span class="n">laygo</span><span class="o">/</span><span class="n">generators</span><span class="o">/</span><span class="n">adc_sar</span><span class="o">/</span><span class="n">adc_sar_sarafe_nsw_layout_generator</span><span class="o">.</span><span class="n">py</span>
<span class="n">run</span> <span class="n">laygo</span><span class="o">/</span><span class="n">generators</span><span class="o">/</span><span class="n">adc_sar</span><span class="o">/</span><span class="n">adc_sar_sarafe_nsw_schematic_generator</span><span class="o">.</span><span class="n">py</span>
<span class="n">run</span> <span class="n">laygo</span><span class="o">/</span><span class="n">generators</span><span class="o">/</span><span class="n">adc_sar</span><span class="o">/</span><span class="n">adc_sar_sarafe_nsw_lvs</span><span class="o">.</span><span class="n">py</span>
</pre></div>
</div>
<p>The commands will create a layout (and schematic) of <strong>sarafe_nsw</strong>,
which is the frontend top of subADC, and run LVS. Try different
presets introduced before and see if designs are generated properly.</p>
<p><img alt="../_images/tisaradc_sarafe.png" src="../_images/tisaradc_sarafe.png" />sarafe</p>
</li>
</ol>
</div>
<div class="section" id="subadc-backend-layout-generation">
<h2>SubADC backend layout generation<a class="headerlink" href="#subadc-backend-layout-generation" title="Permalink to this headline">¶</a></h2>
<ol>
<li><p class="first">The backend of subADCs is composed of FSM(sarfsm), SAR logic(sarlogic),
clock generator(sarclkgen), and retimer(sarret).</p>
<p><img alt="../_images/tisaradc_sarabe_architecture.png" src="../_images/tisaradc_sarabe_architecture.png" />sarabe</p>
<ul class="simple">
<li>SAR FSM: generates window signals that determines which SAR bit
corresponds to the current sense amplifier output.</li>
<li>SAR logic: generates capdac control signal</li>
</ul>
<p><img alt="../_images/tisaradc_sarlogic_timingdiagram.png" src="../_images/tisaradc_sarlogic_timingdiagram.png" />sarlogic</p>
<p>There are two path to the SAR logic, SA output and CLKgen/FSM,
so timing between them should be checked. (t_ckgen + t_fsm + t_hold &lt; T_SARCLK/2)</p>
<p><img alt="../_images/tisaradc_sarlogic_timingcheck.png" src="../_images/tisaradc_sarlogic_timingcheck.png" />sarlogic</p>
<p>Timing check script: adc_sar_sarabe_dualdelay_verify.py</p>
<ul>
<li><p class="first">SAR clock generator: generates the asynchronous clock for SAR search operation</p>
<ul class="simple">
<li>Fast mode on: clock pulsewidth is adjusted by a variable delay line. Clock pulse becomes narrower, eventually disappears.</li>
</ul>
<p><img alt="../_images/tisaradc_sarclkgen_faston.png" src="../_images/tisaradc_sarclkgen_faston.png" />sarclkgen</p>
<ul class="simple">
<li>Fast mode off: More like a ring oscillator. Clock pulse will not disappear.</li>
</ul>
<p><img alt="../_images/tisaradc_sarclkgen_fastoff.png" src="../_images/tisaradc_sarclkgen_fastoff.png" />sarclkgen</p>
</li>
<li><p class="first">SAR retimer: retimes the SAR logic output from the asynchronous clock domain with the synchoronous clock (sampling clock).</p>
</li>
<li><p class="first">SAR backend top</p>
</li>
</ul>
<p><img alt="../_images/tisaradc_sarabe.png" src="../_images/tisaradc_sarabe.png" />sarabe</p>
<p>Run following scripts to generate those building blocks.</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="c1">#FSM layout</span>
<span class="n">run</span> <span class="n">laygo</span><span class="o">/</span><span class="n">generators</span><span class="o">/</span><span class="n">adc_sar</span><span class="o">/</span><span class="n">adc_sar_sarfsm_layout_generator</span><span class="o">.</span><span class="n">py</span>
<span class="c1">#SAR logic</span>
<span class="n">run</span> <span class="n">laygo</span><span class="o">/</span><span class="n">generators</span><span class="o">/</span><span class="n">adc_sar</span><span class="o">/</span><span class="n">adc_sar_sarlogic_wret_layout_generator</span><span class="o">.</span><span class="n">py</span>
<span class="n">run</span> <span class="n">laygo</span><span class="o">/</span><span class="n">generators</span><span class="o">/</span><span class="n">adc_sar</span><span class="o">/</span><span class="n">adc_sar_sarlogic_wret_array_layout_generator</span><span class="o">.</span><span class="n">py</span>
<span class="c1">#SAR clock generator</span>
<span class="n">run</span> <span class="n">laygo</span><span class="o">/</span><span class="n">generators</span><span class="o">/</span><span class="n">adc_sar</span><span class="o">/</span><span class="n">adc_sar_sarclkdelay_layout_generator</span><span class="o">.</span><span class="n">py</span>
<span class="n">run</span> <span class="n">laygo</span><span class="o">/</span><span class="n">generators</span><span class="o">/</span><span class="n">adc_sar</span><span class="o">/</span><span class="n">adc_sar_sarclkgen_core_static2_layout_generator</span><span class="o">.</span><span class="n">py</span>
<span class="n">run</span> <span class="n">laygo</span><span class="o">/</span><span class="n">generators</span><span class="o">/</span><span class="n">adc_sar</span><span class="o">/</span><span class="n">adc_sar_sarclkgen_static_layout_generator</span><span class="o">.</span><span class="n">py</span>
<span class="c1">#SAR retimer</span>
<span class="n">run</span> <span class="n">laygo</span><span class="o">/</span><span class="n">generators</span><span class="o">/</span><span class="n">adc_sar</span><span class="o">/</span><span class="n">adc_sar_sarret_wckbuf_layout_generator</span><span class="o">.</span><span class="n">py</span>
<span class="c1">#spacing elements for routing/filling</span>
<span class="n">run</span> <span class="n">laygo</span><span class="o">/</span><span class="n">generators</span><span class="o">/</span><span class="n">adc_sar</span><span class="o">/</span><span class="n">adc_sar_space_layout_generator</span><span class="o">.</span><span class="n">py</span>
<span class="c1">#SAR backend generation</span>
<span class="n">run</span> <span class="n">laygo</span><span class="o">/</span><span class="n">generators</span><span class="o">/</span><span class="n">adc_sar</span><span class="o">/</span><span class="n">adc_sar_sarabe_dualdelay_layout_generator</span><span class="o">.</span><span class="n">py</span>
</pre></div>
</div>
</li>
<li><p class="first">For schematic generation, run scripts. Again, BAG is generating
schematics in hierarachical order, so you don’t need to run these
scripts if you want to generate in top level.</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="c1">#FSM layout</span>
<span class="n">run</span> <span class="n">laygo</span><span class="o">/</span><span class="n">generators</span><span class="o">/</span><span class="n">adc_sar</span><span class="o">/</span><span class="n">adc_sar_sarfsm_schematic_generator</span><span class="o">.</span><span class="n">py</span>
<span class="c1">#SAR logic</span>
<span class="n">run</span> <span class="n">laygo</span><span class="o">/</span><span class="n">generators</span><span class="o">/</span><span class="n">adc_sar</span><span class="o">/</span><span class="n">adc_sar_sarlogic_wret_array_schematic_generator</span><span class="o">.</span><span class="n">py</span>
<span class="c1">#SAR clock generator</span>
<span class="n">run</span> <span class="n">laygo</span><span class="o">/</span><span class="n">generators</span><span class="o">/</span><span class="n">adc_sar</span><span class="o">/</span><span class="n">adc_sar_sarclkgen_static_schematic_generator</span><span class="o">.</span><span class="n">py</span>
<span class="c1">#SAR retimer</span>
<span class="n">run</span> <span class="n">laygo</span><span class="o">/</span><span class="n">generators</span><span class="o">/</span><span class="n">adc_sar</span><span class="o">/</span><span class="n">adc_sar_sarret_wckbuf_schematic_generator</span><span class="o">.</span><span class="n">py</span>
<span class="c1">#spacing elements for routing/filling</span>
<span class="n">run</span> <span class="n">laygo</span><span class="o">/</span><span class="n">generators</span><span class="o">/</span><span class="n">adc_sar</span><span class="o">/</span><span class="n">adc_sar_space_schematic_generator</span><span class="o">.</span><span class="n">py</span>
<span class="c1">#SAR backend generation</span>
<span class="n">run</span> <span class="n">laygo</span><span class="o">/</span><span class="n">generators</span><span class="o">/</span><span class="n">adc_sar</span><span class="o">/</span><span class="n">adc_sar_sarabe_dualdelay_schematic_generator</span><span class="o">.</span><span class="n">py</span>
</pre></div>
</div>
</li>
<li><p class="first">The frontend and backend can be integrated by running following
scripts.</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="c1"># layout</span>
<span class="n">run</span> <span class="n">laygo</span><span class="o">/</span><span class="n">generators</span><span class="o">/</span><span class="n">adc_sar</span><span class="o">/</span><span class="n">adc_sar_sar_layout_generator</span><span class="o">.</span><span class="n">py</span>
<span class="c1"># schematic</span>
<span class="n">run</span> <span class="n">laygo</span><span class="o">/</span><span class="n">generators</span><span class="o">/</span><span class="n">adc_sar</span><span class="o">/</span><span class="n">adc_sar_sar_schematic_generator</span><span class="o">.</span><span class="n">py</span>
</pre></div>
</div>
<p><img alt="../_images/tisaradc_sar.png" src="../_images/tisaradc_sar.png" />sar</p>
<ul class="simple">
<li>Use “sarabe_supply_rail_mode” in adc_sar_size.yaml to avoid VDD/VSS short.</li>
</ul>
</li>
</ol>
</div>
<div class="section" id="subadc-switch-generation">
<h2>SubADC switch generation<a class="headerlink" href="#subadc-switch-generation" title="Permalink to this headline">¶</a></h2>
<p>The sampling frontend can be generated either from laygo or AnalogBase.
While the sampler generated from AnalogBase (written by Eric Chang) is
more flexible, associated APIs need to be set up (which is not for the
cds_ff_mpt technology), so laygo based sampler is used for this example.</p>
<p>Sizing script gives a simple calculation using the extracted MOS data.</p>
<p><img alt="../_images/tisaradc_sarsamp_size.png" src="../_images/tisaradc_sarsamp_size.png" />sarsamp</p>
<p>Run the following script to generate the sampling switches.</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="c1"># size</span>
<span class="n">run</span> <span class="n">laygo</span><span class="o">/</span><span class="n">generators</span><span class="o">/</span><span class="n">adc_sar</span><span class="o">/</span><span class="n">adc_sar_sarsamp_size</span><span class="o">.</span><span class="n">py</span>
<span class="c1"># layout</span>
<span class="n">run</span> <span class="n">laygo</span><span class="o">/</span><span class="n">generators</span><span class="o">/</span><span class="n">adc_sar</span><span class="o">/</span><span class="n">adc_sar_sarsamp_layout_generator</span><span class="o">.</span><span class="n">py</span>
<span class="c1"># schematic</span>
<span class="n">run</span> <span class="n">laygo</span><span class="o">/</span><span class="n">generators</span><span class="o">/</span><span class="n">adc_sar</span><span class="o">/</span><span class="n">adc_sar_sarsamp_schematic_generator</span><span class="o">.</span><span class="n">py</span>
<span class="c1"># testbench</span>
<span class="n">run</span> <span class="n">laygo</span><span class="o">/</span><span class="n">generators</span><span class="o">/</span><span class="n">adc_sar</span><span class="o">/</span><span class="n">adc_sar_sarsamp_verify</span><span class="o">.</span><span class="n">py</span>
</pre></div>
</div>
<p><img alt="../_images/tisaradc_sarsamp.png" src="../_images/tisaradc_sarsamp.png" />sarsamp</p>
<p>If the AnalogBase is set up for your technology, these scripts will
generate the sampling switches.</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="c1"># layout</span>
<span class="n">run</span> <span class="n">laygo</span><span class="o">/</span><span class="n">generators</span><span class="o">/</span><span class="n">adc_sar</span><span class="o">/</span><span class="n">sampler_nmos_layout_generator</span><span class="o">.</span><span class="n">py</span>
<span class="c1"># schematic</span>
<span class="n">run</span> <span class="n">laygo</span><span class="o">/</span><span class="n">generators</span><span class="o">/</span><span class="n">adc_sar</span><span class="o">/</span><span class="n">sampler_nmos_schematic_generator</span><span class="o">.</span><span class="n">py</span>
</pre></div>
</div>
<p>Note that the Laygo provides a transmission gate switch option, but the AnalogBase provides guardring option.</p>
</div>
<div class="section" id="subadc-top-generation">
<h2>SubADC top generation<a class="headerlink" href="#subadc-top-generation" title="Permalink to this headline">¶</a></h2>
<p>If all subblocks are generated sucessfully, the SubADC top (sar_wsamp)
can be easily generated by placing and routing subcells. Run the following
scripts to generate the SubADC top.</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="c1"># layout</span>
<span class="n">run</span> <span class="n">laygo</span><span class="o">/</span><span class="n">generators</span><span class="o">/</span><span class="n">adc_sar</span><span class="o">/</span><span class="n">adc_sar_sar_wsamp_layout_generator</span><span class="o">.</span><span class="n">py</span>
<span class="c1"># schematic</span>
<span class="n">run</span> <span class="n">laygo</span><span class="o">/</span><span class="n">generators</span><span class="o">/</span><span class="n">adc_sar</span><span class="o">/</span><span class="n">adc_sar_sar_wsamp_schematic_generator</span><span class="o">.</span><span class="n">py</span>
</pre></div>
</div>
<p>The generated layouts shown below are from the full-stack subADC
generation with different settings (9b, 6b, 10bits and different
sizing parameters).</p>
<p><img alt="example/images/tisaradc_sar_wsamp.png" src="example/images/tisaradc_sar_wsamp.png" />sar</p>
</div>
<div class="section" id="subadc-testbench">
<h2>SubADC testbench<a class="headerlink" href="#subadc-testbench" title="Permalink to this headline">¶</a></h2>
<p>Timing check: adc_sar_testbenches/sar_wsamp_9b_tb_tran_timing</p>
<p>Static testbench: adc_sar_testbenches/sar_wsamp_9b_tb_tran_static (ADC curve, calibration map, SNDR)</p>
<p><img alt="../_images/tisaradc_sarwsamp_testbench1.png" src="../_images/tisaradc_sarwsamp_testbench1.png" />ADC curve</p>
<p><img alt="../_images/tisaradc_sarwsamp_testbench2.png" src="../_images/tisaradc_sarwsamp_testbench2.png" />SNDR</p>
</div>
<div class="section" id="array-generation">
<h2>Array generation<a class="headerlink" href="#array-generation" title="Permalink to this headline">¶</a></h2>
<p>The SAR array can be easily made from running the following scripts.</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="c1"># layout</span>
<span class="n">run</span> <span class="n">laygo</span><span class="o">/</span><span class="n">generators</span><span class="o">/</span><span class="n">adc_sar</span><span class="o">/</span><span class="n">adc_sar_sar_wsamp_array_layout_generator</span><span class="o">.</span><span class="n">py</span>
<span class="c1"># schematic</span>
<span class="n">run</span> <span class="n">laygo</span><span class="o">/</span><span class="n">generators</span><span class="o">/</span><span class="n">adc_sar</span><span class="o">/</span><span class="n">adc_sar_sar_wsamp_array_schematic_generator</span><span class="o">.</span><span class="n">py</span>
</pre></div>
</div>
<p><img alt="example/images/tisaradc_sar_wsamp_array.png" src="example/images/tisaradc_sar_wsamp_array.png" />sar</p>
</div>
<div class="section" id="clocking-path-generation">
<h2>Clocking path generation<a class="headerlink" href="#clocking-path-generation" title="Permalink to this headline">¶</a></h2>
<p>Zhongkai Wang and Woorham Bae made schematic and layout generators for the clock
generation. The clock generator is basically a shift-register based divider,
and each of the divided phaes is assinged to an ADC slice.
The order of ADC slices is free to change, as long as we do not mess up the even and odd order.</p>
<p><img alt="../_images/tisaradc_clkdis_diagram.png" src="../_images/tisaradc_clkdis_diagram.png" />clkdis</p>
<p><img alt="../_images/tisaradc_clkdis_order.png" src="../_images/tisaradc_clkdis_order.png" />clkdis</p>
<p>The clock generator provides two modes: short pulse mode (default) and 2x pulse mode.</p>
<p><img alt="../_images/tisaradc_clkdis_mode.png" src="../_images/tisaradc_clkdis_mode.png" />clkdis</p>
<p>Running following scripts will generate the clocking
frontend. (You don’t need this for non-interleaving ADCs)</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">run</span> <span class="n">laygo</span><span class="o">/</span><span class="n">generators</span><span class="o">/</span><span class="n">adc_sar</span><span class="o">/</span><span class="n">clk_dis_capsw_array_layout_generator</span><span class="o">.</span><span class="n">py</span>
<span class="n">run</span> <span class="n">laygo</span><span class="o">/</span><span class="n">generators</span><span class="o">/</span><span class="n">adc_sar</span><span class="o">/</span><span class="n">clk_dis_clk_dis_cell_layout_generator</span><span class="o">.</span><span class="n">py</span>
<span class="n">run</span> <span class="n">laygo</span><span class="o">/</span><span class="n">generators</span><span class="o">/</span><span class="n">adc_sar</span><span class="o">/</span><span class="n">clk_dis_capdac_layout_generator</span><span class="o">.</span><span class="n">py</span>
<span class="n">run</span> <span class="n">laygo</span><span class="o">/</span><span class="n">generators</span><span class="o">/</span><span class="n">adc_sar</span><span class="o">/</span><span class="n">clk_dis_viadel_cell_layout_generator</span><span class="o">.</span><span class="n">py</span>
<span class="n">run</span> <span class="n">laygo</span><span class="o">/</span><span class="n">generators</span><span class="o">/</span><span class="n">adc_sar</span><span class="o">/</span><span class="n">clk_dis_viadel_layout_generator</span><span class="o">.</span><span class="n">py</span>
<span class="n">run</span> <span class="n">laygo</span><span class="o">/</span><span class="n">generators</span><span class="o">/</span><span class="n">adc_sar</span><span class="o">/</span><span class="n">clk_dis_htree_layout_generator</span><span class="o">.</span><span class="n">py</span>
<span class="n">run</span> <span class="n">laygo</span><span class="o">/</span><span class="n">generators</span><span class="o">/</span><span class="n">adc_sar</span><span class="o">/</span><span class="n">clk_dis_viadel_htree_layout_generator</span><span class="o">.</span><span class="n">py</span>
<span class="n">run</span> <span class="n">laygo</span><span class="o">/</span><span class="n">generators</span><span class="o">/</span><span class="n">adc_sar</span><span class="o">/</span><span class="n">clk_dis_viadel_htree_schematic_generator</span><span class="o">.</span><span class="n">py</span>
</pre></div>
</div>
<p>The following picture shows generated clocking paths for different
interleaving ratio settings</p>
<p><img alt="example/images/tisaradc_clking.png" src="example/images/tisaradc_clking.png" />clkdis</p>
</div>
<div class="section" id="retimer">
<h2>Retimer<a class="headerlink" href="#retimer" title="Permalink to this headline">¶</a></h2>
<p>The retimer is generated either of Laygo and AnalogBase.</p>
<p><img alt="../_images/tisaradc_retimer.png" src="../_images/tisaradc_retimer.png" />retimer</p>
<p><img alt="../_images/tisaradc_retimer_diagram.png" src="../_images/tisaradc_retimer_diagram.png" />retimer</p>
<p>Laygo generator codes for the final retimer is written by Woorham Bae. Run
these scripts to generate the retimer schematic and layout.</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">run</span> <span class="n">laygo</span><span class="o">/</span><span class="n">generators</span><span class="o">/</span><span class="n">adc_sar</span><span class="o">/</span><span class="n">tisaradc_retimer_layout_generator</span><span class="o">.</span><span class="n">py</span>
<span class="n">run</span> <span class="n">laygo</span><span class="o">/</span><span class="n">generators</span><span class="o">/</span><span class="n">adc_sar</span><span class="o">/</span><span class="n">tisaradc_retimer_schematic_generator</span><span class="o">.</span><span class="n">py</span>
</pre></div>
</div>
<p>AnalogBase generator codes for the final retimer is written by Eric Chang. Run
these scripts to generate the retimer schematic and layout.</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">run</span> <span class="n">laygo</span><span class="o">/</span><span class="n">generators</span><span class="o">/</span><span class="n">adc_sar</span><span class="o">/</span><span class="n">adc_retimer_layout_generator</span><span class="o">.</span><span class="n">py</span>
<span class="n">run</span> <span class="n">laygo</span><span class="o">/</span><span class="n">generators</span><span class="o">/</span><span class="n">adc_sar</span><span class="o">/</span><span class="n">adc_retimer_schematic_generator</span><span class="o">.</span><span class="n">py</span>
</pre></div>
</div>
</div>
<div class="section" id="tisaradc-body-clock-sar-retimer">
<h2>TISARADC body (clock+sar+retimer)<a class="headerlink" href="#tisaradc-body-clock-sar-retimer" title="Permalink to this headline">¶</a></h2>
<p>Following scripts are for generating layout and schematic of TISARADC
body.</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">run</span> <span class="n">laygo</span><span class="o">/</span><span class="n">generators</span><span class="o">/</span><span class="n">adc_sar</span><span class="o">/</span><span class="n">tisaradc_body_core_layout_generator</span><span class="o">.</span><span class="n">py</span>
<span class="n">run</span> <span class="n">laygo</span><span class="o">/</span><span class="n">generators</span><span class="o">/</span><span class="n">adc_sar</span><span class="o">/</span><span class="n">tisaradc_body_core_schematic_generator</span><span class="o">.</span><span class="n">py</span>
</pre></div>
</div>
<p><img alt="../_images/tisaradc_body_core.png" src="../_images/tisaradc_body_core.png" />clkdis</p>
</div>
<div class="section" id="bias">
<h2>Bias<a class="headerlink" href="#bias" title="Permalink to this headline">¶</a></h2>
</div>
<div class="section" id="top">
<h2>Top<a class="headerlink" href="#top" title="Permalink to this headline">¶</a></h2>
</div>
<div class="section" id="full-stack-generation">
<h2>Full stack generation<a class="headerlink" href="#full-stack-generation" title="Permalink to this headline">¶</a></h2>
<p>in laygo/generators/adc_sar, there are various levels of full-stack
generators (generating all up to the specified hierarchy). Their filenames
end with <strong>fullstack_generator.py</strong></p>
</div>
<div class="section" id="contributors">
<h2>Contributors<a class="headerlink" href="#contributors" title="Permalink to this headline">¶</a></h2>
<p>The generator codes are written by Jaeduk Han, Woorham Bae, Eric Chang, Zhongkai Wang,
and Pengpeng Lu. This document is written by Jaeduk Han and Woorham Bae.</p>
</div>
</div>


           </div>
           
          </div>
          <footer>
  
    <div class="rst-footer-buttons" role="navigation" aria-label="footer navigation">
      
        <a href="../tech/setup.html" class="btn btn-neutral float-right" title="Setup" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right"></span></a>
      
      
        <a href="serdes.html" class="btn btn-neutral float-left" title="CMOS SERDES generator" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left"></span> Previous</a>
      
    </div>
  

  <hr/>

  <div role="contentinfo">
    <p>
        &copy; Copyright 2017, Jaeduk Han

    </p>
  </div>
  Built with <a href="http://sphinx-doc.org/">Sphinx</a> using a <a href="https://github.com/rtfd/sphinx_rtd_theme">theme</a> provided by <a href="https://readthedocs.org">Read the Docs</a>. 

</footer>

        </div>
      </div>

    </section>

  </div>
  


  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script>

  
  
    
   

</body>
</html>