<dec f='llvm/llvm/lib/Target/ARM/ARMISelLowering.h' l='329' type='855'/>
<doc f='llvm/llvm/lib/Target/ARM/ARMISelLowering.h' l='328'>// Load/Store of dual registers</doc>
<use f='llvm/build/lib/Target/ARM/ARMGenDAGISel.inc' l='55870' u='r' c='_ZN12_GLOBAL__N_115ARMDAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/ARM/ARMGenDAGISel.inc' l='55870' u='r' c='_ZN12_GLOBAL__N_115ARMDAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp' l='3695' c='_ZN12_GLOBAL__N_115ARMDAGToDAGISel6SelectEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='1674' c='_ZNK4llvm17ARMTargetLowering17getTargetNodeNameEj'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='9420' u='r' c='_ZNK4llvm17ARMTargetLowering9LowerLOADEPNS_6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGE'/>
