# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../vhdl_class.srcs/sources_1/new/CLA4.vhd" \

# Do not sort compile order
nosort
