# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do PROYEKAKHIR_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/modelsim.ini
# 
# vcom -93 -work work {C:/Users/PK Renaldy/Desktop/Proyek PSD/KALKULATOR.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:22 on May 16,2020
# vcom -reportprogress 300 -93 -work work C:/Users/PK Renaldy/Desktop/Proyek PSD/KALKULATOR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity KALKULATOR
# -- Compiling architecture HASIL of KALKULATOR
# End time: 20:53:22 on May 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.kalkulator
# vsim work.kalkulator 
# Start time: 20:53:29 on May 16,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.kalkulator(hasil)
add wave -position insertpoint sim:/kalkulator/*
force -freeze sim:/kalkulator/CLK 1 0, 0 {50 ps} -r 100
run
run
force -freeze sim:/kalkulator/SEL1 7 0
force -freeze sim:/kalkulator/B 4 0
force -freeze sim:/kalkulator/A 9 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# WARNING: No extended dataflow license exists
# End time: 20:54:50 on May 16,2020, Elapsed time: 0:01:21
# Errors: 0, Warnings: 1
