#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2713b30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2713cc0 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x270b5c0 .functor NOT 1, L_0x2743fa0, C4<0>, C4<0>, C4<0>;
L_0x2743d30 .functor XOR 1, L_0x2743bd0, L_0x2743c90, C4<0>, C4<0>;
L_0x2743e90 .functor XOR 1, L_0x2743d30, L_0x2743df0, C4<0>, C4<0>;
v0x27413a0_0 .net *"_ivl_10", 0 0, L_0x2743df0;  1 drivers
v0x27414a0_0 .net *"_ivl_12", 0 0, L_0x2743e90;  1 drivers
v0x2741580_0 .net *"_ivl_2", 0 0, L_0x2743b30;  1 drivers
v0x2741640_0 .net *"_ivl_4", 0 0, L_0x2743bd0;  1 drivers
v0x2741720_0 .net *"_ivl_6", 0 0, L_0x2743c90;  1 drivers
v0x2741850_0 .net *"_ivl_8", 0 0, L_0x2743d30;  1 drivers
v0x2741930_0 .net "a", 0 0, v0x273fa20_0;  1 drivers
v0x27419d0_0 .net "b", 0 0, v0x273fac0_0;  1 drivers
v0x2741a70_0 .net "c", 0 0, v0x273fb60_0;  1 drivers
v0x2741ba0_0 .var "clk", 0 0;
v0x2741c40_0 .net "d", 0 0, v0x273fcd0_0;  1 drivers
v0x2741ce0_0 .net "out_dut", 0 0, L_0x2743960;  1 drivers
v0x2741d80_0 .net "out_ref", 0 0, L_0x2742d50;  1 drivers
v0x2741e20_0 .var/2u "stats1", 159 0;
v0x2741ec0_0 .var/2u "strobe", 0 0;
v0x2741f60_0 .net "tb_match", 0 0, L_0x2743fa0;  1 drivers
v0x2742020_0 .net "tb_mismatch", 0 0, L_0x270b5c0;  1 drivers
v0x27421f0_0 .net "wavedrom_enable", 0 0, v0x273fdc0_0;  1 drivers
v0x2742290_0 .net "wavedrom_title", 511 0, v0x273fe60_0;  1 drivers
L_0x2743b30 .concat [ 1 0 0 0], L_0x2742d50;
L_0x2743bd0 .concat [ 1 0 0 0], L_0x2742d50;
L_0x2743c90 .concat [ 1 0 0 0], L_0x2743960;
L_0x2743df0 .concat [ 1 0 0 0], L_0x2742d50;
L_0x2743fa0 .cmp/eeq 1, L_0x2743b30, L_0x2743e90;
S_0x2713e50 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x2713cc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x27145d0 .functor NOT 1, v0x273fb60_0, C4<0>, C4<0>, C4<0>;
L_0x270be80 .functor NOT 1, v0x273fac0_0, C4<0>, C4<0>, C4<0>;
L_0x27424a0 .functor AND 1, L_0x27145d0, L_0x270be80, C4<1>, C4<1>;
L_0x2742540 .functor NOT 1, v0x273fcd0_0, C4<0>, C4<0>, C4<0>;
L_0x2742670 .functor NOT 1, v0x273fa20_0, C4<0>, C4<0>, C4<0>;
L_0x2742770 .functor AND 1, L_0x2742540, L_0x2742670, C4<1>, C4<1>;
L_0x2742850 .functor OR 1, L_0x27424a0, L_0x2742770, C4<0>, C4<0>;
L_0x2742910 .functor AND 1, v0x273fa20_0, v0x273fb60_0, C4<1>, C4<1>;
L_0x27429d0 .functor AND 1, L_0x2742910, v0x273fcd0_0, C4<1>, C4<1>;
L_0x2742a90 .functor OR 1, L_0x2742850, L_0x27429d0, C4<0>, C4<0>;
L_0x2742c00 .functor AND 1, v0x273fac0_0, v0x273fb60_0, C4<1>, C4<1>;
L_0x2742c70 .functor AND 1, L_0x2742c00, v0x273fcd0_0, C4<1>, C4<1>;
L_0x2742d50 .functor OR 1, L_0x2742a90, L_0x2742c70, C4<0>, C4<0>;
v0x270b830_0 .net *"_ivl_0", 0 0, L_0x27145d0;  1 drivers
v0x270b8d0_0 .net *"_ivl_10", 0 0, L_0x2742770;  1 drivers
v0x273e210_0 .net *"_ivl_12", 0 0, L_0x2742850;  1 drivers
v0x273e2d0_0 .net *"_ivl_14", 0 0, L_0x2742910;  1 drivers
v0x273e3b0_0 .net *"_ivl_16", 0 0, L_0x27429d0;  1 drivers
v0x273e4e0_0 .net *"_ivl_18", 0 0, L_0x2742a90;  1 drivers
v0x273e5c0_0 .net *"_ivl_2", 0 0, L_0x270be80;  1 drivers
v0x273e6a0_0 .net *"_ivl_20", 0 0, L_0x2742c00;  1 drivers
v0x273e780_0 .net *"_ivl_22", 0 0, L_0x2742c70;  1 drivers
v0x273e860_0 .net *"_ivl_4", 0 0, L_0x27424a0;  1 drivers
v0x273e940_0 .net *"_ivl_6", 0 0, L_0x2742540;  1 drivers
v0x273ea20_0 .net *"_ivl_8", 0 0, L_0x2742670;  1 drivers
v0x273eb00_0 .net "a", 0 0, v0x273fa20_0;  alias, 1 drivers
v0x273ebc0_0 .net "b", 0 0, v0x273fac0_0;  alias, 1 drivers
v0x273ec80_0 .net "c", 0 0, v0x273fb60_0;  alias, 1 drivers
v0x273ed40_0 .net "d", 0 0, v0x273fcd0_0;  alias, 1 drivers
v0x273ee00_0 .net "out", 0 0, L_0x2742d50;  alias, 1 drivers
S_0x273ef60 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x2713cc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x273fa20_0 .var "a", 0 0;
v0x273fac0_0 .var "b", 0 0;
v0x273fb60_0 .var "c", 0 0;
v0x273fc30_0 .net "clk", 0 0, v0x2741ba0_0;  1 drivers
v0x273fcd0_0 .var "d", 0 0;
v0x273fdc0_0 .var "wavedrom_enable", 0 0;
v0x273fe60_0 .var "wavedrom_title", 511 0;
S_0x273f200 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x273ef60;
 .timescale -12 -12;
v0x273f460_0 .var/2s "count", 31 0;
E_0x270ea80/0 .event negedge, v0x273fc30_0;
E_0x270ea80/1 .event posedge, v0x273fc30_0;
E_0x270ea80 .event/or E_0x270ea80/0, E_0x270ea80/1;
E_0x270ecd0 .event negedge, v0x273fc30_0;
E_0x26f99f0 .event posedge, v0x273fc30_0;
S_0x273f560 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x273ef60;
 .timescale -12 -12;
v0x273f760_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x273f840 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x273ef60;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x273ffc0 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x2713cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x2742eb0 .functor NOT 1, v0x273fac0_0, C4<0>, C4<0>, C4<0>;
L_0x2742f20 .functor AND 1, v0x273fb60_0, L_0x2742eb0, C4<1>, C4<1>;
L_0x2743000 .functor NOT 1, v0x273fcd0_0, C4<0>, C4<0>, C4<0>;
L_0x2743070 .functor NOT 1, v0x273fa20_0, C4<0>, C4<0>, C4<0>;
L_0x2743110 .functor AND 1, L_0x2743000, L_0x2743070, C4<1>, C4<1>;
L_0x2743220 .functor OR 1, L_0x2742f20, L_0x2743110, C4<0>, C4<0>;
L_0x2743370 .functor AND 1, v0x273fa20_0, v0x273fb60_0, C4<1>, C4<1>;
L_0x27434f0 .functor AND 1, L_0x2743370, v0x273fcd0_0, C4<1>, C4<1>;
L_0x2743710 .functor OR 1, L_0x2743220, L_0x27434f0, C4<0>, C4<0>;
L_0x2743820 .functor AND 1, v0x273fac0_0, v0x273fb60_0, C4<1>, C4<1>;
L_0x27438f0 .functor AND 1, L_0x2743820, v0x273fcd0_0, C4<1>, C4<1>;
L_0x2743960 .functor OR 1, L_0x2743710, L_0x27438f0, C4<0>, C4<0>;
v0x27402b0_0 .net *"_ivl_0", 0 0, L_0x2742eb0;  1 drivers
v0x2740390_0 .net *"_ivl_10", 0 0, L_0x2743220;  1 drivers
v0x2740470_0 .net *"_ivl_12", 0 0, L_0x2743370;  1 drivers
v0x2740560_0 .net *"_ivl_14", 0 0, L_0x27434f0;  1 drivers
v0x2740640_0 .net *"_ivl_16", 0 0, L_0x2743710;  1 drivers
v0x2740770_0 .net *"_ivl_18", 0 0, L_0x2743820;  1 drivers
v0x2740850_0 .net *"_ivl_2", 0 0, L_0x2742f20;  1 drivers
v0x2740930_0 .net *"_ivl_20", 0 0, L_0x27438f0;  1 drivers
v0x2740a10_0 .net *"_ivl_4", 0 0, L_0x2743000;  1 drivers
v0x2740af0_0 .net *"_ivl_6", 0 0, L_0x2743070;  1 drivers
v0x2740bd0_0 .net *"_ivl_8", 0 0, L_0x2743110;  1 drivers
v0x2740cb0_0 .net "a", 0 0, v0x273fa20_0;  alias, 1 drivers
v0x2740d50_0 .net "b", 0 0, v0x273fac0_0;  alias, 1 drivers
v0x2740e40_0 .net "c", 0 0, v0x273fb60_0;  alias, 1 drivers
v0x2740f30_0 .net "d", 0 0, v0x273fcd0_0;  alias, 1 drivers
v0x2741020_0 .net "out", 0 0, L_0x2743960;  alias, 1 drivers
S_0x2741180 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x2713cc0;
 .timescale -12 -12;
E_0x270e820 .event anyedge, v0x2741ec0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2741ec0_0;
    %nor/r;
    %assign/vec4 v0x2741ec0_0, 0;
    %wait E_0x270e820;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x273ef60;
T_3 ;
    %fork t_1, S_0x273f200;
    %jmp t_0;
    .scope S_0x273f200;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x273f460_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x273fcd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x273fb60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x273fac0_0, 0;
    %assign/vec4 v0x273fa20_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26f99f0;
    %load/vec4 v0x273f460_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x273f460_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x273fcd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x273fb60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x273fac0_0, 0;
    %assign/vec4 v0x273fa20_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x270ecd0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x273f840;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x270ea80;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x273fa20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x273fac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x273fb60_0, 0;
    %assign/vec4 v0x273fcd0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x273ef60;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x2713cc0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2741ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2741ec0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x2713cc0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x2741ba0_0;
    %inv;
    %store/vec4 v0x2741ba0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x2713cc0;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x273fc30_0, v0x2742020_0, v0x2741930_0, v0x27419d0_0, v0x2741a70_0, v0x2741c40_0, v0x2741d80_0, v0x2741ce0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x2713cc0;
T_7 ;
    %load/vec4 v0x2741e20_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x2741e20_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2741e20_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x2741e20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2741e20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2741e20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2741e20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x2713cc0;
T_8 ;
    %wait E_0x270ea80;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2741e20_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2741e20_0, 4, 32;
    %load/vec4 v0x2741f60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x2741e20_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2741e20_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2741e20_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2741e20_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x2741d80_0;
    %load/vec4 v0x2741d80_0;
    %load/vec4 v0x2741ce0_0;
    %xor;
    %load/vec4 v0x2741d80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x2741e20_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2741e20_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x2741e20_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2741e20_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can25_depth0/machine/kmap2/iter0/response1/top_module.sv";
