/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* BTN */
.set BTN__0__INTTYPE, CYREG_PICU6_INTTYPE1
.set BTN__0__MASK, 0x02
.set BTN__0__PC, CYREG_PRT6_PC1
.set BTN__0__PORT, 6
.set BTN__0__SHIFT, 1
.set BTN__AG, CYREG_PRT6_AG
.set BTN__AMUX, CYREG_PRT6_AMUX
.set BTN__BIE, CYREG_PRT6_BIE
.set BTN__BIT_MASK, CYREG_PRT6_BIT_MASK
.set BTN__BYP, CYREG_PRT6_BYP
.set BTN__CTL, CYREG_PRT6_CTL
.set BTN__DM0, CYREG_PRT6_DM0
.set BTN__DM1, CYREG_PRT6_DM1
.set BTN__DM2, CYREG_PRT6_DM2
.set BTN__DR, CYREG_PRT6_DR
.set BTN__INP_DIS, CYREG_PRT6_INP_DIS
.set BTN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set BTN__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set BTN__LCD_EN, CYREG_PRT6_LCD_EN
.set BTN__MASK, 0x02
.set BTN__PORT, 6
.set BTN__PRT, CYREG_PRT6_PRT
.set BTN__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set BTN__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set BTN__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set BTN__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set BTN__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set BTN__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set BTN__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set BTN__PS, CYREG_PRT6_PS
.set BTN__SHIFT, 1
.set BTN__SLW, CYREG_PRT6_SLW

/* IRL */
.set IRL__0__INTTYPE, CYREG_PICU5_INTTYPE6
.set IRL__0__MASK, 0x40
.set IRL__0__PC, CYREG_PRT5_PC6
.set IRL__0__PORT, 5
.set IRL__0__SHIFT, 6
.set IRL__AG, CYREG_PRT5_AG
.set IRL__AMUX, CYREG_PRT5_AMUX
.set IRL__BIE, CYREG_PRT5_BIE
.set IRL__BIT_MASK, CYREG_PRT5_BIT_MASK
.set IRL__BYP, CYREG_PRT5_BYP
.set IRL__CTL, CYREG_PRT5_CTL
.set IRL__DM0, CYREG_PRT5_DM0
.set IRL__DM1, CYREG_PRT5_DM1
.set IRL__DM2, CYREG_PRT5_DM2
.set IRL__DR, CYREG_PRT5_DR
.set IRL__INP_DIS, CYREG_PRT5_INP_DIS
.set IRL__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set IRL__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set IRL__LCD_EN, CYREG_PRT5_LCD_EN
.set IRL__MASK, 0x40
.set IRL__PORT, 5
.set IRL__PRT, CYREG_PRT5_PRT
.set IRL__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set IRL__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set IRL__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set IRL__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set IRL__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set IRL__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set IRL__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set IRL__PS, CYREG_PRT5_PS
.set IRL__SHIFT, 6
.set IRL__SLW, CYREG_PRT5_SLW

/* IRR */
.set IRR__0__INTTYPE, CYREG_PICU5_INTTYPE7
.set IRR__0__MASK, 0x80
.set IRR__0__PC, CYREG_PRT5_PC7
.set IRR__0__PORT, 5
.set IRR__0__SHIFT, 7
.set IRR__AG, CYREG_PRT5_AG
.set IRR__AMUX, CYREG_PRT5_AMUX
.set IRR__BIE, CYREG_PRT5_BIE
.set IRR__BIT_MASK, CYREG_PRT5_BIT_MASK
.set IRR__BYP, CYREG_PRT5_BYP
.set IRR__CTL, CYREG_PRT5_CTL
.set IRR__DM0, CYREG_PRT5_DM0
.set IRR__DM1, CYREG_PRT5_DM1
.set IRR__DM2, CYREG_PRT5_DM2
.set IRR__DR, CYREG_PRT5_DR
.set IRR__INP_DIS, CYREG_PRT5_INP_DIS
.set IRR__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set IRR__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set IRR__LCD_EN, CYREG_PRT5_LCD_EN
.set IRR__MASK, 0x80
.set IRR__PORT, 5
.set IRR__PRT, CYREG_PRT5_PRT
.set IRR__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set IRR__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set IRR__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set IRR__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set IRR__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set IRR__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set IRR__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set IRR__PS, CYREG_PRT5_PS
.set IRR__SHIFT, 7
.set IRR__SLW, CYREG_PRT5_SLW

/* ADC_in */
.set ADC_in__0__INTTYPE, CYREG_PICU6_INTTYPE5
.set ADC_in__0__MASK, 0x20
.set ADC_in__0__PC, CYREG_PRT6_PC5
.set ADC_in__0__PORT, 6
.set ADC_in__0__SHIFT, 5
.set ADC_in__AG, CYREG_PRT6_AG
.set ADC_in__AMUX, CYREG_PRT6_AMUX
.set ADC_in__BIE, CYREG_PRT6_BIE
.set ADC_in__BIT_MASK, CYREG_PRT6_BIT_MASK
.set ADC_in__BYP, CYREG_PRT6_BYP
.set ADC_in__CTL, CYREG_PRT6_CTL
.set ADC_in__DM0, CYREG_PRT6_DM0
.set ADC_in__DM1, CYREG_PRT6_DM1
.set ADC_in__DM2, CYREG_PRT6_DM2
.set ADC_in__DR, CYREG_PRT6_DR
.set ADC_in__INP_DIS, CYREG_PRT6_INP_DIS
.set ADC_in__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set ADC_in__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set ADC_in__LCD_EN, CYREG_PRT6_LCD_EN
.set ADC_in__MASK, 0x20
.set ADC_in__PORT, 6
.set ADC_in__PRT, CYREG_PRT6_PRT
.set ADC_in__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set ADC_in__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set ADC_in__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set ADC_in__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set ADC_in__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set ADC_in__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set ADC_in__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set ADC_in__PS, CYREG_PRT6_PS
.set ADC_in__SHIFT, 5
.set ADC_in__SLW, CYREG_PRT6_SLW

/* Clock_2 */
.set Clock_2__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock_2__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock_2__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock_2__CFG2_SRC_SEL_MASK, 0x07
.set Clock_2__INDEX, 0x00
.set Clock_2__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_2__PM_ACT_MSK, 0x01
.set Clock_2__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_2__PM_STBY_MSK, 0x01

/* ADC_SAR_1 */
.set ADC_SAR_1_ADC_SAR__CLK, CYREG_SAR1_CLK
.set ADC_SAR_1_ADC_SAR__CSR0, CYREG_SAR1_CSR0
.set ADC_SAR_1_ADC_SAR__CSR1, CYREG_SAR1_CSR1
.set ADC_SAR_1_ADC_SAR__CSR2, CYREG_SAR1_CSR2
.set ADC_SAR_1_ADC_SAR__CSR3, CYREG_SAR1_CSR3
.set ADC_SAR_1_ADC_SAR__CSR4, CYREG_SAR1_CSR4
.set ADC_SAR_1_ADC_SAR__CSR5, CYREG_SAR1_CSR5
.set ADC_SAR_1_ADC_SAR__CSR6, CYREG_SAR1_CSR6
.set ADC_SAR_1_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_SAR_1_ADC_SAR__PM_ACT_MSK, 0x02
.set ADC_SAR_1_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_SAR_1_ADC_SAR__PM_STBY_MSK, 0x02
.set ADC_SAR_1_ADC_SAR__SW0, CYREG_SAR1_SW0
.set ADC_SAR_1_ADC_SAR__SW2, CYREG_SAR1_SW2
.set ADC_SAR_1_ADC_SAR__SW3, CYREG_SAR1_SW3
.set ADC_SAR_1_ADC_SAR__SW4, CYREG_SAR1_SW4
.set ADC_SAR_1_ADC_SAR__SW6, CYREG_SAR1_SW6
.set ADC_SAR_1_ADC_SAR__TR0, CYREG_SAR1_TR0
.set ADC_SAR_1_ADC_SAR__WRK0, CYREG_SAR1_WRK0
.set ADC_SAR_1_ADC_SAR__WRK1, CYREG_SAR1_WRK1
.set ADC_SAR_1_Bypass__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set ADC_SAR_1_Bypass__0__MASK, 0x04
.set ADC_SAR_1_Bypass__0__PC, CYREG_PRT0_PC2
.set ADC_SAR_1_Bypass__0__PORT, 0
.set ADC_SAR_1_Bypass__0__SHIFT, 2
.set ADC_SAR_1_Bypass__AG, CYREG_PRT0_AG
.set ADC_SAR_1_Bypass__AMUX, CYREG_PRT0_AMUX
.set ADC_SAR_1_Bypass__BIE, CYREG_PRT0_BIE
.set ADC_SAR_1_Bypass__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ADC_SAR_1_Bypass__BYP, CYREG_PRT0_BYP
.set ADC_SAR_1_Bypass__CTL, CYREG_PRT0_CTL
.set ADC_SAR_1_Bypass__DM0, CYREG_PRT0_DM0
.set ADC_SAR_1_Bypass__DM1, CYREG_PRT0_DM1
.set ADC_SAR_1_Bypass__DM2, CYREG_PRT0_DM2
.set ADC_SAR_1_Bypass__DR, CYREG_PRT0_DR
.set ADC_SAR_1_Bypass__INP_DIS, CYREG_PRT0_INP_DIS
.set ADC_SAR_1_Bypass__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set ADC_SAR_1_Bypass__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ADC_SAR_1_Bypass__LCD_EN, CYREG_PRT0_LCD_EN
.set ADC_SAR_1_Bypass__MASK, 0x04
.set ADC_SAR_1_Bypass__PORT, 0
.set ADC_SAR_1_Bypass__PRT, CYREG_PRT0_PRT
.set ADC_SAR_1_Bypass__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ADC_SAR_1_Bypass__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ADC_SAR_1_Bypass__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ADC_SAR_1_Bypass__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ADC_SAR_1_Bypass__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ADC_SAR_1_Bypass__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ADC_SAR_1_Bypass__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ADC_SAR_1_Bypass__PS, CYREG_PRT0_PS
.set ADC_SAR_1_Bypass__SHIFT, 2
.set ADC_SAR_1_Bypass__SLW, CYREG_PRT0_SLW
.set ADC_SAR_1_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_SAR_1_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_SAR_1_IRQ__INTC_MASK, 0x01
.set ADC_SAR_1_IRQ__INTC_NUMBER, 0
.set ADC_SAR_1_IRQ__INTC_PRIOR_NUM, 7
.set ADC_SAR_1_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set ADC_SAR_1_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_SAR_1_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set ADC_SAR_1_theACLK__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set ADC_SAR_1_theACLK__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set ADC_SAR_1_theACLK__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_SAR_1_theACLK__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set ADC_SAR_1_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_SAR_1_theACLK__INDEX, 0x00
.set ADC_SAR_1_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_SAR_1_theACLK__PM_ACT_MSK, 0x01
.set ADC_SAR_1_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_SAR_1_theACLK__PM_STBY_MSK, 0x01

/* LCD_Char_1 */
.set LCD_Char_1_LCDPort__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set LCD_Char_1_LCDPort__0__MASK, 0x01
.set LCD_Char_1_LCDPort__0__PC, CYREG_PRT2_PC0
.set LCD_Char_1_LCDPort__0__PORT, 2
.set LCD_Char_1_LCDPort__0__SHIFT, 0
.set LCD_Char_1_LCDPort__1__INTTYPE, CYREG_PICU2_INTTYPE1
.set LCD_Char_1_LCDPort__1__MASK, 0x02
.set LCD_Char_1_LCDPort__1__PC, CYREG_PRT2_PC1
.set LCD_Char_1_LCDPort__1__PORT, 2
.set LCD_Char_1_LCDPort__1__SHIFT, 1
.set LCD_Char_1_LCDPort__2__INTTYPE, CYREG_PICU2_INTTYPE2
.set LCD_Char_1_LCDPort__2__MASK, 0x04
.set LCD_Char_1_LCDPort__2__PC, CYREG_PRT2_PC2
.set LCD_Char_1_LCDPort__2__PORT, 2
.set LCD_Char_1_LCDPort__2__SHIFT, 2
.set LCD_Char_1_LCDPort__3__INTTYPE, CYREG_PICU2_INTTYPE3
.set LCD_Char_1_LCDPort__3__MASK, 0x08
.set LCD_Char_1_LCDPort__3__PC, CYREG_PRT2_PC3
.set LCD_Char_1_LCDPort__3__PORT, 2
.set LCD_Char_1_LCDPort__3__SHIFT, 3
.set LCD_Char_1_LCDPort__4__INTTYPE, CYREG_PICU2_INTTYPE4
.set LCD_Char_1_LCDPort__4__MASK, 0x10
.set LCD_Char_1_LCDPort__4__PC, CYREG_PRT2_PC4
.set LCD_Char_1_LCDPort__4__PORT, 2
.set LCD_Char_1_LCDPort__4__SHIFT, 4
.set LCD_Char_1_LCDPort__5__INTTYPE, CYREG_PICU2_INTTYPE5
.set LCD_Char_1_LCDPort__5__MASK, 0x20
.set LCD_Char_1_LCDPort__5__PC, CYREG_PRT2_PC5
.set LCD_Char_1_LCDPort__5__PORT, 2
.set LCD_Char_1_LCDPort__5__SHIFT, 5
.set LCD_Char_1_LCDPort__6__INTTYPE, CYREG_PICU2_INTTYPE6
.set LCD_Char_1_LCDPort__6__MASK, 0x40
.set LCD_Char_1_LCDPort__6__PC, CYREG_PRT2_PC6
.set LCD_Char_1_LCDPort__6__PORT, 2
.set LCD_Char_1_LCDPort__6__SHIFT, 6
.set LCD_Char_1_LCDPort__AG, CYREG_PRT2_AG
.set LCD_Char_1_LCDPort__AMUX, CYREG_PRT2_AMUX
.set LCD_Char_1_LCDPort__BIE, CYREG_PRT2_BIE
.set LCD_Char_1_LCDPort__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LCD_Char_1_LCDPort__BYP, CYREG_PRT2_BYP
.set LCD_Char_1_LCDPort__CTL, CYREG_PRT2_CTL
.set LCD_Char_1_LCDPort__DM0, CYREG_PRT2_DM0
.set LCD_Char_1_LCDPort__DM1, CYREG_PRT2_DM1
.set LCD_Char_1_LCDPort__DM2, CYREG_PRT2_DM2
.set LCD_Char_1_LCDPort__DR, CYREG_PRT2_DR
.set LCD_Char_1_LCDPort__INP_DIS, CYREG_PRT2_INP_DIS
.set LCD_Char_1_LCDPort__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LCD_Char_1_LCDPort__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LCD_Char_1_LCDPort__LCD_EN, CYREG_PRT2_LCD_EN
.set LCD_Char_1_LCDPort__MASK, 0x7F
.set LCD_Char_1_LCDPort__PORT, 2
.set LCD_Char_1_LCDPort__PRT, CYREG_PRT2_PRT
.set LCD_Char_1_LCDPort__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LCD_Char_1_LCDPort__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LCD_Char_1_LCDPort__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LCD_Char_1_LCDPort__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LCD_Char_1_LCDPort__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LCD_Char_1_LCDPort__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LCD_Char_1_LCDPort__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LCD_Char_1_LCDPort__PS, CYREG_PRT2_PS
.set LCD_Char_1_LCDPort__SHIFT, 0
.set LCD_Char_1_LCDPort__SLW, CYREG_PRT2_SLW

/* Left_Motor_DIR */
.set Left_Motor_DIR__0__INTTYPE, CYREG_PICU4_INTTYPE0
.set Left_Motor_DIR__0__MASK, 0x01
.set Left_Motor_DIR__0__PC, CYREG_PRT4_PC0
.set Left_Motor_DIR__0__PORT, 4
.set Left_Motor_DIR__0__SHIFT, 0
.set Left_Motor_DIR__AG, CYREG_PRT4_AG
.set Left_Motor_DIR__AMUX, CYREG_PRT4_AMUX
.set Left_Motor_DIR__BIE, CYREG_PRT4_BIE
.set Left_Motor_DIR__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Left_Motor_DIR__BYP, CYREG_PRT4_BYP
.set Left_Motor_DIR__CTL, CYREG_PRT4_CTL
.set Left_Motor_DIR__DM0, CYREG_PRT4_DM0
.set Left_Motor_DIR__DM1, CYREG_PRT4_DM1
.set Left_Motor_DIR__DM2, CYREG_PRT4_DM2
.set Left_Motor_DIR__DR, CYREG_PRT4_DR
.set Left_Motor_DIR__INP_DIS, CYREG_PRT4_INP_DIS
.set Left_Motor_DIR__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set Left_Motor_DIR__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Left_Motor_DIR__LCD_EN, CYREG_PRT4_LCD_EN
.set Left_Motor_DIR__MASK, 0x01
.set Left_Motor_DIR__PORT, 4
.set Left_Motor_DIR__PRT, CYREG_PRT4_PRT
.set Left_Motor_DIR__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Left_Motor_DIR__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Left_Motor_DIR__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Left_Motor_DIR__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Left_Motor_DIR__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Left_Motor_DIR__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Left_Motor_DIR__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Left_Motor_DIR__PS, CYREG_PRT4_PS
.set Left_Motor_DIR__SHIFT, 0
.set Left_Motor_DIR__SLW, CYREG_PRT4_SLW

/* Left_Motor_PWM */
.set Left_Motor_PWM_PWMHW__CAP0, CYREG_TMR0_CAP0
.set Left_Motor_PWM_PWMHW__CAP1, CYREG_TMR0_CAP1
.set Left_Motor_PWM_PWMHW__CFG0, CYREG_TMR0_CFG0
.set Left_Motor_PWM_PWMHW__CFG1, CYREG_TMR0_CFG1
.set Left_Motor_PWM_PWMHW__CFG2, CYREG_TMR0_CFG2
.set Left_Motor_PWM_PWMHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set Left_Motor_PWM_PWMHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set Left_Motor_PWM_PWMHW__PER0, CYREG_TMR0_PER0
.set Left_Motor_PWM_PWMHW__PER1, CYREG_TMR0_PER1
.set Left_Motor_PWM_PWMHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Left_Motor_PWM_PWMHW__PM_ACT_MSK, 0x01
.set Left_Motor_PWM_PWMHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Left_Motor_PWM_PWMHW__PM_STBY_MSK, 0x01
.set Left_Motor_PWM_PWMHW__RT0, CYREG_TMR0_RT0
.set Left_Motor_PWM_PWMHW__RT1, CYREG_TMR0_RT1
.set Left_Motor_PWM_PWMHW__SR0, CYREG_TMR0_SR0

/* Reg_PWM_Enable */
.set Reg_PWM_Enable_Sync_ctrl_reg__0__MASK, 0x01
.set Reg_PWM_Enable_Sync_ctrl_reg__0__POS, 0
.set Reg_PWM_Enable_Sync_ctrl_reg__1__MASK, 0x02
.set Reg_PWM_Enable_Sync_ctrl_reg__1__POS, 1
.set Reg_PWM_Enable_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set Reg_PWM_Enable_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set Reg_PWM_Enable_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set Reg_PWM_Enable_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set Reg_PWM_Enable_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set Reg_PWM_Enable_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB11_12_MSK
.set Reg_PWM_Enable_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set Reg_PWM_Enable_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB11_12_MSK
.set Reg_PWM_Enable_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set Reg_PWM_Enable_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set Reg_PWM_Enable_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB11_CTL
.set Reg_PWM_Enable_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB11_ST_CTL
.set Reg_PWM_Enable_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB11_CTL
.set Reg_PWM_Enable_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB11_ST_CTL
.set Reg_PWM_Enable_Sync_ctrl_reg__MASK, 0x03
.set Reg_PWM_Enable_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set Reg_PWM_Enable_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set Reg_PWM_Enable_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB11_MSK

/* Right_Motor_DIR */
.set Right_Motor_DIR__0__INTTYPE, CYREG_PICU4_INTTYPE3
.set Right_Motor_DIR__0__MASK, 0x08
.set Right_Motor_DIR__0__PC, CYREG_PRT4_PC3
.set Right_Motor_DIR__0__PORT, 4
.set Right_Motor_DIR__0__SHIFT, 3
.set Right_Motor_DIR__AG, CYREG_PRT4_AG
.set Right_Motor_DIR__AMUX, CYREG_PRT4_AMUX
.set Right_Motor_DIR__BIE, CYREG_PRT4_BIE
.set Right_Motor_DIR__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Right_Motor_DIR__BYP, CYREG_PRT4_BYP
.set Right_Motor_DIR__CTL, CYREG_PRT4_CTL
.set Right_Motor_DIR__DM0, CYREG_PRT4_DM0
.set Right_Motor_DIR__DM1, CYREG_PRT4_DM1
.set Right_Motor_DIR__DM2, CYREG_PRT4_DM2
.set Right_Motor_DIR__DR, CYREG_PRT4_DR
.set Right_Motor_DIR__INP_DIS, CYREG_PRT4_INP_DIS
.set Right_Motor_DIR__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set Right_Motor_DIR__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Right_Motor_DIR__LCD_EN, CYREG_PRT4_LCD_EN
.set Right_Motor_DIR__MASK, 0x08
.set Right_Motor_DIR__PORT, 4
.set Right_Motor_DIR__PRT, CYREG_PRT4_PRT
.set Right_Motor_DIR__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Right_Motor_DIR__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Right_Motor_DIR__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Right_Motor_DIR__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Right_Motor_DIR__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Right_Motor_DIR__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Right_Motor_DIR__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Right_Motor_DIR__PS, CYREG_PRT4_PS
.set Right_Motor_DIR__SHIFT, 3
.set Right_Motor_DIR__SLW, CYREG_PRT4_SLW

/* Right_Motor_PWM */
.set Right_Motor_PWM_PWMHW__CAP0, CYREG_TMR1_CAP0
.set Right_Motor_PWM_PWMHW__CAP1, CYREG_TMR1_CAP1
.set Right_Motor_PWM_PWMHW__CFG0, CYREG_TMR1_CFG0
.set Right_Motor_PWM_PWMHW__CFG1, CYREG_TMR1_CFG1
.set Right_Motor_PWM_PWMHW__CFG2, CYREG_TMR1_CFG2
.set Right_Motor_PWM_PWMHW__CNT_CMP0, CYREG_TMR1_CNT_CMP0
.set Right_Motor_PWM_PWMHW__CNT_CMP1, CYREG_TMR1_CNT_CMP1
.set Right_Motor_PWM_PWMHW__PER0, CYREG_TMR1_PER0
.set Right_Motor_PWM_PWMHW__PER1, CYREG_TMR1_PER1
.set Right_Motor_PWM_PWMHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Right_Motor_PWM_PWMHW__PM_ACT_MSK, 0x02
.set Right_Motor_PWM_PWMHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Right_Motor_PWM_PWMHW__PM_STBY_MSK, 0x02
.set Right_Motor_PWM_PWMHW__RT0, CYREG_TMR1_RT0
.set Right_Motor_PWM_PWMHW__RT1, CYREG_TMR1_RT1
.set Right_Motor_PWM_PWMHW__SR0, CYREG_TMR1_SR0

/* Left_Motor_Control */
.set Left_Motor_Control__0__INTTYPE, CYREG_PICU4_INTTYPE1
.set Left_Motor_Control__0__MASK, 0x02
.set Left_Motor_Control__0__PC, CYREG_PRT4_PC1
.set Left_Motor_Control__0__PORT, 4
.set Left_Motor_Control__0__SHIFT, 1
.set Left_Motor_Control__AG, CYREG_PRT4_AG
.set Left_Motor_Control__AMUX, CYREG_PRT4_AMUX
.set Left_Motor_Control__BIE, CYREG_PRT4_BIE
.set Left_Motor_Control__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Left_Motor_Control__BYP, CYREG_PRT4_BYP
.set Left_Motor_Control__CTL, CYREG_PRT4_CTL
.set Left_Motor_Control__DM0, CYREG_PRT4_DM0
.set Left_Motor_Control__DM1, CYREG_PRT4_DM1
.set Left_Motor_Control__DM2, CYREG_PRT4_DM2
.set Left_Motor_Control__DR, CYREG_PRT4_DR
.set Left_Motor_Control__INP_DIS, CYREG_PRT4_INP_DIS
.set Left_Motor_Control__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set Left_Motor_Control__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Left_Motor_Control__LCD_EN, CYREG_PRT4_LCD_EN
.set Left_Motor_Control__MASK, 0x02
.set Left_Motor_Control__PORT, 4
.set Left_Motor_Control__PRT, CYREG_PRT4_PRT
.set Left_Motor_Control__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Left_Motor_Control__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Left_Motor_Control__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Left_Motor_Control__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Left_Motor_Control__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Left_Motor_Control__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Left_Motor_Control__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Left_Motor_Control__PS, CYREG_PRT4_PS
.set Left_Motor_Control__SHIFT, 1
.set Left_Motor_Control__SLW, CYREG_PRT4_SLW

/* Right_Motor_Control */
.set Right_Motor_Control__0__INTTYPE, CYREG_PICU4_INTTYPE2
.set Right_Motor_Control__0__MASK, 0x04
.set Right_Motor_Control__0__PC, CYREG_PRT4_PC2
.set Right_Motor_Control__0__PORT, 4
.set Right_Motor_Control__0__SHIFT, 2
.set Right_Motor_Control__AG, CYREG_PRT4_AG
.set Right_Motor_Control__AMUX, CYREG_PRT4_AMUX
.set Right_Motor_Control__BIE, CYREG_PRT4_BIE
.set Right_Motor_Control__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Right_Motor_Control__BYP, CYREG_PRT4_BYP
.set Right_Motor_Control__CTL, CYREG_PRT4_CTL
.set Right_Motor_Control__DM0, CYREG_PRT4_DM0
.set Right_Motor_Control__DM1, CYREG_PRT4_DM1
.set Right_Motor_Control__DM2, CYREG_PRT4_DM2
.set Right_Motor_Control__DR, CYREG_PRT4_DR
.set Right_Motor_Control__INP_DIS, CYREG_PRT4_INP_DIS
.set Right_Motor_Control__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set Right_Motor_Control__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Right_Motor_Control__LCD_EN, CYREG_PRT4_LCD_EN
.set Right_Motor_Control__MASK, 0x04
.set Right_Motor_Control__PORT, 4
.set Right_Motor_Control__PRT, CYREG_PRT4_PRT
.set Right_Motor_Control__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Right_Motor_Control__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Right_Motor_Control__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Right_Motor_Control__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Right_Motor_Control__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Right_Motor_Control__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Right_Motor_Control__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Right_Motor_Control__PS, CYREG_PRT4_PS
.set Right_Motor_Control__SHIFT, 2
.set Right_Motor_Control__SLW, CYREG_PRT4_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E123069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000001
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
