{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 05 15:57:42 2022 " "Info: Processing started: Mon Sep 05 15:57:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off sigma_delta -c sigma_delta --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sigma_delta -c sigma_delta --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Info: Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "vme_interface:inst2\|_vme_data_str~2 " "Warning: Node \"vme_interface:inst2\|_vme_data_str~2\"" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 102 3 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 102 3 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "vme_interface:inst2\|_modsel~2 " "Warning: Node \"vme_interface:inst2\|_modsel~2\"" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 98 3 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 98 3 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "0_RX_CLK " "Info: Assuming node \"0_RX_CLK\" is an undefined clock" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -504 4944 5112 -488 "0_RX_CLK" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "0_RX_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "1_RX_CLK " "Info: Assuming node \"1_RX_CLK\" is an undefined clock" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 408 4934 5102 424 "1_RX_CLK" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "1_RX_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "3_RX_CLK " "Info: Assuming node \"3_RX_CLK\" is an undefined clock" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 480 3126 3294 496 "3_RX_CLK" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "3_RX_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "_ds\[1\] " "Info: Assuming node \"_ds\[1\]\" is an undefined clock" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -760 560 728 -744 "_ds" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "_ds\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "_iack " "Info: Assuming node \"_iack\" is an undefined clock" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -776 560 728 -760 "_iack" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "_iack" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "_ds\[0\] " "Info: Assuming node \"_ds\[0\]\" is an undefined clock" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -760 560 728 -744 "_ds" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "_ds\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "_as " "Info: Assuming node \"_as\" is an undefined clock" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -792 560 728 -776 "_as" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "_as" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "2_RX_CLK " "Info: Assuming node \"2_RX_CLK\" is an undefined clock" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -464 3136 3304 -448 "2_RX_CLK" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "2_RX_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "125 " "Warning: Found 125 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "tapdel10:inst13\|del5 " "Info: Detected ripple clock \"tapdel10:inst13\|del5\" as buffer" {  } { { "tapdel10.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tapdel10.tdf" 22 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tapdel10:inst13\|del5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_testdatamodewrite " "Info: Detected gated clock \"tdc_vme:inst57\|vme_testdatamodewrite\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 371 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_testdatamodewrite" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_haltmodewrite " "Info: Detected gated clock \"tdc_vme:inst57\|vme_haltmodewrite\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 378 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_haltmodewrite" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_vmel2amodewrite " "Info: Detected gated clock \"tdc_vme:inst57\|vme_vmel2amodewrite\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 385 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_vmel2amodewrite" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite23 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite23\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 404 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite23" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite24 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite24\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 405 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite24" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite20 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite20\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 401 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite21 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite21\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 402 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite25 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite25\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 406 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite22 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite22\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 403 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite26 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite26\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 407 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite26" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite38 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite38\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 419 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite38" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite37 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite37\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 418 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite37" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite33 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite33\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 414 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite33" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite34 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite34\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 415 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite30 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite30\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 411 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite30" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite27 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite27\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 408 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite27" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite43 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite43\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 424 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite43" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite47 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite47\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 428 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite47" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite44 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite44\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 425 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite44" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite56 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite56\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 437 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite56" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite51 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite51\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 432 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite51" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite55 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite55\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 436 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite55" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite57 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite57\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 438 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite57" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite8 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite8\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 398 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite59~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite59~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 440 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite59~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite46 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite46\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 427 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite46" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite45 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite45\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 426 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite45" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite49 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite49\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 430 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite49" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite48 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite48\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 429 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite48" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite40 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite40\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 421 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite40" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite67 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite67\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 448 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite67" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite41 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite41\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 422 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite41" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite42 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite42\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 423 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite42" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite52 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite52\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 433 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite52" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite35 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite35\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 416 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite35" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite49~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite49~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 430 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite49~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite32 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite32\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 413 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite32" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite36 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite36\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 417 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite36" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite69 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite69\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 450 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite69" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite60 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite60\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 441 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite60" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite4 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite4\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 394 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite4~0 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite4~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 394 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite4~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite3 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite3\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 393 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite7 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite7\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 397 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite5 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite5\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 395 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite1 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite1\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 391 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite58 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite58\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 439 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite58" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite50 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite50\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 431 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite50" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite39~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite39~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 420 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite39~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite3~0 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite3~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 393 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite59 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite59\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 440 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite59" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite68 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite68\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 449 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite68" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite28 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite28\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 409 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite28" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite56~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite56~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 437 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite56~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite31 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite31\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 412 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite31" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite63 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite63\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 444 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite63" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite29 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite29\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 410 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite29" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite60~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite60~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 441 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite60~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite65 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite65\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 446 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite65" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite61 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite61\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 442 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite61" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite6 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite6\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 396 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|_~77 " "Info: Detected gated clock \"tdc_vme:inst57\|_~77\" as buffer" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|_~77" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|_~21 " "Info: Detected gated clock \"tdc_vme:inst57\|_~21\" as buffer" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|_~21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite2 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite2\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 392 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite66 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite66\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 447 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite66" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite62 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite62\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 443 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite62" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|_~9 " "Info: Detected gated clock \"tdc_vme:inst57\|_~9\" as buffer" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|_~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_reset~5 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_reset~5\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 586 2 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_reset~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite54 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite54\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 435 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite54" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|_~110 " "Info: Detected gated clock \"tdc_vme:inst57\|_~110\" as buffer" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|_~110" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite38~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite38~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 419 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite38~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite39 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite39\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 420 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite39" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite54~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite54~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 435 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite54~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_reset~4 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_reset~4\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 586 2 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_reset~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|_~105 " "Info: Detected gated clock \"tdc_vme:inst57\|_~105\" as buffer" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|_~105" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_reset~3 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_reset~3\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 586 2 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_reset~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite66~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite66~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 447 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite66~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite67~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite67~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 448 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite67~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_testdatamodewrite~0 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_testdatamodewrite~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 371 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_testdatamodewrite~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|_~36 " "Info: Detected gated clock \"tdc_vme:inst57\|_~36\" as buffer" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|_~36" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_testmodewrite " "Info: Detected gated clock \"tdc_vme:inst57\|vme_testmodewrite\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 364 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_testmodewrite" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tapdel10:inst13\|del1 " "Info: Detected ripple clock \"tapdel10:inst13\|del1\" as buffer" {  } { { "tapdel10.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tapdel10.tdf" 18 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tapdel10:inst13\|del1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|valid_addr " "Info: Detected ripple clock \"vme_interface:inst2\|valid_addr\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 68 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|valid_addr" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[22\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[22\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[22\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[25\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[25\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[25\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[23\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[23\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[23\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[24\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[24\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[24\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[20\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[20\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[20\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[13\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[13\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[21\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[21\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[21\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[9\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[9\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[11\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[11\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[12\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[12\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[17\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[17\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[17\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[18\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[18\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[18\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[16\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[16\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[16\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[14\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[14\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[19\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[19\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[19\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[15\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[15\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|_~2 " "Info: Detected gated clock \"tdc_vme:inst57\|_~2\" as buffer" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|_~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dff_one:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Detected ripple clock \"dff_one:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dff_one:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tdc_vme:inst57\|testmodereg " "Info: Detected ripple clock \"tdc_vme:inst57\|testmodereg\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 220 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|testmodereg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|del80 " "Info: Detected ripple clock \"vme_interface:inst2\|del80\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 55 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|del80" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "vme_interface:inst2\|_modsel~2 " "Info: Detected gated clock \"vme_interface:inst2\|_modsel~2\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 98 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|_modsel~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\] " "Info: Detected ripple clock \"vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\]\" as buffer" {  } { { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[10\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[10\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|_~1 " "Info: Detected gated clock \"tdc_vme:inst57\|_~1\" as buffer" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|_~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[26\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[26\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[26\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_reset~1 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_reset~1\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 586 2 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_reset~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_reset~0 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_reset~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 586 2 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_reset~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite67~1 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite67~1\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 448 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite67~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|_~3 " "Info: Detected gated clock \"tdc_vme:inst57\|_~3\" as buffer" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|_~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite57~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite57~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 438 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite57~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite64~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite64~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 445 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite64~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite47~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite47~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 428 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite47~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[8\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[8\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|_~8 " "Info: Detected gated clock \"tdc_vme:inst57\|_~8\" as buffer" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|_~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite53 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite53\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 434 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite53" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite64 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite64\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 445 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite64" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 register line_dff:inst499\|lpm_ff:lpm_ff_component\|dffs\[0\] register lv1a_pipeline:inst116\|clus_err 2.715 ns " "Info: Slack time is 2.715 ns for clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" between source register \"line_dff:inst499\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"lv1a_pipeline:inst116\|clus_err\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "189.21 MHz 5.285 ns " "Info: Fmax is 189.21 MHz (period= 5.285 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "7.879 ns + Largest register register " "Info: + Largest register to register requirement is 7.879 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "8.000 ns + " "Info: + Setup relationship between source and destination is 8.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 8.000 ns " "Info: + Latch edge is 8.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll00:inst233\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll00:inst233\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.012 ns + Largest " "Info: + Largest clock skew is -0.012 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 destination 2.000 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" to destination register is 2.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll00:inst233\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.000 ns) 0.890 ns altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 16823 " "Info: 2: + IC(0.890 ns) + CELL(0.000 ns) = 0.890 ns; Loc. = CLKCTRL_G5; Fanout = 16823; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.732 ns) + CELL(0.378 ns) 2.000 ns lv1a_pipeline:inst116\|clus_err 3 REG LCFF_X65_Y8_N25 2 " "Info: 3: + IC(0.732 ns) + CELL(0.378 ns) = 2.000 ns; Loc. = LCFF_X65_Y8_N25; Fanout = 2; REG Node = 'lv1a_pipeline:inst116\|clus_err'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.110 ns" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl lv1a_pipeline:inst116|clus_err } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 18.90 % ) " "Info: Total cell delay = 0.378 ns ( 18.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.622 ns ( 81.10 % ) " "Info: Total interconnect delay = 1.622 ns ( 81.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.000 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl lv1a_pipeline:inst116|clus_err } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.000 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} lv1a_pipeline:inst116|clus_err {} } { 0.000ns 0.890ns 0.732ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 source 2.012 ns - Longest register " "Info: - Longest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" to source register is 2.012 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll00:inst233\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.000 ns) 0.890 ns altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 16823 " "Info: 2: + IC(0.890 ns) + CELL(0.000 ns) = 0.890 ns; Loc. = CLKCTRL_G5; Fanout = 16823; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(0.378 ns) 2.012 ns line_dff:inst499\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X46_Y9_N25 4952 " "Info: 3: + IC(0.744 ns) + CELL(0.378 ns) = 2.012 ns; Loc. = LCFF_X46_Y9_N25; Fanout = 4952; REG Node = 'line_dff:inst499\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.122 ns" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 18.79 % ) " "Info: Total cell delay = 0.378 ns ( 18.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.634 ns ( 81.21 % ) " "Info: Total interconnect delay = 1.634 ns ( 81.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.012 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.012 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.744ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.000 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl lv1a_pipeline:inst116|clus_err } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.000 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} lv1a_pipeline:inst116|clus_err {} } { 0.000ns 0.890ns 0.732ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.012 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.012 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.744ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.062 ns - " "Info: - Micro clock to output delay of source is 0.062 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.047 ns - " "Info: - Micro setup delay of destination is 0.047 ns" {  } { { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 125 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.000 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl lv1a_pipeline:inst116|clus_err } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.000 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} lv1a_pipeline:inst116|clus_err {} } { 0.000ns 0.890ns 0.732ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.012 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.012 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.744ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.164 ns - Longest register register " "Info: - Longest register to register delay is 5.164 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns line_dff:inst499\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X46_Y9_N25 4952 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X46_Y9_N25; Fanout = 4952; REG Node = 'line_dff:inst499\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.487 ns) + CELL(0.018 ns) 0.505 ns lv1a_pipeline:inst116\|pipeline~245 2 COMB LCCOMB_X46_Y6_N2 6 " "Info: 2: + IC(0.487 ns) + CELL(0.018 ns) = 0.505 ns; Loc. = LCCOMB_X46_Y6_N2; Fanout = 6; COMB Node = 'lv1a_pipeline:inst116\|pipeline~245'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.505 ns" { line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] lv1a_pipeline:inst116|pipeline~245 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.120 ns) 0.869 ns lv1a_pipeline:inst116\|Mux4~29 3 COMB LCCOMB_X46_Y6_N18 1 " "Info: 3: + IC(0.244 ns) + CELL(0.120 ns) = 0.869 ns; Loc. = LCCOMB_X46_Y6_N18; Fanout = 1; COMB Node = 'lv1a_pipeline:inst116\|Mux4~29'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.364 ns" { lv1a_pipeline:inst116|pipeline~245 lv1a_pipeline:inst116|Mux4~29 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 346 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.151 ns) + CELL(0.126 ns) 1.146 ns lv1a_pipeline:inst116\|Mux4~31 4 COMB LCCOMB_X46_Y6_N12 1 " "Info: 4: + IC(0.151 ns) + CELL(0.126 ns) = 1.146 ns; Loc. = LCCOMB_X46_Y6_N12; Fanout = 1; COMB Node = 'lv1a_pipeline:inst116\|Mux4~31'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.277 ns" { lv1a_pipeline:inst116|Mux4~29 lv1a_pipeline:inst116|Mux4~31 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 346 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.518 ns) + CELL(0.077 ns) 1.741 ns lv1a_pipeline:inst116\|Mux4~32 5 COMB LCCOMB_X46_Y11_N20 2 " "Info: 5: + IC(0.518 ns) + CELL(0.077 ns) = 1.741 ns; Loc. = LCCOMB_X46_Y11_N20; Fanout = 2; COMB Node = 'lv1a_pipeline:inst116\|Mux4~32'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.595 ns" { lv1a_pipeline:inst116|Mux4~31 lv1a_pipeline:inst116|Mux4~32 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 346 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.798 ns) + CELL(0.018 ns) 2.557 ns lv1a_pipeline:inst116\|Mux4~63 6 COMB LCCOMB_X61_Y8_N8 174 " "Info: 6: + IC(0.798 ns) + CELL(0.018 ns) = 2.557 ns; Loc. = LCCOMB_X61_Y8_N8; Fanout = 174; COMB Node = 'lv1a_pipeline:inst116\|Mux4~63'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.816 ns" { lv1a_pipeline:inst116|Mux4~32 lv1a_pipeline:inst116|Mux4~63 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 346 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.167 ns) 3.323 ns lv1a_pipeline:inst116\|Mux6~294 7 COMB LCCOMB_X61_Y14_N20 1 " "Info: 7: + IC(0.599 ns) + CELL(0.167 ns) = 3.323 ns; Loc. = LCCOMB_X61_Y14_N20; Fanout = 1; COMB Node = 'lv1a_pipeline:inst116\|Mux6~294'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.766 ns" { lv1a_pipeline:inst116|Mux4~63 lv1a_pipeline:inst116|Mux6~294 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 366 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.126 ns) 3.824 ns lv1a_pipeline:inst116\|Mux6~295 8 COMB LCCOMB_X61_Y12_N2 1 " "Info: 8: + IC(0.375 ns) + CELL(0.126 ns) = 3.824 ns; Loc. = LCCOMB_X61_Y12_N2; Fanout = 1; COMB Node = 'lv1a_pipeline:inst116\|Mux6~295'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.501 ns" { lv1a_pipeline:inst116|Mux6~294 lv1a_pipeline:inst116|Mux6~295 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 366 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.120 ns) 4.089 ns lv1a_pipeline:inst116\|Mux6~296 9 COMB LCCOMB_X61_Y12_N12 1 " "Info: 9: + IC(0.145 ns) + CELL(0.120 ns) = 4.089 ns; Loc. = LCCOMB_X61_Y12_N12; Fanout = 1; COMB Node = 'lv1a_pipeline:inst116\|Mux6~296'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.265 ns" { lv1a_pipeline:inst116|Mux6~295 lv1a_pipeline:inst116|Mux6~296 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 366 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.120 ns) 4.668 ns lv1a_pipeline:inst116\|Mux6~339 10 COMB LCCOMB_X65_Y8_N8 1 " "Info: 10: + IC(0.459 ns) + CELL(0.120 ns) = 4.668 ns; Loc. = LCCOMB_X65_Y8_N8; Fanout = 1; COMB Node = 'lv1a_pipeline:inst116\|Mux6~339'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.579 ns" { lv1a_pipeline:inst116|Mux6~296 lv1a_pipeline:inst116|Mux6~339 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 366 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.144 ns) + CELL(0.120 ns) 4.932 ns lv1a_pipeline:inst116\|Mux6~340 11 COMB LCCOMB_X65_Y8_N20 1 " "Info: 11: + IC(0.144 ns) + CELL(0.120 ns) = 4.932 ns; Loc. = LCCOMB_X65_Y8_N20; Fanout = 1; COMB Node = 'lv1a_pipeline:inst116\|Mux6~340'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.264 ns" { lv1a_pipeline:inst116|Mux6~339 lv1a_pipeline:inst116|Mux6~340 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 366 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.117 ns) + CELL(0.018 ns) 5.067 ns lv1a_pipeline:inst116\|clus_err~0 12 COMB LCCOMB_X65_Y8_N24 1 " "Info: 12: + IC(0.117 ns) + CELL(0.018 ns) = 5.067 ns; Loc. = LCCOMB_X65_Y8_N24; Fanout = 1; COMB Node = 'lv1a_pipeline:inst116\|clus_err~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.135 ns" { lv1a_pipeline:inst116|Mux6~340 lv1a_pipeline:inst116|clus_err~0 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 5.164 ns lv1a_pipeline:inst116\|clus_err 13 REG LCFF_X65_Y8_N25 2 " "Info: 13: + IC(0.000 ns) + CELL(0.097 ns) = 5.164 ns; Loc. = LCFF_X65_Y8_N25; Fanout = 2; REG Node = 'lv1a_pipeline:inst116\|clus_err'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.097 ns" { lv1a_pipeline:inst116|clus_err~0 lv1a_pipeline:inst116|clus_err } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.127 ns ( 21.82 % ) " "Info: Total cell delay = 1.127 ns ( 21.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.037 ns ( 78.18 % ) " "Info: Total interconnect delay = 4.037 ns ( 78.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.164 ns" { line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] lv1a_pipeline:inst116|pipeline~245 lv1a_pipeline:inst116|Mux4~29 lv1a_pipeline:inst116|Mux4~31 lv1a_pipeline:inst116|Mux4~32 lv1a_pipeline:inst116|Mux4~63 lv1a_pipeline:inst116|Mux6~294 lv1a_pipeline:inst116|Mux6~295 lv1a_pipeline:inst116|Mux6~296 lv1a_pipeline:inst116|Mux6~339 lv1a_pipeline:inst116|Mux6~340 lv1a_pipeline:inst116|clus_err~0 lv1a_pipeline:inst116|clus_err } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.164 ns" { line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] {} lv1a_pipeline:inst116|pipeline~245 {} lv1a_pipeline:inst116|Mux4~29 {} lv1a_pipeline:inst116|Mux4~31 {} lv1a_pipeline:inst116|Mux4~32 {} lv1a_pipeline:inst116|Mux4~63 {} lv1a_pipeline:inst116|Mux6~294 {} lv1a_pipeline:inst116|Mux6~295 {} lv1a_pipeline:inst116|Mux6~296 {} lv1a_pipeline:inst116|Mux6~339 {} lv1a_pipeline:inst116|Mux6~340 {} lv1a_pipeline:inst116|clus_err~0 {} lv1a_pipeline:inst116|clus_err {} } { 0.000ns 0.487ns 0.244ns 0.151ns 0.518ns 0.798ns 0.599ns 0.375ns 0.145ns 0.459ns 0.144ns 0.117ns 0.000ns } { 0.000ns 0.018ns 0.120ns 0.126ns 0.077ns 0.018ns 0.167ns 0.126ns 0.120ns 0.120ns 0.120ns 0.018ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.000 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl lv1a_pipeline:inst116|clus_err } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.000 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} lv1a_pipeline:inst116|clus_err {} } { 0.000ns 0.890ns 0.732ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.012 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.012 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.744ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.164 ns" { line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] lv1a_pipeline:inst116|pipeline~245 lv1a_pipeline:inst116|Mux4~29 lv1a_pipeline:inst116|Mux4~31 lv1a_pipeline:inst116|Mux4~32 lv1a_pipeline:inst116|Mux4~63 lv1a_pipeline:inst116|Mux6~294 lv1a_pipeline:inst116|Mux6~295 lv1a_pipeline:inst116|Mux6~296 lv1a_pipeline:inst116|Mux6~339 lv1a_pipeline:inst116|Mux6~340 lv1a_pipeline:inst116|clus_err~0 lv1a_pipeline:inst116|clus_err } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.164 ns" { line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] {} lv1a_pipeline:inst116|pipeline~245 {} lv1a_pipeline:inst116|Mux4~29 {} lv1a_pipeline:inst116|Mux4~31 {} lv1a_pipeline:inst116|Mux4~32 {} lv1a_pipeline:inst116|Mux4~63 {} lv1a_pipeline:inst116|Mux6~294 {} lv1a_pipeline:inst116|Mux6~295 {} lv1a_pipeline:inst116|Mux6~296 {} lv1a_pipeline:inst116|Mux6~339 {} lv1a_pipeline:inst116|Mux6~340 {} lv1a_pipeline:inst116|clus_err~0 {} lv1a_pipeline:inst116|clus_err {} } { 0.000ns 0.487ns 0.244ns 0.151ns 0.518ns 0.798ns 0.599ns 0.375ns 0.145ns 0.459ns 0.144ns 0.117ns 0.000ns } { 0.000ns 0.018ns 0.120ns 0.126ns 0.077ns 0.018ns 0.167ns 0.126ns 0.120ns 0.120ns 0.120ns 0.018ns 0.097ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "altpll00:inst233\|altpll:altpll_component\|_clk1 " "Info: No valid register-to-register data paths exist for clock \"altpll00:inst233\|altpll:altpll_component\|_clk1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "altpll00:inst233\|altpll:altpll_component\|_clk2 " "Info: No valid register-to-register data paths exist for clock \"altpll00:inst233\|altpll:altpll_component\|_clk2\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "PLL_VME:inst22\|altpll:altpll_component\|_clk2 register tdc_vme:inst57\|m_ctrlreg20\[26\] register VME_thing:inst69\|dff32:inst17\|lpm_ff:lpm_ff_component\|dffs\[26\] 24.477 ns " "Info: Slack time is 24.477 ns for clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" between source register \"tdc_vme:inst57\|m_ctrlreg20\[26\]\" and destination register \"VME_thing:inst69\|dff32:inst17\|lpm_ff:lpm_ff_component\|dffs\[26\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "132.93 MHz 7.523 ns " "Info: Fmax is 132.93 MHz (period= 7.523 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "25.854 ns + Largest register register " "Info: + Largest register to register requirement is 25.854 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "32.000 ns + " "Info: + Setup relationship between source and destination is 32.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 32.000 ns " "Info: + Latch edge is 32.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_VME:inst22\|altpll:altpll_component\|_clk2 32.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" is 32.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_VME:inst22\|altpll:altpll_component\|_clk2 32.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" is 32.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.037 ns + Largest " "Info: + Largest clock skew is -6.037 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_VME:inst22\|altpll:altpll_component\|_clk2 destination 2.008 ns + Shortest register " "Info: + Shortest clock path from clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" to destination register is 2.008 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_VME:inst22\|altpll:altpll_component\|_clk2 1 CLK PLL_11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_11; Fanout = 1; CLK Node = 'PLL_VME:inst22\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL_VME:inst22|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.000 ns) 0.890 ns PLL_VME:inst22\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G13 3088 " "Info: 2: + IC(0.890 ns) + CELL(0.000 ns) = 0.890 ns; Loc. = CLKCTRL_G13; Fanout = 3088; COMB Node = 'PLL_VME:inst22\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.378 ns) 2.008 ns VME_thing:inst69\|dff32:inst17\|lpm_ff:lpm_ff_component\|dffs\[26\] 3 REG LCFF_X42_Y41_N21 1 " "Info: 3: + IC(0.740 ns) + CELL(0.378 ns) = 2.008 ns; Loc. = LCFF_X42_Y41_N21; Fanout = 1; REG Node = 'VME_thing:inst69\|dff32:inst17\|lpm_ff:lpm_ff_component\|dffs\[26\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.118 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl VME_thing:inst69|dff32:inst17|lpm_ff:lpm_ff_component|dffs[26] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 18.82 % ) " "Info: Total cell delay = 0.378 ns ( 18.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.630 ns ( 81.18 % ) " "Info: Total interconnect delay = 1.630 ns ( 81.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.008 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl VME_thing:inst69|dff32:inst17|lpm_ff:lpm_ff_component|dffs[26] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.008 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} VME_thing:inst69|dff32:inst17|lpm_ff:lpm_ff_component|dffs[26] {} } { 0.000ns 0.890ns 0.740ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_VME:inst22\|altpll:altpll_component\|_clk2 source 8.045 ns - Longest register " "Info: - Longest clock path from clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" to source register is 8.045 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_VME:inst22\|altpll:altpll_component\|_clk2 1 CLK PLL_11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_11; Fanout = 1; CLK Node = 'PLL_VME:inst22\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL_VME:inst22|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.000 ns) 0.890 ns PLL_VME:inst22\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G13 3088 " "Info: 2: + IC(0.890 ns) + CELL(0.000 ns) = 0.890 ns; Loc. = CLKCTRL_G13; Fanout = 3088; COMB Node = 'PLL_VME:inst22\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(0.440 ns) 2.079 ns dff_one:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X24_Y35_N25 6 " "Info: 3: + IC(0.749 ns) + CELL(0.440 ns) = 2.079 ns; Loc. = LCFF_X24_Y35_N25; Fanout = 6; REG Node = 'dff_one:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.189 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.440 ns) 2.632 ns vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\] 4 REG LCFF_X24_Y35_N11 1254 " "Info: 4: + IC(0.113 ns) + CELL(0.440 ns) = 2.632 ns; Loc. = LCFF_X24_Y35_N11; Fanout = 1254; REG Node = 'vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.553 ns" { dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] } "NODE_NAME" } } { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.120 ns) 3.137 ns tdc_vme:inst57\|vme_reset~5 5 COMB LCCOMB_X24_Y37_N12 2 " "Info: 5: + IC(0.385 ns) + CELL(0.120 ns) = 3.137 ns; Loc. = LCCOMB_X24_Y37_N12; Fanout = 2; COMB Node = 'tdc_vme:inst57\|vme_reset~5'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.505 ns" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] tdc_vme:inst57|vme_reset~5 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 586 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.204 ns) + CELL(0.120 ns) 3.461 ns tdc_vme:inst57\|vme_testdatamodewrite~0 6 COMB LCCOMB_X25_Y37_N8 5 " "Info: 6: + IC(0.204 ns) + CELL(0.120 ns) = 3.461 ns; Loc. = LCCOMB_X25_Y37_N8; Fanout = 5; COMB Node = 'tdc_vme:inst57\|vme_testdatamodewrite~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.324 ns" { tdc_vme:inst57|vme_reset~5 tdc_vme:inst57|vme_testdatamodewrite~0 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 371 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.077 ns) 3.893 ns tdc_vme:inst57\|vme_testmodewrite 7 COMB LCCOMB_X25_Y35_N18 1 " "Info: 7: + IC(0.355 ns) + CELL(0.077 ns) = 3.893 ns; Loc. = LCCOMB_X25_Y35_N18; Fanout = 1; COMB Node = 'tdc_vme:inst57\|vme_testmodewrite'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.432 ns" { tdc_vme:inst57|vme_testdatamodewrite~0 tdc_vme:inst57|vme_testmodewrite } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 364 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.128 ns) + CELL(0.440 ns) 4.461 ns tdc_vme:inst57\|testmodereg 8 REG LCFF_X25_Y35_N19 9 " "Info: 8: + IC(0.128 ns) + CELL(0.440 ns) = 4.461 ns; Loc. = LCFF_X25_Y35_N19; Fanout = 9; REG Node = 'tdc_vme:inst57\|testmodereg'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.568 ns" { tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 220 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.018 ns) 4.781 ns tdc_vme:inst57\|m_ctrlwrite47~0 9 COMB LCCOMB_X23_Y35_N28 24 " "Info: 9: + IC(0.302 ns) + CELL(0.018 ns) = 4.781 ns; Loc. = LCCOMB_X23_Y35_N28; Fanout = 24; COMB Node = 'tdc_vme:inst57\|m_ctrlwrite47~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.320 ns" { tdc_vme:inst57|testmodereg tdc_vme:inst57|m_ctrlwrite47~0 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 428 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.126 ns) 5.130 ns tdc_vme:inst57\|m_ctrlwrite20 10 COMB LCCOMB_X24_Y35_N16 1 " "Info: 10: + IC(0.223 ns) + CELL(0.126 ns) = 5.130 ns; Loc. = LCCOMB_X24_Y35_N16; Fanout = 1; COMB Node = 'tdc_vme:inst57\|m_ctrlwrite20'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.349 ns" { tdc_vme:inst57|m_ctrlwrite47~0 tdc_vme:inst57|m_ctrlwrite20 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 401 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.777 ns) + CELL(0.000 ns) 6.907 ns tdc_vme:inst57\|m_ctrlwrite20~clkctrl 11 COMB CLKCTRL_G9 32 " "Info: 11: + IC(1.777 ns) + CELL(0.000 ns) = 6.907 ns; Loc. = CLKCTRL_G9; Fanout = 32; COMB Node = 'tdc_vme:inst57\|m_ctrlwrite20~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.777 ns" { tdc_vme:inst57|m_ctrlwrite20 tdc_vme:inst57|m_ctrlwrite20~clkctrl } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 401 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.760 ns) + CELL(0.378 ns) 8.045 ns tdc_vme:inst57\|m_ctrlreg20\[26\] 12 REG LCFF_X23_Y29_N19 2 " "Info: 12: + IC(0.760 ns) + CELL(0.378 ns) = 8.045 ns; Loc. = LCFF_X23_Y29_N19; Fanout = 2; REG Node = 'tdc_vme:inst57\|m_ctrlreg20\[26\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.138 ns" { tdc_vme:inst57|m_ctrlwrite20~clkctrl tdc_vme:inst57|m_ctrlreg20[26] } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 232 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.159 ns ( 26.84 % ) " "Info: Total cell delay = 2.159 ns ( 26.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.886 ns ( 73.16 % ) " "Info: Total interconnect delay = 5.886 ns ( 73.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "8.045 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] tdc_vme:inst57|vme_reset~5 tdc_vme:inst57|vme_testdatamodewrite~0 tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg tdc_vme:inst57|m_ctrlwrite47~0 tdc_vme:inst57|m_ctrlwrite20 tdc_vme:inst57|m_ctrlwrite20~clkctrl tdc_vme:inst57|m_ctrlreg20[26] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "8.045 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] {} tdc_vme:inst57|vme_reset~5 {} tdc_vme:inst57|vme_testdatamodewrite~0 {} tdc_vme:inst57|vme_testmodewrite {} tdc_vme:inst57|testmodereg {} tdc_vme:inst57|m_ctrlwrite47~0 {} tdc_vme:inst57|m_ctrlwrite20 {} tdc_vme:inst57|m_ctrlwrite20~clkctrl {} tdc_vme:inst57|m_ctrlreg20[26] {} } { 0.000ns 0.890ns 0.749ns 0.113ns 0.385ns 0.204ns 0.355ns 0.128ns 0.302ns 0.223ns 1.777ns 0.760ns } { 0.000ns 0.000ns 0.440ns 0.440ns 0.120ns 0.120ns 0.077ns 0.440ns 0.018ns 0.126ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.008 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl VME_thing:inst69|dff32:inst17|lpm_ff:lpm_ff_component|dffs[26] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.008 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} VME_thing:inst69|dff32:inst17|lpm_ff:lpm_ff_component|dffs[26] {} } { 0.000ns 0.890ns 0.740ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "8.045 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] tdc_vme:inst57|vme_reset~5 tdc_vme:inst57|vme_testdatamodewrite~0 tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg tdc_vme:inst57|m_ctrlwrite47~0 tdc_vme:inst57|m_ctrlwrite20 tdc_vme:inst57|m_ctrlwrite20~clkctrl tdc_vme:inst57|m_ctrlreg20[26] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "8.045 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] {} tdc_vme:inst57|vme_reset~5 {} tdc_vme:inst57|vme_testdatamodewrite~0 {} tdc_vme:inst57|vme_testmodewrite {} tdc_vme:inst57|testmodereg {} tdc_vme:inst57|m_ctrlwrite47~0 {} tdc_vme:inst57|m_ctrlwrite20 {} tdc_vme:inst57|m_ctrlwrite20~clkctrl {} tdc_vme:inst57|m_ctrlreg20[26] {} } { 0.000ns 0.890ns 0.749ns 0.113ns 0.385ns 0.204ns 0.355ns 0.128ns 0.302ns 0.223ns 1.777ns 0.760ns } { 0.000ns 0.000ns 0.440ns 0.440ns 0.120ns 0.120ns 0.077ns 0.440ns 0.018ns 0.126ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.062 ns - " "Info: - Micro clock to output delay of source is 0.062 ns" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 232 14 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.047 ns - " "Info: - Micro setup delay of destination is 0.047 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.008 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl VME_thing:inst69|dff32:inst17|lpm_ff:lpm_ff_component|dffs[26] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.008 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} VME_thing:inst69|dff32:inst17|lpm_ff:lpm_ff_component|dffs[26] {} } { 0.000ns 0.890ns 0.740ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "8.045 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] tdc_vme:inst57|vme_reset~5 tdc_vme:inst57|vme_testdatamodewrite~0 tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg tdc_vme:inst57|m_ctrlwrite47~0 tdc_vme:inst57|m_ctrlwrite20 tdc_vme:inst57|m_ctrlwrite20~clkctrl tdc_vme:inst57|m_ctrlreg20[26] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "8.045 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] {} tdc_vme:inst57|vme_reset~5 {} tdc_vme:inst57|vme_testdatamodewrite~0 {} tdc_vme:inst57|vme_testmodewrite {} tdc_vme:inst57|testmodereg {} tdc_vme:inst57|m_ctrlwrite47~0 {} tdc_vme:inst57|m_ctrlwrite20 {} tdc_vme:inst57|m_ctrlwrite20~clkctrl {} tdc_vme:inst57|m_ctrlreg20[26] {} } { 0.000ns 0.890ns 0.749ns 0.113ns 0.385ns 0.204ns 0.355ns 0.128ns 0.302ns 0.223ns 1.777ns 0.760ns } { 0.000ns 0.000ns 0.440ns 0.440ns 0.120ns 0.120ns 0.077ns 0.440ns 0.018ns 0.126ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.377 ns - Longest register register " "Info: - Longest register to register delay is 1.377 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tdc_vme:inst57\|m_ctrlreg20\[26\] 1 REG LCFF_X23_Y29_N19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y29_N19; Fanout = 2; REG Node = 'tdc_vme:inst57\|m_ctrlreg20\[26\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tdc_vme:inst57|m_ctrlreg20[26] } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 232 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.183 ns) + CELL(0.194 ns) 1.377 ns VME_thing:inst69\|dff32:inst17\|lpm_ff:lpm_ff_component\|dffs\[26\] 2 REG LCFF_X42_Y41_N21 1 " "Info: 2: + IC(1.183 ns) + CELL(0.194 ns) = 1.377 ns; Loc. = LCFF_X42_Y41_N21; Fanout = 1; REG Node = 'VME_thing:inst69\|dff32:inst17\|lpm_ff:lpm_ff_component\|dffs\[26\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.377 ns" { tdc_vme:inst57|m_ctrlreg20[26] VME_thing:inst69|dff32:inst17|lpm_ff:lpm_ff_component|dffs[26] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.194 ns ( 14.09 % ) " "Info: Total cell delay = 0.194 ns ( 14.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.183 ns ( 85.91 % ) " "Info: Total interconnect delay = 1.183 ns ( 85.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.377 ns" { tdc_vme:inst57|m_ctrlreg20[26] VME_thing:inst69|dff32:inst17|lpm_ff:lpm_ff_component|dffs[26] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.377 ns" { tdc_vme:inst57|m_ctrlreg20[26] {} VME_thing:inst69|dff32:inst17|lpm_ff:lpm_ff_component|dffs[26] {} } { 0.000ns 1.183ns } { 0.000ns 0.194ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.008 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl VME_thing:inst69|dff32:inst17|lpm_ff:lpm_ff_component|dffs[26] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.008 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} VME_thing:inst69|dff32:inst17|lpm_ff:lpm_ff_component|dffs[26] {} } { 0.000ns 0.890ns 0.740ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "8.045 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] tdc_vme:inst57|vme_reset~5 tdc_vme:inst57|vme_testdatamodewrite~0 tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg tdc_vme:inst57|m_ctrlwrite47~0 tdc_vme:inst57|m_ctrlwrite20 tdc_vme:inst57|m_ctrlwrite20~clkctrl tdc_vme:inst57|m_ctrlreg20[26] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "8.045 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] {} tdc_vme:inst57|vme_reset~5 {} tdc_vme:inst57|vme_testdatamodewrite~0 {} tdc_vme:inst57|vme_testmodewrite {} tdc_vme:inst57|testmodereg {} tdc_vme:inst57|m_ctrlwrite47~0 {} tdc_vme:inst57|m_ctrlwrite20 {} tdc_vme:inst57|m_ctrlwrite20~clkctrl {} tdc_vme:inst57|m_ctrlreg20[26] {} } { 0.000ns 0.890ns 0.749ns 0.113ns 0.385ns 0.204ns 0.355ns 0.128ns 0.302ns 0.223ns 1.777ns 0.760ns } { 0.000ns 0.000ns 0.440ns 0.440ns 0.120ns 0.120ns 0.077ns 0.440ns 0.018ns 0.126ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.377 ns" { tdc_vme:inst57|m_ctrlreg20[26] VME_thing:inst69|dff32:inst17|lpm_ff:lpm_ff_component|dffs[26] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.377 ns" { tdc_vme:inst57|m_ctrlreg20[26] {} VME_thing:inst69|dff32:inst17|lpm_ff:lpm_ff_component|dffs[26] {} } { 0.000ns 1.183ns } { 0.000ns 0.194ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk0 register dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\] register fanout_clock_phase_sw:inst150\|dff_one:inst63\|lpm_ff:lpm_ff_component\|dffs\[0\] 7.291 ns " "Info: Slack time is 7.291 ns for clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk0\" between source register \"dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"fanout_clock_phase_sw:inst150\|dff_one:inst63\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT_RESTRICTED" "793.65 MHz " "Info: Fmax is restricted to 793.65 MHz due to tcl and tch limits" {  } {  } 0 0 "Fmax is restricted to %1!s! due to tcl and tch limits" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "7.866 ns + Largest register register " "Info: + Largest register to register requirement is 7.866 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "8.000 ns + " "Info: + Setup relationship between source and destination is 8.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 8.000 ns " "Info: + Latch edge is 8.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll_fanout:inst514\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll00:inst233\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.025 ns + Largest " "Info: + Largest clock skew is -0.025 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk0 destination -0.042 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk0\" to destination register is -0.042 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk0  -2.057 ns + Early " "Info: + Early clock latency of clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk0\" is -2.057 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-2.057 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.057 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk0 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.057 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.000 ns) -1.167 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G4 8 " "Info: 2: + IC(0.890 ns) + CELL(0.000 ns) = -1.167 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.747 ns) + CELL(0.378 ns) -0.042 ns fanout_clock_phase_sw:inst150\|dff_one:inst63\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X51_Y20_N25 1 " "Info: 3: + IC(0.747 ns) + CELL(0.378 ns) = -0.042 ns; Loc. = LCFF_X51_Y20_N25; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst63\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.125 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 18.76 % ) " "Info: Total cell delay = 0.378 ns ( 18.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.637 ns ( 81.24 % ) " "Info: Total interconnect delay = 1.637 ns ( 81.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.042 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.042 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 {} altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.747ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 source -0.017 ns - Longest register " "Info: - Longest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" to source register is -0.017 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0  -2.057 ns + Late " "Info: + Late clock latency of clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is -2.057 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-2.057 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.057 ns altpll00:inst233\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.057 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.000 ns) -1.167 ns altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 16823 " "Info: 2: + IC(0.890 ns) + CELL(0.000 ns) = -1.167 ns; Loc. = CLKCTRL_G5; Fanout = 16823; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.772 ns) + CELL(0.378 ns) -0.017 ns dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X46_Y20_N1 6 " "Info: 3: + IC(0.772 ns) + CELL(0.378 ns) = -0.017 ns; Loc. = LCFF_X46_Y20_N1; Fanout = 6; REG Node = 'dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.150 ns" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 18.53 % ) " "Info: Total cell delay = 0.378 ns ( 18.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.662 ns ( 81.47 % ) " "Info: Total interconnect delay = 1.662 ns ( 81.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.017 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.017 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.772ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.042 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.042 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 {} altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.747ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.017 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.017 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.772ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.062 ns - " "Info: - Micro clock to output delay of source is 0.062 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.047 ns - " "Info: - Micro setup delay of destination is 0.047 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.042 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.042 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 {} altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.747ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.017 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.017 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.772ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.575 ns - Longest register register " "Info: - Longest register to register delay is 0.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X46_Y20_N1 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X46_Y20_N1; Fanout = 6; REG Node = 'dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.194 ns) 0.575 ns fanout_clock_phase_sw:inst150\|dff_one:inst63\|lpm_ff:lpm_ff_component\|dffs\[0\] 2 REG LCFF_X51_Y20_N25 1 " "Info: 2: + IC(0.381 ns) + CELL(0.194 ns) = 0.575 ns; Loc. = LCFF_X51_Y20_N25; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst63\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.575 ns" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.194 ns ( 33.74 % ) " "Info: Total cell delay = 0.194 ns ( 33.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.381 ns ( 66.26 % ) " "Info: Total interconnect delay = 0.381 ns ( 66.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.575 ns" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.575 ns" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.381ns } { 0.000ns 0.194ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.042 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.042 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 {} altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.747ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.017 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.017 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.772ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.575 ns" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.575 ns" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.381ns } { 0.000ns 0.194ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk1 register dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\] register fanout_clock_phase_sw:inst141\|dff_one:inst65\|lpm_ff:lpm_ff_component\|dffs\[0\] 835 ps " "Info: Slack time is 835 ps for clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk1\" between source register \"dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"fanout_clock_phase_sw:inst141\|dff_one:inst65\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "1.214 ns + Largest register register " "Info: + Largest register to register requirement is 1.214 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "1.333 ns + " "Info: + Setup relationship between source and destination is 1.333 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 1.333 ns " "Info: + Latch edge is 1.333 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll_fanout:inst514\|altpll:altpll_component\|_clk1 8.000 ns 1.333 ns  50 " "Info: Clock period of Destination clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk1\" is 8.000 ns with  offset of 1.333 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 60.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 60.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll00:inst233\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.010 ns + Largest " "Info: + Largest clock skew is -0.010 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk1 destination -0.055 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk1\" to destination register is -0.055 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk1  -2.057 ns + Early " "Info: + Early clock latency of clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk1\" is -2.057 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-2.057 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.057 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk1 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.057 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.000 ns) -1.167 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(0.890 ns) + CELL(0.000 ns) = -1.167 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.378 ns) -0.055 ns fanout_clock_phase_sw:inst141\|dff_one:inst65\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X48_Y21_N27 1 " "Info: 3: + IC(0.734 ns) + CELL(0.378 ns) = -0.055 ns; Loc. = LCFF_X48_Y21_N27; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst65\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.112 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 18.88 % ) " "Info: Total cell delay = 0.378 ns ( 18.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.624 ns ( 81.12 % ) " "Info: Total interconnect delay = 1.624 ns ( 81.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.055 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.055 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 {} altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.734ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 source -0.045 ns - Longest register " "Info: - Longest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" to source register is -0.045 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0  -2.057 ns + Late " "Info: + Late clock latency of clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is -2.057 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-2.057 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.057 ns altpll00:inst233\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.057 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.000 ns) -1.167 ns altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 16823 " "Info: 2: + IC(0.890 ns) + CELL(0.000 ns) = -1.167 ns; Loc. = CLKCTRL_G5; Fanout = 16823; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(0.378 ns) -0.045 ns dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X51_Y21_N19 6 " "Info: 3: + IC(0.744 ns) + CELL(0.378 ns) = -0.045 ns; Loc. = LCFF_X51_Y21_N19; Fanout = 6; REG Node = 'dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.122 ns" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 18.79 % ) " "Info: Total cell delay = 0.378 ns ( 18.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.634 ns ( 81.21 % ) " "Info: Total interconnect delay = 1.634 ns ( 81.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.045 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.045 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.744ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.055 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.055 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 {} altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.734ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.045 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.045 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.744ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.062 ns - " "Info: - Micro clock to output delay of source is 0.062 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.047 ns - " "Info: - Micro setup delay of destination is 0.047 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.055 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.055 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 {} altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.734ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.045 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.045 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.744ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.379 ns - Longest register register " "Info: - Longest register to register delay is 0.379 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X51_Y21_N19 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X51_Y21_N19; Fanout = 6; REG Node = 'dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.018 ns) 0.282 ns fanout_clock_phase_sw:inst141\|dff_one:inst65\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder 2 COMB LCCOMB_X48_Y21_N26 1 " "Info: 2: + IC(0.264 ns) + CELL(0.018 ns) = 0.282 ns; Loc. = LCCOMB_X48_Y21_N26; Fanout = 1; COMB Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst65\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.282 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.379 ns fanout_clock_phase_sw:inst141\|dff_one:inst65\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X48_Y21_N27 1 " "Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 0.379 ns; Loc. = LCFF_X48_Y21_N27; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst65\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.097 ns" { fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.115 ns ( 30.34 % ) " "Info: Total cell delay = 0.115 ns ( 30.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.264 ns ( 69.66 % ) " "Info: Total interconnect delay = 0.264 ns ( 69.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.379 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.379 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.264ns 0.000ns } { 0.000ns 0.018ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.055 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.055 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 {} altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.734ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.045 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.045 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.744ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.379 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.379 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.264ns 0.000ns } { 0.000ns 0.018ns 0.097ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk2 register dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\] register fanout_clock_phase_sw:inst141\|dff_one:inst67\|lpm_ff:lpm_ff_component\|dffs\[0\] 1.79 ns " "Info: Slack time is 1.79 ns for clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk2\" between source register \"dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"fanout_clock_phase_sw:inst141\|dff_one:inst67\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.388 ns + Largest register register " "Info: + Largest register to register requirement is 2.388 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "2.667 ns + " "Info: + Setup relationship between source and destination is 2.667 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 2.667 ns " "Info: + Latch edge is 2.667 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll_fanout:inst514\|altpll:altpll_component\|_clk2 8.000 ns 2.667 ns  50 " "Info: Clock period of Destination clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk2\" is 8.000 ns with  offset of 2.667 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 120.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 120.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll00:inst233\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.170 ns + Largest " "Info: + Largest clock skew is -0.170 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk2 destination -0.215 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk2\" to destination register is -0.215 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk2  -2.057 ns + Early " "Info: + Early clock latency of clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk2\" is -2.057 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-2.057 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.057 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk2 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.057 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.000 ns) -1.168 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_R13 8 " "Info: 2: + IC(0.889 ns) + CELL(0.000 ns) = -1.168 ns; Loc. = CLKCTRL_R13; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.889 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.575 ns) + CELL(0.378 ns) -0.215 ns fanout_clock_phase_sw:inst141\|dff_one:inst67\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X48_Y20_N9 1 " "Info: 3: + IC(0.575 ns) + CELL(0.378 ns) = -0.215 ns; Loc. = LCFF_X48_Y20_N9; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst67\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.953 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 20.52 % ) " "Info: Total cell delay = 0.378 ns ( 20.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.464 ns ( 79.48 % ) " "Info: Total interconnect delay = 1.464 ns ( 79.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.215 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.215 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 {} altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.575ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 source -0.045 ns - Longest register " "Info: - Longest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" to source register is -0.045 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0  -2.057 ns + Late " "Info: + Late clock latency of clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is -2.057 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-2.057 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.057 ns altpll00:inst233\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.057 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.000 ns) -1.167 ns altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 16823 " "Info: 2: + IC(0.890 ns) + CELL(0.000 ns) = -1.167 ns; Loc. = CLKCTRL_G5; Fanout = 16823; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(0.378 ns) -0.045 ns dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X51_Y21_N19 6 " "Info: 3: + IC(0.744 ns) + CELL(0.378 ns) = -0.045 ns; Loc. = LCFF_X51_Y21_N19; Fanout = 6; REG Node = 'dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.122 ns" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 18.79 % ) " "Info: Total cell delay = 0.378 ns ( 18.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.634 ns ( 81.21 % ) " "Info: Total interconnect delay = 1.634 ns ( 81.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.045 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.045 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.744ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.215 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.215 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 {} altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.575ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.045 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.045 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.744ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.062 ns - " "Info: - Micro clock to output delay of source is 0.062 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.047 ns - " "Info: - Micro setup delay of destination is 0.047 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.215 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.215 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 {} altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.575ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.045 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.045 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.744ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.598 ns - Longest register register " "Info: - Longest register to register delay is 0.598 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X51_Y21_N19 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X51_Y21_N19; Fanout = 6; REG Node = 'dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.404 ns) + CELL(0.194 ns) 0.598 ns fanout_clock_phase_sw:inst141\|dff_one:inst67\|lpm_ff:lpm_ff_component\|dffs\[0\] 2 REG LCFF_X48_Y20_N9 1 " "Info: 2: + IC(0.404 ns) + CELL(0.194 ns) = 0.598 ns; Loc. = LCFF_X48_Y20_N9; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst67\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.598 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.194 ns ( 32.44 % ) " "Info: Total cell delay = 0.194 ns ( 32.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.404 ns ( 67.56 % ) " "Info: Total interconnect delay = 0.404 ns ( 67.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.598 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.598 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst141|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.404ns } { 0.000ns 0.194ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.215 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.215 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 {} altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.575ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.045 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.045 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.744ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.598 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.598 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst141|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.404ns } { 0.000ns 0.194ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk3 register dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\] register fanout_clock_phase_sw:inst141\|dff_one:inst69\|lpm_ff:lpm_ff_component\|dffs\[0\] 3.112 ns " "Info: Slack time is 3.112 ns for clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk3\" between source register \"dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"fanout_clock_phase_sw:inst141\|dff_one:inst69\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "3.710 ns + Largest register register " "Info: + Largest register to register requirement is 3.710 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "4.000 ns + " "Info: + Setup relationship between source and destination is 4.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 4.000 ns " "Info: + Latch edge is 4.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll_fanout:inst514\|altpll:altpll_component\|_clk3 8.000 ns 4.000 ns  50 " "Info: Clock period of Destination clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk3\" is 8.000 ns with  offset of 4.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 180.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 180.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll00:inst233\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.181 ns + Largest " "Info: + Largest clock skew is -0.181 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk3 destination -0.226 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk3\" to destination register is -0.226 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk3  -2.057 ns + Early " "Info: + Early clock latency of clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk3\" is -2.057 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-2.057 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.057 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk3 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.057 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk3 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.000 ns) -1.168 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk3~clkctrl 2 COMB CLKCTRL_R15 8 " "Info: 2: + IC(0.889 ns) + CELL(0.000 ns) = -1.168 ns; Loc. = CLKCTRL_R15; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk3~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.889 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.564 ns) + CELL(0.378 ns) -0.226 ns fanout_clock_phase_sw:inst141\|dff_one:inst69\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X48_Y20_N15 1 " "Info: 3: + IC(0.564 ns) + CELL(0.378 ns) = -0.226 ns; Loc. = LCFF_X48_Y20_N15; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst69\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.942 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 20.64 % ) " "Info: Total cell delay = 0.378 ns ( 20.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.453 ns ( 79.36 % ) " "Info: Total interconnect delay = 1.453 ns ( 79.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.226 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.226 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 {} altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.564ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 source -0.045 ns - Longest register " "Info: - Longest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" to source register is -0.045 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0  -2.057 ns + Late " "Info: + Late clock latency of clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is -2.057 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-2.057 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.057 ns altpll00:inst233\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.057 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.000 ns) -1.167 ns altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 16823 " "Info: 2: + IC(0.890 ns) + CELL(0.000 ns) = -1.167 ns; Loc. = CLKCTRL_G5; Fanout = 16823; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(0.378 ns) -0.045 ns dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X51_Y21_N19 6 " "Info: 3: + IC(0.744 ns) + CELL(0.378 ns) = -0.045 ns; Loc. = LCFF_X51_Y21_N19; Fanout = 6; REG Node = 'dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.122 ns" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 18.79 % ) " "Info: Total cell delay = 0.378 ns ( 18.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.634 ns ( 81.21 % ) " "Info: Total interconnect delay = 1.634 ns ( 81.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.045 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.045 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.744ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.226 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.226 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 {} altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.564ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.045 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.045 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.744ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.062 ns - " "Info: - Micro clock to output delay of source is 0.062 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.047 ns - " "Info: - Micro setup delay of destination is 0.047 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.226 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.226 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 {} altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.564ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.045 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.045 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.744ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.598 ns - Longest register register " "Info: - Longest register to register delay is 0.598 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X51_Y21_N19 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X51_Y21_N19; Fanout = 6; REG Node = 'dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.404 ns) + CELL(0.194 ns) 0.598 ns fanout_clock_phase_sw:inst141\|dff_one:inst69\|lpm_ff:lpm_ff_component\|dffs\[0\] 2 REG LCFF_X48_Y20_N15 1 " "Info: 2: + IC(0.404 ns) + CELL(0.194 ns) = 0.598 ns; Loc. = LCFF_X48_Y20_N15; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst69\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.598 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.194 ns ( 32.44 % ) " "Info: Total cell delay = 0.194 ns ( 32.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.404 ns ( 67.56 % ) " "Info: Total interconnect delay = 0.404 ns ( 67.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.598 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.598 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst141|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.404ns } { 0.000ns 0.194ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.226 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.226 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 {} altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.564ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.045 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.045 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.744ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.598 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.598 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst141|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.404ns } { 0.000ns 0.194ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk4 register dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\] register fanout_clock_phase_sw:inst150\|dff_one:inst71\|lpm_ff:lpm_ff_component\|dffs\[0\] 4.451 ns " "Info: Slack time is 4.451 ns for clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk4\" between source register \"dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"fanout_clock_phase_sw:inst150\|dff_one:inst71\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "5.037 ns + Largest register register " "Info: + Largest register to register requirement is 5.037 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "5.333 ns + " "Info: + Setup relationship between source and destination is 5.333 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 5.333 ns " "Info: + Latch edge is 5.333 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll_fanout:inst514\|altpll:altpll_component\|_clk4 8.000 ns 5.333 ns  50 " "Info: Clock period of Destination clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk4\" is 8.000 ns with  offset of 5.333 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 240.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 240.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll00:inst233\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.187 ns + Largest " "Info: + Largest clock skew is -0.187 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk4 destination -0.204 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk4\" to destination register is -0.204 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk4  -2.057 ns + Early " "Info: + Early clock latency of clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk4\" is -2.057 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-2.057 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.057 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk4 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.057 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk4'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk4 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.000 ns) -1.168 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk4~clkctrl 2 COMB CLKCTRL_R14 8 " "Info: 2: + IC(0.889 ns) + CELL(0.000 ns) = -1.168 ns; Loc. = CLKCTRL_R14; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk4~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.889 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.586 ns) + CELL(0.378 ns) -0.204 ns fanout_clock_phase_sw:inst150\|dff_one:inst71\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X52_Y20_N21 1 " "Info: 3: + IC(0.586 ns) + CELL(0.378 ns) = -0.204 ns; Loc. = LCFF_X52_Y20_N21; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst71\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.964 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 20.40 % ) " "Info: Total cell delay = 0.378 ns ( 20.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.475 ns ( 79.60 % ) " "Info: Total interconnect delay = 1.475 ns ( 79.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.204 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.204 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 {} altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.586ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 source -0.017 ns - Longest register " "Info: - Longest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" to source register is -0.017 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0  -2.057 ns + Late " "Info: + Late clock latency of clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is -2.057 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-2.057 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.057 ns altpll00:inst233\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.057 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.000 ns) -1.167 ns altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 16823 " "Info: 2: + IC(0.890 ns) + CELL(0.000 ns) = -1.167 ns; Loc. = CLKCTRL_G5; Fanout = 16823; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.772 ns) + CELL(0.378 ns) -0.017 ns dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X46_Y20_N1 6 " "Info: 3: + IC(0.772 ns) + CELL(0.378 ns) = -0.017 ns; Loc. = LCFF_X46_Y20_N1; Fanout = 6; REG Node = 'dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.150 ns" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 18.53 % ) " "Info: Total cell delay = 0.378 ns ( 18.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.662 ns ( 81.47 % ) " "Info: Total interconnect delay = 1.662 ns ( 81.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.017 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.017 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.772ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.204 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.204 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 {} altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.586ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.017 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.017 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.772ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.062 ns - " "Info: - Micro clock to output delay of source is 0.062 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.047 ns - " "Info: - Micro setup delay of destination is 0.047 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.204 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.204 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 {} altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.586ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.017 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.017 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.772ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.586 ns - Longest register register " "Info: - Longest register to register delay is 0.586 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X46_Y20_N1 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X46_Y20_N1; Fanout = 6; REG Node = 'dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.392 ns) + CELL(0.194 ns) 0.586 ns fanout_clock_phase_sw:inst150\|dff_one:inst71\|lpm_ff:lpm_ff_component\|dffs\[0\] 2 REG LCFF_X52_Y20_N21 1 " "Info: 2: + IC(0.392 ns) + CELL(0.194 ns) = 0.586 ns; Loc. = LCFF_X52_Y20_N21; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst71\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.586 ns" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.194 ns ( 33.11 % ) " "Info: Total cell delay = 0.194 ns ( 33.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.392 ns ( 66.89 % ) " "Info: Total interconnect delay = 0.392 ns ( 66.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.586 ns" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.586 ns" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst150|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.392ns } { 0.000ns 0.194ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.204 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.204 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 {} altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.586ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.017 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.017 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.772ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.586 ns" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.586 ns" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst150|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.392ns } { 0.000ns 0.194ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk5 register dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\] register fanout_clock_phase_sw:inst150\|dff_one:inst73\|lpm_ff:lpm_ff_component\|dffs\[0\] 5.777 ns " "Info: Slack time is 5.777 ns for clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk5\" between source register \"dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"fanout_clock_phase_sw:inst150\|dff_one:inst73\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "6.360 ns + Largest register register " "Info: + Largest register to register requirement is 6.360 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "6.667 ns + " "Info: + Setup relationship between source and destination is 6.667 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 6.667 ns " "Info: + Latch edge is 6.667 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll_fanout:inst514\|altpll:altpll_component\|_clk5 8.000 ns 6.667 ns  50 " "Info: Clock period of Destination clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk5\" is 8.000 ns with  offset of 6.667 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 300.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 300.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll00:inst233\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.198 ns + Largest " "Info: + Largest clock skew is -0.198 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk5 destination -0.215 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk5\" to destination register is -0.215 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk5  -2.057 ns + Early " "Info: + Early clock latency of clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk5\" is -2.057 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-2.057 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.057 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk5 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.057 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk5'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk5 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.000 ns) -1.168 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk5~clkctrl 2 COMB CLKCTRL_R12 8 " "Info: 2: + IC(0.889 ns) + CELL(0.000 ns) = -1.168 ns; Loc. = CLKCTRL_R12; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk5~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.889 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.575 ns) + CELL(0.378 ns) -0.215 ns fanout_clock_phase_sw:inst150\|dff_one:inst73\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X52_Y20_N11 1 " "Info: 3: + IC(0.575 ns) + CELL(0.378 ns) = -0.215 ns; Loc. = LCFF_X52_Y20_N11; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst73\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.953 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 20.52 % ) " "Info: Total cell delay = 0.378 ns ( 20.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.464 ns ( 79.48 % ) " "Info: Total interconnect delay = 1.464 ns ( 79.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.215 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.215 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 {} altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.575ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 source -0.017 ns - Longest register " "Info: - Longest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" to source register is -0.017 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0  -2.057 ns + Late " "Info: + Late clock latency of clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is -2.057 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-2.057 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.057 ns altpll00:inst233\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.057 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.000 ns) -1.167 ns altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 16823 " "Info: 2: + IC(0.890 ns) + CELL(0.000 ns) = -1.167 ns; Loc. = CLKCTRL_G5; Fanout = 16823; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.772 ns) + CELL(0.378 ns) -0.017 ns dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X46_Y20_N1 6 " "Info: 3: + IC(0.772 ns) + CELL(0.378 ns) = -0.017 ns; Loc. = LCFF_X46_Y20_N1; Fanout = 6; REG Node = 'dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.150 ns" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 18.53 % ) " "Info: Total cell delay = 0.378 ns ( 18.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.662 ns ( 81.47 % ) " "Info: Total interconnect delay = 1.662 ns ( 81.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.017 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.017 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.772ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.215 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.215 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 {} altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.575ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.017 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.017 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.772ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.062 ns - " "Info: - Micro clock to output delay of source is 0.062 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.047 ns - " "Info: - Micro setup delay of destination is 0.047 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.215 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.215 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 {} altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.575ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.017 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.017 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.772ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.583 ns - Longest register register " "Info: - Longest register to register delay is 0.583 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X46_Y20_N1 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X46_Y20_N1; Fanout = 6; REG Node = 'dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.194 ns) 0.583 ns fanout_clock_phase_sw:inst150\|dff_one:inst73\|lpm_ff:lpm_ff_component\|dffs\[0\] 2 REG LCFF_X52_Y20_N11 1 " "Info: 2: + IC(0.389 ns) + CELL(0.194 ns) = 0.583 ns; Loc. = LCFF_X52_Y20_N11; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst73\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.583 ns" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.194 ns ( 33.28 % ) " "Info: Total cell delay = 0.194 ns ( 33.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.389 ns ( 66.72 % ) " "Info: Total interconnect delay = 0.389 ns ( 66.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.583 ns" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.583 ns" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst150|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.389ns } { 0.000ns 0.194ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.215 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.215 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 {} altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.575ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.017 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.017 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.772ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.583 ns" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.583 ns" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst150|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.389ns } { 0.000ns 0.194ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "master_clock0 " "Info: No valid register-to-register data paths exist for clock \"master_clock0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "LocalClock " "Info: No valid register-to-register data paths exist for clock \"LocalClock\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "0_RX_CLK register GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[4\] memory GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg3 405.35 MHz 2.467 ns Internal " "Info: Clock \"0_RX_CLK\" has Internal fmax of 405.35 MHz between source register \"GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[4\]\" and destination memory \"GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg3\" (period= 2.467 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.824 ns + Longest register memory " "Info: + Longest register to memory delay is 2.824 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[4\] 1 REG LCFF_X3_Y67_N31 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y67_N31; Fanout = 3; REG Node = 'GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[4\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] } "NODE_NAME" } } { "db/a_graycounter_22c.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/a_graycounter_22c.tdf" 31 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.141 ns) + CELL(0.120 ns) 0.261 ns GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|ram_address_a\[3\]~0 2 COMB LCCOMB_X3_Y67_N20 1 " "Info: 2: + IC(0.141 ns) + CELL(0.120 ns) = 0.261 ns; Loc. = LCCOMB_X3_Y67_N20; Fanout = 1; COMB Node = 'GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|ram_address_a\[3\]~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.261 ns" { GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|ram_address_a[3]~0 } "NODE_NAME" } } { "db/dcfifo_f7i1.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/dcfifo_f7i1.tdf" 89 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.497 ns) + CELL(0.066 ns) 2.824 ns GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg3 3 MEM M4K_X54_Y40 0 " "Info: 3: + IC(2.497 ns) + CELL(0.066 ns) = 2.824 ns; Loc. = M4K_X54_Y40; Fanout = 0; MEM Node = 'GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.563 ns" { GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|ram_address_a[3]~0 GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.186 ns ( 6.59 % ) " "Info: Total cell delay = 0.186 ns ( 6.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.638 ns ( 93.41 % ) " "Info: Total interconnect delay = 2.638 ns ( 93.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.824 ns" { GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|ram_address_a[3]~0 GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.824 ns" { GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] {} GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|ram_address_a[3]~0 {} GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 {} } { 0.000ns 0.141ns 2.497ns } { 0.000ns 0.120ns 0.066ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.417 ns - Smallest " "Info: - Smallest clock skew is 0.417 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "0_RX_CLK destination 2.718 ns + Shortest memory " "Info: + Shortest clock path from clock \"0_RX_CLK\" to destination memory is 2.718 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 0.458 ns 0_RX_CLK 1 CLK PIN_G24 42 " "Info: 1: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = PIN_G24; Fanout = 42; CLK Node = '0_RX_CLK'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 0_RX_CLK } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -504 4944 5112 -488 "0_RX_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.943 ns) + CELL(0.317 ns) 2.718 ns GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg3 2 MEM M4K_X54_Y40 0 " "Info: 2: + IC(1.943 ns) + CELL(0.317 ns) = 2.718 ns; Loc. = M4K_X54_Y40; Fanout = 0; MEM Node = 'GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.260 ns" { 0_RX_CLK GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.775 ns ( 28.51 % ) " "Info: Total cell delay = 0.775 ns ( 28.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.943 ns ( 71.49 % ) " "Info: Total interconnect delay = 1.943 ns ( 71.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.718 ns" { 0_RX_CLK GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.718 ns" { 0_RX_CLK {} 0_RX_CLK~combout {} GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 {} } { 0.000ns 0.000ns 1.943ns } { 0.000ns 0.458ns 0.317ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "0_RX_CLK source 2.301 ns - Longest register " "Info: - Longest clock path from clock \"0_RX_CLK\" to source register is 2.301 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 0.458 ns 0_RX_CLK 1 CLK PIN_G24 42 " "Info: 1: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = PIN_G24; Fanout = 42; CLK Node = '0_RX_CLK'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 0_RX_CLK } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -504 4944 5112 -488 "0_RX_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.465 ns) + CELL(0.378 ns) 2.301 ns GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[4\] 2 REG LCFF_X3_Y67_N31 3 " "Info: 2: + IC(1.465 ns) + CELL(0.378 ns) = 2.301 ns; Loc. = LCFF_X3_Y67_N31; Fanout = 3; REG Node = 'GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[4\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.843 ns" { 0_RX_CLK GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] } "NODE_NAME" } } { "db/a_graycounter_22c.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/a_graycounter_22c.tdf" 31 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.836 ns ( 36.33 % ) " "Info: Total cell delay = 0.836 ns ( 36.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.465 ns ( 63.67 % ) " "Info: Total interconnect delay = 1.465 ns ( 63.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.301 ns" { 0_RX_CLK GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.301 ns" { 0_RX_CLK {} 0_RX_CLK~combout {} GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] {} } { 0.000ns 0.000ns 1.465ns } { 0.000ns 0.458ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.718 ns" { 0_RX_CLK GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.718 ns" { 0_RX_CLK {} 0_RX_CLK~combout {} GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 {} } { 0.000ns 0.000ns 1.943ns } { 0.000ns 0.458ns 0.317ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.301 ns" { 0_RX_CLK GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.301 ns" { 0_RX_CLK {} 0_RX_CLK~combout {} GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] {} } { 0.000ns 0.000ns 1.465ns } { 0.000ns 0.458ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.062 ns + " "Info: + Micro clock to output delay of source is 0.062 ns" {  } { { "db/a_graycounter_22c.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/a_graycounter_22c.tdf" 31 11 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.002 ns + " "Info: + Micro setup delay of destination is -0.002 ns" {  } { { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.824 ns" { GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|ram_address_a[3]~0 GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.824 ns" { GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] {} GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|ram_address_a[3]~0 {} GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 {} } { 0.000ns 0.141ns 2.497ns } { 0.000ns 0.120ns 0.066ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.718 ns" { 0_RX_CLK GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.718 ns" { 0_RX_CLK {} 0_RX_CLK~combout {} GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 {} } { 0.000ns 0.000ns 1.943ns } { 0.000ns 0.458ns 0.317ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.301 ns" { 0_RX_CLK GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.301 ns" { 0_RX_CLK {} 0_RX_CLK~combout {} GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] {} } { 0.000ns 0.000ns 1.465ns } { 0.000ns 0.458ns 0.378ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "1_RX_CLK register memory GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[4\] GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg3 475.29 MHz Internal " "Info: Clock \"1_RX_CLK\" Internal fmax is restricted to 475.29 MHz between source register \"GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[4\]\" and destination memory \"GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg3\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.052 ns 1.052 ns 2.104 ns " "Info: fmax restricted to Clock High delay (1.052 ns) plus Clock Low delay (1.052 ns) : restricted to 2.104 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.195 ns + Longest register memory " "Info: + Longest register to memory delay is 2.195 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[4\] 1 REG LCFF_X83_Y66_N29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X83_Y66_N29; Fanout = 3; REG Node = 'GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[4\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] } "NODE_NAME" } } { "db/a_graycounter_22c.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/a_graycounter_22c.tdf" 31 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.123 ns) + CELL(0.077 ns) 0.200 ns GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|ram_address_a\[3\]~0 2 COMB LCCOMB_X83_Y66_N6 1 " "Info: 2: + IC(0.123 ns) + CELL(0.077 ns) = 0.200 ns; Loc. = LCCOMB_X83_Y66_N6; Fanout = 1; COMB Node = 'GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|ram_address_a\[3\]~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.200 ns" { GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|ram_address_a[3]~0 } "NODE_NAME" } } { "db/dcfifo_f7i1.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/dcfifo_f7i1.tdf" 89 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.929 ns) + CELL(0.066 ns) 2.195 ns GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg3 3 MEM M4K_X58_Y40 0 " "Info: 3: + IC(1.929 ns) + CELL(0.066 ns) = 2.195 ns; Loc. = M4K_X58_Y40; Fanout = 0; MEM Node = 'GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.995 ns" { GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|ram_address_a[3]~0 GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.143 ns ( 6.51 % ) " "Info: Total cell delay = 0.143 ns ( 6.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.052 ns ( 93.49 % ) " "Info: Total interconnect delay = 2.052 ns ( 93.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.195 ns" { GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|ram_address_a[3]~0 GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.195 ns" { GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] {} GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|ram_address_a[3]~0 {} GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 {} } { 0.000ns 0.123ns 1.929ns } { 0.000ns 0.077ns 0.066ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.173 ns - Smallest " "Info: - Smallest clock skew is 0.173 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "1_RX_CLK destination 2.386 ns + Shortest memory " "Info: + Shortest clock path from clock \"1_RX_CLK\" to destination memory is 2.386 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.498 ns) 0.498 ns 1_RX_CLK 1 CLK PIN_C6 42 " "Info: 1: + IC(0.000 ns) + CELL(0.498 ns) = 0.498 ns; Loc. = PIN_C6; Fanout = 42; CLK Node = '1_RX_CLK'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1_RX_CLK } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 408 4934 5102 424 "1_RX_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.571 ns) + CELL(0.317 ns) 2.386 ns GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg3 2 MEM M4K_X58_Y40 0 " "Info: 2: + IC(1.571 ns) + CELL(0.317 ns) = 2.386 ns; Loc. = M4K_X58_Y40; Fanout = 0; MEM Node = 'GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.888 ns" { 1_RX_CLK GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.815 ns ( 34.16 % ) " "Info: Total cell delay = 0.815 ns ( 34.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.571 ns ( 65.84 % ) " "Info: Total interconnect delay = 1.571 ns ( 65.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.386 ns" { 1_RX_CLK GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.386 ns" { 1_RX_CLK {} 1_RX_CLK~combout {} GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 {} } { 0.000ns 0.000ns 1.571ns } { 0.000ns 0.498ns 0.317ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "1_RX_CLK source 2.213 ns - Longest register " "Info: - Longest clock path from clock \"1_RX_CLK\" to source register is 2.213 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.498 ns) 0.498 ns 1_RX_CLK 1 CLK PIN_C6 42 " "Info: 1: + IC(0.000 ns) + CELL(0.498 ns) = 0.498 ns; Loc. = PIN_C6; Fanout = 42; CLK Node = '1_RX_CLK'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1_RX_CLK } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 408 4934 5102 424 "1_RX_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.337 ns) + CELL(0.378 ns) 2.213 ns GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[4\] 2 REG LCFF_X83_Y66_N29 3 " "Info: 2: + IC(1.337 ns) + CELL(0.378 ns) = 2.213 ns; Loc. = LCFF_X83_Y66_N29; Fanout = 3; REG Node = 'GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[4\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.715 ns" { 1_RX_CLK GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] } "NODE_NAME" } } { "db/a_graycounter_22c.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/a_graycounter_22c.tdf" 31 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.876 ns ( 39.58 % ) " "Info: Total cell delay = 0.876 ns ( 39.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.337 ns ( 60.42 % ) " "Info: Total interconnect delay = 1.337 ns ( 60.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.213 ns" { 1_RX_CLK GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.213 ns" { 1_RX_CLK {} 1_RX_CLK~combout {} GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] {} } { 0.000ns 0.000ns 1.337ns } { 0.000ns 0.498ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.386 ns" { 1_RX_CLK GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.386 ns" { 1_RX_CLK {} 1_RX_CLK~combout {} GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 {} } { 0.000ns 0.000ns 1.571ns } { 0.000ns 0.498ns 0.317ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.213 ns" { 1_RX_CLK GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.213 ns" { 1_RX_CLK {} 1_RX_CLK~combout {} GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] {} } { 0.000ns 0.000ns 1.337ns } { 0.000ns 0.498ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.062 ns + " "Info: + Micro clock to output delay of source is 0.062 ns" {  } { { "db/a_graycounter_22c.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/a_graycounter_22c.tdf" 31 11 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.002 ns + " "Info: + Micro setup delay of destination is -0.002 ns" {  } { { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.195 ns" { GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|ram_address_a[3]~0 GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.195 ns" { GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] {} GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|ram_address_a[3]~0 {} GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 {} } { 0.000ns 0.123ns 1.929ns } { 0.000ns 0.077ns 0.066ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.386 ns" { 1_RX_CLK GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.386 ns" { 1_RX_CLK {} 1_RX_CLK~combout {} GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 {} } { 0.000ns 0.000ns 1.571ns } { 0.000ns 0.498ns 0.317ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.213 ns" { 1_RX_CLK GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.213 ns" { 1_RX_CLK {} 1_RX_CLK~combout {} GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] {} } { 0.000ns 0.000ns 1.337ns } { 0.000ns 0.498ns 0.378ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 {} } {  } {  } "" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "3_RX_CLK memory memory GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0 GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0 475.29 MHz Internal " "Info: Clock \"3_RX_CLK\" Internal fmax is restricted to 475.29 MHz between source memory \"GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0\" and destination memory \"GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.052 ns 1.052 ns 2.104 ns " "Info: fmax restricted to Clock High delay (1.052 ns) plus Clock Low delay (1.052 ns) : restricted to 2.104 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.242 ns + Longest memory memory " "Info: + Longest memory to memory delay is 1.242 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0 1 MEM M4K_X27_Y4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X27_Y4; Fanout = 1; MEM Node = 'GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.242 ns) 1.242 ns GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0 2 MEM M4K_X27_Y4 0 " "Info: 2: + IC(0.000 ns) + CELL(1.242 ns) = 1.242 ns; Loc. = M4K_X27_Y4; Fanout = 0; MEM Node = 'GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.242 ns" { GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.242 ns ( 100.00 % ) " "Info: Total cell delay = 1.242 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.242 ns" { GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.242 ns" { GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 1.242ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.007 ns - Smallest " "Info: - Smallest clock skew is -0.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "3_RX_CLK destination 1.849 ns + Shortest memory " "Info: + Shortest clock path from clock \"3_RX_CLK\" to destination memory is 1.849 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.448 ns) 0.448 ns 3_RX_CLK 1 CLK PIN_AF22 42 " "Info: 1: + IC(0.000 ns) + CELL(0.448 ns) = 0.448 ns; Loc. = PIN_AF22; Fanout = 42; CLK Node = '3_RX_CLK'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 3_RX_CLK } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 480 3126 3294 496 "3_RX_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.310 ns) 1.849 ns GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0 2 MEM M4K_X27_Y4 0 " "Info: 2: + IC(1.091 ns) + CELL(0.310 ns) = 1.849 ns; Loc. = M4K_X27_Y4; Fanout = 0; MEM Node = 'GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.401 ns" { 3_RX_CLK GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.758 ns ( 41.00 % ) " "Info: Total cell delay = 0.758 ns ( 41.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.091 ns ( 59.00 % ) " "Info: Total interconnect delay = 1.091 ns ( 59.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.849 ns" { 3_RX_CLK GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.849 ns" { 3_RX_CLK {} 3_RX_CLK~combout {} GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 1.091ns } { 0.000ns 0.448ns 0.310ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "3_RX_CLK source 1.856 ns - Longest memory " "Info: - Longest clock path from clock \"3_RX_CLK\" to source memory is 1.856 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.448 ns) 0.448 ns 3_RX_CLK 1 CLK PIN_AF22 42 " "Info: 1: + IC(0.000 ns) + CELL(0.448 ns) = 0.448 ns; Loc. = PIN_AF22; Fanout = 42; CLK Node = '3_RX_CLK'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 3_RX_CLK } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 480 3126 3294 496 "3_RX_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.317 ns) 1.856 ns GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0 2 MEM M4K_X27_Y4 1 " "Info: 2: + IC(1.091 ns) + CELL(0.317 ns) = 1.856 ns; Loc. = M4K_X27_Y4; Fanout = 1; MEM Node = 'GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.408 ns" { 3_RX_CLK GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.765 ns ( 41.22 % ) " "Info: Total cell delay = 0.765 ns ( 41.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.091 ns ( 58.78 % ) " "Info: Total interconnect delay = 1.091 ns ( 58.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.856 ns" { 3_RX_CLK GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.856 ns" { 3_RX_CLK {} 3_RX_CLK~combout {} GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.091ns } { 0.000ns 0.448ns 0.317ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.849 ns" { 3_RX_CLK GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.849 ns" { 3_RX_CLK {} 3_RX_CLK~combout {} GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 1.091ns } { 0.000ns 0.448ns 0.310ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.856 ns" { 3_RX_CLK GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.856 ns" { 3_RX_CLK {} 3_RX_CLK~combout {} GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.091ns } { 0.000ns 0.448ns 0.317ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.085 ns + " "Info: + Micro clock to output delay of source is 0.085 ns" {  } { { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.002 ns + " "Info: + Micro setup delay of destination is -0.002 ns" {  } { { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.242 ns" { GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.242 ns" { GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 1.242ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.849 ns" { 3_RX_CLK GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.849 ns" { 3_RX_CLK {} 3_RX_CLK~combout {} GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 1.091ns } { 0.000ns 0.448ns 0.310ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.856 ns" { 3_RX_CLK GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.856 ns" { 3_RX_CLK {} 3_RX_CLK~combout {} GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.091ns } { 0.000ns 0.448ns 0.317ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } {  } {  } "" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "_ds\[1\] " "Info: No valid register-to-register data paths exist for clock \"_ds\[1\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "_iack " "Info: No valid register-to-register data paths exist for clock \"_iack\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "_ds\[0\] " "Info: No valid register-to-register data paths exist for clock \"_ds\[0\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "_as " "Info: No valid register-to-register data paths exist for clock \"_as\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "2_RX_CLK memory memory GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0 GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0 475.29 MHz Internal " "Info: Clock \"2_RX_CLK\" Internal fmax is restricted to 475.29 MHz between source memory \"GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0\" and destination memory \"GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.052 ns 1.052 ns 2.104 ns " "Info: fmax restricted to Clock High delay (1.052 ns) plus Clock Low delay (1.052 ns) : restricted to 2.104 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.242 ns + Longest memory memory " "Info: + Longest memory to memory delay is 1.242 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0 1 MEM M4K_X81_Y4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X81_Y4; Fanout = 1; MEM Node = 'GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.242 ns) 1.242 ns GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0 2 MEM M4K_X81_Y4 0 " "Info: 2: + IC(0.000 ns) + CELL(1.242 ns) = 1.242 ns; Loc. = M4K_X81_Y4; Fanout = 0; MEM Node = 'GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.242 ns" { GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.242 ns ( 100.00 % ) " "Info: Total cell delay = 1.242 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.242 ns" { GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.242 ns" { GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 1.242ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.007 ns - Smallest " "Info: - Smallest clock skew is -0.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "2_RX_CLK destination 1.528 ns + Shortest memory " "Info: + Shortest clock path from clock \"2_RX_CLK\" to destination memory is 1.528 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.488 ns) 0.488 ns 2_RX_CLK 1 CLK PIN_AJ5 42 " "Info: 1: + IC(0.000 ns) + CELL(0.488 ns) = 0.488 ns; Loc. = PIN_AJ5; Fanout = 42; CLK Node = '2_RX_CLK'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 2_RX_CLK } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -464 3136 3304 -448 "2_RX_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.310 ns) 1.528 ns GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0 2 MEM M4K_X81_Y4 0 " "Info: 2: + IC(0.730 ns) + CELL(0.310 ns) = 1.528 ns; Loc. = M4K_X81_Y4; Fanout = 0; MEM Node = 'GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.040 ns" { 2_RX_CLK GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.798 ns ( 52.23 % ) " "Info: Total cell delay = 0.798 ns ( 52.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.730 ns ( 47.77 % ) " "Info: Total interconnect delay = 0.730 ns ( 47.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.528 ns" { 2_RX_CLK GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.528 ns" { 2_RX_CLK {} 2_RX_CLK~combout {} GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.730ns } { 0.000ns 0.488ns 0.310ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "2_RX_CLK source 1.535 ns - Longest memory " "Info: - Longest clock path from clock \"2_RX_CLK\" to source memory is 1.535 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.488 ns) 0.488 ns 2_RX_CLK 1 CLK PIN_AJ5 42 " "Info: 1: + IC(0.000 ns) + CELL(0.488 ns) = 0.488 ns; Loc. = PIN_AJ5; Fanout = 42; CLK Node = '2_RX_CLK'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 2_RX_CLK } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -464 3136 3304 -448 "2_RX_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.317 ns) 1.535 ns GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0 2 MEM M4K_X81_Y4 1 " "Info: 2: + IC(0.730 ns) + CELL(0.317 ns) = 1.535 ns; Loc. = M4K_X81_Y4; Fanout = 1; MEM Node = 'GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.047 ns" { 2_RX_CLK GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.805 ns ( 52.44 % ) " "Info: Total cell delay = 0.805 ns ( 52.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.730 ns ( 47.56 % ) " "Info: Total interconnect delay = 0.730 ns ( 47.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.535 ns" { 2_RX_CLK GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.535 ns" { 2_RX_CLK {} 2_RX_CLK~combout {} GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.730ns } { 0.000ns 0.488ns 0.317ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.528 ns" { 2_RX_CLK GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.528 ns" { 2_RX_CLK {} 2_RX_CLK~combout {} GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.730ns } { 0.000ns 0.488ns 0.310ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.535 ns" { 2_RX_CLK GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.535 ns" { 2_RX_CLK {} 2_RX_CLK~combout {} GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.730ns } { 0.000ns 0.488ns 0.317ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.085 ns + " "Info: + Micro clock to output delay of source is 0.085 ns" {  } { { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.002 ns + " "Info: + Micro setup delay of destination is -0.002 ns" {  } { { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.242 ns" { GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.242 ns" { GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 1.242ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.528 ns" { 2_RX_CLK GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.528 ns" { 2_RX_CLK {} 2_RX_CLK~combout {} GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.730ns } { 0.000ns 0.488ns 0.310ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.535 ns" { 2_RX_CLK GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.535 ns" { 2_RX_CLK {} 2_RX_CLK~combout {} GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.730ns } { 0.000ns 0.488ns 0.317ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } {  } {  } "" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\] register sld_hub:auto_hub\|tdo 226.35 MHz 4.418 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 226.35 MHz between source register \"sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\]\" and destination register \"sld_hub:auto_hub\|tdo\" (period= 4.418 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.101 ns + Longest register register " "Info: + Longest register to register delay is 2.101 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\] 1 REG LCFF_X75_Y36_N15 31 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X75_Y36_N15; Fanout = 31; REG Node = 'sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.392 ns) + CELL(0.167 ns) 0.559 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable~0 2 COMB LCCOMB_X75_Y35_N28 18 " "Info: 2: + IC(0.392 ns) + CELL(0.167 ns) = 0.559 ns; Loc. = LCCOMB_X75_Y35_N28; Fanout = 18; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.559 ns" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 928 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.524 ns) + CELL(0.126 ns) 1.209 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~3 3 COMB LCCOMB_X75_Y37_N28 1 " "Info: 3: + IC(0.524 ns) + CELL(0.126 ns) = 1.209 ns; Loc. = LCCOMB_X75_Y37_N28; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.650 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.120 ns) 1.767 ns sld_hub:auto_hub\|tdo~1 4 COMB LCCOMB_X72_Y35_N8 1 " "Info: 4: + IC(0.438 ns) + CELL(0.120 ns) = 1.767 ns; Loc. = LCCOMB_X72_Y35_N8; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.558 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3 sld_hub:auto_hub|tdo~1 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.094 ns) 2.004 ns sld_hub:auto_hub\|tdo~5 5 COMB LCCOMB_X72_Y35_N4 1 " "Info: 5: + IC(0.143 ns) + CELL(0.094 ns) = 2.004 ns; Loc. = LCCOMB_X72_Y35_N4; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~5'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.237 ns" { sld_hub:auto_hub|tdo~1 sld_hub:auto_hub|tdo~5 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 2.101 ns sld_hub:auto_hub\|tdo 6 REG LCFF_X72_Y35_N5 2 " "Info: 6: + IC(0.000 ns) + CELL(0.097 ns) = 2.101 ns; Loc. = LCFF_X72_Y35_N5; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.097 ns" { sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.604 ns ( 28.75 % ) " "Info: Total cell delay = 0.604 ns ( 28.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.497 ns ( 71.25 % ) " "Info: Total interconnect delay = 1.497 ns ( 71.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.101 ns" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3 sld_hub:auto_hub|tdo~1 sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.101 ns" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3 {} sld_hub:auto_hub|tdo~1 {} sld_hub:auto_hub|tdo~5 {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.392ns 0.524ns 0.438ns 0.143ns 0.000ns } { 0.000ns 0.167ns 0.126ns 0.120ns 0.094ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 1.713 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 1.713 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X0_Y34_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y34_N1; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.586 ns) + CELL(0.000 ns) 0.586 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 1409 " "Info: 2: + IC(0.586 ns) + CELL(0.000 ns) = 0.586 ns; Loc. = CLKCTRL_G3; Fanout = 1409; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.586 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(0.378 ns) 1.713 ns sld_hub:auto_hub\|tdo 3 REG LCFF_X72_Y35_N5 2 " "Info: 3: + IC(0.749 ns) + CELL(0.378 ns) = 1.713 ns; Loc. = LCFF_X72_Y35_N5; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.127 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 22.07 % ) " "Info: Total cell delay = 0.378 ns ( 22.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.335 ns ( 77.93 % ) " "Info: Total interconnect delay = 1.335 ns ( 77.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.713 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.713 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.586ns 0.749ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 1.712 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 1.712 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X0_Y34_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y34_N1; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.586 ns) + CELL(0.000 ns) 0.586 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 1409 " "Info: 2: + IC(0.586 ns) + CELL(0.000 ns) = 0.586 ns; Loc. = CLKCTRL_G3; Fanout = 1409; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.586 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.378 ns) 1.712 ns sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\] 3 REG LCFF_X75_Y36_N15 31 " "Info: 3: + IC(0.748 ns) + CELL(0.378 ns) = 1.712 ns; Loc. = LCFF_X75_Y36_N15; Fanout = 31; REG Node = 'sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.126 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 22.08 % ) " "Info: Total cell delay = 0.378 ns ( 22.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.334 ns ( 77.92 % ) " "Info: Total interconnect delay = 1.334 ns ( 77.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.712 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.712 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3] {} } { 0.000ns 0.586ns 0.748ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.713 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.713 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.586ns 0.749ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.712 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.712 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3] {} } { 0.000ns 0.586ns 0.748ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.062 ns + " "Info: + Micro clock to output delay of source is 0.062 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.047 ns + " "Info: + Micro setup delay of destination is 0.047 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.101 ns" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3 sld_hub:auto_hub|tdo~1 sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.101 ns" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3 {} sld_hub:auto_hub|tdo~1 {} sld_hub:auto_hub|tdo~5 {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.392ns 0.524ns 0.438ns 0.143ns 0.000ns } { 0.000ns 0.167ns 0.126ns 0.120ns 0.094ns 0.097ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.713 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.713 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.586ns 0.749ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.712 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.712 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3] {} } { 0.000ns 0.586ns 0.748ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[140\] register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[140\] 213 ps " "Info: Minimum slack time is 213 ps for clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" between source register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[140\]\" and destination register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[140\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.226 ns + Shortest register register " "Info: + Shortest register to register delay is 0.226 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[140\] 1 REG LCFF_X52_Y19_N15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X52_Y19_N15; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[140\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[140] } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 1054 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.111 ns) + CELL(0.018 ns) 0.129 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[140\]~feeder 2 COMB LCCOMB_X52_Y19_N12 1 " "Info: 2: + IC(0.111 ns) + CELL(0.018 ns) = 0.129 ns; Loc. = LCCOMB_X52_Y19_N12; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[140\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.129 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[140] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][140]~feeder } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 1422 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.226 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[140\] 3 REG LCFF_X52_Y19_N13 1 " "Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 0.226 ns; Loc. = LCFF_X52_Y19_N13; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[140\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.097 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][140]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][140] } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 1422 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.115 ns ( 50.88 % ) " "Info: Total cell delay = 0.115 ns ( 50.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.111 ns ( 49.12 % ) " "Info: Total interconnect delay = 0.111 ns ( 49.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.226 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[140] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][140]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][140] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.226 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[140] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][140]~feeder {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][140] {} } { 0.000ns 0.111ns 0.000ns } { 0.000ns 0.018ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.013 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.013 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll00:inst233\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll00:inst233\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 destination 2.019 ns + Longest register " "Info: + Longest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" to destination register is 2.019 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll00:inst233\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.000 ns) 0.890 ns altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 16823 " "Info: 2: + IC(0.890 ns) + CELL(0.000 ns) = 0.890 ns; Loc. = CLKCTRL_G5; Fanout = 16823; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.378 ns) 2.019 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[140\] 3 REG LCFF_X52_Y19_N13 1 " "Info: 3: + IC(0.751 ns) + CELL(0.378 ns) = 2.019 ns; Loc. = LCFF_X52_Y19_N13; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[140\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.129 ns" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][140] } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 1422 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 18.72 % ) " "Info: Total cell delay = 0.378 ns ( 18.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.641 ns ( 81.28 % ) " "Info: Total interconnect delay = 1.641 ns ( 81.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.019 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][140] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.019 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][140] {} } { 0.000ns 0.890ns 0.751ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 source 2.019 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" to source register is 2.019 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll00:inst233\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.000 ns) 0.890 ns altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 16823 " "Info: 2: + IC(0.890 ns) + CELL(0.000 ns) = 0.890 ns; Loc. = CLKCTRL_G5; Fanout = 16823; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.378 ns) 2.019 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[140\] 3 REG LCFF_X52_Y19_N15 1 " "Info: 3: + IC(0.751 ns) + CELL(0.378 ns) = 2.019 ns; Loc. = LCFF_X52_Y19_N15; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[140\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.129 ns" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[140] } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 1054 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 18.72 % ) " "Info: Total cell delay = 0.378 ns ( 18.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.641 ns ( 81.28 % ) " "Info: Total interconnect delay = 1.641 ns ( 81.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.019 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[140] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.019 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[140] {} } { 0.000ns 0.890ns 0.751ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.019 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][140] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.019 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][140] {} } { 0.000ns 0.890ns 0.751ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.019 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[140] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.019 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[140] {} } { 0.000ns 0.890ns 0.751ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.062 ns - " "Info: - Micro clock to output delay of source is 0.062 ns" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 1054 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.075 ns + " "Info: + Micro hold delay of destination is 0.075 ns" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 1422 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.019 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][140] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.019 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][140] {} } { 0.000ns 0.890ns 0.751ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.019 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[140] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.019 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[140] {} } { 0.000ns 0.890ns 0.751ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.226 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[140] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][140]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][140] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.226 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[140] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][140]~feeder {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][140] {} } { 0.000ns 0.111ns 0.000ns } { 0.000ns 0.018ns 0.097ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.019 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][140] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.019 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][140] {} } { 0.000ns 0.890ns 0.751ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.019 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[140] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.019 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[140] {} } { 0.000ns 0.890ns 0.751ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "altpll00:inst233\|altpll:altpll_component\|_clk1 " "Info: No valid register-to-register data paths exist for clock \"altpll00:inst233\|altpll:altpll_component\|_clk1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "altpll00:inst233\|altpll:altpll_component\|_clk2 " "Info: No valid register-to-register data paths exist for clock \"altpll00:inst233\|altpll:altpll_component\|_clk2\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "PLL_VME:inst22\|altpll:altpll_component\|_clk2 register vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[4\] memory rawmem:inst493\|altsyncram:altsyncram_component\|altsyncram_85p1:auto_generated\|ram_block1a60~portb_address_reg4 340 ps " "Info: Minimum slack time is 340 ps for clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" between source register \"vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[4\]\" and destination memory \"rawmem:inst493\|altsyncram:altsyncram_component\|altsyncram_85p1:auto_generated\|ram_block1a60~portb_address_reg4\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.360 ns + Shortest register memory " "Info: + Shortest register to memory delay is 3.360 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[4\] 1 REG LCFF_X24_Y35_N9 510 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y35_N9; Fanout = 510; REG Node = 'vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[4\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[4] } "NODE_NAME" } } { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.295 ns) + CELL(0.065 ns) 3.360 ns rawmem:inst493\|altsyncram:altsyncram_component\|altsyncram_85p1:auto_generated\|ram_block1a60~portb_address_reg4 2 MEM M4K_X31_Y42 4 " "Info: 2: + IC(3.295 ns) + CELL(0.065 ns) = 3.360 ns; Loc. = M4K_X31_Y42; Fanout = 4; MEM Node = 'rawmem:inst493\|altsyncram:altsyncram_component\|altsyncram_85p1:auto_generated\|ram_block1a60~portb_address_reg4'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.360 ns" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[4] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg4 } "NODE_NAME" } } { "db/altsyncram_85p1.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_85p1.tdf" 1901 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.065 ns ( 1.93 % ) " "Info: Total cell delay = 0.065 ns ( 1.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.295 ns ( 98.07 % ) " "Info: Total interconnect delay = 3.295 ns ( 98.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.360 ns" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[4] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg4 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.360 ns" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[4] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg4 {} } { 0.000ns 3.295ns } { 0.000ns 0.065ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "3.020 ns - Smallest register memory " "Info: - Smallest register to memory requirement is 3.020 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_VME:inst22\|altpll:altpll_component\|_clk2 32.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" is 32.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_VME:inst22\|altpll:altpll_component\|_clk2 32.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" is 32.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.970 ns + Smallest " "Info: + Smallest clock skew is 2.970 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_VME:inst22\|altpll:altpll_component\|_clk2 destination 5.540 ns + Longest memory " "Info: + Longest clock path from clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" to destination memory is 5.540 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_VME:inst22\|altpll:altpll_component\|_clk2 1 CLK PLL_11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_11; Fanout = 1; CLK Node = 'PLL_VME:inst22\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL_VME:inst22|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.000 ns) 0.890 ns PLL_VME:inst22\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G13 3088 " "Info: 2: + IC(0.890 ns) + CELL(0.000 ns) = 0.890 ns; Loc. = CLKCTRL_G13; Fanout = 3088; COMB Node = 'PLL_VME:inst22\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.764 ns) + CELL(0.440 ns) 2.094 ns tapdel10:inst13\|del1 3 REG LCFF_X23_Y36_N11 2 " "Info: 3: + IC(0.764 ns) + CELL(0.440 ns) = 2.094 ns; Loc. = LCFF_X23_Y36_N11; Fanout = 2; REG Node = 'tapdel10:inst13\|del1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.204 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl tapdel10:inst13|del1 } "NODE_NAME" } } { "tapdel10.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tapdel10.tdf" 18 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.440 ns) 2.652 ns vme_interface:inst2\|del80 4 REG LCFF_X23_Y36_N23 10 " "Info: 4: + IC(0.118 ns) + CELL(0.440 ns) = 2.652 ns; Loc. = LCFF_X23_Y36_N23; Fanout = 10; REG Node = 'vme_interface:inst2\|del80'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.558 ns" { tapdel10:inst13|del1 vme_interface:inst2|del80 } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 55 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.836 ns) + CELL(0.000 ns) 4.488 ns vme_interface:inst2\|del80~clkctrl 5 COMB CLKCTRL_G10 3139 " "Info: 5: + IC(1.836 ns) + CELL(0.000 ns) = 4.488 ns; Loc. = CLKCTRL_G10; Fanout = 3139; COMB Node = 'vme_interface:inst2\|del80~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.836 ns" { vme_interface:inst2|del80 vme_interface:inst2|del80~clkctrl } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 55 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(0.303 ns) 5.540 ns rawmem:inst493\|altsyncram:altsyncram_component\|altsyncram_85p1:auto_generated\|ram_block1a60~portb_address_reg4 6 MEM M4K_X31_Y42 4 " "Info: 6: + IC(0.749 ns) + CELL(0.303 ns) = 5.540 ns; Loc. = M4K_X31_Y42; Fanout = 4; MEM Node = 'rawmem:inst493\|altsyncram:altsyncram_component\|altsyncram_85p1:auto_generated\|ram_block1a60~portb_address_reg4'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.052 ns" { vme_interface:inst2|del80~clkctrl rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg4 } "NODE_NAME" } } { "db/altsyncram_85p1.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_85p1.tdf" 1901 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.183 ns ( 21.35 % ) " "Info: Total cell delay = 1.183 ns ( 21.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.357 ns ( 78.65 % ) " "Info: Total interconnect delay = 4.357 ns ( 78.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.540 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl tapdel10:inst13|del1 vme_interface:inst2|del80 vme_interface:inst2|del80~clkctrl rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg4 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.540 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} tapdel10:inst13|del1 {} vme_interface:inst2|del80 {} vme_interface:inst2|del80~clkctrl {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg4 {} } { 0.000ns 0.890ns 0.764ns 0.118ns 1.836ns 0.749ns } { 0.000ns 0.000ns 0.440ns 0.440ns 0.000ns 0.303ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_VME:inst22\|altpll:altpll_component\|_clk2 source 2.570 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" to source register is 2.570 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_VME:inst22\|altpll:altpll_component\|_clk2 1 CLK PLL_11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_11; Fanout = 1; CLK Node = 'PLL_VME:inst22\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL_VME:inst22|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.000 ns) 0.890 ns PLL_VME:inst22\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G13 3088 " "Info: 2: + IC(0.890 ns) + CELL(0.000 ns) = 0.890 ns; Loc. = CLKCTRL_G13; Fanout = 3088; COMB Node = 'PLL_VME:inst22\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(0.440 ns) 2.079 ns dff_one:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X24_Y35_N25 6 " "Info: 3: + IC(0.749 ns) + CELL(0.440 ns) = 2.079 ns; Loc. = LCFF_X24_Y35_N25; Fanout = 6; REG Node = 'dff_one:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.189 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.378 ns) 2.570 ns vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[4\] 4 REG LCFF_X24_Y35_N9 510 " "Info: 4: + IC(0.113 ns) + CELL(0.378 ns) = 2.570 ns; Loc. = LCFF_X24_Y35_N9; Fanout = 510; REG Node = 'vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[4\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.491 ns" { dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[4] } "NODE_NAME" } } { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.818 ns ( 31.83 % ) " "Info: Total cell delay = 0.818 ns ( 31.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.752 ns ( 68.17 % ) " "Info: Total interconnect delay = 1.752 ns ( 68.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.570 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.570 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[4] {} } { 0.000ns 0.890ns 0.749ns 0.113ns } { 0.000ns 0.000ns 0.440ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.540 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl tapdel10:inst13|del1 vme_interface:inst2|del80 vme_interface:inst2|del80~clkctrl rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg4 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.540 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} tapdel10:inst13|del1 {} vme_interface:inst2|del80 {} vme_interface:inst2|del80~clkctrl {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg4 {} } { 0.000ns 0.890ns 0.764ns 0.118ns 1.836ns 0.749ns } { 0.000ns 0.000ns 0.440ns 0.440ns 0.000ns 0.303ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.570 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.570 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[4] {} } { 0.000ns 0.890ns 0.749ns 0.113ns } { 0.000ns 0.000ns 0.440ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.062 ns - " "Info: - Micro clock to output delay of source is 0.062 ns" {  } { { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.112 ns + " "Info: + Micro hold delay of destination is 0.112 ns" {  } { { "db/altsyncram_85p1.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_85p1.tdf" 1901 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.540 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl tapdel10:inst13|del1 vme_interface:inst2|del80 vme_interface:inst2|del80~clkctrl rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg4 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.540 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} tapdel10:inst13|del1 {} vme_interface:inst2|del80 {} vme_interface:inst2|del80~clkctrl {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg4 {} } { 0.000ns 0.890ns 0.764ns 0.118ns 1.836ns 0.749ns } { 0.000ns 0.000ns 0.440ns 0.440ns 0.000ns 0.303ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.570 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.570 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[4] {} } { 0.000ns 0.890ns 0.749ns 0.113ns } { 0.000ns 0.000ns 0.440ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.360 ns" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[4] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg4 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.360 ns" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[4] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg4 {} } { 0.000ns 3.295ns } { 0.000ns 0.065ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.540 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl tapdel10:inst13|del1 vme_interface:inst2|del80 vme_interface:inst2|del80~clkctrl rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg4 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.540 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} tapdel10:inst13|del1 {} vme_interface:inst2|del80 {} vme_interface:inst2|del80~clkctrl {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg4 {} } { 0.000ns 0.890ns 0.764ns 0.118ns 1.836ns 0.749ns } { 0.000ns 0.000ns 0.440ns 0.440ns 0.000ns 0.303ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.570 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.570 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[4] {} } { 0.000ns 0.890ns 0.749ns 0.113ns } { 0.000ns 0.000ns 0.440ns 0.378ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk0 register fanout_clock_phase_sw:inst141\|dff16:inst40\|lpm_ff:lpm_ff_component\|dffs\[15\] register fanout_clock_phase_sw:inst141\|dff16:inst42\|lpm_ff:lpm_ff_component\|dffs\[15\] 213 ps " "Info: Minimum slack time is 213 ps for clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk0\" between source register \"fanout_clock_phase_sw:inst141\|dff16:inst40\|lpm_ff:lpm_ff_component\|dffs\[15\]\" and destination register \"fanout_clock_phase_sw:inst141\|dff16:inst42\|lpm_ff:lpm_ff_component\|dffs\[15\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.226 ns + Shortest register register " "Info: + Shortest register to register delay is 0.226 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fanout_clock_phase_sw:inst141\|dff16:inst40\|lpm_ff:lpm_ff_component\|dffs\[15\] 1 REG LCFF_X51_Y20_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X51_Y20_N5; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff16:inst40\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fanout_clock_phase_sw:inst141|dff16:inst40|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.111 ns) + CELL(0.018 ns) 0.129 ns fanout_clock_phase_sw:inst141\|dff16:inst42\|lpm_ff:lpm_ff_component\|dffs\[15\]~feeder 2 COMB LCCOMB_X51_Y20_N6 1 " "Info: 2: + IC(0.111 ns) + CELL(0.018 ns) = 0.129 ns; Loc. = LCCOMB_X51_Y20_N6; Fanout = 1; COMB Node = 'fanout_clock_phase_sw:inst141\|dff16:inst42\|lpm_ff:lpm_ff_component\|dffs\[15\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.129 ns" { fanout_clock_phase_sw:inst141|dff16:inst40|lpm_ff:lpm_ff_component|dffs[15] fanout_clock_phase_sw:inst141|dff16:inst42|lpm_ff:lpm_ff_component|dffs[15]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.226 ns fanout_clock_phase_sw:inst141\|dff16:inst42\|lpm_ff:lpm_ff_component\|dffs\[15\] 3 REG LCFF_X51_Y20_N7 1 " "Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 0.226 ns; Loc. = LCFF_X51_Y20_N7; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff16:inst42\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.097 ns" { fanout_clock_phase_sw:inst141|dff16:inst42|lpm_ff:lpm_ff_component|dffs[15]~feeder fanout_clock_phase_sw:inst141|dff16:inst42|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.115 ns ( 50.88 % ) " "Info: Total cell delay = 0.115 ns ( 50.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.111 ns ( 49.12 % ) " "Info: Total interconnect delay = 0.111 ns ( 49.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.226 ns" { fanout_clock_phase_sw:inst141|dff16:inst40|lpm_ff:lpm_ff_component|dffs[15] fanout_clock_phase_sw:inst141|dff16:inst42|lpm_ff:lpm_ff_component|dffs[15]~feeder fanout_clock_phase_sw:inst141|dff16:inst42|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.226 ns" { fanout_clock_phase_sw:inst141|dff16:inst40|lpm_ff:lpm_ff_component|dffs[15] {} fanout_clock_phase_sw:inst141|dff16:inst42|lpm_ff:lpm_ff_component|dffs[15]~feeder {} fanout_clock_phase_sw:inst141|dff16:inst42|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.111ns 0.000ns } { 0.000ns 0.018ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.013 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.013 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll_fanout:inst514\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll_fanout:inst514\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk0 destination 2.015 ns + Longest register " "Info: + Longest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk0\" to destination register is 2.015 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk0 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.000 ns) 0.890 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G4 8 " "Info: 2: + IC(0.890 ns) + CELL(0.000 ns) = 0.890 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.747 ns) + CELL(0.378 ns) 2.015 ns fanout_clock_phase_sw:inst141\|dff16:inst42\|lpm_ff:lpm_ff_component\|dffs\[15\] 3 REG LCFF_X51_Y20_N7 1 " "Info: 3: + IC(0.747 ns) + CELL(0.378 ns) = 2.015 ns; Loc. = LCFF_X51_Y20_N7; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff16:inst42\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.125 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst141|dff16:inst42|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 18.76 % ) " "Info: Total cell delay = 0.378 ns ( 18.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.637 ns ( 81.24 % ) " "Info: Total interconnect delay = 1.637 ns ( 81.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.015 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst141|dff16:inst42|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.015 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 {} altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl {} fanout_clock_phase_sw:inst141|dff16:inst42|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.890ns 0.747ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk0 source 2.015 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk0\" to source register is 2.015 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk0 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.000 ns) 0.890 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G4 8 " "Info: 2: + IC(0.890 ns) + CELL(0.000 ns) = 0.890 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.747 ns) + CELL(0.378 ns) 2.015 ns fanout_clock_phase_sw:inst141\|dff16:inst40\|lpm_ff:lpm_ff_component\|dffs\[15\] 3 REG LCFF_X51_Y20_N5 1 " "Info: 3: + IC(0.747 ns) + CELL(0.378 ns) = 2.015 ns; Loc. = LCFF_X51_Y20_N5; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff16:inst40\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.125 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst141|dff16:inst40|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 18.76 % ) " "Info: Total cell delay = 0.378 ns ( 18.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.637 ns ( 81.24 % ) " "Info: Total interconnect delay = 1.637 ns ( 81.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.015 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst141|dff16:inst40|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.015 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 {} altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl {} fanout_clock_phase_sw:inst141|dff16:inst40|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.890ns 0.747ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.015 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst141|dff16:inst42|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.015 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 {} altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl {} fanout_clock_phase_sw:inst141|dff16:inst42|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.890ns 0.747ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.015 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst141|dff16:inst40|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.015 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 {} altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl {} fanout_clock_phase_sw:inst141|dff16:inst40|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.890ns 0.747ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.062 ns - " "Info: - Micro clock to output delay of source is 0.062 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.075 ns + " "Info: + Micro hold delay of destination is 0.075 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.015 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst141|dff16:inst42|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.015 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 {} altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl {} fanout_clock_phase_sw:inst141|dff16:inst42|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.890ns 0.747ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.015 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst141|dff16:inst40|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.015 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 {} altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl {} fanout_clock_phase_sw:inst141|dff16:inst40|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.890ns 0.747ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.226 ns" { fanout_clock_phase_sw:inst141|dff16:inst40|lpm_ff:lpm_ff_component|dffs[15] fanout_clock_phase_sw:inst141|dff16:inst42|lpm_ff:lpm_ff_component|dffs[15]~feeder fanout_clock_phase_sw:inst141|dff16:inst42|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.226 ns" { fanout_clock_phase_sw:inst141|dff16:inst40|lpm_ff:lpm_ff_component|dffs[15] {} fanout_clock_phase_sw:inst141|dff16:inst42|lpm_ff:lpm_ff_component|dffs[15]~feeder {} fanout_clock_phase_sw:inst141|dff16:inst42|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.111ns 0.000ns } { 0.000ns 0.018ns 0.097ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.015 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst141|dff16:inst42|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.015 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 {} altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl {} fanout_clock_phase_sw:inst141|dff16:inst42|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.890ns 0.747ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.015 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst141|dff16:inst40|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.015 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 {} altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl {} fanout_clock_phase_sw:inst141|dff16:inst40|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.890ns 0.747ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk1 register fanout_clock_phase_sw:inst141\|dff_one:inst66\|lpm_ff:lpm_ff_component\|dffs\[0\] register fanout_clock_phase_sw:inst141\|dff16:inst41\|lpm_ff:lpm_ff_component\|dffs\[15\] 213 ps " "Info: Minimum slack time is 213 ps for clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk1\" between source register \"fanout_clock_phase_sw:inst141\|dff_one:inst66\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"fanout_clock_phase_sw:inst141\|dff16:inst41\|lpm_ff:lpm_ff_component\|dffs\[15\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.226 ns + Shortest register register " "Info: + Shortest register to register delay is 0.226 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fanout_clock_phase_sw:inst141\|dff_one:inst66\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X48_Y21_N15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X48_Y21_N15; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst66\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fanout_clock_phase_sw:inst141|dff_one:inst66|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.111 ns) + CELL(0.018 ns) 0.129 ns fanout_clock_phase_sw:inst141\|dff16:inst41\|lpm_ff:lpm_ff_component\|dffs\[15\]~feeder 2 COMB LCCOMB_X48_Y21_N12 1 " "Info: 2: + IC(0.111 ns) + CELL(0.018 ns) = 0.129 ns; Loc. = LCCOMB_X48_Y21_N12; Fanout = 1; COMB Node = 'fanout_clock_phase_sw:inst141\|dff16:inst41\|lpm_ff:lpm_ff_component\|dffs\[15\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.129 ns" { fanout_clock_phase_sw:inst141|dff_one:inst66|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.226 ns fanout_clock_phase_sw:inst141\|dff16:inst41\|lpm_ff:lpm_ff_component\|dffs\[15\] 3 REG LCFF_X48_Y21_N13 1 " "Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 0.226 ns; Loc. = LCFF_X48_Y21_N13; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff16:inst41\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.097 ns" { fanout_clock_phase_sw:inst141|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15]~feeder fanout_clock_phase_sw:inst141|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.115 ns ( 50.88 % ) " "Info: Total cell delay = 0.115 ns ( 50.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.111 ns ( 49.12 % ) " "Info: Total interconnect delay = 0.111 ns ( 49.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.226 ns" { fanout_clock_phase_sw:inst141|dff_one:inst66|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15]~feeder fanout_clock_phase_sw:inst141|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.226 ns" { fanout_clock_phase_sw:inst141|dff_one:inst66|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst141|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15]~feeder {} fanout_clock_phase_sw:inst141|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.111ns 0.000ns } { 0.000ns 0.018ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.013 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.013 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 1.333 ns " "Info: + Latch edge is 1.333 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll_fanout:inst514\|altpll:altpll_component\|_clk1 8.000 ns 1.333 ns  50 " "Info: Clock period of Destination clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk1\" is 8.000 ns with  offset of 1.333 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 60.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 60.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 1.333 ns " "Info: - Launch edge is 1.333 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll_fanout:inst514\|altpll:altpll_component\|_clk1 8.000 ns 1.333 ns  50 " "Info: Clock period of Source clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk1\" is 8.000 ns with  offset of 1.333 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 60.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 60.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk1 destination 2.002 ns + Longest register " "Info: + Longest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk1\" to destination register is 2.002 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk1 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.000 ns) 0.890 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(0.890 ns) + CELL(0.000 ns) = 0.890 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.378 ns) 2.002 ns fanout_clock_phase_sw:inst141\|dff16:inst41\|lpm_ff:lpm_ff_component\|dffs\[15\] 3 REG LCFF_X48_Y21_N13 1 " "Info: 3: + IC(0.734 ns) + CELL(0.378 ns) = 2.002 ns; Loc. = LCFF_X48_Y21_N13; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff16:inst41\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.112 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst141|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 18.88 % ) " "Info: Total cell delay = 0.378 ns ( 18.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.624 ns ( 81.12 % ) " "Info: Total interconnect delay = 1.624 ns ( 81.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.002 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst141|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.002 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 {} altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl {} fanout_clock_phase_sw:inst141|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.890ns 0.734ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk1 source 2.002 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk1\" to source register is 2.002 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk1 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.000 ns) 0.890 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(0.890 ns) + CELL(0.000 ns) = 0.890 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.378 ns) 2.002 ns fanout_clock_phase_sw:inst141\|dff_one:inst66\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X48_Y21_N15 1 " "Info: 3: + IC(0.734 ns) + CELL(0.378 ns) = 2.002 ns; Loc. = LCFF_X48_Y21_N15; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst66\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.112 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst66|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 18.88 % ) " "Info: Total cell delay = 0.378 ns ( 18.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.624 ns ( 81.12 % ) " "Info: Total interconnect delay = 1.624 ns ( 81.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.002 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst66|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.002 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 {} altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst66|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.734ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.002 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst141|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.002 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 {} altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl {} fanout_clock_phase_sw:inst141|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.890ns 0.734ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.002 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst66|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.002 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 {} altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst66|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.734ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.062 ns - " "Info: - Micro clock to output delay of source is 0.062 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.075 ns + " "Info: + Micro hold delay of destination is 0.075 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.002 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst141|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.002 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 {} altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl {} fanout_clock_phase_sw:inst141|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.890ns 0.734ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.002 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst66|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.002 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 {} altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst66|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.734ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.226 ns" { fanout_clock_phase_sw:inst141|dff_one:inst66|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15]~feeder fanout_clock_phase_sw:inst141|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.226 ns" { fanout_clock_phase_sw:inst141|dff_one:inst66|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst141|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15]~feeder {} fanout_clock_phase_sw:inst141|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.111ns 0.000ns } { 0.000ns 0.018ns 0.097ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.002 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst141|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.002 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 {} altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl {} fanout_clock_phase_sw:inst141|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.890ns 0.734ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.002 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst66|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.002 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 {} altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst66|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.734ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk2 register fanout_clock_phase_sw:inst150\|dff_one:inst68\|lpm_ff:lpm_ff_component\|dffs\[0\] register fanout_clock_phase_sw:inst150\|dff16:inst44\|lpm_ff:lpm_ff_component\|dffs\[15\] 215 ps " "Info: Minimum slack time is 215 ps for clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk2\" between source register \"fanout_clock_phase_sw:inst150\|dff_one:inst68\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"fanout_clock_phase_sw:inst150\|dff16:inst44\|lpm_ff:lpm_ff_component\|dffs\[15\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.228 ns + Shortest register register " "Info: + Shortest register to register delay is 0.228 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fanout_clock_phase_sw:inst150\|dff_one:inst68\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X48_Y20_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X48_Y20_N17; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst68\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fanout_clock_phase_sw:inst150|dff_one:inst68|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.018 ns) 0.131 ns fanout_clock_phase_sw:inst150\|dff16:inst44\|lpm_ff:lpm_ff_component\|dffs\[15\]~feeder 2 COMB LCCOMB_X48_Y20_N24 1 " "Info: 2: + IC(0.113 ns) + CELL(0.018 ns) = 0.131 ns; Loc. = LCCOMB_X48_Y20_N24; Fanout = 1; COMB Node = 'fanout_clock_phase_sw:inst150\|dff16:inst44\|lpm_ff:lpm_ff_component\|dffs\[15\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.131 ns" { fanout_clock_phase_sw:inst150|dff_one:inst68|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff16:inst44|lpm_ff:lpm_ff_component|dffs[15]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.228 ns fanout_clock_phase_sw:inst150\|dff16:inst44\|lpm_ff:lpm_ff_component\|dffs\[15\] 3 REG LCFF_X48_Y20_N25 1 " "Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 0.228 ns; Loc. = LCFF_X48_Y20_N25; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff16:inst44\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.097 ns" { fanout_clock_phase_sw:inst150|dff16:inst44|lpm_ff:lpm_ff_component|dffs[15]~feeder fanout_clock_phase_sw:inst150|dff16:inst44|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.115 ns ( 50.44 % ) " "Info: Total cell delay = 0.115 ns ( 50.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.113 ns ( 49.56 % ) " "Info: Total interconnect delay = 0.113 ns ( 49.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.228 ns" { fanout_clock_phase_sw:inst150|dff_one:inst68|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff16:inst44|lpm_ff:lpm_ff_component|dffs[15]~feeder fanout_clock_phase_sw:inst150|dff16:inst44|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.228 ns" { fanout_clock_phase_sw:inst150|dff_one:inst68|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst150|dff16:inst44|lpm_ff:lpm_ff_component|dffs[15]~feeder {} fanout_clock_phase_sw:inst150|dff16:inst44|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.113ns 0.000ns } { 0.000ns 0.018ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.013 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.013 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 2.667 ns " "Info: + Latch edge is 2.667 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll_fanout:inst514\|altpll:altpll_component\|_clk2 8.000 ns 2.667 ns  50 " "Info: Clock period of Destination clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk2\" is 8.000 ns with  offset of 2.667 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 120.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 120.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 2.667 ns " "Info: - Launch edge is 2.667 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll_fanout:inst514\|altpll:altpll_component\|_clk2 8.000 ns 2.667 ns  50 " "Info: Clock period of Source clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk2\" is 8.000 ns with  offset of 2.667 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 120.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 120.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk2 destination 1.842 ns + Longest register " "Info: + Longest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk2\" to destination register is 1.842 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk2 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.000 ns) 0.889 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_R13 8 " "Info: 2: + IC(0.889 ns) + CELL(0.000 ns) = 0.889 ns; Loc. = CLKCTRL_R13; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.889 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.575 ns) + CELL(0.378 ns) 1.842 ns fanout_clock_phase_sw:inst150\|dff16:inst44\|lpm_ff:lpm_ff_component\|dffs\[15\] 3 REG LCFF_X48_Y20_N25 1 " "Info: 3: + IC(0.575 ns) + CELL(0.378 ns) = 1.842 ns; Loc. = LCFF_X48_Y20_N25; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff16:inst44\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.953 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff16:inst44|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 20.52 % ) " "Info: Total cell delay = 0.378 ns ( 20.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.464 ns ( 79.48 % ) " "Info: Total interconnect delay = 1.464 ns ( 79.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.842 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff16:inst44|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.842 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 {} altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl {} fanout_clock_phase_sw:inst150|dff16:inst44|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.889ns 0.575ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk2 source 1.842 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk2\" to source register is 1.842 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk2 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.000 ns) 0.889 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_R13 8 " "Info: 2: + IC(0.889 ns) + CELL(0.000 ns) = 0.889 ns; Loc. = CLKCTRL_R13; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.889 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.575 ns) + CELL(0.378 ns) 1.842 ns fanout_clock_phase_sw:inst150\|dff_one:inst68\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X48_Y20_N17 1 " "Info: 3: + IC(0.575 ns) + CELL(0.378 ns) = 1.842 ns; Loc. = LCFF_X48_Y20_N17; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst68\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.953 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst68|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 20.52 % ) " "Info: Total cell delay = 0.378 ns ( 20.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.464 ns ( 79.48 % ) " "Info: Total interconnect delay = 1.464 ns ( 79.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.842 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst68|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.842 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 {} altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst68|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.575ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.842 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff16:inst44|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.842 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 {} altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl {} fanout_clock_phase_sw:inst150|dff16:inst44|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.889ns 0.575ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.842 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst68|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.842 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 {} altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst68|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.575ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.062 ns - " "Info: - Micro clock to output delay of source is 0.062 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.075 ns + " "Info: + Micro hold delay of destination is 0.075 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.842 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff16:inst44|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.842 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 {} altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl {} fanout_clock_phase_sw:inst150|dff16:inst44|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.889ns 0.575ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.842 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst68|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.842 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 {} altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst68|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.575ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.228 ns" { fanout_clock_phase_sw:inst150|dff_one:inst68|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff16:inst44|lpm_ff:lpm_ff_component|dffs[15]~feeder fanout_clock_phase_sw:inst150|dff16:inst44|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.228 ns" { fanout_clock_phase_sw:inst150|dff_one:inst68|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst150|dff16:inst44|lpm_ff:lpm_ff_component|dffs[15]~feeder {} fanout_clock_phase_sw:inst150|dff16:inst44|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.113ns 0.000ns } { 0.000ns 0.018ns 0.097ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.842 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff16:inst44|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.842 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 {} altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl {} fanout_clock_phase_sw:inst150|dff16:inst44|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.889ns 0.575ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.842 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst68|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.842 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 {} altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst68|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.575ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk3 register fanout_clock_phase_sw:inst141\|dff_one:inst69\|lpm_ff:lpm_ff_component\|dffs\[0\] register fanout_clock_phase_sw:inst141\|dff_one:inst70\|lpm_ff:lpm_ff_component\|dffs\[0\] 216 ps " "Info: Minimum slack time is 216 ps for clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk3\" between source register \"fanout_clock_phase_sw:inst141\|dff_one:inst69\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"fanout_clock_phase_sw:inst141\|dff_one:inst70\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.229 ns + Shortest register register " "Info: + Shortest register to register delay is 0.229 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fanout_clock_phase_sw:inst141\|dff_one:inst69\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X48_Y20_N15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X48_Y20_N15; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst69\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fanout_clock_phase_sw:inst141|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.018 ns) 0.132 ns fanout_clock_phase_sw:inst141\|dff_one:inst70\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder 2 COMB LCCOMB_X48_Y20_N12 1 " "Info: 2: + IC(0.114 ns) + CELL(0.018 ns) = 0.132 ns; Loc. = LCCOMB_X48_Y20_N12; Fanout = 1; COMB Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst70\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.132 ns" { fanout_clock_phase_sw:inst141|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.229 ns fanout_clock_phase_sw:inst141\|dff_one:inst70\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X48_Y20_N13 1 " "Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 0.229 ns; Loc. = LCFF_X48_Y20_N13; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst70\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.097 ns" { fanout_clock_phase_sw:inst141|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst141|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.115 ns ( 50.22 % ) " "Info: Total cell delay = 0.115 ns ( 50.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.114 ns ( 49.78 % ) " "Info: Total interconnect delay = 0.114 ns ( 49.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.229 ns" { fanout_clock_phase_sw:inst141|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst141|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.229 ns" { fanout_clock_phase_sw:inst141|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst141|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst141|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.114ns 0.000ns } { 0.000ns 0.018ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.013 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.013 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 4.000 ns " "Info: + Latch edge is 4.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll_fanout:inst514\|altpll:altpll_component\|_clk3 8.000 ns 4.000 ns  50 " "Info: Clock period of Destination clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk3\" is 8.000 ns with  offset of 4.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 180.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 180.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 4.000 ns " "Info: - Launch edge is 4.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll_fanout:inst514\|altpll:altpll_component\|_clk3 8.000 ns 4.000 ns  50 " "Info: Clock period of Source clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk3\" is 8.000 ns with  offset of 4.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 180.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 180.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk3 destination 1.831 ns + Longest register " "Info: + Longest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk3\" to destination register is 1.831 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk3 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk3 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.000 ns) 0.889 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk3~clkctrl 2 COMB CLKCTRL_R15 8 " "Info: 2: + IC(0.889 ns) + CELL(0.000 ns) = 0.889 ns; Loc. = CLKCTRL_R15; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk3~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.889 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.564 ns) + CELL(0.378 ns) 1.831 ns fanout_clock_phase_sw:inst141\|dff_one:inst70\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X48_Y20_N13 1 " "Info: 3: + IC(0.564 ns) + CELL(0.378 ns) = 1.831 ns; Loc. = LCFF_X48_Y20_N13; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst70\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.942 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 20.64 % ) " "Info: Total cell delay = 0.378 ns ( 20.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.453 ns ( 79.36 % ) " "Info: Total interconnect delay = 1.453 ns ( 79.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.831 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.831 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 {} altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.564ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk3 source 1.831 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk3\" to source register is 1.831 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk3 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk3 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.000 ns) 0.889 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk3~clkctrl 2 COMB CLKCTRL_R15 8 " "Info: 2: + IC(0.889 ns) + CELL(0.000 ns) = 0.889 ns; Loc. = CLKCTRL_R15; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk3~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.889 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.564 ns) + CELL(0.378 ns) 1.831 ns fanout_clock_phase_sw:inst141\|dff_one:inst69\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X48_Y20_N15 1 " "Info: 3: + IC(0.564 ns) + CELL(0.378 ns) = 1.831 ns; Loc. = LCFF_X48_Y20_N15; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst69\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.942 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 20.64 % ) " "Info: Total cell delay = 0.378 ns ( 20.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.453 ns ( 79.36 % ) " "Info: Total interconnect delay = 1.453 ns ( 79.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.831 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.831 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 {} altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.564ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.831 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.831 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 {} altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.564ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.831 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.831 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 {} altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.564ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.062 ns - " "Info: - Micro clock to output delay of source is 0.062 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.075 ns + " "Info: + Micro hold delay of destination is 0.075 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.831 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.831 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 {} altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.564ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.831 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.831 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 {} altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.564ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.229 ns" { fanout_clock_phase_sw:inst141|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst141|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.229 ns" { fanout_clock_phase_sw:inst141|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst141|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst141|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.114ns 0.000ns } { 0.000ns 0.018ns 0.097ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.831 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.831 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 {} altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.564ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.831 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.831 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 {} altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.564ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk4 register fanout_clock_phase_sw:inst150\|dff_one:inst71\|lpm_ff:lpm_ff_component\|dffs\[0\] register fanout_clock_phase_sw:inst150\|dff_one:inst72\|lpm_ff:lpm_ff_component\|dffs\[0\] 217 ps " "Info: Minimum slack time is 217 ps for clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk4\" between source register \"fanout_clock_phase_sw:inst150\|dff_one:inst71\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"fanout_clock_phase_sw:inst150\|dff_one:inst72\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.230 ns + Shortest register register " "Info: + Shortest register to register delay is 0.230 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fanout_clock_phase_sw:inst150\|dff_one:inst71\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X52_Y20_N21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X52_Y20_N21; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst71\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fanout_clock_phase_sw:inst150|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.115 ns) + CELL(0.018 ns) 0.133 ns fanout_clock_phase_sw:inst150\|dff_one:inst72\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder 2 COMB LCCOMB_X52_Y20_N22 1 " "Info: 2: + IC(0.115 ns) + CELL(0.018 ns) = 0.133 ns; Loc. = LCCOMB_X52_Y20_N22; Fanout = 1; COMB Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst72\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.133 ns" { fanout_clock_phase_sw:inst150|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.230 ns fanout_clock_phase_sw:inst150\|dff_one:inst72\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X52_Y20_N23 1 " "Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 0.230 ns; Loc. = LCFF_X52_Y20_N23; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst72\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.097 ns" { fanout_clock_phase_sw:inst150|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst150|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.115 ns ( 50.00 % ) " "Info: Total cell delay = 0.115 ns ( 50.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.115 ns ( 50.00 % ) " "Info: Total interconnect delay = 0.115 ns ( 50.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.230 ns" { fanout_clock_phase_sw:inst150|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst150|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.230 ns" { fanout_clock_phase_sw:inst150|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst150|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst150|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.115ns 0.000ns } { 0.000ns 0.018ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.013 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.013 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 5.333 ns " "Info: + Latch edge is 5.333 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll_fanout:inst514\|altpll:altpll_component\|_clk4 8.000 ns 5.333 ns  50 " "Info: Clock period of Destination clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk4\" is 8.000 ns with  offset of 5.333 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 240.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 240.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 5.333 ns " "Info: - Launch edge is 5.333 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll_fanout:inst514\|altpll:altpll_component\|_clk4 8.000 ns 5.333 ns  50 " "Info: Clock period of Source clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk4\" is 8.000 ns with  offset of 5.333 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 240.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 240.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk4 destination 1.853 ns + Longest register " "Info: + Longest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk4\" to destination register is 1.853 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk4 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk4'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk4 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.000 ns) 0.889 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk4~clkctrl 2 COMB CLKCTRL_R14 8 " "Info: 2: + IC(0.889 ns) + CELL(0.000 ns) = 0.889 ns; Loc. = CLKCTRL_R14; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk4~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.889 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.586 ns) + CELL(0.378 ns) 1.853 ns fanout_clock_phase_sw:inst150\|dff_one:inst72\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X52_Y20_N23 1 " "Info: 3: + IC(0.586 ns) + CELL(0.378 ns) = 1.853 ns; Loc. = LCFF_X52_Y20_N23; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst72\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.964 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 20.40 % ) " "Info: Total cell delay = 0.378 ns ( 20.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.475 ns ( 79.60 % ) " "Info: Total interconnect delay = 1.475 ns ( 79.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.853 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.853 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 {} altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.586ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk4 source 1.853 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk4\" to source register is 1.853 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk4 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk4'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk4 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.000 ns) 0.889 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk4~clkctrl 2 COMB CLKCTRL_R14 8 " "Info: 2: + IC(0.889 ns) + CELL(0.000 ns) = 0.889 ns; Loc. = CLKCTRL_R14; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk4~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.889 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.586 ns) + CELL(0.378 ns) 1.853 ns fanout_clock_phase_sw:inst150\|dff_one:inst71\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X52_Y20_N21 1 " "Info: 3: + IC(0.586 ns) + CELL(0.378 ns) = 1.853 ns; Loc. = LCFF_X52_Y20_N21; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst71\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.964 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 20.40 % ) " "Info: Total cell delay = 0.378 ns ( 20.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.475 ns ( 79.60 % ) " "Info: Total interconnect delay = 1.475 ns ( 79.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.853 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.853 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 {} altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.586ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.853 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.853 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 {} altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.586ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.853 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.853 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 {} altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.586ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.062 ns - " "Info: - Micro clock to output delay of source is 0.062 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.075 ns + " "Info: + Micro hold delay of destination is 0.075 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.853 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.853 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 {} altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.586ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.853 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.853 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 {} altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.586ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.230 ns" { fanout_clock_phase_sw:inst150|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst150|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.230 ns" { fanout_clock_phase_sw:inst150|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst150|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst150|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.115ns 0.000ns } { 0.000ns 0.018ns 0.097ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.853 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.853 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 {} altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.586ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.853 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.853 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 {} altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.586ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk5 register fanout_clock_phase_sw:inst150\|dff_one:inst73\|lpm_ff:lpm_ff_component\|dffs\[0\] register fanout_clock_phase_sw:inst150\|dff_one:inst74\|lpm_ff:lpm_ff_component\|dffs\[0\] 217 ps " "Info: Minimum slack time is 217 ps for clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk5\" between source register \"fanout_clock_phase_sw:inst150\|dff_one:inst73\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"fanout_clock_phase_sw:inst150\|dff_one:inst74\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.230 ns + Shortest register register " "Info: + Shortest register to register delay is 0.230 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fanout_clock_phase_sw:inst150\|dff_one:inst73\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X52_Y20_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X52_Y20_N11; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst73\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fanout_clock_phase_sw:inst150|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.115 ns) + CELL(0.018 ns) 0.133 ns fanout_clock_phase_sw:inst150\|dff_one:inst74\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder 2 COMB LCCOMB_X52_Y20_N8 1 " "Info: 2: + IC(0.115 ns) + CELL(0.018 ns) = 0.133 ns; Loc. = LCCOMB_X52_Y20_N8; Fanout = 1; COMB Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst74\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.133 ns" { fanout_clock_phase_sw:inst150|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.230 ns fanout_clock_phase_sw:inst150\|dff_one:inst74\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X52_Y20_N9 1 " "Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 0.230 ns; Loc. = LCFF_X52_Y20_N9; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst74\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.097 ns" { fanout_clock_phase_sw:inst150|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst150|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.115 ns ( 50.00 % ) " "Info: Total cell delay = 0.115 ns ( 50.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.115 ns ( 50.00 % ) " "Info: Total interconnect delay = 0.115 ns ( 50.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.230 ns" { fanout_clock_phase_sw:inst150|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst150|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.230 ns" { fanout_clock_phase_sw:inst150|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst150|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst150|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.115ns 0.000ns } { 0.000ns 0.018ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.013 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.013 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 6.667 ns " "Info: + Latch edge is 6.667 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll_fanout:inst514\|altpll:altpll_component\|_clk5 8.000 ns 6.667 ns  50 " "Info: Clock period of Destination clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk5\" is 8.000 ns with  offset of 6.667 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 300.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 300.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 6.667 ns " "Info: - Launch edge is 6.667 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll_fanout:inst514\|altpll:altpll_component\|_clk5 8.000 ns 6.667 ns  50 " "Info: Clock period of Source clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk5\" is 8.000 ns with  offset of 6.667 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 300.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 300.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk5 destination 1.842 ns + Longest register " "Info: + Longest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk5\" to destination register is 1.842 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk5 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk5'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk5 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.000 ns) 0.889 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk5~clkctrl 2 COMB CLKCTRL_R12 8 " "Info: 2: + IC(0.889 ns) + CELL(0.000 ns) = 0.889 ns; Loc. = CLKCTRL_R12; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk5~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.889 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.575 ns) + CELL(0.378 ns) 1.842 ns fanout_clock_phase_sw:inst150\|dff_one:inst74\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X52_Y20_N9 1 " "Info: 3: + IC(0.575 ns) + CELL(0.378 ns) = 1.842 ns; Loc. = LCFF_X52_Y20_N9; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst74\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.953 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 20.52 % ) " "Info: Total cell delay = 0.378 ns ( 20.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.464 ns ( 79.48 % ) " "Info: Total interconnect delay = 1.464 ns ( 79.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.842 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.842 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 {} altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.575ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk5 source 1.842 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk5\" to source register is 1.842 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk5 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk5'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk5 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.000 ns) 0.889 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk5~clkctrl 2 COMB CLKCTRL_R12 8 " "Info: 2: + IC(0.889 ns) + CELL(0.000 ns) = 0.889 ns; Loc. = CLKCTRL_R12; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk5~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.889 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.575 ns) + CELL(0.378 ns) 1.842 ns fanout_clock_phase_sw:inst150\|dff_one:inst73\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X52_Y20_N11 1 " "Info: 3: + IC(0.575 ns) + CELL(0.378 ns) = 1.842 ns; Loc. = LCFF_X52_Y20_N11; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst73\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.953 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 20.52 % ) " "Info: Total cell delay = 0.378 ns ( 20.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.464 ns ( 79.48 % ) " "Info: Total interconnect delay = 1.464 ns ( 79.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.842 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.842 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 {} altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.575ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.842 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.842 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 {} altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.575ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.842 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.842 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 {} altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.575ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.062 ns - " "Info: - Micro clock to output delay of source is 0.062 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.075 ns + " "Info: + Micro hold delay of destination is 0.075 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.842 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.842 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 {} altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.575ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.842 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.842 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 {} altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.575ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.230 ns" { fanout_clock_phase_sw:inst150|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst150|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.230 ns" { fanout_clock_phase_sw:inst150|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst150|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst150|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.115ns 0.000ns } { 0.000ns 0.018ns 0.097ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.842 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.842 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 {} altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.575ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.842 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.842 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 {} altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.575ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "master_clock0 " "Info: No valid register-to-register data paths exist for clock \"master_clock0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "LocalClock " "Info: No valid register-to-register data paths exist for clock \"LocalClock\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "_ds\[1\] " "Info: No valid register-to-register data paths exist for clock \"_ds\[1\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "_iack " "Info: No valid register-to-register data paths exist for clock \"_iack\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "_ds\[0\] " "Info: No valid register-to-register data paths exist for clock \"_ds\[0\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "_as " "Info: No valid register-to-register data paths exist for clock \"_as\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "vme_interface:inst2\|valid_addr address\[27\] _as 5.491 ns register " "Info: tsu for register \"vme_interface:inst2\|valid_addr\" (data pin = \"address\[27\]\", clock pin = \"_as\") is 5.491 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.768 ns + Longest pin register " "Info: + Longest pin to register delay is 7.768 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.478 ns) 0.478 ns address\[27\] 1 PIN PIN_AH22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.478 ns) = 0.478 ns; Loc. = PIN_AH22; Fanout = 1; PIN Node = 'address\[27\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[27] } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -872 560 728 -856 "address" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.488 ns) + CELL(0.167 ns) 5.133 ns vme_interface:inst2\|lpm_compare:comp\|cmpr_o9g:auto_generated\|aneb_result_wire\[0\]~0 2 COMB LCCOMB_X56_Y65_N16 1 " "Info: 2: + IC(4.488 ns) + CELL(0.167 ns) = 5.133 ns; Loc. = LCCOMB_X56_Y65_N16; Fanout = 1; COMB Node = 'vme_interface:inst2\|lpm_compare:comp\|cmpr_o9g:auto_generated\|aneb_result_wire\[0\]~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.655 ns" { address[27] vme_interface:inst2|lpm_compare:comp|cmpr_o9g:auto_generated|aneb_result_wire[0]~0 } "NODE_NAME" } } { "db/cmpr_o9g.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cmpr_o9g.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.208 ns) + CELL(0.170 ns) 5.511 ns vme_interface:inst2\|lpm_compare:comp\|cmpr_o9g:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X57_Y65_N28 1 " "Info: 3: + IC(0.208 ns) + CELL(0.170 ns) = 5.511 ns; Loc. = LCCOMB_X57_Y65_N28; Fanout = 1; COMB Node = 'vme_interface:inst2\|lpm_compare:comp\|cmpr_o9g:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.378 ns" { vme_interface:inst2|lpm_compare:comp|cmpr_o9g:auto_generated|aneb_result_wire[0]~0 vme_interface:inst2|lpm_compare:comp|cmpr_o9g:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_o9g.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cmpr_o9g.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.063 ns) + CELL(0.194 ns) 7.768 ns vme_interface:inst2\|valid_addr 4 REG LCFF_X25_Y37_N25 2 " "Info: 4: + IC(2.063 ns) + CELL(0.194 ns) = 7.768 ns; Loc. = LCFF_X25_Y37_N25; Fanout = 2; REG Node = 'vme_interface:inst2\|valid_addr'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.257 ns" { vme_interface:inst2|lpm_compare:comp|cmpr_o9g:auto_generated|aneb_result_wire[0] vme_interface:inst2|valid_addr } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 68 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.009 ns ( 12.99 % ) " "Info: Total cell delay = 1.009 ns ( 12.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.759 ns ( 87.01 % ) " "Info: Total interconnect delay = 6.759 ns ( 87.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "7.768 ns" { address[27] vme_interface:inst2|lpm_compare:comp|cmpr_o9g:auto_generated|aneb_result_wire[0]~0 vme_interface:inst2|lpm_compare:comp|cmpr_o9g:auto_generated|aneb_result_wire[0] vme_interface:inst2|valid_addr } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "7.768 ns" { address[27] {} address[27]~combout {} vme_interface:inst2|lpm_compare:comp|cmpr_o9g:auto_generated|aneb_result_wire[0]~0 {} vme_interface:inst2|lpm_compare:comp|cmpr_o9g:auto_generated|aneb_result_wire[0] {} vme_interface:inst2|valid_addr {} } { 0.000ns 0.000ns 4.488ns 0.208ns 2.063ns } { 0.000ns 0.478ns 0.167ns 0.170ns 0.194ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.047 ns + " "Info: + Micro setup delay of destination is 0.047 ns" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 68 3 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "_as destination 2.324 ns - Shortest register " "Info: - Shortest clock path from clock \"_as\" to destination register is 2.324 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.518 ns) 0.518 ns _as 1 CLK PIN_A29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.518 ns) = 0.518 ns; Loc. = PIN_A29; Fanout = 3; CLK Node = '_as'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { _as } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -792 560 728 -776 "_as" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.428 ns) + CELL(0.378 ns) 2.324 ns vme_interface:inst2\|valid_addr 2 REG LCFF_X25_Y37_N25 2 " "Info: 2: + IC(1.428 ns) + CELL(0.378 ns) = 2.324 ns; Loc. = LCFF_X25_Y37_N25; Fanout = 2; REG Node = 'vme_interface:inst2\|valid_addr'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.806 ns" { _as vme_interface:inst2|valid_addr } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 68 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.896 ns ( 38.55 % ) " "Info: Total cell delay = 0.896 ns ( 38.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.428 ns ( 61.45 % ) " "Info: Total interconnect delay = 1.428 ns ( 61.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.324 ns" { _as vme_interface:inst2|valid_addr } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.324 ns" { _as {} _as~combout {} vme_interface:inst2|valid_addr {} } { 0.000ns 0.000ns 1.428ns } { 0.000ns 0.518ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "7.768 ns" { address[27] vme_interface:inst2|lpm_compare:comp|cmpr_o9g:auto_generated|aneb_result_wire[0]~0 vme_interface:inst2|lpm_compare:comp|cmpr_o9g:auto_generated|aneb_result_wire[0] vme_interface:inst2|valid_addr } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "7.768 ns" { address[27] {} address[27]~combout {} vme_interface:inst2|lpm_compare:comp|cmpr_o9g:auto_generated|aneb_result_wire[0]~0 {} vme_interface:inst2|lpm_compare:comp|cmpr_o9g:auto_generated|aneb_result_wire[0] {} vme_interface:inst2|valid_addr {} } { 0.000ns 0.000ns 4.488ns 0.208ns 2.063ns } { 0.000ns 0.478ns 0.167ns 0.170ns 0.194ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.324 ns" { _as vme_interface:inst2|valid_addr } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.324 ns" { _as {} _as~combout {} vme_interface:inst2|valid_addr {} } { 0.000ns 0.000ns 1.428ns } { 0.000ns 0.518ns 0.378ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "_iack vme_data\[25\] tdc_vme:inst57\|m_ctrlreg27\[25\] 16.425 ns register " "Info: tco from clock \"_iack\" to destination pin \"vme_data\[25\]\" through register \"tdc_vme:inst57\|m_ctrlreg27\[25\]\" is 16.425 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "_iack source 8.324 ns + Longest register " "Info: + Longest clock path from clock \"_iack\" to source register is 8.324 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.488 ns) 0.488 ns _iack 1 CLK PIN_C8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.488 ns) = 0.488 ns; Loc. = PIN_C8; Fanout = 2; CLK Node = '_iack'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { _iack } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -776 560 728 -760 "_iack" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.118 ns) 2.606 ns vme_interface:inst2\|_modsel~2 2 COMB LOOP LCCOMB_X25_Y37_N24 25 " "Info: 2: + IC(0.000 ns) + CELL(2.118 ns) = 2.606 ns; Loc. = LCCOMB_X25_Y37_N24; Fanout = 25; COMB LOOP Node = 'vme_interface:inst2\|_modsel~2'" { { "Info" "ITDB_PART_OF_SCC" "vme_interface:inst2\|_modsel~2 LCCOMB_X25_Y37_N24 " "Info: Loc. = LCCOMB_X25_Y37_N24; Node \"vme_interface:inst2\|_modsel~2\"" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|_modsel~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|_modsel~2 } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 98 3 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.118 ns" { _iack vme_interface:inst2|_modsel~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.404 ns) + CELL(0.440 ns) 3.450 ns vme_interface:inst2\|vme_addr\[10\] 3 REG LCFF_X24_Y34_N13 198 " "Info: 3: + IC(0.404 ns) + CELL(0.440 ns) = 3.450 ns; Loc. = LCFF_X24_Y34_N13; Fanout = 198; REG Node = 'vme_interface:inst2\|vme_addr\[10\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.844 ns" { vme_interface:inst2|_modsel~2 vme_interface:inst2|vme_addr[10] } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.126 ns) 3.960 ns tdc_vme:inst57\|vme_reset~5 4 COMB LCCOMB_X24_Y37_N12 2 " "Info: 4: + IC(0.384 ns) + CELL(0.126 ns) = 3.960 ns; Loc. = LCCOMB_X24_Y37_N12; Fanout = 2; COMB Node = 'tdc_vme:inst57\|vme_reset~5'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.510 ns" { vme_interface:inst2|vme_addr[10] tdc_vme:inst57|vme_reset~5 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 586 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.204 ns) + CELL(0.120 ns) 4.284 ns tdc_vme:inst57\|vme_testdatamodewrite~0 5 COMB LCCOMB_X25_Y37_N8 5 " "Info: 5: + IC(0.204 ns) + CELL(0.120 ns) = 4.284 ns; Loc. = LCCOMB_X25_Y37_N8; Fanout = 5; COMB Node = 'tdc_vme:inst57\|vme_testdatamodewrite~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.324 ns" { tdc_vme:inst57|vme_reset~5 tdc_vme:inst57|vme_testdatamodewrite~0 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 371 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.077 ns) 4.716 ns tdc_vme:inst57\|vme_testmodewrite 6 COMB LCCOMB_X25_Y35_N18 1 " "Info: 6: + IC(0.355 ns) + CELL(0.077 ns) = 4.716 ns; Loc. = LCCOMB_X25_Y35_N18; Fanout = 1; COMB Node = 'tdc_vme:inst57\|vme_testmodewrite'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.432 ns" { tdc_vme:inst57|vme_testdatamodewrite~0 tdc_vme:inst57|vme_testmodewrite } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 364 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.128 ns) + CELL(0.440 ns) 5.284 ns tdc_vme:inst57\|testmodereg 7 REG LCFF_X25_Y35_N19 9 " "Info: 7: + IC(0.128 ns) + CELL(0.440 ns) = 5.284 ns; Loc. = LCFF_X25_Y35_N19; Fanout = 9; REG Node = 'tdc_vme:inst57\|testmodereg'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.568 ns" { tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 220 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.018 ns) 5.604 ns tdc_vme:inst57\|m_ctrlwrite47~0 8 COMB LCCOMB_X23_Y35_N28 24 " "Info: 8: + IC(0.302 ns) + CELL(0.018 ns) = 5.604 ns; Loc. = LCCOMB_X23_Y35_N28; Fanout = 24; COMB Node = 'tdc_vme:inst57\|m_ctrlwrite47~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.320 ns" { tdc_vme:inst57|testmodereg tdc_vme:inst57|m_ctrlwrite47~0 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 428 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.589 ns) + CELL(0.018 ns) 7.211 ns tdc_vme:inst57\|m_ctrlwrite27 9 COMB LCCOMB_X24_Y25_N22 32 " "Info: 9: + IC(1.589 ns) + CELL(0.018 ns) = 7.211 ns; Loc. = LCCOMB_X24_Y25_N22; Fanout = 32; COMB Node = 'tdc_vme:inst57\|m_ctrlwrite27'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.607 ns" { tdc_vme:inst57|m_ctrlwrite47~0 tdc_vme:inst57|m_ctrlwrite27 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 408 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.735 ns) + CELL(0.378 ns) 8.324 ns tdc_vme:inst57\|m_ctrlreg27\[25\] 10 REG LCFF_X24_Y25_N25 2 " "Info: 10: + IC(0.735 ns) + CELL(0.378 ns) = 8.324 ns; Loc. = LCFF_X24_Y25_N25; Fanout = 2; REG Node = 'tdc_vme:inst57\|m_ctrlreg27\[25\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.113 ns" { tdc_vme:inst57|m_ctrlwrite27 tdc_vme:inst57|m_ctrlreg27[25] } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 239 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.223 ns ( 50.73 % ) " "Info: Total cell delay = 4.223 ns ( 50.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.101 ns ( 49.27 % ) " "Info: Total interconnect delay = 4.101 ns ( 49.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "8.324 ns" { _iack vme_interface:inst2|_modsel~2 vme_interface:inst2|vme_addr[10] tdc_vme:inst57|vme_reset~5 tdc_vme:inst57|vme_testdatamodewrite~0 tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg tdc_vme:inst57|m_ctrlwrite47~0 tdc_vme:inst57|m_ctrlwrite27 tdc_vme:inst57|m_ctrlreg27[25] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "8.324 ns" { _iack {} _iack~combout {} vme_interface:inst2|_modsel~2 {} vme_interface:inst2|vme_addr[10] {} tdc_vme:inst57|vme_reset~5 {} tdc_vme:inst57|vme_testdatamodewrite~0 {} tdc_vme:inst57|vme_testmodewrite {} tdc_vme:inst57|testmodereg {} tdc_vme:inst57|m_ctrlwrite47~0 {} tdc_vme:inst57|m_ctrlwrite27 {} tdc_vme:inst57|m_ctrlreg27[25] {} } { 0.000ns 0.000ns 0.000ns 0.404ns 0.384ns 0.204ns 0.355ns 0.128ns 0.302ns 1.589ns 0.735ns } { 0.000ns 0.488ns 2.118ns 0.440ns 0.126ns 0.120ns 0.077ns 0.440ns 0.018ns 0.018ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.062 ns + " "Info: + Micro clock to output delay of source is 0.062 ns" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 239 14 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.039 ns + Longest register pin " "Info: + Longest register to pin delay is 8.039 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tdc_vme:inst57\|m_ctrlreg27\[25\] 1 REG LCFF_X24_Y25_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y25_N25; Fanout = 2; REG Node = 'tdc_vme:inst57\|m_ctrlreg27\[25\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tdc_vme:inst57|m_ctrlreg27[25] } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 239 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.712 ns) + CELL(0.126 ns) 0.838 ns tdc_vme:inst57\|dataout\[25\]~330 2 COMB LCCOMB_X26_Y18_N8 1 " "Info: 2: + IC(0.712 ns) + CELL(0.126 ns) = 0.838 ns; Loc. = LCCOMB_X26_Y18_N8; Fanout = 1; COMB Node = 'tdc_vme:inst57\|dataout\[25\]~330'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.838 ns" { tdc_vme:inst57|m_ctrlreg27[25] tdc_vme:inst57|dataout[25]~330 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 286 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.144 ns) + CELL(0.126 ns) 1.108 ns tdc_vme:inst57\|dataout\[25\]~335 3 COMB LCCOMB_X26_Y18_N18 1 " "Info: 3: + IC(0.144 ns) + CELL(0.126 ns) = 1.108 ns; Loc. = LCCOMB_X26_Y18_N18; Fanout = 1; COMB Node = 'tdc_vme:inst57\|dataout\[25\]~335'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.270 ns" { tdc_vme:inst57|dataout[25]~330 tdc_vme:inst57|dataout[25]~335 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 286 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.126 ns) 2.534 ns tdc_vme:inst57\|dataout\[25\]~342 4 COMB LCCOMB_X28_Y46_N8 1 " "Info: 4: + IC(1.300 ns) + CELL(0.126 ns) = 2.534 ns; Loc. = LCCOMB_X28_Y46_N8; Fanout = 1; COMB Node = 'tdc_vme:inst57\|dataout\[25\]~342'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.426 ns" { tdc_vme:inst57|dataout[25]~335 tdc_vme:inst57|dataout[25]~342 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 286 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.689 ns) + CELL(0.170 ns) 3.393 ns tdc_vme:inst57\|dataout\[25\]~343 5 COMB LCCOMB_X38_Y42_N18 1 " "Info: 5: + IC(0.689 ns) + CELL(0.170 ns) = 3.393 ns; Loc. = LCCOMB_X38_Y42_N18; Fanout = 1; COMB Node = 'tdc_vme:inst57\|dataout\[25\]~343'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.859 ns" { tdc_vme:inst57|dataout[25]~342 tdc_vme:inst57|dataout[25]~343 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 286 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.502 ns) + CELL(0.167 ns) 5.062 ns tdc_vme:inst57\|dataout\[25\]~354 6 COMB LCCOMB_X11_Y33_N4 1 " "Info: 6: + IC(1.502 ns) + CELL(0.167 ns) = 5.062 ns; Loc. = LCCOMB_X11_Y33_N4; Fanout = 1; COMB Node = 'tdc_vme:inst57\|dataout\[25\]~354'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.669 ns" { tdc_vme:inst57|dataout[25]~343 tdc_vme:inst57|dataout[25]~354 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 286 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.892 ns) + CELL(1.085 ns) 8.039 ns vme_data\[25\] 7 PIN PIN_AK20 0 " "Info: 7: + IC(1.892 ns) + CELL(1.085 ns) = 8.039 ns; Loc. = PIN_AK20; Fanout = 0; PIN Node = 'vme_data\[25\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.977 ns" { tdc_vme:inst57|dataout[25]~354 vme_data[25] } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -824 2152 2328 -808 "vme_data" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.800 ns ( 22.39 % ) " "Info: Total cell delay = 1.800 ns ( 22.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.239 ns ( 77.61 % ) " "Info: Total interconnect delay = 6.239 ns ( 77.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "8.039 ns" { tdc_vme:inst57|m_ctrlreg27[25] tdc_vme:inst57|dataout[25]~330 tdc_vme:inst57|dataout[25]~335 tdc_vme:inst57|dataout[25]~342 tdc_vme:inst57|dataout[25]~343 tdc_vme:inst57|dataout[25]~354 vme_data[25] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "8.039 ns" { tdc_vme:inst57|m_ctrlreg27[25] {} tdc_vme:inst57|dataout[25]~330 {} tdc_vme:inst57|dataout[25]~335 {} tdc_vme:inst57|dataout[25]~342 {} tdc_vme:inst57|dataout[25]~343 {} tdc_vme:inst57|dataout[25]~354 {} vme_data[25] {} } { 0.000ns 0.712ns 0.144ns 1.300ns 0.689ns 1.502ns 1.892ns } { 0.000ns 0.126ns 0.126ns 0.126ns 0.170ns 0.167ns 1.085ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "8.324 ns" { _iack vme_interface:inst2|_modsel~2 vme_interface:inst2|vme_addr[10] tdc_vme:inst57|vme_reset~5 tdc_vme:inst57|vme_testdatamodewrite~0 tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg tdc_vme:inst57|m_ctrlwrite47~0 tdc_vme:inst57|m_ctrlwrite27 tdc_vme:inst57|m_ctrlreg27[25] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "8.324 ns" { _iack {} _iack~combout {} vme_interface:inst2|_modsel~2 {} vme_interface:inst2|vme_addr[10] {} tdc_vme:inst57|vme_reset~5 {} tdc_vme:inst57|vme_testdatamodewrite~0 {} tdc_vme:inst57|vme_testmodewrite {} tdc_vme:inst57|testmodereg {} tdc_vme:inst57|m_ctrlwrite47~0 {} tdc_vme:inst57|m_ctrlwrite27 {} tdc_vme:inst57|m_ctrlreg27[25] {} } { 0.000ns 0.000ns 0.000ns 0.404ns 0.384ns 0.204ns 0.355ns 0.128ns 0.302ns 1.589ns 0.735ns } { 0.000ns 0.488ns 2.118ns 0.440ns 0.126ns 0.120ns 0.077ns 0.440ns 0.018ns 0.018ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "8.039 ns" { tdc_vme:inst57|m_ctrlreg27[25] tdc_vme:inst57|dataout[25]~330 tdc_vme:inst57|dataout[25]~335 tdc_vme:inst57|dataout[25]~342 tdc_vme:inst57|dataout[25]~343 tdc_vme:inst57|dataout[25]~354 vme_data[25] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "8.039 ns" { tdc_vme:inst57|m_ctrlreg27[25] {} tdc_vme:inst57|dataout[25]~330 {} tdc_vme:inst57|dataout[25]~335 {} tdc_vme:inst57|dataout[25]~342 {} tdc_vme:inst57|dataout[25]~343 {} tdc_vme:inst57|dataout[25]~354 {} vme_data[25] {} } { 0.000ns 0.712ns 0.144ns 1.300ns 0.689ns 1.502ns 1.892ns } { 0.000ns 0.126ns 0.126ns 0.126ns 0.170ns 0.167ns 1.085ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "_ds\[0\] _dtack 6.906 ns Longest " "Info: Longest tpd from source pin \"_ds\[0\]\" to destination pin \"_dtack\" is 6.906 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 0.458 ns _ds\[0\] 1 CLK PIN_F19 4 " "Info: 1: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = PIN_F19; Fanout = 4; CLK Node = '_ds\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { _ds[0] } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -760 560 728 -744 "_ds" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.506 ns) 3.964 ns vme_interface:inst2\|_vme_data_str~2 2 COMB LOOP LCCOMB_X23_Y36_N20 7 " "Info: 2: + IC(0.000 ns) + CELL(3.506 ns) = 3.964 ns; Loc. = LCCOMB_X23_Y36_N20; Fanout = 7; COMB LOOP Node = 'vme_interface:inst2\|_vme_data_str~2'" { { "Info" "ITDB_PART_OF_SCC" "vme_interface:inst2\|_modsel~2 LCCOMB_X25_Y37_N24 " "Info: Loc. = LCCOMB_X25_Y37_N24; Node \"vme_interface:inst2\|_modsel~2\"" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|_modsel~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "vme_interface:inst2\|_vme_data_str~2 LCCOMB_X23_Y36_N20 " "Info: Loc. = LCCOMB_X23_Y36_N20; Node \"vme_interface:inst2\|_vme_data_str~2\"" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|_vme_data_str~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|_modsel~2 } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 98 3 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|_vme_data_str~2 } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 102 3 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.506 ns" { _ds[0] vme_interface:inst2|_vme_data_str~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.545 ns) + CELL(0.077 ns) 4.586 ns vme_interface:inst2\|\$00002~1 3 COMB LCCOMB_X23_Y43_N2 1 " "Info: 3: + IC(0.545 ns) + CELL(0.077 ns) = 4.586 ns; Loc. = LCCOMB_X23_Y43_N2; Fanout = 1; COMB Node = 'vme_interface:inst2\|\$00002~1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.622 ns" { vme_interface:inst2|_vme_data_str~2 vme_interface:inst2|$00002~1 } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 105 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.275 ns) + CELL(1.045 ns) 6.906 ns _dtack 4 PIN PIN_J20 0 " "Info: 4: + IC(1.275 ns) + CELL(1.045 ns) = 6.906 ns; Loc. = PIN_J20; Fanout = 0; PIN Node = '_dtack'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.320 ns" { vme_interface:inst2|$00002~1 _dtack } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -872 1064 1240 -856 "_dtack" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.086 ns ( 73.65 % ) " "Info: Total cell delay = 5.086 ns ( 73.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.820 ns ( 26.35 % ) " "Info: Total interconnect delay = 1.820 ns ( 26.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.906 ns" { _ds[0] vme_interface:inst2|_vme_data_str~2 vme_interface:inst2|$00002~1 _dtack } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.906 ns" { _ds[0] {} _ds[0]~combout {} vme_interface:inst2|_vme_data_str~2 {} vme_interface:inst2|$00002~1 {} _dtack {} } { 0.000ns 0.000ns 0.000ns 0.545ns 1.275ns } { 0.000ns 0.458ns 3.506ns 0.077ns 1.045ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "tdc_vme:inst57\|m_ctrlreg23\[22\] vme_data\[22\] _iack 5.587 ns register " "Info: th for register \"tdc_vme:inst57\|m_ctrlreg23\[22\]\" (data pin = \"vme_data\[22\]\", clock pin = \"_iack\") is 5.587 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "_iack destination 8.824 ns + Longest register " "Info: + Longest clock path from clock \"_iack\" to destination register is 8.824 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.488 ns) 0.488 ns _iack 1 CLK PIN_C8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.488 ns) = 0.488 ns; Loc. = PIN_C8; Fanout = 2; CLK Node = '_iack'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { _iack } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -776 560 728 -760 "_iack" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.118 ns) 2.606 ns vme_interface:inst2\|_modsel~2 2 COMB LOOP LCCOMB_X25_Y37_N24 25 " "Info: 2: + IC(0.000 ns) + CELL(2.118 ns) = 2.606 ns; Loc. = LCCOMB_X25_Y37_N24; Fanout = 25; COMB LOOP Node = 'vme_interface:inst2\|_modsel~2'" { { "Info" "ITDB_PART_OF_SCC" "vme_interface:inst2\|_modsel~2 LCCOMB_X25_Y37_N24 " "Info: Loc. = LCCOMB_X25_Y37_N24; Node \"vme_interface:inst2\|_modsel~2\"" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|_modsel~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|_modsel~2 } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 98 3 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.118 ns" { _iack vme_interface:inst2|_modsel~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.404 ns) + CELL(0.440 ns) 3.450 ns vme_interface:inst2\|vme_addr\[10\] 3 REG LCFF_X24_Y34_N13 198 " "Info: 3: + IC(0.404 ns) + CELL(0.440 ns) = 3.450 ns; Loc. = LCFF_X24_Y34_N13; Fanout = 198; REG Node = 'vme_interface:inst2\|vme_addr\[10\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.844 ns" { vme_interface:inst2|_modsel~2 vme_interface:inst2|vme_addr[10] } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.126 ns) 3.960 ns tdc_vme:inst57\|vme_reset~5 4 COMB LCCOMB_X24_Y37_N12 2 " "Info: 4: + IC(0.384 ns) + CELL(0.126 ns) = 3.960 ns; Loc. = LCCOMB_X24_Y37_N12; Fanout = 2; COMB Node = 'tdc_vme:inst57\|vme_reset~5'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.510 ns" { vme_interface:inst2|vme_addr[10] tdc_vme:inst57|vme_reset~5 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 586 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.204 ns) + CELL(0.120 ns) 4.284 ns tdc_vme:inst57\|vme_testdatamodewrite~0 5 COMB LCCOMB_X25_Y37_N8 5 " "Info: 5: + IC(0.204 ns) + CELL(0.120 ns) = 4.284 ns; Loc. = LCCOMB_X25_Y37_N8; Fanout = 5; COMB Node = 'tdc_vme:inst57\|vme_testdatamodewrite~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.324 ns" { tdc_vme:inst57|vme_reset~5 tdc_vme:inst57|vme_testdatamodewrite~0 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 371 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.077 ns) 4.716 ns tdc_vme:inst57\|vme_testmodewrite 6 COMB LCCOMB_X25_Y35_N18 1 " "Info: 6: + IC(0.355 ns) + CELL(0.077 ns) = 4.716 ns; Loc. = LCCOMB_X25_Y35_N18; Fanout = 1; COMB Node = 'tdc_vme:inst57\|vme_testmodewrite'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.432 ns" { tdc_vme:inst57|vme_testdatamodewrite~0 tdc_vme:inst57|vme_testmodewrite } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 364 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.128 ns) + CELL(0.440 ns) 5.284 ns tdc_vme:inst57\|testmodereg 7 REG LCFF_X25_Y35_N19 9 " "Info: 7: + IC(0.128 ns) + CELL(0.440 ns) = 5.284 ns; Loc. = LCFF_X25_Y35_N19; Fanout = 9; REG Node = 'tdc_vme:inst57\|testmodereg'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.568 ns" { tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 220 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.018 ns) 5.604 ns tdc_vme:inst57\|m_ctrlwrite47~0 8 COMB LCCOMB_X23_Y35_N28 24 " "Info: 8: + IC(0.302 ns) + CELL(0.018 ns) = 5.604 ns; Loc. = LCCOMB_X23_Y35_N28; Fanout = 24; COMB Node = 'tdc_vme:inst57\|m_ctrlwrite47~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.320 ns" { tdc_vme:inst57|testmodereg tdc_vme:inst57|m_ctrlwrite47~0 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 428 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.018 ns) 5.922 ns tdc_vme:inst57\|m_ctrlwrite23 9 COMB LCCOMB_X25_Y35_N28 1 " "Info: 9: + IC(0.300 ns) + CELL(0.018 ns) = 5.922 ns; Loc. = LCCOMB_X25_Y35_N28; Fanout = 1; COMB Node = 'tdc_vme:inst57\|m_ctrlwrite23'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.318 ns" { tdc_vme:inst57|m_ctrlwrite47~0 tdc_vme:inst57|m_ctrlwrite23 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 404 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.747 ns) + CELL(0.000 ns) 7.669 ns tdc_vme:inst57\|m_ctrlwrite23~clkctrl 10 COMB CLKCTRL_G8 32 " "Info: 10: + IC(1.747 ns) + CELL(0.000 ns) = 7.669 ns; Loc. = CLKCTRL_G8; Fanout = 32; COMB Node = 'tdc_vme:inst57\|m_ctrlwrite23~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.747 ns" { tdc_vme:inst57|m_ctrlwrite23 tdc_vme:inst57|m_ctrlwrite23~clkctrl } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 404 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.777 ns) + CELL(0.378 ns) 8.824 ns tdc_vme:inst57\|m_ctrlreg23\[22\] 11 REG LCFF_X32_Y18_N17 2 " "Info: 11: + IC(0.777 ns) + CELL(0.378 ns) = 8.824 ns; Loc. = LCFF_X32_Y18_N17; Fanout = 2; REG Node = 'tdc_vme:inst57\|m_ctrlreg23\[22\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.155 ns" { tdc_vme:inst57|m_ctrlwrite23~clkctrl tdc_vme:inst57|m_ctrlreg23[22] } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 235 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.223 ns ( 47.86 % ) " "Info: Total cell delay = 4.223 ns ( 47.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.601 ns ( 52.14 % ) " "Info: Total interconnect delay = 4.601 ns ( 52.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "8.824 ns" { _iack vme_interface:inst2|_modsel~2 vme_interface:inst2|vme_addr[10] tdc_vme:inst57|vme_reset~5 tdc_vme:inst57|vme_testdatamodewrite~0 tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg tdc_vme:inst57|m_ctrlwrite47~0 tdc_vme:inst57|m_ctrlwrite23 tdc_vme:inst57|m_ctrlwrite23~clkctrl tdc_vme:inst57|m_ctrlreg23[22] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "8.824 ns" { _iack {} _iack~combout {} vme_interface:inst2|_modsel~2 {} vme_interface:inst2|vme_addr[10] {} tdc_vme:inst57|vme_reset~5 {} tdc_vme:inst57|vme_testdatamodewrite~0 {} tdc_vme:inst57|vme_testmodewrite {} tdc_vme:inst57|testmodereg {} tdc_vme:inst57|m_ctrlwrite47~0 {} tdc_vme:inst57|m_ctrlwrite23 {} tdc_vme:inst57|m_ctrlwrite23~clkctrl {} tdc_vme:inst57|m_ctrlreg23[22] {} } { 0.000ns 0.000ns 0.000ns 0.404ns 0.384ns 0.204ns 0.355ns 0.128ns 0.302ns 0.300ns 1.747ns 0.777ns } { 0.000ns 0.488ns 2.118ns 0.440ns 0.126ns 0.120ns 0.077ns 0.440ns 0.018ns 0.018ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.075 ns + " "Info: + Micro hold delay of destination is 0.075 ns" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 235 14 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.312 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.312 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vme_data\[22\] 1 PIN PIN_AE19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AE19; Fanout = 1; PIN Node = 'vme_data\[22\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_data[22] } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -824 2152 2328 -808 "vme_data" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.448 ns) 0.448 ns vme_data~9 2 COMB IOC_X30_Y0_N1 58 " "Info: 2: + IC(0.000 ns) + CELL(0.448 ns) = 0.448 ns; Loc. = IOC_X30_Y0_N1; Fanout = 58; COMB Node = 'vme_data~9'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.448 ns" { vme_data[22] vme_data~9 } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -824 2152 2328 -808 "vme_data\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.670 ns) + CELL(0.194 ns) 3.312 ns tdc_vme:inst57\|m_ctrlreg23\[22\] 3 REG LCFF_X32_Y18_N17 2 " "Info: 3: + IC(2.670 ns) + CELL(0.194 ns) = 3.312 ns; Loc. = LCFF_X32_Y18_N17; Fanout = 2; REG Node = 'tdc_vme:inst57\|m_ctrlreg23\[22\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.864 ns" { vme_data~9 tdc_vme:inst57|m_ctrlreg23[22] } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 235 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.642 ns ( 19.38 % ) " "Info: Total cell delay = 0.642 ns ( 19.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.670 ns ( 80.62 % ) " "Info: Total interconnect delay = 2.670 ns ( 80.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.312 ns" { vme_data[22] vme_data~9 tdc_vme:inst57|m_ctrlreg23[22] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.312 ns" { vme_data[22] {} vme_data~9 {} tdc_vme:inst57|m_ctrlreg23[22] {} } { 0.000ns 0.000ns 2.670ns } { 0.000ns 0.448ns 0.194ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "8.824 ns" { _iack vme_interface:inst2|_modsel~2 vme_interface:inst2|vme_addr[10] tdc_vme:inst57|vme_reset~5 tdc_vme:inst57|vme_testdatamodewrite~0 tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg tdc_vme:inst57|m_ctrlwrite47~0 tdc_vme:inst57|m_ctrlwrite23 tdc_vme:inst57|m_ctrlwrite23~clkctrl tdc_vme:inst57|m_ctrlreg23[22] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "8.824 ns" { _iack {} _iack~combout {} vme_interface:inst2|_modsel~2 {} vme_interface:inst2|vme_addr[10] {} tdc_vme:inst57|vme_reset~5 {} tdc_vme:inst57|vme_testdatamodewrite~0 {} tdc_vme:inst57|vme_testmodewrite {} tdc_vme:inst57|testmodereg {} tdc_vme:inst57|m_ctrlwrite47~0 {} tdc_vme:inst57|m_ctrlwrite23 {} tdc_vme:inst57|m_ctrlwrite23~clkctrl {} tdc_vme:inst57|m_ctrlreg23[22] {} } { 0.000ns 0.000ns 0.000ns 0.404ns 0.384ns 0.204ns 0.355ns 0.128ns 0.302ns 0.300ns 1.747ns 0.777ns } { 0.000ns 0.488ns 2.118ns 0.440ns 0.126ns 0.120ns 0.077ns 0.440ns 0.018ns 0.018ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.312 ns" { vme_data[22] vme_data~9 tdc_vme:inst57|m_ctrlreg23[22] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.312 ns" { vme_data[22] {} vme_data~9 {} tdc_vme:inst57|m_ctrlreg23[22] {} } { 0.000ns 0.000ns 2.670ns } { 0.000ns 0.448ns 0.194ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_TCO_RESULT" "master_clock0 0_XCLK altpll00:inst233\|altpll:altpll_component\|_clk2 -3.340 ns clock " "Info: Minimum tco from clock \"master_clock0\" to destination pin \"0_XCLK\" through clock \"altpll00:inst233\|altpll:altpll_component\|_clk2\" is -3.340 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "master_clock0 altpll00:inst233\|altpll:altpll_component\|_clk2 -5.390 ns + " "Info: + Offset between input clock \"master_clock0\" and output clock \"altpll00:inst233\|altpll:altpll_component\|_clk2\" is -5.390 ns" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -768 -512 -344 -752 "master_clock0" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.050 ns + Shortest clock pin " "Info: + Shortest clock to pin delay is 2.050 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll00:inst233\|altpll:altpll_component\|_clk2 1 CLK PLL_6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_6; Fanout = 4; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 0_XCLK~clkctrl_e 2 COMB CLKCTRL_X48_Y0_N9 1 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = CLKCTRL_X48_Y0_N9; Fanout = 1; COMB Node = '0_XCLK~clkctrl_e'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.000 ns" { altpll00:inst233|altpll:altpll_component|_clk2 0_XCLK~clkctrl_e } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -596 248 424 -580 "0_XCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.939 ns) + CELL(1.111 ns) 2.050 ns 0_XCLK 3 PIN PIN_AJ15 0 " "Info: 3: + IC(0.939 ns) + CELL(1.111 ns) = 2.050 ns; Loc. = PIN_AJ15; Fanout = 0; PIN Node = '0_XCLK'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.050 ns" { 0_XCLK~clkctrl_e 0_XCLK } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -596 248 424 -580 "0_XCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.111 ns ( 54.20 % ) " "Info: Total cell delay = 1.111 ns ( 54.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.939 ns ( 45.80 % ) " "Info: Total interconnect delay = 0.939 ns ( 45.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.050 ns" { altpll00:inst233|altpll:altpll_component|_clk2 0_XCLK~clkctrl_e 0_XCLK } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.050 ns" { altpll00:inst233|altpll:altpll_component|_clk2 {} 0_XCLK~clkctrl_e {} 0_XCLK {} } { 0.000ns 0.000ns 0.939ns } { 0.000ns 0.000ns 1.111ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.050 ns" { altpll00:inst233|altpll:altpll_component|_clk2 0_XCLK~clkctrl_e 0_XCLK } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.050 ns" { altpll00:inst233|altpll:altpll_component|_clk2 {} 0_XCLK~clkctrl_e {} 0_XCLK {} } { 0.000ns 0.000ns 0.939ns } { 0.000ns 0.000ns 1.111ns } "" } }  } 0 0 "Minimum tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 1.095 ns Shortest " "Info: Shortest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 1.095 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X0_Y34_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y34_N1; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.095 ns) 1.095 ns altera_reserved_tdo 2 PIN PIN_C3 0 " "Info: 2: + IC(0.000 ns) + CELL(1.095 ns) = 1.095 ns; Loc. = PIN_C3; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.095 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.095 ns ( 100.00 % ) " "Info: Total cell delay = 1.095 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.095 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.095 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 1.095ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_FAST" "" "Info: All timing requirements were met for fast timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for fast timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "vme_interface:inst2\|_vme_data_str~2 " "Warning: Node \"vme_interface:inst2\|_vme_data_str~2\"" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 102 3 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 102 3 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "vme_interface:inst2\|_modsel~2 " "Warning: Node \"vme_interface:inst2\|_modsel~2\"" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 98 3 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 98 3 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "0_RX_CLK " "Info: Assuming node \"0_RX_CLK\" is an undefined clock" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -504 4944 5112 -488 "0_RX_CLK" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "0_RX_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "1_RX_CLK " "Info: Assuming node \"1_RX_CLK\" is an undefined clock" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 408 4934 5102 424 "1_RX_CLK" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "1_RX_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "3_RX_CLK " "Info: Assuming node \"3_RX_CLK\" is an undefined clock" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 480 3126 3294 496 "3_RX_CLK" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "3_RX_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "_ds\[1\] " "Info: Assuming node \"_ds\[1\]\" is an undefined clock" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -760 560 728 -744 "_ds" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "_ds\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "_iack " "Info: Assuming node \"_iack\" is an undefined clock" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -776 560 728 -760 "_iack" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "_iack" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "_ds\[0\] " "Info: Assuming node \"_ds\[0\]\" is an undefined clock" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -760 560 728 -744 "_ds" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "_ds\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "_as " "Info: Assuming node \"_as\" is an undefined clock" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -792 560 728 -776 "_as" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "_as" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "2_RX_CLK " "Info: Assuming node \"2_RX_CLK\" is an undefined clock" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -464 3136 3304 -448 "2_RX_CLK" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "2_RX_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "125 " "Warning: Found 125 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "tapdel10:inst13\|del5 " "Info: Detected ripple clock \"tapdel10:inst13\|del5\" as buffer" {  } { { "tapdel10.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tapdel10.tdf" 22 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tapdel10:inst13\|del5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_testdatamodewrite " "Info: Detected gated clock \"tdc_vme:inst57\|vme_testdatamodewrite\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 371 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_testdatamodewrite" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_haltmodewrite " "Info: Detected gated clock \"tdc_vme:inst57\|vme_haltmodewrite\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 378 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_haltmodewrite" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_vmel2amodewrite " "Info: Detected gated clock \"tdc_vme:inst57\|vme_vmel2amodewrite\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 385 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_vmel2amodewrite" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite23 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite23\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 404 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite23" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite24 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite24\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 405 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite24" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite20 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite20\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 401 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite21 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite21\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 402 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite25 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite25\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 406 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite22 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite22\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 403 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite26 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite26\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 407 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite26" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite38 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite38\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 419 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite38" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite37 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite37\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 418 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite37" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite33 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite33\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 414 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite33" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite34 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite34\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 415 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite30 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite30\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 411 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite30" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite27 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite27\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 408 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite27" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite43 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite43\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 424 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite43" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite47 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite47\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 428 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite47" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite44 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite44\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 425 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite44" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite56 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite56\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 437 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite56" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite51 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite51\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 432 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite51" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite55 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite55\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 436 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite55" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite57 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite57\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 438 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite57" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite8 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite8\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 398 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite59~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite59~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 440 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite59~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite46 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite46\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 427 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite46" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite45 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite45\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 426 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite45" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite49 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite49\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 430 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite49" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite48 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite48\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 429 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite48" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite40 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite40\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 421 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite40" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite67 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite67\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 448 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite67" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite41 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite41\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 422 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite41" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite42 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite42\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 423 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite42" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite52 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite52\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 433 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite52" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite35 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite35\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 416 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite35" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite49~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite49~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 430 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite49~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite32 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite32\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 413 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite32" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite36 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite36\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 417 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite36" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite69 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite69\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 450 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite69" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite60 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite60\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 441 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite60" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite4 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite4\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 394 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite4~0 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite4~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 394 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite4~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite3 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite3\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 393 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite7 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite7\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 397 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite5 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite5\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 395 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite1 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite1\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 391 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite58 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite58\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 439 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite58" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite50 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite50\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 431 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite50" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite39~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite39~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 420 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite39~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite3~0 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite3~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 393 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite59 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite59\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 440 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite59" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite68 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite68\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 449 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite68" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite28 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite28\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 409 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite28" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite56~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite56~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 437 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite56~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite31 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite31\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 412 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite31" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite63 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite63\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 444 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite63" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite29 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite29\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 410 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite29" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite60~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite60~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 441 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite60~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite65 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite65\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 446 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite65" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite61 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite61\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 442 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite61" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite6 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite6\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 396 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|_~77 " "Info: Detected gated clock \"tdc_vme:inst57\|_~77\" as buffer" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|_~77" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|_~21 " "Info: Detected gated clock \"tdc_vme:inst57\|_~21\" as buffer" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|_~21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite2 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite2\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 392 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite66 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite66\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 447 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite66" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite62 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite62\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 443 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite62" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|_~9 " "Info: Detected gated clock \"tdc_vme:inst57\|_~9\" as buffer" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|_~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_reset~5 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_reset~5\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 586 2 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_reset~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite54 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite54\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 435 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite54" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|_~110 " "Info: Detected gated clock \"tdc_vme:inst57\|_~110\" as buffer" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|_~110" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite38~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite38~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 419 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite38~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite39 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite39\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 420 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite39" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite54~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite54~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 435 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite54~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_reset~4 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_reset~4\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 586 2 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_reset~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|_~105 " "Info: Detected gated clock \"tdc_vme:inst57\|_~105\" as buffer" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|_~105" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_reset~3 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_reset~3\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 586 2 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_reset~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite66~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite66~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 447 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite66~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite67~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite67~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 448 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite67~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_testdatamodewrite~0 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_testdatamodewrite~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 371 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_testdatamodewrite~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|_~36 " "Info: Detected gated clock \"tdc_vme:inst57\|_~36\" as buffer" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|_~36" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_testmodewrite " "Info: Detected gated clock \"tdc_vme:inst57\|vme_testmodewrite\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 364 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_testmodewrite" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tapdel10:inst13\|del1 " "Info: Detected ripple clock \"tapdel10:inst13\|del1\" as buffer" {  } { { "tapdel10.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tapdel10.tdf" 18 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tapdel10:inst13\|del1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|valid_addr " "Info: Detected ripple clock \"vme_interface:inst2\|valid_addr\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 68 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|valid_addr" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[22\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[22\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[22\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[25\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[25\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[25\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[23\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[23\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[23\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[24\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[24\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[24\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[20\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[20\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[20\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[13\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[13\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[21\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[21\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[21\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[9\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[9\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[11\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[11\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[12\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[12\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[17\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[17\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[17\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[18\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[18\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[18\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[16\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[16\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[16\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[14\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[14\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[19\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[19\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[19\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[15\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[15\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|_~2 " "Info: Detected gated clock \"tdc_vme:inst57\|_~2\" as buffer" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|_~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dff_one:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Detected ripple clock \"dff_one:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dff_one:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tdc_vme:inst57\|testmodereg " "Info: Detected ripple clock \"tdc_vme:inst57\|testmodereg\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 220 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|testmodereg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|del80 " "Info: Detected ripple clock \"vme_interface:inst2\|del80\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 55 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|del80" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "vme_interface:inst2\|_modsel~2 " "Info: Detected gated clock \"vme_interface:inst2\|_modsel~2\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 98 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|_modsel~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\] " "Info: Detected ripple clock \"vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\]\" as buffer" {  } { { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[10\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[10\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|_~1 " "Info: Detected gated clock \"tdc_vme:inst57\|_~1\" as buffer" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|_~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[26\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[26\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[26\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_reset~1 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_reset~1\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 586 2 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_reset~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_reset~0 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_reset~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 586 2 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_reset~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite67~1 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite67~1\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 448 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite67~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|_~3 " "Info: Detected gated clock \"tdc_vme:inst57\|_~3\" as buffer" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|_~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite57~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite57~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 438 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite57~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite64~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite64~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 445 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite64~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite47~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite47~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 428 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite47~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[8\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[8\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|_~8 " "Info: Detected gated clock \"tdc_vme:inst57\|_~8\" as buffer" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|_~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite53 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite53\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 434 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite53" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite64 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite64\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 445 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite64" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 register line_dff:inst499\|lpm_ff:lpm_ff_component\|dffs\[0\] register lv1a_pipeline:inst116\|clus_err -1.741 ns " "Info: Slack time is -1.741 ns for clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" between source register \"line_dff:inst499\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"lv1a_pipeline:inst116\|clus_err\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "102.66 MHz 9.741 ns " "Info: Fmax is 102.66 MHz (period= 9.741 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "7.782 ns + Largest register register " "Info: + Largest register to register requirement is 7.782 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "8.000 ns + " "Info: + Setup relationship between source and destination is 8.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 8.000 ns " "Info: + Latch edge is 8.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll00:inst233\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll00:inst233\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.034 ns + Largest " "Info: + Largest clock skew is -0.034 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 destination 3.152 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" to destination register is 3.152 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll00:inst233\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 16823 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G5; Fanout = 16823; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.231 ns) + CELL(0.618 ns) 3.152 ns lv1a_pipeline:inst116\|clus_err 3 REG LCFF_X65_Y8_N25 2 " "Info: 3: + IC(1.231 ns) + CELL(0.618 ns) = 3.152 ns; Loc. = LCFF_X65_Y8_N25; Fanout = 2; REG Node = 'lv1a_pipeline:inst116\|clus_err'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.849 ns" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl lv1a_pipeline:inst116|clus_err } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 19.61 % ) " "Info: Total cell delay = 0.618 ns ( 19.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.534 ns ( 80.39 % ) " "Info: Total interconnect delay = 2.534 ns ( 80.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.152 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl lv1a_pipeline:inst116|clus_err } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.152 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} lv1a_pipeline:inst116|clus_err {} } { 0.000ns 1.303ns 1.231ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 source 3.186 ns - Longest register " "Info: - Longest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" to source register is 3.186 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll00:inst233\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 16823 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G5; Fanout = 16823; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.265 ns) + CELL(0.618 ns) 3.186 ns line_dff:inst499\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X46_Y9_N25 4952 " "Info: 3: + IC(1.265 ns) + CELL(0.618 ns) = 3.186 ns; Loc. = LCFF_X46_Y9_N25; Fanout = 4952; REG Node = 'line_dff:inst499\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.883 ns" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 19.40 % ) " "Info: Total cell delay = 0.618 ns ( 19.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.568 ns ( 80.60 % ) " "Info: Total interconnect delay = 2.568 ns ( 80.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.186 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.186 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.265ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.152 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl lv1a_pipeline:inst116|clus_err } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.152 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} lv1a_pipeline:inst116|clus_err {} } { 0.000ns 1.303ns 1.231ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.186 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.186 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.265ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns - " "Info: - Micro setup delay of destination is 0.090 ns" {  } { { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 125 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.152 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl lv1a_pipeline:inst116|clus_err } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.152 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} lv1a_pipeline:inst116|clus_err {} } { 0.000ns 1.303ns 1.231ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.186 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.186 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.265ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.523 ns - Longest register register " "Info: - Longest register to register delay is 9.523 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns line_dff:inst499\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X46_Y9_N25 4952 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X46_Y9_N25; Fanout = 4952; REG Node = 'line_dff:inst499\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.180 ns) + CELL(0.053 ns) 1.233 ns lv1a_pipeline:inst116\|pipeline~253 2 COMB LCCOMB_X51_Y11_N26 6 " "Info: 2: + IC(1.180 ns) + CELL(0.053 ns) = 1.233 ns; Loc. = LCCOMB_X51_Y11_N26; Fanout = 6; COMB Node = 'lv1a_pipeline:inst116\|pipeline~253'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.233 ns" { line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] lv1a_pipeline:inst116|pipeline~253 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.154 ns) 2.227 ns lv1a_pipeline:inst116\|Mux2~3 3 COMB LCCOMB_X47_Y7_N16 1 " "Info: 3: + IC(0.840 ns) + CELL(0.154 ns) = 2.227 ns; Loc. = LCCOMB_X47_Y7_N16; Fanout = 1; COMB Node = 'lv1a_pipeline:inst116\|Mux2~3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.994 ns" { lv1a_pipeline:inst116|pipeline~253 lv1a_pipeline:inst116|Mux2~3 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 346 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.272 ns) 2.761 ns lv1a_pipeline:inst116\|Mux2~4 4 COMB LCCOMB_X47_Y7_N28 1 " "Info: 4: + IC(0.262 ns) + CELL(0.272 ns) = 2.761 ns; Loc. = LCCOMB_X47_Y7_N28; Fanout = 1; COMB Node = 'lv1a_pipeline:inst116\|Mux2~4'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.534 ns" { lv1a_pipeline:inst116|Mux2~3 lv1a_pipeline:inst116|Mux2~4 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 346 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.301 ns) + CELL(0.053 ns) 4.115 ns lv1a_pipeline:inst116\|Mux2~20 5 COMB LCCOMB_X60_Y9_N8 2 " "Info: 5: + IC(1.301 ns) + CELL(0.053 ns) = 4.115 ns; Loc. = LCCOMB_X60_Y9_N8; Fanout = 2; COMB Node = 'lv1a_pipeline:inst116\|Mux2~20'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.354 ns" { lv1a_pipeline:inst116|Mux2~4 lv1a_pipeline:inst116|Mux2~20 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 346 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.272 ns) 4.722 ns lv1a_pipeline:inst116\|Mux2~84 6 COMB LCCOMB_X61_Y9_N4 184 " "Info: 6: + IC(0.335 ns) + CELL(0.272 ns) = 4.722 ns; Loc. = LCCOMB_X61_Y9_N4; Fanout = 184; COMB Node = 'lv1a_pipeline:inst116\|Mux2~84'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.607 ns" { lv1a_pipeline:inst116|Mux2~20 lv1a_pipeline:inst116|Mux2~84 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 346 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.336 ns) + CELL(0.357 ns) 6.415 ns lv1a_pipeline:inst116\|Mux6~183 7 COMB LCCOMB_X72_Y10_N4 1 " "Info: 7: + IC(1.336 ns) + CELL(0.357 ns) = 6.415 ns; Loc. = LCCOMB_X72_Y10_N4; Fanout = 1; COMB Node = 'lv1a_pipeline:inst116\|Mux6~183'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.693 ns" { lv1a_pipeline:inst116|Mux2~84 lv1a_pipeline:inst116|Mux6~183 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 366 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.344 ns) + CELL(0.272 ns) 7.031 ns lv1a_pipeline:inst116\|Mux6~184 8 COMB LCCOMB_X71_Y10_N20 1 " "Info: 8: + IC(0.344 ns) + CELL(0.272 ns) = 7.031 ns; Loc. = LCCOMB_X71_Y10_N20; Fanout = 1; COMB Node = 'lv1a_pipeline:inst116\|Mux6~184'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.616 ns" { lv1a_pipeline:inst116|Mux6~183 lv1a_pipeline:inst116|Mux6~184 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 366 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.627 ns) + CELL(0.272 ns) 7.930 ns lv1a_pipeline:inst116\|Mux6~190 9 COMB LCCOMB_X70_Y8_N14 1 " "Info: 9: + IC(0.627 ns) + CELL(0.272 ns) = 7.930 ns; Loc. = LCCOMB_X70_Y8_N14; Fanout = 1; COMB Node = 'lv1a_pipeline:inst116\|Mux6~190'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.899 ns" { lv1a_pipeline:inst116|Mux6~184 lv1a_pipeline:inst116|Mux6~190 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 366 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.237 ns) + CELL(0.272 ns) 8.439 ns lv1a_pipeline:inst116\|Mux6~254 10 COMB LCCOMB_X70_Y8_N6 1 " "Info: 10: + IC(0.237 ns) + CELL(0.272 ns) = 8.439 ns; Loc. = LCCOMB_X70_Y8_N6; Fanout = 1; COMB Node = 'lv1a_pipeline:inst116\|Mux6~254'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.509 ns" { lv1a_pipeline:inst116|Mux6~190 lv1a_pipeline:inst116|Mux6~254 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 366 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.526 ns) + CELL(0.154 ns) 9.119 ns lv1a_pipeline:inst116\|Mux6~340 11 COMB LCCOMB_X65_Y8_N20 1 " "Info: 11: + IC(0.526 ns) + CELL(0.154 ns) = 9.119 ns; Loc. = LCCOMB_X65_Y8_N20; Fanout = 1; COMB Node = 'lv1a_pipeline:inst116\|Mux6~340'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.680 ns" { lv1a_pipeline:inst116|Mux6~254 lv1a_pipeline:inst116|Mux6~340 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 366 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.196 ns) + CELL(0.053 ns) 9.368 ns lv1a_pipeline:inst116\|clus_err~0 12 COMB LCCOMB_X65_Y8_N24 1 " "Info: 12: + IC(0.196 ns) + CELL(0.053 ns) = 9.368 ns; Loc. = LCCOMB_X65_Y8_N24; Fanout = 1; COMB Node = 'lv1a_pipeline:inst116\|clus_err~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.249 ns" { lv1a_pipeline:inst116|Mux6~340 lv1a_pipeline:inst116|clus_err~0 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 9.523 ns lv1a_pipeline:inst116\|clus_err 13 REG LCFF_X65_Y8_N25 2 " "Info: 13: + IC(0.000 ns) + CELL(0.155 ns) = 9.523 ns; Loc. = LCFF_X65_Y8_N25; Fanout = 2; REG Node = 'lv1a_pipeline:inst116\|clus_err'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { lv1a_pipeline:inst116|clus_err~0 lv1a_pipeline:inst116|clus_err } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.339 ns ( 24.56 % ) " "Info: Total cell delay = 2.339 ns ( 24.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.184 ns ( 75.44 % ) " "Info: Total interconnect delay = 7.184 ns ( 75.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "9.523 ns" { line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] lv1a_pipeline:inst116|pipeline~253 lv1a_pipeline:inst116|Mux2~3 lv1a_pipeline:inst116|Mux2~4 lv1a_pipeline:inst116|Mux2~20 lv1a_pipeline:inst116|Mux2~84 lv1a_pipeline:inst116|Mux6~183 lv1a_pipeline:inst116|Mux6~184 lv1a_pipeline:inst116|Mux6~190 lv1a_pipeline:inst116|Mux6~254 lv1a_pipeline:inst116|Mux6~340 lv1a_pipeline:inst116|clus_err~0 lv1a_pipeline:inst116|clus_err } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "9.523 ns" { line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] {} lv1a_pipeline:inst116|pipeline~253 {} lv1a_pipeline:inst116|Mux2~3 {} lv1a_pipeline:inst116|Mux2~4 {} lv1a_pipeline:inst116|Mux2~20 {} lv1a_pipeline:inst116|Mux2~84 {} lv1a_pipeline:inst116|Mux6~183 {} lv1a_pipeline:inst116|Mux6~184 {} lv1a_pipeline:inst116|Mux6~190 {} lv1a_pipeline:inst116|Mux6~254 {} lv1a_pipeline:inst116|Mux6~340 {} lv1a_pipeline:inst116|clus_err~0 {} lv1a_pipeline:inst116|clus_err {} } { 0.000ns 1.180ns 0.840ns 0.262ns 1.301ns 0.335ns 1.336ns 0.344ns 0.627ns 0.237ns 0.526ns 0.196ns 0.000ns } { 0.000ns 0.053ns 0.154ns 0.272ns 0.053ns 0.272ns 0.357ns 0.272ns 0.272ns 0.272ns 0.154ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.152 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl lv1a_pipeline:inst116|clus_err } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.152 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} lv1a_pipeline:inst116|clus_err {} } { 0.000ns 1.303ns 1.231ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.186 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.186 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.265ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "9.523 ns" { line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] lv1a_pipeline:inst116|pipeline~253 lv1a_pipeline:inst116|Mux2~3 lv1a_pipeline:inst116|Mux2~4 lv1a_pipeline:inst116|Mux2~20 lv1a_pipeline:inst116|Mux2~84 lv1a_pipeline:inst116|Mux6~183 lv1a_pipeline:inst116|Mux6~184 lv1a_pipeline:inst116|Mux6~190 lv1a_pipeline:inst116|Mux6~254 lv1a_pipeline:inst116|Mux6~340 lv1a_pipeline:inst116|clus_err~0 lv1a_pipeline:inst116|clus_err } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "9.523 ns" { line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] {} lv1a_pipeline:inst116|pipeline~253 {} lv1a_pipeline:inst116|Mux2~3 {} lv1a_pipeline:inst116|Mux2~4 {} lv1a_pipeline:inst116|Mux2~20 {} lv1a_pipeline:inst116|Mux2~84 {} lv1a_pipeline:inst116|Mux6~183 {} lv1a_pipeline:inst116|Mux6~184 {} lv1a_pipeline:inst116|Mux6~190 {} lv1a_pipeline:inst116|Mux6~254 {} lv1a_pipeline:inst116|Mux6~340 {} lv1a_pipeline:inst116|clus_err~0 {} lv1a_pipeline:inst116|clus_err {} } { 0.000ns 1.180ns 0.840ns 0.262ns 1.301ns 0.335ns 1.336ns 0.344ns 0.627ns 0.237ns 0.526ns 0.196ns 0.000ns } { 0.000ns 0.053ns 0.154ns 0.272ns 0.053ns 0.272ns 0.357ns 0.272ns 0.272ns 0.272ns 0.154ns 0.053ns 0.155ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Slow Model Clock Setup: 'altpll00:inst233\|altpll:altpll_component\|_clk0' 13663 " "Warning: Can't achieve timing requirement Slow Model Clock Setup: 'altpll00:inst233\|altpll:altpll_component\|_clk0' along 13663 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "altpll00:inst233\|altpll:altpll_component\|_clk1 " "Info: No valid register-to-register data paths exist for clock \"altpll00:inst233\|altpll:altpll_component\|_clk1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "altpll00:inst233\|altpll:altpll_component\|_clk2 " "Info: No valid register-to-register data paths exist for clock \"altpll00:inst233\|altpll:altpll_component\|_clk2\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "PLL_VME:inst22\|altpll:altpll_component\|_clk2 register tdc_vme:inst57\|ctrlreg3\[14\] register VME_thing:inst69\|dff32:inst5\|lpm_ff:lpm_ff_component\|dffs\[14\] 19.058 ns " "Info: Slack time is 19.058 ns for clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" between source register \"tdc_vme:inst57\|ctrlreg3\[14\]\" and destination register \"VME_thing:inst69\|dff32:inst5\|lpm_ff:lpm_ff_component\|dffs\[14\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "77.27 MHz 12.942 ns " "Info: Fmax is 77.27 MHz (period= 12.942 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "22.104 ns + Largest register register " "Info: + Largest register to register requirement is 22.104 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "32.000 ns + " "Info: + Setup relationship between source and destination is 32.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 32.000 ns " "Info: + Latch edge is 32.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_VME:inst22\|altpll:altpll_component\|_clk2 32.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" is 32.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_VME:inst22\|altpll:altpll_component\|_clk2 32.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" is 32.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-9.712 ns + Largest " "Info: + Largest clock skew is -9.712 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_VME:inst22\|altpll:altpll_component\|_clk2 destination 3.150 ns + Shortest register " "Info: + Shortest clock path from clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" to destination register is 3.150 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_VME:inst22\|altpll:altpll_component\|_clk2 1 CLK PLL_11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_11; Fanout = 1; CLK Node = 'PLL_VME:inst22\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL_VME:inst22|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns PLL_VME:inst22\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G13 3088 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G13; Fanout = 3088; COMB Node = 'PLL_VME:inst22\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.229 ns) + CELL(0.618 ns) 3.150 ns VME_thing:inst69\|dff32:inst5\|lpm_ff:lpm_ff_component\|dffs\[14\] 3 REG LCFF_X48_Y12_N21 1 " "Info: 3: + IC(1.229 ns) + CELL(0.618 ns) = 3.150 ns; Loc. = LCFF_X48_Y12_N21; Fanout = 1; REG Node = 'VME_thing:inst69\|dff32:inst5\|lpm_ff:lpm_ff_component\|dffs\[14\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.847 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl VME_thing:inst69|dff32:inst5|lpm_ff:lpm_ff_component|dffs[14] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 19.62 % ) " "Info: Total cell delay = 0.618 ns ( 19.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.532 ns ( 80.38 % ) " "Info: Total interconnect delay = 2.532 ns ( 80.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.150 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl VME_thing:inst69|dff32:inst5|lpm_ff:lpm_ff_component|dffs[14] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.150 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} VME_thing:inst69|dff32:inst5|lpm_ff:lpm_ff_component|dffs[14] {} } { 0.000ns 1.303ns 1.229ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_VME:inst22\|altpll:altpll_component\|_clk2 source 12.862 ns - Longest register " "Info: - Longest clock path from clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" to source register is 12.862 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_VME:inst22\|altpll:altpll_component\|_clk2 1 CLK PLL_11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_11; Fanout = 1; CLK Node = 'PLL_VME:inst22\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL_VME:inst22|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns PLL_VME:inst22\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G13 3088 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G13; Fanout = 3088; COMB Node = 'PLL_VME:inst22\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.271 ns) + CELL(0.712 ns) 3.286 ns dff_one:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X24_Y35_N25 6 " "Info: 3: + IC(1.271 ns) + CELL(0.712 ns) = 3.286 ns; Loc. = LCFF_X24_Y35_N25; Fanout = 6; REG Node = 'dff_one:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.983 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.712 ns) 4.213 ns vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\] 4 REG LCFF_X24_Y35_N11 1254 " "Info: 4: + IC(0.215 ns) + CELL(0.712 ns) = 4.213 ns; Loc. = LCFF_X24_Y35_N11; Fanout = 1254; REG Node = 'vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.927 ns" { dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] } "NODE_NAME" } } { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.272 ns) 5.150 ns tdc_vme:inst57\|vme_reset~5 5 COMB LCCOMB_X24_Y37_N12 2 " "Info: 5: + IC(0.665 ns) + CELL(0.272 ns) = 5.150 ns; Loc. = LCCOMB_X24_Y37_N12; Fanout = 2; COMB Node = 'tdc_vme:inst57\|vme_reset~5'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.937 ns" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] tdc_vme:inst57|vme_reset~5 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 586 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.345 ns) + CELL(0.272 ns) 5.767 ns tdc_vme:inst57\|vme_testdatamodewrite~0 6 COMB LCCOMB_X25_Y37_N8 5 " "Info: 6: + IC(0.345 ns) + CELL(0.272 ns) = 5.767 ns; Loc. = LCCOMB_X25_Y37_N8; Fanout = 5; COMB Node = 'tdc_vme:inst57\|vme_testdatamodewrite~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.617 ns" { tdc_vme:inst57|vme_reset~5 tdc_vme:inst57|vme_testdatamodewrite~0 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 371 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.603 ns) + CELL(0.154 ns) 6.524 ns tdc_vme:inst57\|vme_testmodewrite 7 COMB LCCOMB_X25_Y35_N18 1 " "Info: 7: + IC(0.603 ns) + CELL(0.154 ns) = 6.524 ns; Loc. = LCCOMB_X25_Y35_N18; Fanout = 1; COMB Node = 'tdc_vme:inst57\|vme_testmodewrite'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.757 ns" { tdc_vme:inst57|vme_testdatamodewrite~0 tdc_vme:inst57|vme_testmodewrite } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 364 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.712 ns) 7.458 ns tdc_vme:inst57\|testmodereg 8 REG LCFF_X25_Y35_N19 9 " "Info: 8: + IC(0.222 ns) + CELL(0.712 ns) = 7.458 ns; Loc. = LCFF_X25_Y35_N19; Fanout = 9; REG Node = 'tdc_vme:inst57\|testmodereg'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.934 ns" { tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 220 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.625 ns) + CELL(0.053 ns) 8.136 ns tdc_vme:inst57\|vme_ctrlwrite4~0 9 COMB LCCOMB_X24_Y37_N6 5 " "Info: 9: + IC(0.625 ns) + CELL(0.053 ns) = 8.136 ns; Loc. = LCCOMB_X24_Y37_N6; Fanout = 5; COMB Node = 'tdc_vme:inst57\|vme_ctrlwrite4~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.678 ns" { tdc_vme:inst57|testmodereg tdc_vme:inst57|vme_ctrlwrite4~0 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 394 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.565 ns) + CELL(0.053 ns) 8.754 ns tdc_vme:inst57\|vme_ctrlwrite3 10 COMB LCCOMB_X24_Y38_N14 32 " "Info: 10: + IC(0.565 ns) + CELL(0.053 ns) = 8.754 ns; Loc. = LCCOMB_X24_Y38_N14; Fanout = 32; COMB Node = 'tdc_vme:inst57\|vme_ctrlwrite3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.618 ns" { tdc_vme:inst57|vme_ctrlwrite4~0 tdc_vme:inst57|vme_ctrlwrite3 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 393 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.490 ns) + CELL(0.618 ns) 12.862 ns tdc_vme:inst57\|ctrlreg3\[14\] 11 REG LCFF_X24_Y38_N13 2 " "Info: 11: + IC(3.490 ns) + CELL(0.618 ns) = 12.862 ns; Loc. = LCFF_X24_Y38_N13; Fanout = 2; REG Node = 'tdc_vme:inst57\|ctrlreg3\[14\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.108 ns" { tdc_vme:inst57|vme_ctrlwrite3 tdc_vme:inst57|ctrlreg3[14] } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 226 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.558 ns ( 27.66 % ) " "Info: Total cell delay = 3.558 ns ( 27.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.304 ns ( 72.34 % ) " "Info: Total interconnect delay = 9.304 ns ( 72.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "12.862 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] tdc_vme:inst57|vme_reset~5 tdc_vme:inst57|vme_testdatamodewrite~0 tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg tdc_vme:inst57|vme_ctrlwrite4~0 tdc_vme:inst57|vme_ctrlwrite3 tdc_vme:inst57|ctrlreg3[14] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "12.862 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] {} tdc_vme:inst57|vme_reset~5 {} tdc_vme:inst57|vme_testdatamodewrite~0 {} tdc_vme:inst57|vme_testmodewrite {} tdc_vme:inst57|testmodereg {} tdc_vme:inst57|vme_ctrlwrite4~0 {} tdc_vme:inst57|vme_ctrlwrite3 {} tdc_vme:inst57|ctrlreg3[14] {} } { 0.000ns 1.303ns 1.271ns 0.215ns 0.665ns 0.345ns 0.603ns 0.222ns 0.625ns 0.565ns 3.490ns } { 0.000ns 0.000ns 0.712ns 0.712ns 0.272ns 0.272ns 0.154ns 0.712ns 0.053ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.150 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl VME_thing:inst69|dff32:inst5|lpm_ff:lpm_ff_component|dffs[14] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.150 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} VME_thing:inst69|dff32:inst5|lpm_ff:lpm_ff_component|dffs[14] {} } { 0.000ns 1.303ns 1.229ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "12.862 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] tdc_vme:inst57|vme_reset~5 tdc_vme:inst57|vme_testdatamodewrite~0 tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg tdc_vme:inst57|vme_ctrlwrite4~0 tdc_vme:inst57|vme_ctrlwrite3 tdc_vme:inst57|ctrlreg3[14] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "12.862 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] {} tdc_vme:inst57|vme_reset~5 {} tdc_vme:inst57|vme_testdatamodewrite~0 {} tdc_vme:inst57|vme_testmodewrite {} tdc_vme:inst57|testmodereg {} tdc_vme:inst57|vme_ctrlwrite4~0 {} tdc_vme:inst57|vme_ctrlwrite3 {} tdc_vme:inst57|ctrlreg3[14] {} } { 0.000ns 1.303ns 1.271ns 0.215ns 0.665ns 0.345ns 0.603ns 0.222ns 0.625ns 0.565ns 3.490ns } { 0.000ns 0.000ns 0.712ns 0.712ns 0.272ns 0.272ns 0.154ns 0.712ns 0.053ns 0.053ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 226 11 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns - " "Info: - Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.150 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl VME_thing:inst69|dff32:inst5|lpm_ff:lpm_ff_component|dffs[14] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.150 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} VME_thing:inst69|dff32:inst5|lpm_ff:lpm_ff_component|dffs[14] {} } { 0.000ns 1.303ns 1.229ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "12.862 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] tdc_vme:inst57|vme_reset~5 tdc_vme:inst57|vme_testdatamodewrite~0 tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg tdc_vme:inst57|vme_ctrlwrite4~0 tdc_vme:inst57|vme_ctrlwrite3 tdc_vme:inst57|ctrlreg3[14] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "12.862 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] {} tdc_vme:inst57|vme_reset~5 {} tdc_vme:inst57|vme_testdatamodewrite~0 {} tdc_vme:inst57|vme_testmodewrite {} tdc_vme:inst57|testmodereg {} tdc_vme:inst57|vme_ctrlwrite4~0 {} tdc_vme:inst57|vme_ctrlwrite3 {} tdc_vme:inst57|ctrlreg3[14] {} } { 0.000ns 1.303ns 1.271ns 0.215ns 0.665ns 0.345ns 0.603ns 0.222ns 0.625ns 0.565ns 3.490ns } { 0.000ns 0.000ns 0.712ns 0.712ns 0.272ns 0.272ns 0.154ns 0.712ns 0.053ns 0.053ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.046 ns - Longest register register " "Info: - Longest register to register delay is 3.046 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tdc_vme:inst57\|ctrlreg3\[14\] 1 REG LCFF_X24_Y38_N13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y38_N13; Fanout = 2; REG Node = 'tdc_vme:inst57\|ctrlreg3\[14\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tdc_vme:inst57|ctrlreg3[14] } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 226 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.737 ns) + CELL(0.309 ns) 3.046 ns VME_thing:inst69\|dff32:inst5\|lpm_ff:lpm_ff_component\|dffs\[14\] 2 REG LCFF_X48_Y12_N21 1 " "Info: 2: + IC(2.737 ns) + CELL(0.309 ns) = 3.046 ns; Loc. = LCFF_X48_Y12_N21; Fanout = 1; REG Node = 'VME_thing:inst69\|dff32:inst5\|lpm_ff:lpm_ff_component\|dffs\[14\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.046 ns" { tdc_vme:inst57|ctrlreg3[14] VME_thing:inst69|dff32:inst5|lpm_ff:lpm_ff_component|dffs[14] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 10.14 % ) " "Info: Total cell delay = 0.309 ns ( 10.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.737 ns ( 89.86 % ) " "Info: Total interconnect delay = 2.737 ns ( 89.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.046 ns" { tdc_vme:inst57|ctrlreg3[14] VME_thing:inst69|dff32:inst5|lpm_ff:lpm_ff_component|dffs[14] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.046 ns" { tdc_vme:inst57|ctrlreg3[14] {} VME_thing:inst69|dff32:inst5|lpm_ff:lpm_ff_component|dffs[14] {} } { 0.000ns 2.737ns } { 0.000ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.150 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl VME_thing:inst69|dff32:inst5|lpm_ff:lpm_ff_component|dffs[14] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.150 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} VME_thing:inst69|dff32:inst5|lpm_ff:lpm_ff_component|dffs[14] {} } { 0.000ns 1.303ns 1.229ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "12.862 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] tdc_vme:inst57|vme_reset~5 tdc_vme:inst57|vme_testdatamodewrite~0 tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg tdc_vme:inst57|vme_ctrlwrite4~0 tdc_vme:inst57|vme_ctrlwrite3 tdc_vme:inst57|ctrlreg3[14] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "12.862 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] {} tdc_vme:inst57|vme_reset~5 {} tdc_vme:inst57|vme_testdatamodewrite~0 {} tdc_vme:inst57|vme_testmodewrite {} tdc_vme:inst57|testmodereg {} tdc_vme:inst57|vme_ctrlwrite4~0 {} tdc_vme:inst57|vme_ctrlwrite3 {} tdc_vme:inst57|ctrlreg3[14] {} } { 0.000ns 1.303ns 1.271ns 0.215ns 0.665ns 0.345ns 0.603ns 0.222ns 0.625ns 0.565ns 3.490ns } { 0.000ns 0.000ns 0.712ns 0.712ns 0.272ns 0.272ns 0.154ns 0.712ns 0.053ns 0.053ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.046 ns" { tdc_vme:inst57|ctrlreg3[14] VME_thing:inst69|dff32:inst5|lpm_ff:lpm_ff_component|dffs[14] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.046 ns" { tdc_vme:inst57|ctrlreg3[14] {} VME_thing:inst69|dff32:inst5|lpm_ff:lpm_ff_component|dffs[14] {} } { 0.000ns 2.737ns } { 0.000ns 0.309ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk0 register dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\] register fanout_clock_phase_sw:inst141\|dff_one:inst63\|lpm_ff:lpm_ff_component\|dffs\[0\] 6.686 ns " "Info: Slack time is 6.686 ns for clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk0\" between source register \"dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"fanout_clock_phase_sw:inst141\|dff_one:inst63\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "761.04 MHz 1.314 ns " "Info: Fmax is 761.04 MHz (period= 1.314 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "7.819 ns + Largest register register " "Info: + Largest register to register requirement is 7.819 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "8.000 ns + " "Info: + Setup relationship between source and destination is 8.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 8.000 ns " "Info: + Latch edge is 8.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll_fanout:inst514\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll00:inst233\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.003 ns + Largest " "Info: + Largest clock skew is 0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk0 destination 0.109 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk0\" to destination register is 0.109 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk0  -3.056 ns + Early " "Info: + Early clock latency of clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk0\" is -3.056 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-3.056 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.056 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk0 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.056 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) -1.753 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G4 8 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = -1.753 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.244 ns) + CELL(0.618 ns) 0.109 ns fanout_clock_phase_sw:inst141\|dff_one:inst63\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X51_Y20_N29 1 " "Info: 3: + IC(1.244 ns) + CELL(0.618 ns) = 0.109 ns; Loc. = LCFF_X51_Y20_N29; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst63\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.862 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 19.53 % ) " "Info: Total cell delay = 0.618 ns ( 19.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.547 ns ( 80.47 % ) " "Info: Total interconnect delay = 2.547 ns ( 80.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.109 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.109 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 {} altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.244ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 source 0.106 ns - Longest register " "Info: - Longest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" to source register is 0.106 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0  -3.056 ns + Late " "Info: + Late clock latency of clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is -3.056 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-3.056 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.056 ns altpll00:inst233\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.056 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) -1.753 ns altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 16823 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = -1.753 ns; Loc. = CLKCTRL_G5; Fanout = 16823; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.241 ns) + CELL(0.618 ns) 0.106 ns dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X51_Y21_N19 6 " "Info: 3: + IC(1.241 ns) + CELL(0.618 ns) = 0.106 ns; Loc. = LCFF_X51_Y21_N19; Fanout = 6; REG Node = 'dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.859 ns" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 19.54 % ) " "Info: Total cell delay = 0.618 ns ( 19.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.544 ns ( 80.46 % ) " "Info: Total interconnect delay = 2.544 ns ( 80.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.106 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.106 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.241ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.109 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.109 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 {} altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.244ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.106 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.106 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.241ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns - " "Info: - Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.109 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.109 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 {} altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.244ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.106 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.106 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.241ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.133 ns - Longest register register " "Info: - Longest register to register delay is 1.133 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X51_Y21_N19 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X51_Y21_N19; Fanout = 6; REG Node = 'dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.053 ns) 0.978 ns fanout_clock_phase_sw:inst141\|dff_one:inst63\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder 2 COMB LCCOMB_X51_Y20_N28 1 " "Info: 2: + IC(0.925 ns) + CELL(0.053 ns) = 0.978 ns; Loc. = LCCOMB_X51_Y20_N28; Fanout = 1; COMB Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst63\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.978 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.133 ns fanout_clock_phase_sw:inst141\|dff_one:inst63\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X51_Y20_N29 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 1.133 ns; Loc. = LCFF_X51_Y20_N29; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst63\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { fanout_clock_phase_sw:inst141|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst141|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 18.36 % ) " "Info: Total cell delay = 0.208 ns ( 18.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.925 ns ( 81.64 % ) " "Info: Total interconnect delay = 0.925 ns ( 81.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.133 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst141|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.133 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst141|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst141|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.925ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.109 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.109 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 {} altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.244ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.106 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.106 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.241ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.133 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst141|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.133 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst141|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst141|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.925ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk1 register dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\] register fanout_clock_phase_sw:inst141\|dff_one:inst65\|lpm_ff:lpm_ff_component\|dffs\[0\] 468 ps " "Info: Slack time is 468 ps for clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk1\" between source register \"dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"fanout_clock_phase_sw:inst141\|dff_one:inst65\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "1.141 ns + Largest register register " "Info: + Largest register to register requirement is 1.141 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "1.333 ns + " "Info: + Setup relationship between source and destination is 1.333 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 1.333 ns " "Info: + Latch edge is 1.333 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll_fanout:inst514\|altpll:altpll_component\|_clk1 8.000 ns 1.333 ns  50 " "Info: Clock period of Destination clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk1\" is 8.000 ns with  offset of 1.333 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 60.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 60.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll00:inst233\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.008 ns + Largest " "Info: + Largest clock skew is -0.008 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk1 destination 0.098 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk1\" to destination register is 0.098 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk1  -3.056 ns + Early " "Info: + Early clock latency of clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk1\" is -3.056 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-3.056 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.056 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk1 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.056 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) -1.753 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = -1.753 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.233 ns) + CELL(0.618 ns) 0.098 ns fanout_clock_phase_sw:inst141\|dff_one:inst65\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X48_Y21_N27 1 " "Info: 3: + IC(1.233 ns) + CELL(0.618 ns) = 0.098 ns; Loc. = LCFF_X48_Y21_N27; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst65\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.851 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 19.59 % ) " "Info: Total cell delay = 0.618 ns ( 19.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.536 ns ( 80.41 % ) " "Info: Total interconnect delay = 2.536 ns ( 80.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.098 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.098 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 {} altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.233ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 source 0.106 ns - Longest register " "Info: - Longest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" to source register is 0.106 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0  -3.056 ns + Late " "Info: + Late clock latency of clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is -3.056 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-3.056 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.056 ns altpll00:inst233\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.056 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) -1.753 ns altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 16823 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = -1.753 ns; Loc. = CLKCTRL_G5; Fanout = 16823; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.241 ns) + CELL(0.618 ns) 0.106 ns dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X51_Y21_N19 6 " "Info: 3: + IC(1.241 ns) + CELL(0.618 ns) = 0.106 ns; Loc. = LCFF_X51_Y21_N19; Fanout = 6; REG Node = 'dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.859 ns" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 19.54 % ) " "Info: Total cell delay = 0.618 ns ( 19.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.544 ns ( 80.46 % ) " "Info: Total interconnect delay = 2.544 ns ( 80.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.106 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.106 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.241ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.098 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.098 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 {} altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.233ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.106 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.106 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.241ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns - " "Info: - Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.098 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.098 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 {} altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.233ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.106 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.106 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.241ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.673 ns - Longest register register " "Info: - Longest register to register delay is 0.673 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X51_Y21_N19 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X51_Y21_N19; Fanout = 6; REG Node = 'dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.465 ns) + CELL(0.053 ns) 0.518 ns fanout_clock_phase_sw:inst141\|dff_one:inst65\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder 2 COMB LCCOMB_X48_Y21_N26 1 " "Info: 2: + IC(0.465 ns) + CELL(0.053 ns) = 0.518 ns; Loc. = LCCOMB_X48_Y21_N26; Fanout = 1; COMB Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst65\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.518 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.673 ns fanout_clock_phase_sw:inst141\|dff_one:inst65\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X48_Y21_N27 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.673 ns; Loc. = LCFF_X48_Y21_N27; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst65\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 30.91 % ) " "Info: Total cell delay = 0.208 ns ( 30.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.465 ns ( 69.09 % ) " "Info: Total interconnect delay = 0.465 ns ( 69.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.673 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.673 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.465ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.098 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.098 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 {} altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.233ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.106 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.106 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.241ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.673 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.673 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst141|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.465ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk2 register dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\] register fanout_clock_phase_sw:inst141\|dff_one:inst67\|lpm_ff:lpm_ff_component\|dffs\[0\] 1.154 ns " "Info: Slack time is 1.154 ns for clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk2\" between source register \"dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"fanout_clock_phase_sw:inst141\|dff_one:inst67\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.207 ns + Largest register register " "Info: + Largest register to register requirement is 2.207 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "2.667 ns + " "Info: + Setup relationship between source and destination is 2.667 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 2.667 ns " "Info: + Latch edge is 2.667 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll_fanout:inst514\|altpll:altpll_component\|_clk2 8.000 ns 2.667 ns  50 " "Info: Clock period of Destination clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk2\" is 8.000 ns with  offset of 2.667 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 120.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 120.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll00:inst233\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.276 ns + Largest " "Info: + Largest clock skew is -0.276 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk2 destination -0.170 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk2\" to destination register is -0.170 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk2  -3.056 ns + Early " "Info: + Early clock latency of clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk2\" is -3.056 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-3.056 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.056 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk2 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.056 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.000 ns) -1.756 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_R13 8 " "Info: 2: + IC(1.300 ns) + CELL(0.000 ns) = -1.756 ns; Loc. = CLKCTRL_R13; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.300 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.618 ns) -0.170 ns fanout_clock_phase_sw:inst141\|dff_one:inst67\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X48_Y20_N9 1 " "Info: 3: + IC(0.968 ns) + CELL(0.618 ns) = -0.170 ns; Loc. = LCFF_X48_Y20_N9; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst67\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.586 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 21.41 % ) " "Info: Total cell delay = 0.618 ns ( 21.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.268 ns ( 78.59 % ) " "Info: Total interconnect delay = 2.268 ns ( 78.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.170 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.170 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 {} altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.968ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 source 0.106 ns - Longest register " "Info: - Longest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" to source register is 0.106 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0  -3.056 ns + Late " "Info: + Late clock latency of clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is -3.056 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-3.056 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.056 ns altpll00:inst233\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.056 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) -1.753 ns altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 16823 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = -1.753 ns; Loc. = CLKCTRL_G5; Fanout = 16823; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.241 ns) + CELL(0.618 ns) 0.106 ns dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X51_Y21_N19 6 " "Info: 3: + IC(1.241 ns) + CELL(0.618 ns) = 0.106 ns; Loc. = LCFF_X51_Y21_N19; Fanout = 6; REG Node = 'dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.859 ns" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 19.54 % ) " "Info: Total cell delay = 0.618 ns ( 19.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.544 ns ( 80.46 % ) " "Info: Total interconnect delay = 2.544 ns ( 80.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.106 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.106 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.241ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.170 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.170 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 {} altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.968ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.106 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.106 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.241ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns - " "Info: - Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.170 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.170 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 {} altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.968ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.106 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.106 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.241ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.053 ns - Longest register register " "Info: - Longest register to register delay is 1.053 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X51_Y21_N19 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X51_Y21_N19; Fanout = 6; REG Node = 'dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(0.309 ns) 1.053 ns fanout_clock_phase_sw:inst141\|dff_one:inst67\|lpm_ff:lpm_ff_component\|dffs\[0\] 2 REG LCFF_X48_Y20_N9 1 " "Info: 2: + IC(0.744 ns) + CELL(0.309 ns) = 1.053 ns; Loc. = LCFF_X48_Y20_N9; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst67\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.053 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 29.34 % ) " "Info: Total cell delay = 0.309 ns ( 29.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.744 ns ( 70.66 % ) " "Info: Total interconnect delay = 0.744 ns ( 70.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.053 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.053 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst141|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.744ns } { 0.000ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.170 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.170 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 {} altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.968ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.106 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.106 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.241ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.053 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.053 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst141|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.744ns } { 0.000ns 0.309ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk3 register dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\] register fanout_clock_phase_sw:inst141\|dff_one:inst69\|lpm_ff:lpm_ff_component\|dffs\[0\] 2.474 ns " "Info: Slack time is 2.474 ns for clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk3\" between source register \"dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"fanout_clock_phase_sw:inst141\|dff_one:inst69\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "3.527 ns + Largest register register " "Info: + Largest register to register requirement is 3.527 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "4.000 ns + " "Info: + Setup relationship between source and destination is 4.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 4.000 ns " "Info: + Latch edge is 4.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll_fanout:inst514\|altpll:altpll_component\|_clk3 8.000 ns 4.000 ns  50 " "Info: Clock period of Destination clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk3\" is 8.000 ns with  offset of 4.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 180.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 180.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll00:inst233\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.289 ns + Largest " "Info: + Largest clock skew is -0.289 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk3 destination -0.183 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk3\" to destination register is -0.183 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk3  -3.056 ns + Early " "Info: + Early clock latency of clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk3\" is -3.056 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-3.056 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.056 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk3 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.056 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk3 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.000 ns) -1.756 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk3~clkctrl 2 COMB CLKCTRL_R15 8 " "Info: 2: + IC(1.300 ns) + CELL(0.000 ns) = -1.756 ns; Loc. = CLKCTRL_R15; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk3~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.300 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.955 ns) + CELL(0.618 ns) -0.183 ns fanout_clock_phase_sw:inst141\|dff_one:inst69\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X48_Y20_N15 1 " "Info: 3: + IC(0.955 ns) + CELL(0.618 ns) = -0.183 ns; Loc. = LCFF_X48_Y20_N15; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst69\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.573 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 21.51 % ) " "Info: Total cell delay = 0.618 ns ( 21.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.255 ns ( 78.49 % ) " "Info: Total interconnect delay = 2.255 ns ( 78.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.183 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.183 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 {} altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.955ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 source 0.106 ns - Longest register " "Info: - Longest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" to source register is 0.106 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0  -3.056 ns + Late " "Info: + Late clock latency of clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is -3.056 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-3.056 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.056 ns altpll00:inst233\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.056 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) -1.753 ns altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 16823 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = -1.753 ns; Loc. = CLKCTRL_G5; Fanout = 16823; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.241 ns) + CELL(0.618 ns) 0.106 ns dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X51_Y21_N19 6 " "Info: 3: + IC(1.241 ns) + CELL(0.618 ns) = 0.106 ns; Loc. = LCFF_X51_Y21_N19; Fanout = 6; REG Node = 'dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.859 ns" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 19.54 % ) " "Info: Total cell delay = 0.618 ns ( 19.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.544 ns ( 80.46 % ) " "Info: Total interconnect delay = 2.544 ns ( 80.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.106 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.106 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.241ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.183 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.183 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 {} altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.955ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.106 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.106 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.241ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns - " "Info: - Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.183 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.183 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 {} altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.955ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.106 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.106 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.241ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.053 ns - Longest register register " "Info: - Longest register to register delay is 1.053 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X51_Y21_N19 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X51_Y21_N19; Fanout = 6; REG Node = 'dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(0.309 ns) 1.053 ns fanout_clock_phase_sw:inst141\|dff_one:inst69\|lpm_ff:lpm_ff_component\|dffs\[0\] 2 REG LCFF_X48_Y20_N15 1 " "Info: 2: + IC(0.744 ns) + CELL(0.309 ns) = 1.053 ns; Loc. = LCFF_X48_Y20_N15; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst69\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.053 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 29.34 % ) " "Info: Total cell delay = 0.309 ns ( 29.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.744 ns ( 70.66 % ) " "Info: Total interconnect delay = 0.744 ns ( 70.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.053 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.053 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst141|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.744ns } { 0.000ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.183 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.183 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 {} altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.955ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.106 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.106 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.241ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.053 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.053 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst141|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.744ns } { 0.000ns 0.309ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk4 register dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\] register fanout_clock_phase_sw:inst141\|dff_one:inst71\|lpm_ff:lpm_ff_component\|dffs\[0\] 3.74 ns " "Info: Slack time is 3.74 ns for clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk4\" between source register \"dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"fanout_clock_phase_sw:inst141\|dff_one:inst71\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "4.884 ns + Largest register register " "Info: + Largest register to register requirement is 4.884 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "5.333 ns + " "Info: + Setup relationship between source and destination is 5.333 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 5.333 ns " "Info: + Latch edge is 5.333 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll_fanout:inst514\|altpll:altpll_component\|_clk4 8.000 ns 5.333 ns  50 " "Info: Clock period of Destination clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk4\" is 8.000 ns with  offset of 5.333 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 240.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 240.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll00:inst233\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.265 ns + Largest " "Info: + Largest clock skew is -0.265 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk4 destination -0.159 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk4\" to destination register is -0.159 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk4  -3.056 ns + Early " "Info: + Early clock latency of clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk4\" is -3.056 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-3.056 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.056 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk4 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.056 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk4'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk4 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.000 ns) -1.756 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk4~clkctrl 2 COMB CLKCTRL_R14 8 " "Info: 2: + IC(1.300 ns) + CELL(0.000 ns) = -1.756 ns; Loc. = CLKCTRL_R14; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk4~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.300 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.618 ns) -0.159 ns fanout_clock_phase_sw:inst141\|dff_one:inst71\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X52_Y20_N15 1 " "Info: 3: + IC(0.979 ns) + CELL(0.618 ns) = -0.159 ns; Loc. = LCFF_X52_Y20_N15; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst71\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.597 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 21.33 % ) " "Info: Total cell delay = 0.618 ns ( 21.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.279 ns ( 78.67 % ) " "Info: Total interconnect delay = 2.279 ns ( 78.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.159 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.159 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 {} altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.979ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 source 0.106 ns - Longest register " "Info: - Longest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" to source register is 0.106 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0  -3.056 ns + Late " "Info: + Late clock latency of clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is -3.056 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-3.056 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.056 ns altpll00:inst233\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.056 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) -1.753 ns altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 16823 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = -1.753 ns; Loc. = CLKCTRL_G5; Fanout = 16823; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.241 ns) + CELL(0.618 ns) 0.106 ns dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X51_Y21_N19 6 " "Info: 3: + IC(1.241 ns) + CELL(0.618 ns) = 0.106 ns; Loc. = LCFF_X51_Y21_N19; Fanout = 6; REG Node = 'dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.859 ns" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 19.54 % ) " "Info: Total cell delay = 0.618 ns ( 19.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.544 ns ( 80.46 % ) " "Info: Total interconnect delay = 2.544 ns ( 80.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.106 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.106 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.241ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.159 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.159 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 {} altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.979ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.106 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.106 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.241ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns - " "Info: - Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.159 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.159 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 {} altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.979ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.106 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.106 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.241ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.144 ns - Longest register register " "Info: - Longest register to register delay is 1.144 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X51_Y21_N19 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X51_Y21_N19; Fanout = 6; REG Node = 'dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.936 ns) + CELL(0.053 ns) 0.989 ns fanout_clock_phase_sw:inst141\|dff_one:inst71\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder 2 COMB LCCOMB_X52_Y20_N14 1 " "Info: 2: + IC(0.936 ns) + CELL(0.053 ns) = 0.989 ns; Loc. = LCCOMB_X52_Y20_N14; Fanout = 1; COMB Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst71\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.989 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.144 ns fanout_clock_phase_sw:inst141\|dff_one:inst71\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X52_Y20_N15 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 1.144 ns; Loc. = LCFF_X52_Y20_N15; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst71\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 18.18 % ) " "Info: Total cell delay = 0.208 ns ( 18.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.936 ns ( 81.82 % ) " "Info: Total interconnect delay = 0.936 ns ( 81.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.144 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.144 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.936ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.159 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.159 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 {} altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.979ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.106 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.106 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.241ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.144 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.144 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.936ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk5 register dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\] register fanout_clock_phase_sw:inst141\|dff_one:inst73\|lpm_ff:lpm_ff_component\|dffs\[0\] 5.058 ns " "Info: Slack time is 5.058 ns for clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk5\" between source register \"dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"fanout_clock_phase_sw:inst141\|dff_one:inst73\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "6.204 ns + Largest register register " "Info: + Largest register to register requirement is 6.204 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "6.667 ns + " "Info: + Setup relationship between source and destination is 6.667 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 6.667 ns " "Info: + Latch edge is 6.667 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll_fanout:inst514\|altpll:altpll_component\|_clk5 8.000 ns 6.667 ns  50 " "Info: Clock period of Destination clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk5\" is 8.000 ns with  offset of 6.667 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 300.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 300.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll00:inst233\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.279 ns + Largest " "Info: + Largest clock skew is -0.279 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk5 destination -0.173 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk5\" to destination register is -0.173 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk5  -3.056 ns + Early " "Info: + Early clock latency of clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk5\" is -3.056 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-3.056 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.056 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk5 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.056 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk5'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk5 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.000 ns) -1.756 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk5~clkctrl 2 COMB CLKCTRL_R12 8 " "Info: 2: + IC(1.300 ns) + CELL(0.000 ns) = -1.756 ns; Loc. = CLKCTRL_R12; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk5~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.300 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.965 ns) + CELL(0.618 ns) -0.173 ns fanout_clock_phase_sw:inst141\|dff_one:inst73\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X52_Y20_N3 1 " "Info: 3: + IC(0.965 ns) + CELL(0.618 ns) = -0.173 ns; Loc. = LCFF_X52_Y20_N3; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst73\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.583 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 21.44 % ) " "Info: Total cell delay = 0.618 ns ( 21.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.265 ns ( 78.56 % ) " "Info: Total interconnect delay = 2.265 ns ( 78.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.173 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.173 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 {} altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.965ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 source 0.106 ns - Longest register " "Info: - Longest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" to source register is 0.106 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0  -3.056 ns + Late " "Info: + Late clock latency of clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is -3.056 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-3.056 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.056 ns altpll00:inst233\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.056 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) -1.753 ns altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 16823 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = -1.753 ns; Loc. = CLKCTRL_G5; Fanout = 16823; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.241 ns) + CELL(0.618 ns) 0.106 ns dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X51_Y21_N19 6 " "Info: 3: + IC(1.241 ns) + CELL(0.618 ns) = 0.106 ns; Loc. = LCFF_X51_Y21_N19; Fanout = 6; REG Node = 'dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.859 ns" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 19.54 % ) " "Info: Total cell delay = 0.618 ns ( 19.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.544 ns ( 80.46 % ) " "Info: Total interconnect delay = 2.544 ns ( 80.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.106 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.106 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.241ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.173 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.173 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 {} altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.965ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.106 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.106 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.241ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns - " "Info: - Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.173 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.173 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 {} altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.965ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.106 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.106 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.241ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.146 ns - Longest register register " "Info: - Longest register to register delay is 1.146 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X51_Y21_N19 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X51_Y21_N19; Fanout = 6; REG Node = 'dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.938 ns) + CELL(0.053 ns) 0.991 ns fanout_clock_phase_sw:inst141\|dff_one:inst73\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder 2 COMB LCCOMB_X52_Y20_N2 1 " "Info: 2: + IC(0.938 ns) + CELL(0.053 ns) = 0.991 ns; Loc. = LCCOMB_X52_Y20_N2; Fanout = 1; COMB Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst73\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.991 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.146 ns fanout_clock_phase_sw:inst141\|dff_one:inst73\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X52_Y20_N3 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 1.146 ns; Loc. = LCFF_X52_Y20_N3; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst73\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 18.15 % ) " "Info: Total cell delay = 0.208 ns ( 18.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.938 ns ( 81.85 % ) " "Info: Total interconnect delay = 0.938 ns ( 81.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.146 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.146 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.938ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.173 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.173 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 {} altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.965ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.106 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.106 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.241ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.146 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.146 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.938ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "master_clock0 " "Info: No valid register-to-register data paths exist for clock \"master_clock0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "LocalClock " "Info: No valid register-to-register data paths exist for clock \"LocalClock\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "0_RX_CLK register GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[4\] memory GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg3 197.51 MHz 5.063 ns Internal " "Info: Clock \"0_RX_CLK\" has Internal fmax of 197.51 MHz between source register \"GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[4\]\" and destination memory \"GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg3\" (period= 5.063 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.305 ns + Longest register memory " "Info: + Longest register to memory delay is 5.305 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[4\] 1 REG LCFF_X3_Y67_N31 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y67_N31; Fanout = 3; REG Node = 'GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[4\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] } "NODE_NAME" } } { "db/a_graycounter_22c.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/a_graycounter_22c.tdf" 31 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.272 ns) 0.518 ns GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|ram_address_a\[3\]~0 2 COMB LCCOMB_X3_Y67_N20 1 " "Info: 2: + IC(0.246 ns) + CELL(0.272 ns) = 0.518 ns; Loc. = LCCOMB_X3_Y67_N20; Fanout = 1; COMB Node = 'GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|ram_address_a\[3\]~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.518 ns" { GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|ram_address_a[3]~0 } "NODE_NAME" } } { "db/dcfifo_f7i1.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/dcfifo_f7i1.tdf" 89 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.684 ns) + CELL(0.103 ns) 5.305 ns GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg3 3 MEM M4K_X54_Y40 0 " "Info: 3: + IC(4.684 ns) + CELL(0.103 ns) = 5.305 ns; Loc. = M4K_X54_Y40; Fanout = 0; MEM Node = 'GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.787 ns" { GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|ram_address_a[3]~0 GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.375 ns ( 7.07 % ) " "Info: Total cell delay = 0.375 ns ( 7.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.930 ns ( 92.93 % ) " "Info: Total interconnect delay = 4.930 ns ( 92.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.305 ns" { GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|ram_address_a[3]~0 GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.305 ns" { GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] {} GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|ram_address_a[3]~0 {} GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 {} } { 0.000ns 0.246ns 4.684ns } { 0.000ns 0.272ns 0.103ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.358 ns - Smallest " "Info: - Smallest clock skew is 0.358 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "0_RX_CLK destination 4.217 ns + Shortest memory " "Info: + Shortest clock path from clock \"0_RX_CLK\" to destination memory is 4.217 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns 0_RX_CLK 1 CLK PIN_G24 42 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_G24; Fanout = 42; CLK Node = '0_RX_CLK'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 0_RX_CLK } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -504 4944 5112 -488 "0_RX_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.919 ns) + CELL(0.481 ns) 4.217 ns GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg3 2 MEM M4K_X54_Y40 0 " "Info: 2: + IC(2.919 ns) + CELL(0.481 ns) = 4.217 ns; Loc. = M4K_X54_Y40; Fanout = 0; MEM Node = 'GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.400 ns" { 0_RX_CLK GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.298 ns ( 30.78 % ) " "Info: Total cell delay = 1.298 ns ( 30.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.919 ns ( 69.22 % ) " "Info: Total interconnect delay = 2.919 ns ( 69.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.217 ns" { 0_RX_CLK GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.217 ns" { 0_RX_CLK {} 0_RX_CLK~combout {} GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 {} } { 0.000ns 0.000ns 2.919ns } { 0.000ns 0.817ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "0_RX_CLK source 3.859 ns - Longest register " "Info: - Longest clock path from clock \"0_RX_CLK\" to source register is 3.859 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns 0_RX_CLK 1 CLK PIN_G24 42 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_G24; Fanout = 42; CLK Node = '0_RX_CLK'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 0_RX_CLK } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -504 4944 5112 -488 "0_RX_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.424 ns) + CELL(0.618 ns) 3.859 ns GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[4\] 2 REG LCFF_X3_Y67_N31 3 " "Info: 2: + IC(2.424 ns) + CELL(0.618 ns) = 3.859 ns; Loc. = LCFF_X3_Y67_N31; Fanout = 3; REG Node = 'GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[4\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.042 ns" { 0_RX_CLK GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] } "NODE_NAME" } } { "db/a_graycounter_22c.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/a_graycounter_22c.tdf" 31 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.435 ns ( 37.19 % ) " "Info: Total cell delay = 1.435 ns ( 37.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.424 ns ( 62.81 % ) " "Info: Total interconnect delay = 2.424 ns ( 62.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.859 ns" { 0_RX_CLK GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.859 ns" { 0_RX_CLK {} 0_RX_CLK~combout {} GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] {} } { 0.000ns 0.000ns 2.424ns } { 0.000ns 0.817ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.217 ns" { 0_RX_CLK GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.217 ns" { 0_RX_CLK {} 0_RX_CLK~combout {} GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 {} } { 0.000ns 0.000ns 2.919ns } { 0.000ns 0.817ns 0.481ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.859 ns" { 0_RX_CLK GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.859 ns" { 0_RX_CLK {} 0_RX_CLK~combout {} GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] {} } { 0.000ns 0.000ns 2.424ns } { 0.000ns 0.817ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/a_graycounter_22c.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/a_graycounter_22c.tdf" 31 11 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.305 ns" { GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|ram_address_a[3]~0 GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.305 ns" { GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] {} GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|ram_address_a[3]~0 {} GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 {} } { 0.000ns 0.246ns 4.684ns } { 0.000ns 0.272ns 0.103ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.217 ns" { 0_RX_CLK GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.217 ns" { 0_RX_CLK {} 0_RX_CLK~combout {} GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 {} } { 0.000ns 0.000ns 2.919ns } { 0.000ns 0.817ns 0.481ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.859 ns" { 0_RX_CLK GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.859 ns" { 0_RX_CLK {} 0_RX_CLK~combout {} GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] {} } { 0.000ns 0.000ns 2.424ns } { 0.000ns 0.817ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "1_RX_CLK register GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[4\] memory GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg3 242.9 MHz 4.117 ns Internal " "Info: Clock \"1_RX_CLK\" has Internal fmax of 242.9 MHz between source register \"GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[4\]\" and destination memory \"GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg3\" (period= 4.117 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.051 ns + Longest register memory " "Info: + Longest register to memory delay is 4.051 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[4\] 1 REG LCFF_X83_Y66_N29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X83_Y66_N29; Fanout = 3; REG Node = 'GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[4\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] } "NODE_NAME" } } { "db/a_graycounter_22c.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/a_graycounter_22c.tdf" 31 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.154 ns) 0.369 ns GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|ram_address_a\[3\]~0 2 COMB LCCOMB_X83_Y66_N6 1 " "Info: 2: + IC(0.215 ns) + CELL(0.154 ns) = 0.369 ns; Loc. = LCCOMB_X83_Y66_N6; Fanout = 1; COMB Node = 'GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|ram_address_a\[3\]~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.369 ns" { GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|ram_address_a[3]~0 } "NODE_NAME" } } { "db/dcfifo_f7i1.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/dcfifo_f7i1.tdf" 89 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.579 ns) + CELL(0.103 ns) 4.051 ns GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg3 3 MEM M4K_X58_Y40 0 " "Info: 3: + IC(3.579 ns) + CELL(0.103 ns) = 4.051 ns; Loc. = M4K_X58_Y40; Fanout = 0; MEM Node = 'GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.682 ns" { GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|ram_address_a[3]~0 GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.257 ns ( 6.34 % ) " "Info: Total cell delay = 0.257 ns ( 6.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.794 ns ( 93.66 % ) " "Info: Total interconnect delay = 3.794 ns ( 93.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.051 ns" { GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|ram_address_a[3]~0 GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.051 ns" { GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] {} GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|ram_address_a[3]~0 {} GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 {} } { 0.000ns 0.215ns 3.579ns } { 0.000ns 0.154ns 0.103ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.050 ns - Smallest " "Info: - Smallest clock skew is 0.050 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "1_RX_CLK destination 3.803 ns + Shortest memory " "Info: + Shortest clock path from clock \"1_RX_CLK\" to destination memory is 3.803 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns 1_RX_CLK 1 CLK PIN_C6 42 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_C6; Fanout = 42; CLK Node = '1_RX_CLK'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1_RX_CLK } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 408 4934 5102 424 "1_RX_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.465 ns) + CELL(0.481 ns) 3.803 ns GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg3 2 MEM M4K_X58_Y40 0 " "Info: 2: + IC(2.465 ns) + CELL(0.481 ns) = 3.803 ns; Loc. = M4K_X58_Y40; Fanout = 0; MEM Node = 'GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.946 ns" { 1_RX_CLK GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.338 ns ( 35.18 % ) " "Info: Total cell delay = 1.338 ns ( 35.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.465 ns ( 64.82 % ) " "Info: Total interconnect delay = 2.465 ns ( 64.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.803 ns" { 1_RX_CLK GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.803 ns" { 1_RX_CLK {} 1_RX_CLK~combout {} GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 {} } { 0.000ns 0.000ns 2.465ns } { 0.000ns 0.857ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "1_RX_CLK source 3.753 ns - Longest register " "Info: - Longest clock path from clock \"1_RX_CLK\" to source register is 3.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns 1_RX_CLK 1 CLK PIN_C6 42 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_C6; Fanout = 42; CLK Node = '1_RX_CLK'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1_RX_CLK } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 408 4934 5102 424 "1_RX_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.278 ns) + CELL(0.618 ns) 3.753 ns GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[4\] 2 REG LCFF_X83_Y66_N29 3 " "Info: 2: + IC(2.278 ns) + CELL(0.618 ns) = 3.753 ns; Loc. = LCFF_X83_Y66_N29; Fanout = 3; REG Node = 'GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[4\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.896 ns" { 1_RX_CLK GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] } "NODE_NAME" } } { "db/a_graycounter_22c.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/a_graycounter_22c.tdf" 31 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.475 ns ( 39.30 % ) " "Info: Total cell delay = 1.475 ns ( 39.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.278 ns ( 60.70 % ) " "Info: Total interconnect delay = 2.278 ns ( 60.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.753 ns" { 1_RX_CLK GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.753 ns" { 1_RX_CLK {} 1_RX_CLK~combout {} GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] {} } { 0.000ns 0.000ns 2.278ns } { 0.000ns 0.857ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.803 ns" { 1_RX_CLK GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.803 ns" { 1_RX_CLK {} 1_RX_CLK~combout {} GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 {} } { 0.000ns 0.000ns 2.465ns } { 0.000ns 0.857ns 0.481ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.753 ns" { 1_RX_CLK GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.753 ns" { 1_RX_CLK {} 1_RX_CLK~combout {} GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] {} } { 0.000ns 0.000ns 2.278ns } { 0.000ns 0.857ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/a_graycounter_22c.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/a_graycounter_22c.tdf" 31 11 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.051 ns" { GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|ram_address_a[3]~0 GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.051 ns" { GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] {} GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|ram_address_a[3]~0 {} GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 {} } { 0.000ns 0.215ns 3.579ns } { 0.000ns 0.154ns 0.103ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.803 ns" { 1_RX_CLK GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.803 ns" { 1_RX_CLK {} 1_RX_CLK~combout {} GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 {} } { 0.000ns 0.000ns 2.465ns } { 0.000ns 0.857ns 0.481ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.753 ns" { 1_RX_CLK GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.753 ns" { 1_RX_CLK {} 1_RX_CLK~combout {} GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] {} } { 0.000ns 0.000ns 2.278ns } { 0.000ns 0.857ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "3_RX_CLK memory memory GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0 GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0 475.29 MHz Internal " "Info: Clock \"3_RX_CLK\" Internal fmax is restricted to 475.29 MHz between source memory \"GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0\" and destination memory \"GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.052 ns 1.052 ns 2.104 ns " "Info: fmax restricted to Clock High delay (1.052 ns) plus Clock Low delay (1.052 ns) : restricted to 2.104 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.903 ns + Longest memory memory " "Info: + Longest memory to memory delay is 1.903 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0 1 MEM M4K_X27_Y4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X27_Y4; Fanout = 1; MEM Node = 'GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.903 ns) 1.903 ns GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0 2 MEM M4K_X27_Y4 0 " "Info: 2: + IC(0.000 ns) + CELL(1.903 ns) = 1.903 ns; Loc. = M4K_X27_Y4; Fanout = 0; MEM Node = 'GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.903 ns" { GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.903 ns ( 100.00 % ) " "Info: Total cell delay = 1.903 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.903 ns" { GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.903 ns" { GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 1.903ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.009 ns - Smallest " "Info: - Smallest clock skew is -0.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "3_RX_CLK destination 3.168 ns + Shortest memory " "Info: + Shortest clock path from clock \"3_RX_CLK\" to destination memory is 3.168 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns 3_RX_CLK 1 CLK PIN_AF22 42 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_AF22; Fanout = 42; CLK Node = '3_RX_CLK'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 3_RX_CLK } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 480 3126 3294 496 "3_RX_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.889 ns) + CELL(0.472 ns) 3.168 ns GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0 2 MEM M4K_X27_Y4 0 " "Info: 2: + IC(1.889 ns) + CELL(0.472 ns) = 3.168 ns; Loc. = M4K_X27_Y4; Fanout = 0; MEM Node = 'GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.361 ns" { 3_RX_CLK GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.279 ns ( 40.37 % ) " "Info: Total cell delay = 1.279 ns ( 40.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.889 ns ( 59.63 % ) " "Info: Total interconnect delay = 1.889 ns ( 59.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.168 ns" { 3_RX_CLK GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.168 ns" { 3_RX_CLK {} 3_RX_CLK~combout {} GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 1.889ns } { 0.000ns 0.807ns 0.472ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "3_RX_CLK source 3.177 ns - Longest memory " "Info: - Longest clock path from clock \"3_RX_CLK\" to source memory is 3.177 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns 3_RX_CLK 1 CLK PIN_AF22 42 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_AF22; Fanout = 42; CLK Node = '3_RX_CLK'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 3_RX_CLK } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 480 3126 3294 496 "3_RX_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.889 ns) + CELL(0.481 ns) 3.177 ns GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0 2 MEM M4K_X27_Y4 1 " "Info: 2: + IC(1.889 ns) + CELL(0.481 ns) = 3.177 ns; Loc. = M4K_X27_Y4; Fanout = 1; MEM Node = 'GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.370 ns" { 3_RX_CLK GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.288 ns ( 40.54 % ) " "Info: Total cell delay = 1.288 ns ( 40.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.889 ns ( 59.46 % ) " "Info: Total interconnect delay = 1.889 ns ( 59.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.177 ns" { 3_RX_CLK GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.177 ns" { 3_RX_CLK {} 3_RX_CLK~combout {} GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.889ns } { 0.000ns 0.807ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.168 ns" { 3_RX_CLK GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.168 ns" { 3_RX_CLK {} 3_RX_CLK~combout {} GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 1.889ns } { 0.000ns 0.807ns 0.472ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.177 ns" { 3_RX_CLK GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.177 ns" { 3_RX_CLK {} 3_RX_CLK~combout {} GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.889ns } { 0.000ns 0.807ns 0.481ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.903 ns" { GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.903 ns" { GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 1.903ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.168 ns" { 3_RX_CLK GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.168 ns" { 3_RX_CLK {} 3_RX_CLK~combout {} GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 1.889ns } { 0.000ns 0.807ns 0.472ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.177 ns" { 3_RX_CLK GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.177 ns" { 3_RX_CLK {} 3_RX_CLK~combout {} GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.889ns } { 0.000ns 0.807ns 0.481ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } {  } {  } "" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "_ds\[1\] " "Info: No valid register-to-register data paths exist for clock \"_ds\[1\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "_iack " "Info: No valid register-to-register data paths exist for clock \"_iack\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "_ds\[0\] " "Info: No valid register-to-register data paths exist for clock \"_ds\[0\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "_as " "Info: No valid register-to-register data paths exist for clock \"_as\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "2_RX_CLK memory memory GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0 GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0 475.29 MHz Internal " "Info: Clock \"2_RX_CLK\" Internal fmax is restricted to 475.29 MHz between source memory \"GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0\" and destination memory \"GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.052 ns 1.052 ns 2.104 ns " "Info: fmax restricted to Clock High delay (1.052 ns) plus Clock Low delay (1.052 ns) : restricted to 2.104 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.903 ns + Longest memory memory " "Info: + Longest memory to memory delay is 1.903 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0 1 MEM M4K_X81_Y4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X81_Y4; Fanout = 1; MEM Node = 'GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.903 ns) 1.903 ns GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0 2 MEM M4K_X81_Y4 0 " "Info: 2: + IC(0.000 ns) + CELL(1.903 ns) = 1.903 ns; Loc. = M4K_X81_Y4; Fanout = 0; MEM Node = 'GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.903 ns" { GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.903 ns ( 100.00 % ) " "Info: Total cell delay = 1.903 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.903 ns" { GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.903 ns" { GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 1.903ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.009 ns - Smallest " "Info: - Smallest clock skew is -0.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "2_RX_CLK destination 2.623 ns + Shortest memory " "Info: + Shortest clock path from clock \"2_RX_CLK\" to destination memory is 2.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns 2_RX_CLK 1 CLK PIN_AJ5 42 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_AJ5; Fanout = 42; CLK Node = '2_RX_CLK'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 2_RX_CLK } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -464 3136 3304 -448 "2_RX_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.304 ns) + CELL(0.472 ns) 2.623 ns GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0 2 MEM M4K_X81_Y4 0 " "Info: 2: + IC(1.304 ns) + CELL(0.472 ns) = 2.623 ns; Loc. = M4K_X81_Y4; Fanout = 0; MEM Node = 'GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.776 ns" { 2_RX_CLK GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.319 ns ( 50.29 % ) " "Info: Total cell delay = 1.319 ns ( 50.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.304 ns ( 49.71 % ) " "Info: Total interconnect delay = 1.304 ns ( 49.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.623 ns" { 2_RX_CLK GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.623 ns" { 2_RX_CLK {} 2_RX_CLK~combout {} GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 1.304ns } { 0.000ns 0.847ns 0.472ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "2_RX_CLK source 2.632 ns - Longest memory " "Info: - Longest clock path from clock \"2_RX_CLK\" to source memory is 2.632 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns 2_RX_CLK 1 CLK PIN_AJ5 42 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_AJ5; Fanout = 42; CLK Node = '2_RX_CLK'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 2_RX_CLK } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -464 3136 3304 -448 "2_RX_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.304 ns) + CELL(0.481 ns) 2.632 ns GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0 2 MEM M4K_X81_Y4 1 " "Info: 2: + IC(1.304 ns) + CELL(0.481 ns) = 2.632 ns; Loc. = M4K_X81_Y4; Fanout = 1; MEM Node = 'GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.785 ns" { 2_RX_CLK GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.328 ns ( 50.46 % ) " "Info: Total cell delay = 1.328 ns ( 50.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.304 ns ( 49.54 % ) " "Info: Total interconnect delay = 1.304 ns ( 49.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.632 ns" { 2_RX_CLK GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.632 ns" { 2_RX_CLK {} 2_RX_CLK~combout {} GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.304ns } { 0.000ns 0.847ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.623 ns" { 2_RX_CLK GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.623 ns" { 2_RX_CLK {} 2_RX_CLK~combout {} GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 1.304ns } { 0.000ns 0.847ns 0.472ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.632 ns" { 2_RX_CLK GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.632 ns" { 2_RX_CLK {} 2_RX_CLK~combout {} GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.304ns } { 0.000ns 0.847ns 0.481ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.903 ns" { GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.903 ns" { GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 1.903ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.623 ns" { 2_RX_CLK GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.623 ns" { 2_RX_CLK {} 2_RX_CLK~combout {} GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 1.304ns } { 0.000ns 0.847ns 0.472ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.632 ns" { 2_RX_CLK GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.632 ns" { 2_RX_CLK {} 2_RX_CLK~combout {} GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.304ns } { 0.000ns 0.847ns 0.481ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } {  } {  } "" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\] register sld_hub:auto_hub\|tdo 120.83 MHz 8.276 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 120.83 MHz between source register \"sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\]\" and destination register \"sld_hub:auto_hub\|tdo\" (period= 8.276 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.955 ns + Longest register register " "Info: + Longest register to register delay is 3.955 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\] 1 REG LCFF_X75_Y36_N15 31 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X75_Y36_N15; Fanout = 31; REG Node = 'sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.694 ns) + CELL(0.357 ns) 1.051 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable~0 2 COMB LCCOMB_X75_Y35_N28 18 " "Info: 2: + IC(0.694 ns) + CELL(0.357 ns) = 1.051 ns; Loc. = LCCOMB_X75_Y35_N28; Fanout = 18; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.051 ns" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 928 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.973 ns) + CELL(0.272 ns) 2.296 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~3 3 COMB LCCOMB_X75_Y37_N28 1 " "Info: 3: + IC(0.973 ns) + CELL(0.272 ns) = 2.296 ns; Loc. = LCCOMB_X75_Y37_N28; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.245 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.765 ns) + CELL(0.272 ns) 3.333 ns sld_hub:auto_hub\|tdo~1 4 COMB LCCOMB_X72_Y35_N8 1 " "Info: 4: + IC(0.765 ns) + CELL(0.272 ns) = 3.333 ns; Loc. = LCCOMB_X72_Y35_N8; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.037 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3 sld_hub:auto_hub|tdo~1 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.228 ns) 3.800 ns sld_hub:auto_hub\|tdo~5 5 COMB LCCOMB_X72_Y35_N4 1 " "Info: 5: + IC(0.239 ns) + CELL(0.228 ns) = 3.800 ns; Loc. = LCCOMB_X72_Y35_N4; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~5'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.467 ns" { sld_hub:auto_hub|tdo~1 sld_hub:auto_hub|tdo~5 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 3.955 ns sld_hub:auto_hub\|tdo 6 REG LCFF_X72_Y35_N5 2 " "Info: 6: + IC(0.000 ns) + CELL(0.155 ns) = 3.955 ns; Loc. = LCFF_X72_Y35_N5; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.284 ns ( 32.47 % ) " "Info: Total cell delay = 1.284 ns ( 32.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.671 ns ( 67.53 % ) " "Info: Total interconnect delay = 2.671 ns ( 67.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.955 ns" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3 sld_hub:auto_hub|tdo~1 sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.955 ns" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3 {} sld_hub:auto_hub|tdo~1 {} sld_hub:auto_hub|tdo~5 {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.694ns 0.973ns 0.765ns 0.239ns 0.000ns } { 0.000ns 0.357ns 0.272ns 0.272ns 0.228ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 2.789 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 2.789 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X0_Y34_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y34_N1; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 1409 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 1409; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.916 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.255 ns) + CELL(0.618 ns) 2.789 ns sld_hub:auto_hub\|tdo 3 REG LCFF_X72_Y35_N5 2 " "Info: 3: + IC(1.255 ns) + CELL(0.618 ns) = 2.789 ns; Loc. = LCFF_X72_Y35_N5; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.873 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 22.16 % ) " "Info: Total cell delay = 0.618 ns ( 22.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.171 ns ( 77.84 % ) " "Info: Total interconnect delay = 2.171 ns ( 77.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.789 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.789 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.916ns 1.255ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 2.788 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 2.788 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X0_Y34_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y34_N1; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 1409 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 1409; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.916 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.254 ns) + CELL(0.618 ns) 2.788 ns sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\] 3 REG LCFF_X75_Y36_N15 31 " "Info: 3: + IC(1.254 ns) + CELL(0.618 ns) = 2.788 ns; Loc. = LCFF_X75_Y36_N15; Fanout = 31; REG Node = 'sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.872 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 22.17 % ) " "Info: Total cell delay = 0.618 ns ( 22.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.170 ns ( 77.83 % ) " "Info: Total interconnect delay = 2.170 ns ( 77.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.788 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.788 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3] {} } { 0.000ns 0.916ns 1.254ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.789 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.789 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.916ns 1.255ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.788 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.788 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3] {} } { 0.000ns 0.916ns 1.254ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.955 ns" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3 sld_hub:auto_hub|tdo~1 sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.955 ns" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3 {} sld_hub:auto_hub|tdo~1 {} sld_hub:auto_hub|tdo~5 {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.694ns 0.973ns 0.765ns 0.239ns 0.000ns } { 0.000ns 0.357ns 0.272ns 0.272ns 0.228ns 0.155ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.789 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.789 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.916ns 1.255ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.788 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.788 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3] {} } { 0.000ns 0.916ns 1.254ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|\\buffer_manager:next_address\[2\] register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|\\buffer_manager:next_address\[2\] 341 ps " "Info: Minimum slack time is 341 ps for clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" between source register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|\\buffer_manager:next_address\[2\]\" and destination register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|\\buffer_manager:next_address\[2\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.396 ns + Shortest register register " "Info: + Shortest register to register delay is 0.396 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|\\buffer_manager:next_address\[2\] 1 REG LCFF_X79_Y37_N23 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X79_Y37_N23; Fanout = 6; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|\\buffer_manager:next_address\[2\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.241 ns) 0.241 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|offset_count~8 2 COMB LCCOMB_X79_Y37_N22 3 " "Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X79_Y37_N22; Fanout = 3; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|offset_count~8'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.241 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~8 } "NODE_NAME" } } { "sld_buffer_manager.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 338 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.396 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|\\buffer_manager:next_address\[2\] 3 REG LCFF_X79_Y37_N23 6 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X79_Y37_N23; Fanout = 6; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|\\buffer_manager:next_address\[2\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~8 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.396 ns ( 100.00 % ) " "Info: Total cell delay = 0.396 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.396 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~8 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.396 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~8 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.241ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.055 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.055 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll00:inst233\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll00:inst233\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 destination 3.153 ns + Longest register " "Info: + Longest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" to destination register is 3.153 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll00:inst233\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 16823 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G5; Fanout = 16823; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.232 ns) + CELL(0.618 ns) 3.153 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|\\buffer_manager:next_address\[2\] 3 REG LCFF_X79_Y37_N23 6 " "Info: 3: + IC(1.232 ns) + CELL(0.618 ns) = 3.153 ns; Loc. = LCFF_X79_Y37_N23; Fanout = 6; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|\\buffer_manager:next_address\[2\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.850 ns" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 19.60 % ) " "Info: Total cell delay = 0.618 ns ( 19.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.535 ns ( 80.40 % ) " "Info: Total interconnect delay = 2.535 ns ( 80.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.153 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.153 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] {} } { 0.000ns 1.303ns 1.232ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 source 3.153 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" to source register is 3.153 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll00:inst233\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 16823 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G5; Fanout = 16823; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.232 ns) + CELL(0.618 ns) 3.153 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|\\buffer_manager:next_address\[2\] 3 REG LCFF_X79_Y37_N23 6 " "Info: 3: + IC(1.232 ns) + CELL(0.618 ns) = 3.153 ns; Loc. = LCFF_X79_Y37_N23; Fanout = 6; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|\\buffer_manager:next_address\[2\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.850 ns" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 19.60 % ) " "Info: Total cell delay = 0.618 ns ( 19.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.535 ns ( 80.40 % ) " "Info: Total interconnect delay = 2.535 ns ( 80.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.153 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.153 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] {} } { 0.000ns 1.303ns 1.232ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.153 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.153 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] {} } { 0.000ns 1.303ns 1.232ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.153 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] {} } { 0.000ns 1.303ns 1.232ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } {  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } {  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.153 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.153 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] {} } { 0.000ns 1.303ns 1.232ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.153 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] {} } { 0.000ns 1.303ns 1.232ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.396 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~8 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.396 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~8 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.241ns 0.155ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.153 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.153 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] {} } { 0.000ns 1.303ns 1.232ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.153 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] {} } { 0.000ns 1.303ns 1.232ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "PLL_VME:inst22\|altpll:altpll_component\|_clk2 register vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[0\] register vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[0\] 554 ps " "Info: Minimum slack time is 554 ps for clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" between source register \"vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[0\]\" and destination register \"vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.609 ns + Shortest register register " "Info: + Shortest register to register delay is 0.609 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[0\] 1 REG LCFF_X24_Y35_N1 300 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y35_N1; Fanout = 300; REG Node = 'vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.512 ns) 0.512 ns vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|counter_comb_bita0 2 COMB LCCOMB_X24_Y35_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.512 ns) = 0.512 ns; Loc. = LCCOMB_X24_Y35_N0; Fanout = 1; COMB Node = 'vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|counter_comb_bita0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.512 ns" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.609 ns vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[0\] 3 REG LCFF_X24_Y35_N1 300 " "Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 0.609 ns; Loc. = LCFF_X24_Y35_N1; Fanout = 300; REG Node = 'vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.097 ns" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|counter_comb_bita0 vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.609 ns ( 100.00 % ) " "Info: Total cell delay = 0.609 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.609 ns" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|counter_comb_bita0 vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.609 ns" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[0] {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|counter_comb_bita0 {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.512ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.055 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.055 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_VME:inst22\|altpll:altpll_component\|_clk2 32.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" is 32.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_VME:inst22\|altpll:altpll_component\|_clk2 32.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" is 32.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_VME:inst22\|altpll:altpll_component\|_clk2 destination 4.119 ns + Longest register " "Info: + Longest clock path from clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" to destination register is 4.119 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_VME:inst22\|altpll:altpll_component\|_clk2 1 CLK PLL_11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_11; Fanout = 1; CLK Node = 'PLL_VME:inst22\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL_VME:inst22|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns PLL_VME:inst22\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G13 3088 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G13; Fanout = 3088; COMB Node = 'PLL_VME:inst22\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.271 ns) + CELL(0.712 ns) 3.286 ns dff_one:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X24_Y35_N25 6 " "Info: 3: + IC(1.271 ns) + CELL(0.712 ns) = 3.286 ns; Loc. = LCFF_X24_Y35_N25; Fanout = 6; REG Node = 'dff_one:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.983 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.618 ns) 4.119 ns vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[0\] 4 REG LCFF_X24_Y35_N1 300 " "Info: 4: + IC(0.215 ns) + CELL(0.618 ns) = 4.119 ns; Loc. = LCFF_X24_Y35_N1; Fanout = 300; REG Node = 'vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.833 ns" { dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.330 ns ( 32.29 % ) " "Info: Total cell delay = 1.330 ns ( 32.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.789 ns ( 67.71 % ) " "Info: Total interconnect delay = 2.789 ns ( 67.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.119 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.119 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[0] {} } { 0.000ns 1.303ns 1.271ns 0.215ns } { 0.000ns 0.000ns 0.712ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_VME:inst22\|altpll:altpll_component\|_clk2 source 4.119 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" to source register is 4.119 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_VME:inst22\|altpll:altpll_component\|_clk2 1 CLK PLL_11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_11; Fanout = 1; CLK Node = 'PLL_VME:inst22\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL_VME:inst22|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns PLL_VME:inst22\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G13 3088 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G13; Fanout = 3088; COMB Node = 'PLL_VME:inst22\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.271 ns) + CELL(0.712 ns) 3.286 ns dff_one:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X24_Y35_N25 6 " "Info: 3: + IC(1.271 ns) + CELL(0.712 ns) = 3.286 ns; Loc. = LCFF_X24_Y35_N25; Fanout = 6; REG Node = 'dff_one:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.983 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.618 ns) 4.119 ns vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[0\] 4 REG LCFF_X24_Y35_N1 300 " "Info: 4: + IC(0.215 ns) + CELL(0.618 ns) = 4.119 ns; Loc. = LCFF_X24_Y35_N1; Fanout = 300; REG Node = 'vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.833 ns" { dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.330 ns ( 32.29 % ) " "Info: Total cell delay = 1.330 ns ( 32.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.789 ns ( 67.71 % ) " "Info: Total interconnect delay = 2.789 ns ( 67.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.119 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.119 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[0] {} } { 0.000ns 1.303ns 1.271ns 0.215ns } { 0.000ns 0.000ns 0.712ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.119 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.119 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[0] {} } { 0.000ns 1.303ns 1.271ns 0.215ns } { 0.000ns 0.000ns 0.712ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.119 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[0] {} } { 0.000ns 1.303ns 1.271ns 0.215ns } { 0.000ns 0.000ns 0.712ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.119 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.119 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[0] {} } { 0.000ns 1.303ns 1.271ns 0.215ns } { 0.000ns 0.000ns 0.712ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.119 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[0] {} } { 0.000ns 1.303ns 1.271ns 0.215ns } { 0.000ns 0.000ns 0.712ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.609 ns" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|counter_comb_bita0 vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.609 ns" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[0] {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|counter_comb_bita0 {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.512ns 0.097ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.119 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.119 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[0] {} } { 0.000ns 1.303ns 1.271ns 0.215ns } { 0.000ns 0.000ns 0.712ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.119 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[0] {} } { 0.000ns 1.303ns 1.271ns 0.215ns } { 0.000ns 0.000ns 0.712ns 0.618ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk0 register fanout_clock_phase_sw:inst141\|dff16:inst40\|lpm_ff:lpm_ff_component\|dffs\[15\] register fanout_clock_phase_sw:inst141\|dff16:inst42\|lpm_ff:lpm_ff_component\|dffs\[15\] 350 ps " "Info: Minimum slack time is 350 ps for clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk0\" between source register \"fanout_clock_phase_sw:inst141\|dff16:inst40\|lpm_ff:lpm_ff_component\|dffs\[15\]\" and destination register \"fanout_clock_phase_sw:inst141\|dff16:inst42\|lpm_ff:lpm_ff_component\|dffs\[15\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.405 ns + Shortest register register " "Info: + Shortest register to register delay is 0.405 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fanout_clock_phase_sw:inst141\|dff16:inst40\|lpm_ff:lpm_ff_component\|dffs\[15\] 1 REG LCFF_X51_Y20_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X51_Y20_N5; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff16:inst40\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fanout_clock_phase_sw:inst141|dff16:inst40|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 0.250 ns fanout_clock_phase_sw:inst141\|dff16:inst42\|lpm_ff:lpm_ff_component\|dffs\[15\]~feeder 2 COMB LCCOMB_X51_Y20_N6 1 " "Info: 2: + IC(0.197 ns) + CELL(0.053 ns) = 0.250 ns; Loc. = LCCOMB_X51_Y20_N6; Fanout = 1; COMB Node = 'fanout_clock_phase_sw:inst141\|dff16:inst42\|lpm_ff:lpm_ff_component\|dffs\[15\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.250 ns" { fanout_clock_phase_sw:inst141|dff16:inst40|lpm_ff:lpm_ff_component|dffs[15] fanout_clock_phase_sw:inst141|dff16:inst42|lpm_ff:lpm_ff_component|dffs[15]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.405 ns fanout_clock_phase_sw:inst141\|dff16:inst42\|lpm_ff:lpm_ff_component\|dffs\[15\] 3 REG LCFF_X51_Y20_N7 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.405 ns; Loc. = LCFF_X51_Y20_N7; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff16:inst42\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { fanout_clock_phase_sw:inst141|dff16:inst42|lpm_ff:lpm_ff_component|dffs[15]~feeder fanout_clock_phase_sw:inst141|dff16:inst42|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 51.36 % ) " "Info: Total cell delay = 0.208 ns ( 51.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.197 ns ( 48.64 % ) " "Info: Total interconnect delay = 0.197 ns ( 48.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.405 ns" { fanout_clock_phase_sw:inst141|dff16:inst40|lpm_ff:lpm_ff_component|dffs[15] fanout_clock_phase_sw:inst141|dff16:inst42|lpm_ff:lpm_ff_component|dffs[15]~feeder fanout_clock_phase_sw:inst141|dff16:inst42|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.405 ns" { fanout_clock_phase_sw:inst141|dff16:inst40|lpm_ff:lpm_ff_component|dffs[15] {} fanout_clock_phase_sw:inst141|dff16:inst42|lpm_ff:lpm_ff_component|dffs[15]~feeder {} fanout_clock_phase_sw:inst141|dff16:inst42|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.197ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.055 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.055 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll_fanout:inst514\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll_fanout:inst514\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk0 destination 3.165 ns + Longest register " "Info: + Longest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk0\" to destination register is 3.165 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk0 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G4 8 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.244 ns) + CELL(0.618 ns) 3.165 ns fanout_clock_phase_sw:inst141\|dff16:inst42\|lpm_ff:lpm_ff_component\|dffs\[15\] 3 REG LCFF_X51_Y20_N7 1 " "Info: 3: + IC(1.244 ns) + CELL(0.618 ns) = 3.165 ns; Loc. = LCFF_X51_Y20_N7; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff16:inst42\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.862 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst141|dff16:inst42|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 19.53 % ) " "Info: Total cell delay = 0.618 ns ( 19.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.547 ns ( 80.47 % ) " "Info: Total interconnect delay = 2.547 ns ( 80.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.165 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst141|dff16:inst42|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.165 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 {} altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl {} fanout_clock_phase_sw:inst141|dff16:inst42|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 1.303ns 1.244ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk0 source 3.165 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk0\" to source register is 3.165 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk0 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G4 8 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.244 ns) + CELL(0.618 ns) 3.165 ns fanout_clock_phase_sw:inst141\|dff16:inst40\|lpm_ff:lpm_ff_component\|dffs\[15\] 3 REG LCFF_X51_Y20_N5 1 " "Info: 3: + IC(1.244 ns) + CELL(0.618 ns) = 3.165 ns; Loc. = LCFF_X51_Y20_N5; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff16:inst40\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.862 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst141|dff16:inst40|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 19.53 % ) " "Info: Total cell delay = 0.618 ns ( 19.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.547 ns ( 80.47 % ) " "Info: Total interconnect delay = 2.547 ns ( 80.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.165 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst141|dff16:inst40|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.165 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 {} altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl {} fanout_clock_phase_sw:inst141|dff16:inst40|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 1.303ns 1.244ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.165 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst141|dff16:inst42|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.165 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 {} altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl {} fanout_clock_phase_sw:inst141|dff16:inst42|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 1.303ns 1.244ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.165 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst141|dff16:inst40|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.165 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 {} altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl {} fanout_clock_phase_sw:inst141|dff16:inst40|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 1.303ns 1.244ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.165 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst141|dff16:inst42|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.165 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 {} altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl {} fanout_clock_phase_sw:inst141|dff16:inst42|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 1.303ns 1.244ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.165 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst141|dff16:inst40|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.165 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 {} altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl {} fanout_clock_phase_sw:inst141|dff16:inst40|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 1.303ns 1.244ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.405 ns" { fanout_clock_phase_sw:inst141|dff16:inst40|lpm_ff:lpm_ff_component|dffs[15] fanout_clock_phase_sw:inst141|dff16:inst42|lpm_ff:lpm_ff_component|dffs[15]~feeder fanout_clock_phase_sw:inst141|dff16:inst42|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.405 ns" { fanout_clock_phase_sw:inst141|dff16:inst40|lpm_ff:lpm_ff_component|dffs[15] {} fanout_clock_phase_sw:inst141|dff16:inst42|lpm_ff:lpm_ff_component|dffs[15]~feeder {} fanout_clock_phase_sw:inst141|dff16:inst42|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.197ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.165 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst141|dff16:inst42|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.165 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 {} altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl {} fanout_clock_phase_sw:inst141|dff16:inst42|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 1.303ns 1.244ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.165 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst141|dff16:inst40|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.165 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 {} altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl {} fanout_clock_phase_sw:inst141|dff16:inst40|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 1.303ns 1.244ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk1 register fanout_clock_phase_sw:inst141\|dff_one:inst66\|lpm_ff:lpm_ff_component\|dffs\[0\] register fanout_clock_phase_sw:inst141\|dff16:inst41\|lpm_ff:lpm_ff_component\|dffs\[15\] 351 ps " "Info: Minimum slack time is 351 ps for clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk1\" between source register \"fanout_clock_phase_sw:inst141\|dff_one:inst66\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"fanout_clock_phase_sw:inst141\|dff16:inst41\|lpm_ff:lpm_ff_component\|dffs\[15\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.406 ns + Shortest register register " "Info: + Shortest register to register delay is 0.406 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fanout_clock_phase_sw:inst141\|dff_one:inst66\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X48_Y21_N15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X48_Y21_N15; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst66\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fanout_clock_phase_sw:inst141|dff_one:inst66|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.198 ns) + CELL(0.053 ns) 0.251 ns fanout_clock_phase_sw:inst141\|dff16:inst41\|lpm_ff:lpm_ff_component\|dffs\[15\]~feeder 2 COMB LCCOMB_X48_Y21_N12 1 " "Info: 2: + IC(0.198 ns) + CELL(0.053 ns) = 0.251 ns; Loc. = LCCOMB_X48_Y21_N12; Fanout = 1; COMB Node = 'fanout_clock_phase_sw:inst141\|dff16:inst41\|lpm_ff:lpm_ff_component\|dffs\[15\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.251 ns" { fanout_clock_phase_sw:inst141|dff_one:inst66|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.406 ns fanout_clock_phase_sw:inst141\|dff16:inst41\|lpm_ff:lpm_ff_component\|dffs\[15\] 3 REG LCFF_X48_Y21_N13 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.406 ns; Loc. = LCFF_X48_Y21_N13; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff16:inst41\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { fanout_clock_phase_sw:inst141|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15]~feeder fanout_clock_phase_sw:inst141|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 51.23 % ) " "Info: Total cell delay = 0.208 ns ( 51.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.198 ns ( 48.77 % ) " "Info: Total interconnect delay = 0.198 ns ( 48.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.406 ns" { fanout_clock_phase_sw:inst141|dff_one:inst66|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15]~feeder fanout_clock_phase_sw:inst141|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.406 ns" { fanout_clock_phase_sw:inst141|dff_one:inst66|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst141|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15]~feeder {} fanout_clock_phase_sw:inst141|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.198ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.055 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.055 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 1.333 ns " "Info: + Latch edge is 1.333 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll_fanout:inst514\|altpll:altpll_component\|_clk1 8.000 ns 1.333 ns  50 " "Info: Clock period of Destination clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk1\" is 8.000 ns with  offset of 1.333 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 60.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 60.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 1.333 ns " "Info: - Launch edge is 1.333 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll_fanout:inst514\|altpll:altpll_component\|_clk1 8.000 ns 1.333 ns  50 " "Info: Clock period of Source clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk1\" is 8.000 ns with  offset of 1.333 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 60.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 60.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk1 destination 3.154 ns + Longest register " "Info: + Longest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk1\" to destination register is 3.154 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk1 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.233 ns) + CELL(0.618 ns) 3.154 ns fanout_clock_phase_sw:inst141\|dff16:inst41\|lpm_ff:lpm_ff_component\|dffs\[15\] 3 REG LCFF_X48_Y21_N13 1 " "Info: 3: + IC(1.233 ns) + CELL(0.618 ns) = 3.154 ns; Loc. = LCFF_X48_Y21_N13; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff16:inst41\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.851 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst141|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 19.59 % ) " "Info: Total cell delay = 0.618 ns ( 19.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.536 ns ( 80.41 % ) " "Info: Total interconnect delay = 2.536 ns ( 80.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.154 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst141|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.154 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 {} altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl {} fanout_clock_phase_sw:inst141|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 1.303ns 1.233ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk1 source 3.154 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk1\" to source register is 3.154 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk1 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.233 ns) + CELL(0.618 ns) 3.154 ns fanout_clock_phase_sw:inst141\|dff_one:inst66\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X48_Y21_N15 1 " "Info: 3: + IC(1.233 ns) + CELL(0.618 ns) = 3.154 ns; Loc. = LCFF_X48_Y21_N15; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst66\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.851 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst66|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 19.59 % ) " "Info: Total cell delay = 0.618 ns ( 19.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.536 ns ( 80.41 % ) " "Info: Total interconnect delay = 2.536 ns ( 80.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.154 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst66|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.154 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 {} altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst66|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.233ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.154 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst141|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.154 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 {} altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl {} fanout_clock_phase_sw:inst141|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 1.303ns 1.233ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.154 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst66|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.154 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 {} altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst66|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.233ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.154 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst141|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.154 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 {} altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl {} fanout_clock_phase_sw:inst141|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 1.303ns 1.233ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.154 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst66|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.154 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 {} altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst66|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.233ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.406 ns" { fanout_clock_phase_sw:inst141|dff_one:inst66|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15]~feeder fanout_clock_phase_sw:inst141|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.406 ns" { fanout_clock_phase_sw:inst141|dff_one:inst66|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst141|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15]~feeder {} fanout_clock_phase_sw:inst141|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.198ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.154 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst141|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.154 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 {} altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl {} fanout_clock_phase_sw:inst141|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 1.303ns 1.233ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.154 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst66|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.154 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 {} altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst66|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.233ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk2 register fanout_clock_phase_sw:inst150\|dff_one:inst68\|lpm_ff:lpm_ff_component\|dffs\[0\] register fanout_clock_phase_sw:inst150\|dff16:inst44\|lpm_ff:lpm_ff_component\|dffs\[15\] 353 ps " "Info: Minimum slack time is 353 ps for clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk2\" between source register \"fanout_clock_phase_sw:inst150\|dff_one:inst68\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"fanout_clock_phase_sw:inst150\|dff16:inst44\|lpm_ff:lpm_ff_component\|dffs\[15\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.408 ns + Shortest register register " "Info: + Shortest register to register delay is 0.408 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fanout_clock_phase_sw:inst150\|dff_one:inst68\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X48_Y20_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X48_Y20_N17; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst68\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fanout_clock_phase_sw:inst150|dff_one:inst68|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.053 ns) 0.253 ns fanout_clock_phase_sw:inst150\|dff16:inst44\|lpm_ff:lpm_ff_component\|dffs\[15\]~feeder 2 COMB LCCOMB_X48_Y20_N24 1 " "Info: 2: + IC(0.200 ns) + CELL(0.053 ns) = 0.253 ns; Loc. = LCCOMB_X48_Y20_N24; Fanout = 1; COMB Node = 'fanout_clock_phase_sw:inst150\|dff16:inst44\|lpm_ff:lpm_ff_component\|dffs\[15\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.253 ns" { fanout_clock_phase_sw:inst150|dff_one:inst68|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff16:inst44|lpm_ff:lpm_ff_component|dffs[15]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.408 ns fanout_clock_phase_sw:inst150\|dff16:inst44\|lpm_ff:lpm_ff_component\|dffs\[15\] 3 REG LCFF_X48_Y20_N25 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.408 ns; Loc. = LCFF_X48_Y20_N25; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff16:inst44\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { fanout_clock_phase_sw:inst150|dff16:inst44|lpm_ff:lpm_ff_component|dffs[15]~feeder fanout_clock_phase_sw:inst150|dff16:inst44|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 50.98 % ) " "Info: Total cell delay = 0.208 ns ( 50.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 49.02 % ) " "Info: Total interconnect delay = 0.200 ns ( 49.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.408 ns" { fanout_clock_phase_sw:inst150|dff_one:inst68|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff16:inst44|lpm_ff:lpm_ff_component|dffs[15]~feeder fanout_clock_phase_sw:inst150|dff16:inst44|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.408 ns" { fanout_clock_phase_sw:inst150|dff_one:inst68|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst150|dff16:inst44|lpm_ff:lpm_ff_component|dffs[15]~feeder {} fanout_clock_phase_sw:inst150|dff16:inst44|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.200ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.055 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.055 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 2.667 ns " "Info: + Latch edge is 2.667 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll_fanout:inst514\|altpll:altpll_component\|_clk2 8.000 ns 2.667 ns  50 " "Info: Clock period of Destination clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk2\" is 8.000 ns with  offset of 2.667 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 120.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 120.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 2.667 ns " "Info: - Launch edge is 2.667 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll_fanout:inst514\|altpll:altpll_component\|_clk2 8.000 ns 2.667 ns  50 " "Info: Clock period of Source clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk2\" is 8.000 ns with  offset of 2.667 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 120.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 120.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk2 destination 2.886 ns + Longest register " "Info: + Longest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk2\" to destination register is 2.886 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk2 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.000 ns) 1.300 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_R13 8 " "Info: 2: + IC(1.300 ns) + CELL(0.000 ns) = 1.300 ns; Loc. = CLKCTRL_R13; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.300 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.618 ns) 2.886 ns fanout_clock_phase_sw:inst150\|dff16:inst44\|lpm_ff:lpm_ff_component\|dffs\[15\] 3 REG LCFF_X48_Y20_N25 1 " "Info: 3: + IC(0.968 ns) + CELL(0.618 ns) = 2.886 ns; Loc. = LCFF_X48_Y20_N25; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff16:inst44\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.586 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff16:inst44|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 21.41 % ) " "Info: Total cell delay = 0.618 ns ( 21.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.268 ns ( 78.59 % ) " "Info: Total interconnect delay = 2.268 ns ( 78.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.886 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff16:inst44|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.886 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 {} altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl {} fanout_clock_phase_sw:inst150|dff16:inst44|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 1.300ns 0.968ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk2 source 2.886 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk2\" to source register is 2.886 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk2 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.000 ns) 1.300 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_R13 8 " "Info: 2: + IC(1.300 ns) + CELL(0.000 ns) = 1.300 ns; Loc. = CLKCTRL_R13; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.300 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.618 ns) 2.886 ns fanout_clock_phase_sw:inst150\|dff_one:inst68\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X48_Y20_N17 1 " "Info: 3: + IC(0.968 ns) + CELL(0.618 ns) = 2.886 ns; Loc. = LCFF_X48_Y20_N17; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst68\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.586 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst68|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 21.41 % ) " "Info: Total cell delay = 0.618 ns ( 21.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.268 ns ( 78.59 % ) " "Info: Total interconnect delay = 2.268 ns ( 78.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.886 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst68|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.886 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 {} altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst68|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.968ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.886 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff16:inst44|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.886 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 {} altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl {} fanout_clock_phase_sw:inst150|dff16:inst44|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 1.300ns 0.968ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.886 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst68|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.886 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 {} altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst68|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.968ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.886 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff16:inst44|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.886 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 {} altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl {} fanout_clock_phase_sw:inst150|dff16:inst44|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 1.300ns 0.968ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.886 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst68|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.886 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 {} altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst68|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.968ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.408 ns" { fanout_clock_phase_sw:inst150|dff_one:inst68|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff16:inst44|lpm_ff:lpm_ff_component|dffs[15]~feeder fanout_clock_phase_sw:inst150|dff16:inst44|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.408 ns" { fanout_clock_phase_sw:inst150|dff_one:inst68|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst150|dff16:inst44|lpm_ff:lpm_ff_component|dffs[15]~feeder {} fanout_clock_phase_sw:inst150|dff16:inst44|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.200ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.886 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff16:inst44|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.886 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 {} altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl {} fanout_clock_phase_sw:inst150|dff16:inst44|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 1.300ns 0.968ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.886 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst68|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.886 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 {} altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst68|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.968ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk3 register fanout_clock_phase_sw:inst141\|dff_one:inst69\|lpm_ff:lpm_ff_component\|dffs\[0\] register fanout_clock_phase_sw:inst141\|dff_one:inst70\|lpm_ff:lpm_ff_component\|dffs\[0\] 355 ps " "Info: Minimum slack time is 355 ps for clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk3\" between source register \"fanout_clock_phase_sw:inst141\|dff_one:inst69\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"fanout_clock_phase_sw:inst141\|dff_one:inst70\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.410 ns + Shortest register register " "Info: + Shortest register to register delay is 0.410 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fanout_clock_phase_sw:inst141\|dff_one:inst69\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X48_Y20_N15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X48_Y20_N15; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst69\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fanout_clock_phase_sw:inst141|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.202 ns) + CELL(0.053 ns) 0.255 ns fanout_clock_phase_sw:inst141\|dff_one:inst70\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder 2 COMB LCCOMB_X48_Y20_N12 1 " "Info: 2: + IC(0.202 ns) + CELL(0.053 ns) = 0.255 ns; Loc. = LCCOMB_X48_Y20_N12; Fanout = 1; COMB Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst70\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.255 ns" { fanout_clock_phase_sw:inst141|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.410 ns fanout_clock_phase_sw:inst141\|dff_one:inst70\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X48_Y20_N13 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.410 ns; Loc. = LCFF_X48_Y20_N13; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst70\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { fanout_clock_phase_sw:inst141|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst141|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 50.73 % ) " "Info: Total cell delay = 0.208 ns ( 50.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.202 ns ( 49.27 % ) " "Info: Total interconnect delay = 0.202 ns ( 49.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { fanout_clock_phase_sw:inst141|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst141|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.410 ns" { fanout_clock_phase_sw:inst141|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst141|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst141|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.202ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.055 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.055 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 4.000 ns " "Info: + Latch edge is 4.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll_fanout:inst514\|altpll:altpll_component\|_clk3 8.000 ns 4.000 ns  50 " "Info: Clock period of Destination clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk3\" is 8.000 ns with  offset of 4.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 180.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 180.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 4.000 ns " "Info: - Launch edge is 4.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll_fanout:inst514\|altpll:altpll_component\|_clk3 8.000 ns 4.000 ns  50 " "Info: Clock period of Source clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk3\" is 8.000 ns with  offset of 4.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 180.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 180.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk3 destination 2.873 ns + Longest register " "Info: + Longest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk3\" to destination register is 2.873 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk3 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk3 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.000 ns) 1.300 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk3~clkctrl 2 COMB CLKCTRL_R15 8 " "Info: 2: + IC(1.300 ns) + CELL(0.000 ns) = 1.300 ns; Loc. = CLKCTRL_R15; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk3~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.300 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.955 ns) + CELL(0.618 ns) 2.873 ns fanout_clock_phase_sw:inst141\|dff_one:inst70\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X48_Y20_N13 1 " "Info: 3: + IC(0.955 ns) + CELL(0.618 ns) = 2.873 ns; Loc. = LCFF_X48_Y20_N13; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst70\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.573 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 21.51 % ) " "Info: Total cell delay = 0.618 ns ( 21.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.255 ns ( 78.49 % ) " "Info: Total interconnect delay = 2.255 ns ( 78.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.873 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.873 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 {} altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.955ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk3 source 2.873 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk3\" to source register is 2.873 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk3 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk3 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.000 ns) 1.300 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk3~clkctrl 2 COMB CLKCTRL_R15 8 " "Info: 2: + IC(1.300 ns) + CELL(0.000 ns) = 1.300 ns; Loc. = CLKCTRL_R15; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk3~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.300 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.955 ns) + CELL(0.618 ns) 2.873 ns fanout_clock_phase_sw:inst141\|dff_one:inst69\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X48_Y20_N15 1 " "Info: 3: + IC(0.955 ns) + CELL(0.618 ns) = 2.873 ns; Loc. = LCFF_X48_Y20_N15; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst69\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.573 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 21.51 % ) " "Info: Total cell delay = 0.618 ns ( 21.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.255 ns ( 78.49 % ) " "Info: Total interconnect delay = 2.255 ns ( 78.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.873 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.873 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 {} altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.955ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.873 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.873 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 {} altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.955ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.873 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.873 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 {} altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.955ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.873 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.873 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 {} altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.955ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.873 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.873 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 {} altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.955ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { fanout_clock_phase_sw:inst141|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst141|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.410 ns" { fanout_clock_phase_sw:inst141|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst141|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst141|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.202ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.873 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.873 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 {} altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.955ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.873 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.873 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 {} altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.955ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk4 register fanout_clock_phase_sw:inst150\|dff_one:inst71\|lpm_ff:lpm_ff_component\|dffs\[0\] register fanout_clock_phase_sw:inst150\|dff_one:inst72\|lpm_ff:lpm_ff_component\|dffs\[0\] 357 ps " "Info: Minimum slack time is 357 ps for clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk4\" between source register \"fanout_clock_phase_sw:inst150\|dff_one:inst71\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"fanout_clock_phase_sw:inst150\|dff_one:inst72\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.412 ns + Shortest register register " "Info: + Shortest register to register delay is 0.412 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fanout_clock_phase_sw:inst150\|dff_one:inst71\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X52_Y20_N21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X52_Y20_N21; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst71\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fanout_clock_phase_sw:inst150|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.204 ns) + CELL(0.053 ns) 0.257 ns fanout_clock_phase_sw:inst150\|dff_one:inst72\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder 2 COMB LCCOMB_X52_Y20_N22 1 " "Info: 2: + IC(0.204 ns) + CELL(0.053 ns) = 0.257 ns; Loc. = LCCOMB_X52_Y20_N22; Fanout = 1; COMB Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst72\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.257 ns" { fanout_clock_phase_sw:inst150|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.412 ns fanout_clock_phase_sw:inst150\|dff_one:inst72\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X52_Y20_N23 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.412 ns; Loc. = LCFF_X52_Y20_N23; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst72\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { fanout_clock_phase_sw:inst150|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst150|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 50.49 % ) " "Info: Total cell delay = 0.208 ns ( 50.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.204 ns ( 49.51 % ) " "Info: Total interconnect delay = 0.204 ns ( 49.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.412 ns" { fanout_clock_phase_sw:inst150|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst150|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.412 ns" { fanout_clock_phase_sw:inst150|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst150|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst150|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.204ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.055 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.055 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 5.333 ns " "Info: + Latch edge is 5.333 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll_fanout:inst514\|altpll:altpll_component\|_clk4 8.000 ns 5.333 ns  50 " "Info: Clock period of Destination clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk4\" is 8.000 ns with  offset of 5.333 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 240.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 240.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 5.333 ns " "Info: - Launch edge is 5.333 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll_fanout:inst514\|altpll:altpll_component\|_clk4 8.000 ns 5.333 ns  50 " "Info: Clock period of Source clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk4\" is 8.000 ns with  offset of 5.333 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 240.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 240.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk4 destination 2.897 ns + Longest register " "Info: + Longest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk4\" to destination register is 2.897 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk4 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk4'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk4 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.000 ns) 1.300 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk4~clkctrl 2 COMB CLKCTRL_R14 8 " "Info: 2: + IC(1.300 ns) + CELL(0.000 ns) = 1.300 ns; Loc. = CLKCTRL_R14; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk4~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.300 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.618 ns) 2.897 ns fanout_clock_phase_sw:inst150\|dff_one:inst72\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X52_Y20_N23 1 " "Info: 3: + IC(0.979 ns) + CELL(0.618 ns) = 2.897 ns; Loc. = LCFF_X52_Y20_N23; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst72\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.597 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 21.33 % ) " "Info: Total cell delay = 0.618 ns ( 21.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.279 ns ( 78.67 % ) " "Info: Total interconnect delay = 2.279 ns ( 78.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.897 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.897 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 {} altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.979ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk4 source 2.897 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk4\" to source register is 2.897 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk4 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk4'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk4 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.000 ns) 1.300 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk4~clkctrl 2 COMB CLKCTRL_R14 8 " "Info: 2: + IC(1.300 ns) + CELL(0.000 ns) = 1.300 ns; Loc. = CLKCTRL_R14; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk4~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.300 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.618 ns) 2.897 ns fanout_clock_phase_sw:inst150\|dff_one:inst71\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X52_Y20_N21 1 " "Info: 3: + IC(0.979 ns) + CELL(0.618 ns) = 2.897 ns; Loc. = LCFF_X52_Y20_N21; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst71\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.597 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 21.33 % ) " "Info: Total cell delay = 0.618 ns ( 21.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.279 ns ( 78.67 % ) " "Info: Total interconnect delay = 2.279 ns ( 78.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.897 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.897 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 {} altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.979ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.897 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.897 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 {} altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.979ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.897 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.897 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 {} altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.979ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.897 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.897 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 {} altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.979ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.897 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.897 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 {} altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.979ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.412 ns" { fanout_clock_phase_sw:inst150|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst150|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.412 ns" { fanout_clock_phase_sw:inst150|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst150|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst150|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.204ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.897 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.897 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 {} altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst72|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.979ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.897 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.897 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 {} altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.979ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk5 register fanout_clock_phase_sw:inst141\|dff_one:inst74\|lpm_ff:lpm_ff_component\|dffs\[0\] register fanout_clock_phase_sw:inst141\|dff16:inst50\|lpm_ff:lpm_ff_component\|dffs\[15\] 355 ps " "Info: Minimum slack time is 355 ps for clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk5\" between source register \"fanout_clock_phase_sw:inst141\|dff_one:inst74\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"fanout_clock_phase_sw:inst141\|dff16:inst50\|lpm_ff:lpm_ff_component\|dffs\[15\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.410 ns + Shortest register register " "Info: + Shortest register to register delay is 0.410 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fanout_clock_phase_sw:inst141\|dff_one:inst74\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X52_Y20_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X52_Y20_N1; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst74\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.202 ns) + CELL(0.053 ns) 0.255 ns fanout_clock_phase_sw:inst141\|dff16:inst50\|lpm_ff:lpm_ff_component\|dffs\[15\]~feeder 2 COMB LCCOMB_X52_Y20_N26 1 " "Info: 2: + IC(0.202 ns) + CELL(0.053 ns) = 0.255 ns; Loc. = LCCOMB_X52_Y20_N26; Fanout = 1; COMB Node = 'fanout_clock_phase_sw:inst141\|dff16:inst50\|lpm_ff:lpm_ff_component\|dffs\[15\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.255 ns" { fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff16:inst50|lpm_ff:lpm_ff_component|dffs[15]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.410 ns fanout_clock_phase_sw:inst141\|dff16:inst50\|lpm_ff:lpm_ff_component\|dffs\[15\] 3 REG LCFF_X52_Y20_N27 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.410 ns; Loc. = LCFF_X52_Y20_N27; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff16:inst50\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { fanout_clock_phase_sw:inst141|dff16:inst50|lpm_ff:lpm_ff_component|dffs[15]~feeder fanout_clock_phase_sw:inst141|dff16:inst50|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 50.73 % ) " "Info: Total cell delay = 0.208 ns ( 50.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.202 ns ( 49.27 % ) " "Info: Total interconnect delay = 0.202 ns ( 49.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff16:inst50|lpm_ff:lpm_ff_component|dffs[15]~feeder fanout_clock_phase_sw:inst141|dff16:inst50|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.410 ns" { fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst141|dff16:inst50|lpm_ff:lpm_ff_component|dffs[15]~feeder {} fanout_clock_phase_sw:inst141|dff16:inst50|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.202ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.055 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.055 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 6.667 ns " "Info: + Latch edge is 6.667 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll_fanout:inst514\|altpll:altpll_component\|_clk5 8.000 ns 6.667 ns  50 " "Info: Clock period of Destination clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk5\" is 8.000 ns with  offset of 6.667 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 300.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 300.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 6.667 ns " "Info: - Launch edge is 6.667 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll_fanout:inst514\|altpll:altpll_component\|_clk5 8.000 ns 6.667 ns  50 " "Info: Clock period of Source clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk5\" is 8.000 ns with  offset of 6.667 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 300.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 300.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk5 destination 2.883 ns + Longest register " "Info: + Longest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk5\" to destination register is 2.883 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk5 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk5'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk5 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.000 ns) 1.300 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk5~clkctrl 2 COMB CLKCTRL_R12 8 " "Info: 2: + IC(1.300 ns) + CELL(0.000 ns) = 1.300 ns; Loc. = CLKCTRL_R12; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk5~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.300 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.965 ns) + CELL(0.618 ns) 2.883 ns fanout_clock_phase_sw:inst141\|dff16:inst50\|lpm_ff:lpm_ff_component\|dffs\[15\] 3 REG LCFF_X52_Y20_N27 1 " "Info: 3: + IC(0.965 ns) + CELL(0.618 ns) = 2.883 ns; Loc. = LCFF_X52_Y20_N27; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff16:inst50\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.583 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst141|dff16:inst50|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 21.44 % ) " "Info: Total cell delay = 0.618 ns ( 21.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.265 ns ( 78.56 % ) " "Info: Total interconnect delay = 2.265 ns ( 78.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.883 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst141|dff16:inst50|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.883 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 {} altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl {} fanout_clock_phase_sw:inst141|dff16:inst50|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 1.300ns 0.965ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk5 source 2.883 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk5\" to source register is 2.883 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk5 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk5'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk5 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.000 ns) 1.300 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk5~clkctrl 2 COMB CLKCTRL_R12 8 " "Info: 2: + IC(1.300 ns) + CELL(0.000 ns) = 1.300 ns; Loc. = CLKCTRL_R12; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk5~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.300 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.965 ns) + CELL(0.618 ns) 2.883 ns fanout_clock_phase_sw:inst141\|dff_one:inst74\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X52_Y20_N1 1 " "Info: 3: + IC(0.965 ns) + CELL(0.618 ns) = 2.883 ns; Loc. = LCFF_X52_Y20_N1; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst74\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.583 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 21.44 % ) " "Info: Total cell delay = 0.618 ns ( 21.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.265 ns ( 78.56 % ) " "Info: Total interconnect delay = 2.265 ns ( 78.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.883 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.883 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 {} altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.965ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.883 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst141|dff16:inst50|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.883 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 {} altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl {} fanout_clock_phase_sw:inst141|dff16:inst50|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 1.300ns 0.965ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.883 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.883 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 {} altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.965ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.883 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst141|dff16:inst50|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.883 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 {} altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl {} fanout_clock_phase_sw:inst141|dff16:inst50|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 1.300ns 0.965ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.883 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.883 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 {} altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.965ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff16:inst50|lpm_ff:lpm_ff_component|dffs[15]~feeder fanout_clock_phase_sw:inst141|dff16:inst50|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.410 ns" { fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst141|dff16:inst50|lpm_ff:lpm_ff_component|dffs[15]~feeder {} fanout_clock_phase_sw:inst141|dff16:inst50|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.202ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.883 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst141|dff16:inst50|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.883 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 {} altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl {} fanout_clock_phase_sw:inst141|dff16:inst50|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 1.300ns 0.965ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.883 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.883 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 {} altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.965ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "vme_interface:inst2\|valid_addr address\[27\] _as 9.078 ns register " "Info: tsu for register \"vme_interface:inst2\|valid_addr\" (data pin = \"address\[27\]\", clock pin = \"_as\") is 9.078 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.924 ns + Longest pin register " "Info: + Longest pin to register delay is 12.924 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns address\[27\] 1 PIN PIN_AH22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_AH22; Fanout = 1; PIN Node = 'address\[27\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[27] } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -872 560 728 -856 "address" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.925 ns) + CELL(0.357 ns) 8.119 ns vme_interface:inst2\|lpm_compare:comp\|cmpr_o9g:auto_generated\|aneb_result_wire\[0\]~0 2 COMB LCCOMB_X56_Y65_N16 1 " "Info: 2: + IC(6.925 ns) + CELL(0.357 ns) = 8.119 ns; Loc. = LCCOMB_X56_Y65_N16; Fanout = 1; COMB Node = 'vme_interface:inst2\|lpm_compare:comp\|cmpr_o9g:auto_generated\|aneb_result_wire\[0\]~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "7.282 ns" { address[27] vme_interface:inst2|lpm_compare:comp|cmpr_o9g:auto_generated|aneb_result_wire[0]~0 } "NODE_NAME" } } { "db/cmpr_o9g.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cmpr_o9g.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.378 ns) 8.855 ns vme_interface:inst2\|lpm_compare:comp\|cmpr_o9g:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X57_Y65_N28 1 " "Info: 3: + IC(0.358 ns) + CELL(0.378 ns) = 8.855 ns; Loc. = LCCOMB_X57_Y65_N28; Fanout = 1; COMB Node = 'vme_interface:inst2\|lpm_compare:comp\|cmpr_o9g:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.736 ns" { vme_interface:inst2|lpm_compare:comp|cmpr_o9g:auto_generated|aneb_result_wire[0]~0 vme_interface:inst2|lpm_compare:comp|cmpr_o9g:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_o9g.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cmpr_o9g.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.760 ns) + CELL(0.309 ns) 12.924 ns vme_interface:inst2\|valid_addr 4 REG LCFF_X25_Y37_N25 2 " "Info: 4: + IC(3.760 ns) + CELL(0.309 ns) = 12.924 ns; Loc. = LCFF_X25_Y37_N25; Fanout = 2; REG Node = 'vme_interface:inst2\|valid_addr'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.069 ns" { vme_interface:inst2|lpm_compare:comp|cmpr_o9g:auto_generated|aneb_result_wire[0] vme_interface:inst2|valid_addr } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 68 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.881 ns ( 14.55 % ) " "Info: Total cell delay = 1.881 ns ( 14.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.043 ns ( 85.45 % ) " "Info: Total interconnect delay = 11.043 ns ( 85.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "12.924 ns" { address[27] vme_interface:inst2|lpm_compare:comp|cmpr_o9g:auto_generated|aneb_result_wire[0]~0 vme_interface:inst2|lpm_compare:comp|cmpr_o9g:auto_generated|aneb_result_wire[0] vme_interface:inst2|valid_addr } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "12.924 ns" { address[27] {} address[27]~combout {} vme_interface:inst2|lpm_compare:comp|cmpr_o9g:auto_generated|aneb_result_wire[0]~0 {} vme_interface:inst2|lpm_compare:comp|cmpr_o9g:auto_generated|aneb_result_wire[0] {} vme_interface:inst2|valid_addr {} } { 0.000ns 0.000ns 6.925ns 0.358ns 3.760ns } { 0.000ns 0.837ns 0.357ns 0.378ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 68 3 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "_as destination 3.936 ns - Shortest register " "Info: - Shortest clock path from clock \"_as\" to destination register is 3.936 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.877 ns) 0.877 ns _as 1 CLK PIN_A29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.877 ns) = 0.877 ns; Loc. = PIN_A29; Fanout = 3; CLK Node = '_as'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { _as } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -792 560 728 -776 "_as" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.441 ns) + CELL(0.618 ns) 3.936 ns vme_interface:inst2\|valid_addr 2 REG LCFF_X25_Y37_N25 2 " "Info: 2: + IC(2.441 ns) + CELL(0.618 ns) = 3.936 ns; Loc. = LCFF_X25_Y37_N25; Fanout = 2; REG Node = 'vme_interface:inst2\|valid_addr'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.059 ns" { _as vme_interface:inst2|valid_addr } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 68 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.495 ns ( 37.98 % ) " "Info: Total cell delay = 1.495 ns ( 37.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.441 ns ( 62.02 % ) " "Info: Total interconnect delay = 2.441 ns ( 62.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.936 ns" { _as vme_interface:inst2|valid_addr } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.936 ns" { _as {} _as~combout {} vme_interface:inst2|valid_addr {} } { 0.000ns 0.000ns 2.441ns } { 0.000ns 0.877ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "12.924 ns" { address[27] vme_interface:inst2|lpm_compare:comp|cmpr_o9g:auto_generated|aneb_result_wire[0]~0 vme_interface:inst2|lpm_compare:comp|cmpr_o9g:auto_generated|aneb_result_wire[0] vme_interface:inst2|valid_addr } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "12.924 ns" { address[27] {} address[27]~combout {} vme_interface:inst2|lpm_compare:comp|cmpr_o9g:auto_generated|aneb_result_wire[0]~0 {} vme_interface:inst2|lpm_compare:comp|cmpr_o9g:auto_generated|aneb_result_wire[0] {} vme_interface:inst2|valid_addr {} } { 0.000ns 0.000ns 6.925ns 0.358ns 3.760ns } { 0.000ns 0.837ns 0.357ns 0.378ns 0.309ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.936 ns" { _as vme_interface:inst2|valid_addr } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.936 ns" { _as {} _as~combout {} vme_interface:inst2|valid_addr {} } { 0.000ns 0.000ns 2.441ns } { 0.000ns 0.877ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "_as vme_data\[25\] tdc_vme:inst57\|m_ctrlreg27\[25\] 29.228 ns register " "Info: tco from clock \"_as\" to destination pin \"vme_data\[25\]\" through register \"tdc_vme:inst57\|m_ctrlreg27\[25\]\" is 29.228 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "_as source 14.391 ns + Longest register " "Info: + Longest clock path from clock \"_as\" to source register is 14.391 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.877 ns) 0.877 ns _as 1 CLK PIN_A29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.877 ns) = 0.877 ns; Loc. = PIN_A29; Fanout = 3; CLK Node = '_as'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { _as } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -792 560 728 -776 "_as" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.441 ns) + CELL(0.712 ns) 4.030 ns vme_interface:inst2\|valid_addr 2 REG LCFF_X25_Y37_N25 2 " "Info: 2: + IC(2.441 ns) + CELL(0.712 ns) = 4.030 ns; Loc. = LCFF_X25_Y37_N25; Fanout = 2; REG Node = 'vme_interface:inst2\|valid_addr'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.153 ns" { _as vme_interface:inst2|valid_addr } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 68 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.241 ns) 4.271 ns vme_interface:inst2\|_modsel~2 3 COMB LOOP LCCOMB_X25_Y37_N24 25 " "Info: 3: + IC(0.000 ns) + CELL(0.241 ns) = 4.271 ns; Loc. = LCCOMB_X25_Y37_N24; Fanout = 25; COMB LOOP Node = 'vme_interface:inst2\|_modsel~2'" { { "Info" "ITDB_PART_OF_SCC" "vme_interface:inst2\|_modsel~2 LCCOMB_X25_Y37_N24 " "Info: Loc. = LCCOMB_X25_Y37_N24; Node \"vme_interface:inst2\|_modsel~2\"" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|_modsel~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|_modsel~2 } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 98 3 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.241 ns" { vme_interface:inst2|valid_addr vme_interface:inst2|_modsel~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.712 ns) 5.640 ns vme_interface:inst2\|vme_addr\[10\] 4 REG LCFF_X24_Y34_N13 198 " "Info: 4: + IC(0.657 ns) + CELL(0.712 ns) = 5.640 ns; Loc. = LCFF_X24_Y34_N13; Fanout = 198; REG Node = 'vme_interface:inst2\|vme_addr\[10\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.369 ns" { vme_interface:inst2|_modsel~2 vme_interface:inst2|vme_addr[10] } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.272 ns) 6.573 ns tdc_vme:inst57\|vme_reset~5 5 COMB LCCOMB_X24_Y37_N12 2 " "Info: 5: + IC(0.661 ns) + CELL(0.272 ns) = 6.573 ns; Loc. = LCCOMB_X24_Y37_N12; Fanout = 2; COMB Node = 'tdc_vme:inst57\|vme_reset~5'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.933 ns" { vme_interface:inst2|vme_addr[10] tdc_vme:inst57|vme_reset~5 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 586 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.345 ns) + CELL(0.272 ns) 7.190 ns tdc_vme:inst57\|vme_testdatamodewrite~0 6 COMB LCCOMB_X25_Y37_N8 5 " "Info: 6: + IC(0.345 ns) + CELL(0.272 ns) = 7.190 ns; Loc. = LCCOMB_X25_Y37_N8; Fanout = 5; COMB Node = 'tdc_vme:inst57\|vme_testdatamodewrite~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.617 ns" { tdc_vme:inst57|vme_reset~5 tdc_vme:inst57|vme_testdatamodewrite~0 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 371 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.603 ns) + CELL(0.154 ns) 7.947 ns tdc_vme:inst57\|vme_testmodewrite 7 COMB LCCOMB_X25_Y35_N18 1 " "Info: 7: + IC(0.603 ns) + CELL(0.154 ns) = 7.947 ns; Loc. = LCCOMB_X25_Y35_N18; Fanout = 1; COMB Node = 'tdc_vme:inst57\|vme_testmodewrite'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.757 ns" { tdc_vme:inst57|vme_testdatamodewrite~0 tdc_vme:inst57|vme_testmodewrite } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 364 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.712 ns) 8.881 ns tdc_vme:inst57\|testmodereg 8 REG LCFF_X25_Y35_N19 9 " "Info: 8: + IC(0.222 ns) + CELL(0.712 ns) = 8.881 ns; Loc. = LCFF_X25_Y35_N19; Fanout = 9; REG Node = 'tdc_vme:inst57\|testmodereg'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.934 ns" { tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 220 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.541 ns) + CELL(0.053 ns) 9.475 ns tdc_vme:inst57\|m_ctrlwrite47~0 9 COMB LCCOMB_X23_Y35_N28 24 " "Info: 9: + IC(0.541 ns) + CELL(0.053 ns) = 9.475 ns; Loc. = LCCOMB_X23_Y35_N28; Fanout = 24; COMB Node = 'tdc_vme:inst57\|m_ctrlwrite47~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.594 ns" { tdc_vme:inst57|testmodereg tdc_vme:inst57|m_ctrlwrite47~0 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 428 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.895 ns) + CELL(0.053 ns) 12.423 ns tdc_vme:inst57\|m_ctrlwrite27 10 COMB LCCOMB_X24_Y25_N22 32 " "Info: 10: + IC(2.895 ns) + CELL(0.053 ns) = 12.423 ns; Loc. = LCCOMB_X24_Y25_N22; Fanout = 32; COMB Node = 'tdc_vme:inst57\|m_ctrlwrite27'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.948 ns" { tdc_vme:inst57|m_ctrlwrite47~0 tdc_vme:inst57|m_ctrlwrite27 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 408 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.350 ns) + CELL(0.618 ns) 14.391 ns tdc_vme:inst57\|m_ctrlreg27\[25\] 11 REG LCFF_X24_Y25_N25 2 " "Info: 11: + IC(1.350 ns) + CELL(0.618 ns) = 14.391 ns; Loc. = LCFF_X24_Y25_N25; Fanout = 2; REG Node = 'tdc_vme:inst57\|m_ctrlreg27\[25\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.968 ns" { tdc_vme:inst57|m_ctrlwrite27 tdc_vme:inst57|m_ctrlreg27[25] } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 239 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.676 ns ( 32.49 % ) " "Info: Total cell delay = 4.676 ns ( 32.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.715 ns ( 67.51 % ) " "Info: Total interconnect delay = 9.715 ns ( 67.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "14.391 ns" { _as vme_interface:inst2|valid_addr vme_interface:inst2|_modsel~2 vme_interface:inst2|vme_addr[10] tdc_vme:inst57|vme_reset~5 tdc_vme:inst57|vme_testdatamodewrite~0 tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg tdc_vme:inst57|m_ctrlwrite47~0 tdc_vme:inst57|m_ctrlwrite27 tdc_vme:inst57|m_ctrlreg27[25] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "14.391 ns" { _as {} _as~combout {} vme_interface:inst2|valid_addr {} vme_interface:inst2|_modsel~2 {} vme_interface:inst2|vme_addr[10] {} tdc_vme:inst57|vme_reset~5 {} tdc_vme:inst57|vme_testdatamodewrite~0 {} tdc_vme:inst57|vme_testmodewrite {} tdc_vme:inst57|testmodereg {} tdc_vme:inst57|m_ctrlwrite47~0 {} tdc_vme:inst57|m_ctrlwrite27 {} tdc_vme:inst57|m_ctrlreg27[25] {} } { 0.000ns 0.000ns 2.441ns 0.000ns 0.657ns 0.661ns 0.345ns 0.603ns 0.222ns 0.541ns 2.895ns 1.350ns } { 0.000ns 0.877ns 0.712ns 0.241ns 0.712ns 0.272ns 0.272ns 0.154ns 0.712ns 0.053ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 239 14 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.743 ns + Longest register pin " "Info: + Longest register to pin delay is 14.743 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tdc_vme:inst57\|m_ctrlreg27\[25\] 1 REG LCFF_X24_Y25_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y25_N25; Fanout = 2; REG Node = 'tdc_vme:inst57\|m_ctrlreg27\[25\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tdc_vme:inst57|m_ctrlreg27[25] } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 239 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.354 ns) + CELL(0.272 ns) 1.626 ns tdc_vme:inst57\|dataout\[25\]~330 2 COMB LCCOMB_X26_Y18_N8 1 " "Info: 2: + IC(1.354 ns) + CELL(0.272 ns) = 1.626 ns; Loc. = LCCOMB_X26_Y18_N8; Fanout = 1; COMB Node = 'tdc_vme:inst57\|dataout\[25\]~330'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.626 ns" { tdc_vme:inst57|m_ctrlreg27[25] tdc_vme:inst57|dataout[25]~330 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 286 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.272 ns) 2.138 ns tdc_vme:inst57\|dataout\[25\]~335 3 COMB LCCOMB_X26_Y18_N18 1 " "Info: 3: + IC(0.240 ns) + CELL(0.272 ns) = 2.138 ns; Loc. = LCCOMB_X26_Y18_N18; Fanout = 1; COMB Node = 'tdc_vme:inst57\|dataout\[25\]~335'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.512 ns" { tdc_vme:inst57|dataout[25]~330 tdc_vme:inst57|dataout[25]~335 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 286 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.264 ns) + CELL(0.272 ns) 4.674 ns tdc_vme:inst57\|dataout\[25\]~342 4 COMB LCCOMB_X28_Y46_N8 1 " "Info: 4: + IC(2.264 ns) + CELL(0.272 ns) = 4.674 ns; Loc. = LCCOMB_X28_Y46_N8; Fanout = 1; COMB Node = 'tdc_vme:inst57\|dataout\[25\]~342'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.536 ns" { tdc_vme:inst57|dataout[25]~335 tdc_vme:inst57|dataout[25]~342 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 286 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.289 ns) + CELL(0.378 ns) 6.341 ns tdc_vme:inst57\|dataout\[25\]~343 5 COMB LCCOMB_X38_Y42_N18 1 " "Info: 5: + IC(1.289 ns) + CELL(0.378 ns) = 6.341 ns; Loc. = LCCOMB_X38_Y42_N18; Fanout = 1; COMB Node = 'tdc_vme:inst57\|dataout\[25\]~343'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.667 ns" { tdc_vme:inst57|dataout[25]~342 tdc_vme:inst57|dataout[25]~343 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 286 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.739 ns) + CELL(0.357 ns) 9.437 ns tdc_vme:inst57\|dataout\[25\]~354 6 COMB LCCOMB_X11_Y33_N4 1 " "Info: 6: + IC(2.739 ns) + CELL(0.357 ns) = 9.437 ns; Loc. = LCCOMB_X11_Y33_N4; Fanout = 1; COMB Node = 'tdc_vme:inst57\|dataout\[25\]~354'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.096 ns" { tdc_vme:inst57|dataout[25]~343 tdc_vme:inst57|dataout[25]~354 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 286 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.334 ns) + CELL(1.972 ns) 14.743 ns vme_data\[25\] 7 PIN PIN_AK20 0 " "Info: 7: + IC(3.334 ns) + CELL(1.972 ns) = 14.743 ns; Loc. = PIN_AK20; Fanout = 0; PIN Node = 'vme_data\[25\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.306 ns" { tdc_vme:inst57|dataout[25]~354 vme_data[25] } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -824 2152 2328 -808 "vme_data" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.523 ns ( 23.90 % ) " "Info: Total cell delay = 3.523 ns ( 23.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.220 ns ( 76.10 % ) " "Info: Total interconnect delay = 11.220 ns ( 76.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "14.743 ns" { tdc_vme:inst57|m_ctrlreg27[25] tdc_vme:inst57|dataout[25]~330 tdc_vme:inst57|dataout[25]~335 tdc_vme:inst57|dataout[25]~342 tdc_vme:inst57|dataout[25]~343 tdc_vme:inst57|dataout[25]~354 vme_data[25] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "14.743 ns" { tdc_vme:inst57|m_ctrlreg27[25] {} tdc_vme:inst57|dataout[25]~330 {} tdc_vme:inst57|dataout[25]~335 {} tdc_vme:inst57|dataout[25]~342 {} tdc_vme:inst57|dataout[25]~343 {} tdc_vme:inst57|dataout[25]~354 {} vme_data[25] {} } { 0.000ns 1.354ns 0.240ns 2.264ns 1.289ns 2.739ns 3.334ns } { 0.000ns 0.272ns 0.272ns 0.272ns 0.378ns 0.357ns 1.972ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "14.391 ns" { _as vme_interface:inst2|valid_addr vme_interface:inst2|_modsel~2 vme_interface:inst2|vme_addr[10] tdc_vme:inst57|vme_reset~5 tdc_vme:inst57|vme_testdatamodewrite~0 tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg tdc_vme:inst57|m_ctrlwrite47~0 tdc_vme:inst57|m_ctrlwrite27 tdc_vme:inst57|m_ctrlreg27[25] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "14.391 ns" { _as {} _as~combout {} vme_interface:inst2|valid_addr {} vme_interface:inst2|_modsel~2 {} vme_interface:inst2|vme_addr[10] {} tdc_vme:inst57|vme_reset~5 {} tdc_vme:inst57|vme_testdatamodewrite~0 {} tdc_vme:inst57|vme_testmodewrite {} tdc_vme:inst57|testmodereg {} tdc_vme:inst57|m_ctrlwrite47~0 {} tdc_vme:inst57|m_ctrlwrite27 {} tdc_vme:inst57|m_ctrlreg27[25] {} } { 0.000ns 0.000ns 2.441ns 0.000ns 0.657ns 0.661ns 0.345ns 0.603ns 0.222ns 0.541ns 2.895ns 1.350ns } { 0.000ns 0.877ns 0.712ns 0.241ns 0.712ns 0.272ns 0.272ns 0.154ns 0.712ns 0.053ns 0.053ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "14.743 ns" { tdc_vme:inst57|m_ctrlreg27[25] tdc_vme:inst57|dataout[25]~330 tdc_vme:inst57|dataout[25]~335 tdc_vme:inst57|dataout[25]~342 tdc_vme:inst57|dataout[25]~343 tdc_vme:inst57|dataout[25]~354 vme_data[25] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "14.743 ns" { tdc_vme:inst57|m_ctrlreg27[25] {} tdc_vme:inst57|dataout[25]~330 {} tdc_vme:inst57|dataout[25]~335 {} tdc_vme:inst57|dataout[25]~342 {} tdc_vme:inst57|dataout[25]~343 {} tdc_vme:inst57|dataout[25]~354 {} vme_data[25] {} } { 0.000ns 1.354ns 0.240ns 2.264ns 1.289ns 2.739ns 3.334ns } { 0.000ns 0.272ns 0.272ns 0.272ns 0.378ns 0.357ns 1.972ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "_ds\[0\] _dtack 12.140 ns Longest " "Info: Longest tpd from source pin \"_ds\[0\]\" to destination pin \"_dtack\" is 12.140 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns _ds\[0\] 1 CLK PIN_F19 4 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_F19; Fanout = 4; CLK Node = '_ds\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { _ds[0] } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -760 560 728 -744 "_ds" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.977 ns) 6.794 ns vme_interface:inst2\|_vme_data_str~2 2 COMB LOOP LCCOMB_X23_Y36_N20 7 " "Info: 2: + IC(0.000 ns) + CELL(5.977 ns) = 6.794 ns; Loc. = LCCOMB_X23_Y36_N20; Fanout = 7; COMB LOOP Node = 'vme_interface:inst2\|_vme_data_str~2'" { { "Info" "ITDB_PART_OF_SCC" "vme_interface:inst2\|_modsel~2 LCCOMB_X25_Y37_N24 " "Info: Loc. = LCCOMB_X25_Y37_N24; Node \"vme_interface:inst2\|_modsel~2\"" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|_modsel~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "vme_interface:inst2\|_vme_data_str~2 LCCOMB_X23_Y36_N20 " "Info: Loc. = LCCOMB_X23_Y36_N20; Node \"vme_interface:inst2\|_vme_data_str~2\"" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|_vme_data_str~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|_modsel~2 } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 98 3 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|_vme_data_str~2 } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 102 3 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.977 ns" { _ds[0] vme_interface:inst2|_vme_data_str~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.939 ns) + CELL(0.154 ns) 7.887 ns vme_interface:inst2\|\$00002~1 3 COMB LCCOMB_X23_Y43_N2 1 " "Info: 3: + IC(0.939 ns) + CELL(0.154 ns) = 7.887 ns; Loc. = LCCOMB_X23_Y43_N2; Fanout = 1; COMB Node = 'vme_interface:inst2\|\$00002~1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.093 ns" { vme_interface:inst2|_vme_data_str~2 vme_interface:inst2|$00002~1 } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 105 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.321 ns) + CELL(1.932 ns) 12.140 ns _dtack 4 PIN PIN_J20 0 " "Info: 4: + IC(2.321 ns) + CELL(1.932 ns) = 12.140 ns; Loc. = PIN_J20; Fanout = 0; PIN Node = '_dtack'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.253 ns" { vme_interface:inst2|$00002~1 _dtack } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -872 1064 1240 -856 "_dtack" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.880 ns ( 73.15 % ) " "Info: Total cell delay = 8.880 ns ( 73.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.260 ns ( 26.85 % ) " "Info: Total interconnect delay = 3.260 ns ( 26.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "12.140 ns" { _ds[0] vme_interface:inst2|_vme_data_str~2 vme_interface:inst2|$00002~1 _dtack } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "12.140 ns" { _ds[0] {} _ds[0]~combout {} vme_interface:inst2|_vme_data_str~2 {} vme_interface:inst2|$00002~1 {} _dtack {} } { 0.000ns 0.000ns 0.000ns 0.939ns 2.321ns } { 0.000ns 0.817ns 5.977ns 0.154ns 1.932ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "tdc_vme:inst57\|m_ctrlreg23\[22\] vme_data\[22\] _as 9.127 ns register " "Info: th for register \"tdc_vme:inst57\|m_ctrlreg23\[22\]\" (data pin = \"vme_data\[22\]\", clock pin = \"_as\") is 9.127 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "_as destination 14.521 ns + Longest register " "Info: + Longest clock path from clock \"_as\" to destination register is 14.521 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.877 ns) 0.877 ns _as 1 CLK PIN_A29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.877 ns) = 0.877 ns; Loc. = PIN_A29; Fanout = 3; CLK Node = '_as'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { _as } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -792 560 728 -776 "_as" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.441 ns) + CELL(0.712 ns) 4.030 ns vme_interface:inst2\|valid_addr 2 REG LCFF_X25_Y37_N25 2 " "Info: 2: + IC(2.441 ns) + CELL(0.712 ns) = 4.030 ns; Loc. = LCFF_X25_Y37_N25; Fanout = 2; REG Node = 'vme_interface:inst2\|valid_addr'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.153 ns" { _as vme_interface:inst2|valid_addr } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 68 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.241 ns) 4.271 ns vme_interface:inst2\|_modsel~2 3 COMB LOOP LCCOMB_X25_Y37_N24 25 " "Info: 3: + IC(0.000 ns) + CELL(0.241 ns) = 4.271 ns; Loc. = LCCOMB_X25_Y37_N24; Fanout = 25; COMB LOOP Node = 'vme_interface:inst2\|_modsel~2'" { { "Info" "ITDB_PART_OF_SCC" "vme_interface:inst2\|_modsel~2 LCCOMB_X25_Y37_N24 " "Info: Loc. = LCCOMB_X25_Y37_N24; Node \"vme_interface:inst2\|_modsel~2\"" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|_modsel~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|_modsel~2 } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 98 3 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.241 ns" { vme_interface:inst2|valid_addr vme_interface:inst2|_modsel~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.712 ns) 5.640 ns vme_interface:inst2\|vme_addr\[10\] 4 REG LCFF_X24_Y34_N13 198 " "Info: 4: + IC(0.657 ns) + CELL(0.712 ns) = 5.640 ns; Loc. = LCFF_X24_Y34_N13; Fanout = 198; REG Node = 'vme_interface:inst2\|vme_addr\[10\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.369 ns" { vme_interface:inst2|_modsel~2 vme_interface:inst2|vme_addr[10] } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.272 ns) 6.573 ns tdc_vme:inst57\|vme_reset~5 5 COMB LCCOMB_X24_Y37_N12 2 " "Info: 5: + IC(0.661 ns) + CELL(0.272 ns) = 6.573 ns; Loc. = LCCOMB_X24_Y37_N12; Fanout = 2; COMB Node = 'tdc_vme:inst57\|vme_reset~5'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.933 ns" { vme_interface:inst2|vme_addr[10] tdc_vme:inst57|vme_reset~5 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 586 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.345 ns) + CELL(0.272 ns) 7.190 ns tdc_vme:inst57\|vme_testdatamodewrite~0 6 COMB LCCOMB_X25_Y37_N8 5 " "Info: 6: + IC(0.345 ns) + CELL(0.272 ns) = 7.190 ns; Loc. = LCCOMB_X25_Y37_N8; Fanout = 5; COMB Node = 'tdc_vme:inst57\|vme_testdatamodewrite~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.617 ns" { tdc_vme:inst57|vme_reset~5 tdc_vme:inst57|vme_testdatamodewrite~0 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 371 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.603 ns) + CELL(0.154 ns) 7.947 ns tdc_vme:inst57\|vme_testmodewrite 7 COMB LCCOMB_X25_Y35_N18 1 " "Info: 7: + IC(0.603 ns) + CELL(0.154 ns) = 7.947 ns; Loc. = LCCOMB_X25_Y35_N18; Fanout = 1; COMB Node = 'tdc_vme:inst57\|vme_testmodewrite'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.757 ns" { tdc_vme:inst57|vme_testdatamodewrite~0 tdc_vme:inst57|vme_testmodewrite } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 364 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.712 ns) 8.881 ns tdc_vme:inst57\|testmodereg 8 REG LCFF_X25_Y35_N19 9 " "Info: 8: + IC(0.222 ns) + CELL(0.712 ns) = 8.881 ns; Loc. = LCFF_X25_Y35_N19; Fanout = 9; REG Node = 'tdc_vme:inst57\|testmodereg'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.934 ns" { tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 220 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.541 ns) + CELL(0.053 ns) 9.475 ns tdc_vme:inst57\|m_ctrlwrite47~0 9 COMB LCCOMB_X23_Y35_N28 24 " "Info: 9: + IC(0.541 ns) + CELL(0.053 ns) = 9.475 ns; Loc. = LCCOMB_X23_Y35_N28; Fanout = 24; COMB Node = 'tdc_vme:inst57\|m_ctrlwrite47~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.594 ns" { tdc_vme:inst57|testmodereg tdc_vme:inst57|m_ctrlwrite47~0 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 428 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.536 ns) + CELL(0.053 ns) 10.064 ns tdc_vme:inst57\|m_ctrlwrite23 10 COMB LCCOMB_X25_Y35_N28 1 " "Info: 10: + IC(0.536 ns) + CELL(0.053 ns) = 10.064 ns; Loc. = LCCOMB_X25_Y35_N28; Fanout = 1; COMB Node = 'tdc_vme:inst57\|m_ctrlwrite23'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.589 ns" { tdc_vme:inst57|m_ctrlwrite47~0 tdc_vme:inst57|m_ctrlwrite23 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 404 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.545 ns) + CELL(0.000 ns) 12.609 ns tdc_vme:inst57\|m_ctrlwrite23~clkctrl 11 COMB CLKCTRL_G8 32 " "Info: 11: + IC(2.545 ns) + CELL(0.000 ns) = 12.609 ns; Loc. = CLKCTRL_G8; Fanout = 32; COMB Node = 'tdc_vme:inst57\|m_ctrlwrite23~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.545 ns" { tdc_vme:inst57|m_ctrlwrite23 tdc_vme:inst57|m_ctrlwrite23~clkctrl } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 404 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.294 ns) + CELL(0.618 ns) 14.521 ns tdc_vme:inst57\|m_ctrlreg23\[22\] 12 REG LCFF_X32_Y18_N17 2 " "Info: 12: + IC(1.294 ns) + CELL(0.618 ns) = 14.521 ns; Loc. = LCFF_X32_Y18_N17; Fanout = 2; REG Node = 'tdc_vme:inst57\|m_ctrlreg23\[22\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.912 ns" { tdc_vme:inst57|m_ctrlwrite23~clkctrl tdc_vme:inst57|m_ctrlreg23[22] } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 235 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.676 ns ( 32.20 % ) " "Info: Total cell delay = 4.676 ns ( 32.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.845 ns ( 67.80 % ) " "Info: Total interconnect delay = 9.845 ns ( 67.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "14.521 ns" { _as vme_interface:inst2|valid_addr vme_interface:inst2|_modsel~2 vme_interface:inst2|vme_addr[10] tdc_vme:inst57|vme_reset~5 tdc_vme:inst57|vme_testdatamodewrite~0 tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg tdc_vme:inst57|m_ctrlwrite47~0 tdc_vme:inst57|m_ctrlwrite23 tdc_vme:inst57|m_ctrlwrite23~clkctrl tdc_vme:inst57|m_ctrlreg23[22] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "14.521 ns" { _as {} _as~combout {} vme_interface:inst2|valid_addr {} vme_interface:inst2|_modsel~2 {} vme_interface:inst2|vme_addr[10] {} tdc_vme:inst57|vme_reset~5 {} tdc_vme:inst57|vme_testdatamodewrite~0 {} tdc_vme:inst57|vme_testmodewrite {} tdc_vme:inst57|testmodereg {} tdc_vme:inst57|m_ctrlwrite47~0 {} tdc_vme:inst57|m_ctrlwrite23 {} tdc_vme:inst57|m_ctrlwrite23~clkctrl {} tdc_vme:inst57|m_ctrlreg23[22] {} } { 0.000ns 0.000ns 2.441ns 0.000ns 0.657ns 0.661ns 0.345ns 0.603ns 0.222ns 0.541ns 0.536ns 2.545ns 1.294ns } { 0.000ns 0.877ns 0.712ns 0.241ns 0.712ns 0.272ns 0.272ns 0.154ns 0.712ns 0.053ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 235 14 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.543 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.543 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vme_data\[22\] 1 PIN PIN_AE19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AE19; Fanout = 1; PIN Node = 'vme_data\[22\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_data[22] } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -824 2152 2328 -808 "vme_data" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns vme_data~9 2 COMB IOC_X30_Y0_N1 58 " "Info: 2: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = IOC_X30_Y0_N1; Fanout = 58; COMB Node = 'vme_data~9'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.807 ns" { vme_data[22] vme_data~9 } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -824 2152 2328 -808 "vme_data\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.427 ns) + CELL(0.309 ns) 5.543 ns tdc_vme:inst57\|m_ctrlreg23\[22\] 3 REG LCFF_X32_Y18_N17 2 " "Info: 3: + IC(4.427 ns) + CELL(0.309 ns) = 5.543 ns; Loc. = LCFF_X32_Y18_N17; Fanout = 2; REG Node = 'tdc_vme:inst57\|m_ctrlreg23\[22\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.736 ns" { vme_data~9 tdc_vme:inst57|m_ctrlreg23[22] } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 235 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.116 ns ( 20.13 % ) " "Info: Total cell delay = 1.116 ns ( 20.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.427 ns ( 79.87 % ) " "Info: Total interconnect delay = 4.427 ns ( 79.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.543 ns" { vme_data[22] vme_data~9 tdc_vme:inst57|m_ctrlreg23[22] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.543 ns" { vme_data[22] {} vme_data~9 {} tdc_vme:inst57|m_ctrlreg23[22] {} } { 0.000ns 0.000ns 4.427ns } { 0.000ns 0.807ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "14.521 ns" { _as vme_interface:inst2|valid_addr vme_interface:inst2|_modsel~2 vme_interface:inst2|vme_addr[10] tdc_vme:inst57|vme_reset~5 tdc_vme:inst57|vme_testdatamodewrite~0 tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg tdc_vme:inst57|m_ctrlwrite47~0 tdc_vme:inst57|m_ctrlwrite23 tdc_vme:inst57|m_ctrlwrite23~clkctrl tdc_vme:inst57|m_ctrlreg23[22] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "14.521 ns" { _as {} _as~combout {} vme_interface:inst2|valid_addr {} vme_interface:inst2|_modsel~2 {} vme_interface:inst2|vme_addr[10] {} tdc_vme:inst57|vme_reset~5 {} tdc_vme:inst57|vme_testdatamodewrite~0 {} tdc_vme:inst57|vme_testmodewrite {} tdc_vme:inst57|testmodereg {} tdc_vme:inst57|m_ctrlwrite47~0 {} tdc_vme:inst57|m_ctrlwrite23 {} tdc_vme:inst57|m_ctrlwrite23~clkctrl {} tdc_vme:inst57|m_ctrlreg23[22] {} } { 0.000ns 0.000ns 2.441ns 0.000ns 0.657ns 0.661ns 0.345ns 0.603ns 0.222ns 0.541ns 0.536ns 2.545ns 1.294ns } { 0.000ns 0.877ns 0.712ns 0.241ns 0.712ns 0.272ns 0.272ns 0.154ns 0.712ns 0.053ns 0.053ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.543 ns" { vme_data[22] vme_data~9 tdc_vme:inst57|m_ctrlreg23[22] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.543 ns" { vme_data[22] {} vme_data~9 {} tdc_vme:inst57|m_ctrlreg23[22] {} } { 0.000ns 0.000ns 4.427ns } { 0.000ns 0.807ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_TCO_RESULT" "master_clock0 0_XCLK altpll00:inst233\|altpll:altpll_component\|_clk2 -3.062 ns clock " "Info: Minimum tco from clock \"master_clock0\" to destination pin \"0_XCLK\" through clock \"altpll00:inst233\|altpll:altpll_component\|_clk2\" is -3.062 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "master_clock0 altpll00:inst233\|altpll:altpll_component\|_clk2 -6.389 ns + " "Info: + Offset between input clock \"master_clock0\" and output clock \"altpll00:inst233\|altpll:altpll_component\|_clk2\" is -6.389 ns" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -768 -512 -344 -752 "master_clock0" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.327 ns + Shortest clock pin " "Info: + Shortest clock to pin delay is 3.327 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll00:inst233\|altpll:altpll_component\|_clk2 1 CLK PLL_6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_6; Fanout = 4; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 0_XCLK~clkctrl_e 2 COMB CLKCTRL_X48_Y0_N9 1 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = CLKCTRL_X48_Y0_N9; Fanout = 1; COMB Node = '0_XCLK~clkctrl_e'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.000 ns" { altpll00:inst233|altpll:altpll_component|_clk2 0_XCLK~clkctrl_e } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -596 248 424 -580 "0_XCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.301 ns) + CELL(2.026 ns) 3.327 ns 0_XCLK 3 PIN PIN_AJ15 0 " "Info: 3: + IC(1.301 ns) + CELL(2.026 ns) = 3.327 ns; Loc. = PIN_AJ15; Fanout = 0; PIN Node = '0_XCLK'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.327 ns" { 0_XCLK~clkctrl_e 0_XCLK } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -596 248 424 -580 "0_XCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.026 ns ( 60.90 % ) " "Info: Total cell delay = 2.026 ns ( 60.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.301 ns ( 39.10 % ) " "Info: Total interconnect delay = 1.301 ns ( 39.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.327 ns" { altpll00:inst233|altpll:altpll_component|_clk2 0_XCLK~clkctrl_e 0_XCLK } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.327 ns" { altpll00:inst233|altpll:altpll_component|_clk2 {} 0_XCLK~clkctrl_e {} 0_XCLK {} } { 0.000ns 0.000ns 1.301ns } { 0.000ns 0.000ns 2.026ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.327 ns" { altpll00:inst233|altpll:altpll_component|_clk2 0_XCLK~clkctrl_e 0_XCLK } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.327 ns" { altpll00:inst233|altpll:altpll_component|_clk2 {} 0_XCLK~clkctrl_e {} 0_XCLK {} } { 0.000ns 0.000ns 1.301ns } { 0.000ns 0.000ns 2.026ns } "" } }  } 0 0 "Minimum tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 1.982 ns Shortest " "Info: Shortest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 1.982 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X0_Y34_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y34_N1; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.982 ns) 1.982 ns altera_reserved_tdo 2 PIN PIN_C3 0 " "Info: 2: + IC(0.000 ns) + CELL(1.982 ns) = 1.982 ns; Loc. = PIN_C3; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.982 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.982 ns ( 100.00 % ) " "Info: Total cell delay = 1.982 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.982 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.982 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 1.982ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 14 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Info: Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 05 15:58:05 2022 " "Info: Processing ended: Mon Sep 05 15:58:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Info: Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Info: Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
