[["An intelligent IT infrastructure for the future.", ["Prith Banerjee"], "https://doi.org/10.1109/HPCA.2009.4798230", 2], ["Techniques for bandwidth-efficient prefetching of linked data structures in hybrid prefetching systems.", ["Eiman Ebrahimi", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1109/HPCA.2009.4798232", 11], ["Voltage emergency prediction: Using signatures to reduce operating margins.", ["Vijay Janapa Reddi", "Meeta Sharma Gupta", "Glenn H. Holloway", "Gu-Yeon Wei", "Michael D. Smith", "David M. Brooks"], "https://doi.org/10.1109/HPCA.2009.4798233", 12], ["A low-radix and low-diameter 3D interconnection network design.", ["Yi Xu", "Yu Du", "Bo Zhao", "Xiuyi Zhou", "Youtao Zhang", "Jun Yang"], "https://doi.org/10.1109/HPCA.2009.4798234", 13], ["Adaptive Spill-Receive for robust high-performance caching in CMPs.", ["Moinuddin K. Qureshi"], "https://doi.org/10.1109/HPCA.2009.4798236", 10], ["Design and implementation of software-managed caches for multicores with local memory.", ["Sangmin Seo", "Jaejin Lee", "Zehra Sura"], "https://doi.org/10.1109/HPCA.2009.4798237", 12], ["In-Network Snoop Ordering (INSO): Snoopy coherence on unordered interconnects.", ["Niket Agarwal", "Li-Shiuan Peh", "Niraj K. Jha"], "https://doi.org/10.1109/HPCA.2009.4798238", 12], ["Practical off-chip meta-data for temporal memory streaming.", ["Thomas F. Wenisch", "Michael Ferdman", "Anastasia Ailamaki", "Babak Falsafi", "Andreas Moshovos"], "https://doi.org/10.1109/HPCA.2009.4798239", 12], ["Soft error vulnerability aware process variation mitigation.", ["Xin Fu", "Tao Li", "Jose A. B. Fortes"], "https://doi.org/10.1109/HPCA.2009.4798241", 12], ["Accurate microarchitecture-level fault modeling for studying hardware faults.", ["Man-Lap Li", "Pradeep Ramachandran", "Ulya R. Karpuzcu", "Siva Kumar Sastry Hari", "Sarita V. Adve"], "https://doi.org/10.1109/HPCA.2009.4798242", 12], ["Eliminating microarchitectural dependency from Architectural Vulnerability.", ["Vilas Sridharan", "David R. Kaeli"], "https://doi.org/10.1109/HPCA.2009.4798243", 12], ["Versatile prediction and fast estimation of Architectural Vulnerability Factor from processor performance metrics.", ["Lide Duan", "Bin Li", "Lu Peng"], "https://doi.org/10.1109/HPCA.2009.4798244", 12], ["Opportunities beyond single-core microprocessors.", ["Mark D. Hill"], "https://doi.org/10.1109/HPCA.2009.4798246", 2], ["Multi-core demands multi-interfaces.", ["Yale N. Patt"], "https://doi.org/10.1109/HPCA.2009.4798248", 2], ["Elastic-buffer flow control for on-chip networks.", ["George Michelogiannakis", "James D. Balfour", "William J. Dally"], "https://doi.org/10.1109/HPCA.2009.4798250", 12], ["Express Cube Topologies for on-Chip Interconnects.", ["Boris Grot", "Joel Hestness", "Stephen W. Keckler", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2009.4798251", 12], ["Design and evaluation of a hierarchical on-chip interconnect for next-generation CMPs.", ["Reetuparna Das", "Soumya Eachempati", "Asit K. Mishra", "Narayanan Vijaykrishnan", "Chita R. Das"], "https://doi.org/10.1109/HPCA.2009.4798252", 12], ["Architectural Contesting.", ["Hashem Hashemi Najaf-abadi", "Eric Rotenberg"], "https://doi.org/10.1109/HPCA.2009.4798254", 12], ["Lightweight predication support for out of order processors.", ["Mark Stephenson", "Lixin Zhang", "Ram Rangan"], "https://doi.org/10.1109/HPCA.2009.4798255", 12], ["Blueshift: Designing processors for timing speculation from the ground up.", ["Brian Greskamp", "Lu Wan", "Ulya R. Karpuzcu", "Jeffrey J. Cook", "Josep Torrellas", "Deming Chen", "Craig B. Zilles"], "https://doi.org/10.1109/HPCA.2009.4798256", 12], ["PageNUCA: Selected policies for page-grain locality management in large shared chip-multiprocessor caches.", ["Mainak Chaudhuri"], "https://doi.org/10.1109/HPCA.2009.4798258", 12], ["A novel architecture of the 3D stacked MRAM L2 cache for CMPs.", ["Guangyu Sun", "Xiangyu Dong", "Yuan Xie", "Jian Li", "Yiran Chen"], "https://doi.org/10.1109/HPCA.2009.4798259", 11], ["Dynamic hardware-assisted software-controlled page placement to manage capacity allocation and sharing within large caches.", ["Manu Awasthi", "Kshitij Sudan", "Rajeev Balasubramonian", "John B. Carter"], "https://doi.org/10.1109/HPCA.2009.4798260", 12], ["Optimizing communication and capacity in a 3D stacked reconfigurable cache hierarchy.", ["Niti Madan", "Li Zhao", "Naveen Muralimanohar", "Aniruddha N. Udipi", "Rajeev Balasubramonian", "Ravishankar R. Iyer", "Srihari Makineni", "Donald Newell"], "https://doi.org/10.1109/HPCA.2009.4798261", 13], ["Reconciling specialization and flexibility through compound circuits.", ["Sami Yehia", "Sylvain Girbal", "Hugues Berry", "Olivier Temam"], "https://doi.org/10.1109/HPCA.2009.4798263", 12], ["CAMP: A technique to estimate per-structure power at run-time using a few simple parameters.", ["Michael D. Powell", "Arijit Biswas", "Joel S. Emer", "Shubhendu S. Mukherjee", "Basit R. Sheikh", "Shrirang M. Yardi"], "https://doi.org/10.1109/HPCA.2009.4798264", 12], ["Variation-aware dynamic voltage/frequency scaling.", ["Sebastian Herbert", "Diana Marculescu"], "https://doi.org/10.1109/HPCA.2009.4798265", 12], ["Bridging the computation gap between programmable processors and hardwired accelerators.", ["Kevin Fan", "Manjunath Kudlur", "Ganesh S. Dasika", "Scott A. Mahlke"], "https://doi.org/10.1109/HPCA.2009.4798266", 10], ["Industrial perspectives panel.", ["Parthasarathy Ranganathan"], "https://doi.org/10.1109/HPCA.2009.4798268", 2], ["A first-order fine-grained multithreaded throughput model.", ["Xi E. Chen", "Tor M. Aamodt"], "https://doi.org/10.1109/HPCA.2009.4798270", 12], ["Characterization of Direct Cache Access on multi-core systems and 10GbE.", ["Amit Kumar", "Ram Huggahalli", "Srihari Makineni"], "https://doi.org/10.1109/HPCA.2009.4798271", 12], ["MRR: Enabling fully adaptive multicast routing for CMP interconnection networks.", ["Pablo Abad Fidalgo", "Valentin Puente", "Jose-Angel Gregorio"], "https://doi.org/10.1109/HPCA.2009.4798273", 12], ["Prediction router: Yet another low latency on-chip router architecture.", ["Hiroki Matsutani", "Michihiro Koibuchi", "Hideharu Amano", "Tsutomu Yoshinaga"], "https://doi.org/10.1109/HPCA.2009.4798274", 12], ["Fast complete memory consistency verification.", ["Yunji Chen", "Yi Lv", "Weiwu Hu", "Tianshi Chen", "Haihua Shen", "Pengyu Wang", "Hong Pan"], "https://doi.org/10.1109/HPCA.2009.4798276", 12], ["Hardware-software integrated approaches to defend against software cache-based side channel attacks.", ["Jingfei Kong", "Onur Aciicmez", "Jean-Pierre Seifert", "Huiyang Zhou"], "https://doi.org/10.1109/HPCA.2009.4798277", 12], ["Dacota: Post-silicon validation of the memory subsystem in multi-core designs.", ["Andrew DeOrio", "Ilya Wagner", "Valeria Bertacco"], "https://doi.org/10.1109/HPCA.2009.4798278", 12], ["Criticality-based optimizations for efficient load processing.", ["Samantika Subramaniam", "Anne Bracy", "Hong Wang", "Gabriel H. Loh"], "https://doi.org/10.1109/HPCA.2009.4798280", 12], ["iCFP: Tolerating all-level cache misses in in-order processors.", ["Andrew D. Hilton", "Santosh Nagarakatte", "Amir Roth"], "https://doi.org/10.1109/HPCA.2009.4798281", 12], ["Feedback mechanisms for improving probabilistic memory prefetching.", ["Ibrahim Hur", "Calvin Lin"], "https://doi.org/10.1109/HPCA.2009.4798282", 12]]