CWD                  = "/nfs/fm/disks/fm_cse_04234/jwhavica/pgcb/working/tools/syn/tooltb"
DW_lp_op_iso_mode    = "NONE"
G_ANALYSIS_TYPE      = "bc_wc"
G_ANALYZE_RTL_TOGETHER = "0"
G_AON_BUFFER_PATTERN = "*swb*"
G_AON_CLK_BUF        = "d04scb00ld0c0"
G_AON_INVERTER_PATTERN = "*swi*"
G_AON_REG_BUF        = "d04swb00ld0c0"
G_AVAILABLE_VT       = "WN LN NN"
G_AWT_MODE_PIN       = "scrc*_awt_mode"
G_AWT_MODULE_NAMES   = "*_scrc_awt_*"
G_AWT_RDEN_PIN       = "scrc*_awt_ren"
G_AWT_RF_MODE_PIN    = "ATPG_AWT_MODE FSCAN_*AWT_MODE"
G_AWT_RF_RDEN_PIN    = "ATPG_AWT_REN FSCAN_*AWT_REN"
G_AWT_RF_REF_NAMES   = "irf* irom* isr*"
G_AWT_RF_WRAPPER_MODULE_NAMES = "*_MSWT_MODE*"
G_AWT_RF_WREN_PIN    = "ATPG_AWT_WEN FSCAN_*AWT_WEN"
G_AWT_WREN_PIN       = "scrc*_awt_wen"
G_BARED_PASSGATE_LIST = "d04xnn02 d04xnn03 d04xon02 d04xon03 d04mdn22 d04rrn04 d04rrn20 d04rrn32 d04rrn42"
G_BONUS_CELL_LIST    = "d04bar d04bbf d04bca d04bco d04bdc d04bdp d04bfy d04bgn d04bin d04bkp d04bly d04bmb d04bna d04bno d04bsc d04bth d04bxo"
G_BONUS_GATEARRAY_CELLS = " d04bar00lnz04                                  d04bar00lnz08                                  d04bar00lnz012                                  d04bar00lnz016                                  d04bar00lnz020                                  d04bar00lnz024                                  d04bar00lnz028                                  d04bar00lnz032                                  d04bar00lnz036                                  d04bar00lnz040                                  d04bar00lnz048                                  d04bar00lnz064 "
G_BUFFER_PATTERN     = "*bfn*"
G_CALIBER_RULES      = "<array?>"
G_CLOCK_CELL_LIST    = "d04cdc03?d??? d04cdc13?d??? d04cdc23?d??? d04cgc00?d??? d04cgc01?d??? d04cgc02?d???    d04cgc03?d??? d04cgc04?d??? d04cgm22?d??? d04cgg00?d??? d04cpkf0?d??? d04cpk30?d??? d04gan00?d??? d04gan10?d???    d04gan11?d??? d04gan20?d??? d04gan30?d??? d04gna00?d??? d04gna02?d??? d04gam00?d??? d04gam10?d??? d04gam11?d???    d04gam20?d??? d04gam30?d??? d04gno00?d??? d04gno02?d??? d04gor???d??? d04gmx22?d??? d04gbc00?d??? d04gbc50?d??? d04gbf00?d???    d04gbf10?d??? d04gbf11?d??? d04gbf20?d??? d04gbf30?d??? d04gbf50?d??? d04gbf51?d??? d04gbf52?d??? d04gbf53?d???    d04gin00?d??? d04gin20?d??? d04gin30?d??? d04scb00?d??? d04sci00?d???"
G_CLOCK_GATE_CONTROL_SIGNAL = "test_mode"
G_CLOCK_GATE_MIN_BITS = "8"
G_CLOCK_GATE_NAME    = "d04cgc01ld0f0"
G_CLOCK_MUX_PATTERN  = "*gmx22* *cgm22*"
G_CONGESTION_OPTIMIZE = "0"
G_CONTINUE_ON_LINK_ERROR = "0"
G_CRITICAL_RANGE     = "200"
G_CTL_SEARCH_PATH    = "/p/kits/intel/p1273/p1273_1.3.1/stdcells/d04/default/latest/lib/ln                           /p/kits/intel/p1273/p1273_1.3.1/stdcells/d04/default/latest/lib/wn                           /p/kits/intel/p1273/p1273_1.3.1/stdcells/d04/default/latest/lib/nn                          "
G_CTS_REFERENCES     = "<array?>"
G_CURRENT_STAGE      = ""
G_CWLM_LIBRARY       = ""
G_DECAP_CLK_BUFFER   = "d04gbf*"
G_DECAP_CLK_GATE_BUFFER = "d04cgc*"
G_DECAP_CLK_INVERTER = "d04gin*"
G_DEEP_STACK_LIST    = "d04orn04 d04can08 d04nan05 d04non04"
G_DEFAULT_BIG_DRIVING_CELL = "d04bfn00ln0f0"
G_DEFAULT_BIG_DRIVING_CELL_PIN = "o"
G_DEFAULT_DRIVING_CELL = "d04bfn00ln0a5"
G_DEFAULT_DRIVING_CELL_PIN = "o"
G_DEFAULT_FLOW       = "rtl2gds"
G_DEFAULT_LOAD_CELL  = "d04bfn00ln0d0"
G_DEFAULT_LOAD_CELL_PIN = "a"
G_DEFAULT_NAND_CELL  = "d04nan02ln0d0"
G_DEFAULT_WIRE_LOAD  = "10X10"
G_DEF_FILE           = ""
G_DELAY_CELL_LIST    = "d04inn12l???? d04bfn11l???? d04bfn12l???? d04bfn13l????"
G_DESIGN_HEIGHT      = "0"
G_DESIGN_NAME        = "tooltb"
G_DESIGN_WIDTH       = "0"
G_DFX_ADDITIONAL_TEST_MODE_PIN = "dfh_ip_fscan_clkungate"
G_DFX_ALLOW_CONSTANT_FLOPS_ON_CHAIN = "1"
G_DFX_COMPACTOR_DESIGN_NAME = "*edt_compactor*"
G_DFX_COMPACTOR_SCAN_PIN = "*edt_scan_out*"
G_DFX_DECOMPRESSOR_DESIGN_NAME = "*edt_decompressor*"
G_DFX_DECOMPRESSOR_SCAN_PIN = "*edt_scan_in*"
G_DFX_FIX_ICG_HOOKUP = "0"
G_DFX_HANDLER_CLOCK2FLOP_PINS = "dfh_ip_fscan_func_clk*"
G_DFX_HANDLER_CONSTANT_HIGH_PINS = "df?_*_dfh_fscan_mode_?tt* df?_xxx_dfh_fscan_clkungate_?tt* df?_*_fscan_latchopen_* df?_*_fscan_latchclosed_b_* df?_xxx_dfh_fscan_rstbypen_* df?_xxx_dfh_fscan_byprst_b_*"
G_DFX_HANDLER_CONSTANT_LOW_PINS = ""
G_DFX_HANDLER_DESIGN_NAME = "*dfx_handler*"
G_DFX_HANDLER_RESET2FLOP_HIGH_PINS = "dfh_ip_fscan_func_rst_b*"
G_DFX_HANDLER_RESET2FLOP_LOW_PINS = ""
G_DFX_HANDLER_SCAN_ENABLE_PIN = "dfh_ip_fscan_shiften[0]"
G_DFX_HANDLER_SCAN_IN_PINS = "dfh_ip_fscan_sdi*"
G_DFX_HANDLER_SCAN_OUT_PINS = "ip_dfh_ascan_sdo*"
G_DFX_HANDLER_TEST_MODE_PIN = "dfh_ip_fscan_clkungate_syn"
G_DFX_NONSCAN_DESIGNS = "*dfx_handler* *bist_wrapper* *stap* *noscan*"
G_DFX_NONSCAN_INSTANCES = "*noscan*"
G_DIC_HOR_CELL       = "not_set"
G_DIC_VER_CELL       = "not_set"
G_DISABLE_DONT_TOUCH_DESIGNS = ""
G_DONT_USE_DELAY_CELL_LIST = "d04bfn11 d04bfn12 d04bfn13 d04inn12"
G_DONT_USE_FF_LIST   = "d04fku d04fkw d04fky d04frn d04frt d04lrk d04fyw d04fyy"
G_DONT_USE_LIST      = "d04tih00?nz00 ltl00 d04f2 d04f4 d04ltq d04orn04 d04can08 d04nan05 d04non04 d04xnn02 d04xnn03 d04xon02 d04xon03 d04mdn22 d04rrn04 d04rrn20 d04rrn32 d04rrn42      		     d04fku d04fkw d04fky d04frn d04frt d04lrk d04fyw d04fyy d04cpk d04cis d04dload d04dly00 d04fkt00?d0 d04fyt03?d0 d04f????n d04l????n d04cak03 d04can3g      		     d04bfn11 d04bfn12 d04bfn13 d04inn12 d04????????o0 d04????????p0 d04????????q0 d04????????s0 d04????????s5 d04gno00?d?i0 d04gno00?d?j0 d04gno02?d?i0 d04gno02?d?j0 d04hgy d04hgn d04bar d04bbf d04bca d04bco d04bdc d04bdp d04bfy d04bgn d04bin d04bkp d04bly d04bmb d04bna d04bno d04bsc d04bth d04bxo      		     d04f2w00?d0 d04f2w03?d0 d04f2wk3?d0 d04f4w00?d0 d04f4w03?d0 d04f4wk3?d0 d04fen00?d0 d04few00?d0     			    d04fkn03?d0 d04fkn0c?d0 d04fkn0f?d0 d04fkn43?d0 d04fkn8f?d0 d04fkw00?d0 d04fkw03?d0 d04fkw0c?d0     			    d04fkw0f?d0 d04fkw10?d0 d04fkw40?d0 d04fkw43?d0 d04fkw80?d0 d04fkw8f?d0 d04fyw03?d0 d04fyw0c?d0     			    d04fyw0f?d0 d04fyw43?d0 d04fyw8f?d0 d04fkt00?d0 d04fyt03?d0 d04bfn00?d0b0 d04bfn00?d0b4 d04bfn00?d0c0 d04bfn00?n0b0 d04bfn00?n0c0 d04nan02?n0b5 d04nan02?d0b5 d04nan02?d0c0     			    d04non02?d0c5 d04non02?n0b5 d04gis* d04gbs* d04bfn00?d0p0 d04bfn00?d0q0 d04bfn00?d0r0 ani02 ori02 d04cdc03?d??? d04cdc13?d??? d04cdc23?d??? d04cgc00?d??? d04cgc01?d??? d04cgc02?d???    d04cgc03?d??? d04cgc04?d??? d04cgm22?d??? d04cgg00?d??? d04cpkf0?d??? d04cpk30?d??? d04gan00?d??? d04gan10?d???    d04gan11?d??? d04gan20?d??? d04gan30?d??? d04gna00?d??? d04gna02?d??? d04gam00?d??? d04gam10?d??? d04gam11?d???    d04gam20?d??? d04gam30?d??? d04gno00?d??? d04gno02?d??? d04gor???d??? d04gmx22?d??? d04gbc00?d??? d04gbc50?d??? d04gbf00?d???    d04gbf10?d??? d04gbf11?d??? d04gbf20?d??? d04gbf30?d??? d04gbf50?d??? d04gbf51?d??? d04gbf52?d??? d04gbf53?d???    d04gin00?d??? d04gin20?d??? d04gin30?d??? d04scb00?d??? d04sci00?d??? d04can03??0a5 d04ltn1g??0a?"
G_ENABLE_MAXCAP_TABLE = "0"
G_ENABLE_UNIQUIFIED  = "1"
G_FEATURES           = "<array?>"
G_FEV_FLOW_PATH      = "/p/com/flows/fev/1.3.1"
G_FIB_BONUSGARRAY_ROWS = "<array?>"
G_FILL_EMUL_FLOW     = "1"
G_FLOORPLAN_TCL_FILE = ""
G_FLOW               = "syn"
G_FLOWS              = "syn"
G_FLOW_STAGES        = "<array?>"
G_FLOW_TOTAL_DURATION = "0"
G_FLOW_TYPE          = "syn"
G_GATE_VERILOG_FLATTEN = "1"
G_HALO_NO_FLIP_CORNER = "<array?>"
G_HALO_NO_FLIP_HORIZONTAL = "<array?>"
G_HALO_NO_FLIP_INSIDE_CORNER = "<array?>"
G_HALO_VA_EDGE       = "both"
G_HALO_VERTICAL      = "<array?>"
G_HFN_DELAY_CELLS    = "            d04bfn00ld0c0 d04bfn00ld0c7 d04bfn00ld0d0 d04bfn00ld0f0 d04bfn00ld0h0 d04bfn00ld0i0            d04bfn00ld0k0 d04inn00ld0b5 d04inn00ld0c0 d04inn00ld0c5 d04inn00ld0c7 d04inn00ld0d0            d04inn00ld0f0 d04inn00ld0f7 d04inn00ld0h0 d04inn00ld0i0 d04inn00ld0l0            d04swb00ld0b0 d04swb00ld0c0 d04swb00ld0d0 d04swb00ld0f0 d04swb00ld0h0  
           d04swi00ld0b0 d04swi00ld0c0 d04swi00ld0d0 d04swi00ld0f0 d04swi00ld0h0 "
G_HFN_INSERTION_CELLS = "            d04bfn00ld0c0 d04bfn00ld0c7 d04bfn00ld0d0 d04bfn00ld0f0 d04bfn00ld0h0            d04inn00ld0b5 d04inn00ld0c0 d04inn00ld0c5 d04inn00ld0c7            d04inn00ld0d0 d04inn00ld0f0 d04inn00ld0f7 d04inn00ld0h0            d04swb00ld0b0 d04swb00ld0c0 d04swb00ld0d0 d04swb00ld0f0            d04swi00ld0b0 d04swi00ld0c0 d04swi00ld0d0 d04swi00ld0f0 "
G_HFN_SIZING_CELLS   = "            d04bfn00ld0c0 d04bfn00ld0c7 d04bfn00ld0d0 d04bfn00ld0f0 d04bfn00ld0h0 d04bfn00ld0i0            d04bfn00ld0k0 d04inn00ld0b5 d04inn00ld0c0 d04inn00ld0c5 d04inn00ld0c7 d04inn00ld0d0            d04inn00ld0f0 d04inn00ld0f7 d04inn00ld0h0 d04inn00ld0i0 d04inn00ld0l0 d04inn00ld0o7            d04swb00ld0b0 d04swb00ld0c0 d04swb00ld0d0 d04swb00ld0f0 d04swb00ld0h0 d04swb00ld0l0            d04swi00ld0b0 d04swi00ld0c0 d04swi00ld0d0 d04swi00ld0f0 d04swi00ld0h0 d04swi00ld0l0 "
G_HIGH_METAL_CELL_LIST = "d04gis* d04gbs* d04bfn00?d0p0 d04bfn00?d0q0 d04bfn00?d0r0"
G_IDV_CLKBUFFER_CELL = "d04scb00ld0h0"
G_IDV_DATABUFFER_CELL = "d04swb00ld0h0"
G_IDV_HOR_CELL       = "not_set"
G_IDV_VER_ANA_CELL   = "not_set"
G_IDV_VER_CELL       = "not_set"
G_IGNORE_ERROR_IDS   = ""
G_INIT               = "false"
G_INPUTS_DIR         = "./inputs"
G_INSERT_CLOCK_GATING = "1"
G_INSERT_SCAN        = "0"
G_INVERTER_PATTERN   = "*inn*"
G_KIT_PATH           = "/p/kits/intel/p1273/p1273_1.3.1"
G_LARGE_CELL_LIST    = "d04????????o0 d04????????p0 d04????????q0 d04????????s0 d04????????s5 d04gno00?d?i0 d04gno00?d?j0 d04gno02?d?i0 d04gno02?d?j0"
G_LATCH_PATTERN      = "???l?????????"
G_LIBRARY_TYPE       = "d04"
G_LIB_VOLTAGE        = "0.74"
G_LINK_LIBRARY       = "d04_wn_1273_4x1r1_tttt_v075_t70_max.ldb d04_ln_1273_4x1r1_tttt_v075_t70_max.ldb d04_nn_1273_4x1r1_tttt_v075_t70_max.ldb"
G_LOAD_STAGE         = "syn_final"
G_LOCAL_FIDUCIAL_POSTROUTE_CELLS = "d04qfd02nnz00 d04qfd01ndz00"
G_LOCAL_FIDUCIAL_PREPLACE_CELL = "d04qfd02ndz00"
G_LOGSCAN_RULES      = ""
G_LR_FILLER_CELL_LN  = "d04spc00lnz01"
G_LR_FILLER_CELL_NN  = "d04spc00nnz01"
G_LR_FILLER_CELL_WN  = "d04spc00wnz01"
G_LVT                = "1"
G_LVT_PERCENT        = "10"
G_MAPPED_DDC_FLATTEN = "0"
G_MAX_DYNAMIC_POWER  = "0"
G_MAX_FANOUT         = "50"
G_MAX_LEAKAGE_POWER  = "0"
G_MAX_LIBRARY        = "d04_ln_1273_4x1r1_tttt_v075_t70_max"
G_MAX_LN_LIBRARY     = "d04_ln_1273_4x1r1_tttt_v075_t70_max"
G_MAX_NN_LIBRARY     = "d04_nn_1273_4x1r1_tttt_v075_t70_max"
G_MAX_OPCON          = "typical_1.00"
G_MAX_ROUTING_LAYER  = "m8"
G_MAX_THREADS        = "2"
G_MAX_TLUPLUS_EMUL_FILE = "/p/kits/intel/p1273/p1273_1.3.1/techfile/starrcxt/p1273_4x1r2.tttt.mfill.tluPlus"
G_MAX_TLUPLUS_FILE   = "/p/kits/intel/p1273/p1273_1.3.1/techfile/starrcxt/p1273_4x1r2.tttt.tluPlus"
G_MAX_VOLTAGE_MAP    = "<array?>"
G_MAX_WN_LIBRARY     = "d04_wn_1273_4x1r1_tttt_v075_t70_max"
G_MCMM               = "0"
G_MIN_LIBRARY        = "d04_ln_1273_4x1r1_tttt_v105_t70_min"
G_MIN_LN_LIBRARY     = "d04_ln_1273_4x1r1_tttt_v105_t70_min"
G_MIN_NN_LIBRARY     = "d04_nn_1273_4x1r1_tttt_v105_t70_min"
G_MIN_OPCON          = "typical_1.00"
G_MIN_ROUTING_LAYER  = "m0"
G_MIN_TLUPLUS_EMUL_FILE = "/p/kits/intel/p1273/p1273_1.3.1/techfile/starrcxt/p1273_4x1r2.tttt.mfill.tluPlus"
G_MIN_TLUPLUS_FILE   = "/p/kits/intel/p1273/p1273_1.3.1/techfile/starrcxt/p1273_4x1r2.tttt.tluPlus"
G_MIN_VOLTAGE_MAP    = "<array?>"
G_MIN_WN_LIBRARY     = "d04_wn_1273_4x1r1_tttt_v105_t70_min"
G_MW_REFERENCE_LIBS  = " /p/kits/intel/p1273/p1273_1.3.1/stdcells/d04/default/latest/fram/ln/d04_ln_core 	      /p/kits/intel/p1273/p1273_1.3.1/stdcells/d04/default/latest/fram/wn/d04_wn_core 	      /p/kits/intel/p1273/p1273_1.3.1/stdcells/d04/default/latest/fram/nn/d04_nn_core 	      /p/kits/intel/p1273/p1273_1.3.1/stdcells/d04/default/latest/fram/ln/d04_ln_bonuscore 	      /p/kits/intel/p1273/p1273_1.3.1/stdcells/d04/default/latest/fram/wn/d04_wn_bonuscore 	      /p/kits/intel/p1273/p1273_1.3.1/stdcells/d04/default/latest/fram/nn/d04_nn_bonuscore               /p/kits/intel/p1273/p1273_1.3.1/fc_cells/fram/fc_lib               /p/kits/intel/p1273/p1273_1.3.1/stdcells/d04/default/latest/fram/wn/d04_wn_tapcore2h               /p/kits/intel/p1273/p1273_1.3.1/stdcells/d04/default/latest/fram/ln/d04_ln_tapcore2h 	      /p/kits/intel/p1273/p1273_1.3.1/stdcells/d04/default/latest/fram/nn/d04_nn_tapcore2h "
G_MW_TECH_FILE       = "/p/kits/intel/p1273/p1273_1.3.1/techfile/synopsys/p1273_dc.tf"
G_NACFIX_DIODE       = "d04gnc01lnz00"
G_NAND_GATE_AREA     = "0.11172"
G_NLDM_LIBRARY       = ""
G_NN_FF_LIST         = "d04f????n d04l????n"
G_NON_CTS_MUX        = "d04ann???n??? d04mtk22?n??? d04mbn22?d??? d04mbn23?d??? d04mbn24?d??? d04mbn22?n??? d04mbn23?n??? d04mbn24?n??? d04mdn22?d??? d04mdn22?n??? d04mkn22?d??? d04mkn22?n??? d04mbi24?d??? d04mbi24?n???"
G_NON_POWER_SAIF     = "1"
G_NO_CLOCK_GATE_DESIGNS = "*dfx_handler*"
G_NO_CLOCK_GATE_INSTANCES = ""
G_ONLY_1_IN_FAMILY_LIST = "d04cak03 d04can3g"
G_OPTIMIZE_FLOPS     = "1"
G_OUTPUTS_DIR        = "./outputs"
G_PARALLEL           = "0"
G_PLA_DIR            = "./inputs/pla"
G_PLA_FLATTEN        = "1"
G_PN_RATIO_CELL_LIST = "d04bfn00?d0b0 d04bfn00?d0b4 d04bfn00?d0c0 d04bfn00?n0b0 d04bfn00?n0c0 d04nan02?n0b5 d04nan02?d0b5 d04nan02?d0c0     			    d04non02?d0c5 d04non02?n0b5"
G_POWER_MANAGEMENT_CELLS = "ani02 ori02"
G_POWER_SWITCH_CELL  = "d04pws00ld0b0"
G_POWER_SWITCH_GND_PORTS = "vss"
G_POWER_SWITCH_LIB_PINA_IN = "<array?>"
G_POWER_SWITCH_LIB_PINA_OUT = "<array?>"
G_POWER_SWITCH_LIB_PINB_IN = "<array?>"
G_POWER_SWITCH_LIB_PINB_OUT = "<array?>"
G_POWER_SWITCH_PWR_PORTS_SWITCHED = "gtdout"
G_POWER_SWITCH_PWR_PORTS_UNSWITCHED = "vcc_in"
G_PROJECT_LIB_DIR    = "default"
G_PS_DELAY_CELL      = "d04dly00ld0b0"
G_RDTP_INTERACTIVE   = "1"
G_REG_BUF            = "d04bfn00ld0c7"
G_REG_CLK_BUF        = "d04gbf00ld0b0"
G_REPORTS_DIR        = "./reports"
G_RESET_LIBS         = "G_NON_CTS_MUX G_HFN_INSERTION_CELLS G_HFN_DELAY_CELLS G_LR_FILLER_CELL_LN G_LR_FILLER_CELL_NN G_IDV_HOR_CELL G_HALO_NO_FLIP_INSIDE_CORNER G_DEFAULT_NAND_CELL G_DEFAULT_BIG_DRIVING_CELL_PIN G_SINGLE_FILLERS_1 G_SINGLE_FILLERS_2 G_TIE_LOW_CELL G_POWER_SWITCH_LIB_PINB_IN G_LR_FILLER_CELL_WN G_STDCELL_FILLER_CELLS G_TIE_HIGH_CELL G_IDV_VER_ANA_CELL G_REG_CLK_BUF G_STDCELL_ROW_ENDCAP G_LOCAL_FIDUCIAL_POSTROUTE_CELLS G_VERILOG_EXCLUDE_CELLS G_DIC_HOR_CELL G_FIB_BONUSGARRAY_ROWS G_POWER_SWITCH_PWR_PORTS_UNSWITCHED G_BONUS_GATEARRAY_CELLS G_IDV_VER_CELL G_DEFAULT_DRIVING_CELL G_POWER_SWITCH_LIB_PINA_OUT G_DEFAULT_BIG_DRIVING_CELL G_POWER_SWITCH_LIB_PINA_IN G_POWER_SWITCH_GND_PORTS G_NACFIX_DIODE G_AON_REG_BUF G_DEFAULT_DRIVING_CELL_PIN G_REG_BUF G_POWER_SWITCH_CELL G_PS_DELAY_CELL G_DIC_VER_CELL G_IDV_DATABUFFER_CELL G_HALO_VERTICAL G_POWER_SWITCH_PWR_PORTS_SWITCHED G_DEFAULT_LOAD_CELL_PIN G_DELAY_CELL_LIST G_CTS_REFERENCES G_CLOCK_GATE_NAME G_POWER_SWITCH_LIB_PINB_OUT G_DEFAULT_LOAD_CELL G_TAP_CELL G_HFN_SIZING_CELLS G_STDCELL_DECAP_CELLS G_LOCAL_FIDUCIAL_PREPLACE_CELL G_AON_CLK_BUF G_IDV_CLKBUFFER_CELL G_HALO_NO_FLIP_HORIZONTAL G_HALO_NO_FLIP_CORNER G_HALO_VA_EDGE"
G_RTL_ENABLE_VERILOG_2001 = "1"
G_SAIF_ENABLE        = "1"
G_SAIF_INSTANCE_NAME = ""
G_SCAN_REPLACE_FLOPS = "1"
G_SCAN_STYLE         = "multiplexed_flip_flop"
G_SCRIPTS_DIR        = "./scripts"
G_SCRIPTS_SEARCH_PATH = "/nfs/fm/disks/fm_cse_04234/jwhavica/pgcb/working/tools/syn/tooltb/scripts /nfs/fm/disks/fm_cse_04234/jwhavica/pgcb/working/tools/syn/tooltb/inputs /p/kits/intel/p1273/p1273_1.3.1/flows/rdt/syn/scripts /p/kits/intel/p1273/p1273_1.3.1/flows/rdt/common/scripts"
G_SEARCH_PATH        = " /p/kits/intel/p1273/p1273_1.3.1/stdcells/d04/default/latest/lib/wn 														/p/kits/intel/p1273/p1273_1.3.1/stdcells/d04/default/latest/lib/ln 														/p/kits/intel/p1273/p1273_1.3.1/stdcells/d04/default/latest/lib/nn "
G_SIGN_OFF           = "0"
G_SIMPLIFY_CONSTANTS = "1"
G_SINGLE_FILLERS_1   = "d04spc00wnz03 d04spc00wnz02"
G_SINGLE_FILLERS_2   = "d04spc00wnz01 d04spc00nnz01 d04spc00lnz01"
G_SKIP               = ""
G_SPECIAL_DONT_USE_CELL_LIST = "d04cpk d04cis d04dload d04dly00 d04fkt00?d0 d04fyt03?d0"
G_SPG_FLOW           = "0"
G_SPG_OUTPUT_DEF     = "1"
G_SPLIT_ICG_FLOW_ENABLE = "0"
G_START_TIME         = "06_09_16_47"
G_STDCELL_BONUS_GATEARRAY_TILE = "bonuscore"
G_STDCELL_BONUS_GATEARRAY_TILE_WIDTH = "0.28"
G_STDCELL_CORE2H_TILE = "core2h"
G_STDCELL_DECAP_CELLS = "d04bdc00ldz04"
G_STDCELL_FILLER_CELLS = " d04spc00lnz03                                d04spc00lnz02                                d04spc00lnz01 "
G_STDCELL_ROW_ENDCAP = ""
G_STDCELL_TILE       = "core"
G_STDCELL_TILE_HEIGHT = "0.399"
G_STDCELL_TILE_WIDTH = "0.070"
G_STEPS              = "<array?>"
G_STOP_AFTER         = "<-load>"
G_SYNCCELL_LIST      = "d04hgy d04hgn"
G_SYN_OUTPUTS        = "<array?>"
G_SYN_REPORTS        = "<array?>"
G_TAP_CELL           = "d04tap02ldz05"
G_TECH_TYPE          = "d04"
G_TIE_HIGH_CELL      = "d04tih00lnz00"
G_TIE_LOW_CELL       = "d04inn00ln0i5"
G_TIMING_HIGH_EFFORT = "0"
G_TLUPLUS_MAP_FILE   = "/p/kits/intel/p1273/p1273_1.3.1/techfile/starrcxt/p1273_4x1r2.layMap"
G_TYP_OPCON          = ""
G_UNIQUIFIED_DESIGN_LIST = ""
G_UNIT_DESIGN_NAMES  = ""
G_UNMAPPED_DDC       = "0"
G_UPF                = "1"
G_UPF_FILE           = "./inputs/tooltb.upf"
G_USE_LIST           = "d04f4* d04f2* "
G_VECTOR_FF_LIST     = "d04f2 d04f4 d04ltq"
G_VECTOR_FLOP        = "0"
G_VERBOSE            = "0"
G_VERILOG_EXCLUDE_CELLS = "horizontal_halo_1x horizontal_halo_2x horizontal_halo_6x side_halo side_halo_6x corner_halo_6x inside_corner_halo_6x c73pxlayshrall_soc_isodic_cont c73pxlayshrall_soc_nestdic_cont"
G_VISA_PRESENT       = "0"
G_VISA_STEPDOWN_THRESHOLD = "0"
G_VMIN_ECO_CELL_LIST = "d04f2w00?d0 d04f2w03?d0 d04f2wk3?d0 d04f4w00?d0 d04f4w03?d0 d04f4wk3?d0 d04fen00?d0 d04few00?d0     			    d04fkn03?d0 d04fkn0c?d0 d04fkn0f?d0 d04fkn43?d0 d04fkn8f?d0 d04fkw00?d0 d04fkw03?d0 d04fkw0c?d0     			    d04fkw0f?d0 d04fkw10?d0 d04fkw40?d0 d04fkw43?d0 d04fkw80?d0 d04fkw8f?d0 d04fyw03?d0 d04fyw0c?d0     			    d04fyw0f?d0 d04fyw43?d0 d04fyw8f?d0 d04fkt00?d0 d04fyt03?d0"
G_VT_COST_TYPE       = "soft"
G_VT_TYPE            = "<array?>"
G_WIRE_LOAD_LIB_NAME = "p1273_custom_wireload"
G_WIRE_LOAD_MODE     = "top"
G_WIRE_LOAD_NAME     = "unit_wl"
HIERARCHY_DELIMITER  = "/"
IN_WARD              = "0"
RDT_PKG_DIR          = "/p/kits/intel/p1273/p1273_1.3.1/flows/rdt/common/pkgs"
_Variable_Groups     = "<array?>"
__err                = "can't read "::env(LMC_HOME)": no such variable"
_acs_html_filename   = "Results.html"
_acs_top_html_filename = "ACS_results"
abstraction_ignore_percentage = "25"
access_internal_pins = "false"
acs_area_report_suffix = "area"
acs_attr             = "OptimizationPriorities PreserveBoundaries CompileVerify TestReadyCompile MaxArea CanFlatten FullCompile IncrementalCompile BoundaryCompile UltraOptimization AutoUngroup UseTopAllPaths CompileUltra TargetCompiler"
acs_autopart_max_area = "0.0"
acs_autopart_max_percent = "0.0"
acs_budgeted_cstr_suffix = "con"
acs_compile_script_suffix = "autoscr"
acs_constraint_file_suffix = "con"
acs_dc_exec          = ""
acs_ddc_suffix       = "ddc"
acs_default_pass_name = "pass"
acs_dir              = "<array?>"
acs_exclude_extensions = ""
acs_exclude_list     = "/p/com/eda/synopsys/designcompiler/G-2012.06-SP5"
acs_hdl_source       = ""
acs_hdl_sverilog_define_list = ""
acs_hdl_verilog_define_list = ""
acs_insert_level_shifter = "true"
acs_lic_wait         = "0"
acs_make_args        = "set acs_make_args"
acs_make_exec        = "gmake"
acs_num_parallel_jobs = "1"
acs_override_report_suffix = "report"
acs_preferred_target_compiler = ""
acs_submit_log_uses_o_option = "true"
acs_sverilog_extensions = ".sv"
acs_svf_suffix       = "svf"
acs_use_autopartition = "false"
acs_use_default_delays = "false"
acs_user_budgeting_script = "budget.scr"
acs_user_top_compile_strategy_script = "default_top"
acs_verilog_extensions = ".v"
acs_vhdl_extensions  = ".vhd"
alib_library_analysis_path = "./"
allow_input_delay_min_greater_than_max = "false"
annotation_control   = "64"
arch                 = "suse64"
atpg_bidirect_output_only = "false"
atpg_test_asynchronous_pins = "true"
auto_attr_spread_debug = "false"
auto_index           = "<array?>"
auto_insert_level_shifters = "true"
auto_insert_level_shifters_on_clocks = ""
auto_link_disable    = "false"
auto_link_options    = "-all"
auto_noexec          = "1"
auto_oldpath         = ""
auto_path            = "/p/com/eda/synopsys/designcompiler/G-2012.06-SP5/auxx/tcllib/lib/tcl8.4 /p/com/eda/synopsys/designcompiler/G-2012.06-SP5/auxx/tcllib/snps_tcl /p/com/eda/synopsys/designcompiler/G-2012.06-SP5/auxx/tcllib/syn /p/com/eda/synopsys/designcompiler/G-2012.06-SP5/auxx/tcllib/lib /p/com/eda/synopsys/designcompiler/G-2012.06-SP5/auxx/gui /p/com/eda/synopsys/designcompiler/G-2012.06-SP5/auxx/gui/common /p/com/eda/synopsys/designcompiler/G-2012.06-SP5/auxx/gui/syn/layout /p/kits/intel/p1273/p1273_1.3.1/flows/rdt/common/pkgs"
auto_ungroup_preserve_constraints = "true"
bin_path             = "/p/com/eda/synopsys/designcompiler/G-2012.06-SP5/suse64/syn/bin"
bind_unused_hierarchical_pins = "true"
bit_blasted_bus_linking_naming_styles = "%s\[%d\] %s(%d) %s_%d_"
bit_blasted_bus_linking_order = "ref"
block_setup          = "/nfs/fm/disks/fm_cse_04234/jwhavica/pgcb/working/tools/syn/tooltb/scripts/block_setup.tcl"
bsd_max_in_switching_limit = "60000"
bsd_max_out_switching_limit = "60000"
bsd_physical_effort  = "medium"
budget_generate_critical_range = "false"
budget_map_clock_gating_cells = "false"
bus_inference_descending_sort = "true"
bus_inference_style  = ""
bus_minus_style      = "-%d"
bus_multiple_separator_style = ","
bus_naming_style     = "%s[%d]"
bus_range_separator_style = ":"
cache_dir_chmod_octal = "777"
cache_file_chmod_octal = "777"
cache_read           = "./synopsys_cache"
cache_read_info      = "false"
cache_write          = "./synopsys_cache"
cache_write_info     = "false"
case_analysis_log_file = ""
case_analysis_propagate_through_icg = "false"
case_analysis_sequential_propagation = "never"
case_analysis_with_logic_constants = "true"
ccl_enable_always    = "false"
change_names_bit_blast_negative_index = "false"
change_names_dont_change_bus_members = "false"
check_design_allow_inconsistent_input_port = "false"
check_design_allow_multiply_driven_nets_by_inputs_and_outputs = "false"
check_design_allow_non_tri_drivers_on_tri_bus = "true"
check_design_allow_unknown_wired_logic_type = "true"
check_design_check_for_wire_loop = "true"
check_error_list     = "CMD-004 CMD-006 CMD-007 CMD-008 CMD-009 CMD-010 CMD-011 CMD-012 CMD-014 CMD-015 CMD-016 CMD-019 CMD-026 CMD-031 CMD-037 DB-1 DCSH-11 DES-001 ACS-193 FILE-1 FILE-2 FILE-3 FILE-4 LINK-7 LINT-7 LINT-20 LNK-023 OPT-100 OPT-101 OPT-102 OPT-114 OPT-124 OPT-127 OPT-128 OPT-155 OPT-157 OPT-181 OPT-462 UI-11 UI-14 UI-15 UI-16 UI-17 UI-19 UI-20 UI-21 UI-22 UI-23 UI-40 UI-41 UID-4 UID-6 UID-7 UID-8 UID-9 UID-13 UID-14 UID-15 UID-19 UID-20 UID-25 UID-27 UID-28 UID-29 UID-30 UID-32 UID-58 UID-87 UID-103 UID-109 UID-270 UID-272 UID-403 UID-440 UID-444 UIO-2 UIO-3 UIO-4 UIO-25 UIO-65 UIO-66 UIO-75 UIO-94 UIO-95 EQN-6 EQN-11 EQN-15 EQN-16 EQN-18 EQN-20"
clock_arnoldi_dbg_file = ""
cmd                  = "private"
cmds                 = "{ Cell Cells get_cells "get_cells -hierarchical -all" hierarchical,filter,quiet,regexp,nocase,exact,all,of_objects,logical,physical } { Net  Nets  get_nets  "get_nets -hierarchical"  hierarchical,filter,quiet,regexp,nocase,exact,top_net_of_hierarchical_group,segments,of_objects,logical,physical } { Pin  Pins  get_pins  "get_pins -hierarchical"  hierarchical,filter,quiet,regexp,nocase,exact,leaf,of_objects,logical,physical } { Port Ports get_ports "get_ports -hierarchical" hierarchical,filter,quiet,regexp,nocase,exact,of_objects,logical,physical }"
collection_deletion_effort = "medium"
collection_result_display_limit = "100"
command_log_file     = "./command.log"
company              = ""
compatibility_version = "G-2012.06-SP5"
compile_advanced_fix_multiple_port_nets = "false"
compile_allow_dw_hierarchical_inverter_opt = "false"
compile_assume_fully_decoded_three_state_busses = "false"
compile_auto_ungroup_area_num_cells = "30"
compile_auto_ungroup_count_leaf_cells = "false"
compile_auto_ungroup_override_wlm = "false"
compile_automatic_clock_phase_inference = "strict"
compile_clock_gating_through_hierarchy = "false"
compile_cpu_limit    = "0.0"
compile_delete_unloaded_sequential_cells = "true"
compile_disable_hierarchical_inverter_opt = "false"
compile_dont_use_dedicated_scanout = "1"
compile_enable_async_mux_mapping = "true"
compile_enable_dyn_max_cap = "false"
compile_enable_register_merging = "false"
compile_enable_register_merging_with_exceptions = "false"
compile_enhanced_resource_sharing = "false"
compile_error_on_missing_physical_cells = "false"
compile_implementation_selection = "true"
compile_instance_name_prefix = "U"
compile_instance_name_suffix = ""
compile_keep_original_for_external_references = "false"
compile_log_format   = "  %elap_time %mem %area %wns %tns %drc %group_path %endpoint"
compile_negative_logic_methodology = "false"
compile_no_new_cells_at_top_level = "false"
compile_power_domain_boundary_optimization = "true"
compile_preserve_subdesign_interfaces = "false"
compile_register_replication = "false"
compile_register_replication_across_hierarchy = "false"
compile_register_replication_in_timing = "true"
compile_retime_exception_registers = "false"
compile_retime_license_behavior = "wait"
compile_rewire_multiple_port_nets = "true"
compile_seqmap_enable_output_inversion = "false"
compile_seqmap_identify_shift_registers = "false"
compile_seqmap_identify_shift_registers_with_synchronous_logic = "true"
compile_seqmap_identify_shift_registers_with_synchronous_logic_ascii = "false"
compile_seqmap_propagate_constants = "true"
compile_seqmap_propagate_constants_size_only = "true"
compile_seqmap_propagate_high_effort = "true"
compile_slack_driven_buffering = "false"
compile_state_reachability_high_effort_merge = "false"
compile_top_acs_partition = "false"
compile_top_all_paths = "false"
compile_ultra_ungroup_dw = "TRUE"
compile_ultra_ungroup_small_hierarchies = "true"
complete_mixed_mode_extraction = "true"
context_check_status = "false"
create_clock_no_input_delay = "false"
ctldb_use_old_prot_flow = "false"
cts_clock_source_is_exclude_pin = "true"
cts_insert_boundary_cell = "false"
current_design       = "tooltb"
current_instance     = ""
db_load_ccs_data     = "false"
db_load_ccs_noise_data = "false"
db_load_ccs_power_data = "false"
dc_allow_rtl_pg      = "true"
dc_hidden_vars       = "enable_page_mode dc_allow_rtl_pg hdlin_enforce_strict_vrlg_2005 hdlin_tic_tic_discards_whitespace"
dc_shell_mode        = "tcl"
dclink_disable_ilm_write_filtering = "false"
dct_adjust_net_model = "false"
dct_enable_track_auto_fill = "true"
dct_enable_va_aware_ao_synthesis = "false"
dct_placement_ignore_scan = "false"
dct_port_dont_snap_onto_tracks = "false"
dct_preserve_all_preroutes = "false"
dct_prioritize_area_correlation = "false"
ddc_allow_unknown_packed_commands = "true"
ddc_verbose          = "false"
default_input_delay  = "30"
default_name_rules   = ""
default_output_delay = "30"
default_port_connection_class = "universal"
default_schematic_options = "-size infinite"
derived_upf          = "false"
designer             = ""
disable_auto_time_borrow = "false"
disable_case_analysis = "false"
disable_conditional_mode_analysis = "false"
disable_delta_slew_for_tran_cstr = "false"
disable_library_transition_degradation = "false"
disable_mdb_stop_points = "false"
do_operand_isolation = "false"
dont_touch_nets_with_size_only_cells = "false"
dpcm_slewlimit       = "TRUE"
dps_distributed_licensing = "true"
dps_merge_grd_arch   = "none"
dps_merge_grd_args   = "none"
dps_merge_lsf_arch   = "none"
dps_merge_lsf_args   = "none"
dps_top_grd_arch     = "none"
dps_top_grd_args     = "none"
dps_top_lsf_arch     = "none"
dps_top_lsf_args     = "none"
duplicate_ports      = "false"
echo_include_commands = "true"
enable_auto_attr_spread = "true"
enable_bit_blasted_bus_linking = "false"
enable_cell_based_verilog_reader = "false"
enable_clock_to_data_analysis = "false"
enable_instances_in_report_net = "true"
enable_keep_signal   = "false"
enable_keep_signal_dt_net = "false"
enable_netl_view     = "TRUE"
enable_nldm_timing_noise_signoff = "0"
enable_page_mode     = "false"
enable_recovery_removal_arcs = "true"
enable_slew_degradation = "true"
enable_special_level_shifter_naming = "false"
enable_verilog_netlist_reader = "true"
enable_vhdl_netlist_reader = "FALSE"
err                  = "1.4"
estimate_io_latency  = "false"
estimate_resource_preference = "fast"
exit_delete_command_log_file = "false"
exit_delete_filename_log_file = "true"
extract_max_parallel_computations = "0"
fanin_fanout_trace_arcs = "timing"
filename_log_file    = "./logs/filename.log.06_09_16_47"
find_allow_only_non_hier_ports = "false"
find_converts_name_lists = "false"
find_ignore_case     = "false"
flow                 = "syn"
focalopt_power_critical_range = "0"
font_library         = "1_25.font"
fp_snap_type         = "<array?>"
fsm_auto_inferring   = "FALSE"
fsm_enable_state_minimization = "FALSE"
fsm_export_formality_state_info = "FALSE"
ft_array             = "<array?>"
fuzzy_matching_enabled = "true"
gen_bussing_exact_implicit = "false"
gen_cell_pin_name_separator = "/"
gen_create_netlist_busses = "true"
gen_dont_show_single_bit_busses = "false"
gen_match_ripper_wire_widths = "false"
gen_max_compound_name_length = "256"
gen_max_ports_on_symbol_side = "0"
gen_open_name_postfix = ""
gen_open_name_prefix = "Open"
gen_show_created_busses = "false"
gen_show_created_symbols = "false"
gen_single_osc_per_name = "false"
generic_symbol_library = "generic.sdb"
gui_auto_start       = "0"
gui_online_browser   = "firefox"
gui_start_option_no_windows = "0"
hdl_keep_licenses    = "true"
hdl_preferred_license = ""
hdlin_auto_save_templates = "FALSE"
hdlin_autoread_exclude_extensions = ""
hdlin_autoread_sverilog_extensions = ".sv .sverilog"
hdlin_autoread_verilog_extensions = ".v"
hdlin_autoread_vhdl_extensions = ".vhd .vhdl"
hdlin_check_input_netlist = "FALSE"
hdlin_check_no_latch = "FALSE"
hdlin_elab_errors_deep = "FALSE"
hdlin_enable_assertions = "FALSE"
hdlin_enable_configurations = "FALSE"
hdlin_enable_elaborate_ref_linking = "FALSE"
hdlin_enable_hier_naming = "FALSE"
hdlin_enable_relative_placement = "rb"
hdlin_enable_rtldrc_info = "false"
hdlin_enable_upf_compatible_naming = "FALSE"
hdlin_enforce_strict_vrlg_2005 = "true"
hdlin_ff_always_async_set_reset = "TRUE"
hdlin_ff_always_sync_set_reset = "FALSE"
hdlin_field_naming_style = ""
hdlin_generate_naming_style = "%s_%d"
hdlin_generate_separator_style = "_"
hdlin_ignore_textio_constructs = "TRUE"
hdlin_infer_function_local_latches = "FALSE"
hdlin_infer_multibit = "default_none"
hdlin_infer_mux      = "default"
hdlin_interface_port_ABI = "3"
hdlin_keep_signal_name = "all_driving"
hdlin_latch_always_async_set_reset = "true"
hdlin_module_arch_name_splitting = "FALSE"
hdlin_module_name_limit = "220"
hdlin_mux_for_array_read_sparseness_limit = "90"
hdlin_mux_oversize_ratio = "100"
hdlin_mux_rp_limit   = "128x4"
hdlin_mux_size_limit = "32"
hdlin_mux_size_min   = "2"
hdlin_mux_size_only  = "1"
hdlin_optimize_pla_effort = "2"
hdlin_preserve_sequential = "all"
hdlin_presto_cell_name_prefix = "C"
hdlin_presto_net_name_prefix = "N"
hdlin_prohibit_nontri_multiple_drivers = "TRUE"
hdlin_reporting_level = "basic"
hdlin_shorten_long_module_name = "true"
hdlin_strict_verilog_reader = "FALSE"
hdlin_subprogram_default_values = "FALSE"
hdlin_sv_blackbox_modules = ""
hdlin_sv_ieee_assignment_patterns = "1"
hdlin_sv_packages    = "enable"
hdlin_sv_tokens      = "FALSE"
hdlin_sverilog_std   = "2005"
hdlin_upcase_names   = "FALSE"
hdlin_verification_priority = "FALSE"
hdlin_vhdl93_concat  = "TRUE"
hdlin_vhdl_mixed_language_instantiation = "FALSE"
hdlin_vhdl_std       = "1993"
hdlin_vhdl_syntax_extensions = "FALSE"
hdlin_vrlg_std       = "2005"
hdlin_while_loop_iterations = "1024"
hdlout_internal_busses = "FALSE"
hier_dont_trace_ungroup = "0"
high_fanout_net_pin_capacitance = "0.1"
high_fanout_net_threshold = "1000"
hlo_resource_allocation = "constraint_driven"
html_log_enable      = "false"
html_log_filename    = "default.html"
icc_preroute_power_aware_optimization = "false"
ignore_clock_input_delay_for_skew = "false"
ignore_tf_error      = "false"
ilm_enable_power_calculation = "true"
ilm_ignore_percentage = "25"
in_gui_session       = "false"
inherit_parent_dont_touch = "false"
init_path            = "/p/com/eda/synopsys/designcompiler/G-2012.06-SP5/auxx/syn"
initial_target_library = ""
insert_dft_clean_up  = "true"
insert_test_design_naming_style = "%s_test_%d"
kitProcs             = "<array?>"
lbo_cells_in_regions = "false"
lc                   = "NLS_LANG"
ldd_return_val       = "0"
level_shifter_naming_prefix = ""
lib                  = "d04_ln_1273_4x1r1_tttt_v075_t70_max.ldb"
lib_cell_using_delay_from_ccs = "true"
lib_pin_using_cap_from_ccs = "true"
lib_use_thresholds_per_pin = "true"
libsetup_max_auto_opcond_message = "10"
link_allow_pin_name_synonym = "true"
link_force_case      = "check_reference"
link_library         = "* d04_wn_1273_4x1r1_tttt_v075_t70_max.ldb d04_ln_1273_4x1r1_tttt_v075_t70_max.ldb d04_nn_1273_4x1r1_tttt_v075_t70_max.ldb dw_foundation.sldb"
link_path            = "* d04_wn_1273_4x1r1_tttt_v075_t70_max.ldb d04_ln_1273_4x1r1_tttt_v075_t70_max.ldb d04_nn_1273_4x1r1_tttt_v075_t70_max.ldb dw_foundation.sldb"
list_max_min_libs    = "d04_wn_1273_4x1r1_tttt_v075_t70_max d04_wn_1273_4x1r1_tttt_v105_t70_min d04_ln_1273_4x1r1_tttt_v075_t70_max d04_ln_1273_4x1r1_tttt_v105_t70_min d04_nn_1273_4x1r1_tttt_v075_t70_max d04_nn_1273_4x1r1_tttt_v105_t70_min"
list_of_file_types   = "verilog(v)   vhdl(vhd)   global_cstr(con)   pass_cstr(con)   user_override_constraint(con)   user_override_script(scr)   user_budget_script()   user_report_script(report)   user_compile_strategy_script(compile)   user_compile_script(tcl)   pass_compile_script(autoscr)   elab_db(db)   elab_ddc(ddc)   lib_db(db)   pre_db(db)   post_db(db)   pre_ddc(ddc)   post_ddc(ddc)   svf(svf)   global_log(log)   pass_log(log)   makefile()   oc.tcl(oc.tcl)   cstr.tcl(cstr.tcl)   pass_area_report(area)   pass_timing_report(tim)   pass_qor_report(qor)   pass_cstr_report(cstr)   global_report()   env()"
list_target_libs     = "d04_ln_1273_4x1r1_tttt_v075_t70_max.ldb"
logfile_line         = "737"
logfile_start        = "737"
ltl_obstruction_type = "placement_only"
magnet_placement_disable_overlap = "false"
magnet_placement_fanout_limit = "1000"
magnet_placement_stop_after_seq_cell = "false"
max_lib              = "d04_nn_1273_4x1r1_tttt_v075_t70_max"
mcmm_high_capacity_effort_level = "0"
min_lib              = "d04_nn_1273_4x1r1_tttt_v105_t70_min"
motif_files          = "/p/com/eda/synopsys/designcompiler/G-2012.06-SP5/admin/setup"
msg                  = "can't unset "path": no such variable"
multi_pass_test_generation = "false"
mux_auto_inferring_effort = "2"
mv_allow_ls_on_leaf_pin_boundary = "false"
mv_allow_pg_pin_reconnection = "false"
mv_allow_upf_cells_without_upf = "false"
mv_allow_va_beyond_core_area = "false"
mv_disable_voltage_area_aware_detour_routing = "false"
mv_input_enforce_simple_names = "false"
mv_insert_level_shifters_on_ideal_nets = ""
mv_no_always_on_buffer_for_redundant_isolation = "false"
mv_no_cells_at_default_va = "false"
mv_no_main_power_violations = "true"
mv_output_enforce_simple_names = "false"
mv_output_upf_line_indent = "2"
mv_output_upf_line_width = "50"
mv_skip_opcond_checking_for_unloaded_level_shifter = "false"
mv_upf_tracking      = "true"
mv_use_std_cell_for_isolation = "false"
mw_allow_unescaped_slash_in_pin_name = "false"
mw_cel_as_escaped    = "true"
mw_cell_name         = ""
mw_check_hier_fill_view_in_copy_cell = "false"
mw_create_netlist_from_CEL = "false"
mw_current_design    = ""
mw_design_library    = "./outputs/tooltb_mwlib_DC.06_09_16_47"
mw_disable_escape_char = "true"
mw_enable_net_bus    = "false"
mw_ground_port       = ""
mw_hdl_bus_dir_for_undef_cell = "0"
mw_hdl_expand_cell_with_no_instance = "false"
mw_hdl_stop_at_FRAM_cells = "false"
mw_hdl_top_module_list = ""
mw_hvo_core_filler_cells = "true"
mw_hvo_corner_pad_cells = "true"
mw_hvo_diode_ports   = "false"
mw_hvo_dump_master_names = ""
mw_hvo_empty_cell_definition = "false"
mw_hvo_generate_macro_definition = "false"
mw_hvo_must_not_dump_master_names = ""
mw_hvo_output_onezero_for_pg = "true"
mw_hvo_output_wire_declaration = "false"
mw_hvo_pad_filler_cells = "true"
mw_hvo_pg_nets       = "true"
mw_hvo_pg_ports      = "false"
mw_hvo_split_bus     = "false"
mw_hvo_strip_backslash_before_hiersep = "true"
mw_hvo_unconnected_cells = "true"
mw_hvo_unconnected_ports = "false"
mw_logic0_net        = "VSS"
mw_logic1_net        = "VDD"
mw_pgconn_cell_inst  = ""
mw_pgconn_cell_master = ""
mw_power_port        = ""
mw_read_ignore_corner_cell = "true"
mw_read_ignore_filler_cell = "true"
mw_read_ignore_pad_cell = "true"
mw_read_ignore_unconnected_cell = "true"
mw_reference_library = ""
mw_site_name_mapping = ""
mw_use_pdb_lib_format = "false"
new_idn_switch       = "true"
ns                   = "1"
pass_dependent_file_types = "pass_cstr   user_override_constraint   user_report_script   user_compile_strategy_script   user_override_script   pass_compile_script   user_budget_script   pre_db   post_db   pre_ddc   post_ddc   svf   makefile   pass_area_report   pass_timing_report   pass_qor_report   pass_cstr_report   pass_log   env   oc.tcl   cstr.tcl"
pdefout_diff_original = "TRUE"
physopt_area_critical_range = "-1.04858e+06"
physopt_cell_count_threshold = "0"
physopt_create_missing_physical_libcells = "false"
physopt_enable_via_res_support = "true"
physopt_hard_keepout_distance = "0"
physopt_ignore_lpin_fanout = "false"
physopt_power_critical_range = "-1.04858e+06"
placer_congestion_effort = "auto"
placer_disable_auto_bound_for_gated_clock = "true"
placer_disable_macro_placement_timeout = "false"
placer_dont_error_out_on_conflicting_bounds = "true"
placer_enable_enhanced_soft_blockages = "false"
placer_enable_redefined_blockage_behavior = "true"
placer_gated_register_area_multiplier = "20"
placer_max_allowed_timing_depth = "20000"
placer_max_cell_density_threshold = "-1"
placer_max_parallel_computations = "0"
placer_reduce_high_density_regions = "false"
placer_show_zroutegr_output = "false"
plot_box             = "false"
plot_command         = "lpr -Plw"
plot_orientation     = "best_fit"
plot_scale_factor    = "100"
plotter_maxx         = "584"
plotter_maxy         = "764"
plotter_minx         = "28"
plotter_miny         = "28"
port_complement_naming_style = "%s_BAR"
power_cg_all_registers = "false"
power_cg_auto_identify = "false"
power_cg_balance_stages = "false"
power_cg_cell_naming_style = ""
power_cg_derive_related_clock = "false"
power_cg_designware  = "false"
power_cg_enable_alternative_algorithm = "false"
power_cg_ext_feedback_loop = "true"
power_cg_flatten     = "false"
power_cg_gated_clock_net_naming_style = ""
power_cg_ignore_setup_condition = "false"
power_cg_inherit_timing_exceptions = "false"
power_cg_iscgs_enable = "false"
power_cg_module_naming_style = ""
power_cg_print_enable_conditions = "false"
power_cg_print_enable_conditions_max_terms = "10"
power_cg_reconfig_stages = "false"
power_default_static_probability = "0.5"
power_default_toggle_rate = "0.1"
power_default_toggle_rate_type = "fastest_clock"
power_do_not_size_icg_cells = "true"
power_driven_clock_gating = "false"
power_enable_datapath_gating = "TRUE"
power_enable_one_pass_power_gating = "false"
power_enable_power_gating = "false"
power_fix_sdpd_annotation = "true"
power_fix_sdpd_annotation_verbose = "false"
power_hdlc_do_not_split_cg_cells = "false"
power_keep_license_after_power_commands = "false"
power_lib2saif_rise_fall_pd = "false"
power_min_internal_power_threshold = ""
power_model_preference = "nlpm"
power_opto_extra_high_dynamic_power_effort = "false"
power_preserve_rtl_hier_names = "true"
power_rclock_inputs_use_clocks_fanout = "true"
power_rclock_unrelated_use_fastest = "true"
power_rclock_use_asynch_inputs = "false"
power_remove_redundant_clock_gates = "true"
power_rtl_saif_file  = "power_rtl.saif"
power_sa_propagation_verbose = "false"
power_same_switching_activity_on_connected_objects = "false"
power_sdpd_message_tolerance = "0.00001"
preroute_opt_verbose = "0"
product              = "Design Vision"
product_build_date   = "Jan 18, 2013"
product_version      = "G-2012.06-SP5"
psyn_ignore_bounds   = "true"
psyn_ignore_mobility = "true"
psyn_stress_map      = "false"
psynopt_density_limit = "-1"
psynopt_tns_high_effort = "false"
rc_degrade_min_slew_when_rd_less_than_rnet = "false"
rc_driver_model_mode = "basic"
rc_input_threshold_pct_fall = "50.000000"
rc_input_threshold_pct_rise = "50.000000"
rc_noise_model_mode  = "basic"
rc_output_threshold_pct_fall = "50.000000"
rc_output_threshold_pct_rise = "50.000000"
rc_receiver_model_mode = "basic"
rc_slew_derate_from_library = "1.000000"
rc_slew_lower_threshold_pct_fall = "20.000000"
rc_slew_lower_threshold_pct_rise = "20.000000"
rc_slew_upper_threshold_pct_fall = "80.000000"
rc_slew_upper_threshold_pct_rise = "80.000000"
read_translate_msff  = "TRUE"
register_duplicate   = "false"
register_replication_naming_style = "%s_rep%d"
report_capacitance_use_ccs_receiver_model = "true"
report_default_significant_digits = "3"
report_timing_use_accurate_delay_symbol = "true"
rom_auto_inferring   = "TRUE"
rtl_load_resistance_factor = "0.0"
running_standalone   = "0"
sdc_version          = "1.9"
sdc_write_unambiguous_names = "true"
sdf_enable_cond_start_end = "false"
search_path          = ". /p/com/eda/synopsys/designcompiler/G-2012.06-SP5/libraries/syn /p/com/eda/synopsys/designcompiler/G-2012.06-SP5/minpower/syn /p/com/eda/synopsys/designcompiler/G-2012.06-SP5/dw/syn_ver /p/com/eda/synopsys/designcompiler/G-2012.06-SP5/dw/sim_ver /p/kits/intel/p1273/p1273_1.3.1/stdcells/d04/default/latest/lib/wn /p/kits/intel/p1273/p1273_1.3.1/stdcells/d04/default/latest/lib/ln /p/kits/intel/p1273/p1273_1.3.1/stdcells/d04/default/latest/lib/nn"
set_isolate_ports    = "false"
sh_allow_tcl_with_set_app_var = "true"
sh_allow_tcl_with_set_app_var_no_message_list = "enable_page_mode dc_allow_rtl_pg hdlin_enforce_strict_vrlg_2005 hdlin_tic_tic_discards_whitespace"
sh_arch              = "suse64"
sh_command_abbrev_mode = "Anywhere"
sh_command_log_file  = "./logs/command.log.06_09_16_47"
sh_continue_on_error = "false"
sh_dev_null          = "/dev/null"
sh_enable_line_editing = "true"
sh_enable_page_mode  = "false"
sh_enable_stdout_redirect = "true"
sh_line_editing_mode = "emacs"
sh_new_variable_message = "false"
sh_new_variable_message_in_proc = "false"
sh_new_variable_message_in_script = "false"
sh_new_variable_message_tmp = "false"
sh_output_log_file   = "./logs/dc.log.06_09_16_47"
sh_product_version   = "G-2012.06-SP5"
sh_script_stop_severity = "None"
sh_source_emits_line_numbers = "None"
sh_source_logging    = "true"
sh_source_uses_search_path = "true"
sh_tcllib_app_dirname = "syn"
sh_user_man_path     = ""
sheet_sizes          = ""
si_filter_accum_aggr_noise_peak_ratio = "0.03"
si_filter_per_aggr_noise_peak_ratio = "0.01"
si_max_parallel_computations = "0"
si_use_partial_grounding_for_min_analysis = "false"
si_xtalk_reselect_delta_and_slack = "false"
si_xtalk_reselect_delta_delay = "5"
si_xtalk_reselect_delta_delay_ratio = "0.95"
si_xtalk_reselect_max_mode_slack = "0"
si_xtalk_reselect_min_mode_slack = "0"
silent               = ""
simplified_verification_mode = "FALSE"
simplified_verification_mode_allow_retiming = "FALSE"
single_group_per_sheet = "false"
site_info_file       = "/p/com/eda/synopsys/designcompiler/G-2012.06-SP5/admin/license/site_info"
sort_outputs         = "false"
suppress_errors      = ""
symbol_library       = "your_library.sdb"
synlib_abort_wo_dw_license = "FALSE"
synlib_dont_get_license = ""
synlib_enable_analyze_dw_power = "0"
synlib_hiis_force_on_cells = ""
synlib_iis_use_netlist = "FALSE"
synlib_preferred_ff_chains = ""
synlib_preferred_ffs = ""
synlib_wait_for_design_license = ""
synopsys_exec        = "/p/com/eda/synopsys/designcompiler/G-2012.06-SP5/suse64/syn/bin/common_shell_exec"
synopsys_program_name = "dc_shell"
synopsys_root        = "/p/com/eda/synopsys/designcompiler/G-2012.06-SP5"
syntax_check_status  = "false"
synthetic_library    = "dw_foundation.sldb"
systemcout_debug_mode = "false"
systemcout_levelize  = "true"
target_library       = "d04_ln_1273_4x1r1_tttt_v075_t70_max.ldb"
tcl_interactive      = "0"
tcl_library          = "/p/com/eda/synopsys/designcompiler/G-2012.06-SP5/auxx/tcllib/lib/tcl8.4"
tcl_patchLevel       = "8.4.5.1"
tcl_pkgPath          = "/p/com/eda/synopsys/designcompiler/G-2012.06-SP5/auxx/tcllib/lib/tcl8.4"
tcl_platform         = "<array?>"
tcl_prompt1          = "echo -n "dc_shell-topo> ""
tcl_version          = "8.4"
template_naming_style = "%s_%p"
template_parameter_style = "%s%d"
template_separator_style = "_"
test_allow_clock_reconvergence = "true"
test_ate_sync_cycles = "1"
test_bsd_allow_tolerable_violations = "false"
test_bsd_control_cell_drive_limit = "0"
test_bsd_default_bidir_delay = "0.0"
test_bsd_default_delay = "0.0"
test_bsd_default_strobe = "95.0"
test_bsd_default_strobe_width = "0.0"
test_bsd_make_private_instructions_public = "false"
test_bsd_manufacturer_id = "0"
test_bsd_optimize_control_cell = "false"
test_bsd_part_number = "0"
test_bsd_synthesis_gated_tck = "false"
test_bsd_version_number = "0"
test_bsdl_default_suffix_name = "bsdl"
test_bsdl_max_line_length = "80"
test_capture_clock_skew = "small_skew"
test_cc_ir_masked_bits = "0"
test_cc_ir_value_of_masked_bits = "0"
test_check_port_changes_in_capture = "true"
test_clock_port_naming_style = "test_c%s"
test_dedicated_subdesign_scan_outs = "false"
test_default_bidir_delay = "0.0"
test_default_delay   = "0.0"
test_default_min_fault_coverage = "95"
test_default_period  = "100.0"
test_default_scan_style = "multiplexed_flip_flop"
test_default_strobe  = "40.0"
test_default_strobe_width = "0.0"
test_disable_enhanced_dft_drc_reporting = "true"
test_disable_find_best_scan_out = "false"
test_disconnect_non_functional_so = "1"
test_dont_fix_constraint_violations = "false"
test_enable_capture_checks = "true"
test_enable_codec_sharing = "false"
test_enable_scan_reordering_in_compile_incremental = "false"
test_icg_n_ref_for_dft = ""
test_icg_p_ref_for_dft = ""
test_infer_slave_clock_pulse_after_capture = "infer"
test_isolate_hier_scan_out = "0"
test_jump_over_bufs_invs = "true"
test_keep_connected_scan_en = "false"
test_mode_port_inverted_naming_style = "test_mode_i%s"
test_mode_port_naming_style = "test_mode%s"
test_mux_constant_si = "false"
test_mux_constant_so = "false"
test_non_scan_clock_port_naming_style = "test_nsc_%s"
test_occ_insert_clock_gating_cells = "false"
test_point_keep_hierarchy = "false"
test_preview_scan_shows_cell_types = "false"
test_protocol_add_cycle = "true"
test_rtldrc_latch_check_style = "default"
test_scan_clock_a_port_naming_style = "test_sca%s"
test_scan_clock_b_port_naming_style = "test_scb%s"
test_scan_clock_port_naming_style = "test_sc%s"
test_scan_enable_inverted_port_naming_style = "test_sei%s"
test_scan_enable_port_naming_style = "test_se%s"
test_scan_in_port_naming_style = "test_si%s%s"
test_scan_link_so_lockup_key = "l"
test_scan_link_wire_key = "w"
test_scan_out_port_naming_style = "test_so%s%s"
test_scan_segment_key = "s"
test_scan_true_key   = "t"
test_serialize_put_fsm_clock_output = "true"
test_setup_additional_clock_pulse = "false"
test_shared_codec_io_architecture = "false"
test_simulation_library = ""
test_stil_max_line_length = "72"
test_stil_multiclock_capture_procedures = "false"
test_stil_netlist_format = "db"
test_suppress_toggling_instance_name_prefix = ""
test_use_test_models = "false"
test_user_defined_instruction_naming_style = "USER%d"
test_user_test_data_register_naming_style = "UTDR%d"
test_validate_test_model_connectivity = "false"
test_write_four_cycle_stil_protocol = "false"
tested_technology    = ""
testsim_print_stats_file = "true"
timing_aocvm_analysis_mode = "clock_network_only"
timing_aocvm_enable_analysis = "false"
timing_aocvm_ocv_precedence_compatibility = "true"
timing_arnoldi_delay_calculation_effort_level = "medium"
timing_check_defaults = "generated_clock loops no_input_delay unconstrained_endpoints pulse_clock_cell_type no_driving_cell partial_input_delay"
timing_clock_gating_propagate_enable = "false"
timing_clock_reconvergence_pessimism = "normal"
timing_crpr_remove_clock_to_data_crp = "false"
timing_crpr_remove_muxed_clock_crp = "true"
timing_crpr_threshold_ps = "20"
timing_disable_cond_default_arcs = "false"
timing_edge_specific_source_latency = "false"
timing_enable_multiple_clocks_per_reg = "true"
timing_enable_non_sequential_checks = "false"
timing_gclock_source_network_num_master_registers = "1"
timing_input_port_default_clock = "false"
timing_library_derate_is_scenario_specific = "FALSE"
timing_max_parallel_computations = "0"
timing_remove_clock_reconvergence_pessimism = "false"
timing_report_union_tns = "true"
timing_scgc_override_library_setup_hold = "true"
timing_self_loops_no_skew = "false"
timing_separate_clock_gating_group = "false"
timing_use_clock_specific_transition = "true"
timing_use_driver_arc_transition_at_clock_source = "true"
timing_use_enhanced_capacitance_modeling = "false"
tio_eco_output_directory = "TIO_eco_changes"
tio_write_eco_changes = "false"
ungroup_keep_original_design = "false"
uniquify_keep_original_design = "false"
uniquify_naming_style = "%s_%d"
upf_allow_DD_primary_with_supply_sets = "false"
upf_charz_allow_port_punch = "true"
upf_charz_enable_supply_port_punching = "true"
upf_charz_max_srsn_messages = "10"
upf_create_implicit_supply_sets = "false"
upf_enable_legacy_block = "true"
upf_enable_relaxed_charz = "true"
upf_extension        = "true"
upf_levshi_on_constraint_only = "false"
upf_report_isolation_matching = "false"
upf_set_interface_cell_rel_sn = "false"
upf_skip_ao_check_for_els_input = "true"
upf_use_additional_db_attributes = "true"
use_port_name_for_oscs = "false"
va                   = "hdlin_tic_tic_discards_whitespace"
vao_feedthrough_module_name_prefix = ""
var_mux_mbm          = "TRUE"
var_name             = "G_DFX_FIX_ICG_HOOKUP"
verbose_messages     = "true"
veriloglib_all_cells_in_one_file = "false"
veriloglib_cell_name_map = ""
veriloglib_delay_signal_naming_style = ""
veriloglib_insert_timing_in_specify_block = "false"
veriloglib_sdf3.0_support = "false"
veriloglib_sdf_edge  = "true"
veriloglib_tb_compare = "0"
veriloglib_tb_use_sensitization_as_vectors = "true"
veriloglib_tb_x_eq_dontcare = "false"
veriloglib_violation_notifier_name = ""
veriloglib_write_recrem_as_setuphold = "false"
veriloglib_zero_delay_model = "false"
verilogout_equation  = "false"
verilogout_higher_designs_first = "false"
verilogout_ignore_case = "false"
verilogout_include_files = ""
verilogout_indirect_inout_connection = "FALSE"
verilogout_no_negative_index = "FALSE"
verilogout_no_tri    = "true"
verilogout_show_unconnected_pins = "true"
verilogout_single_bit = "false"
verilogout_unconnected_prefix = "SYNOPSYS_UNCONNECTED_"
vhdllib_cell_name_map_file = ""
vhdllib_insert_timing = "false"
vhdllib_sdf_edge     = "false"
vhdllib_vital_99     = "false"
vhdlout_bit_type     = "std_logic"
vhdlout_bit_vector_type = "std_logic_vector"
vhdlout_dont_create_dummy_nets = "FALSE"
vhdlout_equations    = "FALSE"
vhdlout_follow_vector_direction = "TRUE"
vhdlout_lower_design_vector = "TRUE"
vhdlout_one_name     = "'1'"
vhdlout_package_naming_style = "CONV_PACK_%d"
vhdlout_preserve_hierarchical_types = "VECTOR"
vhdlout_separate_scan_in = "FALSE"
vhdlout_single_bit   = "USER"
vhdlout_target_simulator = ""
vhdlout_three_state_name = "'Z'"
vhdlout_three_state_res_func = ""
vhdlout_top_configuration_arch_name = "A"
vhdlout_top_configuration_entity_name = "E"
vhdlout_top_configuration_name = "CFG_TB_E"
vhdlout_top_design_vector = "FALSE"
vhdlout_unconnected_pin_prefix = "n"
vhdlout_unknown_name = "'X'"
vhdlout_upcase       = "FALSE"
vhdlout_use_packages = "IEEE.std_logic_1164"
vhdlout_wired_and_res_func = ""
vhdlout_wired_or_res_func = ""
vhdlout_write_architecture = "TRUE"
vhdlout_write_attributes = "FALSE"
vhdlout_write_components = "TRUE"
vhdlout_write_entity = "TRUE"
vhdlout_write_top_configuration = "FALSE"
vhdlout_zero_name    = "'0'"
view_arch_types      = "sparcOS5 hpux10 rs6000 sgimips"
view_background      = "black"
view_command_log_file = "./view_command.log"
view_execute_script_suffix = ".script .scr .dcs .dcv .dc .con .tcl"
view_icon_path       = ""
view_read_file_suffix = "db gdb sdb edif eqn fnc lsi mif NET pla st tdl v vhd vhdl xnf"
view_report_append   = "true"
view_report_interactive = "true"
view_report_output2file = "false"
view_write_file_suffix = "gdb db sdb do edif eqn fnc lsi NET neted pla st tdl v vhd vhdl xnf"
vt_type              = "NN"
when_analysis_permitted = "true"
when_analysis_without_case_analysis = "false"
win_select_objects_remove_adds_net_routing = "true"
write_converted_tf_syntax = "false"
write_name_nets_same_as_ports = "true"
write_sdc_output_lumped_net_capacitance = "false"
write_sdc_output_net_resistance = "false"
write_test_formats   = "synopsys tssi_ascii tds verilog vhdl wgl"
write_test_include_scan_cell_info = "true"
write_test_input_dont_care_value = "X"
write_test_max_cycles = "0"
write_test_max_scan_patterns = "0"
write_test_new_translation_engine = "false"
write_test_pattern_set_naming_style = "TC_Syn_%d"
write_test_round_timing_values = "true"
write_test_scan_check_file_naming_style = "%s_schk.%s"
write_test_vector_file_naming_style = "%s_%d.%s"
write_test_vhdlout   = "inline"
x11_set_cursor_background = ""
x11_set_cursor_foreground = "magenta"
x11_set_cursor_number = "-1"
xt_filter_logic_constant_aggressors = "true"
