// Generated by gen_regs.tcl
// DO NOT EDIT THIS FILE

#ifndef __PERI0_REGS_H__
#define __PERI0_REGS_H__

#include <stdint.h>
#include "chip_mem_layout.h"

////////////////////////////////////////////////////////////////
// baisc reg info                                             //
////////////////////////////////////////////////////////////////

#define PERI0_REG_RW_EMMC1_INIT_STATE_ADDR                                            (PERI0_REGS_BASE+0x000)
#define PERI0_REG_RW_EMMC1_INIT_STATE_LSB                                             0
#define PERI0_REG_RW_EMMC1_INIT_STATE_MASK                                            0x00000001

#define PERI0_REG_RW_EMMC1_DRV_SEL_ADDR                                               (PERI0_REGS_BASE+0x000)
#define PERI0_REG_RW_EMMC1_DRV_SEL_LSB                                                4
#define PERI0_REG_RW_EMMC1_DRV_SEL_MASK                                               0x00000010

#define PERI0_REG_RW_EMMC1_DRV_DEGREE_ADDR                                            (PERI0_REGS_BASE+0x000)
#define PERI0_REG_RW_EMMC1_DRV_DEGREE_LSB                                             5
#define PERI0_REG_RW_EMMC1_DRV_DEGREE_MASK                                            0x00000060

#define PERI0_REG_RW_EMMC1_DRV_DELAYNUM_ADDR                                          (PERI0_REGS_BASE+0x000)
#define PERI0_REG_RW_EMMC1_DRV_DELAYNUM_LSB                                           8
#define PERI0_REG_RW_EMMC1_DRV_DELAYNUM_MASK                                          0x0000ff00

#define PERI0_REG_RW_EMMC1_SAMPLE_SEL_ADDR                                            (PERI0_REGS_BASE+0x000)
#define PERI0_REG_RW_EMMC1_SAMPLE_SEL_LSB                                             20
#define PERI0_REG_RW_EMMC1_SAMPLE_SEL_MASK                                            0x00100000

#define PERI0_REG_RW_EMMC1_SAMPLE_DEGREE_ADDR                                         (PERI0_REGS_BASE+0x000)
#define PERI0_REG_RW_EMMC1_SAMPLE_DEGREE_LSB                                          21
#define PERI0_REG_RW_EMMC1_SAMPLE_DEGREE_MASK                                         0x00600000

#define PERI0_REG_RW_EMMC1_SAMPLE_DELAYNUM_ADDR                                       (PERI0_REGS_BASE+0x000)
#define PERI0_REG_RW_EMMC1_SAMPLE_DELAYNUM_LSB                                        24
#define PERI0_REG_RW_EMMC1_SAMPLE_DELAYNUM_MASK                                       0xff000000

#define PERI0_REG_RW_SDIO2_INIT_STATE_ADDR                                            (PERI0_REGS_BASE+0x004)
#define PERI0_REG_RW_SDIO2_INIT_STATE_LSB                                             0
#define PERI0_REG_RW_SDIO2_INIT_STATE_MASK                                            0x00000001

#define PERI0_REG_RW_SDIO2_DRV_SEL_ADDR                                               (PERI0_REGS_BASE+0x004)
#define PERI0_REG_RW_SDIO2_DRV_SEL_LSB                                                4
#define PERI0_REG_RW_SDIO2_DRV_SEL_MASK                                               0x00000010

#define PERI0_REG_RW_SDIO2_DRV_DEGREE_ADDR                                            (PERI0_REGS_BASE+0x004)
#define PERI0_REG_RW_SDIO2_DRV_DEGREE_LSB                                             5
#define PERI0_REG_RW_SDIO2_DRV_DEGREE_MASK                                            0x00000060

#define PERI0_REG_RW_SDIO2_DRV_DELAYNUM_ADDR                                          (PERI0_REGS_BASE+0x004)
#define PERI0_REG_RW_SDIO2_DRV_DELAYNUM_LSB                                           8
#define PERI0_REG_RW_SDIO2_DRV_DELAYNUM_MASK                                          0x0000ff00

#define PERI0_REG_RW_SDIO2_SAMPLE_SEL_ADDR                                            (PERI0_REGS_BASE+0x004)
#define PERI0_REG_RW_SDIO2_SAMPLE_SEL_LSB                                             20
#define PERI0_REG_RW_SDIO2_SAMPLE_SEL_MASK                                            0x00100000

#define PERI0_REG_RW_SDIO2_SAMPLE_DEGREE_ADDR                                         (PERI0_REGS_BASE+0x004)
#define PERI0_REG_RW_SDIO2_SAMPLE_DEGREE_LSB                                          21
#define PERI0_REG_RW_SDIO2_SAMPLE_DEGREE_MASK                                         0x00600000

#define PERI0_REG_RW_SDIO2_SAMPLE_DELAYNUM_ADDR                                       (PERI0_REGS_BASE+0x004)
#define PERI0_REG_RW_SDIO2_SAMPLE_DELAYNUM_LSB                                        24
#define PERI0_REG_RW_SDIO2_SAMPLE_DELAYNUM_MASK                                       0xff000000

#define PERI0_REG_RW_BOOTSPI_DMAC_SEL_ADDR                                            (PERI0_REGS_BASE+0x008)
#define PERI0_REG_RW_BOOTSPI_DMAC_SEL_LSB                                             0
#define PERI0_REG_RW_BOOTSPI_DMAC_SEL_MASK                                            0x00000003

#define PERI0_REG_RW_UART1_DMAC_SEL_ADDR                                              (PERI0_REGS_BASE+0x008)
#define PERI0_REG_RW_UART1_DMAC_SEL_LSB                                               2
#define PERI0_REG_RW_UART1_DMAC_SEL_MASK                                              0x0000000c

#define PERI0_REG_RW_UART2_DMAC_SEL_ADDR                                              (PERI0_REGS_BASE+0x008)
#define PERI0_REG_RW_UART2_DMAC_SEL_LSB                                               4
#define PERI0_REG_RW_UART2_DMAC_SEL_MASK                                              0x00000030

#define PERI0_REG_RW_I2S1_DMAC_SEL_ADDR                                               (PERI0_REGS_BASE+0x008)
#define PERI0_REG_RW_I2S1_DMAC_SEL_LSB                                                6
#define PERI0_REG_RW_I2S1_DMAC_SEL_MASK                                               0x000000c0

#define PERI0_REG_RW_I2S2_DMAC_SEL_ADDR                                               (PERI0_REGS_BASE+0x008)
#define PERI0_REG_RW_I2S2_DMAC_SEL_LSB                                                8
#define PERI0_REG_RW_I2S2_DMAC_SEL_MASK                                               0x00000300

#define PERI0_REG_RW_PDM4_DMAC_SEL_ADDR                                               (PERI0_REGS_BASE+0x008)
#define PERI0_REG_RW_PDM4_DMAC_SEL_LSB                                                10
#define PERI0_REG_RW_PDM4_DMAC_SEL_MASK                                               0x00000c00

#define PERI0_REG_RW_PDM5_DMAC_SEL_ADDR                                               (PERI0_REGS_BASE+0x008)
#define PERI0_REG_RW_PDM5_DMAC_SEL_LSB                                                12
#define PERI0_REG_RW_PDM5_DMAC_SEL_MASK                                               0x00003000

#define PERI0_REG_RW_EMMC0_CFG_CLK_EN_ADDR                                            (PERI0_REGS_BASE+0x024)
#define PERI0_REG_RW_EMMC0_CFG_CLK_EN_LSB                                             0
#define PERI0_REG_RW_EMMC0_CFG_CLK_EN_MASK                                            0x00000001

#define PERI0_REG_RW_EMMC0_DDR_CLK_EN_ADDR                                            (PERI0_REGS_BASE+0x024)
#define PERI0_REG_RW_EMMC0_DDR_CLK_EN_LSB                                             1
#define PERI0_REG_RW_EMMC0_DDR_CLK_EN_MASK                                            0x00000002

#define PERI0_REG_RW_EMMC1_AHB_CLK_EN_ADDR                                            (PERI0_REGS_BASE+0x024)
#define PERI0_REG_RW_EMMC1_AHB_CLK_EN_LSB                                             2
#define PERI0_REG_RW_EMMC1_AHB_CLK_EN_MASK                                            0x00000004

#define PERI0_REG_RW_SDIO2_AHB_CLK_EN_ADDR                                            (PERI0_REGS_BASE+0x028)

#define PERI0_REG_RW_GPIO1_CFG_CLK_EN_ADDR                                            (PERI0_REGS_BASE+0x02c)

#define PERI0_REG_RW_GPIO2_CFG_CLK_EN_ADDR                                            (PERI0_REGS_BASE+0x030)

#define PERI0_REG_RW_BOOTSPI_CFG_CLK_EN_ADDR                                          (PERI0_REGS_BASE+0x034)
#define PERI0_REG_RW_BOOTSPI_CFG_CLK_EN_LSB                                           0
#define PERI0_REG_RW_BOOTSPI_CFG_CLK_EN_MASK                                          0x00000001

#define PERI0_REG_RW_BOOTSPI_CLK_EN_ADDR                                              (PERI0_REGS_BASE+0x034)
#define PERI0_REG_RW_BOOTSPI_CLK_EN_LSB                                               1
#define PERI0_REG_RW_BOOTSPI_CLK_EN_MASK                                              0x00000002

#define PERI0_REG_RW_UART1_CFG_CLK_EN_ADDR                                            (PERI0_REGS_BASE+0x038)
#define PERI0_REG_RW_UART1_CFG_CLK_EN_LSB                                             0
#define PERI0_REG_RW_UART1_CFG_CLK_EN_MASK                                            0x00000001

#define PERI0_REG_RW_UART1_CLK_EN_ADDR                                                (PERI0_REGS_BASE+0x038)
#define PERI0_REG_RW_UART1_CLK_EN_LSB                                                 1
#define PERI0_REG_RW_UART1_CLK_EN_MASK                                                0x00000002

#define PERI0_REG_RW_UART2_CFG_CLK_EN_ADDR                                            (PERI0_REGS_BASE+0x03c)
#define PERI0_REG_RW_UART2_CFG_CLK_EN_LSB                                             0
#define PERI0_REG_RW_UART2_CFG_CLK_EN_MASK                                            0x00000001

#define PERI0_REG_RW_UART2_CLK_EN_ADDR                                                (PERI0_REGS_BASE+0x03c)
#define PERI0_REG_RW_UART2_CLK_EN_LSB                                                 1
#define PERI0_REG_RW_UART2_CLK_EN_MASK                                                0x00000002

#define PERI0_REG_RW_I2C1_CFG_CLK_EN_ADDR                                             (PERI0_REGS_BASE+0x040)
#define PERI0_REG_RW_I2C1_CFG_CLK_EN_LSB                                              0
#define PERI0_REG_RW_I2C1_CFG_CLK_EN_MASK                                             0x00000001

#define PERI0_REG_RW_I2C1_CLK_EN_ADDR                                                 (PERI0_REGS_BASE+0x040)
#define PERI0_REG_RW_I2C1_CLK_EN_LSB                                                  1
#define PERI0_REG_RW_I2C1_CLK_EN_MASK                                                 0x00000002

#define PERI0_REG_RW_I2C2_CFG_CLK_EN_ADDR                                             (PERI0_REGS_BASE+0x044)
#define PERI0_REG_RW_I2C2_CFG_CLK_EN_LSB                                              0
#define PERI0_REG_RW_I2C2_CFG_CLK_EN_MASK                                             0x00000001

#define PERI0_REG_RW_I2C2_CLK_EN_ADDR                                                 (PERI0_REGS_BASE+0x044)
#define PERI0_REG_RW_I2C2_CLK_EN_LSB                                                  1
#define PERI0_REG_RW_I2C2_CLK_EN_MASK                                                 0x00000002

#define PERI0_REG_RW_I2C3_CFG_CLK_EN_ADDR                                             (PERI0_REGS_BASE+0x048)
#define PERI0_REG_RW_I2C3_CFG_CLK_EN_LSB                                              0
#define PERI0_REG_RW_I2C3_CFG_CLK_EN_MASK                                             0x00000001

#define PERI0_REG_RW_I2C3_CLK_EN_ADDR                                                 (PERI0_REGS_BASE+0x048)
#define PERI0_REG_RW_I2C3_CLK_EN_LSB                                                  1
#define PERI0_REG_RW_I2C3_CLK_EN_MASK                                                 0x00000002

#define PERI0_REG_RW_I2C4_CFG_CLK_EN_ADDR                                             (PERI0_REGS_BASE+0x04c)
#define PERI0_REG_RW_I2C4_CFG_CLK_EN_LSB                                              0
#define PERI0_REG_RW_I2C4_CFG_CLK_EN_MASK                                             0x00000001

#define PERI0_REG_RW_I2C4_CLK_EN_ADDR                                                 (PERI0_REGS_BASE+0x04c)
#define PERI0_REG_RW_I2C4_CLK_EN_LSB                                                  1
#define PERI0_REG_RW_I2C4_CLK_EN_MASK                                                 0x00000002

#define PERI0_REG_RW_PWM0_CFG_CLK_EN_ADDR                                             (PERI0_REGS_BASE+0x050)
#define PERI0_REG_RW_PWM0_CFG_CLK_EN_LSB                                              0
#define PERI0_REG_RW_PWM0_CFG_CLK_EN_MASK                                             0x00000001

#define PERI0_REG_RW_PWM0_CLK_EN_ADDR                                                 (PERI0_REGS_BASE+0x050)
#define PERI0_REG_RW_PWM0_CLK_EN_LSB                                                  1
#define PERI0_REG_RW_PWM0_CLK_EN_MASK                                                 0x00000002

#define PERI0_REG_RW_I2S1_CFG_CLK_EN_ADDR                                             (PERI0_REGS_BASE+0x054)
#define PERI0_REG_RW_I2S1_CFG_CLK_EN_LSB                                              0
#define PERI0_REG_RW_I2S1_CFG_CLK_EN_MASK                                             0x00000001

#define PERI0_REG_RW_I2S1_CLK_EN_ADDR                                                 (PERI0_REGS_BASE+0x054)
#define PERI0_REG_RW_I2S1_CLK_EN_LSB                                                  1
#define PERI0_REG_RW_I2S1_CLK_EN_MASK                                                 0x00000002

#define PERI0_REG_RW_I2S2_CFG_CLK_EN_ADDR                                             (PERI0_REGS_BASE+0x058)
#define PERI0_REG_RW_I2S2_CFG_CLK_EN_LSB                                              0
#define PERI0_REG_RW_I2S2_CFG_CLK_EN_MASK                                             0x00000001

#define PERI0_REG_RW_I2S2_CLK_EN_ADDR                                                 (PERI0_REGS_BASE+0x058)
#define PERI0_REG_RW_I2S2_CLK_EN_LSB                                                  1
#define PERI0_REG_RW_I2S2_CLK_EN_MASK                                                 0x00000002

#define PERI0_REG_RW_PDM4_CFG_CLK_EN_ADDR                                             (PERI0_REGS_BASE+0x05c)
#define PERI0_REG_RW_PDM4_CFG_CLK_EN_LSB                                              0
#define PERI0_REG_RW_PDM4_CFG_CLK_EN_MASK                                             0x00000001

#define PERI0_REG_RW_PDM4_CLK_EN_ADDR                                                 (PERI0_REGS_BASE+0x05c)
#define PERI0_REG_RW_PDM4_CLK_EN_LSB                                                  1
#define PERI0_REG_RW_PDM4_CLK_EN_MASK                                                 0x00000002

#define PERI0_REG_RW_PDM5_CFG_CLK_EN_ADDR                                             (PERI0_REGS_BASE+0x060)
#define PERI0_REG_RW_PDM5_CFG_CLK_EN_LSB                                              0
#define PERI0_REG_RW_PDM5_CFG_CLK_EN_MASK                                             0x00000001

#define PERI0_REG_RW_PDM5_CLK_EN_ADDR                                                 (PERI0_REGS_BASE+0x060)
#define PERI0_REG_RW_PDM5_CLK_EN_LSB                                                  1
#define PERI0_REG_RW_PDM5_CLK_EN_MASK                                                 0x00000002

#define PERI0_REG_RW_PERI0_REMAP_ADDR                                                 (PERI0_REGS_BASE+0x064)

#define PERI0_EMMC1CLK_GPIO32_VCC3018GA1_REG_PAD_OEX_EN_ADDR                          (PERI0_REGS_BASE+0x800)
#define PERI0_EMMC1CLK_GPIO32_VCC3018GA1_REG_PAD_OEX_EN_LSB                           0
#define PERI0_EMMC1CLK_GPIO32_VCC3018GA1_REG_PAD_OEX_EN_MASK                          0x00000001

#define PERI0_EMMC1CLK_GPIO32_VCC3018GA1_REG_PIN_MUX_SEL_ADDR                         (PERI0_REGS_BASE+0x800)
#define PERI0_EMMC1CLK_GPIO32_VCC3018GA1_REG_PIN_MUX_SEL_LSB                          4
#define PERI0_EMMC1CLK_GPIO32_VCC3018GA1_REG_PIN_MUX_SEL_MASK                         0x00000070

#define PERI0_EMMC1CLK_GPIO32_VCC3018GA1_REG_DS0_ADDR                                 (PERI0_REGS_BASE+0x800)
#define PERI0_EMMC1CLK_GPIO32_VCC3018GA1_REG_DS0_LSB                                  8
#define PERI0_EMMC1CLK_GPIO32_VCC3018GA1_REG_DS0_MASK                                 0x00000100

#define PERI0_EMMC1CLK_GPIO32_VCC3018GA1_REG_DS1_ADDR                                 (PERI0_REGS_BASE+0x800)
#define PERI0_EMMC1CLK_GPIO32_VCC3018GA1_REG_DS1_LSB                                  9
#define PERI0_EMMC1CLK_GPIO32_VCC3018GA1_REG_DS1_MASK                                 0x00000200

#define PERI0_EMMC1CLK_GPIO32_VCC3018GA1_REG_DS2_ADDR                                 (PERI0_REGS_BASE+0x800)
#define PERI0_EMMC1CLK_GPIO32_VCC3018GA1_REG_DS2_LSB                                  10
#define PERI0_EMMC1CLK_GPIO32_VCC3018GA1_REG_DS2_MASK                                 0x00000400

#define PERI0_EMMC1CLK_GPIO32_VCC3018GA1_REG_DS3_ADDR                                 (PERI0_REGS_BASE+0x800)
#define PERI0_EMMC1CLK_GPIO32_VCC3018GA1_REG_DS3_LSB                                  11
#define PERI0_EMMC1CLK_GPIO32_VCC3018GA1_REG_DS3_MASK                                 0x00000800

#define PERI0_EMMC1CLK_GPIO32_VCC3018GA1_REG_PU_ADDR                                  (PERI0_REGS_BASE+0x800)
#define PERI0_EMMC1CLK_GPIO32_VCC3018GA1_REG_PU_LSB                                   12
#define PERI0_EMMC1CLK_GPIO32_VCC3018GA1_REG_PU_MASK                                  0x00001000

#define PERI0_EMMC1CLK_GPIO32_VCC3018GA1_REG_PD_ADDR                                  (PERI0_REGS_BASE+0x800)
#define PERI0_EMMC1CLK_GPIO32_VCC3018GA1_REG_PD_LSB                                   13
#define PERI0_EMMC1CLK_GPIO32_VCC3018GA1_REG_PD_MASK                                  0x00002000

#define PERI0_EMMC1CLK_GPIO32_VCC3018GA1_REG_ST_ADDR                                  (PERI0_REGS_BASE+0x800)
#define PERI0_EMMC1CLK_GPIO32_VCC3018GA1_REG_ST_LSB                                   14
#define PERI0_EMMC1CLK_GPIO32_VCC3018GA1_REG_ST_MASK                                  0x00004000

#define PERI0_EMMC1CMD_PWM0TZ_GPIO33_VCC3018GA1_REG_PAD_OEX_EN_ADDR                   (PERI0_REGS_BASE+0x804)
#define PERI0_EMMC1CMD_PWM0TZ_GPIO33_VCC3018GA1_REG_PAD_OEX_EN_LSB                    0
#define PERI0_EMMC1CMD_PWM0TZ_GPIO33_VCC3018GA1_REG_PAD_OEX_EN_MASK                   0x00000001

#define PERI0_EMMC1CMD_PWM0TZ_GPIO33_VCC3018GA1_REG_PIN_MUX_SEL_ADDR                  (PERI0_REGS_BASE+0x804)
#define PERI0_EMMC1CMD_PWM0TZ_GPIO33_VCC3018GA1_REG_PIN_MUX_SEL_LSB                   4
#define PERI0_EMMC1CMD_PWM0TZ_GPIO33_VCC3018GA1_REG_PIN_MUX_SEL_MASK                  0x00000070

#define PERI0_EMMC1CMD_PWM0TZ_GPIO33_VCC3018GA1_REG_DS0_ADDR                          (PERI0_REGS_BASE+0x804)
#define PERI0_EMMC1CMD_PWM0TZ_GPIO33_VCC3018GA1_REG_DS0_LSB                           8
#define PERI0_EMMC1CMD_PWM0TZ_GPIO33_VCC3018GA1_REG_DS0_MASK                          0x00000100

#define PERI0_EMMC1CMD_PWM0TZ_GPIO33_VCC3018GA1_REG_DS1_ADDR                          (PERI0_REGS_BASE+0x804)
#define PERI0_EMMC1CMD_PWM0TZ_GPIO33_VCC3018GA1_REG_DS1_LSB                           9
#define PERI0_EMMC1CMD_PWM0TZ_GPIO33_VCC3018GA1_REG_DS1_MASK                          0x00000200

#define PERI0_EMMC1CMD_PWM0TZ_GPIO33_VCC3018GA1_REG_DS2_ADDR                          (PERI0_REGS_BASE+0x804)
#define PERI0_EMMC1CMD_PWM0TZ_GPIO33_VCC3018GA1_REG_DS2_LSB                           10
#define PERI0_EMMC1CMD_PWM0TZ_GPIO33_VCC3018GA1_REG_DS2_MASK                          0x00000400

#define PERI0_EMMC1CMD_PWM0TZ_GPIO33_VCC3018GA1_REG_DS3_ADDR                          (PERI0_REGS_BASE+0x804)
#define PERI0_EMMC1CMD_PWM0TZ_GPIO33_VCC3018GA1_REG_DS3_LSB                           11
#define PERI0_EMMC1CMD_PWM0TZ_GPIO33_VCC3018GA1_REG_DS3_MASK                          0x00000800

#define PERI0_EMMC1CMD_PWM0TZ_GPIO33_VCC3018GA1_REG_PU_ADDR                           (PERI0_REGS_BASE+0x804)
#define PERI0_EMMC1CMD_PWM0TZ_GPIO33_VCC3018GA1_REG_PU_LSB                            12
#define PERI0_EMMC1CMD_PWM0TZ_GPIO33_VCC3018GA1_REG_PU_MASK                           0x00001000

#define PERI0_EMMC1CMD_PWM0TZ_GPIO33_VCC3018GA1_REG_PD_ADDR                           (PERI0_REGS_BASE+0x804)
#define PERI0_EMMC1CMD_PWM0TZ_GPIO33_VCC3018GA1_REG_PD_LSB                            13
#define PERI0_EMMC1CMD_PWM0TZ_GPIO33_VCC3018GA1_REG_PD_MASK                           0x00002000

#define PERI0_EMMC1CMD_PWM0TZ_GPIO33_VCC3018GA1_REG_ST_ADDR                           (PERI0_REGS_BASE+0x804)
#define PERI0_EMMC1CMD_PWM0TZ_GPIO33_VCC3018GA1_REG_ST_LSB                            14
#define PERI0_EMMC1CMD_PWM0TZ_GPIO33_VCC3018GA1_REG_ST_MASK                           0x00004000

#define PERI0_EMMC1D0_PWM0A_GPIO34_VCC3018GA1_REG_PAD_OEX_EN_ADDR                     (PERI0_REGS_BASE+0x808)
#define PERI0_EMMC1D0_PWM0A_GPIO34_VCC3018GA1_REG_PAD_OEX_EN_LSB                      0
#define PERI0_EMMC1D0_PWM0A_GPIO34_VCC3018GA1_REG_PAD_OEX_EN_MASK                     0x00000001

#define PERI0_EMMC1D0_PWM0A_GPIO34_VCC3018GA1_REG_PIN_MUX_SEL_ADDR                    (PERI0_REGS_BASE+0x808)
#define PERI0_EMMC1D0_PWM0A_GPIO34_VCC3018GA1_REG_PIN_MUX_SEL_LSB                     4
#define PERI0_EMMC1D0_PWM0A_GPIO34_VCC3018GA1_REG_PIN_MUX_SEL_MASK                    0x00000070

#define PERI0_EMMC1D0_PWM0A_GPIO34_VCC3018GA1_REG_DS0_ADDR                            (PERI0_REGS_BASE+0x808)
#define PERI0_EMMC1D0_PWM0A_GPIO34_VCC3018GA1_REG_DS0_LSB                             8
#define PERI0_EMMC1D0_PWM0A_GPIO34_VCC3018GA1_REG_DS0_MASK                            0x00000100

#define PERI0_EMMC1D0_PWM0A_GPIO34_VCC3018GA1_REG_DS1_ADDR                            (PERI0_REGS_BASE+0x808)
#define PERI0_EMMC1D0_PWM0A_GPIO34_VCC3018GA1_REG_DS1_LSB                             9
#define PERI0_EMMC1D0_PWM0A_GPIO34_VCC3018GA1_REG_DS1_MASK                            0x00000200

#define PERI0_EMMC1D0_PWM0A_GPIO34_VCC3018GA1_REG_DS2_ADDR                            (PERI0_REGS_BASE+0x808)
#define PERI0_EMMC1D0_PWM0A_GPIO34_VCC3018GA1_REG_DS2_LSB                             10
#define PERI0_EMMC1D0_PWM0A_GPIO34_VCC3018GA1_REG_DS2_MASK                            0x00000400

#define PERI0_EMMC1D0_PWM0A_GPIO34_VCC3018GA1_REG_DS3_ADDR                            (PERI0_REGS_BASE+0x808)
#define PERI0_EMMC1D0_PWM0A_GPIO34_VCC3018GA1_REG_DS3_LSB                             11
#define PERI0_EMMC1D0_PWM0A_GPIO34_VCC3018GA1_REG_DS3_MASK                            0x00000800

#define PERI0_EMMC1D0_PWM0A_GPIO34_VCC3018GA1_REG_PU_ADDR                             (PERI0_REGS_BASE+0x808)
#define PERI0_EMMC1D0_PWM0A_GPIO34_VCC3018GA1_REG_PU_LSB                              12
#define PERI0_EMMC1D0_PWM0A_GPIO34_VCC3018GA1_REG_PU_MASK                             0x00001000

#define PERI0_EMMC1D0_PWM0A_GPIO34_VCC3018GA1_REG_PD_ADDR                             (PERI0_REGS_BASE+0x808)
#define PERI0_EMMC1D0_PWM0A_GPIO34_VCC3018GA1_REG_PD_LSB                              13
#define PERI0_EMMC1D0_PWM0A_GPIO34_VCC3018GA1_REG_PD_MASK                             0x00002000

#define PERI0_EMMC1D0_PWM0A_GPIO34_VCC3018GA1_REG_ST_ADDR                             (PERI0_REGS_BASE+0x808)
#define PERI0_EMMC1D0_PWM0A_GPIO34_VCC3018GA1_REG_ST_LSB                              14
#define PERI0_EMMC1D0_PWM0A_GPIO34_VCC3018GA1_REG_ST_MASK                             0x00004000

#define PERI0_EMMC1D1_PWM0B_GPIO35_VCC3018GA1_REG_PAD_OEX_EN_ADDR                     (PERI0_REGS_BASE+0x80c)
#define PERI0_EMMC1D1_PWM0B_GPIO35_VCC3018GA1_REG_PAD_OEX_EN_LSB                      0
#define PERI0_EMMC1D1_PWM0B_GPIO35_VCC3018GA1_REG_PAD_OEX_EN_MASK                     0x00000001

#define PERI0_EMMC1D1_PWM0B_GPIO35_VCC3018GA1_REG_PIN_MUX_SEL_ADDR                    (PERI0_REGS_BASE+0x80c)
#define PERI0_EMMC1D1_PWM0B_GPIO35_VCC3018GA1_REG_PIN_MUX_SEL_LSB                     4
#define PERI0_EMMC1D1_PWM0B_GPIO35_VCC3018GA1_REG_PIN_MUX_SEL_MASK                    0x00000070

#define PERI0_EMMC1D1_PWM0B_GPIO35_VCC3018GA1_REG_DS0_ADDR                            (PERI0_REGS_BASE+0x80c)
#define PERI0_EMMC1D1_PWM0B_GPIO35_VCC3018GA1_REG_DS0_LSB                             8
#define PERI0_EMMC1D1_PWM0B_GPIO35_VCC3018GA1_REG_DS0_MASK                            0x00000100

#define PERI0_EMMC1D1_PWM0B_GPIO35_VCC3018GA1_REG_DS1_ADDR                            (PERI0_REGS_BASE+0x80c)
#define PERI0_EMMC1D1_PWM0B_GPIO35_VCC3018GA1_REG_DS1_LSB                             9
#define PERI0_EMMC1D1_PWM0B_GPIO35_VCC3018GA1_REG_DS1_MASK                            0x00000200

#define PERI0_EMMC1D1_PWM0B_GPIO35_VCC3018GA1_REG_DS2_ADDR                            (PERI0_REGS_BASE+0x80c)
#define PERI0_EMMC1D1_PWM0B_GPIO35_VCC3018GA1_REG_DS2_LSB                             10
#define PERI0_EMMC1D1_PWM0B_GPIO35_VCC3018GA1_REG_DS2_MASK                            0x00000400

#define PERI0_EMMC1D1_PWM0B_GPIO35_VCC3018GA1_REG_DS3_ADDR                            (PERI0_REGS_BASE+0x80c)
#define PERI0_EMMC1D1_PWM0B_GPIO35_VCC3018GA1_REG_DS3_LSB                             11
#define PERI0_EMMC1D1_PWM0B_GPIO35_VCC3018GA1_REG_DS3_MASK                            0x00000800

#define PERI0_EMMC1D1_PWM0B_GPIO35_VCC3018GA1_REG_PU_ADDR                             (PERI0_REGS_BASE+0x80c)
#define PERI0_EMMC1D1_PWM0B_GPIO35_VCC3018GA1_REG_PU_LSB                              12
#define PERI0_EMMC1D1_PWM0B_GPIO35_VCC3018GA1_REG_PU_MASK                             0x00001000

#define PERI0_EMMC1D1_PWM0B_GPIO35_VCC3018GA1_REG_PD_ADDR                             (PERI0_REGS_BASE+0x80c)
#define PERI0_EMMC1D1_PWM0B_GPIO35_VCC3018GA1_REG_PD_LSB                              13
#define PERI0_EMMC1D1_PWM0B_GPIO35_VCC3018GA1_REG_PD_MASK                             0x00002000

#define PERI0_EMMC1D1_PWM0B_GPIO35_VCC3018GA1_REG_ST_ADDR                             (PERI0_REGS_BASE+0x80c)
#define PERI0_EMMC1D1_PWM0B_GPIO35_VCC3018GA1_REG_ST_LSB                              14
#define PERI0_EMMC1D1_PWM0B_GPIO35_VCC3018GA1_REG_ST_MASK                             0x00004000

#define PERI0_EMMC1D2_MSTSPI1D2_GPIO36_VCC3018GA1_REG_PAD_OEX_EN_ADDR                 (PERI0_REGS_BASE+0x810)
#define PERI0_EMMC1D2_MSTSPI1D2_GPIO36_VCC3018GA1_REG_PAD_OEX_EN_LSB                  0
#define PERI0_EMMC1D2_MSTSPI1D2_GPIO36_VCC3018GA1_REG_PAD_OEX_EN_MASK                 0x00000001

#define PERI0_EMMC1D2_MSTSPI1D2_GPIO36_VCC3018GA1_REG_PIN_MUX_SEL_ADDR                (PERI0_REGS_BASE+0x810)
#define PERI0_EMMC1D2_MSTSPI1D2_GPIO36_VCC3018GA1_REG_PIN_MUX_SEL_LSB                 4
#define PERI0_EMMC1D2_MSTSPI1D2_GPIO36_VCC3018GA1_REG_PIN_MUX_SEL_MASK                0x00000070

#define PERI0_EMMC1D2_MSTSPI1D2_GPIO36_VCC3018GA1_REG_DS0_ADDR                        (PERI0_REGS_BASE+0x810)
#define PERI0_EMMC1D2_MSTSPI1D2_GPIO36_VCC3018GA1_REG_DS0_LSB                         8
#define PERI0_EMMC1D2_MSTSPI1D2_GPIO36_VCC3018GA1_REG_DS0_MASK                        0x00000100

#define PERI0_EMMC1D2_MSTSPI1D2_GPIO36_VCC3018GA1_REG_DS1_ADDR                        (PERI0_REGS_BASE+0x810)
#define PERI0_EMMC1D2_MSTSPI1D2_GPIO36_VCC3018GA1_REG_DS1_LSB                         9
#define PERI0_EMMC1D2_MSTSPI1D2_GPIO36_VCC3018GA1_REG_DS1_MASK                        0x00000200

#define PERI0_EMMC1D2_MSTSPI1D2_GPIO36_VCC3018GA1_REG_DS2_ADDR                        (PERI0_REGS_BASE+0x810)
#define PERI0_EMMC1D2_MSTSPI1D2_GPIO36_VCC3018GA1_REG_DS2_LSB                         10
#define PERI0_EMMC1D2_MSTSPI1D2_GPIO36_VCC3018GA1_REG_DS2_MASK                        0x00000400

#define PERI0_EMMC1D2_MSTSPI1D2_GPIO36_VCC3018GA1_REG_DS3_ADDR                        (PERI0_REGS_BASE+0x810)
#define PERI0_EMMC1D2_MSTSPI1D2_GPIO36_VCC3018GA1_REG_DS3_LSB                         11
#define PERI0_EMMC1D2_MSTSPI1D2_GPIO36_VCC3018GA1_REG_DS3_MASK                        0x00000800

#define PERI0_EMMC1D2_MSTSPI1D2_GPIO36_VCC3018GA1_REG_PU_ADDR                         (PERI0_REGS_BASE+0x810)
#define PERI0_EMMC1D2_MSTSPI1D2_GPIO36_VCC3018GA1_REG_PU_LSB                          12
#define PERI0_EMMC1D2_MSTSPI1D2_GPIO36_VCC3018GA1_REG_PU_MASK                         0x00001000

#define PERI0_EMMC1D2_MSTSPI1D2_GPIO36_VCC3018GA1_REG_PD_ADDR                         (PERI0_REGS_BASE+0x810)
#define PERI0_EMMC1D2_MSTSPI1D2_GPIO36_VCC3018GA1_REG_PD_LSB                          13
#define PERI0_EMMC1D2_MSTSPI1D2_GPIO36_VCC3018GA1_REG_PD_MASK                         0x00002000

#define PERI0_EMMC1D2_MSTSPI1D2_GPIO36_VCC3018GA1_REG_ST_ADDR                         (PERI0_REGS_BASE+0x810)
#define PERI0_EMMC1D2_MSTSPI1D2_GPIO36_VCC3018GA1_REG_ST_LSB                          14
#define PERI0_EMMC1D2_MSTSPI1D2_GPIO36_VCC3018GA1_REG_ST_MASK                         0x00004000

#define PERI0_EMMC1D3_MSTSPI1D3_GPIO37_VCC3018GA1_REG_PAD_OEX_EN_ADDR                 (PERI0_REGS_BASE+0x814)
#define PERI0_EMMC1D3_MSTSPI1D3_GPIO37_VCC3018GA1_REG_PAD_OEX_EN_LSB                  0
#define PERI0_EMMC1D3_MSTSPI1D3_GPIO37_VCC3018GA1_REG_PAD_OEX_EN_MASK                 0x00000001

#define PERI0_EMMC1D3_MSTSPI1D3_GPIO37_VCC3018GA1_REG_PIN_MUX_SEL_ADDR                (PERI0_REGS_BASE+0x814)
#define PERI0_EMMC1D3_MSTSPI1D3_GPIO37_VCC3018GA1_REG_PIN_MUX_SEL_LSB                 4
#define PERI0_EMMC1D3_MSTSPI1D3_GPIO37_VCC3018GA1_REG_PIN_MUX_SEL_MASK                0x00000070

#define PERI0_EMMC1D3_MSTSPI1D3_GPIO37_VCC3018GA1_REG_DS0_ADDR                        (PERI0_REGS_BASE+0x814)
#define PERI0_EMMC1D3_MSTSPI1D3_GPIO37_VCC3018GA1_REG_DS0_LSB                         8
#define PERI0_EMMC1D3_MSTSPI1D3_GPIO37_VCC3018GA1_REG_DS0_MASK                        0x00000100

#define PERI0_EMMC1D3_MSTSPI1D3_GPIO37_VCC3018GA1_REG_DS1_ADDR                        (PERI0_REGS_BASE+0x814)
#define PERI0_EMMC1D3_MSTSPI1D3_GPIO37_VCC3018GA1_REG_DS1_LSB                         9
#define PERI0_EMMC1D3_MSTSPI1D3_GPIO37_VCC3018GA1_REG_DS1_MASK                        0x00000200

#define PERI0_EMMC1D3_MSTSPI1D3_GPIO37_VCC3018GA1_REG_DS2_ADDR                        (PERI0_REGS_BASE+0x814)
#define PERI0_EMMC1D3_MSTSPI1D3_GPIO37_VCC3018GA1_REG_DS2_LSB                         10
#define PERI0_EMMC1D3_MSTSPI1D3_GPIO37_VCC3018GA1_REG_DS2_MASK                        0x00000400

#define PERI0_EMMC1D3_MSTSPI1D3_GPIO37_VCC3018GA1_REG_DS3_ADDR                        (PERI0_REGS_BASE+0x814)
#define PERI0_EMMC1D3_MSTSPI1D3_GPIO37_VCC3018GA1_REG_DS3_LSB                         11
#define PERI0_EMMC1D3_MSTSPI1D3_GPIO37_VCC3018GA1_REG_DS3_MASK                        0x00000800

#define PERI0_EMMC1D3_MSTSPI1D3_GPIO37_VCC3018GA1_REG_PU_ADDR                         (PERI0_REGS_BASE+0x814)
#define PERI0_EMMC1D3_MSTSPI1D3_GPIO37_VCC3018GA1_REG_PU_LSB                          12
#define PERI0_EMMC1D3_MSTSPI1D3_GPIO37_VCC3018GA1_REG_PU_MASK                         0x00001000

#define PERI0_EMMC1D3_MSTSPI1D3_GPIO37_VCC3018GA1_REG_PD_ADDR                         (PERI0_REGS_BASE+0x814)
#define PERI0_EMMC1D3_MSTSPI1D3_GPIO37_VCC3018GA1_REG_PD_LSB                          13
#define PERI0_EMMC1D3_MSTSPI1D3_GPIO37_VCC3018GA1_REG_PD_MASK                         0x00002000

#define PERI0_EMMC1D3_MSTSPI1D3_GPIO37_VCC3018GA1_REG_ST_ADDR                         (PERI0_REGS_BASE+0x814)
#define PERI0_EMMC1D3_MSTSPI1D3_GPIO37_VCC3018GA1_REG_ST_LSB                          14
#define PERI0_EMMC1D3_MSTSPI1D3_GPIO37_VCC3018GA1_REG_ST_MASK                         0x00004000

#define PERI0_EMMC1D4_MSTSPI1CLK_GPIO38_VCC3018GA2_REG_PAD_OEX_EN_ADDR                (PERI0_REGS_BASE+0x818)
#define PERI0_EMMC1D4_MSTSPI1CLK_GPIO38_VCC3018GA2_REG_PAD_OEX_EN_LSB                 0
#define PERI0_EMMC1D4_MSTSPI1CLK_GPIO38_VCC3018GA2_REG_PAD_OEX_EN_MASK                0x00000001

#define PERI0_EMMC1D4_MSTSPI1CLK_GPIO38_VCC3018GA2_REG_PIN_MUX_SEL_ADDR               (PERI0_REGS_BASE+0x818)
#define PERI0_EMMC1D4_MSTSPI1CLK_GPIO38_VCC3018GA2_REG_PIN_MUX_SEL_LSB                4
#define PERI0_EMMC1D4_MSTSPI1CLK_GPIO38_VCC3018GA2_REG_PIN_MUX_SEL_MASK               0x00000070

#define PERI0_EMMC1D4_MSTSPI1CLK_GPIO38_VCC3018GA2_REG_DS0_ADDR                       (PERI0_REGS_BASE+0x818)
#define PERI0_EMMC1D4_MSTSPI1CLK_GPIO38_VCC3018GA2_REG_DS0_LSB                        8
#define PERI0_EMMC1D4_MSTSPI1CLK_GPIO38_VCC3018GA2_REG_DS0_MASK                       0x00000100

#define PERI0_EMMC1D4_MSTSPI1CLK_GPIO38_VCC3018GA2_REG_DS1_ADDR                       (PERI0_REGS_BASE+0x818)
#define PERI0_EMMC1D4_MSTSPI1CLK_GPIO38_VCC3018GA2_REG_DS1_LSB                        9
#define PERI0_EMMC1D4_MSTSPI1CLK_GPIO38_VCC3018GA2_REG_DS1_MASK                       0x00000200

#define PERI0_EMMC1D4_MSTSPI1CLK_GPIO38_VCC3018GA2_REG_DS2_ADDR                       (PERI0_REGS_BASE+0x818)
#define PERI0_EMMC1D4_MSTSPI1CLK_GPIO38_VCC3018GA2_REG_DS2_LSB                        10
#define PERI0_EMMC1D4_MSTSPI1CLK_GPIO38_VCC3018GA2_REG_DS2_MASK                       0x00000400

#define PERI0_EMMC1D4_MSTSPI1CLK_GPIO38_VCC3018GA2_REG_DS3_ADDR                       (PERI0_REGS_BASE+0x818)
#define PERI0_EMMC1D4_MSTSPI1CLK_GPIO38_VCC3018GA2_REG_DS3_LSB                        11
#define PERI0_EMMC1D4_MSTSPI1CLK_GPIO38_VCC3018GA2_REG_DS3_MASK                       0x00000800

#define PERI0_EMMC1D4_MSTSPI1CLK_GPIO38_VCC3018GA2_REG_PU_ADDR                        (PERI0_REGS_BASE+0x818)
#define PERI0_EMMC1D4_MSTSPI1CLK_GPIO38_VCC3018GA2_REG_PU_LSB                         12
#define PERI0_EMMC1D4_MSTSPI1CLK_GPIO38_VCC3018GA2_REG_PU_MASK                        0x00001000

#define PERI0_EMMC1D4_MSTSPI1CLK_GPIO38_VCC3018GA2_REG_PD_ADDR                        (PERI0_REGS_BASE+0x818)
#define PERI0_EMMC1D4_MSTSPI1CLK_GPIO38_VCC3018GA2_REG_PD_LSB                         13
#define PERI0_EMMC1D4_MSTSPI1CLK_GPIO38_VCC3018GA2_REG_PD_MASK                        0x00002000

#define PERI0_EMMC1D4_MSTSPI1CLK_GPIO38_VCC3018GA2_REG_ST_ADDR                        (PERI0_REGS_BASE+0x818)
#define PERI0_EMMC1D4_MSTSPI1CLK_GPIO38_VCC3018GA2_REG_ST_LSB                         14
#define PERI0_EMMC1D4_MSTSPI1CLK_GPIO38_VCC3018GA2_REG_ST_MASK                        0x00004000

#define PERI0_EMMC1D5_MSTSPI1CSN_GPIO39_VCC3018GA2_REG_PAD_OEX_EN_ADDR                (PERI0_REGS_BASE+0x81c)
#define PERI0_EMMC1D5_MSTSPI1CSN_GPIO39_VCC3018GA2_REG_PAD_OEX_EN_LSB                 0
#define PERI0_EMMC1D5_MSTSPI1CSN_GPIO39_VCC3018GA2_REG_PAD_OEX_EN_MASK                0x00000001

#define PERI0_EMMC1D5_MSTSPI1CSN_GPIO39_VCC3018GA2_REG_PIN_MUX_SEL_ADDR               (PERI0_REGS_BASE+0x81c)
#define PERI0_EMMC1D5_MSTSPI1CSN_GPIO39_VCC3018GA2_REG_PIN_MUX_SEL_LSB                4
#define PERI0_EMMC1D5_MSTSPI1CSN_GPIO39_VCC3018GA2_REG_PIN_MUX_SEL_MASK               0x00000070

#define PERI0_EMMC1D5_MSTSPI1CSN_GPIO39_VCC3018GA2_REG_DS0_ADDR                       (PERI0_REGS_BASE+0x81c)
#define PERI0_EMMC1D5_MSTSPI1CSN_GPIO39_VCC3018GA2_REG_DS0_LSB                        8
#define PERI0_EMMC1D5_MSTSPI1CSN_GPIO39_VCC3018GA2_REG_DS0_MASK                       0x00000100

#define PERI0_EMMC1D5_MSTSPI1CSN_GPIO39_VCC3018GA2_REG_DS1_ADDR                       (PERI0_REGS_BASE+0x81c)
#define PERI0_EMMC1D5_MSTSPI1CSN_GPIO39_VCC3018GA2_REG_DS1_LSB                        9
#define PERI0_EMMC1D5_MSTSPI1CSN_GPIO39_VCC3018GA2_REG_DS1_MASK                       0x00000200

#define PERI0_EMMC1D5_MSTSPI1CSN_GPIO39_VCC3018GA2_REG_DS2_ADDR                       (PERI0_REGS_BASE+0x81c)
#define PERI0_EMMC1D5_MSTSPI1CSN_GPIO39_VCC3018GA2_REG_DS2_LSB                        10
#define PERI0_EMMC1D5_MSTSPI1CSN_GPIO39_VCC3018GA2_REG_DS2_MASK                       0x00000400

#define PERI0_EMMC1D5_MSTSPI1CSN_GPIO39_VCC3018GA2_REG_DS3_ADDR                       (PERI0_REGS_BASE+0x81c)
#define PERI0_EMMC1D5_MSTSPI1CSN_GPIO39_VCC3018GA2_REG_DS3_LSB                        11
#define PERI0_EMMC1D5_MSTSPI1CSN_GPIO39_VCC3018GA2_REG_DS3_MASK                       0x00000800

#define PERI0_EMMC1D5_MSTSPI1CSN_GPIO39_VCC3018GA2_REG_PU_ADDR                        (PERI0_REGS_BASE+0x81c)
#define PERI0_EMMC1D5_MSTSPI1CSN_GPIO39_VCC3018GA2_REG_PU_LSB                         12
#define PERI0_EMMC1D5_MSTSPI1CSN_GPIO39_VCC3018GA2_REG_PU_MASK                        0x00001000

#define PERI0_EMMC1D5_MSTSPI1CSN_GPIO39_VCC3018GA2_REG_PD_ADDR                        (PERI0_REGS_BASE+0x81c)
#define PERI0_EMMC1D5_MSTSPI1CSN_GPIO39_VCC3018GA2_REG_PD_LSB                         13
#define PERI0_EMMC1D5_MSTSPI1CSN_GPIO39_VCC3018GA2_REG_PD_MASK                        0x00002000

#define PERI0_EMMC1D5_MSTSPI1CSN_GPIO39_VCC3018GA2_REG_ST_ADDR                        (PERI0_REGS_BASE+0x81c)
#define PERI0_EMMC1D5_MSTSPI1CSN_GPIO39_VCC3018GA2_REG_ST_LSB                         14
#define PERI0_EMMC1D5_MSTSPI1CSN_GPIO39_VCC3018GA2_REG_ST_MASK                        0x00004000

#define PERI0_EMMC1D6_MSTSPI1D0_GPIO40_VCC3018GA2_REG_PAD_OEX_EN_ADDR                 (PERI0_REGS_BASE+0x820)
#define PERI0_EMMC1D6_MSTSPI1D0_GPIO40_VCC3018GA2_REG_PAD_OEX_EN_LSB                  0
#define PERI0_EMMC1D6_MSTSPI1D0_GPIO40_VCC3018GA2_REG_PAD_OEX_EN_MASK                 0x00000001

#define PERI0_EMMC1D6_MSTSPI1D0_GPIO40_VCC3018GA2_REG_PIN_MUX_SEL_ADDR                (PERI0_REGS_BASE+0x820)
#define PERI0_EMMC1D6_MSTSPI1D0_GPIO40_VCC3018GA2_REG_PIN_MUX_SEL_LSB                 4
#define PERI0_EMMC1D6_MSTSPI1D0_GPIO40_VCC3018GA2_REG_PIN_MUX_SEL_MASK                0x00000070

#define PERI0_EMMC1D6_MSTSPI1D0_GPIO40_VCC3018GA2_REG_DS0_ADDR                        (PERI0_REGS_BASE+0x820)
#define PERI0_EMMC1D6_MSTSPI1D0_GPIO40_VCC3018GA2_REG_DS0_LSB                         8
#define PERI0_EMMC1D6_MSTSPI1D0_GPIO40_VCC3018GA2_REG_DS0_MASK                        0x00000100

#define PERI0_EMMC1D6_MSTSPI1D0_GPIO40_VCC3018GA2_REG_DS1_ADDR                        (PERI0_REGS_BASE+0x820)
#define PERI0_EMMC1D6_MSTSPI1D0_GPIO40_VCC3018GA2_REG_DS1_LSB                         9
#define PERI0_EMMC1D6_MSTSPI1D0_GPIO40_VCC3018GA2_REG_DS1_MASK                        0x00000200

#define PERI0_EMMC1D6_MSTSPI1D0_GPIO40_VCC3018GA2_REG_DS2_ADDR                        (PERI0_REGS_BASE+0x820)
#define PERI0_EMMC1D6_MSTSPI1D0_GPIO40_VCC3018GA2_REG_DS2_LSB                         10
#define PERI0_EMMC1D6_MSTSPI1D0_GPIO40_VCC3018GA2_REG_DS2_MASK                        0x00000400

#define PERI0_EMMC1D6_MSTSPI1D0_GPIO40_VCC3018GA2_REG_DS3_ADDR                        (PERI0_REGS_BASE+0x820)
#define PERI0_EMMC1D6_MSTSPI1D0_GPIO40_VCC3018GA2_REG_DS3_LSB                         11
#define PERI0_EMMC1D6_MSTSPI1D0_GPIO40_VCC3018GA2_REG_DS3_MASK                        0x00000800

#define PERI0_EMMC1D6_MSTSPI1D0_GPIO40_VCC3018GA2_REG_PU_ADDR                         (PERI0_REGS_BASE+0x820)
#define PERI0_EMMC1D6_MSTSPI1D0_GPIO40_VCC3018GA2_REG_PU_LSB                          12
#define PERI0_EMMC1D6_MSTSPI1D0_GPIO40_VCC3018GA2_REG_PU_MASK                         0x00001000

#define PERI0_EMMC1D6_MSTSPI1D0_GPIO40_VCC3018GA2_REG_PD_ADDR                         (PERI0_REGS_BASE+0x820)
#define PERI0_EMMC1D6_MSTSPI1D0_GPIO40_VCC3018GA2_REG_PD_LSB                          13
#define PERI0_EMMC1D6_MSTSPI1D0_GPIO40_VCC3018GA2_REG_PD_MASK                         0x00002000

#define PERI0_EMMC1D6_MSTSPI1D0_GPIO40_VCC3018GA2_REG_ST_ADDR                         (PERI0_REGS_BASE+0x820)
#define PERI0_EMMC1D6_MSTSPI1D0_GPIO40_VCC3018GA2_REG_ST_LSB                          14
#define PERI0_EMMC1D6_MSTSPI1D0_GPIO40_VCC3018GA2_REG_ST_MASK                         0x00004000

#define PERI0_EMMC1D7_MSTSPI1D1_GPIO41_VCC3018GA2_REG_PAD_OEX_EN_ADDR                 (PERI0_REGS_BASE+0x824)
#define PERI0_EMMC1D7_MSTSPI1D1_GPIO41_VCC3018GA2_REG_PAD_OEX_EN_LSB                  0
#define PERI0_EMMC1D7_MSTSPI1D1_GPIO41_VCC3018GA2_REG_PAD_OEX_EN_MASK                 0x00000001

#define PERI0_EMMC1D7_MSTSPI1D1_GPIO41_VCC3018GA2_REG_PIN_MUX_SEL_ADDR                (PERI0_REGS_BASE+0x824)
#define PERI0_EMMC1D7_MSTSPI1D1_GPIO41_VCC3018GA2_REG_PIN_MUX_SEL_LSB                 4
#define PERI0_EMMC1D7_MSTSPI1D1_GPIO41_VCC3018GA2_REG_PIN_MUX_SEL_MASK                0x00000070

#define PERI0_EMMC1D7_MSTSPI1D1_GPIO41_VCC3018GA2_REG_DS0_ADDR                        (PERI0_REGS_BASE+0x824)
#define PERI0_EMMC1D7_MSTSPI1D1_GPIO41_VCC3018GA2_REG_DS0_LSB                         8
#define PERI0_EMMC1D7_MSTSPI1D1_GPIO41_VCC3018GA2_REG_DS0_MASK                        0x00000100

#define PERI0_EMMC1D7_MSTSPI1D1_GPIO41_VCC3018GA2_REG_DS1_ADDR                        (PERI0_REGS_BASE+0x824)
#define PERI0_EMMC1D7_MSTSPI1D1_GPIO41_VCC3018GA2_REG_DS1_LSB                         9
#define PERI0_EMMC1D7_MSTSPI1D1_GPIO41_VCC3018GA2_REG_DS1_MASK                        0x00000200

#define PERI0_EMMC1D7_MSTSPI1D1_GPIO41_VCC3018GA2_REG_DS2_ADDR                        (PERI0_REGS_BASE+0x824)
#define PERI0_EMMC1D7_MSTSPI1D1_GPIO41_VCC3018GA2_REG_DS2_LSB                         10
#define PERI0_EMMC1D7_MSTSPI1D1_GPIO41_VCC3018GA2_REG_DS2_MASK                        0x00000400

#define PERI0_EMMC1D7_MSTSPI1D1_GPIO41_VCC3018GA2_REG_DS3_ADDR                        (PERI0_REGS_BASE+0x824)
#define PERI0_EMMC1D7_MSTSPI1D1_GPIO41_VCC3018GA2_REG_DS3_LSB                         11
#define PERI0_EMMC1D7_MSTSPI1D1_GPIO41_VCC3018GA2_REG_DS3_MASK                        0x00000800

#define PERI0_EMMC1D7_MSTSPI1D1_GPIO41_VCC3018GA2_REG_PU_ADDR                         (PERI0_REGS_BASE+0x824)
#define PERI0_EMMC1D7_MSTSPI1D1_GPIO41_VCC3018GA2_REG_PU_LSB                          12
#define PERI0_EMMC1D7_MSTSPI1D1_GPIO41_VCC3018GA2_REG_PU_MASK                         0x00001000

#define PERI0_EMMC1D7_MSTSPI1D1_GPIO41_VCC3018GA2_REG_PD_ADDR                         (PERI0_REGS_BASE+0x824)
#define PERI0_EMMC1D7_MSTSPI1D1_GPIO41_VCC3018GA2_REG_PD_LSB                          13
#define PERI0_EMMC1D7_MSTSPI1D1_GPIO41_VCC3018GA2_REG_PD_MASK                         0x00002000

#define PERI0_EMMC1D7_MSTSPI1D1_GPIO41_VCC3018GA2_REG_ST_ADDR                         (PERI0_REGS_BASE+0x824)
#define PERI0_EMMC1D7_MSTSPI1D1_GPIO41_VCC3018GA2_REG_ST_LSB                          14
#define PERI0_EMMC1D7_MSTSPI1D1_GPIO41_VCC3018GA2_REG_ST_MASK                         0x00004000

#define PERI0_EMMC1PWREN_SDIO2PWREN_I2C5SCL_GPIO42_VCC3018GA2_REG_PAD_OEX_EN_ADDR     (PERI0_REGS_BASE+0x828)
#define PERI0_EMMC1PWREN_SDIO2PWREN_I2C5SCL_GPIO42_VCC3018GA2_REG_PAD_OEX_EN_LSB      0
#define PERI0_EMMC1PWREN_SDIO2PWREN_I2C5SCL_GPIO42_VCC3018GA2_REG_PAD_OEX_EN_MASK     0x00000001

#define PERI0_EMMC1PWREN_SDIO2PWREN_I2C5SCL_GPIO42_VCC3018GA2_REG_PIN_MUX_SEL_ADDR    (PERI0_REGS_BASE+0x828)
#define PERI0_EMMC1PWREN_SDIO2PWREN_I2C5SCL_GPIO42_VCC3018GA2_REG_PIN_MUX_SEL_LSB     4
#define PERI0_EMMC1PWREN_SDIO2PWREN_I2C5SCL_GPIO42_VCC3018GA2_REG_PIN_MUX_SEL_MASK    0x00000070

#define PERI0_EMMC1PWREN_SDIO2PWREN_I2C5SCL_GPIO42_VCC3018GA2_REG_DS0_ADDR            (PERI0_REGS_BASE+0x828)
#define PERI0_EMMC1PWREN_SDIO2PWREN_I2C5SCL_GPIO42_VCC3018GA2_REG_DS0_LSB             8
#define PERI0_EMMC1PWREN_SDIO2PWREN_I2C5SCL_GPIO42_VCC3018GA2_REG_DS0_MASK            0x00000100

#define PERI0_EMMC1PWREN_SDIO2PWREN_I2C5SCL_GPIO42_VCC3018GA2_REG_DS1_ADDR            (PERI0_REGS_BASE+0x828)
#define PERI0_EMMC1PWREN_SDIO2PWREN_I2C5SCL_GPIO42_VCC3018GA2_REG_DS1_LSB             9
#define PERI0_EMMC1PWREN_SDIO2PWREN_I2C5SCL_GPIO42_VCC3018GA2_REG_DS1_MASK            0x00000200

#define PERI0_EMMC1PWREN_SDIO2PWREN_I2C5SCL_GPIO42_VCC3018GA2_REG_DS2_ADDR            (PERI0_REGS_BASE+0x828)
#define PERI0_EMMC1PWREN_SDIO2PWREN_I2C5SCL_GPIO42_VCC3018GA2_REG_DS2_LSB             10
#define PERI0_EMMC1PWREN_SDIO2PWREN_I2C5SCL_GPIO42_VCC3018GA2_REG_DS2_MASK            0x00000400

#define PERI0_EMMC1PWREN_SDIO2PWREN_I2C5SCL_GPIO42_VCC3018GA2_REG_DS3_ADDR            (PERI0_REGS_BASE+0x828)
#define PERI0_EMMC1PWREN_SDIO2PWREN_I2C5SCL_GPIO42_VCC3018GA2_REG_DS3_LSB             11
#define PERI0_EMMC1PWREN_SDIO2PWREN_I2C5SCL_GPIO42_VCC3018GA2_REG_DS3_MASK            0x00000800

#define PERI0_EMMC1PWREN_SDIO2PWREN_I2C5SCL_GPIO42_VCC3018GA2_REG_PU_ADDR             (PERI0_REGS_BASE+0x828)
#define PERI0_EMMC1PWREN_SDIO2PWREN_I2C5SCL_GPIO42_VCC3018GA2_REG_PU_LSB              12
#define PERI0_EMMC1PWREN_SDIO2PWREN_I2C5SCL_GPIO42_VCC3018GA2_REG_PU_MASK             0x00001000

#define PERI0_EMMC1PWREN_SDIO2PWREN_I2C5SCL_GPIO42_VCC3018GA2_REG_PD_ADDR             (PERI0_REGS_BASE+0x828)
#define PERI0_EMMC1PWREN_SDIO2PWREN_I2C5SCL_GPIO42_VCC3018GA2_REG_PD_LSB              13
#define PERI0_EMMC1PWREN_SDIO2PWREN_I2C5SCL_GPIO42_VCC3018GA2_REG_PD_MASK             0x00002000

#define PERI0_EMMC1PWREN_SDIO2PWREN_I2C5SCL_GPIO42_VCC3018GA2_REG_ST_ADDR             (PERI0_REGS_BASE+0x828)
#define PERI0_EMMC1PWREN_SDIO2PWREN_I2C5SCL_GPIO42_VCC3018GA2_REG_ST_LSB              14
#define PERI0_EMMC1PWREN_SDIO2PWREN_I2C5SCL_GPIO42_VCC3018GA2_REG_ST_MASK             0x00004000

#define PERI0_EMMC1RSTN_SDIO2RSTN_I2C5SDA_GPIO43_VCC3018GA2_REG_PAD_OEX_EN_ADDR       (PERI0_REGS_BASE+0x82c)
#define PERI0_EMMC1RSTN_SDIO2RSTN_I2C5SDA_GPIO43_VCC3018GA2_REG_PAD_OEX_EN_LSB        0
#define PERI0_EMMC1RSTN_SDIO2RSTN_I2C5SDA_GPIO43_VCC3018GA2_REG_PAD_OEX_EN_MASK       0x00000001

#define PERI0_EMMC1RSTN_SDIO2RSTN_I2C5SDA_GPIO43_VCC3018GA2_REG_PIN_MUX_SEL_ADDR      (PERI0_REGS_BASE+0x82c)
#define PERI0_EMMC1RSTN_SDIO2RSTN_I2C5SDA_GPIO43_VCC3018GA2_REG_PIN_MUX_SEL_LSB       4
#define PERI0_EMMC1RSTN_SDIO2RSTN_I2C5SDA_GPIO43_VCC3018GA2_REG_PIN_MUX_SEL_MASK      0x00000070

#define PERI0_EMMC1RSTN_SDIO2RSTN_I2C5SDA_GPIO43_VCC3018GA2_REG_DS0_ADDR              (PERI0_REGS_BASE+0x82c)
#define PERI0_EMMC1RSTN_SDIO2RSTN_I2C5SDA_GPIO43_VCC3018GA2_REG_DS0_LSB               8
#define PERI0_EMMC1RSTN_SDIO2RSTN_I2C5SDA_GPIO43_VCC3018GA2_REG_DS0_MASK              0x00000100

#define PERI0_EMMC1RSTN_SDIO2RSTN_I2C5SDA_GPIO43_VCC3018GA2_REG_DS1_ADDR              (PERI0_REGS_BASE+0x82c)
#define PERI0_EMMC1RSTN_SDIO2RSTN_I2C5SDA_GPIO43_VCC3018GA2_REG_DS1_LSB               9
#define PERI0_EMMC1RSTN_SDIO2RSTN_I2C5SDA_GPIO43_VCC3018GA2_REG_DS1_MASK              0x00000200

#define PERI0_EMMC1RSTN_SDIO2RSTN_I2C5SDA_GPIO43_VCC3018GA2_REG_DS2_ADDR              (PERI0_REGS_BASE+0x82c)
#define PERI0_EMMC1RSTN_SDIO2RSTN_I2C5SDA_GPIO43_VCC3018GA2_REG_DS2_LSB               10
#define PERI0_EMMC1RSTN_SDIO2RSTN_I2C5SDA_GPIO43_VCC3018GA2_REG_DS2_MASK              0x00000400

#define PERI0_EMMC1RSTN_SDIO2RSTN_I2C5SDA_GPIO43_VCC3018GA2_REG_DS3_ADDR              (PERI0_REGS_BASE+0x82c)
#define PERI0_EMMC1RSTN_SDIO2RSTN_I2C5SDA_GPIO43_VCC3018GA2_REG_DS3_LSB               11
#define PERI0_EMMC1RSTN_SDIO2RSTN_I2C5SDA_GPIO43_VCC3018GA2_REG_DS3_MASK              0x00000800

#define PERI0_EMMC1RSTN_SDIO2RSTN_I2C5SDA_GPIO43_VCC3018GA2_REG_PU_ADDR               (PERI0_REGS_BASE+0x82c)
#define PERI0_EMMC1RSTN_SDIO2RSTN_I2C5SDA_GPIO43_VCC3018GA2_REG_PU_LSB                12
#define PERI0_EMMC1RSTN_SDIO2RSTN_I2C5SDA_GPIO43_VCC3018GA2_REG_PU_MASK               0x00001000

#define PERI0_EMMC1RSTN_SDIO2RSTN_I2C5SDA_GPIO43_VCC3018GA2_REG_PD_ADDR               (PERI0_REGS_BASE+0x82c)
#define PERI0_EMMC1RSTN_SDIO2RSTN_I2C5SDA_GPIO43_VCC3018GA2_REG_PD_LSB                13
#define PERI0_EMMC1RSTN_SDIO2RSTN_I2C5SDA_GPIO43_VCC3018GA2_REG_PD_MASK               0x00002000

#define PERI0_EMMC1RSTN_SDIO2RSTN_I2C5SDA_GPIO43_VCC3018GA2_REG_ST_ADDR               (PERI0_REGS_BASE+0x82c)
#define PERI0_EMMC1RSTN_SDIO2RSTN_I2C5SDA_GPIO43_VCC3018GA2_REG_ST_LSB                14
#define PERI0_EMMC1RSTN_SDIO2RSTN_I2C5SDA_GPIO43_VCC3018GA2_REG_ST_MASK               0x00004000

#define PERI0_SDIO2CLK_UART3RTS_GPIO44_VCC3018GA3_REG_PAD_OEX_EN_ADDR                 (PERI0_REGS_BASE+0x830)
#define PERI0_SDIO2CLK_UART3RTS_GPIO44_VCC3018GA3_REG_PAD_OEX_EN_LSB                  0
#define PERI0_SDIO2CLK_UART3RTS_GPIO44_VCC3018GA3_REG_PAD_OEX_EN_MASK                 0x00000001

#define PERI0_SDIO2CLK_UART3RTS_GPIO44_VCC3018GA3_REG_PIN_MUX_SEL_ADDR                (PERI0_REGS_BASE+0x830)
#define PERI0_SDIO2CLK_UART3RTS_GPIO44_VCC3018GA3_REG_PIN_MUX_SEL_LSB                 4
#define PERI0_SDIO2CLK_UART3RTS_GPIO44_VCC3018GA3_REG_PIN_MUX_SEL_MASK                0x00000070

#define PERI0_SDIO2CLK_UART3RTS_GPIO44_VCC3018GA3_REG_DS0_ADDR                        (PERI0_REGS_BASE+0x830)
#define PERI0_SDIO2CLK_UART3RTS_GPIO44_VCC3018GA3_REG_DS0_LSB                         8
#define PERI0_SDIO2CLK_UART3RTS_GPIO44_VCC3018GA3_REG_DS0_MASK                        0x00000100

#define PERI0_SDIO2CLK_UART3RTS_GPIO44_VCC3018GA3_REG_DS1_ADDR                        (PERI0_REGS_BASE+0x830)
#define PERI0_SDIO2CLK_UART3RTS_GPIO44_VCC3018GA3_REG_DS1_LSB                         9
#define PERI0_SDIO2CLK_UART3RTS_GPIO44_VCC3018GA3_REG_DS1_MASK                        0x00000200

#define PERI0_SDIO2CLK_UART3RTS_GPIO44_VCC3018GA3_REG_DS2_ADDR                        (PERI0_REGS_BASE+0x830)
#define PERI0_SDIO2CLK_UART3RTS_GPIO44_VCC3018GA3_REG_DS2_LSB                         10
#define PERI0_SDIO2CLK_UART3RTS_GPIO44_VCC3018GA3_REG_DS2_MASK                        0x00000400

#define PERI0_SDIO2CLK_UART3RTS_GPIO44_VCC3018GA3_REG_DS3_ADDR                        (PERI0_REGS_BASE+0x830)
#define PERI0_SDIO2CLK_UART3RTS_GPIO44_VCC3018GA3_REG_DS3_LSB                         11
#define PERI0_SDIO2CLK_UART3RTS_GPIO44_VCC3018GA3_REG_DS3_MASK                        0x00000800

#define PERI0_SDIO2CLK_UART3RTS_GPIO44_VCC3018GA3_REG_PU_ADDR                         (PERI0_REGS_BASE+0x830)
#define PERI0_SDIO2CLK_UART3RTS_GPIO44_VCC3018GA3_REG_PU_LSB                          12
#define PERI0_SDIO2CLK_UART3RTS_GPIO44_VCC3018GA3_REG_PU_MASK                         0x00001000

#define PERI0_SDIO2CLK_UART3RTS_GPIO44_VCC3018GA3_REG_PD_ADDR                         (PERI0_REGS_BASE+0x830)
#define PERI0_SDIO2CLK_UART3RTS_GPIO44_VCC3018GA3_REG_PD_LSB                          13
#define PERI0_SDIO2CLK_UART3RTS_GPIO44_VCC3018GA3_REG_PD_MASK                         0x00002000

#define PERI0_SDIO2CLK_UART3RTS_GPIO44_VCC3018GA3_REG_ST_ADDR                         (PERI0_REGS_BASE+0x830)
#define PERI0_SDIO2CLK_UART3RTS_GPIO44_VCC3018GA3_REG_ST_LSB                          14
#define PERI0_SDIO2CLK_UART3RTS_GPIO44_VCC3018GA3_REG_ST_MASK                         0x00004000

#define PERI0_SDIO2CMD_UART3CTS_GPIO45_VCC3018GA3_REG_PAD_OEX_EN_ADDR                 (PERI0_REGS_BASE+0x834)
#define PERI0_SDIO2CMD_UART3CTS_GPIO45_VCC3018GA3_REG_PAD_OEX_EN_LSB                  0
#define PERI0_SDIO2CMD_UART3CTS_GPIO45_VCC3018GA3_REG_PAD_OEX_EN_MASK                 0x00000001

#define PERI0_SDIO2CMD_UART3CTS_GPIO45_VCC3018GA3_REG_PIN_MUX_SEL_ADDR                (PERI0_REGS_BASE+0x834)
#define PERI0_SDIO2CMD_UART3CTS_GPIO45_VCC3018GA3_REG_PIN_MUX_SEL_LSB                 4
#define PERI0_SDIO2CMD_UART3CTS_GPIO45_VCC3018GA3_REG_PIN_MUX_SEL_MASK                0x00000070

#define PERI0_SDIO2CMD_UART3CTS_GPIO45_VCC3018GA3_REG_DS0_ADDR                        (PERI0_REGS_BASE+0x834)
#define PERI0_SDIO2CMD_UART3CTS_GPIO45_VCC3018GA3_REG_DS0_LSB                         8
#define PERI0_SDIO2CMD_UART3CTS_GPIO45_VCC3018GA3_REG_DS0_MASK                        0x00000100

#define PERI0_SDIO2CMD_UART3CTS_GPIO45_VCC3018GA3_REG_DS1_ADDR                        (PERI0_REGS_BASE+0x834)
#define PERI0_SDIO2CMD_UART3CTS_GPIO45_VCC3018GA3_REG_DS1_LSB                         9
#define PERI0_SDIO2CMD_UART3CTS_GPIO45_VCC3018GA3_REG_DS1_MASK                        0x00000200

#define PERI0_SDIO2CMD_UART3CTS_GPIO45_VCC3018GA3_REG_DS2_ADDR                        (PERI0_REGS_BASE+0x834)
#define PERI0_SDIO2CMD_UART3CTS_GPIO45_VCC3018GA3_REG_DS2_LSB                         10
#define PERI0_SDIO2CMD_UART3CTS_GPIO45_VCC3018GA3_REG_DS2_MASK                        0x00000400

#define PERI0_SDIO2CMD_UART3CTS_GPIO45_VCC3018GA3_REG_DS3_ADDR                        (PERI0_REGS_BASE+0x834)
#define PERI0_SDIO2CMD_UART3CTS_GPIO45_VCC3018GA3_REG_DS3_LSB                         11
#define PERI0_SDIO2CMD_UART3CTS_GPIO45_VCC3018GA3_REG_DS3_MASK                        0x00000800

#define PERI0_SDIO2CMD_UART3CTS_GPIO45_VCC3018GA3_REG_PU_ADDR                         (PERI0_REGS_BASE+0x834)
#define PERI0_SDIO2CMD_UART3CTS_GPIO45_VCC3018GA3_REG_PU_LSB                          12
#define PERI0_SDIO2CMD_UART3CTS_GPIO45_VCC3018GA3_REG_PU_MASK                         0x00001000

#define PERI0_SDIO2CMD_UART3CTS_GPIO45_VCC3018GA3_REG_PD_ADDR                         (PERI0_REGS_BASE+0x834)
#define PERI0_SDIO2CMD_UART3CTS_GPIO45_VCC3018GA3_REG_PD_LSB                          13
#define PERI0_SDIO2CMD_UART3CTS_GPIO45_VCC3018GA3_REG_PD_MASK                         0x00002000

#define PERI0_SDIO2CMD_UART3CTS_GPIO45_VCC3018GA3_REG_ST_ADDR                         (PERI0_REGS_BASE+0x834)
#define PERI0_SDIO2CMD_UART3CTS_GPIO45_VCC3018GA3_REG_ST_LSB                          14
#define PERI0_SDIO2CMD_UART3CTS_GPIO45_VCC3018GA3_REG_ST_MASK                         0x00004000

#define PERI0_SDIO2D0_GPIO46_VCC3018GA3_REG_PAD_OEX_EN_ADDR                           (PERI0_REGS_BASE+0x838)
#define PERI0_SDIO2D0_GPIO46_VCC3018GA3_REG_PAD_OEX_EN_LSB                            0
#define PERI0_SDIO2D0_GPIO46_VCC3018GA3_REG_PAD_OEX_EN_MASK                           0x00000001

#define PERI0_SDIO2D0_GPIO46_VCC3018GA3_REG_PIN_MUX_SEL_ADDR                          (PERI0_REGS_BASE+0x838)
#define PERI0_SDIO2D0_GPIO46_VCC3018GA3_REG_PIN_MUX_SEL_LSB                           4
#define PERI0_SDIO2D0_GPIO46_VCC3018GA3_REG_PIN_MUX_SEL_MASK                          0x00000070

#define PERI0_SDIO2D0_GPIO46_VCC3018GA3_REG_DS0_ADDR                                  (PERI0_REGS_BASE+0x838)
#define PERI0_SDIO2D0_GPIO46_VCC3018GA3_REG_DS0_LSB                                   8
#define PERI0_SDIO2D0_GPIO46_VCC3018GA3_REG_DS0_MASK                                  0x00000100

#define PERI0_SDIO2D0_GPIO46_VCC3018GA3_REG_DS1_ADDR                                  (PERI0_REGS_BASE+0x838)
#define PERI0_SDIO2D0_GPIO46_VCC3018GA3_REG_DS1_LSB                                   9
#define PERI0_SDIO2D0_GPIO46_VCC3018GA3_REG_DS1_MASK                                  0x00000200

#define PERI0_SDIO2D0_GPIO46_VCC3018GA3_REG_DS2_ADDR                                  (PERI0_REGS_BASE+0x838)
#define PERI0_SDIO2D0_GPIO46_VCC3018GA3_REG_DS2_LSB                                   10
#define PERI0_SDIO2D0_GPIO46_VCC3018GA3_REG_DS2_MASK                                  0x00000400

#define PERI0_SDIO2D0_GPIO46_VCC3018GA3_REG_DS3_ADDR                                  (PERI0_REGS_BASE+0x838)
#define PERI0_SDIO2D0_GPIO46_VCC3018GA3_REG_DS3_LSB                                   11
#define PERI0_SDIO2D0_GPIO46_VCC3018GA3_REG_DS3_MASK                                  0x00000800

#define PERI0_SDIO2D0_GPIO46_VCC3018GA3_REG_PU_ADDR                                   (PERI0_REGS_BASE+0x838)
#define PERI0_SDIO2D0_GPIO46_VCC3018GA3_REG_PU_LSB                                    12
#define PERI0_SDIO2D0_GPIO46_VCC3018GA3_REG_PU_MASK                                   0x00001000

#define PERI0_SDIO2D0_GPIO46_VCC3018GA3_REG_PD_ADDR                                   (PERI0_REGS_BASE+0x838)
#define PERI0_SDIO2D0_GPIO46_VCC3018GA3_REG_PD_LSB                                    13
#define PERI0_SDIO2D0_GPIO46_VCC3018GA3_REG_PD_MASK                                   0x00002000

#define PERI0_SDIO2D0_GPIO46_VCC3018GA3_REG_ST_ADDR                                   (PERI0_REGS_BASE+0x838)
#define PERI0_SDIO2D0_GPIO46_VCC3018GA3_REG_ST_LSB                                    14
#define PERI0_SDIO2D0_GPIO46_VCC3018GA3_REG_ST_MASK                                   0x00004000

#define PERI0_SDIO2D1_GPIO47_VCC3018GA3_REG_PAD_OEX_EN_ADDR                           (PERI0_REGS_BASE+0x83c)
#define PERI0_SDIO2D1_GPIO47_VCC3018GA3_REG_PAD_OEX_EN_LSB                            0
#define PERI0_SDIO2D1_GPIO47_VCC3018GA3_REG_PAD_OEX_EN_MASK                           0x00000001

#define PERI0_SDIO2D1_GPIO47_VCC3018GA3_REG_PIN_MUX_SEL_ADDR                          (PERI0_REGS_BASE+0x83c)
#define PERI0_SDIO2D1_GPIO47_VCC3018GA3_REG_PIN_MUX_SEL_LSB                           4
#define PERI0_SDIO2D1_GPIO47_VCC3018GA3_REG_PIN_MUX_SEL_MASK                          0x00000070

#define PERI0_SDIO2D1_GPIO47_VCC3018GA3_REG_DS0_ADDR                                  (PERI0_REGS_BASE+0x83c)
#define PERI0_SDIO2D1_GPIO47_VCC3018GA3_REG_DS0_LSB                                   8
#define PERI0_SDIO2D1_GPIO47_VCC3018GA3_REG_DS0_MASK                                  0x00000100

#define PERI0_SDIO2D1_GPIO47_VCC3018GA3_REG_DS1_ADDR                                  (PERI0_REGS_BASE+0x83c)
#define PERI0_SDIO2D1_GPIO47_VCC3018GA3_REG_DS1_LSB                                   9
#define PERI0_SDIO2D1_GPIO47_VCC3018GA3_REG_DS1_MASK                                  0x00000200

#define PERI0_SDIO2D1_GPIO47_VCC3018GA3_REG_DS2_ADDR                                  (PERI0_REGS_BASE+0x83c)
#define PERI0_SDIO2D1_GPIO47_VCC3018GA3_REG_DS2_LSB                                   10
#define PERI0_SDIO2D1_GPIO47_VCC3018GA3_REG_DS2_MASK                                  0x00000400

#define PERI0_SDIO2D1_GPIO47_VCC3018GA3_REG_DS3_ADDR                                  (PERI0_REGS_BASE+0x83c)
#define PERI0_SDIO2D1_GPIO47_VCC3018GA3_REG_DS3_LSB                                   11
#define PERI0_SDIO2D1_GPIO47_VCC3018GA3_REG_DS3_MASK                                  0x00000800

#define PERI0_SDIO2D1_GPIO47_VCC3018GA3_REG_PU_ADDR                                   (PERI0_REGS_BASE+0x83c)
#define PERI0_SDIO2D1_GPIO47_VCC3018GA3_REG_PU_LSB                                    12
#define PERI0_SDIO2D1_GPIO47_VCC3018GA3_REG_PU_MASK                                   0x00001000

#define PERI0_SDIO2D1_GPIO47_VCC3018GA3_REG_PD_ADDR                                   (PERI0_REGS_BASE+0x83c)
#define PERI0_SDIO2D1_GPIO47_VCC3018GA3_REG_PD_LSB                                    13
#define PERI0_SDIO2D1_GPIO47_VCC3018GA3_REG_PD_MASK                                   0x00002000

#define PERI0_SDIO2D1_GPIO47_VCC3018GA3_REG_ST_ADDR                                   (PERI0_REGS_BASE+0x83c)
#define PERI0_SDIO2D1_GPIO47_VCC3018GA3_REG_ST_LSB                                    14
#define PERI0_SDIO2D1_GPIO47_VCC3018GA3_REG_ST_MASK                                   0x00004000

#define PERI0_SDIO2D2_UART3TX_GPIO48_VCC3018GA3_REG_PAD_OEX_EN_ADDR                   (PERI0_REGS_BASE+0x840)
#define PERI0_SDIO2D2_UART3TX_GPIO48_VCC3018GA3_REG_PAD_OEX_EN_LSB                    0
#define PERI0_SDIO2D2_UART3TX_GPIO48_VCC3018GA3_REG_PAD_OEX_EN_MASK                   0x00000001

#define PERI0_SDIO2D2_UART3TX_GPIO48_VCC3018GA3_REG_PIN_MUX_SEL_ADDR                  (PERI0_REGS_BASE+0x840)
#define PERI0_SDIO2D2_UART3TX_GPIO48_VCC3018GA3_REG_PIN_MUX_SEL_LSB                   4
#define PERI0_SDIO2D2_UART3TX_GPIO48_VCC3018GA3_REG_PIN_MUX_SEL_MASK                  0x00000070

#define PERI0_SDIO2D2_UART3TX_GPIO48_VCC3018GA3_REG_DS0_ADDR                          (PERI0_REGS_BASE+0x840)
#define PERI0_SDIO2D2_UART3TX_GPIO48_VCC3018GA3_REG_DS0_LSB                           8
#define PERI0_SDIO2D2_UART3TX_GPIO48_VCC3018GA3_REG_DS0_MASK                          0x00000100

#define PERI0_SDIO2D2_UART3TX_GPIO48_VCC3018GA3_REG_DS1_ADDR                          (PERI0_REGS_BASE+0x840)
#define PERI0_SDIO2D2_UART3TX_GPIO48_VCC3018GA3_REG_DS1_LSB                           9
#define PERI0_SDIO2D2_UART3TX_GPIO48_VCC3018GA3_REG_DS1_MASK                          0x00000200

#define PERI0_SDIO2D2_UART3TX_GPIO48_VCC3018GA3_REG_DS2_ADDR                          (PERI0_REGS_BASE+0x840)
#define PERI0_SDIO2D2_UART3TX_GPIO48_VCC3018GA3_REG_DS2_LSB                           10
#define PERI0_SDIO2D2_UART3TX_GPIO48_VCC3018GA3_REG_DS2_MASK                          0x00000400

#define PERI0_SDIO2D2_UART3TX_GPIO48_VCC3018GA3_REG_DS3_ADDR                          (PERI0_REGS_BASE+0x840)
#define PERI0_SDIO2D2_UART3TX_GPIO48_VCC3018GA3_REG_DS3_LSB                           11
#define PERI0_SDIO2D2_UART3TX_GPIO48_VCC3018GA3_REG_DS3_MASK                          0x00000800

#define PERI0_SDIO2D2_UART3TX_GPIO48_VCC3018GA3_REG_PU_ADDR                           (PERI0_REGS_BASE+0x840)
#define PERI0_SDIO2D2_UART3TX_GPIO48_VCC3018GA3_REG_PU_LSB                            12
#define PERI0_SDIO2D2_UART3TX_GPIO48_VCC3018GA3_REG_PU_MASK                           0x00001000

#define PERI0_SDIO2D2_UART3TX_GPIO48_VCC3018GA3_REG_PD_ADDR                           (PERI0_REGS_BASE+0x840)
#define PERI0_SDIO2D2_UART3TX_GPIO48_VCC3018GA3_REG_PD_LSB                            13
#define PERI0_SDIO2D2_UART3TX_GPIO48_VCC3018GA3_REG_PD_MASK                           0x00002000

#define PERI0_SDIO2D2_UART3TX_GPIO48_VCC3018GA3_REG_ST_ADDR                           (PERI0_REGS_BASE+0x840)
#define PERI0_SDIO2D2_UART3TX_GPIO48_VCC3018GA3_REG_ST_LSB                            14
#define PERI0_SDIO2D2_UART3TX_GPIO48_VCC3018GA3_REG_ST_MASK                           0x00004000

#define PERI0_SDIO2D3_UART3RX_GPIO49_VCC3018GA3_REG_PAD_OEX_EN_ADDR                   (PERI0_REGS_BASE+0x844)
#define PERI0_SDIO2D3_UART3RX_GPIO49_VCC3018GA3_REG_PAD_OEX_EN_LSB                    0
#define PERI0_SDIO2D3_UART3RX_GPIO49_VCC3018GA3_REG_PAD_OEX_EN_MASK                   0x00000001

#define PERI0_SDIO2D3_UART3RX_GPIO49_VCC3018GA3_REG_PIN_MUX_SEL_ADDR                  (PERI0_REGS_BASE+0x844)
#define PERI0_SDIO2D3_UART3RX_GPIO49_VCC3018GA3_REG_PIN_MUX_SEL_LSB                   4
#define PERI0_SDIO2D3_UART3RX_GPIO49_VCC3018GA3_REG_PIN_MUX_SEL_MASK                  0x00000070

#define PERI0_SDIO2D3_UART3RX_GPIO49_VCC3018GA3_REG_DS0_ADDR                          (PERI0_REGS_BASE+0x844)
#define PERI0_SDIO2D3_UART3RX_GPIO49_VCC3018GA3_REG_DS0_LSB                           8
#define PERI0_SDIO2D3_UART3RX_GPIO49_VCC3018GA3_REG_DS0_MASK                          0x00000100

#define PERI0_SDIO2D3_UART3RX_GPIO49_VCC3018GA3_REG_DS1_ADDR                          (PERI0_REGS_BASE+0x844)
#define PERI0_SDIO2D3_UART3RX_GPIO49_VCC3018GA3_REG_DS1_LSB                           9
#define PERI0_SDIO2D3_UART3RX_GPIO49_VCC3018GA3_REG_DS1_MASK                          0x00000200

#define PERI0_SDIO2D3_UART3RX_GPIO49_VCC3018GA3_REG_DS2_ADDR                          (PERI0_REGS_BASE+0x844)
#define PERI0_SDIO2D3_UART3RX_GPIO49_VCC3018GA3_REG_DS2_LSB                           10
#define PERI0_SDIO2D3_UART3RX_GPIO49_VCC3018GA3_REG_DS2_MASK                          0x00000400

#define PERI0_SDIO2D3_UART3RX_GPIO49_VCC3018GA3_REG_DS3_ADDR                          (PERI0_REGS_BASE+0x844)
#define PERI0_SDIO2D3_UART3RX_GPIO49_VCC3018GA3_REG_DS3_LSB                           11
#define PERI0_SDIO2D3_UART3RX_GPIO49_VCC3018GA3_REG_DS3_MASK                          0x00000800

#define PERI0_SDIO2D3_UART3RX_GPIO49_VCC3018GA3_REG_PU_ADDR                           (PERI0_REGS_BASE+0x844)
#define PERI0_SDIO2D3_UART3RX_GPIO49_VCC3018GA3_REG_PU_LSB                            12
#define PERI0_SDIO2D3_UART3RX_GPIO49_VCC3018GA3_REG_PU_MASK                           0x00001000

#define PERI0_SDIO2D3_UART3RX_GPIO49_VCC3018GA3_REG_PD_ADDR                           (PERI0_REGS_BASE+0x844)
#define PERI0_SDIO2D3_UART3RX_GPIO49_VCC3018GA3_REG_PD_LSB                            13
#define PERI0_SDIO2D3_UART3RX_GPIO49_VCC3018GA3_REG_PD_MASK                           0x00002000

#define PERI0_SDIO2D3_UART3RX_GPIO49_VCC3018GA3_REG_ST_ADDR                           (PERI0_REGS_BASE+0x844)
#define PERI0_SDIO2D3_UART3RX_GPIO49_VCC3018GA3_REG_ST_LSB                            14
#define PERI0_SDIO2D3_UART3RX_GPIO49_VCC3018GA3_REG_ST_MASK                           0x00004000

#define PERI0_I2C2SCL_GPIO50_VCC3318GB1_REG_PAD_OEX_EN_ADDR                           (PERI0_REGS_BASE+0x848)
#define PERI0_I2C2SCL_GPIO50_VCC3318GB1_REG_PAD_OEX_EN_LSB                            0
#define PERI0_I2C2SCL_GPIO50_VCC3318GB1_REG_PAD_OEX_EN_MASK                           0x00000001

#define PERI0_I2C2SCL_GPIO50_VCC3318GB1_REG_PIN_MUX_SEL_ADDR                          (PERI0_REGS_BASE+0x848)
#define PERI0_I2C2SCL_GPIO50_VCC3318GB1_REG_PIN_MUX_SEL_LSB                           4
#define PERI0_I2C2SCL_GPIO50_VCC3318GB1_REG_PIN_MUX_SEL_MASK                          0x00000070

#define PERI0_I2C2SCL_GPIO50_VCC3318GB1_REG_DS0_ADDR                                  (PERI0_REGS_BASE+0x848)
#define PERI0_I2C2SCL_GPIO50_VCC3318GB1_REG_DS0_LSB                                   8
#define PERI0_I2C2SCL_GPIO50_VCC3318GB1_REG_DS0_MASK                                  0x00000100

#define PERI0_I2C2SCL_GPIO50_VCC3318GB1_REG_DS1_ADDR                                  (PERI0_REGS_BASE+0x848)
#define PERI0_I2C2SCL_GPIO50_VCC3318GB1_REG_DS1_LSB                                   9
#define PERI0_I2C2SCL_GPIO50_VCC3318GB1_REG_DS1_MASK                                  0x00000200

#define PERI0_I2C2SCL_GPIO50_VCC3318GB1_REG_DS2_ADDR                                  (PERI0_REGS_BASE+0x848)
#define PERI0_I2C2SCL_GPIO50_VCC3318GB1_REG_DS2_LSB                                   10
#define PERI0_I2C2SCL_GPIO50_VCC3318GB1_REG_DS2_MASK                                  0x00000400

#define PERI0_I2C2SCL_GPIO50_VCC3318GB1_REG_DS3_ADDR                                  (PERI0_REGS_BASE+0x848)
#define PERI0_I2C2SCL_GPIO50_VCC3318GB1_REG_DS3_LSB                                   11
#define PERI0_I2C2SCL_GPIO50_VCC3318GB1_REG_DS3_MASK                                  0x00000800

#define PERI0_I2C2SCL_GPIO50_VCC3318GB1_REG_PU_ADDR                                   (PERI0_REGS_BASE+0x848)
#define PERI0_I2C2SCL_GPIO50_VCC3318GB1_REG_PU_LSB                                    12
#define PERI0_I2C2SCL_GPIO50_VCC3318GB1_REG_PU_MASK                                   0x00001000

#define PERI0_I2C2SCL_GPIO50_VCC3318GB1_REG_PD_ADDR                                   (PERI0_REGS_BASE+0x848)
#define PERI0_I2C2SCL_GPIO50_VCC3318GB1_REG_PD_LSB                                    13
#define PERI0_I2C2SCL_GPIO50_VCC3318GB1_REG_PD_MASK                                   0x00002000

#define PERI0_I2C2SCL_GPIO50_VCC3318GB1_REG_ST_ADDR                                   (PERI0_REGS_BASE+0x848)
#define PERI0_I2C2SCL_GPIO50_VCC3318GB1_REG_ST_LSB                                    14
#define PERI0_I2C2SCL_GPIO50_VCC3318GB1_REG_ST_MASK                                   0x00004000

#define PERI0_I2C2SDA_GPIO51_VCC3318GB1_REG_PAD_OEX_EN_ADDR                           (PERI0_REGS_BASE+0x84c)
#define PERI0_I2C2SDA_GPIO51_VCC3318GB1_REG_PAD_OEX_EN_LSB                            0
#define PERI0_I2C2SDA_GPIO51_VCC3318GB1_REG_PAD_OEX_EN_MASK                           0x00000001

#define PERI0_I2C2SDA_GPIO51_VCC3318GB1_REG_PIN_MUX_SEL_ADDR                          (PERI0_REGS_BASE+0x84c)
#define PERI0_I2C2SDA_GPIO51_VCC3318GB1_REG_PIN_MUX_SEL_LSB                           4
#define PERI0_I2C2SDA_GPIO51_VCC3318GB1_REG_PIN_MUX_SEL_MASK                          0x00000070

#define PERI0_I2C2SDA_GPIO51_VCC3318GB1_REG_DS0_ADDR                                  (PERI0_REGS_BASE+0x84c)
#define PERI0_I2C2SDA_GPIO51_VCC3318GB1_REG_DS0_LSB                                   8
#define PERI0_I2C2SDA_GPIO51_VCC3318GB1_REG_DS0_MASK                                  0x00000100

#define PERI0_I2C2SDA_GPIO51_VCC3318GB1_REG_DS1_ADDR                                  (PERI0_REGS_BASE+0x84c)
#define PERI0_I2C2SDA_GPIO51_VCC3318GB1_REG_DS1_LSB                                   9
#define PERI0_I2C2SDA_GPIO51_VCC3318GB1_REG_DS1_MASK                                  0x00000200

#define PERI0_I2C2SDA_GPIO51_VCC3318GB1_REG_DS2_ADDR                                  (PERI0_REGS_BASE+0x84c)
#define PERI0_I2C2SDA_GPIO51_VCC3318GB1_REG_DS2_LSB                                   10
#define PERI0_I2C2SDA_GPIO51_VCC3318GB1_REG_DS2_MASK                                  0x00000400

#define PERI0_I2C2SDA_GPIO51_VCC3318GB1_REG_DS3_ADDR                                  (PERI0_REGS_BASE+0x84c)
#define PERI0_I2C2SDA_GPIO51_VCC3318GB1_REG_DS3_LSB                                   11
#define PERI0_I2C2SDA_GPIO51_VCC3318GB1_REG_DS3_MASK                                  0x00000800

#define PERI0_I2C2SDA_GPIO51_VCC3318GB1_REG_PU_ADDR                                   (PERI0_REGS_BASE+0x84c)
#define PERI0_I2C2SDA_GPIO51_VCC3318GB1_REG_PU_LSB                                    12
#define PERI0_I2C2SDA_GPIO51_VCC3318GB1_REG_PU_MASK                                   0x00001000

#define PERI0_I2C2SDA_GPIO51_VCC3318GB1_REG_PD_ADDR                                   (PERI0_REGS_BASE+0x84c)
#define PERI0_I2C2SDA_GPIO51_VCC3318GB1_REG_PD_LSB                                    13
#define PERI0_I2C2SDA_GPIO51_VCC3318GB1_REG_PD_MASK                                   0x00002000

#define PERI0_I2C2SDA_GPIO51_VCC3318GB1_REG_ST_ADDR                                   (PERI0_REGS_BASE+0x84c)
#define PERI0_I2C2SDA_GPIO51_VCC3318GB1_REG_ST_LSB                                    14
#define PERI0_I2C2SDA_GPIO51_VCC3318GB1_REG_ST_MASK                                   0x00004000

#define PERI0_I2C3SCL_GPIO52_VCC3318GB1_REG_PAD_OEX_EN_ADDR                           (PERI0_REGS_BASE+0x850)
#define PERI0_I2C3SCL_GPIO52_VCC3318GB1_REG_PAD_OEX_EN_LSB                            0
#define PERI0_I2C3SCL_GPIO52_VCC3318GB1_REG_PAD_OEX_EN_MASK                           0x00000001

#define PERI0_I2C3SCL_GPIO52_VCC3318GB1_REG_PIN_MUX_SEL_ADDR                          (PERI0_REGS_BASE+0x850)
#define PERI0_I2C3SCL_GPIO52_VCC3318GB1_REG_PIN_MUX_SEL_LSB                           4
#define PERI0_I2C3SCL_GPIO52_VCC3318GB1_REG_PIN_MUX_SEL_MASK                          0x00000070

#define PERI0_I2C3SCL_GPIO52_VCC3318GB1_REG_DS0_ADDR                                  (PERI0_REGS_BASE+0x850)
#define PERI0_I2C3SCL_GPIO52_VCC3318GB1_REG_DS0_LSB                                   8
#define PERI0_I2C3SCL_GPIO52_VCC3318GB1_REG_DS0_MASK                                  0x00000100

#define PERI0_I2C3SCL_GPIO52_VCC3318GB1_REG_DS1_ADDR                                  (PERI0_REGS_BASE+0x850)
#define PERI0_I2C3SCL_GPIO52_VCC3318GB1_REG_DS1_LSB                                   9
#define PERI0_I2C3SCL_GPIO52_VCC3318GB1_REG_DS1_MASK                                  0x00000200

#define PERI0_I2C3SCL_GPIO52_VCC3318GB1_REG_DS2_ADDR                                  (PERI0_REGS_BASE+0x850)
#define PERI0_I2C3SCL_GPIO52_VCC3318GB1_REG_DS2_LSB                                   10
#define PERI0_I2C3SCL_GPIO52_VCC3318GB1_REG_DS2_MASK                                  0x00000400

#define PERI0_I2C3SCL_GPIO52_VCC3318GB1_REG_DS3_ADDR                                  (PERI0_REGS_BASE+0x850)
#define PERI0_I2C3SCL_GPIO52_VCC3318GB1_REG_DS3_LSB                                   11
#define PERI0_I2C3SCL_GPIO52_VCC3318GB1_REG_DS3_MASK                                  0x00000800

#define PERI0_I2C3SCL_GPIO52_VCC3318GB1_REG_PU_ADDR                                   (PERI0_REGS_BASE+0x850)
#define PERI0_I2C3SCL_GPIO52_VCC3318GB1_REG_PU_LSB                                    12
#define PERI0_I2C3SCL_GPIO52_VCC3318GB1_REG_PU_MASK                                   0x00001000

#define PERI0_I2C3SCL_GPIO52_VCC3318GB1_REG_PD_ADDR                                   (PERI0_REGS_BASE+0x850)
#define PERI0_I2C3SCL_GPIO52_VCC3318GB1_REG_PD_LSB                                    13
#define PERI0_I2C3SCL_GPIO52_VCC3318GB1_REG_PD_MASK                                   0x00002000

#define PERI0_I2C3SCL_GPIO52_VCC3318GB1_REG_ST_ADDR                                   (PERI0_REGS_BASE+0x850)
#define PERI0_I2C3SCL_GPIO52_VCC3318GB1_REG_ST_LSB                                    14
#define PERI0_I2C3SCL_GPIO52_VCC3318GB1_REG_ST_MASK                                   0x00004000

#define PERI0_I2C3SDA_GPIO53_VCC3318GB1_REG_PAD_OEX_EN_ADDR                           (PERI0_REGS_BASE+0x854)
#define PERI0_I2C3SDA_GPIO53_VCC3318GB1_REG_PAD_OEX_EN_LSB                            0
#define PERI0_I2C3SDA_GPIO53_VCC3318GB1_REG_PAD_OEX_EN_MASK                           0x00000001

#define PERI0_I2C3SDA_GPIO53_VCC3318GB1_REG_PIN_MUX_SEL_ADDR                          (PERI0_REGS_BASE+0x854)
#define PERI0_I2C3SDA_GPIO53_VCC3318GB1_REG_PIN_MUX_SEL_LSB                           4
#define PERI0_I2C3SDA_GPIO53_VCC3318GB1_REG_PIN_MUX_SEL_MASK                          0x00000070

#define PERI0_I2C3SDA_GPIO53_VCC3318GB1_REG_DS0_ADDR                                  (PERI0_REGS_BASE+0x854)
#define PERI0_I2C3SDA_GPIO53_VCC3318GB1_REG_DS0_LSB                                   8
#define PERI0_I2C3SDA_GPIO53_VCC3318GB1_REG_DS0_MASK                                  0x00000100

#define PERI0_I2C3SDA_GPIO53_VCC3318GB1_REG_DS1_ADDR                                  (PERI0_REGS_BASE+0x854)
#define PERI0_I2C3SDA_GPIO53_VCC3318GB1_REG_DS1_LSB                                   9
#define PERI0_I2C3SDA_GPIO53_VCC3318GB1_REG_DS1_MASK                                  0x00000200

#define PERI0_I2C3SDA_GPIO53_VCC3318GB1_REG_DS2_ADDR                                  (PERI0_REGS_BASE+0x854)
#define PERI0_I2C3SDA_GPIO53_VCC3318GB1_REG_DS2_LSB                                   10
#define PERI0_I2C3SDA_GPIO53_VCC3318GB1_REG_DS2_MASK                                  0x00000400

#define PERI0_I2C3SDA_GPIO53_VCC3318GB1_REG_DS3_ADDR                                  (PERI0_REGS_BASE+0x854)
#define PERI0_I2C3SDA_GPIO53_VCC3318GB1_REG_DS3_LSB                                   11
#define PERI0_I2C3SDA_GPIO53_VCC3318GB1_REG_DS3_MASK                                  0x00000800

#define PERI0_I2C3SDA_GPIO53_VCC3318GB1_REG_PU_ADDR                                   (PERI0_REGS_BASE+0x854)
#define PERI0_I2C3SDA_GPIO53_VCC3318GB1_REG_PU_LSB                                    12
#define PERI0_I2C3SDA_GPIO53_VCC3318GB1_REG_PU_MASK                                   0x00001000

#define PERI0_I2C3SDA_GPIO53_VCC3318GB1_REG_PD_ADDR                                   (PERI0_REGS_BASE+0x854)
#define PERI0_I2C3SDA_GPIO53_VCC3318GB1_REG_PD_LSB                                    13
#define PERI0_I2C3SDA_GPIO53_VCC3318GB1_REG_PD_MASK                                   0x00002000

#define PERI0_I2C3SDA_GPIO53_VCC3318GB1_REG_ST_ADDR                                   (PERI0_REGS_BASE+0x854)
#define PERI0_I2C3SDA_GPIO53_VCC3318GB1_REG_ST_LSB                                    14
#define PERI0_I2C3SDA_GPIO53_VCC3318GB1_REG_ST_MASK                                   0x00004000

#define PERI0_UART1TX_GPIO54_VCC3318GB2_REG_PAD_OEX_EN_ADDR                           (PERI0_REGS_BASE+0x858)
#define PERI0_UART1TX_GPIO54_VCC3318GB2_REG_PAD_OEX_EN_LSB                            0
#define PERI0_UART1TX_GPIO54_VCC3318GB2_REG_PAD_OEX_EN_MASK                           0x00000001

#define PERI0_UART1TX_GPIO54_VCC3318GB2_REG_PIN_MUX_SEL_ADDR                          (PERI0_REGS_BASE+0x858)
#define PERI0_UART1TX_GPIO54_VCC3318GB2_REG_PIN_MUX_SEL_LSB                           4
#define PERI0_UART1TX_GPIO54_VCC3318GB2_REG_PIN_MUX_SEL_MASK                          0x00000070

#define PERI0_UART1TX_GPIO54_VCC3318GB2_REG_DS0_ADDR                                  (PERI0_REGS_BASE+0x858)
#define PERI0_UART1TX_GPIO54_VCC3318GB2_REG_DS0_LSB                                   8
#define PERI0_UART1TX_GPIO54_VCC3318GB2_REG_DS0_MASK                                  0x00000100

#define PERI0_UART1TX_GPIO54_VCC3318GB2_REG_DS1_ADDR                                  (PERI0_REGS_BASE+0x858)
#define PERI0_UART1TX_GPIO54_VCC3318GB2_REG_DS1_LSB                                   9
#define PERI0_UART1TX_GPIO54_VCC3318GB2_REG_DS1_MASK                                  0x00000200

#define PERI0_UART1TX_GPIO54_VCC3318GB2_REG_DS2_ADDR                                  (PERI0_REGS_BASE+0x858)
#define PERI0_UART1TX_GPIO54_VCC3318GB2_REG_DS2_LSB                                   10
#define PERI0_UART1TX_GPIO54_VCC3318GB2_REG_DS2_MASK                                  0x00000400

#define PERI0_UART1TX_GPIO54_VCC3318GB2_REG_DS3_ADDR                                  (PERI0_REGS_BASE+0x858)
#define PERI0_UART1TX_GPIO54_VCC3318GB2_REG_DS3_LSB                                   11
#define PERI0_UART1TX_GPIO54_VCC3318GB2_REG_DS3_MASK                                  0x00000800

#define PERI0_UART1TX_GPIO54_VCC3318GB2_REG_PU_ADDR                                   (PERI0_REGS_BASE+0x858)
#define PERI0_UART1TX_GPIO54_VCC3318GB2_REG_PU_LSB                                    12
#define PERI0_UART1TX_GPIO54_VCC3318GB2_REG_PU_MASK                                   0x00001000

#define PERI0_UART1TX_GPIO54_VCC3318GB2_REG_PD_ADDR                                   (PERI0_REGS_BASE+0x858)
#define PERI0_UART1TX_GPIO54_VCC3318GB2_REG_PD_LSB                                    13
#define PERI0_UART1TX_GPIO54_VCC3318GB2_REG_PD_MASK                                   0x00002000

#define PERI0_UART1TX_GPIO54_VCC3318GB2_REG_ST_ADDR                                   (PERI0_REGS_BASE+0x858)
#define PERI0_UART1TX_GPIO54_VCC3318GB2_REG_ST_LSB                                    14
#define PERI0_UART1TX_GPIO54_VCC3318GB2_REG_ST_MASK                                   0x00004000

#define PERI0_UART1RX_GPIO55_VCC3318GB2_REG_PAD_OEX_EN_ADDR                           (PERI0_REGS_BASE+0x85c)
#define PERI0_UART1RX_GPIO55_VCC3318GB2_REG_PAD_OEX_EN_LSB                            0
#define PERI0_UART1RX_GPIO55_VCC3318GB2_REG_PAD_OEX_EN_MASK                           0x00000001

#define PERI0_UART1RX_GPIO55_VCC3318GB2_REG_PIN_MUX_SEL_ADDR                          (PERI0_REGS_BASE+0x85c)
#define PERI0_UART1RX_GPIO55_VCC3318GB2_REG_PIN_MUX_SEL_LSB                           4
#define PERI0_UART1RX_GPIO55_VCC3318GB2_REG_PIN_MUX_SEL_MASK                          0x00000070

#define PERI0_UART1RX_GPIO55_VCC3318GB2_REG_DS0_ADDR                                  (PERI0_REGS_BASE+0x85c)
#define PERI0_UART1RX_GPIO55_VCC3318GB2_REG_DS0_LSB                                   8
#define PERI0_UART1RX_GPIO55_VCC3318GB2_REG_DS0_MASK                                  0x00000100

#define PERI0_UART1RX_GPIO55_VCC3318GB2_REG_DS1_ADDR                                  (PERI0_REGS_BASE+0x85c)
#define PERI0_UART1RX_GPIO55_VCC3318GB2_REG_DS1_LSB                                   9
#define PERI0_UART1RX_GPIO55_VCC3318GB2_REG_DS1_MASK                                  0x00000200

#define PERI0_UART1RX_GPIO55_VCC3318GB2_REG_DS2_ADDR                                  (PERI0_REGS_BASE+0x85c)
#define PERI0_UART1RX_GPIO55_VCC3318GB2_REG_DS2_LSB                                   10
#define PERI0_UART1RX_GPIO55_VCC3318GB2_REG_DS2_MASK                                  0x00000400

#define PERI0_UART1RX_GPIO55_VCC3318GB2_REG_DS3_ADDR                                  (PERI0_REGS_BASE+0x85c)
#define PERI0_UART1RX_GPIO55_VCC3318GB2_REG_DS3_LSB                                   11
#define PERI0_UART1RX_GPIO55_VCC3318GB2_REG_DS3_MASK                                  0x00000800

#define PERI0_UART1RX_GPIO55_VCC3318GB2_REG_PU_ADDR                                   (PERI0_REGS_BASE+0x85c)
#define PERI0_UART1RX_GPIO55_VCC3318GB2_REG_PU_LSB                                    12
#define PERI0_UART1RX_GPIO55_VCC3318GB2_REG_PU_MASK                                   0x00001000

#define PERI0_UART1RX_GPIO55_VCC3318GB2_REG_PD_ADDR                                   (PERI0_REGS_BASE+0x85c)
#define PERI0_UART1RX_GPIO55_VCC3318GB2_REG_PD_LSB                                    13
#define PERI0_UART1RX_GPIO55_VCC3318GB2_REG_PD_MASK                                   0x00002000

#define PERI0_UART1RX_GPIO55_VCC3318GB2_REG_ST_ADDR                                   (PERI0_REGS_BASE+0x85c)
#define PERI0_UART1RX_GPIO55_VCC3318GB2_REG_ST_LSB                                    14
#define PERI0_UART1RX_GPIO55_VCC3318GB2_REG_ST_MASK                                   0x00004000

#define PERI0_BOOTSPICLK_I2S2MCLK_GPIO56_VCC18GC1_REG_PAD_OEX_EN_ADDR                 (PERI0_REGS_BASE+0x860)
#define PERI0_BOOTSPICLK_I2S2MCLK_GPIO56_VCC18GC1_REG_PAD_OEX_EN_LSB                  0
#define PERI0_BOOTSPICLK_I2S2MCLK_GPIO56_VCC18GC1_REG_PAD_OEX_EN_MASK                 0x00000001

#define PERI0_BOOTSPICLK_I2S2MCLK_GPIO56_VCC18GC1_REG_PIN_MUX_SEL_ADDR                (PERI0_REGS_BASE+0x860)
#define PERI0_BOOTSPICLK_I2S2MCLK_GPIO56_VCC18GC1_REG_PIN_MUX_SEL_LSB                 4
#define PERI0_BOOTSPICLK_I2S2MCLK_GPIO56_VCC18GC1_REG_PIN_MUX_SEL_MASK                0x00000070

#define PERI0_BOOTSPICLK_I2S2MCLK_GPIO56_VCC18GC1_REG_DS0_ADDR                        (PERI0_REGS_BASE+0x860)
#define PERI0_BOOTSPICLK_I2S2MCLK_GPIO56_VCC18GC1_REG_DS0_LSB                         8
#define PERI0_BOOTSPICLK_I2S2MCLK_GPIO56_VCC18GC1_REG_DS0_MASK                        0x00000100

#define PERI0_BOOTSPICLK_I2S2MCLK_GPIO56_VCC18GC1_REG_DS1_ADDR                        (PERI0_REGS_BASE+0x860)
#define PERI0_BOOTSPICLK_I2S2MCLK_GPIO56_VCC18GC1_REG_DS1_LSB                         9
#define PERI0_BOOTSPICLK_I2S2MCLK_GPIO56_VCC18GC1_REG_DS1_MASK                        0x00000200

#define PERI0_BOOTSPICLK_I2S2MCLK_GPIO56_VCC18GC1_REG_DS2_ADDR                        (PERI0_REGS_BASE+0x860)
#define PERI0_BOOTSPICLK_I2S2MCLK_GPIO56_VCC18GC1_REG_DS2_LSB                         10
#define PERI0_BOOTSPICLK_I2S2MCLK_GPIO56_VCC18GC1_REG_DS2_MASK                        0x00000400

#define PERI0_BOOTSPICLK_I2S2MCLK_GPIO56_VCC18GC1_REG_DS3_ADDR                        (PERI0_REGS_BASE+0x860)
#define PERI0_BOOTSPICLK_I2S2MCLK_GPIO56_VCC18GC1_REG_DS3_LSB                         11
#define PERI0_BOOTSPICLK_I2S2MCLK_GPIO56_VCC18GC1_REG_DS3_MASK                        0x00000800

#define PERI0_BOOTSPICLK_I2S2MCLK_GPIO56_VCC18GC1_REG_PU_ADDR                         (PERI0_REGS_BASE+0x860)
#define PERI0_BOOTSPICLK_I2S2MCLK_GPIO56_VCC18GC1_REG_PU_LSB                          12
#define PERI0_BOOTSPICLK_I2S2MCLK_GPIO56_VCC18GC1_REG_PU_MASK                         0x00001000

#define PERI0_BOOTSPICLK_I2S2MCLK_GPIO56_VCC18GC1_REG_PD_ADDR                         (PERI0_REGS_BASE+0x860)
#define PERI0_BOOTSPICLK_I2S2MCLK_GPIO56_VCC18GC1_REG_PD_LSB                          13
#define PERI0_BOOTSPICLK_I2S2MCLK_GPIO56_VCC18GC1_REG_PD_MASK                         0x00002000

#define PERI0_BOOTSPICLK_I2S2MCLK_GPIO56_VCC18GC1_REG_ST_ADDR                         (PERI0_REGS_BASE+0x860)
#define PERI0_BOOTSPICLK_I2S2MCLK_GPIO56_VCC18GC1_REG_ST_LSB                          14
#define PERI0_BOOTSPICLK_I2S2MCLK_GPIO56_VCC18GC1_REG_ST_MASK                         0x00004000

#define PERI0_BOOTSPICSN_I2S2LRCK_GPIO57_VCC18GC1_REG_PAD_OEX_EN_ADDR                 (PERI0_REGS_BASE+0x864)
#define PERI0_BOOTSPICSN_I2S2LRCK_GPIO57_VCC18GC1_REG_PAD_OEX_EN_LSB                  0
#define PERI0_BOOTSPICSN_I2S2LRCK_GPIO57_VCC18GC1_REG_PAD_OEX_EN_MASK                 0x00000001

#define PERI0_BOOTSPICSN_I2S2LRCK_GPIO57_VCC18GC1_REG_PIN_MUX_SEL_ADDR                (PERI0_REGS_BASE+0x864)
#define PERI0_BOOTSPICSN_I2S2LRCK_GPIO57_VCC18GC1_REG_PIN_MUX_SEL_LSB                 4
#define PERI0_BOOTSPICSN_I2S2LRCK_GPIO57_VCC18GC1_REG_PIN_MUX_SEL_MASK                0x00000070

#define PERI0_BOOTSPICSN_I2S2LRCK_GPIO57_VCC18GC1_REG_DS0_ADDR                        (PERI0_REGS_BASE+0x864)
#define PERI0_BOOTSPICSN_I2S2LRCK_GPIO57_VCC18GC1_REG_DS0_LSB                         8
#define PERI0_BOOTSPICSN_I2S2LRCK_GPIO57_VCC18GC1_REG_DS0_MASK                        0x00000100

#define PERI0_BOOTSPICSN_I2S2LRCK_GPIO57_VCC18GC1_REG_DS1_ADDR                        (PERI0_REGS_BASE+0x864)
#define PERI0_BOOTSPICSN_I2S2LRCK_GPIO57_VCC18GC1_REG_DS1_LSB                         9
#define PERI0_BOOTSPICSN_I2S2LRCK_GPIO57_VCC18GC1_REG_DS1_MASK                        0x00000200

#define PERI0_BOOTSPICSN_I2S2LRCK_GPIO57_VCC18GC1_REG_DS2_ADDR                        (PERI0_REGS_BASE+0x864)
#define PERI0_BOOTSPICSN_I2S2LRCK_GPIO57_VCC18GC1_REG_DS2_LSB                         10
#define PERI0_BOOTSPICSN_I2S2LRCK_GPIO57_VCC18GC1_REG_DS2_MASK                        0x00000400

#define PERI0_BOOTSPICSN_I2S2LRCK_GPIO57_VCC18GC1_REG_DS3_ADDR                        (PERI0_REGS_BASE+0x864)
#define PERI0_BOOTSPICSN_I2S2LRCK_GPIO57_VCC18GC1_REG_DS3_LSB                         11
#define PERI0_BOOTSPICSN_I2S2LRCK_GPIO57_VCC18GC1_REG_DS3_MASK                        0x00000800

#define PERI0_BOOTSPICSN_I2S2LRCK_GPIO57_VCC18GC1_REG_PU_ADDR                         (PERI0_REGS_BASE+0x864)
#define PERI0_BOOTSPICSN_I2S2LRCK_GPIO57_VCC18GC1_REG_PU_LSB                          12
#define PERI0_BOOTSPICSN_I2S2LRCK_GPIO57_VCC18GC1_REG_PU_MASK                         0x00001000

#define PERI0_BOOTSPICSN_I2S2LRCK_GPIO57_VCC18GC1_REG_PD_ADDR                         (PERI0_REGS_BASE+0x864)
#define PERI0_BOOTSPICSN_I2S2LRCK_GPIO57_VCC18GC1_REG_PD_LSB                          13
#define PERI0_BOOTSPICSN_I2S2LRCK_GPIO57_VCC18GC1_REG_PD_MASK                         0x00002000

#define PERI0_BOOTSPICSN_I2S2LRCK_GPIO57_VCC18GC1_REG_ST_ADDR                         (PERI0_REGS_BASE+0x864)
#define PERI0_BOOTSPICSN_I2S2LRCK_GPIO57_VCC18GC1_REG_ST_LSB                          14
#define PERI0_BOOTSPICSN_I2S2LRCK_GPIO57_VCC18GC1_REG_ST_MASK                         0x00004000

#define PERI0_BOOTSPID0_I2S2SCLK_GPIO58_VCC18GC1_REG_PAD_OEX_EN_ADDR                  (PERI0_REGS_BASE+0x868)
#define PERI0_BOOTSPID0_I2S2SCLK_GPIO58_VCC18GC1_REG_PAD_OEX_EN_LSB                   0
#define PERI0_BOOTSPID0_I2S2SCLK_GPIO58_VCC18GC1_REG_PAD_OEX_EN_MASK                  0x00000001

#define PERI0_BOOTSPID0_I2S2SCLK_GPIO58_VCC18GC1_REG_PIN_MUX_SEL_ADDR                 (PERI0_REGS_BASE+0x868)
#define PERI0_BOOTSPID0_I2S2SCLK_GPIO58_VCC18GC1_REG_PIN_MUX_SEL_LSB                  4
#define PERI0_BOOTSPID0_I2S2SCLK_GPIO58_VCC18GC1_REG_PIN_MUX_SEL_MASK                 0x00000070

#define PERI0_BOOTSPID0_I2S2SCLK_GPIO58_VCC18GC1_REG_DS0_ADDR                         (PERI0_REGS_BASE+0x868)
#define PERI0_BOOTSPID0_I2S2SCLK_GPIO58_VCC18GC1_REG_DS0_LSB                          8
#define PERI0_BOOTSPID0_I2S2SCLK_GPIO58_VCC18GC1_REG_DS0_MASK                         0x00000100

#define PERI0_BOOTSPID0_I2S2SCLK_GPIO58_VCC18GC1_REG_DS1_ADDR                         (PERI0_REGS_BASE+0x868)
#define PERI0_BOOTSPID0_I2S2SCLK_GPIO58_VCC18GC1_REG_DS1_LSB                          9
#define PERI0_BOOTSPID0_I2S2SCLK_GPIO58_VCC18GC1_REG_DS1_MASK                         0x00000200

#define PERI0_BOOTSPID0_I2S2SCLK_GPIO58_VCC18GC1_REG_DS2_ADDR                         (PERI0_REGS_BASE+0x868)
#define PERI0_BOOTSPID0_I2S2SCLK_GPIO58_VCC18GC1_REG_DS2_LSB                          10
#define PERI0_BOOTSPID0_I2S2SCLK_GPIO58_VCC18GC1_REG_DS2_MASK                         0x00000400

#define PERI0_BOOTSPID0_I2S2SCLK_GPIO58_VCC18GC1_REG_DS3_ADDR                         (PERI0_REGS_BASE+0x868)
#define PERI0_BOOTSPID0_I2S2SCLK_GPIO58_VCC18GC1_REG_DS3_LSB                          11
#define PERI0_BOOTSPID0_I2S2SCLK_GPIO58_VCC18GC1_REG_DS3_MASK                         0x00000800

#define PERI0_BOOTSPID0_I2S2SCLK_GPIO58_VCC18GC1_REG_PU_ADDR                          (PERI0_REGS_BASE+0x868)
#define PERI0_BOOTSPID0_I2S2SCLK_GPIO58_VCC18GC1_REG_PU_LSB                           12
#define PERI0_BOOTSPID0_I2S2SCLK_GPIO58_VCC18GC1_REG_PU_MASK                          0x00001000

#define PERI0_BOOTSPID0_I2S2SCLK_GPIO58_VCC18GC1_REG_PD_ADDR                          (PERI0_REGS_BASE+0x868)
#define PERI0_BOOTSPID0_I2S2SCLK_GPIO58_VCC18GC1_REG_PD_LSB                           13
#define PERI0_BOOTSPID0_I2S2SCLK_GPIO58_VCC18GC1_REG_PD_MASK                          0x00002000

#define PERI0_BOOTSPID0_I2S2SCLK_GPIO58_VCC18GC1_REG_ST_ADDR                          (PERI0_REGS_BASE+0x868)
#define PERI0_BOOTSPID0_I2S2SCLK_GPIO58_VCC18GC1_REG_ST_LSB                           14
#define PERI0_BOOTSPID0_I2S2SCLK_GPIO58_VCC18GC1_REG_ST_MASK                          0x00004000

#define PERI0_BOOTSPID1_I2S2D0_GPIO59_VCC18GC1_REG_PAD_OEX_EN_ADDR                    (PERI0_REGS_BASE+0x86c)
#define PERI0_BOOTSPID1_I2S2D0_GPIO59_VCC18GC1_REG_PAD_OEX_EN_LSB                     0
#define PERI0_BOOTSPID1_I2S2D0_GPIO59_VCC18GC1_REG_PAD_OEX_EN_MASK                    0x00000001

#define PERI0_BOOTSPID1_I2S2D0_GPIO59_VCC18GC1_REG_PIN_MUX_SEL_ADDR                   (PERI0_REGS_BASE+0x86c)
#define PERI0_BOOTSPID1_I2S2D0_GPIO59_VCC18GC1_REG_PIN_MUX_SEL_LSB                    4
#define PERI0_BOOTSPID1_I2S2D0_GPIO59_VCC18GC1_REG_PIN_MUX_SEL_MASK                   0x00000070

#define PERI0_BOOTSPID1_I2S2D0_GPIO59_VCC18GC1_REG_DS0_ADDR                           (PERI0_REGS_BASE+0x86c)
#define PERI0_BOOTSPID1_I2S2D0_GPIO59_VCC18GC1_REG_DS0_LSB                            8
#define PERI0_BOOTSPID1_I2S2D0_GPIO59_VCC18GC1_REG_DS0_MASK                           0x00000100

#define PERI0_BOOTSPID1_I2S2D0_GPIO59_VCC18GC1_REG_DS1_ADDR                           (PERI0_REGS_BASE+0x86c)
#define PERI0_BOOTSPID1_I2S2D0_GPIO59_VCC18GC1_REG_DS1_LSB                            9
#define PERI0_BOOTSPID1_I2S2D0_GPIO59_VCC18GC1_REG_DS1_MASK                           0x00000200

#define PERI0_BOOTSPID1_I2S2D0_GPIO59_VCC18GC1_REG_DS2_ADDR                           (PERI0_REGS_BASE+0x86c)
#define PERI0_BOOTSPID1_I2S2D0_GPIO59_VCC18GC1_REG_DS2_LSB                            10
#define PERI0_BOOTSPID1_I2S2D0_GPIO59_VCC18GC1_REG_DS2_MASK                           0x00000400

#define PERI0_BOOTSPID1_I2S2D0_GPIO59_VCC18GC1_REG_DS3_ADDR                           (PERI0_REGS_BASE+0x86c)
#define PERI0_BOOTSPID1_I2S2D0_GPIO59_VCC18GC1_REG_DS3_LSB                            11
#define PERI0_BOOTSPID1_I2S2D0_GPIO59_VCC18GC1_REG_DS3_MASK                           0x00000800

#define PERI0_BOOTSPID1_I2S2D0_GPIO59_VCC18GC1_REG_PU_ADDR                            (PERI0_REGS_BASE+0x86c)
#define PERI0_BOOTSPID1_I2S2D0_GPIO59_VCC18GC1_REG_PU_LSB                             12
#define PERI0_BOOTSPID1_I2S2D0_GPIO59_VCC18GC1_REG_PU_MASK                            0x00001000

#define PERI0_BOOTSPID1_I2S2D0_GPIO59_VCC18GC1_REG_PD_ADDR                            (PERI0_REGS_BASE+0x86c)
#define PERI0_BOOTSPID1_I2S2D0_GPIO59_VCC18GC1_REG_PD_LSB                             13
#define PERI0_BOOTSPID1_I2S2D0_GPIO59_VCC18GC1_REG_PD_MASK                            0x00002000

#define PERI0_BOOTSPID1_I2S2D0_GPIO59_VCC18GC1_REG_ST_ADDR                            (PERI0_REGS_BASE+0x86c)
#define PERI0_BOOTSPID1_I2S2D0_GPIO59_VCC18GC1_REG_ST_LSB                             14
#define PERI0_BOOTSPID1_I2S2D0_GPIO59_VCC18GC1_REG_ST_MASK                            0x00004000

#define PERI0_BOOTSPID2_I2S2D1_GPIO60_VCC18GC1_REG_PAD_OEX_EN_ADDR                    (PERI0_REGS_BASE+0x870)
#define PERI0_BOOTSPID2_I2S2D1_GPIO60_VCC18GC1_REG_PAD_OEX_EN_LSB                     0
#define PERI0_BOOTSPID2_I2S2D1_GPIO60_VCC18GC1_REG_PAD_OEX_EN_MASK                    0x00000001

#define PERI0_BOOTSPID2_I2S2D1_GPIO60_VCC18GC1_REG_PIN_MUX_SEL_ADDR                   (PERI0_REGS_BASE+0x870)
#define PERI0_BOOTSPID2_I2S2D1_GPIO60_VCC18GC1_REG_PIN_MUX_SEL_LSB                    4
#define PERI0_BOOTSPID2_I2S2D1_GPIO60_VCC18GC1_REG_PIN_MUX_SEL_MASK                   0x00000070

#define PERI0_BOOTSPID2_I2S2D1_GPIO60_VCC18GC1_REG_DS0_ADDR                           (PERI0_REGS_BASE+0x870)
#define PERI0_BOOTSPID2_I2S2D1_GPIO60_VCC18GC1_REG_DS0_LSB                            8
#define PERI0_BOOTSPID2_I2S2D1_GPIO60_VCC18GC1_REG_DS0_MASK                           0x00000100

#define PERI0_BOOTSPID2_I2S2D1_GPIO60_VCC18GC1_REG_DS1_ADDR                           (PERI0_REGS_BASE+0x870)
#define PERI0_BOOTSPID2_I2S2D1_GPIO60_VCC18GC1_REG_DS1_LSB                            9
#define PERI0_BOOTSPID2_I2S2D1_GPIO60_VCC18GC1_REG_DS1_MASK                           0x00000200

#define PERI0_BOOTSPID2_I2S2D1_GPIO60_VCC18GC1_REG_DS2_ADDR                           (PERI0_REGS_BASE+0x870)
#define PERI0_BOOTSPID2_I2S2D1_GPIO60_VCC18GC1_REG_DS2_LSB                            10
#define PERI0_BOOTSPID2_I2S2D1_GPIO60_VCC18GC1_REG_DS2_MASK                           0x00000400

#define PERI0_BOOTSPID2_I2S2D1_GPIO60_VCC18GC1_REG_DS3_ADDR                           (PERI0_REGS_BASE+0x870)
#define PERI0_BOOTSPID2_I2S2D1_GPIO60_VCC18GC1_REG_DS3_LSB                            11
#define PERI0_BOOTSPID2_I2S2D1_GPIO60_VCC18GC1_REG_DS3_MASK                           0x00000800

#define PERI0_BOOTSPID2_I2S2D1_GPIO60_VCC18GC1_REG_PU_ADDR                            (PERI0_REGS_BASE+0x870)
#define PERI0_BOOTSPID2_I2S2D1_GPIO60_VCC18GC1_REG_PU_LSB                             12
#define PERI0_BOOTSPID2_I2S2D1_GPIO60_VCC18GC1_REG_PU_MASK                            0x00001000

#define PERI0_BOOTSPID2_I2S2D1_GPIO60_VCC18GC1_REG_PD_ADDR                            (PERI0_REGS_BASE+0x870)
#define PERI0_BOOTSPID2_I2S2D1_GPIO60_VCC18GC1_REG_PD_LSB                             13
#define PERI0_BOOTSPID2_I2S2D1_GPIO60_VCC18GC1_REG_PD_MASK                            0x00002000

#define PERI0_BOOTSPID2_I2S2D1_GPIO60_VCC18GC1_REG_ST_ADDR                            (PERI0_REGS_BASE+0x870)
#define PERI0_BOOTSPID2_I2S2D1_GPIO60_VCC18GC1_REG_ST_LSB                             14
#define PERI0_BOOTSPID2_I2S2D1_GPIO60_VCC18GC1_REG_ST_MASK                            0x00004000

#define PERI0_BOOTSPID3_GPIO61_VCC18GC1_REG_PAD_OEX_EN_ADDR                           (PERI0_REGS_BASE+0x874)
#define PERI0_BOOTSPID3_GPIO61_VCC18GC1_REG_PAD_OEX_EN_LSB                            0
#define PERI0_BOOTSPID3_GPIO61_VCC18GC1_REG_PAD_OEX_EN_MASK                           0x00000001

#define PERI0_BOOTSPID3_GPIO61_VCC18GC1_REG_PIN_MUX_SEL_ADDR                          (PERI0_REGS_BASE+0x874)
#define PERI0_BOOTSPID3_GPIO61_VCC18GC1_REG_PIN_MUX_SEL_LSB                           4
#define PERI0_BOOTSPID3_GPIO61_VCC18GC1_REG_PIN_MUX_SEL_MASK                          0x00000070

#define PERI0_BOOTSPID3_GPIO61_VCC18GC1_REG_DS0_ADDR                                  (PERI0_REGS_BASE+0x874)
#define PERI0_BOOTSPID3_GPIO61_VCC18GC1_REG_DS0_LSB                                   8
#define PERI0_BOOTSPID3_GPIO61_VCC18GC1_REG_DS0_MASK                                  0x00000100

#define PERI0_BOOTSPID3_GPIO61_VCC18GC1_REG_DS1_ADDR                                  (PERI0_REGS_BASE+0x874)
#define PERI0_BOOTSPID3_GPIO61_VCC18GC1_REG_DS1_LSB                                   9
#define PERI0_BOOTSPID3_GPIO61_VCC18GC1_REG_DS1_MASK                                  0x00000200

#define PERI0_BOOTSPID3_GPIO61_VCC18GC1_REG_DS2_ADDR                                  (PERI0_REGS_BASE+0x874)
#define PERI0_BOOTSPID3_GPIO61_VCC18GC1_REG_DS2_LSB                                   10
#define PERI0_BOOTSPID3_GPIO61_VCC18GC1_REG_DS2_MASK                                  0x00000400

#define PERI0_BOOTSPID3_GPIO61_VCC18GC1_REG_DS3_ADDR                                  (PERI0_REGS_BASE+0x874)
#define PERI0_BOOTSPID3_GPIO61_VCC18GC1_REG_DS3_LSB                                   11
#define PERI0_BOOTSPID3_GPIO61_VCC18GC1_REG_DS3_MASK                                  0x00000800

#define PERI0_BOOTSPID3_GPIO61_VCC18GC1_REG_PU_ADDR                                   (PERI0_REGS_BASE+0x874)
#define PERI0_BOOTSPID3_GPIO61_VCC18GC1_REG_PU_LSB                                    12
#define PERI0_BOOTSPID3_GPIO61_VCC18GC1_REG_PU_MASK                                   0x00001000

#define PERI0_BOOTSPID3_GPIO61_VCC18GC1_REG_PD_ADDR                                   (PERI0_REGS_BASE+0x874)
#define PERI0_BOOTSPID3_GPIO61_VCC18GC1_REG_PD_LSB                                    13
#define PERI0_BOOTSPID3_GPIO61_VCC18GC1_REG_PD_MASK                                   0x00002000

#define PERI0_BOOTSPID3_GPIO61_VCC18GC1_REG_ST_ADDR                                   (PERI0_REGS_BASE+0x874)
#define PERI0_BOOTSPID3_GPIO61_VCC18GC1_REG_ST_LSB                                    14
#define PERI0_BOOTSPID3_GPIO61_VCC18GC1_REG_ST_MASK                                   0x00004000

#define PERI0_I2C1SCL_GPIO62_VCC18GC1_REG_PAD_OEX_EN_ADDR                             (PERI0_REGS_BASE+0x878)
#define PERI0_I2C1SCL_GPIO62_VCC18GC1_REG_PAD_OEX_EN_LSB                              0
#define PERI0_I2C1SCL_GPIO62_VCC18GC1_REG_PAD_OEX_EN_MASK                             0x00000001

#define PERI0_I2C1SCL_GPIO62_VCC18GC1_REG_PIN_MUX_SEL_ADDR                            (PERI0_REGS_BASE+0x878)
#define PERI0_I2C1SCL_GPIO62_VCC18GC1_REG_PIN_MUX_SEL_LSB                             4
#define PERI0_I2C1SCL_GPIO62_VCC18GC1_REG_PIN_MUX_SEL_MASK                            0x00000070

#define PERI0_I2C1SCL_GPIO62_VCC18GC1_REG_DS0_ADDR                                    (PERI0_REGS_BASE+0x878)
#define PERI0_I2C1SCL_GPIO62_VCC18GC1_REG_DS0_LSB                                     8
#define PERI0_I2C1SCL_GPIO62_VCC18GC1_REG_DS0_MASK                                    0x00000100

#define PERI0_I2C1SCL_GPIO62_VCC18GC1_REG_DS1_ADDR                                    (PERI0_REGS_BASE+0x878)
#define PERI0_I2C1SCL_GPIO62_VCC18GC1_REG_DS1_LSB                                     9
#define PERI0_I2C1SCL_GPIO62_VCC18GC1_REG_DS1_MASK                                    0x00000200

#define PERI0_I2C1SCL_GPIO62_VCC18GC1_REG_DS2_ADDR                                    (PERI0_REGS_BASE+0x878)
#define PERI0_I2C1SCL_GPIO62_VCC18GC1_REG_DS2_LSB                                     10
#define PERI0_I2C1SCL_GPIO62_VCC18GC1_REG_DS2_MASK                                    0x00000400

#define PERI0_I2C1SCL_GPIO62_VCC18GC1_REG_DS3_ADDR                                    (PERI0_REGS_BASE+0x878)
#define PERI0_I2C1SCL_GPIO62_VCC18GC1_REG_DS3_LSB                                     11
#define PERI0_I2C1SCL_GPIO62_VCC18GC1_REG_DS3_MASK                                    0x00000800

#define PERI0_I2C1SCL_GPIO62_VCC18GC1_REG_PU_ADDR                                     (PERI0_REGS_BASE+0x878)
#define PERI0_I2C1SCL_GPIO62_VCC18GC1_REG_PU_LSB                                      12
#define PERI0_I2C1SCL_GPIO62_VCC18GC1_REG_PU_MASK                                     0x00001000

#define PERI0_I2C1SCL_GPIO62_VCC18GC1_REG_PD_ADDR                                     (PERI0_REGS_BASE+0x878)
#define PERI0_I2C1SCL_GPIO62_VCC18GC1_REG_PD_LSB                                      13
#define PERI0_I2C1SCL_GPIO62_VCC18GC1_REG_PD_MASK                                     0x00002000

#define PERI0_I2C1SCL_GPIO62_VCC18GC1_REG_ST_ADDR                                     (PERI0_REGS_BASE+0x878)
#define PERI0_I2C1SCL_GPIO62_VCC18GC1_REG_ST_LSB                                      14
#define PERI0_I2C1SCL_GPIO62_VCC18GC1_REG_ST_MASK                                     0x00004000

#define PERI0_I2C1SDA_GPIO63_VCC18GC1_REG_PAD_OEX_EN_ADDR                             (PERI0_REGS_BASE+0x87c)
#define PERI0_I2C1SDA_GPIO63_VCC18GC1_REG_PAD_OEX_EN_LSB                              0
#define PERI0_I2C1SDA_GPIO63_VCC18GC1_REG_PAD_OEX_EN_MASK                             0x00000001

#define PERI0_I2C1SDA_GPIO63_VCC18GC1_REG_PIN_MUX_SEL_ADDR                            (PERI0_REGS_BASE+0x87c)
#define PERI0_I2C1SDA_GPIO63_VCC18GC1_REG_PIN_MUX_SEL_LSB                             4
#define PERI0_I2C1SDA_GPIO63_VCC18GC1_REG_PIN_MUX_SEL_MASK                            0x00000070

#define PERI0_I2C1SDA_GPIO63_VCC18GC1_REG_DS0_ADDR                                    (PERI0_REGS_BASE+0x87c)
#define PERI0_I2C1SDA_GPIO63_VCC18GC1_REG_DS0_LSB                                     8
#define PERI0_I2C1SDA_GPIO63_VCC18GC1_REG_DS0_MASK                                    0x00000100

#define PERI0_I2C1SDA_GPIO63_VCC18GC1_REG_DS1_ADDR                                    (PERI0_REGS_BASE+0x87c)
#define PERI0_I2C1SDA_GPIO63_VCC18GC1_REG_DS1_LSB                                     9
#define PERI0_I2C1SDA_GPIO63_VCC18GC1_REG_DS1_MASK                                    0x00000200

#define PERI0_I2C1SDA_GPIO63_VCC18GC1_REG_DS2_ADDR                                    (PERI0_REGS_BASE+0x87c)
#define PERI0_I2C1SDA_GPIO63_VCC18GC1_REG_DS2_LSB                                     10
#define PERI0_I2C1SDA_GPIO63_VCC18GC1_REG_DS2_MASK                                    0x00000400

#define PERI0_I2C1SDA_GPIO63_VCC18GC1_REG_DS3_ADDR                                    (PERI0_REGS_BASE+0x87c)
#define PERI0_I2C1SDA_GPIO63_VCC18GC1_REG_DS3_LSB                                     11
#define PERI0_I2C1SDA_GPIO63_VCC18GC1_REG_DS3_MASK                                    0x00000800

#define PERI0_I2C1SDA_GPIO63_VCC18GC1_REG_PU_ADDR                                     (PERI0_REGS_BASE+0x87c)
#define PERI0_I2C1SDA_GPIO63_VCC18GC1_REG_PU_LSB                                      12
#define PERI0_I2C1SDA_GPIO63_VCC18GC1_REG_PU_MASK                                     0x00001000

#define PERI0_I2C1SDA_GPIO63_VCC18GC1_REG_PD_ADDR                                     (PERI0_REGS_BASE+0x87c)
#define PERI0_I2C1SDA_GPIO63_VCC18GC1_REG_PD_LSB                                      13
#define PERI0_I2C1SDA_GPIO63_VCC18GC1_REG_PD_MASK                                     0x00002000

#define PERI0_I2C1SDA_GPIO63_VCC18GC1_REG_ST_ADDR                                     (PERI0_REGS_BASE+0x87c)
#define PERI0_I2C1SDA_GPIO63_VCC18GC1_REG_ST_LSB                                      14
#define PERI0_I2C1SDA_GPIO63_VCC18GC1_REG_ST_MASK                                     0x00004000

////////////////////////////////////////////////////////////////
// reg access                                                 //
////////////////////////////////////////////////////////////////
#define PERI0_REG32(name)                                                             (*(volatile uint32_t*)name##_ADDR)

#define PERI0_GET_REG_RW_SDIO2_AHB_CLK_EN                                             PERI0_REG32(PERI0_REG_RW_SDIO2_AHB_CLK_EN)
#define PERI0_SET_REG_RW_SDIO2_AHB_CLK_EN(x)                                          PERI0_REG32(PERI0_REG_RW_SDIO2_AHB_CLK_EN) = (uint32_t)(x)
#define PERI0_GET_REG_RW_GPIO1_CFG_CLK_EN                                             PERI0_REG32(PERI0_REG_RW_GPIO1_CFG_CLK_EN)
#define PERI0_SET_REG_RW_GPIO1_CFG_CLK_EN(x)                                          PERI0_REG32(PERI0_REG_RW_GPIO1_CFG_CLK_EN) = (uint32_t)(x)
#define PERI0_GET_REG_RW_GPIO2_CFG_CLK_EN                                             PERI0_REG32(PERI0_REG_RW_GPIO2_CFG_CLK_EN)
#define PERI0_SET_REG_RW_GPIO2_CFG_CLK_EN(x)                                          PERI0_REG32(PERI0_REG_RW_GPIO2_CFG_CLK_EN) = (uint32_t)(x)
#define PERI0_GET_REG_RW_PERI0_REMAP                                                  PERI0_REG32(PERI0_REG_RW_PERI0_REMAP)
#define PERI0_SET_REG_RW_PERI0_REMAP(x)                                               PERI0_REG32(PERI0_REG_RW_PERI0_REMAP) = (uint32_t)(x)

////////////////////////////////////////////////////////////////
// reg bits access                                            //
////////////////////////////////////////////////////////////////
#define PERI0_GET_REG32_BITS(name)                                                    ((PERI0_REG32(name) & name##_MASK) >> name##_LSB)
#define PERI0_SET_REG32_BITS(name,x)                                                  do { \
    uint32_t val = PERI0_REG32(name); \
    val &= ~name##_MASK; \
    val |= ((x) << name##_LSB) & name##_MASK; \
    PERI0_REG32(name) = val; \
} while(0)

#define PERI0_GET_REG_RW_EMMC1_INIT_STATE                                             PERI0_GET_REG32_BITS(PERI0_REG_RW_EMMC1_INIT_STATE)
#define PERI0_SET_REG_RW_EMMC1_INIT_STATE(x)                                          PERI0_SET_REG32_BITS(PERI0_REG_RW_EMMC1_INIT_STATE,x)
#define PERI0_GET_REG_RW_EMMC1_DRV_SEL                                                PERI0_GET_REG32_BITS(PERI0_REG_RW_EMMC1_DRV_SEL)
#define PERI0_SET_REG_RW_EMMC1_DRV_SEL(x)                                             PERI0_SET_REG32_BITS(PERI0_REG_RW_EMMC1_DRV_SEL,x)
#define PERI0_GET_REG_RW_EMMC1_DRV_DEGREE                                             PERI0_GET_REG32_BITS(PERI0_REG_RW_EMMC1_DRV_DEGREE)
#define PERI0_SET_REG_RW_EMMC1_DRV_DEGREE(x)                                          PERI0_SET_REG32_BITS(PERI0_REG_RW_EMMC1_DRV_DEGREE,x)
#define PERI0_GET_REG_RW_EMMC1_DRV_DELAYNUM                                           PERI0_GET_REG32_BITS(PERI0_REG_RW_EMMC1_DRV_DELAYNUM)
#define PERI0_SET_REG_RW_EMMC1_DRV_DELAYNUM(x)                                        PERI0_SET_REG32_BITS(PERI0_REG_RW_EMMC1_DRV_DELAYNUM,x)
#define PERI0_GET_REG_RW_EMMC1_SAMPLE_SEL                                             PERI0_GET_REG32_BITS(PERI0_REG_RW_EMMC1_SAMPLE_SEL)
#define PERI0_SET_REG_RW_EMMC1_SAMPLE_SEL(x)                                          PERI0_SET_REG32_BITS(PERI0_REG_RW_EMMC1_SAMPLE_SEL,x)
#define PERI0_GET_REG_RW_EMMC1_SAMPLE_DEGREE                                          PERI0_GET_REG32_BITS(PERI0_REG_RW_EMMC1_SAMPLE_DEGREE)
#define PERI0_SET_REG_RW_EMMC1_SAMPLE_DEGREE(x)                                       PERI0_SET_REG32_BITS(PERI0_REG_RW_EMMC1_SAMPLE_DEGREE,x)
#define PERI0_GET_REG_RW_EMMC1_SAMPLE_DELAYNUM                                        PERI0_GET_REG32_BITS(PERI0_REG_RW_EMMC1_SAMPLE_DELAYNUM)
#define PERI0_SET_REG_RW_EMMC1_SAMPLE_DELAYNUM(x)                                     PERI0_SET_REG32_BITS(PERI0_REG_RW_EMMC1_SAMPLE_DELAYNUM,x)
#define PERI0_GET_REG_RW_SDIO2_INIT_STATE                                             PERI0_GET_REG32_BITS(PERI0_REG_RW_SDIO2_INIT_STATE)
#define PERI0_SET_REG_RW_SDIO2_INIT_STATE(x)                                          PERI0_SET_REG32_BITS(PERI0_REG_RW_SDIO2_INIT_STATE,x)
#define PERI0_GET_REG_RW_SDIO2_DRV_SEL                                                PERI0_GET_REG32_BITS(PERI0_REG_RW_SDIO2_DRV_SEL)
#define PERI0_SET_REG_RW_SDIO2_DRV_SEL(x)                                             PERI0_SET_REG32_BITS(PERI0_REG_RW_SDIO2_DRV_SEL,x)
#define PERI0_GET_REG_RW_SDIO2_DRV_DEGREE                                             PERI0_GET_REG32_BITS(PERI0_REG_RW_SDIO2_DRV_DEGREE)
#define PERI0_SET_REG_RW_SDIO2_DRV_DEGREE(x)                                          PERI0_SET_REG32_BITS(PERI0_REG_RW_SDIO2_DRV_DEGREE,x)
#define PERI0_GET_REG_RW_SDIO2_DRV_DELAYNUM                                           PERI0_GET_REG32_BITS(PERI0_REG_RW_SDIO2_DRV_DELAYNUM)
#define PERI0_SET_REG_RW_SDIO2_DRV_DELAYNUM(x)                                        PERI0_SET_REG32_BITS(PERI0_REG_RW_SDIO2_DRV_DELAYNUM,x)
#define PERI0_GET_REG_RW_SDIO2_SAMPLE_SEL                                             PERI0_GET_REG32_BITS(PERI0_REG_RW_SDIO2_SAMPLE_SEL)
#define PERI0_SET_REG_RW_SDIO2_SAMPLE_SEL(x)                                          PERI0_SET_REG32_BITS(PERI0_REG_RW_SDIO2_SAMPLE_SEL,x)
#define PERI0_GET_REG_RW_SDIO2_SAMPLE_DEGREE                                          PERI0_GET_REG32_BITS(PERI0_REG_RW_SDIO2_SAMPLE_DEGREE)
#define PERI0_SET_REG_RW_SDIO2_SAMPLE_DEGREE(x)                                       PERI0_SET_REG32_BITS(PERI0_REG_RW_SDIO2_SAMPLE_DEGREE,x)
#define PERI0_GET_REG_RW_SDIO2_SAMPLE_DELAYNUM                                        PERI0_GET_REG32_BITS(PERI0_REG_RW_SDIO2_SAMPLE_DELAYNUM)
#define PERI0_SET_REG_RW_SDIO2_SAMPLE_DELAYNUM(x)                                     PERI0_SET_REG32_BITS(PERI0_REG_RW_SDIO2_SAMPLE_DELAYNUM,x)
#define PERI0_GET_REG_RW_BOOTSPI_DMAC_SEL                                             PERI0_GET_REG32_BITS(PERI0_REG_RW_BOOTSPI_DMAC_SEL)
#define PERI0_SET_REG_RW_BOOTSPI_DMAC_SEL(x)                                          PERI0_SET_REG32_BITS(PERI0_REG_RW_BOOTSPI_DMAC_SEL,x)
#define PERI0_GET_REG_RW_UART1_DMAC_SEL                                               PERI0_GET_REG32_BITS(PERI0_REG_RW_UART1_DMAC_SEL)
#define PERI0_SET_REG_RW_UART1_DMAC_SEL(x)                                            PERI0_SET_REG32_BITS(PERI0_REG_RW_UART1_DMAC_SEL,x)
#define PERI0_GET_REG_RW_UART2_DMAC_SEL                                               PERI0_GET_REG32_BITS(PERI0_REG_RW_UART2_DMAC_SEL)
#define PERI0_SET_REG_RW_UART2_DMAC_SEL(x)                                            PERI0_SET_REG32_BITS(PERI0_REG_RW_UART2_DMAC_SEL,x)
#define PERI0_GET_REG_RW_I2S1_DMAC_SEL                                                PERI0_GET_REG32_BITS(PERI0_REG_RW_I2S1_DMAC_SEL)
#define PERI0_SET_REG_RW_I2S1_DMAC_SEL(x)                                             PERI0_SET_REG32_BITS(PERI0_REG_RW_I2S1_DMAC_SEL,x)
#define PERI0_GET_REG_RW_I2S2_DMAC_SEL                                                PERI0_GET_REG32_BITS(PERI0_REG_RW_I2S2_DMAC_SEL)
#define PERI0_SET_REG_RW_I2S2_DMAC_SEL(x)                                             PERI0_SET_REG32_BITS(PERI0_REG_RW_I2S2_DMAC_SEL,x)
#define PERI0_GET_REG_RW_PDM4_DMAC_SEL                                                PERI0_GET_REG32_BITS(PERI0_REG_RW_PDM4_DMAC_SEL)
#define PERI0_SET_REG_RW_PDM4_DMAC_SEL(x)                                             PERI0_SET_REG32_BITS(PERI0_REG_RW_PDM4_DMAC_SEL,x)
#define PERI0_GET_REG_RW_PDM5_DMAC_SEL                                                PERI0_GET_REG32_BITS(PERI0_REG_RW_PDM5_DMAC_SEL)
#define PERI0_SET_REG_RW_PDM5_DMAC_SEL(x)                                             PERI0_SET_REG32_BITS(PERI0_REG_RW_PDM5_DMAC_SEL,x)
#define PERI0_GET_REG_RW_EMMC0_CFG_CLK_EN                                             PERI0_GET_REG32_BITS(PERI0_REG_RW_EMMC0_CFG_CLK_EN)
#define PERI0_SET_REG_RW_EMMC0_CFG_CLK_EN(x)                                          PERI0_SET_REG32_BITS(PERI0_REG_RW_EMMC0_CFG_CLK_EN,x)
#define PERI0_GET_REG_RW_EMMC0_DDR_CLK_EN                                             PERI0_GET_REG32_BITS(PERI0_REG_RW_EMMC0_DDR_CLK_EN)
#define PERI0_SET_REG_RW_EMMC0_DDR_CLK_EN(x)                                          PERI0_SET_REG32_BITS(PERI0_REG_RW_EMMC0_DDR_CLK_EN,x)
#define PERI0_GET_REG_RW_EMMC1_AHB_CLK_EN                                             PERI0_GET_REG32_BITS(PERI0_REG_RW_EMMC1_AHB_CLK_EN)
#define PERI0_SET_REG_RW_EMMC1_AHB_CLK_EN(x)                                          PERI0_SET_REG32_BITS(PERI0_REG_RW_EMMC1_AHB_CLK_EN,x)
#define PERI0_GET_REG_RW_BOOTSPI_CFG_CLK_EN                                           PERI0_GET_REG32_BITS(PERI0_REG_RW_BOOTSPI_CFG_CLK_EN)
#define PERI0_SET_REG_RW_BOOTSPI_CFG_CLK_EN(x)                                        PERI0_SET_REG32_BITS(PERI0_REG_RW_BOOTSPI_CFG_CLK_EN,x)
#define PERI0_GET_REG_RW_BOOTSPI_CLK_EN                                               PERI0_GET_REG32_BITS(PERI0_REG_RW_BOOTSPI_CLK_EN)
#define PERI0_SET_REG_RW_BOOTSPI_CLK_EN(x)                                            PERI0_SET_REG32_BITS(PERI0_REG_RW_BOOTSPI_CLK_EN,x)
#define PERI0_GET_REG_RW_UART1_CFG_CLK_EN                                             PERI0_GET_REG32_BITS(PERI0_REG_RW_UART1_CFG_CLK_EN)
#define PERI0_SET_REG_RW_UART1_CFG_CLK_EN(x)                                          PERI0_SET_REG32_BITS(PERI0_REG_RW_UART1_CFG_CLK_EN,x)
#define PERI0_GET_REG_RW_UART1_CLK_EN                                                 PERI0_GET_REG32_BITS(PERI0_REG_RW_UART1_CLK_EN)
#define PERI0_SET_REG_RW_UART1_CLK_EN(x)                                              PERI0_SET_REG32_BITS(PERI0_REG_RW_UART1_CLK_EN,x)
#define PERI0_GET_REG_RW_UART2_CFG_CLK_EN                                             PERI0_GET_REG32_BITS(PERI0_REG_RW_UART2_CFG_CLK_EN)
#define PERI0_SET_REG_RW_UART2_CFG_CLK_EN(x)                                          PERI0_SET_REG32_BITS(PERI0_REG_RW_UART2_CFG_CLK_EN,x)
#define PERI0_GET_REG_RW_UART2_CLK_EN                                                 PERI0_GET_REG32_BITS(PERI0_REG_RW_UART2_CLK_EN)
#define PERI0_SET_REG_RW_UART2_CLK_EN(x)                                              PERI0_SET_REG32_BITS(PERI0_REG_RW_UART2_CLK_EN,x)
#define PERI0_GET_REG_RW_I2C1_CFG_CLK_EN                                              PERI0_GET_REG32_BITS(PERI0_REG_RW_I2C1_CFG_CLK_EN)
#define PERI0_SET_REG_RW_I2C1_CFG_CLK_EN(x)                                           PERI0_SET_REG32_BITS(PERI0_REG_RW_I2C1_CFG_CLK_EN,x)
#define PERI0_GET_REG_RW_I2C1_CLK_EN                                                  PERI0_GET_REG32_BITS(PERI0_REG_RW_I2C1_CLK_EN)
#define PERI0_SET_REG_RW_I2C1_CLK_EN(x)                                               PERI0_SET_REG32_BITS(PERI0_REG_RW_I2C1_CLK_EN,x)
#define PERI0_GET_REG_RW_I2C2_CFG_CLK_EN                                              PERI0_GET_REG32_BITS(PERI0_REG_RW_I2C2_CFG_CLK_EN)
#define PERI0_SET_REG_RW_I2C2_CFG_CLK_EN(x)                                           PERI0_SET_REG32_BITS(PERI0_REG_RW_I2C2_CFG_CLK_EN,x)
#define PERI0_GET_REG_RW_I2C2_CLK_EN                                                  PERI0_GET_REG32_BITS(PERI0_REG_RW_I2C2_CLK_EN)
#define PERI0_SET_REG_RW_I2C2_CLK_EN(x)                                               PERI0_SET_REG32_BITS(PERI0_REG_RW_I2C2_CLK_EN,x)
#define PERI0_GET_REG_RW_I2C3_CFG_CLK_EN                                              PERI0_GET_REG32_BITS(PERI0_REG_RW_I2C3_CFG_CLK_EN)
#define PERI0_SET_REG_RW_I2C3_CFG_CLK_EN(x)                                           PERI0_SET_REG32_BITS(PERI0_REG_RW_I2C3_CFG_CLK_EN,x)
#define PERI0_GET_REG_RW_I2C3_CLK_EN                                                  PERI0_GET_REG32_BITS(PERI0_REG_RW_I2C3_CLK_EN)
#define PERI0_SET_REG_RW_I2C3_CLK_EN(x)                                               PERI0_SET_REG32_BITS(PERI0_REG_RW_I2C3_CLK_EN,x)
#define PERI0_GET_REG_RW_I2C4_CFG_CLK_EN                                              PERI0_GET_REG32_BITS(PERI0_REG_RW_I2C4_CFG_CLK_EN)
#define PERI0_SET_REG_RW_I2C4_CFG_CLK_EN(x)                                           PERI0_SET_REG32_BITS(PERI0_REG_RW_I2C4_CFG_CLK_EN,x)
#define PERI0_GET_REG_RW_I2C4_CLK_EN                                                  PERI0_GET_REG32_BITS(PERI0_REG_RW_I2C4_CLK_EN)
#define PERI0_SET_REG_RW_I2C4_CLK_EN(x)                                               PERI0_SET_REG32_BITS(PERI0_REG_RW_I2C4_CLK_EN,x)
#define PERI0_GET_REG_RW_PWM0_CFG_CLK_EN                                              PERI0_GET_REG32_BITS(PERI0_REG_RW_PWM0_CFG_CLK_EN)
#define PERI0_SET_REG_RW_PWM0_CFG_CLK_EN(x)                                           PERI0_SET_REG32_BITS(PERI0_REG_RW_PWM0_CFG_CLK_EN,x)
#define PERI0_GET_REG_RW_PWM0_CLK_EN                                                  PERI0_GET_REG32_BITS(PERI0_REG_RW_PWM0_CLK_EN)
#define PERI0_SET_REG_RW_PWM0_CLK_EN(x)                                               PERI0_SET_REG32_BITS(PERI0_REG_RW_PWM0_CLK_EN,x)
#define PERI0_GET_REG_RW_I2S1_CFG_CLK_EN                                              PERI0_GET_REG32_BITS(PERI0_REG_RW_I2S1_CFG_CLK_EN)
#define PERI0_SET_REG_RW_I2S1_CFG_CLK_EN(x)                                           PERI0_SET_REG32_BITS(PERI0_REG_RW_I2S1_CFG_CLK_EN,x)
#define PERI0_GET_REG_RW_I2S1_CLK_EN                                                  PERI0_GET_REG32_BITS(PERI0_REG_RW_I2S1_CLK_EN)
#define PERI0_SET_REG_RW_I2S1_CLK_EN(x)                                               PERI0_SET_REG32_BITS(PERI0_REG_RW_I2S1_CLK_EN,x)
#define PERI0_GET_REG_RW_I2S2_CFG_CLK_EN                                              PERI0_GET_REG32_BITS(PERI0_REG_RW_I2S2_CFG_CLK_EN)
#define PERI0_SET_REG_RW_I2S2_CFG_CLK_EN(x)                                           PERI0_SET_REG32_BITS(PERI0_REG_RW_I2S2_CFG_CLK_EN,x)
#define PERI0_GET_REG_RW_I2S2_CLK_EN                                                  PERI0_GET_REG32_BITS(PERI0_REG_RW_I2S2_CLK_EN)
#define PERI0_SET_REG_RW_I2S2_CLK_EN(x)                                               PERI0_SET_REG32_BITS(PERI0_REG_RW_I2S2_CLK_EN,x)
#define PERI0_GET_REG_RW_PDM4_CFG_CLK_EN                                              PERI0_GET_REG32_BITS(PERI0_REG_RW_PDM4_CFG_CLK_EN)
#define PERI0_SET_REG_RW_PDM4_CFG_CLK_EN(x)                                           PERI0_SET_REG32_BITS(PERI0_REG_RW_PDM4_CFG_CLK_EN,x)
#define PERI0_GET_REG_RW_PDM4_CLK_EN                                                  PERI0_GET_REG32_BITS(PERI0_REG_RW_PDM4_CLK_EN)
#define PERI0_SET_REG_RW_PDM4_CLK_EN(x)                                               PERI0_SET_REG32_BITS(PERI0_REG_RW_PDM4_CLK_EN,x)
#define PERI0_GET_REG_RW_PDM5_CFG_CLK_EN                                              PERI0_GET_REG32_BITS(PERI0_REG_RW_PDM5_CFG_CLK_EN)
#define PERI0_SET_REG_RW_PDM5_CFG_CLK_EN(x)                                           PERI0_SET_REG32_BITS(PERI0_REG_RW_PDM5_CFG_CLK_EN,x)
#define PERI0_GET_REG_RW_PDM5_CLK_EN                                                  PERI0_GET_REG32_BITS(PERI0_REG_RW_PDM5_CLK_EN)
#define PERI0_SET_REG_RW_PDM5_CLK_EN(x)                                               PERI0_SET_REG32_BITS(PERI0_REG_RW_PDM5_CLK_EN,x)
#define PERI0_GET_EMMC1CLK_GPIO32_VCC3018GA1_REG_PAD_OEX_EN                           PERI0_GET_REG32_BITS(PERI0_EMMC1CLK_GPIO32_VCC3018GA1_REG_PAD_OEX_EN)
#define PERI0_SET_EMMC1CLK_GPIO32_VCC3018GA1_REG_PAD_OEX_EN(x)                        PERI0_SET_REG32_BITS(PERI0_EMMC1CLK_GPIO32_VCC3018GA1_REG_PAD_OEX_EN,x)
#define PERI0_GET_EMMC1CLK_GPIO32_VCC3018GA1_REG_PIN_MUX_SEL                          PERI0_GET_REG32_BITS(PERI0_EMMC1CLK_GPIO32_VCC3018GA1_REG_PIN_MUX_SEL)
#define PERI0_SET_EMMC1CLK_GPIO32_VCC3018GA1_REG_PIN_MUX_SEL(x)                       PERI0_SET_REG32_BITS(PERI0_EMMC1CLK_GPIO32_VCC3018GA1_REG_PIN_MUX_SEL,x)
#define PERI0_GET_EMMC1CLK_GPIO32_VCC3018GA1_REG_DS0                                  PERI0_GET_REG32_BITS(PERI0_EMMC1CLK_GPIO32_VCC3018GA1_REG_DS0)
#define PERI0_SET_EMMC1CLK_GPIO32_VCC3018GA1_REG_DS0(x)                               PERI0_SET_REG32_BITS(PERI0_EMMC1CLK_GPIO32_VCC3018GA1_REG_DS0,x)
#define PERI0_GET_EMMC1CLK_GPIO32_VCC3018GA1_REG_DS1                                  PERI0_GET_REG32_BITS(PERI0_EMMC1CLK_GPIO32_VCC3018GA1_REG_DS1)
#define PERI0_SET_EMMC1CLK_GPIO32_VCC3018GA1_REG_DS1(x)                               PERI0_SET_REG32_BITS(PERI0_EMMC1CLK_GPIO32_VCC3018GA1_REG_DS1,x)
#define PERI0_GET_EMMC1CLK_GPIO32_VCC3018GA1_REG_DS2                                  PERI0_GET_REG32_BITS(PERI0_EMMC1CLK_GPIO32_VCC3018GA1_REG_DS2)
#define PERI0_SET_EMMC1CLK_GPIO32_VCC3018GA1_REG_DS2(x)                               PERI0_SET_REG32_BITS(PERI0_EMMC1CLK_GPIO32_VCC3018GA1_REG_DS2,x)
#define PERI0_GET_EMMC1CLK_GPIO32_VCC3018GA1_REG_DS3                                  PERI0_GET_REG32_BITS(PERI0_EMMC1CLK_GPIO32_VCC3018GA1_REG_DS3)
#define PERI0_SET_EMMC1CLK_GPIO32_VCC3018GA1_REG_DS3(x)                               PERI0_SET_REG32_BITS(PERI0_EMMC1CLK_GPIO32_VCC3018GA1_REG_DS3,x)
#define PERI0_GET_EMMC1CLK_GPIO32_VCC3018GA1_REG_PU                                   PERI0_GET_REG32_BITS(PERI0_EMMC1CLK_GPIO32_VCC3018GA1_REG_PU)
#define PERI0_SET_EMMC1CLK_GPIO32_VCC3018GA1_REG_PU(x)                                PERI0_SET_REG32_BITS(PERI0_EMMC1CLK_GPIO32_VCC3018GA1_REG_PU,x)
#define PERI0_GET_EMMC1CLK_GPIO32_VCC3018GA1_REG_PD                                   PERI0_GET_REG32_BITS(PERI0_EMMC1CLK_GPIO32_VCC3018GA1_REG_PD)
#define PERI0_SET_EMMC1CLK_GPIO32_VCC3018GA1_REG_PD(x)                                PERI0_SET_REG32_BITS(PERI0_EMMC1CLK_GPIO32_VCC3018GA1_REG_PD,x)
#define PERI0_GET_EMMC1CLK_GPIO32_VCC3018GA1_REG_ST                                   PERI0_GET_REG32_BITS(PERI0_EMMC1CLK_GPIO32_VCC3018GA1_REG_ST)
#define PERI0_SET_EMMC1CLK_GPIO32_VCC3018GA1_REG_ST(x)                                PERI0_SET_REG32_BITS(PERI0_EMMC1CLK_GPIO32_VCC3018GA1_REG_ST,x)
#define PERI0_GET_EMMC1CMD_PWM0TZ_GPIO33_VCC3018GA1_REG_PAD_OEX_EN                    PERI0_GET_REG32_BITS(PERI0_EMMC1CMD_PWM0TZ_GPIO33_VCC3018GA1_REG_PAD_OEX_EN)
#define PERI0_SET_EMMC1CMD_PWM0TZ_GPIO33_VCC3018GA1_REG_PAD_OEX_EN(x)                 PERI0_SET_REG32_BITS(PERI0_EMMC1CMD_PWM0TZ_GPIO33_VCC3018GA1_REG_PAD_OEX_EN,x)
#define PERI0_GET_EMMC1CMD_PWM0TZ_GPIO33_VCC3018GA1_REG_PIN_MUX_SEL                   PERI0_GET_REG32_BITS(PERI0_EMMC1CMD_PWM0TZ_GPIO33_VCC3018GA1_REG_PIN_MUX_SEL)
#define PERI0_SET_EMMC1CMD_PWM0TZ_GPIO33_VCC3018GA1_REG_PIN_MUX_SEL(x)                PERI0_SET_REG32_BITS(PERI0_EMMC1CMD_PWM0TZ_GPIO33_VCC3018GA1_REG_PIN_MUX_SEL,x)
#define PERI0_GET_EMMC1CMD_PWM0TZ_GPIO33_VCC3018GA1_REG_DS0                           PERI0_GET_REG32_BITS(PERI0_EMMC1CMD_PWM0TZ_GPIO33_VCC3018GA1_REG_DS0)
#define PERI0_SET_EMMC1CMD_PWM0TZ_GPIO33_VCC3018GA1_REG_DS0(x)                        PERI0_SET_REG32_BITS(PERI0_EMMC1CMD_PWM0TZ_GPIO33_VCC3018GA1_REG_DS0,x)
#define PERI0_GET_EMMC1CMD_PWM0TZ_GPIO33_VCC3018GA1_REG_DS1                           PERI0_GET_REG32_BITS(PERI0_EMMC1CMD_PWM0TZ_GPIO33_VCC3018GA1_REG_DS1)
#define PERI0_SET_EMMC1CMD_PWM0TZ_GPIO33_VCC3018GA1_REG_DS1(x)                        PERI0_SET_REG32_BITS(PERI0_EMMC1CMD_PWM0TZ_GPIO33_VCC3018GA1_REG_DS1,x)
#define PERI0_GET_EMMC1CMD_PWM0TZ_GPIO33_VCC3018GA1_REG_DS2                           PERI0_GET_REG32_BITS(PERI0_EMMC1CMD_PWM0TZ_GPIO33_VCC3018GA1_REG_DS2)
#define PERI0_SET_EMMC1CMD_PWM0TZ_GPIO33_VCC3018GA1_REG_DS2(x)                        PERI0_SET_REG32_BITS(PERI0_EMMC1CMD_PWM0TZ_GPIO33_VCC3018GA1_REG_DS2,x)
#define PERI0_GET_EMMC1CMD_PWM0TZ_GPIO33_VCC3018GA1_REG_DS3                           PERI0_GET_REG32_BITS(PERI0_EMMC1CMD_PWM0TZ_GPIO33_VCC3018GA1_REG_DS3)
#define PERI0_SET_EMMC1CMD_PWM0TZ_GPIO33_VCC3018GA1_REG_DS3(x)                        PERI0_SET_REG32_BITS(PERI0_EMMC1CMD_PWM0TZ_GPIO33_VCC3018GA1_REG_DS3,x)
#define PERI0_GET_EMMC1CMD_PWM0TZ_GPIO33_VCC3018GA1_REG_PU                            PERI0_GET_REG32_BITS(PERI0_EMMC1CMD_PWM0TZ_GPIO33_VCC3018GA1_REG_PU)
#define PERI0_SET_EMMC1CMD_PWM0TZ_GPIO33_VCC3018GA1_REG_PU(x)                         PERI0_SET_REG32_BITS(PERI0_EMMC1CMD_PWM0TZ_GPIO33_VCC3018GA1_REG_PU,x)
#define PERI0_GET_EMMC1CMD_PWM0TZ_GPIO33_VCC3018GA1_REG_PD                            PERI0_GET_REG32_BITS(PERI0_EMMC1CMD_PWM0TZ_GPIO33_VCC3018GA1_REG_PD)
#define PERI0_SET_EMMC1CMD_PWM0TZ_GPIO33_VCC3018GA1_REG_PD(x)                         PERI0_SET_REG32_BITS(PERI0_EMMC1CMD_PWM0TZ_GPIO33_VCC3018GA1_REG_PD,x)
#define PERI0_GET_EMMC1CMD_PWM0TZ_GPIO33_VCC3018GA1_REG_ST                            PERI0_GET_REG32_BITS(PERI0_EMMC1CMD_PWM0TZ_GPIO33_VCC3018GA1_REG_ST)
#define PERI0_SET_EMMC1CMD_PWM0TZ_GPIO33_VCC3018GA1_REG_ST(x)                         PERI0_SET_REG32_BITS(PERI0_EMMC1CMD_PWM0TZ_GPIO33_VCC3018GA1_REG_ST,x)
#define PERI0_GET_EMMC1D0_PWM0A_GPIO34_VCC3018GA1_REG_PAD_OEX_EN                      PERI0_GET_REG32_BITS(PERI0_EMMC1D0_PWM0A_GPIO34_VCC3018GA1_REG_PAD_OEX_EN)
#define PERI0_SET_EMMC1D0_PWM0A_GPIO34_VCC3018GA1_REG_PAD_OEX_EN(x)                   PERI0_SET_REG32_BITS(PERI0_EMMC1D0_PWM0A_GPIO34_VCC3018GA1_REG_PAD_OEX_EN,x)
#define PERI0_GET_EMMC1D0_PWM0A_GPIO34_VCC3018GA1_REG_PIN_MUX_SEL                     PERI0_GET_REG32_BITS(PERI0_EMMC1D0_PWM0A_GPIO34_VCC3018GA1_REG_PIN_MUX_SEL)
#define PERI0_SET_EMMC1D0_PWM0A_GPIO34_VCC3018GA1_REG_PIN_MUX_SEL(x)                  PERI0_SET_REG32_BITS(PERI0_EMMC1D0_PWM0A_GPIO34_VCC3018GA1_REG_PIN_MUX_SEL,x)
#define PERI0_GET_EMMC1D0_PWM0A_GPIO34_VCC3018GA1_REG_DS0                             PERI0_GET_REG32_BITS(PERI0_EMMC1D0_PWM0A_GPIO34_VCC3018GA1_REG_DS0)
#define PERI0_SET_EMMC1D0_PWM0A_GPIO34_VCC3018GA1_REG_DS0(x)                          PERI0_SET_REG32_BITS(PERI0_EMMC1D0_PWM0A_GPIO34_VCC3018GA1_REG_DS0,x)
#define PERI0_GET_EMMC1D0_PWM0A_GPIO34_VCC3018GA1_REG_DS1                             PERI0_GET_REG32_BITS(PERI0_EMMC1D0_PWM0A_GPIO34_VCC3018GA1_REG_DS1)
#define PERI0_SET_EMMC1D0_PWM0A_GPIO34_VCC3018GA1_REG_DS1(x)                          PERI0_SET_REG32_BITS(PERI0_EMMC1D0_PWM0A_GPIO34_VCC3018GA1_REG_DS1,x)
#define PERI0_GET_EMMC1D0_PWM0A_GPIO34_VCC3018GA1_REG_DS2                             PERI0_GET_REG32_BITS(PERI0_EMMC1D0_PWM0A_GPIO34_VCC3018GA1_REG_DS2)
#define PERI0_SET_EMMC1D0_PWM0A_GPIO34_VCC3018GA1_REG_DS2(x)                          PERI0_SET_REG32_BITS(PERI0_EMMC1D0_PWM0A_GPIO34_VCC3018GA1_REG_DS2,x)
#define PERI0_GET_EMMC1D0_PWM0A_GPIO34_VCC3018GA1_REG_DS3                             PERI0_GET_REG32_BITS(PERI0_EMMC1D0_PWM0A_GPIO34_VCC3018GA1_REG_DS3)
#define PERI0_SET_EMMC1D0_PWM0A_GPIO34_VCC3018GA1_REG_DS3(x)                          PERI0_SET_REG32_BITS(PERI0_EMMC1D0_PWM0A_GPIO34_VCC3018GA1_REG_DS3,x)
#define PERI0_GET_EMMC1D0_PWM0A_GPIO34_VCC3018GA1_REG_PU                              PERI0_GET_REG32_BITS(PERI0_EMMC1D0_PWM0A_GPIO34_VCC3018GA1_REG_PU)
#define PERI0_SET_EMMC1D0_PWM0A_GPIO34_VCC3018GA1_REG_PU(x)                           PERI0_SET_REG32_BITS(PERI0_EMMC1D0_PWM0A_GPIO34_VCC3018GA1_REG_PU,x)
#define PERI0_GET_EMMC1D0_PWM0A_GPIO34_VCC3018GA1_REG_PD                              PERI0_GET_REG32_BITS(PERI0_EMMC1D0_PWM0A_GPIO34_VCC3018GA1_REG_PD)
#define PERI0_SET_EMMC1D0_PWM0A_GPIO34_VCC3018GA1_REG_PD(x)                           PERI0_SET_REG32_BITS(PERI0_EMMC1D0_PWM0A_GPIO34_VCC3018GA1_REG_PD,x)
#define PERI0_GET_EMMC1D0_PWM0A_GPIO34_VCC3018GA1_REG_ST                              PERI0_GET_REG32_BITS(PERI0_EMMC1D0_PWM0A_GPIO34_VCC3018GA1_REG_ST)
#define PERI0_SET_EMMC1D0_PWM0A_GPIO34_VCC3018GA1_REG_ST(x)                           PERI0_SET_REG32_BITS(PERI0_EMMC1D0_PWM0A_GPIO34_VCC3018GA1_REG_ST,x)
#define PERI0_GET_EMMC1D1_PWM0B_GPIO35_VCC3018GA1_REG_PAD_OEX_EN                      PERI0_GET_REG32_BITS(PERI0_EMMC1D1_PWM0B_GPIO35_VCC3018GA1_REG_PAD_OEX_EN)
#define PERI0_SET_EMMC1D1_PWM0B_GPIO35_VCC3018GA1_REG_PAD_OEX_EN(x)                   PERI0_SET_REG32_BITS(PERI0_EMMC1D1_PWM0B_GPIO35_VCC3018GA1_REG_PAD_OEX_EN,x)
#define PERI0_GET_EMMC1D1_PWM0B_GPIO35_VCC3018GA1_REG_PIN_MUX_SEL                     PERI0_GET_REG32_BITS(PERI0_EMMC1D1_PWM0B_GPIO35_VCC3018GA1_REG_PIN_MUX_SEL)
#define PERI0_SET_EMMC1D1_PWM0B_GPIO35_VCC3018GA1_REG_PIN_MUX_SEL(x)                  PERI0_SET_REG32_BITS(PERI0_EMMC1D1_PWM0B_GPIO35_VCC3018GA1_REG_PIN_MUX_SEL,x)
#define PERI0_GET_EMMC1D1_PWM0B_GPIO35_VCC3018GA1_REG_DS0                             PERI0_GET_REG32_BITS(PERI0_EMMC1D1_PWM0B_GPIO35_VCC3018GA1_REG_DS0)
#define PERI0_SET_EMMC1D1_PWM0B_GPIO35_VCC3018GA1_REG_DS0(x)                          PERI0_SET_REG32_BITS(PERI0_EMMC1D1_PWM0B_GPIO35_VCC3018GA1_REG_DS0,x)
#define PERI0_GET_EMMC1D1_PWM0B_GPIO35_VCC3018GA1_REG_DS1                             PERI0_GET_REG32_BITS(PERI0_EMMC1D1_PWM0B_GPIO35_VCC3018GA1_REG_DS1)
#define PERI0_SET_EMMC1D1_PWM0B_GPIO35_VCC3018GA1_REG_DS1(x)                          PERI0_SET_REG32_BITS(PERI0_EMMC1D1_PWM0B_GPIO35_VCC3018GA1_REG_DS1,x)
#define PERI0_GET_EMMC1D1_PWM0B_GPIO35_VCC3018GA1_REG_DS2                             PERI0_GET_REG32_BITS(PERI0_EMMC1D1_PWM0B_GPIO35_VCC3018GA1_REG_DS2)
#define PERI0_SET_EMMC1D1_PWM0B_GPIO35_VCC3018GA1_REG_DS2(x)                          PERI0_SET_REG32_BITS(PERI0_EMMC1D1_PWM0B_GPIO35_VCC3018GA1_REG_DS2,x)
#define PERI0_GET_EMMC1D1_PWM0B_GPIO35_VCC3018GA1_REG_DS3                             PERI0_GET_REG32_BITS(PERI0_EMMC1D1_PWM0B_GPIO35_VCC3018GA1_REG_DS3)
#define PERI0_SET_EMMC1D1_PWM0B_GPIO35_VCC3018GA1_REG_DS3(x)                          PERI0_SET_REG32_BITS(PERI0_EMMC1D1_PWM0B_GPIO35_VCC3018GA1_REG_DS3,x)
#define PERI0_GET_EMMC1D1_PWM0B_GPIO35_VCC3018GA1_REG_PU                              PERI0_GET_REG32_BITS(PERI0_EMMC1D1_PWM0B_GPIO35_VCC3018GA1_REG_PU)
#define PERI0_SET_EMMC1D1_PWM0B_GPIO35_VCC3018GA1_REG_PU(x)                           PERI0_SET_REG32_BITS(PERI0_EMMC1D1_PWM0B_GPIO35_VCC3018GA1_REG_PU,x)
#define PERI0_GET_EMMC1D1_PWM0B_GPIO35_VCC3018GA1_REG_PD                              PERI0_GET_REG32_BITS(PERI0_EMMC1D1_PWM0B_GPIO35_VCC3018GA1_REG_PD)
#define PERI0_SET_EMMC1D1_PWM0B_GPIO35_VCC3018GA1_REG_PD(x)                           PERI0_SET_REG32_BITS(PERI0_EMMC1D1_PWM0B_GPIO35_VCC3018GA1_REG_PD,x)
#define PERI0_GET_EMMC1D1_PWM0B_GPIO35_VCC3018GA1_REG_ST                              PERI0_GET_REG32_BITS(PERI0_EMMC1D1_PWM0B_GPIO35_VCC3018GA1_REG_ST)
#define PERI0_SET_EMMC1D1_PWM0B_GPIO35_VCC3018GA1_REG_ST(x)                           PERI0_SET_REG32_BITS(PERI0_EMMC1D1_PWM0B_GPIO35_VCC3018GA1_REG_ST,x)
#define PERI0_GET_EMMC1D2_MSTSPI1D2_GPIO36_VCC3018GA1_REG_PAD_OEX_EN                  PERI0_GET_REG32_BITS(PERI0_EMMC1D2_MSTSPI1D2_GPIO36_VCC3018GA1_REG_PAD_OEX_EN)
#define PERI0_SET_EMMC1D2_MSTSPI1D2_GPIO36_VCC3018GA1_REG_PAD_OEX_EN(x)               PERI0_SET_REG32_BITS(PERI0_EMMC1D2_MSTSPI1D2_GPIO36_VCC3018GA1_REG_PAD_OEX_EN,x)
#define PERI0_GET_EMMC1D2_MSTSPI1D2_GPIO36_VCC3018GA1_REG_PIN_MUX_SEL                 PERI0_GET_REG32_BITS(PERI0_EMMC1D2_MSTSPI1D2_GPIO36_VCC3018GA1_REG_PIN_MUX_SEL)
#define PERI0_SET_EMMC1D2_MSTSPI1D2_GPIO36_VCC3018GA1_REG_PIN_MUX_SEL(x)              PERI0_SET_REG32_BITS(PERI0_EMMC1D2_MSTSPI1D2_GPIO36_VCC3018GA1_REG_PIN_MUX_SEL,x)
#define PERI0_GET_EMMC1D2_MSTSPI1D2_GPIO36_VCC3018GA1_REG_DS0                         PERI0_GET_REG32_BITS(PERI0_EMMC1D2_MSTSPI1D2_GPIO36_VCC3018GA1_REG_DS0)
#define PERI0_SET_EMMC1D2_MSTSPI1D2_GPIO36_VCC3018GA1_REG_DS0(x)                      PERI0_SET_REG32_BITS(PERI0_EMMC1D2_MSTSPI1D2_GPIO36_VCC3018GA1_REG_DS0,x)
#define PERI0_GET_EMMC1D2_MSTSPI1D2_GPIO36_VCC3018GA1_REG_DS1                         PERI0_GET_REG32_BITS(PERI0_EMMC1D2_MSTSPI1D2_GPIO36_VCC3018GA1_REG_DS1)
#define PERI0_SET_EMMC1D2_MSTSPI1D2_GPIO36_VCC3018GA1_REG_DS1(x)                      PERI0_SET_REG32_BITS(PERI0_EMMC1D2_MSTSPI1D2_GPIO36_VCC3018GA1_REG_DS1,x)
#define PERI0_GET_EMMC1D2_MSTSPI1D2_GPIO36_VCC3018GA1_REG_DS2                         PERI0_GET_REG32_BITS(PERI0_EMMC1D2_MSTSPI1D2_GPIO36_VCC3018GA1_REG_DS2)
#define PERI0_SET_EMMC1D2_MSTSPI1D2_GPIO36_VCC3018GA1_REG_DS2(x)                      PERI0_SET_REG32_BITS(PERI0_EMMC1D2_MSTSPI1D2_GPIO36_VCC3018GA1_REG_DS2,x)
#define PERI0_GET_EMMC1D2_MSTSPI1D2_GPIO36_VCC3018GA1_REG_DS3                         PERI0_GET_REG32_BITS(PERI0_EMMC1D2_MSTSPI1D2_GPIO36_VCC3018GA1_REG_DS3)
#define PERI0_SET_EMMC1D2_MSTSPI1D2_GPIO36_VCC3018GA1_REG_DS3(x)                      PERI0_SET_REG32_BITS(PERI0_EMMC1D2_MSTSPI1D2_GPIO36_VCC3018GA1_REG_DS3,x)
#define PERI0_GET_EMMC1D2_MSTSPI1D2_GPIO36_VCC3018GA1_REG_PU                          PERI0_GET_REG32_BITS(PERI0_EMMC1D2_MSTSPI1D2_GPIO36_VCC3018GA1_REG_PU)
#define PERI0_SET_EMMC1D2_MSTSPI1D2_GPIO36_VCC3018GA1_REG_PU(x)                       PERI0_SET_REG32_BITS(PERI0_EMMC1D2_MSTSPI1D2_GPIO36_VCC3018GA1_REG_PU,x)
#define PERI0_GET_EMMC1D2_MSTSPI1D2_GPIO36_VCC3018GA1_REG_PD                          PERI0_GET_REG32_BITS(PERI0_EMMC1D2_MSTSPI1D2_GPIO36_VCC3018GA1_REG_PD)
#define PERI0_SET_EMMC1D2_MSTSPI1D2_GPIO36_VCC3018GA1_REG_PD(x)                       PERI0_SET_REG32_BITS(PERI0_EMMC1D2_MSTSPI1D2_GPIO36_VCC3018GA1_REG_PD,x)
#define PERI0_GET_EMMC1D2_MSTSPI1D2_GPIO36_VCC3018GA1_REG_ST                          PERI0_GET_REG32_BITS(PERI0_EMMC1D2_MSTSPI1D2_GPIO36_VCC3018GA1_REG_ST)
#define PERI0_SET_EMMC1D2_MSTSPI1D2_GPIO36_VCC3018GA1_REG_ST(x)                       PERI0_SET_REG32_BITS(PERI0_EMMC1D2_MSTSPI1D2_GPIO36_VCC3018GA1_REG_ST,x)
#define PERI0_GET_EMMC1D3_MSTSPI1D3_GPIO37_VCC3018GA1_REG_PAD_OEX_EN                  PERI0_GET_REG32_BITS(PERI0_EMMC1D3_MSTSPI1D3_GPIO37_VCC3018GA1_REG_PAD_OEX_EN)
#define PERI0_SET_EMMC1D3_MSTSPI1D3_GPIO37_VCC3018GA1_REG_PAD_OEX_EN(x)               PERI0_SET_REG32_BITS(PERI0_EMMC1D3_MSTSPI1D3_GPIO37_VCC3018GA1_REG_PAD_OEX_EN,x)
#define PERI0_GET_EMMC1D3_MSTSPI1D3_GPIO37_VCC3018GA1_REG_PIN_MUX_SEL                 PERI0_GET_REG32_BITS(PERI0_EMMC1D3_MSTSPI1D3_GPIO37_VCC3018GA1_REG_PIN_MUX_SEL)
#define PERI0_SET_EMMC1D3_MSTSPI1D3_GPIO37_VCC3018GA1_REG_PIN_MUX_SEL(x)              PERI0_SET_REG32_BITS(PERI0_EMMC1D3_MSTSPI1D3_GPIO37_VCC3018GA1_REG_PIN_MUX_SEL,x)
#define PERI0_GET_EMMC1D3_MSTSPI1D3_GPIO37_VCC3018GA1_REG_DS0                         PERI0_GET_REG32_BITS(PERI0_EMMC1D3_MSTSPI1D3_GPIO37_VCC3018GA1_REG_DS0)
#define PERI0_SET_EMMC1D3_MSTSPI1D3_GPIO37_VCC3018GA1_REG_DS0(x)                      PERI0_SET_REG32_BITS(PERI0_EMMC1D3_MSTSPI1D3_GPIO37_VCC3018GA1_REG_DS0,x)
#define PERI0_GET_EMMC1D3_MSTSPI1D3_GPIO37_VCC3018GA1_REG_DS1                         PERI0_GET_REG32_BITS(PERI0_EMMC1D3_MSTSPI1D3_GPIO37_VCC3018GA1_REG_DS1)
#define PERI0_SET_EMMC1D3_MSTSPI1D3_GPIO37_VCC3018GA1_REG_DS1(x)                      PERI0_SET_REG32_BITS(PERI0_EMMC1D3_MSTSPI1D3_GPIO37_VCC3018GA1_REG_DS1,x)
#define PERI0_GET_EMMC1D3_MSTSPI1D3_GPIO37_VCC3018GA1_REG_DS2                         PERI0_GET_REG32_BITS(PERI0_EMMC1D3_MSTSPI1D3_GPIO37_VCC3018GA1_REG_DS2)
#define PERI0_SET_EMMC1D3_MSTSPI1D3_GPIO37_VCC3018GA1_REG_DS2(x)                      PERI0_SET_REG32_BITS(PERI0_EMMC1D3_MSTSPI1D3_GPIO37_VCC3018GA1_REG_DS2,x)
#define PERI0_GET_EMMC1D3_MSTSPI1D3_GPIO37_VCC3018GA1_REG_DS3                         PERI0_GET_REG32_BITS(PERI0_EMMC1D3_MSTSPI1D3_GPIO37_VCC3018GA1_REG_DS3)
#define PERI0_SET_EMMC1D3_MSTSPI1D3_GPIO37_VCC3018GA1_REG_DS3(x)                      PERI0_SET_REG32_BITS(PERI0_EMMC1D3_MSTSPI1D3_GPIO37_VCC3018GA1_REG_DS3,x)
#define PERI0_GET_EMMC1D3_MSTSPI1D3_GPIO37_VCC3018GA1_REG_PU                          PERI0_GET_REG32_BITS(PERI0_EMMC1D3_MSTSPI1D3_GPIO37_VCC3018GA1_REG_PU)
#define PERI0_SET_EMMC1D3_MSTSPI1D3_GPIO37_VCC3018GA1_REG_PU(x)                       PERI0_SET_REG32_BITS(PERI0_EMMC1D3_MSTSPI1D3_GPIO37_VCC3018GA1_REG_PU,x)
#define PERI0_GET_EMMC1D3_MSTSPI1D3_GPIO37_VCC3018GA1_REG_PD                          PERI0_GET_REG32_BITS(PERI0_EMMC1D3_MSTSPI1D3_GPIO37_VCC3018GA1_REG_PD)
#define PERI0_SET_EMMC1D3_MSTSPI1D3_GPIO37_VCC3018GA1_REG_PD(x)                       PERI0_SET_REG32_BITS(PERI0_EMMC1D3_MSTSPI1D3_GPIO37_VCC3018GA1_REG_PD,x)
#define PERI0_GET_EMMC1D3_MSTSPI1D3_GPIO37_VCC3018GA1_REG_ST                          PERI0_GET_REG32_BITS(PERI0_EMMC1D3_MSTSPI1D3_GPIO37_VCC3018GA1_REG_ST)
#define PERI0_SET_EMMC1D3_MSTSPI1D3_GPIO37_VCC3018GA1_REG_ST(x)                       PERI0_SET_REG32_BITS(PERI0_EMMC1D3_MSTSPI1D3_GPIO37_VCC3018GA1_REG_ST,x)
#define PERI0_GET_EMMC1D4_MSTSPI1CLK_GPIO38_VCC3018GA2_REG_PAD_OEX_EN                 PERI0_GET_REG32_BITS(PERI0_EMMC1D4_MSTSPI1CLK_GPIO38_VCC3018GA2_REG_PAD_OEX_EN)
#define PERI0_SET_EMMC1D4_MSTSPI1CLK_GPIO38_VCC3018GA2_REG_PAD_OEX_EN(x)              PERI0_SET_REG32_BITS(PERI0_EMMC1D4_MSTSPI1CLK_GPIO38_VCC3018GA2_REG_PAD_OEX_EN,x)
#define PERI0_GET_EMMC1D4_MSTSPI1CLK_GPIO38_VCC3018GA2_REG_PIN_MUX_SEL                PERI0_GET_REG32_BITS(PERI0_EMMC1D4_MSTSPI1CLK_GPIO38_VCC3018GA2_REG_PIN_MUX_SEL)
#define PERI0_SET_EMMC1D4_MSTSPI1CLK_GPIO38_VCC3018GA2_REG_PIN_MUX_SEL(x)             PERI0_SET_REG32_BITS(PERI0_EMMC1D4_MSTSPI1CLK_GPIO38_VCC3018GA2_REG_PIN_MUX_SEL,x)
#define PERI0_GET_EMMC1D4_MSTSPI1CLK_GPIO38_VCC3018GA2_REG_DS0                        PERI0_GET_REG32_BITS(PERI0_EMMC1D4_MSTSPI1CLK_GPIO38_VCC3018GA2_REG_DS0)
#define PERI0_SET_EMMC1D4_MSTSPI1CLK_GPIO38_VCC3018GA2_REG_DS0(x)                     PERI0_SET_REG32_BITS(PERI0_EMMC1D4_MSTSPI1CLK_GPIO38_VCC3018GA2_REG_DS0,x)
#define PERI0_GET_EMMC1D4_MSTSPI1CLK_GPIO38_VCC3018GA2_REG_DS1                        PERI0_GET_REG32_BITS(PERI0_EMMC1D4_MSTSPI1CLK_GPIO38_VCC3018GA2_REG_DS1)
#define PERI0_SET_EMMC1D4_MSTSPI1CLK_GPIO38_VCC3018GA2_REG_DS1(x)                     PERI0_SET_REG32_BITS(PERI0_EMMC1D4_MSTSPI1CLK_GPIO38_VCC3018GA2_REG_DS1,x)
#define PERI0_GET_EMMC1D4_MSTSPI1CLK_GPIO38_VCC3018GA2_REG_DS2                        PERI0_GET_REG32_BITS(PERI0_EMMC1D4_MSTSPI1CLK_GPIO38_VCC3018GA2_REG_DS2)
#define PERI0_SET_EMMC1D4_MSTSPI1CLK_GPIO38_VCC3018GA2_REG_DS2(x)                     PERI0_SET_REG32_BITS(PERI0_EMMC1D4_MSTSPI1CLK_GPIO38_VCC3018GA2_REG_DS2,x)
#define PERI0_GET_EMMC1D4_MSTSPI1CLK_GPIO38_VCC3018GA2_REG_DS3                        PERI0_GET_REG32_BITS(PERI0_EMMC1D4_MSTSPI1CLK_GPIO38_VCC3018GA2_REG_DS3)
#define PERI0_SET_EMMC1D4_MSTSPI1CLK_GPIO38_VCC3018GA2_REG_DS3(x)                     PERI0_SET_REG32_BITS(PERI0_EMMC1D4_MSTSPI1CLK_GPIO38_VCC3018GA2_REG_DS3,x)
#define PERI0_GET_EMMC1D4_MSTSPI1CLK_GPIO38_VCC3018GA2_REG_PU                         PERI0_GET_REG32_BITS(PERI0_EMMC1D4_MSTSPI1CLK_GPIO38_VCC3018GA2_REG_PU)
#define PERI0_SET_EMMC1D4_MSTSPI1CLK_GPIO38_VCC3018GA2_REG_PU(x)                      PERI0_SET_REG32_BITS(PERI0_EMMC1D4_MSTSPI1CLK_GPIO38_VCC3018GA2_REG_PU,x)
#define PERI0_GET_EMMC1D4_MSTSPI1CLK_GPIO38_VCC3018GA2_REG_PD                         PERI0_GET_REG32_BITS(PERI0_EMMC1D4_MSTSPI1CLK_GPIO38_VCC3018GA2_REG_PD)
#define PERI0_SET_EMMC1D4_MSTSPI1CLK_GPIO38_VCC3018GA2_REG_PD(x)                      PERI0_SET_REG32_BITS(PERI0_EMMC1D4_MSTSPI1CLK_GPIO38_VCC3018GA2_REG_PD,x)
#define PERI0_GET_EMMC1D4_MSTSPI1CLK_GPIO38_VCC3018GA2_REG_ST                         PERI0_GET_REG32_BITS(PERI0_EMMC1D4_MSTSPI1CLK_GPIO38_VCC3018GA2_REG_ST)
#define PERI0_SET_EMMC1D4_MSTSPI1CLK_GPIO38_VCC3018GA2_REG_ST(x)                      PERI0_SET_REG32_BITS(PERI0_EMMC1D4_MSTSPI1CLK_GPIO38_VCC3018GA2_REG_ST,x)
#define PERI0_GET_EMMC1D5_MSTSPI1CSN_GPIO39_VCC3018GA2_REG_PAD_OEX_EN                 PERI0_GET_REG32_BITS(PERI0_EMMC1D5_MSTSPI1CSN_GPIO39_VCC3018GA2_REG_PAD_OEX_EN)
#define PERI0_SET_EMMC1D5_MSTSPI1CSN_GPIO39_VCC3018GA2_REG_PAD_OEX_EN(x)              PERI0_SET_REG32_BITS(PERI0_EMMC1D5_MSTSPI1CSN_GPIO39_VCC3018GA2_REG_PAD_OEX_EN,x)
#define PERI0_GET_EMMC1D5_MSTSPI1CSN_GPIO39_VCC3018GA2_REG_PIN_MUX_SEL                PERI0_GET_REG32_BITS(PERI0_EMMC1D5_MSTSPI1CSN_GPIO39_VCC3018GA2_REG_PIN_MUX_SEL)
#define PERI0_SET_EMMC1D5_MSTSPI1CSN_GPIO39_VCC3018GA2_REG_PIN_MUX_SEL(x)             PERI0_SET_REG32_BITS(PERI0_EMMC1D5_MSTSPI1CSN_GPIO39_VCC3018GA2_REG_PIN_MUX_SEL,x)
#define PERI0_GET_EMMC1D5_MSTSPI1CSN_GPIO39_VCC3018GA2_REG_DS0                        PERI0_GET_REG32_BITS(PERI0_EMMC1D5_MSTSPI1CSN_GPIO39_VCC3018GA2_REG_DS0)
#define PERI0_SET_EMMC1D5_MSTSPI1CSN_GPIO39_VCC3018GA2_REG_DS0(x)                     PERI0_SET_REG32_BITS(PERI0_EMMC1D5_MSTSPI1CSN_GPIO39_VCC3018GA2_REG_DS0,x)
#define PERI0_GET_EMMC1D5_MSTSPI1CSN_GPIO39_VCC3018GA2_REG_DS1                        PERI0_GET_REG32_BITS(PERI0_EMMC1D5_MSTSPI1CSN_GPIO39_VCC3018GA2_REG_DS1)
#define PERI0_SET_EMMC1D5_MSTSPI1CSN_GPIO39_VCC3018GA2_REG_DS1(x)                     PERI0_SET_REG32_BITS(PERI0_EMMC1D5_MSTSPI1CSN_GPIO39_VCC3018GA2_REG_DS1,x)
#define PERI0_GET_EMMC1D5_MSTSPI1CSN_GPIO39_VCC3018GA2_REG_DS2                        PERI0_GET_REG32_BITS(PERI0_EMMC1D5_MSTSPI1CSN_GPIO39_VCC3018GA2_REG_DS2)
#define PERI0_SET_EMMC1D5_MSTSPI1CSN_GPIO39_VCC3018GA2_REG_DS2(x)                     PERI0_SET_REG32_BITS(PERI0_EMMC1D5_MSTSPI1CSN_GPIO39_VCC3018GA2_REG_DS2,x)
#define PERI0_GET_EMMC1D5_MSTSPI1CSN_GPIO39_VCC3018GA2_REG_DS3                        PERI0_GET_REG32_BITS(PERI0_EMMC1D5_MSTSPI1CSN_GPIO39_VCC3018GA2_REG_DS3)
#define PERI0_SET_EMMC1D5_MSTSPI1CSN_GPIO39_VCC3018GA2_REG_DS3(x)                     PERI0_SET_REG32_BITS(PERI0_EMMC1D5_MSTSPI1CSN_GPIO39_VCC3018GA2_REG_DS3,x)
#define PERI0_GET_EMMC1D5_MSTSPI1CSN_GPIO39_VCC3018GA2_REG_PU                         PERI0_GET_REG32_BITS(PERI0_EMMC1D5_MSTSPI1CSN_GPIO39_VCC3018GA2_REG_PU)
#define PERI0_SET_EMMC1D5_MSTSPI1CSN_GPIO39_VCC3018GA2_REG_PU(x)                      PERI0_SET_REG32_BITS(PERI0_EMMC1D5_MSTSPI1CSN_GPIO39_VCC3018GA2_REG_PU,x)
#define PERI0_GET_EMMC1D5_MSTSPI1CSN_GPIO39_VCC3018GA2_REG_PD                         PERI0_GET_REG32_BITS(PERI0_EMMC1D5_MSTSPI1CSN_GPIO39_VCC3018GA2_REG_PD)
#define PERI0_SET_EMMC1D5_MSTSPI1CSN_GPIO39_VCC3018GA2_REG_PD(x)                      PERI0_SET_REG32_BITS(PERI0_EMMC1D5_MSTSPI1CSN_GPIO39_VCC3018GA2_REG_PD,x)
#define PERI0_GET_EMMC1D5_MSTSPI1CSN_GPIO39_VCC3018GA2_REG_ST                         PERI0_GET_REG32_BITS(PERI0_EMMC1D5_MSTSPI1CSN_GPIO39_VCC3018GA2_REG_ST)
#define PERI0_SET_EMMC1D5_MSTSPI1CSN_GPIO39_VCC3018GA2_REG_ST(x)                      PERI0_SET_REG32_BITS(PERI0_EMMC1D5_MSTSPI1CSN_GPIO39_VCC3018GA2_REG_ST,x)
#define PERI0_GET_EMMC1D6_MSTSPI1D0_GPIO40_VCC3018GA2_REG_PAD_OEX_EN                  PERI0_GET_REG32_BITS(PERI0_EMMC1D6_MSTSPI1D0_GPIO40_VCC3018GA2_REG_PAD_OEX_EN)
#define PERI0_SET_EMMC1D6_MSTSPI1D0_GPIO40_VCC3018GA2_REG_PAD_OEX_EN(x)               PERI0_SET_REG32_BITS(PERI0_EMMC1D6_MSTSPI1D0_GPIO40_VCC3018GA2_REG_PAD_OEX_EN,x)
#define PERI0_GET_EMMC1D6_MSTSPI1D0_GPIO40_VCC3018GA2_REG_PIN_MUX_SEL                 PERI0_GET_REG32_BITS(PERI0_EMMC1D6_MSTSPI1D0_GPIO40_VCC3018GA2_REG_PIN_MUX_SEL)
#define PERI0_SET_EMMC1D6_MSTSPI1D0_GPIO40_VCC3018GA2_REG_PIN_MUX_SEL(x)              PERI0_SET_REG32_BITS(PERI0_EMMC1D6_MSTSPI1D0_GPIO40_VCC3018GA2_REG_PIN_MUX_SEL,x)
#define PERI0_GET_EMMC1D6_MSTSPI1D0_GPIO40_VCC3018GA2_REG_DS0                         PERI0_GET_REG32_BITS(PERI0_EMMC1D6_MSTSPI1D0_GPIO40_VCC3018GA2_REG_DS0)
#define PERI0_SET_EMMC1D6_MSTSPI1D0_GPIO40_VCC3018GA2_REG_DS0(x)                      PERI0_SET_REG32_BITS(PERI0_EMMC1D6_MSTSPI1D0_GPIO40_VCC3018GA2_REG_DS0,x)
#define PERI0_GET_EMMC1D6_MSTSPI1D0_GPIO40_VCC3018GA2_REG_DS1                         PERI0_GET_REG32_BITS(PERI0_EMMC1D6_MSTSPI1D0_GPIO40_VCC3018GA2_REG_DS1)
#define PERI0_SET_EMMC1D6_MSTSPI1D0_GPIO40_VCC3018GA2_REG_DS1(x)                      PERI0_SET_REG32_BITS(PERI0_EMMC1D6_MSTSPI1D0_GPIO40_VCC3018GA2_REG_DS1,x)
#define PERI0_GET_EMMC1D6_MSTSPI1D0_GPIO40_VCC3018GA2_REG_DS2                         PERI0_GET_REG32_BITS(PERI0_EMMC1D6_MSTSPI1D0_GPIO40_VCC3018GA2_REG_DS2)
#define PERI0_SET_EMMC1D6_MSTSPI1D0_GPIO40_VCC3018GA2_REG_DS2(x)                      PERI0_SET_REG32_BITS(PERI0_EMMC1D6_MSTSPI1D0_GPIO40_VCC3018GA2_REG_DS2,x)
#define PERI0_GET_EMMC1D6_MSTSPI1D0_GPIO40_VCC3018GA2_REG_DS3                         PERI0_GET_REG32_BITS(PERI0_EMMC1D6_MSTSPI1D0_GPIO40_VCC3018GA2_REG_DS3)
#define PERI0_SET_EMMC1D6_MSTSPI1D0_GPIO40_VCC3018GA2_REG_DS3(x)                      PERI0_SET_REG32_BITS(PERI0_EMMC1D6_MSTSPI1D0_GPIO40_VCC3018GA2_REG_DS3,x)
#define PERI0_GET_EMMC1D6_MSTSPI1D0_GPIO40_VCC3018GA2_REG_PU                          PERI0_GET_REG32_BITS(PERI0_EMMC1D6_MSTSPI1D0_GPIO40_VCC3018GA2_REG_PU)
#define PERI0_SET_EMMC1D6_MSTSPI1D0_GPIO40_VCC3018GA2_REG_PU(x)                       PERI0_SET_REG32_BITS(PERI0_EMMC1D6_MSTSPI1D0_GPIO40_VCC3018GA2_REG_PU,x)
#define PERI0_GET_EMMC1D6_MSTSPI1D0_GPIO40_VCC3018GA2_REG_PD                          PERI0_GET_REG32_BITS(PERI0_EMMC1D6_MSTSPI1D0_GPIO40_VCC3018GA2_REG_PD)
#define PERI0_SET_EMMC1D6_MSTSPI1D0_GPIO40_VCC3018GA2_REG_PD(x)                       PERI0_SET_REG32_BITS(PERI0_EMMC1D6_MSTSPI1D0_GPIO40_VCC3018GA2_REG_PD,x)
#define PERI0_GET_EMMC1D6_MSTSPI1D0_GPIO40_VCC3018GA2_REG_ST                          PERI0_GET_REG32_BITS(PERI0_EMMC1D6_MSTSPI1D0_GPIO40_VCC3018GA2_REG_ST)
#define PERI0_SET_EMMC1D6_MSTSPI1D0_GPIO40_VCC3018GA2_REG_ST(x)                       PERI0_SET_REG32_BITS(PERI0_EMMC1D6_MSTSPI1D0_GPIO40_VCC3018GA2_REG_ST,x)
#define PERI0_GET_EMMC1D7_MSTSPI1D1_GPIO41_VCC3018GA2_REG_PAD_OEX_EN                  PERI0_GET_REG32_BITS(PERI0_EMMC1D7_MSTSPI1D1_GPIO41_VCC3018GA2_REG_PAD_OEX_EN)
#define PERI0_SET_EMMC1D7_MSTSPI1D1_GPIO41_VCC3018GA2_REG_PAD_OEX_EN(x)               PERI0_SET_REG32_BITS(PERI0_EMMC1D7_MSTSPI1D1_GPIO41_VCC3018GA2_REG_PAD_OEX_EN,x)
#define PERI0_GET_EMMC1D7_MSTSPI1D1_GPIO41_VCC3018GA2_REG_PIN_MUX_SEL                 PERI0_GET_REG32_BITS(PERI0_EMMC1D7_MSTSPI1D1_GPIO41_VCC3018GA2_REG_PIN_MUX_SEL)
#define PERI0_SET_EMMC1D7_MSTSPI1D1_GPIO41_VCC3018GA2_REG_PIN_MUX_SEL(x)              PERI0_SET_REG32_BITS(PERI0_EMMC1D7_MSTSPI1D1_GPIO41_VCC3018GA2_REG_PIN_MUX_SEL,x)
#define PERI0_GET_EMMC1D7_MSTSPI1D1_GPIO41_VCC3018GA2_REG_DS0                         PERI0_GET_REG32_BITS(PERI0_EMMC1D7_MSTSPI1D1_GPIO41_VCC3018GA2_REG_DS0)
#define PERI0_SET_EMMC1D7_MSTSPI1D1_GPIO41_VCC3018GA2_REG_DS0(x)                      PERI0_SET_REG32_BITS(PERI0_EMMC1D7_MSTSPI1D1_GPIO41_VCC3018GA2_REG_DS0,x)
#define PERI0_GET_EMMC1D7_MSTSPI1D1_GPIO41_VCC3018GA2_REG_DS1                         PERI0_GET_REG32_BITS(PERI0_EMMC1D7_MSTSPI1D1_GPIO41_VCC3018GA2_REG_DS1)
#define PERI0_SET_EMMC1D7_MSTSPI1D1_GPIO41_VCC3018GA2_REG_DS1(x)                      PERI0_SET_REG32_BITS(PERI0_EMMC1D7_MSTSPI1D1_GPIO41_VCC3018GA2_REG_DS1,x)
#define PERI0_GET_EMMC1D7_MSTSPI1D1_GPIO41_VCC3018GA2_REG_DS2                         PERI0_GET_REG32_BITS(PERI0_EMMC1D7_MSTSPI1D1_GPIO41_VCC3018GA2_REG_DS2)
#define PERI0_SET_EMMC1D7_MSTSPI1D1_GPIO41_VCC3018GA2_REG_DS2(x)                      PERI0_SET_REG32_BITS(PERI0_EMMC1D7_MSTSPI1D1_GPIO41_VCC3018GA2_REG_DS2,x)
#define PERI0_GET_EMMC1D7_MSTSPI1D1_GPIO41_VCC3018GA2_REG_DS3                         PERI0_GET_REG32_BITS(PERI0_EMMC1D7_MSTSPI1D1_GPIO41_VCC3018GA2_REG_DS3)
#define PERI0_SET_EMMC1D7_MSTSPI1D1_GPIO41_VCC3018GA2_REG_DS3(x)                      PERI0_SET_REG32_BITS(PERI0_EMMC1D7_MSTSPI1D1_GPIO41_VCC3018GA2_REG_DS3,x)
#define PERI0_GET_EMMC1D7_MSTSPI1D1_GPIO41_VCC3018GA2_REG_PU                          PERI0_GET_REG32_BITS(PERI0_EMMC1D7_MSTSPI1D1_GPIO41_VCC3018GA2_REG_PU)
#define PERI0_SET_EMMC1D7_MSTSPI1D1_GPIO41_VCC3018GA2_REG_PU(x)                       PERI0_SET_REG32_BITS(PERI0_EMMC1D7_MSTSPI1D1_GPIO41_VCC3018GA2_REG_PU,x)
#define PERI0_GET_EMMC1D7_MSTSPI1D1_GPIO41_VCC3018GA2_REG_PD                          PERI0_GET_REG32_BITS(PERI0_EMMC1D7_MSTSPI1D1_GPIO41_VCC3018GA2_REG_PD)
#define PERI0_SET_EMMC1D7_MSTSPI1D1_GPIO41_VCC3018GA2_REG_PD(x)                       PERI0_SET_REG32_BITS(PERI0_EMMC1D7_MSTSPI1D1_GPIO41_VCC3018GA2_REG_PD,x)
#define PERI0_GET_EMMC1D7_MSTSPI1D1_GPIO41_VCC3018GA2_REG_ST                          PERI0_GET_REG32_BITS(PERI0_EMMC1D7_MSTSPI1D1_GPIO41_VCC3018GA2_REG_ST)
#define PERI0_SET_EMMC1D7_MSTSPI1D1_GPIO41_VCC3018GA2_REG_ST(x)                       PERI0_SET_REG32_BITS(PERI0_EMMC1D7_MSTSPI1D1_GPIO41_VCC3018GA2_REG_ST,x)
#define PERI0_GET_EMMC1PWREN_SDIO2PWREN_I2C5SCL_GPIO42_VCC3018GA2_REG_PAD_OEX_EN      PERI0_GET_REG32_BITS(PERI0_EMMC1PWREN_SDIO2PWREN_I2C5SCL_GPIO42_VCC3018GA2_REG_PAD_OEX_EN)
#define PERI0_SET_EMMC1PWREN_SDIO2PWREN_I2C5SCL_GPIO42_VCC3018GA2_REG_PAD_OEX_EN(x)   PERI0_SET_REG32_BITS(PERI0_EMMC1PWREN_SDIO2PWREN_I2C5SCL_GPIO42_VCC3018GA2_REG_PAD_OEX_EN,x)
#define PERI0_GET_EMMC1PWREN_SDIO2PWREN_I2C5SCL_GPIO42_VCC3018GA2_REG_PIN_MUX_SEL     PERI0_GET_REG32_BITS(PERI0_EMMC1PWREN_SDIO2PWREN_I2C5SCL_GPIO42_VCC3018GA2_REG_PIN_MUX_SEL)
#define PERI0_SET_EMMC1PWREN_SDIO2PWREN_I2C5SCL_GPIO42_VCC3018GA2_REG_PIN_MUX_SEL(x)  PERI0_SET_REG32_BITS(PERI0_EMMC1PWREN_SDIO2PWREN_I2C5SCL_GPIO42_VCC3018GA2_REG_PIN_MUX_SEL,x)
#define PERI0_GET_EMMC1PWREN_SDIO2PWREN_I2C5SCL_GPIO42_VCC3018GA2_REG_DS0             PERI0_GET_REG32_BITS(PERI0_EMMC1PWREN_SDIO2PWREN_I2C5SCL_GPIO42_VCC3018GA2_REG_DS0)
#define PERI0_SET_EMMC1PWREN_SDIO2PWREN_I2C5SCL_GPIO42_VCC3018GA2_REG_DS0(x)          PERI0_SET_REG32_BITS(PERI0_EMMC1PWREN_SDIO2PWREN_I2C5SCL_GPIO42_VCC3018GA2_REG_DS0,x)
#define PERI0_GET_EMMC1PWREN_SDIO2PWREN_I2C5SCL_GPIO42_VCC3018GA2_REG_DS1             PERI0_GET_REG32_BITS(PERI0_EMMC1PWREN_SDIO2PWREN_I2C5SCL_GPIO42_VCC3018GA2_REG_DS1)
#define PERI0_SET_EMMC1PWREN_SDIO2PWREN_I2C5SCL_GPIO42_VCC3018GA2_REG_DS1(x)          PERI0_SET_REG32_BITS(PERI0_EMMC1PWREN_SDIO2PWREN_I2C5SCL_GPIO42_VCC3018GA2_REG_DS1,x)
#define PERI0_GET_EMMC1PWREN_SDIO2PWREN_I2C5SCL_GPIO42_VCC3018GA2_REG_DS2             PERI0_GET_REG32_BITS(PERI0_EMMC1PWREN_SDIO2PWREN_I2C5SCL_GPIO42_VCC3018GA2_REG_DS2)
#define PERI0_SET_EMMC1PWREN_SDIO2PWREN_I2C5SCL_GPIO42_VCC3018GA2_REG_DS2(x)          PERI0_SET_REG32_BITS(PERI0_EMMC1PWREN_SDIO2PWREN_I2C5SCL_GPIO42_VCC3018GA2_REG_DS2,x)
#define PERI0_GET_EMMC1PWREN_SDIO2PWREN_I2C5SCL_GPIO42_VCC3018GA2_REG_DS3             PERI0_GET_REG32_BITS(PERI0_EMMC1PWREN_SDIO2PWREN_I2C5SCL_GPIO42_VCC3018GA2_REG_DS3)
#define PERI0_SET_EMMC1PWREN_SDIO2PWREN_I2C5SCL_GPIO42_VCC3018GA2_REG_DS3(x)          PERI0_SET_REG32_BITS(PERI0_EMMC1PWREN_SDIO2PWREN_I2C5SCL_GPIO42_VCC3018GA2_REG_DS3,x)
#define PERI0_GET_EMMC1PWREN_SDIO2PWREN_I2C5SCL_GPIO42_VCC3018GA2_REG_PU              PERI0_GET_REG32_BITS(PERI0_EMMC1PWREN_SDIO2PWREN_I2C5SCL_GPIO42_VCC3018GA2_REG_PU)
#define PERI0_SET_EMMC1PWREN_SDIO2PWREN_I2C5SCL_GPIO42_VCC3018GA2_REG_PU(x)           PERI0_SET_REG32_BITS(PERI0_EMMC1PWREN_SDIO2PWREN_I2C5SCL_GPIO42_VCC3018GA2_REG_PU,x)
#define PERI0_GET_EMMC1PWREN_SDIO2PWREN_I2C5SCL_GPIO42_VCC3018GA2_REG_PD              PERI0_GET_REG32_BITS(PERI0_EMMC1PWREN_SDIO2PWREN_I2C5SCL_GPIO42_VCC3018GA2_REG_PD)
#define PERI0_SET_EMMC1PWREN_SDIO2PWREN_I2C5SCL_GPIO42_VCC3018GA2_REG_PD(x)           PERI0_SET_REG32_BITS(PERI0_EMMC1PWREN_SDIO2PWREN_I2C5SCL_GPIO42_VCC3018GA2_REG_PD,x)
#define PERI0_GET_EMMC1PWREN_SDIO2PWREN_I2C5SCL_GPIO42_VCC3018GA2_REG_ST              PERI0_GET_REG32_BITS(PERI0_EMMC1PWREN_SDIO2PWREN_I2C5SCL_GPIO42_VCC3018GA2_REG_ST)
#define PERI0_SET_EMMC1PWREN_SDIO2PWREN_I2C5SCL_GPIO42_VCC3018GA2_REG_ST(x)           PERI0_SET_REG32_BITS(PERI0_EMMC1PWREN_SDIO2PWREN_I2C5SCL_GPIO42_VCC3018GA2_REG_ST,x)
#define PERI0_GET_EMMC1RSTN_SDIO2RSTN_I2C5SDA_GPIO43_VCC3018GA2_REG_PAD_OEX_EN        PERI0_GET_REG32_BITS(PERI0_EMMC1RSTN_SDIO2RSTN_I2C5SDA_GPIO43_VCC3018GA2_REG_PAD_OEX_EN)
#define PERI0_SET_EMMC1RSTN_SDIO2RSTN_I2C5SDA_GPIO43_VCC3018GA2_REG_PAD_OEX_EN(x)     PERI0_SET_REG32_BITS(PERI0_EMMC1RSTN_SDIO2RSTN_I2C5SDA_GPIO43_VCC3018GA2_REG_PAD_OEX_EN,x)
#define PERI0_GET_EMMC1RSTN_SDIO2RSTN_I2C5SDA_GPIO43_VCC3018GA2_REG_PIN_MUX_SEL       PERI0_GET_REG32_BITS(PERI0_EMMC1RSTN_SDIO2RSTN_I2C5SDA_GPIO43_VCC3018GA2_REG_PIN_MUX_SEL)
#define PERI0_SET_EMMC1RSTN_SDIO2RSTN_I2C5SDA_GPIO43_VCC3018GA2_REG_PIN_MUX_SEL(x)    PERI0_SET_REG32_BITS(PERI0_EMMC1RSTN_SDIO2RSTN_I2C5SDA_GPIO43_VCC3018GA2_REG_PIN_MUX_SEL,x)
#define PERI0_GET_EMMC1RSTN_SDIO2RSTN_I2C5SDA_GPIO43_VCC3018GA2_REG_DS0               PERI0_GET_REG32_BITS(PERI0_EMMC1RSTN_SDIO2RSTN_I2C5SDA_GPIO43_VCC3018GA2_REG_DS0)
#define PERI0_SET_EMMC1RSTN_SDIO2RSTN_I2C5SDA_GPIO43_VCC3018GA2_REG_DS0(x)            PERI0_SET_REG32_BITS(PERI0_EMMC1RSTN_SDIO2RSTN_I2C5SDA_GPIO43_VCC3018GA2_REG_DS0,x)
#define PERI0_GET_EMMC1RSTN_SDIO2RSTN_I2C5SDA_GPIO43_VCC3018GA2_REG_DS1               PERI0_GET_REG32_BITS(PERI0_EMMC1RSTN_SDIO2RSTN_I2C5SDA_GPIO43_VCC3018GA2_REG_DS1)
#define PERI0_SET_EMMC1RSTN_SDIO2RSTN_I2C5SDA_GPIO43_VCC3018GA2_REG_DS1(x)            PERI0_SET_REG32_BITS(PERI0_EMMC1RSTN_SDIO2RSTN_I2C5SDA_GPIO43_VCC3018GA2_REG_DS1,x)
#define PERI0_GET_EMMC1RSTN_SDIO2RSTN_I2C5SDA_GPIO43_VCC3018GA2_REG_DS2               PERI0_GET_REG32_BITS(PERI0_EMMC1RSTN_SDIO2RSTN_I2C5SDA_GPIO43_VCC3018GA2_REG_DS2)
#define PERI0_SET_EMMC1RSTN_SDIO2RSTN_I2C5SDA_GPIO43_VCC3018GA2_REG_DS2(x)            PERI0_SET_REG32_BITS(PERI0_EMMC1RSTN_SDIO2RSTN_I2C5SDA_GPIO43_VCC3018GA2_REG_DS2,x)
#define PERI0_GET_EMMC1RSTN_SDIO2RSTN_I2C5SDA_GPIO43_VCC3018GA2_REG_DS3               PERI0_GET_REG32_BITS(PERI0_EMMC1RSTN_SDIO2RSTN_I2C5SDA_GPIO43_VCC3018GA2_REG_DS3)
#define PERI0_SET_EMMC1RSTN_SDIO2RSTN_I2C5SDA_GPIO43_VCC3018GA2_REG_DS3(x)            PERI0_SET_REG32_BITS(PERI0_EMMC1RSTN_SDIO2RSTN_I2C5SDA_GPIO43_VCC3018GA2_REG_DS3,x)
#define PERI0_GET_EMMC1RSTN_SDIO2RSTN_I2C5SDA_GPIO43_VCC3018GA2_REG_PU                PERI0_GET_REG32_BITS(PERI0_EMMC1RSTN_SDIO2RSTN_I2C5SDA_GPIO43_VCC3018GA2_REG_PU)
#define PERI0_SET_EMMC1RSTN_SDIO2RSTN_I2C5SDA_GPIO43_VCC3018GA2_REG_PU(x)             PERI0_SET_REG32_BITS(PERI0_EMMC1RSTN_SDIO2RSTN_I2C5SDA_GPIO43_VCC3018GA2_REG_PU,x)
#define PERI0_GET_EMMC1RSTN_SDIO2RSTN_I2C5SDA_GPIO43_VCC3018GA2_REG_PD                PERI0_GET_REG32_BITS(PERI0_EMMC1RSTN_SDIO2RSTN_I2C5SDA_GPIO43_VCC3018GA2_REG_PD)
#define PERI0_SET_EMMC1RSTN_SDIO2RSTN_I2C5SDA_GPIO43_VCC3018GA2_REG_PD(x)             PERI0_SET_REG32_BITS(PERI0_EMMC1RSTN_SDIO2RSTN_I2C5SDA_GPIO43_VCC3018GA2_REG_PD,x)
#define PERI0_GET_EMMC1RSTN_SDIO2RSTN_I2C5SDA_GPIO43_VCC3018GA2_REG_ST                PERI0_GET_REG32_BITS(PERI0_EMMC1RSTN_SDIO2RSTN_I2C5SDA_GPIO43_VCC3018GA2_REG_ST)
#define PERI0_SET_EMMC1RSTN_SDIO2RSTN_I2C5SDA_GPIO43_VCC3018GA2_REG_ST(x)             PERI0_SET_REG32_BITS(PERI0_EMMC1RSTN_SDIO2RSTN_I2C5SDA_GPIO43_VCC3018GA2_REG_ST,x)
#define PERI0_GET_SDIO2CLK_UART3RTS_GPIO44_VCC3018GA3_REG_PAD_OEX_EN                  PERI0_GET_REG32_BITS(PERI0_SDIO2CLK_UART3RTS_GPIO44_VCC3018GA3_REG_PAD_OEX_EN)
#define PERI0_SET_SDIO2CLK_UART3RTS_GPIO44_VCC3018GA3_REG_PAD_OEX_EN(x)               PERI0_SET_REG32_BITS(PERI0_SDIO2CLK_UART3RTS_GPIO44_VCC3018GA3_REG_PAD_OEX_EN,x)
#define PERI0_GET_SDIO2CLK_UART3RTS_GPIO44_VCC3018GA3_REG_PIN_MUX_SEL                 PERI0_GET_REG32_BITS(PERI0_SDIO2CLK_UART3RTS_GPIO44_VCC3018GA3_REG_PIN_MUX_SEL)
#define PERI0_SET_SDIO2CLK_UART3RTS_GPIO44_VCC3018GA3_REG_PIN_MUX_SEL(x)              PERI0_SET_REG32_BITS(PERI0_SDIO2CLK_UART3RTS_GPIO44_VCC3018GA3_REG_PIN_MUX_SEL,x)
#define PERI0_GET_SDIO2CLK_UART3RTS_GPIO44_VCC3018GA3_REG_DS0                         PERI0_GET_REG32_BITS(PERI0_SDIO2CLK_UART3RTS_GPIO44_VCC3018GA3_REG_DS0)
#define PERI0_SET_SDIO2CLK_UART3RTS_GPIO44_VCC3018GA3_REG_DS0(x)                      PERI0_SET_REG32_BITS(PERI0_SDIO2CLK_UART3RTS_GPIO44_VCC3018GA3_REG_DS0,x)
#define PERI0_GET_SDIO2CLK_UART3RTS_GPIO44_VCC3018GA3_REG_DS1                         PERI0_GET_REG32_BITS(PERI0_SDIO2CLK_UART3RTS_GPIO44_VCC3018GA3_REG_DS1)
#define PERI0_SET_SDIO2CLK_UART3RTS_GPIO44_VCC3018GA3_REG_DS1(x)                      PERI0_SET_REG32_BITS(PERI0_SDIO2CLK_UART3RTS_GPIO44_VCC3018GA3_REG_DS1,x)
#define PERI0_GET_SDIO2CLK_UART3RTS_GPIO44_VCC3018GA3_REG_DS2                         PERI0_GET_REG32_BITS(PERI0_SDIO2CLK_UART3RTS_GPIO44_VCC3018GA3_REG_DS2)
#define PERI0_SET_SDIO2CLK_UART3RTS_GPIO44_VCC3018GA3_REG_DS2(x)                      PERI0_SET_REG32_BITS(PERI0_SDIO2CLK_UART3RTS_GPIO44_VCC3018GA3_REG_DS2,x)
#define PERI0_GET_SDIO2CLK_UART3RTS_GPIO44_VCC3018GA3_REG_DS3                         PERI0_GET_REG32_BITS(PERI0_SDIO2CLK_UART3RTS_GPIO44_VCC3018GA3_REG_DS3)
#define PERI0_SET_SDIO2CLK_UART3RTS_GPIO44_VCC3018GA3_REG_DS3(x)                      PERI0_SET_REG32_BITS(PERI0_SDIO2CLK_UART3RTS_GPIO44_VCC3018GA3_REG_DS3,x)
#define PERI0_GET_SDIO2CLK_UART3RTS_GPIO44_VCC3018GA3_REG_PU                          PERI0_GET_REG32_BITS(PERI0_SDIO2CLK_UART3RTS_GPIO44_VCC3018GA3_REG_PU)
#define PERI0_SET_SDIO2CLK_UART3RTS_GPIO44_VCC3018GA3_REG_PU(x)                       PERI0_SET_REG32_BITS(PERI0_SDIO2CLK_UART3RTS_GPIO44_VCC3018GA3_REG_PU,x)
#define PERI0_GET_SDIO2CLK_UART3RTS_GPIO44_VCC3018GA3_REG_PD                          PERI0_GET_REG32_BITS(PERI0_SDIO2CLK_UART3RTS_GPIO44_VCC3018GA3_REG_PD)
#define PERI0_SET_SDIO2CLK_UART3RTS_GPIO44_VCC3018GA3_REG_PD(x)                       PERI0_SET_REG32_BITS(PERI0_SDIO2CLK_UART3RTS_GPIO44_VCC3018GA3_REG_PD,x)
#define PERI0_GET_SDIO2CLK_UART3RTS_GPIO44_VCC3018GA3_REG_ST                          PERI0_GET_REG32_BITS(PERI0_SDIO2CLK_UART3RTS_GPIO44_VCC3018GA3_REG_ST)
#define PERI0_SET_SDIO2CLK_UART3RTS_GPIO44_VCC3018GA3_REG_ST(x)                       PERI0_SET_REG32_BITS(PERI0_SDIO2CLK_UART3RTS_GPIO44_VCC3018GA3_REG_ST,x)
#define PERI0_GET_SDIO2CMD_UART3CTS_GPIO45_VCC3018GA3_REG_PAD_OEX_EN                  PERI0_GET_REG32_BITS(PERI0_SDIO2CMD_UART3CTS_GPIO45_VCC3018GA3_REG_PAD_OEX_EN)
#define PERI0_SET_SDIO2CMD_UART3CTS_GPIO45_VCC3018GA3_REG_PAD_OEX_EN(x)               PERI0_SET_REG32_BITS(PERI0_SDIO2CMD_UART3CTS_GPIO45_VCC3018GA3_REG_PAD_OEX_EN,x)
#define PERI0_GET_SDIO2CMD_UART3CTS_GPIO45_VCC3018GA3_REG_PIN_MUX_SEL                 PERI0_GET_REG32_BITS(PERI0_SDIO2CMD_UART3CTS_GPIO45_VCC3018GA3_REG_PIN_MUX_SEL)
#define PERI0_SET_SDIO2CMD_UART3CTS_GPIO45_VCC3018GA3_REG_PIN_MUX_SEL(x)              PERI0_SET_REG32_BITS(PERI0_SDIO2CMD_UART3CTS_GPIO45_VCC3018GA3_REG_PIN_MUX_SEL,x)
#define PERI0_GET_SDIO2CMD_UART3CTS_GPIO45_VCC3018GA3_REG_DS0                         PERI0_GET_REG32_BITS(PERI0_SDIO2CMD_UART3CTS_GPIO45_VCC3018GA3_REG_DS0)
#define PERI0_SET_SDIO2CMD_UART3CTS_GPIO45_VCC3018GA3_REG_DS0(x)                      PERI0_SET_REG32_BITS(PERI0_SDIO2CMD_UART3CTS_GPIO45_VCC3018GA3_REG_DS0,x)
#define PERI0_GET_SDIO2CMD_UART3CTS_GPIO45_VCC3018GA3_REG_DS1                         PERI0_GET_REG32_BITS(PERI0_SDIO2CMD_UART3CTS_GPIO45_VCC3018GA3_REG_DS1)
#define PERI0_SET_SDIO2CMD_UART3CTS_GPIO45_VCC3018GA3_REG_DS1(x)                      PERI0_SET_REG32_BITS(PERI0_SDIO2CMD_UART3CTS_GPIO45_VCC3018GA3_REG_DS1,x)
#define PERI0_GET_SDIO2CMD_UART3CTS_GPIO45_VCC3018GA3_REG_DS2                         PERI0_GET_REG32_BITS(PERI0_SDIO2CMD_UART3CTS_GPIO45_VCC3018GA3_REG_DS2)
#define PERI0_SET_SDIO2CMD_UART3CTS_GPIO45_VCC3018GA3_REG_DS2(x)                      PERI0_SET_REG32_BITS(PERI0_SDIO2CMD_UART3CTS_GPIO45_VCC3018GA3_REG_DS2,x)
#define PERI0_GET_SDIO2CMD_UART3CTS_GPIO45_VCC3018GA3_REG_DS3                         PERI0_GET_REG32_BITS(PERI0_SDIO2CMD_UART3CTS_GPIO45_VCC3018GA3_REG_DS3)
#define PERI0_SET_SDIO2CMD_UART3CTS_GPIO45_VCC3018GA3_REG_DS3(x)                      PERI0_SET_REG32_BITS(PERI0_SDIO2CMD_UART3CTS_GPIO45_VCC3018GA3_REG_DS3,x)
#define PERI0_GET_SDIO2CMD_UART3CTS_GPIO45_VCC3018GA3_REG_PU                          PERI0_GET_REG32_BITS(PERI0_SDIO2CMD_UART3CTS_GPIO45_VCC3018GA3_REG_PU)
#define PERI0_SET_SDIO2CMD_UART3CTS_GPIO45_VCC3018GA3_REG_PU(x)                       PERI0_SET_REG32_BITS(PERI0_SDIO2CMD_UART3CTS_GPIO45_VCC3018GA3_REG_PU,x)
#define PERI0_GET_SDIO2CMD_UART3CTS_GPIO45_VCC3018GA3_REG_PD                          PERI0_GET_REG32_BITS(PERI0_SDIO2CMD_UART3CTS_GPIO45_VCC3018GA3_REG_PD)
#define PERI0_SET_SDIO2CMD_UART3CTS_GPIO45_VCC3018GA3_REG_PD(x)                       PERI0_SET_REG32_BITS(PERI0_SDIO2CMD_UART3CTS_GPIO45_VCC3018GA3_REG_PD,x)
#define PERI0_GET_SDIO2CMD_UART3CTS_GPIO45_VCC3018GA3_REG_ST                          PERI0_GET_REG32_BITS(PERI0_SDIO2CMD_UART3CTS_GPIO45_VCC3018GA3_REG_ST)
#define PERI0_SET_SDIO2CMD_UART3CTS_GPIO45_VCC3018GA3_REG_ST(x)                       PERI0_SET_REG32_BITS(PERI0_SDIO2CMD_UART3CTS_GPIO45_VCC3018GA3_REG_ST,x)
#define PERI0_GET_SDIO2D0_GPIO46_VCC3018GA3_REG_PAD_OEX_EN                            PERI0_GET_REG32_BITS(PERI0_SDIO2D0_GPIO46_VCC3018GA3_REG_PAD_OEX_EN)
#define PERI0_SET_SDIO2D0_GPIO46_VCC3018GA3_REG_PAD_OEX_EN(x)                         PERI0_SET_REG32_BITS(PERI0_SDIO2D0_GPIO46_VCC3018GA3_REG_PAD_OEX_EN,x)
#define PERI0_GET_SDIO2D0_GPIO46_VCC3018GA3_REG_PIN_MUX_SEL                           PERI0_GET_REG32_BITS(PERI0_SDIO2D0_GPIO46_VCC3018GA3_REG_PIN_MUX_SEL)
#define PERI0_SET_SDIO2D0_GPIO46_VCC3018GA3_REG_PIN_MUX_SEL(x)                        PERI0_SET_REG32_BITS(PERI0_SDIO2D0_GPIO46_VCC3018GA3_REG_PIN_MUX_SEL,x)
#define PERI0_GET_SDIO2D0_GPIO46_VCC3018GA3_REG_DS0                                   PERI0_GET_REG32_BITS(PERI0_SDIO2D0_GPIO46_VCC3018GA3_REG_DS0)
#define PERI0_SET_SDIO2D0_GPIO46_VCC3018GA3_REG_DS0(x)                                PERI0_SET_REG32_BITS(PERI0_SDIO2D0_GPIO46_VCC3018GA3_REG_DS0,x)
#define PERI0_GET_SDIO2D0_GPIO46_VCC3018GA3_REG_DS1                                   PERI0_GET_REG32_BITS(PERI0_SDIO2D0_GPIO46_VCC3018GA3_REG_DS1)
#define PERI0_SET_SDIO2D0_GPIO46_VCC3018GA3_REG_DS1(x)                                PERI0_SET_REG32_BITS(PERI0_SDIO2D0_GPIO46_VCC3018GA3_REG_DS1,x)
#define PERI0_GET_SDIO2D0_GPIO46_VCC3018GA3_REG_DS2                                   PERI0_GET_REG32_BITS(PERI0_SDIO2D0_GPIO46_VCC3018GA3_REG_DS2)
#define PERI0_SET_SDIO2D0_GPIO46_VCC3018GA3_REG_DS2(x)                                PERI0_SET_REG32_BITS(PERI0_SDIO2D0_GPIO46_VCC3018GA3_REG_DS2,x)
#define PERI0_GET_SDIO2D0_GPIO46_VCC3018GA3_REG_DS3                                   PERI0_GET_REG32_BITS(PERI0_SDIO2D0_GPIO46_VCC3018GA3_REG_DS3)
#define PERI0_SET_SDIO2D0_GPIO46_VCC3018GA3_REG_DS3(x)                                PERI0_SET_REG32_BITS(PERI0_SDIO2D0_GPIO46_VCC3018GA3_REG_DS3,x)
#define PERI0_GET_SDIO2D0_GPIO46_VCC3018GA3_REG_PU                                    PERI0_GET_REG32_BITS(PERI0_SDIO2D0_GPIO46_VCC3018GA3_REG_PU)
#define PERI0_SET_SDIO2D0_GPIO46_VCC3018GA3_REG_PU(x)                                 PERI0_SET_REG32_BITS(PERI0_SDIO2D0_GPIO46_VCC3018GA3_REG_PU,x)
#define PERI0_GET_SDIO2D0_GPIO46_VCC3018GA3_REG_PD                                    PERI0_GET_REG32_BITS(PERI0_SDIO2D0_GPIO46_VCC3018GA3_REG_PD)
#define PERI0_SET_SDIO2D0_GPIO46_VCC3018GA3_REG_PD(x)                                 PERI0_SET_REG32_BITS(PERI0_SDIO2D0_GPIO46_VCC3018GA3_REG_PD,x)
#define PERI0_GET_SDIO2D0_GPIO46_VCC3018GA3_REG_ST                                    PERI0_GET_REG32_BITS(PERI0_SDIO2D0_GPIO46_VCC3018GA3_REG_ST)
#define PERI0_SET_SDIO2D0_GPIO46_VCC3018GA3_REG_ST(x)                                 PERI0_SET_REG32_BITS(PERI0_SDIO2D0_GPIO46_VCC3018GA3_REG_ST,x)
#define PERI0_GET_SDIO2D1_GPIO47_VCC3018GA3_REG_PAD_OEX_EN                            PERI0_GET_REG32_BITS(PERI0_SDIO2D1_GPIO47_VCC3018GA3_REG_PAD_OEX_EN)
#define PERI0_SET_SDIO2D1_GPIO47_VCC3018GA3_REG_PAD_OEX_EN(x)                         PERI0_SET_REG32_BITS(PERI0_SDIO2D1_GPIO47_VCC3018GA3_REG_PAD_OEX_EN,x)
#define PERI0_GET_SDIO2D1_GPIO47_VCC3018GA3_REG_PIN_MUX_SEL                           PERI0_GET_REG32_BITS(PERI0_SDIO2D1_GPIO47_VCC3018GA3_REG_PIN_MUX_SEL)
#define PERI0_SET_SDIO2D1_GPIO47_VCC3018GA3_REG_PIN_MUX_SEL(x)                        PERI0_SET_REG32_BITS(PERI0_SDIO2D1_GPIO47_VCC3018GA3_REG_PIN_MUX_SEL,x)
#define PERI0_GET_SDIO2D1_GPIO47_VCC3018GA3_REG_DS0                                   PERI0_GET_REG32_BITS(PERI0_SDIO2D1_GPIO47_VCC3018GA3_REG_DS0)
#define PERI0_SET_SDIO2D1_GPIO47_VCC3018GA3_REG_DS0(x)                                PERI0_SET_REG32_BITS(PERI0_SDIO2D1_GPIO47_VCC3018GA3_REG_DS0,x)
#define PERI0_GET_SDIO2D1_GPIO47_VCC3018GA3_REG_DS1                                   PERI0_GET_REG32_BITS(PERI0_SDIO2D1_GPIO47_VCC3018GA3_REG_DS1)
#define PERI0_SET_SDIO2D1_GPIO47_VCC3018GA3_REG_DS1(x)                                PERI0_SET_REG32_BITS(PERI0_SDIO2D1_GPIO47_VCC3018GA3_REG_DS1,x)
#define PERI0_GET_SDIO2D1_GPIO47_VCC3018GA3_REG_DS2                                   PERI0_GET_REG32_BITS(PERI0_SDIO2D1_GPIO47_VCC3018GA3_REG_DS2)
#define PERI0_SET_SDIO2D1_GPIO47_VCC3018GA3_REG_DS2(x)                                PERI0_SET_REG32_BITS(PERI0_SDIO2D1_GPIO47_VCC3018GA3_REG_DS2,x)
#define PERI0_GET_SDIO2D1_GPIO47_VCC3018GA3_REG_DS3                                   PERI0_GET_REG32_BITS(PERI0_SDIO2D1_GPIO47_VCC3018GA3_REG_DS3)
#define PERI0_SET_SDIO2D1_GPIO47_VCC3018GA3_REG_DS3(x)                                PERI0_SET_REG32_BITS(PERI0_SDIO2D1_GPIO47_VCC3018GA3_REG_DS3,x)
#define PERI0_GET_SDIO2D1_GPIO47_VCC3018GA3_REG_PU                                    PERI0_GET_REG32_BITS(PERI0_SDIO2D1_GPIO47_VCC3018GA3_REG_PU)
#define PERI0_SET_SDIO2D1_GPIO47_VCC3018GA3_REG_PU(x)                                 PERI0_SET_REG32_BITS(PERI0_SDIO2D1_GPIO47_VCC3018GA3_REG_PU,x)
#define PERI0_GET_SDIO2D1_GPIO47_VCC3018GA3_REG_PD                                    PERI0_GET_REG32_BITS(PERI0_SDIO2D1_GPIO47_VCC3018GA3_REG_PD)
#define PERI0_SET_SDIO2D1_GPIO47_VCC3018GA3_REG_PD(x)                                 PERI0_SET_REG32_BITS(PERI0_SDIO2D1_GPIO47_VCC3018GA3_REG_PD,x)
#define PERI0_GET_SDIO2D1_GPIO47_VCC3018GA3_REG_ST                                    PERI0_GET_REG32_BITS(PERI0_SDIO2D1_GPIO47_VCC3018GA3_REG_ST)
#define PERI0_SET_SDIO2D1_GPIO47_VCC3018GA3_REG_ST(x)                                 PERI0_SET_REG32_BITS(PERI0_SDIO2D1_GPIO47_VCC3018GA3_REG_ST,x)
#define PERI0_GET_SDIO2D2_UART3TX_GPIO48_VCC3018GA3_REG_PAD_OEX_EN                    PERI0_GET_REG32_BITS(PERI0_SDIO2D2_UART3TX_GPIO48_VCC3018GA3_REG_PAD_OEX_EN)
#define PERI0_SET_SDIO2D2_UART3TX_GPIO48_VCC3018GA3_REG_PAD_OEX_EN(x)                 PERI0_SET_REG32_BITS(PERI0_SDIO2D2_UART3TX_GPIO48_VCC3018GA3_REG_PAD_OEX_EN,x)
#define PERI0_GET_SDIO2D2_UART3TX_GPIO48_VCC3018GA3_REG_PIN_MUX_SEL                   PERI0_GET_REG32_BITS(PERI0_SDIO2D2_UART3TX_GPIO48_VCC3018GA3_REG_PIN_MUX_SEL)
#define PERI0_SET_SDIO2D2_UART3TX_GPIO48_VCC3018GA3_REG_PIN_MUX_SEL(x)                PERI0_SET_REG32_BITS(PERI0_SDIO2D2_UART3TX_GPIO48_VCC3018GA3_REG_PIN_MUX_SEL,x)
#define PERI0_GET_SDIO2D2_UART3TX_GPIO48_VCC3018GA3_REG_DS0                           PERI0_GET_REG32_BITS(PERI0_SDIO2D2_UART3TX_GPIO48_VCC3018GA3_REG_DS0)
#define PERI0_SET_SDIO2D2_UART3TX_GPIO48_VCC3018GA3_REG_DS0(x)                        PERI0_SET_REG32_BITS(PERI0_SDIO2D2_UART3TX_GPIO48_VCC3018GA3_REG_DS0,x)
#define PERI0_GET_SDIO2D2_UART3TX_GPIO48_VCC3018GA3_REG_DS1                           PERI0_GET_REG32_BITS(PERI0_SDIO2D2_UART3TX_GPIO48_VCC3018GA3_REG_DS1)
#define PERI0_SET_SDIO2D2_UART3TX_GPIO48_VCC3018GA3_REG_DS1(x)                        PERI0_SET_REG32_BITS(PERI0_SDIO2D2_UART3TX_GPIO48_VCC3018GA3_REG_DS1,x)
#define PERI0_GET_SDIO2D2_UART3TX_GPIO48_VCC3018GA3_REG_DS2                           PERI0_GET_REG32_BITS(PERI0_SDIO2D2_UART3TX_GPIO48_VCC3018GA3_REG_DS2)
#define PERI0_SET_SDIO2D2_UART3TX_GPIO48_VCC3018GA3_REG_DS2(x)                        PERI0_SET_REG32_BITS(PERI0_SDIO2D2_UART3TX_GPIO48_VCC3018GA3_REG_DS2,x)
#define PERI0_GET_SDIO2D2_UART3TX_GPIO48_VCC3018GA3_REG_DS3                           PERI0_GET_REG32_BITS(PERI0_SDIO2D2_UART3TX_GPIO48_VCC3018GA3_REG_DS3)
#define PERI0_SET_SDIO2D2_UART3TX_GPIO48_VCC3018GA3_REG_DS3(x)                        PERI0_SET_REG32_BITS(PERI0_SDIO2D2_UART3TX_GPIO48_VCC3018GA3_REG_DS3,x)
#define PERI0_GET_SDIO2D2_UART3TX_GPIO48_VCC3018GA3_REG_PU                            PERI0_GET_REG32_BITS(PERI0_SDIO2D2_UART3TX_GPIO48_VCC3018GA3_REG_PU)
#define PERI0_SET_SDIO2D2_UART3TX_GPIO48_VCC3018GA3_REG_PU(x)                         PERI0_SET_REG32_BITS(PERI0_SDIO2D2_UART3TX_GPIO48_VCC3018GA3_REG_PU,x)
#define PERI0_GET_SDIO2D2_UART3TX_GPIO48_VCC3018GA3_REG_PD                            PERI0_GET_REG32_BITS(PERI0_SDIO2D2_UART3TX_GPIO48_VCC3018GA3_REG_PD)
#define PERI0_SET_SDIO2D2_UART3TX_GPIO48_VCC3018GA3_REG_PD(x)                         PERI0_SET_REG32_BITS(PERI0_SDIO2D2_UART3TX_GPIO48_VCC3018GA3_REG_PD,x)
#define PERI0_GET_SDIO2D2_UART3TX_GPIO48_VCC3018GA3_REG_ST                            PERI0_GET_REG32_BITS(PERI0_SDIO2D2_UART3TX_GPIO48_VCC3018GA3_REG_ST)
#define PERI0_SET_SDIO2D2_UART3TX_GPIO48_VCC3018GA3_REG_ST(x)                         PERI0_SET_REG32_BITS(PERI0_SDIO2D2_UART3TX_GPIO48_VCC3018GA3_REG_ST,x)
#define PERI0_GET_SDIO2D3_UART3RX_GPIO49_VCC3018GA3_REG_PAD_OEX_EN                    PERI0_GET_REG32_BITS(PERI0_SDIO2D3_UART3RX_GPIO49_VCC3018GA3_REG_PAD_OEX_EN)
#define PERI0_SET_SDIO2D3_UART3RX_GPIO49_VCC3018GA3_REG_PAD_OEX_EN(x)                 PERI0_SET_REG32_BITS(PERI0_SDIO2D3_UART3RX_GPIO49_VCC3018GA3_REG_PAD_OEX_EN,x)
#define PERI0_GET_SDIO2D3_UART3RX_GPIO49_VCC3018GA3_REG_PIN_MUX_SEL                   PERI0_GET_REG32_BITS(PERI0_SDIO2D3_UART3RX_GPIO49_VCC3018GA3_REG_PIN_MUX_SEL)
#define PERI0_SET_SDIO2D3_UART3RX_GPIO49_VCC3018GA3_REG_PIN_MUX_SEL(x)                PERI0_SET_REG32_BITS(PERI0_SDIO2D3_UART3RX_GPIO49_VCC3018GA3_REG_PIN_MUX_SEL,x)
#define PERI0_GET_SDIO2D3_UART3RX_GPIO49_VCC3018GA3_REG_DS0                           PERI0_GET_REG32_BITS(PERI0_SDIO2D3_UART3RX_GPIO49_VCC3018GA3_REG_DS0)
#define PERI0_SET_SDIO2D3_UART3RX_GPIO49_VCC3018GA3_REG_DS0(x)                        PERI0_SET_REG32_BITS(PERI0_SDIO2D3_UART3RX_GPIO49_VCC3018GA3_REG_DS0,x)
#define PERI0_GET_SDIO2D3_UART3RX_GPIO49_VCC3018GA3_REG_DS1                           PERI0_GET_REG32_BITS(PERI0_SDIO2D3_UART3RX_GPIO49_VCC3018GA3_REG_DS1)
#define PERI0_SET_SDIO2D3_UART3RX_GPIO49_VCC3018GA3_REG_DS1(x)                        PERI0_SET_REG32_BITS(PERI0_SDIO2D3_UART3RX_GPIO49_VCC3018GA3_REG_DS1,x)
#define PERI0_GET_SDIO2D3_UART3RX_GPIO49_VCC3018GA3_REG_DS2                           PERI0_GET_REG32_BITS(PERI0_SDIO2D3_UART3RX_GPIO49_VCC3018GA3_REG_DS2)
#define PERI0_SET_SDIO2D3_UART3RX_GPIO49_VCC3018GA3_REG_DS2(x)                        PERI0_SET_REG32_BITS(PERI0_SDIO2D3_UART3RX_GPIO49_VCC3018GA3_REG_DS2,x)
#define PERI0_GET_SDIO2D3_UART3RX_GPIO49_VCC3018GA3_REG_DS3                           PERI0_GET_REG32_BITS(PERI0_SDIO2D3_UART3RX_GPIO49_VCC3018GA3_REG_DS3)
#define PERI0_SET_SDIO2D3_UART3RX_GPIO49_VCC3018GA3_REG_DS3(x)                        PERI0_SET_REG32_BITS(PERI0_SDIO2D3_UART3RX_GPIO49_VCC3018GA3_REG_DS3,x)
#define PERI0_GET_SDIO2D3_UART3RX_GPIO49_VCC3018GA3_REG_PU                            PERI0_GET_REG32_BITS(PERI0_SDIO2D3_UART3RX_GPIO49_VCC3018GA3_REG_PU)
#define PERI0_SET_SDIO2D3_UART3RX_GPIO49_VCC3018GA3_REG_PU(x)                         PERI0_SET_REG32_BITS(PERI0_SDIO2D3_UART3RX_GPIO49_VCC3018GA3_REG_PU,x)
#define PERI0_GET_SDIO2D3_UART3RX_GPIO49_VCC3018GA3_REG_PD                            PERI0_GET_REG32_BITS(PERI0_SDIO2D3_UART3RX_GPIO49_VCC3018GA3_REG_PD)
#define PERI0_SET_SDIO2D3_UART3RX_GPIO49_VCC3018GA3_REG_PD(x)                         PERI0_SET_REG32_BITS(PERI0_SDIO2D3_UART3RX_GPIO49_VCC3018GA3_REG_PD,x)
#define PERI0_GET_SDIO2D3_UART3RX_GPIO49_VCC3018GA3_REG_ST                            PERI0_GET_REG32_BITS(PERI0_SDIO2D3_UART3RX_GPIO49_VCC3018GA3_REG_ST)
#define PERI0_SET_SDIO2D3_UART3RX_GPIO49_VCC3018GA3_REG_ST(x)                         PERI0_SET_REG32_BITS(PERI0_SDIO2D3_UART3RX_GPIO49_VCC3018GA3_REG_ST,x)
#define PERI0_GET_I2C2SCL_GPIO50_VCC3318GB1_REG_PAD_OEX_EN                            PERI0_GET_REG32_BITS(PERI0_I2C2SCL_GPIO50_VCC3318GB1_REG_PAD_OEX_EN)
#define PERI0_SET_I2C2SCL_GPIO50_VCC3318GB1_REG_PAD_OEX_EN(x)                         PERI0_SET_REG32_BITS(PERI0_I2C2SCL_GPIO50_VCC3318GB1_REG_PAD_OEX_EN,x)
#define PERI0_GET_I2C2SCL_GPIO50_VCC3318GB1_REG_PIN_MUX_SEL                           PERI0_GET_REG32_BITS(PERI0_I2C2SCL_GPIO50_VCC3318GB1_REG_PIN_MUX_SEL)
#define PERI0_SET_I2C2SCL_GPIO50_VCC3318GB1_REG_PIN_MUX_SEL(x)                        PERI0_SET_REG32_BITS(PERI0_I2C2SCL_GPIO50_VCC3318GB1_REG_PIN_MUX_SEL,x)
#define PERI0_GET_I2C2SCL_GPIO50_VCC3318GB1_REG_DS0                                   PERI0_GET_REG32_BITS(PERI0_I2C2SCL_GPIO50_VCC3318GB1_REG_DS0)
#define PERI0_SET_I2C2SCL_GPIO50_VCC3318GB1_REG_DS0(x)                                PERI0_SET_REG32_BITS(PERI0_I2C2SCL_GPIO50_VCC3318GB1_REG_DS0,x)
#define PERI0_GET_I2C2SCL_GPIO50_VCC3318GB1_REG_DS1                                   PERI0_GET_REG32_BITS(PERI0_I2C2SCL_GPIO50_VCC3318GB1_REG_DS1)
#define PERI0_SET_I2C2SCL_GPIO50_VCC3318GB1_REG_DS1(x)                                PERI0_SET_REG32_BITS(PERI0_I2C2SCL_GPIO50_VCC3318GB1_REG_DS1,x)
#define PERI0_GET_I2C2SCL_GPIO50_VCC3318GB1_REG_DS2                                   PERI0_GET_REG32_BITS(PERI0_I2C2SCL_GPIO50_VCC3318GB1_REG_DS2)
#define PERI0_SET_I2C2SCL_GPIO50_VCC3318GB1_REG_DS2(x)                                PERI0_SET_REG32_BITS(PERI0_I2C2SCL_GPIO50_VCC3318GB1_REG_DS2,x)
#define PERI0_GET_I2C2SCL_GPIO50_VCC3318GB1_REG_DS3                                   PERI0_GET_REG32_BITS(PERI0_I2C2SCL_GPIO50_VCC3318GB1_REG_DS3)
#define PERI0_SET_I2C2SCL_GPIO50_VCC3318GB1_REG_DS3(x)                                PERI0_SET_REG32_BITS(PERI0_I2C2SCL_GPIO50_VCC3318GB1_REG_DS3,x)
#define PERI0_GET_I2C2SCL_GPIO50_VCC3318GB1_REG_PU                                    PERI0_GET_REG32_BITS(PERI0_I2C2SCL_GPIO50_VCC3318GB1_REG_PU)
#define PERI0_SET_I2C2SCL_GPIO50_VCC3318GB1_REG_PU(x)                                 PERI0_SET_REG32_BITS(PERI0_I2C2SCL_GPIO50_VCC3318GB1_REG_PU,x)
#define PERI0_GET_I2C2SCL_GPIO50_VCC3318GB1_REG_PD                                    PERI0_GET_REG32_BITS(PERI0_I2C2SCL_GPIO50_VCC3318GB1_REG_PD)
#define PERI0_SET_I2C2SCL_GPIO50_VCC3318GB1_REG_PD(x)                                 PERI0_SET_REG32_BITS(PERI0_I2C2SCL_GPIO50_VCC3318GB1_REG_PD,x)
#define PERI0_GET_I2C2SCL_GPIO50_VCC3318GB1_REG_ST                                    PERI0_GET_REG32_BITS(PERI0_I2C2SCL_GPIO50_VCC3318GB1_REG_ST)
#define PERI0_SET_I2C2SCL_GPIO50_VCC3318GB1_REG_ST(x)                                 PERI0_SET_REG32_BITS(PERI0_I2C2SCL_GPIO50_VCC3318GB1_REG_ST,x)
#define PERI0_GET_I2C2SDA_GPIO51_VCC3318GB1_REG_PAD_OEX_EN                            PERI0_GET_REG32_BITS(PERI0_I2C2SDA_GPIO51_VCC3318GB1_REG_PAD_OEX_EN)
#define PERI0_SET_I2C2SDA_GPIO51_VCC3318GB1_REG_PAD_OEX_EN(x)                         PERI0_SET_REG32_BITS(PERI0_I2C2SDA_GPIO51_VCC3318GB1_REG_PAD_OEX_EN,x)
#define PERI0_GET_I2C2SDA_GPIO51_VCC3318GB1_REG_PIN_MUX_SEL                           PERI0_GET_REG32_BITS(PERI0_I2C2SDA_GPIO51_VCC3318GB1_REG_PIN_MUX_SEL)
#define PERI0_SET_I2C2SDA_GPIO51_VCC3318GB1_REG_PIN_MUX_SEL(x)                        PERI0_SET_REG32_BITS(PERI0_I2C2SDA_GPIO51_VCC3318GB1_REG_PIN_MUX_SEL,x)
#define PERI0_GET_I2C2SDA_GPIO51_VCC3318GB1_REG_DS0                                   PERI0_GET_REG32_BITS(PERI0_I2C2SDA_GPIO51_VCC3318GB1_REG_DS0)
#define PERI0_SET_I2C2SDA_GPIO51_VCC3318GB1_REG_DS0(x)                                PERI0_SET_REG32_BITS(PERI0_I2C2SDA_GPIO51_VCC3318GB1_REG_DS0,x)
#define PERI0_GET_I2C2SDA_GPIO51_VCC3318GB1_REG_DS1                                   PERI0_GET_REG32_BITS(PERI0_I2C2SDA_GPIO51_VCC3318GB1_REG_DS1)
#define PERI0_SET_I2C2SDA_GPIO51_VCC3318GB1_REG_DS1(x)                                PERI0_SET_REG32_BITS(PERI0_I2C2SDA_GPIO51_VCC3318GB1_REG_DS1,x)
#define PERI0_GET_I2C2SDA_GPIO51_VCC3318GB1_REG_DS2                                   PERI0_GET_REG32_BITS(PERI0_I2C2SDA_GPIO51_VCC3318GB1_REG_DS2)
#define PERI0_SET_I2C2SDA_GPIO51_VCC3318GB1_REG_DS2(x)                                PERI0_SET_REG32_BITS(PERI0_I2C2SDA_GPIO51_VCC3318GB1_REG_DS2,x)
#define PERI0_GET_I2C2SDA_GPIO51_VCC3318GB1_REG_DS3                                   PERI0_GET_REG32_BITS(PERI0_I2C2SDA_GPIO51_VCC3318GB1_REG_DS3)
#define PERI0_SET_I2C2SDA_GPIO51_VCC3318GB1_REG_DS3(x)                                PERI0_SET_REG32_BITS(PERI0_I2C2SDA_GPIO51_VCC3318GB1_REG_DS3,x)
#define PERI0_GET_I2C2SDA_GPIO51_VCC3318GB1_REG_PU                                    PERI0_GET_REG32_BITS(PERI0_I2C2SDA_GPIO51_VCC3318GB1_REG_PU)
#define PERI0_SET_I2C2SDA_GPIO51_VCC3318GB1_REG_PU(x)                                 PERI0_SET_REG32_BITS(PERI0_I2C2SDA_GPIO51_VCC3318GB1_REG_PU,x)
#define PERI0_GET_I2C2SDA_GPIO51_VCC3318GB1_REG_PD                                    PERI0_GET_REG32_BITS(PERI0_I2C2SDA_GPIO51_VCC3318GB1_REG_PD)
#define PERI0_SET_I2C2SDA_GPIO51_VCC3318GB1_REG_PD(x)                                 PERI0_SET_REG32_BITS(PERI0_I2C2SDA_GPIO51_VCC3318GB1_REG_PD,x)
#define PERI0_GET_I2C2SDA_GPIO51_VCC3318GB1_REG_ST                                    PERI0_GET_REG32_BITS(PERI0_I2C2SDA_GPIO51_VCC3318GB1_REG_ST)
#define PERI0_SET_I2C2SDA_GPIO51_VCC3318GB1_REG_ST(x)                                 PERI0_SET_REG32_BITS(PERI0_I2C2SDA_GPIO51_VCC3318GB1_REG_ST,x)
#define PERI0_GET_I2C3SCL_GPIO52_VCC3318GB1_REG_PAD_OEX_EN                            PERI0_GET_REG32_BITS(PERI0_I2C3SCL_GPIO52_VCC3318GB1_REG_PAD_OEX_EN)
#define PERI0_SET_I2C3SCL_GPIO52_VCC3318GB1_REG_PAD_OEX_EN(x)                         PERI0_SET_REG32_BITS(PERI0_I2C3SCL_GPIO52_VCC3318GB1_REG_PAD_OEX_EN,x)
#define PERI0_GET_I2C3SCL_GPIO52_VCC3318GB1_REG_PIN_MUX_SEL                           PERI0_GET_REG32_BITS(PERI0_I2C3SCL_GPIO52_VCC3318GB1_REG_PIN_MUX_SEL)
#define PERI0_SET_I2C3SCL_GPIO52_VCC3318GB1_REG_PIN_MUX_SEL(x)                        PERI0_SET_REG32_BITS(PERI0_I2C3SCL_GPIO52_VCC3318GB1_REG_PIN_MUX_SEL,x)
#define PERI0_GET_I2C3SCL_GPIO52_VCC3318GB1_REG_DS0                                   PERI0_GET_REG32_BITS(PERI0_I2C3SCL_GPIO52_VCC3318GB1_REG_DS0)
#define PERI0_SET_I2C3SCL_GPIO52_VCC3318GB1_REG_DS0(x)                                PERI0_SET_REG32_BITS(PERI0_I2C3SCL_GPIO52_VCC3318GB1_REG_DS0,x)
#define PERI0_GET_I2C3SCL_GPIO52_VCC3318GB1_REG_DS1                                   PERI0_GET_REG32_BITS(PERI0_I2C3SCL_GPIO52_VCC3318GB1_REG_DS1)
#define PERI0_SET_I2C3SCL_GPIO52_VCC3318GB1_REG_DS1(x)                                PERI0_SET_REG32_BITS(PERI0_I2C3SCL_GPIO52_VCC3318GB1_REG_DS1,x)
#define PERI0_GET_I2C3SCL_GPIO52_VCC3318GB1_REG_DS2                                   PERI0_GET_REG32_BITS(PERI0_I2C3SCL_GPIO52_VCC3318GB1_REG_DS2)
#define PERI0_SET_I2C3SCL_GPIO52_VCC3318GB1_REG_DS2(x)                                PERI0_SET_REG32_BITS(PERI0_I2C3SCL_GPIO52_VCC3318GB1_REG_DS2,x)
#define PERI0_GET_I2C3SCL_GPIO52_VCC3318GB1_REG_DS3                                   PERI0_GET_REG32_BITS(PERI0_I2C3SCL_GPIO52_VCC3318GB1_REG_DS3)
#define PERI0_SET_I2C3SCL_GPIO52_VCC3318GB1_REG_DS3(x)                                PERI0_SET_REG32_BITS(PERI0_I2C3SCL_GPIO52_VCC3318GB1_REG_DS3,x)
#define PERI0_GET_I2C3SCL_GPIO52_VCC3318GB1_REG_PU                                    PERI0_GET_REG32_BITS(PERI0_I2C3SCL_GPIO52_VCC3318GB1_REG_PU)
#define PERI0_SET_I2C3SCL_GPIO52_VCC3318GB1_REG_PU(x)                                 PERI0_SET_REG32_BITS(PERI0_I2C3SCL_GPIO52_VCC3318GB1_REG_PU,x)
#define PERI0_GET_I2C3SCL_GPIO52_VCC3318GB1_REG_PD                                    PERI0_GET_REG32_BITS(PERI0_I2C3SCL_GPIO52_VCC3318GB1_REG_PD)
#define PERI0_SET_I2C3SCL_GPIO52_VCC3318GB1_REG_PD(x)                                 PERI0_SET_REG32_BITS(PERI0_I2C3SCL_GPIO52_VCC3318GB1_REG_PD,x)
#define PERI0_GET_I2C3SCL_GPIO52_VCC3318GB1_REG_ST                                    PERI0_GET_REG32_BITS(PERI0_I2C3SCL_GPIO52_VCC3318GB1_REG_ST)
#define PERI0_SET_I2C3SCL_GPIO52_VCC3318GB1_REG_ST(x)                                 PERI0_SET_REG32_BITS(PERI0_I2C3SCL_GPIO52_VCC3318GB1_REG_ST,x)
#define PERI0_GET_I2C3SDA_GPIO53_VCC3318GB1_REG_PAD_OEX_EN                            PERI0_GET_REG32_BITS(PERI0_I2C3SDA_GPIO53_VCC3318GB1_REG_PAD_OEX_EN)
#define PERI0_SET_I2C3SDA_GPIO53_VCC3318GB1_REG_PAD_OEX_EN(x)                         PERI0_SET_REG32_BITS(PERI0_I2C3SDA_GPIO53_VCC3318GB1_REG_PAD_OEX_EN,x)
#define PERI0_GET_I2C3SDA_GPIO53_VCC3318GB1_REG_PIN_MUX_SEL                           PERI0_GET_REG32_BITS(PERI0_I2C3SDA_GPIO53_VCC3318GB1_REG_PIN_MUX_SEL)
#define PERI0_SET_I2C3SDA_GPIO53_VCC3318GB1_REG_PIN_MUX_SEL(x)                        PERI0_SET_REG32_BITS(PERI0_I2C3SDA_GPIO53_VCC3318GB1_REG_PIN_MUX_SEL,x)
#define PERI0_GET_I2C3SDA_GPIO53_VCC3318GB1_REG_DS0                                   PERI0_GET_REG32_BITS(PERI0_I2C3SDA_GPIO53_VCC3318GB1_REG_DS0)
#define PERI0_SET_I2C3SDA_GPIO53_VCC3318GB1_REG_DS0(x)                                PERI0_SET_REG32_BITS(PERI0_I2C3SDA_GPIO53_VCC3318GB1_REG_DS0,x)
#define PERI0_GET_I2C3SDA_GPIO53_VCC3318GB1_REG_DS1                                   PERI0_GET_REG32_BITS(PERI0_I2C3SDA_GPIO53_VCC3318GB1_REG_DS1)
#define PERI0_SET_I2C3SDA_GPIO53_VCC3318GB1_REG_DS1(x)                                PERI0_SET_REG32_BITS(PERI0_I2C3SDA_GPIO53_VCC3318GB1_REG_DS1,x)
#define PERI0_GET_I2C3SDA_GPIO53_VCC3318GB1_REG_DS2                                   PERI0_GET_REG32_BITS(PERI0_I2C3SDA_GPIO53_VCC3318GB1_REG_DS2)
#define PERI0_SET_I2C3SDA_GPIO53_VCC3318GB1_REG_DS2(x)                                PERI0_SET_REG32_BITS(PERI0_I2C3SDA_GPIO53_VCC3318GB1_REG_DS2,x)
#define PERI0_GET_I2C3SDA_GPIO53_VCC3318GB1_REG_DS3                                   PERI0_GET_REG32_BITS(PERI0_I2C3SDA_GPIO53_VCC3318GB1_REG_DS3)
#define PERI0_SET_I2C3SDA_GPIO53_VCC3318GB1_REG_DS3(x)                                PERI0_SET_REG32_BITS(PERI0_I2C3SDA_GPIO53_VCC3318GB1_REG_DS3,x)
#define PERI0_GET_I2C3SDA_GPIO53_VCC3318GB1_REG_PU                                    PERI0_GET_REG32_BITS(PERI0_I2C3SDA_GPIO53_VCC3318GB1_REG_PU)
#define PERI0_SET_I2C3SDA_GPIO53_VCC3318GB1_REG_PU(x)                                 PERI0_SET_REG32_BITS(PERI0_I2C3SDA_GPIO53_VCC3318GB1_REG_PU,x)
#define PERI0_GET_I2C3SDA_GPIO53_VCC3318GB1_REG_PD                                    PERI0_GET_REG32_BITS(PERI0_I2C3SDA_GPIO53_VCC3318GB1_REG_PD)
#define PERI0_SET_I2C3SDA_GPIO53_VCC3318GB1_REG_PD(x)                                 PERI0_SET_REG32_BITS(PERI0_I2C3SDA_GPIO53_VCC3318GB1_REG_PD,x)
#define PERI0_GET_I2C3SDA_GPIO53_VCC3318GB1_REG_ST                                    PERI0_GET_REG32_BITS(PERI0_I2C3SDA_GPIO53_VCC3318GB1_REG_ST)
#define PERI0_SET_I2C3SDA_GPIO53_VCC3318GB1_REG_ST(x)                                 PERI0_SET_REG32_BITS(PERI0_I2C3SDA_GPIO53_VCC3318GB1_REG_ST,x)
#define PERI0_GET_UART1TX_GPIO54_VCC3318GB2_REG_PAD_OEX_EN                            PERI0_GET_REG32_BITS(PERI0_UART1TX_GPIO54_VCC3318GB2_REG_PAD_OEX_EN)
#define PERI0_SET_UART1TX_GPIO54_VCC3318GB2_REG_PAD_OEX_EN(x)                         PERI0_SET_REG32_BITS(PERI0_UART1TX_GPIO54_VCC3318GB2_REG_PAD_OEX_EN,x)
#define PERI0_GET_UART1TX_GPIO54_VCC3318GB2_REG_PIN_MUX_SEL                           PERI0_GET_REG32_BITS(PERI0_UART1TX_GPIO54_VCC3318GB2_REG_PIN_MUX_SEL)
#define PERI0_SET_UART1TX_GPIO54_VCC3318GB2_REG_PIN_MUX_SEL(x)                        PERI0_SET_REG32_BITS(PERI0_UART1TX_GPIO54_VCC3318GB2_REG_PIN_MUX_SEL,x)
#define PERI0_GET_UART1TX_GPIO54_VCC3318GB2_REG_DS0                                   PERI0_GET_REG32_BITS(PERI0_UART1TX_GPIO54_VCC3318GB2_REG_DS0)
#define PERI0_SET_UART1TX_GPIO54_VCC3318GB2_REG_DS0(x)                                PERI0_SET_REG32_BITS(PERI0_UART1TX_GPIO54_VCC3318GB2_REG_DS0,x)
#define PERI0_GET_UART1TX_GPIO54_VCC3318GB2_REG_DS1                                   PERI0_GET_REG32_BITS(PERI0_UART1TX_GPIO54_VCC3318GB2_REG_DS1)
#define PERI0_SET_UART1TX_GPIO54_VCC3318GB2_REG_DS1(x)                                PERI0_SET_REG32_BITS(PERI0_UART1TX_GPIO54_VCC3318GB2_REG_DS1,x)
#define PERI0_GET_UART1TX_GPIO54_VCC3318GB2_REG_DS2                                   PERI0_GET_REG32_BITS(PERI0_UART1TX_GPIO54_VCC3318GB2_REG_DS2)
#define PERI0_SET_UART1TX_GPIO54_VCC3318GB2_REG_DS2(x)                                PERI0_SET_REG32_BITS(PERI0_UART1TX_GPIO54_VCC3318GB2_REG_DS2,x)
#define PERI0_GET_UART1TX_GPIO54_VCC3318GB2_REG_DS3                                   PERI0_GET_REG32_BITS(PERI0_UART1TX_GPIO54_VCC3318GB2_REG_DS3)
#define PERI0_SET_UART1TX_GPIO54_VCC3318GB2_REG_DS3(x)                                PERI0_SET_REG32_BITS(PERI0_UART1TX_GPIO54_VCC3318GB2_REG_DS3,x)
#define PERI0_GET_UART1TX_GPIO54_VCC3318GB2_REG_PU                                    PERI0_GET_REG32_BITS(PERI0_UART1TX_GPIO54_VCC3318GB2_REG_PU)
#define PERI0_SET_UART1TX_GPIO54_VCC3318GB2_REG_PU(x)                                 PERI0_SET_REG32_BITS(PERI0_UART1TX_GPIO54_VCC3318GB2_REG_PU,x)
#define PERI0_GET_UART1TX_GPIO54_VCC3318GB2_REG_PD                                    PERI0_GET_REG32_BITS(PERI0_UART1TX_GPIO54_VCC3318GB2_REG_PD)
#define PERI0_SET_UART1TX_GPIO54_VCC3318GB2_REG_PD(x)                                 PERI0_SET_REG32_BITS(PERI0_UART1TX_GPIO54_VCC3318GB2_REG_PD,x)
#define PERI0_GET_UART1TX_GPIO54_VCC3318GB2_REG_ST                                    PERI0_GET_REG32_BITS(PERI0_UART1TX_GPIO54_VCC3318GB2_REG_ST)
#define PERI0_SET_UART1TX_GPIO54_VCC3318GB2_REG_ST(x)                                 PERI0_SET_REG32_BITS(PERI0_UART1TX_GPIO54_VCC3318GB2_REG_ST,x)
#define PERI0_GET_UART1RX_GPIO55_VCC3318GB2_REG_PAD_OEX_EN                            PERI0_GET_REG32_BITS(PERI0_UART1RX_GPIO55_VCC3318GB2_REG_PAD_OEX_EN)
#define PERI0_SET_UART1RX_GPIO55_VCC3318GB2_REG_PAD_OEX_EN(x)                         PERI0_SET_REG32_BITS(PERI0_UART1RX_GPIO55_VCC3318GB2_REG_PAD_OEX_EN,x)
#define PERI0_GET_UART1RX_GPIO55_VCC3318GB2_REG_PIN_MUX_SEL                           PERI0_GET_REG32_BITS(PERI0_UART1RX_GPIO55_VCC3318GB2_REG_PIN_MUX_SEL)
#define PERI0_SET_UART1RX_GPIO55_VCC3318GB2_REG_PIN_MUX_SEL(x)                        PERI0_SET_REG32_BITS(PERI0_UART1RX_GPIO55_VCC3318GB2_REG_PIN_MUX_SEL,x)
#define PERI0_GET_UART1RX_GPIO55_VCC3318GB2_REG_DS0                                   PERI0_GET_REG32_BITS(PERI0_UART1RX_GPIO55_VCC3318GB2_REG_DS0)
#define PERI0_SET_UART1RX_GPIO55_VCC3318GB2_REG_DS0(x)                                PERI0_SET_REG32_BITS(PERI0_UART1RX_GPIO55_VCC3318GB2_REG_DS0,x)
#define PERI0_GET_UART1RX_GPIO55_VCC3318GB2_REG_DS1                                   PERI0_GET_REG32_BITS(PERI0_UART1RX_GPIO55_VCC3318GB2_REG_DS1)
#define PERI0_SET_UART1RX_GPIO55_VCC3318GB2_REG_DS1(x)                                PERI0_SET_REG32_BITS(PERI0_UART1RX_GPIO55_VCC3318GB2_REG_DS1,x)
#define PERI0_GET_UART1RX_GPIO55_VCC3318GB2_REG_DS2                                   PERI0_GET_REG32_BITS(PERI0_UART1RX_GPIO55_VCC3318GB2_REG_DS2)
#define PERI0_SET_UART1RX_GPIO55_VCC3318GB2_REG_DS2(x)                                PERI0_SET_REG32_BITS(PERI0_UART1RX_GPIO55_VCC3318GB2_REG_DS2,x)
#define PERI0_GET_UART1RX_GPIO55_VCC3318GB2_REG_DS3                                   PERI0_GET_REG32_BITS(PERI0_UART1RX_GPIO55_VCC3318GB2_REG_DS3)
#define PERI0_SET_UART1RX_GPIO55_VCC3318GB2_REG_DS3(x)                                PERI0_SET_REG32_BITS(PERI0_UART1RX_GPIO55_VCC3318GB2_REG_DS3,x)
#define PERI0_GET_UART1RX_GPIO55_VCC3318GB2_REG_PU                                    PERI0_GET_REG32_BITS(PERI0_UART1RX_GPIO55_VCC3318GB2_REG_PU)
#define PERI0_SET_UART1RX_GPIO55_VCC3318GB2_REG_PU(x)                                 PERI0_SET_REG32_BITS(PERI0_UART1RX_GPIO55_VCC3318GB2_REG_PU,x)
#define PERI0_GET_UART1RX_GPIO55_VCC3318GB2_REG_PD                                    PERI0_GET_REG32_BITS(PERI0_UART1RX_GPIO55_VCC3318GB2_REG_PD)
#define PERI0_SET_UART1RX_GPIO55_VCC3318GB2_REG_PD(x)                                 PERI0_SET_REG32_BITS(PERI0_UART1RX_GPIO55_VCC3318GB2_REG_PD,x)
#define PERI0_GET_UART1RX_GPIO55_VCC3318GB2_REG_ST                                    PERI0_GET_REG32_BITS(PERI0_UART1RX_GPIO55_VCC3318GB2_REG_ST)
#define PERI0_SET_UART1RX_GPIO55_VCC3318GB2_REG_ST(x)                                 PERI0_SET_REG32_BITS(PERI0_UART1RX_GPIO55_VCC3318GB2_REG_ST,x)
#define PERI0_GET_BOOTSPICLK_I2S2MCLK_GPIO56_VCC18GC1_REG_PAD_OEX_EN                  PERI0_GET_REG32_BITS(PERI0_BOOTSPICLK_I2S2MCLK_GPIO56_VCC18GC1_REG_PAD_OEX_EN)
#define PERI0_SET_BOOTSPICLK_I2S2MCLK_GPIO56_VCC18GC1_REG_PAD_OEX_EN(x)               PERI0_SET_REG32_BITS(PERI0_BOOTSPICLK_I2S2MCLK_GPIO56_VCC18GC1_REG_PAD_OEX_EN,x)
#define PERI0_GET_BOOTSPICLK_I2S2MCLK_GPIO56_VCC18GC1_REG_PIN_MUX_SEL                 PERI0_GET_REG32_BITS(PERI0_BOOTSPICLK_I2S2MCLK_GPIO56_VCC18GC1_REG_PIN_MUX_SEL)
#define PERI0_SET_BOOTSPICLK_I2S2MCLK_GPIO56_VCC18GC1_REG_PIN_MUX_SEL(x)              PERI0_SET_REG32_BITS(PERI0_BOOTSPICLK_I2S2MCLK_GPIO56_VCC18GC1_REG_PIN_MUX_SEL,x)
#define PERI0_GET_BOOTSPICLK_I2S2MCLK_GPIO56_VCC18GC1_REG_DS0                         PERI0_GET_REG32_BITS(PERI0_BOOTSPICLK_I2S2MCLK_GPIO56_VCC18GC1_REG_DS0)
#define PERI0_SET_BOOTSPICLK_I2S2MCLK_GPIO56_VCC18GC1_REG_DS0(x)                      PERI0_SET_REG32_BITS(PERI0_BOOTSPICLK_I2S2MCLK_GPIO56_VCC18GC1_REG_DS0,x)
#define PERI0_GET_BOOTSPICLK_I2S2MCLK_GPIO56_VCC18GC1_REG_DS1                         PERI0_GET_REG32_BITS(PERI0_BOOTSPICLK_I2S2MCLK_GPIO56_VCC18GC1_REG_DS1)
#define PERI0_SET_BOOTSPICLK_I2S2MCLK_GPIO56_VCC18GC1_REG_DS1(x)                      PERI0_SET_REG32_BITS(PERI0_BOOTSPICLK_I2S2MCLK_GPIO56_VCC18GC1_REG_DS1,x)
#define PERI0_GET_BOOTSPICLK_I2S2MCLK_GPIO56_VCC18GC1_REG_DS2                         PERI0_GET_REG32_BITS(PERI0_BOOTSPICLK_I2S2MCLK_GPIO56_VCC18GC1_REG_DS2)
#define PERI0_SET_BOOTSPICLK_I2S2MCLK_GPIO56_VCC18GC1_REG_DS2(x)                      PERI0_SET_REG32_BITS(PERI0_BOOTSPICLK_I2S2MCLK_GPIO56_VCC18GC1_REG_DS2,x)
#define PERI0_GET_BOOTSPICLK_I2S2MCLK_GPIO56_VCC18GC1_REG_DS3                         PERI0_GET_REG32_BITS(PERI0_BOOTSPICLK_I2S2MCLK_GPIO56_VCC18GC1_REG_DS3)
#define PERI0_SET_BOOTSPICLK_I2S2MCLK_GPIO56_VCC18GC1_REG_DS3(x)                      PERI0_SET_REG32_BITS(PERI0_BOOTSPICLK_I2S2MCLK_GPIO56_VCC18GC1_REG_DS3,x)
#define PERI0_GET_BOOTSPICLK_I2S2MCLK_GPIO56_VCC18GC1_REG_PU                          PERI0_GET_REG32_BITS(PERI0_BOOTSPICLK_I2S2MCLK_GPIO56_VCC18GC1_REG_PU)
#define PERI0_SET_BOOTSPICLK_I2S2MCLK_GPIO56_VCC18GC1_REG_PU(x)                       PERI0_SET_REG32_BITS(PERI0_BOOTSPICLK_I2S2MCLK_GPIO56_VCC18GC1_REG_PU,x)
#define PERI0_GET_BOOTSPICLK_I2S2MCLK_GPIO56_VCC18GC1_REG_PD                          PERI0_GET_REG32_BITS(PERI0_BOOTSPICLK_I2S2MCLK_GPIO56_VCC18GC1_REG_PD)
#define PERI0_SET_BOOTSPICLK_I2S2MCLK_GPIO56_VCC18GC1_REG_PD(x)                       PERI0_SET_REG32_BITS(PERI0_BOOTSPICLK_I2S2MCLK_GPIO56_VCC18GC1_REG_PD,x)
#define PERI0_GET_BOOTSPICLK_I2S2MCLK_GPIO56_VCC18GC1_REG_ST                          PERI0_GET_REG32_BITS(PERI0_BOOTSPICLK_I2S2MCLK_GPIO56_VCC18GC1_REG_ST)
#define PERI0_SET_BOOTSPICLK_I2S2MCLK_GPIO56_VCC18GC1_REG_ST(x)                       PERI0_SET_REG32_BITS(PERI0_BOOTSPICLK_I2S2MCLK_GPIO56_VCC18GC1_REG_ST,x)
#define PERI0_GET_BOOTSPICSN_I2S2LRCK_GPIO57_VCC18GC1_REG_PAD_OEX_EN                  PERI0_GET_REG32_BITS(PERI0_BOOTSPICSN_I2S2LRCK_GPIO57_VCC18GC1_REG_PAD_OEX_EN)
#define PERI0_SET_BOOTSPICSN_I2S2LRCK_GPIO57_VCC18GC1_REG_PAD_OEX_EN(x)               PERI0_SET_REG32_BITS(PERI0_BOOTSPICSN_I2S2LRCK_GPIO57_VCC18GC1_REG_PAD_OEX_EN,x)
#define PERI0_GET_BOOTSPICSN_I2S2LRCK_GPIO57_VCC18GC1_REG_PIN_MUX_SEL                 PERI0_GET_REG32_BITS(PERI0_BOOTSPICSN_I2S2LRCK_GPIO57_VCC18GC1_REG_PIN_MUX_SEL)
#define PERI0_SET_BOOTSPICSN_I2S2LRCK_GPIO57_VCC18GC1_REG_PIN_MUX_SEL(x)              PERI0_SET_REG32_BITS(PERI0_BOOTSPICSN_I2S2LRCK_GPIO57_VCC18GC1_REG_PIN_MUX_SEL,x)
#define PERI0_GET_BOOTSPICSN_I2S2LRCK_GPIO57_VCC18GC1_REG_DS0                         PERI0_GET_REG32_BITS(PERI0_BOOTSPICSN_I2S2LRCK_GPIO57_VCC18GC1_REG_DS0)
#define PERI0_SET_BOOTSPICSN_I2S2LRCK_GPIO57_VCC18GC1_REG_DS0(x)                      PERI0_SET_REG32_BITS(PERI0_BOOTSPICSN_I2S2LRCK_GPIO57_VCC18GC1_REG_DS0,x)
#define PERI0_GET_BOOTSPICSN_I2S2LRCK_GPIO57_VCC18GC1_REG_DS1                         PERI0_GET_REG32_BITS(PERI0_BOOTSPICSN_I2S2LRCK_GPIO57_VCC18GC1_REG_DS1)
#define PERI0_SET_BOOTSPICSN_I2S2LRCK_GPIO57_VCC18GC1_REG_DS1(x)                      PERI0_SET_REG32_BITS(PERI0_BOOTSPICSN_I2S2LRCK_GPIO57_VCC18GC1_REG_DS1,x)
#define PERI0_GET_BOOTSPICSN_I2S2LRCK_GPIO57_VCC18GC1_REG_DS2                         PERI0_GET_REG32_BITS(PERI0_BOOTSPICSN_I2S2LRCK_GPIO57_VCC18GC1_REG_DS2)
#define PERI0_SET_BOOTSPICSN_I2S2LRCK_GPIO57_VCC18GC1_REG_DS2(x)                      PERI0_SET_REG32_BITS(PERI0_BOOTSPICSN_I2S2LRCK_GPIO57_VCC18GC1_REG_DS2,x)
#define PERI0_GET_BOOTSPICSN_I2S2LRCK_GPIO57_VCC18GC1_REG_DS3                         PERI0_GET_REG32_BITS(PERI0_BOOTSPICSN_I2S2LRCK_GPIO57_VCC18GC1_REG_DS3)
#define PERI0_SET_BOOTSPICSN_I2S2LRCK_GPIO57_VCC18GC1_REG_DS3(x)                      PERI0_SET_REG32_BITS(PERI0_BOOTSPICSN_I2S2LRCK_GPIO57_VCC18GC1_REG_DS3,x)
#define PERI0_GET_BOOTSPICSN_I2S2LRCK_GPIO57_VCC18GC1_REG_PU                          PERI0_GET_REG32_BITS(PERI0_BOOTSPICSN_I2S2LRCK_GPIO57_VCC18GC1_REG_PU)
#define PERI0_SET_BOOTSPICSN_I2S2LRCK_GPIO57_VCC18GC1_REG_PU(x)                       PERI0_SET_REG32_BITS(PERI0_BOOTSPICSN_I2S2LRCK_GPIO57_VCC18GC1_REG_PU,x)
#define PERI0_GET_BOOTSPICSN_I2S2LRCK_GPIO57_VCC18GC1_REG_PD                          PERI0_GET_REG32_BITS(PERI0_BOOTSPICSN_I2S2LRCK_GPIO57_VCC18GC1_REG_PD)
#define PERI0_SET_BOOTSPICSN_I2S2LRCK_GPIO57_VCC18GC1_REG_PD(x)                       PERI0_SET_REG32_BITS(PERI0_BOOTSPICSN_I2S2LRCK_GPIO57_VCC18GC1_REG_PD,x)
#define PERI0_GET_BOOTSPICSN_I2S2LRCK_GPIO57_VCC18GC1_REG_ST                          PERI0_GET_REG32_BITS(PERI0_BOOTSPICSN_I2S2LRCK_GPIO57_VCC18GC1_REG_ST)
#define PERI0_SET_BOOTSPICSN_I2S2LRCK_GPIO57_VCC18GC1_REG_ST(x)                       PERI0_SET_REG32_BITS(PERI0_BOOTSPICSN_I2S2LRCK_GPIO57_VCC18GC1_REG_ST,x)
#define PERI0_GET_BOOTSPID0_I2S2SCLK_GPIO58_VCC18GC1_REG_PAD_OEX_EN                   PERI0_GET_REG32_BITS(PERI0_BOOTSPID0_I2S2SCLK_GPIO58_VCC18GC1_REG_PAD_OEX_EN)
#define PERI0_SET_BOOTSPID0_I2S2SCLK_GPIO58_VCC18GC1_REG_PAD_OEX_EN(x)                PERI0_SET_REG32_BITS(PERI0_BOOTSPID0_I2S2SCLK_GPIO58_VCC18GC1_REG_PAD_OEX_EN,x)
#define PERI0_GET_BOOTSPID0_I2S2SCLK_GPIO58_VCC18GC1_REG_PIN_MUX_SEL                  PERI0_GET_REG32_BITS(PERI0_BOOTSPID0_I2S2SCLK_GPIO58_VCC18GC1_REG_PIN_MUX_SEL)
#define PERI0_SET_BOOTSPID0_I2S2SCLK_GPIO58_VCC18GC1_REG_PIN_MUX_SEL(x)               PERI0_SET_REG32_BITS(PERI0_BOOTSPID0_I2S2SCLK_GPIO58_VCC18GC1_REG_PIN_MUX_SEL,x)
#define PERI0_GET_BOOTSPID0_I2S2SCLK_GPIO58_VCC18GC1_REG_DS0                          PERI0_GET_REG32_BITS(PERI0_BOOTSPID0_I2S2SCLK_GPIO58_VCC18GC1_REG_DS0)
#define PERI0_SET_BOOTSPID0_I2S2SCLK_GPIO58_VCC18GC1_REG_DS0(x)                       PERI0_SET_REG32_BITS(PERI0_BOOTSPID0_I2S2SCLK_GPIO58_VCC18GC1_REG_DS0,x)
#define PERI0_GET_BOOTSPID0_I2S2SCLK_GPIO58_VCC18GC1_REG_DS1                          PERI0_GET_REG32_BITS(PERI0_BOOTSPID0_I2S2SCLK_GPIO58_VCC18GC1_REG_DS1)
#define PERI0_SET_BOOTSPID0_I2S2SCLK_GPIO58_VCC18GC1_REG_DS1(x)                       PERI0_SET_REG32_BITS(PERI0_BOOTSPID0_I2S2SCLK_GPIO58_VCC18GC1_REG_DS1,x)
#define PERI0_GET_BOOTSPID0_I2S2SCLK_GPIO58_VCC18GC1_REG_DS2                          PERI0_GET_REG32_BITS(PERI0_BOOTSPID0_I2S2SCLK_GPIO58_VCC18GC1_REG_DS2)
#define PERI0_SET_BOOTSPID0_I2S2SCLK_GPIO58_VCC18GC1_REG_DS2(x)                       PERI0_SET_REG32_BITS(PERI0_BOOTSPID0_I2S2SCLK_GPIO58_VCC18GC1_REG_DS2,x)
#define PERI0_GET_BOOTSPID0_I2S2SCLK_GPIO58_VCC18GC1_REG_DS3                          PERI0_GET_REG32_BITS(PERI0_BOOTSPID0_I2S2SCLK_GPIO58_VCC18GC1_REG_DS3)
#define PERI0_SET_BOOTSPID0_I2S2SCLK_GPIO58_VCC18GC1_REG_DS3(x)                       PERI0_SET_REG32_BITS(PERI0_BOOTSPID0_I2S2SCLK_GPIO58_VCC18GC1_REG_DS3,x)
#define PERI0_GET_BOOTSPID0_I2S2SCLK_GPIO58_VCC18GC1_REG_PU                           PERI0_GET_REG32_BITS(PERI0_BOOTSPID0_I2S2SCLK_GPIO58_VCC18GC1_REG_PU)
#define PERI0_SET_BOOTSPID0_I2S2SCLK_GPIO58_VCC18GC1_REG_PU(x)                        PERI0_SET_REG32_BITS(PERI0_BOOTSPID0_I2S2SCLK_GPIO58_VCC18GC1_REG_PU,x)
#define PERI0_GET_BOOTSPID0_I2S2SCLK_GPIO58_VCC18GC1_REG_PD                           PERI0_GET_REG32_BITS(PERI0_BOOTSPID0_I2S2SCLK_GPIO58_VCC18GC1_REG_PD)
#define PERI0_SET_BOOTSPID0_I2S2SCLK_GPIO58_VCC18GC1_REG_PD(x)                        PERI0_SET_REG32_BITS(PERI0_BOOTSPID0_I2S2SCLK_GPIO58_VCC18GC1_REG_PD,x)
#define PERI0_GET_BOOTSPID0_I2S2SCLK_GPIO58_VCC18GC1_REG_ST                           PERI0_GET_REG32_BITS(PERI0_BOOTSPID0_I2S2SCLK_GPIO58_VCC18GC1_REG_ST)
#define PERI0_SET_BOOTSPID0_I2S2SCLK_GPIO58_VCC18GC1_REG_ST(x)                        PERI0_SET_REG32_BITS(PERI0_BOOTSPID0_I2S2SCLK_GPIO58_VCC18GC1_REG_ST,x)
#define PERI0_GET_BOOTSPID1_I2S2D0_GPIO59_VCC18GC1_REG_PAD_OEX_EN                     PERI0_GET_REG32_BITS(PERI0_BOOTSPID1_I2S2D0_GPIO59_VCC18GC1_REG_PAD_OEX_EN)
#define PERI0_SET_BOOTSPID1_I2S2D0_GPIO59_VCC18GC1_REG_PAD_OEX_EN(x)                  PERI0_SET_REG32_BITS(PERI0_BOOTSPID1_I2S2D0_GPIO59_VCC18GC1_REG_PAD_OEX_EN,x)
#define PERI0_GET_BOOTSPID1_I2S2D0_GPIO59_VCC18GC1_REG_PIN_MUX_SEL                    PERI0_GET_REG32_BITS(PERI0_BOOTSPID1_I2S2D0_GPIO59_VCC18GC1_REG_PIN_MUX_SEL)
#define PERI0_SET_BOOTSPID1_I2S2D0_GPIO59_VCC18GC1_REG_PIN_MUX_SEL(x)                 PERI0_SET_REG32_BITS(PERI0_BOOTSPID1_I2S2D0_GPIO59_VCC18GC1_REG_PIN_MUX_SEL,x)
#define PERI0_GET_BOOTSPID1_I2S2D0_GPIO59_VCC18GC1_REG_DS0                            PERI0_GET_REG32_BITS(PERI0_BOOTSPID1_I2S2D0_GPIO59_VCC18GC1_REG_DS0)
#define PERI0_SET_BOOTSPID1_I2S2D0_GPIO59_VCC18GC1_REG_DS0(x)                         PERI0_SET_REG32_BITS(PERI0_BOOTSPID1_I2S2D0_GPIO59_VCC18GC1_REG_DS0,x)
#define PERI0_GET_BOOTSPID1_I2S2D0_GPIO59_VCC18GC1_REG_DS1                            PERI0_GET_REG32_BITS(PERI0_BOOTSPID1_I2S2D0_GPIO59_VCC18GC1_REG_DS1)
#define PERI0_SET_BOOTSPID1_I2S2D0_GPIO59_VCC18GC1_REG_DS1(x)                         PERI0_SET_REG32_BITS(PERI0_BOOTSPID1_I2S2D0_GPIO59_VCC18GC1_REG_DS1,x)
#define PERI0_GET_BOOTSPID1_I2S2D0_GPIO59_VCC18GC1_REG_DS2                            PERI0_GET_REG32_BITS(PERI0_BOOTSPID1_I2S2D0_GPIO59_VCC18GC1_REG_DS2)
#define PERI0_SET_BOOTSPID1_I2S2D0_GPIO59_VCC18GC1_REG_DS2(x)                         PERI0_SET_REG32_BITS(PERI0_BOOTSPID1_I2S2D0_GPIO59_VCC18GC1_REG_DS2,x)
#define PERI0_GET_BOOTSPID1_I2S2D0_GPIO59_VCC18GC1_REG_DS3                            PERI0_GET_REG32_BITS(PERI0_BOOTSPID1_I2S2D0_GPIO59_VCC18GC1_REG_DS3)
#define PERI0_SET_BOOTSPID1_I2S2D0_GPIO59_VCC18GC1_REG_DS3(x)                         PERI0_SET_REG32_BITS(PERI0_BOOTSPID1_I2S2D0_GPIO59_VCC18GC1_REG_DS3,x)
#define PERI0_GET_BOOTSPID1_I2S2D0_GPIO59_VCC18GC1_REG_PU                             PERI0_GET_REG32_BITS(PERI0_BOOTSPID1_I2S2D0_GPIO59_VCC18GC1_REG_PU)
#define PERI0_SET_BOOTSPID1_I2S2D0_GPIO59_VCC18GC1_REG_PU(x)                          PERI0_SET_REG32_BITS(PERI0_BOOTSPID1_I2S2D0_GPIO59_VCC18GC1_REG_PU,x)
#define PERI0_GET_BOOTSPID1_I2S2D0_GPIO59_VCC18GC1_REG_PD                             PERI0_GET_REG32_BITS(PERI0_BOOTSPID1_I2S2D0_GPIO59_VCC18GC1_REG_PD)
#define PERI0_SET_BOOTSPID1_I2S2D0_GPIO59_VCC18GC1_REG_PD(x)                          PERI0_SET_REG32_BITS(PERI0_BOOTSPID1_I2S2D0_GPIO59_VCC18GC1_REG_PD,x)
#define PERI0_GET_BOOTSPID1_I2S2D0_GPIO59_VCC18GC1_REG_ST                             PERI0_GET_REG32_BITS(PERI0_BOOTSPID1_I2S2D0_GPIO59_VCC18GC1_REG_ST)
#define PERI0_SET_BOOTSPID1_I2S2D0_GPIO59_VCC18GC1_REG_ST(x)                          PERI0_SET_REG32_BITS(PERI0_BOOTSPID1_I2S2D0_GPIO59_VCC18GC1_REG_ST,x)
#define PERI0_GET_BOOTSPID2_I2S2D1_GPIO60_VCC18GC1_REG_PAD_OEX_EN                     PERI0_GET_REG32_BITS(PERI0_BOOTSPID2_I2S2D1_GPIO60_VCC18GC1_REG_PAD_OEX_EN)
#define PERI0_SET_BOOTSPID2_I2S2D1_GPIO60_VCC18GC1_REG_PAD_OEX_EN(x)                  PERI0_SET_REG32_BITS(PERI0_BOOTSPID2_I2S2D1_GPIO60_VCC18GC1_REG_PAD_OEX_EN,x)
#define PERI0_GET_BOOTSPID2_I2S2D1_GPIO60_VCC18GC1_REG_PIN_MUX_SEL                    PERI0_GET_REG32_BITS(PERI0_BOOTSPID2_I2S2D1_GPIO60_VCC18GC1_REG_PIN_MUX_SEL)
#define PERI0_SET_BOOTSPID2_I2S2D1_GPIO60_VCC18GC1_REG_PIN_MUX_SEL(x)                 PERI0_SET_REG32_BITS(PERI0_BOOTSPID2_I2S2D1_GPIO60_VCC18GC1_REG_PIN_MUX_SEL,x)
#define PERI0_GET_BOOTSPID2_I2S2D1_GPIO60_VCC18GC1_REG_DS0                            PERI0_GET_REG32_BITS(PERI0_BOOTSPID2_I2S2D1_GPIO60_VCC18GC1_REG_DS0)
#define PERI0_SET_BOOTSPID2_I2S2D1_GPIO60_VCC18GC1_REG_DS0(x)                         PERI0_SET_REG32_BITS(PERI0_BOOTSPID2_I2S2D1_GPIO60_VCC18GC1_REG_DS0,x)
#define PERI0_GET_BOOTSPID2_I2S2D1_GPIO60_VCC18GC1_REG_DS1                            PERI0_GET_REG32_BITS(PERI0_BOOTSPID2_I2S2D1_GPIO60_VCC18GC1_REG_DS1)
#define PERI0_SET_BOOTSPID2_I2S2D1_GPIO60_VCC18GC1_REG_DS1(x)                         PERI0_SET_REG32_BITS(PERI0_BOOTSPID2_I2S2D1_GPIO60_VCC18GC1_REG_DS1,x)
#define PERI0_GET_BOOTSPID2_I2S2D1_GPIO60_VCC18GC1_REG_DS2                            PERI0_GET_REG32_BITS(PERI0_BOOTSPID2_I2S2D1_GPIO60_VCC18GC1_REG_DS2)
#define PERI0_SET_BOOTSPID2_I2S2D1_GPIO60_VCC18GC1_REG_DS2(x)                         PERI0_SET_REG32_BITS(PERI0_BOOTSPID2_I2S2D1_GPIO60_VCC18GC1_REG_DS2,x)
#define PERI0_GET_BOOTSPID2_I2S2D1_GPIO60_VCC18GC1_REG_DS3                            PERI0_GET_REG32_BITS(PERI0_BOOTSPID2_I2S2D1_GPIO60_VCC18GC1_REG_DS3)
#define PERI0_SET_BOOTSPID2_I2S2D1_GPIO60_VCC18GC1_REG_DS3(x)                         PERI0_SET_REG32_BITS(PERI0_BOOTSPID2_I2S2D1_GPIO60_VCC18GC1_REG_DS3,x)
#define PERI0_GET_BOOTSPID2_I2S2D1_GPIO60_VCC18GC1_REG_PU                             PERI0_GET_REG32_BITS(PERI0_BOOTSPID2_I2S2D1_GPIO60_VCC18GC1_REG_PU)
#define PERI0_SET_BOOTSPID2_I2S2D1_GPIO60_VCC18GC1_REG_PU(x)                          PERI0_SET_REG32_BITS(PERI0_BOOTSPID2_I2S2D1_GPIO60_VCC18GC1_REG_PU,x)
#define PERI0_GET_BOOTSPID2_I2S2D1_GPIO60_VCC18GC1_REG_PD                             PERI0_GET_REG32_BITS(PERI0_BOOTSPID2_I2S2D1_GPIO60_VCC18GC1_REG_PD)
#define PERI0_SET_BOOTSPID2_I2S2D1_GPIO60_VCC18GC1_REG_PD(x)                          PERI0_SET_REG32_BITS(PERI0_BOOTSPID2_I2S2D1_GPIO60_VCC18GC1_REG_PD,x)
#define PERI0_GET_BOOTSPID2_I2S2D1_GPIO60_VCC18GC1_REG_ST                             PERI0_GET_REG32_BITS(PERI0_BOOTSPID2_I2S2D1_GPIO60_VCC18GC1_REG_ST)
#define PERI0_SET_BOOTSPID2_I2S2D1_GPIO60_VCC18GC1_REG_ST(x)                          PERI0_SET_REG32_BITS(PERI0_BOOTSPID2_I2S2D1_GPIO60_VCC18GC1_REG_ST,x)
#define PERI0_GET_BOOTSPID3_GPIO61_VCC18GC1_REG_PAD_OEX_EN                            PERI0_GET_REG32_BITS(PERI0_BOOTSPID3_GPIO61_VCC18GC1_REG_PAD_OEX_EN)
#define PERI0_SET_BOOTSPID3_GPIO61_VCC18GC1_REG_PAD_OEX_EN(x)                         PERI0_SET_REG32_BITS(PERI0_BOOTSPID3_GPIO61_VCC18GC1_REG_PAD_OEX_EN,x)
#define PERI0_GET_BOOTSPID3_GPIO61_VCC18GC1_REG_PIN_MUX_SEL                           PERI0_GET_REG32_BITS(PERI0_BOOTSPID3_GPIO61_VCC18GC1_REG_PIN_MUX_SEL)
#define PERI0_SET_BOOTSPID3_GPIO61_VCC18GC1_REG_PIN_MUX_SEL(x)                        PERI0_SET_REG32_BITS(PERI0_BOOTSPID3_GPIO61_VCC18GC1_REG_PIN_MUX_SEL,x)
#define PERI0_GET_BOOTSPID3_GPIO61_VCC18GC1_REG_DS0                                   PERI0_GET_REG32_BITS(PERI0_BOOTSPID3_GPIO61_VCC18GC1_REG_DS0)
#define PERI0_SET_BOOTSPID3_GPIO61_VCC18GC1_REG_DS0(x)                                PERI0_SET_REG32_BITS(PERI0_BOOTSPID3_GPIO61_VCC18GC1_REG_DS0,x)
#define PERI0_GET_BOOTSPID3_GPIO61_VCC18GC1_REG_DS1                                   PERI0_GET_REG32_BITS(PERI0_BOOTSPID3_GPIO61_VCC18GC1_REG_DS1)
#define PERI0_SET_BOOTSPID3_GPIO61_VCC18GC1_REG_DS1(x)                                PERI0_SET_REG32_BITS(PERI0_BOOTSPID3_GPIO61_VCC18GC1_REG_DS1,x)
#define PERI0_GET_BOOTSPID3_GPIO61_VCC18GC1_REG_DS2                                   PERI0_GET_REG32_BITS(PERI0_BOOTSPID3_GPIO61_VCC18GC1_REG_DS2)
#define PERI0_SET_BOOTSPID3_GPIO61_VCC18GC1_REG_DS2(x)                                PERI0_SET_REG32_BITS(PERI0_BOOTSPID3_GPIO61_VCC18GC1_REG_DS2,x)
#define PERI0_GET_BOOTSPID3_GPIO61_VCC18GC1_REG_DS3                                   PERI0_GET_REG32_BITS(PERI0_BOOTSPID3_GPIO61_VCC18GC1_REG_DS3)
#define PERI0_SET_BOOTSPID3_GPIO61_VCC18GC1_REG_DS3(x)                                PERI0_SET_REG32_BITS(PERI0_BOOTSPID3_GPIO61_VCC18GC1_REG_DS3,x)
#define PERI0_GET_BOOTSPID3_GPIO61_VCC18GC1_REG_PU                                    PERI0_GET_REG32_BITS(PERI0_BOOTSPID3_GPIO61_VCC18GC1_REG_PU)
#define PERI0_SET_BOOTSPID3_GPIO61_VCC18GC1_REG_PU(x)                                 PERI0_SET_REG32_BITS(PERI0_BOOTSPID3_GPIO61_VCC18GC1_REG_PU,x)
#define PERI0_GET_BOOTSPID3_GPIO61_VCC18GC1_REG_PD                                    PERI0_GET_REG32_BITS(PERI0_BOOTSPID3_GPIO61_VCC18GC1_REG_PD)
#define PERI0_SET_BOOTSPID3_GPIO61_VCC18GC1_REG_PD(x)                                 PERI0_SET_REG32_BITS(PERI0_BOOTSPID3_GPIO61_VCC18GC1_REG_PD,x)
#define PERI0_GET_BOOTSPID3_GPIO61_VCC18GC1_REG_ST                                    PERI0_GET_REG32_BITS(PERI0_BOOTSPID3_GPIO61_VCC18GC1_REG_ST)
#define PERI0_SET_BOOTSPID3_GPIO61_VCC18GC1_REG_ST(x)                                 PERI0_SET_REG32_BITS(PERI0_BOOTSPID3_GPIO61_VCC18GC1_REG_ST,x)
#define PERI0_GET_I2C1SCL_GPIO62_VCC18GC1_REG_PAD_OEX_EN                              PERI0_GET_REG32_BITS(PERI0_I2C1SCL_GPIO62_VCC18GC1_REG_PAD_OEX_EN)
#define PERI0_SET_I2C1SCL_GPIO62_VCC18GC1_REG_PAD_OEX_EN(x)                           PERI0_SET_REG32_BITS(PERI0_I2C1SCL_GPIO62_VCC18GC1_REG_PAD_OEX_EN,x)
#define PERI0_GET_I2C1SCL_GPIO62_VCC18GC1_REG_PIN_MUX_SEL                             PERI0_GET_REG32_BITS(PERI0_I2C1SCL_GPIO62_VCC18GC1_REG_PIN_MUX_SEL)
#define PERI0_SET_I2C1SCL_GPIO62_VCC18GC1_REG_PIN_MUX_SEL(x)                          PERI0_SET_REG32_BITS(PERI0_I2C1SCL_GPIO62_VCC18GC1_REG_PIN_MUX_SEL,x)
#define PERI0_GET_I2C1SCL_GPIO62_VCC18GC1_REG_DS0                                     PERI0_GET_REG32_BITS(PERI0_I2C1SCL_GPIO62_VCC18GC1_REG_DS0)
#define PERI0_SET_I2C1SCL_GPIO62_VCC18GC1_REG_DS0(x)                                  PERI0_SET_REG32_BITS(PERI0_I2C1SCL_GPIO62_VCC18GC1_REG_DS0,x)
#define PERI0_GET_I2C1SCL_GPIO62_VCC18GC1_REG_DS1                                     PERI0_GET_REG32_BITS(PERI0_I2C1SCL_GPIO62_VCC18GC1_REG_DS1)
#define PERI0_SET_I2C1SCL_GPIO62_VCC18GC1_REG_DS1(x)                                  PERI0_SET_REG32_BITS(PERI0_I2C1SCL_GPIO62_VCC18GC1_REG_DS1,x)
#define PERI0_GET_I2C1SCL_GPIO62_VCC18GC1_REG_DS2                                     PERI0_GET_REG32_BITS(PERI0_I2C1SCL_GPIO62_VCC18GC1_REG_DS2)
#define PERI0_SET_I2C1SCL_GPIO62_VCC18GC1_REG_DS2(x)                                  PERI0_SET_REG32_BITS(PERI0_I2C1SCL_GPIO62_VCC18GC1_REG_DS2,x)
#define PERI0_GET_I2C1SCL_GPIO62_VCC18GC1_REG_DS3                                     PERI0_GET_REG32_BITS(PERI0_I2C1SCL_GPIO62_VCC18GC1_REG_DS3)
#define PERI0_SET_I2C1SCL_GPIO62_VCC18GC1_REG_DS3(x)                                  PERI0_SET_REG32_BITS(PERI0_I2C1SCL_GPIO62_VCC18GC1_REG_DS3,x)
#define PERI0_GET_I2C1SCL_GPIO62_VCC18GC1_REG_PU                                      PERI0_GET_REG32_BITS(PERI0_I2C1SCL_GPIO62_VCC18GC1_REG_PU)
#define PERI0_SET_I2C1SCL_GPIO62_VCC18GC1_REG_PU(x)                                   PERI0_SET_REG32_BITS(PERI0_I2C1SCL_GPIO62_VCC18GC1_REG_PU,x)
#define PERI0_GET_I2C1SCL_GPIO62_VCC18GC1_REG_PD                                      PERI0_GET_REG32_BITS(PERI0_I2C1SCL_GPIO62_VCC18GC1_REG_PD)
#define PERI0_SET_I2C1SCL_GPIO62_VCC18GC1_REG_PD(x)                                   PERI0_SET_REG32_BITS(PERI0_I2C1SCL_GPIO62_VCC18GC1_REG_PD,x)
#define PERI0_GET_I2C1SCL_GPIO62_VCC18GC1_REG_ST                                      PERI0_GET_REG32_BITS(PERI0_I2C1SCL_GPIO62_VCC18GC1_REG_ST)
#define PERI0_SET_I2C1SCL_GPIO62_VCC18GC1_REG_ST(x)                                   PERI0_SET_REG32_BITS(PERI0_I2C1SCL_GPIO62_VCC18GC1_REG_ST,x)
#define PERI0_GET_I2C1SDA_GPIO63_VCC18GC1_REG_PAD_OEX_EN                              PERI0_GET_REG32_BITS(PERI0_I2C1SDA_GPIO63_VCC18GC1_REG_PAD_OEX_EN)
#define PERI0_SET_I2C1SDA_GPIO63_VCC18GC1_REG_PAD_OEX_EN(x)                           PERI0_SET_REG32_BITS(PERI0_I2C1SDA_GPIO63_VCC18GC1_REG_PAD_OEX_EN,x)
#define PERI0_GET_I2C1SDA_GPIO63_VCC18GC1_REG_PIN_MUX_SEL                             PERI0_GET_REG32_BITS(PERI0_I2C1SDA_GPIO63_VCC18GC1_REG_PIN_MUX_SEL)
#define PERI0_SET_I2C1SDA_GPIO63_VCC18GC1_REG_PIN_MUX_SEL(x)                          PERI0_SET_REG32_BITS(PERI0_I2C1SDA_GPIO63_VCC18GC1_REG_PIN_MUX_SEL,x)
#define PERI0_GET_I2C1SDA_GPIO63_VCC18GC1_REG_DS0                                     PERI0_GET_REG32_BITS(PERI0_I2C1SDA_GPIO63_VCC18GC1_REG_DS0)
#define PERI0_SET_I2C1SDA_GPIO63_VCC18GC1_REG_DS0(x)                                  PERI0_SET_REG32_BITS(PERI0_I2C1SDA_GPIO63_VCC18GC1_REG_DS0,x)
#define PERI0_GET_I2C1SDA_GPIO63_VCC18GC1_REG_DS1                                     PERI0_GET_REG32_BITS(PERI0_I2C1SDA_GPIO63_VCC18GC1_REG_DS1)
#define PERI0_SET_I2C1SDA_GPIO63_VCC18GC1_REG_DS1(x)                                  PERI0_SET_REG32_BITS(PERI0_I2C1SDA_GPIO63_VCC18GC1_REG_DS1,x)
#define PERI0_GET_I2C1SDA_GPIO63_VCC18GC1_REG_DS2                                     PERI0_GET_REG32_BITS(PERI0_I2C1SDA_GPIO63_VCC18GC1_REG_DS2)
#define PERI0_SET_I2C1SDA_GPIO63_VCC18GC1_REG_DS2(x)                                  PERI0_SET_REG32_BITS(PERI0_I2C1SDA_GPIO63_VCC18GC1_REG_DS2,x)
#define PERI0_GET_I2C1SDA_GPIO63_VCC18GC1_REG_DS3                                     PERI0_GET_REG32_BITS(PERI0_I2C1SDA_GPIO63_VCC18GC1_REG_DS3)
#define PERI0_SET_I2C1SDA_GPIO63_VCC18GC1_REG_DS3(x)                                  PERI0_SET_REG32_BITS(PERI0_I2C1SDA_GPIO63_VCC18GC1_REG_DS3,x)
#define PERI0_GET_I2C1SDA_GPIO63_VCC18GC1_REG_PU                                      PERI0_GET_REG32_BITS(PERI0_I2C1SDA_GPIO63_VCC18GC1_REG_PU)
#define PERI0_SET_I2C1SDA_GPIO63_VCC18GC1_REG_PU(x)                                   PERI0_SET_REG32_BITS(PERI0_I2C1SDA_GPIO63_VCC18GC1_REG_PU,x)
#define PERI0_GET_I2C1SDA_GPIO63_VCC18GC1_REG_PD                                      PERI0_GET_REG32_BITS(PERI0_I2C1SDA_GPIO63_VCC18GC1_REG_PD)
#define PERI0_SET_I2C1SDA_GPIO63_VCC18GC1_REG_PD(x)                                   PERI0_SET_REG32_BITS(PERI0_I2C1SDA_GPIO63_VCC18GC1_REG_PD,x)
#define PERI0_GET_I2C1SDA_GPIO63_VCC18GC1_REG_ST                                      PERI0_GET_REG32_BITS(PERI0_I2C1SDA_GPIO63_VCC18GC1_REG_ST)
#define PERI0_SET_I2C1SDA_GPIO63_VCC18GC1_REG_ST(x)                                   PERI0_SET_REG32_BITS(PERI0_I2C1SDA_GPIO63_VCC18GC1_REG_ST,x)

////////////////////////////////////////////////////////////////
// reg group                                                  //
////////////////////////////////////////////////////////////////
#define PERI0_EMMC1_ADDR      (PERI0_REGS_BASE+0x000)
#define PERI0_SDIO2_ADDR      (PERI0_REGS_BASE+0x004)
#define PERI0_DMA_HS_ADDR     (PERI0_REGS_BASE+0x008)
#define PERI0_CLK_EN_ADDR     (PERI0_REGS_BASE+0x024)
#define PERI0_REMAP_ADDR      (PERI0_REGS_BASE+0x064)
#define PERI0_PINMUX_REG_ADDR (PERI0_REGS_BASE+0x800)

typedef struct {
    // 0x000
    uint32_t reg_rw_emmc1_init_state      :  1;  //  0 :  0
    uint32_t _reserved0                   :  3;  //  3 :  1
    uint32_t reg_rw_emmc1_drv_sel         :  1;  //  4 :  4
    uint32_t reg_rw_emmc1_drv_degree      :  2;  //  6 :  5
    uint32_t _reserved1                   :  1;  //  7 :  7
    uint32_t reg_rw_emmc1_drv_delaynum    :  8;  // 15 :  8
    uint32_t _reserved2                   :  4;  // 19 : 16
    uint32_t reg_rw_emmc1_sample_sel      :  1;  // 20 : 20
    uint32_t reg_rw_emmc1_sample_degree   :  2;  // 22 : 21
    uint32_t _reserved3                   :  1;  // 23 : 23
    uint32_t reg_rw_emmc1_sample_delaynum :  8;  // 31 : 24
} peri0_emmc1;

typedef struct {
    // 0x004
    uint32_t reg_rw_sdio2_init_state      :  1;  //  0 :  0
    uint32_t _reserved0                   :  3;  //  3 :  1
    uint32_t reg_rw_sdio2_drv_sel         :  1;  //  4 :  4
    uint32_t reg_rw_sdio2_drv_degree      :  2;  //  6 :  5
    uint32_t _reserved1                   :  1;  //  7 :  7
    uint32_t reg_rw_sdio2_drv_delaynum    :  8;  // 15 :  8
    uint32_t _reserved2                   :  4;  // 19 : 16
    uint32_t reg_rw_sdio2_sample_sel      :  1;  // 20 : 20
    uint32_t reg_rw_sdio2_sample_degree   :  2;  // 22 : 21
    uint32_t _reserved3                   :  1;  // 23 : 23
    uint32_t reg_rw_sdio2_sample_delaynum :  8;  // 31 : 24
} peri0_sdio2;

typedef struct {
    // 0x008
    uint32_t reg_rw_bootspi_dmac_sel :  2;  //  1 :  0
    uint32_t reg_rw_uart1_dmac_sel   :  2;  //  3 :  2
    uint32_t reg_rw_uart2_dmac_sel   :  2;  //  5 :  4
    uint32_t reg_rw_i2s1_dmac_sel    :  2;  //  7 :  6
    uint32_t reg_rw_i2s2_dmac_sel    :  2;  //  9 :  8
    uint32_t reg_rw_pdm4_dmac_sel    :  2;  // 11 : 10
    uint32_t reg_rw_pdm5_dmac_sel    :  2;  // 13 : 12
    uint32_t _reserved0              : 18;  // 31 : 14
} peri0_dma_hs;

typedef struct {
    // 0x024
    uint32_t reg_rw_emmc0_cfg_clk_en   :  1;  //  0 :  0
    uint32_t reg_rw_emmc0_ddr_clk_en   :  1;  //  1 :  1
    uint32_t reg_rw_emmc1_ahb_clk_en   :  1;  //  2 :  2
    uint32_t _reserved0                : 29;  // 31 :  3
    // 0x028
    uint32_t reg_rw_sdio2_ahb_clk_en;
    // 0x02c
    uint32_t reg_rw_gpio1_cfg_clk_en;
    // 0x030
    uint32_t reg_rw_gpio2_cfg_clk_en;
    // 0x034
    uint32_t reg_rw_bootspi_cfg_clk_en :  1;  //  0 :  0
    uint32_t reg_rw_bootspi_clk_en     :  1;  //  1 :  1
    uint32_t _reserved1                : 30;  // 31 :  2
    // 0x038
    uint32_t reg_rw_uart1_cfg_clk_en   :  1;  //  0 :  0
    uint32_t reg_rw_uart1_clk_en       :  1;  //  1 :  1
    uint32_t _reserved2                : 30;  // 31 :  2
    // 0x03c
    uint32_t reg_rw_uart2_cfg_clk_en   :  1;  //  0 :  0
    uint32_t reg_rw_uart2_clk_en       :  1;  //  1 :  1
    uint32_t _reserved3                : 30;  // 31 :  2
    // 0x040
    uint32_t reg_rw_i2c1_cfg_clk_en    :  1;  //  0 :  0
    uint32_t reg_rw_i2c1_clk_en        :  1;  //  1 :  1
    uint32_t _reserved4                : 30;  // 31 :  2
    // 0x044
    uint32_t reg_rw_i2c2_cfg_clk_en    :  1;  //  0 :  0
    uint32_t reg_rw_i2c2_clk_en        :  1;  //  1 :  1
    uint32_t _reserved5                : 30;  // 31 :  2
    // 0x048
    uint32_t reg_rw_i2c3_cfg_clk_en    :  1;  //  0 :  0
    uint32_t reg_rw_i2c3_clk_en        :  1;  //  1 :  1
    uint32_t _reserved6                : 30;  // 31 :  2
    // 0x04c
    uint32_t reg_rw_i2c4_cfg_clk_en    :  1;  //  0 :  0
    uint32_t reg_rw_i2c4_clk_en        :  1;  //  1 :  1
    uint32_t _reserved7                : 30;  // 31 :  2
    // 0x050
    uint32_t reg_rw_pwm0_cfg_clk_en    :  1;  //  0 :  0
    uint32_t reg_rw_pwm0_clk_en        :  1;  //  1 :  1
    uint32_t _reserved8                : 30;  // 31 :  2
    // 0x054
    uint32_t reg_rw_i2s1_cfg_clk_en    :  1;  //  0 :  0
    uint32_t reg_rw_i2s1_clk_en        :  1;  //  1 :  1
    uint32_t _reserved9                : 30;  // 31 :  2
    // 0x058
    uint32_t reg_rw_i2s2_cfg_clk_en    :  1;  //  0 :  0
    uint32_t reg_rw_i2s2_clk_en        :  1;  //  1 :  1
    uint32_t _reserved10               : 30;  // 31 :  2
    // 0x05c
    uint32_t reg_rw_pdm4_cfg_clk_en    :  1;  //  0 :  0
    uint32_t reg_rw_pdm4_clk_en        :  1;  //  1 :  1
    uint32_t _reserved11               : 30;  // 31 :  2
    // 0x060
    uint32_t reg_rw_pdm5_cfg_clk_en    :  1;  //  0 :  0
    uint32_t reg_rw_pdm5_clk_en        :  1;  //  1 :  1
    uint32_t _reserved12               : 30;  // 31 :  2
} peri0_clk_en;

typedef struct {
    // 0x064
    uint32_t reg_rw_peri0_remap;
} peri0_remap;

typedef struct {
    // 0x800
    uint32_t emmc1clk_gpio32_vcc3018ga1_reg_pad_oex_en                       :  1;  //  0 :  0
    uint32_t _reserved0                                                      :  3;  //  3 :  1
    uint32_t emmc1clk_gpio32_vcc3018ga1_reg_pin_mux_sel                      :  3;  //  6 :  4
    uint32_t _reserved1                                                      :  1;  //  7 :  7
    uint32_t emmc1clk_gpio32_vcc3018ga1_reg_ds0                              :  1;  //  8 :  8
    uint32_t emmc1clk_gpio32_vcc3018ga1_reg_ds1                              :  1;  //  9 :  9
    uint32_t emmc1clk_gpio32_vcc3018ga1_reg_ds2                              :  1;  // 10 : 10
    uint32_t emmc1clk_gpio32_vcc3018ga1_reg_ds3                              :  1;  // 11 : 11
    uint32_t emmc1clk_gpio32_vcc3018ga1_reg_pu                               :  1;  // 12 : 12
    uint32_t emmc1clk_gpio32_vcc3018ga1_reg_pd                               :  1;  // 13 : 13
    uint32_t emmc1clk_gpio32_vcc3018ga1_reg_st                               :  1;  // 14 : 14
    uint32_t _reserved2                                                      : 17;  // 31 : 15
    // 0x804
    uint32_t emmc1cmd_pwm0tz_gpio33_vcc3018ga1_reg_pad_oex_en                :  1;  //  0 :  0
    uint32_t _reserved3                                                      :  3;  //  3 :  1
    uint32_t emmc1cmd_pwm0tz_gpio33_vcc3018ga1_reg_pin_mux_sel               :  3;  //  6 :  4
    uint32_t _reserved4                                                      :  1;  //  7 :  7
    uint32_t emmc1cmd_pwm0tz_gpio33_vcc3018ga1_reg_ds0                       :  1;  //  8 :  8
    uint32_t emmc1cmd_pwm0tz_gpio33_vcc3018ga1_reg_ds1                       :  1;  //  9 :  9
    uint32_t emmc1cmd_pwm0tz_gpio33_vcc3018ga1_reg_ds2                       :  1;  // 10 : 10
    uint32_t emmc1cmd_pwm0tz_gpio33_vcc3018ga1_reg_ds3                       :  1;  // 11 : 11
    uint32_t emmc1cmd_pwm0tz_gpio33_vcc3018ga1_reg_pu                        :  1;  // 12 : 12
    uint32_t emmc1cmd_pwm0tz_gpio33_vcc3018ga1_reg_pd                        :  1;  // 13 : 13
    uint32_t emmc1cmd_pwm0tz_gpio33_vcc3018ga1_reg_st                        :  1;  // 14 : 14
    uint32_t _reserved5                                                      : 17;  // 31 : 15
    // 0x808
    uint32_t emmc1d0_pwm0a_gpio34_vcc3018ga1_reg_pad_oex_en                  :  1;  //  0 :  0
    uint32_t _reserved6                                                      :  3;  //  3 :  1
    uint32_t emmc1d0_pwm0a_gpio34_vcc3018ga1_reg_pin_mux_sel                 :  3;  //  6 :  4
    uint32_t _reserved7                                                      :  1;  //  7 :  7
    uint32_t emmc1d0_pwm0a_gpio34_vcc3018ga1_reg_ds0                         :  1;  //  8 :  8
    uint32_t emmc1d0_pwm0a_gpio34_vcc3018ga1_reg_ds1                         :  1;  //  9 :  9
    uint32_t emmc1d0_pwm0a_gpio34_vcc3018ga1_reg_ds2                         :  1;  // 10 : 10
    uint32_t emmc1d0_pwm0a_gpio34_vcc3018ga1_reg_ds3                         :  1;  // 11 : 11
    uint32_t emmc1d0_pwm0a_gpio34_vcc3018ga1_reg_pu                          :  1;  // 12 : 12
    uint32_t emmc1d0_pwm0a_gpio34_vcc3018ga1_reg_pd                          :  1;  // 13 : 13
    uint32_t emmc1d0_pwm0a_gpio34_vcc3018ga1_reg_st                          :  1;  // 14 : 14
    uint32_t _reserved8                                                      : 17;  // 31 : 15
    // 0x80c
    uint32_t emmc1d1_pwm0b_gpio35_vcc3018ga1_reg_pad_oex_en                  :  1;  //  0 :  0
    uint32_t _reserved9                                                      :  3;  //  3 :  1
    uint32_t emmc1d1_pwm0b_gpio35_vcc3018ga1_reg_pin_mux_sel                 :  3;  //  6 :  4
    uint32_t _reserved10                                                     :  1;  //  7 :  7
    uint32_t emmc1d1_pwm0b_gpio35_vcc3018ga1_reg_ds0                         :  1;  //  8 :  8
    uint32_t emmc1d1_pwm0b_gpio35_vcc3018ga1_reg_ds1                         :  1;  //  9 :  9
    uint32_t emmc1d1_pwm0b_gpio35_vcc3018ga1_reg_ds2                         :  1;  // 10 : 10
    uint32_t emmc1d1_pwm0b_gpio35_vcc3018ga1_reg_ds3                         :  1;  // 11 : 11
    uint32_t emmc1d1_pwm0b_gpio35_vcc3018ga1_reg_pu                          :  1;  // 12 : 12
    uint32_t emmc1d1_pwm0b_gpio35_vcc3018ga1_reg_pd                          :  1;  // 13 : 13
    uint32_t emmc1d1_pwm0b_gpio35_vcc3018ga1_reg_st                          :  1;  // 14 : 14
    uint32_t _reserved11                                                     : 17;  // 31 : 15
    // 0x810
    uint32_t emmc1d2_mstspi1d2_gpio36_vcc3018ga1_reg_pad_oex_en              :  1;  //  0 :  0
    uint32_t _reserved12                                                     :  3;  //  3 :  1
    uint32_t emmc1d2_mstspi1d2_gpio36_vcc3018ga1_reg_pin_mux_sel             :  3;  //  6 :  4
    uint32_t _reserved13                                                     :  1;  //  7 :  7
    uint32_t emmc1d2_mstspi1d2_gpio36_vcc3018ga1_reg_ds0                     :  1;  //  8 :  8
    uint32_t emmc1d2_mstspi1d2_gpio36_vcc3018ga1_reg_ds1                     :  1;  //  9 :  9
    uint32_t emmc1d2_mstspi1d2_gpio36_vcc3018ga1_reg_ds2                     :  1;  // 10 : 10
    uint32_t emmc1d2_mstspi1d2_gpio36_vcc3018ga1_reg_ds3                     :  1;  // 11 : 11
    uint32_t emmc1d2_mstspi1d2_gpio36_vcc3018ga1_reg_pu                      :  1;  // 12 : 12
    uint32_t emmc1d2_mstspi1d2_gpio36_vcc3018ga1_reg_pd                      :  1;  // 13 : 13
    uint32_t emmc1d2_mstspi1d2_gpio36_vcc3018ga1_reg_st                      :  1;  // 14 : 14
    uint32_t _reserved14                                                     : 17;  // 31 : 15
    // 0x814
    uint32_t emmc1d3_mstspi1d3_gpio37_vcc3018ga1_reg_pad_oex_en              :  1;  //  0 :  0
    uint32_t _reserved15                                                     :  3;  //  3 :  1
    uint32_t emmc1d3_mstspi1d3_gpio37_vcc3018ga1_reg_pin_mux_sel             :  3;  //  6 :  4
    uint32_t _reserved16                                                     :  1;  //  7 :  7
    uint32_t emmc1d3_mstspi1d3_gpio37_vcc3018ga1_reg_ds0                     :  1;  //  8 :  8
    uint32_t emmc1d3_mstspi1d3_gpio37_vcc3018ga1_reg_ds1                     :  1;  //  9 :  9
    uint32_t emmc1d3_mstspi1d3_gpio37_vcc3018ga1_reg_ds2                     :  1;  // 10 : 10
    uint32_t emmc1d3_mstspi1d3_gpio37_vcc3018ga1_reg_ds3                     :  1;  // 11 : 11
    uint32_t emmc1d3_mstspi1d3_gpio37_vcc3018ga1_reg_pu                      :  1;  // 12 : 12
    uint32_t emmc1d3_mstspi1d3_gpio37_vcc3018ga1_reg_pd                      :  1;  // 13 : 13
    uint32_t emmc1d3_mstspi1d3_gpio37_vcc3018ga1_reg_st                      :  1;  // 14 : 14
    uint32_t _reserved17                                                     : 17;  // 31 : 15
    // 0x818
    uint32_t emmc1d4_mstspi1clk_gpio38_vcc3018ga2_reg_pad_oex_en             :  1;  //  0 :  0
    uint32_t _reserved18                                                     :  3;  //  3 :  1
    uint32_t emmc1d4_mstspi1clk_gpio38_vcc3018ga2_reg_pin_mux_sel            :  3;  //  6 :  4
    uint32_t _reserved19                                                     :  1;  //  7 :  7
    uint32_t emmc1d4_mstspi1clk_gpio38_vcc3018ga2_reg_ds0                    :  1;  //  8 :  8
    uint32_t emmc1d4_mstspi1clk_gpio38_vcc3018ga2_reg_ds1                    :  1;  //  9 :  9
    uint32_t emmc1d4_mstspi1clk_gpio38_vcc3018ga2_reg_ds2                    :  1;  // 10 : 10
    uint32_t emmc1d4_mstspi1clk_gpio38_vcc3018ga2_reg_ds3                    :  1;  // 11 : 11
    uint32_t emmc1d4_mstspi1clk_gpio38_vcc3018ga2_reg_pu                     :  1;  // 12 : 12
    uint32_t emmc1d4_mstspi1clk_gpio38_vcc3018ga2_reg_pd                     :  1;  // 13 : 13
    uint32_t emmc1d4_mstspi1clk_gpio38_vcc3018ga2_reg_st                     :  1;  // 14 : 14
    uint32_t _reserved20                                                     : 17;  // 31 : 15
    // 0x81c
    uint32_t emmc1d5_mstspi1csn_gpio39_vcc3018ga2_reg_pad_oex_en             :  1;  //  0 :  0
    uint32_t _reserved21                                                     :  3;  //  3 :  1
    uint32_t emmc1d5_mstspi1csn_gpio39_vcc3018ga2_reg_pin_mux_sel            :  3;  //  6 :  4
    uint32_t _reserved22                                                     :  1;  //  7 :  7
    uint32_t emmc1d5_mstspi1csn_gpio39_vcc3018ga2_reg_ds0                    :  1;  //  8 :  8
    uint32_t emmc1d5_mstspi1csn_gpio39_vcc3018ga2_reg_ds1                    :  1;  //  9 :  9
    uint32_t emmc1d5_mstspi1csn_gpio39_vcc3018ga2_reg_ds2                    :  1;  // 10 : 10
    uint32_t emmc1d5_mstspi1csn_gpio39_vcc3018ga2_reg_ds3                    :  1;  // 11 : 11
    uint32_t emmc1d5_mstspi1csn_gpio39_vcc3018ga2_reg_pu                     :  1;  // 12 : 12
    uint32_t emmc1d5_mstspi1csn_gpio39_vcc3018ga2_reg_pd                     :  1;  // 13 : 13
    uint32_t emmc1d5_mstspi1csn_gpio39_vcc3018ga2_reg_st                     :  1;  // 14 : 14
    uint32_t _reserved23                                                     : 17;  // 31 : 15
    // 0x820
    uint32_t emmc1d6_mstspi1d0_gpio40_vcc3018ga2_reg_pad_oex_en              :  1;  //  0 :  0
    uint32_t _reserved24                                                     :  3;  //  3 :  1
    uint32_t emmc1d6_mstspi1d0_gpio40_vcc3018ga2_reg_pin_mux_sel             :  3;  //  6 :  4
    uint32_t _reserved25                                                     :  1;  //  7 :  7
    uint32_t emmc1d6_mstspi1d0_gpio40_vcc3018ga2_reg_ds0                     :  1;  //  8 :  8
    uint32_t emmc1d6_mstspi1d0_gpio40_vcc3018ga2_reg_ds1                     :  1;  //  9 :  9
    uint32_t emmc1d6_mstspi1d0_gpio40_vcc3018ga2_reg_ds2                     :  1;  // 10 : 10
    uint32_t emmc1d6_mstspi1d0_gpio40_vcc3018ga2_reg_ds3                     :  1;  // 11 : 11
    uint32_t emmc1d6_mstspi1d0_gpio40_vcc3018ga2_reg_pu                      :  1;  // 12 : 12
    uint32_t emmc1d6_mstspi1d0_gpio40_vcc3018ga2_reg_pd                      :  1;  // 13 : 13
    uint32_t emmc1d6_mstspi1d0_gpio40_vcc3018ga2_reg_st                      :  1;  // 14 : 14
    uint32_t _reserved26                                                     : 17;  // 31 : 15
    // 0x824
    uint32_t emmc1d7_mstspi1d1_gpio41_vcc3018ga2_reg_pad_oex_en              :  1;  //  0 :  0
    uint32_t _reserved27                                                     :  3;  //  3 :  1
    uint32_t emmc1d7_mstspi1d1_gpio41_vcc3018ga2_reg_pin_mux_sel             :  3;  //  6 :  4
    uint32_t _reserved28                                                     :  1;  //  7 :  7
    uint32_t emmc1d7_mstspi1d1_gpio41_vcc3018ga2_reg_ds0                     :  1;  //  8 :  8
    uint32_t emmc1d7_mstspi1d1_gpio41_vcc3018ga2_reg_ds1                     :  1;  //  9 :  9
    uint32_t emmc1d7_mstspi1d1_gpio41_vcc3018ga2_reg_ds2                     :  1;  // 10 : 10
    uint32_t emmc1d7_mstspi1d1_gpio41_vcc3018ga2_reg_ds3                     :  1;  // 11 : 11
    uint32_t emmc1d7_mstspi1d1_gpio41_vcc3018ga2_reg_pu                      :  1;  // 12 : 12
    uint32_t emmc1d7_mstspi1d1_gpio41_vcc3018ga2_reg_pd                      :  1;  // 13 : 13
    uint32_t emmc1d7_mstspi1d1_gpio41_vcc3018ga2_reg_st                      :  1;  // 14 : 14
    uint32_t _reserved29                                                     : 17;  // 31 : 15
    // 0x828
    uint32_t emmc1pwren_sdio2pwren_i2c5scl_gpio42_vcc3018ga2_reg_pad_oex_en  :  1;  //  0 :  0
    uint32_t _reserved30                                                     :  3;  //  3 :  1
    uint32_t emmc1pwren_sdio2pwren_i2c5scl_gpio42_vcc3018ga2_reg_pin_mux_sel :  3;  //  6 :  4
    uint32_t _reserved31                                                     :  1;  //  7 :  7
    uint32_t emmc1pwren_sdio2pwren_i2c5scl_gpio42_vcc3018ga2_reg_ds0         :  1;  //  8 :  8
    uint32_t emmc1pwren_sdio2pwren_i2c5scl_gpio42_vcc3018ga2_reg_ds1         :  1;  //  9 :  9
    uint32_t emmc1pwren_sdio2pwren_i2c5scl_gpio42_vcc3018ga2_reg_ds2         :  1;  // 10 : 10
    uint32_t emmc1pwren_sdio2pwren_i2c5scl_gpio42_vcc3018ga2_reg_ds3         :  1;  // 11 : 11
    uint32_t emmc1pwren_sdio2pwren_i2c5scl_gpio42_vcc3018ga2_reg_pu          :  1;  // 12 : 12
    uint32_t emmc1pwren_sdio2pwren_i2c5scl_gpio42_vcc3018ga2_reg_pd          :  1;  // 13 : 13
    uint32_t emmc1pwren_sdio2pwren_i2c5scl_gpio42_vcc3018ga2_reg_st          :  1;  // 14 : 14
    uint32_t _reserved32                                                     : 17;  // 31 : 15
    // 0x82c
    uint32_t emmc1rstn_sdio2rstn_i2c5sda_gpio43_vcc3018ga2_reg_pad_oex_en    :  1;  //  0 :  0
    uint32_t _reserved33                                                     :  3;  //  3 :  1
    uint32_t emmc1rstn_sdio2rstn_i2c5sda_gpio43_vcc3018ga2_reg_pin_mux_sel   :  3;  //  6 :  4
    uint32_t _reserved34                                                     :  1;  //  7 :  7
    uint32_t emmc1rstn_sdio2rstn_i2c5sda_gpio43_vcc3018ga2_reg_ds0           :  1;  //  8 :  8
    uint32_t emmc1rstn_sdio2rstn_i2c5sda_gpio43_vcc3018ga2_reg_ds1           :  1;  //  9 :  9
    uint32_t emmc1rstn_sdio2rstn_i2c5sda_gpio43_vcc3018ga2_reg_ds2           :  1;  // 10 : 10
    uint32_t emmc1rstn_sdio2rstn_i2c5sda_gpio43_vcc3018ga2_reg_ds3           :  1;  // 11 : 11
    uint32_t emmc1rstn_sdio2rstn_i2c5sda_gpio43_vcc3018ga2_reg_pu            :  1;  // 12 : 12
    uint32_t emmc1rstn_sdio2rstn_i2c5sda_gpio43_vcc3018ga2_reg_pd            :  1;  // 13 : 13
    uint32_t emmc1rstn_sdio2rstn_i2c5sda_gpio43_vcc3018ga2_reg_st            :  1;  // 14 : 14
    uint32_t _reserved35                                                     : 17;  // 31 : 15
    // 0x830
    uint32_t sdio2clk_uart3rts_gpio44_vcc3018ga3_reg_pad_oex_en              :  1;  //  0 :  0
    uint32_t _reserved36                                                     :  3;  //  3 :  1
    uint32_t sdio2clk_uart3rts_gpio44_vcc3018ga3_reg_pin_mux_sel             :  3;  //  6 :  4
    uint32_t _reserved37                                                     :  1;  //  7 :  7
    uint32_t sdio2clk_uart3rts_gpio44_vcc3018ga3_reg_ds0                     :  1;  //  8 :  8
    uint32_t sdio2clk_uart3rts_gpio44_vcc3018ga3_reg_ds1                     :  1;  //  9 :  9
    uint32_t sdio2clk_uart3rts_gpio44_vcc3018ga3_reg_ds2                     :  1;  // 10 : 10
    uint32_t sdio2clk_uart3rts_gpio44_vcc3018ga3_reg_ds3                     :  1;  // 11 : 11
    uint32_t sdio2clk_uart3rts_gpio44_vcc3018ga3_reg_pu                      :  1;  // 12 : 12
    uint32_t sdio2clk_uart3rts_gpio44_vcc3018ga3_reg_pd                      :  1;  // 13 : 13
    uint32_t sdio2clk_uart3rts_gpio44_vcc3018ga3_reg_st                      :  1;  // 14 : 14
    uint32_t _reserved38                                                     : 17;  // 31 : 15
    // 0x834
    uint32_t sdio2cmd_uart3cts_gpio45_vcc3018ga3_reg_pad_oex_en              :  1;  //  0 :  0
    uint32_t _reserved39                                                     :  3;  //  3 :  1
    uint32_t sdio2cmd_uart3cts_gpio45_vcc3018ga3_reg_pin_mux_sel             :  3;  //  6 :  4
    uint32_t _reserved40                                                     :  1;  //  7 :  7
    uint32_t sdio2cmd_uart3cts_gpio45_vcc3018ga3_reg_ds0                     :  1;  //  8 :  8
    uint32_t sdio2cmd_uart3cts_gpio45_vcc3018ga3_reg_ds1                     :  1;  //  9 :  9
    uint32_t sdio2cmd_uart3cts_gpio45_vcc3018ga3_reg_ds2                     :  1;  // 10 : 10
    uint32_t sdio2cmd_uart3cts_gpio45_vcc3018ga3_reg_ds3                     :  1;  // 11 : 11
    uint32_t sdio2cmd_uart3cts_gpio45_vcc3018ga3_reg_pu                      :  1;  // 12 : 12
    uint32_t sdio2cmd_uart3cts_gpio45_vcc3018ga3_reg_pd                      :  1;  // 13 : 13
    uint32_t sdio2cmd_uart3cts_gpio45_vcc3018ga3_reg_st                      :  1;  // 14 : 14
    uint32_t _reserved41                                                     : 17;  // 31 : 15
    // 0x838
    uint32_t sdio2d0_gpio46_vcc3018ga3_reg_pad_oex_en                        :  1;  //  0 :  0
    uint32_t _reserved42                                                     :  3;  //  3 :  1
    uint32_t sdio2d0_gpio46_vcc3018ga3_reg_pin_mux_sel                       :  3;  //  6 :  4
    uint32_t _reserved43                                                     :  1;  //  7 :  7
    uint32_t sdio2d0_gpio46_vcc3018ga3_reg_ds0                               :  1;  //  8 :  8
    uint32_t sdio2d0_gpio46_vcc3018ga3_reg_ds1                               :  1;  //  9 :  9
    uint32_t sdio2d0_gpio46_vcc3018ga3_reg_ds2                               :  1;  // 10 : 10
    uint32_t sdio2d0_gpio46_vcc3018ga3_reg_ds3                               :  1;  // 11 : 11
    uint32_t sdio2d0_gpio46_vcc3018ga3_reg_pu                                :  1;  // 12 : 12
    uint32_t sdio2d0_gpio46_vcc3018ga3_reg_pd                                :  1;  // 13 : 13
    uint32_t sdio2d0_gpio46_vcc3018ga3_reg_st                                :  1;  // 14 : 14
    uint32_t _reserved44                                                     : 17;  // 31 : 15
    // 0x83c
    uint32_t sdio2d1_gpio47_vcc3018ga3_reg_pad_oex_en                        :  1;  //  0 :  0
    uint32_t _reserved45                                                     :  3;  //  3 :  1
    uint32_t sdio2d1_gpio47_vcc3018ga3_reg_pin_mux_sel                       :  3;  //  6 :  4
    uint32_t _reserved46                                                     :  1;  //  7 :  7
    uint32_t sdio2d1_gpio47_vcc3018ga3_reg_ds0                               :  1;  //  8 :  8
    uint32_t sdio2d1_gpio47_vcc3018ga3_reg_ds1                               :  1;  //  9 :  9
    uint32_t sdio2d1_gpio47_vcc3018ga3_reg_ds2                               :  1;  // 10 : 10
    uint32_t sdio2d1_gpio47_vcc3018ga3_reg_ds3                               :  1;  // 11 : 11
    uint32_t sdio2d1_gpio47_vcc3018ga3_reg_pu                                :  1;  // 12 : 12
    uint32_t sdio2d1_gpio47_vcc3018ga3_reg_pd                                :  1;  // 13 : 13
    uint32_t sdio2d1_gpio47_vcc3018ga3_reg_st                                :  1;  // 14 : 14
    uint32_t _reserved47                                                     : 17;  // 31 : 15
    // 0x840
    uint32_t sdio2d2_uart3tx_gpio48_vcc3018ga3_reg_pad_oex_en                :  1;  //  0 :  0
    uint32_t _reserved48                                                     :  3;  //  3 :  1
    uint32_t sdio2d2_uart3tx_gpio48_vcc3018ga3_reg_pin_mux_sel               :  3;  //  6 :  4
    uint32_t _reserved49                                                     :  1;  //  7 :  7
    uint32_t sdio2d2_uart3tx_gpio48_vcc3018ga3_reg_ds0                       :  1;  //  8 :  8
    uint32_t sdio2d2_uart3tx_gpio48_vcc3018ga3_reg_ds1                       :  1;  //  9 :  9
    uint32_t sdio2d2_uart3tx_gpio48_vcc3018ga3_reg_ds2                       :  1;  // 10 : 10
    uint32_t sdio2d2_uart3tx_gpio48_vcc3018ga3_reg_ds3                       :  1;  // 11 : 11
    uint32_t sdio2d2_uart3tx_gpio48_vcc3018ga3_reg_pu                        :  1;  // 12 : 12
    uint32_t sdio2d2_uart3tx_gpio48_vcc3018ga3_reg_pd                        :  1;  // 13 : 13
    uint32_t sdio2d2_uart3tx_gpio48_vcc3018ga3_reg_st                        :  1;  // 14 : 14
    uint32_t _reserved50                                                     : 17;  // 31 : 15
    // 0x844
    uint32_t sdio2d3_uart3rx_gpio49_vcc3018ga3_reg_pad_oex_en                :  1;  //  0 :  0
    uint32_t _reserved51                                                     :  3;  //  3 :  1
    uint32_t sdio2d3_uart3rx_gpio49_vcc3018ga3_reg_pin_mux_sel               :  3;  //  6 :  4
    uint32_t _reserved52                                                     :  1;  //  7 :  7
    uint32_t sdio2d3_uart3rx_gpio49_vcc3018ga3_reg_ds0                       :  1;  //  8 :  8
    uint32_t sdio2d3_uart3rx_gpio49_vcc3018ga3_reg_ds1                       :  1;  //  9 :  9
    uint32_t sdio2d3_uart3rx_gpio49_vcc3018ga3_reg_ds2                       :  1;  // 10 : 10
    uint32_t sdio2d3_uart3rx_gpio49_vcc3018ga3_reg_ds3                       :  1;  // 11 : 11
    uint32_t sdio2d3_uart3rx_gpio49_vcc3018ga3_reg_pu                        :  1;  // 12 : 12
    uint32_t sdio2d3_uart3rx_gpio49_vcc3018ga3_reg_pd                        :  1;  // 13 : 13
    uint32_t sdio2d3_uart3rx_gpio49_vcc3018ga3_reg_st                        :  1;  // 14 : 14
    uint32_t _reserved53                                                     : 17;  // 31 : 15
    // 0x848
    uint32_t i2c2scl_gpio50_vcc3318gb1_reg_pad_oex_en                        :  1;  //  0 :  0
    uint32_t _reserved54                                                     :  3;  //  3 :  1
    uint32_t i2c2scl_gpio50_vcc3318gb1_reg_pin_mux_sel                       :  3;  //  6 :  4
    uint32_t _reserved55                                                     :  1;  //  7 :  7
    uint32_t i2c2scl_gpio50_vcc3318gb1_reg_ds0                               :  1;  //  8 :  8
    uint32_t i2c2scl_gpio50_vcc3318gb1_reg_ds1                               :  1;  //  9 :  9
    uint32_t i2c2scl_gpio50_vcc3318gb1_reg_ds2                               :  1;  // 10 : 10
    uint32_t i2c2scl_gpio50_vcc3318gb1_reg_ds3                               :  1;  // 11 : 11
    uint32_t i2c2scl_gpio50_vcc3318gb1_reg_pu                                :  1;  // 12 : 12
    uint32_t i2c2scl_gpio50_vcc3318gb1_reg_pd                                :  1;  // 13 : 13
    uint32_t i2c2scl_gpio50_vcc3318gb1_reg_st                                :  1;  // 14 : 14
    uint32_t _reserved56                                                     : 17;  // 31 : 15
    // 0x84c
    uint32_t i2c2sda_gpio51_vcc3318gb1_reg_pad_oex_en                        :  1;  //  0 :  0
    uint32_t _reserved57                                                     :  3;  //  3 :  1
    uint32_t i2c2sda_gpio51_vcc3318gb1_reg_pin_mux_sel                       :  3;  //  6 :  4
    uint32_t _reserved58                                                     :  1;  //  7 :  7
    uint32_t i2c2sda_gpio51_vcc3318gb1_reg_ds0                               :  1;  //  8 :  8
    uint32_t i2c2sda_gpio51_vcc3318gb1_reg_ds1                               :  1;  //  9 :  9
    uint32_t i2c2sda_gpio51_vcc3318gb1_reg_ds2                               :  1;  // 10 : 10
    uint32_t i2c2sda_gpio51_vcc3318gb1_reg_ds3                               :  1;  // 11 : 11
    uint32_t i2c2sda_gpio51_vcc3318gb1_reg_pu                                :  1;  // 12 : 12
    uint32_t i2c2sda_gpio51_vcc3318gb1_reg_pd                                :  1;  // 13 : 13
    uint32_t i2c2sda_gpio51_vcc3318gb1_reg_st                                :  1;  // 14 : 14
    uint32_t _reserved59                                                     : 17;  // 31 : 15
    // 0x850
    uint32_t i2c3scl_gpio52_vcc3318gb1_reg_pad_oex_en                        :  1;  //  0 :  0
    uint32_t _reserved60                                                     :  3;  //  3 :  1
    uint32_t i2c3scl_gpio52_vcc3318gb1_reg_pin_mux_sel                       :  3;  //  6 :  4
    uint32_t _reserved61                                                     :  1;  //  7 :  7
    uint32_t i2c3scl_gpio52_vcc3318gb1_reg_ds0                               :  1;  //  8 :  8
    uint32_t i2c3scl_gpio52_vcc3318gb1_reg_ds1                               :  1;  //  9 :  9
    uint32_t i2c3scl_gpio52_vcc3318gb1_reg_ds2                               :  1;  // 10 : 10
    uint32_t i2c3scl_gpio52_vcc3318gb1_reg_ds3                               :  1;  // 11 : 11
    uint32_t i2c3scl_gpio52_vcc3318gb1_reg_pu                                :  1;  // 12 : 12
    uint32_t i2c3scl_gpio52_vcc3318gb1_reg_pd                                :  1;  // 13 : 13
    uint32_t i2c3scl_gpio52_vcc3318gb1_reg_st                                :  1;  // 14 : 14
    uint32_t _reserved62                                                     : 17;  // 31 : 15
    // 0x854
    uint32_t i2c3sda_gpio53_vcc3318gb1_reg_pad_oex_en                        :  1;  //  0 :  0
    uint32_t _reserved63                                                     :  3;  //  3 :  1
    uint32_t i2c3sda_gpio53_vcc3318gb1_reg_pin_mux_sel                       :  3;  //  6 :  4
    uint32_t _reserved64                                                     :  1;  //  7 :  7
    uint32_t i2c3sda_gpio53_vcc3318gb1_reg_ds0                               :  1;  //  8 :  8
    uint32_t i2c3sda_gpio53_vcc3318gb1_reg_ds1                               :  1;  //  9 :  9
    uint32_t i2c3sda_gpio53_vcc3318gb1_reg_ds2                               :  1;  // 10 : 10
    uint32_t i2c3sda_gpio53_vcc3318gb1_reg_ds3                               :  1;  // 11 : 11
    uint32_t i2c3sda_gpio53_vcc3318gb1_reg_pu                                :  1;  // 12 : 12
    uint32_t i2c3sda_gpio53_vcc3318gb1_reg_pd                                :  1;  // 13 : 13
    uint32_t i2c3sda_gpio53_vcc3318gb1_reg_st                                :  1;  // 14 : 14
    uint32_t _reserved65                                                     : 17;  // 31 : 15
    // 0x858
    uint32_t uart1tx_gpio54_vcc3318gb2_reg_pad_oex_en                        :  1;  //  0 :  0
    uint32_t _reserved66                                                     :  3;  //  3 :  1
    uint32_t uart1tx_gpio54_vcc3318gb2_reg_pin_mux_sel                       :  3;  //  6 :  4
    uint32_t _reserved67                                                     :  1;  //  7 :  7
    uint32_t uart1tx_gpio54_vcc3318gb2_reg_ds0                               :  1;  //  8 :  8
    uint32_t uart1tx_gpio54_vcc3318gb2_reg_ds1                               :  1;  //  9 :  9
    uint32_t uart1tx_gpio54_vcc3318gb2_reg_ds2                               :  1;  // 10 : 10
    uint32_t uart1tx_gpio54_vcc3318gb2_reg_ds3                               :  1;  // 11 : 11
    uint32_t uart1tx_gpio54_vcc3318gb2_reg_pu                                :  1;  // 12 : 12
    uint32_t uart1tx_gpio54_vcc3318gb2_reg_pd                                :  1;  // 13 : 13
    uint32_t uart1tx_gpio54_vcc3318gb2_reg_st                                :  1;  // 14 : 14
    uint32_t _reserved68                                                     : 17;  // 31 : 15
    // 0x85c
    uint32_t uart1rx_gpio55_vcc3318gb2_reg_pad_oex_en                        :  1;  //  0 :  0
    uint32_t _reserved69                                                     :  3;  //  3 :  1
    uint32_t uart1rx_gpio55_vcc3318gb2_reg_pin_mux_sel                       :  3;  //  6 :  4
    uint32_t _reserved70                                                     :  1;  //  7 :  7
    uint32_t uart1rx_gpio55_vcc3318gb2_reg_ds0                               :  1;  //  8 :  8
    uint32_t uart1rx_gpio55_vcc3318gb2_reg_ds1                               :  1;  //  9 :  9
    uint32_t uart1rx_gpio55_vcc3318gb2_reg_ds2                               :  1;  // 10 : 10
    uint32_t uart1rx_gpio55_vcc3318gb2_reg_ds3                               :  1;  // 11 : 11
    uint32_t uart1rx_gpio55_vcc3318gb2_reg_pu                                :  1;  // 12 : 12
    uint32_t uart1rx_gpio55_vcc3318gb2_reg_pd                                :  1;  // 13 : 13
    uint32_t uart1rx_gpio55_vcc3318gb2_reg_st                                :  1;  // 14 : 14
    uint32_t _reserved71                                                     : 17;  // 31 : 15
    // 0x860
    uint32_t bootspiclk_i2s2mclk_gpio56_vcc18gc1_reg_pad_oex_en              :  1;  //  0 :  0
    uint32_t _reserved72                                                     :  3;  //  3 :  1
    uint32_t bootspiclk_i2s2mclk_gpio56_vcc18gc1_reg_pin_mux_sel             :  3;  //  6 :  4
    uint32_t _reserved73                                                     :  1;  //  7 :  7
    uint32_t bootspiclk_i2s2mclk_gpio56_vcc18gc1_reg_ds0                     :  1;  //  8 :  8
    uint32_t bootspiclk_i2s2mclk_gpio56_vcc18gc1_reg_ds1                     :  1;  //  9 :  9
    uint32_t bootspiclk_i2s2mclk_gpio56_vcc18gc1_reg_ds2                     :  1;  // 10 : 10
    uint32_t bootspiclk_i2s2mclk_gpio56_vcc18gc1_reg_ds3                     :  1;  // 11 : 11
    uint32_t bootspiclk_i2s2mclk_gpio56_vcc18gc1_reg_pu                      :  1;  // 12 : 12
    uint32_t bootspiclk_i2s2mclk_gpio56_vcc18gc1_reg_pd                      :  1;  // 13 : 13
    uint32_t bootspiclk_i2s2mclk_gpio56_vcc18gc1_reg_st                      :  1;  // 14 : 14
    uint32_t _reserved74                                                     : 17;  // 31 : 15
    // 0x864
    uint32_t bootspicsn_i2s2lrck_gpio57_vcc18gc1_reg_pad_oex_en              :  1;  //  0 :  0
    uint32_t _reserved75                                                     :  3;  //  3 :  1
    uint32_t bootspicsn_i2s2lrck_gpio57_vcc18gc1_reg_pin_mux_sel             :  3;  //  6 :  4
    uint32_t _reserved76                                                     :  1;  //  7 :  7
    uint32_t bootspicsn_i2s2lrck_gpio57_vcc18gc1_reg_ds0                     :  1;  //  8 :  8
    uint32_t bootspicsn_i2s2lrck_gpio57_vcc18gc1_reg_ds1                     :  1;  //  9 :  9
    uint32_t bootspicsn_i2s2lrck_gpio57_vcc18gc1_reg_ds2                     :  1;  // 10 : 10
    uint32_t bootspicsn_i2s2lrck_gpio57_vcc18gc1_reg_ds3                     :  1;  // 11 : 11
    uint32_t bootspicsn_i2s2lrck_gpio57_vcc18gc1_reg_pu                      :  1;  // 12 : 12
    uint32_t bootspicsn_i2s2lrck_gpio57_vcc18gc1_reg_pd                      :  1;  // 13 : 13
    uint32_t bootspicsn_i2s2lrck_gpio57_vcc18gc1_reg_st                      :  1;  // 14 : 14
    uint32_t _reserved77                                                     : 17;  // 31 : 15
    // 0x868
    uint32_t bootspid0_i2s2sclk_gpio58_vcc18gc1_reg_pad_oex_en               :  1;  //  0 :  0
    uint32_t _reserved78                                                     :  3;  //  3 :  1
    uint32_t bootspid0_i2s2sclk_gpio58_vcc18gc1_reg_pin_mux_sel              :  3;  //  6 :  4
    uint32_t _reserved79                                                     :  1;  //  7 :  7
    uint32_t bootspid0_i2s2sclk_gpio58_vcc18gc1_reg_ds0                      :  1;  //  8 :  8
    uint32_t bootspid0_i2s2sclk_gpio58_vcc18gc1_reg_ds1                      :  1;  //  9 :  9
    uint32_t bootspid0_i2s2sclk_gpio58_vcc18gc1_reg_ds2                      :  1;  // 10 : 10
    uint32_t bootspid0_i2s2sclk_gpio58_vcc18gc1_reg_ds3                      :  1;  // 11 : 11
    uint32_t bootspid0_i2s2sclk_gpio58_vcc18gc1_reg_pu                       :  1;  // 12 : 12
    uint32_t bootspid0_i2s2sclk_gpio58_vcc18gc1_reg_pd                       :  1;  // 13 : 13
    uint32_t bootspid0_i2s2sclk_gpio58_vcc18gc1_reg_st                       :  1;  // 14 : 14
    uint32_t _reserved80                                                     : 17;  // 31 : 15
    // 0x86c
    uint32_t bootspid1_i2s2d0_gpio59_vcc18gc1_reg_pad_oex_en                 :  1;  //  0 :  0
    uint32_t _reserved81                                                     :  3;  //  3 :  1
    uint32_t bootspid1_i2s2d0_gpio59_vcc18gc1_reg_pin_mux_sel                :  3;  //  6 :  4
    uint32_t _reserved82                                                     :  1;  //  7 :  7
    uint32_t bootspid1_i2s2d0_gpio59_vcc18gc1_reg_ds0                        :  1;  //  8 :  8
    uint32_t bootspid1_i2s2d0_gpio59_vcc18gc1_reg_ds1                        :  1;  //  9 :  9
    uint32_t bootspid1_i2s2d0_gpio59_vcc18gc1_reg_ds2                        :  1;  // 10 : 10
    uint32_t bootspid1_i2s2d0_gpio59_vcc18gc1_reg_ds3                        :  1;  // 11 : 11
    uint32_t bootspid1_i2s2d0_gpio59_vcc18gc1_reg_pu                         :  1;  // 12 : 12
    uint32_t bootspid1_i2s2d0_gpio59_vcc18gc1_reg_pd                         :  1;  // 13 : 13
    uint32_t bootspid1_i2s2d0_gpio59_vcc18gc1_reg_st                         :  1;  // 14 : 14
    uint32_t _reserved83                                                     : 17;  // 31 : 15
    // 0x870
    uint32_t bootspid2_i2s2d1_gpio60_vcc18gc1_reg_pad_oex_en                 :  1;  //  0 :  0
    uint32_t _reserved84                                                     :  3;  //  3 :  1
    uint32_t bootspid2_i2s2d1_gpio60_vcc18gc1_reg_pin_mux_sel                :  3;  //  6 :  4
    uint32_t _reserved85                                                     :  1;  //  7 :  7
    uint32_t bootspid2_i2s2d1_gpio60_vcc18gc1_reg_ds0                        :  1;  //  8 :  8
    uint32_t bootspid2_i2s2d1_gpio60_vcc18gc1_reg_ds1                        :  1;  //  9 :  9
    uint32_t bootspid2_i2s2d1_gpio60_vcc18gc1_reg_ds2                        :  1;  // 10 : 10
    uint32_t bootspid2_i2s2d1_gpio60_vcc18gc1_reg_ds3                        :  1;  // 11 : 11
    uint32_t bootspid2_i2s2d1_gpio60_vcc18gc1_reg_pu                         :  1;  // 12 : 12
    uint32_t bootspid2_i2s2d1_gpio60_vcc18gc1_reg_pd                         :  1;  // 13 : 13
    uint32_t bootspid2_i2s2d1_gpio60_vcc18gc1_reg_st                         :  1;  // 14 : 14
    uint32_t _reserved86                                                     : 17;  // 31 : 15
    // 0x874
    uint32_t bootspid3_gpio61_vcc18gc1_reg_pad_oex_en                        :  1;  //  0 :  0
    uint32_t _reserved87                                                     :  3;  //  3 :  1
    uint32_t bootspid3_gpio61_vcc18gc1_reg_pin_mux_sel                       :  3;  //  6 :  4
    uint32_t _reserved88                                                     :  1;  //  7 :  7
    uint32_t bootspid3_gpio61_vcc18gc1_reg_ds0                               :  1;  //  8 :  8
    uint32_t bootspid3_gpio61_vcc18gc1_reg_ds1                               :  1;  //  9 :  9
    uint32_t bootspid3_gpio61_vcc18gc1_reg_ds2                               :  1;  // 10 : 10
    uint32_t bootspid3_gpio61_vcc18gc1_reg_ds3                               :  1;  // 11 : 11
    uint32_t bootspid3_gpio61_vcc18gc1_reg_pu                                :  1;  // 12 : 12
    uint32_t bootspid3_gpio61_vcc18gc1_reg_pd                                :  1;  // 13 : 13
    uint32_t bootspid3_gpio61_vcc18gc1_reg_st                                :  1;  // 14 : 14
    uint32_t _reserved89                                                     : 17;  // 31 : 15
    // 0x878
    uint32_t i2c1scl_gpio62_vcc18gc1_reg_pad_oex_en                          :  1;  //  0 :  0
    uint32_t _reserved90                                                     :  3;  //  3 :  1
    uint32_t i2c1scl_gpio62_vcc18gc1_reg_pin_mux_sel                         :  3;  //  6 :  4
    uint32_t _reserved91                                                     :  1;  //  7 :  7
    uint32_t i2c1scl_gpio62_vcc18gc1_reg_ds0                                 :  1;  //  8 :  8
    uint32_t i2c1scl_gpio62_vcc18gc1_reg_ds1                                 :  1;  //  9 :  9
    uint32_t i2c1scl_gpio62_vcc18gc1_reg_ds2                                 :  1;  // 10 : 10
    uint32_t i2c1scl_gpio62_vcc18gc1_reg_ds3                                 :  1;  // 11 : 11
    uint32_t i2c1scl_gpio62_vcc18gc1_reg_pu                                  :  1;  // 12 : 12
    uint32_t i2c1scl_gpio62_vcc18gc1_reg_pd                                  :  1;  // 13 : 13
    uint32_t i2c1scl_gpio62_vcc18gc1_reg_st                                  :  1;  // 14 : 14
    uint32_t _reserved92                                                     : 17;  // 31 : 15
    // 0x87c
    uint32_t i2c1sda_gpio63_vcc18gc1_reg_pad_oex_en                          :  1;  //  0 :  0
    uint32_t _reserved93                                                     :  3;  //  3 :  1
    uint32_t i2c1sda_gpio63_vcc18gc1_reg_pin_mux_sel                         :  3;  //  6 :  4
    uint32_t _reserved94                                                     :  1;  //  7 :  7
    uint32_t i2c1sda_gpio63_vcc18gc1_reg_ds0                                 :  1;  //  8 :  8
    uint32_t i2c1sda_gpio63_vcc18gc1_reg_ds1                                 :  1;  //  9 :  9
    uint32_t i2c1sda_gpio63_vcc18gc1_reg_ds2                                 :  1;  // 10 : 10
    uint32_t i2c1sda_gpio63_vcc18gc1_reg_ds3                                 :  1;  // 11 : 11
    uint32_t i2c1sda_gpio63_vcc18gc1_reg_pu                                  :  1;  // 12 : 12
    uint32_t i2c1sda_gpio63_vcc18gc1_reg_pd                                  :  1;  // 13 : 13
    uint32_t i2c1sda_gpio63_vcc18gc1_reg_st                                  :  1;  // 14 : 14
    uint32_t _reserved95                                                     : 17;  // 31 : 15
} peri0_pinmux_reg;

#define PERI0_EMMC1      ((volatile peri0_emmc1*     )PERI0_EMMC1_ADDR     )
#define PERI0_SDIO2      ((volatile peri0_sdio2*     )PERI0_SDIO2_ADDR     )
#define PERI0_DMA        ((volatile peri0_dma_hs*    )PERI0_DMA_HS_ADDR    )
#define PERI0_CLK_EN     ((volatile peri0_clk_en*    )PERI0_CLK_EN_ADDR    )
#define PERI0_REMAP      ((volatile peri0_remap*     )PERI0_REMAP_ADDR     )
#define PERI0_PINMUX_REG ((volatile peri0_pinmux_reg*)PERI0_PINMUX_REG_ADDR)

#endif // __PERI0_REGS_H__

// vim:set ts=4 sw=4 et fenc=utf-8 fdm=marker:
