<wbdevice author="M. Kreider" version="0.0.1">
   
   <clockdomain name="sys"></clockdomain>

   <generic name="channels" type="natural" default="16" comment="Input channels"></generic> 
    
   <slaveinterface name="data" data="32" type="pipelined" pages="channels">          
      <sdb vendorID="GSI" productID="0x12040D01" version="1" date="auto" name="Wishbone DMA Master"></sdb>
      <registers>
           <reg   name="ch_qty"     read="yes"              mask="0b11111"    reset="channels"                                            comment="Individually controllable flag bits"></reg>
           <reg   name="ch_sel"     read="yes"  write="yes" bits="8"          selector="yes" address="0x20"                               comment="Channel select register"></reg>
           <reg   name="clear_fifo"             write="yes" bits="1"          paged="yes"    address="0x100" autostall='yes' pulse='yes'  comment="Clears Fifo"></reg>
           <reg   name="ts_out"     read="yes"  drive="yes" bits="64"         paged="yes"    flags="yes"                                  comment="Timestamp fifos in. Use RD flag to pop"></reg>
           <reg   name="cnt"        read="yes"  drive="yes" mask="0xffff"     paged="yes"                                                 comment="Shows channel timestamp count"></reg>
           <reg   name="ts_flags"   read="yes"  write="yes" bits="flags"      paged="yes"                                                 comment="timestamp channel flagbits"></reg>
      </registers>
   </slaveinterface>


</wbdevice>
