static void F_1 ( struct V_1 * V_2 , bool V_3 )\r\n{\r\nstruct V_4 * V_5 = V_2 -> V_6 -> V_7 ;\r\nstruct V_8 * V_8 = F_2 ( V_2 ) ;\r\nT_1 V_9 ;\r\nif ( F_3 ( V_5 ) ) {\r\nV_9 = F_4 ( V_10 + V_8 -> V_11 ) ;\r\nif ( V_3 )\r\nV_9 |= V_12 ;\r\nelse\r\nV_9 &= ~ V_12 ;\r\nF_5 ( V_10 + V_8 -> V_11 , V_9 ) ;\r\n} else if ( F_6 ( V_5 ) ) {\r\nV_9 = F_4 ( V_13 + V_8 -> V_11 ) ;\r\nif ( V_3 )\r\nV_9 |= V_14 ;\r\nelse\r\nV_9 &= ~ V_14 ;\r\nF_5 ( V_13 + V_8 -> V_11 , V_9 ) ;\r\n} else {\r\nV_9 = F_4 ( V_15 + V_8 -> V_11 ) ;\r\nif ( V_3 )\r\nV_9 |= V_16 ;\r\nelse\r\nV_9 &= ~ V_16 ;\r\nF_5 ( V_15 + V_8 -> V_11 , V_9 ) ;\r\n}\r\n}\r\nstatic void F_7 ( struct V_1 * V_2 )\r\n{\r\nstruct V_8 * V_8 = F_2 ( V_2 ) ;\r\nstruct V_4 * V_5 = V_2 -> V_6 -> V_7 ;\r\nif ( F_3 ( V_5 ) ) {\r\nF_8 ( V_17 + V_8 -> V_11 ,\r\nF_9 ( V_18 ) |\r\nF_10 ( V_19 ) ) ;\r\n} else if ( F_6 ( V_5 ) ) {\r\nF_8 ( V_20 + V_8 -> V_11 ,\r\n( V_21 << V_22 ) ) ;\r\n} else {\r\nT_2 V_23 ;\r\nswitch ( V_8 -> V_24 ) {\r\ncase 0 :\r\nV_23 = V_25 ;\r\nbreak;\r\ncase 1 :\r\nV_23 = V_26 ;\r\nbreak;\r\ndefault:\r\nreturn;\r\n}\r\nF_8 ( V_23 , F_11 ( V_23 ) & ~ V_27 ) ;\r\n}\r\n}\r\nstatic void F_12 ( struct V_1 * V_2 )\r\n{\r\nstruct V_8 * V_8 = F_2 ( V_2 ) ;\r\nstruct V_4 * V_5 = V_2 -> V_6 -> V_7 ;\r\nif ( F_3 ( V_5 ) ) {\r\nF_5 ( V_28 , V_17 + V_8 -> V_11 ) ;\r\nF_5 ( V_29 , V_30 |\r\nF_9 ( V_18 ) |\r\nF_10 ( V_19 ) ) ;\r\n} else if ( F_6 ( V_5 ) ) {\r\nF_5 ( V_28 , V_20 + V_8 -> V_11 ) ;\r\nF_5 ( V_29 , V_31 |\r\n( V_21 << V_22 ) ) ;\r\n} else {\r\nswitch ( V_8 -> V_24 ) {\r\ncase 0 :\r\nF_5 ( V_28 , V_25 ) ;\r\nbreak;\r\ncase 1 :\r\nF_5 ( V_28 , V_26 ) ;\r\nbreak;\r\ndefault:\r\nreturn;\r\n}\r\nF_13 ( V_29 , ( V_27 |\r\n( V_32 << V_33 ) ) ,\r\n~ ( V_27 | V_34 ) ) ;\r\n}\r\n}\r\nstatic int F_14 ( struct V_1 * V_2 , int V_35 , int V_36 )\r\n{\r\nstruct V_8 * V_8 = F_2 ( V_2 ) ;\r\nstruct V_4 * V_5 = V_2 -> V_6 -> V_7 ;\r\nint V_37 = 0 , V_38 = 0 ;\r\nint V_39 = V_8 -> V_40 ;\r\nif ( F_6 ( V_5 ) ) {\r\nV_35 += V_2 -> V_35 ;\r\nV_36 += V_2 -> V_36 ;\r\n}\r\nF_15 ( L_1 , V_35 , V_36 , V_2 -> V_35 , V_2 -> V_36 ) ;\r\nif ( V_35 < 0 ) {\r\nV_37 = F_16 ( - V_35 , V_8 -> V_41 - 1 ) ;\r\nV_35 = 0 ;\r\n}\r\nif ( V_36 < 0 ) {\r\nV_38 = F_16 ( - V_36 , V_8 -> V_42 - 1 ) ;\r\nV_36 = 0 ;\r\n}\r\nif ( F_6 ( V_5 ) && ! F_17 ( V_5 ) ) {\r\nint V_43 = 0 ;\r\nstruct V_1 * V_44 ;\r\nF_18 (crtc_p, &crtc->dev->mode_config.crtc_list, head) {\r\nif ( V_44 -> V_45 )\r\nV_43 ++ ;\r\n}\r\nif ( V_43 > 1 ) {\r\nint V_46 , V_47 ;\r\nV_46 = V_35 - V_37 + V_39 ;\r\nV_47 = V_2 -> V_35 + V_2 -> V_48 . V_49 ;\r\nif ( V_46 >= V_47 ) {\r\nV_39 = V_39 - ( V_46 - V_47 ) ;\r\nif ( ! ( V_47 & 0x7f ) )\r\nV_39 -- ;\r\n} else {\r\nif ( ! ( V_46 & 0x7f ) )\r\nV_39 -- ;\r\n}\r\nif ( V_39 <= 0 ) {\r\nV_39 = 1 ;\r\nV_46 = V_35 - V_37 + V_39 ;\r\nif ( ! ( V_46 & 0x7f ) ) {\r\nV_35 -- ;\r\nF_19 ( V_35 < 0 ) ;\r\n}\r\n}\r\n}\r\n}\r\nif ( F_3 ( V_5 ) ) {\r\nF_5 ( V_50 + V_8 -> V_11 , ( V_35 << 16 ) | V_36 ) ;\r\nF_5 ( V_51 + V_8 -> V_11 , ( V_37 << 16 ) | V_38 ) ;\r\nF_5 ( V_52 + V_8 -> V_11 ,\r\n( ( V_39 - 1 ) << 16 ) | ( V_8 -> V_53 - 1 ) ) ;\r\n} else if ( F_6 ( V_5 ) ) {\r\nF_5 ( V_54 + V_8 -> V_11 , ( V_35 << 16 ) | V_36 ) ;\r\nF_5 ( V_55 + V_8 -> V_11 , ( V_37 << 16 ) | V_38 ) ;\r\nF_5 ( V_56 + V_8 -> V_11 ,\r\n( ( V_39 - 1 ) << 16 ) | ( V_8 -> V_53 - 1 ) ) ;\r\n} else {\r\nif ( V_2 -> V_48 . V_57 & V_58 )\r\nV_36 *= 2 ;\r\nF_5 ( V_59 + V_8 -> V_11 ,\r\n( V_16\r\n| ( V_37 << 16 )\r\n| V_38 ) ) ;\r\nF_5 ( V_60 + V_8 -> V_11 ,\r\n( V_16\r\n| ( V_35 << 16 )\r\n| V_36 ) ) ;\r\nF_5 ( V_15 + V_8 -> V_11 , ( V_8 -> V_61 +\r\n( V_38 * 256 ) ) ) ;\r\n}\r\nV_8 -> V_62 = V_35 ;\r\nV_8 -> V_63 = V_36 ;\r\nreturn 0 ;\r\n}\r\nint F_20 ( struct V_1 * V_2 ,\r\nint V_35 , int V_36 )\r\n{\r\nint V_64 ;\r\nF_1 ( V_2 , true ) ;\r\nV_64 = F_14 ( V_2 , V_35 , V_36 ) ;\r\nF_1 ( V_2 , false ) ;\r\nreturn V_64 ;\r\n}\r\nstatic int F_21 ( struct V_1 * V_2 , struct V_65 * V_66 )\r\n{\r\nstruct V_8 * V_8 = F_2 ( V_2 ) ;\r\nstruct V_4 * V_5 = V_2 -> V_6 -> V_7 ;\r\nstruct V_67 * V_68 = F_22 ( V_66 ) ;\r\nT_3 V_69 ;\r\nint V_64 ;\r\nV_64 = F_23 ( V_68 , false ) ;\r\nif ( F_24 ( V_64 != 0 ) )\r\ngoto V_70;\r\nV_64 = F_25 ( V_68 , V_71 ,\r\nF_6 ( V_5 ) ? 0 : 1 << 27 ,\r\n& V_69 ) ;\r\nF_26 ( V_68 ) ;\r\nif ( V_64 )\r\ngoto V_70;\r\nif ( F_3 ( V_5 ) ) {\r\nF_5 ( V_72 + V_8 -> V_11 ,\r\nF_27 ( V_69 ) ) ;\r\nF_5 ( V_73 + V_8 -> V_11 ,\r\nV_69 & 0xffffffff ) ;\r\n} else if ( F_6 ( V_5 ) ) {\r\nif ( V_5 -> V_74 >= V_75 ) {\r\nif ( V_8 -> V_24 )\r\nF_5 ( V_76 , F_27 ( V_69 ) ) ;\r\nelse\r\nF_5 ( V_77 , F_27 ( V_69 ) ) ;\r\n}\r\nF_5 ( V_78 + V_8 -> V_11 ,\r\nV_69 & 0xffffffff ) ;\r\n} else {\r\nV_8 -> V_61 = V_69 - V_8 -> V_79 ;\r\nF_5 ( V_15 + V_8 -> V_11 , V_8 -> V_61 ) ;\r\n}\r\nreturn 0 ;\r\nV_70:\r\nF_28 ( V_66 ) ;\r\nreturn V_64 ;\r\n}\r\nint F_29 ( struct V_1 * V_2 ,\r\nstruct V_80 * V_81 ,\r\nT_1 V_82 ,\r\nT_1 V_83 ,\r\nT_1 V_84 ,\r\nT_4 V_85 ,\r\nT_4 V_86 )\r\n{\r\nstruct V_8 * V_8 = F_2 ( V_2 ) ;\r\nstruct V_65 * V_66 ;\r\nint V_64 ;\r\nif ( ! V_82 ) {\r\nF_7 ( V_2 ) ;\r\nV_66 = NULL ;\r\ngoto V_87;\r\n}\r\nif ( ( V_83 > V_8 -> V_41 ) ||\r\n( V_84 > V_8 -> V_42 ) ) {\r\nF_30 ( L_2 , V_83 , V_84 ) ;\r\nreturn - V_88 ;\r\n}\r\nV_66 = F_31 ( V_2 -> V_6 , V_81 , V_82 ) ;\r\nif ( ! V_66 ) {\r\nF_30 ( L_3 , V_82 , V_8 -> V_24 ) ;\r\nreturn - V_89 ;\r\n}\r\nV_8 -> V_40 = V_83 ;\r\nV_8 -> V_53 = V_84 ;\r\nF_1 ( V_2 , true ) ;\r\nif ( V_85 != V_8 -> V_90 ||\r\nV_86 != V_8 -> V_91 ) {\r\nint V_35 , V_36 ;\r\nV_35 = V_8 -> V_62 + V_8 -> V_90 - V_85 ;\r\nV_36 = V_8 -> V_63 + V_8 -> V_91 - V_86 ;\r\nF_14 ( V_2 , V_35 , V_36 ) ;\r\nV_8 -> V_90 = V_85 ;\r\nV_8 -> V_91 = V_86 ;\r\n}\r\nV_64 = F_21 ( V_2 , V_66 ) ;\r\nif ( V_64 )\r\nF_30 ( L_4 ,\r\nV_64 ) ;\r\nelse\r\nF_12 ( V_2 ) ;\r\nF_1 ( V_2 , false ) ;\r\nV_87:\r\nif ( V_8 -> V_92 ) {\r\nstruct V_67 * V_68 = F_22 ( V_8 -> V_92 ) ;\r\nV_64 = F_23 ( V_68 , false ) ;\r\nif ( F_32 ( V_64 == 0 ) ) {\r\nF_33 ( V_68 ) ;\r\nF_26 ( V_68 ) ;\r\n}\r\nif ( V_8 -> V_92 != V_66 )\r\nF_28 ( V_8 -> V_92 ) ;\r\n}\r\nV_8 -> V_92 = V_66 ;\r\nreturn 0 ;\r\n}\r\nvoid F_34 ( struct V_1 * V_2 )\r\n{\r\nstruct V_8 * V_8 = F_2 ( V_2 ) ;\r\nint V_64 ;\r\nif ( V_8 -> V_92 ) {\r\nF_1 ( V_2 , true ) ;\r\nF_14 ( V_2 , V_8 -> V_62 ,\r\nV_8 -> V_63 ) ;\r\nV_64 = F_21 ( V_2 , V_8 -> V_92 ) ;\r\nif ( V_64 )\r\nF_30 ( L_5\r\nL_6 , V_64 ) ;\r\nelse\r\nF_12 ( V_2 ) ;\r\nF_1 ( V_2 , false ) ;\r\n}\r\n}
