
MotorControlStepper.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008490  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007dc  08008660  08008660  00018660  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008e3c  08008e3c  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  08008e3c  08008e3c  00018e3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008e44  08008e44  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008e44  08008e44  00018e44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008e48  08008e48  00018e48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  08008e4c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000330  200001e4  08009030  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000514  08009030  00020514  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e9d1  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e63  00000000  00000000  0002ebe5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d40  00000000  00000000  00030a48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c88  00000000  00000000  00031788  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022766  00000000  00000000  00032410  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014228  00000000  00000000  00054b76  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d2776  00000000  00000000  00068d9e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0013b514  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004984  00000000  00000000  0013b564  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001e4 	.word	0x200001e4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08008648 	.word	0x08008648

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e8 	.word	0x200001e8
 800020c:	08008648 	.word	0x08008648

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b974 	b.w	8000f88 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	468e      	mov	lr, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d14d      	bne.n	8000d62 <__udivmoddi4+0xaa>
 8000cc6:	428a      	cmp	r2, r1
 8000cc8:	4694      	mov	ip, r2
 8000cca:	d969      	bls.n	8000da0 <__udivmoddi4+0xe8>
 8000ccc:	fab2 f282 	clz	r2, r2
 8000cd0:	b152      	cbz	r2, 8000ce8 <__udivmoddi4+0x30>
 8000cd2:	fa01 f302 	lsl.w	r3, r1, r2
 8000cd6:	f1c2 0120 	rsb	r1, r2, #32
 8000cda:	fa20 f101 	lsr.w	r1, r0, r1
 8000cde:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ce2:	ea41 0e03 	orr.w	lr, r1, r3
 8000ce6:	4094      	lsls	r4, r2
 8000ce8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cec:	0c21      	lsrs	r1, r4, #16
 8000cee:	fbbe f6f8 	udiv	r6, lr, r8
 8000cf2:	fa1f f78c 	uxth.w	r7, ip
 8000cf6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cfa:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cfe:	fb06 f107 	mul.w	r1, r6, r7
 8000d02:	4299      	cmp	r1, r3
 8000d04:	d90a      	bls.n	8000d1c <__udivmoddi4+0x64>
 8000d06:	eb1c 0303 	adds.w	r3, ip, r3
 8000d0a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d0e:	f080 811f 	bcs.w	8000f50 <__udivmoddi4+0x298>
 8000d12:	4299      	cmp	r1, r3
 8000d14:	f240 811c 	bls.w	8000f50 <__udivmoddi4+0x298>
 8000d18:	3e02      	subs	r6, #2
 8000d1a:	4463      	add	r3, ip
 8000d1c:	1a5b      	subs	r3, r3, r1
 8000d1e:	b2a4      	uxth	r4, r4
 8000d20:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d24:	fb08 3310 	mls	r3, r8, r0, r3
 8000d28:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d2c:	fb00 f707 	mul.w	r7, r0, r7
 8000d30:	42a7      	cmp	r7, r4
 8000d32:	d90a      	bls.n	8000d4a <__udivmoddi4+0x92>
 8000d34:	eb1c 0404 	adds.w	r4, ip, r4
 8000d38:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d3c:	f080 810a 	bcs.w	8000f54 <__udivmoddi4+0x29c>
 8000d40:	42a7      	cmp	r7, r4
 8000d42:	f240 8107 	bls.w	8000f54 <__udivmoddi4+0x29c>
 8000d46:	4464      	add	r4, ip
 8000d48:	3802      	subs	r0, #2
 8000d4a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d4e:	1be4      	subs	r4, r4, r7
 8000d50:	2600      	movs	r6, #0
 8000d52:	b11d      	cbz	r5, 8000d5c <__udivmoddi4+0xa4>
 8000d54:	40d4      	lsrs	r4, r2
 8000d56:	2300      	movs	r3, #0
 8000d58:	e9c5 4300 	strd	r4, r3, [r5]
 8000d5c:	4631      	mov	r1, r6
 8000d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d909      	bls.n	8000d7a <__udivmoddi4+0xc2>
 8000d66:	2d00      	cmp	r5, #0
 8000d68:	f000 80ef 	beq.w	8000f4a <__udivmoddi4+0x292>
 8000d6c:	2600      	movs	r6, #0
 8000d6e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d72:	4630      	mov	r0, r6
 8000d74:	4631      	mov	r1, r6
 8000d76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7a:	fab3 f683 	clz	r6, r3
 8000d7e:	2e00      	cmp	r6, #0
 8000d80:	d14a      	bne.n	8000e18 <__udivmoddi4+0x160>
 8000d82:	428b      	cmp	r3, r1
 8000d84:	d302      	bcc.n	8000d8c <__udivmoddi4+0xd4>
 8000d86:	4282      	cmp	r2, r0
 8000d88:	f200 80f9 	bhi.w	8000f7e <__udivmoddi4+0x2c6>
 8000d8c:	1a84      	subs	r4, r0, r2
 8000d8e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d92:	2001      	movs	r0, #1
 8000d94:	469e      	mov	lr, r3
 8000d96:	2d00      	cmp	r5, #0
 8000d98:	d0e0      	beq.n	8000d5c <__udivmoddi4+0xa4>
 8000d9a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d9e:	e7dd      	b.n	8000d5c <__udivmoddi4+0xa4>
 8000da0:	b902      	cbnz	r2, 8000da4 <__udivmoddi4+0xec>
 8000da2:	deff      	udf	#255	; 0xff
 8000da4:	fab2 f282 	clz	r2, r2
 8000da8:	2a00      	cmp	r2, #0
 8000daa:	f040 8092 	bne.w	8000ed2 <__udivmoddi4+0x21a>
 8000dae:	eba1 010c 	sub.w	r1, r1, ip
 8000db2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000db6:	fa1f fe8c 	uxth.w	lr, ip
 8000dba:	2601      	movs	r6, #1
 8000dbc:	0c20      	lsrs	r0, r4, #16
 8000dbe:	fbb1 f3f7 	udiv	r3, r1, r7
 8000dc2:	fb07 1113 	mls	r1, r7, r3, r1
 8000dc6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dca:	fb0e f003 	mul.w	r0, lr, r3
 8000dce:	4288      	cmp	r0, r1
 8000dd0:	d908      	bls.n	8000de4 <__udivmoddi4+0x12c>
 8000dd2:	eb1c 0101 	adds.w	r1, ip, r1
 8000dd6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000dda:	d202      	bcs.n	8000de2 <__udivmoddi4+0x12a>
 8000ddc:	4288      	cmp	r0, r1
 8000dde:	f200 80cb 	bhi.w	8000f78 <__udivmoddi4+0x2c0>
 8000de2:	4643      	mov	r3, r8
 8000de4:	1a09      	subs	r1, r1, r0
 8000de6:	b2a4      	uxth	r4, r4
 8000de8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dec:	fb07 1110 	mls	r1, r7, r0, r1
 8000df0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000df4:	fb0e fe00 	mul.w	lr, lr, r0
 8000df8:	45a6      	cmp	lr, r4
 8000dfa:	d908      	bls.n	8000e0e <__udivmoddi4+0x156>
 8000dfc:	eb1c 0404 	adds.w	r4, ip, r4
 8000e00:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e04:	d202      	bcs.n	8000e0c <__udivmoddi4+0x154>
 8000e06:	45a6      	cmp	lr, r4
 8000e08:	f200 80bb 	bhi.w	8000f82 <__udivmoddi4+0x2ca>
 8000e0c:	4608      	mov	r0, r1
 8000e0e:	eba4 040e 	sub.w	r4, r4, lr
 8000e12:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e16:	e79c      	b.n	8000d52 <__udivmoddi4+0x9a>
 8000e18:	f1c6 0720 	rsb	r7, r6, #32
 8000e1c:	40b3      	lsls	r3, r6
 8000e1e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e22:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e26:	fa20 f407 	lsr.w	r4, r0, r7
 8000e2a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e2e:	431c      	orrs	r4, r3
 8000e30:	40f9      	lsrs	r1, r7
 8000e32:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e36:	fa00 f306 	lsl.w	r3, r0, r6
 8000e3a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e3e:	0c20      	lsrs	r0, r4, #16
 8000e40:	fa1f fe8c 	uxth.w	lr, ip
 8000e44:	fb09 1118 	mls	r1, r9, r8, r1
 8000e48:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e4c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e50:	4288      	cmp	r0, r1
 8000e52:	fa02 f206 	lsl.w	r2, r2, r6
 8000e56:	d90b      	bls.n	8000e70 <__udivmoddi4+0x1b8>
 8000e58:	eb1c 0101 	adds.w	r1, ip, r1
 8000e5c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e60:	f080 8088 	bcs.w	8000f74 <__udivmoddi4+0x2bc>
 8000e64:	4288      	cmp	r0, r1
 8000e66:	f240 8085 	bls.w	8000f74 <__udivmoddi4+0x2bc>
 8000e6a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e6e:	4461      	add	r1, ip
 8000e70:	1a09      	subs	r1, r1, r0
 8000e72:	b2a4      	uxth	r4, r4
 8000e74:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e78:	fb09 1110 	mls	r1, r9, r0, r1
 8000e7c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e80:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e84:	458e      	cmp	lr, r1
 8000e86:	d908      	bls.n	8000e9a <__udivmoddi4+0x1e2>
 8000e88:	eb1c 0101 	adds.w	r1, ip, r1
 8000e8c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e90:	d26c      	bcs.n	8000f6c <__udivmoddi4+0x2b4>
 8000e92:	458e      	cmp	lr, r1
 8000e94:	d96a      	bls.n	8000f6c <__udivmoddi4+0x2b4>
 8000e96:	3802      	subs	r0, #2
 8000e98:	4461      	add	r1, ip
 8000e9a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e9e:	fba0 9402 	umull	r9, r4, r0, r2
 8000ea2:	eba1 010e 	sub.w	r1, r1, lr
 8000ea6:	42a1      	cmp	r1, r4
 8000ea8:	46c8      	mov	r8, r9
 8000eaa:	46a6      	mov	lr, r4
 8000eac:	d356      	bcc.n	8000f5c <__udivmoddi4+0x2a4>
 8000eae:	d053      	beq.n	8000f58 <__udivmoddi4+0x2a0>
 8000eb0:	b15d      	cbz	r5, 8000eca <__udivmoddi4+0x212>
 8000eb2:	ebb3 0208 	subs.w	r2, r3, r8
 8000eb6:	eb61 010e 	sbc.w	r1, r1, lr
 8000eba:	fa01 f707 	lsl.w	r7, r1, r7
 8000ebe:	fa22 f306 	lsr.w	r3, r2, r6
 8000ec2:	40f1      	lsrs	r1, r6
 8000ec4:	431f      	orrs	r7, r3
 8000ec6:	e9c5 7100 	strd	r7, r1, [r5]
 8000eca:	2600      	movs	r6, #0
 8000ecc:	4631      	mov	r1, r6
 8000ece:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ed2:	f1c2 0320 	rsb	r3, r2, #32
 8000ed6:	40d8      	lsrs	r0, r3
 8000ed8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000edc:	fa21 f303 	lsr.w	r3, r1, r3
 8000ee0:	4091      	lsls	r1, r2
 8000ee2:	4301      	orrs	r1, r0
 8000ee4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ee8:	fa1f fe8c 	uxth.w	lr, ip
 8000eec:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ef0:	fb07 3610 	mls	r6, r7, r0, r3
 8000ef4:	0c0b      	lsrs	r3, r1, #16
 8000ef6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000efa:	fb00 f60e 	mul.w	r6, r0, lr
 8000efe:	429e      	cmp	r6, r3
 8000f00:	fa04 f402 	lsl.w	r4, r4, r2
 8000f04:	d908      	bls.n	8000f18 <__udivmoddi4+0x260>
 8000f06:	eb1c 0303 	adds.w	r3, ip, r3
 8000f0a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f0e:	d22f      	bcs.n	8000f70 <__udivmoddi4+0x2b8>
 8000f10:	429e      	cmp	r6, r3
 8000f12:	d92d      	bls.n	8000f70 <__udivmoddi4+0x2b8>
 8000f14:	3802      	subs	r0, #2
 8000f16:	4463      	add	r3, ip
 8000f18:	1b9b      	subs	r3, r3, r6
 8000f1a:	b289      	uxth	r1, r1
 8000f1c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f20:	fb07 3316 	mls	r3, r7, r6, r3
 8000f24:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f28:	fb06 f30e 	mul.w	r3, r6, lr
 8000f2c:	428b      	cmp	r3, r1
 8000f2e:	d908      	bls.n	8000f42 <__udivmoddi4+0x28a>
 8000f30:	eb1c 0101 	adds.w	r1, ip, r1
 8000f34:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f38:	d216      	bcs.n	8000f68 <__udivmoddi4+0x2b0>
 8000f3a:	428b      	cmp	r3, r1
 8000f3c:	d914      	bls.n	8000f68 <__udivmoddi4+0x2b0>
 8000f3e:	3e02      	subs	r6, #2
 8000f40:	4461      	add	r1, ip
 8000f42:	1ac9      	subs	r1, r1, r3
 8000f44:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f48:	e738      	b.n	8000dbc <__udivmoddi4+0x104>
 8000f4a:	462e      	mov	r6, r5
 8000f4c:	4628      	mov	r0, r5
 8000f4e:	e705      	b.n	8000d5c <__udivmoddi4+0xa4>
 8000f50:	4606      	mov	r6, r0
 8000f52:	e6e3      	b.n	8000d1c <__udivmoddi4+0x64>
 8000f54:	4618      	mov	r0, r3
 8000f56:	e6f8      	b.n	8000d4a <__udivmoddi4+0x92>
 8000f58:	454b      	cmp	r3, r9
 8000f5a:	d2a9      	bcs.n	8000eb0 <__udivmoddi4+0x1f8>
 8000f5c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f60:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f64:	3801      	subs	r0, #1
 8000f66:	e7a3      	b.n	8000eb0 <__udivmoddi4+0x1f8>
 8000f68:	4646      	mov	r6, r8
 8000f6a:	e7ea      	b.n	8000f42 <__udivmoddi4+0x28a>
 8000f6c:	4620      	mov	r0, r4
 8000f6e:	e794      	b.n	8000e9a <__udivmoddi4+0x1e2>
 8000f70:	4640      	mov	r0, r8
 8000f72:	e7d1      	b.n	8000f18 <__udivmoddi4+0x260>
 8000f74:	46d0      	mov	r8, sl
 8000f76:	e77b      	b.n	8000e70 <__udivmoddi4+0x1b8>
 8000f78:	3b02      	subs	r3, #2
 8000f7a:	4461      	add	r1, ip
 8000f7c:	e732      	b.n	8000de4 <__udivmoddi4+0x12c>
 8000f7e:	4630      	mov	r0, r6
 8000f80:	e709      	b.n	8000d96 <__udivmoddi4+0xde>
 8000f82:	4464      	add	r4, ip
 8000f84:	3802      	subs	r0, #2
 8000f86:	e742      	b.n	8000e0e <__udivmoddi4+0x156>

08000f88 <__aeabi_idiv0>:
 8000f88:	4770      	bx	lr
 8000f8a:	bf00      	nop

08000f8c <StepperMotor_Init>:
    {0, 0, 0, 1},   // Step 7
    {1, 0, 0, 1}    // Step 8
};

// Inizializza il motore stepper
void StepperMotor_Init(StepperMotor* motor) {
 8000f8c:	b480      	push	{r7}
 8000f8e:	b083      	sub	sp, #12
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
    motor->in1Port = IN1_PhaseA_GPIO_Port;
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	4a10      	ldr	r2, [pc, #64]	; (8000fd8 <StepperMotor_Init+0x4c>)
 8000f98:	601a      	str	r2, [r3, #0]
    motor->in1Pin = IN1_PhaseA_Pin;
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	2210      	movs	r2, #16
 8000f9e:	809a      	strh	r2, [r3, #4]
    motor->in2Port = IN1_PhaseB_GPIO_Port;
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	4a0e      	ldr	r2, [pc, #56]	; (8000fdc <StepperMotor_Init+0x50>)
 8000fa4:	609a      	str	r2, [r3, #8]
    motor->in2Pin = IN1_PhaseB_Pin;
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	2280      	movs	r2, #128	; 0x80
 8000faa:	819a      	strh	r2, [r3, #12]
    motor->in3Port = IN2_PhaseA_GPIO_Port;
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	4a0a      	ldr	r2, [pc, #40]	; (8000fd8 <StepperMotor_Init+0x4c>)
 8000fb0:	611a      	str	r2, [r3, #16]
    motor->in3Pin = IN2_PhaseA_Pin;
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000fb8:	829a      	strh	r2, [r3, #20]
    motor->in4Port = IN2_PhaseB_GPIO_Port;
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	4a06      	ldr	r2, [pc, #24]	; (8000fd8 <StepperMotor_Init+0x4c>)
 8000fbe:	619a      	str	r2, [r3, #24]
    motor->in4Pin = IN2_PhaseB_Pin;
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	2240      	movs	r2, #64	; 0x40
 8000fc4:	839a      	strh	r2, [r3, #28]
    motor->stepSequenceIndex = 0;
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	2200      	movs	r2, #0
 8000fca:	779a      	strb	r2, [r3, #30]

    // Abilita il clock per le porte GPIO utilizzate
    //RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
    //RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
}
 8000fcc:	bf00      	nop
 8000fce:	370c      	adds	r7, #12
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd6:	4770      	bx	lr
 8000fd8:	40020400 	.word	0x40020400
 8000fdc:	40020800 	.word	0x40020800

08000fe0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fe0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000fe4:	b097      	sub	sp, #92	; 0x5c
 8000fe6:	af0a      	add	r7, sp, #40	; 0x28
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fe8:	f001 f9fc 	bl	80023e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fec:	f000 f934 	bl	8001258 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ff0:	f000 fa8c 	bl	800150c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000ff4:	f000 fa60 	bl	80014b8 <MX_USART2_UART_Init>
  MX_TIM6_Init();
 8000ff8:	f000 f9ee 	bl	80013d8 <MX_TIM6_Init>
  MX_TIM7_Init();
 8000ffc:	f000 fa24 	bl	8001448 <MX_TIM7_Init>
  MX_TIM1_Init();
 8001000:	f000 f998 	bl	8001334 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

  sprintf(Prefix, "Px;");
 8001004:	4974      	ldr	r1, [pc, #464]	; (80011d8 <main+0x1f8>)
 8001006:	4875      	ldr	r0, [pc, #468]	; (80011dc <main+0x1fc>)
 8001008:	f005 f8a6 	bl	8006158 <siprintf>
  HAL_UART_Transmit(&huart2, Prefix, sizeof(Prefix), 100);
 800100c:	2364      	movs	r3, #100	; 0x64
 800100e:	2203      	movs	r2, #3
 8001010:	4972      	ldr	r1, [pc, #456]	; (80011dc <main+0x1fc>)
 8001012:	4873      	ldr	r0, [pc, #460]	; (80011e0 <main+0x200>)
 8001014:	f004 f84a 	bl	80050ac <HAL_UART_Transmit>
  sprintf(HEADER1, "PulseEncoder;");
 8001018:	4972      	ldr	r1, [pc, #456]	; (80011e4 <main+0x204>)
 800101a:	4873      	ldr	r0, [pc, #460]	; (80011e8 <main+0x208>)
 800101c:	f005 f89c 	bl	8006158 <siprintf>
  HAL_UART_Transmit(&huart2, HEADER1, sizeof(HEADER1), 100);
 8001020:	2364      	movs	r3, #100	; 0x64
 8001022:	2223      	movs	r2, #35	; 0x23
 8001024:	4970      	ldr	r1, [pc, #448]	; (80011e8 <main+0x208>)
 8001026:	486e      	ldr	r0, [pc, #440]	; (80011e0 <main+0x200>)
 8001028:	f004 f840 	bl	80050ac <HAL_UART_Transmit>
  sprintf(HEADER2, "PositionMotor;");
 800102c:	496f      	ldr	r1, [pc, #444]	; (80011ec <main+0x20c>)
 800102e:	4870      	ldr	r0, [pc, #448]	; (80011f0 <main+0x210>)
 8001030:	f005 f892 	bl	8006158 <siprintf>
  HAL_UART_Transmit(&huart2, HEADER2, sizeof(HEADER2), 100);
 8001034:	2364      	movs	r3, #100	; 0x64
 8001036:	2223      	movs	r2, #35	; 0x23
 8001038:	496d      	ldr	r1, [pc, #436]	; (80011f0 <main+0x210>)
 800103a:	4869      	ldr	r0, [pc, #420]	; (80011e0 <main+0x200>)
 800103c:	f004 f836 	bl	80050ac <HAL_UART_Transmit>
  sprintf(HEADER3, "RevolutionMotor;");
 8001040:	496c      	ldr	r1, [pc, #432]	; (80011f4 <main+0x214>)
 8001042:	486d      	ldr	r0, [pc, #436]	; (80011f8 <main+0x218>)
 8001044:	f005 f888 	bl	8006158 <siprintf>
  HAL_UART_Transmit(&huart2, HEADER3, sizeof(HEADER3), 100);
 8001048:	2364      	movs	r3, #100	; 0x64
 800104a:	2223      	movs	r2, #35	; 0x23
 800104c:	496a      	ldr	r1, [pc, #424]	; (80011f8 <main+0x218>)
 800104e:	4864      	ldr	r0, [pc, #400]	; (80011e0 <main+0x200>)
 8001050:	f004 f82c 	bl	80050ac <HAL_UART_Transmit>
  sprintf(HEADER4, "KinematicPositionUnit;");
 8001054:	4969      	ldr	r1, [pc, #420]	; (80011fc <main+0x21c>)
 8001056:	486a      	ldr	r0, [pc, #424]	; (8001200 <main+0x220>)
 8001058:	f005 f87e 	bl	8006158 <siprintf>
  HAL_UART_Transmit(&huart2, HEADER4, sizeof(HEADER4), 100);
 800105c:	2364      	movs	r3, #100	; 0x64
 800105e:	2223      	movs	r2, #35	; 0x23
 8001060:	4967      	ldr	r1, [pc, #412]	; (8001200 <main+0x220>)
 8001062:	485f      	ldr	r0, [pc, #380]	; (80011e0 <main+0x200>)
 8001064:	f004 f822 	bl	80050ac <HAL_UART_Transmit>
  sprintf(HEADER5, "KinematicSpeed[Rpm];");
 8001068:	4966      	ldr	r1, [pc, #408]	; (8001204 <main+0x224>)
 800106a:	4867      	ldr	r0, [pc, #412]	; (8001208 <main+0x228>)
 800106c:	f005 f874 	bl	8006158 <siprintf>
  HAL_UART_Transmit(&huart2, HEADER5, sizeof(HEADER5), 100);
 8001070:	2364      	movs	r3, #100	; 0x64
 8001072:	2223      	movs	r2, #35	; 0x23
 8001074:	4964      	ldr	r1, [pc, #400]	; (8001208 <main+0x228>)
 8001076:	485a      	ldr	r0, [pc, #360]	; (80011e0 <main+0x200>)
 8001078:	f004 f818 	bl	80050ac <HAL_UART_Transmit>
  sprintf(Sufix, "Sx;\n");
 800107c:	4963      	ldr	r1, [pc, #396]	; (800120c <main+0x22c>)
 800107e:	4864      	ldr	r0, [pc, #400]	; (8001210 <main+0x230>)
 8001080:	f005 f86a 	bl	8006158 <siprintf>
  HAL_UART_Transmit(&huart2, Sufix, sizeof(Sufix), 100);
 8001084:	2364      	movs	r3, #100	; 0x64
 8001086:	2203      	movs	r2, #3
 8001088:	4961      	ldr	r1, [pc, #388]	; (8001210 <main+0x230>)
 800108a:	4855      	ldr	r0, [pc, #340]	; (80011e0 <main+0x200>)
 800108c:	f004 f80e 	bl	80050ac <HAL_UART_Transmit>
  HAL_Delay(1000);
 8001090:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001094:	f001 fa18 	bl	80024c8 <HAL_Delay>

  GetConstantFilter();
 8001098:	f000 fd00 	bl	8001a9c <GetConstantFilter>


  StepperMotor motor;

     // Inizializza il motore stepper
     StepperMotor_Init(&motor);
 800109c:	f107 0310 	add.w	r3, r7, #16
 80010a0:	4618      	mov	r0, r3
 80010a2:	f7ff ff73 	bl	8000f8c <StepperMotor_Init>
     EnablePhaseA();
 80010a6:	f000 fe2b 	bl	8001d00 <EnablePhaseA>
     EnablePhaseB();
 80010aa:	f000 fe35 	bl	8001d18 <EnablePhaseB>
   /* USER CODE END WHILE */
	    /* USER CODE END WHILE */

	     //TM6_Currentvalue = __HAL_TIM_GET_COUNTER(&htim6);

	  	 if (TickSerial == 1)
 80010ae:	4b59      	ldr	r3, [pc, #356]	; (8001214 <main+0x234>)
 80010b0:	781b      	ldrb	r3, [r3, #0]
 80010b2:	2b01      	cmp	r3, #1
 80010b4:	d178      	bne.n	80011a8 <main+0x1c8>
	  	 {
		  	 if((EncoderSpeedRPSold == EncoderSpeedRPS) && (IncrementSpeedCheckDouble >=10))
 80010b6:	4b58      	ldr	r3, [pc, #352]	; (8001218 <main+0x238>)
 80010b8:	ed93 7a00 	vldr	s14, [r3]
 80010bc:	4b57      	ldr	r3, [pc, #348]	; (800121c <main+0x23c>)
 80010be:	edd3 7a00 	vldr	s15, [r3]
 80010c2:	eeb4 7a67 	vcmp.f32	s14, s15
 80010c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010ca:	d114      	bne.n	80010f6 <main+0x116>
 80010cc:	4b54      	ldr	r3, [pc, #336]	; (8001220 <main+0x240>)
 80010ce:	781b      	ldrb	r3, [r3, #0]
 80010d0:	2b09      	cmp	r3, #9
 80010d2:	d910      	bls.n	80010f6 <main+0x116>
		  	 {
		  		EncoderSpeedRPS = 0.0;
 80010d4:	4b51      	ldr	r3, [pc, #324]	; (800121c <main+0x23c>)
 80010d6:	f04f 0200 	mov.w	r2, #0
 80010da:	601a      	str	r2, [r3, #0]
		  		EncoderSpeedRPM = 0.0;
 80010dc:	4b51      	ldr	r3, [pc, #324]	; (8001224 <main+0x244>)
 80010de:	f04f 0200 	mov.w	r2, #0
 80010e2:	601a      	str	r2, [r3, #0]
		  		EncoderSpeedUnit = 0.0;
 80010e4:	4b50      	ldr	r3, [pc, #320]	; (8001228 <main+0x248>)
 80010e6:	f04f 0200 	mov.w	r2, #0
 80010ea:	601a      	str	r2, [r3, #0]
		  		EncoderSpeedRPSold = EncoderSpeedRPS;
 80010ec:	4b4b      	ldr	r3, [pc, #300]	; (800121c <main+0x23c>)
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	4a49      	ldr	r2, [pc, #292]	; (8001218 <main+0x238>)
 80010f2:	6013      	str	r3, [r2, #0]
 80010f4:	e009      	b.n	800110a <main+0x12a>
		  	 }
		  	 else
		  	 {
		  		EncoderSpeedRPSold = EncoderSpeedRPS;
 80010f6:	4b49      	ldr	r3, [pc, #292]	; (800121c <main+0x23c>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	4a47      	ldr	r2, [pc, #284]	; (8001218 <main+0x238>)
 80010fc:	6013      	str	r3, [r2, #0]
		  		IncrementSpeedCheckDouble++;
 80010fe:	4b48      	ldr	r3, [pc, #288]	; (8001220 <main+0x240>)
 8001100:	781b      	ldrb	r3, [r3, #0]
 8001102:	3301      	adds	r3, #1
 8001104:	b2da      	uxtb	r2, r3
 8001106:	4b46      	ldr	r3, [pc, #280]	; (8001220 <main+0x240>)
 8001108:	701a      	strb	r2, [r3, #0]
		  	 }

			 sprintf(MSG, "Px;%d;%d;%.3f;%.3f;%.3f;%.3f;%.3f;Sx\r",
 800110a:	4b48      	ldr	r3, [pc, #288]	; (800122c <main+0x24c>)
 800110c:	681e      	ldr	r6, [r3, #0]
 800110e:	4b48      	ldr	r3, [pc, #288]	; (8001230 <main+0x250>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	60fb      	str	r3, [r7, #12]
 8001114:	4b47      	ldr	r3, [pc, #284]	; (8001234 <main+0x254>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	4618      	mov	r0, r3
 800111a:	f7ff fa35 	bl	8000588 <__aeabi_f2d>
 800111e:	4604      	mov	r4, r0
 8001120:	460d      	mov	r5, r1
 8001122:	4b45      	ldr	r3, [pc, #276]	; (8001238 <main+0x258>)
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	4618      	mov	r0, r3
 8001128:	f7ff fa2e 	bl	8000588 <__aeabi_f2d>
 800112c:	4680      	mov	r8, r0
 800112e:	4689      	mov	r9, r1
 8001130:	4b3a      	ldr	r3, [pc, #232]	; (800121c <main+0x23c>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	4618      	mov	r0, r3
 8001136:	f7ff fa27 	bl	8000588 <__aeabi_f2d>
 800113a:	4682      	mov	sl, r0
 800113c:	468b      	mov	fp, r1
 800113e:	4b39      	ldr	r3, [pc, #228]	; (8001224 <main+0x244>)
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	4618      	mov	r0, r3
 8001144:	f7ff fa20 	bl	8000588 <__aeabi_f2d>
 8001148:	e9c7 0100 	strd	r0, r1, [r7]
 800114c:	4b36      	ldr	r3, [pc, #216]	; (8001228 <main+0x248>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	4618      	mov	r0, r3
 8001152:	f7ff fa19 	bl	8000588 <__aeabi_f2d>
 8001156:	4602      	mov	r2, r0
 8001158:	460b      	mov	r3, r1
 800115a:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800115e:	ed97 7b00 	vldr	d7, [r7]
 8001162:	ed8d 7b06 	vstr	d7, [sp, #24]
 8001166:	e9cd ab04 	strd	sl, fp, [sp, #16]
 800116a:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800116e:	e9cd 4500 	strd	r4, r5, [sp]
 8001172:	68fb      	ldr	r3, [r7, #12]
 8001174:	4632      	mov	r2, r6
 8001176:	4931      	ldr	r1, [pc, #196]	; (800123c <main+0x25c>)
 8001178:	4831      	ldr	r0, [pc, #196]	; (8001240 <main+0x260>)
 800117a:	f004 ffed 	bl	8006158 <siprintf>
					 PositionMotor,
					 KinematicPositionUnit,
					 EncoderSpeedRPS,
					 EncoderSpeedRPM,
					 EncoderSpeedUnit);
				 	 HAL_UART_Transmit(&huart2, MSG, sizeof(MSG), 0xFFFF);
 800117e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001182:	22c8      	movs	r2, #200	; 0xc8
 8001184:	492e      	ldr	r1, [pc, #184]	; (8001240 <main+0x260>)
 8001186:	4816      	ldr	r0, [pc, #88]	; (80011e0 <main+0x200>)
 8001188:	f003 ff90 	bl	80050ac <HAL_UART_Transmit>
				 	 sprintf(CR,"\n");   											//Indispensable for Send Value without error to row empty
 800118c:	492d      	ldr	r1, [pc, #180]	; (8001244 <main+0x264>)
 800118e:	482e      	ldr	r0, [pc, #184]	; (8001248 <main+0x268>)
 8001190:	f004 ffe2 	bl	8006158 <siprintf>
				 	 HAL_UART_Transmit(&huart2, CR, sizeof(CR), 0xFFFF);        //Indispensable for Send Value without error to row empty
 8001194:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001198:	2202      	movs	r2, #2
 800119a:	492b      	ldr	r1, [pc, #172]	; (8001248 <main+0x268>)
 800119c:	4810      	ldr	r0, [pc, #64]	; (80011e0 <main+0x200>)
 800119e:	f003 ff85 	bl	80050ac <HAL_UART_Transmit>
			 TickSerial = 0;
 80011a2:	4b1c      	ldr	r3, [pc, #112]	; (8001214 <main+0x234>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	701a      	strb	r2, [r3, #0]
	  	 }

	  	DemandMotorStep = 10;
 80011a8:	4b28      	ldr	r3, [pc, #160]	; (800124c <main+0x26c>)
 80011aa:	220a      	movs	r2, #10
 80011ac:	601a      	str	r2, [r3, #0]
	  	StepSpeed = 1;  //us  1000us è un millisecondo
 80011ae:	4b28      	ldr	r3, [pc, #160]	; (8001250 <main+0x270>)
 80011b0:	2201      	movs	r2, #1
 80011b2:	601a      	str	r2, [r3, #0]


	 	if (ActualMotorStep <= DemandMotorStep)
 80011b4:	4b27      	ldr	r3, [pc, #156]	; (8001254 <main+0x274>)
 80011b6:	681a      	ldr	r2, [r3, #0]
 80011b8:	4b24      	ldr	r3, [pc, #144]	; (800124c <main+0x26c>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	429a      	cmp	r2, r3
 80011be:	f63f af76 	bhi.w	80010ae <main+0xce>
	  	{
	 	     // Esegui 1000 passi in avanti
	 	     StepperMotor_Move(&motor, DemandMotorStep, 0, StepSpeed);
 80011c2:	4b22      	ldr	r3, [pc, #136]	; (800124c <main+0x26c>)
 80011c4:	6819      	ldr	r1, [r3, #0]
 80011c6:	4b22      	ldr	r3, [pc, #136]	; (8001250 <main+0x270>)
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	f107 0010 	add.w	r0, r7, #16
 80011ce:	2200      	movs	r2, #0
 80011d0:	f000 fe6e 	bl	8001eb0 <StepperMotor_Move>
	  	 if (TickSerial == 1)
 80011d4:	e76b      	b.n	80010ae <main+0xce>
 80011d6:	bf00      	nop
 80011d8:	08008660 	.word	0x08008660
 80011dc:	200003ec 	.word	0x200003ec
 80011e0:	200002d8 	.word	0x200002d8
 80011e4:	08008664 	.word	0x08008664
 80011e8:	200003f4 	.word	0x200003f4
 80011ec:	08008674 	.word	0x08008674
 80011f0:	20000418 	.word	0x20000418
 80011f4:	08008684 	.word	0x08008684
 80011f8:	2000043c 	.word	0x2000043c
 80011fc:	08008698 	.word	0x08008698
 8001200:	20000460 	.word	0x20000460
 8001204:	080086b0 	.word	0x080086b0
 8001208:	20000484 	.word	0x20000484
 800120c:	080086c8 	.word	0x080086c8
 8001210:	200003f0 	.word	0x200003f0
 8001214:	200004fa 	.word	0x200004fa
 8001218:	200004d8 	.word	0x200004d8
 800121c:	200004d0 	.word	0x200004d0
 8001220:	200004e8 	.word	0x200004e8
 8001224:	200004d4 	.word	0x200004d4
 8001228:	200004dc 	.word	0x200004dc
 800122c:	2000031c 	.word	0x2000031c
 8001230:	200004c4 	.word	0x200004c4
 8001234:	200004c0 	.word	0x200004c0
 8001238:	200004cc 	.word	0x200004cc
 800123c:	080086d0 	.word	0x080086d0
 8001240:	20000320 	.word	0x20000320
 8001244:	080086f8 	.word	0x080086f8
 8001248:	200003e8 	.word	0x200003e8
 800124c:	200004ec 	.word	0x200004ec
 8001250:	200004f4 	.word	0x200004f4
 8001254:	200004f0 	.word	0x200004f0

08001258 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b094      	sub	sp, #80	; 0x50
 800125c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800125e:	f107 031c 	add.w	r3, r7, #28
 8001262:	2234      	movs	r2, #52	; 0x34
 8001264:	2100      	movs	r1, #0
 8001266:	4618      	mov	r0, r3
 8001268:	f004 fb04 	bl	8005874 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800126c:	f107 0308 	add.w	r3, r7, #8
 8001270:	2200      	movs	r2, #0
 8001272:	601a      	str	r2, [r3, #0]
 8001274:	605a      	str	r2, [r3, #4]
 8001276:	609a      	str	r2, [r3, #8]
 8001278:	60da      	str	r2, [r3, #12]
 800127a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800127c:	2300      	movs	r3, #0
 800127e:	607b      	str	r3, [r7, #4]
 8001280:	4b2a      	ldr	r3, [pc, #168]	; (800132c <SystemClock_Config+0xd4>)
 8001282:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001284:	4a29      	ldr	r2, [pc, #164]	; (800132c <SystemClock_Config+0xd4>)
 8001286:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800128a:	6413      	str	r3, [r2, #64]	; 0x40
 800128c:	4b27      	ldr	r3, [pc, #156]	; (800132c <SystemClock_Config+0xd4>)
 800128e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001290:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001294:	607b      	str	r3, [r7, #4]
 8001296:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001298:	2300      	movs	r3, #0
 800129a:	603b      	str	r3, [r7, #0]
 800129c:	4b24      	ldr	r3, [pc, #144]	; (8001330 <SystemClock_Config+0xd8>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80012a4:	4a22      	ldr	r2, [pc, #136]	; (8001330 <SystemClock_Config+0xd8>)
 80012a6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80012aa:	6013      	str	r3, [r2, #0]
 80012ac:	4b20      	ldr	r3, [pc, #128]	; (8001330 <SystemClock_Config+0xd8>)
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80012b4:	603b      	str	r3, [r7, #0]
 80012b6:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80012b8:	2302      	movs	r3, #2
 80012ba:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012bc:	2301      	movs	r3, #1
 80012be:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80012c0:	2310      	movs	r3, #16
 80012c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012c4:	2302      	movs	r3, #2
 80012c6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80012c8:	2300      	movs	r3, #0
 80012ca:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 80012cc:	2310      	movs	r3, #16
 80012ce:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 80012d0:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80012d4:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80012d6:	2304      	movs	r3, #4
 80012d8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80012da:	2302      	movs	r3, #2
 80012dc:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80012de:	2302      	movs	r3, #2
 80012e0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012e2:	f107 031c 	add.w	r3, r7, #28
 80012e6:	4618      	mov	r0, r3
 80012e8:	f002 fa18 	bl	800371c <HAL_RCC_OscConfig>
 80012ec:	4603      	mov	r3, r0
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d001      	beq.n	80012f6 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80012f2:	f000 fe57 	bl	8001fa4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012f6:	230f      	movs	r3, #15
 80012f8:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012fa:	2302      	movs	r3, #2
 80012fc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012fe:	2300      	movs	r3, #0
 8001300:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001302:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001306:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001308:	2300      	movs	r3, #0
 800130a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800130c:	f107 0308 	add.w	r3, r7, #8
 8001310:	2102      	movs	r1, #2
 8001312:	4618      	mov	r0, r3
 8001314:	f001 fdf8 	bl	8002f08 <HAL_RCC_ClockConfig>
 8001318:	4603      	mov	r3, r0
 800131a:	2b00      	cmp	r3, #0
 800131c:	d001      	beq.n	8001322 <SystemClock_Config+0xca>
  {
    Error_Handler();
 800131e:	f000 fe41 	bl	8001fa4 <Error_Handler>
  }
}
 8001322:	bf00      	nop
 8001324:	3750      	adds	r7, #80	; 0x50
 8001326:	46bd      	mov	sp, r7
 8001328:	bd80      	pop	{r7, pc}
 800132a:	bf00      	nop
 800132c:	40023800 	.word	0x40023800
 8001330:	40007000 	.word	0x40007000

08001334 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void) // Timer for step speed 1 microsecond
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b086      	sub	sp, #24
 8001338:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800133a:	f107 0308 	add.w	r3, r7, #8
 800133e:	2200      	movs	r2, #0
 8001340:	601a      	str	r2, [r3, #0]
 8001342:	605a      	str	r2, [r3, #4]
 8001344:	609a      	str	r2, [r3, #8]
 8001346:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001348:	463b      	mov	r3, r7
 800134a:	2200      	movs	r2, #0
 800134c:	601a      	str	r2, [r3, #0]
 800134e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001350:	4b1f      	ldr	r3, [pc, #124]	; (80013d0 <MX_TIM1_Init+0x9c>)
 8001352:	4a20      	ldr	r2, [pc, #128]	; (80013d4 <MX_TIM1_Init+0xa0>)
 8001354:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1;  // Old 1-1  // (SystemCoreClock / 1000000) - 1
 8001356:	4b1e      	ldr	r3, [pc, #120]	; (80013d0 <MX_TIM1_Init+0x9c>)
 8001358:	2201      	movs	r2, #1
 800135a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800135c:	4b1c      	ldr	r3, [pc, #112]	; (80013d0 <MX_TIM1_Init+0x9c>)
 800135e:	2200      	movs	r2, #0
 8001360:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 41;  // Old 65535  or 76
 8001362:	4b1b      	ldr	r3, [pc, #108]	; (80013d0 <MX_TIM1_Init+0x9c>)
 8001364:	2229      	movs	r2, #41	; 0x29
 8001366:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001368:	4b19      	ldr	r3, [pc, #100]	; (80013d0 <MX_TIM1_Init+0x9c>)
 800136a:	2200      	movs	r2, #0
 800136c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800136e:	4b18      	ldr	r3, [pc, #96]	; (80013d0 <MX_TIM1_Init+0x9c>)
 8001370:	2200      	movs	r2, #0
 8001372:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001374:	4b16      	ldr	r3, [pc, #88]	; (80013d0 <MX_TIM1_Init+0x9c>)
 8001376:	2200      	movs	r2, #0
 8001378:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800137a:	4815      	ldr	r0, [pc, #84]	; (80013d0 <MX_TIM1_Init+0x9c>)
 800137c:	f002 fd2a 	bl	8003dd4 <HAL_TIM_Base_Init>
 8001380:	4603      	mov	r3, r0
 8001382:	2b00      	cmp	r3, #0
 8001384:	d001      	beq.n	800138a <MX_TIM1_Init+0x56>
  {
    Error_Handler();
 8001386:	f000 fe0d 	bl	8001fa4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800138a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800138e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001390:	f107 0308 	add.w	r3, r7, #8
 8001394:	4619      	mov	r1, r3
 8001396:	480e      	ldr	r0, [pc, #56]	; (80013d0 <MX_TIM1_Init+0x9c>)
 8001398:	f002 ffda 	bl	8004350 <HAL_TIM_ConfigClockSource>
 800139c:	4603      	mov	r3, r0
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d001      	beq.n	80013a6 <MX_TIM1_Init+0x72>
  {
    Error_Handler();
 80013a2:	f000 fdff 	bl	8001fa4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013a6:	2300      	movs	r3, #0
 80013a8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013aa:	2300      	movs	r3, #0
 80013ac:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80013ae:	463b      	mov	r3, r7
 80013b0:	4619      	mov	r1, r3
 80013b2:	4807      	ldr	r0, [pc, #28]	; (80013d0 <MX_TIM1_Init+0x9c>)
 80013b4:	f003 fcae 	bl	8004d14 <HAL_TIMEx_MasterConfigSynchronization>
 80013b8:	4603      	mov	r3, r0
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d001      	beq.n	80013c2 <MX_TIM1_Init+0x8e>
  {
    Error_Handler();
 80013be:	f000 fdf1 	bl	8001fa4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */
  HAL_TIM_Base_Start_IT(&htim1); // Start Timer
 80013c2:	4803      	ldr	r0, [pc, #12]	; (80013d0 <MX_TIM1_Init+0x9c>)
 80013c4:	f002 fdf6 	bl	8003fb4 <HAL_TIM_Base_Start_IT>
  /* USER CODE END TIM1_Init 2 */

}
 80013c8:	bf00      	nop
 80013ca:	3718      	adds	r7, #24
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bd80      	pop	{r7, pc}
 80013d0:	20000200 	.word	0x20000200
 80013d4:	40010000 	.word	0x40010000

080013d8 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)  // Using Timer For calculate the time between two encoder signal samples 0.0009 s
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b082      	sub	sp, #8
 80013dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013de:	463b      	mov	r3, r7
 80013e0:	2200      	movs	r2, #0
 80013e2:	601a      	str	r2, [r3, #0]
 80013e4:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80013e6:	4b16      	ldr	r3, [pc, #88]	; (8001440 <MX_TIM6_Init+0x68>)
 80013e8:	4a16      	ldr	r2, [pc, #88]	; (8001444 <MX_TIM6_Init+0x6c>)
 80013ea:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 41; //old 41
 80013ec:	4b14      	ldr	r3, [pc, #80]	; (8001440 <MX_TIM6_Init+0x68>)
 80013ee:	2229      	movs	r2, #41	; 0x29
 80013f0:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013f2:	4b13      	ldr	r3, [pc, #76]	; (8001440 <MX_TIM6_Init+0x68>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000; //old 1000
 80013f8:	4b11      	ldr	r3, [pc, #68]	; (8001440 <MX_TIM6_Init+0x68>)
 80013fa:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80013fe:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001400:	4b0f      	ldr	r3, [pc, #60]	; (8001440 <MX_TIM6_Init+0x68>)
 8001402:	2200      	movs	r2, #0
 8001404:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001406:	480e      	ldr	r0, [pc, #56]	; (8001440 <MX_TIM6_Init+0x68>)
 8001408:	f002 fce4 	bl	8003dd4 <HAL_TIM_Base_Init>
 800140c:	4603      	mov	r3, r0
 800140e:	2b00      	cmp	r3, #0
 8001410:	d001      	beq.n	8001416 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8001412:	f000 fdc7 	bl	8001fa4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001416:	2300      	movs	r3, #0
 8001418:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800141a:	2300      	movs	r3, #0
 800141c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800141e:	463b      	mov	r3, r7
 8001420:	4619      	mov	r1, r3
 8001422:	4807      	ldr	r0, [pc, #28]	; (8001440 <MX_TIM6_Init+0x68>)
 8001424:	f003 fc76 	bl	8004d14 <HAL_TIMEx_MasterConfigSynchronization>
 8001428:	4603      	mov	r3, r0
 800142a:	2b00      	cmp	r3, #0
 800142c:	d001      	beq.n	8001432 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 800142e:	f000 fdb9 	bl	8001fa4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */
  HAL_TIM_Base_Start_IT(&htim6); // Start Timer
 8001432:	4803      	ldr	r0, [pc, #12]	; (8001440 <MX_TIM6_Init+0x68>)
 8001434:	f002 fdbe 	bl	8003fb4 <HAL_TIM_Base_Start_IT>
  /* USER CODE END TIM6_Init 2 */

}
 8001438:	bf00      	nop
 800143a:	3708      	adds	r7, #8
 800143c:	46bd      	mov	sp, r7
 800143e:	bd80      	pop	{r7, pc}
 8001440:	20000248 	.word	0x20000248
 8001444:	40001000 	.word	0x40001000

08001448 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void) // Timer for signal output serial com
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b082      	sub	sp, #8
 800144c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800144e:	463b      	mov	r3, r7
 8001450:	2200      	movs	r2, #0
 8001452:	601a      	str	r2, [r3, #0]
 8001454:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001456:	4b16      	ldr	r3, [pc, #88]	; (80014b0 <MX_TIM7_Init+0x68>)
 8001458:	4a16      	ldr	r2, [pc, #88]	; (80014b4 <MX_TIM7_Init+0x6c>)
 800145a:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 41;
 800145c:	4b14      	ldr	r3, [pc, #80]	; (80014b0 <MX_TIM7_Init+0x68>)
 800145e:	2229      	movs	r2, #41	; 0x29
 8001460:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001462:	4b13      	ldr	r3, [pc, #76]	; (80014b0 <MX_TIM7_Init+0x68>)
 8001464:	2200      	movs	r2, #0
 8001466:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 1000;
 8001468:	4b11      	ldr	r3, [pc, #68]	; (80014b0 <MX_TIM7_Init+0x68>)
 800146a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800146e:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001470:	4b0f      	ldr	r3, [pc, #60]	; (80014b0 <MX_TIM7_Init+0x68>)
 8001472:	2280      	movs	r2, #128	; 0x80
 8001474:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001476:	480e      	ldr	r0, [pc, #56]	; (80014b0 <MX_TIM7_Init+0x68>)
 8001478:	f002 fcac 	bl	8003dd4 <HAL_TIM_Base_Init>
 800147c:	4603      	mov	r3, r0
 800147e:	2b00      	cmp	r3, #0
 8001480:	d001      	beq.n	8001486 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8001482:	f000 fd8f 	bl	8001fa4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001486:	2300      	movs	r3, #0
 8001488:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800148a:	2300      	movs	r3, #0
 800148c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800148e:	463b      	mov	r3, r7
 8001490:	4619      	mov	r1, r3
 8001492:	4807      	ldr	r0, [pc, #28]	; (80014b0 <MX_TIM7_Init+0x68>)
 8001494:	f003 fc3e 	bl	8004d14 <HAL_TIMEx_MasterConfigSynchronization>
 8001498:	4603      	mov	r3, r0
 800149a:	2b00      	cmp	r3, #0
 800149c:	d001      	beq.n	80014a2 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 800149e:	f000 fd81 	bl	8001fa4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */
  HAL_TIM_Base_Start_IT(&htim7); // Start Timer
 80014a2:	4803      	ldr	r0, [pc, #12]	; (80014b0 <MX_TIM7_Init+0x68>)
 80014a4:	f002 fd86 	bl	8003fb4 <HAL_TIM_Base_Start_IT>
  /* USER CODE END TIM7_Init 2 */

}
 80014a8:	bf00      	nop
 80014aa:	3708      	adds	r7, #8
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bd80      	pop	{r7, pc}
 80014b0:	20000290 	.word	0x20000290
 80014b4:	40001400 	.word	0x40001400

080014b8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80014bc:	4b11      	ldr	r3, [pc, #68]	; (8001504 <MX_USART2_UART_Init+0x4c>)
 80014be:	4a12      	ldr	r2, [pc, #72]	; (8001508 <MX_USART2_UART_Init+0x50>)
 80014c0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80014c2:	4b10      	ldr	r3, [pc, #64]	; (8001504 <MX_USART2_UART_Init+0x4c>)
 80014c4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80014c8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80014ca:	4b0e      	ldr	r3, [pc, #56]	; (8001504 <MX_USART2_UART_Init+0x4c>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80014d0:	4b0c      	ldr	r3, [pc, #48]	; (8001504 <MX_USART2_UART_Init+0x4c>)
 80014d2:	2200      	movs	r2, #0
 80014d4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80014d6:	4b0b      	ldr	r3, [pc, #44]	; (8001504 <MX_USART2_UART_Init+0x4c>)
 80014d8:	2200      	movs	r2, #0
 80014da:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80014dc:	4b09      	ldr	r3, [pc, #36]	; (8001504 <MX_USART2_UART_Init+0x4c>)
 80014de:	220c      	movs	r2, #12
 80014e0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014e2:	4b08      	ldr	r3, [pc, #32]	; (8001504 <MX_USART2_UART_Init+0x4c>)
 80014e4:	2200      	movs	r2, #0
 80014e6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80014e8:	4b06      	ldr	r3, [pc, #24]	; (8001504 <MX_USART2_UART_Init+0x4c>)
 80014ea:	2200      	movs	r2, #0
 80014ec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80014ee:	4805      	ldr	r0, [pc, #20]	; (8001504 <MX_USART2_UART_Init+0x4c>)
 80014f0:	f003 fd02 	bl	8004ef8 <HAL_UART_Init>
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d001      	beq.n	80014fe <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80014fa:	f000 fd53 	bl	8001fa4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80014fe:	bf00      	nop
 8001500:	bd80      	pop	{r7, pc}
 8001502:	bf00      	nop
 8001504:	200002d8 	.word	0x200002d8
 8001508:	40004400 	.word	0x40004400

0800150c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b08a      	sub	sp, #40	; 0x28
 8001510:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001512:	f107 0314 	add.w	r3, r7, #20
 8001516:	2200      	movs	r2, #0
 8001518:	601a      	str	r2, [r3, #0]
 800151a:	605a      	str	r2, [r3, #4]
 800151c:	609a      	str	r2, [r3, #8]
 800151e:	60da      	str	r2, [r3, #12]
 8001520:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001522:	2300      	movs	r3, #0
 8001524:	613b      	str	r3, [r7, #16]
 8001526:	4b5b      	ldr	r3, [pc, #364]	; (8001694 <MX_GPIO_Init+0x188>)
 8001528:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800152a:	4a5a      	ldr	r2, [pc, #360]	; (8001694 <MX_GPIO_Init+0x188>)
 800152c:	f043 0304 	orr.w	r3, r3, #4
 8001530:	6313      	str	r3, [r2, #48]	; 0x30
 8001532:	4b58      	ldr	r3, [pc, #352]	; (8001694 <MX_GPIO_Init+0x188>)
 8001534:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001536:	f003 0304 	and.w	r3, r3, #4
 800153a:	613b      	str	r3, [r7, #16]
 800153c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800153e:	2300      	movs	r3, #0
 8001540:	60fb      	str	r3, [r7, #12]
 8001542:	4b54      	ldr	r3, [pc, #336]	; (8001694 <MX_GPIO_Init+0x188>)
 8001544:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001546:	4a53      	ldr	r2, [pc, #332]	; (8001694 <MX_GPIO_Init+0x188>)
 8001548:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800154c:	6313      	str	r3, [r2, #48]	; 0x30
 800154e:	4b51      	ldr	r3, [pc, #324]	; (8001694 <MX_GPIO_Init+0x188>)
 8001550:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001552:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001556:	60fb      	str	r3, [r7, #12]
 8001558:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800155a:	2300      	movs	r3, #0
 800155c:	60bb      	str	r3, [r7, #8]
 800155e:	4b4d      	ldr	r3, [pc, #308]	; (8001694 <MX_GPIO_Init+0x188>)
 8001560:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001562:	4a4c      	ldr	r2, [pc, #304]	; (8001694 <MX_GPIO_Init+0x188>)
 8001564:	f043 0301 	orr.w	r3, r3, #1
 8001568:	6313      	str	r3, [r2, #48]	; 0x30
 800156a:	4b4a      	ldr	r3, [pc, #296]	; (8001694 <MX_GPIO_Init+0x188>)
 800156c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800156e:	f003 0301 	and.w	r3, r3, #1
 8001572:	60bb      	str	r3, [r7, #8]
 8001574:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001576:	2300      	movs	r3, #0
 8001578:	607b      	str	r3, [r7, #4]
 800157a:	4b46      	ldr	r3, [pc, #280]	; (8001694 <MX_GPIO_Init+0x188>)
 800157c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800157e:	4a45      	ldr	r2, [pc, #276]	; (8001694 <MX_GPIO_Init+0x188>)
 8001580:	f043 0302 	orr.w	r3, r3, #2
 8001584:	6313      	str	r3, [r2, #48]	; 0x30
 8001586:	4b43      	ldr	r3, [pc, #268]	; (8001694 <MX_GPIO_Init+0x188>)
 8001588:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800158a:	f003 0302 	and.w	r3, r3, #2
 800158e:	607b      	str	r3, [r7, #4]
 8001590:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|Enable_A_PhaseStepper_Pin|Enable_B_PhaseStepper_Pin, GPIO_PIN_RESET);
 8001592:	2200      	movs	r2, #0
 8001594:	f44f 7148 	mov.w	r1, #800	; 0x320
 8001598:	483f      	ldr	r0, [pc, #252]	; (8001698 <MX_GPIO_Init+0x18c>)
 800159a:	f001 fc43 	bl	8002e24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, IN2_PhaseA_Pin|IN1_PhaseA_Pin|IN2_PhaseB_Pin, GPIO_PIN_RESET);
 800159e:	2200      	movs	r2, #0
 80015a0:	f44f 618a 	mov.w	r1, #1104	; 0x450
 80015a4:	483d      	ldr	r0, [pc, #244]	; (800169c <MX_GPIO_Init+0x190>)
 80015a6:	f001 fc3d 	bl	8002e24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(IN1_PhaseB_GPIO_Port, IN1_PhaseB_Pin, GPIO_PIN_RESET);
 80015aa:	2200      	movs	r2, #0
 80015ac:	2180      	movs	r1, #128	; 0x80
 80015ae:	483c      	ldr	r0, [pc, #240]	; (80016a0 <MX_GPIO_Init+0x194>)
 80015b0:	f001 fc38 	bl	8002e24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80015b4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80015b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80015ba:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80015be:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c0:	2300      	movs	r3, #0
 80015c2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80015c4:	f107 0314 	add.w	r3, r7, #20
 80015c8:	4619      	mov	r1, r3
 80015ca:	4835      	ldr	r0, [pc, #212]	; (80016a0 <MX_GPIO_Init+0x194>)
 80015cc:	f001 f8e0 	bl	8002790 <HAL_GPIO_Init>

  /*Configure GPIO pins : Encoder1_Count_Pin Encoder1_Direct_Pin */
  GPIO_InitStruct.Pin = Encoder1_Count_Pin|Encoder1_Direct_Pin;
 80015d0:	2303      	movs	r3, #3
 80015d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80015d4:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 80015d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015da:	2300      	movs	r3, #0
 80015dc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015de:	f107 0314 	add.w	r3, r7, #20
 80015e2:	4619      	mov	r1, r3
 80015e4:	482c      	ldr	r0, [pc, #176]	; (8001698 <MX_GPIO_Init+0x18c>)
 80015e6:	f001 f8d3 	bl	8002790 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin Enable_A_PhaseStepper_Pin Enable_B_PhaseStepper_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|Enable_A_PhaseStepper_Pin|Enable_B_PhaseStepper_Pin;
 80015ea:	f44f 7348 	mov.w	r3, #800	; 0x320
 80015ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015f0:	2301      	movs	r3, #1
 80015f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f4:	2300      	movs	r3, #0
 80015f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015f8:	2300      	movs	r3, #0
 80015fa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015fc:	f107 0314 	add.w	r3, r7, #20
 8001600:	4619      	mov	r1, r3
 8001602:	4825      	ldr	r0, [pc, #148]	; (8001698 <MX_GPIO_Init+0x18c>)
 8001604:	f001 f8c4 	bl	8002790 <HAL_GPIO_Init>

  /*Configure GPIO pins : IN2_PhaseA_Pin IN1_PhaseA_Pin IN2_PhaseB_Pin */
  GPIO_InitStruct.Pin = IN2_PhaseA_Pin|IN1_PhaseA_Pin|IN2_PhaseB_Pin;
 8001608:	f44f 638a 	mov.w	r3, #1104	; 0x450
 800160c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800160e:	2301      	movs	r3, #1
 8001610:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001612:	2300      	movs	r3, #0
 8001614:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001616:	2301      	movs	r3, #1
 8001618:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800161a:	f107 0314 	add.w	r3, r7, #20
 800161e:	4619      	mov	r1, r3
 8001620:	481e      	ldr	r0, [pc, #120]	; (800169c <MX_GPIO_Init+0x190>)
 8001622:	f001 f8b5 	bl	8002790 <HAL_GPIO_Init>

  /*Configure GPIO pin : IN1_PhaseB_Pin */
  GPIO_InitStruct.Pin = IN1_PhaseB_Pin;
 8001626:	2380      	movs	r3, #128	; 0x80
 8001628:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800162a:	2301      	movs	r3, #1
 800162c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800162e:	2300      	movs	r3, #0
 8001630:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001632:	2301      	movs	r3, #1
 8001634:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(IN1_PhaseB_GPIO_Port, &GPIO_InitStruct);
 8001636:	f107 0314 	add.w	r3, r7, #20
 800163a:	4619      	mov	r1, r3
 800163c:	4818      	ldr	r0, [pc, #96]	; (80016a0 <MX_GPIO_Init+0x194>)
 800163e:	f001 f8a7 	bl	8002790 <HAL_GPIO_Init>

  /*Configure GPIO pin : Encoder1_Index_Pin */
  GPIO_InitStruct.Pin = Encoder1_Index_Pin;
 8001642:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001646:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001648:	2300      	movs	r3, #0
 800164a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800164c:	2300      	movs	r3, #0
 800164e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Encoder1_Index_GPIO_Port, &GPIO_InitStruct);
 8001650:	f107 0314 	add.w	r3, r7, #20
 8001654:	4619      	mov	r1, r3
 8001656:	4810      	ldr	r0, [pc, #64]	; (8001698 <MX_GPIO_Init+0x18c>)
 8001658:	f001 f89a 	bl	8002790 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 800165c:	2200      	movs	r2, #0
 800165e:	2100      	movs	r1, #0
 8001660:	2006      	movs	r0, #6
 8001662:	f001 f845 	bl	80026f0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001666:	2006      	movs	r0, #6
 8001668:	f001 f86e 	bl	8002748 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 800166c:	2200      	movs	r2, #0
 800166e:	2100      	movs	r1, #0
 8001670:	2007      	movs	r0, #7
 8001672:	f001 f83d 	bl	80026f0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001676:	2007      	movs	r0, #7
 8001678:	f001 f866 	bl	8002748 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800167c:	2200      	movs	r2, #0
 800167e:	2100      	movs	r1, #0
 8001680:	2028      	movs	r0, #40	; 0x28
 8001682:	f001 f835 	bl	80026f0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001686:	2028      	movs	r0, #40	; 0x28
 8001688:	f001 f85e 	bl	8002748 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800168c:	bf00      	nop
 800168e:	3728      	adds	r7, #40	; 0x28
 8001690:	46bd      	mov	sp, r7
 8001692:	bd80      	pop	{r7, pc}
 8001694:	40023800 	.word	0x40023800
 8001698:	40020000 	.word	0x40020000
 800169c:	40020400 	.word	0x40020400
 80016a0:	40020800 	.word	0x40020800

080016a4 <rot_get_state>:

/* USER CODE BEGIN 4 */

uint8_t rot_get_state() {
 80016a4:	b598      	push	{r3, r4, r7, lr}
 80016a6:	af00      	add	r7, sp, #0
	return (uint8_t)((HAL_GPIO_ReadPin(GPIOA, Encoder1_Direct_Pin) << 1)
 80016a8:	2102      	movs	r1, #2
 80016aa:	4808      	ldr	r0, [pc, #32]	; (80016cc <rot_get_state+0x28>)
 80016ac:	f001 fb94 	bl	8002dd8 <HAL_GPIO_ReadPin>
 80016b0:	4603      	mov	r3, r0
 80016b2:	005b      	lsls	r3, r3, #1
                | (HAL_GPIO_ReadPin(GPIOA, Encoder1_Count_Pin)));
 80016b4:	b25c      	sxtb	r4, r3
 80016b6:	2101      	movs	r1, #1
 80016b8:	4804      	ldr	r0, [pc, #16]	; (80016cc <rot_get_state+0x28>)
 80016ba:	f001 fb8d 	bl	8002dd8 <HAL_GPIO_ReadPin>
 80016be:	4603      	mov	r3, r0
 80016c0:	b25b      	sxtb	r3, r3
 80016c2:	4323      	orrs	r3, r4
 80016c4:	b25b      	sxtb	r3, r3
	return (uint8_t)((HAL_GPIO_ReadPin(GPIOA, Encoder1_Direct_Pin) << 1)
 80016c6:	b2db      	uxtb	r3, r3
}
 80016c8:	4618      	mov	r0, r3
 80016ca:	bd98      	pop	{r3, r4, r7, pc}
 80016cc:	40020000 	.word	0x40020000

080016d0 <HAL_GPIO_EXTI_Callback>:
/* Use Interrupt callback for determinate the count encoder and direction
 * The Encoder Have a 2048 pulse/rot, in this implementation do it increment counter POSITION four time at impulse
 * Example 1rev/8192 pulse
 * PIN ENCODER A0 COUNT AND A1 DIRECTION
 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b082      	sub	sp, #8
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	4603      	mov	r3, r0
 80016d8:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == Encoder1_Count_Pin || GPIO_Pin == Encoder1_Direct_Pin) {
 80016da:	88fb      	ldrh	r3, [r7, #6]
 80016dc:	2b01      	cmp	r3, #1
 80016de:	d003      	beq.n	80016e8 <HAL_GPIO_EXTI_Callback+0x18>
 80016e0:	88fb      	ldrh	r3, [r7, #6]
 80016e2:	2b02      	cmp	r3, #2
 80016e4:	f040 8082 	bne.w	80017ec <HAL_GPIO_EXTI_Callback+0x11c>

		rot_new_state = rot_get_state();
 80016e8:	f7ff ffdc 	bl	80016a4 <rot_get_state>
 80016ec:	4603      	mov	r3, r0
 80016ee:	461a      	mov	r2, r3
 80016f0:	4b40      	ldr	r3, [pc, #256]	; (80017f4 <HAL_GPIO_EXTI_Callback+0x124>)
 80016f2:	701a      	strb	r2, [r3, #0]

		//DBG("%d:%d", rot_old_state, rot_new_state);

		// Check transition
		if (rot_old_state == 3 && rot_new_state == 2) {        // 3 -> 2 transition
 80016f4:	4b40      	ldr	r3, [pc, #256]	; (80017f8 <HAL_GPIO_EXTI_Callback+0x128>)
 80016f6:	781b      	ldrb	r3, [r3, #0]
 80016f8:	2b03      	cmp	r3, #3
 80016fa:	d109      	bne.n	8001710 <HAL_GPIO_EXTI_Callback+0x40>
 80016fc:	4b3d      	ldr	r3, [pc, #244]	; (80017f4 <HAL_GPIO_EXTI_Callback+0x124>)
 80016fe:	781b      	ldrb	r3, [r3, #0]
 8001700:	2b02      	cmp	r3, #2
 8001702:	d105      	bne.n	8001710 <HAL_GPIO_EXTI_Callback+0x40>
			EncoderCount++;
 8001704:	4b3d      	ldr	r3, [pc, #244]	; (80017fc <HAL_GPIO_EXTI_Callback+0x12c>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	3301      	adds	r3, #1
 800170a:	4a3c      	ldr	r2, [pc, #240]	; (80017fc <HAL_GPIO_EXTI_Callback+0x12c>)
 800170c:	6013      	str	r3, [r2, #0]
 800170e:	e060      	b.n	80017d2 <HAL_GPIO_EXTI_Callback+0x102>
		} else if (rot_old_state == 2 && rot_new_state == 0) { // 2 -> 0 transition
 8001710:	4b39      	ldr	r3, [pc, #228]	; (80017f8 <HAL_GPIO_EXTI_Callback+0x128>)
 8001712:	781b      	ldrb	r3, [r3, #0]
 8001714:	2b02      	cmp	r3, #2
 8001716:	d109      	bne.n	800172c <HAL_GPIO_EXTI_Callback+0x5c>
 8001718:	4b36      	ldr	r3, [pc, #216]	; (80017f4 <HAL_GPIO_EXTI_Callback+0x124>)
 800171a:	781b      	ldrb	r3, [r3, #0]
 800171c:	2b00      	cmp	r3, #0
 800171e:	d105      	bne.n	800172c <HAL_GPIO_EXTI_Callback+0x5c>
			EncoderCount++;
 8001720:	4b36      	ldr	r3, [pc, #216]	; (80017fc <HAL_GPIO_EXTI_Callback+0x12c>)
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	3301      	adds	r3, #1
 8001726:	4a35      	ldr	r2, [pc, #212]	; (80017fc <HAL_GPIO_EXTI_Callback+0x12c>)
 8001728:	6013      	str	r3, [r2, #0]
 800172a:	e052      	b.n	80017d2 <HAL_GPIO_EXTI_Callback+0x102>
		} else if (rot_old_state == 0 && rot_new_state == 1) { // 0 -> 1 transition
 800172c:	4b32      	ldr	r3, [pc, #200]	; (80017f8 <HAL_GPIO_EXTI_Callback+0x128>)
 800172e:	781b      	ldrb	r3, [r3, #0]
 8001730:	2b00      	cmp	r3, #0
 8001732:	d109      	bne.n	8001748 <HAL_GPIO_EXTI_Callback+0x78>
 8001734:	4b2f      	ldr	r3, [pc, #188]	; (80017f4 <HAL_GPIO_EXTI_Callback+0x124>)
 8001736:	781b      	ldrb	r3, [r3, #0]
 8001738:	2b01      	cmp	r3, #1
 800173a:	d105      	bne.n	8001748 <HAL_GPIO_EXTI_Callback+0x78>
			EncoderCount++;
 800173c:	4b2f      	ldr	r3, [pc, #188]	; (80017fc <HAL_GPIO_EXTI_Callback+0x12c>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	3301      	adds	r3, #1
 8001742:	4a2e      	ldr	r2, [pc, #184]	; (80017fc <HAL_GPIO_EXTI_Callback+0x12c>)
 8001744:	6013      	str	r3, [r2, #0]
 8001746:	e044      	b.n	80017d2 <HAL_GPIO_EXTI_Callback+0x102>
		} else if (rot_old_state == 1 && rot_new_state == 3) { // 1 -> 3 transition
 8001748:	4b2b      	ldr	r3, [pc, #172]	; (80017f8 <HAL_GPIO_EXTI_Callback+0x128>)
 800174a:	781b      	ldrb	r3, [r3, #0]
 800174c:	2b01      	cmp	r3, #1
 800174e:	d109      	bne.n	8001764 <HAL_GPIO_EXTI_Callback+0x94>
 8001750:	4b28      	ldr	r3, [pc, #160]	; (80017f4 <HAL_GPIO_EXTI_Callback+0x124>)
 8001752:	781b      	ldrb	r3, [r3, #0]
 8001754:	2b03      	cmp	r3, #3
 8001756:	d105      	bne.n	8001764 <HAL_GPIO_EXTI_Callback+0x94>
			EncoderCount++;
 8001758:	4b28      	ldr	r3, [pc, #160]	; (80017fc <HAL_GPIO_EXTI_Callback+0x12c>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	3301      	adds	r3, #1
 800175e:	4a27      	ldr	r2, [pc, #156]	; (80017fc <HAL_GPIO_EXTI_Callback+0x12c>)
 8001760:	6013      	str	r3, [r2, #0]
 8001762:	e036      	b.n	80017d2 <HAL_GPIO_EXTI_Callback+0x102>
		} else if (rot_old_state == 3 && rot_new_state == 1) { // 3 -> 1 transition
 8001764:	4b24      	ldr	r3, [pc, #144]	; (80017f8 <HAL_GPIO_EXTI_Callback+0x128>)
 8001766:	781b      	ldrb	r3, [r3, #0]
 8001768:	2b03      	cmp	r3, #3
 800176a:	d109      	bne.n	8001780 <HAL_GPIO_EXTI_Callback+0xb0>
 800176c:	4b21      	ldr	r3, [pc, #132]	; (80017f4 <HAL_GPIO_EXTI_Callback+0x124>)
 800176e:	781b      	ldrb	r3, [r3, #0]
 8001770:	2b01      	cmp	r3, #1
 8001772:	d105      	bne.n	8001780 <HAL_GPIO_EXTI_Callback+0xb0>
			EncoderCount--;
 8001774:	4b21      	ldr	r3, [pc, #132]	; (80017fc <HAL_GPIO_EXTI_Callback+0x12c>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	3b01      	subs	r3, #1
 800177a:	4a20      	ldr	r2, [pc, #128]	; (80017fc <HAL_GPIO_EXTI_Callback+0x12c>)
 800177c:	6013      	str	r3, [r2, #0]
 800177e:	e028      	b.n	80017d2 <HAL_GPIO_EXTI_Callback+0x102>
		} else if (rot_old_state == 1 && rot_new_state == 0) { // 1 -> 0 transition
 8001780:	4b1d      	ldr	r3, [pc, #116]	; (80017f8 <HAL_GPIO_EXTI_Callback+0x128>)
 8001782:	781b      	ldrb	r3, [r3, #0]
 8001784:	2b01      	cmp	r3, #1
 8001786:	d109      	bne.n	800179c <HAL_GPIO_EXTI_Callback+0xcc>
 8001788:	4b1a      	ldr	r3, [pc, #104]	; (80017f4 <HAL_GPIO_EXTI_Callback+0x124>)
 800178a:	781b      	ldrb	r3, [r3, #0]
 800178c:	2b00      	cmp	r3, #0
 800178e:	d105      	bne.n	800179c <HAL_GPIO_EXTI_Callback+0xcc>
			EncoderCount--;
 8001790:	4b1a      	ldr	r3, [pc, #104]	; (80017fc <HAL_GPIO_EXTI_Callback+0x12c>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	3b01      	subs	r3, #1
 8001796:	4a19      	ldr	r2, [pc, #100]	; (80017fc <HAL_GPIO_EXTI_Callback+0x12c>)
 8001798:	6013      	str	r3, [r2, #0]
 800179a:	e01a      	b.n	80017d2 <HAL_GPIO_EXTI_Callback+0x102>
		} else if (rot_old_state == 0 && rot_new_state == 2) { // 0 -> 2 transition
 800179c:	4b16      	ldr	r3, [pc, #88]	; (80017f8 <HAL_GPIO_EXTI_Callback+0x128>)
 800179e:	781b      	ldrb	r3, [r3, #0]
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d109      	bne.n	80017b8 <HAL_GPIO_EXTI_Callback+0xe8>
 80017a4:	4b13      	ldr	r3, [pc, #76]	; (80017f4 <HAL_GPIO_EXTI_Callback+0x124>)
 80017a6:	781b      	ldrb	r3, [r3, #0]
 80017a8:	2b02      	cmp	r3, #2
 80017aa:	d105      	bne.n	80017b8 <HAL_GPIO_EXTI_Callback+0xe8>
			EncoderCount--;
 80017ac:	4b13      	ldr	r3, [pc, #76]	; (80017fc <HAL_GPIO_EXTI_Callback+0x12c>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	3b01      	subs	r3, #1
 80017b2:	4a12      	ldr	r2, [pc, #72]	; (80017fc <HAL_GPIO_EXTI_Callback+0x12c>)
 80017b4:	6013      	str	r3, [r2, #0]
 80017b6:	e00c      	b.n	80017d2 <HAL_GPIO_EXTI_Callback+0x102>
		} else if (rot_old_state == 2 && rot_new_state == 3) { // 2 -> 3 transition
 80017b8:	4b0f      	ldr	r3, [pc, #60]	; (80017f8 <HAL_GPIO_EXTI_Callback+0x128>)
 80017ba:	781b      	ldrb	r3, [r3, #0]
 80017bc:	2b02      	cmp	r3, #2
 80017be:	d108      	bne.n	80017d2 <HAL_GPIO_EXTI_Callback+0x102>
 80017c0:	4b0c      	ldr	r3, [pc, #48]	; (80017f4 <HAL_GPIO_EXTI_Callback+0x124>)
 80017c2:	781b      	ldrb	r3, [r3, #0]
 80017c4:	2b03      	cmp	r3, #3
 80017c6:	d104      	bne.n	80017d2 <HAL_GPIO_EXTI_Callback+0x102>
			EncoderCount--;
 80017c8:	4b0c      	ldr	r3, [pc, #48]	; (80017fc <HAL_GPIO_EXTI_Callback+0x12c>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	3b01      	subs	r3, #1
 80017ce:	4a0b      	ldr	r2, [pc, #44]	; (80017fc <HAL_GPIO_EXTI_Callback+0x12c>)
 80017d0:	6013      	str	r3, [r2, #0]
		}

		rot_old_state = rot_new_state;
 80017d2:	4b08      	ldr	r3, [pc, #32]	; (80017f4 <HAL_GPIO_EXTI_Callback+0x124>)
 80017d4:	781a      	ldrb	r2, [r3, #0]
 80017d6:	4b08      	ldr	r3, [pc, #32]	; (80017f8 <HAL_GPIO_EXTI_Callback+0x128>)
 80017d8:	701a      	strb	r2, [r3, #0]
		Calculate_Rotation(EncoderPulse,RevoluctionFactor);
 80017da:	4b09      	ldr	r3, [pc, #36]	; (8001800 <HAL_GPIO_EXTI_Callback+0x130>)
 80017dc:	881b      	ldrh	r3, [r3, #0]
 80017de:	461a      	mov	r2, r3
 80017e0:	4b08      	ldr	r3, [pc, #32]	; (8001804 <HAL_GPIO_EXTI_Callback+0x134>)
 80017e2:	881b      	ldrh	r3, [r3, #0]
 80017e4:	4619      	mov	r1, r3
 80017e6:	4610      	mov	r0, r2
 80017e8:	f000 f80e 	bl	8001808 <Calculate_Rotation>
	}
}
 80017ec:	bf00      	nop
 80017ee:	3708      	adds	r7, #8
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bd80      	pop	{r7, pc}
 80017f4:	200004bc 	.word	0x200004bc
 80017f8:	200004bd 	.word	0x200004bd
 80017fc:	2000031c 	.word	0x2000031c
 8001800:	20000004 	.word	0x20000004
 8001804:	20000006 	.word	0x20000006

08001808 <Calculate_Rotation>:
// ----------------------------------------CALCULATE REV TO FACTOR --------------------------------------
/* Calculate Revolution to Factor
 *
 */
void Calculate_Rotation(uint16_t EncoderPulseSet,uint16_t RevoluctionFactorSet)
{
 8001808:	b5b0      	push	{r4, r5, r7, lr}
 800180a:	b082      	sub	sp, #8
 800180c:	af00      	add	r7, sp, #0
 800180e:	4603      	mov	r3, r0
 8001810:	460a      	mov	r2, r1
 8001812:	80fb      	strh	r3, [r7, #6]
 8001814:	4613      	mov	r3, r2
 8001816:	80bb      	strh	r3, [r7, #4]
EncoderPosition = EncoderCount/4.0;   // Single Event Encoder 1*4 in Single Counter
 8001818:	4b8b      	ldr	r3, [pc, #556]	; (8001a48 <Calculate_Rotation+0x240>)
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	4618      	mov	r0, r3
 800181e:	f7fe fea1 	bl	8000564 <__aeabi_i2d>
 8001822:	f04f 0200 	mov.w	r2, #0
 8001826:	4b89      	ldr	r3, [pc, #548]	; (8001a4c <Calculate_Rotation+0x244>)
 8001828:	f7ff f830 	bl	800088c <__aeabi_ddiv>
 800182c:	4602      	mov	r2, r0
 800182e:	460b      	mov	r3, r1
 8001830:	4610      	mov	r0, r2
 8001832:	4619      	mov	r1, r3
 8001834:	f7ff f9b0 	bl	8000b98 <__aeabi_d2iz>
 8001838:	4603      	mov	r3, r0
 800183a:	4a85      	ldr	r2, [pc, #532]	; (8001a50 <Calculate_Rotation+0x248>)
 800183c:	6013      	str	r3, [r2, #0]
EncoderPositionFloat = EncoderPosition; // Single Counter Encoder
 800183e:	4b84      	ldr	r3, [pc, #528]	; (8001a50 <Calculate_Rotation+0x248>)
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	ee07 3a90 	vmov	s15, r3
 8001846:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800184a:	4b82      	ldr	r3, [pc, #520]	; (8001a54 <Calculate_Rotation+0x24c>)
 800184c:	edc3 7a00 	vstr	s15, [r3]
PositionMotor = EncoderPositionFloat/EncoderPulseSet;
 8001850:	4b80      	ldr	r3, [pc, #512]	; (8001a54 <Calculate_Rotation+0x24c>)
 8001852:	edd3 6a00 	vldr	s13, [r3]
 8001856:	88fb      	ldrh	r3, [r7, #6]
 8001858:	ee07 3a90 	vmov	s15, r3
 800185c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001860:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001864:	4b7c      	ldr	r3, [pc, #496]	; (8001a58 <Calculate_Rotation+0x250>)
 8001866:	edc3 7a00 	vstr	s15, [r3]
KinematicPositionUnit = RevoluctionFactorSet * PositionMotor;
 800186a:	88bb      	ldrh	r3, [r7, #4]
 800186c:	ee07 3a90 	vmov	s15, r3
 8001870:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001874:	4b78      	ldr	r3, [pc, #480]	; (8001a58 <Calculate_Rotation+0x250>)
 8001876:	edd3 7a00 	vldr	s15, [r3]
 800187a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800187e:	4b77      	ldr	r3, [pc, #476]	; (8001a5c <Calculate_Rotation+0x254>)
 8001880:	edc3 7a00 	vstr	s15, [r3]

TM6_Currentvalue = __HAL_TIM_GET_COUNTER(&htim6); // Get current time (microseconds)
 8001884:	4b76      	ldr	r3, [pc, #472]	; (8001a60 <Calculate_Rotation+0x258>)
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800188a:	b21a      	sxth	r2, r3
 800188c:	4b75      	ldr	r3, [pc, #468]	; (8001a64 <Calculate_Rotation+0x25c>)
 800188e:	801a      	strh	r2, [r3, #0]

if(TM6_Currentvalue >= TM6_OldValue)
 8001890:	4b74      	ldr	r3, [pc, #464]	; (8001a64 <Calculate_Rotation+0x25c>)
 8001892:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001896:	461a      	mov	r2, r3
 8001898:	4b73      	ldr	r3, [pc, #460]	; (8001a68 <Calculate_Rotation+0x260>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	429a      	cmp	r2, r3
 800189e:	f0c0 80c2 	bcc.w	8001a26 <Calculate_Rotation+0x21e>
{
	TM6_DiffCaunter = (TM6_Currentvalue - TM6_OldValue); // Calculate time from count to count
 80018a2:	4b70      	ldr	r3, [pc, #448]	; (8001a64 <Calculate_Rotation+0x25c>)
 80018a4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80018a8:	461a      	mov	r2, r3
 80018aa:	4b6f      	ldr	r3, [pc, #444]	; (8001a68 <Calculate_Rotation+0x260>)
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	1ad3      	subs	r3, r2, r3
 80018b0:	4a6e      	ldr	r2, [pc, #440]	; (8001a6c <Calculate_Rotation+0x264>)
 80018b2:	6013      	str	r3, [r2, #0]
	if (FilterSpeedEnable == 1)  //  CutOff Low-Pass Filter
 80018b4:	4b6e      	ldr	r3, [pc, #440]	; (8001a70 <Calculate_Rotation+0x268>)
 80018b6:	781b      	ldrb	r3, [r3, #0]
 80018b8:	2b01      	cmp	r3, #1
 80018ba:	d16e      	bne.n	800199a <Calculate_Rotation+0x192>
	{
		GetConstantFilter();
 80018bc:	f000 f8ee 	bl	8001a9c <GetConstantFilter>
		EncoderSpeedRPSToFiler = ((1000000.0/TM6_DiffCaunter)/(EncoderPulseSet*4)); //Calculate RPS speed From microsecond to second
 80018c0:	4b6a      	ldr	r3, [pc, #424]	; (8001a6c <Calculate_Rotation+0x264>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	4618      	mov	r0, r3
 80018c6:	f7fe fe3d 	bl	8000544 <__aeabi_ui2d>
 80018ca:	4602      	mov	r2, r0
 80018cc:	460b      	mov	r3, r1
 80018ce:	a15c      	add	r1, pc, #368	; (adr r1, 8001a40 <Calculate_Rotation+0x238>)
 80018d0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80018d4:	f7fe ffda 	bl	800088c <__aeabi_ddiv>
 80018d8:	4602      	mov	r2, r0
 80018da:	460b      	mov	r3, r1
 80018dc:	4614      	mov	r4, r2
 80018de:	461d      	mov	r5, r3
 80018e0:	88fb      	ldrh	r3, [r7, #6]
 80018e2:	009b      	lsls	r3, r3, #2
 80018e4:	4618      	mov	r0, r3
 80018e6:	f7fe fe3d 	bl	8000564 <__aeabi_i2d>
 80018ea:	4602      	mov	r2, r0
 80018ec:	460b      	mov	r3, r1
 80018ee:	4620      	mov	r0, r4
 80018f0:	4629      	mov	r1, r5
 80018f2:	f7fe ffcb 	bl	800088c <__aeabi_ddiv>
 80018f6:	4602      	mov	r2, r0
 80018f8:	460b      	mov	r3, r1
 80018fa:	4610      	mov	r0, r2
 80018fc:	4619      	mov	r1, r3
 80018fe:	f7ff f973 	bl	8000be8 <__aeabi_d2f>
 8001902:	4603      	mov	r3, r0
 8001904:	4a5b      	ldr	r2, [pc, #364]	; (8001a74 <Calculate_Rotation+0x26c>)
 8001906:	6013      	str	r3, [r2, #0]
		EncoderSpeedRPS = ((b_i*RPSSpeedFilter) + (a_i*EncoderSpeedRPSToFiler) + (a_i*RPSSpeedFilterPrev));
 8001908:	4b5b      	ldr	r3, [pc, #364]	; (8001a78 <Calculate_Rotation+0x270>)
 800190a:	ed93 7a00 	vldr	s14, [r3]
 800190e:	4b5b      	ldr	r3, [pc, #364]	; (8001a7c <Calculate_Rotation+0x274>)
 8001910:	edd3 7a00 	vldr	s15, [r3]
 8001914:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001918:	4b59      	ldr	r3, [pc, #356]	; (8001a80 <Calculate_Rotation+0x278>)
 800191a:	edd3 6a00 	vldr	s13, [r3]
 800191e:	4b55      	ldr	r3, [pc, #340]	; (8001a74 <Calculate_Rotation+0x26c>)
 8001920:	edd3 7a00 	vldr	s15, [r3]
 8001924:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001928:	ee37 7a27 	vadd.f32	s14, s14, s15
 800192c:	4b54      	ldr	r3, [pc, #336]	; (8001a80 <Calculate_Rotation+0x278>)
 800192e:	edd3 6a00 	vldr	s13, [r3]
 8001932:	4b54      	ldr	r3, [pc, #336]	; (8001a84 <Calculate_Rotation+0x27c>)
 8001934:	edd3 7a00 	vldr	s15, [r3]
 8001938:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800193c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001940:	4b51      	ldr	r3, [pc, #324]	; (8001a88 <Calculate_Rotation+0x280>)
 8001942:	edc3 7a00 	vstr	s15, [r3]
		EncoderSpeedRPM = (EncoderSpeedRPS * 60.0); //Calculate RPM Speed
 8001946:	4b50      	ldr	r3, [pc, #320]	; (8001a88 <Calculate_Rotation+0x280>)
 8001948:	edd3 7a00 	vldr	s15, [r3]
 800194c:	ed9f 7a4f 	vldr	s14, [pc, #316]	; 8001a8c <Calculate_Rotation+0x284>
 8001950:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001954:	4b4e      	ldr	r3, [pc, #312]	; (8001a90 <Calculate_Rotation+0x288>)
 8001956:	edc3 7a00 	vstr	s15, [r3]
		EncoderSpeedUnit = (EncoderSpeedRPM * RevoluctionFactorSet);
 800195a:	88bb      	ldrh	r3, [r7, #4]
 800195c:	ee07 3a90 	vmov	s15, r3
 8001960:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001964:	4b4a      	ldr	r3, [pc, #296]	; (8001a90 <Calculate_Rotation+0x288>)
 8001966:	edd3 7a00 	vldr	s15, [r3]
 800196a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800196e:	4b49      	ldr	r3, [pc, #292]	; (8001a94 <Calculate_Rotation+0x28c>)
 8001970:	edc3 7a00 	vstr	s15, [r3]
		TM6_OldValue = TM6_Currentvalue; // Save to old value
 8001974:	4b3b      	ldr	r3, [pc, #236]	; (8001a64 <Calculate_Rotation+0x25c>)
 8001976:	f9b3 3000 	ldrsh.w	r3, [r3]
 800197a:	461a      	mov	r2, r3
 800197c:	4b3a      	ldr	r3, [pc, #232]	; (8001a68 <Calculate_Rotation+0x260>)
 800197e:	601a      	str	r2, [r3, #0]
		HAL_GPIO_TogglePin (GPIOA, LD2_Pin);
 8001980:	2120      	movs	r1, #32
 8001982:	4845      	ldr	r0, [pc, #276]	; (8001a98 <Calculate_Rotation+0x290>)
 8001984:	f001 fa80 	bl	8002e88 <HAL_GPIO_TogglePin>
		RPSSpeedFilterPrev = EncoderSpeedRPSToFiler;
 8001988:	4b3a      	ldr	r3, [pc, #232]	; (8001a74 <Calculate_Rotation+0x26c>)
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	4a3d      	ldr	r2, [pc, #244]	; (8001a84 <Calculate_Rotation+0x27c>)
 800198e:	6013      	str	r3, [r2, #0]
		RPSSpeedFilter = EncoderSpeedRPS;
 8001990:	4b3d      	ldr	r3, [pc, #244]	; (8001a88 <Calculate_Rotation+0x280>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	4a39      	ldr	r2, [pc, #228]	; (8001a7c <Calculate_Rotation+0x274>)
 8001996:	6013      	str	r3, [r2, #0]
else
{
	TM6_OldValue = TM6_Currentvalue;
}

}
 8001998:	e04b      	b.n	8001a32 <Calculate_Rotation+0x22a>
		EncoderSpeedRPS = ((1000000.0/TM6_DiffCaunter)/(EncoderPulseSet*4)); //Calculate RPS speed From microsecond to second
 800199a:	4b34      	ldr	r3, [pc, #208]	; (8001a6c <Calculate_Rotation+0x264>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	4618      	mov	r0, r3
 80019a0:	f7fe fdd0 	bl	8000544 <__aeabi_ui2d>
 80019a4:	4602      	mov	r2, r0
 80019a6:	460b      	mov	r3, r1
 80019a8:	a125      	add	r1, pc, #148	; (adr r1, 8001a40 <Calculate_Rotation+0x238>)
 80019aa:	e9d1 0100 	ldrd	r0, r1, [r1]
 80019ae:	f7fe ff6d 	bl	800088c <__aeabi_ddiv>
 80019b2:	4602      	mov	r2, r0
 80019b4:	460b      	mov	r3, r1
 80019b6:	4614      	mov	r4, r2
 80019b8:	461d      	mov	r5, r3
 80019ba:	88fb      	ldrh	r3, [r7, #6]
 80019bc:	009b      	lsls	r3, r3, #2
 80019be:	4618      	mov	r0, r3
 80019c0:	f7fe fdd0 	bl	8000564 <__aeabi_i2d>
 80019c4:	4602      	mov	r2, r0
 80019c6:	460b      	mov	r3, r1
 80019c8:	4620      	mov	r0, r4
 80019ca:	4629      	mov	r1, r5
 80019cc:	f7fe ff5e 	bl	800088c <__aeabi_ddiv>
 80019d0:	4602      	mov	r2, r0
 80019d2:	460b      	mov	r3, r1
 80019d4:	4610      	mov	r0, r2
 80019d6:	4619      	mov	r1, r3
 80019d8:	f7ff f906 	bl	8000be8 <__aeabi_d2f>
 80019dc:	4603      	mov	r3, r0
 80019de:	4a2a      	ldr	r2, [pc, #168]	; (8001a88 <Calculate_Rotation+0x280>)
 80019e0:	6013      	str	r3, [r2, #0]
		EncoderSpeedRPM = (EncoderSpeedRPS * 60.0); //Calculate RPM Speed
 80019e2:	4b29      	ldr	r3, [pc, #164]	; (8001a88 <Calculate_Rotation+0x280>)
 80019e4:	edd3 7a00 	vldr	s15, [r3]
 80019e8:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8001a8c <Calculate_Rotation+0x284>
 80019ec:	ee67 7a87 	vmul.f32	s15, s15, s14
 80019f0:	4b27      	ldr	r3, [pc, #156]	; (8001a90 <Calculate_Rotation+0x288>)
 80019f2:	edc3 7a00 	vstr	s15, [r3]
		EncoderSpeedUnit = (EncoderSpeedRPM * RevoluctionFactorSet);
 80019f6:	88bb      	ldrh	r3, [r7, #4]
 80019f8:	ee07 3a90 	vmov	s15, r3
 80019fc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a00:	4b23      	ldr	r3, [pc, #140]	; (8001a90 <Calculate_Rotation+0x288>)
 8001a02:	edd3 7a00 	vldr	s15, [r3]
 8001a06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a0a:	4b22      	ldr	r3, [pc, #136]	; (8001a94 <Calculate_Rotation+0x28c>)
 8001a0c:	edc3 7a00 	vstr	s15, [r3]
		TM6_OldValue = TM6_Currentvalue; // Save to old value
 8001a10:	4b14      	ldr	r3, [pc, #80]	; (8001a64 <Calculate_Rotation+0x25c>)
 8001a12:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a16:	461a      	mov	r2, r3
 8001a18:	4b13      	ldr	r3, [pc, #76]	; (8001a68 <Calculate_Rotation+0x260>)
 8001a1a:	601a      	str	r2, [r3, #0]
		HAL_GPIO_TogglePin (GPIOA, LD2_Pin);
 8001a1c:	2120      	movs	r1, #32
 8001a1e:	481e      	ldr	r0, [pc, #120]	; (8001a98 <Calculate_Rotation+0x290>)
 8001a20:	f001 fa32 	bl	8002e88 <HAL_GPIO_TogglePin>
}
 8001a24:	e005      	b.n	8001a32 <Calculate_Rotation+0x22a>
	TM6_OldValue = TM6_Currentvalue;
 8001a26:	4b0f      	ldr	r3, [pc, #60]	; (8001a64 <Calculate_Rotation+0x25c>)
 8001a28:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a2c:	461a      	mov	r2, r3
 8001a2e:	4b0e      	ldr	r3, [pc, #56]	; (8001a68 <Calculate_Rotation+0x260>)
 8001a30:	601a      	str	r2, [r3, #0]
}
 8001a32:	bf00      	nop
 8001a34:	3708      	adds	r7, #8
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bdb0      	pop	{r4, r5, r7, pc}
 8001a3a:	bf00      	nop
 8001a3c:	f3af 8000 	nop.w
 8001a40:	00000000 	.word	0x00000000
 8001a44:	412e8480 	.word	0x412e8480
 8001a48:	2000031c 	.word	0x2000031c
 8001a4c:	40100000 	.word	0x40100000
 8001a50:	200004c4 	.word	0x200004c4
 8001a54:	200004c8 	.word	0x200004c8
 8001a58:	200004c0 	.word	0x200004c0
 8001a5c:	200004cc 	.word	0x200004cc
 8001a60:	20000248 	.word	0x20000248
 8001a64:	200004f8 	.word	0x200004f8
 8001a68:	200004e4 	.word	0x200004e4
 8001a6c:	200004e0 	.word	0x200004e0
 8001a70:	20000000 	.word	0x20000000
 8001a74:	200004b0 	.word	0x200004b0
 8001a78:	200004b4 	.word	0x200004b4
 8001a7c:	200004a8 	.word	0x200004a8
 8001a80:	200004b8 	.word	0x200004b8
 8001a84:	200004ac 	.word	0x200004ac
 8001a88:	200004d0 	.word	0x200004d0
 8001a8c:	42700000 	.word	0x42700000
 8001a90:	200004d4 	.word	0x200004d4
 8001a94:	200004dc 	.word	0x200004dc
 8001a98:	40020000 	.word	0x40020000

08001a9c <GetConstantFilter>:
/* Calculate Revolution to Factor
 *
 */
//----------------------------DA CONTROLLARE NON FUNZIONANTE--------------------------
void GetConstantFilter(void)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	af00      	add	r7, sp, #0
    b2= b0;
    a1 = 2.0 * (ita*ita - 1.0) * b0;
    a2 = -(1.0 - q*ita + ita*ita) * b0;
    */

	switch (FrequencyCase) {
 8001aa0:	4b7b      	ldr	r3, [pc, #492]	; (8001c90 <GetConstantFilter+0x1f4>)
 8001aa2:	781b      	ldrb	r3, [r3, #0]
 8001aa4:	3b01      	subs	r3, #1
 8001aa6:	2b0b      	cmp	r3, #11
 8001aa8:	f200 80ed 	bhi.w	8001c86 <GetConstantFilter+0x1ea>
 8001aac:	a201      	add	r2, pc, #4	; (adr r2, 8001ab4 <GetConstantFilter+0x18>)
 8001aae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ab2:	bf00      	nop
 8001ab4:	08001ae5 	.word	0x08001ae5
 8001ab8:	08001b01 	.word	0x08001b01
 8001abc:	08001b25 	.word	0x08001b25
 8001ac0:	08001b49 	.word	0x08001b49
 8001ac4:	08001b6d 	.word	0x08001b6d
 8001ac8:	08001b91 	.word	0x08001b91
 8001acc:	08001bb5 	.word	0x08001bb5
 8001ad0:	08001bd9 	.word	0x08001bd9
 8001ad4:	08001bfd 	.word	0x08001bfd
 8001ad8:	08001c21 	.word	0x08001c21
 8001adc:	08001c45 	.word	0x08001c45
 8001ae0:	08001c69 	.word	0x08001c69

	  case 1:
		if(FrequencySpeedFilter <= 5)
 8001ae4:	4b6b      	ldr	r3, [pc, #428]	; (8001c94 <GetConstantFilter+0x1f8>)
 8001ae6:	781b      	ldrb	r3, [r3, #0]
 8001ae8:	2b05      	cmp	r3, #5
 8001aea:	d806      	bhi.n	8001afa <GetConstantFilter+0x5e>
		{
			b_i = 0.96906992;
 8001aec:	4b6a      	ldr	r3, [pc, #424]	; (8001c98 <GetConstantFilter+0x1fc>)
 8001aee:	4a6b      	ldr	r2, [pc, #428]	; (8001c9c <GetConstantFilter+0x200>)
 8001af0:	601a      	str	r2, [r3, #0]
			a_i = 0.01546504;
 8001af2:	4b6b      	ldr	r3, [pc, #428]	; (8001ca0 <GetConstantFilter+0x204>)
 8001af4:	4a6b      	ldr	r2, [pc, #428]	; (8001ca4 <GetConstantFilter+0x208>)
 8001af6:	601a      	str	r2, [r3, #0]
			//FrequencySpeedFilter = 1;
			break;
 8001af8:	e0c5      	b.n	8001c86 <GetConstantFilter+0x1ea>
		}
		else
		{
			FrequencyCase = 2;
 8001afa:	4b65      	ldr	r3, [pc, #404]	; (8001c90 <GetConstantFilter+0x1f4>)
 8001afc:	2202      	movs	r2, #2
 8001afe:	701a      	strb	r2, [r3, #0]
		}


	  case 2:
		if ((FrequencySpeedFilter >= 6)&&(FrequencySpeedFilter <= 10))
 8001b00:	4b64      	ldr	r3, [pc, #400]	; (8001c94 <GetConstantFilter+0x1f8>)
 8001b02:	781b      	ldrb	r3, [r3, #0]
 8001b04:	2b05      	cmp	r3, #5
 8001b06:	d90a      	bls.n	8001b1e <GetConstantFilter+0x82>
 8001b08:	4b62      	ldr	r3, [pc, #392]	; (8001c94 <GetConstantFilter+0x1f8>)
 8001b0a:	781b      	ldrb	r3, [r3, #0]
 8001b0c:	2b0a      	cmp	r3, #10
 8001b0e:	d806      	bhi.n	8001b1e <GetConstantFilter+0x82>
		{
		    b_i = 0.93908194;
 8001b10:	4b61      	ldr	r3, [pc, #388]	; (8001c98 <GetConstantFilter+0x1fc>)
 8001b12:	4a65      	ldr	r2, [pc, #404]	; (8001ca8 <GetConstantFilter+0x20c>)
 8001b14:	601a      	str	r2, [r3, #0]
		    a_i = 0.03045903;
 8001b16:	4b62      	ldr	r3, [pc, #392]	; (8001ca0 <GetConstantFilter+0x204>)
 8001b18:	4a64      	ldr	r2, [pc, #400]	; (8001cac <GetConstantFilter+0x210>)
 8001b1a:	601a      	str	r2, [r3, #0]
		    //FrequencySpeedFilter = 2;
		    break;
 8001b1c:	e0b3      	b.n	8001c86 <GetConstantFilter+0x1ea>
		}
		else
		{
			FrequencyCase = 3;
 8001b1e:	4b5c      	ldr	r3, [pc, #368]	; (8001c90 <GetConstantFilter+0x1f4>)
 8001b20:	2203      	movs	r2, #3
 8001b22:	701a      	strb	r2, [r3, #0]
		}


	  case 3:
		if ((FrequencySpeedFilter >= 11)&&(FrequencySpeedFilter <= 15))
 8001b24:	4b5b      	ldr	r3, [pc, #364]	; (8001c94 <GetConstantFilter+0x1f8>)
 8001b26:	781b      	ldrb	r3, [r3, #0]
 8001b28:	2b0a      	cmp	r3, #10
 8001b2a:	d90a      	bls.n	8001b42 <GetConstantFilter+0xa6>
 8001b2c:	4b59      	ldr	r3, [pc, #356]	; (8001c94 <GetConstantFilter+0x1f8>)
 8001b2e:	781b      	ldrb	r3, [r3, #0]
 8001b30:	2b0f      	cmp	r3, #15
 8001b32:	d806      	bhi.n	8001b42 <GetConstantFilter+0xa6>
		{
		    b_i = 0.90999367;
 8001b34:	4b58      	ldr	r3, [pc, #352]	; (8001c98 <GetConstantFilter+0x1fc>)
 8001b36:	4a5e      	ldr	r2, [pc, #376]	; (8001cb0 <GetConstantFilter+0x214>)
 8001b38:	601a      	str	r2, [r3, #0]
		    a_i = 0.04500317;
 8001b3a:	4b59      	ldr	r3, [pc, #356]	; (8001ca0 <GetConstantFilter+0x204>)
 8001b3c:	4a5d      	ldr	r2, [pc, #372]	; (8001cb4 <GetConstantFilter+0x218>)
 8001b3e:	601a      	str	r2, [r3, #0]
		    //FrequencySpeedFilter = 3;
		    break;
 8001b40:	e0a1      	b.n	8001c86 <GetConstantFilter+0x1ea>
		}
		else
		{
			FrequencyCase = 4;
 8001b42:	4b53      	ldr	r3, [pc, #332]	; (8001c90 <GetConstantFilter+0x1f4>)
 8001b44:	2204      	movs	r2, #4
 8001b46:	701a      	strb	r2, [r3, #0]
		}


	  case 4:
		if ((FrequencySpeedFilter >= 16)&&(FrequencySpeedFilter <= 25))
 8001b48:	4b52      	ldr	r3, [pc, #328]	; (8001c94 <GetConstantFilter+0x1f8>)
 8001b4a:	781b      	ldrb	r3, [r3, #0]
 8001b4c:	2b0f      	cmp	r3, #15
 8001b4e:	d90a      	bls.n	8001b66 <GetConstantFilter+0xca>
 8001b50:	4b50      	ldr	r3, [pc, #320]	; (8001c94 <GetConstantFilter+0x1f8>)
 8001b52:	781b      	ldrb	r3, [r3, #0]
 8001b54:	2b19      	cmp	r3, #25
 8001b56:	d806      	bhi.n	8001b66 <GetConstantFilter+0xca>
		{
		    b_i = 0.85435899;
 8001b58:	4b4f      	ldr	r3, [pc, #316]	; (8001c98 <GetConstantFilter+0x1fc>)
 8001b5a:	4a57      	ldr	r2, [pc, #348]	; (8001cb8 <GetConstantFilter+0x21c>)
 8001b5c:	601a      	str	r2, [r3, #0]
		    a_i = 0.07282051;
 8001b5e:	4b50      	ldr	r3, [pc, #320]	; (8001ca0 <GetConstantFilter+0x204>)
 8001b60:	4a56      	ldr	r2, [pc, #344]	; (8001cbc <GetConstantFilter+0x220>)
 8001b62:	601a      	str	r2, [r3, #0]
		    //FrequencySpeedFilter = 4;
		    break;
 8001b64:	e08f      	b.n	8001c86 <GetConstantFilter+0x1ea>
		}
		else
		{
			FrequencyCase = 5;
 8001b66:	4b4a      	ldr	r3, [pc, #296]	; (8001c90 <GetConstantFilter+0x1f4>)
 8001b68:	2205      	movs	r2, #5
 8001b6a:	701a      	strb	r2, [r3, #0]
		}


	  case 5:
		if ((FrequencySpeedFilter >= 26)&&(FrequencySpeedFilter <= 35))
 8001b6c:	4b49      	ldr	r3, [pc, #292]	; (8001c94 <GetConstantFilter+0x1f8>)
 8001b6e:	781b      	ldrb	r3, [r3, #0]
 8001b70:	2b19      	cmp	r3, #25
 8001b72:	d90a      	bls.n	8001b8a <GetConstantFilter+0xee>
 8001b74:	4b47      	ldr	r3, [pc, #284]	; (8001c94 <GetConstantFilter+0x1f8>)
 8001b76:	781b      	ldrb	r3, [r3, #0]
 8001b78:	2b23      	cmp	r3, #35	; 0x23
 8001b7a:	d806      	bhi.n	8001b8a <GetConstantFilter+0xee>
		{
		    b_i = 0.80187364;
 8001b7c:	4b46      	ldr	r3, [pc, #280]	; (8001c98 <GetConstantFilter+0x1fc>)
 8001b7e:	4a50      	ldr	r2, [pc, #320]	; (8001cc0 <GetConstantFilter+0x224>)
 8001b80:	601a      	str	r2, [r3, #0]
		    a_i = 0.09906318;
 8001b82:	4b47      	ldr	r3, [pc, #284]	; (8001ca0 <GetConstantFilter+0x204>)
 8001b84:	4a4f      	ldr	r2, [pc, #316]	; (8001cc4 <GetConstantFilter+0x228>)
 8001b86:	601a      	str	r2, [r3, #0]
		    //FrequencySpeedFilter = 5;
		    break;
 8001b88:	e07d      	b.n	8001c86 <GetConstantFilter+0x1ea>
		}
		else
		{
			FrequencyCase = 6;
 8001b8a:	4b41      	ldr	r3, [pc, #260]	; (8001c90 <GetConstantFilter+0x1f4>)
 8001b8c:	2206      	movs	r2, #6
 8001b8e:	701a      	strb	r2, [r3, #0]
		}


	  case 6:
		if ((FrequencySpeedFilter >= 36)&&(FrequencySpeedFilter <= 45))
 8001b90:	4b40      	ldr	r3, [pc, #256]	; (8001c94 <GetConstantFilter+0x1f8>)
 8001b92:	781b      	ldrb	r3, [r3, #0]
 8001b94:	2b23      	cmp	r3, #35	; 0x23
 8001b96:	d90a      	bls.n	8001bae <GetConstantFilter+0x112>
 8001b98:	4b3e      	ldr	r3, [pc, #248]	; (8001c94 <GetConstantFilter+0x1f8>)
 8001b9a:	781b      	ldrb	r3, [r3, #0]
 8001b9c:	2b2d      	cmp	r3, #45	; 0x2d
 8001b9e:	d806      	bhi.n	8001bae <GetConstantFilter+0x112>
		{
		    b_i = 0.75227759;
 8001ba0:	4b3d      	ldr	r3, [pc, #244]	; (8001c98 <GetConstantFilter+0x1fc>)
 8001ba2:	4a49      	ldr	r2, [pc, #292]	; (8001cc8 <GetConstantFilter+0x22c>)
 8001ba4:	601a      	str	r2, [r3, #0]
		    a_i = 0.1238612;
 8001ba6:	4b3e      	ldr	r3, [pc, #248]	; (8001ca0 <GetConstantFilter+0x204>)
 8001ba8:	4a48      	ldr	r2, [pc, #288]	; (8001ccc <GetConstantFilter+0x230>)
 8001baa:	601a      	str	r2, [r3, #0]
		    //FrequencySpeedFilter = 6;
		    break;
 8001bac:	e06b      	b.n	8001c86 <GetConstantFilter+0x1ea>
		}
		else
		{
			FrequencyCase = 7;
 8001bae:	4b38      	ldr	r3, [pc, #224]	; (8001c90 <GetConstantFilter+0x1f4>)
 8001bb0:	2207      	movs	r2, #7
 8001bb2:	701a      	strb	r2, [r3, #0]
		}


	  case 7:
		if ((FrequencySpeedFilter >= 46)&&(FrequencySpeedFilter <= 55))
 8001bb4:	4b37      	ldr	r3, [pc, #220]	; (8001c94 <GetConstantFilter+0x1f8>)
 8001bb6:	781b      	ldrb	r3, [r3, #0]
 8001bb8:	2b2d      	cmp	r3, #45	; 0x2d
 8001bba:	d90a      	bls.n	8001bd2 <GetConstantFilter+0x136>
 8001bbc:	4b35      	ldr	r3, [pc, #212]	; (8001c94 <GetConstantFilter+0x1f8>)
 8001bbe:	781b      	ldrb	r3, [r3, #0]
 8001bc0:	2b37      	cmp	r3, #55	; 0x37
 8001bc2:	d806      	bhi.n	8001bd2 <GetConstantFilter+0x136>
		{
		    b_i = 0.70533864;
 8001bc4:	4b34      	ldr	r3, [pc, #208]	; (8001c98 <GetConstantFilter+0x1fc>)
 8001bc6:	4a42      	ldr	r2, [pc, #264]	; (8001cd0 <GetConstantFilter+0x234>)
 8001bc8:	601a      	str	r2, [r3, #0]
		    a_i = 0.14733068;
 8001bca:	4b35      	ldr	r3, [pc, #212]	; (8001ca0 <GetConstantFilter+0x204>)
 8001bcc:	4a41      	ldr	r2, [pc, #260]	; (8001cd4 <GetConstantFilter+0x238>)
 8001bce:	601a      	str	r2, [r3, #0]
		    //FrequencySpeedFilter = 7;
		    break;
 8001bd0:	e059      	b.n	8001c86 <GetConstantFilter+0x1ea>
		}
		else
		{
			FrequencyCase = 8;
 8001bd2:	4b2f      	ldr	r3, [pc, #188]	; (8001c90 <GetConstantFilter+0x1f4>)
 8001bd4:	2208      	movs	r2, #8
 8001bd6:	701a      	strb	r2, [r3, #0]
		}


	  case 8:
		if ((FrequencySpeedFilter >= 56)&&(FrequencySpeedFilter <= 65))
 8001bd8:	4b2e      	ldr	r3, [pc, #184]	; (8001c94 <GetConstantFilter+0x1f8>)
 8001bda:	781b      	ldrb	r3, [r3, #0]
 8001bdc:	2b37      	cmp	r3, #55	; 0x37
 8001bde:	d90a      	bls.n	8001bf6 <GetConstantFilter+0x15a>
 8001be0:	4b2c      	ldr	r3, [pc, #176]	; (8001c94 <GetConstantFilter+0x1f8>)
 8001be2:	781b      	ldrb	r3, [r3, #0]
 8001be4:	2b41      	cmp	r3, #65	; 0x41
 8001be6:	d806      	bhi.n	8001bf6 <GetConstantFilter+0x15a>
		{
		    b_i = 0.66084882;
 8001be8:	4b2b      	ldr	r3, [pc, #172]	; (8001c98 <GetConstantFilter+0x1fc>)
 8001bea:	4a3b      	ldr	r2, [pc, #236]	; (8001cd8 <GetConstantFilter+0x23c>)
 8001bec:	601a      	str	r2, [r3, #0]
		    a_i = 0.16957559;
 8001bee:	4b2c      	ldr	r3, [pc, #176]	; (8001ca0 <GetConstantFilter+0x204>)
 8001bf0:	4a3a      	ldr	r2, [pc, #232]	; (8001cdc <GetConstantFilter+0x240>)
 8001bf2:	601a      	str	r2, [r3, #0]
		    //FrequencySpeedFilter = 8;
		    break;
 8001bf4:	e047      	b.n	8001c86 <GetConstantFilter+0x1ea>
		}
		else
		{
			FrequencyCase = 9;
 8001bf6:	4b26      	ldr	r3, [pc, #152]	; (8001c90 <GetConstantFilter+0x1f4>)
 8001bf8:	2209      	movs	r2, #9
 8001bfa:	701a      	strb	r2, [r3, #0]
		}


	  case 9:
		if ((FrequencySpeedFilter >= 66)&&(FrequencySpeedFilter <= 75))
 8001bfc:	4b25      	ldr	r3, [pc, #148]	; (8001c94 <GetConstantFilter+0x1f8>)
 8001bfe:	781b      	ldrb	r3, [r3, #0]
 8001c00:	2b41      	cmp	r3, #65	; 0x41
 8001c02:	d90a      	bls.n	8001c1a <GetConstantFilter+0x17e>
 8001c04:	4b23      	ldr	r3, [pc, #140]	; (8001c94 <GetConstantFilter+0x1f8>)
 8001c06:	781b      	ldrb	r3, [r3, #0]
 8001c08:	2b4b      	cmp	r3, #75	; 0x4b
 8001c0a:	d806      	bhi.n	8001c1a <GetConstantFilter+0x17e>
		{
		    b_i = 0.61862133;
 8001c0c:	4b22      	ldr	r3, [pc, #136]	; (8001c98 <GetConstantFilter+0x1fc>)
 8001c0e:	4a34      	ldr	r2, [pc, #208]	; (8001ce0 <GetConstantFilter+0x244>)
 8001c10:	601a      	str	r2, [r3, #0]
		    a_i = 0.19068933;
 8001c12:	4b23      	ldr	r3, [pc, #140]	; (8001ca0 <GetConstantFilter+0x204>)
 8001c14:	4a33      	ldr	r2, [pc, #204]	; (8001ce4 <GetConstantFilter+0x248>)
 8001c16:	601a      	str	r2, [r3, #0]
		    //FrequencySpeedFilter = 9;
		    break;
 8001c18:	e035      	b.n	8001c86 <GetConstantFilter+0x1ea>
		}
		else
		{
			FrequencyCase = 10;
 8001c1a:	4b1d      	ldr	r3, [pc, #116]	; (8001c90 <GetConstantFilter+0x1f4>)
 8001c1c:	220a      	movs	r2, #10
 8001c1e:	701a      	strb	r2, [r3, #0]
		}


	  case 10:
		if ((FrequencySpeedFilter >= 76)&&(FrequencySpeedFilter <= 85))
 8001c20:	4b1c      	ldr	r3, [pc, #112]	; (8001c94 <GetConstantFilter+0x1f8>)
 8001c22:	781b      	ldrb	r3, [r3, #0]
 8001c24:	2b4b      	cmp	r3, #75	; 0x4b
 8001c26:	d90a      	bls.n	8001c3e <GetConstantFilter+0x1a2>
 8001c28:	4b1a      	ldr	r3, [pc, #104]	; (8001c94 <GetConstantFilter+0x1f8>)
 8001c2a:	781b      	ldrb	r3, [r3, #0]
 8001c2c:	2b55      	cmp	r3, #85	; 0x55
 8001c2e:	d806      	bhi.n	8001c3e <GetConstantFilter+0x1a2>
		{
		    b_i = 0.57848789;
 8001c30:	4b19      	ldr	r3, [pc, #100]	; (8001c98 <GetConstantFilter+0x1fc>)
 8001c32:	4a2d      	ldr	r2, [pc, #180]	; (8001ce8 <GetConstantFilter+0x24c>)
 8001c34:	601a      	str	r2, [r3, #0]
		    a_i = 0.21075605;
 8001c36:	4b1a      	ldr	r3, [pc, #104]	; (8001ca0 <GetConstantFilter+0x204>)
 8001c38:	4a2c      	ldr	r2, [pc, #176]	; (8001cec <GetConstantFilter+0x250>)
 8001c3a:	601a      	str	r2, [r3, #0]
		    //FrequencySpeedFilter = 10;
		    break;
 8001c3c:	e023      	b.n	8001c86 <GetConstantFilter+0x1ea>
		}
		else
		{
			FrequencyCase = 11;
 8001c3e:	4b14      	ldr	r3, [pc, #80]	; (8001c90 <GetConstantFilter+0x1f4>)
 8001c40:	220b      	movs	r2, #11
 8001c42:	701a      	strb	r2, [r3, #0]
		}


	  case 11:
		if ((FrequencySpeedFilter >= 86)&&(FrequencySpeedFilter <= 95))
 8001c44:	4b13      	ldr	r3, [pc, #76]	; (8001c94 <GetConstantFilter+0x1f8>)
 8001c46:	781b      	ldrb	r3, [r3, #0]
 8001c48:	2b55      	cmp	r3, #85	; 0x55
 8001c4a:	d90a      	bls.n	8001c62 <GetConstantFilter+0x1c6>
 8001c4c:	4b11      	ldr	r3, [pc, #68]	; (8001c94 <GetConstantFilter+0x1f8>)
 8001c4e:	781b      	ldrb	r3, [r3, #0]
 8001c50:	2b5f      	cmp	r3, #95	; 0x5f
 8001c52:	d806      	bhi.n	8001c62 <GetConstantFilter+0x1c6>
		{
		    b_i = 0.5402965;
 8001c54:	4b10      	ldr	r3, [pc, #64]	; (8001c98 <GetConstantFilter+0x1fc>)
 8001c56:	4a26      	ldr	r2, [pc, #152]	; (8001cf0 <GetConstantFilter+0x254>)
 8001c58:	601a      	str	r2, [r3, #0]
		    a_i = 0.22985175;
 8001c5a:	4b11      	ldr	r3, [pc, #68]	; (8001ca0 <GetConstantFilter+0x204>)
 8001c5c:	4a25      	ldr	r2, [pc, #148]	; (8001cf4 <GetConstantFilter+0x258>)
 8001c5e:	601a      	str	r2, [r3, #0]
		    //FrequencySpeedFilter = 11;
		    break;
 8001c60:	e011      	b.n	8001c86 <GetConstantFilter+0x1ea>
		}
		else
		{
			FrequencyCase = 12;
 8001c62:	4b0b      	ldr	r3, [pc, #44]	; (8001c90 <GetConstantFilter+0x1f4>)
 8001c64:	220c      	movs	r2, #12
 8001c66:	701a      	strb	r2, [r3, #0]
		}


	  case 12:
	  		if (FrequencySpeedFilter >= 96)
 8001c68:	4b0a      	ldr	r3, [pc, #40]	; (8001c94 <GetConstantFilter+0x1f8>)
 8001c6a:	781b      	ldrb	r3, [r3, #0]
 8001c6c:	2b5f      	cmp	r3, #95	; 0x5f
 8001c6e:	d906      	bls.n	8001c7e <GetConstantFilter+0x1e2>
	  		{
	  		    b_i = 0.50390953;
 8001c70:	4b09      	ldr	r3, [pc, #36]	; (8001c98 <GetConstantFilter+0x1fc>)
 8001c72:	4a21      	ldr	r2, [pc, #132]	; (8001cf8 <GetConstantFilter+0x25c>)
 8001c74:	601a      	str	r2, [r3, #0]
	  		    a_i = 0.24804523;
 8001c76:	4b0a      	ldr	r3, [pc, #40]	; (8001ca0 <GetConstantFilter+0x204>)
 8001c78:	4a20      	ldr	r2, [pc, #128]	; (8001cfc <GetConstantFilter+0x260>)
 8001c7a:	601a      	str	r2, [r3, #0]
	  		    //FrequencySpeedFilter = 10;
	  		    break;
 8001c7c:	e003      	b.n	8001c86 <GetConstantFilter+0x1ea>
	  		}
	  		else
	  		{
	  			FrequencyCase = 1;
 8001c7e:	4b04      	ldr	r3, [pc, #16]	; (8001c90 <GetConstantFilter+0x1f4>)
 8001c80:	2201      	movs	r2, #1
 8001c82:	701a      	strb	r2, [r3, #0]
	  		}

}
}
 8001c84:	e7ff      	b.n	8001c86 <GetConstantFilter+0x1ea>
 8001c86:	bf00      	nop
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8e:	4770      	bx	lr
 8001c90:	20000002 	.word	0x20000002
 8001c94:	20000001 	.word	0x20000001
 8001c98:	200004b4 	.word	0x200004b4
 8001c9c:	3f7814f7 	.word	0x3f7814f7
 8001ca0:	200004b8 	.word	0x200004b8
 8001ca4:	3c7d6114 	.word	0x3c7d6114
 8001ca8:	3f7067ad 	.word	0x3f7067ad
 8001cac:	3cf98537 	.word	0x3cf98537
 8001cb0:	3f68f558 	.word	0x3f68f558
 8001cb4:	3d38553e 	.word	0x3d38553e
 8001cb8:	3f5ab745 	.word	0x3f5ab745
 8001cbc:	3d9522eb 	.word	0x3d9522eb
 8001cc0:	3f4d4797 	.word	0x3f4d4797
 8001cc4:	3dcae1a3 	.word	0x3dcae1a3
 8001cc8:	3f409544 	.word	0x3f409544
 8001ccc:	3dfdaaf1 	.word	0x3dfdaaf1
 8001cd0:	3f349113 	.word	0x3f349113
 8001cd4:	3e16dddb 	.word	0x3e16dddb
 8001cd8:	3f292d63 	.word	0x3f292d63
 8001cdc:	3e2da539 	.word	0x3e2da539
 8001ce0:	3f1e5df8 	.word	0x3f1e5df8
 8001ce4:	3e434410 	.word	0x3e434410
 8001ce8:	3f1417c8 	.word	0x3f1417c8
 8001cec:	3e57d06f 	.word	0x3e57d06f
 8001cf0:	3f0a50df 	.word	0x3f0a50df
 8001cf4:	3e6b5e42 	.word	0x3e6b5e42
 8001cf8:	3f010037 	.word	0x3f010037
 8001cfc:	3e7dff92 	.word	0x3e7dff92

08001d00 <EnablePhaseA>:
//----------------------------FINE  CONTROLLARE NON FUNZIONANTE--------------------------

//---------------------------- ENABLE PIN STEPPER MOTOR----------------------------------

void EnablePhaseA(void)  // Phase A
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, Enable_A_PhaseStepper_Pin, GPIO_PIN_SET); //Enable PhaseA with PA8 - D7
 8001d04:	2201      	movs	r2, #1
 8001d06:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001d0a:	4802      	ldr	r0, [pc, #8]	; (8001d14 <EnablePhaseA+0x14>)
 8001d0c:	f001 f88a 	bl	8002e24 <HAL_GPIO_WritePin>

}
 8001d10:	bf00      	nop
 8001d12:	bd80      	pop	{r7, pc}
 8001d14:	40020000 	.word	0x40020000

08001d18 <EnablePhaseB>:
	HAL_GPIO_WritePin(GPIOA, Enable_A_PhaseStepper_Pin, GPIO_PIN_RESET); //Enable PhaseA with PA8 - D7

}

void EnablePhaseB(void)  // Phase B
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, Enable_B_PhaseStepper_Pin, GPIO_PIN_SET); //Enable PhaseA with PA8 - D7
 8001d1c:	2201      	movs	r2, #1
 8001d1e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001d22:	4802      	ldr	r0, [pc, #8]	; (8001d2c <EnablePhaseB+0x14>)
 8001d24:	f001 f87e 	bl	8002e24 <HAL_GPIO_WritePin>

}
 8001d28:	bf00      	nop
 8001d2a:	bd80      	pop	{r7, pc}
 8001d2c:	40020000 	.word	0x40020000

08001d30 <StepperMotor_StepForward>:
//---------------------------- FINE ENABLE PIN STEPPER MOTOR----------------------------------

//---------------------------- MOVE IN CLOCKWISE DIRECTION STEPPER MOTOR----------------------

// Esegue un passo in avanti
void StepperMotor_StepForward(StepperMotor* motor) {
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b082      	sub	sp, #8
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(motor->in1Port, motor->in1Pin, (stepSequence[motor->stepSequenceIndex][0] != 0) ? GPIO_PIN_SET  : GPIO_PIN_RESET);
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	6818      	ldr	r0, [r3, #0]
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	8899      	ldrh	r1, [r3, #4]
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	7f9b      	ldrb	r3, [r3, #30]
 8001d44:	461a      	mov	r2, r3
 8001d46:	4b29      	ldr	r3, [pc, #164]	; (8001dec <StepperMotor_StepForward+0xbc>)
 8001d48:	f813 3022 	ldrb.w	r3, [r3, r2, lsl #2]
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	bf14      	ite	ne
 8001d50:	2301      	movne	r3, #1
 8001d52:	2300      	moveq	r3, #0
 8001d54:	b2db      	uxtb	r3, r3
 8001d56:	461a      	mov	r2, r3
 8001d58:	f001 f864 	bl	8002e24 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(motor->in2Port, motor->in2Pin, (stepSequence[motor->stepSequenceIndex][1] != 0) ? GPIO_PIN_SET  : GPIO_PIN_RESET);
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	6898      	ldr	r0, [r3, #8]
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	8999      	ldrh	r1, [r3, #12]
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	7f9b      	ldrb	r3, [r3, #30]
 8001d68:	4a20      	ldr	r2, [pc, #128]	; (8001dec <StepperMotor_StepForward+0xbc>)
 8001d6a:	009b      	lsls	r3, r3, #2
 8001d6c:	4413      	add	r3, r2
 8001d6e:	785b      	ldrb	r3, [r3, #1]
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	bf14      	ite	ne
 8001d74:	2301      	movne	r3, #1
 8001d76:	2300      	moveq	r3, #0
 8001d78:	b2db      	uxtb	r3, r3
 8001d7a:	461a      	mov	r2, r3
 8001d7c:	f001 f852 	bl	8002e24 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(motor->in3Port, motor->in3Pin, (stepSequence[motor->stepSequenceIndex][2] != 0) ? GPIO_PIN_SET  : GPIO_PIN_RESET);
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	6918      	ldr	r0, [r3, #16]
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	8a99      	ldrh	r1, [r3, #20]
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	7f9b      	ldrb	r3, [r3, #30]
 8001d8c:	4a17      	ldr	r2, [pc, #92]	; (8001dec <StepperMotor_StepForward+0xbc>)
 8001d8e:	009b      	lsls	r3, r3, #2
 8001d90:	4413      	add	r3, r2
 8001d92:	789b      	ldrb	r3, [r3, #2]
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	bf14      	ite	ne
 8001d98:	2301      	movne	r3, #1
 8001d9a:	2300      	moveq	r3, #0
 8001d9c:	b2db      	uxtb	r3, r3
 8001d9e:	461a      	mov	r2, r3
 8001da0:	f001 f840 	bl	8002e24 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(motor->in4Port, motor->in4Pin, (stepSequence[motor->stepSequenceIndex][3] != 0) ? GPIO_PIN_SET  : GPIO_PIN_RESET);
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	6998      	ldr	r0, [r3, #24]
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	8b99      	ldrh	r1, [r3, #28]
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	7f9b      	ldrb	r3, [r3, #30]
 8001db0:	4a0e      	ldr	r2, [pc, #56]	; (8001dec <StepperMotor_StepForward+0xbc>)
 8001db2:	009b      	lsls	r3, r3, #2
 8001db4:	4413      	add	r3, r2
 8001db6:	78db      	ldrb	r3, [r3, #3]
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	bf14      	ite	ne
 8001dbc:	2301      	movne	r3, #1
 8001dbe:	2300      	moveq	r3, #0
 8001dc0:	b2db      	uxtb	r3, r3
 8001dc2:	461a      	mov	r2, r3
 8001dc4:	f001 f82e 	bl	8002e24 <HAL_GPIO_WritePin>

    motor->stepSequenceIndex = (motor->stepSequenceIndex + 1) % 8;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	7f9b      	ldrb	r3, [r3, #30]
 8001dcc:	3301      	adds	r3, #1
 8001dce:	425a      	negs	r2, r3
 8001dd0:	f003 0307 	and.w	r3, r3, #7
 8001dd4:	f002 0207 	and.w	r2, r2, #7
 8001dd8:	bf58      	it	pl
 8001dda:	4253      	negpl	r3, r2
 8001ddc:	b2da      	uxtb	r2, r3
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	779a      	strb	r2, [r3, #30]

}
 8001de2:	bf00      	nop
 8001de4:	3708      	adds	r7, #8
 8001de6:	46bd      	mov	sp, r7
 8001de8:	bd80      	pop	{r7, pc}
 8001dea:	bf00      	nop
 8001dec:	08008a28 	.word	0x08008a28

08001df0 <StepperMotor_StepBackward>:

// Esegue un passo all'indietro
void StepperMotor_StepBackward(StepperMotor* motor) {
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b082      	sub	sp, #8
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
    if (motor->stepSequenceIndex == 0)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	7f9b      	ldrb	r3, [r3, #30]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d103      	bne.n	8001e08 <StepperMotor_StepBackward+0x18>
        motor->stepSequenceIndex = 7;
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	2207      	movs	r2, #7
 8001e04:	779a      	strb	r2, [r3, #30]
 8001e06:	e005      	b.n	8001e14 <StepperMotor_StepBackward+0x24>
    else
        motor->stepSequenceIndex--;
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	7f9b      	ldrb	r3, [r3, #30]
 8001e0c:	3b01      	subs	r3, #1
 8001e0e:	b2da      	uxtb	r2, r3
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	779a      	strb	r2, [r3, #30]

    HAL_GPIO_WritePin(motor->in1Port, motor->in1Pin, (stepSequence[motor->stepSequenceIndex][0] != 0) ? GPIO_PIN_SET  : GPIO_PIN_RESET);
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	6818      	ldr	r0, [r3, #0]
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	8899      	ldrh	r1, [r3, #4]
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	7f9b      	ldrb	r3, [r3, #30]
 8001e20:	461a      	mov	r2, r3
 8001e22:	4b22      	ldr	r3, [pc, #136]	; (8001eac <StepperMotor_StepBackward+0xbc>)
 8001e24:	f813 3022 	ldrb.w	r3, [r3, r2, lsl #2]
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	bf14      	ite	ne
 8001e2c:	2301      	movne	r3, #1
 8001e2e:	2300      	moveq	r3, #0
 8001e30:	b2db      	uxtb	r3, r3
 8001e32:	461a      	mov	r2, r3
 8001e34:	f000 fff6 	bl	8002e24 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(motor->in2Port, motor->in2Pin, (stepSequence[motor->stepSequenceIndex][1] != 0) ? GPIO_PIN_SET  : GPIO_PIN_RESET);
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	6898      	ldr	r0, [r3, #8]
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	8999      	ldrh	r1, [r3, #12]
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	7f9b      	ldrb	r3, [r3, #30]
 8001e44:	4a19      	ldr	r2, [pc, #100]	; (8001eac <StepperMotor_StepBackward+0xbc>)
 8001e46:	009b      	lsls	r3, r3, #2
 8001e48:	4413      	add	r3, r2
 8001e4a:	785b      	ldrb	r3, [r3, #1]
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	bf14      	ite	ne
 8001e50:	2301      	movne	r3, #1
 8001e52:	2300      	moveq	r3, #0
 8001e54:	b2db      	uxtb	r3, r3
 8001e56:	461a      	mov	r2, r3
 8001e58:	f000 ffe4 	bl	8002e24 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(motor->in3Port, motor->in3Pin, (stepSequence[motor->stepSequenceIndex][2] != 0) ? GPIO_PIN_SET  : GPIO_PIN_RESET);
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	6918      	ldr	r0, [r3, #16]
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	8a99      	ldrh	r1, [r3, #20]
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	7f9b      	ldrb	r3, [r3, #30]
 8001e68:	4a10      	ldr	r2, [pc, #64]	; (8001eac <StepperMotor_StepBackward+0xbc>)
 8001e6a:	009b      	lsls	r3, r3, #2
 8001e6c:	4413      	add	r3, r2
 8001e6e:	789b      	ldrb	r3, [r3, #2]
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	bf14      	ite	ne
 8001e74:	2301      	movne	r3, #1
 8001e76:	2300      	moveq	r3, #0
 8001e78:	b2db      	uxtb	r3, r3
 8001e7a:	461a      	mov	r2, r3
 8001e7c:	f000 ffd2 	bl	8002e24 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(motor->in4Port, motor->in4Pin, (stepSequence[motor->stepSequenceIndex][3] != 0) ? GPIO_PIN_SET  : GPIO_PIN_RESET);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	6998      	ldr	r0, [r3, #24]
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	8b99      	ldrh	r1, [r3, #28]
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	7f9b      	ldrb	r3, [r3, #30]
 8001e8c:	4a07      	ldr	r2, [pc, #28]	; (8001eac <StepperMotor_StepBackward+0xbc>)
 8001e8e:	009b      	lsls	r3, r3, #2
 8001e90:	4413      	add	r3, r2
 8001e92:	78db      	ldrb	r3, [r3, #3]
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	bf14      	ite	ne
 8001e98:	2301      	movne	r3, #1
 8001e9a:	2300      	moveq	r3, #0
 8001e9c:	b2db      	uxtb	r3, r3
 8001e9e:	461a      	mov	r2, r3
 8001ea0:	f000 ffc0 	bl	8002e24 <HAL_GPIO_WritePin>

}
 8001ea4:	bf00      	nop
 8001ea6:	3708      	adds	r7, #8
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bd80      	pop	{r7, pc}
 8001eac:	08008a28 	.word	0x08008a28

08001eb0 <StepperMotor_Move>:

// Esegue un certo numero di passi in una direzione specifica
void StepperMotor_Move(StepperMotor* motor, uint32_t steps, uint8_t direction, uint32_t DemmandSpeedStep) {
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b084      	sub	sp, #16
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	60f8      	str	r0, [r7, #12]
 8001eb8:	60b9      	str	r1, [r7, #8]
 8001eba:	603b      	str	r3, [r7, #0]
 8001ebc:	4613      	mov	r3, r2
 8001ebe:	71fb      	strb	r3, [r7, #7]

	if (ActualMotorStep < steps) {
 8001ec0:	4b11      	ldr	r3, [pc, #68]	; (8001f08 <StepperMotor_Move+0x58>)
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	68ba      	ldr	r2, [r7, #8]
 8001ec6:	429a      	cmp	r2, r3
 8001ec8:	d919      	bls.n	8001efe <StepperMotor_Move+0x4e>
        if (direction == 0)
 8001eca:	79fb      	ldrb	r3, [r7, #7]
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d10b      	bne.n	8001ee8 <StepperMotor_Move+0x38>
        	{
            StepperMotor_StepForward(motor);
 8001ed0:	68f8      	ldr	r0, [r7, #12]
 8001ed2:	f7ff ff2d 	bl	8001d30 <StepperMotor_StepForward>
            DELAY_SPEEDSTEP(DemmandSpeedStep);
 8001ed6:	6838      	ldr	r0, [r7, #0]
 8001ed8:	f000 f834 	bl	8001f44 <DELAY_SPEEDSTEP>
        	//HAL_Delay(0.1);
            ActualMotorStep++;
 8001edc:	4b0a      	ldr	r3, [pc, #40]	; (8001f08 <StepperMotor_Move+0x58>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	3301      	adds	r3, #1
 8001ee2:	4a09      	ldr	r2, [pc, #36]	; (8001f08 <StepperMotor_Move+0x58>)
 8001ee4:	6013      	str	r3, [r2, #0]
            //DELAY_SPEEDSTEP(DemmandSpeedStep);
        	HAL_Delay(0.01);
        	ActualMotorStep++;
        	}
    }
}
 8001ee6:	e00a      	b.n	8001efe <StepperMotor_Move+0x4e>
            StepperMotor_StepBackward(motor);
 8001ee8:	68f8      	ldr	r0, [r7, #12]
 8001eea:	f7ff ff81 	bl	8001df0 <StepperMotor_StepBackward>
        	HAL_Delay(0.01);
 8001eee:	2000      	movs	r0, #0
 8001ef0:	f000 faea 	bl	80024c8 <HAL_Delay>
        	ActualMotorStep++;
 8001ef4:	4b04      	ldr	r3, [pc, #16]	; (8001f08 <StepperMotor_Move+0x58>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	3301      	adds	r3, #1
 8001efa:	4a03      	ldr	r2, [pc, #12]	; (8001f08 <StepperMotor_Move+0x58>)
 8001efc:	6013      	str	r3, [r2, #0]
}
 8001efe:	bf00      	nop
 8001f00:	3710      	adds	r7, #16
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bd80      	pop	{r7, pc}
 8001f06:	bf00      	nop
 8001f08:	200004f0 	.word	0x200004f0

08001f0c <HAL_TIM_PeriodElapsedCallback>:


// Callback: timer has rolled over
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	b083      	sub	sp, #12
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
  // Check which version of the timer triggered this callback and toggle LED
  if (htim == &htim6)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	4a08      	ldr	r2, [pc, #32]	; (8001f38 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8001f18:	4293      	cmp	r3, r2
 8001f1a:	d006      	beq.n	8001f2a <HAL_TIM_PeriodElapsedCallback+0x1e>
  {
	  //TickSerial = 1;
  }
  else if (htim == &htim7)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	4a07      	ldr	r2, [pc, #28]	; (8001f3c <HAL_TIM_PeriodElapsedCallback+0x30>)
 8001f20:	4293      	cmp	r3, r2
 8001f22:	d102      	bne.n	8001f2a <HAL_TIM_PeriodElapsedCallback+0x1e>
  {
	  TickSerial = 1;
 8001f24:	4b06      	ldr	r3, [pc, #24]	; (8001f40 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8001f26:	2201      	movs	r2, #1
 8001f28:	701a      	strb	r2, [r3, #0]
  }
}
 8001f2a:	bf00      	nop
 8001f2c:	370c      	adds	r7, #12
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f34:	4770      	bx	lr
 8001f36:	bf00      	nop
 8001f38:	20000248 	.word	0x20000248
 8001f3c:	20000290 	.word	0x20000290
 8001f40:	200004fa 	.word	0x200004fa

08001f44 <DELAY_SPEEDSTEP>:

void DELAY_SPEEDSTEP (uint16_t StepSpeed_delay)
{
 8001f44:	b480      	push	{r7}
 8001f46:	b085      	sub	sp, #20
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	80fb      	strh	r3, [r7, #6]
	uint16_t StepSpeed_delaydiv = 0;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	81bb      	strh	r3, [r7, #12]
	uint16_t CounterSpeedDiv = 0;
 8001f52:	2300      	movs	r3, #0
 8001f54:	817b      	strh	r3, [r7, #10]
	StepSpeed_delaydiv = StepSpeed_delay / htim1.Init.Period;
 8001f56:	88fa      	ldrh	r2, [r7, #6]
 8001f58:	4b11      	ldr	r3, [pc, #68]	; (8001fa0 <DELAY_SPEEDSTEP+0x5c>)
 8001f5a:	68db      	ldr	r3, [r3, #12]
 8001f5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f60:	81bb      	strh	r3, [r7, #12]
	__HAL_TIM_SET_COUNTER (&htim1, 0);
 8001f62:	4b0f      	ldr	r3, [pc, #60]	; (8001fa0 <DELAY_SPEEDSTEP+0x5c>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	2200      	movs	r2, #0
 8001f68:	625a      	str	r2, [r3, #36]	; 0x24

	for(uint16_t CounterSpeedDiv = 0; CounterSpeedDiv <= StepSpeed_delaydiv;CounterSpeedDiv++)
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	81fb      	strh	r3, [r7, #14]
 8001f6e:	e00b      	b.n	8001f88 <DELAY_SPEEDSTEP+0x44>
		while(__HAL_TIM_GET_COUNTER(&htim1)<(htim1.Init.Period - 1));
 8001f70:	bf00      	nop
 8001f72:	4b0b      	ldr	r3, [pc, #44]	; (8001fa0 <DELAY_SPEEDSTEP+0x5c>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001f78:	4b09      	ldr	r3, [pc, #36]	; (8001fa0 <DELAY_SPEEDSTEP+0x5c>)
 8001f7a:	68db      	ldr	r3, [r3, #12]
 8001f7c:	3b01      	subs	r3, #1
 8001f7e:	429a      	cmp	r2, r3
 8001f80:	d3f7      	bcc.n	8001f72 <DELAY_SPEEDSTEP+0x2e>
	for(uint16_t CounterSpeedDiv = 0; CounterSpeedDiv <= StepSpeed_delaydiv;CounterSpeedDiv++)
 8001f82:	89fb      	ldrh	r3, [r7, #14]
 8001f84:	3301      	adds	r3, #1
 8001f86:	81fb      	strh	r3, [r7, #14]
 8001f88:	89fa      	ldrh	r2, [r7, #14]
 8001f8a:	89bb      	ldrh	r3, [r7, #12]
 8001f8c:	429a      	cmp	r2, r3
 8001f8e:	d9ef      	bls.n	8001f70 <DELAY_SPEEDSTEP+0x2c>
}
 8001f90:	bf00      	nop
 8001f92:	bf00      	nop
 8001f94:	3714      	adds	r7, #20
 8001f96:	46bd      	mov	sp, r7
 8001f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9c:	4770      	bx	lr
 8001f9e:	bf00      	nop
 8001fa0:	20000200 	.word	0x20000200

08001fa4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001fa8:	b672      	cpsid	i
}
 8001faa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001fac:	e7fe      	b.n	8001fac <Error_Handler+0x8>

08001fae <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 8001fae:	b480      	push	{r7}
 8001fb0:	b083      	sub	sp, #12
 8001fb2:	af00      	add	r7, sp, #0
 8001fb4:	6078      	str	r0, [r7, #4]
 8001fb6:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 8001fb8:	bf00      	nop
 8001fba:	370c      	adds	r7, #12
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc2:	4770      	bx	lr

08001fc4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b082      	sub	sp, #8
 8001fc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fca:	2300      	movs	r3, #0
 8001fcc:	607b      	str	r3, [r7, #4]
 8001fce:	4b10      	ldr	r3, [pc, #64]	; (8002010 <HAL_MspInit+0x4c>)
 8001fd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fd2:	4a0f      	ldr	r2, [pc, #60]	; (8002010 <HAL_MspInit+0x4c>)
 8001fd4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001fd8:	6453      	str	r3, [r2, #68]	; 0x44
 8001fda:	4b0d      	ldr	r3, [pc, #52]	; (8002010 <HAL_MspInit+0x4c>)
 8001fdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fde:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001fe2:	607b      	str	r3, [r7, #4]
 8001fe4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	603b      	str	r3, [r7, #0]
 8001fea:	4b09      	ldr	r3, [pc, #36]	; (8002010 <HAL_MspInit+0x4c>)
 8001fec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fee:	4a08      	ldr	r2, [pc, #32]	; (8002010 <HAL_MspInit+0x4c>)
 8001ff0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ff4:	6413      	str	r3, [r2, #64]	; 0x40
 8001ff6:	4b06      	ldr	r3, [pc, #24]	; (8002010 <HAL_MspInit+0x4c>)
 8001ff8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ffa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ffe:	603b      	str	r3, [r7, #0]
 8002000:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002002:	2007      	movs	r0, #7
 8002004:	f000 fb54 	bl	80026b0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002008:	bf00      	nop
 800200a:	3708      	adds	r7, #8
 800200c:	46bd      	mov	sp, r7
 800200e:	bd80      	pop	{r7, pc}
 8002010:	40023800 	.word	0x40023800

08002014 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b086      	sub	sp, #24
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	4a22      	ldr	r2, [pc, #136]	; (80020ac <HAL_TIM_Base_MspInit+0x98>)
 8002022:	4293      	cmp	r3, r2
 8002024:	d10e      	bne.n	8002044 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002026:	2300      	movs	r3, #0
 8002028:	617b      	str	r3, [r7, #20]
 800202a:	4b21      	ldr	r3, [pc, #132]	; (80020b0 <HAL_TIM_Base_MspInit+0x9c>)
 800202c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800202e:	4a20      	ldr	r2, [pc, #128]	; (80020b0 <HAL_TIM_Base_MspInit+0x9c>)
 8002030:	f043 0301 	orr.w	r3, r3, #1
 8002034:	6453      	str	r3, [r2, #68]	; 0x44
 8002036:	4b1e      	ldr	r3, [pc, #120]	; (80020b0 <HAL_TIM_Base_MspInit+0x9c>)
 8002038:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800203a:	f003 0301 	and.w	r3, r3, #1
 800203e:	617b      	str	r3, [r7, #20]
 8002040:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8002042:	e02e      	b.n	80020a2 <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM6)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	4a1a      	ldr	r2, [pc, #104]	; (80020b4 <HAL_TIM_Base_MspInit+0xa0>)
 800204a:	4293      	cmp	r3, r2
 800204c:	d10e      	bne.n	800206c <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM6_CLK_ENABLE();
 800204e:	2300      	movs	r3, #0
 8002050:	613b      	str	r3, [r7, #16]
 8002052:	4b17      	ldr	r3, [pc, #92]	; (80020b0 <HAL_TIM_Base_MspInit+0x9c>)
 8002054:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002056:	4a16      	ldr	r2, [pc, #88]	; (80020b0 <HAL_TIM_Base_MspInit+0x9c>)
 8002058:	f043 0310 	orr.w	r3, r3, #16
 800205c:	6413      	str	r3, [r2, #64]	; 0x40
 800205e:	4b14      	ldr	r3, [pc, #80]	; (80020b0 <HAL_TIM_Base_MspInit+0x9c>)
 8002060:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002062:	f003 0310 	and.w	r3, r3, #16
 8002066:	613b      	str	r3, [r7, #16]
 8002068:	693b      	ldr	r3, [r7, #16]
}
 800206a:	e01a      	b.n	80020a2 <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM7)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	4a11      	ldr	r2, [pc, #68]	; (80020b8 <HAL_TIM_Base_MspInit+0xa4>)
 8002072:	4293      	cmp	r3, r2
 8002074:	d115      	bne.n	80020a2 <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002076:	2300      	movs	r3, #0
 8002078:	60fb      	str	r3, [r7, #12]
 800207a:	4b0d      	ldr	r3, [pc, #52]	; (80020b0 <HAL_TIM_Base_MspInit+0x9c>)
 800207c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800207e:	4a0c      	ldr	r2, [pc, #48]	; (80020b0 <HAL_TIM_Base_MspInit+0x9c>)
 8002080:	f043 0320 	orr.w	r3, r3, #32
 8002084:	6413      	str	r3, [r2, #64]	; 0x40
 8002086:	4b0a      	ldr	r3, [pc, #40]	; (80020b0 <HAL_TIM_Base_MspInit+0x9c>)
 8002088:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800208a:	f003 0320 	and.w	r3, r3, #32
 800208e:	60fb      	str	r3, [r7, #12]
 8002090:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8002092:	2200      	movs	r2, #0
 8002094:	2100      	movs	r1, #0
 8002096:	2037      	movs	r0, #55	; 0x37
 8002098:	f000 fb2a 	bl	80026f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800209c:	2037      	movs	r0, #55	; 0x37
 800209e:	f000 fb53 	bl	8002748 <HAL_NVIC_EnableIRQ>
}
 80020a2:	bf00      	nop
 80020a4:	3718      	adds	r7, #24
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bd80      	pop	{r7, pc}
 80020aa:	bf00      	nop
 80020ac:	40010000 	.word	0x40010000
 80020b0:	40023800 	.word	0x40023800
 80020b4:	40001000 	.word	0x40001000
 80020b8:	40001400 	.word	0x40001400

080020bc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b08a      	sub	sp, #40	; 0x28
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020c4:	f107 0314 	add.w	r3, r7, #20
 80020c8:	2200      	movs	r2, #0
 80020ca:	601a      	str	r2, [r3, #0]
 80020cc:	605a      	str	r2, [r3, #4]
 80020ce:	609a      	str	r2, [r3, #8]
 80020d0:	60da      	str	r2, [r3, #12]
 80020d2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	4a19      	ldr	r2, [pc, #100]	; (8002140 <HAL_UART_MspInit+0x84>)
 80020da:	4293      	cmp	r3, r2
 80020dc:	d12b      	bne.n	8002136 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80020de:	2300      	movs	r3, #0
 80020e0:	613b      	str	r3, [r7, #16]
 80020e2:	4b18      	ldr	r3, [pc, #96]	; (8002144 <HAL_UART_MspInit+0x88>)
 80020e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020e6:	4a17      	ldr	r2, [pc, #92]	; (8002144 <HAL_UART_MspInit+0x88>)
 80020e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80020ec:	6413      	str	r3, [r2, #64]	; 0x40
 80020ee:	4b15      	ldr	r3, [pc, #84]	; (8002144 <HAL_UART_MspInit+0x88>)
 80020f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020f6:	613b      	str	r3, [r7, #16]
 80020f8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020fa:	2300      	movs	r3, #0
 80020fc:	60fb      	str	r3, [r7, #12]
 80020fe:	4b11      	ldr	r3, [pc, #68]	; (8002144 <HAL_UART_MspInit+0x88>)
 8002100:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002102:	4a10      	ldr	r2, [pc, #64]	; (8002144 <HAL_UART_MspInit+0x88>)
 8002104:	f043 0301 	orr.w	r3, r3, #1
 8002108:	6313      	str	r3, [r2, #48]	; 0x30
 800210a:	4b0e      	ldr	r3, [pc, #56]	; (8002144 <HAL_UART_MspInit+0x88>)
 800210c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800210e:	f003 0301 	and.w	r3, r3, #1
 8002112:	60fb      	str	r3, [r7, #12]
 8002114:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002116:	230c      	movs	r3, #12
 8002118:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800211a:	2302      	movs	r3, #2
 800211c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800211e:	2300      	movs	r3, #0
 8002120:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002122:	2303      	movs	r3, #3
 8002124:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002126:	2307      	movs	r3, #7
 8002128:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800212a:	f107 0314 	add.w	r3, r7, #20
 800212e:	4619      	mov	r1, r3
 8002130:	4805      	ldr	r0, [pc, #20]	; (8002148 <HAL_UART_MspInit+0x8c>)
 8002132:	f000 fb2d 	bl	8002790 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002136:	bf00      	nop
 8002138:	3728      	adds	r7, #40	; 0x28
 800213a:	46bd      	mov	sp, r7
 800213c:	bd80      	pop	{r7, pc}
 800213e:	bf00      	nop
 8002140:	40004400 	.word	0x40004400
 8002144:	40023800 	.word	0x40023800
 8002148:	40020000 	.word	0x40020000

0800214c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800214c:	b480      	push	{r7}
 800214e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002150:	e7fe      	b.n	8002150 <NMI_Handler+0x4>

08002152 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002152:	b480      	push	{r7}
 8002154:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002156:	e7fe      	b.n	8002156 <HardFault_Handler+0x4>

08002158 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002158:	b480      	push	{r7}
 800215a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800215c:	e7fe      	b.n	800215c <MemManage_Handler+0x4>

0800215e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800215e:	b480      	push	{r7}
 8002160:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002162:	e7fe      	b.n	8002162 <BusFault_Handler+0x4>

08002164 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002164:	b480      	push	{r7}
 8002166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002168:	e7fe      	b.n	8002168 <UsageFault_Handler+0x4>

0800216a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800216a:	b480      	push	{r7}
 800216c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800216e:	bf00      	nop
 8002170:	46bd      	mov	sp, r7
 8002172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002176:	4770      	bx	lr

08002178 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002178:	b480      	push	{r7}
 800217a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800217c:	bf00      	nop
 800217e:	46bd      	mov	sp, r7
 8002180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002184:	4770      	bx	lr

08002186 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002186:	b480      	push	{r7}
 8002188:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800218a:	bf00      	nop
 800218c:	46bd      	mov	sp, r7
 800218e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002192:	4770      	bx	lr

08002194 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002198:	f000 f976 	bl	8002488 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800219c:	bf00      	nop
 800219e:	bd80      	pop	{r7, pc}

080021a0 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Encoder1_Count_Pin);
 80021a4:	2001      	movs	r0, #1
 80021a6:	f000 fe97 	bl	8002ed8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80021aa:	bf00      	nop
 80021ac:	bd80      	pop	{r7, pc}

080021ae <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line 1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80021ae:	b580      	push	{r7, lr}
 80021b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Encoder1_Direct_Pin);
 80021b2:	2002      	movs	r0, #2
 80021b4:	f000 fe90 	bl	8002ed8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80021b8:	bf00      	nop
 80021ba:	bd80      	pop	{r7, pc}

080021bc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80021c0:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80021c4:	f000 fe88 	bl	8002ed8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80021c8:	bf00      	nop
 80021ca:	bd80      	pop	{r7, pc}

080021cc <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80021d0:	4802      	ldr	r0, [pc, #8]	; (80021dc <TIM7_IRQHandler+0x10>)
 80021d2:	f001 ffb5 	bl	8004140 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80021d6:	bf00      	nop
 80021d8:	bd80      	pop	{r7, pc}
 80021da:	bf00      	nop
 80021dc:	20000290 	.word	0x20000290

080021e0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80021e0:	b480      	push	{r7}
 80021e2:	af00      	add	r7, sp, #0
  return 1;
 80021e4:	2301      	movs	r3, #1
}
 80021e6:	4618      	mov	r0, r3
 80021e8:	46bd      	mov	sp, r7
 80021ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ee:	4770      	bx	lr

080021f0 <_kill>:

int _kill(int pid, int sig)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b082      	sub	sp, #8
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
 80021f8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80021fa:	f003 fb11 	bl	8005820 <__errno>
 80021fe:	4603      	mov	r3, r0
 8002200:	2216      	movs	r2, #22
 8002202:	601a      	str	r2, [r3, #0]
  return -1;
 8002204:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002208:	4618      	mov	r0, r3
 800220a:	3708      	adds	r7, #8
 800220c:	46bd      	mov	sp, r7
 800220e:	bd80      	pop	{r7, pc}

08002210 <_exit>:

void _exit (int status)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	b082      	sub	sp, #8
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002218:	f04f 31ff 	mov.w	r1, #4294967295
 800221c:	6878      	ldr	r0, [r7, #4]
 800221e:	f7ff ffe7 	bl	80021f0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002222:	e7fe      	b.n	8002222 <_exit+0x12>

08002224 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b086      	sub	sp, #24
 8002228:	af00      	add	r7, sp, #0
 800222a:	60f8      	str	r0, [r7, #12]
 800222c:	60b9      	str	r1, [r7, #8]
 800222e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002230:	2300      	movs	r3, #0
 8002232:	617b      	str	r3, [r7, #20]
 8002234:	e00a      	b.n	800224c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002236:	f3af 8000 	nop.w
 800223a:	4601      	mov	r1, r0
 800223c:	68bb      	ldr	r3, [r7, #8]
 800223e:	1c5a      	adds	r2, r3, #1
 8002240:	60ba      	str	r2, [r7, #8]
 8002242:	b2ca      	uxtb	r2, r1
 8002244:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002246:	697b      	ldr	r3, [r7, #20]
 8002248:	3301      	adds	r3, #1
 800224a:	617b      	str	r3, [r7, #20]
 800224c:	697a      	ldr	r2, [r7, #20]
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	429a      	cmp	r2, r3
 8002252:	dbf0      	blt.n	8002236 <_read+0x12>
  }

  return len;
 8002254:	687b      	ldr	r3, [r7, #4]
}
 8002256:	4618      	mov	r0, r3
 8002258:	3718      	adds	r7, #24
 800225a:	46bd      	mov	sp, r7
 800225c:	bd80      	pop	{r7, pc}

0800225e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800225e:	b580      	push	{r7, lr}
 8002260:	b086      	sub	sp, #24
 8002262:	af00      	add	r7, sp, #0
 8002264:	60f8      	str	r0, [r7, #12]
 8002266:	60b9      	str	r1, [r7, #8]
 8002268:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800226a:	2300      	movs	r3, #0
 800226c:	617b      	str	r3, [r7, #20]
 800226e:	e009      	b.n	8002284 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002270:	68bb      	ldr	r3, [r7, #8]
 8002272:	1c5a      	adds	r2, r3, #1
 8002274:	60ba      	str	r2, [r7, #8]
 8002276:	781b      	ldrb	r3, [r3, #0]
 8002278:	4618      	mov	r0, r3
 800227a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800227e:	697b      	ldr	r3, [r7, #20]
 8002280:	3301      	adds	r3, #1
 8002282:	617b      	str	r3, [r7, #20]
 8002284:	697a      	ldr	r2, [r7, #20]
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	429a      	cmp	r2, r3
 800228a:	dbf1      	blt.n	8002270 <_write+0x12>
  }
  return len;
 800228c:	687b      	ldr	r3, [r7, #4]
}
 800228e:	4618      	mov	r0, r3
 8002290:	3718      	adds	r7, #24
 8002292:	46bd      	mov	sp, r7
 8002294:	bd80      	pop	{r7, pc}

08002296 <_close>:

int _close(int file)
{
 8002296:	b480      	push	{r7}
 8002298:	b083      	sub	sp, #12
 800229a:	af00      	add	r7, sp, #0
 800229c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800229e:	f04f 33ff 	mov.w	r3, #4294967295
}
 80022a2:	4618      	mov	r0, r3
 80022a4:	370c      	adds	r7, #12
 80022a6:	46bd      	mov	sp, r7
 80022a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ac:	4770      	bx	lr

080022ae <_fstat>:


int _fstat(int file, struct stat *st)
{
 80022ae:	b480      	push	{r7}
 80022b0:	b083      	sub	sp, #12
 80022b2:	af00      	add	r7, sp, #0
 80022b4:	6078      	str	r0, [r7, #4]
 80022b6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80022be:	605a      	str	r2, [r3, #4]
  return 0;
 80022c0:	2300      	movs	r3, #0
}
 80022c2:	4618      	mov	r0, r3
 80022c4:	370c      	adds	r7, #12
 80022c6:	46bd      	mov	sp, r7
 80022c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022cc:	4770      	bx	lr

080022ce <_isatty>:

int _isatty(int file)
{
 80022ce:	b480      	push	{r7}
 80022d0:	b083      	sub	sp, #12
 80022d2:	af00      	add	r7, sp, #0
 80022d4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80022d6:	2301      	movs	r3, #1
}
 80022d8:	4618      	mov	r0, r3
 80022da:	370c      	adds	r7, #12
 80022dc:	46bd      	mov	sp, r7
 80022de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e2:	4770      	bx	lr

080022e4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80022e4:	b480      	push	{r7}
 80022e6:	b085      	sub	sp, #20
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	60f8      	str	r0, [r7, #12]
 80022ec:	60b9      	str	r1, [r7, #8]
 80022ee:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80022f0:	2300      	movs	r3, #0
}
 80022f2:	4618      	mov	r0, r3
 80022f4:	3714      	adds	r7, #20
 80022f6:	46bd      	mov	sp, r7
 80022f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fc:	4770      	bx	lr
	...

08002300 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b086      	sub	sp, #24
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002308:	4a14      	ldr	r2, [pc, #80]	; (800235c <_sbrk+0x5c>)
 800230a:	4b15      	ldr	r3, [pc, #84]	; (8002360 <_sbrk+0x60>)
 800230c:	1ad3      	subs	r3, r2, r3
 800230e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002310:	697b      	ldr	r3, [r7, #20]
 8002312:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002314:	4b13      	ldr	r3, [pc, #76]	; (8002364 <_sbrk+0x64>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	2b00      	cmp	r3, #0
 800231a:	d102      	bne.n	8002322 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800231c:	4b11      	ldr	r3, [pc, #68]	; (8002364 <_sbrk+0x64>)
 800231e:	4a12      	ldr	r2, [pc, #72]	; (8002368 <_sbrk+0x68>)
 8002320:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002322:	4b10      	ldr	r3, [pc, #64]	; (8002364 <_sbrk+0x64>)
 8002324:	681a      	ldr	r2, [r3, #0]
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	4413      	add	r3, r2
 800232a:	693a      	ldr	r2, [r7, #16]
 800232c:	429a      	cmp	r2, r3
 800232e:	d207      	bcs.n	8002340 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002330:	f003 fa76 	bl	8005820 <__errno>
 8002334:	4603      	mov	r3, r0
 8002336:	220c      	movs	r2, #12
 8002338:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800233a:	f04f 33ff 	mov.w	r3, #4294967295
 800233e:	e009      	b.n	8002354 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002340:	4b08      	ldr	r3, [pc, #32]	; (8002364 <_sbrk+0x64>)
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002346:	4b07      	ldr	r3, [pc, #28]	; (8002364 <_sbrk+0x64>)
 8002348:	681a      	ldr	r2, [r3, #0]
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	4413      	add	r3, r2
 800234e:	4a05      	ldr	r2, [pc, #20]	; (8002364 <_sbrk+0x64>)
 8002350:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002352:	68fb      	ldr	r3, [r7, #12]
}
 8002354:	4618      	mov	r0, r3
 8002356:	3718      	adds	r7, #24
 8002358:	46bd      	mov	sp, r7
 800235a:	bd80      	pop	{r7, pc}
 800235c:	20020000 	.word	0x20020000
 8002360:	00000400 	.word	0x00000400
 8002364:	200004fc 	.word	0x200004fc
 8002368:	20000518 	.word	0x20000518

0800236c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800236c:	b480      	push	{r7}
 800236e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002370:	4b06      	ldr	r3, [pc, #24]	; (800238c <SystemInit+0x20>)
 8002372:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002376:	4a05      	ldr	r2, [pc, #20]	; (800238c <SystemInit+0x20>)
 8002378:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800237c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002380:	bf00      	nop
 8002382:	46bd      	mov	sp, r7
 8002384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002388:	4770      	bx	lr
 800238a:	bf00      	nop
 800238c:	e000ed00 	.word	0xe000ed00

08002390 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002390:	f8df d034 	ldr.w	sp, [pc, #52]	; 80023c8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002394:	480d      	ldr	r0, [pc, #52]	; (80023cc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002396:	490e      	ldr	r1, [pc, #56]	; (80023d0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002398:	4a0e      	ldr	r2, [pc, #56]	; (80023d4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800239a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800239c:	e002      	b.n	80023a4 <LoopCopyDataInit>

0800239e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800239e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80023a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80023a2:	3304      	adds	r3, #4

080023a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80023a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80023a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80023a8:	d3f9      	bcc.n	800239e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80023aa:	4a0b      	ldr	r2, [pc, #44]	; (80023d8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80023ac:	4c0b      	ldr	r4, [pc, #44]	; (80023dc <LoopFillZerobss+0x26>)
  movs r3, #0
 80023ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80023b0:	e001      	b.n	80023b6 <LoopFillZerobss>

080023b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80023b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80023b4:	3204      	adds	r2, #4

080023b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80023b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80023b8:	d3fb      	bcc.n	80023b2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80023ba:	f7ff ffd7 	bl	800236c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80023be:	f003 fa35 	bl	800582c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80023c2:	f7fe fe0d 	bl	8000fe0 <main>
  bx  lr    
 80023c6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80023c8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80023cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80023d0:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 80023d4:	08008e4c 	.word	0x08008e4c
  ldr r2, =_sbss
 80023d8:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 80023dc:	20000514 	.word	0x20000514

080023e0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80023e0:	e7fe      	b.n	80023e0 <ADC_IRQHandler>
	...

080023e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80023e8:	4b0e      	ldr	r3, [pc, #56]	; (8002424 <HAL_Init+0x40>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	4a0d      	ldr	r2, [pc, #52]	; (8002424 <HAL_Init+0x40>)
 80023ee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80023f2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80023f4:	4b0b      	ldr	r3, [pc, #44]	; (8002424 <HAL_Init+0x40>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	4a0a      	ldr	r2, [pc, #40]	; (8002424 <HAL_Init+0x40>)
 80023fa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80023fe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002400:	4b08      	ldr	r3, [pc, #32]	; (8002424 <HAL_Init+0x40>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	4a07      	ldr	r2, [pc, #28]	; (8002424 <HAL_Init+0x40>)
 8002406:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800240a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800240c:	2003      	movs	r0, #3
 800240e:	f000 f94f 	bl	80026b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002412:	2000      	movs	r0, #0
 8002414:	f000 f808 	bl	8002428 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002418:	f7ff fdd4 	bl	8001fc4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800241c:	2300      	movs	r3, #0
}
 800241e:	4618      	mov	r0, r3
 8002420:	bd80      	pop	{r7, pc}
 8002422:	bf00      	nop
 8002424:	40023c00 	.word	0x40023c00

08002428 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	b082      	sub	sp, #8
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002430:	4b12      	ldr	r3, [pc, #72]	; (800247c <HAL_InitTick+0x54>)
 8002432:	681a      	ldr	r2, [r3, #0]
 8002434:	4b12      	ldr	r3, [pc, #72]	; (8002480 <HAL_InitTick+0x58>)
 8002436:	781b      	ldrb	r3, [r3, #0]
 8002438:	4619      	mov	r1, r3
 800243a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800243e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002442:	fbb2 f3f3 	udiv	r3, r2, r3
 8002446:	4618      	mov	r0, r3
 8002448:	f000 f996 	bl	8002778 <HAL_SYSTICK_Config>
 800244c:	4603      	mov	r3, r0
 800244e:	2b00      	cmp	r3, #0
 8002450:	d001      	beq.n	8002456 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002452:	2301      	movs	r3, #1
 8002454:	e00e      	b.n	8002474 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	2b0f      	cmp	r3, #15
 800245a:	d80a      	bhi.n	8002472 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800245c:	2200      	movs	r2, #0
 800245e:	6879      	ldr	r1, [r7, #4]
 8002460:	f04f 30ff 	mov.w	r0, #4294967295
 8002464:	f000 f944 	bl	80026f0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002468:	4a06      	ldr	r2, [pc, #24]	; (8002484 <HAL_InitTick+0x5c>)
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800246e:	2300      	movs	r3, #0
 8002470:	e000      	b.n	8002474 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002472:	2301      	movs	r3, #1
}
 8002474:	4618      	mov	r0, r3
 8002476:	3708      	adds	r7, #8
 8002478:	46bd      	mov	sp, r7
 800247a:	bd80      	pop	{r7, pc}
 800247c:	20000008 	.word	0x20000008
 8002480:	20000010 	.word	0x20000010
 8002484:	2000000c 	.word	0x2000000c

08002488 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002488:	b480      	push	{r7}
 800248a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800248c:	4b06      	ldr	r3, [pc, #24]	; (80024a8 <HAL_IncTick+0x20>)
 800248e:	781b      	ldrb	r3, [r3, #0]
 8002490:	461a      	mov	r2, r3
 8002492:	4b06      	ldr	r3, [pc, #24]	; (80024ac <HAL_IncTick+0x24>)
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	4413      	add	r3, r2
 8002498:	4a04      	ldr	r2, [pc, #16]	; (80024ac <HAL_IncTick+0x24>)
 800249a:	6013      	str	r3, [r2, #0]
}
 800249c:	bf00      	nop
 800249e:	46bd      	mov	sp, r7
 80024a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a4:	4770      	bx	lr
 80024a6:	bf00      	nop
 80024a8:	20000010 	.word	0x20000010
 80024ac:	20000500 	.word	0x20000500

080024b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80024b0:	b480      	push	{r7}
 80024b2:	af00      	add	r7, sp, #0
  return uwTick;
 80024b4:	4b03      	ldr	r3, [pc, #12]	; (80024c4 <HAL_GetTick+0x14>)
 80024b6:	681b      	ldr	r3, [r3, #0]
}
 80024b8:	4618      	mov	r0, r3
 80024ba:	46bd      	mov	sp, r7
 80024bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c0:	4770      	bx	lr
 80024c2:	bf00      	nop
 80024c4:	20000500 	.word	0x20000500

080024c8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b084      	sub	sp, #16
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80024d0:	f7ff ffee 	bl	80024b0 <HAL_GetTick>
 80024d4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024e0:	d005      	beq.n	80024ee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80024e2:	4b0a      	ldr	r3, [pc, #40]	; (800250c <HAL_Delay+0x44>)
 80024e4:	781b      	ldrb	r3, [r3, #0]
 80024e6:	461a      	mov	r2, r3
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	4413      	add	r3, r2
 80024ec:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80024ee:	bf00      	nop
 80024f0:	f7ff ffde 	bl	80024b0 <HAL_GetTick>
 80024f4:	4602      	mov	r2, r0
 80024f6:	68bb      	ldr	r3, [r7, #8]
 80024f8:	1ad3      	subs	r3, r2, r3
 80024fa:	68fa      	ldr	r2, [r7, #12]
 80024fc:	429a      	cmp	r2, r3
 80024fe:	d8f7      	bhi.n	80024f0 <HAL_Delay+0x28>
  {
  }
}
 8002500:	bf00      	nop
 8002502:	bf00      	nop
 8002504:	3710      	adds	r7, #16
 8002506:	46bd      	mov	sp, r7
 8002508:	bd80      	pop	{r7, pc}
 800250a:	bf00      	nop
 800250c:	20000010 	.word	0x20000010

08002510 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002510:	b480      	push	{r7}
 8002512:	b085      	sub	sp, #20
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	f003 0307 	and.w	r3, r3, #7
 800251e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002520:	4b0c      	ldr	r3, [pc, #48]	; (8002554 <__NVIC_SetPriorityGrouping+0x44>)
 8002522:	68db      	ldr	r3, [r3, #12]
 8002524:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002526:	68ba      	ldr	r2, [r7, #8]
 8002528:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800252c:	4013      	ands	r3, r2
 800252e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002534:	68bb      	ldr	r3, [r7, #8]
 8002536:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002538:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800253c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002540:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002542:	4a04      	ldr	r2, [pc, #16]	; (8002554 <__NVIC_SetPriorityGrouping+0x44>)
 8002544:	68bb      	ldr	r3, [r7, #8]
 8002546:	60d3      	str	r3, [r2, #12]
}
 8002548:	bf00      	nop
 800254a:	3714      	adds	r7, #20
 800254c:	46bd      	mov	sp, r7
 800254e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002552:	4770      	bx	lr
 8002554:	e000ed00 	.word	0xe000ed00

08002558 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002558:	b480      	push	{r7}
 800255a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800255c:	4b04      	ldr	r3, [pc, #16]	; (8002570 <__NVIC_GetPriorityGrouping+0x18>)
 800255e:	68db      	ldr	r3, [r3, #12]
 8002560:	0a1b      	lsrs	r3, r3, #8
 8002562:	f003 0307 	and.w	r3, r3, #7
}
 8002566:	4618      	mov	r0, r3
 8002568:	46bd      	mov	sp, r7
 800256a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256e:	4770      	bx	lr
 8002570:	e000ed00 	.word	0xe000ed00

08002574 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002574:	b480      	push	{r7}
 8002576:	b083      	sub	sp, #12
 8002578:	af00      	add	r7, sp, #0
 800257a:	4603      	mov	r3, r0
 800257c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800257e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002582:	2b00      	cmp	r3, #0
 8002584:	db0b      	blt.n	800259e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002586:	79fb      	ldrb	r3, [r7, #7]
 8002588:	f003 021f 	and.w	r2, r3, #31
 800258c:	4907      	ldr	r1, [pc, #28]	; (80025ac <__NVIC_EnableIRQ+0x38>)
 800258e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002592:	095b      	lsrs	r3, r3, #5
 8002594:	2001      	movs	r0, #1
 8002596:	fa00 f202 	lsl.w	r2, r0, r2
 800259a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800259e:	bf00      	nop
 80025a0:	370c      	adds	r7, #12
 80025a2:	46bd      	mov	sp, r7
 80025a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a8:	4770      	bx	lr
 80025aa:	bf00      	nop
 80025ac:	e000e100 	.word	0xe000e100

080025b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80025b0:	b480      	push	{r7}
 80025b2:	b083      	sub	sp, #12
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	4603      	mov	r3, r0
 80025b8:	6039      	str	r1, [r7, #0]
 80025ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	db0a      	blt.n	80025da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025c4:	683b      	ldr	r3, [r7, #0]
 80025c6:	b2da      	uxtb	r2, r3
 80025c8:	490c      	ldr	r1, [pc, #48]	; (80025fc <__NVIC_SetPriority+0x4c>)
 80025ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025ce:	0112      	lsls	r2, r2, #4
 80025d0:	b2d2      	uxtb	r2, r2
 80025d2:	440b      	add	r3, r1
 80025d4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80025d8:	e00a      	b.n	80025f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025da:	683b      	ldr	r3, [r7, #0]
 80025dc:	b2da      	uxtb	r2, r3
 80025de:	4908      	ldr	r1, [pc, #32]	; (8002600 <__NVIC_SetPriority+0x50>)
 80025e0:	79fb      	ldrb	r3, [r7, #7]
 80025e2:	f003 030f 	and.w	r3, r3, #15
 80025e6:	3b04      	subs	r3, #4
 80025e8:	0112      	lsls	r2, r2, #4
 80025ea:	b2d2      	uxtb	r2, r2
 80025ec:	440b      	add	r3, r1
 80025ee:	761a      	strb	r2, [r3, #24]
}
 80025f0:	bf00      	nop
 80025f2:	370c      	adds	r7, #12
 80025f4:	46bd      	mov	sp, r7
 80025f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fa:	4770      	bx	lr
 80025fc:	e000e100 	.word	0xe000e100
 8002600:	e000ed00 	.word	0xe000ed00

08002604 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002604:	b480      	push	{r7}
 8002606:	b089      	sub	sp, #36	; 0x24
 8002608:	af00      	add	r7, sp, #0
 800260a:	60f8      	str	r0, [r7, #12]
 800260c:	60b9      	str	r1, [r7, #8]
 800260e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	f003 0307 	and.w	r3, r3, #7
 8002616:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002618:	69fb      	ldr	r3, [r7, #28]
 800261a:	f1c3 0307 	rsb	r3, r3, #7
 800261e:	2b04      	cmp	r3, #4
 8002620:	bf28      	it	cs
 8002622:	2304      	movcs	r3, #4
 8002624:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002626:	69fb      	ldr	r3, [r7, #28]
 8002628:	3304      	adds	r3, #4
 800262a:	2b06      	cmp	r3, #6
 800262c:	d902      	bls.n	8002634 <NVIC_EncodePriority+0x30>
 800262e:	69fb      	ldr	r3, [r7, #28]
 8002630:	3b03      	subs	r3, #3
 8002632:	e000      	b.n	8002636 <NVIC_EncodePriority+0x32>
 8002634:	2300      	movs	r3, #0
 8002636:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002638:	f04f 32ff 	mov.w	r2, #4294967295
 800263c:	69bb      	ldr	r3, [r7, #24]
 800263e:	fa02 f303 	lsl.w	r3, r2, r3
 8002642:	43da      	mvns	r2, r3
 8002644:	68bb      	ldr	r3, [r7, #8]
 8002646:	401a      	ands	r2, r3
 8002648:	697b      	ldr	r3, [r7, #20]
 800264a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800264c:	f04f 31ff 	mov.w	r1, #4294967295
 8002650:	697b      	ldr	r3, [r7, #20]
 8002652:	fa01 f303 	lsl.w	r3, r1, r3
 8002656:	43d9      	mvns	r1, r3
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800265c:	4313      	orrs	r3, r2
         );
}
 800265e:	4618      	mov	r0, r3
 8002660:	3724      	adds	r7, #36	; 0x24
 8002662:	46bd      	mov	sp, r7
 8002664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002668:	4770      	bx	lr
	...

0800266c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b082      	sub	sp, #8
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	3b01      	subs	r3, #1
 8002678:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800267c:	d301      	bcc.n	8002682 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800267e:	2301      	movs	r3, #1
 8002680:	e00f      	b.n	80026a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002682:	4a0a      	ldr	r2, [pc, #40]	; (80026ac <SysTick_Config+0x40>)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	3b01      	subs	r3, #1
 8002688:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800268a:	210f      	movs	r1, #15
 800268c:	f04f 30ff 	mov.w	r0, #4294967295
 8002690:	f7ff ff8e 	bl	80025b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002694:	4b05      	ldr	r3, [pc, #20]	; (80026ac <SysTick_Config+0x40>)
 8002696:	2200      	movs	r2, #0
 8002698:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800269a:	4b04      	ldr	r3, [pc, #16]	; (80026ac <SysTick_Config+0x40>)
 800269c:	2207      	movs	r2, #7
 800269e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80026a0:	2300      	movs	r3, #0
}
 80026a2:	4618      	mov	r0, r3
 80026a4:	3708      	adds	r7, #8
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bd80      	pop	{r7, pc}
 80026aa:	bf00      	nop
 80026ac:	e000e010 	.word	0xe000e010

080026b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b082      	sub	sp, #8
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	2b07      	cmp	r3, #7
 80026bc:	d00f      	beq.n	80026de <HAL_NVIC_SetPriorityGrouping+0x2e>
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	2b06      	cmp	r3, #6
 80026c2:	d00c      	beq.n	80026de <HAL_NVIC_SetPriorityGrouping+0x2e>
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	2b05      	cmp	r3, #5
 80026c8:	d009      	beq.n	80026de <HAL_NVIC_SetPriorityGrouping+0x2e>
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	2b04      	cmp	r3, #4
 80026ce:	d006      	beq.n	80026de <HAL_NVIC_SetPriorityGrouping+0x2e>
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	2b03      	cmp	r3, #3
 80026d4:	d003      	beq.n	80026de <HAL_NVIC_SetPriorityGrouping+0x2e>
 80026d6:	2190      	movs	r1, #144	; 0x90
 80026d8:	4804      	ldr	r0, [pc, #16]	; (80026ec <HAL_NVIC_SetPriorityGrouping+0x3c>)
 80026da:	f7ff fc68 	bl	8001fae <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80026de:	6878      	ldr	r0, [r7, #4]
 80026e0:	f7ff ff16 	bl	8002510 <__NVIC_SetPriorityGrouping>
}
 80026e4:	bf00      	nop
 80026e6:	3708      	adds	r7, #8
 80026e8:	46bd      	mov	sp, r7
 80026ea:	bd80      	pop	{r7, pc}
 80026ec:	080086fc 	.word	0x080086fc

080026f0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b086      	sub	sp, #24
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	4603      	mov	r3, r0
 80026f8:	60b9      	str	r1, [r7, #8]
 80026fa:	607a      	str	r2, [r7, #4]
 80026fc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80026fe:	2300      	movs	r3, #0
 8002700:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	2b0f      	cmp	r3, #15
 8002706:	d903      	bls.n	8002710 <HAL_NVIC_SetPriority+0x20>
 8002708:	21a8      	movs	r1, #168	; 0xa8
 800270a:	480e      	ldr	r0, [pc, #56]	; (8002744 <HAL_NVIC_SetPriority+0x54>)
 800270c:	f7ff fc4f 	bl	8001fae <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8002710:	68bb      	ldr	r3, [r7, #8]
 8002712:	2b0f      	cmp	r3, #15
 8002714:	d903      	bls.n	800271e <HAL_NVIC_SetPriority+0x2e>
 8002716:	21a9      	movs	r1, #169	; 0xa9
 8002718:	480a      	ldr	r0, [pc, #40]	; (8002744 <HAL_NVIC_SetPriority+0x54>)
 800271a:	f7ff fc48 	bl	8001fae <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800271e:	f7ff ff1b 	bl	8002558 <__NVIC_GetPriorityGrouping>
 8002722:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002724:	687a      	ldr	r2, [r7, #4]
 8002726:	68b9      	ldr	r1, [r7, #8]
 8002728:	6978      	ldr	r0, [r7, #20]
 800272a:	f7ff ff6b 	bl	8002604 <NVIC_EncodePriority>
 800272e:	4602      	mov	r2, r0
 8002730:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002734:	4611      	mov	r1, r2
 8002736:	4618      	mov	r0, r3
 8002738:	f7ff ff3a 	bl	80025b0 <__NVIC_SetPriority>
}
 800273c:	bf00      	nop
 800273e:	3718      	adds	r7, #24
 8002740:	46bd      	mov	sp, r7
 8002742:	bd80      	pop	{r7, pc}
 8002744:	080086fc 	.word	0x080086fc

08002748 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b082      	sub	sp, #8
 800274c:	af00      	add	r7, sp, #0
 800274e:	4603      	mov	r3, r0
 8002750:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8002752:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002756:	2b00      	cmp	r3, #0
 8002758:	da03      	bge.n	8002762 <HAL_NVIC_EnableIRQ+0x1a>
 800275a:	21bc      	movs	r1, #188	; 0xbc
 800275c:	4805      	ldr	r0, [pc, #20]	; (8002774 <HAL_NVIC_EnableIRQ+0x2c>)
 800275e:	f7ff fc26 	bl	8001fae <assert_failed>
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002762:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002766:	4618      	mov	r0, r3
 8002768:	f7ff ff04 	bl	8002574 <__NVIC_EnableIRQ>
}
 800276c:	bf00      	nop
 800276e:	3708      	adds	r7, #8
 8002770:	46bd      	mov	sp, r7
 8002772:	bd80      	pop	{r7, pc}
 8002774:	080086fc 	.word	0x080086fc

08002778 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b082      	sub	sp, #8
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002780:	6878      	ldr	r0, [r7, #4]
 8002782:	f7ff ff73 	bl	800266c <SysTick_Config>
 8002786:	4603      	mov	r3, r0
}
 8002788:	4618      	mov	r0, r3
 800278a:	3708      	adds	r7, #8
 800278c:	46bd      	mov	sp, r7
 800278e:	bd80      	pop	{r7, pc}

08002790 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b088      	sub	sp, #32
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
 8002798:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800279a:	2300      	movs	r3, #0
 800279c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800279e:	2300      	movs	r3, #0
 80027a0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80027a2:	2300      	movs	r3, #0
 80027a4:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	4a37      	ldr	r2, [pc, #220]	; (8002888 <HAL_GPIO_Init+0xf8>)
 80027aa:	4293      	cmp	r3, r2
 80027ac:	d01f      	beq.n	80027ee <HAL_GPIO_Init+0x5e>
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	4a36      	ldr	r2, [pc, #216]	; (800288c <HAL_GPIO_Init+0xfc>)
 80027b2:	4293      	cmp	r3, r2
 80027b4:	d01b      	beq.n	80027ee <HAL_GPIO_Init+0x5e>
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	4a35      	ldr	r2, [pc, #212]	; (8002890 <HAL_GPIO_Init+0x100>)
 80027ba:	4293      	cmp	r3, r2
 80027bc:	d017      	beq.n	80027ee <HAL_GPIO_Init+0x5e>
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	4a34      	ldr	r2, [pc, #208]	; (8002894 <HAL_GPIO_Init+0x104>)
 80027c2:	4293      	cmp	r3, r2
 80027c4:	d013      	beq.n	80027ee <HAL_GPIO_Init+0x5e>
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	4a33      	ldr	r2, [pc, #204]	; (8002898 <HAL_GPIO_Init+0x108>)
 80027ca:	4293      	cmp	r3, r2
 80027cc:	d00f      	beq.n	80027ee <HAL_GPIO_Init+0x5e>
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	4a32      	ldr	r2, [pc, #200]	; (800289c <HAL_GPIO_Init+0x10c>)
 80027d2:	4293      	cmp	r3, r2
 80027d4:	d00b      	beq.n	80027ee <HAL_GPIO_Init+0x5e>
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	4a31      	ldr	r2, [pc, #196]	; (80028a0 <HAL_GPIO_Init+0x110>)
 80027da:	4293      	cmp	r3, r2
 80027dc:	d007      	beq.n	80027ee <HAL_GPIO_Init+0x5e>
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	4a30      	ldr	r2, [pc, #192]	; (80028a4 <HAL_GPIO_Init+0x114>)
 80027e2:	4293      	cmp	r3, r2
 80027e4:	d003      	beq.n	80027ee <HAL_GPIO_Init+0x5e>
 80027e6:	21ac      	movs	r1, #172	; 0xac
 80027e8:	482f      	ldr	r0, [pc, #188]	; (80028a8 <HAL_GPIO_Init+0x118>)
 80027ea:	f7ff fbe0 	bl	8001fae <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	b29b      	uxth	r3, r3
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d005      	beq.n	8002804 <HAL_GPIO_Init+0x74>
 80027f8:	683b      	ldr	r3, [r7, #0]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	0c1b      	lsrs	r3, r3, #16
 80027fe:	041b      	lsls	r3, r3, #16
 8002800:	2b00      	cmp	r3, #0
 8002802:	d003      	beq.n	800280c <HAL_GPIO_Init+0x7c>
 8002804:	21ad      	movs	r1, #173	; 0xad
 8002806:	4828      	ldr	r0, [pc, #160]	; (80028a8 <HAL_GPIO_Init+0x118>)
 8002808:	f7ff fbd1 	bl	8001fae <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	685b      	ldr	r3, [r3, #4]
 8002810:	2b00      	cmp	r3, #0
 8002812:	d035      	beq.n	8002880 <HAL_GPIO_Init+0xf0>
 8002814:	683b      	ldr	r3, [r7, #0]
 8002816:	685b      	ldr	r3, [r3, #4]
 8002818:	2b01      	cmp	r3, #1
 800281a:	d031      	beq.n	8002880 <HAL_GPIO_Init+0xf0>
 800281c:	683b      	ldr	r3, [r7, #0]
 800281e:	685b      	ldr	r3, [r3, #4]
 8002820:	2b11      	cmp	r3, #17
 8002822:	d02d      	beq.n	8002880 <HAL_GPIO_Init+0xf0>
 8002824:	683b      	ldr	r3, [r7, #0]
 8002826:	685b      	ldr	r3, [r3, #4]
 8002828:	2b02      	cmp	r3, #2
 800282a:	d029      	beq.n	8002880 <HAL_GPIO_Init+0xf0>
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	685b      	ldr	r3, [r3, #4]
 8002830:	2b12      	cmp	r3, #18
 8002832:	d025      	beq.n	8002880 <HAL_GPIO_Init+0xf0>
 8002834:	683b      	ldr	r3, [r7, #0]
 8002836:	685b      	ldr	r3, [r3, #4]
 8002838:	f5b3 1f88 	cmp.w	r3, #1114112	; 0x110000
 800283c:	d020      	beq.n	8002880 <HAL_GPIO_Init+0xf0>
 800283e:	683b      	ldr	r3, [r7, #0]
 8002840:	685b      	ldr	r3, [r3, #4]
 8002842:	f5b3 1f04 	cmp.w	r3, #2162688	; 0x210000
 8002846:	d01b      	beq.n	8002880 <HAL_GPIO_Init+0xf0>
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	f5b3 1f44 	cmp.w	r3, #3211264	; 0x310000
 8002850:	d016      	beq.n	8002880 <HAL_GPIO_Init+0xf0>
 8002852:	683b      	ldr	r3, [r7, #0]
 8002854:	685b      	ldr	r3, [r3, #4]
 8002856:	f5b3 1f90 	cmp.w	r3, #1179648	; 0x120000
 800285a:	d011      	beq.n	8002880 <HAL_GPIO_Init+0xf0>
 800285c:	683b      	ldr	r3, [r7, #0]
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	f5b3 1f08 	cmp.w	r3, #2228224	; 0x220000
 8002864:	d00c      	beq.n	8002880 <HAL_GPIO_Init+0xf0>
 8002866:	683b      	ldr	r3, [r7, #0]
 8002868:	685b      	ldr	r3, [r3, #4]
 800286a:	f5b3 1f48 	cmp.w	r3, #3276800	; 0x320000
 800286e:	d007      	beq.n	8002880 <HAL_GPIO_Init+0xf0>
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	685b      	ldr	r3, [r3, #4]
 8002874:	2b03      	cmp	r3, #3
 8002876:	d003      	beq.n	8002880 <HAL_GPIO_Init+0xf0>
 8002878:	21ae      	movs	r1, #174	; 0xae
 800287a:	480b      	ldr	r0, [pc, #44]	; (80028a8 <HAL_GPIO_Init+0x118>)
 800287c:	f7ff fb97 	bl	8001fae <assert_failed>

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002880:	2300      	movs	r3, #0
 8002882:	61fb      	str	r3, [r7, #28]
 8002884:	e289      	b.n	8002d9a <HAL_GPIO_Init+0x60a>
 8002886:	bf00      	nop
 8002888:	40020000 	.word	0x40020000
 800288c:	40020400 	.word	0x40020400
 8002890:	40020800 	.word	0x40020800
 8002894:	40020c00 	.word	0x40020c00
 8002898:	40021000 	.word	0x40021000
 800289c:	40021400 	.word	0x40021400
 80028a0:	40021800 	.word	0x40021800
 80028a4:	40021c00 	.word	0x40021c00
 80028a8:	08008770 	.word	0x08008770
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80028ac:	2201      	movs	r2, #1
 80028ae:	69fb      	ldr	r3, [r7, #28]
 80028b0:	fa02 f303 	lsl.w	r3, r2, r3
 80028b4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	697a      	ldr	r2, [r7, #20]
 80028bc:	4013      	ands	r3, r2
 80028be:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80028c0:	693a      	ldr	r2, [r7, #16]
 80028c2:	697b      	ldr	r3, [r7, #20]
 80028c4:	429a      	cmp	r2, r3
 80028c6:	f040 8265 	bne.w	8002d94 <HAL_GPIO_Init+0x604>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	685b      	ldr	r3, [r3, #4]
 80028ce:	f003 0303 	and.w	r3, r3, #3
 80028d2:	2b01      	cmp	r3, #1
 80028d4:	d005      	beq.n	80028e2 <HAL_GPIO_Init+0x152>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80028d6:	683b      	ldr	r3, [r7, #0]
 80028d8:	685b      	ldr	r3, [r3, #4]
 80028da:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80028de:	2b02      	cmp	r3, #2
 80028e0:	d144      	bne.n	800296c <HAL_GPIO_Init+0x1dc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 80028e2:	683b      	ldr	r3, [r7, #0]
 80028e4:	68db      	ldr	r3, [r3, #12]
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d00f      	beq.n	800290a <HAL_GPIO_Init+0x17a>
 80028ea:	683b      	ldr	r3, [r7, #0]
 80028ec:	68db      	ldr	r3, [r3, #12]
 80028ee:	2b01      	cmp	r3, #1
 80028f0:	d00b      	beq.n	800290a <HAL_GPIO_Init+0x17a>
 80028f2:	683b      	ldr	r3, [r7, #0]
 80028f4:	68db      	ldr	r3, [r3, #12]
 80028f6:	2b02      	cmp	r3, #2
 80028f8:	d007      	beq.n	800290a <HAL_GPIO_Init+0x17a>
 80028fa:	683b      	ldr	r3, [r7, #0]
 80028fc:	68db      	ldr	r3, [r3, #12]
 80028fe:	2b03      	cmp	r3, #3
 8002900:	d003      	beq.n	800290a <HAL_GPIO_Init+0x17a>
 8002902:	21c0      	movs	r1, #192	; 0xc0
 8002904:	4831      	ldr	r0, [pc, #196]	; (80029cc <HAL_GPIO_Init+0x23c>)
 8002906:	f7ff fb52 	bl	8001fae <assert_failed>
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	689b      	ldr	r3, [r3, #8]
 800290e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002910:	69fb      	ldr	r3, [r7, #28]
 8002912:	005b      	lsls	r3, r3, #1
 8002914:	2203      	movs	r2, #3
 8002916:	fa02 f303 	lsl.w	r3, r2, r3
 800291a:	43db      	mvns	r3, r3
 800291c:	69ba      	ldr	r2, [r7, #24]
 800291e:	4013      	ands	r3, r2
 8002920:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002922:	683b      	ldr	r3, [r7, #0]
 8002924:	68da      	ldr	r2, [r3, #12]
 8002926:	69fb      	ldr	r3, [r7, #28]
 8002928:	005b      	lsls	r3, r3, #1
 800292a:	fa02 f303 	lsl.w	r3, r2, r3
 800292e:	69ba      	ldr	r2, [r7, #24]
 8002930:	4313      	orrs	r3, r2
 8002932:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	69ba      	ldr	r2, [r7, #24]
 8002938:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	685b      	ldr	r3, [r3, #4]
 800293e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002940:	2201      	movs	r2, #1
 8002942:	69fb      	ldr	r3, [r7, #28]
 8002944:	fa02 f303 	lsl.w	r3, r2, r3
 8002948:	43db      	mvns	r3, r3
 800294a:	69ba      	ldr	r2, [r7, #24]
 800294c:	4013      	ands	r3, r2
 800294e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	685b      	ldr	r3, [r3, #4]
 8002954:	091b      	lsrs	r3, r3, #4
 8002956:	f003 0201 	and.w	r2, r3, #1
 800295a:	69fb      	ldr	r3, [r7, #28]
 800295c:	fa02 f303 	lsl.w	r3, r2, r3
 8002960:	69ba      	ldr	r2, [r7, #24]
 8002962:	4313      	orrs	r3, r2
 8002964:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	69ba      	ldr	r2, [r7, #24]
 800296a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800296c:	683b      	ldr	r3, [r7, #0]
 800296e:	685b      	ldr	r3, [r3, #4]
 8002970:	f003 0303 	and.w	r3, r3, #3
 8002974:	2b03      	cmp	r3, #3
 8002976:	d02b      	beq.n	80029d0 <HAL_GPIO_Init+0x240>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8002978:	683b      	ldr	r3, [r7, #0]
 800297a:	689b      	ldr	r3, [r3, #8]
 800297c:	2b00      	cmp	r3, #0
 800297e:	d00b      	beq.n	8002998 <HAL_GPIO_Init+0x208>
 8002980:	683b      	ldr	r3, [r7, #0]
 8002982:	689b      	ldr	r3, [r3, #8]
 8002984:	2b01      	cmp	r3, #1
 8002986:	d007      	beq.n	8002998 <HAL_GPIO_Init+0x208>
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	689b      	ldr	r3, [r3, #8]
 800298c:	2b02      	cmp	r3, #2
 800298e:	d003      	beq.n	8002998 <HAL_GPIO_Init+0x208>
 8002990:	21d1      	movs	r1, #209	; 0xd1
 8002992:	480e      	ldr	r0, [pc, #56]	; (80029cc <HAL_GPIO_Init+0x23c>)
 8002994:	f7ff fb0b 	bl	8001fae <assert_failed>
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	68db      	ldr	r3, [r3, #12]
 800299c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800299e:	69fb      	ldr	r3, [r7, #28]
 80029a0:	005b      	lsls	r3, r3, #1
 80029a2:	2203      	movs	r2, #3
 80029a4:	fa02 f303 	lsl.w	r3, r2, r3
 80029a8:	43db      	mvns	r3, r3
 80029aa:	69ba      	ldr	r2, [r7, #24]
 80029ac:	4013      	ands	r3, r2
 80029ae:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	689a      	ldr	r2, [r3, #8]
 80029b4:	69fb      	ldr	r3, [r7, #28]
 80029b6:	005b      	lsls	r3, r3, #1
 80029b8:	fa02 f303 	lsl.w	r3, r2, r3
 80029bc:	69ba      	ldr	r2, [r7, #24]
 80029be:	4313      	orrs	r3, r2
 80029c0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	69ba      	ldr	r2, [r7, #24]
 80029c6:	60da      	str	r2, [r3, #12]
 80029c8:	e002      	b.n	80029d0 <HAL_GPIO_Init+0x240>
 80029ca:	bf00      	nop
 80029cc:	08008770 	.word	0x08008770
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	685b      	ldr	r3, [r3, #4]
 80029d4:	f003 0303 	and.w	r3, r3, #3
 80029d8:	2b02      	cmp	r3, #2
 80029da:	f040 810c 	bne.w	8002bf6 <HAL_GPIO_Init+0x466>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 80029de:	683b      	ldr	r3, [r7, #0]
 80029e0:	691b      	ldr	r3, [r3, #16]
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	f000 80e3 	beq.w	8002bae <HAL_GPIO_Init+0x41e>
 80029e8:	683b      	ldr	r3, [r7, #0]
 80029ea:	691b      	ldr	r3, [r3, #16]
 80029ec:	2b09      	cmp	r3, #9
 80029ee:	f000 80de 	beq.w	8002bae <HAL_GPIO_Init+0x41e>
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	691b      	ldr	r3, [r3, #16]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	f000 80d9 	beq.w	8002bae <HAL_GPIO_Init+0x41e>
 80029fc:	683b      	ldr	r3, [r7, #0]
 80029fe:	691b      	ldr	r3, [r3, #16]
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	f000 80d4 	beq.w	8002bae <HAL_GPIO_Init+0x41e>
 8002a06:	683b      	ldr	r3, [r7, #0]
 8002a08:	691b      	ldr	r3, [r3, #16]
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	f000 80cf 	beq.w	8002bae <HAL_GPIO_Init+0x41e>
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	691b      	ldr	r3, [r3, #16]
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	f000 80ca 	beq.w	8002bae <HAL_GPIO_Init+0x41e>
 8002a1a:	683b      	ldr	r3, [r7, #0]
 8002a1c:	691b      	ldr	r3, [r3, #16]
 8002a1e:	2b01      	cmp	r3, #1
 8002a20:	f000 80c5 	beq.w	8002bae <HAL_GPIO_Init+0x41e>
 8002a24:	683b      	ldr	r3, [r7, #0]
 8002a26:	691b      	ldr	r3, [r3, #16]
 8002a28:	2b01      	cmp	r3, #1
 8002a2a:	f000 80c0 	beq.w	8002bae <HAL_GPIO_Init+0x41e>
 8002a2e:	683b      	ldr	r3, [r7, #0]
 8002a30:	691b      	ldr	r3, [r3, #16]
 8002a32:	2b02      	cmp	r3, #2
 8002a34:	f000 80bb 	beq.w	8002bae <HAL_GPIO_Init+0x41e>
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	691b      	ldr	r3, [r3, #16]
 8002a3c:	2b02      	cmp	r3, #2
 8002a3e:	f000 80b6 	beq.w	8002bae <HAL_GPIO_Init+0x41e>
 8002a42:	683b      	ldr	r3, [r7, #0]
 8002a44:	691b      	ldr	r3, [r3, #16]
 8002a46:	2b02      	cmp	r3, #2
 8002a48:	f000 80b1 	beq.w	8002bae <HAL_GPIO_Init+0x41e>
 8002a4c:	683b      	ldr	r3, [r7, #0]
 8002a4e:	691b      	ldr	r3, [r3, #16]
 8002a50:	2b03      	cmp	r3, #3
 8002a52:	f000 80ac 	beq.w	8002bae <HAL_GPIO_Init+0x41e>
 8002a56:	683b      	ldr	r3, [r7, #0]
 8002a58:	691b      	ldr	r3, [r3, #16]
 8002a5a:	2b04      	cmp	r3, #4
 8002a5c:	f000 80a7 	beq.w	8002bae <HAL_GPIO_Init+0x41e>
 8002a60:	683b      	ldr	r3, [r7, #0]
 8002a62:	691b      	ldr	r3, [r3, #16]
 8002a64:	2b04      	cmp	r3, #4
 8002a66:	f000 80a2 	beq.w	8002bae <HAL_GPIO_Init+0x41e>
 8002a6a:	683b      	ldr	r3, [r7, #0]
 8002a6c:	691b      	ldr	r3, [r3, #16]
 8002a6e:	2b04      	cmp	r3, #4
 8002a70:	f000 809d 	beq.w	8002bae <HAL_GPIO_Init+0x41e>
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	691b      	ldr	r3, [r3, #16]
 8002a78:	2b05      	cmp	r3, #5
 8002a7a:	f000 8098 	beq.w	8002bae <HAL_GPIO_Init+0x41e>
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	691b      	ldr	r3, [r3, #16]
 8002a82:	2b05      	cmp	r3, #5
 8002a84:	f000 8093 	beq.w	8002bae <HAL_GPIO_Init+0x41e>
 8002a88:	683b      	ldr	r3, [r7, #0]
 8002a8a:	691b      	ldr	r3, [r3, #16]
 8002a8c:	2b09      	cmp	r3, #9
 8002a8e:	f000 808e 	beq.w	8002bae <HAL_GPIO_Init+0x41e>
 8002a92:	683b      	ldr	r3, [r7, #0]
 8002a94:	691b      	ldr	r3, [r3, #16]
 8002a96:	2b06      	cmp	r3, #6
 8002a98:	f000 8089 	beq.w	8002bae <HAL_GPIO_Init+0x41e>
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	691b      	ldr	r3, [r3, #16]
 8002aa0:	2b09      	cmp	r3, #9
 8002aa2:	f000 8084 	beq.w	8002bae <HAL_GPIO_Init+0x41e>
 8002aa6:	683b      	ldr	r3, [r7, #0]
 8002aa8:	691b      	ldr	r3, [r3, #16]
 8002aaa:	2b07      	cmp	r3, #7
 8002aac:	d07f      	beq.n	8002bae <HAL_GPIO_Init+0x41e>
 8002aae:	683b      	ldr	r3, [r7, #0]
 8002ab0:	691b      	ldr	r3, [r3, #16]
 8002ab2:	2b07      	cmp	r3, #7
 8002ab4:	d07b      	beq.n	8002bae <HAL_GPIO_Init+0x41e>
 8002ab6:	683b      	ldr	r3, [r7, #0]
 8002ab8:	691b      	ldr	r3, [r3, #16]
 8002aba:	2b07      	cmp	r3, #7
 8002abc:	d077      	beq.n	8002bae <HAL_GPIO_Init+0x41e>
 8002abe:	683b      	ldr	r3, [r7, #0]
 8002ac0:	691b      	ldr	r3, [r3, #16]
 8002ac2:	2b08      	cmp	r3, #8
 8002ac4:	d073      	beq.n	8002bae <HAL_GPIO_Init+0x41e>
 8002ac6:	683b      	ldr	r3, [r7, #0]
 8002ac8:	691b      	ldr	r3, [r3, #16]
 8002aca:	2b08      	cmp	r3, #8
 8002acc:	d06f      	beq.n	8002bae <HAL_GPIO_Init+0x41e>
 8002ace:	683b      	ldr	r3, [r7, #0]
 8002ad0:	691b      	ldr	r3, [r3, #16]
 8002ad2:	2b08      	cmp	r3, #8
 8002ad4:	d06b      	beq.n	8002bae <HAL_GPIO_Init+0x41e>
 8002ad6:	683b      	ldr	r3, [r7, #0]
 8002ad8:	691b      	ldr	r3, [r3, #16]
 8002ada:	2b09      	cmp	r3, #9
 8002adc:	d067      	beq.n	8002bae <HAL_GPIO_Init+0x41e>
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	691b      	ldr	r3, [r3, #16]
 8002ae2:	2b09      	cmp	r3, #9
 8002ae4:	d063      	beq.n	8002bae <HAL_GPIO_Init+0x41e>
 8002ae6:	683b      	ldr	r3, [r7, #0]
 8002ae8:	691b      	ldr	r3, [r3, #16]
 8002aea:	2b0a      	cmp	r3, #10
 8002aec:	d05f      	beq.n	8002bae <HAL_GPIO_Init+0x41e>
 8002aee:	683b      	ldr	r3, [r7, #0]
 8002af0:	691b      	ldr	r3, [r3, #16]
 8002af2:	2b0a      	cmp	r3, #10
 8002af4:	d05b      	beq.n	8002bae <HAL_GPIO_Init+0x41e>
 8002af6:	683b      	ldr	r3, [r7, #0]
 8002af8:	691b      	ldr	r3, [r3, #16]
 8002afa:	2b0b      	cmp	r3, #11
 8002afc:	d057      	beq.n	8002bae <HAL_GPIO_Init+0x41e>
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	691b      	ldr	r3, [r3, #16]
 8002b02:	2b0c      	cmp	r3, #12
 8002b04:	d053      	beq.n	8002bae <HAL_GPIO_Init+0x41e>
 8002b06:	683b      	ldr	r3, [r7, #0]
 8002b08:	691b      	ldr	r3, [r3, #16]
 8002b0a:	2b0c      	cmp	r3, #12
 8002b0c:	d04f      	beq.n	8002bae <HAL_GPIO_Init+0x41e>
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	691b      	ldr	r3, [r3, #16]
 8002b12:	2b0d      	cmp	r3, #13
 8002b14:	d04b      	beq.n	8002bae <HAL_GPIO_Init+0x41e>
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	691b      	ldr	r3, [r3, #16]
 8002b1a:	2b0f      	cmp	r3, #15
 8002b1c:	d047      	beq.n	8002bae <HAL_GPIO_Init+0x41e>
 8002b1e:	683b      	ldr	r3, [r7, #0]
 8002b20:	691b      	ldr	r3, [r3, #16]
 8002b22:	2b05      	cmp	r3, #5
 8002b24:	d043      	beq.n	8002bae <HAL_GPIO_Init+0x41e>
 8002b26:	683b      	ldr	r3, [r7, #0]
 8002b28:	691b      	ldr	r3, [r3, #16]
 8002b2a:	2b0c      	cmp	r3, #12
 8002b2c:	d03f      	beq.n	8002bae <HAL_GPIO_Init+0x41e>
 8002b2e:	683b      	ldr	r3, [r7, #0]
 8002b30:	691b      	ldr	r3, [r3, #16]
 8002b32:	2b06      	cmp	r3, #6
 8002b34:	d03b      	beq.n	8002bae <HAL_GPIO_Init+0x41e>
 8002b36:	683b      	ldr	r3, [r7, #0]
 8002b38:	691b      	ldr	r3, [r3, #16]
 8002b3a:	2b03      	cmp	r3, #3
 8002b3c:	d037      	beq.n	8002bae <HAL_GPIO_Init+0x41e>
 8002b3e:	683b      	ldr	r3, [r7, #0]
 8002b40:	691b      	ldr	r3, [r3, #16]
 8002b42:	2b04      	cmp	r3, #4
 8002b44:	d033      	beq.n	8002bae <HAL_GPIO_Init+0x41e>
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	691b      	ldr	r3, [r3, #16]
 8002b4a:	2b05      	cmp	r3, #5
 8002b4c:	d02f      	beq.n	8002bae <HAL_GPIO_Init+0x41e>
 8002b4e:	683b      	ldr	r3, [r7, #0]
 8002b50:	691b      	ldr	r3, [r3, #16]
 8002b52:	2b06      	cmp	r3, #6
 8002b54:	d02b      	beq.n	8002bae <HAL_GPIO_Init+0x41e>
 8002b56:	683b      	ldr	r3, [r7, #0]
 8002b58:	691b      	ldr	r3, [r3, #16]
 8002b5a:	2b06      	cmp	r3, #6
 8002b5c:	d027      	beq.n	8002bae <HAL_GPIO_Init+0x41e>
 8002b5e:	683b      	ldr	r3, [r7, #0]
 8002b60:	691b      	ldr	r3, [r3, #16]
 8002b62:	2b07      	cmp	r3, #7
 8002b64:	d023      	beq.n	8002bae <HAL_GPIO_Init+0x41e>
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	691b      	ldr	r3, [r3, #16]
 8002b6a:	2b07      	cmp	r3, #7
 8002b6c:	d01f      	beq.n	8002bae <HAL_GPIO_Init+0x41e>
 8002b6e:	683b      	ldr	r3, [r7, #0]
 8002b70:	691b      	ldr	r3, [r3, #16]
 8002b72:	2b07      	cmp	r3, #7
 8002b74:	d01b      	beq.n	8002bae <HAL_GPIO_Init+0x41e>
 8002b76:	683b      	ldr	r3, [r7, #0]
 8002b78:	691b      	ldr	r3, [r3, #16]
 8002b7a:	2b07      	cmp	r3, #7
 8002b7c:	d017      	beq.n	8002bae <HAL_GPIO_Init+0x41e>
 8002b7e:	683b      	ldr	r3, [r7, #0]
 8002b80:	691b      	ldr	r3, [r3, #16]
 8002b82:	2b08      	cmp	r3, #8
 8002b84:	d013      	beq.n	8002bae <HAL_GPIO_Init+0x41e>
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	691b      	ldr	r3, [r3, #16]
 8002b8a:	2b08      	cmp	r3, #8
 8002b8c:	d00f      	beq.n	8002bae <HAL_GPIO_Init+0x41e>
 8002b8e:	683b      	ldr	r3, [r7, #0]
 8002b90:	691b      	ldr	r3, [r3, #16]
 8002b92:	2b09      	cmp	r3, #9
 8002b94:	d00b      	beq.n	8002bae <HAL_GPIO_Init+0x41e>
 8002b96:	683b      	ldr	r3, [r7, #0]
 8002b98:	691b      	ldr	r3, [r3, #16]
 8002b9a:	2b0a      	cmp	r3, #10
 8002b9c:	d007      	beq.n	8002bae <HAL_GPIO_Init+0x41e>
 8002b9e:	683b      	ldr	r3, [r7, #0]
 8002ba0:	691b      	ldr	r3, [r3, #16]
 8002ba2:	2b0a      	cmp	r3, #10
 8002ba4:	d003      	beq.n	8002bae <HAL_GPIO_Init+0x41e>
 8002ba6:	21de      	movs	r1, #222	; 0xde
 8002ba8:	4880      	ldr	r0, [pc, #512]	; (8002dac <HAL_GPIO_Init+0x61c>)
 8002baa:	f7ff fa00 	bl	8001fae <assert_failed>
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002bae:	69fb      	ldr	r3, [r7, #28]
 8002bb0:	08da      	lsrs	r2, r3, #3
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	3208      	adds	r2, #8
 8002bb6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002bba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002bbc:	69fb      	ldr	r3, [r7, #28]
 8002bbe:	f003 0307 	and.w	r3, r3, #7
 8002bc2:	009b      	lsls	r3, r3, #2
 8002bc4:	220f      	movs	r2, #15
 8002bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8002bca:	43db      	mvns	r3, r3
 8002bcc:	69ba      	ldr	r2, [r7, #24]
 8002bce:	4013      	ands	r3, r2
 8002bd0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	691a      	ldr	r2, [r3, #16]
 8002bd6:	69fb      	ldr	r3, [r7, #28]
 8002bd8:	f003 0307 	and.w	r3, r3, #7
 8002bdc:	009b      	lsls	r3, r3, #2
 8002bde:	fa02 f303 	lsl.w	r3, r2, r3
 8002be2:	69ba      	ldr	r2, [r7, #24]
 8002be4:	4313      	orrs	r3, r2
 8002be6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002be8:	69fb      	ldr	r3, [r7, #28]
 8002bea:	08da      	lsrs	r2, r3, #3
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	3208      	adds	r2, #8
 8002bf0:	69b9      	ldr	r1, [r7, #24]
 8002bf2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002bfc:	69fb      	ldr	r3, [r7, #28]
 8002bfe:	005b      	lsls	r3, r3, #1
 8002c00:	2203      	movs	r2, #3
 8002c02:	fa02 f303 	lsl.w	r3, r2, r3
 8002c06:	43db      	mvns	r3, r3
 8002c08:	69ba      	ldr	r2, [r7, #24]
 8002c0a:	4013      	ands	r3, r2
 8002c0c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002c0e:	683b      	ldr	r3, [r7, #0]
 8002c10:	685b      	ldr	r3, [r3, #4]
 8002c12:	f003 0203 	and.w	r2, r3, #3
 8002c16:	69fb      	ldr	r3, [r7, #28]
 8002c18:	005b      	lsls	r3, r3, #1
 8002c1a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c1e:	69ba      	ldr	r2, [r7, #24]
 8002c20:	4313      	orrs	r3, r2
 8002c22:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	69ba      	ldr	r2, [r7, #24]
 8002c28:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002c2a:	683b      	ldr	r3, [r7, #0]
 8002c2c:	685b      	ldr	r3, [r3, #4]
 8002c2e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	f000 80ae 	beq.w	8002d94 <HAL_GPIO_Init+0x604>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c38:	2300      	movs	r3, #0
 8002c3a:	60fb      	str	r3, [r7, #12]
 8002c3c:	4b5c      	ldr	r3, [pc, #368]	; (8002db0 <HAL_GPIO_Init+0x620>)
 8002c3e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c40:	4a5b      	ldr	r2, [pc, #364]	; (8002db0 <HAL_GPIO_Init+0x620>)
 8002c42:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002c46:	6453      	str	r3, [r2, #68]	; 0x44
 8002c48:	4b59      	ldr	r3, [pc, #356]	; (8002db0 <HAL_GPIO_Init+0x620>)
 8002c4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c4c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c50:	60fb      	str	r3, [r7, #12]
 8002c52:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002c54:	4a57      	ldr	r2, [pc, #348]	; (8002db4 <HAL_GPIO_Init+0x624>)
 8002c56:	69fb      	ldr	r3, [r7, #28]
 8002c58:	089b      	lsrs	r3, r3, #2
 8002c5a:	3302      	adds	r3, #2
 8002c5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c60:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002c62:	69fb      	ldr	r3, [r7, #28]
 8002c64:	f003 0303 	and.w	r3, r3, #3
 8002c68:	009b      	lsls	r3, r3, #2
 8002c6a:	220f      	movs	r2, #15
 8002c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c70:	43db      	mvns	r3, r3
 8002c72:	69ba      	ldr	r2, [r7, #24]
 8002c74:	4013      	ands	r3, r2
 8002c76:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	4a4f      	ldr	r2, [pc, #316]	; (8002db8 <HAL_GPIO_Init+0x628>)
 8002c7c:	4293      	cmp	r3, r2
 8002c7e:	d025      	beq.n	8002ccc <HAL_GPIO_Init+0x53c>
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	4a4e      	ldr	r2, [pc, #312]	; (8002dbc <HAL_GPIO_Init+0x62c>)
 8002c84:	4293      	cmp	r3, r2
 8002c86:	d01f      	beq.n	8002cc8 <HAL_GPIO_Init+0x538>
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	4a4d      	ldr	r2, [pc, #308]	; (8002dc0 <HAL_GPIO_Init+0x630>)
 8002c8c:	4293      	cmp	r3, r2
 8002c8e:	d019      	beq.n	8002cc4 <HAL_GPIO_Init+0x534>
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	4a4c      	ldr	r2, [pc, #304]	; (8002dc4 <HAL_GPIO_Init+0x634>)
 8002c94:	4293      	cmp	r3, r2
 8002c96:	d013      	beq.n	8002cc0 <HAL_GPIO_Init+0x530>
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	4a4b      	ldr	r2, [pc, #300]	; (8002dc8 <HAL_GPIO_Init+0x638>)
 8002c9c:	4293      	cmp	r3, r2
 8002c9e:	d00d      	beq.n	8002cbc <HAL_GPIO_Init+0x52c>
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	4a4a      	ldr	r2, [pc, #296]	; (8002dcc <HAL_GPIO_Init+0x63c>)
 8002ca4:	4293      	cmp	r3, r2
 8002ca6:	d007      	beq.n	8002cb8 <HAL_GPIO_Init+0x528>
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	4a49      	ldr	r2, [pc, #292]	; (8002dd0 <HAL_GPIO_Init+0x640>)
 8002cac:	4293      	cmp	r3, r2
 8002cae:	d101      	bne.n	8002cb4 <HAL_GPIO_Init+0x524>
 8002cb0:	2306      	movs	r3, #6
 8002cb2:	e00c      	b.n	8002cce <HAL_GPIO_Init+0x53e>
 8002cb4:	2307      	movs	r3, #7
 8002cb6:	e00a      	b.n	8002cce <HAL_GPIO_Init+0x53e>
 8002cb8:	2305      	movs	r3, #5
 8002cba:	e008      	b.n	8002cce <HAL_GPIO_Init+0x53e>
 8002cbc:	2304      	movs	r3, #4
 8002cbe:	e006      	b.n	8002cce <HAL_GPIO_Init+0x53e>
 8002cc0:	2303      	movs	r3, #3
 8002cc2:	e004      	b.n	8002cce <HAL_GPIO_Init+0x53e>
 8002cc4:	2302      	movs	r3, #2
 8002cc6:	e002      	b.n	8002cce <HAL_GPIO_Init+0x53e>
 8002cc8:	2301      	movs	r3, #1
 8002cca:	e000      	b.n	8002cce <HAL_GPIO_Init+0x53e>
 8002ccc:	2300      	movs	r3, #0
 8002cce:	69fa      	ldr	r2, [r7, #28]
 8002cd0:	f002 0203 	and.w	r2, r2, #3
 8002cd4:	0092      	lsls	r2, r2, #2
 8002cd6:	4093      	lsls	r3, r2
 8002cd8:	69ba      	ldr	r2, [r7, #24]
 8002cda:	4313      	orrs	r3, r2
 8002cdc:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002cde:	4935      	ldr	r1, [pc, #212]	; (8002db4 <HAL_GPIO_Init+0x624>)
 8002ce0:	69fb      	ldr	r3, [r7, #28]
 8002ce2:	089b      	lsrs	r3, r3, #2
 8002ce4:	3302      	adds	r3, #2
 8002ce6:	69ba      	ldr	r2, [r7, #24]
 8002ce8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002cec:	4b39      	ldr	r3, [pc, #228]	; (8002dd4 <HAL_GPIO_Init+0x644>)
 8002cee:	689b      	ldr	r3, [r3, #8]
 8002cf0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002cf2:	693b      	ldr	r3, [r7, #16]
 8002cf4:	43db      	mvns	r3, r3
 8002cf6:	69ba      	ldr	r2, [r7, #24]
 8002cf8:	4013      	ands	r3, r2
 8002cfa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002cfc:	683b      	ldr	r3, [r7, #0]
 8002cfe:	685b      	ldr	r3, [r3, #4]
 8002d00:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d003      	beq.n	8002d10 <HAL_GPIO_Init+0x580>
        {
          temp |= iocurrent;
 8002d08:	69ba      	ldr	r2, [r7, #24]
 8002d0a:	693b      	ldr	r3, [r7, #16]
 8002d0c:	4313      	orrs	r3, r2
 8002d0e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002d10:	4a30      	ldr	r2, [pc, #192]	; (8002dd4 <HAL_GPIO_Init+0x644>)
 8002d12:	69bb      	ldr	r3, [r7, #24]
 8002d14:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002d16:	4b2f      	ldr	r3, [pc, #188]	; (8002dd4 <HAL_GPIO_Init+0x644>)
 8002d18:	68db      	ldr	r3, [r3, #12]
 8002d1a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d1c:	693b      	ldr	r3, [r7, #16]
 8002d1e:	43db      	mvns	r3, r3
 8002d20:	69ba      	ldr	r2, [r7, #24]
 8002d22:	4013      	ands	r3, r2
 8002d24:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002d26:	683b      	ldr	r3, [r7, #0]
 8002d28:	685b      	ldr	r3, [r3, #4]
 8002d2a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d003      	beq.n	8002d3a <HAL_GPIO_Init+0x5aa>
        {
          temp |= iocurrent;
 8002d32:	69ba      	ldr	r2, [r7, #24]
 8002d34:	693b      	ldr	r3, [r7, #16]
 8002d36:	4313      	orrs	r3, r2
 8002d38:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002d3a:	4a26      	ldr	r2, [pc, #152]	; (8002dd4 <HAL_GPIO_Init+0x644>)
 8002d3c:	69bb      	ldr	r3, [r7, #24]
 8002d3e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002d40:	4b24      	ldr	r3, [pc, #144]	; (8002dd4 <HAL_GPIO_Init+0x644>)
 8002d42:	685b      	ldr	r3, [r3, #4]
 8002d44:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d46:	693b      	ldr	r3, [r7, #16]
 8002d48:	43db      	mvns	r3, r3
 8002d4a:	69ba      	ldr	r2, [r7, #24]
 8002d4c:	4013      	ands	r3, r2
 8002d4e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002d50:	683b      	ldr	r3, [r7, #0]
 8002d52:	685b      	ldr	r3, [r3, #4]
 8002d54:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d003      	beq.n	8002d64 <HAL_GPIO_Init+0x5d4>
        {
          temp |= iocurrent;
 8002d5c:	69ba      	ldr	r2, [r7, #24]
 8002d5e:	693b      	ldr	r3, [r7, #16]
 8002d60:	4313      	orrs	r3, r2
 8002d62:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002d64:	4a1b      	ldr	r2, [pc, #108]	; (8002dd4 <HAL_GPIO_Init+0x644>)
 8002d66:	69bb      	ldr	r3, [r7, #24]
 8002d68:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002d6a:	4b1a      	ldr	r3, [pc, #104]	; (8002dd4 <HAL_GPIO_Init+0x644>)
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d70:	693b      	ldr	r3, [r7, #16]
 8002d72:	43db      	mvns	r3, r3
 8002d74:	69ba      	ldr	r2, [r7, #24]
 8002d76:	4013      	ands	r3, r2
 8002d78:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002d7a:	683b      	ldr	r3, [r7, #0]
 8002d7c:	685b      	ldr	r3, [r3, #4]
 8002d7e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d003      	beq.n	8002d8e <HAL_GPIO_Init+0x5fe>
        {
          temp |= iocurrent;
 8002d86:	69ba      	ldr	r2, [r7, #24]
 8002d88:	693b      	ldr	r3, [r7, #16]
 8002d8a:	4313      	orrs	r3, r2
 8002d8c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002d8e:	4a11      	ldr	r2, [pc, #68]	; (8002dd4 <HAL_GPIO_Init+0x644>)
 8002d90:	69bb      	ldr	r3, [r7, #24]
 8002d92:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002d94:	69fb      	ldr	r3, [r7, #28]
 8002d96:	3301      	adds	r3, #1
 8002d98:	61fb      	str	r3, [r7, #28]
 8002d9a:	69fb      	ldr	r3, [r7, #28]
 8002d9c:	2b0f      	cmp	r3, #15
 8002d9e:	f67f ad85 	bls.w	80028ac <HAL_GPIO_Init+0x11c>
      }
    }
  }
}
 8002da2:	bf00      	nop
 8002da4:	bf00      	nop
 8002da6:	3720      	adds	r7, #32
 8002da8:	46bd      	mov	sp, r7
 8002daa:	bd80      	pop	{r7, pc}
 8002dac:	08008770 	.word	0x08008770
 8002db0:	40023800 	.word	0x40023800
 8002db4:	40013800 	.word	0x40013800
 8002db8:	40020000 	.word	0x40020000
 8002dbc:	40020400 	.word	0x40020400
 8002dc0:	40020800 	.word	0x40020800
 8002dc4:	40020c00 	.word	0x40020c00
 8002dc8:	40021000 	.word	0x40021000
 8002dcc:	40021400 	.word	0x40021400
 8002dd0:	40021800 	.word	0x40021800
 8002dd4:	40013c00 	.word	0x40013c00

08002dd8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	b084      	sub	sp, #16
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]
 8002de0:	460b      	mov	r3, r1
 8002de2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8002de4:	887b      	ldrh	r3, [r7, #2]
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d004      	beq.n	8002df4 <HAL_GPIO_ReadPin+0x1c>
 8002dea:	887b      	ldrh	r3, [r7, #2]
 8002dec:	0c1b      	lsrs	r3, r3, #16
 8002dee:	041b      	lsls	r3, r3, #16
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d004      	beq.n	8002dfe <HAL_GPIO_ReadPin+0x26>
 8002df4:	f44f 71be 	mov.w	r1, #380	; 0x17c
 8002df8:	4809      	ldr	r0, [pc, #36]	; (8002e20 <HAL_GPIO_ReadPin+0x48>)
 8002dfa:	f7ff f8d8 	bl	8001fae <assert_failed>

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	691a      	ldr	r2, [r3, #16]
 8002e02:	887b      	ldrh	r3, [r7, #2]
 8002e04:	4013      	ands	r3, r2
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d002      	beq.n	8002e10 <HAL_GPIO_ReadPin+0x38>
  {
    bitstatus = GPIO_PIN_SET;
 8002e0a:	2301      	movs	r3, #1
 8002e0c:	73fb      	strb	r3, [r7, #15]
 8002e0e:	e001      	b.n	8002e14 <HAL_GPIO_ReadPin+0x3c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002e10:	2300      	movs	r3, #0
 8002e12:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002e14:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e16:	4618      	mov	r0, r3
 8002e18:	3710      	adds	r7, #16
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	bd80      	pop	{r7, pc}
 8002e1e:	bf00      	nop
 8002e20:	08008770 	.word	0x08008770

08002e24 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b082      	sub	sp, #8
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
 8002e2c:	460b      	mov	r3, r1
 8002e2e:	807b      	strh	r3, [r7, #2]
 8002e30:	4613      	mov	r3, r2
 8002e32:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8002e34:	887b      	ldrh	r3, [r7, #2]
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d004      	beq.n	8002e44 <HAL_GPIO_WritePin+0x20>
 8002e3a:	887b      	ldrh	r3, [r7, #2]
 8002e3c:	0c1b      	lsrs	r3, r3, #16
 8002e3e:	041b      	lsls	r3, r3, #16
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d004      	beq.n	8002e4e <HAL_GPIO_WritePin+0x2a>
 8002e44:	f240 119d 	movw	r1, #413	; 0x19d
 8002e48:	480e      	ldr	r0, [pc, #56]	; (8002e84 <HAL_GPIO_WritePin+0x60>)
 8002e4a:	f7ff f8b0 	bl	8001fae <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8002e4e:	787b      	ldrb	r3, [r7, #1]
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d007      	beq.n	8002e64 <HAL_GPIO_WritePin+0x40>
 8002e54:	787b      	ldrb	r3, [r7, #1]
 8002e56:	2b01      	cmp	r3, #1
 8002e58:	d004      	beq.n	8002e64 <HAL_GPIO_WritePin+0x40>
 8002e5a:	f44f 71cf 	mov.w	r1, #414	; 0x19e
 8002e5e:	4809      	ldr	r0, [pc, #36]	; (8002e84 <HAL_GPIO_WritePin+0x60>)
 8002e60:	f7ff f8a5 	bl	8001fae <assert_failed>

  if(PinState != GPIO_PIN_RESET)
 8002e64:	787b      	ldrb	r3, [r7, #1]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d003      	beq.n	8002e72 <HAL_GPIO_WritePin+0x4e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002e6a:	887a      	ldrh	r2, [r7, #2]
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002e70:	e003      	b.n	8002e7a <HAL_GPIO_WritePin+0x56>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002e72:	887b      	ldrh	r3, [r7, #2]
 8002e74:	041a      	lsls	r2, r3, #16
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	619a      	str	r2, [r3, #24]
}
 8002e7a:	bf00      	nop
 8002e7c:	3708      	adds	r7, #8
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	bd80      	pop	{r7, pc}
 8002e82:	bf00      	nop
 8002e84:	08008770 	.word	0x08008770

08002e88 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b084      	sub	sp, #16
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
 8002e90:	460b      	mov	r3, r1
 8002e92:	807b      	strh	r3, [r7, #2]
  uint32_t odr;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8002e94:	887b      	ldrh	r3, [r7, #2]
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d004      	beq.n	8002ea4 <HAL_GPIO_TogglePin+0x1c>
 8002e9a:	887b      	ldrh	r3, [r7, #2]
 8002e9c:	0c1b      	lsrs	r3, r3, #16
 8002e9e:	041b      	lsls	r3, r3, #16
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d004      	beq.n	8002eae <HAL_GPIO_TogglePin+0x26>
 8002ea4:	f44f 71db 	mov.w	r1, #438	; 0x1b6
 8002ea8:	480a      	ldr	r0, [pc, #40]	; (8002ed4 <HAL_GPIO_TogglePin+0x4c>)
 8002eaa:	f7ff f880 	bl	8001fae <assert_failed>

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	695b      	ldr	r3, [r3, #20]
 8002eb2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002eb4:	887a      	ldrh	r2, [r7, #2]
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	4013      	ands	r3, r2
 8002eba:	041a      	lsls	r2, r3, #16
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	43d9      	mvns	r1, r3
 8002ec0:	887b      	ldrh	r3, [r7, #2]
 8002ec2:	400b      	ands	r3, r1
 8002ec4:	431a      	orrs	r2, r3
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	619a      	str	r2, [r3, #24]
}
 8002eca:	bf00      	nop
 8002ecc:	3710      	adds	r7, #16
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	bd80      	pop	{r7, pc}
 8002ed2:	bf00      	nop
 8002ed4:	08008770 	.word	0x08008770

08002ed8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b082      	sub	sp, #8
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	4603      	mov	r3, r0
 8002ee0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002ee2:	4b08      	ldr	r3, [pc, #32]	; (8002f04 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002ee4:	695a      	ldr	r2, [r3, #20]
 8002ee6:	88fb      	ldrh	r3, [r7, #6]
 8002ee8:	4013      	ands	r3, r2
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d006      	beq.n	8002efc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002eee:	4a05      	ldr	r2, [pc, #20]	; (8002f04 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002ef0:	88fb      	ldrh	r3, [r7, #6]
 8002ef2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002ef4:	88fb      	ldrh	r3, [r7, #6]
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	f7fe fbea 	bl	80016d0 <HAL_GPIO_EXTI_Callback>
  }
}
 8002efc:	bf00      	nop
 8002efe:	3708      	adds	r7, #8
 8002f00:	46bd      	mov	sp, r7
 8002f02:	bd80      	pop	{r7, pc}
 8002f04:	40013c00 	.word	0x40013c00

08002f08 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b084      	sub	sp, #16
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]
 8002f10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d101      	bne.n	8002f1c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002f18:	2301      	movs	r3, #1
 8002f1a:	e18c      	b.n	8003236 <HAL_RCC_ClockConfig+0x32e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d003      	beq.n	8002f2c <HAL_RCC_ClockConfig+0x24>
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	2b0f      	cmp	r3, #15
 8002f2a:	d904      	bls.n	8002f36 <HAL_RCC_ClockConfig+0x2e>
 8002f2c:	f240 215a 	movw	r1, #602	; 0x25a
 8002f30:	4887      	ldr	r0, [pc, #540]	; (8003150 <HAL_RCC_ClockConfig+0x248>)
 8002f32:	f7ff f83c 	bl	8001fae <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8002f36:	683b      	ldr	r3, [r7, #0]
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d031      	beq.n	8002fa0 <HAL_RCC_ClockConfig+0x98>
 8002f3c:	683b      	ldr	r3, [r7, #0]
 8002f3e:	2b01      	cmp	r3, #1
 8002f40:	d02e      	beq.n	8002fa0 <HAL_RCC_ClockConfig+0x98>
 8002f42:	683b      	ldr	r3, [r7, #0]
 8002f44:	2b02      	cmp	r3, #2
 8002f46:	d02b      	beq.n	8002fa0 <HAL_RCC_ClockConfig+0x98>
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	2b03      	cmp	r3, #3
 8002f4c:	d028      	beq.n	8002fa0 <HAL_RCC_ClockConfig+0x98>
 8002f4e:	683b      	ldr	r3, [r7, #0]
 8002f50:	2b04      	cmp	r3, #4
 8002f52:	d025      	beq.n	8002fa0 <HAL_RCC_ClockConfig+0x98>
 8002f54:	683b      	ldr	r3, [r7, #0]
 8002f56:	2b05      	cmp	r3, #5
 8002f58:	d022      	beq.n	8002fa0 <HAL_RCC_ClockConfig+0x98>
 8002f5a:	683b      	ldr	r3, [r7, #0]
 8002f5c:	2b06      	cmp	r3, #6
 8002f5e:	d01f      	beq.n	8002fa0 <HAL_RCC_ClockConfig+0x98>
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	2b07      	cmp	r3, #7
 8002f64:	d01c      	beq.n	8002fa0 <HAL_RCC_ClockConfig+0x98>
 8002f66:	683b      	ldr	r3, [r7, #0]
 8002f68:	2b08      	cmp	r3, #8
 8002f6a:	d019      	beq.n	8002fa0 <HAL_RCC_ClockConfig+0x98>
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	2b09      	cmp	r3, #9
 8002f70:	d016      	beq.n	8002fa0 <HAL_RCC_ClockConfig+0x98>
 8002f72:	683b      	ldr	r3, [r7, #0]
 8002f74:	2b0a      	cmp	r3, #10
 8002f76:	d013      	beq.n	8002fa0 <HAL_RCC_ClockConfig+0x98>
 8002f78:	683b      	ldr	r3, [r7, #0]
 8002f7a:	2b0b      	cmp	r3, #11
 8002f7c:	d010      	beq.n	8002fa0 <HAL_RCC_ClockConfig+0x98>
 8002f7e:	683b      	ldr	r3, [r7, #0]
 8002f80:	2b0c      	cmp	r3, #12
 8002f82:	d00d      	beq.n	8002fa0 <HAL_RCC_ClockConfig+0x98>
 8002f84:	683b      	ldr	r3, [r7, #0]
 8002f86:	2b0d      	cmp	r3, #13
 8002f88:	d00a      	beq.n	8002fa0 <HAL_RCC_ClockConfig+0x98>
 8002f8a:	683b      	ldr	r3, [r7, #0]
 8002f8c:	2b0e      	cmp	r3, #14
 8002f8e:	d007      	beq.n	8002fa0 <HAL_RCC_ClockConfig+0x98>
 8002f90:	683b      	ldr	r3, [r7, #0]
 8002f92:	2b0f      	cmp	r3, #15
 8002f94:	d004      	beq.n	8002fa0 <HAL_RCC_ClockConfig+0x98>
 8002f96:	f240 215b 	movw	r1, #603	; 0x25b
 8002f9a:	486d      	ldr	r0, [pc, #436]	; (8003150 <HAL_RCC_ClockConfig+0x248>)
 8002f9c:	f7ff f807 	bl	8001fae <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002fa0:	4b6c      	ldr	r3, [pc, #432]	; (8003154 <HAL_RCC_ClockConfig+0x24c>)
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f003 030f 	and.w	r3, r3, #15
 8002fa8:	683a      	ldr	r2, [r7, #0]
 8002faa:	429a      	cmp	r2, r3
 8002fac:	d90c      	bls.n	8002fc8 <HAL_RCC_ClockConfig+0xc0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fae:	4b69      	ldr	r3, [pc, #420]	; (8003154 <HAL_RCC_ClockConfig+0x24c>)
 8002fb0:	683a      	ldr	r2, [r7, #0]
 8002fb2:	b2d2      	uxtb	r2, r2
 8002fb4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fb6:	4b67      	ldr	r3, [pc, #412]	; (8003154 <HAL_RCC_ClockConfig+0x24c>)
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f003 030f 	and.w	r3, r3, #15
 8002fbe:	683a      	ldr	r2, [r7, #0]
 8002fc0:	429a      	cmp	r2, r3
 8002fc2:	d001      	beq.n	8002fc8 <HAL_RCC_ClockConfig+0xc0>
    {
      return HAL_ERROR;
 8002fc4:	2301      	movs	r3, #1
 8002fc6:	e136      	b.n	8003236 <HAL_RCC_ClockConfig+0x32e>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f003 0302 	and.w	r3, r3, #2
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d049      	beq.n	8003068 <HAL_RCC_ClockConfig+0x160>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f003 0304 	and.w	r3, r3, #4
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d005      	beq.n	8002fec <HAL_RCC_ClockConfig+0xe4>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002fe0:	4b5d      	ldr	r3, [pc, #372]	; (8003158 <HAL_RCC_ClockConfig+0x250>)
 8002fe2:	689b      	ldr	r3, [r3, #8]
 8002fe4:	4a5c      	ldr	r2, [pc, #368]	; (8003158 <HAL_RCC_ClockConfig+0x250>)
 8002fe6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002fea:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f003 0308 	and.w	r3, r3, #8
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d005      	beq.n	8003004 <HAL_RCC_ClockConfig+0xfc>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002ff8:	4b57      	ldr	r3, [pc, #348]	; (8003158 <HAL_RCC_ClockConfig+0x250>)
 8002ffa:	689b      	ldr	r3, [r3, #8]
 8002ffc:	4a56      	ldr	r2, [pc, #344]	; (8003158 <HAL_RCC_ClockConfig+0x250>)
 8002ffe:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003002:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	689b      	ldr	r3, [r3, #8]
 8003008:	2b00      	cmp	r3, #0
 800300a:	d024      	beq.n	8003056 <HAL_RCC_ClockConfig+0x14e>
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	689b      	ldr	r3, [r3, #8]
 8003010:	2b80      	cmp	r3, #128	; 0x80
 8003012:	d020      	beq.n	8003056 <HAL_RCC_ClockConfig+0x14e>
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	689b      	ldr	r3, [r3, #8]
 8003018:	2b90      	cmp	r3, #144	; 0x90
 800301a:	d01c      	beq.n	8003056 <HAL_RCC_ClockConfig+0x14e>
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	689b      	ldr	r3, [r3, #8]
 8003020:	2ba0      	cmp	r3, #160	; 0xa0
 8003022:	d018      	beq.n	8003056 <HAL_RCC_ClockConfig+0x14e>
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	689b      	ldr	r3, [r3, #8]
 8003028:	2bb0      	cmp	r3, #176	; 0xb0
 800302a:	d014      	beq.n	8003056 <HAL_RCC_ClockConfig+0x14e>
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	689b      	ldr	r3, [r3, #8]
 8003030:	2bc0      	cmp	r3, #192	; 0xc0
 8003032:	d010      	beq.n	8003056 <HAL_RCC_ClockConfig+0x14e>
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	689b      	ldr	r3, [r3, #8]
 8003038:	2bd0      	cmp	r3, #208	; 0xd0
 800303a:	d00c      	beq.n	8003056 <HAL_RCC_ClockConfig+0x14e>
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	689b      	ldr	r3, [r3, #8]
 8003040:	2be0      	cmp	r3, #224	; 0xe0
 8003042:	d008      	beq.n	8003056 <HAL_RCC_ClockConfig+0x14e>
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	689b      	ldr	r3, [r3, #8]
 8003048:	2bf0      	cmp	r3, #240	; 0xf0
 800304a:	d004      	beq.n	8003056 <HAL_RCC_ClockConfig+0x14e>
 800304c:	f240 217e 	movw	r1, #638	; 0x27e
 8003050:	483f      	ldr	r0, [pc, #252]	; (8003150 <HAL_RCC_ClockConfig+0x248>)
 8003052:	f7fe ffac 	bl	8001fae <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003056:	4b40      	ldr	r3, [pc, #256]	; (8003158 <HAL_RCC_ClockConfig+0x250>)
 8003058:	689b      	ldr	r3, [r3, #8]
 800305a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	689b      	ldr	r3, [r3, #8]
 8003062:	493d      	ldr	r1, [pc, #244]	; (8003158 <HAL_RCC_ClockConfig+0x250>)
 8003064:	4313      	orrs	r3, r2
 8003066:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f003 0301 	and.w	r3, r3, #1
 8003070:	2b00      	cmp	r3, #0
 8003072:	d059      	beq.n	8003128 <HAL_RCC_ClockConfig+0x220>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	685b      	ldr	r3, [r3, #4]
 8003078:	2b00      	cmp	r3, #0
 800307a:	d010      	beq.n	800309e <HAL_RCC_ClockConfig+0x196>
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	685b      	ldr	r3, [r3, #4]
 8003080:	2b01      	cmp	r3, #1
 8003082:	d00c      	beq.n	800309e <HAL_RCC_ClockConfig+0x196>
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	685b      	ldr	r3, [r3, #4]
 8003088:	2b02      	cmp	r3, #2
 800308a:	d008      	beq.n	800309e <HAL_RCC_ClockConfig+0x196>
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	685b      	ldr	r3, [r3, #4]
 8003090:	2b03      	cmp	r3, #3
 8003092:	d004      	beq.n	800309e <HAL_RCC_ClockConfig+0x196>
 8003094:	f240 2185 	movw	r1, #645	; 0x285
 8003098:	482d      	ldr	r0, [pc, #180]	; (8003150 <HAL_RCC_ClockConfig+0x248>)
 800309a:	f7fe ff88 	bl	8001fae <assert_failed>

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	685b      	ldr	r3, [r3, #4]
 80030a2:	2b01      	cmp	r3, #1
 80030a4:	d107      	bne.n	80030b6 <HAL_RCC_ClockConfig+0x1ae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030a6:	4b2c      	ldr	r3, [pc, #176]	; (8003158 <HAL_RCC_ClockConfig+0x250>)
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d119      	bne.n	80030e6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_ERROR;
 80030b2:	2301      	movs	r3, #1
 80030b4:	e0bf      	b.n	8003236 <HAL_RCC_ClockConfig+0x32e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	685b      	ldr	r3, [r3, #4]
 80030ba:	2b02      	cmp	r3, #2
 80030bc:	d003      	beq.n	80030c6 <HAL_RCC_ClockConfig+0x1be>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80030c2:	2b03      	cmp	r3, #3
 80030c4:	d107      	bne.n	80030d6 <HAL_RCC_ClockConfig+0x1ce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030c6:	4b24      	ldr	r3, [pc, #144]	; (8003158 <HAL_RCC_ClockConfig+0x250>)
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d109      	bne.n	80030e6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_ERROR;
 80030d2:	2301      	movs	r3, #1
 80030d4:	e0af      	b.n	8003236 <HAL_RCC_ClockConfig+0x32e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030d6:	4b20      	ldr	r3, [pc, #128]	; (8003158 <HAL_RCC_ClockConfig+0x250>)
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f003 0302 	and.w	r3, r3, #2
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d101      	bne.n	80030e6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_ERROR;
 80030e2:	2301      	movs	r3, #1
 80030e4:	e0a7      	b.n	8003236 <HAL_RCC_ClockConfig+0x32e>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80030e6:	4b1c      	ldr	r3, [pc, #112]	; (8003158 <HAL_RCC_ClockConfig+0x250>)
 80030e8:	689b      	ldr	r3, [r3, #8]
 80030ea:	f023 0203 	bic.w	r2, r3, #3
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	685b      	ldr	r3, [r3, #4]
 80030f2:	4919      	ldr	r1, [pc, #100]	; (8003158 <HAL_RCC_ClockConfig+0x250>)
 80030f4:	4313      	orrs	r3, r2
 80030f6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80030f8:	f7ff f9da 	bl	80024b0 <HAL_GetTick>
 80030fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030fe:	e00a      	b.n	8003116 <HAL_RCC_ClockConfig+0x20e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003100:	f7ff f9d6 	bl	80024b0 <HAL_GetTick>
 8003104:	4602      	mov	r2, r0
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	1ad3      	subs	r3, r2, r3
 800310a:	f241 3288 	movw	r2, #5000	; 0x1388
 800310e:	4293      	cmp	r3, r2
 8003110:	d901      	bls.n	8003116 <HAL_RCC_ClockConfig+0x20e>
      {
        return HAL_TIMEOUT;
 8003112:	2303      	movs	r3, #3
 8003114:	e08f      	b.n	8003236 <HAL_RCC_ClockConfig+0x32e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003116:	4b10      	ldr	r3, [pc, #64]	; (8003158 <HAL_RCC_ClockConfig+0x250>)
 8003118:	689b      	ldr	r3, [r3, #8]
 800311a:	f003 020c 	and.w	r2, r3, #12
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	685b      	ldr	r3, [r3, #4]
 8003122:	009b      	lsls	r3, r3, #2
 8003124:	429a      	cmp	r2, r3
 8003126:	d1eb      	bne.n	8003100 <HAL_RCC_ClockConfig+0x1f8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003128:	4b0a      	ldr	r3, [pc, #40]	; (8003154 <HAL_RCC_ClockConfig+0x24c>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f003 030f 	and.w	r3, r3, #15
 8003130:	683a      	ldr	r2, [r7, #0]
 8003132:	429a      	cmp	r2, r3
 8003134:	d212      	bcs.n	800315c <HAL_RCC_ClockConfig+0x254>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003136:	4b07      	ldr	r3, [pc, #28]	; (8003154 <HAL_RCC_ClockConfig+0x24c>)
 8003138:	683a      	ldr	r2, [r7, #0]
 800313a:	b2d2      	uxtb	r2, r2
 800313c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800313e:	4b05      	ldr	r3, [pc, #20]	; (8003154 <HAL_RCC_ClockConfig+0x24c>)
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f003 030f 	and.w	r3, r3, #15
 8003146:	683a      	ldr	r2, [r7, #0]
 8003148:	429a      	cmp	r2, r3
 800314a:	d007      	beq.n	800315c <HAL_RCC_ClockConfig+0x254>
    {
      return HAL_ERROR;
 800314c:	2301      	movs	r3, #1
 800314e:	e072      	b.n	8003236 <HAL_RCC_ClockConfig+0x32e>
 8003150:	080087e4 	.word	0x080087e4
 8003154:	40023c00 	.word	0x40023c00
 8003158:	40023800 	.word	0x40023800
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f003 0304 	and.w	r3, r3, #4
 8003164:	2b00      	cmp	r3, #0
 8003166:	d025      	beq.n	80031b4 <HAL_RCC_ClockConfig+0x2ac>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	68db      	ldr	r3, [r3, #12]
 800316c:	2b00      	cmp	r3, #0
 800316e:	d018      	beq.n	80031a2 <HAL_RCC_ClockConfig+0x29a>
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	68db      	ldr	r3, [r3, #12]
 8003174:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003178:	d013      	beq.n	80031a2 <HAL_RCC_ClockConfig+0x29a>
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	68db      	ldr	r3, [r3, #12]
 800317e:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8003182:	d00e      	beq.n	80031a2 <HAL_RCC_ClockConfig+0x29a>
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	68db      	ldr	r3, [r3, #12]
 8003188:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 800318c:	d009      	beq.n	80031a2 <HAL_RCC_ClockConfig+0x29a>
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	68db      	ldr	r3, [r3, #12]
 8003192:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 8003196:	d004      	beq.n	80031a2 <HAL_RCC_ClockConfig+0x29a>
 8003198:	f240 21c3 	movw	r1, #707	; 0x2c3
 800319c:	4828      	ldr	r0, [pc, #160]	; (8003240 <HAL_RCC_ClockConfig+0x338>)
 800319e:	f7fe ff06 	bl	8001fae <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80031a2:	4b28      	ldr	r3, [pc, #160]	; (8003244 <HAL_RCC_ClockConfig+0x33c>)
 80031a4:	689b      	ldr	r3, [r3, #8]
 80031a6:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	68db      	ldr	r3, [r3, #12]
 80031ae:	4925      	ldr	r1, [pc, #148]	; (8003244 <HAL_RCC_ClockConfig+0x33c>)
 80031b0:	4313      	orrs	r3, r2
 80031b2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f003 0308 	and.w	r3, r3, #8
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d026      	beq.n	800320e <HAL_RCC_ClockConfig+0x306>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	691b      	ldr	r3, [r3, #16]
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d018      	beq.n	80031fa <HAL_RCC_ClockConfig+0x2f2>
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	691b      	ldr	r3, [r3, #16]
 80031cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80031d0:	d013      	beq.n	80031fa <HAL_RCC_ClockConfig+0x2f2>
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	691b      	ldr	r3, [r3, #16]
 80031d6:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80031da:	d00e      	beq.n	80031fa <HAL_RCC_ClockConfig+0x2f2>
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	691b      	ldr	r3, [r3, #16]
 80031e0:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 80031e4:	d009      	beq.n	80031fa <HAL_RCC_ClockConfig+0x2f2>
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	691b      	ldr	r3, [r3, #16]
 80031ea:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 80031ee:	d004      	beq.n	80031fa <HAL_RCC_ClockConfig+0x2f2>
 80031f0:	f240 21ca 	movw	r1, #714	; 0x2ca
 80031f4:	4812      	ldr	r0, [pc, #72]	; (8003240 <HAL_RCC_ClockConfig+0x338>)
 80031f6:	f7fe feda 	bl	8001fae <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80031fa:	4b12      	ldr	r3, [pc, #72]	; (8003244 <HAL_RCC_ClockConfig+0x33c>)
 80031fc:	689b      	ldr	r3, [r3, #8]
 80031fe:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	691b      	ldr	r3, [r3, #16]
 8003206:	00db      	lsls	r3, r3, #3
 8003208:	490e      	ldr	r1, [pc, #56]	; (8003244 <HAL_RCC_ClockConfig+0x33c>)
 800320a:	4313      	orrs	r3, r2
 800320c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800320e:	f000 f855 	bl	80032bc <HAL_RCC_GetSysClockFreq>
 8003212:	4602      	mov	r2, r0
 8003214:	4b0b      	ldr	r3, [pc, #44]	; (8003244 <HAL_RCC_ClockConfig+0x33c>)
 8003216:	689b      	ldr	r3, [r3, #8]
 8003218:	091b      	lsrs	r3, r3, #4
 800321a:	f003 030f 	and.w	r3, r3, #15
 800321e:	490a      	ldr	r1, [pc, #40]	; (8003248 <HAL_RCC_ClockConfig+0x340>)
 8003220:	5ccb      	ldrb	r3, [r1, r3]
 8003222:	fa22 f303 	lsr.w	r3, r2, r3
 8003226:	4a09      	ldr	r2, [pc, #36]	; (800324c <HAL_RCC_ClockConfig+0x344>)
 8003228:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800322a:	4b09      	ldr	r3, [pc, #36]	; (8003250 <HAL_RCC_ClockConfig+0x348>)
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	4618      	mov	r0, r3
 8003230:	f7ff f8fa 	bl	8002428 <HAL_InitTick>

  return HAL_OK;
 8003234:	2300      	movs	r3, #0
}
 8003236:	4618      	mov	r0, r3
 8003238:	3710      	adds	r7, #16
 800323a:	46bd      	mov	sp, r7
 800323c:	bd80      	pop	{r7, pc}
 800323e:	bf00      	nop
 8003240:	080087e4 	.word	0x080087e4
 8003244:	40023800 	.word	0x40023800
 8003248:	08008a48 	.word	0x08008a48
 800324c:	20000008 	.word	0x20000008
 8003250:	2000000c 	.word	0x2000000c

08003254 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003254:	b480      	push	{r7}
 8003256:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003258:	4b03      	ldr	r3, [pc, #12]	; (8003268 <HAL_RCC_GetHCLKFreq+0x14>)
 800325a:	681b      	ldr	r3, [r3, #0]
}
 800325c:	4618      	mov	r0, r3
 800325e:	46bd      	mov	sp, r7
 8003260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003264:	4770      	bx	lr
 8003266:	bf00      	nop
 8003268:	20000008 	.word	0x20000008

0800326c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003270:	f7ff fff0 	bl	8003254 <HAL_RCC_GetHCLKFreq>
 8003274:	4602      	mov	r2, r0
 8003276:	4b05      	ldr	r3, [pc, #20]	; (800328c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003278:	689b      	ldr	r3, [r3, #8]
 800327a:	0a9b      	lsrs	r3, r3, #10
 800327c:	f003 0307 	and.w	r3, r3, #7
 8003280:	4903      	ldr	r1, [pc, #12]	; (8003290 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003282:	5ccb      	ldrb	r3, [r1, r3]
 8003284:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003288:	4618      	mov	r0, r3
 800328a:	bd80      	pop	{r7, pc}
 800328c:	40023800 	.word	0x40023800
 8003290:	08008a58 	.word	0x08008a58

08003294 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003298:	f7ff ffdc 	bl	8003254 <HAL_RCC_GetHCLKFreq>
 800329c:	4602      	mov	r2, r0
 800329e:	4b05      	ldr	r3, [pc, #20]	; (80032b4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80032a0:	689b      	ldr	r3, [r3, #8]
 80032a2:	0b5b      	lsrs	r3, r3, #13
 80032a4:	f003 0307 	and.w	r3, r3, #7
 80032a8:	4903      	ldr	r1, [pc, #12]	; (80032b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80032aa:	5ccb      	ldrb	r3, [r1, r3]
 80032ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032b0:	4618      	mov	r0, r3
 80032b2:	bd80      	pop	{r7, pc}
 80032b4:	40023800 	.word	0x40023800
 80032b8:	08008a58 	.word	0x08008a58

080032bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80032bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80032c0:	b0ae      	sub	sp, #184	; 0xb8
 80032c2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80032c4:	2300      	movs	r3, #0
 80032c6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 80032ca:	2300      	movs	r3, #0
 80032cc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 80032d0:	2300      	movs	r3, #0
 80032d2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 80032d6:	2300      	movs	r3, #0
 80032d8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 80032dc:	2300      	movs	r3, #0
 80032de:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80032e2:	4bcb      	ldr	r3, [pc, #812]	; (8003610 <HAL_RCC_GetSysClockFreq+0x354>)
 80032e4:	689b      	ldr	r3, [r3, #8]
 80032e6:	f003 030c 	and.w	r3, r3, #12
 80032ea:	2b0c      	cmp	r3, #12
 80032ec:	f200 8206 	bhi.w	80036fc <HAL_RCC_GetSysClockFreq+0x440>
 80032f0:	a201      	add	r2, pc, #4	; (adr r2, 80032f8 <HAL_RCC_GetSysClockFreq+0x3c>)
 80032f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032f6:	bf00      	nop
 80032f8:	0800332d 	.word	0x0800332d
 80032fc:	080036fd 	.word	0x080036fd
 8003300:	080036fd 	.word	0x080036fd
 8003304:	080036fd 	.word	0x080036fd
 8003308:	08003335 	.word	0x08003335
 800330c:	080036fd 	.word	0x080036fd
 8003310:	080036fd 	.word	0x080036fd
 8003314:	080036fd 	.word	0x080036fd
 8003318:	0800333d 	.word	0x0800333d
 800331c:	080036fd 	.word	0x080036fd
 8003320:	080036fd 	.word	0x080036fd
 8003324:	080036fd 	.word	0x080036fd
 8003328:	0800352d 	.word	0x0800352d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800332c:	4bb9      	ldr	r3, [pc, #740]	; (8003614 <HAL_RCC_GetSysClockFreq+0x358>)
 800332e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8003332:	e1e7      	b.n	8003704 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003334:	4bb8      	ldr	r3, [pc, #736]	; (8003618 <HAL_RCC_GetSysClockFreq+0x35c>)
 8003336:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800333a:	e1e3      	b.n	8003704 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800333c:	4bb4      	ldr	r3, [pc, #720]	; (8003610 <HAL_RCC_GetSysClockFreq+0x354>)
 800333e:	685b      	ldr	r3, [r3, #4]
 8003340:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003344:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003348:	4bb1      	ldr	r3, [pc, #708]	; (8003610 <HAL_RCC_GetSysClockFreq+0x354>)
 800334a:	685b      	ldr	r3, [r3, #4]
 800334c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003350:	2b00      	cmp	r3, #0
 8003352:	d071      	beq.n	8003438 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003354:	4bae      	ldr	r3, [pc, #696]	; (8003610 <HAL_RCC_GetSysClockFreq+0x354>)
 8003356:	685b      	ldr	r3, [r3, #4]
 8003358:	099b      	lsrs	r3, r3, #6
 800335a:	2200      	movs	r2, #0
 800335c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003360:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8003364:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003368:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800336c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003370:	2300      	movs	r3, #0
 8003372:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8003376:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800337a:	4622      	mov	r2, r4
 800337c:	462b      	mov	r3, r5
 800337e:	f04f 0000 	mov.w	r0, #0
 8003382:	f04f 0100 	mov.w	r1, #0
 8003386:	0159      	lsls	r1, r3, #5
 8003388:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800338c:	0150      	lsls	r0, r2, #5
 800338e:	4602      	mov	r2, r0
 8003390:	460b      	mov	r3, r1
 8003392:	4621      	mov	r1, r4
 8003394:	1a51      	subs	r1, r2, r1
 8003396:	6439      	str	r1, [r7, #64]	; 0x40
 8003398:	4629      	mov	r1, r5
 800339a:	eb63 0301 	sbc.w	r3, r3, r1
 800339e:	647b      	str	r3, [r7, #68]	; 0x44
 80033a0:	f04f 0200 	mov.w	r2, #0
 80033a4:	f04f 0300 	mov.w	r3, #0
 80033a8:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 80033ac:	4649      	mov	r1, r9
 80033ae:	018b      	lsls	r3, r1, #6
 80033b0:	4641      	mov	r1, r8
 80033b2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80033b6:	4641      	mov	r1, r8
 80033b8:	018a      	lsls	r2, r1, #6
 80033ba:	4641      	mov	r1, r8
 80033bc:	1a51      	subs	r1, r2, r1
 80033be:	63b9      	str	r1, [r7, #56]	; 0x38
 80033c0:	4649      	mov	r1, r9
 80033c2:	eb63 0301 	sbc.w	r3, r3, r1
 80033c6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80033c8:	f04f 0200 	mov.w	r2, #0
 80033cc:	f04f 0300 	mov.w	r3, #0
 80033d0:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 80033d4:	4649      	mov	r1, r9
 80033d6:	00cb      	lsls	r3, r1, #3
 80033d8:	4641      	mov	r1, r8
 80033da:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80033de:	4641      	mov	r1, r8
 80033e0:	00ca      	lsls	r2, r1, #3
 80033e2:	4610      	mov	r0, r2
 80033e4:	4619      	mov	r1, r3
 80033e6:	4603      	mov	r3, r0
 80033e8:	4622      	mov	r2, r4
 80033ea:	189b      	adds	r3, r3, r2
 80033ec:	633b      	str	r3, [r7, #48]	; 0x30
 80033ee:	462b      	mov	r3, r5
 80033f0:	460a      	mov	r2, r1
 80033f2:	eb42 0303 	adc.w	r3, r2, r3
 80033f6:	637b      	str	r3, [r7, #52]	; 0x34
 80033f8:	f04f 0200 	mov.w	r2, #0
 80033fc:	f04f 0300 	mov.w	r3, #0
 8003400:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003404:	4629      	mov	r1, r5
 8003406:	024b      	lsls	r3, r1, #9
 8003408:	4621      	mov	r1, r4
 800340a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800340e:	4621      	mov	r1, r4
 8003410:	024a      	lsls	r2, r1, #9
 8003412:	4610      	mov	r0, r2
 8003414:	4619      	mov	r1, r3
 8003416:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800341a:	2200      	movs	r2, #0
 800341c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003420:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003424:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8003428:	f7fd fc2e 	bl	8000c88 <__aeabi_uldivmod>
 800342c:	4602      	mov	r2, r0
 800342e:	460b      	mov	r3, r1
 8003430:	4613      	mov	r3, r2
 8003432:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003436:	e067      	b.n	8003508 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003438:	4b75      	ldr	r3, [pc, #468]	; (8003610 <HAL_RCC_GetSysClockFreq+0x354>)
 800343a:	685b      	ldr	r3, [r3, #4]
 800343c:	099b      	lsrs	r3, r3, #6
 800343e:	2200      	movs	r2, #0
 8003440:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003444:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8003448:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800344c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003450:	67bb      	str	r3, [r7, #120]	; 0x78
 8003452:	2300      	movs	r3, #0
 8003454:	67fb      	str	r3, [r7, #124]	; 0x7c
 8003456:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 800345a:	4622      	mov	r2, r4
 800345c:	462b      	mov	r3, r5
 800345e:	f04f 0000 	mov.w	r0, #0
 8003462:	f04f 0100 	mov.w	r1, #0
 8003466:	0159      	lsls	r1, r3, #5
 8003468:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800346c:	0150      	lsls	r0, r2, #5
 800346e:	4602      	mov	r2, r0
 8003470:	460b      	mov	r3, r1
 8003472:	4621      	mov	r1, r4
 8003474:	1a51      	subs	r1, r2, r1
 8003476:	62b9      	str	r1, [r7, #40]	; 0x28
 8003478:	4629      	mov	r1, r5
 800347a:	eb63 0301 	sbc.w	r3, r3, r1
 800347e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003480:	f04f 0200 	mov.w	r2, #0
 8003484:	f04f 0300 	mov.w	r3, #0
 8003488:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 800348c:	4649      	mov	r1, r9
 800348e:	018b      	lsls	r3, r1, #6
 8003490:	4641      	mov	r1, r8
 8003492:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003496:	4641      	mov	r1, r8
 8003498:	018a      	lsls	r2, r1, #6
 800349a:	4641      	mov	r1, r8
 800349c:	ebb2 0a01 	subs.w	sl, r2, r1
 80034a0:	4649      	mov	r1, r9
 80034a2:	eb63 0b01 	sbc.w	fp, r3, r1
 80034a6:	f04f 0200 	mov.w	r2, #0
 80034aa:	f04f 0300 	mov.w	r3, #0
 80034ae:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80034b2:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80034b6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80034ba:	4692      	mov	sl, r2
 80034bc:	469b      	mov	fp, r3
 80034be:	4623      	mov	r3, r4
 80034c0:	eb1a 0303 	adds.w	r3, sl, r3
 80034c4:	623b      	str	r3, [r7, #32]
 80034c6:	462b      	mov	r3, r5
 80034c8:	eb4b 0303 	adc.w	r3, fp, r3
 80034cc:	627b      	str	r3, [r7, #36]	; 0x24
 80034ce:	f04f 0200 	mov.w	r2, #0
 80034d2:	f04f 0300 	mov.w	r3, #0
 80034d6:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80034da:	4629      	mov	r1, r5
 80034dc:	028b      	lsls	r3, r1, #10
 80034de:	4621      	mov	r1, r4
 80034e0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80034e4:	4621      	mov	r1, r4
 80034e6:	028a      	lsls	r2, r1, #10
 80034e8:	4610      	mov	r0, r2
 80034ea:	4619      	mov	r1, r3
 80034ec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80034f0:	2200      	movs	r2, #0
 80034f2:	673b      	str	r3, [r7, #112]	; 0x70
 80034f4:	677a      	str	r2, [r7, #116]	; 0x74
 80034f6:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 80034fa:	f7fd fbc5 	bl	8000c88 <__aeabi_uldivmod>
 80034fe:	4602      	mov	r2, r0
 8003500:	460b      	mov	r3, r1
 8003502:	4613      	mov	r3, r2
 8003504:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003508:	4b41      	ldr	r3, [pc, #260]	; (8003610 <HAL_RCC_GetSysClockFreq+0x354>)
 800350a:	685b      	ldr	r3, [r3, #4]
 800350c:	0c1b      	lsrs	r3, r3, #16
 800350e:	f003 0303 	and.w	r3, r3, #3
 8003512:	3301      	adds	r3, #1
 8003514:	005b      	lsls	r3, r3, #1
 8003516:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 800351a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800351e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003522:	fbb2 f3f3 	udiv	r3, r2, r3
 8003526:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800352a:	e0eb      	b.n	8003704 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800352c:	4b38      	ldr	r3, [pc, #224]	; (8003610 <HAL_RCC_GetSysClockFreq+0x354>)
 800352e:	685b      	ldr	r3, [r3, #4]
 8003530:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003534:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003538:	4b35      	ldr	r3, [pc, #212]	; (8003610 <HAL_RCC_GetSysClockFreq+0x354>)
 800353a:	685b      	ldr	r3, [r3, #4]
 800353c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003540:	2b00      	cmp	r3, #0
 8003542:	d06b      	beq.n	800361c <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003544:	4b32      	ldr	r3, [pc, #200]	; (8003610 <HAL_RCC_GetSysClockFreq+0x354>)
 8003546:	685b      	ldr	r3, [r3, #4]
 8003548:	099b      	lsrs	r3, r3, #6
 800354a:	2200      	movs	r2, #0
 800354c:	66bb      	str	r3, [r7, #104]	; 0x68
 800354e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003550:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003552:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003556:	663b      	str	r3, [r7, #96]	; 0x60
 8003558:	2300      	movs	r3, #0
 800355a:	667b      	str	r3, [r7, #100]	; 0x64
 800355c:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8003560:	4622      	mov	r2, r4
 8003562:	462b      	mov	r3, r5
 8003564:	f04f 0000 	mov.w	r0, #0
 8003568:	f04f 0100 	mov.w	r1, #0
 800356c:	0159      	lsls	r1, r3, #5
 800356e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003572:	0150      	lsls	r0, r2, #5
 8003574:	4602      	mov	r2, r0
 8003576:	460b      	mov	r3, r1
 8003578:	4621      	mov	r1, r4
 800357a:	1a51      	subs	r1, r2, r1
 800357c:	61b9      	str	r1, [r7, #24]
 800357e:	4629      	mov	r1, r5
 8003580:	eb63 0301 	sbc.w	r3, r3, r1
 8003584:	61fb      	str	r3, [r7, #28]
 8003586:	f04f 0200 	mov.w	r2, #0
 800358a:	f04f 0300 	mov.w	r3, #0
 800358e:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8003592:	4659      	mov	r1, fp
 8003594:	018b      	lsls	r3, r1, #6
 8003596:	4651      	mov	r1, sl
 8003598:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800359c:	4651      	mov	r1, sl
 800359e:	018a      	lsls	r2, r1, #6
 80035a0:	4651      	mov	r1, sl
 80035a2:	ebb2 0801 	subs.w	r8, r2, r1
 80035a6:	4659      	mov	r1, fp
 80035a8:	eb63 0901 	sbc.w	r9, r3, r1
 80035ac:	f04f 0200 	mov.w	r2, #0
 80035b0:	f04f 0300 	mov.w	r3, #0
 80035b4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80035b8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80035bc:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80035c0:	4690      	mov	r8, r2
 80035c2:	4699      	mov	r9, r3
 80035c4:	4623      	mov	r3, r4
 80035c6:	eb18 0303 	adds.w	r3, r8, r3
 80035ca:	613b      	str	r3, [r7, #16]
 80035cc:	462b      	mov	r3, r5
 80035ce:	eb49 0303 	adc.w	r3, r9, r3
 80035d2:	617b      	str	r3, [r7, #20]
 80035d4:	f04f 0200 	mov.w	r2, #0
 80035d8:	f04f 0300 	mov.w	r3, #0
 80035dc:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80035e0:	4629      	mov	r1, r5
 80035e2:	024b      	lsls	r3, r1, #9
 80035e4:	4621      	mov	r1, r4
 80035e6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80035ea:	4621      	mov	r1, r4
 80035ec:	024a      	lsls	r2, r1, #9
 80035ee:	4610      	mov	r0, r2
 80035f0:	4619      	mov	r1, r3
 80035f2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80035f6:	2200      	movs	r2, #0
 80035f8:	65bb      	str	r3, [r7, #88]	; 0x58
 80035fa:	65fa      	str	r2, [r7, #92]	; 0x5c
 80035fc:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003600:	f7fd fb42 	bl	8000c88 <__aeabi_uldivmod>
 8003604:	4602      	mov	r2, r0
 8003606:	460b      	mov	r3, r1
 8003608:	4613      	mov	r3, r2
 800360a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800360e:	e065      	b.n	80036dc <HAL_RCC_GetSysClockFreq+0x420>
 8003610:	40023800 	.word	0x40023800
 8003614:	00f42400 	.word	0x00f42400
 8003618:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800361c:	4b3d      	ldr	r3, [pc, #244]	; (8003714 <HAL_RCC_GetSysClockFreq+0x458>)
 800361e:	685b      	ldr	r3, [r3, #4]
 8003620:	099b      	lsrs	r3, r3, #6
 8003622:	2200      	movs	r2, #0
 8003624:	4618      	mov	r0, r3
 8003626:	4611      	mov	r1, r2
 8003628:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800362c:	653b      	str	r3, [r7, #80]	; 0x50
 800362e:	2300      	movs	r3, #0
 8003630:	657b      	str	r3, [r7, #84]	; 0x54
 8003632:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8003636:	4642      	mov	r2, r8
 8003638:	464b      	mov	r3, r9
 800363a:	f04f 0000 	mov.w	r0, #0
 800363e:	f04f 0100 	mov.w	r1, #0
 8003642:	0159      	lsls	r1, r3, #5
 8003644:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003648:	0150      	lsls	r0, r2, #5
 800364a:	4602      	mov	r2, r0
 800364c:	460b      	mov	r3, r1
 800364e:	4641      	mov	r1, r8
 8003650:	1a51      	subs	r1, r2, r1
 8003652:	60b9      	str	r1, [r7, #8]
 8003654:	4649      	mov	r1, r9
 8003656:	eb63 0301 	sbc.w	r3, r3, r1
 800365a:	60fb      	str	r3, [r7, #12]
 800365c:	f04f 0200 	mov.w	r2, #0
 8003660:	f04f 0300 	mov.w	r3, #0
 8003664:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003668:	4659      	mov	r1, fp
 800366a:	018b      	lsls	r3, r1, #6
 800366c:	4651      	mov	r1, sl
 800366e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003672:	4651      	mov	r1, sl
 8003674:	018a      	lsls	r2, r1, #6
 8003676:	4651      	mov	r1, sl
 8003678:	1a54      	subs	r4, r2, r1
 800367a:	4659      	mov	r1, fp
 800367c:	eb63 0501 	sbc.w	r5, r3, r1
 8003680:	f04f 0200 	mov.w	r2, #0
 8003684:	f04f 0300 	mov.w	r3, #0
 8003688:	00eb      	lsls	r3, r5, #3
 800368a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800368e:	00e2      	lsls	r2, r4, #3
 8003690:	4614      	mov	r4, r2
 8003692:	461d      	mov	r5, r3
 8003694:	4643      	mov	r3, r8
 8003696:	18e3      	adds	r3, r4, r3
 8003698:	603b      	str	r3, [r7, #0]
 800369a:	464b      	mov	r3, r9
 800369c:	eb45 0303 	adc.w	r3, r5, r3
 80036a0:	607b      	str	r3, [r7, #4]
 80036a2:	f04f 0200 	mov.w	r2, #0
 80036a6:	f04f 0300 	mov.w	r3, #0
 80036aa:	e9d7 4500 	ldrd	r4, r5, [r7]
 80036ae:	4629      	mov	r1, r5
 80036b0:	028b      	lsls	r3, r1, #10
 80036b2:	4621      	mov	r1, r4
 80036b4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80036b8:	4621      	mov	r1, r4
 80036ba:	028a      	lsls	r2, r1, #10
 80036bc:	4610      	mov	r0, r2
 80036be:	4619      	mov	r1, r3
 80036c0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80036c4:	2200      	movs	r2, #0
 80036c6:	64bb      	str	r3, [r7, #72]	; 0x48
 80036c8:	64fa      	str	r2, [r7, #76]	; 0x4c
 80036ca:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80036ce:	f7fd fadb 	bl	8000c88 <__aeabi_uldivmod>
 80036d2:	4602      	mov	r2, r0
 80036d4:	460b      	mov	r3, r1
 80036d6:	4613      	mov	r3, r2
 80036d8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80036dc:	4b0d      	ldr	r3, [pc, #52]	; (8003714 <HAL_RCC_GetSysClockFreq+0x458>)
 80036de:	685b      	ldr	r3, [r3, #4]
 80036e0:	0f1b      	lsrs	r3, r3, #28
 80036e2:	f003 0307 	and.w	r3, r3, #7
 80036e6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 80036ea:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80036ee:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80036f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80036f6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80036fa:	e003      	b.n	8003704 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80036fc:	4b06      	ldr	r3, [pc, #24]	; (8003718 <HAL_RCC_GetSysClockFreq+0x45c>)
 80036fe:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003702:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003704:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8003708:	4618      	mov	r0, r3
 800370a:	37b8      	adds	r7, #184	; 0xb8
 800370c:	46bd      	mov	sp, r7
 800370e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003712:	bf00      	nop
 8003714:	40023800 	.word	0x40023800
 8003718:	00f42400 	.word	0x00f42400

0800371c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800371c:	b580      	push	{r7, lr}
 800371e:	b086      	sub	sp, #24
 8003720:	af00      	add	r7, sp, #0
 8003722:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2b00      	cmp	r3, #0
 8003728:	d101      	bne.n	800372e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800372a:	2301      	movs	r3, #1
 800372c:	e347      	b.n	8003dbe <HAL_RCC_OscConfig+0x6a2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	2b0f      	cmp	r3, #15
 8003734:	d904      	bls.n	8003740 <HAL_RCC_OscConfig+0x24>
 8003736:	f44f 6151 	mov.w	r1, #3344	; 0xd10
 800373a:	4893      	ldr	r0, [pc, #588]	; (8003988 <HAL_RCC_OscConfig+0x26c>)
 800373c:	f7fe fc37 	bl	8001fae <assert_failed>
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f003 0301 	and.w	r3, r3, #1
 8003748:	2b00      	cmp	r3, #0
 800374a:	f000 8096 	beq.w	800387a <HAL_RCC_OscConfig+0x15e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	685b      	ldr	r3, [r3, #4]
 8003752:	2b00      	cmp	r3, #0
 8003754:	d00e      	beq.n	8003774 <HAL_RCC_OscConfig+0x58>
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	685b      	ldr	r3, [r3, #4]
 800375a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800375e:	d009      	beq.n	8003774 <HAL_RCC_OscConfig+0x58>
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	685b      	ldr	r3, [r3, #4]
 8003764:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003768:	d004      	beq.n	8003774 <HAL_RCC_OscConfig+0x58>
 800376a:	f640 5115 	movw	r1, #3349	; 0xd15
 800376e:	4886      	ldr	r0, [pc, #536]	; (8003988 <HAL_RCC_OscConfig+0x26c>)
 8003770:	f7fe fc1d 	bl	8001fae <assert_failed>
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003774:	4b85      	ldr	r3, [pc, #532]	; (800398c <HAL_RCC_OscConfig+0x270>)
 8003776:	689b      	ldr	r3, [r3, #8]
 8003778:	f003 030c 	and.w	r3, r3, #12
 800377c:	2b04      	cmp	r3, #4
 800377e:	d019      	beq.n	80037b4 <HAL_RCC_OscConfig+0x98>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003780:	4b82      	ldr	r3, [pc, #520]	; (800398c <HAL_RCC_OscConfig+0x270>)
 8003782:	689b      	ldr	r3, [r3, #8]
 8003784:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003788:	2b08      	cmp	r3, #8
 800378a:	d106      	bne.n	800379a <HAL_RCC_OscConfig+0x7e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800378c:	4b7f      	ldr	r3, [pc, #508]	; (800398c <HAL_RCC_OscConfig+0x270>)
 800378e:	685b      	ldr	r3, [r3, #4]
 8003790:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003794:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003798:	d00c      	beq.n	80037b4 <HAL_RCC_OscConfig+0x98>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800379a:	4b7c      	ldr	r3, [pc, #496]	; (800398c <HAL_RCC_OscConfig+0x270>)
 800379c:	689b      	ldr	r3, [r3, #8]
 800379e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80037a2:	2b0c      	cmp	r3, #12
 80037a4:	d112      	bne.n	80037cc <HAL_RCC_OscConfig+0xb0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80037a6:	4b79      	ldr	r3, [pc, #484]	; (800398c <HAL_RCC_OscConfig+0x270>)
 80037a8:	685b      	ldr	r3, [r3, #4]
 80037aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80037ae:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80037b2:	d10b      	bne.n	80037cc <HAL_RCC_OscConfig+0xb0>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037b4:	4b75      	ldr	r3, [pc, #468]	; (800398c <HAL_RCC_OscConfig+0x270>)
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d05b      	beq.n	8003878 <HAL_RCC_OscConfig+0x15c>
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	685b      	ldr	r3, [r3, #4]
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d157      	bne.n	8003878 <HAL_RCC_OscConfig+0x15c>
      {
        return HAL_ERROR;
 80037c8:	2301      	movs	r3, #1
 80037ca:	e2f8      	b.n	8003dbe <HAL_RCC_OscConfig+0x6a2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	685b      	ldr	r3, [r3, #4]
 80037d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80037d4:	d106      	bne.n	80037e4 <HAL_RCC_OscConfig+0xc8>
 80037d6:	4b6d      	ldr	r3, [pc, #436]	; (800398c <HAL_RCC_OscConfig+0x270>)
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	4a6c      	ldr	r2, [pc, #432]	; (800398c <HAL_RCC_OscConfig+0x270>)
 80037dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80037e0:	6013      	str	r3, [r2, #0]
 80037e2:	e01d      	b.n	8003820 <HAL_RCC_OscConfig+0x104>
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	685b      	ldr	r3, [r3, #4]
 80037e8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80037ec:	d10c      	bne.n	8003808 <HAL_RCC_OscConfig+0xec>
 80037ee:	4b67      	ldr	r3, [pc, #412]	; (800398c <HAL_RCC_OscConfig+0x270>)
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	4a66      	ldr	r2, [pc, #408]	; (800398c <HAL_RCC_OscConfig+0x270>)
 80037f4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80037f8:	6013      	str	r3, [r2, #0]
 80037fa:	4b64      	ldr	r3, [pc, #400]	; (800398c <HAL_RCC_OscConfig+0x270>)
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	4a63      	ldr	r2, [pc, #396]	; (800398c <HAL_RCC_OscConfig+0x270>)
 8003800:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003804:	6013      	str	r3, [r2, #0]
 8003806:	e00b      	b.n	8003820 <HAL_RCC_OscConfig+0x104>
 8003808:	4b60      	ldr	r3, [pc, #384]	; (800398c <HAL_RCC_OscConfig+0x270>)
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	4a5f      	ldr	r2, [pc, #380]	; (800398c <HAL_RCC_OscConfig+0x270>)
 800380e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003812:	6013      	str	r3, [r2, #0]
 8003814:	4b5d      	ldr	r3, [pc, #372]	; (800398c <HAL_RCC_OscConfig+0x270>)
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	4a5c      	ldr	r2, [pc, #368]	; (800398c <HAL_RCC_OscConfig+0x270>)
 800381a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800381e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	685b      	ldr	r3, [r3, #4]
 8003824:	2b00      	cmp	r3, #0
 8003826:	d013      	beq.n	8003850 <HAL_RCC_OscConfig+0x134>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003828:	f7fe fe42 	bl	80024b0 <HAL_GetTick>
 800382c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800382e:	e008      	b.n	8003842 <HAL_RCC_OscConfig+0x126>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003830:	f7fe fe3e 	bl	80024b0 <HAL_GetTick>
 8003834:	4602      	mov	r2, r0
 8003836:	693b      	ldr	r3, [r7, #16]
 8003838:	1ad3      	subs	r3, r2, r3
 800383a:	2b64      	cmp	r3, #100	; 0x64
 800383c:	d901      	bls.n	8003842 <HAL_RCC_OscConfig+0x126>
          {
            return HAL_TIMEOUT;
 800383e:	2303      	movs	r3, #3
 8003840:	e2bd      	b.n	8003dbe <HAL_RCC_OscConfig+0x6a2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003842:	4b52      	ldr	r3, [pc, #328]	; (800398c <HAL_RCC_OscConfig+0x270>)
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800384a:	2b00      	cmp	r3, #0
 800384c:	d0f0      	beq.n	8003830 <HAL_RCC_OscConfig+0x114>
 800384e:	e014      	b.n	800387a <HAL_RCC_OscConfig+0x15e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003850:	f7fe fe2e 	bl	80024b0 <HAL_GetTick>
 8003854:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003856:	e008      	b.n	800386a <HAL_RCC_OscConfig+0x14e>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003858:	f7fe fe2a 	bl	80024b0 <HAL_GetTick>
 800385c:	4602      	mov	r2, r0
 800385e:	693b      	ldr	r3, [r7, #16]
 8003860:	1ad3      	subs	r3, r2, r3
 8003862:	2b64      	cmp	r3, #100	; 0x64
 8003864:	d901      	bls.n	800386a <HAL_RCC_OscConfig+0x14e>
          {
            return HAL_TIMEOUT;
 8003866:	2303      	movs	r3, #3
 8003868:	e2a9      	b.n	8003dbe <HAL_RCC_OscConfig+0x6a2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800386a:	4b48      	ldr	r3, [pc, #288]	; (800398c <HAL_RCC_OscConfig+0x270>)
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003872:	2b00      	cmp	r3, #0
 8003874:	d1f0      	bne.n	8003858 <HAL_RCC_OscConfig+0x13c>
 8003876:	e000      	b.n	800387a <HAL_RCC_OscConfig+0x15e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003878:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f003 0302 	and.w	r3, r3, #2
 8003882:	2b00      	cmp	r3, #0
 8003884:	f000 808c 	beq.w	80039a0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	68db      	ldr	r3, [r3, #12]
 800388c:	2b00      	cmp	r3, #0
 800388e:	d008      	beq.n	80038a2 <HAL_RCC_OscConfig+0x186>
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	68db      	ldr	r3, [r3, #12]
 8003894:	2b01      	cmp	r3, #1
 8003896:	d004      	beq.n	80038a2 <HAL_RCC_OscConfig+0x186>
 8003898:	f640 514d 	movw	r1, #3405	; 0xd4d
 800389c:	483a      	ldr	r0, [pc, #232]	; (8003988 <HAL_RCC_OscConfig+0x26c>)
 800389e:	f7fe fb86 	bl	8001fae <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	691b      	ldr	r3, [r3, #16]
 80038a6:	2b1f      	cmp	r3, #31
 80038a8:	d904      	bls.n	80038b4 <HAL_RCC_OscConfig+0x198>
 80038aa:	f640 514e 	movw	r1, #3406	; 0xd4e
 80038ae:	4836      	ldr	r0, [pc, #216]	; (8003988 <HAL_RCC_OscConfig+0x26c>)
 80038b0:	f7fe fb7d 	bl	8001fae <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80038b4:	4b35      	ldr	r3, [pc, #212]	; (800398c <HAL_RCC_OscConfig+0x270>)
 80038b6:	689b      	ldr	r3, [r3, #8]
 80038b8:	f003 030c 	and.w	r3, r3, #12
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d017      	beq.n	80038f0 <HAL_RCC_OscConfig+0x1d4>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80038c0:	4b32      	ldr	r3, [pc, #200]	; (800398c <HAL_RCC_OscConfig+0x270>)
 80038c2:	689b      	ldr	r3, [r3, #8]
 80038c4:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80038c8:	2b08      	cmp	r3, #8
 80038ca:	d105      	bne.n	80038d8 <HAL_RCC_OscConfig+0x1bc>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80038cc:	4b2f      	ldr	r3, [pc, #188]	; (800398c <HAL_RCC_OscConfig+0x270>)
 80038ce:	685b      	ldr	r3, [r3, #4]
 80038d0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d00b      	beq.n	80038f0 <HAL_RCC_OscConfig+0x1d4>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80038d8:	4b2c      	ldr	r3, [pc, #176]	; (800398c <HAL_RCC_OscConfig+0x270>)
 80038da:	689b      	ldr	r3, [r3, #8]
 80038dc:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80038e0:	2b0c      	cmp	r3, #12
 80038e2:	d11c      	bne.n	800391e <HAL_RCC_OscConfig+0x202>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80038e4:	4b29      	ldr	r3, [pc, #164]	; (800398c <HAL_RCC_OscConfig+0x270>)
 80038e6:	685b      	ldr	r3, [r3, #4]
 80038e8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d116      	bne.n	800391e <HAL_RCC_OscConfig+0x202>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80038f0:	4b26      	ldr	r3, [pc, #152]	; (800398c <HAL_RCC_OscConfig+0x270>)
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f003 0302 	and.w	r3, r3, #2
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d005      	beq.n	8003908 <HAL_RCC_OscConfig+0x1ec>
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	68db      	ldr	r3, [r3, #12]
 8003900:	2b01      	cmp	r3, #1
 8003902:	d001      	beq.n	8003908 <HAL_RCC_OscConfig+0x1ec>
      {
        return HAL_ERROR;
 8003904:	2301      	movs	r3, #1
 8003906:	e25a      	b.n	8003dbe <HAL_RCC_OscConfig+0x6a2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003908:	4b20      	ldr	r3, [pc, #128]	; (800398c <HAL_RCC_OscConfig+0x270>)
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	691b      	ldr	r3, [r3, #16]
 8003914:	00db      	lsls	r3, r3, #3
 8003916:	491d      	ldr	r1, [pc, #116]	; (800398c <HAL_RCC_OscConfig+0x270>)
 8003918:	4313      	orrs	r3, r2
 800391a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800391c:	e040      	b.n	80039a0 <HAL_RCC_OscConfig+0x284>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	68db      	ldr	r3, [r3, #12]
 8003922:	2b00      	cmp	r3, #0
 8003924:	d020      	beq.n	8003968 <HAL_RCC_OscConfig+0x24c>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003926:	4b1a      	ldr	r3, [pc, #104]	; (8003990 <HAL_RCC_OscConfig+0x274>)
 8003928:	2201      	movs	r2, #1
 800392a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800392c:	f7fe fdc0 	bl	80024b0 <HAL_GetTick>
 8003930:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003932:	e008      	b.n	8003946 <HAL_RCC_OscConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003934:	f7fe fdbc 	bl	80024b0 <HAL_GetTick>
 8003938:	4602      	mov	r2, r0
 800393a:	693b      	ldr	r3, [r7, #16]
 800393c:	1ad3      	subs	r3, r2, r3
 800393e:	2b02      	cmp	r3, #2
 8003940:	d901      	bls.n	8003946 <HAL_RCC_OscConfig+0x22a>
          {
            return HAL_TIMEOUT;
 8003942:	2303      	movs	r3, #3
 8003944:	e23b      	b.n	8003dbe <HAL_RCC_OscConfig+0x6a2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003946:	4b11      	ldr	r3, [pc, #68]	; (800398c <HAL_RCC_OscConfig+0x270>)
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f003 0302 	and.w	r3, r3, #2
 800394e:	2b00      	cmp	r3, #0
 8003950:	d0f0      	beq.n	8003934 <HAL_RCC_OscConfig+0x218>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003952:	4b0e      	ldr	r3, [pc, #56]	; (800398c <HAL_RCC_OscConfig+0x270>)
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	691b      	ldr	r3, [r3, #16]
 800395e:	00db      	lsls	r3, r3, #3
 8003960:	490a      	ldr	r1, [pc, #40]	; (800398c <HAL_RCC_OscConfig+0x270>)
 8003962:	4313      	orrs	r3, r2
 8003964:	600b      	str	r3, [r1, #0]
 8003966:	e01b      	b.n	80039a0 <HAL_RCC_OscConfig+0x284>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003968:	4b09      	ldr	r3, [pc, #36]	; (8003990 <HAL_RCC_OscConfig+0x274>)
 800396a:	2200      	movs	r2, #0
 800396c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800396e:	f7fe fd9f 	bl	80024b0 <HAL_GetTick>
 8003972:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003974:	e00e      	b.n	8003994 <HAL_RCC_OscConfig+0x278>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003976:	f7fe fd9b 	bl	80024b0 <HAL_GetTick>
 800397a:	4602      	mov	r2, r0
 800397c:	693b      	ldr	r3, [r7, #16]
 800397e:	1ad3      	subs	r3, r2, r3
 8003980:	2b02      	cmp	r3, #2
 8003982:	d907      	bls.n	8003994 <HAL_RCC_OscConfig+0x278>
          {
            return HAL_TIMEOUT;
 8003984:	2303      	movs	r3, #3
 8003986:	e21a      	b.n	8003dbe <HAL_RCC_OscConfig+0x6a2>
 8003988:	08008858 	.word	0x08008858
 800398c:	40023800 	.word	0x40023800
 8003990:	42470000 	.word	0x42470000
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003994:	4b74      	ldr	r3, [pc, #464]	; (8003b68 <HAL_RCC_OscConfig+0x44c>)
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f003 0302 	and.w	r3, r3, #2
 800399c:	2b00      	cmp	r3, #0
 800399e:	d1ea      	bne.n	8003976 <HAL_RCC_OscConfig+0x25a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f003 0308 	and.w	r3, r3, #8
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d03d      	beq.n	8003a28 <HAL_RCC_OscConfig+0x30c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	695b      	ldr	r3, [r3, #20]
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d008      	beq.n	80039c6 <HAL_RCC_OscConfig+0x2aa>
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	695b      	ldr	r3, [r3, #20]
 80039b8:	2b01      	cmp	r3, #1
 80039ba:	d004      	beq.n	80039c6 <HAL_RCC_OscConfig+0x2aa>
 80039bc:	f640 5194 	movw	r1, #3476	; 0xd94
 80039c0:	486a      	ldr	r0, [pc, #424]	; (8003b6c <HAL_RCC_OscConfig+0x450>)
 80039c2:	f7fe faf4 	bl	8001fae <assert_failed>

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	695b      	ldr	r3, [r3, #20]
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d016      	beq.n	80039fc <HAL_RCC_OscConfig+0x2e0>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80039ce:	4b68      	ldr	r3, [pc, #416]	; (8003b70 <HAL_RCC_OscConfig+0x454>)
 80039d0:	2201      	movs	r2, #1
 80039d2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039d4:	f7fe fd6c 	bl	80024b0 <HAL_GetTick>
 80039d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80039da:	e008      	b.n	80039ee <HAL_RCC_OscConfig+0x2d2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80039dc:	f7fe fd68 	bl	80024b0 <HAL_GetTick>
 80039e0:	4602      	mov	r2, r0
 80039e2:	693b      	ldr	r3, [r7, #16]
 80039e4:	1ad3      	subs	r3, r2, r3
 80039e6:	2b02      	cmp	r3, #2
 80039e8:	d901      	bls.n	80039ee <HAL_RCC_OscConfig+0x2d2>
        {
          return HAL_TIMEOUT;
 80039ea:	2303      	movs	r3, #3
 80039ec:	e1e7      	b.n	8003dbe <HAL_RCC_OscConfig+0x6a2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80039ee:	4b5e      	ldr	r3, [pc, #376]	; (8003b68 <HAL_RCC_OscConfig+0x44c>)
 80039f0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80039f2:	f003 0302 	and.w	r3, r3, #2
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d0f0      	beq.n	80039dc <HAL_RCC_OscConfig+0x2c0>
 80039fa:	e015      	b.n	8003a28 <HAL_RCC_OscConfig+0x30c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80039fc:	4b5c      	ldr	r3, [pc, #368]	; (8003b70 <HAL_RCC_OscConfig+0x454>)
 80039fe:	2200      	movs	r2, #0
 8003a00:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a02:	f7fe fd55 	bl	80024b0 <HAL_GetTick>
 8003a06:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a08:	e008      	b.n	8003a1c <HAL_RCC_OscConfig+0x300>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003a0a:	f7fe fd51 	bl	80024b0 <HAL_GetTick>
 8003a0e:	4602      	mov	r2, r0
 8003a10:	693b      	ldr	r3, [r7, #16]
 8003a12:	1ad3      	subs	r3, r2, r3
 8003a14:	2b02      	cmp	r3, #2
 8003a16:	d901      	bls.n	8003a1c <HAL_RCC_OscConfig+0x300>
        {
          return HAL_TIMEOUT;
 8003a18:	2303      	movs	r3, #3
 8003a1a:	e1d0      	b.n	8003dbe <HAL_RCC_OscConfig+0x6a2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a1c:	4b52      	ldr	r3, [pc, #328]	; (8003b68 <HAL_RCC_OscConfig+0x44c>)
 8003a1e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003a20:	f003 0302 	and.w	r3, r3, #2
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d1f0      	bne.n	8003a0a <HAL_RCC_OscConfig+0x2ee>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f003 0304 	and.w	r3, r3, #4
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	f000 80b0 	beq.w	8003b96 <HAL_RCC_OscConfig+0x47a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003a36:	2300      	movs	r3, #0
 8003a38:	75fb      	strb	r3, [r7, #23]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	689b      	ldr	r3, [r3, #8]
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d00c      	beq.n	8003a5c <HAL_RCC_OscConfig+0x340>
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	689b      	ldr	r3, [r3, #8]
 8003a46:	2b01      	cmp	r3, #1
 8003a48:	d008      	beq.n	8003a5c <HAL_RCC_OscConfig+0x340>
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	689b      	ldr	r3, [r3, #8]
 8003a4e:	2b05      	cmp	r3, #5
 8003a50:	d004      	beq.n	8003a5c <HAL_RCC_OscConfig+0x340>
 8003a52:	f44f 615c 	mov.w	r1, #3520	; 0xdc0
 8003a56:	4845      	ldr	r0, [pc, #276]	; (8003b6c <HAL_RCC_OscConfig+0x450>)
 8003a58:	f7fe faa9 	bl	8001fae <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003a5c:	4b42      	ldr	r3, [pc, #264]	; (8003b68 <HAL_RCC_OscConfig+0x44c>)
 8003a5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a60:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d10f      	bne.n	8003a88 <HAL_RCC_OscConfig+0x36c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a68:	2300      	movs	r3, #0
 8003a6a:	60bb      	str	r3, [r7, #8]
 8003a6c:	4b3e      	ldr	r3, [pc, #248]	; (8003b68 <HAL_RCC_OscConfig+0x44c>)
 8003a6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a70:	4a3d      	ldr	r2, [pc, #244]	; (8003b68 <HAL_RCC_OscConfig+0x44c>)
 8003a72:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003a76:	6413      	str	r3, [r2, #64]	; 0x40
 8003a78:	4b3b      	ldr	r3, [pc, #236]	; (8003b68 <HAL_RCC_OscConfig+0x44c>)
 8003a7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a7c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a80:	60bb      	str	r3, [r7, #8]
 8003a82:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a84:	2301      	movs	r3, #1
 8003a86:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a88:	4b3a      	ldr	r3, [pc, #232]	; (8003b74 <HAL_RCC_OscConfig+0x458>)
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d118      	bne.n	8003ac6 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003a94:	4b37      	ldr	r3, [pc, #220]	; (8003b74 <HAL_RCC_OscConfig+0x458>)
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	4a36      	ldr	r2, [pc, #216]	; (8003b74 <HAL_RCC_OscConfig+0x458>)
 8003a9a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a9e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003aa0:	f7fe fd06 	bl	80024b0 <HAL_GetTick>
 8003aa4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003aa6:	e008      	b.n	8003aba <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003aa8:	f7fe fd02 	bl	80024b0 <HAL_GetTick>
 8003aac:	4602      	mov	r2, r0
 8003aae:	693b      	ldr	r3, [r7, #16]
 8003ab0:	1ad3      	subs	r3, r2, r3
 8003ab2:	2b02      	cmp	r3, #2
 8003ab4:	d901      	bls.n	8003aba <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003ab6:	2303      	movs	r3, #3
 8003ab8:	e181      	b.n	8003dbe <HAL_RCC_OscConfig+0x6a2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003aba:	4b2e      	ldr	r3, [pc, #184]	; (8003b74 <HAL_RCC_OscConfig+0x458>)
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d0f0      	beq.n	8003aa8 <HAL_RCC_OscConfig+0x38c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	689b      	ldr	r3, [r3, #8]
 8003aca:	2b01      	cmp	r3, #1
 8003acc:	d106      	bne.n	8003adc <HAL_RCC_OscConfig+0x3c0>
 8003ace:	4b26      	ldr	r3, [pc, #152]	; (8003b68 <HAL_RCC_OscConfig+0x44c>)
 8003ad0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ad2:	4a25      	ldr	r2, [pc, #148]	; (8003b68 <HAL_RCC_OscConfig+0x44c>)
 8003ad4:	f043 0301 	orr.w	r3, r3, #1
 8003ad8:	6713      	str	r3, [r2, #112]	; 0x70
 8003ada:	e01c      	b.n	8003b16 <HAL_RCC_OscConfig+0x3fa>
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	689b      	ldr	r3, [r3, #8]
 8003ae0:	2b05      	cmp	r3, #5
 8003ae2:	d10c      	bne.n	8003afe <HAL_RCC_OscConfig+0x3e2>
 8003ae4:	4b20      	ldr	r3, [pc, #128]	; (8003b68 <HAL_RCC_OscConfig+0x44c>)
 8003ae6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ae8:	4a1f      	ldr	r2, [pc, #124]	; (8003b68 <HAL_RCC_OscConfig+0x44c>)
 8003aea:	f043 0304 	orr.w	r3, r3, #4
 8003aee:	6713      	str	r3, [r2, #112]	; 0x70
 8003af0:	4b1d      	ldr	r3, [pc, #116]	; (8003b68 <HAL_RCC_OscConfig+0x44c>)
 8003af2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003af4:	4a1c      	ldr	r2, [pc, #112]	; (8003b68 <HAL_RCC_OscConfig+0x44c>)
 8003af6:	f043 0301 	orr.w	r3, r3, #1
 8003afa:	6713      	str	r3, [r2, #112]	; 0x70
 8003afc:	e00b      	b.n	8003b16 <HAL_RCC_OscConfig+0x3fa>
 8003afe:	4b1a      	ldr	r3, [pc, #104]	; (8003b68 <HAL_RCC_OscConfig+0x44c>)
 8003b00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b02:	4a19      	ldr	r2, [pc, #100]	; (8003b68 <HAL_RCC_OscConfig+0x44c>)
 8003b04:	f023 0301 	bic.w	r3, r3, #1
 8003b08:	6713      	str	r3, [r2, #112]	; 0x70
 8003b0a:	4b17      	ldr	r3, [pc, #92]	; (8003b68 <HAL_RCC_OscConfig+0x44c>)
 8003b0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b0e:	4a16      	ldr	r2, [pc, #88]	; (8003b68 <HAL_RCC_OscConfig+0x44c>)
 8003b10:	f023 0304 	bic.w	r3, r3, #4
 8003b14:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	689b      	ldr	r3, [r3, #8]
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d015      	beq.n	8003b4a <HAL_RCC_OscConfig+0x42e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b1e:	f7fe fcc7 	bl	80024b0 <HAL_GetTick>
 8003b22:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b24:	e00a      	b.n	8003b3c <HAL_RCC_OscConfig+0x420>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003b26:	f7fe fcc3 	bl	80024b0 <HAL_GetTick>
 8003b2a:	4602      	mov	r2, r0
 8003b2c:	693b      	ldr	r3, [r7, #16]
 8003b2e:	1ad3      	subs	r3, r2, r3
 8003b30:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b34:	4293      	cmp	r3, r2
 8003b36:	d901      	bls.n	8003b3c <HAL_RCC_OscConfig+0x420>
        {
          return HAL_TIMEOUT;
 8003b38:	2303      	movs	r3, #3
 8003b3a:	e140      	b.n	8003dbe <HAL_RCC_OscConfig+0x6a2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b3c:	4b0a      	ldr	r3, [pc, #40]	; (8003b68 <HAL_RCC_OscConfig+0x44c>)
 8003b3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b40:	f003 0302 	and.w	r3, r3, #2
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d0ee      	beq.n	8003b26 <HAL_RCC_OscConfig+0x40a>
 8003b48:	e01c      	b.n	8003b84 <HAL_RCC_OscConfig+0x468>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b4a:	f7fe fcb1 	bl	80024b0 <HAL_GetTick>
 8003b4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b50:	e012      	b.n	8003b78 <HAL_RCC_OscConfig+0x45c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003b52:	f7fe fcad 	bl	80024b0 <HAL_GetTick>
 8003b56:	4602      	mov	r2, r0
 8003b58:	693b      	ldr	r3, [r7, #16]
 8003b5a:	1ad3      	subs	r3, r2, r3
 8003b5c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b60:	4293      	cmp	r3, r2
 8003b62:	d909      	bls.n	8003b78 <HAL_RCC_OscConfig+0x45c>
        {
          return HAL_TIMEOUT;
 8003b64:	2303      	movs	r3, #3
 8003b66:	e12a      	b.n	8003dbe <HAL_RCC_OscConfig+0x6a2>
 8003b68:	40023800 	.word	0x40023800
 8003b6c:	08008858 	.word	0x08008858
 8003b70:	42470e80 	.word	0x42470e80
 8003b74:	40007000 	.word	0x40007000
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b78:	4b93      	ldr	r3, [pc, #588]	; (8003dc8 <HAL_RCC_OscConfig+0x6ac>)
 8003b7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b7c:	f003 0302 	and.w	r3, r3, #2
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d1e6      	bne.n	8003b52 <HAL_RCC_OscConfig+0x436>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003b84:	7dfb      	ldrb	r3, [r7, #23]
 8003b86:	2b01      	cmp	r3, #1
 8003b88:	d105      	bne.n	8003b96 <HAL_RCC_OscConfig+0x47a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b8a:	4b8f      	ldr	r3, [pc, #572]	; (8003dc8 <HAL_RCC_OscConfig+0x6ac>)
 8003b8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b8e:	4a8e      	ldr	r2, [pc, #568]	; (8003dc8 <HAL_RCC_OscConfig+0x6ac>)
 8003b90:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003b94:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	699b      	ldr	r3, [r3, #24]
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d00c      	beq.n	8003bb8 <HAL_RCC_OscConfig+0x49c>
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	699b      	ldr	r3, [r3, #24]
 8003ba2:	2b01      	cmp	r3, #1
 8003ba4:	d008      	beq.n	8003bb8 <HAL_RCC_OscConfig+0x49c>
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	699b      	ldr	r3, [r3, #24]
 8003baa:	2b02      	cmp	r3, #2
 8003bac:	d004      	beq.n	8003bb8 <HAL_RCC_OscConfig+0x49c>
 8003bae:	f640 6103 	movw	r1, #3587	; 0xe03
 8003bb2:	4886      	ldr	r0, [pc, #536]	; (8003dcc <HAL_RCC_OscConfig+0x6b0>)
 8003bb4:	f7fe f9fb 	bl	8001fae <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	699b      	ldr	r3, [r3, #24]
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	f000 80fd 	beq.w	8003dbc <HAL_RCC_OscConfig+0x6a0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003bc2:	4b81      	ldr	r3, [pc, #516]	; (8003dc8 <HAL_RCC_OscConfig+0x6ac>)
 8003bc4:	689b      	ldr	r3, [r3, #8]
 8003bc6:	f003 030c 	and.w	r3, r3, #12
 8003bca:	2b08      	cmp	r3, #8
 8003bcc:	f000 80b6 	beq.w	8003d3c <HAL_RCC_OscConfig+0x620>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	699b      	ldr	r3, [r3, #24]
 8003bd4:	2b02      	cmp	r3, #2
 8003bd6:	f040 809a 	bne.w	8003d0e <HAL_RCC_OscConfig+0x5f2>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	69db      	ldr	r3, [r3, #28]
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d009      	beq.n	8003bf6 <HAL_RCC_OscConfig+0x4da>
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	69db      	ldr	r3, [r3, #28]
 8003be6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003bea:	d004      	beq.n	8003bf6 <HAL_RCC_OscConfig+0x4da>
 8003bec:	f640 610c 	movw	r1, #3596	; 0xe0c
 8003bf0:	4876      	ldr	r0, [pc, #472]	; (8003dcc <HAL_RCC_OscConfig+0x6b0>)
 8003bf2:	f7fe f9dc 	bl	8001fae <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	6a1b      	ldr	r3, [r3, #32]
 8003bfa:	2b3f      	cmp	r3, #63	; 0x3f
 8003bfc:	d904      	bls.n	8003c08 <HAL_RCC_OscConfig+0x4ec>
 8003bfe:	f640 610d 	movw	r1, #3597	; 0xe0d
 8003c02:	4872      	ldr	r0, [pc, #456]	; (8003dcc <HAL_RCC_OscConfig+0x6b0>)
 8003c04:	f7fe f9d3 	bl	8001fae <assert_failed>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c0c:	2b31      	cmp	r3, #49	; 0x31
 8003c0e:	d904      	bls.n	8003c1a <HAL_RCC_OscConfig+0x4fe>
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c14:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 8003c18:	d904      	bls.n	8003c24 <HAL_RCC_OscConfig+0x508>
 8003c1a:	f640 610e 	movw	r1, #3598	; 0xe0e
 8003c1e:	486b      	ldr	r0, [pc, #428]	; (8003dcc <HAL_RCC_OscConfig+0x6b0>)
 8003c20:	f7fe f9c5 	bl	8001fae <assert_failed>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c28:	2b02      	cmp	r3, #2
 8003c2a:	d010      	beq.n	8003c4e <HAL_RCC_OscConfig+0x532>
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c30:	2b04      	cmp	r3, #4
 8003c32:	d00c      	beq.n	8003c4e <HAL_RCC_OscConfig+0x532>
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c38:	2b06      	cmp	r3, #6
 8003c3a:	d008      	beq.n	8003c4e <HAL_RCC_OscConfig+0x532>
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c40:	2b08      	cmp	r3, #8
 8003c42:	d004      	beq.n	8003c4e <HAL_RCC_OscConfig+0x532>
 8003c44:	f640 610f 	movw	r1, #3599	; 0xe0f
 8003c48:	4860      	ldr	r0, [pc, #384]	; (8003dcc <HAL_RCC_OscConfig+0x6b0>)
 8003c4a:	f7fe f9b0 	bl	8001fae <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c52:	2b01      	cmp	r3, #1
 8003c54:	d903      	bls.n	8003c5e <HAL_RCC_OscConfig+0x542>
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c5a:	2b0f      	cmp	r3, #15
 8003c5c:	d904      	bls.n	8003c68 <HAL_RCC_OscConfig+0x54c>
 8003c5e:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8003c62:	485a      	ldr	r0, [pc, #360]	; (8003dcc <HAL_RCC_OscConfig+0x6b0>)
 8003c64:	f7fe f9a3 	bl	8001fae <assert_failed>
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c6c:	2b01      	cmp	r3, #1
 8003c6e:	d903      	bls.n	8003c78 <HAL_RCC_OscConfig+0x55c>
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c74:	2b07      	cmp	r3, #7
 8003c76:	d904      	bls.n	8003c82 <HAL_RCC_OscConfig+0x566>
 8003c78:	f640 6111 	movw	r1, #3601	; 0xe11
 8003c7c:	4853      	ldr	r0, [pc, #332]	; (8003dcc <HAL_RCC_OscConfig+0x6b0>)
 8003c7e:	f7fe f996 	bl	8001fae <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c82:	4b53      	ldr	r3, [pc, #332]	; (8003dd0 <HAL_RCC_OscConfig+0x6b4>)
 8003c84:	2200      	movs	r2, #0
 8003c86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c88:	f7fe fc12 	bl	80024b0 <HAL_GetTick>
 8003c8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c8e:	e008      	b.n	8003ca2 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c90:	f7fe fc0e 	bl	80024b0 <HAL_GetTick>
 8003c94:	4602      	mov	r2, r0
 8003c96:	693b      	ldr	r3, [r7, #16]
 8003c98:	1ad3      	subs	r3, r2, r3
 8003c9a:	2b02      	cmp	r3, #2
 8003c9c:	d901      	bls.n	8003ca2 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8003c9e:	2303      	movs	r3, #3
 8003ca0:	e08d      	b.n	8003dbe <HAL_RCC_OscConfig+0x6a2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ca2:	4b49      	ldr	r3, [pc, #292]	; (8003dc8 <HAL_RCC_OscConfig+0x6ac>)
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d1f0      	bne.n	8003c90 <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	69da      	ldr	r2, [r3, #28]
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6a1b      	ldr	r3, [r3, #32]
 8003cb6:	431a      	orrs	r2, r3
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cbc:	019b      	lsls	r3, r3, #6
 8003cbe:	431a      	orrs	r2, r3
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cc4:	085b      	lsrs	r3, r3, #1
 8003cc6:	3b01      	subs	r3, #1
 8003cc8:	041b      	lsls	r3, r3, #16
 8003cca:	431a      	orrs	r2, r3
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cd0:	061b      	lsls	r3, r3, #24
 8003cd2:	431a      	orrs	r2, r3
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cd8:	071b      	lsls	r3, r3, #28
 8003cda:	493b      	ldr	r1, [pc, #236]	; (8003dc8 <HAL_RCC_OscConfig+0x6ac>)
 8003cdc:	4313      	orrs	r3, r2
 8003cde:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003ce0:	4b3b      	ldr	r3, [pc, #236]	; (8003dd0 <HAL_RCC_OscConfig+0x6b4>)
 8003ce2:	2201      	movs	r2, #1
 8003ce4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ce6:	f7fe fbe3 	bl	80024b0 <HAL_GetTick>
 8003cea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003cec:	e008      	b.n	8003d00 <HAL_RCC_OscConfig+0x5e4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003cee:	f7fe fbdf 	bl	80024b0 <HAL_GetTick>
 8003cf2:	4602      	mov	r2, r0
 8003cf4:	693b      	ldr	r3, [r7, #16]
 8003cf6:	1ad3      	subs	r3, r2, r3
 8003cf8:	2b02      	cmp	r3, #2
 8003cfa:	d901      	bls.n	8003d00 <HAL_RCC_OscConfig+0x5e4>
          {
            return HAL_TIMEOUT;
 8003cfc:	2303      	movs	r3, #3
 8003cfe:	e05e      	b.n	8003dbe <HAL_RCC_OscConfig+0x6a2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d00:	4b31      	ldr	r3, [pc, #196]	; (8003dc8 <HAL_RCC_OscConfig+0x6ac>)
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d0f0      	beq.n	8003cee <HAL_RCC_OscConfig+0x5d2>
 8003d0c:	e056      	b.n	8003dbc <HAL_RCC_OscConfig+0x6a0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d0e:	4b30      	ldr	r3, [pc, #192]	; (8003dd0 <HAL_RCC_OscConfig+0x6b4>)
 8003d10:	2200      	movs	r2, #0
 8003d12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d14:	f7fe fbcc 	bl	80024b0 <HAL_GetTick>
 8003d18:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d1a:	e008      	b.n	8003d2e <HAL_RCC_OscConfig+0x612>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003d1c:	f7fe fbc8 	bl	80024b0 <HAL_GetTick>
 8003d20:	4602      	mov	r2, r0
 8003d22:	693b      	ldr	r3, [r7, #16]
 8003d24:	1ad3      	subs	r3, r2, r3
 8003d26:	2b02      	cmp	r3, #2
 8003d28:	d901      	bls.n	8003d2e <HAL_RCC_OscConfig+0x612>
          {
            return HAL_TIMEOUT;
 8003d2a:	2303      	movs	r3, #3
 8003d2c:	e047      	b.n	8003dbe <HAL_RCC_OscConfig+0x6a2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d2e:	4b26      	ldr	r3, [pc, #152]	; (8003dc8 <HAL_RCC_OscConfig+0x6ac>)
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d1f0      	bne.n	8003d1c <HAL_RCC_OscConfig+0x600>
 8003d3a:	e03f      	b.n	8003dbc <HAL_RCC_OscConfig+0x6a0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	699b      	ldr	r3, [r3, #24]
 8003d40:	2b01      	cmp	r3, #1
 8003d42:	d101      	bne.n	8003d48 <HAL_RCC_OscConfig+0x62c>
      {
        return HAL_ERROR;
 8003d44:	2301      	movs	r3, #1
 8003d46:	e03a      	b.n	8003dbe <HAL_RCC_OscConfig+0x6a2>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003d48:	4b1f      	ldr	r3, [pc, #124]	; (8003dc8 <HAL_RCC_OscConfig+0x6ac>)
 8003d4a:	685b      	ldr	r3, [r3, #4]
 8003d4c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	699b      	ldr	r3, [r3, #24]
 8003d52:	2b01      	cmp	r3, #1
 8003d54:	d030      	beq.n	8003db8 <HAL_RCC_OscConfig+0x69c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003d60:	429a      	cmp	r2, r3
 8003d62:	d129      	bne.n	8003db8 <HAL_RCC_OscConfig+0x69c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d6e:	429a      	cmp	r2, r3
 8003d70:	d122      	bne.n	8003db8 <HAL_RCC_OscConfig+0x69c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003d72:	68fa      	ldr	r2, [r7, #12]
 8003d74:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003d78:	4013      	ands	r3, r2
 8003d7a:	687a      	ldr	r2, [r7, #4]
 8003d7c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003d7e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003d80:	4293      	cmp	r3, r2
 8003d82:	d119      	bne.n	8003db8 <HAL_RCC_OscConfig+0x69c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d8e:	085b      	lsrs	r3, r3, #1
 8003d90:	3b01      	subs	r3, #1
 8003d92:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003d94:	429a      	cmp	r2, r3
 8003d96:	d10f      	bne.n	8003db8 <HAL_RCC_OscConfig+0x69c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003da2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003da4:	429a      	cmp	r2, r3
 8003da6:	d107      	bne.n	8003db8 <HAL_RCC_OscConfig+0x69c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003db2:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003db4:	429a      	cmp	r2, r3
 8003db6:	d001      	beq.n	8003dbc <HAL_RCC_OscConfig+0x6a0>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8003db8:	2301      	movs	r3, #1
 8003dba:	e000      	b.n	8003dbe <HAL_RCC_OscConfig+0x6a2>
        }
      }
    }
  }
  return HAL_OK;
 8003dbc:	2300      	movs	r3, #0
}
 8003dbe:	4618      	mov	r0, r3
 8003dc0:	3718      	adds	r7, #24
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	bd80      	pop	{r7, pc}
 8003dc6:	bf00      	nop
 8003dc8:	40023800 	.word	0x40023800
 8003dcc:	08008858 	.word	0x08008858
 8003dd0:	42470060 	.word	0x42470060

08003dd4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	b082      	sub	sp, #8
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d101      	bne.n	8003de6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003de2:	2301      	movs	r3, #1
 8003de4:	e0c5      	b.n	8003f72 <HAL_TIM_Base_Init+0x19e>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	4a64      	ldr	r2, [pc, #400]	; (8003f7c <HAL_TIM_Base_Init+0x1a8>)
 8003dec:	4293      	cmp	r3, r2
 8003dee:	d045      	beq.n	8003e7c <HAL_TIM_Base_Init+0xa8>
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003df8:	d040      	beq.n	8003e7c <HAL_TIM_Base_Init+0xa8>
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	4a60      	ldr	r2, [pc, #384]	; (8003f80 <HAL_TIM_Base_Init+0x1ac>)
 8003e00:	4293      	cmp	r3, r2
 8003e02:	d03b      	beq.n	8003e7c <HAL_TIM_Base_Init+0xa8>
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	4a5e      	ldr	r2, [pc, #376]	; (8003f84 <HAL_TIM_Base_Init+0x1b0>)
 8003e0a:	4293      	cmp	r3, r2
 8003e0c:	d036      	beq.n	8003e7c <HAL_TIM_Base_Init+0xa8>
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	4a5d      	ldr	r2, [pc, #372]	; (8003f88 <HAL_TIM_Base_Init+0x1b4>)
 8003e14:	4293      	cmp	r3, r2
 8003e16:	d031      	beq.n	8003e7c <HAL_TIM_Base_Init+0xa8>
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	4a5b      	ldr	r2, [pc, #364]	; (8003f8c <HAL_TIM_Base_Init+0x1b8>)
 8003e1e:	4293      	cmp	r3, r2
 8003e20:	d02c      	beq.n	8003e7c <HAL_TIM_Base_Init+0xa8>
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	4a5a      	ldr	r2, [pc, #360]	; (8003f90 <HAL_TIM_Base_Init+0x1bc>)
 8003e28:	4293      	cmp	r3, r2
 8003e2a:	d027      	beq.n	8003e7c <HAL_TIM_Base_Init+0xa8>
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	4a58      	ldr	r2, [pc, #352]	; (8003f94 <HAL_TIM_Base_Init+0x1c0>)
 8003e32:	4293      	cmp	r3, r2
 8003e34:	d022      	beq.n	8003e7c <HAL_TIM_Base_Init+0xa8>
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	4a57      	ldr	r2, [pc, #348]	; (8003f98 <HAL_TIM_Base_Init+0x1c4>)
 8003e3c:	4293      	cmp	r3, r2
 8003e3e:	d01d      	beq.n	8003e7c <HAL_TIM_Base_Init+0xa8>
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	4a55      	ldr	r2, [pc, #340]	; (8003f9c <HAL_TIM_Base_Init+0x1c8>)
 8003e46:	4293      	cmp	r3, r2
 8003e48:	d018      	beq.n	8003e7c <HAL_TIM_Base_Init+0xa8>
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	4a54      	ldr	r2, [pc, #336]	; (8003fa0 <HAL_TIM_Base_Init+0x1cc>)
 8003e50:	4293      	cmp	r3, r2
 8003e52:	d013      	beq.n	8003e7c <HAL_TIM_Base_Init+0xa8>
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	4a52      	ldr	r2, [pc, #328]	; (8003fa4 <HAL_TIM_Base_Init+0x1d0>)
 8003e5a:	4293      	cmp	r3, r2
 8003e5c:	d00e      	beq.n	8003e7c <HAL_TIM_Base_Init+0xa8>
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	4a51      	ldr	r2, [pc, #324]	; (8003fa8 <HAL_TIM_Base_Init+0x1d4>)
 8003e64:	4293      	cmp	r3, r2
 8003e66:	d009      	beq.n	8003e7c <HAL_TIM_Base_Init+0xa8>
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	4a4f      	ldr	r2, [pc, #316]	; (8003fac <HAL_TIM_Base_Init+0x1d8>)
 8003e6e:	4293      	cmp	r3, r2
 8003e70:	d004      	beq.n	8003e7c <HAL_TIM_Base_Init+0xa8>
 8003e72:	f240 1113 	movw	r1, #275	; 0x113
 8003e76:	484e      	ldr	r0, [pc, #312]	; (8003fb0 <HAL_TIM_Base_Init+0x1dc>)
 8003e78:	f7fe f899 	bl	8001fae <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	689b      	ldr	r3, [r3, #8]
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d014      	beq.n	8003eae <HAL_TIM_Base_Init+0xda>
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	689b      	ldr	r3, [r3, #8]
 8003e88:	2b10      	cmp	r3, #16
 8003e8a:	d010      	beq.n	8003eae <HAL_TIM_Base_Init+0xda>
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	689b      	ldr	r3, [r3, #8]
 8003e90:	2b20      	cmp	r3, #32
 8003e92:	d00c      	beq.n	8003eae <HAL_TIM_Base_Init+0xda>
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	689b      	ldr	r3, [r3, #8]
 8003e98:	2b40      	cmp	r3, #64	; 0x40
 8003e9a:	d008      	beq.n	8003eae <HAL_TIM_Base_Init+0xda>
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	689b      	ldr	r3, [r3, #8]
 8003ea0:	2b60      	cmp	r3, #96	; 0x60
 8003ea2:	d004      	beq.n	8003eae <HAL_TIM_Base_Init+0xda>
 8003ea4:	f44f 718a 	mov.w	r1, #276	; 0x114
 8003ea8:	4841      	ldr	r0, [pc, #260]	; (8003fb0 <HAL_TIM_Base_Init+0x1dc>)
 8003eaa:	f7fe f880 	bl	8001fae <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	691b      	ldr	r3, [r3, #16]
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d00e      	beq.n	8003ed4 <HAL_TIM_Base_Init+0x100>
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	691b      	ldr	r3, [r3, #16]
 8003eba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003ebe:	d009      	beq.n	8003ed4 <HAL_TIM_Base_Init+0x100>
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	691b      	ldr	r3, [r3, #16]
 8003ec4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003ec8:	d004      	beq.n	8003ed4 <HAL_TIM_Base_Init+0x100>
 8003eca:	f240 1115 	movw	r1, #277	; 0x115
 8003ece:	4838      	ldr	r0, [pc, #224]	; (8003fb0 <HAL_TIM_Base_Init+0x1dc>)
 8003ed0:	f7fe f86d 	bl	8001fae <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	699b      	ldr	r3, [r3, #24]
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d008      	beq.n	8003eee <HAL_TIM_Base_Init+0x11a>
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	699b      	ldr	r3, [r3, #24]
 8003ee0:	2b80      	cmp	r3, #128	; 0x80
 8003ee2:	d004      	beq.n	8003eee <HAL_TIM_Base_Init+0x11a>
 8003ee4:	f44f 718b 	mov.w	r1, #278	; 0x116
 8003ee8:	4831      	ldr	r0, [pc, #196]	; (8003fb0 <HAL_TIM_Base_Init+0x1dc>)
 8003eea:	f7fe f860 	bl	8001fae <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ef4:	b2db      	uxtb	r3, r3
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d106      	bne.n	8003f08 <HAL_TIM_Base_Init+0x134>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	2200      	movs	r2, #0
 8003efe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003f02:	6878      	ldr	r0, [r7, #4]
 8003f04:	f7fe f886 	bl	8002014 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2202      	movs	r2, #2
 8003f0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681a      	ldr	r2, [r3, #0]
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	3304      	adds	r3, #4
 8003f18:	4619      	mov	r1, r3
 8003f1a:	4610      	mov	r0, r2
 8003f1c:	f000 fdc0 	bl	8004aa0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2201      	movs	r2, #1
 8003f24:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	2201      	movs	r2, #1
 8003f2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2201      	movs	r2, #1
 8003f34:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2201      	movs	r2, #1
 8003f3c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2201      	movs	r2, #1
 8003f44:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2201      	movs	r2, #1
 8003f4c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2201      	movs	r2, #1
 8003f54:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2201      	movs	r2, #1
 8003f5c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	2201      	movs	r2, #1
 8003f64:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2201      	movs	r2, #1
 8003f6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003f70:	2300      	movs	r3, #0
}
 8003f72:	4618      	mov	r0, r3
 8003f74:	3708      	adds	r7, #8
 8003f76:	46bd      	mov	sp, r7
 8003f78:	bd80      	pop	{r7, pc}
 8003f7a:	bf00      	nop
 8003f7c:	40010000 	.word	0x40010000
 8003f80:	40000400 	.word	0x40000400
 8003f84:	40000800 	.word	0x40000800
 8003f88:	40000c00 	.word	0x40000c00
 8003f8c:	40001000 	.word	0x40001000
 8003f90:	40001400 	.word	0x40001400
 8003f94:	40010400 	.word	0x40010400
 8003f98:	40014000 	.word	0x40014000
 8003f9c:	40014400 	.word	0x40014400
 8003fa0:	40014800 	.word	0x40014800
 8003fa4:	40001800 	.word	0x40001800
 8003fa8:	40001c00 	.word	0x40001c00
 8003fac:	40002000 	.word	0x40002000
 8003fb0:	080088cc 	.word	0x080088cc

08003fb4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	b084      	sub	sp, #16
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	4a51      	ldr	r2, [pc, #324]	; (8004108 <HAL_TIM_Base_Start_IT+0x154>)
 8003fc2:	4293      	cmp	r3, r2
 8003fc4:	d045      	beq.n	8004052 <HAL_TIM_Base_Start_IT+0x9e>
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003fce:	d040      	beq.n	8004052 <HAL_TIM_Base_Start_IT+0x9e>
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	4a4d      	ldr	r2, [pc, #308]	; (800410c <HAL_TIM_Base_Start_IT+0x158>)
 8003fd6:	4293      	cmp	r3, r2
 8003fd8:	d03b      	beq.n	8004052 <HAL_TIM_Base_Start_IT+0x9e>
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	4a4c      	ldr	r2, [pc, #304]	; (8004110 <HAL_TIM_Base_Start_IT+0x15c>)
 8003fe0:	4293      	cmp	r3, r2
 8003fe2:	d036      	beq.n	8004052 <HAL_TIM_Base_Start_IT+0x9e>
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	4a4a      	ldr	r2, [pc, #296]	; (8004114 <HAL_TIM_Base_Start_IT+0x160>)
 8003fea:	4293      	cmp	r3, r2
 8003fec:	d031      	beq.n	8004052 <HAL_TIM_Base_Start_IT+0x9e>
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	4a49      	ldr	r2, [pc, #292]	; (8004118 <HAL_TIM_Base_Start_IT+0x164>)
 8003ff4:	4293      	cmp	r3, r2
 8003ff6:	d02c      	beq.n	8004052 <HAL_TIM_Base_Start_IT+0x9e>
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	4a47      	ldr	r2, [pc, #284]	; (800411c <HAL_TIM_Base_Start_IT+0x168>)
 8003ffe:	4293      	cmp	r3, r2
 8004000:	d027      	beq.n	8004052 <HAL_TIM_Base_Start_IT+0x9e>
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	4a46      	ldr	r2, [pc, #280]	; (8004120 <HAL_TIM_Base_Start_IT+0x16c>)
 8004008:	4293      	cmp	r3, r2
 800400a:	d022      	beq.n	8004052 <HAL_TIM_Base_Start_IT+0x9e>
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	4a44      	ldr	r2, [pc, #272]	; (8004124 <HAL_TIM_Base_Start_IT+0x170>)
 8004012:	4293      	cmp	r3, r2
 8004014:	d01d      	beq.n	8004052 <HAL_TIM_Base_Start_IT+0x9e>
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	4a43      	ldr	r2, [pc, #268]	; (8004128 <HAL_TIM_Base_Start_IT+0x174>)
 800401c:	4293      	cmp	r3, r2
 800401e:	d018      	beq.n	8004052 <HAL_TIM_Base_Start_IT+0x9e>
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	4a41      	ldr	r2, [pc, #260]	; (800412c <HAL_TIM_Base_Start_IT+0x178>)
 8004026:	4293      	cmp	r3, r2
 8004028:	d013      	beq.n	8004052 <HAL_TIM_Base_Start_IT+0x9e>
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	4a40      	ldr	r2, [pc, #256]	; (8004130 <HAL_TIM_Base_Start_IT+0x17c>)
 8004030:	4293      	cmp	r3, r2
 8004032:	d00e      	beq.n	8004052 <HAL_TIM_Base_Start_IT+0x9e>
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	4a3e      	ldr	r2, [pc, #248]	; (8004134 <HAL_TIM_Base_Start_IT+0x180>)
 800403a:	4293      	cmp	r3, r2
 800403c:	d009      	beq.n	8004052 <HAL_TIM_Base_Start_IT+0x9e>
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	4a3d      	ldr	r2, [pc, #244]	; (8004138 <HAL_TIM_Base_Start_IT+0x184>)
 8004044:	4293      	cmp	r3, r2
 8004046:	d004      	beq.n	8004052 <HAL_TIM_Base_Start_IT+0x9e>
 8004048:	f240 11cf 	movw	r1, #463	; 0x1cf
 800404c:	483b      	ldr	r0, [pc, #236]	; (800413c <HAL_TIM_Base_Start_IT+0x188>)
 800404e:	f7fd ffae 	bl	8001fae <assert_failed>

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004058:	b2db      	uxtb	r3, r3
 800405a:	2b01      	cmp	r3, #1
 800405c:	d001      	beq.n	8004062 <HAL_TIM_Base_Start_IT+0xae>
  {
    return HAL_ERROR;
 800405e:	2301      	movs	r3, #1
 8004060:	e04e      	b.n	8004100 <HAL_TIM_Base_Start_IT+0x14c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	2202      	movs	r2, #2
 8004066:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	68da      	ldr	r2, [r3, #12]
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f042 0201 	orr.w	r2, r2, #1
 8004078:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	4a22      	ldr	r2, [pc, #136]	; (8004108 <HAL_TIM_Base_Start_IT+0x154>)
 8004080:	4293      	cmp	r3, r2
 8004082:	d022      	beq.n	80040ca <HAL_TIM_Base_Start_IT+0x116>
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800408c:	d01d      	beq.n	80040ca <HAL_TIM_Base_Start_IT+0x116>
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	4a1e      	ldr	r2, [pc, #120]	; (800410c <HAL_TIM_Base_Start_IT+0x158>)
 8004094:	4293      	cmp	r3, r2
 8004096:	d018      	beq.n	80040ca <HAL_TIM_Base_Start_IT+0x116>
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	4a1c      	ldr	r2, [pc, #112]	; (8004110 <HAL_TIM_Base_Start_IT+0x15c>)
 800409e:	4293      	cmp	r3, r2
 80040a0:	d013      	beq.n	80040ca <HAL_TIM_Base_Start_IT+0x116>
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	4a1b      	ldr	r2, [pc, #108]	; (8004114 <HAL_TIM_Base_Start_IT+0x160>)
 80040a8:	4293      	cmp	r3, r2
 80040aa:	d00e      	beq.n	80040ca <HAL_TIM_Base_Start_IT+0x116>
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	4a1b      	ldr	r2, [pc, #108]	; (8004120 <HAL_TIM_Base_Start_IT+0x16c>)
 80040b2:	4293      	cmp	r3, r2
 80040b4:	d009      	beq.n	80040ca <HAL_TIM_Base_Start_IT+0x116>
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	4a1a      	ldr	r2, [pc, #104]	; (8004124 <HAL_TIM_Base_Start_IT+0x170>)
 80040bc:	4293      	cmp	r3, r2
 80040be:	d004      	beq.n	80040ca <HAL_TIM_Base_Start_IT+0x116>
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	4a1a      	ldr	r2, [pc, #104]	; (8004130 <HAL_TIM_Base_Start_IT+0x17c>)
 80040c6:	4293      	cmp	r3, r2
 80040c8:	d111      	bne.n	80040ee <HAL_TIM_Base_Start_IT+0x13a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	689b      	ldr	r3, [r3, #8]
 80040d0:	f003 0307 	and.w	r3, r3, #7
 80040d4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	2b06      	cmp	r3, #6
 80040da:	d010      	beq.n	80040fe <HAL_TIM_Base_Start_IT+0x14a>
    {
      __HAL_TIM_ENABLE(htim);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	681a      	ldr	r2, [r3, #0]
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f042 0201 	orr.w	r2, r2, #1
 80040ea:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040ec:	e007      	b.n	80040fe <HAL_TIM_Base_Start_IT+0x14a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	681a      	ldr	r2, [r3, #0]
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f042 0201 	orr.w	r2, r2, #1
 80040fc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80040fe:	2300      	movs	r3, #0
}
 8004100:	4618      	mov	r0, r3
 8004102:	3710      	adds	r7, #16
 8004104:	46bd      	mov	sp, r7
 8004106:	bd80      	pop	{r7, pc}
 8004108:	40010000 	.word	0x40010000
 800410c:	40000400 	.word	0x40000400
 8004110:	40000800 	.word	0x40000800
 8004114:	40000c00 	.word	0x40000c00
 8004118:	40001000 	.word	0x40001000
 800411c:	40001400 	.word	0x40001400
 8004120:	40010400 	.word	0x40010400
 8004124:	40014000 	.word	0x40014000
 8004128:	40014400 	.word	0x40014400
 800412c:	40014800 	.word	0x40014800
 8004130:	40001800 	.word	0x40001800
 8004134:	40001c00 	.word	0x40001c00
 8004138:	40002000 	.word	0x40002000
 800413c:	080088cc 	.word	0x080088cc

08004140 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004140:	b580      	push	{r7, lr}
 8004142:	b082      	sub	sp, #8
 8004144:	af00      	add	r7, sp, #0
 8004146:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	691b      	ldr	r3, [r3, #16]
 800414e:	f003 0302 	and.w	r3, r3, #2
 8004152:	2b02      	cmp	r3, #2
 8004154:	d122      	bne.n	800419c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	68db      	ldr	r3, [r3, #12]
 800415c:	f003 0302 	and.w	r3, r3, #2
 8004160:	2b02      	cmp	r3, #2
 8004162:	d11b      	bne.n	800419c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f06f 0202 	mvn.w	r2, #2
 800416c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	2201      	movs	r2, #1
 8004172:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	699b      	ldr	r3, [r3, #24]
 800417a:	f003 0303 	and.w	r3, r3, #3
 800417e:	2b00      	cmp	r3, #0
 8004180:	d003      	beq.n	800418a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004182:	6878      	ldr	r0, [r7, #4]
 8004184:	f000 fc6e 	bl	8004a64 <HAL_TIM_IC_CaptureCallback>
 8004188:	e005      	b.n	8004196 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800418a:	6878      	ldr	r0, [r7, #4]
 800418c:	f000 fc60 	bl	8004a50 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004190:	6878      	ldr	r0, [r7, #4]
 8004192:	f000 fc71 	bl	8004a78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	2200      	movs	r2, #0
 800419a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	691b      	ldr	r3, [r3, #16]
 80041a2:	f003 0304 	and.w	r3, r3, #4
 80041a6:	2b04      	cmp	r3, #4
 80041a8:	d122      	bne.n	80041f0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	68db      	ldr	r3, [r3, #12]
 80041b0:	f003 0304 	and.w	r3, r3, #4
 80041b4:	2b04      	cmp	r3, #4
 80041b6:	d11b      	bne.n	80041f0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f06f 0204 	mvn.w	r2, #4
 80041c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	2202      	movs	r2, #2
 80041c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	699b      	ldr	r3, [r3, #24]
 80041ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d003      	beq.n	80041de <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80041d6:	6878      	ldr	r0, [r7, #4]
 80041d8:	f000 fc44 	bl	8004a64 <HAL_TIM_IC_CaptureCallback>
 80041dc:	e005      	b.n	80041ea <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80041de:	6878      	ldr	r0, [r7, #4]
 80041e0:	f000 fc36 	bl	8004a50 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041e4:	6878      	ldr	r0, [r7, #4]
 80041e6:	f000 fc47 	bl	8004a78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	2200      	movs	r2, #0
 80041ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	691b      	ldr	r3, [r3, #16]
 80041f6:	f003 0308 	and.w	r3, r3, #8
 80041fa:	2b08      	cmp	r3, #8
 80041fc:	d122      	bne.n	8004244 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	68db      	ldr	r3, [r3, #12]
 8004204:	f003 0308 	and.w	r3, r3, #8
 8004208:	2b08      	cmp	r3, #8
 800420a:	d11b      	bne.n	8004244 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f06f 0208 	mvn.w	r2, #8
 8004214:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	2204      	movs	r2, #4
 800421a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	69db      	ldr	r3, [r3, #28]
 8004222:	f003 0303 	and.w	r3, r3, #3
 8004226:	2b00      	cmp	r3, #0
 8004228:	d003      	beq.n	8004232 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800422a:	6878      	ldr	r0, [r7, #4]
 800422c:	f000 fc1a 	bl	8004a64 <HAL_TIM_IC_CaptureCallback>
 8004230:	e005      	b.n	800423e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004232:	6878      	ldr	r0, [r7, #4]
 8004234:	f000 fc0c 	bl	8004a50 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004238:	6878      	ldr	r0, [r7, #4]
 800423a:	f000 fc1d 	bl	8004a78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	2200      	movs	r2, #0
 8004242:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	691b      	ldr	r3, [r3, #16]
 800424a:	f003 0310 	and.w	r3, r3, #16
 800424e:	2b10      	cmp	r3, #16
 8004250:	d122      	bne.n	8004298 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	68db      	ldr	r3, [r3, #12]
 8004258:	f003 0310 	and.w	r3, r3, #16
 800425c:	2b10      	cmp	r3, #16
 800425e:	d11b      	bne.n	8004298 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f06f 0210 	mvn.w	r2, #16
 8004268:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	2208      	movs	r2, #8
 800426e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	69db      	ldr	r3, [r3, #28]
 8004276:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800427a:	2b00      	cmp	r3, #0
 800427c:	d003      	beq.n	8004286 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800427e:	6878      	ldr	r0, [r7, #4]
 8004280:	f000 fbf0 	bl	8004a64 <HAL_TIM_IC_CaptureCallback>
 8004284:	e005      	b.n	8004292 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004286:	6878      	ldr	r0, [r7, #4]
 8004288:	f000 fbe2 	bl	8004a50 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800428c:	6878      	ldr	r0, [r7, #4]
 800428e:	f000 fbf3 	bl	8004a78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	2200      	movs	r2, #0
 8004296:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	691b      	ldr	r3, [r3, #16]
 800429e:	f003 0301 	and.w	r3, r3, #1
 80042a2:	2b01      	cmp	r3, #1
 80042a4:	d10e      	bne.n	80042c4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	68db      	ldr	r3, [r3, #12]
 80042ac:	f003 0301 	and.w	r3, r3, #1
 80042b0:	2b01      	cmp	r3, #1
 80042b2:	d107      	bne.n	80042c4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f06f 0201 	mvn.w	r2, #1
 80042bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80042be:	6878      	ldr	r0, [r7, #4]
 80042c0:	f7fd fe24 	bl	8001f0c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	691b      	ldr	r3, [r3, #16]
 80042ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042ce:	2b80      	cmp	r3, #128	; 0x80
 80042d0:	d10e      	bne.n	80042f0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	68db      	ldr	r3, [r3, #12]
 80042d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042dc:	2b80      	cmp	r3, #128	; 0x80
 80042de:	d107      	bne.n	80042f0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80042e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80042ea:	6878      	ldr	r0, [r7, #4]
 80042ec:	f000 fdfa 	bl	8004ee4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	691b      	ldr	r3, [r3, #16]
 80042f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042fa:	2b40      	cmp	r3, #64	; 0x40
 80042fc:	d10e      	bne.n	800431c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	68db      	ldr	r3, [r3, #12]
 8004304:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004308:	2b40      	cmp	r3, #64	; 0x40
 800430a:	d107      	bne.n	800431c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004314:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004316:	6878      	ldr	r0, [r7, #4]
 8004318:	f000 fbb8 	bl	8004a8c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	691b      	ldr	r3, [r3, #16]
 8004322:	f003 0320 	and.w	r3, r3, #32
 8004326:	2b20      	cmp	r3, #32
 8004328:	d10e      	bne.n	8004348 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	68db      	ldr	r3, [r3, #12]
 8004330:	f003 0320 	and.w	r3, r3, #32
 8004334:	2b20      	cmp	r3, #32
 8004336:	d107      	bne.n	8004348 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f06f 0220 	mvn.w	r2, #32
 8004340:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004342:	6878      	ldr	r0, [r7, #4]
 8004344:	f000 fdc4 	bl	8004ed0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004348:	bf00      	nop
 800434a:	3708      	adds	r7, #8
 800434c:	46bd      	mov	sp, r7
 800434e:	bd80      	pop	{r7, pc}

08004350 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004350:	b580      	push	{r7, lr}
 8004352:	b084      	sub	sp, #16
 8004354:	af00      	add	r7, sp, #0
 8004356:	6078      	str	r0, [r7, #4]
 8004358:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800435a:	2300      	movs	r3, #0
 800435c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004364:	2b01      	cmp	r3, #1
 8004366:	d101      	bne.n	800436c <HAL_TIM_ConfigClockSource+0x1c>
 8004368:	2302      	movs	r3, #2
 800436a:	e35c      	b.n	8004a26 <HAL_TIM_ConfigClockSource+0x6d6>
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2201      	movs	r2, #1
 8004370:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2202      	movs	r2, #2
 8004378:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 800437c:	683b      	ldr	r3, [r7, #0]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004384:	d029      	beq.n	80043da <HAL_TIM_ConfigClockSource+0x8a>
 8004386:	683b      	ldr	r3, [r7, #0]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	2b70      	cmp	r3, #112	; 0x70
 800438c:	d025      	beq.n	80043da <HAL_TIM_ConfigClockSource+0x8a>
 800438e:	683b      	ldr	r3, [r7, #0]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004396:	d020      	beq.n	80043da <HAL_TIM_ConfigClockSource+0x8a>
 8004398:	683b      	ldr	r3, [r7, #0]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	2b40      	cmp	r3, #64	; 0x40
 800439e:	d01c      	beq.n	80043da <HAL_TIM_ConfigClockSource+0x8a>
 80043a0:	683b      	ldr	r3, [r7, #0]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	2b50      	cmp	r3, #80	; 0x50
 80043a6:	d018      	beq.n	80043da <HAL_TIM_ConfigClockSource+0x8a>
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	2b60      	cmp	r3, #96	; 0x60
 80043ae:	d014      	beq.n	80043da <HAL_TIM_ConfigClockSource+0x8a>
 80043b0:	683b      	ldr	r3, [r7, #0]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d010      	beq.n	80043da <HAL_TIM_ConfigClockSource+0x8a>
 80043b8:	683b      	ldr	r3, [r7, #0]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	2b10      	cmp	r3, #16
 80043be:	d00c      	beq.n	80043da <HAL_TIM_ConfigClockSource+0x8a>
 80043c0:	683b      	ldr	r3, [r7, #0]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	2b20      	cmp	r3, #32
 80043c6:	d008      	beq.n	80043da <HAL_TIM_ConfigClockSource+0x8a>
 80043c8:	683b      	ldr	r3, [r7, #0]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	2b30      	cmp	r3, #48	; 0x30
 80043ce:	d004      	beq.n	80043da <HAL_TIM_ConfigClockSource+0x8a>
 80043d0:	f241 41b7 	movw	r1, #5303	; 0x14b7
 80043d4:	4893      	ldr	r0, [pc, #588]	; (8004624 <HAL_TIM_ConfigClockSource+0x2d4>)
 80043d6:	f7fd fdea 	bl	8001fae <assert_failed>

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	689b      	ldr	r3, [r3, #8]
 80043e0:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80043e2:	68bb      	ldr	r3, [r7, #8]
 80043e4:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80043e8:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80043ea:	68bb      	ldr	r3, [r7, #8]
 80043ec:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80043f0:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	68ba      	ldr	r2, [r7, #8]
 80043f8:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80043fa:	683b      	ldr	r3, [r7, #0]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004402:	f000 812b 	beq.w	800465c <HAL_TIM_ConfigClockSource+0x30c>
 8004406:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800440a:	f200 82ff 	bhi.w	8004a0c <HAL_TIM_ConfigClockSource+0x6bc>
 800440e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004412:	d02e      	beq.n	8004472 <HAL_TIM_ConfigClockSource+0x122>
 8004414:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004418:	f200 82f8 	bhi.w	8004a0c <HAL_TIM_ConfigClockSource+0x6bc>
 800441c:	2b70      	cmp	r3, #112	; 0x70
 800441e:	f000 8082 	beq.w	8004526 <HAL_TIM_ConfigClockSource+0x1d6>
 8004422:	2b70      	cmp	r3, #112	; 0x70
 8004424:	f200 82f2 	bhi.w	8004a0c <HAL_TIM_ConfigClockSource+0x6bc>
 8004428:	2b60      	cmp	r3, #96	; 0x60
 800442a:	f000 81f9 	beq.w	8004820 <HAL_TIM_ConfigClockSource+0x4d0>
 800442e:	2b60      	cmp	r3, #96	; 0x60
 8004430:	f200 82ec 	bhi.w	8004a0c <HAL_TIM_ConfigClockSource+0x6bc>
 8004434:	2b50      	cmp	r3, #80	; 0x50
 8004436:	f000 8182 	beq.w	800473e <HAL_TIM_ConfigClockSource+0x3ee>
 800443a:	2b50      	cmp	r3, #80	; 0x50
 800443c:	f200 82e6 	bhi.w	8004a0c <HAL_TIM_ConfigClockSource+0x6bc>
 8004440:	2b40      	cmp	r3, #64	; 0x40
 8004442:	f000 824d 	beq.w	80048e0 <HAL_TIM_ConfigClockSource+0x590>
 8004446:	2b40      	cmp	r3, #64	; 0x40
 8004448:	f200 82e0 	bhi.w	8004a0c <HAL_TIM_ConfigClockSource+0x6bc>
 800444c:	2b30      	cmp	r3, #48	; 0x30
 800444e:	f000 82a7 	beq.w	80049a0 <HAL_TIM_ConfigClockSource+0x650>
 8004452:	2b30      	cmp	r3, #48	; 0x30
 8004454:	f200 82da 	bhi.w	8004a0c <HAL_TIM_ConfigClockSource+0x6bc>
 8004458:	2b20      	cmp	r3, #32
 800445a:	f000 82a1 	beq.w	80049a0 <HAL_TIM_ConfigClockSource+0x650>
 800445e:	2b20      	cmp	r3, #32
 8004460:	f200 82d4 	bhi.w	8004a0c <HAL_TIM_ConfigClockSource+0x6bc>
 8004464:	2b00      	cmp	r3, #0
 8004466:	f000 829b 	beq.w	80049a0 <HAL_TIM_ConfigClockSource+0x650>
 800446a:	2b10      	cmp	r3, #16
 800446c:	f000 8298 	beq.w	80049a0 <HAL_TIM_ConfigClockSource+0x650>
 8004470:	e2cc      	b.n	8004a0c <HAL_TIM_ConfigClockSource+0x6bc>
  {
    case TIM_CLOCKSOURCE_INTERNAL:
    {
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	4a6c      	ldr	r2, [pc, #432]	; (8004628 <HAL_TIM_ConfigClockSource+0x2d8>)
 8004478:	4293      	cmp	r3, r2
 800447a:	f000 82ca 	beq.w	8004a12 <HAL_TIM_ConfigClockSource+0x6c2>
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004486:	f000 82c4 	beq.w	8004a12 <HAL_TIM_ConfigClockSource+0x6c2>
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	4a67      	ldr	r2, [pc, #412]	; (800462c <HAL_TIM_ConfigClockSource+0x2dc>)
 8004490:	4293      	cmp	r3, r2
 8004492:	f000 82be 	beq.w	8004a12 <HAL_TIM_ConfigClockSource+0x6c2>
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	4a65      	ldr	r2, [pc, #404]	; (8004630 <HAL_TIM_ConfigClockSource+0x2e0>)
 800449c:	4293      	cmp	r3, r2
 800449e:	f000 82b8 	beq.w	8004a12 <HAL_TIM_ConfigClockSource+0x6c2>
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	4a63      	ldr	r2, [pc, #396]	; (8004634 <HAL_TIM_ConfigClockSource+0x2e4>)
 80044a8:	4293      	cmp	r3, r2
 80044aa:	f000 82b2 	beq.w	8004a12 <HAL_TIM_ConfigClockSource+0x6c2>
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	4a61      	ldr	r2, [pc, #388]	; (8004638 <HAL_TIM_ConfigClockSource+0x2e8>)
 80044b4:	4293      	cmp	r3, r2
 80044b6:	f000 82ac 	beq.w	8004a12 <HAL_TIM_ConfigClockSource+0x6c2>
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	4a5f      	ldr	r2, [pc, #380]	; (800463c <HAL_TIM_ConfigClockSource+0x2ec>)
 80044c0:	4293      	cmp	r3, r2
 80044c2:	f000 82a6 	beq.w	8004a12 <HAL_TIM_ConfigClockSource+0x6c2>
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	4a5d      	ldr	r2, [pc, #372]	; (8004640 <HAL_TIM_ConfigClockSource+0x2f0>)
 80044cc:	4293      	cmp	r3, r2
 80044ce:	f000 82a0 	beq.w	8004a12 <HAL_TIM_ConfigClockSource+0x6c2>
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	4a5b      	ldr	r2, [pc, #364]	; (8004644 <HAL_TIM_ConfigClockSource+0x2f4>)
 80044d8:	4293      	cmp	r3, r2
 80044da:	f000 829a 	beq.w	8004a12 <HAL_TIM_ConfigClockSource+0x6c2>
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	4a59      	ldr	r2, [pc, #356]	; (8004648 <HAL_TIM_ConfigClockSource+0x2f8>)
 80044e4:	4293      	cmp	r3, r2
 80044e6:	f000 8294 	beq.w	8004a12 <HAL_TIM_ConfigClockSource+0x6c2>
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	4a57      	ldr	r2, [pc, #348]	; (800464c <HAL_TIM_ConfigClockSource+0x2fc>)
 80044f0:	4293      	cmp	r3, r2
 80044f2:	f000 828e 	beq.w	8004a12 <HAL_TIM_ConfigClockSource+0x6c2>
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	4a55      	ldr	r2, [pc, #340]	; (8004650 <HAL_TIM_ConfigClockSource+0x300>)
 80044fc:	4293      	cmp	r3, r2
 80044fe:	f000 8288 	beq.w	8004a12 <HAL_TIM_ConfigClockSource+0x6c2>
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	4a53      	ldr	r2, [pc, #332]	; (8004654 <HAL_TIM_ConfigClockSource+0x304>)
 8004508:	4293      	cmp	r3, r2
 800450a:	f000 8282 	beq.w	8004a12 <HAL_TIM_ConfigClockSource+0x6c2>
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	4a51      	ldr	r2, [pc, #324]	; (8004658 <HAL_TIM_ConfigClockSource+0x308>)
 8004514:	4293      	cmp	r3, r2
 8004516:	f000 827c 	beq.w	8004a12 <HAL_TIM_ConfigClockSource+0x6c2>
 800451a:	f241 41c3 	movw	r1, #5315	; 0x14c3
 800451e:	4841      	ldr	r0, [pc, #260]	; (8004624 <HAL_TIM_ConfigClockSource+0x2d4>)
 8004520:	f7fd fd45 	bl	8001fae <assert_failed>
      break;
 8004524:	e275      	b.n	8004a12 <HAL_TIM_ConfigClockSource+0x6c2>
    }

    case TIM_CLOCKSOURCE_ETRMODE1:
    {
      /* Check whether or not the timer instance supports external trigger input mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	4a3f      	ldr	r2, [pc, #252]	; (8004628 <HAL_TIM_ConfigClockSource+0x2d8>)
 800452c:	4293      	cmp	r3, r2
 800452e:	d027      	beq.n	8004580 <HAL_TIM_ConfigClockSource+0x230>
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004538:	d022      	beq.n	8004580 <HAL_TIM_ConfigClockSource+0x230>
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	4a3b      	ldr	r2, [pc, #236]	; (800462c <HAL_TIM_ConfigClockSource+0x2dc>)
 8004540:	4293      	cmp	r3, r2
 8004542:	d01d      	beq.n	8004580 <HAL_TIM_ConfigClockSource+0x230>
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	4a39      	ldr	r2, [pc, #228]	; (8004630 <HAL_TIM_ConfigClockSource+0x2e0>)
 800454a:	4293      	cmp	r3, r2
 800454c:	d018      	beq.n	8004580 <HAL_TIM_ConfigClockSource+0x230>
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	4a38      	ldr	r2, [pc, #224]	; (8004634 <HAL_TIM_ConfigClockSource+0x2e4>)
 8004554:	4293      	cmp	r3, r2
 8004556:	d013      	beq.n	8004580 <HAL_TIM_ConfigClockSource+0x230>
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	4a38      	ldr	r2, [pc, #224]	; (8004640 <HAL_TIM_ConfigClockSource+0x2f0>)
 800455e:	4293      	cmp	r3, r2
 8004560:	d00e      	beq.n	8004580 <HAL_TIM_ConfigClockSource+0x230>
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	4a37      	ldr	r2, [pc, #220]	; (8004644 <HAL_TIM_ConfigClockSource+0x2f4>)
 8004568:	4293      	cmp	r3, r2
 800456a:	d009      	beq.n	8004580 <HAL_TIM_ConfigClockSource+0x230>
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	4a37      	ldr	r2, [pc, #220]	; (8004650 <HAL_TIM_ConfigClockSource+0x300>)
 8004572:	4293      	cmp	r3, r2
 8004574:	d004      	beq.n	8004580 <HAL_TIM_ConfigClockSource+0x230>
 8004576:	f241 41ca 	movw	r1, #5322	; 0x14ca
 800457a:	482a      	ldr	r0, [pc, #168]	; (8004624 <HAL_TIM_ConfigClockSource+0x2d4>)
 800457c:	f7fd fd17 	bl	8001fae <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 8004580:	683b      	ldr	r3, [r7, #0]
 8004582:	689b      	ldr	r3, [r3, #8]
 8004584:	2b00      	cmp	r3, #0
 8004586:	d013      	beq.n	80045b0 <HAL_TIM_ConfigClockSource+0x260>
 8004588:	683b      	ldr	r3, [r7, #0]
 800458a:	689b      	ldr	r3, [r3, #8]
 800458c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004590:	d00e      	beq.n	80045b0 <HAL_TIM_ConfigClockSource+0x260>
 8004592:	683b      	ldr	r3, [r7, #0]
 8004594:	689b      	ldr	r3, [r3, #8]
 8004596:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800459a:	d009      	beq.n	80045b0 <HAL_TIM_ConfigClockSource+0x260>
 800459c:	683b      	ldr	r3, [r7, #0]
 800459e:	689b      	ldr	r3, [r3, #8]
 80045a0:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80045a4:	d004      	beq.n	80045b0 <HAL_TIM_ConfigClockSource+0x260>
 80045a6:	f241 41cd 	movw	r1, #5325	; 0x14cd
 80045aa:	481e      	ldr	r0, [pc, #120]	; (8004624 <HAL_TIM_ConfigClockSource+0x2d4>)
 80045ac:	f7fd fcff 	bl	8001fae <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 80045b0:	683b      	ldr	r3, [r7, #0]
 80045b2:	685b      	ldr	r3, [r3, #4]
 80045b4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80045b8:	d014      	beq.n	80045e4 <HAL_TIM_ConfigClockSource+0x294>
 80045ba:	683b      	ldr	r3, [r7, #0]
 80045bc:	685b      	ldr	r3, [r3, #4]
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d010      	beq.n	80045e4 <HAL_TIM_ConfigClockSource+0x294>
 80045c2:	683b      	ldr	r3, [r7, #0]
 80045c4:	685b      	ldr	r3, [r3, #4]
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d00c      	beq.n	80045e4 <HAL_TIM_ConfigClockSource+0x294>
 80045ca:	683b      	ldr	r3, [r7, #0]
 80045cc:	685b      	ldr	r3, [r3, #4]
 80045ce:	2b02      	cmp	r3, #2
 80045d0:	d008      	beq.n	80045e4 <HAL_TIM_ConfigClockSource+0x294>
 80045d2:	683b      	ldr	r3, [r7, #0]
 80045d4:	685b      	ldr	r3, [r3, #4]
 80045d6:	2b0a      	cmp	r3, #10
 80045d8:	d004      	beq.n	80045e4 <HAL_TIM_ConfigClockSource+0x294>
 80045da:	f241 41ce 	movw	r1, #5326	; 0x14ce
 80045de:	4811      	ldr	r0, [pc, #68]	; (8004624 <HAL_TIM_ConfigClockSource+0x2d4>)
 80045e0:	f7fd fce5 	bl	8001fae <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 80045e4:	683b      	ldr	r3, [r7, #0]
 80045e6:	68db      	ldr	r3, [r3, #12]
 80045e8:	2b0f      	cmp	r3, #15
 80045ea:	d904      	bls.n	80045f6 <HAL_TIM_ConfigClockSource+0x2a6>
 80045ec:	f241 41cf 	movw	r1, #5327	; 0x14cf
 80045f0:	480c      	ldr	r0, [pc, #48]	; (8004624 <HAL_TIM_ConfigClockSource+0x2d4>)
 80045f2:	f7fd fcdc 	bl	8001fae <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	6818      	ldr	r0, [r3, #0]
 80045fa:	683b      	ldr	r3, [r7, #0]
 80045fc:	6899      	ldr	r1, [r3, #8]
 80045fe:	683b      	ldr	r3, [r7, #0]
 8004600:	685a      	ldr	r2, [r3, #4]
 8004602:	683b      	ldr	r3, [r7, #0]
 8004604:	68db      	ldr	r3, [r3, #12]
 8004606:	f000 fb65 	bl	8004cd4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	689b      	ldr	r3, [r3, #8]
 8004610:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004612:	68bb      	ldr	r3, [r7, #8]
 8004614:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004618:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	68ba      	ldr	r2, [r7, #8]
 8004620:	609a      	str	r2, [r3, #8]
      break;
 8004622:	e1f7      	b.n	8004a14 <HAL_TIM_ConfigClockSource+0x6c4>
 8004624:	080088cc 	.word	0x080088cc
 8004628:	40010000 	.word	0x40010000
 800462c:	40000400 	.word	0x40000400
 8004630:	40000800 	.word	0x40000800
 8004634:	40000c00 	.word	0x40000c00
 8004638:	40001000 	.word	0x40001000
 800463c:	40001400 	.word	0x40001400
 8004640:	40010400 	.word	0x40010400
 8004644:	40014000 	.word	0x40014000
 8004648:	40014400 	.word	0x40014400
 800464c:	40014800 	.word	0x40014800
 8004650:	40001800 	.word	0x40001800
 8004654:	40001c00 	.word	0x40001c00
 8004658:	40002000 	.word	0x40002000
    }

    case TIM_CLOCKSOURCE_ETRMODE2:
    {
      /* Check whether or not the timer instance supports external trigger input mode 2 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	4a67      	ldr	r2, [pc, #412]	; (8004800 <HAL_TIM_ConfigClockSource+0x4b0>)
 8004662:	4293      	cmp	r3, r2
 8004664:	d01d      	beq.n	80046a2 <HAL_TIM_ConfigClockSource+0x352>
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800466e:	d018      	beq.n	80046a2 <HAL_TIM_ConfigClockSource+0x352>
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	4a63      	ldr	r2, [pc, #396]	; (8004804 <HAL_TIM_ConfigClockSource+0x4b4>)
 8004676:	4293      	cmp	r3, r2
 8004678:	d013      	beq.n	80046a2 <HAL_TIM_ConfigClockSource+0x352>
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	4a62      	ldr	r2, [pc, #392]	; (8004808 <HAL_TIM_ConfigClockSource+0x4b8>)
 8004680:	4293      	cmp	r3, r2
 8004682:	d00e      	beq.n	80046a2 <HAL_TIM_ConfigClockSource+0x352>
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	4a60      	ldr	r2, [pc, #384]	; (800480c <HAL_TIM_ConfigClockSource+0x4bc>)
 800468a:	4293      	cmp	r3, r2
 800468c:	d009      	beq.n	80046a2 <HAL_TIM_ConfigClockSource+0x352>
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	4a5f      	ldr	r2, [pc, #380]	; (8004810 <HAL_TIM_ConfigClockSource+0x4c0>)
 8004694:	4293      	cmp	r3, r2
 8004696:	d004      	beq.n	80046a2 <HAL_TIM_ConfigClockSource+0x352>
 8004698:	f241 41e2 	movw	r1, #5346	; 0x14e2
 800469c:	485d      	ldr	r0, [pc, #372]	; (8004814 <HAL_TIM_ConfigClockSource+0x4c4>)
 800469e:	f7fd fc86 	bl	8001fae <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 80046a2:	683b      	ldr	r3, [r7, #0]
 80046a4:	689b      	ldr	r3, [r3, #8]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d013      	beq.n	80046d2 <HAL_TIM_ConfigClockSource+0x382>
 80046aa:	683b      	ldr	r3, [r7, #0]
 80046ac:	689b      	ldr	r3, [r3, #8]
 80046ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80046b2:	d00e      	beq.n	80046d2 <HAL_TIM_ConfigClockSource+0x382>
 80046b4:	683b      	ldr	r3, [r7, #0]
 80046b6:	689b      	ldr	r3, [r3, #8]
 80046b8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80046bc:	d009      	beq.n	80046d2 <HAL_TIM_ConfigClockSource+0x382>
 80046be:	683b      	ldr	r3, [r7, #0]
 80046c0:	689b      	ldr	r3, [r3, #8]
 80046c2:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80046c6:	d004      	beq.n	80046d2 <HAL_TIM_ConfigClockSource+0x382>
 80046c8:	f241 41e5 	movw	r1, #5349	; 0x14e5
 80046cc:	4851      	ldr	r0, [pc, #324]	; (8004814 <HAL_TIM_ConfigClockSource+0x4c4>)
 80046ce:	f7fd fc6e 	bl	8001fae <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 80046d2:	683b      	ldr	r3, [r7, #0]
 80046d4:	685b      	ldr	r3, [r3, #4]
 80046d6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80046da:	d014      	beq.n	8004706 <HAL_TIM_ConfigClockSource+0x3b6>
 80046dc:	683b      	ldr	r3, [r7, #0]
 80046de:	685b      	ldr	r3, [r3, #4]
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d010      	beq.n	8004706 <HAL_TIM_ConfigClockSource+0x3b6>
 80046e4:	683b      	ldr	r3, [r7, #0]
 80046e6:	685b      	ldr	r3, [r3, #4]
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d00c      	beq.n	8004706 <HAL_TIM_ConfigClockSource+0x3b6>
 80046ec:	683b      	ldr	r3, [r7, #0]
 80046ee:	685b      	ldr	r3, [r3, #4]
 80046f0:	2b02      	cmp	r3, #2
 80046f2:	d008      	beq.n	8004706 <HAL_TIM_ConfigClockSource+0x3b6>
 80046f4:	683b      	ldr	r3, [r7, #0]
 80046f6:	685b      	ldr	r3, [r3, #4]
 80046f8:	2b0a      	cmp	r3, #10
 80046fa:	d004      	beq.n	8004706 <HAL_TIM_ConfigClockSource+0x3b6>
 80046fc:	f241 41e6 	movw	r1, #5350	; 0x14e6
 8004700:	4844      	ldr	r0, [pc, #272]	; (8004814 <HAL_TIM_ConfigClockSource+0x4c4>)
 8004702:	f7fd fc54 	bl	8001fae <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8004706:	683b      	ldr	r3, [r7, #0]
 8004708:	68db      	ldr	r3, [r3, #12]
 800470a:	2b0f      	cmp	r3, #15
 800470c:	d904      	bls.n	8004718 <HAL_TIM_ConfigClockSource+0x3c8>
 800470e:	f241 41e7 	movw	r1, #5351	; 0x14e7
 8004712:	4840      	ldr	r0, [pc, #256]	; (8004814 <HAL_TIM_ConfigClockSource+0x4c4>)
 8004714:	f7fd fc4b 	bl	8001fae <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	6818      	ldr	r0, [r3, #0]
 800471c:	683b      	ldr	r3, [r7, #0]
 800471e:	6899      	ldr	r1, [r3, #8]
 8004720:	683b      	ldr	r3, [r7, #0]
 8004722:	685a      	ldr	r2, [r3, #4]
 8004724:	683b      	ldr	r3, [r7, #0]
 8004726:	68db      	ldr	r3, [r3, #12]
 8004728:	f000 fad4 	bl	8004cd4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	689a      	ldr	r2, [r3, #8]
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800473a:	609a      	str	r2, [r3, #8]
      break;
 800473c:	e16a      	b.n	8004a14 <HAL_TIM_ConfigClockSource+0x6c4>
    }

    case TIM_CLOCKSOURCE_TI1:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	4a2f      	ldr	r2, [pc, #188]	; (8004800 <HAL_TIM_ConfigClockSource+0x4b0>)
 8004744:	4293      	cmp	r3, r2
 8004746:	d027      	beq.n	8004798 <HAL_TIM_ConfigClockSource+0x448>
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004750:	d022      	beq.n	8004798 <HAL_TIM_ConfigClockSource+0x448>
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	4a2b      	ldr	r2, [pc, #172]	; (8004804 <HAL_TIM_ConfigClockSource+0x4b4>)
 8004758:	4293      	cmp	r3, r2
 800475a:	d01d      	beq.n	8004798 <HAL_TIM_ConfigClockSource+0x448>
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	4a29      	ldr	r2, [pc, #164]	; (8004808 <HAL_TIM_ConfigClockSource+0x4b8>)
 8004762:	4293      	cmp	r3, r2
 8004764:	d018      	beq.n	8004798 <HAL_TIM_ConfigClockSource+0x448>
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	4a28      	ldr	r2, [pc, #160]	; (800480c <HAL_TIM_ConfigClockSource+0x4bc>)
 800476c:	4293      	cmp	r3, r2
 800476e:	d013      	beq.n	8004798 <HAL_TIM_ConfigClockSource+0x448>
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	4a26      	ldr	r2, [pc, #152]	; (8004810 <HAL_TIM_ConfigClockSource+0x4c0>)
 8004776:	4293      	cmp	r3, r2
 8004778:	d00e      	beq.n	8004798 <HAL_TIM_ConfigClockSource+0x448>
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	4a26      	ldr	r2, [pc, #152]	; (8004818 <HAL_TIM_ConfigClockSource+0x4c8>)
 8004780:	4293      	cmp	r3, r2
 8004782:	d009      	beq.n	8004798 <HAL_TIM_ConfigClockSource+0x448>
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	4a24      	ldr	r2, [pc, #144]	; (800481c <HAL_TIM_ConfigClockSource+0x4cc>)
 800478a:	4293      	cmp	r3, r2
 800478c:	d004      	beq.n	8004798 <HAL_TIM_ConfigClockSource+0x448>
 800478e:	f241 41f6 	movw	r1, #5366	; 0x14f6
 8004792:	4820      	ldr	r0, [pc, #128]	; (8004814 <HAL_TIM_ConfigClockSource+0x4c4>)
 8004794:	f7fd fc0b 	bl	8001fae <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8004798:	683b      	ldr	r3, [r7, #0]
 800479a:	685b      	ldr	r3, [r3, #4]
 800479c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80047a0:	d014      	beq.n	80047cc <HAL_TIM_ConfigClockSource+0x47c>
 80047a2:	683b      	ldr	r3, [r7, #0]
 80047a4:	685b      	ldr	r3, [r3, #4]
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d010      	beq.n	80047cc <HAL_TIM_ConfigClockSource+0x47c>
 80047aa:	683b      	ldr	r3, [r7, #0]
 80047ac:	685b      	ldr	r3, [r3, #4]
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d00c      	beq.n	80047cc <HAL_TIM_ConfigClockSource+0x47c>
 80047b2:	683b      	ldr	r3, [r7, #0]
 80047b4:	685b      	ldr	r3, [r3, #4]
 80047b6:	2b02      	cmp	r3, #2
 80047b8:	d008      	beq.n	80047cc <HAL_TIM_ConfigClockSource+0x47c>
 80047ba:	683b      	ldr	r3, [r7, #0]
 80047bc:	685b      	ldr	r3, [r3, #4]
 80047be:	2b0a      	cmp	r3, #10
 80047c0:	d004      	beq.n	80047cc <HAL_TIM_ConfigClockSource+0x47c>
 80047c2:	f241 41f9 	movw	r1, #5369	; 0x14f9
 80047c6:	4813      	ldr	r0, [pc, #76]	; (8004814 <HAL_TIM_ConfigClockSource+0x4c4>)
 80047c8:	f7fd fbf1 	bl	8001fae <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 80047cc:	683b      	ldr	r3, [r7, #0]
 80047ce:	68db      	ldr	r3, [r3, #12]
 80047d0:	2b0f      	cmp	r3, #15
 80047d2:	d904      	bls.n	80047de <HAL_TIM_ConfigClockSource+0x48e>
 80047d4:	f241 41fa 	movw	r1, #5370	; 0x14fa
 80047d8:	480e      	ldr	r0, [pc, #56]	; (8004814 <HAL_TIM_ConfigClockSource+0x4c4>)
 80047da:	f7fd fbe8 	bl	8001fae <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	6818      	ldr	r0, [r3, #0]
 80047e2:	683b      	ldr	r3, [r7, #0]
 80047e4:	6859      	ldr	r1, [r3, #4]
 80047e6:	683b      	ldr	r3, [r7, #0]
 80047e8:	68db      	ldr	r3, [r3, #12]
 80047ea:	461a      	mov	r2, r3
 80047ec:	f000 f9f8 	bl	8004be0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	2150      	movs	r1, #80	; 0x50
 80047f6:	4618      	mov	r0, r3
 80047f8:	f000 fa51 	bl	8004c9e <TIM_ITRx_SetConfig>
      break;
 80047fc:	e10a      	b.n	8004a14 <HAL_TIM_ConfigClockSource+0x6c4>
 80047fe:	bf00      	nop
 8004800:	40010000 	.word	0x40010000
 8004804:	40000400 	.word	0x40000400
 8004808:	40000800 	.word	0x40000800
 800480c:	40000c00 	.word	0x40000c00
 8004810:	40010400 	.word	0x40010400
 8004814:	080088cc 	.word	0x080088cc
 8004818:	40014000 	.word	0x40014000
 800481c:	40001800 	.word	0x40001800
    }

    case TIM_CLOCKSOURCE_TI2:
    {
      /* Check whether or not the timer instance supports external clock mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	4a82      	ldr	r2, [pc, #520]	; (8004a30 <HAL_TIM_ConfigClockSource+0x6e0>)
 8004826:	4293      	cmp	r3, r2
 8004828:	d027      	beq.n	800487a <HAL_TIM_ConfigClockSource+0x52a>
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004832:	d022      	beq.n	800487a <HAL_TIM_ConfigClockSource+0x52a>
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	4a7e      	ldr	r2, [pc, #504]	; (8004a34 <HAL_TIM_ConfigClockSource+0x6e4>)
 800483a:	4293      	cmp	r3, r2
 800483c:	d01d      	beq.n	800487a <HAL_TIM_ConfigClockSource+0x52a>
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	4a7d      	ldr	r2, [pc, #500]	; (8004a38 <HAL_TIM_ConfigClockSource+0x6e8>)
 8004844:	4293      	cmp	r3, r2
 8004846:	d018      	beq.n	800487a <HAL_TIM_ConfigClockSource+0x52a>
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	4a7b      	ldr	r2, [pc, #492]	; (8004a3c <HAL_TIM_ConfigClockSource+0x6ec>)
 800484e:	4293      	cmp	r3, r2
 8004850:	d013      	beq.n	800487a <HAL_TIM_ConfigClockSource+0x52a>
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	4a7a      	ldr	r2, [pc, #488]	; (8004a40 <HAL_TIM_ConfigClockSource+0x6f0>)
 8004858:	4293      	cmp	r3, r2
 800485a:	d00e      	beq.n	800487a <HAL_TIM_ConfigClockSource+0x52a>
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	4a78      	ldr	r2, [pc, #480]	; (8004a44 <HAL_TIM_ConfigClockSource+0x6f4>)
 8004862:	4293      	cmp	r3, r2
 8004864:	d009      	beq.n	800487a <HAL_TIM_ConfigClockSource+0x52a>
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	4a77      	ldr	r2, [pc, #476]	; (8004a48 <HAL_TIM_ConfigClockSource+0x6f8>)
 800486c:	4293      	cmp	r3, r2
 800486e:	d004      	beq.n	800487a <HAL_TIM_ConfigClockSource+0x52a>
 8004870:	f241 5106 	movw	r1, #5382	; 0x1506
 8004874:	4875      	ldr	r0, [pc, #468]	; (8004a4c <HAL_TIM_ConfigClockSource+0x6fc>)
 8004876:	f7fd fb9a 	bl	8001fae <assert_failed>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800487a:	683b      	ldr	r3, [r7, #0]
 800487c:	685b      	ldr	r3, [r3, #4]
 800487e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004882:	d014      	beq.n	80048ae <HAL_TIM_ConfigClockSource+0x55e>
 8004884:	683b      	ldr	r3, [r7, #0]
 8004886:	685b      	ldr	r3, [r3, #4]
 8004888:	2b00      	cmp	r3, #0
 800488a:	d010      	beq.n	80048ae <HAL_TIM_ConfigClockSource+0x55e>
 800488c:	683b      	ldr	r3, [r7, #0]
 800488e:	685b      	ldr	r3, [r3, #4]
 8004890:	2b00      	cmp	r3, #0
 8004892:	d00c      	beq.n	80048ae <HAL_TIM_ConfigClockSource+0x55e>
 8004894:	683b      	ldr	r3, [r7, #0]
 8004896:	685b      	ldr	r3, [r3, #4]
 8004898:	2b02      	cmp	r3, #2
 800489a:	d008      	beq.n	80048ae <HAL_TIM_ConfigClockSource+0x55e>
 800489c:	683b      	ldr	r3, [r7, #0]
 800489e:	685b      	ldr	r3, [r3, #4]
 80048a0:	2b0a      	cmp	r3, #10
 80048a2:	d004      	beq.n	80048ae <HAL_TIM_ConfigClockSource+0x55e>
 80048a4:	f241 5109 	movw	r1, #5385	; 0x1509
 80048a8:	4868      	ldr	r0, [pc, #416]	; (8004a4c <HAL_TIM_ConfigClockSource+0x6fc>)
 80048aa:	f7fd fb80 	bl	8001fae <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 80048ae:	683b      	ldr	r3, [r7, #0]
 80048b0:	68db      	ldr	r3, [r3, #12]
 80048b2:	2b0f      	cmp	r3, #15
 80048b4:	d904      	bls.n	80048c0 <HAL_TIM_ConfigClockSource+0x570>
 80048b6:	f241 510a 	movw	r1, #5386	; 0x150a
 80048ba:	4864      	ldr	r0, [pc, #400]	; (8004a4c <HAL_TIM_ConfigClockSource+0x6fc>)
 80048bc:	f7fd fb77 	bl	8001fae <assert_failed>

      TIM_TI2_ConfigInputStage(htim->Instance,
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	6818      	ldr	r0, [r3, #0]
 80048c4:	683b      	ldr	r3, [r7, #0]
 80048c6:	6859      	ldr	r1, [r3, #4]
 80048c8:	683b      	ldr	r3, [r7, #0]
 80048ca:	68db      	ldr	r3, [r3, #12]
 80048cc:	461a      	mov	r2, r3
 80048ce:	f000 f9b6 	bl	8004c3e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	2160      	movs	r1, #96	; 0x60
 80048d8:	4618      	mov	r0, r3
 80048da:	f000 f9e0 	bl	8004c9e <TIM_ITRx_SetConfig>
      break;
 80048de:	e099      	b.n	8004a14 <HAL_TIM_ConfigClockSource+0x6c4>
    }

    case TIM_CLOCKSOURCE_TI1ED:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	4a52      	ldr	r2, [pc, #328]	; (8004a30 <HAL_TIM_ConfigClockSource+0x6e0>)
 80048e6:	4293      	cmp	r3, r2
 80048e8:	d027      	beq.n	800493a <HAL_TIM_ConfigClockSource+0x5ea>
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80048f2:	d022      	beq.n	800493a <HAL_TIM_ConfigClockSource+0x5ea>
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	4a4e      	ldr	r2, [pc, #312]	; (8004a34 <HAL_TIM_ConfigClockSource+0x6e4>)
 80048fa:	4293      	cmp	r3, r2
 80048fc:	d01d      	beq.n	800493a <HAL_TIM_ConfigClockSource+0x5ea>
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	4a4d      	ldr	r2, [pc, #308]	; (8004a38 <HAL_TIM_ConfigClockSource+0x6e8>)
 8004904:	4293      	cmp	r3, r2
 8004906:	d018      	beq.n	800493a <HAL_TIM_ConfigClockSource+0x5ea>
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	4a4b      	ldr	r2, [pc, #300]	; (8004a3c <HAL_TIM_ConfigClockSource+0x6ec>)
 800490e:	4293      	cmp	r3, r2
 8004910:	d013      	beq.n	800493a <HAL_TIM_ConfigClockSource+0x5ea>
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	4a4a      	ldr	r2, [pc, #296]	; (8004a40 <HAL_TIM_ConfigClockSource+0x6f0>)
 8004918:	4293      	cmp	r3, r2
 800491a:	d00e      	beq.n	800493a <HAL_TIM_ConfigClockSource+0x5ea>
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	4a48      	ldr	r2, [pc, #288]	; (8004a44 <HAL_TIM_ConfigClockSource+0x6f4>)
 8004922:	4293      	cmp	r3, r2
 8004924:	d009      	beq.n	800493a <HAL_TIM_ConfigClockSource+0x5ea>
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	4a47      	ldr	r2, [pc, #284]	; (8004a48 <HAL_TIM_ConfigClockSource+0x6f8>)
 800492c:	4293      	cmp	r3, r2
 800492e:	d004      	beq.n	800493a <HAL_TIM_ConfigClockSource+0x5ea>
 8004930:	f241 5116 	movw	r1, #5398	; 0x1516
 8004934:	4845      	ldr	r0, [pc, #276]	; (8004a4c <HAL_TIM_ConfigClockSource+0x6fc>)
 8004936:	f7fd fb3a 	bl	8001fae <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	685b      	ldr	r3, [r3, #4]
 800493e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004942:	d014      	beq.n	800496e <HAL_TIM_ConfigClockSource+0x61e>
 8004944:	683b      	ldr	r3, [r7, #0]
 8004946:	685b      	ldr	r3, [r3, #4]
 8004948:	2b00      	cmp	r3, #0
 800494a:	d010      	beq.n	800496e <HAL_TIM_ConfigClockSource+0x61e>
 800494c:	683b      	ldr	r3, [r7, #0]
 800494e:	685b      	ldr	r3, [r3, #4]
 8004950:	2b00      	cmp	r3, #0
 8004952:	d00c      	beq.n	800496e <HAL_TIM_ConfigClockSource+0x61e>
 8004954:	683b      	ldr	r3, [r7, #0]
 8004956:	685b      	ldr	r3, [r3, #4]
 8004958:	2b02      	cmp	r3, #2
 800495a:	d008      	beq.n	800496e <HAL_TIM_ConfigClockSource+0x61e>
 800495c:	683b      	ldr	r3, [r7, #0]
 800495e:	685b      	ldr	r3, [r3, #4]
 8004960:	2b0a      	cmp	r3, #10
 8004962:	d004      	beq.n	800496e <HAL_TIM_ConfigClockSource+0x61e>
 8004964:	f241 5119 	movw	r1, #5401	; 0x1519
 8004968:	4838      	ldr	r0, [pc, #224]	; (8004a4c <HAL_TIM_ConfigClockSource+0x6fc>)
 800496a:	f7fd fb20 	bl	8001fae <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800496e:	683b      	ldr	r3, [r7, #0]
 8004970:	68db      	ldr	r3, [r3, #12]
 8004972:	2b0f      	cmp	r3, #15
 8004974:	d904      	bls.n	8004980 <HAL_TIM_ConfigClockSource+0x630>
 8004976:	f241 511a 	movw	r1, #5402	; 0x151a
 800497a:	4834      	ldr	r0, [pc, #208]	; (8004a4c <HAL_TIM_ConfigClockSource+0x6fc>)
 800497c:	f7fd fb17 	bl	8001fae <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	6818      	ldr	r0, [r3, #0]
 8004984:	683b      	ldr	r3, [r7, #0]
 8004986:	6859      	ldr	r1, [r3, #4]
 8004988:	683b      	ldr	r3, [r7, #0]
 800498a:	68db      	ldr	r3, [r3, #12]
 800498c:	461a      	mov	r2, r3
 800498e:	f000 f927 	bl	8004be0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	2140      	movs	r1, #64	; 0x40
 8004998:	4618      	mov	r0, r3
 800499a:	f000 f980 	bl	8004c9e <TIM_ITRx_SetConfig>
      break;
 800499e:	e039      	b.n	8004a14 <HAL_TIM_ConfigClockSource+0x6c4>
    case TIM_CLOCKSOURCE_ITR1:
    case TIM_CLOCKSOURCE_ITR2:
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	4a22      	ldr	r2, [pc, #136]	; (8004a30 <HAL_TIM_ConfigClockSource+0x6e0>)
 80049a6:	4293      	cmp	r3, r2
 80049a8:	d027      	beq.n	80049fa <HAL_TIM_ConfigClockSource+0x6aa>
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80049b2:	d022      	beq.n	80049fa <HAL_TIM_ConfigClockSource+0x6aa>
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	4a1e      	ldr	r2, [pc, #120]	; (8004a34 <HAL_TIM_ConfigClockSource+0x6e4>)
 80049ba:	4293      	cmp	r3, r2
 80049bc:	d01d      	beq.n	80049fa <HAL_TIM_ConfigClockSource+0x6aa>
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	4a1d      	ldr	r2, [pc, #116]	; (8004a38 <HAL_TIM_ConfigClockSource+0x6e8>)
 80049c4:	4293      	cmp	r3, r2
 80049c6:	d018      	beq.n	80049fa <HAL_TIM_ConfigClockSource+0x6aa>
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	4a1b      	ldr	r2, [pc, #108]	; (8004a3c <HAL_TIM_ConfigClockSource+0x6ec>)
 80049ce:	4293      	cmp	r3, r2
 80049d0:	d013      	beq.n	80049fa <HAL_TIM_ConfigClockSource+0x6aa>
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	4a1a      	ldr	r2, [pc, #104]	; (8004a40 <HAL_TIM_ConfigClockSource+0x6f0>)
 80049d8:	4293      	cmp	r3, r2
 80049da:	d00e      	beq.n	80049fa <HAL_TIM_ConfigClockSource+0x6aa>
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	4a18      	ldr	r2, [pc, #96]	; (8004a44 <HAL_TIM_ConfigClockSource+0x6f4>)
 80049e2:	4293      	cmp	r3, r2
 80049e4:	d009      	beq.n	80049fa <HAL_TIM_ConfigClockSource+0x6aa>
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	4a17      	ldr	r2, [pc, #92]	; (8004a48 <HAL_TIM_ConfigClockSource+0x6f8>)
 80049ec:	4293      	cmp	r3, r2
 80049ee:	d004      	beq.n	80049fa <HAL_TIM_ConfigClockSource+0x6aa>
 80049f0:	f241 5129 	movw	r1, #5417	; 0x1529
 80049f4:	4815      	ldr	r0, [pc, #84]	; (8004a4c <HAL_TIM_ConfigClockSource+0x6fc>)
 80049f6:	f7fd fada 	bl	8001fae <assert_failed>

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681a      	ldr	r2, [r3, #0]
 80049fe:	683b      	ldr	r3, [r7, #0]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	4619      	mov	r1, r3
 8004a04:	4610      	mov	r0, r2
 8004a06:	f000 f94a 	bl	8004c9e <TIM_ITRx_SetConfig>
      break;
 8004a0a:	e003      	b.n	8004a14 <HAL_TIM_ConfigClockSource+0x6c4>
    }

    default:
      status = HAL_ERROR;
 8004a0c:	2301      	movs	r3, #1
 8004a0e:	73fb      	strb	r3, [r7, #15]
      break;
 8004a10:	e000      	b.n	8004a14 <HAL_TIM_ConfigClockSource+0x6c4>
      break;
 8004a12:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	2201      	movs	r2, #1
 8004a18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2200      	movs	r2, #0
 8004a20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004a24:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a26:	4618      	mov	r0, r3
 8004a28:	3710      	adds	r7, #16
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	bd80      	pop	{r7, pc}
 8004a2e:	bf00      	nop
 8004a30:	40010000 	.word	0x40010000
 8004a34:	40000400 	.word	0x40000400
 8004a38:	40000800 	.word	0x40000800
 8004a3c:	40000c00 	.word	0x40000c00
 8004a40:	40010400 	.word	0x40010400
 8004a44:	40014000 	.word	0x40014000
 8004a48:	40001800 	.word	0x40001800
 8004a4c:	080088cc 	.word	0x080088cc

08004a50 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004a50:	b480      	push	{r7}
 8004a52:	b083      	sub	sp, #12
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004a58:	bf00      	nop
 8004a5a:	370c      	adds	r7, #12
 8004a5c:	46bd      	mov	sp, r7
 8004a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a62:	4770      	bx	lr

08004a64 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004a64:	b480      	push	{r7}
 8004a66:	b083      	sub	sp, #12
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004a6c:	bf00      	nop
 8004a6e:	370c      	adds	r7, #12
 8004a70:	46bd      	mov	sp, r7
 8004a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a76:	4770      	bx	lr

08004a78 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004a78:	b480      	push	{r7}
 8004a7a:	b083      	sub	sp, #12
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004a80:	bf00      	nop
 8004a82:	370c      	adds	r7, #12
 8004a84:	46bd      	mov	sp, r7
 8004a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a8a:	4770      	bx	lr

08004a8c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004a8c:	b480      	push	{r7}
 8004a8e:	b083      	sub	sp, #12
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004a94:	bf00      	nop
 8004a96:	370c      	adds	r7, #12
 8004a98:	46bd      	mov	sp, r7
 8004a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a9e:	4770      	bx	lr

08004aa0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004aa0:	b480      	push	{r7}
 8004aa2:	b085      	sub	sp, #20
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	6078      	str	r0, [r7, #4]
 8004aa8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	4a40      	ldr	r2, [pc, #256]	; (8004bb4 <TIM_Base_SetConfig+0x114>)
 8004ab4:	4293      	cmp	r3, r2
 8004ab6:	d013      	beq.n	8004ae0 <TIM_Base_SetConfig+0x40>
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004abe:	d00f      	beq.n	8004ae0 <TIM_Base_SetConfig+0x40>
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	4a3d      	ldr	r2, [pc, #244]	; (8004bb8 <TIM_Base_SetConfig+0x118>)
 8004ac4:	4293      	cmp	r3, r2
 8004ac6:	d00b      	beq.n	8004ae0 <TIM_Base_SetConfig+0x40>
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	4a3c      	ldr	r2, [pc, #240]	; (8004bbc <TIM_Base_SetConfig+0x11c>)
 8004acc:	4293      	cmp	r3, r2
 8004ace:	d007      	beq.n	8004ae0 <TIM_Base_SetConfig+0x40>
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	4a3b      	ldr	r2, [pc, #236]	; (8004bc0 <TIM_Base_SetConfig+0x120>)
 8004ad4:	4293      	cmp	r3, r2
 8004ad6:	d003      	beq.n	8004ae0 <TIM_Base_SetConfig+0x40>
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	4a3a      	ldr	r2, [pc, #232]	; (8004bc4 <TIM_Base_SetConfig+0x124>)
 8004adc:	4293      	cmp	r3, r2
 8004ade:	d108      	bne.n	8004af2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ae6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004ae8:	683b      	ldr	r3, [r7, #0]
 8004aea:	685b      	ldr	r3, [r3, #4]
 8004aec:	68fa      	ldr	r2, [r7, #12]
 8004aee:	4313      	orrs	r3, r2
 8004af0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	4a2f      	ldr	r2, [pc, #188]	; (8004bb4 <TIM_Base_SetConfig+0x114>)
 8004af6:	4293      	cmp	r3, r2
 8004af8:	d02b      	beq.n	8004b52 <TIM_Base_SetConfig+0xb2>
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b00:	d027      	beq.n	8004b52 <TIM_Base_SetConfig+0xb2>
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	4a2c      	ldr	r2, [pc, #176]	; (8004bb8 <TIM_Base_SetConfig+0x118>)
 8004b06:	4293      	cmp	r3, r2
 8004b08:	d023      	beq.n	8004b52 <TIM_Base_SetConfig+0xb2>
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	4a2b      	ldr	r2, [pc, #172]	; (8004bbc <TIM_Base_SetConfig+0x11c>)
 8004b0e:	4293      	cmp	r3, r2
 8004b10:	d01f      	beq.n	8004b52 <TIM_Base_SetConfig+0xb2>
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	4a2a      	ldr	r2, [pc, #168]	; (8004bc0 <TIM_Base_SetConfig+0x120>)
 8004b16:	4293      	cmp	r3, r2
 8004b18:	d01b      	beq.n	8004b52 <TIM_Base_SetConfig+0xb2>
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	4a29      	ldr	r2, [pc, #164]	; (8004bc4 <TIM_Base_SetConfig+0x124>)
 8004b1e:	4293      	cmp	r3, r2
 8004b20:	d017      	beq.n	8004b52 <TIM_Base_SetConfig+0xb2>
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	4a28      	ldr	r2, [pc, #160]	; (8004bc8 <TIM_Base_SetConfig+0x128>)
 8004b26:	4293      	cmp	r3, r2
 8004b28:	d013      	beq.n	8004b52 <TIM_Base_SetConfig+0xb2>
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	4a27      	ldr	r2, [pc, #156]	; (8004bcc <TIM_Base_SetConfig+0x12c>)
 8004b2e:	4293      	cmp	r3, r2
 8004b30:	d00f      	beq.n	8004b52 <TIM_Base_SetConfig+0xb2>
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	4a26      	ldr	r2, [pc, #152]	; (8004bd0 <TIM_Base_SetConfig+0x130>)
 8004b36:	4293      	cmp	r3, r2
 8004b38:	d00b      	beq.n	8004b52 <TIM_Base_SetConfig+0xb2>
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	4a25      	ldr	r2, [pc, #148]	; (8004bd4 <TIM_Base_SetConfig+0x134>)
 8004b3e:	4293      	cmp	r3, r2
 8004b40:	d007      	beq.n	8004b52 <TIM_Base_SetConfig+0xb2>
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	4a24      	ldr	r2, [pc, #144]	; (8004bd8 <TIM_Base_SetConfig+0x138>)
 8004b46:	4293      	cmp	r3, r2
 8004b48:	d003      	beq.n	8004b52 <TIM_Base_SetConfig+0xb2>
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	4a23      	ldr	r2, [pc, #140]	; (8004bdc <TIM_Base_SetConfig+0x13c>)
 8004b4e:	4293      	cmp	r3, r2
 8004b50:	d108      	bne.n	8004b64 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b58:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	68db      	ldr	r3, [r3, #12]
 8004b5e:	68fa      	ldr	r2, [r7, #12]
 8004b60:	4313      	orrs	r3, r2
 8004b62:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004b6a:	683b      	ldr	r3, [r7, #0]
 8004b6c:	695b      	ldr	r3, [r3, #20]
 8004b6e:	4313      	orrs	r3, r2
 8004b70:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	68fa      	ldr	r2, [r7, #12]
 8004b76:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004b78:	683b      	ldr	r3, [r7, #0]
 8004b7a:	689a      	ldr	r2, [r3, #8]
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004b80:	683b      	ldr	r3, [r7, #0]
 8004b82:	681a      	ldr	r2, [r3, #0]
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	4a0a      	ldr	r2, [pc, #40]	; (8004bb4 <TIM_Base_SetConfig+0x114>)
 8004b8c:	4293      	cmp	r3, r2
 8004b8e:	d003      	beq.n	8004b98 <TIM_Base_SetConfig+0xf8>
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	4a0c      	ldr	r2, [pc, #48]	; (8004bc4 <TIM_Base_SetConfig+0x124>)
 8004b94:	4293      	cmp	r3, r2
 8004b96:	d103      	bne.n	8004ba0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004b98:	683b      	ldr	r3, [r7, #0]
 8004b9a:	691a      	ldr	r2, [r3, #16]
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2201      	movs	r2, #1
 8004ba4:	615a      	str	r2, [r3, #20]
}
 8004ba6:	bf00      	nop
 8004ba8:	3714      	adds	r7, #20
 8004baa:	46bd      	mov	sp, r7
 8004bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb0:	4770      	bx	lr
 8004bb2:	bf00      	nop
 8004bb4:	40010000 	.word	0x40010000
 8004bb8:	40000400 	.word	0x40000400
 8004bbc:	40000800 	.word	0x40000800
 8004bc0:	40000c00 	.word	0x40000c00
 8004bc4:	40010400 	.word	0x40010400
 8004bc8:	40014000 	.word	0x40014000
 8004bcc:	40014400 	.word	0x40014400
 8004bd0:	40014800 	.word	0x40014800
 8004bd4:	40001800 	.word	0x40001800
 8004bd8:	40001c00 	.word	0x40001c00
 8004bdc:	40002000 	.word	0x40002000

08004be0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004be0:	b480      	push	{r7}
 8004be2:	b087      	sub	sp, #28
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	60f8      	str	r0, [r7, #12]
 8004be8:	60b9      	str	r1, [r7, #8]
 8004bea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	6a1b      	ldr	r3, [r3, #32]
 8004bf0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	6a1b      	ldr	r3, [r3, #32]
 8004bf6:	f023 0201 	bic.w	r2, r3, #1
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	699b      	ldr	r3, [r3, #24]
 8004c02:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004c04:	693b      	ldr	r3, [r7, #16]
 8004c06:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004c0a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	011b      	lsls	r3, r3, #4
 8004c10:	693a      	ldr	r2, [r7, #16]
 8004c12:	4313      	orrs	r3, r2
 8004c14:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004c16:	697b      	ldr	r3, [r7, #20]
 8004c18:	f023 030a 	bic.w	r3, r3, #10
 8004c1c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004c1e:	697a      	ldr	r2, [r7, #20]
 8004c20:	68bb      	ldr	r3, [r7, #8]
 8004c22:	4313      	orrs	r3, r2
 8004c24:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	693a      	ldr	r2, [r7, #16]
 8004c2a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	697a      	ldr	r2, [r7, #20]
 8004c30:	621a      	str	r2, [r3, #32]
}
 8004c32:	bf00      	nop
 8004c34:	371c      	adds	r7, #28
 8004c36:	46bd      	mov	sp, r7
 8004c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c3c:	4770      	bx	lr

08004c3e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004c3e:	b480      	push	{r7}
 8004c40:	b087      	sub	sp, #28
 8004c42:	af00      	add	r7, sp, #0
 8004c44:	60f8      	str	r0, [r7, #12]
 8004c46:	60b9      	str	r1, [r7, #8]
 8004c48:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	6a1b      	ldr	r3, [r3, #32]
 8004c4e:	f023 0210 	bic.w	r2, r3, #16
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	699b      	ldr	r3, [r3, #24]
 8004c5a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	6a1b      	ldr	r3, [r3, #32]
 8004c60:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004c62:	697b      	ldr	r3, [r7, #20]
 8004c64:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004c68:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	031b      	lsls	r3, r3, #12
 8004c6e:	697a      	ldr	r2, [r7, #20]
 8004c70:	4313      	orrs	r3, r2
 8004c72:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004c74:	693b      	ldr	r3, [r7, #16]
 8004c76:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004c7a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004c7c:	68bb      	ldr	r3, [r7, #8]
 8004c7e:	011b      	lsls	r3, r3, #4
 8004c80:	693a      	ldr	r2, [r7, #16]
 8004c82:	4313      	orrs	r3, r2
 8004c84:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	697a      	ldr	r2, [r7, #20]
 8004c8a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	693a      	ldr	r2, [r7, #16]
 8004c90:	621a      	str	r2, [r3, #32]
}
 8004c92:	bf00      	nop
 8004c94:	371c      	adds	r7, #28
 8004c96:	46bd      	mov	sp, r7
 8004c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c9c:	4770      	bx	lr

08004c9e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004c9e:	b480      	push	{r7}
 8004ca0:	b085      	sub	sp, #20
 8004ca2:	af00      	add	r7, sp, #0
 8004ca4:	6078      	str	r0, [r7, #4]
 8004ca6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	689b      	ldr	r3, [r3, #8]
 8004cac:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004cb4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004cb6:	683a      	ldr	r2, [r7, #0]
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	4313      	orrs	r3, r2
 8004cbc:	f043 0307 	orr.w	r3, r3, #7
 8004cc0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	68fa      	ldr	r2, [r7, #12]
 8004cc6:	609a      	str	r2, [r3, #8]
}
 8004cc8:	bf00      	nop
 8004cca:	3714      	adds	r7, #20
 8004ccc:	46bd      	mov	sp, r7
 8004cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd2:	4770      	bx	lr

08004cd4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004cd4:	b480      	push	{r7}
 8004cd6:	b087      	sub	sp, #28
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	60f8      	str	r0, [r7, #12]
 8004cdc:	60b9      	str	r1, [r7, #8]
 8004cde:	607a      	str	r2, [r7, #4]
 8004ce0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	689b      	ldr	r3, [r3, #8]
 8004ce6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ce8:	697b      	ldr	r3, [r7, #20]
 8004cea:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004cee:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004cf0:	683b      	ldr	r3, [r7, #0]
 8004cf2:	021a      	lsls	r2, r3, #8
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	431a      	orrs	r2, r3
 8004cf8:	68bb      	ldr	r3, [r7, #8]
 8004cfa:	4313      	orrs	r3, r2
 8004cfc:	697a      	ldr	r2, [r7, #20]
 8004cfe:	4313      	orrs	r3, r2
 8004d00:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	697a      	ldr	r2, [r7, #20]
 8004d06:	609a      	str	r2, [r3, #8]
}
 8004d08:	bf00      	nop
 8004d0a:	371c      	adds	r7, #28
 8004d0c:	46bd      	mov	sp, r7
 8004d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d12:	4770      	bx	lr

08004d14 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004d14:	b580      	push	{r7, lr}
 8004d16:	b084      	sub	sp, #16
 8004d18:	af00      	add	r7, sp, #0
 8004d1a:	6078      	str	r0, [r7, #4]
 8004d1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	4a61      	ldr	r2, [pc, #388]	; (8004ea8 <HAL_TIMEx_MasterConfigSynchronization+0x194>)
 8004d24:	4293      	cmp	r3, r2
 8004d26:	d027      	beq.n	8004d78 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d30:	d022      	beq.n	8004d78 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	4a5d      	ldr	r2, [pc, #372]	; (8004eac <HAL_TIMEx_MasterConfigSynchronization+0x198>)
 8004d38:	4293      	cmp	r3, r2
 8004d3a:	d01d      	beq.n	8004d78 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	4a5b      	ldr	r2, [pc, #364]	; (8004eb0 <HAL_TIMEx_MasterConfigSynchronization+0x19c>)
 8004d42:	4293      	cmp	r3, r2
 8004d44:	d018      	beq.n	8004d78 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	4a5a      	ldr	r2, [pc, #360]	; (8004eb4 <HAL_TIMEx_MasterConfigSynchronization+0x1a0>)
 8004d4c:	4293      	cmp	r3, r2
 8004d4e:	d013      	beq.n	8004d78 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	4a58      	ldr	r2, [pc, #352]	; (8004eb8 <HAL_TIMEx_MasterConfigSynchronization+0x1a4>)
 8004d56:	4293      	cmp	r3, r2
 8004d58:	d00e      	beq.n	8004d78 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	4a57      	ldr	r2, [pc, #348]	; (8004ebc <HAL_TIMEx_MasterConfigSynchronization+0x1a8>)
 8004d60:	4293      	cmp	r3, r2
 8004d62:	d009      	beq.n	8004d78 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	4a55      	ldr	r2, [pc, #340]	; (8004ec0 <HAL_TIMEx_MasterConfigSynchronization+0x1ac>)
 8004d6a:	4293      	cmp	r3, r2
 8004d6c:	d004      	beq.n	8004d78 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8004d6e:	f240 71b1 	movw	r1, #1969	; 0x7b1
 8004d72:	4854      	ldr	r0, [pc, #336]	; (8004ec4 <HAL_TIMEx_MasterConfigSynchronization+0x1b0>)
 8004d74:	f7fd f91b 	bl	8001fae <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 8004d78:	683b      	ldr	r3, [r7, #0]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d020      	beq.n	8004dc2 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8004d80:	683b      	ldr	r3, [r7, #0]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	2b10      	cmp	r3, #16
 8004d86:	d01c      	beq.n	8004dc2 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	2b20      	cmp	r3, #32
 8004d8e:	d018      	beq.n	8004dc2 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8004d90:	683b      	ldr	r3, [r7, #0]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	2b30      	cmp	r3, #48	; 0x30
 8004d96:	d014      	beq.n	8004dc2 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8004d98:	683b      	ldr	r3, [r7, #0]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	2b40      	cmp	r3, #64	; 0x40
 8004d9e:	d010      	beq.n	8004dc2 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8004da0:	683b      	ldr	r3, [r7, #0]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	2b50      	cmp	r3, #80	; 0x50
 8004da6:	d00c      	beq.n	8004dc2 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8004da8:	683b      	ldr	r3, [r7, #0]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	2b60      	cmp	r3, #96	; 0x60
 8004dae:	d008      	beq.n	8004dc2 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8004db0:	683b      	ldr	r3, [r7, #0]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	2b70      	cmp	r3, #112	; 0x70
 8004db6:	d004      	beq.n	8004dc2 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8004db8:	f240 71b2 	movw	r1, #1970	; 0x7b2
 8004dbc:	4841      	ldr	r0, [pc, #260]	; (8004ec4 <HAL_TIMEx_MasterConfigSynchronization+0x1b0>)
 8004dbe:	f7fd f8f6 	bl	8001fae <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 8004dc2:	683b      	ldr	r3, [r7, #0]
 8004dc4:	685b      	ldr	r3, [r3, #4]
 8004dc6:	2b80      	cmp	r3, #128	; 0x80
 8004dc8:	d008      	beq.n	8004ddc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004dca:	683b      	ldr	r3, [r7, #0]
 8004dcc:	685b      	ldr	r3, [r3, #4]
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d004      	beq.n	8004ddc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004dd2:	f240 71b3 	movw	r1, #1971	; 0x7b3
 8004dd6:	483b      	ldr	r0, [pc, #236]	; (8004ec4 <HAL_TIMEx_MasterConfigSynchronization+0x1b0>)
 8004dd8:	f7fd f8e9 	bl	8001fae <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004de2:	2b01      	cmp	r3, #1
 8004de4:	d101      	bne.n	8004dea <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004de6:	2302      	movs	r3, #2
 8004de8:	e05a      	b.n	8004ea0 <HAL_TIMEx_MasterConfigSynchronization+0x18c>
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	2201      	movs	r2, #1
 8004dee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	2202      	movs	r2, #2
 8004df6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	685b      	ldr	r3, [r3, #4]
 8004e00:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	689b      	ldr	r3, [r3, #8]
 8004e08:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e10:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004e12:	683b      	ldr	r3, [r7, #0]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	68fa      	ldr	r2, [r7, #12]
 8004e18:	4313      	orrs	r3, r2
 8004e1a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	68fa      	ldr	r2, [r7, #12]
 8004e22:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	4a1f      	ldr	r2, [pc, #124]	; (8004ea8 <HAL_TIMEx_MasterConfigSynchronization+0x194>)
 8004e2a:	4293      	cmp	r3, r2
 8004e2c:	d022      	beq.n	8004e74 <HAL_TIMEx_MasterConfigSynchronization+0x160>
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e36:	d01d      	beq.n	8004e74 <HAL_TIMEx_MasterConfigSynchronization+0x160>
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	4a1b      	ldr	r2, [pc, #108]	; (8004eac <HAL_TIMEx_MasterConfigSynchronization+0x198>)
 8004e3e:	4293      	cmp	r3, r2
 8004e40:	d018      	beq.n	8004e74 <HAL_TIMEx_MasterConfigSynchronization+0x160>
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	4a1a      	ldr	r2, [pc, #104]	; (8004eb0 <HAL_TIMEx_MasterConfigSynchronization+0x19c>)
 8004e48:	4293      	cmp	r3, r2
 8004e4a:	d013      	beq.n	8004e74 <HAL_TIMEx_MasterConfigSynchronization+0x160>
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	4a18      	ldr	r2, [pc, #96]	; (8004eb4 <HAL_TIMEx_MasterConfigSynchronization+0x1a0>)
 8004e52:	4293      	cmp	r3, r2
 8004e54:	d00e      	beq.n	8004e74 <HAL_TIMEx_MasterConfigSynchronization+0x160>
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	4a19      	ldr	r2, [pc, #100]	; (8004ec0 <HAL_TIMEx_MasterConfigSynchronization+0x1ac>)
 8004e5c:	4293      	cmp	r3, r2
 8004e5e:	d009      	beq.n	8004e74 <HAL_TIMEx_MasterConfigSynchronization+0x160>
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	4a18      	ldr	r2, [pc, #96]	; (8004ec8 <HAL_TIMEx_MasterConfigSynchronization+0x1b4>)
 8004e66:	4293      	cmp	r3, r2
 8004e68:	d004      	beq.n	8004e74 <HAL_TIMEx_MasterConfigSynchronization+0x160>
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	4a17      	ldr	r2, [pc, #92]	; (8004ecc <HAL_TIMEx_MasterConfigSynchronization+0x1b8>)
 8004e70:	4293      	cmp	r3, r2
 8004e72:	d10c      	bne.n	8004e8e <HAL_TIMEx_MasterConfigSynchronization+0x17a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004e74:	68bb      	ldr	r3, [r7, #8]
 8004e76:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004e7a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004e7c:	683b      	ldr	r3, [r7, #0]
 8004e7e:	685b      	ldr	r3, [r3, #4]
 8004e80:	68ba      	ldr	r2, [r7, #8]
 8004e82:	4313      	orrs	r3, r2
 8004e84:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	68ba      	ldr	r2, [r7, #8]
 8004e8c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	2201      	movs	r2, #1
 8004e92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	2200      	movs	r2, #0
 8004e9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004e9e:	2300      	movs	r3, #0
}
 8004ea0:	4618      	mov	r0, r3
 8004ea2:	3710      	adds	r7, #16
 8004ea4:	46bd      	mov	sp, r7
 8004ea6:	bd80      	pop	{r7, pc}
 8004ea8:	40010000 	.word	0x40010000
 8004eac:	40000400 	.word	0x40000400
 8004eb0:	40000800 	.word	0x40000800
 8004eb4:	40000c00 	.word	0x40000c00
 8004eb8:	40001000 	.word	0x40001000
 8004ebc:	40001400 	.word	0x40001400
 8004ec0:	40010400 	.word	0x40010400
 8004ec4:	08008940 	.word	0x08008940
 8004ec8:	40014000 	.word	0x40014000
 8004ecc:	40001800 	.word	0x40001800

08004ed0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004ed0:	b480      	push	{r7}
 8004ed2:	b083      	sub	sp, #12
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004ed8:	bf00      	nop
 8004eda:	370c      	adds	r7, #12
 8004edc:	46bd      	mov	sp, r7
 8004ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee2:	4770      	bx	lr

08004ee4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004ee4:	b480      	push	{r7}
 8004ee6:	b083      	sub	sp, #12
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004eec:	bf00      	nop
 8004eee:	370c      	adds	r7, #12
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef6:	4770      	bx	lr

08004ef8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004ef8:	b580      	push	{r7, lr}
 8004efa:	b082      	sub	sp, #8
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d101      	bne.n	8004f0a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004f06:	2301      	movs	r3, #1
 8004f08:	e0be      	b.n	8005088 <HAL_UART_Init+0x190>
  }

  /* Check the parameters */
  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	699b      	ldr	r3, [r3, #24]
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d03b      	beq.n	8004f8a <HAL_UART_Init+0x92>
  {
    /* The hardware flow control is available only for USART1, USART2, USART3 and USART6.
       Except for STM32F446xx devices, that is available for USART1, USART2, USART3, USART6, UART4 and UART5.
    */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	4a5e      	ldr	r2, [pc, #376]	; (8005090 <HAL_UART_Init+0x198>)
 8004f18:	4293      	cmp	r3, r2
 8004f1a:	d01d      	beq.n	8004f58 <HAL_UART_Init+0x60>
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	4a5c      	ldr	r2, [pc, #368]	; (8005094 <HAL_UART_Init+0x19c>)
 8004f22:	4293      	cmp	r3, r2
 8004f24:	d018      	beq.n	8004f58 <HAL_UART_Init+0x60>
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	4a5b      	ldr	r2, [pc, #364]	; (8005098 <HAL_UART_Init+0x1a0>)
 8004f2c:	4293      	cmp	r3, r2
 8004f2e:	d013      	beq.n	8004f58 <HAL_UART_Init+0x60>
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	4a59      	ldr	r2, [pc, #356]	; (800509c <HAL_UART_Init+0x1a4>)
 8004f36:	4293      	cmp	r3, r2
 8004f38:	d00e      	beq.n	8004f58 <HAL_UART_Init+0x60>
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	4a58      	ldr	r2, [pc, #352]	; (80050a0 <HAL_UART_Init+0x1a8>)
 8004f40:	4293      	cmp	r3, r2
 8004f42:	d009      	beq.n	8004f58 <HAL_UART_Init+0x60>
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	4a56      	ldr	r2, [pc, #344]	; (80050a4 <HAL_UART_Init+0x1ac>)
 8004f4a:	4293      	cmp	r3, r2
 8004f4c:	d004      	beq.n	8004f58 <HAL_UART_Init+0x60>
 8004f4e:	f240 1173 	movw	r1, #371	; 0x173
 8004f52:	4855      	ldr	r0, [pc, #340]	; (80050a8 <HAL_UART_Init+0x1b0>)
 8004f54:	f7fd f82b 	bl	8001fae <assert_failed>
    assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	699b      	ldr	r3, [r3, #24]
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d037      	beq.n	8004fd0 <HAL_UART_Init+0xd8>
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	699b      	ldr	r3, [r3, #24]
 8004f64:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004f68:	d032      	beq.n	8004fd0 <HAL_UART_Init+0xd8>
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	699b      	ldr	r3, [r3, #24]
 8004f6e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004f72:	d02d      	beq.n	8004fd0 <HAL_UART_Init+0xd8>
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	699b      	ldr	r3, [r3, #24]
 8004f78:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004f7c:	d028      	beq.n	8004fd0 <HAL_UART_Init+0xd8>
 8004f7e:	f44f 71ba 	mov.w	r1, #372	; 0x174
 8004f82:	4849      	ldr	r0, [pc, #292]	; (80050a8 <HAL_UART_Init+0x1b0>)
 8004f84:	f7fd f813 	bl	8001fae <assert_failed>
 8004f88:	e022      	b.n	8004fd0 <HAL_UART_Init+0xd8>
  }
  else
  {
    assert_param(IS_UART_INSTANCE(huart->Instance));
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	4a40      	ldr	r2, [pc, #256]	; (8005090 <HAL_UART_Init+0x198>)
 8004f90:	4293      	cmp	r3, r2
 8004f92:	d01d      	beq.n	8004fd0 <HAL_UART_Init+0xd8>
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	4a3e      	ldr	r2, [pc, #248]	; (8005094 <HAL_UART_Init+0x19c>)
 8004f9a:	4293      	cmp	r3, r2
 8004f9c:	d018      	beq.n	8004fd0 <HAL_UART_Init+0xd8>
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	4a3d      	ldr	r2, [pc, #244]	; (8005098 <HAL_UART_Init+0x1a0>)
 8004fa4:	4293      	cmp	r3, r2
 8004fa6:	d013      	beq.n	8004fd0 <HAL_UART_Init+0xd8>
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	4a3b      	ldr	r2, [pc, #236]	; (800509c <HAL_UART_Init+0x1a4>)
 8004fae:	4293      	cmp	r3, r2
 8004fb0:	d00e      	beq.n	8004fd0 <HAL_UART_Init+0xd8>
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	4a3a      	ldr	r2, [pc, #232]	; (80050a0 <HAL_UART_Init+0x1a8>)
 8004fb8:	4293      	cmp	r3, r2
 8004fba:	d009      	beq.n	8004fd0 <HAL_UART_Init+0xd8>
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	4a38      	ldr	r2, [pc, #224]	; (80050a4 <HAL_UART_Init+0x1ac>)
 8004fc2:	4293      	cmp	r3, r2
 8004fc4:	d004      	beq.n	8004fd0 <HAL_UART_Init+0xd8>
 8004fc6:	f44f 71bc 	mov.w	r1, #376	; 0x178
 8004fca:	4837      	ldr	r0, [pc, #220]	; (80050a8 <HAL_UART_Init+0x1b0>)
 8004fcc:	f7fc ffef 	bl	8001fae <assert_failed>
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	689b      	ldr	r3, [r3, #8]
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d009      	beq.n	8004fec <HAL_UART_Init+0xf4>
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	689b      	ldr	r3, [r3, #8]
 8004fdc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004fe0:	d004      	beq.n	8004fec <HAL_UART_Init+0xf4>
 8004fe2:	f44f 71bd 	mov.w	r1, #378	; 0x17a
 8004fe6:	4830      	ldr	r0, [pc, #192]	; (80050a8 <HAL_UART_Init+0x1b0>)
 8004fe8:	f7fc ffe1 	bl	8001fae <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	69db      	ldr	r3, [r3, #28]
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d009      	beq.n	8005008 <HAL_UART_Init+0x110>
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	69db      	ldr	r3, [r3, #28]
 8004ff8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004ffc:	d004      	beq.n	8005008 <HAL_UART_Init+0x110>
 8004ffe:	f240 117b 	movw	r1, #379	; 0x17b
 8005002:	4829      	ldr	r0, [pc, #164]	; (80050a8 <HAL_UART_Init+0x1b0>)
 8005004:	f7fc ffd3 	bl	8001fae <assert_failed>

  if (huart->gState == HAL_UART_STATE_RESET)
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800500e:	b2db      	uxtb	r3, r3
 8005010:	2b00      	cmp	r3, #0
 8005012:	d106      	bne.n	8005022 <HAL_UART_Init+0x12a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	2200      	movs	r2, #0
 8005018:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800501c:	6878      	ldr	r0, [r7, #4]
 800501e:	f7fd f84d 	bl	80020bc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	2224      	movs	r2, #36	; 0x24
 8005026:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	68da      	ldr	r2, [r3, #12]
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005038:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800503a:	6878      	ldr	r0, [r7, #4]
 800503c:	f000 f936 	bl	80052ac <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	691a      	ldr	r2, [r3, #16]
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800504e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	695a      	ldr	r2, [r3, #20]
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800505e:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	68da      	ldr	r2, [r3, #12]
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800506e:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	2200      	movs	r2, #0
 8005074:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	2220      	movs	r2, #32
 800507a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	2220      	movs	r2, #32
 8005082:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005086:	2300      	movs	r3, #0
}
 8005088:	4618      	mov	r0, r3
 800508a:	3708      	adds	r7, #8
 800508c:	46bd      	mov	sp, r7
 800508e:	bd80      	pop	{r7, pc}
 8005090:	40011000 	.word	0x40011000
 8005094:	40004400 	.word	0x40004400
 8005098:	40004800 	.word	0x40004800
 800509c:	40004c00 	.word	0x40004c00
 80050a0:	40005000 	.word	0x40005000
 80050a4:	40011400 	.word	0x40011400
 80050a8:	080089b4 	.word	0x080089b4

080050ac <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80050ac:	b580      	push	{r7, lr}
 80050ae:	b08a      	sub	sp, #40	; 0x28
 80050b0:	af02      	add	r7, sp, #8
 80050b2:	60f8      	str	r0, [r7, #12]
 80050b4:	60b9      	str	r1, [r7, #8]
 80050b6:	603b      	str	r3, [r7, #0]
 80050b8:	4613      	mov	r3, r2
 80050ba:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80050bc:	2300      	movs	r3, #0
 80050be:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80050c6:	b2db      	uxtb	r3, r3
 80050c8:	2b20      	cmp	r3, #32
 80050ca:	d17c      	bne.n	80051c6 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80050cc:	68bb      	ldr	r3, [r7, #8]
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d002      	beq.n	80050d8 <HAL_UART_Transmit+0x2c>
 80050d2:	88fb      	ldrh	r3, [r7, #6]
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d101      	bne.n	80050dc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80050d8:	2301      	movs	r3, #1
 80050da:	e075      	b.n	80051c8 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80050e2:	2b01      	cmp	r3, #1
 80050e4:	d101      	bne.n	80050ea <HAL_UART_Transmit+0x3e>
 80050e6:	2302      	movs	r3, #2
 80050e8:	e06e      	b.n	80051c8 <HAL_UART_Transmit+0x11c>
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	2201      	movs	r2, #1
 80050ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	2200      	movs	r2, #0
 80050f6:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	2221      	movs	r2, #33	; 0x21
 80050fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005100:	f7fd f9d6 	bl	80024b0 <HAL_GetTick>
 8005104:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	88fa      	ldrh	r2, [r7, #6]
 800510a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	88fa      	ldrh	r2, [r7, #6]
 8005110:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	689b      	ldr	r3, [r3, #8]
 8005116:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800511a:	d108      	bne.n	800512e <HAL_UART_Transmit+0x82>
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	691b      	ldr	r3, [r3, #16]
 8005120:	2b00      	cmp	r3, #0
 8005122:	d104      	bne.n	800512e <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005124:	2300      	movs	r3, #0
 8005126:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005128:	68bb      	ldr	r3, [r7, #8]
 800512a:	61bb      	str	r3, [r7, #24]
 800512c:	e003      	b.n	8005136 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800512e:	68bb      	ldr	r3, [r7, #8]
 8005130:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005132:	2300      	movs	r3, #0
 8005134:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	2200      	movs	r2, #0
 800513a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800513e:	e02a      	b.n	8005196 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005140:	683b      	ldr	r3, [r7, #0]
 8005142:	9300      	str	r3, [sp, #0]
 8005144:	697b      	ldr	r3, [r7, #20]
 8005146:	2200      	movs	r2, #0
 8005148:	2180      	movs	r1, #128	; 0x80
 800514a:	68f8      	ldr	r0, [r7, #12]
 800514c:	f000 f840 	bl	80051d0 <UART_WaitOnFlagUntilTimeout>
 8005150:	4603      	mov	r3, r0
 8005152:	2b00      	cmp	r3, #0
 8005154:	d001      	beq.n	800515a <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005156:	2303      	movs	r3, #3
 8005158:	e036      	b.n	80051c8 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800515a:	69fb      	ldr	r3, [r7, #28]
 800515c:	2b00      	cmp	r3, #0
 800515e:	d10b      	bne.n	8005178 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005160:	69bb      	ldr	r3, [r7, #24]
 8005162:	881b      	ldrh	r3, [r3, #0]
 8005164:	461a      	mov	r2, r3
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800516e:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005170:	69bb      	ldr	r3, [r7, #24]
 8005172:	3302      	adds	r3, #2
 8005174:	61bb      	str	r3, [r7, #24]
 8005176:	e007      	b.n	8005188 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005178:	69fb      	ldr	r3, [r7, #28]
 800517a:	781a      	ldrb	r2, [r3, #0]
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005182:	69fb      	ldr	r3, [r7, #28]
 8005184:	3301      	adds	r3, #1
 8005186:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800518c:	b29b      	uxth	r3, r3
 800518e:	3b01      	subs	r3, #1
 8005190:	b29a      	uxth	r2, r3
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800519a:	b29b      	uxth	r3, r3
 800519c:	2b00      	cmp	r3, #0
 800519e:	d1cf      	bne.n	8005140 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80051a0:	683b      	ldr	r3, [r7, #0]
 80051a2:	9300      	str	r3, [sp, #0]
 80051a4:	697b      	ldr	r3, [r7, #20]
 80051a6:	2200      	movs	r2, #0
 80051a8:	2140      	movs	r1, #64	; 0x40
 80051aa:	68f8      	ldr	r0, [r7, #12]
 80051ac:	f000 f810 	bl	80051d0 <UART_WaitOnFlagUntilTimeout>
 80051b0:	4603      	mov	r3, r0
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d001      	beq.n	80051ba <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80051b6:	2303      	movs	r3, #3
 80051b8:	e006      	b.n	80051c8 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	2220      	movs	r2, #32
 80051be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80051c2:	2300      	movs	r3, #0
 80051c4:	e000      	b.n	80051c8 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80051c6:	2302      	movs	r3, #2
  }
}
 80051c8:	4618      	mov	r0, r3
 80051ca:	3720      	adds	r7, #32
 80051cc:	46bd      	mov	sp, r7
 80051ce:	bd80      	pop	{r7, pc}

080051d0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80051d0:	b580      	push	{r7, lr}
 80051d2:	b090      	sub	sp, #64	; 0x40
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	60f8      	str	r0, [r7, #12]
 80051d8:	60b9      	str	r1, [r7, #8]
 80051da:	603b      	str	r3, [r7, #0]
 80051dc:	4613      	mov	r3, r2
 80051de:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80051e0:	e050      	b.n	8005284 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80051e2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80051e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051e8:	d04c      	beq.n	8005284 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80051ea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d007      	beq.n	8005200 <UART_WaitOnFlagUntilTimeout+0x30>
 80051f0:	f7fd f95e 	bl	80024b0 <HAL_GetTick>
 80051f4:	4602      	mov	r2, r0
 80051f6:	683b      	ldr	r3, [r7, #0]
 80051f8:	1ad3      	subs	r3, r2, r3
 80051fa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80051fc:	429a      	cmp	r2, r3
 80051fe:	d241      	bcs.n	8005284 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	330c      	adds	r3, #12
 8005206:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005208:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800520a:	e853 3f00 	ldrex	r3, [r3]
 800520e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005210:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005212:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005216:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	330c      	adds	r3, #12
 800521e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005220:	637a      	str	r2, [r7, #52]	; 0x34
 8005222:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005224:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005226:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005228:	e841 2300 	strex	r3, r2, [r1]
 800522c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800522e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005230:	2b00      	cmp	r3, #0
 8005232:	d1e5      	bne.n	8005200 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	3314      	adds	r3, #20
 800523a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800523c:	697b      	ldr	r3, [r7, #20]
 800523e:	e853 3f00 	ldrex	r3, [r3]
 8005242:	613b      	str	r3, [r7, #16]
   return(result);
 8005244:	693b      	ldr	r3, [r7, #16]
 8005246:	f023 0301 	bic.w	r3, r3, #1
 800524a:	63bb      	str	r3, [r7, #56]	; 0x38
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	3314      	adds	r3, #20
 8005252:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005254:	623a      	str	r2, [r7, #32]
 8005256:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005258:	69f9      	ldr	r1, [r7, #28]
 800525a:	6a3a      	ldr	r2, [r7, #32]
 800525c:	e841 2300 	strex	r3, r2, [r1]
 8005260:	61bb      	str	r3, [r7, #24]
   return(result);
 8005262:	69bb      	ldr	r3, [r7, #24]
 8005264:	2b00      	cmp	r3, #0
 8005266:	d1e5      	bne.n	8005234 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	2220      	movs	r2, #32
 800526c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	2220      	movs	r2, #32
 8005274:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	2200      	movs	r2, #0
 800527c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005280:	2303      	movs	r3, #3
 8005282:	e00f      	b.n	80052a4 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	681a      	ldr	r2, [r3, #0]
 800528a:	68bb      	ldr	r3, [r7, #8]
 800528c:	4013      	ands	r3, r2
 800528e:	68ba      	ldr	r2, [r7, #8]
 8005290:	429a      	cmp	r2, r3
 8005292:	bf0c      	ite	eq
 8005294:	2301      	moveq	r3, #1
 8005296:	2300      	movne	r3, #0
 8005298:	b2db      	uxtb	r3, r3
 800529a:	461a      	mov	r2, r3
 800529c:	79fb      	ldrb	r3, [r7, #7]
 800529e:	429a      	cmp	r2, r3
 80052a0:	d09f      	beq.n	80051e2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80052a2:	2300      	movs	r3, #0
}
 80052a4:	4618      	mov	r0, r3
 80052a6:	3740      	adds	r7, #64	; 0x40
 80052a8:	46bd      	mov	sp, r7
 80052aa:	bd80      	pop	{r7, pc}

080052ac <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80052ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80052b0:	b0c0      	sub	sp, #256	; 0x100
 80052b2:	af00      	add	r7, sp, #0
 80052b4:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  uint32_t tmpreg;
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 80052b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80052bc:	685a      	ldr	r2, [r3, #4]
 80052be:	4bcf      	ldr	r3, [pc, #828]	; (80055fc <UART_SetConfig+0x350>)
 80052c0:	429a      	cmp	r2, r3
 80052c2:	d904      	bls.n	80052ce <UART_SetConfig+0x22>
 80052c4:	f640 6161 	movw	r1, #3681	; 0xe61
 80052c8:	48cd      	ldr	r0, [pc, #820]	; (8005600 <UART_SetConfig+0x354>)
 80052ca:	f7fc fe70 	bl	8001fae <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 80052ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80052d2:	68db      	ldr	r3, [r3, #12]
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d00a      	beq.n	80052ee <UART_SetConfig+0x42>
 80052d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80052dc:	68db      	ldr	r3, [r3, #12]
 80052de:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80052e2:	d004      	beq.n	80052ee <UART_SetConfig+0x42>
 80052e4:	f640 6162 	movw	r1, #3682	; 0xe62
 80052e8:	48c5      	ldr	r0, [pc, #788]	; (8005600 <UART_SetConfig+0x354>)
 80052ea:	f7fc fe60 	bl	8001fae <assert_failed>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 80052ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80052f2:	691b      	ldr	r3, [r3, #16]
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d010      	beq.n	800531a <UART_SetConfig+0x6e>
 80052f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80052fc:	691b      	ldr	r3, [r3, #16]
 80052fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005302:	d00a      	beq.n	800531a <UART_SetConfig+0x6e>
 8005304:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005308:	691b      	ldr	r3, [r3, #16]
 800530a:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800530e:	d004      	beq.n	800531a <UART_SetConfig+0x6e>
 8005310:	f640 6163 	movw	r1, #3683	; 0xe63
 8005314:	48ba      	ldr	r0, [pc, #744]	; (8005600 <UART_SetConfig+0x354>)
 8005316:	f7fc fe4a 	bl	8001fae <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 800531a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800531e:	695a      	ldr	r2, [r3, #20]
 8005320:	f64f 73f3 	movw	r3, #65523	; 0xfff3
 8005324:	4013      	ands	r3, r2
 8005326:	2b00      	cmp	r3, #0
 8005328:	d104      	bne.n	8005334 <UART_SetConfig+0x88>
 800532a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800532e:	695b      	ldr	r3, [r3, #20]
 8005330:	2b00      	cmp	r3, #0
 8005332:	d104      	bne.n	800533e <UART_SetConfig+0x92>
 8005334:	f640 6164 	movw	r1, #3684	; 0xe64
 8005338:	48b1      	ldr	r0, [pc, #708]	; (8005600 <UART_SetConfig+0x354>)
 800533a:	f7fc fe38 	bl	8001fae <assert_failed>

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800533e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	691b      	ldr	r3, [r3, #16]
 8005346:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800534a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800534e:	68d9      	ldr	r1, [r3, #12]
 8005350:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005354:	681a      	ldr	r2, [r3, #0]
 8005356:	ea40 0301 	orr.w	r3, r0, r1
 800535a:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800535c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005360:	689a      	ldr	r2, [r3, #8]
 8005362:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005366:	691b      	ldr	r3, [r3, #16]
 8005368:	431a      	orrs	r2, r3
 800536a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800536e:	695b      	ldr	r3, [r3, #20]
 8005370:	431a      	orrs	r2, r3
 8005372:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005376:	69db      	ldr	r3, [r3, #28]
 8005378:	4313      	orrs	r3, r2
 800537a:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800537e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	68db      	ldr	r3, [r3, #12]
 8005386:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800538a:	f021 010c 	bic.w	r1, r1, #12
 800538e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005392:	681a      	ldr	r2, [r3, #0]
 8005394:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005398:	430b      	orrs	r3, r1
 800539a:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800539c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	695b      	ldr	r3, [r3, #20]
 80053a4:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80053a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80053ac:	6999      	ldr	r1, [r3, #24]
 80053ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80053b2:	681a      	ldr	r2, [r3, #0]
 80053b4:	ea40 0301 	orr.w	r3, r0, r1
 80053b8:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80053ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80053be:	681a      	ldr	r2, [r3, #0]
 80053c0:	4b90      	ldr	r3, [pc, #576]	; (8005604 <UART_SetConfig+0x358>)
 80053c2:	429a      	cmp	r2, r3
 80053c4:	d005      	beq.n	80053d2 <UART_SetConfig+0x126>
 80053c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80053ca:	681a      	ldr	r2, [r3, #0]
 80053cc:	4b8e      	ldr	r3, [pc, #568]	; (8005608 <UART_SetConfig+0x35c>)
 80053ce:	429a      	cmp	r2, r3
 80053d0:	d104      	bne.n	80053dc <UART_SetConfig+0x130>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80053d2:	f7fd ff5f 	bl	8003294 <HAL_RCC_GetPCLK2Freq>
 80053d6:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80053da:	e003      	b.n	80053e4 <UART_SetConfig+0x138>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80053dc:	f7fd ff46 	bl	800326c <HAL_RCC_GetPCLK1Freq>
 80053e0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80053e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80053e8:	69db      	ldr	r3, [r3, #28]
 80053ea:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80053ee:	f040 810f 	bne.w	8005610 <UART_SetConfig+0x364>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80053f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80053f6:	2200      	movs	r2, #0
 80053f8:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80053fc:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005400:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8005404:	4622      	mov	r2, r4
 8005406:	462b      	mov	r3, r5
 8005408:	1891      	adds	r1, r2, r2
 800540a:	65b9      	str	r1, [r7, #88]	; 0x58
 800540c:	415b      	adcs	r3, r3
 800540e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005410:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005414:	4621      	mov	r1, r4
 8005416:	eb12 0801 	adds.w	r8, r2, r1
 800541a:	4629      	mov	r1, r5
 800541c:	eb43 0901 	adc.w	r9, r3, r1
 8005420:	f04f 0200 	mov.w	r2, #0
 8005424:	f04f 0300 	mov.w	r3, #0
 8005428:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800542c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005430:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005434:	4690      	mov	r8, r2
 8005436:	4699      	mov	r9, r3
 8005438:	4623      	mov	r3, r4
 800543a:	eb18 0303 	adds.w	r3, r8, r3
 800543e:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005442:	462b      	mov	r3, r5
 8005444:	eb49 0303 	adc.w	r3, r9, r3
 8005448:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800544c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005450:	685b      	ldr	r3, [r3, #4]
 8005452:	2200      	movs	r2, #0
 8005454:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005458:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800545c:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005460:	460b      	mov	r3, r1
 8005462:	18db      	adds	r3, r3, r3
 8005464:	653b      	str	r3, [r7, #80]	; 0x50
 8005466:	4613      	mov	r3, r2
 8005468:	eb42 0303 	adc.w	r3, r2, r3
 800546c:	657b      	str	r3, [r7, #84]	; 0x54
 800546e:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005472:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005476:	f7fb fc07 	bl	8000c88 <__aeabi_uldivmod>
 800547a:	4602      	mov	r2, r0
 800547c:	460b      	mov	r3, r1
 800547e:	4b63      	ldr	r3, [pc, #396]	; (800560c <UART_SetConfig+0x360>)
 8005480:	fba3 2302 	umull	r2, r3, r3, r2
 8005484:	095b      	lsrs	r3, r3, #5
 8005486:	011c      	lsls	r4, r3, #4
 8005488:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800548c:	2200      	movs	r2, #0
 800548e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005492:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005496:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800549a:	4642      	mov	r2, r8
 800549c:	464b      	mov	r3, r9
 800549e:	1891      	adds	r1, r2, r2
 80054a0:	64b9      	str	r1, [r7, #72]	; 0x48
 80054a2:	415b      	adcs	r3, r3
 80054a4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80054a6:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80054aa:	4641      	mov	r1, r8
 80054ac:	eb12 0a01 	adds.w	sl, r2, r1
 80054b0:	4649      	mov	r1, r9
 80054b2:	eb43 0b01 	adc.w	fp, r3, r1
 80054b6:	f04f 0200 	mov.w	r2, #0
 80054ba:	f04f 0300 	mov.w	r3, #0
 80054be:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80054c2:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80054c6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80054ca:	4692      	mov	sl, r2
 80054cc:	469b      	mov	fp, r3
 80054ce:	4643      	mov	r3, r8
 80054d0:	eb1a 0303 	adds.w	r3, sl, r3
 80054d4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80054d8:	464b      	mov	r3, r9
 80054da:	eb4b 0303 	adc.w	r3, fp, r3
 80054de:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80054e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80054e6:	685b      	ldr	r3, [r3, #4]
 80054e8:	2200      	movs	r2, #0
 80054ea:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80054ee:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80054f2:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80054f6:	460b      	mov	r3, r1
 80054f8:	18db      	adds	r3, r3, r3
 80054fa:	643b      	str	r3, [r7, #64]	; 0x40
 80054fc:	4613      	mov	r3, r2
 80054fe:	eb42 0303 	adc.w	r3, r2, r3
 8005502:	647b      	str	r3, [r7, #68]	; 0x44
 8005504:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005508:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800550c:	f7fb fbbc 	bl	8000c88 <__aeabi_uldivmod>
 8005510:	4602      	mov	r2, r0
 8005512:	460b      	mov	r3, r1
 8005514:	4611      	mov	r1, r2
 8005516:	4b3d      	ldr	r3, [pc, #244]	; (800560c <UART_SetConfig+0x360>)
 8005518:	fba3 2301 	umull	r2, r3, r3, r1
 800551c:	095b      	lsrs	r3, r3, #5
 800551e:	2264      	movs	r2, #100	; 0x64
 8005520:	fb02 f303 	mul.w	r3, r2, r3
 8005524:	1acb      	subs	r3, r1, r3
 8005526:	00db      	lsls	r3, r3, #3
 8005528:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800552c:	4b37      	ldr	r3, [pc, #220]	; (800560c <UART_SetConfig+0x360>)
 800552e:	fba3 2302 	umull	r2, r3, r3, r2
 8005532:	095b      	lsrs	r3, r3, #5
 8005534:	005b      	lsls	r3, r3, #1
 8005536:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800553a:	441c      	add	r4, r3
 800553c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005540:	2200      	movs	r2, #0
 8005542:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005546:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800554a:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800554e:	4642      	mov	r2, r8
 8005550:	464b      	mov	r3, r9
 8005552:	1891      	adds	r1, r2, r2
 8005554:	63b9      	str	r1, [r7, #56]	; 0x38
 8005556:	415b      	adcs	r3, r3
 8005558:	63fb      	str	r3, [r7, #60]	; 0x3c
 800555a:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800555e:	4641      	mov	r1, r8
 8005560:	1851      	adds	r1, r2, r1
 8005562:	6339      	str	r1, [r7, #48]	; 0x30
 8005564:	4649      	mov	r1, r9
 8005566:	414b      	adcs	r3, r1
 8005568:	637b      	str	r3, [r7, #52]	; 0x34
 800556a:	f04f 0200 	mov.w	r2, #0
 800556e:	f04f 0300 	mov.w	r3, #0
 8005572:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005576:	4659      	mov	r1, fp
 8005578:	00cb      	lsls	r3, r1, #3
 800557a:	4651      	mov	r1, sl
 800557c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005580:	4651      	mov	r1, sl
 8005582:	00ca      	lsls	r2, r1, #3
 8005584:	4610      	mov	r0, r2
 8005586:	4619      	mov	r1, r3
 8005588:	4603      	mov	r3, r0
 800558a:	4642      	mov	r2, r8
 800558c:	189b      	adds	r3, r3, r2
 800558e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005592:	464b      	mov	r3, r9
 8005594:	460a      	mov	r2, r1
 8005596:	eb42 0303 	adc.w	r3, r2, r3
 800559a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800559e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80055a2:	685b      	ldr	r3, [r3, #4]
 80055a4:	2200      	movs	r2, #0
 80055a6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80055aa:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80055ae:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80055b2:	460b      	mov	r3, r1
 80055b4:	18db      	adds	r3, r3, r3
 80055b6:	62bb      	str	r3, [r7, #40]	; 0x28
 80055b8:	4613      	mov	r3, r2
 80055ba:	eb42 0303 	adc.w	r3, r2, r3
 80055be:	62fb      	str	r3, [r7, #44]	; 0x2c
 80055c0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80055c4:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80055c8:	f7fb fb5e 	bl	8000c88 <__aeabi_uldivmod>
 80055cc:	4602      	mov	r2, r0
 80055ce:	460b      	mov	r3, r1
 80055d0:	4b0e      	ldr	r3, [pc, #56]	; (800560c <UART_SetConfig+0x360>)
 80055d2:	fba3 1302 	umull	r1, r3, r3, r2
 80055d6:	095b      	lsrs	r3, r3, #5
 80055d8:	2164      	movs	r1, #100	; 0x64
 80055da:	fb01 f303 	mul.w	r3, r1, r3
 80055de:	1ad3      	subs	r3, r2, r3
 80055e0:	00db      	lsls	r3, r3, #3
 80055e2:	3332      	adds	r3, #50	; 0x32
 80055e4:	4a09      	ldr	r2, [pc, #36]	; (800560c <UART_SetConfig+0x360>)
 80055e6:	fba2 2303 	umull	r2, r3, r2, r3
 80055ea:	095b      	lsrs	r3, r3, #5
 80055ec:	f003 0207 	and.w	r2, r3, #7
 80055f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	4422      	add	r2, r4
 80055f8:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80055fa:	e108      	b.n	800580e <UART_SetConfig+0x562>
 80055fc:	00a037a0 	.word	0x00a037a0
 8005600:	080089b4 	.word	0x080089b4
 8005604:	40011000 	.word	0x40011000
 8005608:	40011400 	.word	0x40011400
 800560c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005610:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005614:	2200      	movs	r2, #0
 8005616:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800561a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800561e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8005622:	4642      	mov	r2, r8
 8005624:	464b      	mov	r3, r9
 8005626:	1891      	adds	r1, r2, r2
 8005628:	6239      	str	r1, [r7, #32]
 800562a:	415b      	adcs	r3, r3
 800562c:	627b      	str	r3, [r7, #36]	; 0x24
 800562e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005632:	4641      	mov	r1, r8
 8005634:	1854      	adds	r4, r2, r1
 8005636:	4649      	mov	r1, r9
 8005638:	eb43 0501 	adc.w	r5, r3, r1
 800563c:	f04f 0200 	mov.w	r2, #0
 8005640:	f04f 0300 	mov.w	r3, #0
 8005644:	00eb      	lsls	r3, r5, #3
 8005646:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800564a:	00e2      	lsls	r2, r4, #3
 800564c:	4614      	mov	r4, r2
 800564e:	461d      	mov	r5, r3
 8005650:	4643      	mov	r3, r8
 8005652:	18e3      	adds	r3, r4, r3
 8005654:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005658:	464b      	mov	r3, r9
 800565a:	eb45 0303 	adc.w	r3, r5, r3
 800565e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005662:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005666:	685b      	ldr	r3, [r3, #4]
 8005668:	2200      	movs	r2, #0
 800566a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800566e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005672:	f04f 0200 	mov.w	r2, #0
 8005676:	f04f 0300 	mov.w	r3, #0
 800567a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800567e:	4629      	mov	r1, r5
 8005680:	008b      	lsls	r3, r1, #2
 8005682:	4621      	mov	r1, r4
 8005684:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005688:	4621      	mov	r1, r4
 800568a:	008a      	lsls	r2, r1, #2
 800568c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005690:	f7fb fafa 	bl	8000c88 <__aeabi_uldivmod>
 8005694:	4602      	mov	r2, r0
 8005696:	460b      	mov	r3, r1
 8005698:	4b60      	ldr	r3, [pc, #384]	; (800581c <UART_SetConfig+0x570>)
 800569a:	fba3 2302 	umull	r2, r3, r3, r2
 800569e:	095b      	lsrs	r3, r3, #5
 80056a0:	011c      	lsls	r4, r3, #4
 80056a2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80056a6:	2200      	movs	r2, #0
 80056a8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80056ac:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80056b0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80056b4:	4642      	mov	r2, r8
 80056b6:	464b      	mov	r3, r9
 80056b8:	1891      	adds	r1, r2, r2
 80056ba:	61b9      	str	r1, [r7, #24]
 80056bc:	415b      	adcs	r3, r3
 80056be:	61fb      	str	r3, [r7, #28]
 80056c0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80056c4:	4641      	mov	r1, r8
 80056c6:	1851      	adds	r1, r2, r1
 80056c8:	6139      	str	r1, [r7, #16]
 80056ca:	4649      	mov	r1, r9
 80056cc:	414b      	adcs	r3, r1
 80056ce:	617b      	str	r3, [r7, #20]
 80056d0:	f04f 0200 	mov.w	r2, #0
 80056d4:	f04f 0300 	mov.w	r3, #0
 80056d8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80056dc:	4659      	mov	r1, fp
 80056de:	00cb      	lsls	r3, r1, #3
 80056e0:	4651      	mov	r1, sl
 80056e2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80056e6:	4651      	mov	r1, sl
 80056e8:	00ca      	lsls	r2, r1, #3
 80056ea:	4610      	mov	r0, r2
 80056ec:	4619      	mov	r1, r3
 80056ee:	4603      	mov	r3, r0
 80056f0:	4642      	mov	r2, r8
 80056f2:	189b      	adds	r3, r3, r2
 80056f4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80056f8:	464b      	mov	r3, r9
 80056fa:	460a      	mov	r2, r1
 80056fc:	eb42 0303 	adc.w	r3, r2, r3
 8005700:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005704:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005708:	685b      	ldr	r3, [r3, #4]
 800570a:	2200      	movs	r2, #0
 800570c:	67bb      	str	r3, [r7, #120]	; 0x78
 800570e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005710:	f04f 0200 	mov.w	r2, #0
 8005714:	f04f 0300 	mov.w	r3, #0
 8005718:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800571c:	4649      	mov	r1, r9
 800571e:	008b      	lsls	r3, r1, #2
 8005720:	4641      	mov	r1, r8
 8005722:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005726:	4641      	mov	r1, r8
 8005728:	008a      	lsls	r2, r1, #2
 800572a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800572e:	f7fb faab 	bl	8000c88 <__aeabi_uldivmod>
 8005732:	4602      	mov	r2, r0
 8005734:	460b      	mov	r3, r1
 8005736:	4b39      	ldr	r3, [pc, #228]	; (800581c <UART_SetConfig+0x570>)
 8005738:	fba3 1302 	umull	r1, r3, r3, r2
 800573c:	095b      	lsrs	r3, r3, #5
 800573e:	2164      	movs	r1, #100	; 0x64
 8005740:	fb01 f303 	mul.w	r3, r1, r3
 8005744:	1ad3      	subs	r3, r2, r3
 8005746:	011b      	lsls	r3, r3, #4
 8005748:	3332      	adds	r3, #50	; 0x32
 800574a:	4a34      	ldr	r2, [pc, #208]	; (800581c <UART_SetConfig+0x570>)
 800574c:	fba2 2303 	umull	r2, r3, r2, r3
 8005750:	095b      	lsrs	r3, r3, #5
 8005752:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005756:	441c      	add	r4, r3
 8005758:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800575c:	2200      	movs	r2, #0
 800575e:	673b      	str	r3, [r7, #112]	; 0x70
 8005760:	677a      	str	r2, [r7, #116]	; 0x74
 8005762:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8005766:	4642      	mov	r2, r8
 8005768:	464b      	mov	r3, r9
 800576a:	1891      	adds	r1, r2, r2
 800576c:	60b9      	str	r1, [r7, #8]
 800576e:	415b      	adcs	r3, r3
 8005770:	60fb      	str	r3, [r7, #12]
 8005772:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005776:	4641      	mov	r1, r8
 8005778:	1851      	adds	r1, r2, r1
 800577a:	6039      	str	r1, [r7, #0]
 800577c:	4649      	mov	r1, r9
 800577e:	414b      	adcs	r3, r1
 8005780:	607b      	str	r3, [r7, #4]
 8005782:	f04f 0200 	mov.w	r2, #0
 8005786:	f04f 0300 	mov.w	r3, #0
 800578a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800578e:	4659      	mov	r1, fp
 8005790:	00cb      	lsls	r3, r1, #3
 8005792:	4651      	mov	r1, sl
 8005794:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005798:	4651      	mov	r1, sl
 800579a:	00ca      	lsls	r2, r1, #3
 800579c:	4610      	mov	r0, r2
 800579e:	4619      	mov	r1, r3
 80057a0:	4603      	mov	r3, r0
 80057a2:	4642      	mov	r2, r8
 80057a4:	189b      	adds	r3, r3, r2
 80057a6:	66bb      	str	r3, [r7, #104]	; 0x68
 80057a8:	464b      	mov	r3, r9
 80057aa:	460a      	mov	r2, r1
 80057ac:	eb42 0303 	adc.w	r3, r2, r3
 80057b0:	66fb      	str	r3, [r7, #108]	; 0x6c
 80057b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80057b6:	685b      	ldr	r3, [r3, #4]
 80057b8:	2200      	movs	r2, #0
 80057ba:	663b      	str	r3, [r7, #96]	; 0x60
 80057bc:	667a      	str	r2, [r7, #100]	; 0x64
 80057be:	f04f 0200 	mov.w	r2, #0
 80057c2:	f04f 0300 	mov.w	r3, #0
 80057c6:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80057ca:	4649      	mov	r1, r9
 80057cc:	008b      	lsls	r3, r1, #2
 80057ce:	4641      	mov	r1, r8
 80057d0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80057d4:	4641      	mov	r1, r8
 80057d6:	008a      	lsls	r2, r1, #2
 80057d8:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80057dc:	f7fb fa54 	bl	8000c88 <__aeabi_uldivmod>
 80057e0:	4602      	mov	r2, r0
 80057e2:	460b      	mov	r3, r1
 80057e4:	4b0d      	ldr	r3, [pc, #52]	; (800581c <UART_SetConfig+0x570>)
 80057e6:	fba3 1302 	umull	r1, r3, r3, r2
 80057ea:	095b      	lsrs	r3, r3, #5
 80057ec:	2164      	movs	r1, #100	; 0x64
 80057ee:	fb01 f303 	mul.w	r3, r1, r3
 80057f2:	1ad3      	subs	r3, r2, r3
 80057f4:	011b      	lsls	r3, r3, #4
 80057f6:	3332      	adds	r3, #50	; 0x32
 80057f8:	4a08      	ldr	r2, [pc, #32]	; (800581c <UART_SetConfig+0x570>)
 80057fa:	fba2 2303 	umull	r2, r3, r2, r3
 80057fe:	095b      	lsrs	r3, r3, #5
 8005800:	f003 020f 	and.w	r2, r3, #15
 8005804:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	4422      	add	r2, r4
 800580c:	609a      	str	r2, [r3, #8]
}
 800580e:	bf00      	nop
 8005810:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8005814:	46bd      	mov	sp, r7
 8005816:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800581a:	bf00      	nop
 800581c:	51eb851f 	.word	0x51eb851f

08005820 <__errno>:
 8005820:	4b01      	ldr	r3, [pc, #4]	; (8005828 <__errno+0x8>)
 8005822:	6818      	ldr	r0, [r3, #0]
 8005824:	4770      	bx	lr
 8005826:	bf00      	nop
 8005828:	20000014 	.word	0x20000014

0800582c <__libc_init_array>:
 800582c:	b570      	push	{r4, r5, r6, lr}
 800582e:	4d0d      	ldr	r5, [pc, #52]	; (8005864 <__libc_init_array+0x38>)
 8005830:	4c0d      	ldr	r4, [pc, #52]	; (8005868 <__libc_init_array+0x3c>)
 8005832:	1b64      	subs	r4, r4, r5
 8005834:	10a4      	asrs	r4, r4, #2
 8005836:	2600      	movs	r6, #0
 8005838:	42a6      	cmp	r6, r4
 800583a:	d109      	bne.n	8005850 <__libc_init_array+0x24>
 800583c:	4d0b      	ldr	r5, [pc, #44]	; (800586c <__libc_init_array+0x40>)
 800583e:	4c0c      	ldr	r4, [pc, #48]	; (8005870 <__libc_init_array+0x44>)
 8005840:	f002 ff02 	bl	8008648 <_init>
 8005844:	1b64      	subs	r4, r4, r5
 8005846:	10a4      	asrs	r4, r4, #2
 8005848:	2600      	movs	r6, #0
 800584a:	42a6      	cmp	r6, r4
 800584c:	d105      	bne.n	800585a <__libc_init_array+0x2e>
 800584e:	bd70      	pop	{r4, r5, r6, pc}
 8005850:	f855 3b04 	ldr.w	r3, [r5], #4
 8005854:	4798      	blx	r3
 8005856:	3601      	adds	r6, #1
 8005858:	e7ee      	b.n	8005838 <__libc_init_array+0xc>
 800585a:	f855 3b04 	ldr.w	r3, [r5], #4
 800585e:	4798      	blx	r3
 8005860:	3601      	adds	r6, #1
 8005862:	e7f2      	b.n	800584a <__libc_init_array+0x1e>
 8005864:	08008e44 	.word	0x08008e44
 8005868:	08008e44 	.word	0x08008e44
 800586c:	08008e44 	.word	0x08008e44
 8005870:	08008e48 	.word	0x08008e48

08005874 <memset>:
 8005874:	4402      	add	r2, r0
 8005876:	4603      	mov	r3, r0
 8005878:	4293      	cmp	r3, r2
 800587a:	d100      	bne.n	800587e <memset+0xa>
 800587c:	4770      	bx	lr
 800587e:	f803 1b01 	strb.w	r1, [r3], #1
 8005882:	e7f9      	b.n	8005878 <memset+0x4>

08005884 <__cvt>:
 8005884:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005888:	ec55 4b10 	vmov	r4, r5, d0
 800588c:	2d00      	cmp	r5, #0
 800588e:	460e      	mov	r6, r1
 8005890:	4619      	mov	r1, r3
 8005892:	462b      	mov	r3, r5
 8005894:	bfbb      	ittet	lt
 8005896:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800589a:	461d      	movlt	r5, r3
 800589c:	2300      	movge	r3, #0
 800589e:	232d      	movlt	r3, #45	; 0x2d
 80058a0:	700b      	strb	r3, [r1, #0]
 80058a2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80058a4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80058a8:	4691      	mov	r9, r2
 80058aa:	f023 0820 	bic.w	r8, r3, #32
 80058ae:	bfbc      	itt	lt
 80058b0:	4622      	movlt	r2, r4
 80058b2:	4614      	movlt	r4, r2
 80058b4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80058b8:	d005      	beq.n	80058c6 <__cvt+0x42>
 80058ba:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80058be:	d100      	bne.n	80058c2 <__cvt+0x3e>
 80058c0:	3601      	adds	r6, #1
 80058c2:	2102      	movs	r1, #2
 80058c4:	e000      	b.n	80058c8 <__cvt+0x44>
 80058c6:	2103      	movs	r1, #3
 80058c8:	ab03      	add	r3, sp, #12
 80058ca:	9301      	str	r3, [sp, #4]
 80058cc:	ab02      	add	r3, sp, #8
 80058ce:	9300      	str	r3, [sp, #0]
 80058d0:	ec45 4b10 	vmov	d0, r4, r5
 80058d4:	4653      	mov	r3, sl
 80058d6:	4632      	mov	r2, r6
 80058d8:	f000 fcea 	bl	80062b0 <_dtoa_r>
 80058dc:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80058e0:	4607      	mov	r7, r0
 80058e2:	d102      	bne.n	80058ea <__cvt+0x66>
 80058e4:	f019 0f01 	tst.w	r9, #1
 80058e8:	d022      	beq.n	8005930 <__cvt+0xac>
 80058ea:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80058ee:	eb07 0906 	add.w	r9, r7, r6
 80058f2:	d110      	bne.n	8005916 <__cvt+0x92>
 80058f4:	783b      	ldrb	r3, [r7, #0]
 80058f6:	2b30      	cmp	r3, #48	; 0x30
 80058f8:	d10a      	bne.n	8005910 <__cvt+0x8c>
 80058fa:	2200      	movs	r2, #0
 80058fc:	2300      	movs	r3, #0
 80058fe:	4620      	mov	r0, r4
 8005900:	4629      	mov	r1, r5
 8005902:	f7fb f901 	bl	8000b08 <__aeabi_dcmpeq>
 8005906:	b918      	cbnz	r0, 8005910 <__cvt+0x8c>
 8005908:	f1c6 0601 	rsb	r6, r6, #1
 800590c:	f8ca 6000 	str.w	r6, [sl]
 8005910:	f8da 3000 	ldr.w	r3, [sl]
 8005914:	4499      	add	r9, r3
 8005916:	2200      	movs	r2, #0
 8005918:	2300      	movs	r3, #0
 800591a:	4620      	mov	r0, r4
 800591c:	4629      	mov	r1, r5
 800591e:	f7fb f8f3 	bl	8000b08 <__aeabi_dcmpeq>
 8005922:	b108      	cbz	r0, 8005928 <__cvt+0xa4>
 8005924:	f8cd 900c 	str.w	r9, [sp, #12]
 8005928:	2230      	movs	r2, #48	; 0x30
 800592a:	9b03      	ldr	r3, [sp, #12]
 800592c:	454b      	cmp	r3, r9
 800592e:	d307      	bcc.n	8005940 <__cvt+0xbc>
 8005930:	9b03      	ldr	r3, [sp, #12]
 8005932:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005934:	1bdb      	subs	r3, r3, r7
 8005936:	4638      	mov	r0, r7
 8005938:	6013      	str	r3, [r2, #0]
 800593a:	b004      	add	sp, #16
 800593c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005940:	1c59      	adds	r1, r3, #1
 8005942:	9103      	str	r1, [sp, #12]
 8005944:	701a      	strb	r2, [r3, #0]
 8005946:	e7f0      	b.n	800592a <__cvt+0xa6>

08005948 <__exponent>:
 8005948:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800594a:	4603      	mov	r3, r0
 800594c:	2900      	cmp	r1, #0
 800594e:	bfb8      	it	lt
 8005950:	4249      	neglt	r1, r1
 8005952:	f803 2b02 	strb.w	r2, [r3], #2
 8005956:	bfb4      	ite	lt
 8005958:	222d      	movlt	r2, #45	; 0x2d
 800595a:	222b      	movge	r2, #43	; 0x2b
 800595c:	2909      	cmp	r1, #9
 800595e:	7042      	strb	r2, [r0, #1]
 8005960:	dd2a      	ble.n	80059b8 <__exponent+0x70>
 8005962:	f10d 0407 	add.w	r4, sp, #7
 8005966:	46a4      	mov	ip, r4
 8005968:	270a      	movs	r7, #10
 800596a:	46a6      	mov	lr, r4
 800596c:	460a      	mov	r2, r1
 800596e:	fb91 f6f7 	sdiv	r6, r1, r7
 8005972:	fb07 1516 	mls	r5, r7, r6, r1
 8005976:	3530      	adds	r5, #48	; 0x30
 8005978:	2a63      	cmp	r2, #99	; 0x63
 800597a:	f104 34ff 	add.w	r4, r4, #4294967295
 800597e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8005982:	4631      	mov	r1, r6
 8005984:	dcf1      	bgt.n	800596a <__exponent+0x22>
 8005986:	3130      	adds	r1, #48	; 0x30
 8005988:	f1ae 0502 	sub.w	r5, lr, #2
 800598c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005990:	1c44      	adds	r4, r0, #1
 8005992:	4629      	mov	r1, r5
 8005994:	4561      	cmp	r1, ip
 8005996:	d30a      	bcc.n	80059ae <__exponent+0x66>
 8005998:	f10d 0209 	add.w	r2, sp, #9
 800599c:	eba2 020e 	sub.w	r2, r2, lr
 80059a0:	4565      	cmp	r5, ip
 80059a2:	bf88      	it	hi
 80059a4:	2200      	movhi	r2, #0
 80059a6:	4413      	add	r3, r2
 80059a8:	1a18      	subs	r0, r3, r0
 80059aa:	b003      	add	sp, #12
 80059ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80059ae:	f811 2b01 	ldrb.w	r2, [r1], #1
 80059b2:	f804 2f01 	strb.w	r2, [r4, #1]!
 80059b6:	e7ed      	b.n	8005994 <__exponent+0x4c>
 80059b8:	2330      	movs	r3, #48	; 0x30
 80059ba:	3130      	adds	r1, #48	; 0x30
 80059bc:	7083      	strb	r3, [r0, #2]
 80059be:	70c1      	strb	r1, [r0, #3]
 80059c0:	1d03      	adds	r3, r0, #4
 80059c2:	e7f1      	b.n	80059a8 <__exponent+0x60>

080059c4 <_printf_float>:
 80059c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059c8:	ed2d 8b02 	vpush	{d8}
 80059cc:	b08d      	sub	sp, #52	; 0x34
 80059ce:	460c      	mov	r4, r1
 80059d0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80059d4:	4616      	mov	r6, r2
 80059d6:	461f      	mov	r7, r3
 80059d8:	4605      	mov	r5, r0
 80059da:	f001 fa57 	bl	8006e8c <_localeconv_r>
 80059de:	f8d0 a000 	ldr.w	sl, [r0]
 80059e2:	4650      	mov	r0, sl
 80059e4:	f7fa fc14 	bl	8000210 <strlen>
 80059e8:	2300      	movs	r3, #0
 80059ea:	930a      	str	r3, [sp, #40]	; 0x28
 80059ec:	6823      	ldr	r3, [r4, #0]
 80059ee:	9305      	str	r3, [sp, #20]
 80059f0:	f8d8 3000 	ldr.w	r3, [r8]
 80059f4:	f894 b018 	ldrb.w	fp, [r4, #24]
 80059f8:	3307      	adds	r3, #7
 80059fa:	f023 0307 	bic.w	r3, r3, #7
 80059fe:	f103 0208 	add.w	r2, r3, #8
 8005a02:	f8c8 2000 	str.w	r2, [r8]
 8005a06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a0a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005a0e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8005a12:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005a16:	9307      	str	r3, [sp, #28]
 8005a18:	f8cd 8018 	str.w	r8, [sp, #24]
 8005a1c:	ee08 0a10 	vmov	s16, r0
 8005a20:	4b9f      	ldr	r3, [pc, #636]	; (8005ca0 <_printf_float+0x2dc>)
 8005a22:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005a26:	f04f 32ff 	mov.w	r2, #4294967295
 8005a2a:	f7fb f89f 	bl	8000b6c <__aeabi_dcmpun>
 8005a2e:	bb88      	cbnz	r0, 8005a94 <_printf_float+0xd0>
 8005a30:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005a34:	4b9a      	ldr	r3, [pc, #616]	; (8005ca0 <_printf_float+0x2dc>)
 8005a36:	f04f 32ff 	mov.w	r2, #4294967295
 8005a3a:	f7fb f879 	bl	8000b30 <__aeabi_dcmple>
 8005a3e:	bb48      	cbnz	r0, 8005a94 <_printf_float+0xd0>
 8005a40:	2200      	movs	r2, #0
 8005a42:	2300      	movs	r3, #0
 8005a44:	4640      	mov	r0, r8
 8005a46:	4649      	mov	r1, r9
 8005a48:	f7fb f868 	bl	8000b1c <__aeabi_dcmplt>
 8005a4c:	b110      	cbz	r0, 8005a54 <_printf_float+0x90>
 8005a4e:	232d      	movs	r3, #45	; 0x2d
 8005a50:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005a54:	4b93      	ldr	r3, [pc, #588]	; (8005ca4 <_printf_float+0x2e0>)
 8005a56:	4894      	ldr	r0, [pc, #592]	; (8005ca8 <_printf_float+0x2e4>)
 8005a58:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005a5c:	bf94      	ite	ls
 8005a5e:	4698      	movls	r8, r3
 8005a60:	4680      	movhi	r8, r0
 8005a62:	2303      	movs	r3, #3
 8005a64:	6123      	str	r3, [r4, #16]
 8005a66:	9b05      	ldr	r3, [sp, #20]
 8005a68:	f023 0204 	bic.w	r2, r3, #4
 8005a6c:	6022      	str	r2, [r4, #0]
 8005a6e:	f04f 0900 	mov.w	r9, #0
 8005a72:	9700      	str	r7, [sp, #0]
 8005a74:	4633      	mov	r3, r6
 8005a76:	aa0b      	add	r2, sp, #44	; 0x2c
 8005a78:	4621      	mov	r1, r4
 8005a7a:	4628      	mov	r0, r5
 8005a7c:	f000 f9d8 	bl	8005e30 <_printf_common>
 8005a80:	3001      	adds	r0, #1
 8005a82:	f040 8090 	bne.w	8005ba6 <_printf_float+0x1e2>
 8005a86:	f04f 30ff 	mov.w	r0, #4294967295
 8005a8a:	b00d      	add	sp, #52	; 0x34
 8005a8c:	ecbd 8b02 	vpop	{d8}
 8005a90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a94:	4642      	mov	r2, r8
 8005a96:	464b      	mov	r3, r9
 8005a98:	4640      	mov	r0, r8
 8005a9a:	4649      	mov	r1, r9
 8005a9c:	f7fb f866 	bl	8000b6c <__aeabi_dcmpun>
 8005aa0:	b140      	cbz	r0, 8005ab4 <_printf_float+0xf0>
 8005aa2:	464b      	mov	r3, r9
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	bfbc      	itt	lt
 8005aa8:	232d      	movlt	r3, #45	; 0x2d
 8005aaa:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005aae:	487f      	ldr	r0, [pc, #508]	; (8005cac <_printf_float+0x2e8>)
 8005ab0:	4b7f      	ldr	r3, [pc, #508]	; (8005cb0 <_printf_float+0x2ec>)
 8005ab2:	e7d1      	b.n	8005a58 <_printf_float+0x94>
 8005ab4:	6863      	ldr	r3, [r4, #4]
 8005ab6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8005aba:	9206      	str	r2, [sp, #24]
 8005abc:	1c5a      	adds	r2, r3, #1
 8005abe:	d13f      	bne.n	8005b40 <_printf_float+0x17c>
 8005ac0:	2306      	movs	r3, #6
 8005ac2:	6063      	str	r3, [r4, #4]
 8005ac4:	9b05      	ldr	r3, [sp, #20]
 8005ac6:	6861      	ldr	r1, [r4, #4]
 8005ac8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005acc:	2300      	movs	r3, #0
 8005ace:	9303      	str	r3, [sp, #12]
 8005ad0:	ab0a      	add	r3, sp, #40	; 0x28
 8005ad2:	e9cd b301 	strd	fp, r3, [sp, #4]
 8005ad6:	ab09      	add	r3, sp, #36	; 0x24
 8005ad8:	ec49 8b10 	vmov	d0, r8, r9
 8005adc:	9300      	str	r3, [sp, #0]
 8005ade:	6022      	str	r2, [r4, #0]
 8005ae0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005ae4:	4628      	mov	r0, r5
 8005ae6:	f7ff fecd 	bl	8005884 <__cvt>
 8005aea:	9b06      	ldr	r3, [sp, #24]
 8005aec:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005aee:	2b47      	cmp	r3, #71	; 0x47
 8005af0:	4680      	mov	r8, r0
 8005af2:	d108      	bne.n	8005b06 <_printf_float+0x142>
 8005af4:	1cc8      	adds	r0, r1, #3
 8005af6:	db02      	blt.n	8005afe <_printf_float+0x13a>
 8005af8:	6863      	ldr	r3, [r4, #4]
 8005afa:	4299      	cmp	r1, r3
 8005afc:	dd41      	ble.n	8005b82 <_printf_float+0x1be>
 8005afe:	f1ab 0b02 	sub.w	fp, fp, #2
 8005b02:	fa5f fb8b 	uxtb.w	fp, fp
 8005b06:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005b0a:	d820      	bhi.n	8005b4e <_printf_float+0x18a>
 8005b0c:	3901      	subs	r1, #1
 8005b0e:	465a      	mov	r2, fp
 8005b10:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005b14:	9109      	str	r1, [sp, #36]	; 0x24
 8005b16:	f7ff ff17 	bl	8005948 <__exponent>
 8005b1a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005b1c:	1813      	adds	r3, r2, r0
 8005b1e:	2a01      	cmp	r2, #1
 8005b20:	4681      	mov	r9, r0
 8005b22:	6123      	str	r3, [r4, #16]
 8005b24:	dc02      	bgt.n	8005b2c <_printf_float+0x168>
 8005b26:	6822      	ldr	r2, [r4, #0]
 8005b28:	07d2      	lsls	r2, r2, #31
 8005b2a:	d501      	bpl.n	8005b30 <_printf_float+0x16c>
 8005b2c:	3301      	adds	r3, #1
 8005b2e:	6123      	str	r3, [r4, #16]
 8005b30:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d09c      	beq.n	8005a72 <_printf_float+0xae>
 8005b38:	232d      	movs	r3, #45	; 0x2d
 8005b3a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005b3e:	e798      	b.n	8005a72 <_printf_float+0xae>
 8005b40:	9a06      	ldr	r2, [sp, #24]
 8005b42:	2a47      	cmp	r2, #71	; 0x47
 8005b44:	d1be      	bne.n	8005ac4 <_printf_float+0x100>
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d1bc      	bne.n	8005ac4 <_printf_float+0x100>
 8005b4a:	2301      	movs	r3, #1
 8005b4c:	e7b9      	b.n	8005ac2 <_printf_float+0xfe>
 8005b4e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005b52:	d118      	bne.n	8005b86 <_printf_float+0x1c2>
 8005b54:	2900      	cmp	r1, #0
 8005b56:	6863      	ldr	r3, [r4, #4]
 8005b58:	dd0b      	ble.n	8005b72 <_printf_float+0x1ae>
 8005b5a:	6121      	str	r1, [r4, #16]
 8005b5c:	b913      	cbnz	r3, 8005b64 <_printf_float+0x1a0>
 8005b5e:	6822      	ldr	r2, [r4, #0]
 8005b60:	07d0      	lsls	r0, r2, #31
 8005b62:	d502      	bpl.n	8005b6a <_printf_float+0x1a6>
 8005b64:	3301      	adds	r3, #1
 8005b66:	440b      	add	r3, r1
 8005b68:	6123      	str	r3, [r4, #16]
 8005b6a:	65a1      	str	r1, [r4, #88]	; 0x58
 8005b6c:	f04f 0900 	mov.w	r9, #0
 8005b70:	e7de      	b.n	8005b30 <_printf_float+0x16c>
 8005b72:	b913      	cbnz	r3, 8005b7a <_printf_float+0x1b6>
 8005b74:	6822      	ldr	r2, [r4, #0]
 8005b76:	07d2      	lsls	r2, r2, #31
 8005b78:	d501      	bpl.n	8005b7e <_printf_float+0x1ba>
 8005b7a:	3302      	adds	r3, #2
 8005b7c:	e7f4      	b.n	8005b68 <_printf_float+0x1a4>
 8005b7e:	2301      	movs	r3, #1
 8005b80:	e7f2      	b.n	8005b68 <_printf_float+0x1a4>
 8005b82:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8005b86:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005b88:	4299      	cmp	r1, r3
 8005b8a:	db05      	blt.n	8005b98 <_printf_float+0x1d4>
 8005b8c:	6823      	ldr	r3, [r4, #0]
 8005b8e:	6121      	str	r1, [r4, #16]
 8005b90:	07d8      	lsls	r0, r3, #31
 8005b92:	d5ea      	bpl.n	8005b6a <_printf_float+0x1a6>
 8005b94:	1c4b      	adds	r3, r1, #1
 8005b96:	e7e7      	b.n	8005b68 <_printf_float+0x1a4>
 8005b98:	2900      	cmp	r1, #0
 8005b9a:	bfd4      	ite	le
 8005b9c:	f1c1 0202 	rsble	r2, r1, #2
 8005ba0:	2201      	movgt	r2, #1
 8005ba2:	4413      	add	r3, r2
 8005ba4:	e7e0      	b.n	8005b68 <_printf_float+0x1a4>
 8005ba6:	6823      	ldr	r3, [r4, #0]
 8005ba8:	055a      	lsls	r2, r3, #21
 8005baa:	d407      	bmi.n	8005bbc <_printf_float+0x1f8>
 8005bac:	6923      	ldr	r3, [r4, #16]
 8005bae:	4642      	mov	r2, r8
 8005bb0:	4631      	mov	r1, r6
 8005bb2:	4628      	mov	r0, r5
 8005bb4:	47b8      	blx	r7
 8005bb6:	3001      	adds	r0, #1
 8005bb8:	d12c      	bne.n	8005c14 <_printf_float+0x250>
 8005bba:	e764      	b.n	8005a86 <_printf_float+0xc2>
 8005bbc:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005bc0:	f240 80e0 	bls.w	8005d84 <_printf_float+0x3c0>
 8005bc4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005bc8:	2200      	movs	r2, #0
 8005bca:	2300      	movs	r3, #0
 8005bcc:	f7fa ff9c 	bl	8000b08 <__aeabi_dcmpeq>
 8005bd0:	2800      	cmp	r0, #0
 8005bd2:	d034      	beq.n	8005c3e <_printf_float+0x27a>
 8005bd4:	4a37      	ldr	r2, [pc, #220]	; (8005cb4 <_printf_float+0x2f0>)
 8005bd6:	2301      	movs	r3, #1
 8005bd8:	4631      	mov	r1, r6
 8005bda:	4628      	mov	r0, r5
 8005bdc:	47b8      	blx	r7
 8005bde:	3001      	adds	r0, #1
 8005be0:	f43f af51 	beq.w	8005a86 <_printf_float+0xc2>
 8005be4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005be8:	429a      	cmp	r2, r3
 8005bea:	db02      	blt.n	8005bf2 <_printf_float+0x22e>
 8005bec:	6823      	ldr	r3, [r4, #0]
 8005bee:	07d8      	lsls	r0, r3, #31
 8005bf0:	d510      	bpl.n	8005c14 <_printf_float+0x250>
 8005bf2:	ee18 3a10 	vmov	r3, s16
 8005bf6:	4652      	mov	r2, sl
 8005bf8:	4631      	mov	r1, r6
 8005bfa:	4628      	mov	r0, r5
 8005bfc:	47b8      	blx	r7
 8005bfe:	3001      	adds	r0, #1
 8005c00:	f43f af41 	beq.w	8005a86 <_printf_float+0xc2>
 8005c04:	f04f 0800 	mov.w	r8, #0
 8005c08:	f104 091a 	add.w	r9, r4, #26
 8005c0c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005c0e:	3b01      	subs	r3, #1
 8005c10:	4543      	cmp	r3, r8
 8005c12:	dc09      	bgt.n	8005c28 <_printf_float+0x264>
 8005c14:	6823      	ldr	r3, [r4, #0]
 8005c16:	079b      	lsls	r3, r3, #30
 8005c18:	f100 8105 	bmi.w	8005e26 <_printf_float+0x462>
 8005c1c:	68e0      	ldr	r0, [r4, #12]
 8005c1e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005c20:	4298      	cmp	r0, r3
 8005c22:	bfb8      	it	lt
 8005c24:	4618      	movlt	r0, r3
 8005c26:	e730      	b.n	8005a8a <_printf_float+0xc6>
 8005c28:	2301      	movs	r3, #1
 8005c2a:	464a      	mov	r2, r9
 8005c2c:	4631      	mov	r1, r6
 8005c2e:	4628      	mov	r0, r5
 8005c30:	47b8      	blx	r7
 8005c32:	3001      	adds	r0, #1
 8005c34:	f43f af27 	beq.w	8005a86 <_printf_float+0xc2>
 8005c38:	f108 0801 	add.w	r8, r8, #1
 8005c3c:	e7e6      	b.n	8005c0c <_printf_float+0x248>
 8005c3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	dc39      	bgt.n	8005cb8 <_printf_float+0x2f4>
 8005c44:	4a1b      	ldr	r2, [pc, #108]	; (8005cb4 <_printf_float+0x2f0>)
 8005c46:	2301      	movs	r3, #1
 8005c48:	4631      	mov	r1, r6
 8005c4a:	4628      	mov	r0, r5
 8005c4c:	47b8      	blx	r7
 8005c4e:	3001      	adds	r0, #1
 8005c50:	f43f af19 	beq.w	8005a86 <_printf_float+0xc2>
 8005c54:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005c58:	4313      	orrs	r3, r2
 8005c5a:	d102      	bne.n	8005c62 <_printf_float+0x29e>
 8005c5c:	6823      	ldr	r3, [r4, #0]
 8005c5e:	07d9      	lsls	r1, r3, #31
 8005c60:	d5d8      	bpl.n	8005c14 <_printf_float+0x250>
 8005c62:	ee18 3a10 	vmov	r3, s16
 8005c66:	4652      	mov	r2, sl
 8005c68:	4631      	mov	r1, r6
 8005c6a:	4628      	mov	r0, r5
 8005c6c:	47b8      	blx	r7
 8005c6e:	3001      	adds	r0, #1
 8005c70:	f43f af09 	beq.w	8005a86 <_printf_float+0xc2>
 8005c74:	f04f 0900 	mov.w	r9, #0
 8005c78:	f104 0a1a 	add.w	sl, r4, #26
 8005c7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c7e:	425b      	negs	r3, r3
 8005c80:	454b      	cmp	r3, r9
 8005c82:	dc01      	bgt.n	8005c88 <_printf_float+0x2c4>
 8005c84:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005c86:	e792      	b.n	8005bae <_printf_float+0x1ea>
 8005c88:	2301      	movs	r3, #1
 8005c8a:	4652      	mov	r2, sl
 8005c8c:	4631      	mov	r1, r6
 8005c8e:	4628      	mov	r0, r5
 8005c90:	47b8      	blx	r7
 8005c92:	3001      	adds	r0, #1
 8005c94:	f43f aef7 	beq.w	8005a86 <_printf_float+0xc2>
 8005c98:	f109 0901 	add.w	r9, r9, #1
 8005c9c:	e7ee      	b.n	8005c7c <_printf_float+0x2b8>
 8005c9e:	bf00      	nop
 8005ca0:	7fefffff 	.word	0x7fefffff
 8005ca4:	08008a64 	.word	0x08008a64
 8005ca8:	08008a68 	.word	0x08008a68
 8005cac:	08008a70 	.word	0x08008a70
 8005cb0:	08008a6c 	.word	0x08008a6c
 8005cb4:	08008a74 	.word	0x08008a74
 8005cb8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005cba:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005cbc:	429a      	cmp	r2, r3
 8005cbe:	bfa8      	it	ge
 8005cc0:	461a      	movge	r2, r3
 8005cc2:	2a00      	cmp	r2, #0
 8005cc4:	4691      	mov	r9, r2
 8005cc6:	dc37      	bgt.n	8005d38 <_printf_float+0x374>
 8005cc8:	f04f 0b00 	mov.w	fp, #0
 8005ccc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005cd0:	f104 021a 	add.w	r2, r4, #26
 8005cd4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005cd6:	9305      	str	r3, [sp, #20]
 8005cd8:	eba3 0309 	sub.w	r3, r3, r9
 8005cdc:	455b      	cmp	r3, fp
 8005cde:	dc33      	bgt.n	8005d48 <_printf_float+0x384>
 8005ce0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005ce4:	429a      	cmp	r2, r3
 8005ce6:	db3b      	blt.n	8005d60 <_printf_float+0x39c>
 8005ce8:	6823      	ldr	r3, [r4, #0]
 8005cea:	07da      	lsls	r2, r3, #31
 8005cec:	d438      	bmi.n	8005d60 <_printf_float+0x39c>
 8005cee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005cf0:	9a05      	ldr	r2, [sp, #20]
 8005cf2:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005cf4:	1a9a      	subs	r2, r3, r2
 8005cf6:	eba3 0901 	sub.w	r9, r3, r1
 8005cfa:	4591      	cmp	r9, r2
 8005cfc:	bfa8      	it	ge
 8005cfe:	4691      	movge	r9, r2
 8005d00:	f1b9 0f00 	cmp.w	r9, #0
 8005d04:	dc35      	bgt.n	8005d72 <_printf_float+0x3ae>
 8005d06:	f04f 0800 	mov.w	r8, #0
 8005d0a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005d0e:	f104 0a1a 	add.w	sl, r4, #26
 8005d12:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005d16:	1a9b      	subs	r3, r3, r2
 8005d18:	eba3 0309 	sub.w	r3, r3, r9
 8005d1c:	4543      	cmp	r3, r8
 8005d1e:	f77f af79 	ble.w	8005c14 <_printf_float+0x250>
 8005d22:	2301      	movs	r3, #1
 8005d24:	4652      	mov	r2, sl
 8005d26:	4631      	mov	r1, r6
 8005d28:	4628      	mov	r0, r5
 8005d2a:	47b8      	blx	r7
 8005d2c:	3001      	adds	r0, #1
 8005d2e:	f43f aeaa 	beq.w	8005a86 <_printf_float+0xc2>
 8005d32:	f108 0801 	add.w	r8, r8, #1
 8005d36:	e7ec      	b.n	8005d12 <_printf_float+0x34e>
 8005d38:	4613      	mov	r3, r2
 8005d3a:	4631      	mov	r1, r6
 8005d3c:	4642      	mov	r2, r8
 8005d3e:	4628      	mov	r0, r5
 8005d40:	47b8      	blx	r7
 8005d42:	3001      	adds	r0, #1
 8005d44:	d1c0      	bne.n	8005cc8 <_printf_float+0x304>
 8005d46:	e69e      	b.n	8005a86 <_printf_float+0xc2>
 8005d48:	2301      	movs	r3, #1
 8005d4a:	4631      	mov	r1, r6
 8005d4c:	4628      	mov	r0, r5
 8005d4e:	9205      	str	r2, [sp, #20]
 8005d50:	47b8      	blx	r7
 8005d52:	3001      	adds	r0, #1
 8005d54:	f43f ae97 	beq.w	8005a86 <_printf_float+0xc2>
 8005d58:	9a05      	ldr	r2, [sp, #20]
 8005d5a:	f10b 0b01 	add.w	fp, fp, #1
 8005d5e:	e7b9      	b.n	8005cd4 <_printf_float+0x310>
 8005d60:	ee18 3a10 	vmov	r3, s16
 8005d64:	4652      	mov	r2, sl
 8005d66:	4631      	mov	r1, r6
 8005d68:	4628      	mov	r0, r5
 8005d6a:	47b8      	blx	r7
 8005d6c:	3001      	adds	r0, #1
 8005d6e:	d1be      	bne.n	8005cee <_printf_float+0x32a>
 8005d70:	e689      	b.n	8005a86 <_printf_float+0xc2>
 8005d72:	9a05      	ldr	r2, [sp, #20]
 8005d74:	464b      	mov	r3, r9
 8005d76:	4442      	add	r2, r8
 8005d78:	4631      	mov	r1, r6
 8005d7a:	4628      	mov	r0, r5
 8005d7c:	47b8      	blx	r7
 8005d7e:	3001      	adds	r0, #1
 8005d80:	d1c1      	bne.n	8005d06 <_printf_float+0x342>
 8005d82:	e680      	b.n	8005a86 <_printf_float+0xc2>
 8005d84:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005d86:	2a01      	cmp	r2, #1
 8005d88:	dc01      	bgt.n	8005d8e <_printf_float+0x3ca>
 8005d8a:	07db      	lsls	r3, r3, #31
 8005d8c:	d538      	bpl.n	8005e00 <_printf_float+0x43c>
 8005d8e:	2301      	movs	r3, #1
 8005d90:	4642      	mov	r2, r8
 8005d92:	4631      	mov	r1, r6
 8005d94:	4628      	mov	r0, r5
 8005d96:	47b8      	blx	r7
 8005d98:	3001      	adds	r0, #1
 8005d9a:	f43f ae74 	beq.w	8005a86 <_printf_float+0xc2>
 8005d9e:	ee18 3a10 	vmov	r3, s16
 8005da2:	4652      	mov	r2, sl
 8005da4:	4631      	mov	r1, r6
 8005da6:	4628      	mov	r0, r5
 8005da8:	47b8      	blx	r7
 8005daa:	3001      	adds	r0, #1
 8005dac:	f43f ae6b 	beq.w	8005a86 <_printf_float+0xc2>
 8005db0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005db4:	2200      	movs	r2, #0
 8005db6:	2300      	movs	r3, #0
 8005db8:	f7fa fea6 	bl	8000b08 <__aeabi_dcmpeq>
 8005dbc:	b9d8      	cbnz	r0, 8005df6 <_printf_float+0x432>
 8005dbe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005dc0:	f108 0201 	add.w	r2, r8, #1
 8005dc4:	3b01      	subs	r3, #1
 8005dc6:	4631      	mov	r1, r6
 8005dc8:	4628      	mov	r0, r5
 8005dca:	47b8      	blx	r7
 8005dcc:	3001      	adds	r0, #1
 8005dce:	d10e      	bne.n	8005dee <_printf_float+0x42a>
 8005dd0:	e659      	b.n	8005a86 <_printf_float+0xc2>
 8005dd2:	2301      	movs	r3, #1
 8005dd4:	4652      	mov	r2, sl
 8005dd6:	4631      	mov	r1, r6
 8005dd8:	4628      	mov	r0, r5
 8005dda:	47b8      	blx	r7
 8005ddc:	3001      	adds	r0, #1
 8005dde:	f43f ae52 	beq.w	8005a86 <_printf_float+0xc2>
 8005de2:	f108 0801 	add.w	r8, r8, #1
 8005de6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005de8:	3b01      	subs	r3, #1
 8005dea:	4543      	cmp	r3, r8
 8005dec:	dcf1      	bgt.n	8005dd2 <_printf_float+0x40e>
 8005dee:	464b      	mov	r3, r9
 8005df0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005df4:	e6dc      	b.n	8005bb0 <_printf_float+0x1ec>
 8005df6:	f04f 0800 	mov.w	r8, #0
 8005dfa:	f104 0a1a 	add.w	sl, r4, #26
 8005dfe:	e7f2      	b.n	8005de6 <_printf_float+0x422>
 8005e00:	2301      	movs	r3, #1
 8005e02:	4642      	mov	r2, r8
 8005e04:	e7df      	b.n	8005dc6 <_printf_float+0x402>
 8005e06:	2301      	movs	r3, #1
 8005e08:	464a      	mov	r2, r9
 8005e0a:	4631      	mov	r1, r6
 8005e0c:	4628      	mov	r0, r5
 8005e0e:	47b8      	blx	r7
 8005e10:	3001      	adds	r0, #1
 8005e12:	f43f ae38 	beq.w	8005a86 <_printf_float+0xc2>
 8005e16:	f108 0801 	add.w	r8, r8, #1
 8005e1a:	68e3      	ldr	r3, [r4, #12]
 8005e1c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005e1e:	1a5b      	subs	r3, r3, r1
 8005e20:	4543      	cmp	r3, r8
 8005e22:	dcf0      	bgt.n	8005e06 <_printf_float+0x442>
 8005e24:	e6fa      	b.n	8005c1c <_printf_float+0x258>
 8005e26:	f04f 0800 	mov.w	r8, #0
 8005e2a:	f104 0919 	add.w	r9, r4, #25
 8005e2e:	e7f4      	b.n	8005e1a <_printf_float+0x456>

08005e30 <_printf_common>:
 8005e30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005e34:	4616      	mov	r6, r2
 8005e36:	4699      	mov	r9, r3
 8005e38:	688a      	ldr	r2, [r1, #8]
 8005e3a:	690b      	ldr	r3, [r1, #16]
 8005e3c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005e40:	4293      	cmp	r3, r2
 8005e42:	bfb8      	it	lt
 8005e44:	4613      	movlt	r3, r2
 8005e46:	6033      	str	r3, [r6, #0]
 8005e48:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005e4c:	4607      	mov	r7, r0
 8005e4e:	460c      	mov	r4, r1
 8005e50:	b10a      	cbz	r2, 8005e56 <_printf_common+0x26>
 8005e52:	3301      	adds	r3, #1
 8005e54:	6033      	str	r3, [r6, #0]
 8005e56:	6823      	ldr	r3, [r4, #0]
 8005e58:	0699      	lsls	r1, r3, #26
 8005e5a:	bf42      	ittt	mi
 8005e5c:	6833      	ldrmi	r3, [r6, #0]
 8005e5e:	3302      	addmi	r3, #2
 8005e60:	6033      	strmi	r3, [r6, #0]
 8005e62:	6825      	ldr	r5, [r4, #0]
 8005e64:	f015 0506 	ands.w	r5, r5, #6
 8005e68:	d106      	bne.n	8005e78 <_printf_common+0x48>
 8005e6a:	f104 0a19 	add.w	sl, r4, #25
 8005e6e:	68e3      	ldr	r3, [r4, #12]
 8005e70:	6832      	ldr	r2, [r6, #0]
 8005e72:	1a9b      	subs	r3, r3, r2
 8005e74:	42ab      	cmp	r3, r5
 8005e76:	dc26      	bgt.n	8005ec6 <_printf_common+0x96>
 8005e78:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005e7c:	1e13      	subs	r3, r2, #0
 8005e7e:	6822      	ldr	r2, [r4, #0]
 8005e80:	bf18      	it	ne
 8005e82:	2301      	movne	r3, #1
 8005e84:	0692      	lsls	r2, r2, #26
 8005e86:	d42b      	bmi.n	8005ee0 <_printf_common+0xb0>
 8005e88:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005e8c:	4649      	mov	r1, r9
 8005e8e:	4638      	mov	r0, r7
 8005e90:	47c0      	blx	r8
 8005e92:	3001      	adds	r0, #1
 8005e94:	d01e      	beq.n	8005ed4 <_printf_common+0xa4>
 8005e96:	6823      	ldr	r3, [r4, #0]
 8005e98:	68e5      	ldr	r5, [r4, #12]
 8005e9a:	6832      	ldr	r2, [r6, #0]
 8005e9c:	f003 0306 	and.w	r3, r3, #6
 8005ea0:	2b04      	cmp	r3, #4
 8005ea2:	bf08      	it	eq
 8005ea4:	1aad      	subeq	r5, r5, r2
 8005ea6:	68a3      	ldr	r3, [r4, #8]
 8005ea8:	6922      	ldr	r2, [r4, #16]
 8005eaa:	bf0c      	ite	eq
 8005eac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005eb0:	2500      	movne	r5, #0
 8005eb2:	4293      	cmp	r3, r2
 8005eb4:	bfc4      	itt	gt
 8005eb6:	1a9b      	subgt	r3, r3, r2
 8005eb8:	18ed      	addgt	r5, r5, r3
 8005eba:	2600      	movs	r6, #0
 8005ebc:	341a      	adds	r4, #26
 8005ebe:	42b5      	cmp	r5, r6
 8005ec0:	d11a      	bne.n	8005ef8 <_printf_common+0xc8>
 8005ec2:	2000      	movs	r0, #0
 8005ec4:	e008      	b.n	8005ed8 <_printf_common+0xa8>
 8005ec6:	2301      	movs	r3, #1
 8005ec8:	4652      	mov	r2, sl
 8005eca:	4649      	mov	r1, r9
 8005ecc:	4638      	mov	r0, r7
 8005ece:	47c0      	blx	r8
 8005ed0:	3001      	adds	r0, #1
 8005ed2:	d103      	bne.n	8005edc <_printf_common+0xac>
 8005ed4:	f04f 30ff 	mov.w	r0, #4294967295
 8005ed8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005edc:	3501      	adds	r5, #1
 8005ede:	e7c6      	b.n	8005e6e <_printf_common+0x3e>
 8005ee0:	18e1      	adds	r1, r4, r3
 8005ee2:	1c5a      	adds	r2, r3, #1
 8005ee4:	2030      	movs	r0, #48	; 0x30
 8005ee6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005eea:	4422      	add	r2, r4
 8005eec:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005ef0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005ef4:	3302      	adds	r3, #2
 8005ef6:	e7c7      	b.n	8005e88 <_printf_common+0x58>
 8005ef8:	2301      	movs	r3, #1
 8005efa:	4622      	mov	r2, r4
 8005efc:	4649      	mov	r1, r9
 8005efe:	4638      	mov	r0, r7
 8005f00:	47c0      	blx	r8
 8005f02:	3001      	adds	r0, #1
 8005f04:	d0e6      	beq.n	8005ed4 <_printf_common+0xa4>
 8005f06:	3601      	adds	r6, #1
 8005f08:	e7d9      	b.n	8005ebe <_printf_common+0x8e>
	...

08005f0c <_printf_i>:
 8005f0c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005f10:	7e0f      	ldrb	r7, [r1, #24]
 8005f12:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005f14:	2f78      	cmp	r7, #120	; 0x78
 8005f16:	4691      	mov	r9, r2
 8005f18:	4680      	mov	r8, r0
 8005f1a:	460c      	mov	r4, r1
 8005f1c:	469a      	mov	sl, r3
 8005f1e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005f22:	d807      	bhi.n	8005f34 <_printf_i+0x28>
 8005f24:	2f62      	cmp	r7, #98	; 0x62
 8005f26:	d80a      	bhi.n	8005f3e <_printf_i+0x32>
 8005f28:	2f00      	cmp	r7, #0
 8005f2a:	f000 80d8 	beq.w	80060de <_printf_i+0x1d2>
 8005f2e:	2f58      	cmp	r7, #88	; 0x58
 8005f30:	f000 80a3 	beq.w	800607a <_printf_i+0x16e>
 8005f34:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005f38:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005f3c:	e03a      	b.n	8005fb4 <_printf_i+0xa8>
 8005f3e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005f42:	2b15      	cmp	r3, #21
 8005f44:	d8f6      	bhi.n	8005f34 <_printf_i+0x28>
 8005f46:	a101      	add	r1, pc, #4	; (adr r1, 8005f4c <_printf_i+0x40>)
 8005f48:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005f4c:	08005fa5 	.word	0x08005fa5
 8005f50:	08005fb9 	.word	0x08005fb9
 8005f54:	08005f35 	.word	0x08005f35
 8005f58:	08005f35 	.word	0x08005f35
 8005f5c:	08005f35 	.word	0x08005f35
 8005f60:	08005f35 	.word	0x08005f35
 8005f64:	08005fb9 	.word	0x08005fb9
 8005f68:	08005f35 	.word	0x08005f35
 8005f6c:	08005f35 	.word	0x08005f35
 8005f70:	08005f35 	.word	0x08005f35
 8005f74:	08005f35 	.word	0x08005f35
 8005f78:	080060c5 	.word	0x080060c5
 8005f7c:	08005fe9 	.word	0x08005fe9
 8005f80:	080060a7 	.word	0x080060a7
 8005f84:	08005f35 	.word	0x08005f35
 8005f88:	08005f35 	.word	0x08005f35
 8005f8c:	080060e7 	.word	0x080060e7
 8005f90:	08005f35 	.word	0x08005f35
 8005f94:	08005fe9 	.word	0x08005fe9
 8005f98:	08005f35 	.word	0x08005f35
 8005f9c:	08005f35 	.word	0x08005f35
 8005fa0:	080060af 	.word	0x080060af
 8005fa4:	682b      	ldr	r3, [r5, #0]
 8005fa6:	1d1a      	adds	r2, r3, #4
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	602a      	str	r2, [r5, #0]
 8005fac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005fb0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005fb4:	2301      	movs	r3, #1
 8005fb6:	e0a3      	b.n	8006100 <_printf_i+0x1f4>
 8005fb8:	6820      	ldr	r0, [r4, #0]
 8005fba:	6829      	ldr	r1, [r5, #0]
 8005fbc:	0606      	lsls	r6, r0, #24
 8005fbe:	f101 0304 	add.w	r3, r1, #4
 8005fc2:	d50a      	bpl.n	8005fda <_printf_i+0xce>
 8005fc4:	680e      	ldr	r6, [r1, #0]
 8005fc6:	602b      	str	r3, [r5, #0]
 8005fc8:	2e00      	cmp	r6, #0
 8005fca:	da03      	bge.n	8005fd4 <_printf_i+0xc8>
 8005fcc:	232d      	movs	r3, #45	; 0x2d
 8005fce:	4276      	negs	r6, r6
 8005fd0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005fd4:	485e      	ldr	r0, [pc, #376]	; (8006150 <_printf_i+0x244>)
 8005fd6:	230a      	movs	r3, #10
 8005fd8:	e019      	b.n	800600e <_printf_i+0x102>
 8005fda:	680e      	ldr	r6, [r1, #0]
 8005fdc:	602b      	str	r3, [r5, #0]
 8005fde:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005fe2:	bf18      	it	ne
 8005fe4:	b236      	sxthne	r6, r6
 8005fe6:	e7ef      	b.n	8005fc8 <_printf_i+0xbc>
 8005fe8:	682b      	ldr	r3, [r5, #0]
 8005fea:	6820      	ldr	r0, [r4, #0]
 8005fec:	1d19      	adds	r1, r3, #4
 8005fee:	6029      	str	r1, [r5, #0]
 8005ff0:	0601      	lsls	r1, r0, #24
 8005ff2:	d501      	bpl.n	8005ff8 <_printf_i+0xec>
 8005ff4:	681e      	ldr	r6, [r3, #0]
 8005ff6:	e002      	b.n	8005ffe <_printf_i+0xf2>
 8005ff8:	0646      	lsls	r6, r0, #25
 8005ffa:	d5fb      	bpl.n	8005ff4 <_printf_i+0xe8>
 8005ffc:	881e      	ldrh	r6, [r3, #0]
 8005ffe:	4854      	ldr	r0, [pc, #336]	; (8006150 <_printf_i+0x244>)
 8006000:	2f6f      	cmp	r7, #111	; 0x6f
 8006002:	bf0c      	ite	eq
 8006004:	2308      	moveq	r3, #8
 8006006:	230a      	movne	r3, #10
 8006008:	2100      	movs	r1, #0
 800600a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800600e:	6865      	ldr	r5, [r4, #4]
 8006010:	60a5      	str	r5, [r4, #8]
 8006012:	2d00      	cmp	r5, #0
 8006014:	bfa2      	ittt	ge
 8006016:	6821      	ldrge	r1, [r4, #0]
 8006018:	f021 0104 	bicge.w	r1, r1, #4
 800601c:	6021      	strge	r1, [r4, #0]
 800601e:	b90e      	cbnz	r6, 8006024 <_printf_i+0x118>
 8006020:	2d00      	cmp	r5, #0
 8006022:	d04d      	beq.n	80060c0 <_printf_i+0x1b4>
 8006024:	4615      	mov	r5, r2
 8006026:	fbb6 f1f3 	udiv	r1, r6, r3
 800602a:	fb03 6711 	mls	r7, r3, r1, r6
 800602e:	5dc7      	ldrb	r7, [r0, r7]
 8006030:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006034:	4637      	mov	r7, r6
 8006036:	42bb      	cmp	r3, r7
 8006038:	460e      	mov	r6, r1
 800603a:	d9f4      	bls.n	8006026 <_printf_i+0x11a>
 800603c:	2b08      	cmp	r3, #8
 800603e:	d10b      	bne.n	8006058 <_printf_i+0x14c>
 8006040:	6823      	ldr	r3, [r4, #0]
 8006042:	07de      	lsls	r6, r3, #31
 8006044:	d508      	bpl.n	8006058 <_printf_i+0x14c>
 8006046:	6923      	ldr	r3, [r4, #16]
 8006048:	6861      	ldr	r1, [r4, #4]
 800604a:	4299      	cmp	r1, r3
 800604c:	bfde      	ittt	le
 800604e:	2330      	movle	r3, #48	; 0x30
 8006050:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006054:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006058:	1b52      	subs	r2, r2, r5
 800605a:	6122      	str	r2, [r4, #16]
 800605c:	f8cd a000 	str.w	sl, [sp]
 8006060:	464b      	mov	r3, r9
 8006062:	aa03      	add	r2, sp, #12
 8006064:	4621      	mov	r1, r4
 8006066:	4640      	mov	r0, r8
 8006068:	f7ff fee2 	bl	8005e30 <_printf_common>
 800606c:	3001      	adds	r0, #1
 800606e:	d14c      	bne.n	800610a <_printf_i+0x1fe>
 8006070:	f04f 30ff 	mov.w	r0, #4294967295
 8006074:	b004      	add	sp, #16
 8006076:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800607a:	4835      	ldr	r0, [pc, #212]	; (8006150 <_printf_i+0x244>)
 800607c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006080:	6829      	ldr	r1, [r5, #0]
 8006082:	6823      	ldr	r3, [r4, #0]
 8006084:	f851 6b04 	ldr.w	r6, [r1], #4
 8006088:	6029      	str	r1, [r5, #0]
 800608a:	061d      	lsls	r5, r3, #24
 800608c:	d514      	bpl.n	80060b8 <_printf_i+0x1ac>
 800608e:	07df      	lsls	r7, r3, #31
 8006090:	bf44      	itt	mi
 8006092:	f043 0320 	orrmi.w	r3, r3, #32
 8006096:	6023      	strmi	r3, [r4, #0]
 8006098:	b91e      	cbnz	r6, 80060a2 <_printf_i+0x196>
 800609a:	6823      	ldr	r3, [r4, #0]
 800609c:	f023 0320 	bic.w	r3, r3, #32
 80060a0:	6023      	str	r3, [r4, #0]
 80060a2:	2310      	movs	r3, #16
 80060a4:	e7b0      	b.n	8006008 <_printf_i+0xfc>
 80060a6:	6823      	ldr	r3, [r4, #0]
 80060a8:	f043 0320 	orr.w	r3, r3, #32
 80060ac:	6023      	str	r3, [r4, #0]
 80060ae:	2378      	movs	r3, #120	; 0x78
 80060b0:	4828      	ldr	r0, [pc, #160]	; (8006154 <_printf_i+0x248>)
 80060b2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80060b6:	e7e3      	b.n	8006080 <_printf_i+0x174>
 80060b8:	0659      	lsls	r1, r3, #25
 80060ba:	bf48      	it	mi
 80060bc:	b2b6      	uxthmi	r6, r6
 80060be:	e7e6      	b.n	800608e <_printf_i+0x182>
 80060c0:	4615      	mov	r5, r2
 80060c2:	e7bb      	b.n	800603c <_printf_i+0x130>
 80060c4:	682b      	ldr	r3, [r5, #0]
 80060c6:	6826      	ldr	r6, [r4, #0]
 80060c8:	6961      	ldr	r1, [r4, #20]
 80060ca:	1d18      	adds	r0, r3, #4
 80060cc:	6028      	str	r0, [r5, #0]
 80060ce:	0635      	lsls	r5, r6, #24
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	d501      	bpl.n	80060d8 <_printf_i+0x1cc>
 80060d4:	6019      	str	r1, [r3, #0]
 80060d6:	e002      	b.n	80060de <_printf_i+0x1d2>
 80060d8:	0670      	lsls	r0, r6, #25
 80060da:	d5fb      	bpl.n	80060d4 <_printf_i+0x1c8>
 80060dc:	8019      	strh	r1, [r3, #0]
 80060de:	2300      	movs	r3, #0
 80060e0:	6123      	str	r3, [r4, #16]
 80060e2:	4615      	mov	r5, r2
 80060e4:	e7ba      	b.n	800605c <_printf_i+0x150>
 80060e6:	682b      	ldr	r3, [r5, #0]
 80060e8:	1d1a      	adds	r2, r3, #4
 80060ea:	602a      	str	r2, [r5, #0]
 80060ec:	681d      	ldr	r5, [r3, #0]
 80060ee:	6862      	ldr	r2, [r4, #4]
 80060f0:	2100      	movs	r1, #0
 80060f2:	4628      	mov	r0, r5
 80060f4:	f7fa f894 	bl	8000220 <memchr>
 80060f8:	b108      	cbz	r0, 80060fe <_printf_i+0x1f2>
 80060fa:	1b40      	subs	r0, r0, r5
 80060fc:	6060      	str	r0, [r4, #4]
 80060fe:	6863      	ldr	r3, [r4, #4]
 8006100:	6123      	str	r3, [r4, #16]
 8006102:	2300      	movs	r3, #0
 8006104:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006108:	e7a8      	b.n	800605c <_printf_i+0x150>
 800610a:	6923      	ldr	r3, [r4, #16]
 800610c:	462a      	mov	r2, r5
 800610e:	4649      	mov	r1, r9
 8006110:	4640      	mov	r0, r8
 8006112:	47d0      	blx	sl
 8006114:	3001      	adds	r0, #1
 8006116:	d0ab      	beq.n	8006070 <_printf_i+0x164>
 8006118:	6823      	ldr	r3, [r4, #0]
 800611a:	079b      	lsls	r3, r3, #30
 800611c:	d413      	bmi.n	8006146 <_printf_i+0x23a>
 800611e:	68e0      	ldr	r0, [r4, #12]
 8006120:	9b03      	ldr	r3, [sp, #12]
 8006122:	4298      	cmp	r0, r3
 8006124:	bfb8      	it	lt
 8006126:	4618      	movlt	r0, r3
 8006128:	e7a4      	b.n	8006074 <_printf_i+0x168>
 800612a:	2301      	movs	r3, #1
 800612c:	4632      	mov	r2, r6
 800612e:	4649      	mov	r1, r9
 8006130:	4640      	mov	r0, r8
 8006132:	47d0      	blx	sl
 8006134:	3001      	adds	r0, #1
 8006136:	d09b      	beq.n	8006070 <_printf_i+0x164>
 8006138:	3501      	adds	r5, #1
 800613a:	68e3      	ldr	r3, [r4, #12]
 800613c:	9903      	ldr	r1, [sp, #12]
 800613e:	1a5b      	subs	r3, r3, r1
 8006140:	42ab      	cmp	r3, r5
 8006142:	dcf2      	bgt.n	800612a <_printf_i+0x21e>
 8006144:	e7eb      	b.n	800611e <_printf_i+0x212>
 8006146:	2500      	movs	r5, #0
 8006148:	f104 0619 	add.w	r6, r4, #25
 800614c:	e7f5      	b.n	800613a <_printf_i+0x22e>
 800614e:	bf00      	nop
 8006150:	08008a76 	.word	0x08008a76
 8006154:	08008a87 	.word	0x08008a87

08006158 <siprintf>:
 8006158:	b40e      	push	{r1, r2, r3}
 800615a:	b500      	push	{lr}
 800615c:	b09c      	sub	sp, #112	; 0x70
 800615e:	ab1d      	add	r3, sp, #116	; 0x74
 8006160:	9002      	str	r0, [sp, #8]
 8006162:	9006      	str	r0, [sp, #24]
 8006164:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006168:	4809      	ldr	r0, [pc, #36]	; (8006190 <siprintf+0x38>)
 800616a:	9107      	str	r1, [sp, #28]
 800616c:	9104      	str	r1, [sp, #16]
 800616e:	4909      	ldr	r1, [pc, #36]	; (8006194 <siprintf+0x3c>)
 8006170:	f853 2b04 	ldr.w	r2, [r3], #4
 8006174:	9105      	str	r1, [sp, #20]
 8006176:	6800      	ldr	r0, [r0, #0]
 8006178:	9301      	str	r3, [sp, #4]
 800617a:	a902      	add	r1, sp, #8
 800617c:	f001 fb76 	bl	800786c <_svfiprintf_r>
 8006180:	9b02      	ldr	r3, [sp, #8]
 8006182:	2200      	movs	r2, #0
 8006184:	701a      	strb	r2, [r3, #0]
 8006186:	b01c      	add	sp, #112	; 0x70
 8006188:	f85d eb04 	ldr.w	lr, [sp], #4
 800618c:	b003      	add	sp, #12
 800618e:	4770      	bx	lr
 8006190:	20000014 	.word	0x20000014
 8006194:	ffff0208 	.word	0xffff0208

08006198 <quorem>:
 8006198:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800619c:	6903      	ldr	r3, [r0, #16]
 800619e:	690c      	ldr	r4, [r1, #16]
 80061a0:	42a3      	cmp	r3, r4
 80061a2:	4607      	mov	r7, r0
 80061a4:	f2c0 8081 	blt.w	80062aa <quorem+0x112>
 80061a8:	3c01      	subs	r4, #1
 80061aa:	f101 0814 	add.w	r8, r1, #20
 80061ae:	f100 0514 	add.w	r5, r0, #20
 80061b2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80061b6:	9301      	str	r3, [sp, #4]
 80061b8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80061bc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80061c0:	3301      	adds	r3, #1
 80061c2:	429a      	cmp	r2, r3
 80061c4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80061c8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80061cc:	fbb2 f6f3 	udiv	r6, r2, r3
 80061d0:	d331      	bcc.n	8006236 <quorem+0x9e>
 80061d2:	f04f 0e00 	mov.w	lr, #0
 80061d6:	4640      	mov	r0, r8
 80061d8:	46ac      	mov	ip, r5
 80061da:	46f2      	mov	sl, lr
 80061dc:	f850 2b04 	ldr.w	r2, [r0], #4
 80061e0:	b293      	uxth	r3, r2
 80061e2:	fb06 e303 	mla	r3, r6, r3, lr
 80061e6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80061ea:	b29b      	uxth	r3, r3
 80061ec:	ebaa 0303 	sub.w	r3, sl, r3
 80061f0:	f8dc a000 	ldr.w	sl, [ip]
 80061f4:	0c12      	lsrs	r2, r2, #16
 80061f6:	fa13 f38a 	uxtah	r3, r3, sl
 80061fa:	fb06 e202 	mla	r2, r6, r2, lr
 80061fe:	9300      	str	r3, [sp, #0]
 8006200:	9b00      	ldr	r3, [sp, #0]
 8006202:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006206:	b292      	uxth	r2, r2
 8006208:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800620c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006210:	f8bd 3000 	ldrh.w	r3, [sp]
 8006214:	4581      	cmp	r9, r0
 8006216:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800621a:	f84c 3b04 	str.w	r3, [ip], #4
 800621e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006222:	d2db      	bcs.n	80061dc <quorem+0x44>
 8006224:	f855 300b 	ldr.w	r3, [r5, fp]
 8006228:	b92b      	cbnz	r3, 8006236 <quorem+0x9e>
 800622a:	9b01      	ldr	r3, [sp, #4]
 800622c:	3b04      	subs	r3, #4
 800622e:	429d      	cmp	r5, r3
 8006230:	461a      	mov	r2, r3
 8006232:	d32e      	bcc.n	8006292 <quorem+0xfa>
 8006234:	613c      	str	r4, [r7, #16]
 8006236:	4638      	mov	r0, r7
 8006238:	f001 f8c4 	bl	80073c4 <__mcmp>
 800623c:	2800      	cmp	r0, #0
 800623e:	db24      	blt.n	800628a <quorem+0xf2>
 8006240:	3601      	adds	r6, #1
 8006242:	4628      	mov	r0, r5
 8006244:	f04f 0c00 	mov.w	ip, #0
 8006248:	f858 2b04 	ldr.w	r2, [r8], #4
 800624c:	f8d0 e000 	ldr.w	lr, [r0]
 8006250:	b293      	uxth	r3, r2
 8006252:	ebac 0303 	sub.w	r3, ip, r3
 8006256:	0c12      	lsrs	r2, r2, #16
 8006258:	fa13 f38e 	uxtah	r3, r3, lr
 800625c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006260:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006264:	b29b      	uxth	r3, r3
 8006266:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800626a:	45c1      	cmp	r9, r8
 800626c:	f840 3b04 	str.w	r3, [r0], #4
 8006270:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006274:	d2e8      	bcs.n	8006248 <quorem+0xb0>
 8006276:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800627a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800627e:	b922      	cbnz	r2, 800628a <quorem+0xf2>
 8006280:	3b04      	subs	r3, #4
 8006282:	429d      	cmp	r5, r3
 8006284:	461a      	mov	r2, r3
 8006286:	d30a      	bcc.n	800629e <quorem+0x106>
 8006288:	613c      	str	r4, [r7, #16]
 800628a:	4630      	mov	r0, r6
 800628c:	b003      	add	sp, #12
 800628e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006292:	6812      	ldr	r2, [r2, #0]
 8006294:	3b04      	subs	r3, #4
 8006296:	2a00      	cmp	r2, #0
 8006298:	d1cc      	bne.n	8006234 <quorem+0x9c>
 800629a:	3c01      	subs	r4, #1
 800629c:	e7c7      	b.n	800622e <quorem+0x96>
 800629e:	6812      	ldr	r2, [r2, #0]
 80062a0:	3b04      	subs	r3, #4
 80062a2:	2a00      	cmp	r2, #0
 80062a4:	d1f0      	bne.n	8006288 <quorem+0xf0>
 80062a6:	3c01      	subs	r4, #1
 80062a8:	e7eb      	b.n	8006282 <quorem+0xea>
 80062aa:	2000      	movs	r0, #0
 80062ac:	e7ee      	b.n	800628c <quorem+0xf4>
	...

080062b0 <_dtoa_r>:
 80062b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062b4:	ed2d 8b04 	vpush	{d8-d9}
 80062b8:	ec57 6b10 	vmov	r6, r7, d0
 80062bc:	b093      	sub	sp, #76	; 0x4c
 80062be:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80062c0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80062c4:	9106      	str	r1, [sp, #24]
 80062c6:	ee10 aa10 	vmov	sl, s0
 80062ca:	4604      	mov	r4, r0
 80062cc:	9209      	str	r2, [sp, #36]	; 0x24
 80062ce:	930c      	str	r3, [sp, #48]	; 0x30
 80062d0:	46bb      	mov	fp, r7
 80062d2:	b975      	cbnz	r5, 80062f2 <_dtoa_r+0x42>
 80062d4:	2010      	movs	r0, #16
 80062d6:	f000 fddd 	bl	8006e94 <malloc>
 80062da:	4602      	mov	r2, r0
 80062dc:	6260      	str	r0, [r4, #36]	; 0x24
 80062de:	b920      	cbnz	r0, 80062ea <_dtoa_r+0x3a>
 80062e0:	4ba7      	ldr	r3, [pc, #668]	; (8006580 <_dtoa_r+0x2d0>)
 80062e2:	21ea      	movs	r1, #234	; 0xea
 80062e4:	48a7      	ldr	r0, [pc, #668]	; (8006584 <_dtoa_r+0x2d4>)
 80062e6:	f001 fbd1 	bl	8007a8c <__assert_func>
 80062ea:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80062ee:	6005      	str	r5, [r0, #0]
 80062f0:	60c5      	str	r5, [r0, #12]
 80062f2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80062f4:	6819      	ldr	r1, [r3, #0]
 80062f6:	b151      	cbz	r1, 800630e <_dtoa_r+0x5e>
 80062f8:	685a      	ldr	r2, [r3, #4]
 80062fa:	604a      	str	r2, [r1, #4]
 80062fc:	2301      	movs	r3, #1
 80062fe:	4093      	lsls	r3, r2
 8006300:	608b      	str	r3, [r1, #8]
 8006302:	4620      	mov	r0, r4
 8006304:	f000 fe1c 	bl	8006f40 <_Bfree>
 8006308:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800630a:	2200      	movs	r2, #0
 800630c:	601a      	str	r2, [r3, #0]
 800630e:	1e3b      	subs	r3, r7, #0
 8006310:	bfaa      	itet	ge
 8006312:	2300      	movge	r3, #0
 8006314:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8006318:	f8c8 3000 	strge.w	r3, [r8]
 800631c:	4b9a      	ldr	r3, [pc, #616]	; (8006588 <_dtoa_r+0x2d8>)
 800631e:	bfbc      	itt	lt
 8006320:	2201      	movlt	r2, #1
 8006322:	f8c8 2000 	strlt.w	r2, [r8]
 8006326:	ea33 030b 	bics.w	r3, r3, fp
 800632a:	d11b      	bne.n	8006364 <_dtoa_r+0xb4>
 800632c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800632e:	f242 730f 	movw	r3, #9999	; 0x270f
 8006332:	6013      	str	r3, [r2, #0]
 8006334:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006338:	4333      	orrs	r3, r6
 800633a:	f000 8592 	beq.w	8006e62 <_dtoa_r+0xbb2>
 800633e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006340:	b963      	cbnz	r3, 800635c <_dtoa_r+0xac>
 8006342:	4b92      	ldr	r3, [pc, #584]	; (800658c <_dtoa_r+0x2dc>)
 8006344:	e022      	b.n	800638c <_dtoa_r+0xdc>
 8006346:	4b92      	ldr	r3, [pc, #584]	; (8006590 <_dtoa_r+0x2e0>)
 8006348:	9301      	str	r3, [sp, #4]
 800634a:	3308      	adds	r3, #8
 800634c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800634e:	6013      	str	r3, [r2, #0]
 8006350:	9801      	ldr	r0, [sp, #4]
 8006352:	b013      	add	sp, #76	; 0x4c
 8006354:	ecbd 8b04 	vpop	{d8-d9}
 8006358:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800635c:	4b8b      	ldr	r3, [pc, #556]	; (800658c <_dtoa_r+0x2dc>)
 800635e:	9301      	str	r3, [sp, #4]
 8006360:	3303      	adds	r3, #3
 8006362:	e7f3      	b.n	800634c <_dtoa_r+0x9c>
 8006364:	2200      	movs	r2, #0
 8006366:	2300      	movs	r3, #0
 8006368:	4650      	mov	r0, sl
 800636a:	4659      	mov	r1, fp
 800636c:	f7fa fbcc 	bl	8000b08 <__aeabi_dcmpeq>
 8006370:	ec4b ab19 	vmov	d9, sl, fp
 8006374:	4680      	mov	r8, r0
 8006376:	b158      	cbz	r0, 8006390 <_dtoa_r+0xe0>
 8006378:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800637a:	2301      	movs	r3, #1
 800637c:	6013      	str	r3, [r2, #0]
 800637e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006380:	2b00      	cmp	r3, #0
 8006382:	f000 856b 	beq.w	8006e5c <_dtoa_r+0xbac>
 8006386:	4883      	ldr	r0, [pc, #524]	; (8006594 <_dtoa_r+0x2e4>)
 8006388:	6018      	str	r0, [r3, #0]
 800638a:	1e43      	subs	r3, r0, #1
 800638c:	9301      	str	r3, [sp, #4]
 800638e:	e7df      	b.n	8006350 <_dtoa_r+0xa0>
 8006390:	ec4b ab10 	vmov	d0, sl, fp
 8006394:	aa10      	add	r2, sp, #64	; 0x40
 8006396:	a911      	add	r1, sp, #68	; 0x44
 8006398:	4620      	mov	r0, r4
 800639a:	f001 f8b9 	bl	8007510 <__d2b>
 800639e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80063a2:	ee08 0a10 	vmov	s16, r0
 80063a6:	2d00      	cmp	r5, #0
 80063a8:	f000 8084 	beq.w	80064b4 <_dtoa_r+0x204>
 80063ac:	ee19 3a90 	vmov	r3, s19
 80063b0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80063b4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80063b8:	4656      	mov	r6, sl
 80063ba:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80063be:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80063c2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 80063c6:	4b74      	ldr	r3, [pc, #464]	; (8006598 <_dtoa_r+0x2e8>)
 80063c8:	2200      	movs	r2, #0
 80063ca:	4630      	mov	r0, r6
 80063cc:	4639      	mov	r1, r7
 80063ce:	f7f9 ff7b 	bl	80002c8 <__aeabi_dsub>
 80063d2:	a365      	add	r3, pc, #404	; (adr r3, 8006568 <_dtoa_r+0x2b8>)
 80063d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063d8:	f7fa f92e 	bl	8000638 <__aeabi_dmul>
 80063dc:	a364      	add	r3, pc, #400	; (adr r3, 8006570 <_dtoa_r+0x2c0>)
 80063de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063e2:	f7f9 ff73 	bl	80002cc <__adddf3>
 80063e6:	4606      	mov	r6, r0
 80063e8:	4628      	mov	r0, r5
 80063ea:	460f      	mov	r7, r1
 80063ec:	f7fa f8ba 	bl	8000564 <__aeabi_i2d>
 80063f0:	a361      	add	r3, pc, #388	; (adr r3, 8006578 <_dtoa_r+0x2c8>)
 80063f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063f6:	f7fa f91f 	bl	8000638 <__aeabi_dmul>
 80063fa:	4602      	mov	r2, r0
 80063fc:	460b      	mov	r3, r1
 80063fe:	4630      	mov	r0, r6
 8006400:	4639      	mov	r1, r7
 8006402:	f7f9 ff63 	bl	80002cc <__adddf3>
 8006406:	4606      	mov	r6, r0
 8006408:	460f      	mov	r7, r1
 800640a:	f7fa fbc5 	bl	8000b98 <__aeabi_d2iz>
 800640e:	2200      	movs	r2, #0
 8006410:	9000      	str	r0, [sp, #0]
 8006412:	2300      	movs	r3, #0
 8006414:	4630      	mov	r0, r6
 8006416:	4639      	mov	r1, r7
 8006418:	f7fa fb80 	bl	8000b1c <__aeabi_dcmplt>
 800641c:	b150      	cbz	r0, 8006434 <_dtoa_r+0x184>
 800641e:	9800      	ldr	r0, [sp, #0]
 8006420:	f7fa f8a0 	bl	8000564 <__aeabi_i2d>
 8006424:	4632      	mov	r2, r6
 8006426:	463b      	mov	r3, r7
 8006428:	f7fa fb6e 	bl	8000b08 <__aeabi_dcmpeq>
 800642c:	b910      	cbnz	r0, 8006434 <_dtoa_r+0x184>
 800642e:	9b00      	ldr	r3, [sp, #0]
 8006430:	3b01      	subs	r3, #1
 8006432:	9300      	str	r3, [sp, #0]
 8006434:	9b00      	ldr	r3, [sp, #0]
 8006436:	2b16      	cmp	r3, #22
 8006438:	d85a      	bhi.n	80064f0 <_dtoa_r+0x240>
 800643a:	9a00      	ldr	r2, [sp, #0]
 800643c:	4b57      	ldr	r3, [pc, #348]	; (800659c <_dtoa_r+0x2ec>)
 800643e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006442:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006446:	ec51 0b19 	vmov	r0, r1, d9
 800644a:	f7fa fb67 	bl	8000b1c <__aeabi_dcmplt>
 800644e:	2800      	cmp	r0, #0
 8006450:	d050      	beq.n	80064f4 <_dtoa_r+0x244>
 8006452:	9b00      	ldr	r3, [sp, #0]
 8006454:	3b01      	subs	r3, #1
 8006456:	9300      	str	r3, [sp, #0]
 8006458:	2300      	movs	r3, #0
 800645a:	930b      	str	r3, [sp, #44]	; 0x2c
 800645c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800645e:	1b5d      	subs	r5, r3, r5
 8006460:	1e6b      	subs	r3, r5, #1
 8006462:	9305      	str	r3, [sp, #20]
 8006464:	bf45      	ittet	mi
 8006466:	f1c5 0301 	rsbmi	r3, r5, #1
 800646a:	9304      	strmi	r3, [sp, #16]
 800646c:	2300      	movpl	r3, #0
 800646e:	2300      	movmi	r3, #0
 8006470:	bf4c      	ite	mi
 8006472:	9305      	strmi	r3, [sp, #20]
 8006474:	9304      	strpl	r3, [sp, #16]
 8006476:	9b00      	ldr	r3, [sp, #0]
 8006478:	2b00      	cmp	r3, #0
 800647a:	db3d      	blt.n	80064f8 <_dtoa_r+0x248>
 800647c:	9b05      	ldr	r3, [sp, #20]
 800647e:	9a00      	ldr	r2, [sp, #0]
 8006480:	920a      	str	r2, [sp, #40]	; 0x28
 8006482:	4413      	add	r3, r2
 8006484:	9305      	str	r3, [sp, #20]
 8006486:	2300      	movs	r3, #0
 8006488:	9307      	str	r3, [sp, #28]
 800648a:	9b06      	ldr	r3, [sp, #24]
 800648c:	2b09      	cmp	r3, #9
 800648e:	f200 8089 	bhi.w	80065a4 <_dtoa_r+0x2f4>
 8006492:	2b05      	cmp	r3, #5
 8006494:	bfc4      	itt	gt
 8006496:	3b04      	subgt	r3, #4
 8006498:	9306      	strgt	r3, [sp, #24]
 800649a:	9b06      	ldr	r3, [sp, #24]
 800649c:	f1a3 0302 	sub.w	r3, r3, #2
 80064a0:	bfcc      	ite	gt
 80064a2:	2500      	movgt	r5, #0
 80064a4:	2501      	movle	r5, #1
 80064a6:	2b03      	cmp	r3, #3
 80064a8:	f200 8087 	bhi.w	80065ba <_dtoa_r+0x30a>
 80064ac:	e8df f003 	tbb	[pc, r3]
 80064b0:	59383a2d 	.word	0x59383a2d
 80064b4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80064b8:	441d      	add	r5, r3
 80064ba:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80064be:	2b20      	cmp	r3, #32
 80064c0:	bfc1      	itttt	gt
 80064c2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80064c6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80064ca:	fa0b f303 	lslgt.w	r3, fp, r3
 80064ce:	fa26 f000 	lsrgt.w	r0, r6, r0
 80064d2:	bfda      	itte	le
 80064d4:	f1c3 0320 	rsble	r3, r3, #32
 80064d8:	fa06 f003 	lslle.w	r0, r6, r3
 80064dc:	4318      	orrgt	r0, r3
 80064de:	f7fa f831 	bl	8000544 <__aeabi_ui2d>
 80064e2:	2301      	movs	r3, #1
 80064e4:	4606      	mov	r6, r0
 80064e6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80064ea:	3d01      	subs	r5, #1
 80064ec:	930e      	str	r3, [sp, #56]	; 0x38
 80064ee:	e76a      	b.n	80063c6 <_dtoa_r+0x116>
 80064f0:	2301      	movs	r3, #1
 80064f2:	e7b2      	b.n	800645a <_dtoa_r+0x1aa>
 80064f4:	900b      	str	r0, [sp, #44]	; 0x2c
 80064f6:	e7b1      	b.n	800645c <_dtoa_r+0x1ac>
 80064f8:	9b04      	ldr	r3, [sp, #16]
 80064fa:	9a00      	ldr	r2, [sp, #0]
 80064fc:	1a9b      	subs	r3, r3, r2
 80064fe:	9304      	str	r3, [sp, #16]
 8006500:	4253      	negs	r3, r2
 8006502:	9307      	str	r3, [sp, #28]
 8006504:	2300      	movs	r3, #0
 8006506:	930a      	str	r3, [sp, #40]	; 0x28
 8006508:	e7bf      	b.n	800648a <_dtoa_r+0x1da>
 800650a:	2300      	movs	r3, #0
 800650c:	9308      	str	r3, [sp, #32]
 800650e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006510:	2b00      	cmp	r3, #0
 8006512:	dc55      	bgt.n	80065c0 <_dtoa_r+0x310>
 8006514:	2301      	movs	r3, #1
 8006516:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800651a:	461a      	mov	r2, r3
 800651c:	9209      	str	r2, [sp, #36]	; 0x24
 800651e:	e00c      	b.n	800653a <_dtoa_r+0x28a>
 8006520:	2301      	movs	r3, #1
 8006522:	e7f3      	b.n	800650c <_dtoa_r+0x25c>
 8006524:	2300      	movs	r3, #0
 8006526:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006528:	9308      	str	r3, [sp, #32]
 800652a:	9b00      	ldr	r3, [sp, #0]
 800652c:	4413      	add	r3, r2
 800652e:	9302      	str	r3, [sp, #8]
 8006530:	3301      	adds	r3, #1
 8006532:	2b01      	cmp	r3, #1
 8006534:	9303      	str	r3, [sp, #12]
 8006536:	bfb8      	it	lt
 8006538:	2301      	movlt	r3, #1
 800653a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800653c:	2200      	movs	r2, #0
 800653e:	6042      	str	r2, [r0, #4]
 8006540:	2204      	movs	r2, #4
 8006542:	f102 0614 	add.w	r6, r2, #20
 8006546:	429e      	cmp	r6, r3
 8006548:	6841      	ldr	r1, [r0, #4]
 800654a:	d93d      	bls.n	80065c8 <_dtoa_r+0x318>
 800654c:	4620      	mov	r0, r4
 800654e:	f000 fcb7 	bl	8006ec0 <_Balloc>
 8006552:	9001      	str	r0, [sp, #4]
 8006554:	2800      	cmp	r0, #0
 8006556:	d13b      	bne.n	80065d0 <_dtoa_r+0x320>
 8006558:	4b11      	ldr	r3, [pc, #68]	; (80065a0 <_dtoa_r+0x2f0>)
 800655a:	4602      	mov	r2, r0
 800655c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006560:	e6c0      	b.n	80062e4 <_dtoa_r+0x34>
 8006562:	2301      	movs	r3, #1
 8006564:	e7df      	b.n	8006526 <_dtoa_r+0x276>
 8006566:	bf00      	nop
 8006568:	636f4361 	.word	0x636f4361
 800656c:	3fd287a7 	.word	0x3fd287a7
 8006570:	8b60c8b3 	.word	0x8b60c8b3
 8006574:	3fc68a28 	.word	0x3fc68a28
 8006578:	509f79fb 	.word	0x509f79fb
 800657c:	3fd34413 	.word	0x3fd34413
 8006580:	08008aa5 	.word	0x08008aa5
 8006584:	08008abc 	.word	0x08008abc
 8006588:	7ff00000 	.word	0x7ff00000
 800658c:	08008aa1 	.word	0x08008aa1
 8006590:	08008a98 	.word	0x08008a98
 8006594:	08008a75 	.word	0x08008a75
 8006598:	3ff80000 	.word	0x3ff80000
 800659c:	08008bb0 	.word	0x08008bb0
 80065a0:	08008b17 	.word	0x08008b17
 80065a4:	2501      	movs	r5, #1
 80065a6:	2300      	movs	r3, #0
 80065a8:	9306      	str	r3, [sp, #24]
 80065aa:	9508      	str	r5, [sp, #32]
 80065ac:	f04f 33ff 	mov.w	r3, #4294967295
 80065b0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80065b4:	2200      	movs	r2, #0
 80065b6:	2312      	movs	r3, #18
 80065b8:	e7b0      	b.n	800651c <_dtoa_r+0x26c>
 80065ba:	2301      	movs	r3, #1
 80065bc:	9308      	str	r3, [sp, #32]
 80065be:	e7f5      	b.n	80065ac <_dtoa_r+0x2fc>
 80065c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80065c2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80065c6:	e7b8      	b.n	800653a <_dtoa_r+0x28a>
 80065c8:	3101      	adds	r1, #1
 80065ca:	6041      	str	r1, [r0, #4]
 80065cc:	0052      	lsls	r2, r2, #1
 80065ce:	e7b8      	b.n	8006542 <_dtoa_r+0x292>
 80065d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80065d2:	9a01      	ldr	r2, [sp, #4]
 80065d4:	601a      	str	r2, [r3, #0]
 80065d6:	9b03      	ldr	r3, [sp, #12]
 80065d8:	2b0e      	cmp	r3, #14
 80065da:	f200 809d 	bhi.w	8006718 <_dtoa_r+0x468>
 80065de:	2d00      	cmp	r5, #0
 80065e0:	f000 809a 	beq.w	8006718 <_dtoa_r+0x468>
 80065e4:	9b00      	ldr	r3, [sp, #0]
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	dd32      	ble.n	8006650 <_dtoa_r+0x3a0>
 80065ea:	4ab7      	ldr	r2, [pc, #732]	; (80068c8 <_dtoa_r+0x618>)
 80065ec:	f003 030f 	and.w	r3, r3, #15
 80065f0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80065f4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80065f8:	9b00      	ldr	r3, [sp, #0]
 80065fa:	05d8      	lsls	r0, r3, #23
 80065fc:	ea4f 1723 	mov.w	r7, r3, asr #4
 8006600:	d516      	bpl.n	8006630 <_dtoa_r+0x380>
 8006602:	4bb2      	ldr	r3, [pc, #712]	; (80068cc <_dtoa_r+0x61c>)
 8006604:	ec51 0b19 	vmov	r0, r1, d9
 8006608:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800660c:	f7fa f93e 	bl	800088c <__aeabi_ddiv>
 8006610:	f007 070f 	and.w	r7, r7, #15
 8006614:	4682      	mov	sl, r0
 8006616:	468b      	mov	fp, r1
 8006618:	2503      	movs	r5, #3
 800661a:	4eac      	ldr	r6, [pc, #688]	; (80068cc <_dtoa_r+0x61c>)
 800661c:	b957      	cbnz	r7, 8006634 <_dtoa_r+0x384>
 800661e:	4642      	mov	r2, r8
 8006620:	464b      	mov	r3, r9
 8006622:	4650      	mov	r0, sl
 8006624:	4659      	mov	r1, fp
 8006626:	f7fa f931 	bl	800088c <__aeabi_ddiv>
 800662a:	4682      	mov	sl, r0
 800662c:	468b      	mov	fp, r1
 800662e:	e028      	b.n	8006682 <_dtoa_r+0x3d2>
 8006630:	2502      	movs	r5, #2
 8006632:	e7f2      	b.n	800661a <_dtoa_r+0x36a>
 8006634:	07f9      	lsls	r1, r7, #31
 8006636:	d508      	bpl.n	800664a <_dtoa_r+0x39a>
 8006638:	4640      	mov	r0, r8
 800663a:	4649      	mov	r1, r9
 800663c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006640:	f7f9 fffa 	bl	8000638 <__aeabi_dmul>
 8006644:	3501      	adds	r5, #1
 8006646:	4680      	mov	r8, r0
 8006648:	4689      	mov	r9, r1
 800664a:	107f      	asrs	r7, r7, #1
 800664c:	3608      	adds	r6, #8
 800664e:	e7e5      	b.n	800661c <_dtoa_r+0x36c>
 8006650:	f000 809b 	beq.w	800678a <_dtoa_r+0x4da>
 8006654:	9b00      	ldr	r3, [sp, #0]
 8006656:	4f9d      	ldr	r7, [pc, #628]	; (80068cc <_dtoa_r+0x61c>)
 8006658:	425e      	negs	r6, r3
 800665a:	4b9b      	ldr	r3, [pc, #620]	; (80068c8 <_dtoa_r+0x618>)
 800665c:	f006 020f 	and.w	r2, r6, #15
 8006660:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006664:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006668:	ec51 0b19 	vmov	r0, r1, d9
 800666c:	f7f9 ffe4 	bl	8000638 <__aeabi_dmul>
 8006670:	1136      	asrs	r6, r6, #4
 8006672:	4682      	mov	sl, r0
 8006674:	468b      	mov	fp, r1
 8006676:	2300      	movs	r3, #0
 8006678:	2502      	movs	r5, #2
 800667a:	2e00      	cmp	r6, #0
 800667c:	d17a      	bne.n	8006774 <_dtoa_r+0x4c4>
 800667e:	2b00      	cmp	r3, #0
 8006680:	d1d3      	bne.n	800662a <_dtoa_r+0x37a>
 8006682:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006684:	2b00      	cmp	r3, #0
 8006686:	f000 8082 	beq.w	800678e <_dtoa_r+0x4de>
 800668a:	4b91      	ldr	r3, [pc, #580]	; (80068d0 <_dtoa_r+0x620>)
 800668c:	2200      	movs	r2, #0
 800668e:	4650      	mov	r0, sl
 8006690:	4659      	mov	r1, fp
 8006692:	f7fa fa43 	bl	8000b1c <__aeabi_dcmplt>
 8006696:	2800      	cmp	r0, #0
 8006698:	d079      	beq.n	800678e <_dtoa_r+0x4de>
 800669a:	9b03      	ldr	r3, [sp, #12]
 800669c:	2b00      	cmp	r3, #0
 800669e:	d076      	beq.n	800678e <_dtoa_r+0x4de>
 80066a0:	9b02      	ldr	r3, [sp, #8]
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	dd36      	ble.n	8006714 <_dtoa_r+0x464>
 80066a6:	9b00      	ldr	r3, [sp, #0]
 80066a8:	4650      	mov	r0, sl
 80066aa:	4659      	mov	r1, fp
 80066ac:	1e5f      	subs	r7, r3, #1
 80066ae:	2200      	movs	r2, #0
 80066b0:	4b88      	ldr	r3, [pc, #544]	; (80068d4 <_dtoa_r+0x624>)
 80066b2:	f7f9 ffc1 	bl	8000638 <__aeabi_dmul>
 80066b6:	9e02      	ldr	r6, [sp, #8]
 80066b8:	4682      	mov	sl, r0
 80066ba:	468b      	mov	fp, r1
 80066bc:	3501      	adds	r5, #1
 80066be:	4628      	mov	r0, r5
 80066c0:	f7f9 ff50 	bl	8000564 <__aeabi_i2d>
 80066c4:	4652      	mov	r2, sl
 80066c6:	465b      	mov	r3, fp
 80066c8:	f7f9 ffb6 	bl	8000638 <__aeabi_dmul>
 80066cc:	4b82      	ldr	r3, [pc, #520]	; (80068d8 <_dtoa_r+0x628>)
 80066ce:	2200      	movs	r2, #0
 80066d0:	f7f9 fdfc 	bl	80002cc <__adddf3>
 80066d4:	46d0      	mov	r8, sl
 80066d6:	46d9      	mov	r9, fp
 80066d8:	4682      	mov	sl, r0
 80066da:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 80066de:	2e00      	cmp	r6, #0
 80066e0:	d158      	bne.n	8006794 <_dtoa_r+0x4e4>
 80066e2:	4b7e      	ldr	r3, [pc, #504]	; (80068dc <_dtoa_r+0x62c>)
 80066e4:	2200      	movs	r2, #0
 80066e6:	4640      	mov	r0, r8
 80066e8:	4649      	mov	r1, r9
 80066ea:	f7f9 fded 	bl	80002c8 <__aeabi_dsub>
 80066ee:	4652      	mov	r2, sl
 80066f0:	465b      	mov	r3, fp
 80066f2:	4680      	mov	r8, r0
 80066f4:	4689      	mov	r9, r1
 80066f6:	f7fa fa2f 	bl	8000b58 <__aeabi_dcmpgt>
 80066fa:	2800      	cmp	r0, #0
 80066fc:	f040 8295 	bne.w	8006c2a <_dtoa_r+0x97a>
 8006700:	4652      	mov	r2, sl
 8006702:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006706:	4640      	mov	r0, r8
 8006708:	4649      	mov	r1, r9
 800670a:	f7fa fa07 	bl	8000b1c <__aeabi_dcmplt>
 800670e:	2800      	cmp	r0, #0
 8006710:	f040 8289 	bne.w	8006c26 <_dtoa_r+0x976>
 8006714:	ec5b ab19 	vmov	sl, fp, d9
 8006718:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800671a:	2b00      	cmp	r3, #0
 800671c:	f2c0 8148 	blt.w	80069b0 <_dtoa_r+0x700>
 8006720:	9a00      	ldr	r2, [sp, #0]
 8006722:	2a0e      	cmp	r2, #14
 8006724:	f300 8144 	bgt.w	80069b0 <_dtoa_r+0x700>
 8006728:	4b67      	ldr	r3, [pc, #412]	; (80068c8 <_dtoa_r+0x618>)
 800672a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800672e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006732:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006734:	2b00      	cmp	r3, #0
 8006736:	f280 80d5 	bge.w	80068e4 <_dtoa_r+0x634>
 800673a:	9b03      	ldr	r3, [sp, #12]
 800673c:	2b00      	cmp	r3, #0
 800673e:	f300 80d1 	bgt.w	80068e4 <_dtoa_r+0x634>
 8006742:	f040 826f 	bne.w	8006c24 <_dtoa_r+0x974>
 8006746:	4b65      	ldr	r3, [pc, #404]	; (80068dc <_dtoa_r+0x62c>)
 8006748:	2200      	movs	r2, #0
 800674a:	4640      	mov	r0, r8
 800674c:	4649      	mov	r1, r9
 800674e:	f7f9 ff73 	bl	8000638 <__aeabi_dmul>
 8006752:	4652      	mov	r2, sl
 8006754:	465b      	mov	r3, fp
 8006756:	f7fa f9f5 	bl	8000b44 <__aeabi_dcmpge>
 800675a:	9e03      	ldr	r6, [sp, #12]
 800675c:	4637      	mov	r7, r6
 800675e:	2800      	cmp	r0, #0
 8006760:	f040 8245 	bne.w	8006bee <_dtoa_r+0x93e>
 8006764:	9d01      	ldr	r5, [sp, #4]
 8006766:	2331      	movs	r3, #49	; 0x31
 8006768:	f805 3b01 	strb.w	r3, [r5], #1
 800676c:	9b00      	ldr	r3, [sp, #0]
 800676e:	3301      	adds	r3, #1
 8006770:	9300      	str	r3, [sp, #0]
 8006772:	e240      	b.n	8006bf6 <_dtoa_r+0x946>
 8006774:	07f2      	lsls	r2, r6, #31
 8006776:	d505      	bpl.n	8006784 <_dtoa_r+0x4d4>
 8006778:	e9d7 2300 	ldrd	r2, r3, [r7]
 800677c:	f7f9 ff5c 	bl	8000638 <__aeabi_dmul>
 8006780:	3501      	adds	r5, #1
 8006782:	2301      	movs	r3, #1
 8006784:	1076      	asrs	r6, r6, #1
 8006786:	3708      	adds	r7, #8
 8006788:	e777      	b.n	800667a <_dtoa_r+0x3ca>
 800678a:	2502      	movs	r5, #2
 800678c:	e779      	b.n	8006682 <_dtoa_r+0x3d2>
 800678e:	9f00      	ldr	r7, [sp, #0]
 8006790:	9e03      	ldr	r6, [sp, #12]
 8006792:	e794      	b.n	80066be <_dtoa_r+0x40e>
 8006794:	9901      	ldr	r1, [sp, #4]
 8006796:	4b4c      	ldr	r3, [pc, #304]	; (80068c8 <_dtoa_r+0x618>)
 8006798:	4431      	add	r1, r6
 800679a:	910d      	str	r1, [sp, #52]	; 0x34
 800679c:	9908      	ldr	r1, [sp, #32]
 800679e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80067a2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80067a6:	2900      	cmp	r1, #0
 80067a8:	d043      	beq.n	8006832 <_dtoa_r+0x582>
 80067aa:	494d      	ldr	r1, [pc, #308]	; (80068e0 <_dtoa_r+0x630>)
 80067ac:	2000      	movs	r0, #0
 80067ae:	f7fa f86d 	bl	800088c <__aeabi_ddiv>
 80067b2:	4652      	mov	r2, sl
 80067b4:	465b      	mov	r3, fp
 80067b6:	f7f9 fd87 	bl	80002c8 <__aeabi_dsub>
 80067ba:	9d01      	ldr	r5, [sp, #4]
 80067bc:	4682      	mov	sl, r0
 80067be:	468b      	mov	fp, r1
 80067c0:	4649      	mov	r1, r9
 80067c2:	4640      	mov	r0, r8
 80067c4:	f7fa f9e8 	bl	8000b98 <__aeabi_d2iz>
 80067c8:	4606      	mov	r6, r0
 80067ca:	f7f9 fecb 	bl	8000564 <__aeabi_i2d>
 80067ce:	4602      	mov	r2, r0
 80067d0:	460b      	mov	r3, r1
 80067d2:	4640      	mov	r0, r8
 80067d4:	4649      	mov	r1, r9
 80067d6:	f7f9 fd77 	bl	80002c8 <__aeabi_dsub>
 80067da:	3630      	adds	r6, #48	; 0x30
 80067dc:	f805 6b01 	strb.w	r6, [r5], #1
 80067e0:	4652      	mov	r2, sl
 80067e2:	465b      	mov	r3, fp
 80067e4:	4680      	mov	r8, r0
 80067e6:	4689      	mov	r9, r1
 80067e8:	f7fa f998 	bl	8000b1c <__aeabi_dcmplt>
 80067ec:	2800      	cmp	r0, #0
 80067ee:	d163      	bne.n	80068b8 <_dtoa_r+0x608>
 80067f0:	4642      	mov	r2, r8
 80067f2:	464b      	mov	r3, r9
 80067f4:	4936      	ldr	r1, [pc, #216]	; (80068d0 <_dtoa_r+0x620>)
 80067f6:	2000      	movs	r0, #0
 80067f8:	f7f9 fd66 	bl	80002c8 <__aeabi_dsub>
 80067fc:	4652      	mov	r2, sl
 80067fe:	465b      	mov	r3, fp
 8006800:	f7fa f98c 	bl	8000b1c <__aeabi_dcmplt>
 8006804:	2800      	cmp	r0, #0
 8006806:	f040 80b5 	bne.w	8006974 <_dtoa_r+0x6c4>
 800680a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800680c:	429d      	cmp	r5, r3
 800680e:	d081      	beq.n	8006714 <_dtoa_r+0x464>
 8006810:	4b30      	ldr	r3, [pc, #192]	; (80068d4 <_dtoa_r+0x624>)
 8006812:	2200      	movs	r2, #0
 8006814:	4650      	mov	r0, sl
 8006816:	4659      	mov	r1, fp
 8006818:	f7f9 ff0e 	bl	8000638 <__aeabi_dmul>
 800681c:	4b2d      	ldr	r3, [pc, #180]	; (80068d4 <_dtoa_r+0x624>)
 800681e:	4682      	mov	sl, r0
 8006820:	468b      	mov	fp, r1
 8006822:	4640      	mov	r0, r8
 8006824:	4649      	mov	r1, r9
 8006826:	2200      	movs	r2, #0
 8006828:	f7f9 ff06 	bl	8000638 <__aeabi_dmul>
 800682c:	4680      	mov	r8, r0
 800682e:	4689      	mov	r9, r1
 8006830:	e7c6      	b.n	80067c0 <_dtoa_r+0x510>
 8006832:	4650      	mov	r0, sl
 8006834:	4659      	mov	r1, fp
 8006836:	f7f9 feff 	bl	8000638 <__aeabi_dmul>
 800683a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800683c:	9d01      	ldr	r5, [sp, #4]
 800683e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006840:	4682      	mov	sl, r0
 8006842:	468b      	mov	fp, r1
 8006844:	4649      	mov	r1, r9
 8006846:	4640      	mov	r0, r8
 8006848:	f7fa f9a6 	bl	8000b98 <__aeabi_d2iz>
 800684c:	4606      	mov	r6, r0
 800684e:	f7f9 fe89 	bl	8000564 <__aeabi_i2d>
 8006852:	3630      	adds	r6, #48	; 0x30
 8006854:	4602      	mov	r2, r0
 8006856:	460b      	mov	r3, r1
 8006858:	4640      	mov	r0, r8
 800685a:	4649      	mov	r1, r9
 800685c:	f7f9 fd34 	bl	80002c8 <__aeabi_dsub>
 8006860:	f805 6b01 	strb.w	r6, [r5], #1
 8006864:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006866:	429d      	cmp	r5, r3
 8006868:	4680      	mov	r8, r0
 800686a:	4689      	mov	r9, r1
 800686c:	f04f 0200 	mov.w	r2, #0
 8006870:	d124      	bne.n	80068bc <_dtoa_r+0x60c>
 8006872:	4b1b      	ldr	r3, [pc, #108]	; (80068e0 <_dtoa_r+0x630>)
 8006874:	4650      	mov	r0, sl
 8006876:	4659      	mov	r1, fp
 8006878:	f7f9 fd28 	bl	80002cc <__adddf3>
 800687c:	4602      	mov	r2, r0
 800687e:	460b      	mov	r3, r1
 8006880:	4640      	mov	r0, r8
 8006882:	4649      	mov	r1, r9
 8006884:	f7fa f968 	bl	8000b58 <__aeabi_dcmpgt>
 8006888:	2800      	cmp	r0, #0
 800688a:	d173      	bne.n	8006974 <_dtoa_r+0x6c4>
 800688c:	4652      	mov	r2, sl
 800688e:	465b      	mov	r3, fp
 8006890:	4913      	ldr	r1, [pc, #76]	; (80068e0 <_dtoa_r+0x630>)
 8006892:	2000      	movs	r0, #0
 8006894:	f7f9 fd18 	bl	80002c8 <__aeabi_dsub>
 8006898:	4602      	mov	r2, r0
 800689a:	460b      	mov	r3, r1
 800689c:	4640      	mov	r0, r8
 800689e:	4649      	mov	r1, r9
 80068a0:	f7fa f93c 	bl	8000b1c <__aeabi_dcmplt>
 80068a4:	2800      	cmp	r0, #0
 80068a6:	f43f af35 	beq.w	8006714 <_dtoa_r+0x464>
 80068aa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80068ac:	1e6b      	subs	r3, r5, #1
 80068ae:	930f      	str	r3, [sp, #60]	; 0x3c
 80068b0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80068b4:	2b30      	cmp	r3, #48	; 0x30
 80068b6:	d0f8      	beq.n	80068aa <_dtoa_r+0x5fa>
 80068b8:	9700      	str	r7, [sp, #0]
 80068ba:	e049      	b.n	8006950 <_dtoa_r+0x6a0>
 80068bc:	4b05      	ldr	r3, [pc, #20]	; (80068d4 <_dtoa_r+0x624>)
 80068be:	f7f9 febb 	bl	8000638 <__aeabi_dmul>
 80068c2:	4680      	mov	r8, r0
 80068c4:	4689      	mov	r9, r1
 80068c6:	e7bd      	b.n	8006844 <_dtoa_r+0x594>
 80068c8:	08008bb0 	.word	0x08008bb0
 80068cc:	08008b88 	.word	0x08008b88
 80068d0:	3ff00000 	.word	0x3ff00000
 80068d4:	40240000 	.word	0x40240000
 80068d8:	401c0000 	.word	0x401c0000
 80068dc:	40140000 	.word	0x40140000
 80068e0:	3fe00000 	.word	0x3fe00000
 80068e4:	9d01      	ldr	r5, [sp, #4]
 80068e6:	4656      	mov	r6, sl
 80068e8:	465f      	mov	r7, fp
 80068ea:	4642      	mov	r2, r8
 80068ec:	464b      	mov	r3, r9
 80068ee:	4630      	mov	r0, r6
 80068f0:	4639      	mov	r1, r7
 80068f2:	f7f9 ffcb 	bl	800088c <__aeabi_ddiv>
 80068f6:	f7fa f94f 	bl	8000b98 <__aeabi_d2iz>
 80068fa:	4682      	mov	sl, r0
 80068fc:	f7f9 fe32 	bl	8000564 <__aeabi_i2d>
 8006900:	4642      	mov	r2, r8
 8006902:	464b      	mov	r3, r9
 8006904:	f7f9 fe98 	bl	8000638 <__aeabi_dmul>
 8006908:	4602      	mov	r2, r0
 800690a:	460b      	mov	r3, r1
 800690c:	4630      	mov	r0, r6
 800690e:	4639      	mov	r1, r7
 8006910:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8006914:	f7f9 fcd8 	bl	80002c8 <__aeabi_dsub>
 8006918:	f805 6b01 	strb.w	r6, [r5], #1
 800691c:	9e01      	ldr	r6, [sp, #4]
 800691e:	9f03      	ldr	r7, [sp, #12]
 8006920:	1bae      	subs	r6, r5, r6
 8006922:	42b7      	cmp	r7, r6
 8006924:	4602      	mov	r2, r0
 8006926:	460b      	mov	r3, r1
 8006928:	d135      	bne.n	8006996 <_dtoa_r+0x6e6>
 800692a:	f7f9 fccf 	bl	80002cc <__adddf3>
 800692e:	4642      	mov	r2, r8
 8006930:	464b      	mov	r3, r9
 8006932:	4606      	mov	r6, r0
 8006934:	460f      	mov	r7, r1
 8006936:	f7fa f90f 	bl	8000b58 <__aeabi_dcmpgt>
 800693a:	b9d0      	cbnz	r0, 8006972 <_dtoa_r+0x6c2>
 800693c:	4642      	mov	r2, r8
 800693e:	464b      	mov	r3, r9
 8006940:	4630      	mov	r0, r6
 8006942:	4639      	mov	r1, r7
 8006944:	f7fa f8e0 	bl	8000b08 <__aeabi_dcmpeq>
 8006948:	b110      	cbz	r0, 8006950 <_dtoa_r+0x6a0>
 800694a:	f01a 0f01 	tst.w	sl, #1
 800694e:	d110      	bne.n	8006972 <_dtoa_r+0x6c2>
 8006950:	4620      	mov	r0, r4
 8006952:	ee18 1a10 	vmov	r1, s16
 8006956:	f000 faf3 	bl	8006f40 <_Bfree>
 800695a:	2300      	movs	r3, #0
 800695c:	9800      	ldr	r0, [sp, #0]
 800695e:	702b      	strb	r3, [r5, #0]
 8006960:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006962:	3001      	adds	r0, #1
 8006964:	6018      	str	r0, [r3, #0]
 8006966:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006968:	2b00      	cmp	r3, #0
 800696a:	f43f acf1 	beq.w	8006350 <_dtoa_r+0xa0>
 800696e:	601d      	str	r5, [r3, #0]
 8006970:	e4ee      	b.n	8006350 <_dtoa_r+0xa0>
 8006972:	9f00      	ldr	r7, [sp, #0]
 8006974:	462b      	mov	r3, r5
 8006976:	461d      	mov	r5, r3
 8006978:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800697c:	2a39      	cmp	r2, #57	; 0x39
 800697e:	d106      	bne.n	800698e <_dtoa_r+0x6de>
 8006980:	9a01      	ldr	r2, [sp, #4]
 8006982:	429a      	cmp	r2, r3
 8006984:	d1f7      	bne.n	8006976 <_dtoa_r+0x6c6>
 8006986:	9901      	ldr	r1, [sp, #4]
 8006988:	2230      	movs	r2, #48	; 0x30
 800698a:	3701      	adds	r7, #1
 800698c:	700a      	strb	r2, [r1, #0]
 800698e:	781a      	ldrb	r2, [r3, #0]
 8006990:	3201      	adds	r2, #1
 8006992:	701a      	strb	r2, [r3, #0]
 8006994:	e790      	b.n	80068b8 <_dtoa_r+0x608>
 8006996:	4ba6      	ldr	r3, [pc, #664]	; (8006c30 <_dtoa_r+0x980>)
 8006998:	2200      	movs	r2, #0
 800699a:	f7f9 fe4d 	bl	8000638 <__aeabi_dmul>
 800699e:	2200      	movs	r2, #0
 80069a0:	2300      	movs	r3, #0
 80069a2:	4606      	mov	r6, r0
 80069a4:	460f      	mov	r7, r1
 80069a6:	f7fa f8af 	bl	8000b08 <__aeabi_dcmpeq>
 80069aa:	2800      	cmp	r0, #0
 80069ac:	d09d      	beq.n	80068ea <_dtoa_r+0x63a>
 80069ae:	e7cf      	b.n	8006950 <_dtoa_r+0x6a0>
 80069b0:	9a08      	ldr	r2, [sp, #32]
 80069b2:	2a00      	cmp	r2, #0
 80069b4:	f000 80d7 	beq.w	8006b66 <_dtoa_r+0x8b6>
 80069b8:	9a06      	ldr	r2, [sp, #24]
 80069ba:	2a01      	cmp	r2, #1
 80069bc:	f300 80ba 	bgt.w	8006b34 <_dtoa_r+0x884>
 80069c0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80069c2:	2a00      	cmp	r2, #0
 80069c4:	f000 80b2 	beq.w	8006b2c <_dtoa_r+0x87c>
 80069c8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80069cc:	9e07      	ldr	r6, [sp, #28]
 80069ce:	9d04      	ldr	r5, [sp, #16]
 80069d0:	9a04      	ldr	r2, [sp, #16]
 80069d2:	441a      	add	r2, r3
 80069d4:	9204      	str	r2, [sp, #16]
 80069d6:	9a05      	ldr	r2, [sp, #20]
 80069d8:	2101      	movs	r1, #1
 80069da:	441a      	add	r2, r3
 80069dc:	4620      	mov	r0, r4
 80069de:	9205      	str	r2, [sp, #20]
 80069e0:	f000 fb66 	bl	80070b0 <__i2b>
 80069e4:	4607      	mov	r7, r0
 80069e6:	2d00      	cmp	r5, #0
 80069e8:	dd0c      	ble.n	8006a04 <_dtoa_r+0x754>
 80069ea:	9b05      	ldr	r3, [sp, #20]
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	dd09      	ble.n	8006a04 <_dtoa_r+0x754>
 80069f0:	42ab      	cmp	r3, r5
 80069f2:	9a04      	ldr	r2, [sp, #16]
 80069f4:	bfa8      	it	ge
 80069f6:	462b      	movge	r3, r5
 80069f8:	1ad2      	subs	r2, r2, r3
 80069fa:	9204      	str	r2, [sp, #16]
 80069fc:	9a05      	ldr	r2, [sp, #20]
 80069fe:	1aed      	subs	r5, r5, r3
 8006a00:	1ad3      	subs	r3, r2, r3
 8006a02:	9305      	str	r3, [sp, #20]
 8006a04:	9b07      	ldr	r3, [sp, #28]
 8006a06:	b31b      	cbz	r3, 8006a50 <_dtoa_r+0x7a0>
 8006a08:	9b08      	ldr	r3, [sp, #32]
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	f000 80af 	beq.w	8006b6e <_dtoa_r+0x8be>
 8006a10:	2e00      	cmp	r6, #0
 8006a12:	dd13      	ble.n	8006a3c <_dtoa_r+0x78c>
 8006a14:	4639      	mov	r1, r7
 8006a16:	4632      	mov	r2, r6
 8006a18:	4620      	mov	r0, r4
 8006a1a:	f000 fc09 	bl	8007230 <__pow5mult>
 8006a1e:	ee18 2a10 	vmov	r2, s16
 8006a22:	4601      	mov	r1, r0
 8006a24:	4607      	mov	r7, r0
 8006a26:	4620      	mov	r0, r4
 8006a28:	f000 fb58 	bl	80070dc <__multiply>
 8006a2c:	ee18 1a10 	vmov	r1, s16
 8006a30:	4680      	mov	r8, r0
 8006a32:	4620      	mov	r0, r4
 8006a34:	f000 fa84 	bl	8006f40 <_Bfree>
 8006a38:	ee08 8a10 	vmov	s16, r8
 8006a3c:	9b07      	ldr	r3, [sp, #28]
 8006a3e:	1b9a      	subs	r2, r3, r6
 8006a40:	d006      	beq.n	8006a50 <_dtoa_r+0x7a0>
 8006a42:	ee18 1a10 	vmov	r1, s16
 8006a46:	4620      	mov	r0, r4
 8006a48:	f000 fbf2 	bl	8007230 <__pow5mult>
 8006a4c:	ee08 0a10 	vmov	s16, r0
 8006a50:	2101      	movs	r1, #1
 8006a52:	4620      	mov	r0, r4
 8006a54:	f000 fb2c 	bl	80070b0 <__i2b>
 8006a58:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	4606      	mov	r6, r0
 8006a5e:	f340 8088 	ble.w	8006b72 <_dtoa_r+0x8c2>
 8006a62:	461a      	mov	r2, r3
 8006a64:	4601      	mov	r1, r0
 8006a66:	4620      	mov	r0, r4
 8006a68:	f000 fbe2 	bl	8007230 <__pow5mult>
 8006a6c:	9b06      	ldr	r3, [sp, #24]
 8006a6e:	2b01      	cmp	r3, #1
 8006a70:	4606      	mov	r6, r0
 8006a72:	f340 8081 	ble.w	8006b78 <_dtoa_r+0x8c8>
 8006a76:	f04f 0800 	mov.w	r8, #0
 8006a7a:	6933      	ldr	r3, [r6, #16]
 8006a7c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006a80:	6918      	ldr	r0, [r3, #16]
 8006a82:	f000 fac5 	bl	8007010 <__hi0bits>
 8006a86:	f1c0 0020 	rsb	r0, r0, #32
 8006a8a:	9b05      	ldr	r3, [sp, #20]
 8006a8c:	4418      	add	r0, r3
 8006a8e:	f010 001f 	ands.w	r0, r0, #31
 8006a92:	f000 8092 	beq.w	8006bba <_dtoa_r+0x90a>
 8006a96:	f1c0 0320 	rsb	r3, r0, #32
 8006a9a:	2b04      	cmp	r3, #4
 8006a9c:	f340 808a 	ble.w	8006bb4 <_dtoa_r+0x904>
 8006aa0:	f1c0 001c 	rsb	r0, r0, #28
 8006aa4:	9b04      	ldr	r3, [sp, #16]
 8006aa6:	4403      	add	r3, r0
 8006aa8:	9304      	str	r3, [sp, #16]
 8006aaa:	9b05      	ldr	r3, [sp, #20]
 8006aac:	4403      	add	r3, r0
 8006aae:	4405      	add	r5, r0
 8006ab0:	9305      	str	r3, [sp, #20]
 8006ab2:	9b04      	ldr	r3, [sp, #16]
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	dd07      	ble.n	8006ac8 <_dtoa_r+0x818>
 8006ab8:	ee18 1a10 	vmov	r1, s16
 8006abc:	461a      	mov	r2, r3
 8006abe:	4620      	mov	r0, r4
 8006ac0:	f000 fc10 	bl	80072e4 <__lshift>
 8006ac4:	ee08 0a10 	vmov	s16, r0
 8006ac8:	9b05      	ldr	r3, [sp, #20]
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	dd05      	ble.n	8006ada <_dtoa_r+0x82a>
 8006ace:	4631      	mov	r1, r6
 8006ad0:	461a      	mov	r2, r3
 8006ad2:	4620      	mov	r0, r4
 8006ad4:	f000 fc06 	bl	80072e4 <__lshift>
 8006ad8:	4606      	mov	r6, r0
 8006ada:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d06e      	beq.n	8006bbe <_dtoa_r+0x90e>
 8006ae0:	ee18 0a10 	vmov	r0, s16
 8006ae4:	4631      	mov	r1, r6
 8006ae6:	f000 fc6d 	bl	80073c4 <__mcmp>
 8006aea:	2800      	cmp	r0, #0
 8006aec:	da67      	bge.n	8006bbe <_dtoa_r+0x90e>
 8006aee:	9b00      	ldr	r3, [sp, #0]
 8006af0:	3b01      	subs	r3, #1
 8006af2:	ee18 1a10 	vmov	r1, s16
 8006af6:	9300      	str	r3, [sp, #0]
 8006af8:	220a      	movs	r2, #10
 8006afa:	2300      	movs	r3, #0
 8006afc:	4620      	mov	r0, r4
 8006afe:	f000 fa41 	bl	8006f84 <__multadd>
 8006b02:	9b08      	ldr	r3, [sp, #32]
 8006b04:	ee08 0a10 	vmov	s16, r0
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	f000 81b1 	beq.w	8006e70 <_dtoa_r+0xbc0>
 8006b0e:	2300      	movs	r3, #0
 8006b10:	4639      	mov	r1, r7
 8006b12:	220a      	movs	r2, #10
 8006b14:	4620      	mov	r0, r4
 8006b16:	f000 fa35 	bl	8006f84 <__multadd>
 8006b1a:	9b02      	ldr	r3, [sp, #8]
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	4607      	mov	r7, r0
 8006b20:	f300 808e 	bgt.w	8006c40 <_dtoa_r+0x990>
 8006b24:	9b06      	ldr	r3, [sp, #24]
 8006b26:	2b02      	cmp	r3, #2
 8006b28:	dc51      	bgt.n	8006bce <_dtoa_r+0x91e>
 8006b2a:	e089      	b.n	8006c40 <_dtoa_r+0x990>
 8006b2c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006b2e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006b32:	e74b      	b.n	80069cc <_dtoa_r+0x71c>
 8006b34:	9b03      	ldr	r3, [sp, #12]
 8006b36:	1e5e      	subs	r6, r3, #1
 8006b38:	9b07      	ldr	r3, [sp, #28]
 8006b3a:	42b3      	cmp	r3, r6
 8006b3c:	bfbf      	itttt	lt
 8006b3e:	9b07      	ldrlt	r3, [sp, #28]
 8006b40:	9607      	strlt	r6, [sp, #28]
 8006b42:	1af2      	sublt	r2, r6, r3
 8006b44:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8006b46:	bfb6      	itet	lt
 8006b48:	189b      	addlt	r3, r3, r2
 8006b4a:	1b9e      	subge	r6, r3, r6
 8006b4c:	930a      	strlt	r3, [sp, #40]	; 0x28
 8006b4e:	9b03      	ldr	r3, [sp, #12]
 8006b50:	bfb8      	it	lt
 8006b52:	2600      	movlt	r6, #0
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	bfb7      	itett	lt
 8006b58:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8006b5c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8006b60:	1a9d      	sublt	r5, r3, r2
 8006b62:	2300      	movlt	r3, #0
 8006b64:	e734      	b.n	80069d0 <_dtoa_r+0x720>
 8006b66:	9e07      	ldr	r6, [sp, #28]
 8006b68:	9d04      	ldr	r5, [sp, #16]
 8006b6a:	9f08      	ldr	r7, [sp, #32]
 8006b6c:	e73b      	b.n	80069e6 <_dtoa_r+0x736>
 8006b6e:	9a07      	ldr	r2, [sp, #28]
 8006b70:	e767      	b.n	8006a42 <_dtoa_r+0x792>
 8006b72:	9b06      	ldr	r3, [sp, #24]
 8006b74:	2b01      	cmp	r3, #1
 8006b76:	dc18      	bgt.n	8006baa <_dtoa_r+0x8fa>
 8006b78:	f1ba 0f00 	cmp.w	sl, #0
 8006b7c:	d115      	bne.n	8006baa <_dtoa_r+0x8fa>
 8006b7e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006b82:	b993      	cbnz	r3, 8006baa <_dtoa_r+0x8fa>
 8006b84:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006b88:	0d1b      	lsrs	r3, r3, #20
 8006b8a:	051b      	lsls	r3, r3, #20
 8006b8c:	b183      	cbz	r3, 8006bb0 <_dtoa_r+0x900>
 8006b8e:	9b04      	ldr	r3, [sp, #16]
 8006b90:	3301      	adds	r3, #1
 8006b92:	9304      	str	r3, [sp, #16]
 8006b94:	9b05      	ldr	r3, [sp, #20]
 8006b96:	3301      	adds	r3, #1
 8006b98:	9305      	str	r3, [sp, #20]
 8006b9a:	f04f 0801 	mov.w	r8, #1
 8006b9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	f47f af6a 	bne.w	8006a7a <_dtoa_r+0x7ca>
 8006ba6:	2001      	movs	r0, #1
 8006ba8:	e76f      	b.n	8006a8a <_dtoa_r+0x7da>
 8006baa:	f04f 0800 	mov.w	r8, #0
 8006bae:	e7f6      	b.n	8006b9e <_dtoa_r+0x8ee>
 8006bb0:	4698      	mov	r8, r3
 8006bb2:	e7f4      	b.n	8006b9e <_dtoa_r+0x8ee>
 8006bb4:	f43f af7d 	beq.w	8006ab2 <_dtoa_r+0x802>
 8006bb8:	4618      	mov	r0, r3
 8006bba:	301c      	adds	r0, #28
 8006bbc:	e772      	b.n	8006aa4 <_dtoa_r+0x7f4>
 8006bbe:	9b03      	ldr	r3, [sp, #12]
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	dc37      	bgt.n	8006c34 <_dtoa_r+0x984>
 8006bc4:	9b06      	ldr	r3, [sp, #24]
 8006bc6:	2b02      	cmp	r3, #2
 8006bc8:	dd34      	ble.n	8006c34 <_dtoa_r+0x984>
 8006bca:	9b03      	ldr	r3, [sp, #12]
 8006bcc:	9302      	str	r3, [sp, #8]
 8006bce:	9b02      	ldr	r3, [sp, #8]
 8006bd0:	b96b      	cbnz	r3, 8006bee <_dtoa_r+0x93e>
 8006bd2:	4631      	mov	r1, r6
 8006bd4:	2205      	movs	r2, #5
 8006bd6:	4620      	mov	r0, r4
 8006bd8:	f000 f9d4 	bl	8006f84 <__multadd>
 8006bdc:	4601      	mov	r1, r0
 8006bde:	4606      	mov	r6, r0
 8006be0:	ee18 0a10 	vmov	r0, s16
 8006be4:	f000 fbee 	bl	80073c4 <__mcmp>
 8006be8:	2800      	cmp	r0, #0
 8006bea:	f73f adbb 	bgt.w	8006764 <_dtoa_r+0x4b4>
 8006bee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006bf0:	9d01      	ldr	r5, [sp, #4]
 8006bf2:	43db      	mvns	r3, r3
 8006bf4:	9300      	str	r3, [sp, #0]
 8006bf6:	f04f 0800 	mov.w	r8, #0
 8006bfa:	4631      	mov	r1, r6
 8006bfc:	4620      	mov	r0, r4
 8006bfe:	f000 f99f 	bl	8006f40 <_Bfree>
 8006c02:	2f00      	cmp	r7, #0
 8006c04:	f43f aea4 	beq.w	8006950 <_dtoa_r+0x6a0>
 8006c08:	f1b8 0f00 	cmp.w	r8, #0
 8006c0c:	d005      	beq.n	8006c1a <_dtoa_r+0x96a>
 8006c0e:	45b8      	cmp	r8, r7
 8006c10:	d003      	beq.n	8006c1a <_dtoa_r+0x96a>
 8006c12:	4641      	mov	r1, r8
 8006c14:	4620      	mov	r0, r4
 8006c16:	f000 f993 	bl	8006f40 <_Bfree>
 8006c1a:	4639      	mov	r1, r7
 8006c1c:	4620      	mov	r0, r4
 8006c1e:	f000 f98f 	bl	8006f40 <_Bfree>
 8006c22:	e695      	b.n	8006950 <_dtoa_r+0x6a0>
 8006c24:	2600      	movs	r6, #0
 8006c26:	4637      	mov	r7, r6
 8006c28:	e7e1      	b.n	8006bee <_dtoa_r+0x93e>
 8006c2a:	9700      	str	r7, [sp, #0]
 8006c2c:	4637      	mov	r7, r6
 8006c2e:	e599      	b.n	8006764 <_dtoa_r+0x4b4>
 8006c30:	40240000 	.word	0x40240000
 8006c34:	9b08      	ldr	r3, [sp, #32]
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	f000 80ca 	beq.w	8006dd0 <_dtoa_r+0xb20>
 8006c3c:	9b03      	ldr	r3, [sp, #12]
 8006c3e:	9302      	str	r3, [sp, #8]
 8006c40:	2d00      	cmp	r5, #0
 8006c42:	dd05      	ble.n	8006c50 <_dtoa_r+0x9a0>
 8006c44:	4639      	mov	r1, r7
 8006c46:	462a      	mov	r2, r5
 8006c48:	4620      	mov	r0, r4
 8006c4a:	f000 fb4b 	bl	80072e4 <__lshift>
 8006c4e:	4607      	mov	r7, r0
 8006c50:	f1b8 0f00 	cmp.w	r8, #0
 8006c54:	d05b      	beq.n	8006d0e <_dtoa_r+0xa5e>
 8006c56:	6879      	ldr	r1, [r7, #4]
 8006c58:	4620      	mov	r0, r4
 8006c5a:	f000 f931 	bl	8006ec0 <_Balloc>
 8006c5e:	4605      	mov	r5, r0
 8006c60:	b928      	cbnz	r0, 8006c6e <_dtoa_r+0x9be>
 8006c62:	4b87      	ldr	r3, [pc, #540]	; (8006e80 <_dtoa_r+0xbd0>)
 8006c64:	4602      	mov	r2, r0
 8006c66:	f240 21ea 	movw	r1, #746	; 0x2ea
 8006c6a:	f7ff bb3b 	b.w	80062e4 <_dtoa_r+0x34>
 8006c6e:	693a      	ldr	r2, [r7, #16]
 8006c70:	3202      	adds	r2, #2
 8006c72:	0092      	lsls	r2, r2, #2
 8006c74:	f107 010c 	add.w	r1, r7, #12
 8006c78:	300c      	adds	r0, #12
 8006c7a:	f000 f913 	bl	8006ea4 <memcpy>
 8006c7e:	2201      	movs	r2, #1
 8006c80:	4629      	mov	r1, r5
 8006c82:	4620      	mov	r0, r4
 8006c84:	f000 fb2e 	bl	80072e4 <__lshift>
 8006c88:	9b01      	ldr	r3, [sp, #4]
 8006c8a:	f103 0901 	add.w	r9, r3, #1
 8006c8e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8006c92:	4413      	add	r3, r2
 8006c94:	9305      	str	r3, [sp, #20]
 8006c96:	f00a 0301 	and.w	r3, sl, #1
 8006c9a:	46b8      	mov	r8, r7
 8006c9c:	9304      	str	r3, [sp, #16]
 8006c9e:	4607      	mov	r7, r0
 8006ca0:	4631      	mov	r1, r6
 8006ca2:	ee18 0a10 	vmov	r0, s16
 8006ca6:	f7ff fa77 	bl	8006198 <quorem>
 8006caa:	4641      	mov	r1, r8
 8006cac:	9002      	str	r0, [sp, #8]
 8006cae:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8006cb2:	ee18 0a10 	vmov	r0, s16
 8006cb6:	f000 fb85 	bl	80073c4 <__mcmp>
 8006cba:	463a      	mov	r2, r7
 8006cbc:	9003      	str	r0, [sp, #12]
 8006cbe:	4631      	mov	r1, r6
 8006cc0:	4620      	mov	r0, r4
 8006cc2:	f000 fb9b 	bl	80073fc <__mdiff>
 8006cc6:	68c2      	ldr	r2, [r0, #12]
 8006cc8:	f109 3bff 	add.w	fp, r9, #4294967295
 8006ccc:	4605      	mov	r5, r0
 8006cce:	bb02      	cbnz	r2, 8006d12 <_dtoa_r+0xa62>
 8006cd0:	4601      	mov	r1, r0
 8006cd2:	ee18 0a10 	vmov	r0, s16
 8006cd6:	f000 fb75 	bl	80073c4 <__mcmp>
 8006cda:	4602      	mov	r2, r0
 8006cdc:	4629      	mov	r1, r5
 8006cde:	4620      	mov	r0, r4
 8006ce0:	9207      	str	r2, [sp, #28]
 8006ce2:	f000 f92d 	bl	8006f40 <_Bfree>
 8006ce6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8006cea:	ea43 0102 	orr.w	r1, r3, r2
 8006cee:	9b04      	ldr	r3, [sp, #16]
 8006cf0:	430b      	orrs	r3, r1
 8006cf2:	464d      	mov	r5, r9
 8006cf4:	d10f      	bne.n	8006d16 <_dtoa_r+0xa66>
 8006cf6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006cfa:	d02a      	beq.n	8006d52 <_dtoa_r+0xaa2>
 8006cfc:	9b03      	ldr	r3, [sp, #12]
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	dd02      	ble.n	8006d08 <_dtoa_r+0xa58>
 8006d02:	9b02      	ldr	r3, [sp, #8]
 8006d04:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8006d08:	f88b a000 	strb.w	sl, [fp]
 8006d0c:	e775      	b.n	8006bfa <_dtoa_r+0x94a>
 8006d0e:	4638      	mov	r0, r7
 8006d10:	e7ba      	b.n	8006c88 <_dtoa_r+0x9d8>
 8006d12:	2201      	movs	r2, #1
 8006d14:	e7e2      	b.n	8006cdc <_dtoa_r+0xa2c>
 8006d16:	9b03      	ldr	r3, [sp, #12]
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	db04      	blt.n	8006d26 <_dtoa_r+0xa76>
 8006d1c:	9906      	ldr	r1, [sp, #24]
 8006d1e:	430b      	orrs	r3, r1
 8006d20:	9904      	ldr	r1, [sp, #16]
 8006d22:	430b      	orrs	r3, r1
 8006d24:	d122      	bne.n	8006d6c <_dtoa_r+0xabc>
 8006d26:	2a00      	cmp	r2, #0
 8006d28:	ddee      	ble.n	8006d08 <_dtoa_r+0xa58>
 8006d2a:	ee18 1a10 	vmov	r1, s16
 8006d2e:	2201      	movs	r2, #1
 8006d30:	4620      	mov	r0, r4
 8006d32:	f000 fad7 	bl	80072e4 <__lshift>
 8006d36:	4631      	mov	r1, r6
 8006d38:	ee08 0a10 	vmov	s16, r0
 8006d3c:	f000 fb42 	bl	80073c4 <__mcmp>
 8006d40:	2800      	cmp	r0, #0
 8006d42:	dc03      	bgt.n	8006d4c <_dtoa_r+0xa9c>
 8006d44:	d1e0      	bne.n	8006d08 <_dtoa_r+0xa58>
 8006d46:	f01a 0f01 	tst.w	sl, #1
 8006d4a:	d0dd      	beq.n	8006d08 <_dtoa_r+0xa58>
 8006d4c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006d50:	d1d7      	bne.n	8006d02 <_dtoa_r+0xa52>
 8006d52:	2339      	movs	r3, #57	; 0x39
 8006d54:	f88b 3000 	strb.w	r3, [fp]
 8006d58:	462b      	mov	r3, r5
 8006d5a:	461d      	mov	r5, r3
 8006d5c:	3b01      	subs	r3, #1
 8006d5e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006d62:	2a39      	cmp	r2, #57	; 0x39
 8006d64:	d071      	beq.n	8006e4a <_dtoa_r+0xb9a>
 8006d66:	3201      	adds	r2, #1
 8006d68:	701a      	strb	r2, [r3, #0]
 8006d6a:	e746      	b.n	8006bfa <_dtoa_r+0x94a>
 8006d6c:	2a00      	cmp	r2, #0
 8006d6e:	dd07      	ble.n	8006d80 <_dtoa_r+0xad0>
 8006d70:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006d74:	d0ed      	beq.n	8006d52 <_dtoa_r+0xaa2>
 8006d76:	f10a 0301 	add.w	r3, sl, #1
 8006d7a:	f88b 3000 	strb.w	r3, [fp]
 8006d7e:	e73c      	b.n	8006bfa <_dtoa_r+0x94a>
 8006d80:	9b05      	ldr	r3, [sp, #20]
 8006d82:	f809 ac01 	strb.w	sl, [r9, #-1]
 8006d86:	4599      	cmp	r9, r3
 8006d88:	d047      	beq.n	8006e1a <_dtoa_r+0xb6a>
 8006d8a:	ee18 1a10 	vmov	r1, s16
 8006d8e:	2300      	movs	r3, #0
 8006d90:	220a      	movs	r2, #10
 8006d92:	4620      	mov	r0, r4
 8006d94:	f000 f8f6 	bl	8006f84 <__multadd>
 8006d98:	45b8      	cmp	r8, r7
 8006d9a:	ee08 0a10 	vmov	s16, r0
 8006d9e:	f04f 0300 	mov.w	r3, #0
 8006da2:	f04f 020a 	mov.w	r2, #10
 8006da6:	4641      	mov	r1, r8
 8006da8:	4620      	mov	r0, r4
 8006daa:	d106      	bne.n	8006dba <_dtoa_r+0xb0a>
 8006dac:	f000 f8ea 	bl	8006f84 <__multadd>
 8006db0:	4680      	mov	r8, r0
 8006db2:	4607      	mov	r7, r0
 8006db4:	f109 0901 	add.w	r9, r9, #1
 8006db8:	e772      	b.n	8006ca0 <_dtoa_r+0x9f0>
 8006dba:	f000 f8e3 	bl	8006f84 <__multadd>
 8006dbe:	4639      	mov	r1, r7
 8006dc0:	4680      	mov	r8, r0
 8006dc2:	2300      	movs	r3, #0
 8006dc4:	220a      	movs	r2, #10
 8006dc6:	4620      	mov	r0, r4
 8006dc8:	f000 f8dc 	bl	8006f84 <__multadd>
 8006dcc:	4607      	mov	r7, r0
 8006dce:	e7f1      	b.n	8006db4 <_dtoa_r+0xb04>
 8006dd0:	9b03      	ldr	r3, [sp, #12]
 8006dd2:	9302      	str	r3, [sp, #8]
 8006dd4:	9d01      	ldr	r5, [sp, #4]
 8006dd6:	ee18 0a10 	vmov	r0, s16
 8006dda:	4631      	mov	r1, r6
 8006ddc:	f7ff f9dc 	bl	8006198 <quorem>
 8006de0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8006de4:	9b01      	ldr	r3, [sp, #4]
 8006de6:	f805 ab01 	strb.w	sl, [r5], #1
 8006dea:	1aea      	subs	r2, r5, r3
 8006dec:	9b02      	ldr	r3, [sp, #8]
 8006dee:	4293      	cmp	r3, r2
 8006df0:	dd09      	ble.n	8006e06 <_dtoa_r+0xb56>
 8006df2:	ee18 1a10 	vmov	r1, s16
 8006df6:	2300      	movs	r3, #0
 8006df8:	220a      	movs	r2, #10
 8006dfa:	4620      	mov	r0, r4
 8006dfc:	f000 f8c2 	bl	8006f84 <__multadd>
 8006e00:	ee08 0a10 	vmov	s16, r0
 8006e04:	e7e7      	b.n	8006dd6 <_dtoa_r+0xb26>
 8006e06:	9b02      	ldr	r3, [sp, #8]
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	bfc8      	it	gt
 8006e0c:	461d      	movgt	r5, r3
 8006e0e:	9b01      	ldr	r3, [sp, #4]
 8006e10:	bfd8      	it	le
 8006e12:	2501      	movle	r5, #1
 8006e14:	441d      	add	r5, r3
 8006e16:	f04f 0800 	mov.w	r8, #0
 8006e1a:	ee18 1a10 	vmov	r1, s16
 8006e1e:	2201      	movs	r2, #1
 8006e20:	4620      	mov	r0, r4
 8006e22:	f000 fa5f 	bl	80072e4 <__lshift>
 8006e26:	4631      	mov	r1, r6
 8006e28:	ee08 0a10 	vmov	s16, r0
 8006e2c:	f000 faca 	bl	80073c4 <__mcmp>
 8006e30:	2800      	cmp	r0, #0
 8006e32:	dc91      	bgt.n	8006d58 <_dtoa_r+0xaa8>
 8006e34:	d102      	bne.n	8006e3c <_dtoa_r+0xb8c>
 8006e36:	f01a 0f01 	tst.w	sl, #1
 8006e3a:	d18d      	bne.n	8006d58 <_dtoa_r+0xaa8>
 8006e3c:	462b      	mov	r3, r5
 8006e3e:	461d      	mov	r5, r3
 8006e40:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006e44:	2a30      	cmp	r2, #48	; 0x30
 8006e46:	d0fa      	beq.n	8006e3e <_dtoa_r+0xb8e>
 8006e48:	e6d7      	b.n	8006bfa <_dtoa_r+0x94a>
 8006e4a:	9a01      	ldr	r2, [sp, #4]
 8006e4c:	429a      	cmp	r2, r3
 8006e4e:	d184      	bne.n	8006d5a <_dtoa_r+0xaaa>
 8006e50:	9b00      	ldr	r3, [sp, #0]
 8006e52:	3301      	adds	r3, #1
 8006e54:	9300      	str	r3, [sp, #0]
 8006e56:	2331      	movs	r3, #49	; 0x31
 8006e58:	7013      	strb	r3, [r2, #0]
 8006e5a:	e6ce      	b.n	8006bfa <_dtoa_r+0x94a>
 8006e5c:	4b09      	ldr	r3, [pc, #36]	; (8006e84 <_dtoa_r+0xbd4>)
 8006e5e:	f7ff ba95 	b.w	800638c <_dtoa_r+0xdc>
 8006e62:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	f47f aa6e 	bne.w	8006346 <_dtoa_r+0x96>
 8006e6a:	4b07      	ldr	r3, [pc, #28]	; (8006e88 <_dtoa_r+0xbd8>)
 8006e6c:	f7ff ba8e 	b.w	800638c <_dtoa_r+0xdc>
 8006e70:	9b02      	ldr	r3, [sp, #8]
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	dcae      	bgt.n	8006dd4 <_dtoa_r+0xb24>
 8006e76:	9b06      	ldr	r3, [sp, #24]
 8006e78:	2b02      	cmp	r3, #2
 8006e7a:	f73f aea8 	bgt.w	8006bce <_dtoa_r+0x91e>
 8006e7e:	e7a9      	b.n	8006dd4 <_dtoa_r+0xb24>
 8006e80:	08008b17 	.word	0x08008b17
 8006e84:	08008a74 	.word	0x08008a74
 8006e88:	08008a98 	.word	0x08008a98

08006e8c <_localeconv_r>:
 8006e8c:	4800      	ldr	r0, [pc, #0]	; (8006e90 <_localeconv_r+0x4>)
 8006e8e:	4770      	bx	lr
 8006e90:	20000168 	.word	0x20000168

08006e94 <malloc>:
 8006e94:	4b02      	ldr	r3, [pc, #8]	; (8006ea0 <malloc+0xc>)
 8006e96:	4601      	mov	r1, r0
 8006e98:	6818      	ldr	r0, [r3, #0]
 8006e9a:	f000 bc17 	b.w	80076cc <_malloc_r>
 8006e9e:	bf00      	nop
 8006ea0:	20000014 	.word	0x20000014

08006ea4 <memcpy>:
 8006ea4:	440a      	add	r2, r1
 8006ea6:	4291      	cmp	r1, r2
 8006ea8:	f100 33ff 	add.w	r3, r0, #4294967295
 8006eac:	d100      	bne.n	8006eb0 <memcpy+0xc>
 8006eae:	4770      	bx	lr
 8006eb0:	b510      	push	{r4, lr}
 8006eb2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006eb6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006eba:	4291      	cmp	r1, r2
 8006ebc:	d1f9      	bne.n	8006eb2 <memcpy+0xe>
 8006ebe:	bd10      	pop	{r4, pc}

08006ec0 <_Balloc>:
 8006ec0:	b570      	push	{r4, r5, r6, lr}
 8006ec2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006ec4:	4604      	mov	r4, r0
 8006ec6:	460d      	mov	r5, r1
 8006ec8:	b976      	cbnz	r6, 8006ee8 <_Balloc+0x28>
 8006eca:	2010      	movs	r0, #16
 8006ecc:	f7ff ffe2 	bl	8006e94 <malloc>
 8006ed0:	4602      	mov	r2, r0
 8006ed2:	6260      	str	r0, [r4, #36]	; 0x24
 8006ed4:	b920      	cbnz	r0, 8006ee0 <_Balloc+0x20>
 8006ed6:	4b18      	ldr	r3, [pc, #96]	; (8006f38 <_Balloc+0x78>)
 8006ed8:	4818      	ldr	r0, [pc, #96]	; (8006f3c <_Balloc+0x7c>)
 8006eda:	2166      	movs	r1, #102	; 0x66
 8006edc:	f000 fdd6 	bl	8007a8c <__assert_func>
 8006ee0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006ee4:	6006      	str	r6, [r0, #0]
 8006ee6:	60c6      	str	r6, [r0, #12]
 8006ee8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006eea:	68f3      	ldr	r3, [r6, #12]
 8006eec:	b183      	cbz	r3, 8006f10 <_Balloc+0x50>
 8006eee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006ef0:	68db      	ldr	r3, [r3, #12]
 8006ef2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006ef6:	b9b8      	cbnz	r0, 8006f28 <_Balloc+0x68>
 8006ef8:	2101      	movs	r1, #1
 8006efa:	fa01 f605 	lsl.w	r6, r1, r5
 8006efe:	1d72      	adds	r2, r6, #5
 8006f00:	0092      	lsls	r2, r2, #2
 8006f02:	4620      	mov	r0, r4
 8006f04:	f000 fb60 	bl	80075c8 <_calloc_r>
 8006f08:	b160      	cbz	r0, 8006f24 <_Balloc+0x64>
 8006f0a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006f0e:	e00e      	b.n	8006f2e <_Balloc+0x6e>
 8006f10:	2221      	movs	r2, #33	; 0x21
 8006f12:	2104      	movs	r1, #4
 8006f14:	4620      	mov	r0, r4
 8006f16:	f000 fb57 	bl	80075c8 <_calloc_r>
 8006f1a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006f1c:	60f0      	str	r0, [r6, #12]
 8006f1e:	68db      	ldr	r3, [r3, #12]
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d1e4      	bne.n	8006eee <_Balloc+0x2e>
 8006f24:	2000      	movs	r0, #0
 8006f26:	bd70      	pop	{r4, r5, r6, pc}
 8006f28:	6802      	ldr	r2, [r0, #0]
 8006f2a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006f2e:	2300      	movs	r3, #0
 8006f30:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006f34:	e7f7      	b.n	8006f26 <_Balloc+0x66>
 8006f36:	bf00      	nop
 8006f38:	08008aa5 	.word	0x08008aa5
 8006f3c:	08008b28 	.word	0x08008b28

08006f40 <_Bfree>:
 8006f40:	b570      	push	{r4, r5, r6, lr}
 8006f42:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006f44:	4605      	mov	r5, r0
 8006f46:	460c      	mov	r4, r1
 8006f48:	b976      	cbnz	r6, 8006f68 <_Bfree+0x28>
 8006f4a:	2010      	movs	r0, #16
 8006f4c:	f7ff ffa2 	bl	8006e94 <malloc>
 8006f50:	4602      	mov	r2, r0
 8006f52:	6268      	str	r0, [r5, #36]	; 0x24
 8006f54:	b920      	cbnz	r0, 8006f60 <_Bfree+0x20>
 8006f56:	4b09      	ldr	r3, [pc, #36]	; (8006f7c <_Bfree+0x3c>)
 8006f58:	4809      	ldr	r0, [pc, #36]	; (8006f80 <_Bfree+0x40>)
 8006f5a:	218a      	movs	r1, #138	; 0x8a
 8006f5c:	f000 fd96 	bl	8007a8c <__assert_func>
 8006f60:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006f64:	6006      	str	r6, [r0, #0]
 8006f66:	60c6      	str	r6, [r0, #12]
 8006f68:	b13c      	cbz	r4, 8006f7a <_Bfree+0x3a>
 8006f6a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006f6c:	6862      	ldr	r2, [r4, #4]
 8006f6e:	68db      	ldr	r3, [r3, #12]
 8006f70:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006f74:	6021      	str	r1, [r4, #0]
 8006f76:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006f7a:	bd70      	pop	{r4, r5, r6, pc}
 8006f7c:	08008aa5 	.word	0x08008aa5
 8006f80:	08008b28 	.word	0x08008b28

08006f84 <__multadd>:
 8006f84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f88:	690d      	ldr	r5, [r1, #16]
 8006f8a:	4607      	mov	r7, r0
 8006f8c:	460c      	mov	r4, r1
 8006f8e:	461e      	mov	r6, r3
 8006f90:	f101 0c14 	add.w	ip, r1, #20
 8006f94:	2000      	movs	r0, #0
 8006f96:	f8dc 3000 	ldr.w	r3, [ip]
 8006f9a:	b299      	uxth	r1, r3
 8006f9c:	fb02 6101 	mla	r1, r2, r1, r6
 8006fa0:	0c1e      	lsrs	r6, r3, #16
 8006fa2:	0c0b      	lsrs	r3, r1, #16
 8006fa4:	fb02 3306 	mla	r3, r2, r6, r3
 8006fa8:	b289      	uxth	r1, r1
 8006faa:	3001      	adds	r0, #1
 8006fac:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006fb0:	4285      	cmp	r5, r0
 8006fb2:	f84c 1b04 	str.w	r1, [ip], #4
 8006fb6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006fba:	dcec      	bgt.n	8006f96 <__multadd+0x12>
 8006fbc:	b30e      	cbz	r6, 8007002 <__multadd+0x7e>
 8006fbe:	68a3      	ldr	r3, [r4, #8]
 8006fc0:	42ab      	cmp	r3, r5
 8006fc2:	dc19      	bgt.n	8006ff8 <__multadd+0x74>
 8006fc4:	6861      	ldr	r1, [r4, #4]
 8006fc6:	4638      	mov	r0, r7
 8006fc8:	3101      	adds	r1, #1
 8006fca:	f7ff ff79 	bl	8006ec0 <_Balloc>
 8006fce:	4680      	mov	r8, r0
 8006fd0:	b928      	cbnz	r0, 8006fde <__multadd+0x5a>
 8006fd2:	4602      	mov	r2, r0
 8006fd4:	4b0c      	ldr	r3, [pc, #48]	; (8007008 <__multadd+0x84>)
 8006fd6:	480d      	ldr	r0, [pc, #52]	; (800700c <__multadd+0x88>)
 8006fd8:	21b5      	movs	r1, #181	; 0xb5
 8006fda:	f000 fd57 	bl	8007a8c <__assert_func>
 8006fde:	6922      	ldr	r2, [r4, #16]
 8006fe0:	3202      	adds	r2, #2
 8006fe2:	f104 010c 	add.w	r1, r4, #12
 8006fe6:	0092      	lsls	r2, r2, #2
 8006fe8:	300c      	adds	r0, #12
 8006fea:	f7ff ff5b 	bl	8006ea4 <memcpy>
 8006fee:	4621      	mov	r1, r4
 8006ff0:	4638      	mov	r0, r7
 8006ff2:	f7ff ffa5 	bl	8006f40 <_Bfree>
 8006ff6:	4644      	mov	r4, r8
 8006ff8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006ffc:	3501      	adds	r5, #1
 8006ffe:	615e      	str	r6, [r3, #20]
 8007000:	6125      	str	r5, [r4, #16]
 8007002:	4620      	mov	r0, r4
 8007004:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007008:	08008b17 	.word	0x08008b17
 800700c:	08008b28 	.word	0x08008b28

08007010 <__hi0bits>:
 8007010:	0c03      	lsrs	r3, r0, #16
 8007012:	041b      	lsls	r3, r3, #16
 8007014:	b9d3      	cbnz	r3, 800704c <__hi0bits+0x3c>
 8007016:	0400      	lsls	r0, r0, #16
 8007018:	2310      	movs	r3, #16
 800701a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800701e:	bf04      	itt	eq
 8007020:	0200      	lsleq	r0, r0, #8
 8007022:	3308      	addeq	r3, #8
 8007024:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007028:	bf04      	itt	eq
 800702a:	0100      	lsleq	r0, r0, #4
 800702c:	3304      	addeq	r3, #4
 800702e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007032:	bf04      	itt	eq
 8007034:	0080      	lsleq	r0, r0, #2
 8007036:	3302      	addeq	r3, #2
 8007038:	2800      	cmp	r0, #0
 800703a:	db05      	blt.n	8007048 <__hi0bits+0x38>
 800703c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007040:	f103 0301 	add.w	r3, r3, #1
 8007044:	bf08      	it	eq
 8007046:	2320      	moveq	r3, #32
 8007048:	4618      	mov	r0, r3
 800704a:	4770      	bx	lr
 800704c:	2300      	movs	r3, #0
 800704e:	e7e4      	b.n	800701a <__hi0bits+0xa>

08007050 <__lo0bits>:
 8007050:	6803      	ldr	r3, [r0, #0]
 8007052:	f013 0207 	ands.w	r2, r3, #7
 8007056:	4601      	mov	r1, r0
 8007058:	d00b      	beq.n	8007072 <__lo0bits+0x22>
 800705a:	07da      	lsls	r2, r3, #31
 800705c:	d423      	bmi.n	80070a6 <__lo0bits+0x56>
 800705e:	0798      	lsls	r0, r3, #30
 8007060:	bf49      	itett	mi
 8007062:	085b      	lsrmi	r3, r3, #1
 8007064:	089b      	lsrpl	r3, r3, #2
 8007066:	2001      	movmi	r0, #1
 8007068:	600b      	strmi	r3, [r1, #0]
 800706a:	bf5c      	itt	pl
 800706c:	600b      	strpl	r3, [r1, #0]
 800706e:	2002      	movpl	r0, #2
 8007070:	4770      	bx	lr
 8007072:	b298      	uxth	r0, r3
 8007074:	b9a8      	cbnz	r0, 80070a2 <__lo0bits+0x52>
 8007076:	0c1b      	lsrs	r3, r3, #16
 8007078:	2010      	movs	r0, #16
 800707a:	b2da      	uxtb	r2, r3
 800707c:	b90a      	cbnz	r2, 8007082 <__lo0bits+0x32>
 800707e:	3008      	adds	r0, #8
 8007080:	0a1b      	lsrs	r3, r3, #8
 8007082:	071a      	lsls	r2, r3, #28
 8007084:	bf04      	itt	eq
 8007086:	091b      	lsreq	r3, r3, #4
 8007088:	3004      	addeq	r0, #4
 800708a:	079a      	lsls	r2, r3, #30
 800708c:	bf04      	itt	eq
 800708e:	089b      	lsreq	r3, r3, #2
 8007090:	3002      	addeq	r0, #2
 8007092:	07da      	lsls	r2, r3, #31
 8007094:	d403      	bmi.n	800709e <__lo0bits+0x4e>
 8007096:	085b      	lsrs	r3, r3, #1
 8007098:	f100 0001 	add.w	r0, r0, #1
 800709c:	d005      	beq.n	80070aa <__lo0bits+0x5a>
 800709e:	600b      	str	r3, [r1, #0]
 80070a0:	4770      	bx	lr
 80070a2:	4610      	mov	r0, r2
 80070a4:	e7e9      	b.n	800707a <__lo0bits+0x2a>
 80070a6:	2000      	movs	r0, #0
 80070a8:	4770      	bx	lr
 80070aa:	2020      	movs	r0, #32
 80070ac:	4770      	bx	lr
	...

080070b0 <__i2b>:
 80070b0:	b510      	push	{r4, lr}
 80070b2:	460c      	mov	r4, r1
 80070b4:	2101      	movs	r1, #1
 80070b6:	f7ff ff03 	bl	8006ec0 <_Balloc>
 80070ba:	4602      	mov	r2, r0
 80070bc:	b928      	cbnz	r0, 80070ca <__i2b+0x1a>
 80070be:	4b05      	ldr	r3, [pc, #20]	; (80070d4 <__i2b+0x24>)
 80070c0:	4805      	ldr	r0, [pc, #20]	; (80070d8 <__i2b+0x28>)
 80070c2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80070c6:	f000 fce1 	bl	8007a8c <__assert_func>
 80070ca:	2301      	movs	r3, #1
 80070cc:	6144      	str	r4, [r0, #20]
 80070ce:	6103      	str	r3, [r0, #16]
 80070d0:	bd10      	pop	{r4, pc}
 80070d2:	bf00      	nop
 80070d4:	08008b17 	.word	0x08008b17
 80070d8:	08008b28 	.word	0x08008b28

080070dc <__multiply>:
 80070dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070e0:	4691      	mov	r9, r2
 80070e2:	690a      	ldr	r2, [r1, #16]
 80070e4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80070e8:	429a      	cmp	r2, r3
 80070ea:	bfb8      	it	lt
 80070ec:	460b      	movlt	r3, r1
 80070ee:	460c      	mov	r4, r1
 80070f0:	bfbc      	itt	lt
 80070f2:	464c      	movlt	r4, r9
 80070f4:	4699      	movlt	r9, r3
 80070f6:	6927      	ldr	r7, [r4, #16]
 80070f8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80070fc:	68a3      	ldr	r3, [r4, #8]
 80070fe:	6861      	ldr	r1, [r4, #4]
 8007100:	eb07 060a 	add.w	r6, r7, sl
 8007104:	42b3      	cmp	r3, r6
 8007106:	b085      	sub	sp, #20
 8007108:	bfb8      	it	lt
 800710a:	3101      	addlt	r1, #1
 800710c:	f7ff fed8 	bl	8006ec0 <_Balloc>
 8007110:	b930      	cbnz	r0, 8007120 <__multiply+0x44>
 8007112:	4602      	mov	r2, r0
 8007114:	4b44      	ldr	r3, [pc, #272]	; (8007228 <__multiply+0x14c>)
 8007116:	4845      	ldr	r0, [pc, #276]	; (800722c <__multiply+0x150>)
 8007118:	f240 115d 	movw	r1, #349	; 0x15d
 800711c:	f000 fcb6 	bl	8007a8c <__assert_func>
 8007120:	f100 0514 	add.w	r5, r0, #20
 8007124:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007128:	462b      	mov	r3, r5
 800712a:	2200      	movs	r2, #0
 800712c:	4543      	cmp	r3, r8
 800712e:	d321      	bcc.n	8007174 <__multiply+0x98>
 8007130:	f104 0314 	add.w	r3, r4, #20
 8007134:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007138:	f109 0314 	add.w	r3, r9, #20
 800713c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007140:	9202      	str	r2, [sp, #8]
 8007142:	1b3a      	subs	r2, r7, r4
 8007144:	3a15      	subs	r2, #21
 8007146:	f022 0203 	bic.w	r2, r2, #3
 800714a:	3204      	adds	r2, #4
 800714c:	f104 0115 	add.w	r1, r4, #21
 8007150:	428f      	cmp	r7, r1
 8007152:	bf38      	it	cc
 8007154:	2204      	movcc	r2, #4
 8007156:	9201      	str	r2, [sp, #4]
 8007158:	9a02      	ldr	r2, [sp, #8]
 800715a:	9303      	str	r3, [sp, #12]
 800715c:	429a      	cmp	r2, r3
 800715e:	d80c      	bhi.n	800717a <__multiply+0x9e>
 8007160:	2e00      	cmp	r6, #0
 8007162:	dd03      	ble.n	800716c <__multiply+0x90>
 8007164:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007168:	2b00      	cmp	r3, #0
 800716a:	d05a      	beq.n	8007222 <__multiply+0x146>
 800716c:	6106      	str	r6, [r0, #16]
 800716e:	b005      	add	sp, #20
 8007170:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007174:	f843 2b04 	str.w	r2, [r3], #4
 8007178:	e7d8      	b.n	800712c <__multiply+0x50>
 800717a:	f8b3 a000 	ldrh.w	sl, [r3]
 800717e:	f1ba 0f00 	cmp.w	sl, #0
 8007182:	d024      	beq.n	80071ce <__multiply+0xf2>
 8007184:	f104 0e14 	add.w	lr, r4, #20
 8007188:	46a9      	mov	r9, r5
 800718a:	f04f 0c00 	mov.w	ip, #0
 800718e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007192:	f8d9 1000 	ldr.w	r1, [r9]
 8007196:	fa1f fb82 	uxth.w	fp, r2
 800719a:	b289      	uxth	r1, r1
 800719c:	fb0a 110b 	mla	r1, sl, fp, r1
 80071a0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80071a4:	f8d9 2000 	ldr.w	r2, [r9]
 80071a8:	4461      	add	r1, ip
 80071aa:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80071ae:	fb0a c20b 	mla	r2, sl, fp, ip
 80071b2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80071b6:	b289      	uxth	r1, r1
 80071b8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80071bc:	4577      	cmp	r7, lr
 80071be:	f849 1b04 	str.w	r1, [r9], #4
 80071c2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80071c6:	d8e2      	bhi.n	800718e <__multiply+0xb2>
 80071c8:	9a01      	ldr	r2, [sp, #4]
 80071ca:	f845 c002 	str.w	ip, [r5, r2]
 80071ce:	9a03      	ldr	r2, [sp, #12]
 80071d0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80071d4:	3304      	adds	r3, #4
 80071d6:	f1b9 0f00 	cmp.w	r9, #0
 80071da:	d020      	beq.n	800721e <__multiply+0x142>
 80071dc:	6829      	ldr	r1, [r5, #0]
 80071de:	f104 0c14 	add.w	ip, r4, #20
 80071e2:	46ae      	mov	lr, r5
 80071e4:	f04f 0a00 	mov.w	sl, #0
 80071e8:	f8bc b000 	ldrh.w	fp, [ip]
 80071ec:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80071f0:	fb09 220b 	mla	r2, r9, fp, r2
 80071f4:	4492      	add	sl, r2
 80071f6:	b289      	uxth	r1, r1
 80071f8:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80071fc:	f84e 1b04 	str.w	r1, [lr], #4
 8007200:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007204:	f8be 1000 	ldrh.w	r1, [lr]
 8007208:	0c12      	lsrs	r2, r2, #16
 800720a:	fb09 1102 	mla	r1, r9, r2, r1
 800720e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8007212:	4567      	cmp	r7, ip
 8007214:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007218:	d8e6      	bhi.n	80071e8 <__multiply+0x10c>
 800721a:	9a01      	ldr	r2, [sp, #4]
 800721c:	50a9      	str	r1, [r5, r2]
 800721e:	3504      	adds	r5, #4
 8007220:	e79a      	b.n	8007158 <__multiply+0x7c>
 8007222:	3e01      	subs	r6, #1
 8007224:	e79c      	b.n	8007160 <__multiply+0x84>
 8007226:	bf00      	nop
 8007228:	08008b17 	.word	0x08008b17
 800722c:	08008b28 	.word	0x08008b28

08007230 <__pow5mult>:
 8007230:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007234:	4615      	mov	r5, r2
 8007236:	f012 0203 	ands.w	r2, r2, #3
 800723a:	4606      	mov	r6, r0
 800723c:	460f      	mov	r7, r1
 800723e:	d007      	beq.n	8007250 <__pow5mult+0x20>
 8007240:	4c25      	ldr	r4, [pc, #148]	; (80072d8 <__pow5mult+0xa8>)
 8007242:	3a01      	subs	r2, #1
 8007244:	2300      	movs	r3, #0
 8007246:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800724a:	f7ff fe9b 	bl	8006f84 <__multadd>
 800724e:	4607      	mov	r7, r0
 8007250:	10ad      	asrs	r5, r5, #2
 8007252:	d03d      	beq.n	80072d0 <__pow5mult+0xa0>
 8007254:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007256:	b97c      	cbnz	r4, 8007278 <__pow5mult+0x48>
 8007258:	2010      	movs	r0, #16
 800725a:	f7ff fe1b 	bl	8006e94 <malloc>
 800725e:	4602      	mov	r2, r0
 8007260:	6270      	str	r0, [r6, #36]	; 0x24
 8007262:	b928      	cbnz	r0, 8007270 <__pow5mult+0x40>
 8007264:	4b1d      	ldr	r3, [pc, #116]	; (80072dc <__pow5mult+0xac>)
 8007266:	481e      	ldr	r0, [pc, #120]	; (80072e0 <__pow5mult+0xb0>)
 8007268:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800726c:	f000 fc0e 	bl	8007a8c <__assert_func>
 8007270:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007274:	6004      	str	r4, [r0, #0]
 8007276:	60c4      	str	r4, [r0, #12]
 8007278:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800727c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007280:	b94c      	cbnz	r4, 8007296 <__pow5mult+0x66>
 8007282:	f240 2171 	movw	r1, #625	; 0x271
 8007286:	4630      	mov	r0, r6
 8007288:	f7ff ff12 	bl	80070b0 <__i2b>
 800728c:	2300      	movs	r3, #0
 800728e:	f8c8 0008 	str.w	r0, [r8, #8]
 8007292:	4604      	mov	r4, r0
 8007294:	6003      	str	r3, [r0, #0]
 8007296:	f04f 0900 	mov.w	r9, #0
 800729a:	07eb      	lsls	r3, r5, #31
 800729c:	d50a      	bpl.n	80072b4 <__pow5mult+0x84>
 800729e:	4639      	mov	r1, r7
 80072a0:	4622      	mov	r2, r4
 80072a2:	4630      	mov	r0, r6
 80072a4:	f7ff ff1a 	bl	80070dc <__multiply>
 80072a8:	4639      	mov	r1, r7
 80072aa:	4680      	mov	r8, r0
 80072ac:	4630      	mov	r0, r6
 80072ae:	f7ff fe47 	bl	8006f40 <_Bfree>
 80072b2:	4647      	mov	r7, r8
 80072b4:	106d      	asrs	r5, r5, #1
 80072b6:	d00b      	beq.n	80072d0 <__pow5mult+0xa0>
 80072b8:	6820      	ldr	r0, [r4, #0]
 80072ba:	b938      	cbnz	r0, 80072cc <__pow5mult+0x9c>
 80072bc:	4622      	mov	r2, r4
 80072be:	4621      	mov	r1, r4
 80072c0:	4630      	mov	r0, r6
 80072c2:	f7ff ff0b 	bl	80070dc <__multiply>
 80072c6:	6020      	str	r0, [r4, #0]
 80072c8:	f8c0 9000 	str.w	r9, [r0]
 80072cc:	4604      	mov	r4, r0
 80072ce:	e7e4      	b.n	800729a <__pow5mult+0x6a>
 80072d0:	4638      	mov	r0, r7
 80072d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80072d6:	bf00      	nop
 80072d8:	08008c78 	.word	0x08008c78
 80072dc:	08008aa5 	.word	0x08008aa5
 80072e0:	08008b28 	.word	0x08008b28

080072e4 <__lshift>:
 80072e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80072e8:	460c      	mov	r4, r1
 80072ea:	6849      	ldr	r1, [r1, #4]
 80072ec:	6923      	ldr	r3, [r4, #16]
 80072ee:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80072f2:	68a3      	ldr	r3, [r4, #8]
 80072f4:	4607      	mov	r7, r0
 80072f6:	4691      	mov	r9, r2
 80072f8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80072fc:	f108 0601 	add.w	r6, r8, #1
 8007300:	42b3      	cmp	r3, r6
 8007302:	db0b      	blt.n	800731c <__lshift+0x38>
 8007304:	4638      	mov	r0, r7
 8007306:	f7ff fddb 	bl	8006ec0 <_Balloc>
 800730a:	4605      	mov	r5, r0
 800730c:	b948      	cbnz	r0, 8007322 <__lshift+0x3e>
 800730e:	4602      	mov	r2, r0
 8007310:	4b2a      	ldr	r3, [pc, #168]	; (80073bc <__lshift+0xd8>)
 8007312:	482b      	ldr	r0, [pc, #172]	; (80073c0 <__lshift+0xdc>)
 8007314:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007318:	f000 fbb8 	bl	8007a8c <__assert_func>
 800731c:	3101      	adds	r1, #1
 800731e:	005b      	lsls	r3, r3, #1
 8007320:	e7ee      	b.n	8007300 <__lshift+0x1c>
 8007322:	2300      	movs	r3, #0
 8007324:	f100 0114 	add.w	r1, r0, #20
 8007328:	f100 0210 	add.w	r2, r0, #16
 800732c:	4618      	mov	r0, r3
 800732e:	4553      	cmp	r3, sl
 8007330:	db37      	blt.n	80073a2 <__lshift+0xbe>
 8007332:	6920      	ldr	r0, [r4, #16]
 8007334:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007338:	f104 0314 	add.w	r3, r4, #20
 800733c:	f019 091f 	ands.w	r9, r9, #31
 8007340:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007344:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8007348:	d02f      	beq.n	80073aa <__lshift+0xc6>
 800734a:	f1c9 0e20 	rsb	lr, r9, #32
 800734e:	468a      	mov	sl, r1
 8007350:	f04f 0c00 	mov.w	ip, #0
 8007354:	681a      	ldr	r2, [r3, #0]
 8007356:	fa02 f209 	lsl.w	r2, r2, r9
 800735a:	ea42 020c 	orr.w	r2, r2, ip
 800735e:	f84a 2b04 	str.w	r2, [sl], #4
 8007362:	f853 2b04 	ldr.w	r2, [r3], #4
 8007366:	4298      	cmp	r0, r3
 8007368:	fa22 fc0e 	lsr.w	ip, r2, lr
 800736c:	d8f2      	bhi.n	8007354 <__lshift+0x70>
 800736e:	1b03      	subs	r3, r0, r4
 8007370:	3b15      	subs	r3, #21
 8007372:	f023 0303 	bic.w	r3, r3, #3
 8007376:	3304      	adds	r3, #4
 8007378:	f104 0215 	add.w	r2, r4, #21
 800737c:	4290      	cmp	r0, r2
 800737e:	bf38      	it	cc
 8007380:	2304      	movcc	r3, #4
 8007382:	f841 c003 	str.w	ip, [r1, r3]
 8007386:	f1bc 0f00 	cmp.w	ip, #0
 800738a:	d001      	beq.n	8007390 <__lshift+0xac>
 800738c:	f108 0602 	add.w	r6, r8, #2
 8007390:	3e01      	subs	r6, #1
 8007392:	4638      	mov	r0, r7
 8007394:	612e      	str	r6, [r5, #16]
 8007396:	4621      	mov	r1, r4
 8007398:	f7ff fdd2 	bl	8006f40 <_Bfree>
 800739c:	4628      	mov	r0, r5
 800739e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80073a2:	f842 0f04 	str.w	r0, [r2, #4]!
 80073a6:	3301      	adds	r3, #1
 80073a8:	e7c1      	b.n	800732e <__lshift+0x4a>
 80073aa:	3904      	subs	r1, #4
 80073ac:	f853 2b04 	ldr.w	r2, [r3], #4
 80073b0:	f841 2f04 	str.w	r2, [r1, #4]!
 80073b4:	4298      	cmp	r0, r3
 80073b6:	d8f9      	bhi.n	80073ac <__lshift+0xc8>
 80073b8:	e7ea      	b.n	8007390 <__lshift+0xac>
 80073ba:	bf00      	nop
 80073bc:	08008b17 	.word	0x08008b17
 80073c0:	08008b28 	.word	0x08008b28

080073c4 <__mcmp>:
 80073c4:	b530      	push	{r4, r5, lr}
 80073c6:	6902      	ldr	r2, [r0, #16]
 80073c8:	690c      	ldr	r4, [r1, #16]
 80073ca:	1b12      	subs	r2, r2, r4
 80073cc:	d10e      	bne.n	80073ec <__mcmp+0x28>
 80073ce:	f100 0314 	add.w	r3, r0, #20
 80073d2:	3114      	adds	r1, #20
 80073d4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80073d8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80073dc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80073e0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80073e4:	42a5      	cmp	r5, r4
 80073e6:	d003      	beq.n	80073f0 <__mcmp+0x2c>
 80073e8:	d305      	bcc.n	80073f6 <__mcmp+0x32>
 80073ea:	2201      	movs	r2, #1
 80073ec:	4610      	mov	r0, r2
 80073ee:	bd30      	pop	{r4, r5, pc}
 80073f0:	4283      	cmp	r3, r0
 80073f2:	d3f3      	bcc.n	80073dc <__mcmp+0x18>
 80073f4:	e7fa      	b.n	80073ec <__mcmp+0x28>
 80073f6:	f04f 32ff 	mov.w	r2, #4294967295
 80073fa:	e7f7      	b.n	80073ec <__mcmp+0x28>

080073fc <__mdiff>:
 80073fc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007400:	460c      	mov	r4, r1
 8007402:	4606      	mov	r6, r0
 8007404:	4611      	mov	r1, r2
 8007406:	4620      	mov	r0, r4
 8007408:	4690      	mov	r8, r2
 800740a:	f7ff ffdb 	bl	80073c4 <__mcmp>
 800740e:	1e05      	subs	r5, r0, #0
 8007410:	d110      	bne.n	8007434 <__mdiff+0x38>
 8007412:	4629      	mov	r1, r5
 8007414:	4630      	mov	r0, r6
 8007416:	f7ff fd53 	bl	8006ec0 <_Balloc>
 800741a:	b930      	cbnz	r0, 800742a <__mdiff+0x2e>
 800741c:	4b3a      	ldr	r3, [pc, #232]	; (8007508 <__mdiff+0x10c>)
 800741e:	4602      	mov	r2, r0
 8007420:	f240 2132 	movw	r1, #562	; 0x232
 8007424:	4839      	ldr	r0, [pc, #228]	; (800750c <__mdiff+0x110>)
 8007426:	f000 fb31 	bl	8007a8c <__assert_func>
 800742a:	2301      	movs	r3, #1
 800742c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007430:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007434:	bfa4      	itt	ge
 8007436:	4643      	movge	r3, r8
 8007438:	46a0      	movge	r8, r4
 800743a:	4630      	mov	r0, r6
 800743c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007440:	bfa6      	itte	ge
 8007442:	461c      	movge	r4, r3
 8007444:	2500      	movge	r5, #0
 8007446:	2501      	movlt	r5, #1
 8007448:	f7ff fd3a 	bl	8006ec0 <_Balloc>
 800744c:	b920      	cbnz	r0, 8007458 <__mdiff+0x5c>
 800744e:	4b2e      	ldr	r3, [pc, #184]	; (8007508 <__mdiff+0x10c>)
 8007450:	4602      	mov	r2, r0
 8007452:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007456:	e7e5      	b.n	8007424 <__mdiff+0x28>
 8007458:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800745c:	6926      	ldr	r6, [r4, #16]
 800745e:	60c5      	str	r5, [r0, #12]
 8007460:	f104 0914 	add.w	r9, r4, #20
 8007464:	f108 0514 	add.w	r5, r8, #20
 8007468:	f100 0e14 	add.w	lr, r0, #20
 800746c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8007470:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007474:	f108 0210 	add.w	r2, r8, #16
 8007478:	46f2      	mov	sl, lr
 800747a:	2100      	movs	r1, #0
 800747c:	f859 3b04 	ldr.w	r3, [r9], #4
 8007480:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007484:	fa1f f883 	uxth.w	r8, r3
 8007488:	fa11 f18b 	uxtah	r1, r1, fp
 800748c:	0c1b      	lsrs	r3, r3, #16
 800748e:	eba1 0808 	sub.w	r8, r1, r8
 8007492:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007496:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800749a:	fa1f f888 	uxth.w	r8, r8
 800749e:	1419      	asrs	r1, r3, #16
 80074a0:	454e      	cmp	r6, r9
 80074a2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80074a6:	f84a 3b04 	str.w	r3, [sl], #4
 80074aa:	d8e7      	bhi.n	800747c <__mdiff+0x80>
 80074ac:	1b33      	subs	r3, r6, r4
 80074ae:	3b15      	subs	r3, #21
 80074b0:	f023 0303 	bic.w	r3, r3, #3
 80074b4:	3304      	adds	r3, #4
 80074b6:	3415      	adds	r4, #21
 80074b8:	42a6      	cmp	r6, r4
 80074ba:	bf38      	it	cc
 80074bc:	2304      	movcc	r3, #4
 80074be:	441d      	add	r5, r3
 80074c0:	4473      	add	r3, lr
 80074c2:	469e      	mov	lr, r3
 80074c4:	462e      	mov	r6, r5
 80074c6:	4566      	cmp	r6, ip
 80074c8:	d30e      	bcc.n	80074e8 <__mdiff+0xec>
 80074ca:	f10c 0203 	add.w	r2, ip, #3
 80074ce:	1b52      	subs	r2, r2, r5
 80074d0:	f022 0203 	bic.w	r2, r2, #3
 80074d4:	3d03      	subs	r5, #3
 80074d6:	45ac      	cmp	ip, r5
 80074d8:	bf38      	it	cc
 80074da:	2200      	movcc	r2, #0
 80074dc:	441a      	add	r2, r3
 80074de:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80074e2:	b17b      	cbz	r3, 8007504 <__mdiff+0x108>
 80074e4:	6107      	str	r7, [r0, #16]
 80074e6:	e7a3      	b.n	8007430 <__mdiff+0x34>
 80074e8:	f856 8b04 	ldr.w	r8, [r6], #4
 80074ec:	fa11 f288 	uxtah	r2, r1, r8
 80074f0:	1414      	asrs	r4, r2, #16
 80074f2:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80074f6:	b292      	uxth	r2, r2
 80074f8:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80074fc:	f84e 2b04 	str.w	r2, [lr], #4
 8007500:	1421      	asrs	r1, r4, #16
 8007502:	e7e0      	b.n	80074c6 <__mdiff+0xca>
 8007504:	3f01      	subs	r7, #1
 8007506:	e7ea      	b.n	80074de <__mdiff+0xe2>
 8007508:	08008b17 	.word	0x08008b17
 800750c:	08008b28 	.word	0x08008b28

08007510 <__d2b>:
 8007510:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007514:	4689      	mov	r9, r1
 8007516:	2101      	movs	r1, #1
 8007518:	ec57 6b10 	vmov	r6, r7, d0
 800751c:	4690      	mov	r8, r2
 800751e:	f7ff fccf 	bl	8006ec0 <_Balloc>
 8007522:	4604      	mov	r4, r0
 8007524:	b930      	cbnz	r0, 8007534 <__d2b+0x24>
 8007526:	4602      	mov	r2, r0
 8007528:	4b25      	ldr	r3, [pc, #148]	; (80075c0 <__d2b+0xb0>)
 800752a:	4826      	ldr	r0, [pc, #152]	; (80075c4 <__d2b+0xb4>)
 800752c:	f240 310a 	movw	r1, #778	; 0x30a
 8007530:	f000 faac 	bl	8007a8c <__assert_func>
 8007534:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8007538:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800753c:	bb35      	cbnz	r5, 800758c <__d2b+0x7c>
 800753e:	2e00      	cmp	r6, #0
 8007540:	9301      	str	r3, [sp, #4]
 8007542:	d028      	beq.n	8007596 <__d2b+0x86>
 8007544:	4668      	mov	r0, sp
 8007546:	9600      	str	r6, [sp, #0]
 8007548:	f7ff fd82 	bl	8007050 <__lo0bits>
 800754c:	9900      	ldr	r1, [sp, #0]
 800754e:	b300      	cbz	r0, 8007592 <__d2b+0x82>
 8007550:	9a01      	ldr	r2, [sp, #4]
 8007552:	f1c0 0320 	rsb	r3, r0, #32
 8007556:	fa02 f303 	lsl.w	r3, r2, r3
 800755a:	430b      	orrs	r3, r1
 800755c:	40c2      	lsrs	r2, r0
 800755e:	6163      	str	r3, [r4, #20]
 8007560:	9201      	str	r2, [sp, #4]
 8007562:	9b01      	ldr	r3, [sp, #4]
 8007564:	61a3      	str	r3, [r4, #24]
 8007566:	2b00      	cmp	r3, #0
 8007568:	bf14      	ite	ne
 800756a:	2202      	movne	r2, #2
 800756c:	2201      	moveq	r2, #1
 800756e:	6122      	str	r2, [r4, #16]
 8007570:	b1d5      	cbz	r5, 80075a8 <__d2b+0x98>
 8007572:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007576:	4405      	add	r5, r0
 8007578:	f8c9 5000 	str.w	r5, [r9]
 800757c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007580:	f8c8 0000 	str.w	r0, [r8]
 8007584:	4620      	mov	r0, r4
 8007586:	b003      	add	sp, #12
 8007588:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800758c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007590:	e7d5      	b.n	800753e <__d2b+0x2e>
 8007592:	6161      	str	r1, [r4, #20]
 8007594:	e7e5      	b.n	8007562 <__d2b+0x52>
 8007596:	a801      	add	r0, sp, #4
 8007598:	f7ff fd5a 	bl	8007050 <__lo0bits>
 800759c:	9b01      	ldr	r3, [sp, #4]
 800759e:	6163      	str	r3, [r4, #20]
 80075a0:	2201      	movs	r2, #1
 80075a2:	6122      	str	r2, [r4, #16]
 80075a4:	3020      	adds	r0, #32
 80075a6:	e7e3      	b.n	8007570 <__d2b+0x60>
 80075a8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80075ac:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80075b0:	f8c9 0000 	str.w	r0, [r9]
 80075b4:	6918      	ldr	r0, [r3, #16]
 80075b6:	f7ff fd2b 	bl	8007010 <__hi0bits>
 80075ba:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80075be:	e7df      	b.n	8007580 <__d2b+0x70>
 80075c0:	08008b17 	.word	0x08008b17
 80075c4:	08008b28 	.word	0x08008b28

080075c8 <_calloc_r>:
 80075c8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80075ca:	fba1 2402 	umull	r2, r4, r1, r2
 80075ce:	b94c      	cbnz	r4, 80075e4 <_calloc_r+0x1c>
 80075d0:	4611      	mov	r1, r2
 80075d2:	9201      	str	r2, [sp, #4]
 80075d4:	f000 f87a 	bl	80076cc <_malloc_r>
 80075d8:	9a01      	ldr	r2, [sp, #4]
 80075da:	4605      	mov	r5, r0
 80075dc:	b930      	cbnz	r0, 80075ec <_calloc_r+0x24>
 80075de:	4628      	mov	r0, r5
 80075e0:	b003      	add	sp, #12
 80075e2:	bd30      	pop	{r4, r5, pc}
 80075e4:	220c      	movs	r2, #12
 80075e6:	6002      	str	r2, [r0, #0]
 80075e8:	2500      	movs	r5, #0
 80075ea:	e7f8      	b.n	80075de <_calloc_r+0x16>
 80075ec:	4621      	mov	r1, r4
 80075ee:	f7fe f941 	bl	8005874 <memset>
 80075f2:	e7f4      	b.n	80075de <_calloc_r+0x16>

080075f4 <_free_r>:
 80075f4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80075f6:	2900      	cmp	r1, #0
 80075f8:	d044      	beq.n	8007684 <_free_r+0x90>
 80075fa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80075fe:	9001      	str	r0, [sp, #4]
 8007600:	2b00      	cmp	r3, #0
 8007602:	f1a1 0404 	sub.w	r4, r1, #4
 8007606:	bfb8      	it	lt
 8007608:	18e4      	addlt	r4, r4, r3
 800760a:	f000 fa9b 	bl	8007b44 <__malloc_lock>
 800760e:	4a1e      	ldr	r2, [pc, #120]	; (8007688 <_free_r+0x94>)
 8007610:	9801      	ldr	r0, [sp, #4]
 8007612:	6813      	ldr	r3, [r2, #0]
 8007614:	b933      	cbnz	r3, 8007624 <_free_r+0x30>
 8007616:	6063      	str	r3, [r4, #4]
 8007618:	6014      	str	r4, [r2, #0]
 800761a:	b003      	add	sp, #12
 800761c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007620:	f000 ba96 	b.w	8007b50 <__malloc_unlock>
 8007624:	42a3      	cmp	r3, r4
 8007626:	d908      	bls.n	800763a <_free_r+0x46>
 8007628:	6825      	ldr	r5, [r4, #0]
 800762a:	1961      	adds	r1, r4, r5
 800762c:	428b      	cmp	r3, r1
 800762e:	bf01      	itttt	eq
 8007630:	6819      	ldreq	r1, [r3, #0]
 8007632:	685b      	ldreq	r3, [r3, #4]
 8007634:	1949      	addeq	r1, r1, r5
 8007636:	6021      	streq	r1, [r4, #0]
 8007638:	e7ed      	b.n	8007616 <_free_r+0x22>
 800763a:	461a      	mov	r2, r3
 800763c:	685b      	ldr	r3, [r3, #4]
 800763e:	b10b      	cbz	r3, 8007644 <_free_r+0x50>
 8007640:	42a3      	cmp	r3, r4
 8007642:	d9fa      	bls.n	800763a <_free_r+0x46>
 8007644:	6811      	ldr	r1, [r2, #0]
 8007646:	1855      	adds	r5, r2, r1
 8007648:	42a5      	cmp	r5, r4
 800764a:	d10b      	bne.n	8007664 <_free_r+0x70>
 800764c:	6824      	ldr	r4, [r4, #0]
 800764e:	4421      	add	r1, r4
 8007650:	1854      	adds	r4, r2, r1
 8007652:	42a3      	cmp	r3, r4
 8007654:	6011      	str	r1, [r2, #0]
 8007656:	d1e0      	bne.n	800761a <_free_r+0x26>
 8007658:	681c      	ldr	r4, [r3, #0]
 800765a:	685b      	ldr	r3, [r3, #4]
 800765c:	6053      	str	r3, [r2, #4]
 800765e:	4421      	add	r1, r4
 8007660:	6011      	str	r1, [r2, #0]
 8007662:	e7da      	b.n	800761a <_free_r+0x26>
 8007664:	d902      	bls.n	800766c <_free_r+0x78>
 8007666:	230c      	movs	r3, #12
 8007668:	6003      	str	r3, [r0, #0]
 800766a:	e7d6      	b.n	800761a <_free_r+0x26>
 800766c:	6825      	ldr	r5, [r4, #0]
 800766e:	1961      	adds	r1, r4, r5
 8007670:	428b      	cmp	r3, r1
 8007672:	bf04      	itt	eq
 8007674:	6819      	ldreq	r1, [r3, #0]
 8007676:	685b      	ldreq	r3, [r3, #4]
 8007678:	6063      	str	r3, [r4, #4]
 800767a:	bf04      	itt	eq
 800767c:	1949      	addeq	r1, r1, r5
 800767e:	6021      	streq	r1, [r4, #0]
 8007680:	6054      	str	r4, [r2, #4]
 8007682:	e7ca      	b.n	800761a <_free_r+0x26>
 8007684:	b003      	add	sp, #12
 8007686:	bd30      	pop	{r4, r5, pc}
 8007688:	20000504 	.word	0x20000504

0800768c <sbrk_aligned>:
 800768c:	b570      	push	{r4, r5, r6, lr}
 800768e:	4e0e      	ldr	r6, [pc, #56]	; (80076c8 <sbrk_aligned+0x3c>)
 8007690:	460c      	mov	r4, r1
 8007692:	6831      	ldr	r1, [r6, #0]
 8007694:	4605      	mov	r5, r0
 8007696:	b911      	cbnz	r1, 800769e <sbrk_aligned+0x12>
 8007698:	f000 f9e8 	bl	8007a6c <_sbrk_r>
 800769c:	6030      	str	r0, [r6, #0]
 800769e:	4621      	mov	r1, r4
 80076a0:	4628      	mov	r0, r5
 80076a2:	f000 f9e3 	bl	8007a6c <_sbrk_r>
 80076a6:	1c43      	adds	r3, r0, #1
 80076a8:	d00a      	beq.n	80076c0 <sbrk_aligned+0x34>
 80076aa:	1cc4      	adds	r4, r0, #3
 80076ac:	f024 0403 	bic.w	r4, r4, #3
 80076b0:	42a0      	cmp	r0, r4
 80076b2:	d007      	beq.n	80076c4 <sbrk_aligned+0x38>
 80076b4:	1a21      	subs	r1, r4, r0
 80076b6:	4628      	mov	r0, r5
 80076b8:	f000 f9d8 	bl	8007a6c <_sbrk_r>
 80076bc:	3001      	adds	r0, #1
 80076be:	d101      	bne.n	80076c4 <sbrk_aligned+0x38>
 80076c0:	f04f 34ff 	mov.w	r4, #4294967295
 80076c4:	4620      	mov	r0, r4
 80076c6:	bd70      	pop	{r4, r5, r6, pc}
 80076c8:	20000508 	.word	0x20000508

080076cc <_malloc_r>:
 80076cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80076d0:	1ccd      	adds	r5, r1, #3
 80076d2:	f025 0503 	bic.w	r5, r5, #3
 80076d6:	3508      	adds	r5, #8
 80076d8:	2d0c      	cmp	r5, #12
 80076da:	bf38      	it	cc
 80076dc:	250c      	movcc	r5, #12
 80076de:	2d00      	cmp	r5, #0
 80076e0:	4607      	mov	r7, r0
 80076e2:	db01      	blt.n	80076e8 <_malloc_r+0x1c>
 80076e4:	42a9      	cmp	r1, r5
 80076e6:	d905      	bls.n	80076f4 <_malloc_r+0x28>
 80076e8:	230c      	movs	r3, #12
 80076ea:	603b      	str	r3, [r7, #0]
 80076ec:	2600      	movs	r6, #0
 80076ee:	4630      	mov	r0, r6
 80076f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80076f4:	4e2e      	ldr	r6, [pc, #184]	; (80077b0 <_malloc_r+0xe4>)
 80076f6:	f000 fa25 	bl	8007b44 <__malloc_lock>
 80076fa:	6833      	ldr	r3, [r6, #0]
 80076fc:	461c      	mov	r4, r3
 80076fe:	bb34      	cbnz	r4, 800774e <_malloc_r+0x82>
 8007700:	4629      	mov	r1, r5
 8007702:	4638      	mov	r0, r7
 8007704:	f7ff ffc2 	bl	800768c <sbrk_aligned>
 8007708:	1c43      	adds	r3, r0, #1
 800770a:	4604      	mov	r4, r0
 800770c:	d14d      	bne.n	80077aa <_malloc_r+0xde>
 800770e:	6834      	ldr	r4, [r6, #0]
 8007710:	4626      	mov	r6, r4
 8007712:	2e00      	cmp	r6, #0
 8007714:	d140      	bne.n	8007798 <_malloc_r+0xcc>
 8007716:	6823      	ldr	r3, [r4, #0]
 8007718:	4631      	mov	r1, r6
 800771a:	4638      	mov	r0, r7
 800771c:	eb04 0803 	add.w	r8, r4, r3
 8007720:	f000 f9a4 	bl	8007a6c <_sbrk_r>
 8007724:	4580      	cmp	r8, r0
 8007726:	d13a      	bne.n	800779e <_malloc_r+0xd2>
 8007728:	6821      	ldr	r1, [r4, #0]
 800772a:	3503      	adds	r5, #3
 800772c:	1a6d      	subs	r5, r5, r1
 800772e:	f025 0503 	bic.w	r5, r5, #3
 8007732:	3508      	adds	r5, #8
 8007734:	2d0c      	cmp	r5, #12
 8007736:	bf38      	it	cc
 8007738:	250c      	movcc	r5, #12
 800773a:	4629      	mov	r1, r5
 800773c:	4638      	mov	r0, r7
 800773e:	f7ff ffa5 	bl	800768c <sbrk_aligned>
 8007742:	3001      	adds	r0, #1
 8007744:	d02b      	beq.n	800779e <_malloc_r+0xd2>
 8007746:	6823      	ldr	r3, [r4, #0]
 8007748:	442b      	add	r3, r5
 800774a:	6023      	str	r3, [r4, #0]
 800774c:	e00e      	b.n	800776c <_malloc_r+0xa0>
 800774e:	6822      	ldr	r2, [r4, #0]
 8007750:	1b52      	subs	r2, r2, r5
 8007752:	d41e      	bmi.n	8007792 <_malloc_r+0xc6>
 8007754:	2a0b      	cmp	r2, #11
 8007756:	d916      	bls.n	8007786 <_malloc_r+0xba>
 8007758:	1961      	adds	r1, r4, r5
 800775a:	42a3      	cmp	r3, r4
 800775c:	6025      	str	r5, [r4, #0]
 800775e:	bf18      	it	ne
 8007760:	6059      	strne	r1, [r3, #4]
 8007762:	6863      	ldr	r3, [r4, #4]
 8007764:	bf08      	it	eq
 8007766:	6031      	streq	r1, [r6, #0]
 8007768:	5162      	str	r2, [r4, r5]
 800776a:	604b      	str	r3, [r1, #4]
 800776c:	4638      	mov	r0, r7
 800776e:	f104 060b 	add.w	r6, r4, #11
 8007772:	f000 f9ed 	bl	8007b50 <__malloc_unlock>
 8007776:	f026 0607 	bic.w	r6, r6, #7
 800777a:	1d23      	adds	r3, r4, #4
 800777c:	1af2      	subs	r2, r6, r3
 800777e:	d0b6      	beq.n	80076ee <_malloc_r+0x22>
 8007780:	1b9b      	subs	r3, r3, r6
 8007782:	50a3      	str	r3, [r4, r2]
 8007784:	e7b3      	b.n	80076ee <_malloc_r+0x22>
 8007786:	6862      	ldr	r2, [r4, #4]
 8007788:	42a3      	cmp	r3, r4
 800778a:	bf0c      	ite	eq
 800778c:	6032      	streq	r2, [r6, #0]
 800778e:	605a      	strne	r2, [r3, #4]
 8007790:	e7ec      	b.n	800776c <_malloc_r+0xa0>
 8007792:	4623      	mov	r3, r4
 8007794:	6864      	ldr	r4, [r4, #4]
 8007796:	e7b2      	b.n	80076fe <_malloc_r+0x32>
 8007798:	4634      	mov	r4, r6
 800779a:	6876      	ldr	r6, [r6, #4]
 800779c:	e7b9      	b.n	8007712 <_malloc_r+0x46>
 800779e:	230c      	movs	r3, #12
 80077a0:	603b      	str	r3, [r7, #0]
 80077a2:	4638      	mov	r0, r7
 80077a4:	f000 f9d4 	bl	8007b50 <__malloc_unlock>
 80077a8:	e7a1      	b.n	80076ee <_malloc_r+0x22>
 80077aa:	6025      	str	r5, [r4, #0]
 80077ac:	e7de      	b.n	800776c <_malloc_r+0xa0>
 80077ae:	bf00      	nop
 80077b0:	20000504 	.word	0x20000504

080077b4 <__ssputs_r>:
 80077b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80077b8:	688e      	ldr	r6, [r1, #8]
 80077ba:	429e      	cmp	r6, r3
 80077bc:	4682      	mov	sl, r0
 80077be:	460c      	mov	r4, r1
 80077c0:	4690      	mov	r8, r2
 80077c2:	461f      	mov	r7, r3
 80077c4:	d838      	bhi.n	8007838 <__ssputs_r+0x84>
 80077c6:	898a      	ldrh	r2, [r1, #12]
 80077c8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80077cc:	d032      	beq.n	8007834 <__ssputs_r+0x80>
 80077ce:	6825      	ldr	r5, [r4, #0]
 80077d0:	6909      	ldr	r1, [r1, #16]
 80077d2:	eba5 0901 	sub.w	r9, r5, r1
 80077d6:	6965      	ldr	r5, [r4, #20]
 80077d8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80077dc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80077e0:	3301      	adds	r3, #1
 80077e2:	444b      	add	r3, r9
 80077e4:	106d      	asrs	r5, r5, #1
 80077e6:	429d      	cmp	r5, r3
 80077e8:	bf38      	it	cc
 80077ea:	461d      	movcc	r5, r3
 80077ec:	0553      	lsls	r3, r2, #21
 80077ee:	d531      	bpl.n	8007854 <__ssputs_r+0xa0>
 80077f0:	4629      	mov	r1, r5
 80077f2:	f7ff ff6b 	bl	80076cc <_malloc_r>
 80077f6:	4606      	mov	r6, r0
 80077f8:	b950      	cbnz	r0, 8007810 <__ssputs_r+0x5c>
 80077fa:	230c      	movs	r3, #12
 80077fc:	f8ca 3000 	str.w	r3, [sl]
 8007800:	89a3      	ldrh	r3, [r4, #12]
 8007802:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007806:	81a3      	strh	r3, [r4, #12]
 8007808:	f04f 30ff 	mov.w	r0, #4294967295
 800780c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007810:	6921      	ldr	r1, [r4, #16]
 8007812:	464a      	mov	r2, r9
 8007814:	f7ff fb46 	bl	8006ea4 <memcpy>
 8007818:	89a3      	ldrh	r3, [r4, #12]
 800781a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800781e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007822:	81a3      	strh	r3, [r4, #12]
 8007824:	6126      	str	r6, [r4, #16]
 8007826:	6165      	str	r5, [r4, #20]
 8007828:	444e      	add	r6, r9
 800782a:	eba5 0509 	sub.w	r5, r5, r9
 800782e:	6026      	str	r6, [r4, #0]
 8007830:	60a5      	str	r5, [r4, #8]
 8007832:	463e      	mov	r6, r7
 8007834:	42be      	cmp	r6, r7
 8007836:	d900      	bls.n	800783a <__ssputs_r+0x86>
 8007838:	463e      	mov	r6, r7
 800783a:	6820      	ldr	r0, [r4, #0]
 800783c:	4632      	mov	r2, r6
 800783e:	4641      	mov	r1, r8
 8007840:	f000 f966 	bl	8007b10 <memmove>
 8007844:	68a3      	ldr	r3, [r4, #8]
 8007846:	1b9b      	subs	r3, r3, r6
 8007848:	60a3      	str	r3, [r4, #8]
 800784a:	6823      	ldr	r3, [r4, #0]
 800784c:	4433      	add	r3, r6
 800784e:	6023      	str	r3, [r4, #0]
 8007850:	2000      	movs	r0, #0
 8007852:	e7db      	b.n	800780c <__ssputs_r+0x58>
 8007854:	462a      	mov	r2, r5
 8007856:	f000 f981 	bl	8007b5c <_realloc_r>
 800785a:	4606      	mov	r6, r0
 800785c:	2800      	cmp	r0, #0
 800785e:	d1e1      	bne.n	8007824 <__ssputs_r+0x70>
 8007860:	6921      	ldr	r1, [r4, #16]
 8007862:	4650      	mov	r0, sl
 8007864:	f7ff fec6 	bl	80075f4 <_free_r>
 8007868:	e7c7      	b.n	80077fa <__ssputs_r+0x46>
	...

0800786c <_svfiprintf_r>:
 800786c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007870:	4698      	mov	r8, r3
 8007872:	898b      	ldrh	r3, [r1, #12]
 8007874:	061b      	lsls	r3, r3, #24
 8007876:	b09d      	sub	sp, #116	; 0x74
 8007878:	4607      	mov	r7, r0
 800787a:	460d      	mov	r5, r1
 800787c:	4614      	mov	r4, r2
 800787e:	d50e      	bpl.n	800789e <_svfiprintf_r+0x32>
 8007880:	690b      	ldr	r3, [r1, #16]
 8007882:	b963      	cbnz	r3, 800789e <_svfiprintf_r+0x32>
 8007884:	2140      	movs	r1, #64	; 0x40
 8007886:	f7ff ff21 	bl	80076cc <_malloc_r>
 800788a:	6028      	str	r0, [r5, #0]
 800788c:	6128      	str	r0, [r5, #16]
 800788e:	b920      	cbnz	r0, 800789a <_svfiprintf_r+0x2e>
 8007890:	230c      	movs	r3, #12
 8007892:	603b      	str	r3, [r7, #0]
 8007894:	f04f 30ff 	mov.w	r0, #4294967295
 8007898:	e0d1      	b.n	8007a3e <_svfiprintf_r+0x1d2>
 800789a:	2340      	movs	r3, #64	; 0x40
 800789c:	616b      	str	r3, [r5, #20]
 800789e:	2300      	movs	r3, #0
 80078a0:	9309      	str	r3, [sp, #36]	; 0x24
 80078a2:	2320      	movs	r3, #32
 80078a4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80078a8:	f8cd 800c 	str.w	r8, [sp, #12]
 80078ac:	2330      	movs	r3, #48	; 0x30
 80078ae:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8007a58 <_svfiprintf_r+0x1ec>
 80078b2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80078b6:	f04f 0901 	mov.w	r9, #1
 80078ba:	4623      	mov	r3, r4
 80078bc:	469a      	mov	sl, r3
 80078be:	f813 2b01 	ldrb.w	r2, [r3], #1
 80078c2:	b10a      	cbz	r2, 80078c8 <_svfiprintf_r+0x5c>
 80078c4:	2a25      	cmp	r2, #37	; 0x25
 80078c6:	d1f9      	bne.n	80078bc <_svfiprintf_r+0x50>
 80078c8:	ebba 0b04 	subs.w	fp, sl, r4
 80078cc:	d00b      	beq.n	80078e6 <_svfiprintf_r+0x7a>
 80078ce:	465b      	mov	r3, fp
 80078d0:	4622      	mov	r2, r4
 80078d2:	4629      	mov	r1, r5
 80078d4:	4638      	mov	r0, r7
 80078d6:	f7ff ff6d 	bl	80077b4 <__ssputs_r>
 80078da:	3001      	adds	r0, #1
 80078dc:	f000 80aa 	beq.w	8007a34 <_svfiprintf_r+0x1c8>
 80078e0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80078e2:	445a      	add	r2, fp
 80078e4:	9209      	str	r2, [sp, #36]	; 0x24
 80078e6:	f89a 3000 	ldrb.w	r3, [sl]
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	f000 80a2 	beq.w	8007a34 <_svfiprintf_r+0x1c8>
 80078f0:	2300      	movs	r3, #0
 80078f2:	f04f 32ff 	mov.w	r2, #4294967295
 80078f6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80078fa:	f10a 0a01 	add.w	sl, sl, #1
 80078fe:	9304      	str	r3, [sp, #16]
 8007900:	9307      	str	r3, [sp, #28]
 8007902:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007906:	931a      	str	r3, [sp, #104]	; 0x68
 8007908:	4654      	mov	r4, sl
 800790a:	2205      	movs	r2, #5
 800790c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007910:	4851      	ldr	r0, [pc, #324]	; (8007a58 <_svfiprintf_r+0x1ec>)
 8007912:	f7f8 fc85 	bl	8000220 <memchr>
 8007916:	9a04      	ldr	r2, [sp, #16]
 8007918:	b9d8      	cbnz	r0, 8007952 <_svfiprintf_r+0xe6>
 800791a:	06d0      	lsls	r0, r2, #27
 800791c:	bf44      	itt	mi
 800791e:	2320      	movmi	r3, #32
 8007920:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007924:	0711      	lsls	r1, r2, #28
 8007926:	bf44      	itt	mi
 8007928:	232b      	movmi	r3, #43	; 0x2b
 800792a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800792e:	f89a 3000 	ldrb.w	r3, [sl]
 8007932:	2b2a      	cmp	r3, #42	; 0x2a
 8007934:	d015      	beq.n	8007962 <_svfiprintf_r+0xf6>
 8007936:	9a07      	ldr	r2, [sp, #28]
 8007938:	4654      	mov	r4, sl
 800793a:	2000      	movs	r0, #0
 800793c:	f04f 0c0a 	mov.w	ip, #10
 8007940:	4621      	mov	r1, r4
 8007942:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007946:	3b30      	subs	r3, #48	; 0x30
 8007948:	2b09      	cmp	r3, #9
 800794a:	d94e      	bls.n	80079ea <_svfiprintf_r+0x17e>
 800794c:	b1b0      	cbz	r0, 800797c <_svfiprintf_r+0x110>
 800794e:	9207      	str	r2, [sp, #28]
 8007950:	e014      	b.n	800797c <_svfiprintf_r+0x110>
 8007952:	eba0 0308 	sub.w	r3, r0, r8
 8007956:	fa09 f303 	lsl.w	r3, r9, r3
 800795a:	4313      	orrs	r3, r2
 800795c:	9304      	str	r3, [sp, #16]
 800795e:	46a2      	mov	sl, r4
 8007960:	e7d2      	b.n	8007908 <_svfiprintf_r+0x9c>
 8007962:	9b03      	ldr	r3, [sp, #12]
 8007964:	1d19      	adds	r1, r3, #4
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	9103      	str	r1, [sp, #12]
 800796a:	2b00      	cmp	r3, #0
 800796c:	bfbb      	ittet	lt
 800796e:	425b      	neglt	r3, r3
 8007970:	f042 0202 	orrlt.w	r2, r2, #2
 8007974:	9307      	strge	r3, [sp, #28]
 8007976:	9307      	strlt	r3, [sp, #28]
 8007978:	bfb8      	it	lt
 800797a:	9204      	strlt	r2, [sp, #16]
 800797c:	7823      	ldrb	r3, [r4, #0]
 800797e:	2b2e      	cmp	r3, #46	; 0x2e
 8007980:	d10c      	bne.n	800799c <_svfiprintf_r+0x130>
 8007982:	7863      	ldrb	r3, [r4, #1]
 8007984:	2b2a      	cmp	r3, #42	; 0x2a
 8007986:	d135      	bne.n	80079f4 <_svfiprintf_r+0x188>
 8007988:	9b03      	ldr	r3, [sp, #12]
 800798a:	1d1a      	adds	r2, r3, #4
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	9203      	str	r2, [sp, #12]
 8007990:	2b00      	cmp	r3, #0
 8007992:	bfb8      	it	lt
 8007994:	f04f 33ff 	movlt.w	r3, #4294967295
 8007998:	3402      	adds	r4, #2
 800799a:	9305      	str	r3, [sp, #20]
 800799c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007a68 <_svfiprintf_r+0x1fc>
 80079a0:	7821      	ldrb	r1, [r4, #0]
 80079a2:	2203      	movs	r2, #3
 80079a4:	4650      	mov	r0, sl
 80079a6:	f7f8 fc3b 	bl	8000220 <memchr>
 80079aa:	b140      	cbz	r0, 80079be <_svfiprintf_r+0x152>
 80079ac:	2340      	movs	r3, #64	; 0x40
 80079ae:	eba0 000a 	sub.w	r0, r0, sl
 80079b2:	fa03 f000 	lsl.w	r0, r3, r0
 80079b6:	9b04      	ldr	r3, [sp, #16]
 80079b8:	4303      	orrs	r3, r0
 80079ba:	3401      	adds	r4, #1
 80079bc:	9304      	str	r3, [sp, #16]
 80079be:	f814 1b01 	ldrb.w	r1, [r4], #1
 80079c2:	4826      	ldr	r0, [pc, #152]	; (8007a5c <_svfiprintf_r+0x1f0>)
 80079c4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80079c8:	2206      	movs	r2, #6
 80079ca:	f7f8 fc29 	bl	8000220 <memchr>
 80079ce:	2800      	cmp	r0, #0
 80079d0:	d038      	beq.n	8007a44 <_svfiprintf_r+0x1d8>
 80079d2:	4b23      	ldr	r3, [pc, #140]	; (8007a60 <_svfiprintf_r+0x1f4>)
 80079d4:	bb1b      	cbnz	r3, 8007a1e <_svfiprintf_r+0x1b2>
 80079d6:	9b03      	ldr	r3, [sp, #12]
 80079d8:	3307      	adds	r3, #7
 80079da:	f023 0307 	bic.w	r3, r3, #7
 80079de:	3308      	adds	r3, #8
 80079e0:	9303      	str	r3, [sp, #12]
 80079e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80079e4:	4433      	add	r3, r6
 80079e6:	9309      	str	r3, [sp, #36]	; 0x24
 80079e8:	e767      	b.n	80078ba <_svfiprintf_r+0x4e>
 80079ea:	fb0c 3202 	mla	r2, ip, r2, r3
 80079ee:	460c      	mov	r4, r1
 80079f0:	2001      	movs	r0, #1
 80079f2:	e7a5      	b.n	8007940 <_svfiprintf_r+0xd4>
 80079f4:	2300      	movs	r3, #0
 80079f6:	3401      	adds	r4, #1
 80079f8:	9305      	str	r3, [sp, #20]
 80079fa:	4619      	mov	r1, r3
 80079fc:	f04f 0c0a 	mov.w	ip, #10
 8007a00:	4620      	mov	r0, r4
 8007a02:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007a06:	3a30      	subs	r2, #48	; 0x30
 8007a08:	2a09      	cmp	r2, #9
 8007a0a:	d903      	bls.n	8007a14 <_svfiprintf_r+0x1a8>
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d0c5      	beq.n	800799c <_svfiprintf_r+0x130>
 8007a10:	9105      	str	r1, [sp, #20]
 8007a12:	e7c3      	b.n	800799c <_svfiprintf_r+0x130>
 8007a14:	fb0c 2101 	mla	r1, ip, r1, r2
 8007a18:	4604      	mov	r4, r0
 8007a1a:	2301      	movs	r3, #1
 8007a1c:	e7f0      	b.n	8007a00 <_svfiprintf_r+0x194>
 8007a1e:	ab03      	add	r3, sp, #12
 8007a20:	9300      	str	r3, [sp, #0]
 8007a22:	462a      	mov	r2, r5
 8007a24:	4b0f      	ldr	r3, [pc, #60]	; (8007a64 <_svfiprintf_r+0x1f8>)
 8007a26:	a904      	add	r1, sp, #16
 8007a28:	4638      	mov	r0, r7
 8007a2a:	f7fd ffcb 	bl	80059c4 <_printf_float>
 8007a2e:	1c42      	adds	r2, r0, #1
 8007a30:	4606      	mov	r6, r0
 8007a32:	d1d6      	bne.n	80079e2 <_svfiprintf_r+0x176>
 8007a34:	89ab      	ldrh	r3, [r5, #12]
 8007a36:	065b      	lsls	r3, r3, #25
 8007a38:	f53f af2c 	bmi.w	8007894 <_svfiprintf_r+0x28>
 8007a3c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007a3e:	b01d      	add	sp, #116	; 0x74
 8007a40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a44:	ab03      	add	r3, sp, #12
 8007a46:	9300      	str	r3, [sp, #0]
 8007a48:	462a      	mov	r2, r5
 8007a4a:	4b06      	ldr	r3, [pc, #24]	; (8007a64 <_svfiprintf_r+0x1f8>)
 8007a4c:	a904      	add	r1, sp, #16
 8007a4e:	4638      	mov	r0, r7
 8007a50:	f7fe fa5c 	bl	8005f0c <_printf_i>
 8007a54:	e7eb      	b.n	8007a2e <_svfiprintf_r+0x1c2>
 8007a56:	bf00      	nop
 8007a58:	08008c84 	.word	0x08008c84
 8007a5c:	08008c8e 	.word	0x08008c8e
 8007a60:	080059c5 	.word	0x080059c5
 8007a64:	080077b5 	.word	0x080077b5
 8007a68:	08008c8a 	.word	0x08008c8a

08007a6c <_sbrk_r>:
 8007a6c:	b538      	push	{r3, r4, r5, lr}
 8007a6e:	4d06      	ldr	r5, [pc, #24]	; (8007a88 <_sbrk_r+0x1c>)
 8007a70:	2300      	movs	r3, #0
 8007a72:	4604      	mov	r4, r0
 8007a74:	4608      	mov	r0, r1
 8007a76:	602b      	str	r3, [r5, #0]
 8007a78:	f7fa fc42 	bl	8002300 <_sbrk>
 8007a7c:	1c43      	adds	r3, r0, #1
 8007a7e:	d102      	bne.n	8007a86 <_sbrk_r+0x1a>
 8007a80:	682b      	ldr	r3, [r5, #0]
 8007a82:	b103      	cbz	r3, 8007a86 <_sbrk_r+0x1a>
 8007a84:	6023      	str	r3, [r4, #0]
 8007a86:	bd38      	pop	{r3, r4, r5, pc}
 8007a88:	2000050c 	.word	0x2000050c

08007a8c <__assert_func>:
 8007a8c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007a8e:	4614      	mov	r4, r2
 8007a90:	461a      	mov	r2, r3
 8007a92:	4b09      	ldr	r3, [pc, #36]	; (8007ab8 <__assert_func+0x2c>)
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	4605      	mov	r5, r0
 8007a98:	68d8      	ldr	r0, [r3, #12]
 8007a9a:	b14c      	cbz	r4, 8007ab0 <__assert_func+0x24>
 8007a9c:	4b07      	ldr	r3, [pc, #28]	; (8007abc <__assert_func+0x30>)
 8007a9e:	9100      	str	r1, [sp, #0]
 8007aa0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007aa4:	4906      	ldr	r1, [pc, #24]	; (8007ac0 <__assert_func+0x34>)
 8007aa6:	462b      	mov	r3, r5
 8007aa8:	f000 f80e 	bl	8007ac8 <fiprintf>
 8007aac:	f000 faac 	bl	8008008 <abort>
 8007ab0:	4b04      	ldr	r3, [pc, #16]	; (8007ac4 <__assert_func+0x38>)
 8007ab2:	461c      	mov	r4, r3
 8007ab4:	e7f3      	b.n	8007a9e <__assert_func+0x12>
 8007ab6:	bf00      	nop
 8007ab8:	20000014 	.word	0x20000014
 8007abc:	08008c95 	.word	0x08008c95
 8007ac0:	08008ca2 	.word	0x08008ca2
 8007ac4:	08008cd0 	.word	0x08008cd0

08007ac8 <fiprintf>:
 8007ac8:	b40e      	push	{r1, r2, r3}
 8007aca:	b503      	push	{r0, r1, lr}
 8007acc:	4601      	mov	r1, r0
 8007ace:	ab03      	add	r3, sp, #12
 8007ad0:	4805      	ldr	r0, [pc, #20]	; (8007ae8 <fiprintf+0x20>)
 8007ad2:	f853 2b04 	ldr.w	r2, [r3], #4
 8007ad6:	6800      	ldr	r0, [r0, #0]
 8007ad8:	9301      	str	r3, [sp, #4]
 8007ada:	f000 f897 	bl	8007c0c <_vfiprintf_r>
 8007ade:	b002      	add	sp, #8
 8007ae0:	f85d eb04 	ldr.w	lr, [sp], #4
 8007ae4:	b003      	add	sp, #12
 8007ae6:	4770      	bx	lr
 8007ae8:	20000014 	.word	0x20000014

08007aec <__ascii_mbtowc>:
 8007aec:	b082      	sub	sp, #8
 8007aee:	b901      	cbnz	r1, 8007af2 <__ascii_mbtowc+0x6>
 8007af0:	a901      	add	r1, sp, #4
 8007af2:	b142      	cbz	r2, 8007b06 <__ascii_mbtowc+0x1a>
 8007af4:	b14b      	cbz	r3, 8007b0a <__ascii_mbtowc+0x1e>
 8007af6:	7813      	ldrb	r3, [r2, #0]
 8007af8:	600b      	str	r3, [r1, #0]
 8007afa:	7812      	ldrb	r2, [r2, #0]
 8007afc:	1e10      	subs	r0, r2, #0
 8007afe:	bf18      	it	ne
 8007b00:	2001      	movne	r0, #1
 8007b02:	b002      	add	sp, #8
 8007b04:	4770      	bx	lr
 8007b06:	4610      	mov	r0, r2
 8007b08:	e7fb      	b.n	8007b02 <__ascii_mbtowc+0x16>
 8007b0a:	f06f 0001 	mvn.w	r0, #1
 8007b0e:	e7f8      	b.n	8007b02 <__ascii_mbtowc+0x16>

08007b10 <memmove>:
 8007b10:	4288      	cmp	r0, r1
 8007b12:	b510      	push	{r4, lr}
 8007b14:	eb01 0402 	add.w	r4, r1, r2
 8007b18:	d902      	bls.n	8007b20 <memmove+0x10>
 8007b1a:	4284      	cmp	r4, r0
 8007b1c:	4623      	mov	r3, r4
 8007b1e:	d807      	bhi.n	8007b30 <memmove+0x20>
 8007b20:	1e43      	subs	r3, r0, #1
 8007b22:	42a1      	cmp	r1, r4
 8007b24:	d008      	beq.n	8007b38 <memmove+0x28>
 8007b26:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007b2a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007b2e:	e7f8      	b.n	8007b22 <memmove+0x12>
 8007b30:	4402      	add	r2, r0
 8007b32:	4601      	mov	r1, r0
 8007b34:	428a      	cmp	r2, r1
 8007b36:	d100      	bne.n	8007b3a <memmove+0x2a>
 8007b38:	bd10      	pop	{r4, pc}
 8007b3a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007b3e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007b42:	e7f7      	b.n	8007b34 <memmove+0x24>

08007b44 <__malloc_lock>:
 8007b44:	4801      	ldr	r0, [pc, #4]	; (8007b4c <__malloc_lock+0x8>)
 8007b46:	f000 bc1f 	b.w	8008388 <__retarget_lock_acquire_recursive>
 8007b4a:	bf00      	nop
 8007b4c:	20000510 	.word	0x20000510

08007b50 <__malloc_unlock>:
 8007b50:	4801      	ldr	r0, [pc, #4]	; (8007b58 <__malloc_unlock+0x8>)
 8007b52:	f000 bc1a 	b.w	800838a <__retarget_lock_release_recursive>
 8007b56:	bf00      	nop
 8007b58:	20000510 	.word	0x20000510

08007b5c <_realloc_r>:
 8007b5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b60:	4680      	mov	r8, r0
 8007b62:	4614      	mov	r4, r2
 8007b64:	460e      	mov	r6, r1
 8007b66:	b921      	cbnz	r1, 8007b72 <_realloc_r+0x16>
 8007b68:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007b6c:	4611      	mov	r1, r2
 8007b6e:	f7ff bdad 	b.w	80076cc <_malloc_r>
 8007b72:	b92a      	cbnz	r2, 8007b80 <_realloc_r+0x24>
 8007b74:	f7ff fd3e 	bl	80075f4 <_free_r>
 8007b78:	4625      	mov	r5, r4
 8007b7a:	4628      	mov	r0, r5
 8007b7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007b80:	f000 fc6a 	bl	8008458 <_malloc_usable_size_r>
 8007b84:	4284      	cmp	r4, r0
 8007b86:	4607      	mov	r7, r0
 8007b88:	d802      	bhi.n	8007b90 <_realloc_r+0x34>
 8007b8a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007b8e:	d812      	bhi.n	8007bb6 <_realloc_r+0x5a>
 8007b90:	4621      	mov	r1, r4
 8007b92:	4640      	mov	r0, r8
 8007b94:	f7ff fd9a 	bl	80076cc <_malloc_r>
 8007b98:	4605      	mov	r5, r0
 8007b9a:	2800      	cmp	r0, #0
 8007b9c:	d0ed      	beq.n	8007b7a <_realloc_r+0x1e>
 8007b9e:	42bc      	cmp	r4, r7
 8007ba0:	4622      	mov	r2, r4
 8007ba2:	4631      	mov	r1, r6
 8007ba4:	bf28      	it	cs
 8007ba6:	463a      	movcs	r2, r7
 8007ba8:	f7ff f97c 	bl	8006ea4 <memcpy>
 8007bac:	4631      	mov	r1, r6
 8007bae:	4640      	mov	r0, r8
 8007bb0:	f7ff fd20 	bl	80075f4 <_free_r>
 8007bb4:	e7e1      	b.n	8007b7a <_realloc_r+0x1e>
 8007bb6:	4635      	mov	r5, r6
 8007bb8:	e7df      	b.n	8007b7a <_realloc_r+0x1e>

08007bba <__sfputc_r>:
 8007bba:	6893      	ldr	r3, [r2, #8]
 8007bbc:	3b01      	subs	r3, #1
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	b410      	push	{r4}
 8007bc2:	6093      	str	r3, [r2, #8]
 8007bc4:	da08      	bge.n	8007bd8 <__sfputc_r+0x1e>
 8007bc6:	6994      	ldr	r4, [r2, #24]
 8007bc8:	42a3      	cmp	r3, r4
 8007bca:	db01      	blt.n	8007bd0 <__sfputc_r+0x16>
 8007bcc:	290a      	cmp	r1, #10
 8007bce:	d103      	bne.n	8007bd8 <__sfputc_r+0x1e>
 8007bd0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007bd4:	f000 b94a 	b.w	8007e6c <__swbuf_r>
 8007bd8:	6813      	ldr	r3, [r2, #0]
 8007bda:	1c58      	adds	r0, r3, #1
 8007bdc:	6010      	str	r0, [r2, #0]
 8007bde:	7019      	strb	r1, [r3, #0]
 8007be0:	4608      	mov	r0, r1
 8007be2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007be6:	4770      	bx	lr

08007be8 <__sfputs_r>:
 8007be8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007bea:	4606      	mov	r6, r0
 8007bec:	460f      	mov	r7, r1
 8007bee:	4614      	mov	r4, r2
 8007bf0:	18d5      	adds	r5, r2, r3
 8007bf2:	42ac      	cmp	r4, r5
 8007bf4:	d101      	bne.n	8007bfa <__sfputs_r+0x12>
 8007bf6:	2000      	movs	r0, #0
 8007bf8:	e007      	b.n	8007c0a <__sfputs_r+0x22>
 8007bfa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007bfe:	463a      	mov	r2, r7
 8007c00:	4630      	mov	r0, r6
 8007c02:	f7ff ffda 	bl	8007bba <__sfputc_r>
 8007c06:	1c43      	adds	r3, r0, #1
 8007c08:	d1f3      	bne.n	8007bf2 <__sfputs_r+0xa>
 8007c0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007c0c <_vfiprintf_r>:
 8007c0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c10:	460d      	mov	r5, r1
 8007c12:	b09d      	sub	sp, #116	; 0x74
 8007c14:	4614      	mov	r4, r2
 8007c16:	4698      	mov	r8, r3
 8007c18:	4606      	mov	r6, r0
 8007c1a:	b118      	cbz	r0, 8007c24 <_vfiprintf_r+0x18>
 8007c1c:	6983      	ldr	r3, [r0, #24]
 8007c1e:	b90b      	cbnz	r3, 8007c24 <_vfiprintf_r+0x18>
 8007c20:	f000 fb14 	bl	800824c <__sinit>
 8007c24:	4b89      	ldr	r3, [pc, #548]	; (8007e4c <_vfiprintf_r+0x240>)
 8007c26:	429d      	cmp	r5, r3
 8007c28:	d11b      	bne.n	8007c62 <_vfiprintf_r+0x56>
 8007c2a:	6875      	ldr	r5, [r6, #4]
 8007c2c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007c2e:	07d9      	lsls	r1, r3, #31
 8007c30:	d405      	bmi.n	8007c3e <_vfiprintf_r+0x32>
 8007c32:	89ab      	ldrh	r3, [r5, #12]
 8007c34:	059a      	lsls	r2, r3, #22
 8007c36:	d402      	bmi.n	8007c3e <_vfiprintf_r+0x32>
 8007c38:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007c3a:	f000 fba5 	bl	8008388 <__retarget_lock_acquire_recursive>
 8007c3e:	89ab      	ldrh	r3, [r5, #12]
 8007c40:	071b      	lsls	r3, r3, #28
 8007c42:	d501      	bpl.n	8007c48 <_vfiprintf_r+0x3c>
 8007c44:	692b      	ldr	r3, [r5, #16]
 8007c46:	b9eb      	cbnz	r3, 8007c84 <_vfiprintf_r+0x78>
 8007c48:	4629      	mov	r1, r5
 8007c4a:	4630      	mov	r0, r6
 8007c4c:	f000 f96e 	bl	8007f2c <__swsetup_r>
 8007c50:	b1c0      	cbz	r0, 8007c84 <_vfiprintf_r+0x78>
 8007c52:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007c54:	07dc      	lsls	r4, r3, #31
 8007c56:	d50e      	bpl.n	8007c76 <_vfiprintf_r+0x6a>
 8007c58:	f04f 30ff 	mov.w	r0, #4294967295
 8007c5c:	b01d      	add	sp, #116	; 0x74
 8007c5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c62:	4b7b      	ldr	r3, [pc, #492]	; (8007e50 <_vfiprintf_r+0x244>)
 8007c64:	429d      	cmp	r5, r3
 8007c66:	d101      	bne.n	8007c6c <_vfiprintf_r+0x60>
 8007c68:	68b5      	ldr	r5, [r6, #8]
 8007c6a:	e7df      	b.n	8007c2c <_vfiprintf_r+0x20>
 8007c6c:	4b79      	ldr	r3, [pc, #484]	; (8007e54 <_vfiprintf_r+0x248>)
 8007c6e:	429d      	cmp	r5, r3
 8007c70:	bf08      	it	eq
 8007c72:	68f5      	ldreq	r5, [r6, #12]
 8007c74:	e7da      	b.n	8007c2c <_vfiprintf_r+0x20>
 8007c76:	89ab      	ldrh	r3, [r5, #12]
 8007c78:	0598      	lsls	r0, r3, #22
 8007c7a:	d4ed      	bmi.n	8007c58 <_vfiprintf_r+0x4c>
 8007c7c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007c7e:	f000 fb84 	bl	800838a <__retarget_lock_release_recursive>
 8007c82:	e7e9      	b.n	8007c58 <_vfiprintf_r+0x4c>
 8007c84:	2300      	movs	r3, #0
 8007c86:	9309      	str	r3, [sp, #36]	; 0x24
 8007c88:	2320      	movs	r3, #32
 8007c8a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007c8e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007c92:	2330      	movs	r3, #48	; 0x30
 8007c94:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007e58 <_vfiprintf_r+0x24c>
 8007c98:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007c9c:	f04f 0901 	mov.w	r9, #1
 8007ca0:	4623      	mov	r3, r4
 8007ca2:	469a      	mov	sl, r3
 8007ca4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007ca8:	b10a      	cbz	r2, 8007cae <_vfiprintf_r+0xa2>
 8007caa:	2a25      	cmp	r2, #37	; 0x25
 8007cac:	d1f9      	bne.n	8007ca2 <_vfiprintf_r+0x96>
 8007cae:	ebba 0b04 	subs.w	fp, sl, r4
 8007cb2:	d00b      	beq.n	8007ccc <_vfiprintf_r+0xc0>
 8007cb4:	465b      	mov	r3, fp
 8007cb6:	4622      	mov	r2, r4
 8007cb8:	4629      	mov	r1, r5
 8007cba:	4630      	mov	r0, r6
 8007cbc:	f7ff ff94 	bl	8007be8 <__sfputs_r>
 8007cc0:	3001      	adds	r0, #1
 8007cc2:	f000 80aa 	beq.w	8007e1a <_vfiprintf_r+0x20e>
 8007cc6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007cc8:	445a      	add	r2, fp
 8007cca:	9209      	str	r2, [sp, #36]	; 0x24
 8007ccc:	f89a 3000 	ldrb.w	r3, [sl]
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	f000 80a2 	beq.w	8007e1a <_vfiprintf_r+0x20e>
 8007cd6:	2300      	movs	r3, #0
 8007cd8:	f04f 32ff 	mov.w	r2, #4294967295
 8007cdc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007ce0:	f10a 0a01 	add.w	sl, sl, #1
 8007ce4:	9304      	str	r3, [sp, #16]
 8007ce6:	9307      	str	r3, [sp, #28]
 8007ce8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007cec:	931a      	str	r3, [sp, #104]	; 0x68
 8007cee:	4654      	mov	r4, sl
 8007cf0:	2205      	movs	r2, #5
 8007cf2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007cf6:	4858      	ldr	r0, [pc, #352]	; (8007e58 <_vfiprintf_r+0x24c>)
 8007cf8:	f7f8 fa92 	bl	8000220 <memchr>
 8007cfc:	9a04      	ldr	r2, [sp, #16]
 8007cfe:	b9d8      	cbnz	r0, 8007d38 <_vfiprintf_r+0x12c>
 8007d00:	06d1      	lsls	r1, r2, #27
 8007d02:	bf44      	itt	mi
 8007d04:	2320      	movmi	r3, #32
 8007d06:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007d0a:	0713      	lsls	r3, r2, #28
 8007d0c:	bf44      	itt	mi
 8007d0e:	232b      	movmi	r3, #43	; 0x2b
 8007d10:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007d14:	f89a 3000 	ldrb.w	r3, [sl]
 8007d18:	2b2a      	cmp	r3, #42	; 0x2a
 8007d1a:	d015      	beq.n	8007d48 <_vfiprintf_r+0x13c>
 8007d1c:	9a07      	ldr	r2, [sp, #28]
 8007d1e:	4654      	mov	r4, sl
 8007d20:	2000      	movs	r0, #0
 8007d22:	f04f 0c0a 	mov.w	ip, #10
 8007d26:	4621      	mov	r1, r4
 8007d28:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007d2c:	3b30      	subs	r3, #48	; 0x30
 8007d2e:	2b09      	cmp	r3, #9
 8007d30:	d94e      	bls.n	8007dd0 <_vfiprintf_r+0x1c4>
 8007d32:	b1b0      	cbz	r0, 8007d62 <_vfiprintf_r+0x156>
 8007d34:	9207      	str	r2, [sp, #28]
 8007d36:	e014      	b.n	8007d62 <_vfiprintf_r+0x156>
 8007d38:	eba0 0308 	sub.w	r3, r0, r8
 8007d3c:	fa09 f303 	lsl.w	r3, r9, r3
 8007d40:	4313      	orrs	r3, r2
 8007d42:	9304      	str	r3, [sp, #16]
 8007d44:	46a2      	mov	sl, r4
 8007d46:	e7d2      	b.n	8007cee <_vfiprintf_r+0xe2>
 8007d48:	9b03      	ldr	r3, [sp, #12]
 8007d4a:	1d19      	adds	r1, r3, #4
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	9103      	str	r1, [sp, #12]
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	bfbb      	ittet	lt
 8007d54:	425b      	neglt	r3, r3
 8007d56:	f042 0202 	orrlt.w	r2, r2, #2
 8007d5a:	9307      	strge	r3, [sp, #28]
 8007d5c:	9307      	strlt	r3, [sp, #28]
 8007d5e:	bfb8      	it	lt
 8007d60:	9204      	strlt	r2, [sp, #16]
 8007d62:	7823      	ldrb	r3, [r4, #0]
 8007d64:	2b2e      	cmp	r3, #46	; 0x2e
 8007d66:	d10c      	bne.n	8007d82 <_vfiprintf_r+0x176>
 8007d68:	7863      	ldrb	r3, [r4, #1]
 8007d6a:	2b2a      	cmp	r3, #42	; 0x2a
 8007d6c:	d135      	bne.n	8007dda <_vfiprintf_r+0x1ce>
 8007d6e:	9b03      	ldr	r3, [sp, #12]
 8007d70:	1d1a      	adds	r2, r3, #4
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	9203      	str	r2, [sp, #12]
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	bfb8      	it	lt
 8007d7a:	f04f 33ff 	movlt.w	r3, #4294967295
 8007d7e:	3402      	adds	r4, #2
 8007d80:	9305      	str	r3, [sp, #20]
 8007d82:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007e68 <_vfiprintf_r+0x25c>
 8007d86:	7821      	ldrb	r1, [r4, #0]
 8007d88:	2203      	movs	r2, #3
 8007d8a:	4650      	mov	r0, sl
 8007d8c:	f7f8 fa48 	bl	8000220 <memchr>
 8007d90:	b140      	cbz	r0, 8007da4 <_vfiprintf_r+0x198>
 8007d92:	2340      	movs	r3, #64	; 0x40
 8007d94:	eba0 000a 	sub.w	r0, r0, sl
 8007d98:	fa03 f000 	lsl.w	r0, r3, r0
 8007d9c:	9b04      	ldr	r3, [sp, #16]
 8007d9e:	4303      	orrs	r3, r0
 8007da0:	3401      	adds	r4, #1
 8007da2:	9304      	str	r3, [sp, #16]
 8007da4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007da8:	482c      	ldr	r0, [pc, #176]	; (8007e5c <_vfiprintf_r+0x250>)
 8007daa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007dae:	2206      	movs	r2, #6
 8007db0:	f7f8 fa36 	bl	8000220 <memchr>
 8007db4:	2800      	cmp	r0, #0
 8007db6:	d03f      	beq.n	8007e38 <_vfiprintf_r+0x22c>
 8007db8:	4b29      	ldr	r3, [pc, #164]	; (8007e60 <_vfiprintf_r+0x254>)
 8007dba:	bb1b      	cbnz	r3, 8007e04 <_vfiprintf_r+0x1f8>
 8007dbc:	9b03      	ldr	r3, [sp, #12]
 8007dbe:	3307      	adds	r3, #7
 8007dc0:	f023 0307 	bic.w	r3, r3, #7
 8007dc4:	3308      	adds	r3, #8
 8007dc6:	9303      	str	r3, [sp, #12]
 8007dc8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007dca:	443b      	add	r3, r7
 8007dcc:	9309      	str	r3, [sp, #36]	; 0x24
 8007dce:	e767      	b.n	8007ca0 <_vfiprintf_r+0x94>
 8007dd0:	fb0c 3202 	mla	r2, ip, r2, r3
 8007dd4:	460c      	mov	r4, r1
 8007dd6:	2001      	movs	r0, #1
 8007dd8:	e7a5      	b.n	8007d26 <_vfiprintf_r+0x11a>
 8007dda:	2300      	movs	r3, #0
 8007ddc:	3401      	adds	r4, #1
 8007dde:	9305      	str	r3, [sp, #20]
 8007de0:	4619      	mov	r1, r3
 8007de2:	f04f 0c0a 	mov.w	ip, #10
 8007de6:	4620      	mov	r0, r4
 8007de8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007dec:	3a30      	subs	r2, #48	; 0x30
 8007dee:	2a09      	cmp	r2, #9
 8007df0:	d903      	bls.n	8007dfa <_vfiprintf_r+0x1ee>
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d0c5      	beq.n	8007d82 <_vfiprintf_r+0x176>
 8007df6:	9105      	str	r1, [sp, #20]
 8007df8:	e7c3      	b.n	8007d82 <_vfiprintf_r+0x176>
 8007dfa:	fb0c 2101 	mla	r1, ip, r1, r2
 8007dfe:	4604      	mov	r4, r0
 8007e00:	2301      	movs	r3, #1
 8007e02:	e7f0      	b.n	8007de6 <_vfiprintf_r+0x1da>
 8007e04:	ab03      	add	r3, sp, #12
 8007e06:	9300      	str	r3, [sp, #0]
 8007e08:	462a      	mov	r2, r5
 8007e0a:	4b16      	ldr	r3, [pc, #88]	; (8007e64 <_vfiprintf_r+0x258>)
 8007e0c:	a904      	add	r1, sp, #16
 8007e0e:	4630      	mov	r0, r6
 8007e10:	f7fd fdd8 	bl	80059c4 <_printf_float>
 8007e14:	4607      	mov	r7, r0
 8007e16:	1c78      	adds	r0, r7, #1
 8007e18:	d1d6      	bne.n	8007dc8 <_vfiprintf_r+0x1bc>
 8007e1a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007e1c:	07d9      	lsls	r1, r3, #31
 8007e1e:	d405      	bmi.n	8007e2c <_vfiprintf_r+0x220>
 8007e20:	89ab      	ldrh	r3, [r5, #12]
 8007e22:	059a      	lsls	r2, r3, #22
 8007e24:	d402      	bmi.n	8007e2c <_vfiprintf_r+0x220>
 8007e26:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007e28:	f000 faaf 	bl	800838a <__retarget_lock_release_recursive>
 8007e2c:	89ab      	ldrh	r3, [r5, #12]
 8007e2e:	065b      	lsls	r3, r3, #25
 8007e30:	f53f af12 	bmi.w	8007c58 <_vfiprintf_r+0x4c>
 8007e34:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007e36:	e711      	b.n	8007c5c <_vfiprintf_r+0x50>
 8007e38:	ab03      	add	r3, sp, #12
 8007e3a:	9300      	str	r3, [sp, #0]
 8007e3c:	462a      	mov	r2, r5
 8007e3e:	4b09      	ldr	r3, [pc, #36]	; (8007e64 <_vfiprintf_r+0x258>)
 8007e40:	a904      	add	r1, sp, #16
 8007e42:	4630      	mov	r0, r6
 8007e44:	f7fe f862 	bl	8005f0c <_printf_i>
 8007e48:	e7e4      	b.n	8007e14 <_vfiprintf_r+0x208>
 8007e4a:	bf00      	nop
 8007e4c:	08008dfc 	.word	0x08008dfc
 8007e50:	08008e1c 	.word	0x08008e1c
 8007e54:	08008ddc 	.word	0x08008ddc
 8007e58:	08008c84 	.word	0x08008c84
 8007e5c:	08008c8e 	.word	0x08008c8e
 8007e60:	080059c5 	.word	0x080059c5
 8007e64:	08007be9 	.word	0x08007be9
 8007e68:	08008c8a 	.word	0x08008c8a

08007e6c <__swbuf_r>:
 8007e6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e6e:	460e      	mov	r6, r1
 8007e70:	4614      	mov	r4, r2
 8007e72:	4605      	mov	r5, r0
 8007e74:	b118      	cbz	r0, 8007e7e <__swbuf_r+0x12>
 8007e76:	6983      	ldr	r3, [r0, #24]
 8007e78:	b90b      	cbnz	r3, 8007e7e <__swbuf_r+0x12>
 8007e7a:	f000 f9e7 	bl	800824c <__sinit>
 8007e7e:	4b21      	ldr	r3, [pc, #132]	; (8007f04 <__swbuf_r+0x98>)
 8007e80:	429c      	cmp	r4, r3
 8007e82:	d12b      	bne.n	8007edc <__swbuf_r+0x70>
 8007e84:	686c      	ldr	r4, [r5, #4]
 8007e86:	69a3      	ldr	r3, [r4, #24]
 8007e88:	60a3      	str	r3, [r4, #8]
 8007e8a:	89a3      	ldrh	r3, [r4, #12]
 8007e8c:	071a      	lsls	r2, r3, #28
 8007e8e:	d52f      	bpl.n	8007ef0 <__swbuf_r+0x84>
 8007e90:	6923      	ldr	r3, [r4, #16]
 8007e92:	b36b      	cbz	r3, 8007ef0 <__swbuf_r+0x84>
 8007e94:	6923      	ldr	r3, [r4, #16]
 8007e96:	6820      	ldr	r0, [r4, #0]
 8007e98:	1ac0      	subs	r0, r0, r3
 8007e9a:	6963      	ldr	r3, [r4, #20]
 8007e9c:	b2f6      	uxtb	r6, r6
 8007e9e:	4283      	cmp	r3, r0
 8007ea0:	4637      	mov	r7, r6
 8007ea2:	dc04      	bgt.n	8007eae <__swbuf_r+0x42>
 8007ea4:	4621      	mov	r1, r4
 8007ea6:	4628      	mov	r0, r5
 8007ea8:	f000 f93c 	bl	8008124 <_fflush_r>
 8007eac:	bb30      	cbnz	r0, 8007efc <__swbuf_r+0x90>
 8007eae:	68a3      	ldr	r3, [r4, #8]
 8007eb0:	3b01      	subs	r3, #1
 8007eb2:	60a3      	str	r3, [r4, #8]
 8007eb4:	6823      	ldr	r3, [r4, #0]
 8007eb6:	1c5a      	adds	r2, r3, #1
 8007eb8:	6022      	str	r2, [r4, #0]
 8007eba:	701e      	strb	r6, [r3, #0]
 8007ebc:	6963      	ldr	r3, [r4, #20]
 8007ebe:	3001      	adds	r0, #1
 8007ec0:	4283      	cmp	r3, r0
 8007ec2:	d004      	beq.n	8007ece <__swbuf_r+0x62>
 8007ec4:	89a3      	ldrh	r3, [r4, #12]
 8007ec6:	07db      	lsls	r3, r3, #31
 8007ec8:	d506      	bpl.n	8007ed8 <__swbuf_r+0x6c>
 8007eca:	2e0a      	cmp	r6, #10
 8007ecc:	d104      	bne.n	8007ed8 <__swbuf_r+0x6c>
 8007ece:	4621      	mov	r1, r4
 8007ed0:	4628      	mov	r0, r5
 8007ed2:	f000 f927 	bl	8008124 <_fflush_r>
 8007ed6:	b988      	cbnz	r0, 8007efc <__swbuf_r+0x90>
 8007ed8:	4638      	mov	r0, r7
 8007eda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007edc:	4b0a      	ldr	r3, [pc, #40]	; (8007f08 <__swbuf_r+0x9c>)
 8007ede:	429c      	cmp	r4, r3
 8007ee0:	d101      	bne.n	8007ee6 <__swbuf_r+0x7a>
 8007ee2:	68ac      	ldr	r4, [r5, #8]
 8007ee4:	e7cf      	b.n	8007e86 <__swbuf_r+0x1a>
 8007ee6:	4b09      	ldr	r3, [pc, #36]	; (8007f0c <__swbuf_r+0xa0>)
 8007ee8:	429c      	cmp	r4, r3
 8007eea:	bf08      	it	eq
 8007eec:	68ec      	ldreq	r4, [r5, #12]
 8007eee:	e7ca      	b.n	8007e86 <__swbuf_r+0x1a>
 8007ef0:	4621      	mov	r1, r4
 8007ef2:	4628      	mov	r0, r5
 8007ef4:	f000 f81a 	bl	8007f2c <__swsetup_r>
 8007ef8:	2800      	cmp	r0, #0
 8007efa:	d0cb      	beq.n	8007e94 <__swbuf_r+0x28>
 8007efc:	f04f 37ff 	mov.w	r7, #4294967295
 8007f00:	e7ea      	b.n	8007ed8 <__swbuf_r+0x6c>
 8007f02:	bf00      	nop
 8007f04:	08008dfc 	.word	0x08008dfc
 8007f08:	08008e1c 	.word	0x08008e1c
 8007f0c:	08008ddc 	.word	0x08008ddc

08007f10 <__ascii_wctomb>:
 8007f10:	b149      	cbz	r1, 8007f26 <__ascii_wctomb+0x16>
 8007f12:	2aff      	cmp	r2, #255	; 0xff
 8007f14:	bf85      	ittet	hi
 8007f16:	238a      	movhi	r3, #138	; 0x8a
 8007f18:	6003      	strhi	r3, [r0, #0]
 8007f1a:	700a      	strbls	r2, [r1, #0]
 8007f1c:	f04f 30ff 	movhi.w	r0, #4294967295
 8007f20:	bf98      	it	ls
 8007f22:	2001      	movls	r0, #1
 8007f24:	4770      	bx	lr
 8007f26:	4608      	mov	r0, r1
 8007f28:	4770      	bx	lr
	...

08007f2c <__swsetup_r>:
 8007f2c:	4b32      	ldr	r3, [pc, #200]	; (8007ff8 <__swsetup_r+0xcc>)
 8007f2e:	b570      	push	{r4, r5, r6, lr}
 8007f30:	681d      	ldr	r5, [r3, #0]
 8007f32:	4606      	mov	r6, r0
 8007f34:	460c      	mov	r4, r1
 8007f36:	b125      	cbz	r5, 8007f42 <__swsetup_r+0x16>
 8007f38:	69ab      	ldr	r3, [r5, #24]
 8007f3a:	b913      	cbnz	r3, 8007f42 <__swsetup_r+0x16>
 8007f3c:	4628      	mov	r0, r5
 8007f3e:	f000 f985 	bl	800824c <__sinit>
 8007f42:	4b2e      	ldr	r3, [pc, #184]	; (8007ffc <__swsetup_r+0xd0>)
 8007f44:	429c      	cmp	r4, r3
 8007f46:	d10f      	bne.n	8007f68 <__swsetup_r+0x3c>
 8007f48:	686c      	ldr	r4, [r5, #4]
 8007f4a:	89a3      	ldrh	r3, [r4, #12]
 8007f4c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007f50:	0719      	lsls	r1, r3, #28
 8007f52:	d42c      	bmi.n	8007fae <__swsetup_r+0x82>
 8007f54:	06dd      	lsls	r5, r3, #27
 8007f56:	d411      	bmi.n	8007f7c <__swsetup_r+0x50>
 8007f58:	2309      	movs	r3, #9
 8007f5a:	6033      	str	r3, [r6, #0]
 8007f5c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007f60:	81a3      	strh	r3, [r4, #12]
 8007f62:	f04f 30ff 	mov.w	r0, #4294967295
 8007f66:	e03e      	b.n	8007fe6 <__swsetup_r+0xba>
 8007f68:	4b25      	ldr	r3, [pc, #148]	; (8008000 <__swsetup_r+0xd4>)
 8007f6a:	429c      	cmp	r4, r3
 8007f6c:	d101      	bne.n	8007f72 <__swsetup_r+0x46>
 8007f6e:	68ac      	ldr	r4, [r5, #8]
 8007f70:	e7eb      	b.n	8007f4a <__swsetup_r+0x1e>
 8007f72:	4b24      	ldr	r3, [pc, #144]	; (8008004 <__swsetup_r+0xd8>)
 8007f74:	429c      	cmp	r4, r3
 8007f76:	bf08      	it	eq
 8007f78:	68ec      	ldreq	r4, [r5, #12]
 8007f7a:	e7e6      	b.n	8007f4a <__swsetup_r+0x1e>
 8007f7c:	0758      	lsls	r0, r3, #29
 8007f7e:	d512      	bpl.n	8007fa6 <__swsetup_r+0x7a>
 8007f80:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007f82:	b141      	cbz	r1, 8007f96 <__swsetup_r+0x6a>
 8007f84:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007f88:	4299      	cmp	r1, r3
 8007f8a:	d002      	beq.n	8007f92 <__swsetup_r+0x66>
 8007f8c:	4630      	mov	r0, r6
 8007f8e:	f7ff fb31 	bl	80075f4 <_free_r>
 8007f92:	2300      	movs	r3, #0
 8007f94:	6363      	str	r3, [r4, #52]	; 0x34
 8007f96:	89a3      	ldrh	r3, [r4, #12]
 8007f98:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007f9c:	81a3      	strh	r3, [r4, #12]
 8007f9e:	2300      	movs	r3, #0
 8007fa0:	6063      	str	r3, [r4, #4]
 8007fa2:	6923      	ldr	r3, [r4, #16]
 8007fa4:	6023      	str	r3, [r4, #0]
 8007fa6:	89a3      	ldrh	r3, [r4, #12]
 8007fa8:	f043 0308 	orr.w	r3, r3, #8
 8007fac:	81a3      	strh	r3, [r4, #12]
 8007fae:	6923      	ldr	r3, [r4, #16]
 8007fb0:	b94b      	cbnz	r3, 8007fc6 <__swsetup_r+0x9a>
 8007fb2:	89a3      	ldrh	r3, [r4, #12]
 8007fb4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007fb8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007fbc:	d003      	beq.n	8007fc6 <__swsetup_r+0x9a>
 8007fbe:	4621      	mov	r1, r4
 8007fc0:	4630      	mov	r0, r6
 8007fc2:	f000 fa09 	bl	80083d8 <__smakebuf_r>
 8007fc6:	89a0      	ldrh	r0, [r4, #12]
 8007fc8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007fcc:	f010 0301 	ands.w	r3, r0, #1
 8007fd0:	d00a      	beq.n	8007fe8 <__swsetup_r+0xbc>
 8007fd2:	2300      	movs	r3, #0
 8007fd4:	60a3      	str	r3, [r4, #8]
 8007fd6:	6963      	ldr	r3, [r4, #20]
 8007fd8:	425b      	negs	r3, r3
 8007fda:	61a3      	str	r3, [r4, #24]
 8007fdc:	6923      	ldr	r3, [r4, #16]
 8007fde:	b943      	cbnz	r3, 8007ff2 <__swsetup_r+0xc6>
 8007fe0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007fe4:	d1ba      	bne.n	8007f5c <__swsetup_r+0x30>
 8007fe6:	bd70      	pop	{r4, r5, r6, pc}
 8007fe8:	0781      	lsls	r1, r0, #30
 8007fea:	bf58      	it	pl
 8007fec:	6963      	ldrpl	r3, [r4, #20]
 8007fee:	60a3      	str	r3, [r4, #8]
 8007ff0:	e7f4      	b.n	8007fdc <__swsetup_r+0xb0>
 8007ff2:	2000      	movs	r0, #0
 8007ff4:	e7f7      	b.n	8007fe6 <__swsetup_r+0xba>
 8007ff6:	bf00      	nop
 8007ff8:	20000014 	.word	0x20000014
 8007ffc:	08008dfc 	.word	0x08008dfc
 8008000:	08008e1c 	.word	0x08008e1c
 8008004:	08008ddc 	.word	0x08008ddc

08008008 <abort>:
 8008008:	b508      	push	{r3, lr}
 800800a:	2006      	movs	r0, #6
 800800c:	f000 fa54 	bl	80084b8 <raise>
 8008010:	2001      	movs	r0, #1
 8008012:	f7fa f8fd 	bl	8002210 <_exit>
	...

08008018 <__sflush_r>:
 8008018:	898a      	ldrh	r2, [r1, #12]
 800801a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800801e:	4605      	mov	r5, r0
 8008020:	0710      	lsls	r0, r2, #28
 8008022:	460c      	mov	r4, r1
 8008024:	d458      	bmi.n	80080d8 <__sflush_r+0xc0>
 8008026:	684b      	ldr	r3, [r1, #4]
 8008028:	2b00      	cmp	r3, #0
 800802a:	dc05      	bgt.n	8008038 <__sflush_r+0x20>
 800802c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800802e:	2b00      	cmp	r3, #0
 8008030:	dc02      	bgt.n	8008038 <__sflush_r+0x20>
 8008032:	2000      	movs	r0, #0
 8008034:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008038:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800803a:	2e00      	cmp	r6, #0
 800803c:	d0f9      	beq.n	8008032 <__sflush_r+0x1a>
 800803e:	2300      	movs	r3, #0
 8008040:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008044:	682f      	ldr	r7, [r5, #0]
 8008046:	602b      	str	r3, [r5, #0]
 8008048:	d032      	beq.n	80080b0 <__sflush_r+0x98>
 800804a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800804c:	89a3      	ldrh	r3, [r4, #12]
 800804e:	075a      	lsls	r2, r3, #29
 8008050:	d505      	bpl.n	800805e <__sflush_r+0x46>
 8008052:	6863      	ldr	r3, [r4, #4]
 8008054:	1ac0      	subs	r0, r0, r3
 8008056:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008058:	b10b      	cbz	r3, 800805e <__sflush_r+0x46>
 800805a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800805c:	1ac0      	subs	r0, r0, r3
 800805e:	2300      	movs	r3, #0
 8008060:	4602      	mov	r2, r0
 8008062:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008064:	6a21      	ldr	r1, [r4, #32]
 8008066:	4628      	mov	r0, r5
 8008068:	47b0      	blx	r6
 800806a:	1c43      	adds	r3, r0, #1
 800806c:	89a3      	ldrh	r3, [r4, #12]
 800806e:	d106      	bne.n	800807e <__sflush_r+0x66>
 8008070:	6829      	ldr	r1, [r5, #0]
 8008072:	291d      	cmp	r1, #29
 8008074:	d82c      	bhi.n	80080d0 <__sflush_r+0xb8>
 8008076:	4a2a      	ldr	r2, [pc, #168]	; (8008120 <__sflush_r+0x108>)
 8008078:	40ca      	lsrs	r2, r1
 800807a:	07d6      	lsls	r6, r2, #31
 800807c:	d528      	bpl.n	80080d0 <__sflush_r+0xb8>
 800807e:	2200      	movs	r2, #0
 8008080:	6062      	str	r2, [r4, #4]
 8008082:	04d9      	lsls	r1, r3, #19
 8008084:	6922      	ldr	r2, [r4, #16]
 8008086:	6022      	str	r2, [r4, #0]
 8008088:	d504      	bpl.n	8008094 <__sflush_r+0x7c>
 800808a:	1c42      	adds	r2, r0, #1
 800808c:	d101      	bne.n	8008092 <__sflush_r+0x7a>
 800808e:	682b      	ldr	r3, [r5, #0]
 8008090:	b903      	cbnz	r3, 8008094 <__sflush_r+0x7c>
 8008092:	6560      	str	r0, [r4, #84]	; 0x54
 8008094:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008096:	602f      	str	r7, [r5, #0]
 8008098:	2900      	cmp	r1, #0
 800809a:	d0ca      	beq.n	8008032 <__sflush_r+0x1a>
 800809c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80080a0:	4299      	cmp	r1, r3
 80080a2:	d002      	beq.n	80080aa <__sflush_r+0x92>
 80080a4:	4628      	mov	r0, r5
 80080a6:	f7ff faa5 	bl	80075f4 <_free_r>
 80080aa:	2000      	movs	r0, #0
 80080ac:	6360      	str	r0, [r4, #52]	; 0x34
 80080ae:	e7c1      	b.n	8008034 <__sflush_r+0x1c>
 80080b0:	6a21      	ldr	r1, [r4, #32]
 80080b2:	2301      	movs	r3, #1
 80080b4:	4628      	mov	r0, r5
 80080b6:	47b0      	blx	r6
 80080b8:	1c41      	adds	r1, r0, #1
 80080ba:	d1c7      	bne.n	800804c <__sflush_r+0x34>
 80080bc:	682b      	ldr	r3, [r5, #0]
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d0c4      	beq.n	800804c <__sflush_r+0x34>
 80080c2:	2b1d      	cmp	r3, #29
 80080c4:	d001      	beq.n	80080ca <__sflush_r+0xb2>
 80080c6:	2b16      	cmp	r3, #22
 80080c8:	d101      	bne.n	80080ce <__sflush_r+0xb6>
 80080ca:	602f      	str	r7, [r5, #0]
 80080cc:	e7b1      	b.n	8008032 <__sflush_r+0x1a>
 80080ce:	89a3      	ldrh	r3, [r4, #12]
 80080d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80080d4:	81a3      	strh	r3, [r4, #12]
 80080d6:	e7ad      	b.n	8008034 <__sflush_r+0x1c>
 80080d8:	690f      	ldr	r7, [r1, #16]
 80080da:	2f00      	cmp	r7, #0
 80080dc:	d0a9      	beq.n	8008032 <__sflush_r+0x1a>
 80080de:	0793      	lsls	r3, r2, #30
 80080e0:	680e      	ldr	r6, [r1, #0]
 80080e2:	bf08      	it	eq
 80080e4:	694b      	ldreq	r3, [r1, #20]
 80080e6:	600f      	str	r7, [r1, #0]
 80080e8:	bf18      	it	ne
 80080ea:	2300      	movne	r3, #0
 80080ec:	eba6 0807 	sub.w	r8, r6, r7
 80080f0:	608b      	str	r3, [r1, #8]
 80080f2:	f1b8 0f00 	cmp.w	r8, #0
 80080f6:	dd9c      	ble.n	8008032 <__sflush_r+0x1a>
 80080f8:	6a21      	ldr	r1, [r4, #32]
 80080fa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80080fc:	4643      	mov	r3, r8
 80080fe:	463a      	mov	r2, r7
 8008100:	4628      	mov	r0, r5
 8008102:	47b0      	blx	r6
 8008104:	2800      	cmp	r0, #0
 8008106:	dc06      	bgt.n	8008116 <__sflush_r+0xfe>
 8008108:	89a3      	ldrh	r3, [r4, #12]
 800810a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800810e:	81a3      	strh	r3, [r4, #12]
 8008110:	f04f 30ff 	mov.w	r0, #4294967295
 8008114:	e78e      	b.n	8008034 <__sflush_r+0x1c>
 8008116:	4407      	add	r7, r0
 8008118:	eba8 0800 	sub.w	r8, r8, r0
 800811c:	e7e9      	b.n	80080f2 <__sflush_r+0xda>
 800811e:	bf00      	nop
 8008120:	20400001 	.word	0x20400001

08008124 <_fflush_r>:
 8008124:	b538      	push	{r3, r4, r5, lr}
 8008126:	690b      	ldr	r3, [r1, #16]
 8008128:	4605      	mov	r5, r0
 800812a:	460c      	mov	r4, r1
 800812c:	b913      	cbnz	r3, 8008134 <_fflush_r+0x10>
 800812e:	2500      	movs	r5, #0
 8008130:	4628      	mov	r0, r5
 8008132:	bd38      	pop	{r3, r4, r5, pc}
 8008134:	b118      	cbz	r0, 800813e <_fflush_r+0x1a>
 8008136:	6983      	ldr	r3, [r0, #24]
 8008138:	b90b      	cbnz	r3, 800813e <_fflush_r+0x1a>
 800813a:	f000 f887 	bl	800824c <__sinit>
 800813e:	4b14      	ldr	r3, [pc, #80]	; (8008190 <_fflush_r+0x6c>)
 8008140:	429c      	cmp	r4, r3
 8008142:	d11b      	bne.n	800817c <_fflush_r+0x58>
 8008144:	686c      	ldr	r4, [r5, #4]
 8008146:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800814a:	2b00      	cmp	r3, #0
 800814c:	d0ef      	beq.n	800812e <_fflush_r+0xa>
 800814e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008150:	07d0      	lsls	r0, r2, #31
 8008152:	d404      	bmi.n	800815e <_fflush_r+0x3a>
 8008154:	0599      	lsls	r1, r3, #22
 8008156:	d402      	bmi.n	800815e <_fflush_r+0x3a>
 8008158:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800815a:	f000 f915 	bl	8008388 <__retarget_lock_acquire_recursive>
 800815e:	4628      	mov	r0, r5
 8008160:	4621      	mov	r1, r4
 8008162:	f7ff ff59 	bl	8008018 <__sflush_r>
 8008166:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008168:	07da      	lsls	r2, r3, #31
 800816a:	4605      	mov	r5, r0
 800816c:	d4e0      	bmi.n	8008130 <_fflush_r+0xc>
 800816e:	89a3      	ldrh	r3, [r4, #12]
 8008170:	059b      	lsls	r3, r3, #22
 8008172:	d4dd      	bmi.n	8008130 <_fflush_r+0xc>
 8008174:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008176:	f000 f908 	bl	800838a <__retarget_lock_release_recursive>
 800817a:	e7d9      	b.n	8008130 <_fflush_r+0xc>
 800817c:	4b05      	ldr	r3, [pc, #20]	; (8008194 <_fflush_r+0x70>)
 800817e:	429c      	cmp	r4, r3
 8008180:	d101      	bne.n	8008186 <_fflush_r+0x62>
 8008182:	68ac      	ldr	r4, [r5, #8]
 8008184:	e7df      	b.n	8008146 <_fflush_r+0x22>
 8008186:	4b04      	ldr	r3, [pc, #16]	; (8008198 <_fflush_r+0x74>)
 8008188:	429c      	cmp	r4, r3
 800818a:	bf08      	it	eq
 800818c:	68ec      	ldreq	r4, [r5, #12]
 800818e:	e7da      	b.n	8008146 <_fflush_r+0x22>
 8008190:	08008dfc 	.word	0x08008dfc
 8008194:	08008e1c 	.word	0x08008e1c
 8008198:	08008ddc 	.word	0x08008ddc

0800819c <std>:
 800819c:	2300      	movs	r3, #0
 800819e:	b510      	push	{r4, lr}
 80081a0:	4604      	mov	r4, r0
 80081a2:	e9c0 3300 	strd	r3, r3, [r0]
 80081a6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80081aa:	6083      	str	r3, [r0, #8]
 80081ac:	8181      	strh	r1, [r0, #12]
 80081ae:	6643      	str	r3, [r0, #100]	; 0x64
 80081b0:	81c2      	strh	r2, [r0, #14]
 80081b2:	6183      	str	r3, [r0, #24]
 80081b4:	4619      	mov	r1, r3
 80081b6:	2208      	movs	r2, #8
 80081b8:	305c      	adds	r0, #92	; 0x5c
 80081ba:	f7fd fb5b 	bl	8005874 <memset>
 80081be:	4b05      	ldr	r3, [pc, #20]	; (80081d4 <std+0x38>)
 80081c0:	6263      	str	r3, [r4, #36]	; 0x24
 80081c2:	4b05      	ldr	r3, [pc, #20]	; (80081d8 <std+0x3c>)
 80081c4:	62a3      	str	r3, [r4, #40]	; 0x28
 80081c6:	4b05      	ldr	r3, [pc, #20]	; (80081dc <std+0x40>)
 80081c8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80081ca:	4b05      	ldr	r3, [pc, #20]	; (80081e0 <std+0x44>)
 80081cc:	6224      	str	r4, [r4, #32]
 80081ce:	6323      	str	r3, [r4, #48]	; 0x30
 80081d0:	bd10      	pop	{r4, pc}
 80081d2:	bf00      	nop
 80081d4:	080084f1 	.word	0x080084f1
 80081d8:	08008513 	.word	0x08008513
 80081dc:	0800854b 	.word	0x0800854b
 80081e0:	0800856f 	.word	0x0800856f

080081e4 <_cleanup_r>:
 80081e4:	4901      	ldr	r1, [pc, #4]	; (80081ec <_cleanup_r+0x8>)
 80081e6:	f000 b8af 	b.w	8008348 <_fwalk_reent>
 80081ea:	bf00      	nop
 80081ec:	08008125 	.word	0x08008125

080081f0 <__sfmoreglue>:
 80081f0:	b570      	push	{r4, r5, r6, lr}
 80081f2:	2268      	movs	r2, #104	; 0x68
 80081f4:	1e4d      	subs	r5, r1, #1
 80081f6:	4355      	muls	r5, r2
 80081f8:	460e      	mov	r6, r1
 80081fa:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80081fe:	f7ff fa65 	bl	80076cc <_malloc_r>
 8008202:	4604      	mov	r4, r0
 8008204:	b140      	cbz	r0, 8008218 <__sfmoreglue+0x28>
 8008206:	2100      	movs	r1, #0
 8008208:	e9c0 1600 	strd	r1, r6, [r0]
 800820c:	300c      	adds	r0, #12
 800820e:	60a0      	str	r0, [r4, #8]
 8008210:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008214:	f7fd fb2e 	bl	8005874 <memset>
 8008218:	4620      	mov	r0, r4
 800821a:	bd70      	pop	{r4, r5, r6, pc}

0800821c <__sfp_lock_acquire>:
 800821c:	4801      	ldr	r0, [pc, #4]	; (8008224 <__sfp_lock_acquire+0x8>)
 800821e:	f000 b8b3 	b.w	8008388 <__retarget_lock_acquire_recursive>
 8008222:	bf00      	nop
 8008224:	20000511 	.word	0x20000511

08008228 <__sfp_lock_release>:
 8008228:	4801      	ldr	r0, [pc, #4]	; (8008230 <__sfp_lock_release+0x8>)
 800822a:	f000 b8ae 	b.w	800838a <__retarget_lock_release_recursive>
 800822e:	bf00      	nop
 8008230:	20000511 	.word	0x20000511

08008234 <__sinit_lock_acquire>:
 8008234:	4801      	ldr	r0, [pc, #4]	; (800823c <__sinit_lock_acquire+0x8>)
 8008236:	f000 b8a7 	b.w	8008388 <__retarget_lock_acquire_recursive>
 800823a:	bf00      	nop
 800823c:	20000512 	.word	0x20000512

08008240 <__sinit_lock_release>:
 8008240:	4801      	ldr	r0, [pc, #4]	; (8008248 <__sinit_lock_release+0x8>)
 8008242:	f000 b8a2 	b.w	800838a <__retarget_lock_release_recursive>
 8008246:	bf00      	nop
 8008248:	20000512 	.word	0x20000512

0800824c <__sinit>:
 800824c:	b510      	push	{r4, lr}
 800824e:	4604      	mov	r4, r0
 8008250:	f7ff fff0 	bl	8008234 <__sinit_lock_acquire>
 8008254:	69a3      	ldr	r3, [r4, #24]
 8008256:	b11b      	cbz	r3, 8008260 <__sinit+0x14>
 8008258:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800825c:	f7ff bff0 	b.w	8008240 <__sinit_lock_release>
 8008260:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008264:	6523      	str	r3, [r4, #80]	; 0x50
 8008266:	4b13      	ldr	r3, [pc, #76]	; (80082b4 <__sinit+0x68>)
 8008268:	4a13      	ldr	r2, [pc, #76]	; (80082b8 <__sinit+0x6c>)
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	62a2      	str	r2, [r4, #40]	; 0x28
 800826e:	42a3      	cmp	r3, r4
 8008270:	bf04      	itt	eq
 8008272:	2301      	moveq	r3, #1
 8008274:	61a3      	streq	r3, [r4, #24]
 8008276:	4620      	mov	r0, r4
 8008278:	f000 f820 	bl	80082bc <__sfp>
 800827c:	6060      	str	r0, [r4, #4]
 800827e:	4620      	mov	r0, r4
 8008280:	f000 f81c 	bl	80082bc <__sfp>
 8008284:	60a0      	str	r0, [r4, #8]
 8008286:	4620      	mov	r0, r4
 8008288:	f000 f818 	bl	80082bc <__sfp>
 800828c:	2200      	movs	r2, #0
 800828e:	60e0      	str	r0, [r4, #12]
 8008290:	2104      	movs	r1, #4
 8008292:	6860      	ldr	r0, [r4, #4]
 8008294:	f7ff ff82 	bl	800819c <std>
 8008298:	68a0      	ldr	r0, [r4, #8]
 800829a:	2201      	movs	r2, #1
 800829c:	2109      	movs	r1, #9
 800829e:	f7ff ff7d 	bl	800819c <std>
 80082a2:	68e0      	ldr	r0, [r4, #12]
 80082a4:	2202      	movs	r2, #2
 80082a6:	2112      	movs	r1, #18
 80082a8:	f7ff ff78 	bl	800819c <std>
 80082ac:	2301      	movs	r3, #1
 80082ae:	61a3      	str	r3, [r4, #24]
 80082b0:	e7d2      	b.n	8008258 <__sinit+0xc>
 80082b2:	bf00      	nop
 80082b4:	08008a60 	.word	0x08008a60
 80082b8:	080081e5 	.word	0x080081e5

080082bc <__sfp>:
 80082bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082be:	4607      	mov	r7, r0
 80082c0:	f7ff ffac 	bl	800821c <__sfp_lock_acquire>
 80082c4:	4b1e      	ldr	r3, [pc, #120]	; (8008340 <__sfp+0x84>)
 80082c6:	681e      	ldr	r6, [r3, #0]
 80082c8:	69b3      	ldr	r3, [r6, #24]
 80082ca:	b913      	cbnz	r3, 80082d2 <__sfp+0x16>
 80082cc:	4630      	mov	r0, r6
 80082ce:	f7ff ffbd 	bl	800824c <__sinit>
 80082d2:	3648      	adds	r6, #72	; 0x48
 80082d4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80082d8:	3b01      	subs	r3, #1
 80082da:	d503      	bpl.n	80082e4 <__sfp+0x28>
 80082dc:	6833      	ldr	r3, [r6, #0]
 80082de:	b30b      	cbz	r3, 8008324 <__sfp+0x68>
 80082e0:	6836      	ldr	r6, [r6, #0]
 80082e2:	e7f7      	b.n	80082d4 <__sfp+0x18>
 80082e4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80082e8:	b9d5      	cbnz	r5, 8008320 <__sfp+0x64>
 80082ea:	4b16      	ldr	r3, [pc, #88]	; (8008344 <__sfp+0x88>)
 80082ec:	60e3      	str	r3, [r4, #12]
 80082ee:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80082f2:	6665      	str	r5, [r4, #100]	; 0x64
 80082f4:	f000 f847 	bl	8008386 <__retarget_lock_init_recursive>
 80082f8:	f7ff ff96 	bl	8008228 <__sfp_lock_release>
 80082fc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008300:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008304:	6025      	str	r5, [r4, #0]
 8008306:	61a5      	str	r5, [r4, #24]
 8008308:	2208      	movs	r2, #8
 800830a:	4629      	mov	r1, r5
 800830c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008310:	f7fd fab0 	bl	8005874 <memset>
 8008314:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008318:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800831c:	4620      	mov	r0, r4
 800831e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008320:	3468      	adds	r4, #104	; 0x68
 8008322:	e7d9      	b.n	80082d8 <__sfp+0x1c>
 8008324:	2104      	movs	r1, #4
 8008326:	4638      	mov	r0, r7
 8008328:	f7ff ff62 	bl	80081f0 <__sfmoreglue>
 800832c:	4604      	mov	r4, r0
 800832e:	6030      	str	r0, [r6, #0]
 8008330:	2800      	cmp	r0, #0
 8008332:	d1d5      	bne.n	80082e0 <__sfp+0x24>
 8008334:	f7ff ff78 	bl	8008228 <__sfp_lock_release>
 8008338:	230c      	movs	r3, #12
 800833a:	603b      	str	r3, [r7, #0]
 800833c:	e7ee      	b.n	800831c <__sfp+0x60>
 800833e:	bf00      	nop
 8008340:	08008a60 	.word	0x08008a60
 8008344:	ffff0001 	.word	0xffff0001

08008348 <_fwalk_reent>:
 8008348:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800834c:	4606      	mov	r6, r0
 800834e:	4688      	mov	r8, r1
 8008350:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008354:	2700      	movs	r7, #0
 8008356:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800835a:	f1b9 0901 	subs.w	r9, r9, #1
 800835e:	d505      	bpl.n	800836c <_fwalk_reent+0x24>
 8008360:	6824      	ldr	r4, [r4, #0]
 8008362:	2c00      	cmp	r4, #0
 8008364:	d1f7      	bne.n	8008356 <_fwalk_reent+0xe>
 8008366:	4638      	mov	r0, r7
 8008368:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800836c:	89ab      	ldrh	r3, [r5, #12]
 800836e:	2b01      	cmp	r3, #1
 8008370:	d907      	bls.n	8008382 <_fwalk_reent+0x3a>
 8008372:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008376:	3301      	adds	r3, #1
 8008378:	d003      	beq.n	8008382 <_fwalk_reent+0x3a>
 800837a:	4629      	mov	r1, r5
 800837c:	4630      	mov	r0, r6
 800837e:	47c0      	blx	r8
 8008380:	4307      	orrs	r7, r0
 8008382:	3568      	adds	r5, #104	; 0x68
 8008384:	e7e9      	b.n	800835a <_fwalk_reent+0x12>

08008386 <__retarget_lock_init_recursive>:
 8008386:	4770      	bx	lr

08008388 <__retarget_lock_acquire_recursive>:
 8008388:	4770      	bx	lr

0800838a <__retarget_lock_release_recursive>:
 800838a:	4770      	bx	lr

0800838c <__swhatbuf_r>:
 800838c:	b570      	push	{r4, r5, r6, lr}
 800838e:	460e      	mov	r6, r1
 8008390:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008394:	2900      	cmp	r1, #0
 8008396:	b096      	sub	sp, #88	; 0x58
 8008398:	4614      	mov	r4, r2
 800839a:	461d      	mov	r5, r3
 800839c:	da08      	bge.n	80083b0 <__swhatbuf_r+0x24>
 800839e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80083a2:	2200      	movs	r2, #0
 80083a4:	602a      	str	r2, [r5, #0]
 80083a6:	061a      	lsls	r2, r3, #24
 80083a8:	d410      	bmi.n	80083cc <__swhatbuf_r+0x40>
 80083aa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80083ae:	e00e      	b.n	80083ce <__swhatbuf_r+0x42>
 80083b0:	466a      	mov	r2, sp
 80083b2:	f000 f903 	bl	80085bc <_fstat_r>
 80083b6:	2800      	cmp	r0, #0
 80083b8:	dbf1      	blt.n	800839e <__swhatbuf_r+0x12>
 80083ba:	9a01      	ldr	r2, [sp, #4]
 80083bc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80083c0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80083c4:	425a      	negs	r2, r3
 80083c6:	415a      	adcs	r2, r3
 80083c8:	602a      	str	r2, [r5, #0]
 80083ca:	e7ee      	b.n	80083aa <__swhatbuf_r+0x1e>
 80083cc:	2340      	movs	r3, #64	; 0x40
 80083ce:	2000      	movs	r0, #0
 80083d0:	6023      	str	r3, [r4, #0]
 80083d2:	b016      	add	sp, #88	; 0x58
 80083d4:	bd70      	pop	{r4, r5, r6, pc}
	...

080083d8 <__smakebuf_r>:
 80083d8:	898b      	ldrh	r3, [r1, #12]
 80083da:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80083dc:	079d      	lsls	r5, r3, #30
 80083de:	4606      	mov	r6, r0
 80083e0:	460c      	mov	r4, r1
 80083e2:	d507      	bpl.n	80083f4 <__smakebuf_r+0x1c>
 80083e4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80083e8:	6023      	str	r3, [r4, #0]
 80083ea:	6123      	str	r3, [r4, #16]
 80083ec:	2301      	movs	r3, #1
 80083ee:	6163      	str	r3, [r4, #20]
 80083f0:	b002      	add	sp, #8
 80083f2:	bd70      	pop	{r4, r5, r6, pc}
 80083f4:	ab01      	add	r3, sp, #4
 80083f6:	466a      	mov	r2, sp
 80083f8:	f7ff ffc8 	bl	800838c <__swhatbuf_r>
 80083fc:	9900      	ldr	r1, [sp, #0]
 80083fe:	4605      	mov	r5, r0
 8008400:	4630      	mov	r0, r6
 8008402:	f7ff f963 	bl	80076cc <_malloc_r>
 8008406:	b948      	cbnz	r0, 800841c <__smakebuf_r+0x44>
 8008408:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800840c:	059a      	lsls	r2, r3, #22
 800840e:	d4ef      	bmi.n	80083f0 <__smakebuf_r+0x18>
 8008410:	f023 0303 	bic.w	r3, r3, #3
 8008414:	f043 0302 	orr.w	r3, r3, #2
 8008418:	81a3      	strh	r3, [r4, #12]
 800841a:	e7e3      	b.n	80083e4 <__smakebuf_r+0xc>
 800841c:	4b0d      	ldr	r3, [pc, #52]	; (8008454 <__smakebuf_r+0x7c>)
 800841e:	62b3      	str	r3, [r6, #40]	; 0x28
 8008420:	89a3      	ldrh	r3, [r4, #12]
 8008422:	6020      	str	r0, [r4, #0]
 8008424:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008428:	81a3      	strh	r3, [r4, #12]
 800842a:	9b00      	ldr	r3, [sp, #0]
 800842c:	6163      	str	r3, [r4, #20]
 800842e:	9b01      	ldr	r3, [sp, #4]
 8008430:	6120      	str	r0, [r4, #16]
 8008432:	b15b      	cbz	r3, 800844c <__smakebuf_r+0x74>
 8008434:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008438:	4630      	mov	r0, r6
 800843a:	f000 f8d1 	bl	80085e0 <_isatty_r>
 800843e:	b128      	cbz	r0, 800844c <__smakebuf_r+0x74>
 8008440:	89a3      	ldrh	r3, [r4, #12]
 8008442:	f023 0303 	bic.w	r3, r3, #3
 8008446:	f043 0301 	orr.w	r3, r3, #1
 800844a:	81a3      	strh	r3, [r4, #12]
 800844c:	89a0      	ldrh	r0, [r4, #12]
 800844e:	4305      	orrs	r5, r0
 8008450:	81a5      	strh	r5, [r4, #12]
 8008452:	e7cd      	b.n	80083f0 <__smakebuf_r+0x18>
 8008454:	080081e5 	.word	0x080081e5

08008458 <_malloc_usable_size_r>:
 8008458:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800845c:	1f18      	subs	r0, r3, #4
 800845e:	2b00      	cmp	r3, #0
 8008460:	bfbc      	itt	lt
 8008462:	580b      	ldrlt	r3, [r1, r0]
 8008464:	18c0      	addlt	r0, r0, r3
 8008466:	4770      	bx	lr

08008468 <_raise_r>:
 8008468:	291f      	cmp	r1, #31
 800846a:	b538      	push	{r3, r4, r5, lr}
 800846c:	4604      	mov	r4, r0
 800846e:	460d      	mov	r5, r1
 8008470:	d904      	bls.n	800847c <_raise_r+0x14>
 8008472:	2316      	movs	r3, #22
 8008474:	6003      	str	r3, [r0, #0]
 8008476:	f04f 30ff 	mov.w	r0, #4294967295
 800847a:	bd38      	pop	{r3, r4, r5, pc}
 800847c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800847e:	b112      	cbz	r2, 8008486 <_raise_r+0x1e>
 8008480:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008484:	b94b      	cbnz	r3, 800849a <_raise_r+0x32>
 8008486:	4620      	mov	r0, r4
 8008488:	f000 f830 	bl	80084ec <_getpid_r>
 800848c:	462a      	mov	r2, r5
 800848e:	4601      	mov	r1, r0
 8008490:	4620      	mov	r0, r4
 8008492:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008496:	f000 b817 	b.w	80084c8 <_kill_r>
 800849a:	2b01      	cmp	r3, #1
 800849c:	d00a      	beq.n	80084b4 <_raise_r+0x4c>
 800849e:	1c59      	adds	r1, r3, #1
 80084a0:	d103      	bne.n	80084aa <_raise_r+0x42>
 80084a2:	2316      	movs	r3, #22
 80084a4:	6003      	str	r3, [r0, #0]
 80084a6:	2001      	movs	r0, #1
 80084a8:	e7e7      	b.n	800847a <_raise_r+0x12>
 80084aa:	2400      	movs	r4, #0
 80084ac:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80084b0:	4628      	mov	r0, r5
 80084b2:	4798      	blx	r3
 80084b4:	2000      	movs	r0, #0
 80084b6:	e7e0      	b.n	800847a <_raise_r+0x12>

080084b8 <raise>:
 80084b8:	4b02      	ldr	r3, [pc, #8]	; (80084c4 <raise+0xc>)
 80084ba:	4601      	mov	r1, r0
 80084bc:	6818      	ldr	r0, [r3, #0]
 80084be:	f7ff bfd3 	b.w	8008468 <_raise_r>
 80084c2:	bf00      	nop
 80084c4:	20000014 	.word	0x20000014

080084c8 <_kill_r>:
 80084c8:	b538      	push	{r3, r4, r5, lr}
 80084ca:	4d07      	ldr	r5, [pc, #28]	; (80084e8 <_kill_r+0x20>)
 80084cc:	2300      	movs	r3, #0
 80084ce:	4604      	mov	r4, r0
 80084d0:	4608      	mov	r0, r1
 80084d2:	4611      	mov	r1, r2
 80084d4:	602b      	str	r3, [r5, #0]
 80084d6:	f7f9 fe8b 	bl	80021f0 <_kill>
 80084da:	1c43      	adds	r3, r0, #1
 80084dc:	d102      	bne.n	80084e4 <_kill_r+0x1c>
 80084de:	682b      	ldr	r3, [r5, #0]
 80084e0:	b103      	cbz	r3, 80084e4 <_kill_r+0x1c>
 80084e2:	6023      	str	r3, [r4, #0]
 80084e4:	bd38      	pop	{r3, r4, r5, pc}
 80084e6:	bf00      	nop
 80084e8:	2000050c 	.word	0x2000050c

080084ec <_getpid_r>:
 80084ec:	f7f9 be78 	b.w	80021e0 <_getpid>

080084f0 <__sread>:
 80084f0:	b510      	push	{r4, lr}
 80084f2:	460c      	mov	r4, r1
 80084f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80084f8:	f000 f894 	bl	8008624 <_read_r>
 80084fc:	2800      	cmp	r0, #0
 80084fe:	bfab      	itete	ge
 8008500:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008502:	89a3      	ldrhlt	r3, [r4, #12]
 8008504:	181b      	addge	r3, r3, r0
 8008506:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800850a:	bfac      	ite	ge
 800850c:	6563      	strge	r3, [r4, #84]	; 0x54
 800850e:	81a3      	strhlt	r3, [r4, #12]
 8008510:	bd10      	pop	{r4, pc}

08008512 <__swrite>:
 8008512:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008516:	461f      	mov	r7, r3
 8008518:	898b      	ldrh	r3, [r1, #12]
 800851a:	05db      	lsls	r3, r3, #23
 800851c:	4605      	mov	r5, r0
 800851e:	460c      	mov	r4, r1
 8008520:	4616      	mov	r6, r2
 8008522:	d505      	bpl.n	8008530 <__swrite+0x1e>
 8008524:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008528:	2302      	movs	r3, #2
 800852a:	2200      	movs	r2, #0
 800852c:	f000 f868 	bl	8008600 <_lseek_r>
 8008530:	89a3      	ldrh	r3, [r4, #12]
 8008532:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008536:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800853a:	81a3      	strh	r3, [r4, #12]
 800853c:	4632      	mov	r2, r6
 800853e:	463b      	mov	r3, r7
 8008540:	4628      	mov	r0, r5
 8008542:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008546:	f000 b817 	b.w	8008578 <_write_r>

0800854a <__sseek>:
 800854a:	b510      	push	{r4, lr}
 800854c:	460c      	mov	r4, r1
 800854e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008552:	f000 f855 	bl	8008600 <_lseek_r>
 8008556:	1c43      	adds	r3, r0, #1
 8008558:	89a3      	ldrh	r3, [r4, #12]
 800855a:	bf15      	itete	ne
 800855c:	6560      	strne	r0, [r4, #84]	; 0x54
 800855e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008562:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008566:	81a3      	strheq	r3, [r4, #12]
 8008568:	bf18      	it	ne
 800856a:	81a3      	strhne	r3, [r4, #12]
 800856c:	bd10      	pop	{r4, pc}

0800856e <__sclose>:
 800856e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008572:	f000 b813 	b.w	800859c <_close_r>
	...

08008578 <_write_r>:
 8008578:	b538      	push	{r3, r4, r5, lr}
 800857a:	4d07      	ldr	r5, [pc, #28]	; (8008598 <_write_r+0x20>)
 800857c:	4604      	mov	r4, r0
 800857e:	4608      	mov	r0, r1
 8008580:	4611      	mov	r1, r2
 8008582:	2200      	movs	r2, #0
 8008584:	602a      	str	r2, [r5, #0]
 8008586:	461a      	mov	r2, r3
 8008588:	f7f9 fe69 	bl	800225e <_write>
 800858c:	1c43      	adds	r3, r0, #1
 800858e:	d102      	bne.n	8008596 <_write_r+0x1e>
 8008590:	682b      	ldr	r3, [r5, #0]
 8008592:	b103      	cbz	r3, 8008596 <_write_r+0x1e>
 8008594:	6023      	str	r3, [r4, #0]
 8008596:	bd38      	pop	{r3, r4, r5, pc}
 8008598:	2000050c 	.word	0x2000050c

0800859c <_close_r>:
 800859c:	b538      	push	{r3, r4, r5, lr}
 800859e:	4d06      	ldr	r5, [pc, #24]	; (80085b8 <_close_r+0x1c>)
 80085a0:	2300      	movs	r3, #0
 80085a2:	4604      	mov	r4, r0
 80085a4:	4608      	mov	r0, r1
 80085a6:	602b      	str	r3, [r5, #0]
 80085a8:	f7f9 fe75 	bl	8002296 <_close>
 80085ac:	1c43      	adds	r3, r0, #1
 80085ae:	d102      	bne.n	80085b6 <_close_r+0x1a>
 80085b0:	682b      	ldr	r3, [r5, #0]
 80085b2:	b103      	cbz	r3, 80085b6 <_close_r+0x1a>
 80085b4:	6023      	str	r3, [r4, #0]
 80085b6:	bd38      	pop	{r3, r4, r5, pc}
 80085b8:	2000050c 	.word	0x2000050c

080085bc <_fstat_r>:
 80085bc:	b538      	push	{r3, r4, r5, lr}
 80085be:	4d07      	ldr	r5, [pc, #28]	; (80085dc <_fstat_r+0x20>)
 80085c0:	2300      	movs	r3, #0
 80085c2:	4604      	mov	r4, r0
 80085c4:	4608      	mov	r0, r1
 80085c6:	4611      	mov	r1, r2
 80085c8:	602b      	str	r3, [r5, #0]
 80085ca:	f7f9 fe70 	bl	80022ae <_fstat>
 80085ce:	1c43      	adds	r3, r0, #1
 80085d0:	d102      	bne.n	80085d8 <_fstat_r+0x1c>
 80085d2:	682b      	ldr	r3, [r5, #0]
 80085d4:	b103      	cbz	r3, 80085d8 <_fstat_r+0x1c>
 80085d6:	6023      	str	r3, [r4, #0]
 80085d8:	bd38      	pop	{r3, r4, r5, pc}
 80085da:	bf00      	nop
 80085dc:	2000050c 	.word	0x2000050c

080085e0 <_isatty_r>:
 80085e0:	b538      	push	{r3, r4, r5, lr}
 80085e2:	4d06      	ldr	r5, [pc, #24]	; (80085fc <_isatty_r+0x1c>)
 80085e4:	2300      	movs	r3, #0
 80085e6:	4604      	mov	r4, r0
 80085e8:	4608      	mov	r0, r1
 80085ea:	602b      	str	r3, [r5, #0]
 80085ec:	f7f9 fe6f 	bl	80022ce <_isatty>
 80085f0:	1c43      	adds	r3, r0, #1
 80085f2:	d102      	bne.n	80085fa <_isatty_r+0x1a>
 80085f4:	682b      	ldr	r3, [r5, #0]
 80085f6:	b103      	cbz	r3, 80085fa <_isatty_r+0x1a>
 80085f8:	6023      	str	r3, [r4, #0]
 80085fa:	bd38      	pop	{r3, r4, r5, pc}
 80085fc:	2000050c 	.word	0x2000050c

08008600 <_lseek_r>:
 8008600:	b538      	push	{r3, r4, r5, lr}
 8008602:	4d07      	ldr	r5, [pc, #28]	; (8008620 <_lseek_r+0x20>)
 8008604:	4604      	mov	r4, r0
 8008606:	4608      	mov	r0, r1
 8008608:	4611      	mov	r1, r2
 800860a:	2200      	movs	r2, #0
 800860c:	602a      	str	r2, [r5, #0]
 800860e:	461a      	mov	r2, r3
 8008610:	f7f9 fe68 	bl	80022e4 <_lseek>
 8008614:	1c43      	adds	r3, r0, #1
 8008616:	d102      	bne.n	800861e <_lseek_r+0x1e>
 8008618:	682b      	ldr	r3, [r5, #0]
 800861a:	b103      	cbz	r3, 800861e <_lseek_r+0x1e>
 800861c:	6023      	str	r3, [r4, #0]
 800861e:	bd38      	pop	{r3, r4, r5, pc}
 8008620:	2000050c 	.word	0x2000050c

08008624 <_read_r>:
 8008624:	b538      	push	{r3, r4, r5, lr}
 8008626:	4d07      	ldr	r5, [pc, #28]	; (8008644 <_read_r+0x20>)
 8008628:	4604      	mov	r4, r0
 800862a:	4608      	mov	r0, r1
 800862c:	4611      	mov	r1, r2
 800862e:	2200      	movs	r2, #0
 8008630:	602a      	str	r2, [r5, #0]
 8008632:	461a      	mov	r2, r3
 8008634:	f7f9 fdf6 	bl	8002224 <_read>
 8008638:	1c43      	adds	r3, r0, #1
 800863a:	d102      	bne.n	8008642 <_read_r+0x1e>
 800863c:	682b      	ldr	r3, [r5, #0]
 800863e:	b103      	cbz	r3, 8008642 <_read_r+0x1e>
 8008640:	6023      	str	r3, [r4, #0]
 8008642:	bd38      	pop	{r3, r4, r5, pc}
 8008644:	2000050c 	.word	0x2000050c

08008648 <_init>:
 8008648:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800864a:	bf00      	nop
 800864c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800864e:	bc08      	pop	{r3}
 8008650:	469e      	mov	lr, r3
 8008652:	4770      	bx	lr

08008654 <_fini>:
 8008654:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008656:	bf00      	nop
 8008658:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800865a:	bc08      	pop	{r3}
 800865c:	469e      	mov	lr, r3
 800865e:	4770      	bx	lr
