// simple D flip flop

module reg_d (

	clk, inA, Y

);

input clk;
input wire inA;

output wire Y;

reg Y_ff;

assign Y = Y_ff;


always @(posedge clk) begin

	Y_ff <= inA;

end


endmodule	



