Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 17:16:32 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -file postPlace.timing.rpt
| Design       : diffeq_paj_convert
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.495ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[11]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk rise@7.500ns - clk rise@0.000ns)
  Data Path Delay:        7.574ns  (logic 4.934ns (65.144%)  route 2.640ns (34.856%))
  Logic Levels:           23  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns = ( 9.717 - 7.500 ) 
    Source Clock Delay      (SCD):    2.767ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.820ns (routing 0.779ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.618ns (routing 0.711ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.561    clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.561 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     0.880    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.947 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=248, estimated)      1.820     2.767    temp__0/temp/CLK
    DSP48E2_X7Y64                                                     r  temp__0/temp/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y64        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[11])
                                                      0.207     2.974 r  temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     2.974    temp__0/temp/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X7Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[11]_A2A1[11])
                                                      0.097     3.071 r  temp__0/temp/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     3.071    temp__0/temp/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X7Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[11]_U[19])
                                                      0.650     3.721 f  temp__0/temp/DSP_MULTIPLIER_INST/U[19]
                         net (fo=1, routed)           0.000     3.721    temp__0/temp/DSP_MULTIPLIER.U<19>
    DSP48E2_X7Y64        DSP_M_DATA (Prop_DSP_M_DATA_U[19]_U_DATA[19])
                                                      0.058     3.779 r  temp__0/temp/DSP_M_DATA_INST/U_DATA[19]
                         net (fo=1, routed)           0.000     3.779    temp__0/temp/DSP_M_DATA.U_DATA<19>
    DSP48E2_X7Y64        DSP_ALU (Prop_DSP_ALU_U_DATA[19]_ALU_OUT[19])
                                                      0.557     4.336 f  temp__0/temp/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     4.336    temp__0/temp/DSP_ALU.ALU_OUT<19>
    DSP48E2_X7Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[19]_PCOUT[19])
                                                      0.071     4.407 r  temp__0/temp/DSP_OUTPUT_INST/PCOUT[19]
                         net (fo=1, estimated)        0.002     4.409    temp__1/temp/PCIN[19]
    DSP48E2_X7Y65        DSP_ALU (Prop_DSP_ALU_PCIN[19]_ALU_OUT[3])
                                                      0.492     4.901 f  temp__1/temp/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     4.901    temp__1/temp/DSP_ALU.ALU_OUT<3>
    DSP48E2_X7Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[3]_P[3])
                                                      0.110     5.011 r  temp__1/temp/DSP_OUTPUT_INST/P[3]
                         net (fo=2, estimated)        0.550     5.561    n_102_temp__1/temp
    SLICE_X48Y164        CARRY8 (Prop_CARRY8_DI[4]_O[7])
                                                      0.225     5.786 r  u_var2_i_22__0/O[7]
                         net (fo=6, estimated)        0.472     6.258    in[23]
    SLICE_X48Y162        LUT2 (Prop_LUT2_I1_O)        0.037     6.295 r  u_var2_i_31/O
                         net (fo=1, routed)           0.000     6.295    n_0_u_var2_i_31
    SLICE_X48Y162        CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     6.473 r  u_var2_i_3/CO[7]
                         net (fo=1, estimated)        0.000     6.473    n_0_u_var2_i_3
    SLICE_X48Y163        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     6.578 f  u_var2_i_2__0/O[0]
                         net (fo=1, estimated)        0.354     6.932    u_var2/u_var2/B[7]
    DSP48E2_X7Y67        DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[7]_B2_DATA[7])
                                                      0.175     7.107 r  u_var2/u_var2/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     7.107    u_var2/u_var2/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X7Y67        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[7]_B2B1[7])
                                                      0.066     7.173 r  u_var2/u_var2/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     7.173    u_var2/u_var2/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X7Y67        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[7]_V[6])
                                                      0.454     7.627 f  u_var2/u_var2/DSP_MULTIPLIER_INST/V[6]
                         net (fo=1, routed)           0.000     7.627    u_var2/u_var2/DSP_MULTIPLIER.V<6>
    DSP48E2_X7Y67        DSP_M_DATA (Prop_DSP_M_DATA_V[6]_V_DATA[6])
                                                      0.100     7.727 r  u_var2/u_var2/DSP_M_DATA_INST/V_DATA[6]
                         net (fo=1, routed)           0.000     7.727    u_var2/u_var2/DSP_M_DATA.V_DATA<6>
    DSP48E2_X7Y67        DSP_ALU (Prop_DSP_ALU_V_DATA[6]_ALU_OUT[6])
                                                      0.537     8.264 f  u_var2/u_var2/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     8.264    u_var2/u_var2/DSP_ALU.ALU_OUT<6>
    DSP48E2_X7Y67        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[6]_P[6])
                                                      0.071     8.335 r  u_var2/u_var2/DSP_OUTPUT_INST/P[6]
                         net (fo=1, estimated)        0.397     8.732    n_99_u_var2/u_var2
    SLICE_X46Y163        LUT2 (Prop_LUT2_I1_O)        0.035     8.767 r  u_var[31]_i_38/O
                         net (fo=1, routed)           0.000     8.767    n_0_u_var[31]_i_38
    SLICE_X46Y163        CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     8.945 r  u_var_reg[31]_i_20/CO[7]
                         net (fo=1, estimated)        0.000     8.945    n_0_u_var_reg[31]_i_20
    SLICE_X46Y164        CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.134     9.079 f  u_var_reg[31]_i_18/O[1]
                         net (fo=3, estimated)        0.163     9.242    n_14_u_var_reg[31]_i_18
    SLICE_X44Y164        LUT3 (Prop_LUT3_I0_O)        0.132     9.374 r  u_var[31]_i_7/O
                         net (fo=1, estimated)        0.214     9.588    n_0_u_var[31]_i_7
    SLICE_X44Y163        CARRY8 (Prop_CARRY8_DI[2]_O[4])
                                                      0.230     9.818 r  u_var_reg[31]_i_2/O[4]
                         net (fo=1, estimated)        0.174     9.992    u_var0[28]
    SLICE_X44Y165        LUT3 (Prop_LUT3_I0_O)        0.035    10.027 r  u_var[28]_i_1/O
                         net (fo=2, estimated)        0.314    10.341    temp/temp/B[11]
    DSP48E2_X6Y66        DSP_A_B_DATA                                 r  temp/temp/DSP_A_B_DATA_INST/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.500     7.500 r  
    G9                                                0.000     7.500 r  clk
                         net (fo=0)                   0.000     7.500    clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     7.718 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     7.745    clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     7.745 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.295     8.040    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     8.099 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=248, estimated)      1.618     9.717    temp/temp/CLK
    DSP48E2_X6Y66                                                     r  temp/temp/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.457    10.174    
                         clock uncertainty           -0.035    10.139    
    DSP48E2_X6Y66        DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[11])
                                                     -0.293     9.846    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.846    
                         arrival time                         -10.341    
  -------------------------------------------------------------------
                         slack                                 -0.495    




