{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620523258210 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620523258215 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 08 18:20:58 2021 " "Processing started: Sat May 08 18:20:58 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620523258215 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523258215 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sdram_tester -c sdram_tester " "Command: quartus_map --read_settings_files=on --write_settings_files=off sdram_tester -c sdram_tester" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523258215 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1620523258635 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620523258635 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "system.qsys " "Elaborating Platform Designer system entity \"system.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523265524 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:21:08 Progress: Loading qsys/system.qsys " "2021.05.08.18:21:08 Progress: Loading qsys/system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523268187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:21:08 Progress: Reading input file " "2021.05.08.18:21:08 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523268627 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:21:08 Progress: Adding altpll_0 \[altpll 18.1\] " "2021.05.08.18:21:08 Progress: Adding altpll_0 \[altpll 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523268691 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:21:09 Progress: Parameterizing module altpll_0 " "2021.05.08.18:21:09 Progress: Parameterizing module altpll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523269596 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:21:09 Progress: Adding bridge_0 \[altera_up_external_bus_to_avalon_bridge 18.0\] " "2021.05.08.18:21:09 Progress: Adding bridge_0 \[altera_up_external_bus_to_avalon_bridge 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523269599 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:21:09 Progress: Parameterizing module bridge_0 " "2021.05.08.18:21:09 Progress: Parameterizing module bridge_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523269619 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:21:09 Progress: Adding clk_0 \[clock_source 18.1\] " "2021.05.08.18:21:09 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523269620 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:21:09 Progress: Parameterizing module clk_0 " "2021.05.08.18:21:09 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523269721 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:21:09 Progress: Adding clock_bridge \[altera_clock_bridge 18.1\] " "2021.05.08.18:21:09 Progress: Adding clock_bridge \[altera_clock_bridge 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523269721 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:21:09 Progress: Parameterizing module clock_bridge " "2021.05.08.18:21:09 Progress: Parameterizing module clock_bridge" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523269734 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:21:09 Progress: Adding framecount \[altera_avalon_pio 18.1\] " "2021.05.08.18:21:09 Progress: Adding framecount \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523269734 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:21:09 Progress: Parameterizing module framecount " "2021.05.08.18:21:09 Progress: Parameterizing module framecount" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523269752 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:21:09 Progress: Adding imagecount \[altera_avalon_pio 18.1\] " "2021.05.08.18:21:09 Progress: Adding imagecount \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523269754 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:21:09 Progress: Parameterizing module imagecount " "2021.05.08.18:21:09 Progress: Parameterizing module imagecount" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523269754 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:21:09 Progress: Adding jtag_master \[altera_jtag_avalon_master 18.1\] " "2021.05.08.18:21:09 Progress: Adding jtag_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523269755 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:21:09 Progress: Parameterizing module jtag_master " "2021.05.08.18:21:09 Progress: Parameterizing module jtag_master" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523269768 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:21:09 Progress: Adding sdram_controller \[altera_avalon_new_sdram_controller 18.1\] " "2021.05.08.18:21:09 Progress: Adding sdram_controller \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523269769 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:21:09 Progress: Parameterizing module sdram_controller " "2021.05.08.18:21:09 Progress: Parameterizing module sdram_controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523269786 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:21:09 Progress: Building connections " "2021.05.08.18:21:09 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523269786 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:21:09 Progress: Parameterizing connections " "2021.05.08.18:21:09 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523269812 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:21:09 Progress: Validating " "2021.05.08.18:21:09 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523269813 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:21:10 Progress: Done reading input file " "2021.05.08.18:21:10 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523270928 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System.sdram_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "System.sdram_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523271633 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System: Generating system \"system\" for QUARTUS_SYNTH " "System: Generating system \"system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523272131 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src2 and cmd_mux_002.sink0 " "Inserting clock-crossing logic between cmd_demux_001.src2 and cmd_mux_002.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523273509 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src3 and cmd_mux_003.sink0 " "Inserting clock-crossing logic between cmd_demux_001.src3 and cmd_mux_003.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523273516 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux_001.sink2 " "Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux_001.sink2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523273518 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux_001.sink3 " "Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux_001.sink3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523273520 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between jtag_master_master_to_sdram_controller_s1_cmd_width_adapter.src and cmd_mux.sink1 " "Inserting clock-crossing logic between jtag_master_master_to_sdram_controller_s1_cmd_width_adapter.src and cmd_mux.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523273522 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between sdram_controller_s1_to_jtag_master_master_rsp_width_adapter.src and rsp_mux_001.sink0 " "Inserting clock-crossing logic between sdram_controller_s1_to_jtag_master_master_rsp_width_adapter.src and rsp_mux_001.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523273524 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll_0: \"system\" instantiated altpll \"altpll_0\" " "Altpll_0: \"system\" instantiated altpll \"altpll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523276037 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bridge_0: Starting Generation of External Bus to Avalon Bridge " "Bridge_0: Starting Generation of External Bus to Avalon Bridge" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523276039 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bridge_0: \"system\" instantiated altera_up_external_bus_to_avalon_bridge \"bridge_0\" " "Bridge_0: \"system\" instantiated altera_up_external_bus_to_avalon_bridge \"bridge_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523276056 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Framecount: Starting RTL generation for module 'system_framecount' " "Framecount: Starting RTL generation for module 'system_framecount'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523276063 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Framecount:   Generation command is \[exec D:/apps/intelfpga/quartus/bin64/perl/bin/perl.exe -I D:/apps/intelfpga/quartus/bin64/perl/lib -I D:/apps/intelfpga/quartus/sopc_builder/bin/europa -I D:/apps/intelfpga/quartus/sopc_builder/bin/perl_lib -I D:/apps/intelfpga/quartus/sopc_builder/bin -I D:/apps/intelfpga/quartus/../ip/altera/sopc_builder_ip/common -I D:/apps/intelfpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/apps/intelfpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_framecount --dir=C:/Users/zzyzz/AppData/Local/Temp/alt8756_3997274116219971413.dir/0005_framecount_gen/ --quartus_dir=D:/apps/intelfpga/quartus --verilog --config=C:/Users/zzyzz/AppData/Local/Temp/alt8756_3997274116219971413.dir/0005_framecount_gen//system_framecount_component_configuration.pl  --do_build_sim=0  \] " "Framecount:   Generation command is \[exec D:/apps/intelfpga/quartus/bin64/perl/bin/perl.exe -I D:/apps/intelfpga/quartus/bin64/perl/lib -I D:/apps/intelfpga/quartus/sopc_builder/bin/europa -I D:/apps/intelfpga/quartus/sopc_builder/bin/perl_lib -I D:/apps/intelfpga/quartus/sopc_builder/bin -I D:/apps/intelfpga/quartus/../ip/altera/sopc_builder_ip/common -I D:/apps/intelfpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/apps/intelfpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_framecount --dir=C:/Users/zzyzz/AppData/Local/Temp/alt8756_3997274116219971413.dir/0005_framecount_gen/ --quartus_dir=D:/apps/intelfpga/quartus --verilog --config=C:/Users/zzyzz/AppData/Local/Temp/alt8756_3997274116219971413.dir/0005_framecount_gen//system_framecount_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523276063 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Framecount: Done RTL generation for module 'system_framecount' " "Framecount: Done RTL generation for module 'system_framecount'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523276219 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Framecount: \"system\" instantiated altera_avalon_pio \"framecount\" " "Framecount: \"system\" instantiated altera_avalon_pio \"framecount\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523276222 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_master: \"system\" instantiated altera_jtag_avalon_master \"jtag_master\" " "Jtag_master: \"system\" instantiated altera_jtag_avalon_master \"jtag_master\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523276746 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller: Starting RTL generation for module 'system_sdram_controller' " "Sdram_controller: Starting RTL generation for module 'system_sdram_controller'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523276752 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller:   Generation command is \[exec D:/apps/intelfpga/quartus/bin64/perl/bin/perl.exe -I D:/apps/intelfpga/quartus/bin64/perl/lib -I D:/apps/intelfpga/quartus/sopc_builder/bin/europa -I D:/apps/intelfpga/quartus/sopc_builder/bin/perl_lib -I D:/apps/intelfpga/quartus/sopc_builder/bin -I D:/apps/intelfpga/quartus/../ip/altera/sopc_builder_ip/common -I D:/apps/intelfpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/apps/intelfpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=system_sdram_controller --dir=C:/Users/zzyzz/AppData/Local/Temp/alt8756_3997274116219971413.dir/0006_sdram_controller_gen/ --quartus_dir=D:/apps/intelfpga/quartus --verilog --config=C:/Users/zzyzz/AppData/Local/Temp/alt8756_3997274116219971413.dir/0006_sdram_controller_gen//system_sdram_controller_component_configuration.pl  --do_build_sim=0  \] " "Sdram_controller:   Generation command is \[exec D:/apps/intelfpga/quartus/bin64/perl/bin/perl.exe -I D:/apps/intelfpga/quartus/bin64/perl/lib -I D:/apps/intelfpga/quartus/sopc_builder/bin/europa -I D:/apps/intelfpga/quartus/sopc_builder/bin/perl_lib -I D:/apps/intelfpga/quartus/sopc_builder/bin -I D:/apps/intelfpga/quartus/../ip/altera/sopc_builder_ip/common -I D:/apps/intelfpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/apps/intelfpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=system_sdram_controller --dir=C:/Users/zzyzz/AppData/Local/Temp/alt8756_3997274116219971413.dir/0006_sdram_controller_gen/ --quartus_dir=D:/apps/intelfpga/quartus --verilog --config=C:/Users/zzyzz/AppData/Local/Temp/alt8756_3997274116219971413.dir/0006_sdram_controller_gen//system_sdram_controller_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523276752 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller: Done RTL generation for module 'system_sdram_controller' " "Sdram_controller: Done RTL generation for module 'system_sdram_controller'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523277076 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller: \"system\" instantiated altera_avalon_new_sdram_controller \"sdram_controller\" " "Sdram_controller: \"system\" instantiated altera_avalon_new_sdram_controller \"sdram_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523277079 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523279253 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523279504 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523279753 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523279999 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"system\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523281330 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"system\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523281334 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_phy_embedded_in_jtag_master: \"jtag_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\" " "Jtag_phy_embedded_in_jtag_master: \"jtag_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523281337 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timing_adt: \"jtag_master\" instantiated timing_adapter \"timing_adt\" " "Timing_adt: \"jtag_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523281342 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo: \"jtag_master\" instantiated altera_avalon_sc_fifo \"fifo\" " "Fifo: \"jtag_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523281343 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p: \"jtag_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\" " "B2p: \"jtag_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523281345 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b: \"jtag_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\" " "P2b: \"jtag_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523281346 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Transacto: \"jtag_master\" instantiated altera_avalon_packets_to_master \"transacto\" " "Transacto: \"jtag_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523281347 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p_adapter: \"jtag_master\" instantiated channel_adapter \"b2p_adapter\" " "B2p_adapter: \"jtag_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523281350 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b_adapter: \"jtag_master\" instantiated channel_adapter \"p2b_adapter\" " "P2b_adapter: \"jtag_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523281353 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bridge_0_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"bridge_0_avalon_master_translator\" " "Bridge_0_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"bridge_0_avalon_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523281354 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"sdram_controller_s1_translator\" " "Sdram_controller_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"sdram_controller_s1_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523281356 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bridge_0_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"bridge_0_avalon_master_agent\" " "Bridge_0_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"bridge_0_avalon_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523281357 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"sdram_controller_s1_agent\" " "Sdram_controller_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"sdram_controller_s1_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523281358 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523281365 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523281371 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523281377 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523281383 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_master_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"jtag_master_master_limiter\" " "Jtag_master_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"jtag_master_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523281384 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_sc_fifo.v " "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523281386 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_st_pipeline_base.v " "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523281386 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_controller_s1_burst_adapter\" " "Sdram_controller_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_controller_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523281389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_st_pipeline_stage.sv " "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523281391 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_st_pipeline_base.v " "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523281391 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523281396 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523281400 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523281408 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523281415 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_arbitrator.sv " "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523281416 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523281419 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523281422 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523281425 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523281434 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_arbitrator.sv " "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523281435 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523281445 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_arbitrator.sv " "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523281446 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bridge_0_avalon_master_to_sdram_controller_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"bridge_0_avalon_master_to_sdram_controller_s1_cmd_width_adapter\" " "Bridge_0_avalon_master_to_sdram_controller_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"bridge_0_avalon_master_to_sdram_controller_s1_cmd_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523281449 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_address_alignment.sv " "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523281450 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523281450 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523281452 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_st_clock_crosser.v " "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_st_clock_crosser.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523281453 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_st_pipeline_base.v " "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523281453 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_std_synchronizer_nocut.v " "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_std_synchronizer_nocut.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523281453 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523281923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\" " "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523282388 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523282391 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523282394 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System: Done \"system\" with 41 modules, 65 files " "System: Done \"system\" with 41 modules, 65 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523282394 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "system.qsys " "Finished elaborating Platform Designer system entity \"system.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523283227 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "qsys_system.qsys " "Elaborating Platform Designer system entity \"qsys_system.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523283238 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:21:25 Progress: Loading project/qsys_system.qsys " "2021.05.08.18:21:25 Progress: Loading project/qsys_system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523285856 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:21:26 Progress: Reading input file " "2021.05.08.18:21:26 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523286294 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:21:26 Progress: Adding clk_0 \[clock_source 18.1\] " "2021.05.08.18:21:26 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523286357 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:21:26 Progress: Parameterizing module clk_0 " "2021.05.08.18:21:26 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523286892 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:21:26 Progress: Adding jtag_master \[altera_jtag_avalon_master 18.1\] " "2021.05.08.18:21:26 Progress: Adding jtag_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523286893 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:21:26 Progress: Parameterizing module jtag_master " "2021.05.08.18:21:26 Progress: Parameterizing module jtag_master" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523286978 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:21:26 Progress: Adding led_export \[altera_avalon_pio 18.1\] " "2021.05.08.18:21:26 Progress: Adding led_export \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523286980 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:21:27 Progress: Parameterizing module led_export " "2021.05.08.18:21:27 Progress: Parameterizing module led_export" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523287005 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:21:27 Progress: Adding pll \[altpll 18.1\] " "2021.05.08.18:21:27 Progress: Adding pll \[altpll 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523287006 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:21:27 Progress: Parameterizing module pll " "2021.05.08.18:21:27 Progress: Parameterizing module pll" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523287297 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:21:27 Progress: Adding sdram_controller \[altera_avalon_new_sdram_controller 18.1\] " "2021.05.08.18:21:27 Progress: Adding sdram_controller \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523287300 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:21:27 Progress: Parameterizing module sdram_controller " "2021.05.08.18:21:27 Progress: Parameterizing module sdram_controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523287321 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:21:27 Progress: Building connections " "2021.05.08.18:21:27 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523287322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:21:27 Progress: Parameterizing connections " "2021.05.08.18:21:27 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523287348 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:21:27 Progress: Validating " "2021.05.08.18:21:27 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523287349 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:21:28 Progress: Done reading input file " "2021.05.08.18:21:28 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523288209 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys_system.sdram_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Qsys_system.sdram_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523288858 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys_system: Generating qsys_system \"qsys_system\" for QUARTUS_SYNTH " "Qsys_system: Generating qsys_system \"qsys_system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523289265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0 " "Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523290557 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0 " "Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523290565 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_master: \"qsys_system\" instantiated altera_jtag_avalon_master \"jtag_master\" " "Jtag_master: \"qsys_system\" instantiated altera_jtag_avalon_master \"jtag_master\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523292519 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_export: Starting RTL generation for module 'qsys_system_led_export' " "Led_export: Starting RTL generation for module 'qsys_system_led_export'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523292527 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_export:   Generation command is \[exec D:/apps/intelfpga/quartus/bin64/perl/bin/perl.exe -I D:/apps/intelfpga/quartus/bin64/perl/lib -I D:/apps/intelfpga/quartus/sopc_builder/bin/europa -I D:/apps/intelfpga/quartus/sopc_builder/bin/perl_lib -I D:/apps/intelfpga/quartus/sopc_builder/bin -I D:/apps/intelfpga/quartus/../ip/altera/sopc_builder_ip/common -I D:/apps/intelfpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/apps/intelfpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_system_led_export --dir=C:/Users/zzyzz/AppData/Local/Temp/alt8756_4299830754997699625.dir/0002_led_export_gen/ --quartus_dir=D:/apps/intelfpga/quartus --verilog --config=C:/Users/zzyzz/AppData/Local/Temp/alt8756_4299830754997699625.dir/0002_led_export_gen//qsys_system_led_export_component_configuration.pl  --do_build_sim=0  \] " "Led_export:   Generation command is \[exec D:/apps/intelfpga/quartus/bin64/perl/bin/perl.exe -I D:/apps/intelfpga/quartus/bin64/perl/lib -I D:/apps/intelfpga/quartus/sopc_builder/bin/europa -I D:/apps/intelfpga/quartus/sopc_builder/bin/perl_lib -I D:/apps/intelfpga/quartus/sopc_builder/bin -I D:/apps/intelfpga/quartus/../ip/altera/sopc_builder_ip/common -I D:/apps/intelfpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/apps/intelfpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_system_led_export --dir=C:/Users/zzyzz/AppData/Local/Temp/alt8756_4299830754997699625.dir/0002_led_export_gen/ --quartus_dir=D:/apps/intelfpga/quartus --verilog --config=C:/Users/zzyzz/AppData/Local/Temp/alt8756_4299830754997699625.dir/0002_led_export_gen//qsys_system_led_export_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523292527 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_export: Done RTL generation for module 'qsys_system_led_export' " "Led_export: Done RTL generation for module 'qsys_system_led_export'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523292684 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_export: \"qsys_system\" instantiated altera_avalon_pio \"led_export\" " "Led_export: \"qsys_system\" instantiated altera_avalon_pio \"led_export\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523292687 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll: \"qsys_system\" instantiated altpll \"pll\" " "Pll: \"qsys_system\" instantiated altpll \"pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523293469 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller: Starting RTL generation for module 'qsys_system_sdram_controller' " "Sdram_controller: Starting RTL generation for module 'qsys_system_sdram_controller'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523293474 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller:   Generation command is \[exec D:/apps/intelfpga/quartus/bin64/perl/bin/perl.exe -I D:/apps/intelfpga/quartus/bin64/perl/lib -I D:/apps/intelfpga/quartus/sopc_builder/bin/europa -I D:/apps/intelfpga/quartus/sopc_builder/bin/perl_lib -I D:/apps/intelfpga/quartus/sopc_builder/bin -I D:/apps/intelfpga/quartus/../ip/altera/sopc_builder_ip/common -I D:/apps/intelfpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/apps/intelfpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=qsys_system_sdram_controller --dir=C:/Users/zzyzz/AppData/Local/Temp/alt8756_4299830754997699625.dir/0005_sdram_controller_gen/ --quartus_dir=D:/apps/intelfpga/quartus --verilog --config=C:/Users/zzyzz/AppData/Local/Temp/alt8756_4299830754997699625.dir/0005_sdram_controller_gen//qsys_system_sdram_controller_component_configuration.pl  --do_build_sim=0  \] " "Sdram_controller:   Generation command is \[exec D:/apps/intelfpga/quartus/bin64/perl/bin/perl.exe -I D:/apps/intelfpga/quartus/bin64/perl/lib -I D:/apps/intelfpga/quartus/sopc_builder/bin/europa -I D:/apps/intelfpga/quartus/sopc_builder/bin/perl_lib -I D:/apps/intelfpga/quartus/sopc_builder/bin -I D:/apps/intelfpga/quartus/../ip/altera/sopc_builder_ip/common -I D:/apps/intelfpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/apps/intelfpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=qsys_system_sdram_controller --dir=C:/Users/zzyzz/AppData/Local/Temp/alt8756_4299830754997699625.dir/0005_sdram_controller_gen/ --quartus_dir=D:/apps/intelfpga/quartus --verilog --config=C:/Users/zzyzz/AppData/Local/Temp/alt8756_4299830754997699625.dir/0005_sdram_controller_gen//qsys_system_sdram_controller_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523293474 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller: Done RTL generation for module 'qsys_system_sdram_controller' " "Sdram_controller: Done RTL generation for module 'qsys_system_sdram_controller'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523293762 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller: \"qsys_system\" instantiated altera_avalon_new_sdram_controller \"sdram_controller\" " "Sdram_controller: \"qsys_system\" instantiated altera_avalon_new_sdram_controller \"sdram_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523293764 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523295391 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523295654 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523295906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"qsys_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"qsys_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523296988 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"qsys_system\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"qsys_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523296992 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_phy_embedded_in_jtag_master: \"jtag_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\" " "Jtag_phy_embedded_in_jtag_master: \"jtag_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523296996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timing_adt: \"jtag_master\" instantiated timing_adapter \"timing_adt\" " "Timing_adt: \"jtag_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523297002 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo: \"jtag_master\" instantiated altera_avalon_sc_fifo \"fifo\" " "Fifo: \"jtag_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523297004 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p: \"jtag_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\" " "B2p: \"jtag_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523297005 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b: \"jtag_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\" " "P2b: \"jtag_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523297006 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Transacto: \"jtag_master\" instantiated altera_avalon_packets_to_master \"transacto\" " "Transacto: \"jtag_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523297007 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p_adapter: \"jtag_master\" instantiated channel_adapter \"b2p_adapter\" " "B2p_adapter: \"jtag_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523297010 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b_adapter: \"jtag_master\" instantiated channel_adapter \"p2b_adapter\" " "P2b_adapter: \"jtag_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523297013 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_master_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"jtag_master_master_translator\" " "Jtag_master_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"jtag_master_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523297014 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll_pll_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"pll_pll_slave_translator\" " "Pll_pll_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"pll_pll_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523297016 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_master_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"jtag_master_master_agent\" " "Jtag_master_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"jtag_master_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523297018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll_pll_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"pll_pll_slave_agent\" " "Pll_pll_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"pll_pll_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523297019 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523297027 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523297035 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523297041 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_master_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"jtag_master_master_limiter\" " "Jtag_master_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"jtag_master_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523297043 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_avalon_sc_fifo.v " "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523297046 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_avalon_st_pipeline_base.v " "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523297046 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_controller_s1_burst_adapter\" " "Sdram_controller_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_controller_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523297050 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_avalon_st_pipeline_stage.sv " "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523297053 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_avalon_st_pipeline_base.v " "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523297053 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523297059 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523297070 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523297073 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523297076 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523297085 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv " "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523297086 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_controller_s1_rsp_width_adapter\" " "Sdram_controller_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_controller_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523297088 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_merlin_address_alignment.sv " "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523297089 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523297089 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523297091 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_avalon_st_clock_crosser.v " "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_avalon_st_clock_crosser.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523297092 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_avalon_st_pipeline_base.v " "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523297092 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_std_synchronizer_nocut.v " "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_std_synchronizer_nocut.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523297092 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523297572 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\" " "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523298036 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523298038 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523298041 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys_system: Done \"qsys_system\" with 35 modules, 58 files " "Qsys_system: Done \"qsys_system\" with 35 modules, 58 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523298041 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "qsys_system.qsys " "Finished elaborating Platform Designer system entity \"qsys_system.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523298822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv 1 1 " "Found 1 design units, including 1 entities, in source file /work1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 play_gif2 " "Found entity 1: play_gif2" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/display_output.v 1 1 " "Found 1 design units, including 1 entities, in source file /work1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/display_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_output " "Found entity 1: display_output" {  } { { "../../play_gif/hdl/display_output.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/display_output.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/avalon_intf_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /work1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/avalon_intf_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_intf_top " "Found entity 1: avalon_intf_top" {  } { { "../../play_gif/hdl/avalon_intf_top.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/avalon_intf_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_tester.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_tester.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_tester " "Found entity 1: sdram_tester" {  } { { "sdram_tester.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/vga_timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /work1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/vga_timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_timer " "Found entity 1: vga_timer" {  } { { "../../play_gif/hdl/vga_timer.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/vga_timer.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file /work1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "../../play_gif/hdl/vga.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/vga.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /work1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 buffer " "Found entity 1: buffer" {  } { { "../../play_gif/hdl/buffer.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/buffer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif.sv 1 1 " "Found 1 design units, including 1 entities, in source file /work1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 play_gif " "Found entity 1: play_gif" {  } { { "../../play_gif/hdl/play_gif.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_reader.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram_reader.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_reader " "Found entity 1: sdram_reader" {  } { { "sdram_reader.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_reader.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file db/ip/system/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "db/ip/system/submodules/altera_avalon_packets_to_master.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299065 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "db/ip/system/submodules/altera_avalon_packets_to_master.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299065 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "db/ip/system/submodules/altera_avalon_packets_to_master.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299065 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "db/ip/system/submodules/altera_avalon_packets_to_master.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299065 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "db/ip/system/submodules/altera_avalon_packets_to_master.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299065 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "db/ip/system/submodules/altera_avalon_packets_to_master.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299065 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "db/ip/system/submodules/altera_avalon_packets_to_master.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/system/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "db/ip/system/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/system/submodules/altera_avalon_st_clock_crosser.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "db/ip/system/submodules/altera_avalon_st_idle_inserter.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "db/ip/system/submodules/altera_avalon_st_idle_remover.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "db/ip/system/submodules/altera_avalon_st_jtag_interface.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "db/ip/system/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/system/submodules/altera_avalon_st_pipeline_base.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/system/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/system/submodules/altera_default_burst_converter.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/system/submodules/altera_incr_burst_converter.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/system/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "db/ip/system/submodules/altera_jtag_dc_streaming.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299085 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "db/ip/system/submodules/altera_jtag_dc_streaming.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299085 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "db/ip/system/submodules/altera_jtag_dc_streaming.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "db/ip/system/submodules/altera_jtag_sld_node.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "db/ip/system/submodules/altera_jtag_streaming.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/system/submodules/altera_merlin_address_alignment.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/system/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299091 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/system/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299097 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299097 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299097 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299097 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299097 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620523299100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/system/submodules/altera_merlin_master_agent.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/system/submodules/altera_merlin_master_translator.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/system/submodules/altera_merlin_reorder_memory.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299109 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/system/submodules/altera_merlin_reorder_memory.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/system/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/system/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/system/submodules/altera_merlin_traffic_limiter.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/system/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/system/submodules/altera_reset_controller.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/system/submodules/altera_reset_synchronizer.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/system/submodules/altera_std_synchronizer_nocut.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299123 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/system/submodules/altera_wrap_burst_converter.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620523299124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/system/submodules/altera_wrap_burst_converter.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/system/submodules/system_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_altpll_0_dffpipe_l2c " "Found entity 1: system_altpll_0_dffpipe_l2c" {  } { { "db/ip/system/submodules/system_altpll_0.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299127 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_altpll_0_stdsync_sv6 " "Found entity 2: system_altpll_0_stdsync_sv6" {  } { { "db/ip/system/submodules/system_altpll_0.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299127 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_altpll_0_altpll_82g2 " "Found entity 3: system_altpll_0_altpll_82g2" {  } { { "db/ip/system/submodules/system_altpll_0.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_altpll_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299127 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_altpll_0 " "Found entity 4: system_altpll_0" {  } { { "db/ip/system/submodules/system_altpll_0.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_altpll_0.v" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_bridge_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_bridge_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_bridge_0 " "Found entity 1: system_bridge_0" {  } { { "db/ip/system/submodules/system_bridge_0.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_bridge_0.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_framecount.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_framecount.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_framecount " "Found entity 1: system_framecount" {  } { { "db/ip/system/submodules/system_framecount.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_framecount.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_jtag_master.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_jtag_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_jtag_master " "Found entity 1: system_jtag_master" {  } { { "db/ip/system/submodules/system_jtag_master.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_jtag_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_jtag_master_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_jtag_master_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_jtag_master_b2p_adapter " "Found entity 1: system_jtag_master_b2p_adapter" {  } { { "db/ip/system/submodules/system_jtag_master_b2p_adapter.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_jtag_master_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_jtag_master_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_jtag_master_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_jtag_master_p2b_adapter " "Found entity 1: system_jtag_master_p2b_adapter" {  } { { "db/ip/system/submodules/system_jtag_master_p2b_adapter.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_jtag_master_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_jtag_master_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_jtag_master_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_jtag_master_timing_adt " "Found entity 1: system_jtag_master_timing_adt" {  } { { "db/ip/system/submodules/system_jtag_master_timing_adt.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_jtag_master_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0 " "Found entity 1: system_mm_interconnect_0" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: system_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: system_mm_interconnect_0_avalon_st_adapter_001" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_demux " "Found entity 1: system_mm_interconnect_0_cmd_demux" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: system_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_mux " "Found entity 1: system_mm_interconnect_0_cmd_mux" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_mux_001 " "Found entity 1: system_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_001.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299155 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620523299156 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620523299156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_default_decode " "Found entity 1: system_mm_interconnect_0_router_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299157 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router " "Found entity 2: system_mm_interconnect_0_router" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299157 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620523299158 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620523299158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_001_default_decode " "Found entity 1: system_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299159 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_001 " "Found entity 2: system_mm_interconnect_0_router_001" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299159 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620523299160 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620523299160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_002_default_decode " "Found entity 1: system_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299161 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_002 " "Found entity 2: system_mm_interconnect_0_router_002" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299161 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620523299162 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620523299162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_003_default_decode " "Found entity 1: system_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299163 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_003 " "Found entity 2: system_mm_interconnect_0_router_003" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_demux " "Found entity 1: system_mm_interconnect_0_rsp_demux" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_rsp_demux.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_demux_001 " "Found entity 1: system_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_001.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_demux_002 " "Found entity 1: system_mm_interconnect_0_rsp_demux_002" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_002.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_mux " "Found entity 1: system_mm_interconnect_0_rsp_mux" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: system_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_sdram_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_sdram_controller_input_efifo_module " "Found entity 1: system_sdram_controller_input_efifo_module" {  } { { "db/ip/system/submodules/system_sdram_controller.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_sdram_controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299175 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_sdram_controller " "Found entity 2: system_sdram_controller" {  } { { "db/ip/system/submodules/system_sdram_controller.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_sdram_controller.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299175 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "system_sdram_controller_test_component.v(236) " "Verilog HDL warning at system_sdram_controller_test_component.v(236): extended using \"x\" or \"z\"" {  } { { "db/ip/system/submodules/system_sdram_controller_test_component.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_sdram_controller_test_component.v" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1620523299176 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "system_sdram_controller_test_component.v(237) " "Verilog HDL warning at system_sdram_controller_test_component.v(237): extended using \"x\" or \"z\"" {  } { { "db/ip/system/submodules/system_sdram_controller_test_component.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_sdram_controller_test_component.v" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1620523299176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_sdram_controller_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_sdram_controller_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_sdram_controller_test_component_ram_module " "Found entity 1: system_sdram_controller_test_component_ram_module" {  } { { "db/ip/system/submodules/system_sdram_controller_test_component.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_sdram_controller_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299178 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_sdram_controller_test_component " "Found entity 2: system_sdram_controller_test_component" {  } { { "db/ip/system/submodules/system_sdram_controller_test_component.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_sdram_controller_test_component.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/system.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/system.v" { { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "db/ip/system/system.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/qsys_system.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/qsys_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system " "Found entity 1: qsys_system" {  } { { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/qsys_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file db/ip/qsys_system/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "db/ip/qsys_system/submodules/altera_avalon_packets_to_master.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299189 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "db/ip/qsys_system/submodules/altera_avalon_packets_to_master.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299189 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "db/ip/qsys_system/submodules/altera_avalon_packets_to_master.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299189 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "db/ip/qsys_system/submodules/altera_avalon_packets_to_master.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299189 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "db/ip/qsys_system/submodules/altera_avalon_packets_to_master.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299189 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "db/ip/qsys_system/submodules/altera_avalon_packets_to_master.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299189 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "db/ip/qsys_system/submodules/altera_avalon_packets_to_master.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/qsys_system/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "db/ip/qsys_system/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/qsys_system/submodules/altera_avalon_st_clock_crosser.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/qsys_system/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "db/ip/qsys_system/submodules/altera_avalon_st_idle_inserter.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "db/ip/qsys_system/submodules/altera_avalon_st_idle_remover.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "db/ip/qsys_system/submodules/altera_avalon_st_jtag_interface.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "db/ip/qsys_system/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/qsys_system/submodules/altera_avalon_st_pipeline_base.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/qsys_system/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/qsys_system/submodules/altera_default_burst_converter.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/qsys_system/submodules/altera_incr_burst_converter.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/qsys_system/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "db/ip/qsys_system/submodules/altera_jtag_dc_streaming.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299216 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "db/ip/qsys_system/submodules/altera_jtag_dc_streaming.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299216 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "db/ip/qsys_system/submodules/altera_jtag_dc_streaming.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "db/ip/qsys_system/submodules/altera_jtag_sld_node.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "db/ip/qsys_system/submodules/altera_jtag_streaming.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/qsys_system/submodules/altera_merlin_address_alignment.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299224 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/qsys_system/submodules/altera_merlin_burst_adapter.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299232 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299232 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299232 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299232 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299232 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/qsys_system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620523299236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/qsys_system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/qsys_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/qsys_system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/qsys_system/submodules/altera_merlin_master_agent.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/qsys_system/submodules/altera_merlin_master_translator.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys_system/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/qsys_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299248 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/qsys_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/qsys_system/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/qsys_system/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/qsys_system/submodules/altera_merlin_traffic_limiter.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/qsys_system/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/qsys_system/submodules/altera_reset_controller.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/qsys_system/submodules/altera_reset_synchronizer.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/qsys_system/submodules/altera_std_synchronizer_nocut.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299265 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/qsys_system/submodules/altera_wrap_burst_converter.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620523299266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/qsys_system/submodules/altera_wrap_burst_converter.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_jtag_master.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_jtag_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_jtag_master " "Found entity 1: qsys_system_jtag_master" {  } { { "db/ip/qsys_system/submodules/qsys_system_jtag_master.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_jtag_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_jtag_master_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_jtag_master_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_jtag_master_b2p_adapter " "Found entity 1: qsys_system_jtag_master_b2p_adapter" {  } { { "db/ip/qsys_system/submodules/qsys_system_jtag_master_b2p_adapter.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_jtag_master_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_jtag_master_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_jtag_master_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_jtag_master_p2b_adapter " "Found entity 1: qsys_system_jtag_master_p2b_adapter" {  } { { "db/ip/qsys_system/submodules/qsys_system_jtag_master_p2b_adapter.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_jtag_master_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_jtag_master_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_jtag_master_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_jtag_master_timing_adt " "Found entity 1: qsys_system_jtag_master_timing_adt" {  } { { "db/ip/qsys_system/submodules/qsys_system_jtag_master_timing_adt.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_jtag_master_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_led_export.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_led_export.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_led_export " "Found entity 1: qsys_system_led_export" {  } { { "db/ip/qsys_system/submodules/qsys_system_led_export.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_led_export.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0 " "Found entity 1: qsys_system_mm_interconnect_0" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: qsys_system_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: qsys_system_mm_interconnect_0_avalon_st_adapter_001" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: qsys_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_cmd_demux " "Found entity 1: qsys_system_mm_interconnect_0_cmd_demux" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_demux.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_cmd_mux " "Found entity 1: qsys_system_mm_interconnect_0_cmd_mux" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_mux.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299292 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620523299293 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620523299293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_router_default_decode " "Found entity 1: qsys_system_mm_interconnect_0_router_default_decode" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299295 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_system_mm_interconnect_0_router " "Found entity 2: qsys_system_mm_interconnect_0_router" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299295 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_001.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620523299296 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_001.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620523299296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: qsys_system_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_001.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299298 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_system_mm_interconnect_0_router_001 " "Found entity 2: qsys_system_mm_interconnect_0_router_001" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_001.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299298 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620523299299 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620523299299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: qsys_system_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299301 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_system_mm_interconnect_0_router_002 " "Found entity 2: qsys_system_mm_interconnect_0_router_002" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_rsp_demux " "Found entity 1: qsys_system_mm_interconnect_0_rsp_demux" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_demux.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_rsp_demux_001 " "Found entity 1: qsys_system_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_demux_001.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_rsp_mux " "Found entity 1: qsys_system_mm_interconnect_0_rsp_mux" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_mux.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/qsys_system/submodules/qsys_system_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_pll_dffpipe_l2c " "Found entity 1: qsys_system_pll_dffpipe_l2c" {  } { { "db/ip/qsys_system/submodules/qsys_system_pll.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299311 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_system_pll_stdsync_sv6 " "Found entity 2: qsys_system_pll_stdsync_sv6" {  } { { "db/ip/qsys_system/submodules/qsys_system_pll.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299311 ""} { "Info" "ISGN_ENTITY_NAME" "3 qsys_system_pll_altpll_3h92 " "Found entity 3: qsys_system_pll_altpll_3h92" {  } { { "db/ip/qsys_system/submodules/qsys_system_pll.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299311 ""} { "Info" "ISGN_ENTITY_NAME" "4 qsys_system_pll " "Found entity 4: qsys_system_pll" {  } { { "db/ip/qsys_system/submodules/qsys_system_pll.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_sdram_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys_system/submodules/qsys_system_sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_sdram_controller_input_efifo_module " "Found entity 1: qsys_system_sdram_controller_input_efifo_module" {  } { { "db/ip/qsys_system/submodules/qsys_system_sdram_controller.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_sdram_controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299315 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_system_sdram_controller " "Found entity 2: qsys_system_sdram_controller" {  } { { "db/ip/qsys_system/submodules/qsys_system_sdram_controller.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_sdram_controller.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523299315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299315 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "max_frame_count play_gif2.sv(204) " "Verilog HDL Implicit Net warning at play_gif2.sv(204): created implicit net for \"max_frame_count\"" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 204 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1620523299316 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "max_image_count play_gif2.sv(205) " "Verilog HDL Implicit Net warning at play_gif2.sv(205): created implicit net for \"max_image_count\"" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 205 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1620523299316 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "interface_byte_enable_ob avalon_intf_top.sv(150) " "Verilog HDL Implicit Net warning at avalon_intf_top.sv(150): created implicit net for \"interface_byte_enable_ob\"" {  } { { "../../play_gif/hdl/avalon_intf_top.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/avalon_intf_top.sv" 150 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1620523299316 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data avalon_intf_top.sv(217) " "Verilog HDL Implicit Net warning at avalon_intf_top.sv(217): created implicit net for \"data\"" {  } { { "../../play_gif/hdl/avalon_intf_top.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/avalon_intf_top.sv" 217 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1620523299316 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sdram_reader sdram_reader.sv(61) " "Verilog HDL Parameter Declaration warning at sdram_reader.sv(61): Parameter Declaration in module \"sdram_reader\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "sdram_reader.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_reader.sv" 61 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1620523299317 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_sdram_controller.v(318) " "Verilog HDL or VHDL warning at system_sdram_controller.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/system/submodules/system_sdram_controller.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_sdram_controller.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1620523299353 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_sdram_controller.v(328) " "Verilog HDL or VHDL warning at system_sdram_controller.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/system/submodules/system_sdram_controller.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_sdram_controller.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1620523299353 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_sdram_controller.v(338) " "Verilog HDL or VHDL warning at system_sdram_controller.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/system/submodules/system_sdram_controller.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_sdram_controller.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1620523299353 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_sdram_controller.v(682) " "Verilog HDL or VHDL warning at system_sdram_controller.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/system/submodules/system_sdram_controller.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_sdram_controller.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1620523299354 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_system_sdram_controller.v(318) " "Verilog HDL or VHDL warning at qsys_system_sdram_controller.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/qsys_system/submodules/qsys_system_sdram_controller.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_sdram_controller.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1620523299371 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_system_sdram_controller.v(328) " "Verilog HDL or VHDL warning at qsys_system_sdram_controller.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/qsys_system/submodules/qsys_system_sdram_controller.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_sdram_controller.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1620523299371 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_system_sdram_controller.v(338) " "Verilog HDL or VHDL warning at qsys_system_sdram_controller.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/qsys_system/submodules/qsys_system_sdram_controller.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_sdram_controller.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1620523299371 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_system_sdram_controller.v(682) " "Verilog HDL or VHDL warning at qsys_system_sdram_controller.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/qsys_system/submodules/qsys_system_sdram_controller.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_sdram_controller.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1620523299372 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "play_gif2 " "Elaborating entity \"play_gif2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1620523299650 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NS play_gif2.sv(106) " "Verilog HDL or VHDL warning at play_gif2.sv(106): object \"NS\" assigned a value but never read" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620523299651 "|play_gif2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "interface_write_data play_gif2.sv(120) " "Verilog HDL Always Construct warning at play_gif2.sv(120): inferring latch(es) for variable \"interface_write_data\", which holds its previous value in one or more paths through the always construct" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1620523299652 "|play_gif2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..8\] play_gif2.sv(25) " "Output port \"LEDR\[9..8\]\" at play_gif2.sv(25) has no driver" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620523299653 "|play_gif2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B play_gif2.sv(33) " "Output port \"VGA_B\" at play_gif2.sv(33) has no driver" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620523299653 "|play_gif2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G play_gif2.sv(34) " "Output port \"VGA_G\" at play_gif2.sv(34) has no driver" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620523299653 "|play_gif2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R play_gif2.sv(36) " "Output port \"VGA_R\" at play_gif2.sv(36) has no driver" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620523299653 "|play_gif2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS play_gif2.sv(35) " "Output port \"VGA_HS\" at play_gif2.sv(35) has no driver" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620523299653 "|play_gif2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS play_gif2.sv(38) " "Output port \"VGA_VS\" at play_gif2.sv(38) has no driver" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620523299653 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[0\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[0\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299654 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[1\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[1\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299654 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[2\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[2\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299654 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[3\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[3\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299654 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[4\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[4\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299654 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[5\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[5\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299654 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[6\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[6\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299654 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[7\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[7\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299654 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[8\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[8\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299654 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[9\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[9\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299654 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[10\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[10\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299654 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[11\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[11\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299654 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[12\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[12\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299654 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[13\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[13\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299654 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[14\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[14\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299654 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[15\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[15\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299654 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[16\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[16\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299654 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[17\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[17\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299654 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[18\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[18\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299654 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[19\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[19\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299654 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[20\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[20\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299655 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[21\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[21\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299655 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[22\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[22\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299655 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[23\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[23\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299655 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[24\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[24\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299655 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[25\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[25\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299655 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[26\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[26\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299655 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[27\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[27\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299655 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[28\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[28\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299655 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[29\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[29\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299655 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[30\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[30\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299655 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[31\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[31\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299655 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[32\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[32\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299655 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[33\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[33\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299655 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[34\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[34\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299655 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[35\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[35\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299655 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[36\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[36\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299655 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[37\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[37\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299655 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[38\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[38\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299655 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[39\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[39\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299656 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[40\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[40\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299656 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[41\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[41\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299656 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[42\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[42\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299656 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[43\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[43\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299656 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[44\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[44\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299656 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[45\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[45\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299656 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[46\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[46\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299656 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[47\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[47\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299656 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[48\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[48\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299656 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[49\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[49\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299656 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[50\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[50\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299656 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[51\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[51\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299656 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[52\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[52\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299656 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[53\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[53\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299656 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[54\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[54\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299656 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[55\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[55\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299656 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[56\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[56\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299656 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[57\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[57\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299656 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[58\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[58\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299656 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[59\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[59\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299656 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[60\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[60\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299656 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[61\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[61\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299656 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[62\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[62\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299657 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[63\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[63\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299657 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[64\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[64\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299657 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[65\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[65\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299657 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[66\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[66\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299657 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[67\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[67\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299657 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[68\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[68\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299657 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[69\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[69\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299657 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[70\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[70\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299657 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[71\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[71\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299657 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[72\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[72\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299657 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[73\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[73\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299657 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[74\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[74\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299657 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[75\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[75\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299657 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[76\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[76\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299657 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[77\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[77\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299657 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[78\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[78\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299657 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[79\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[79\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299657 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[80\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[80\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299657 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[81\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[81\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299657 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[82\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[82\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299657 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[83\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[83\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299657 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[84\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[84\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299657 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[85\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[85\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299658 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[86\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[86\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299658 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[87\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[87\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299658 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[88\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[88\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299658 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[89\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[89\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299658 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[90\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[90\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299658 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[91\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[91\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299658 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[92\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[92\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299658 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[93\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[93\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299658 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[94\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[94\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299658 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[95\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[95\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299658 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[96\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[96\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299658 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[97\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[97\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299658 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[98\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[98\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299658 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[99\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[99\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299658 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[100\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[100\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299658 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[101\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[101\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299658 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[102\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[102\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299658 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[103\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[103\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299658 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[104\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[104\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299658 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[105\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[105\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299658 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[106\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[106\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299658 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[107\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[107\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299658 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[108\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[108\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299659 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[109\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[109\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299659 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[110\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[110\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299659 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[111\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[111\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299659 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[112\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[112\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299659 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[113\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[113\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299659 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[114\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[114\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299659 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[115\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[115\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299659 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[116\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[116\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299659 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[117\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[117\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299659 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[118\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[118\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299659 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[119\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[119\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299659 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[120\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[120\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299659 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[121\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[121\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299659 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[122\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[122\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299659 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[123\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[123\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299659 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[124\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[124\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299659 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[125\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[125\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299659 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[126\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[126\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299659 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[127\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[127\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523299659 "|play_gif2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system system:u0 " "Elaborating entity \"system\" for hierarchy \"system:u0\"" {  } { { "../../play_gif/hdl/play_gif2.sv" "u0" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523299672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_altpll_0 system:u0\|system_altpll_0:altpll_0 " "Elaborating entity \"system_altpll_0\" for hierarchy \"system:u0\|system_altpll_0:altpll_0\"" {  } { { "db/ip/system/system.v" "altpll_0" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/system.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523299695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_altpll_0_stdsync_sv6 system:u0\|system_altpll_0:altpll_0\|system_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"system_altpll_0_stdsync_sv6\" for hierarchy \"system:u0\|system_altpll_0:altpll_0\|system_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "db/ip/system/submodules/system_altpll_0.v" "stdsync2" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_altpll_0.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523299702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_altpll_0_dffpipe_l2c system:u0\|system_altpll_0:altpll_0\|system_altpll_0_stdsync_sv6:stdsync2\|system_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"system_altpll_0_dffpipe_l2c\" for hierarchy \"system:u0\|system_altpll_0:altpll_0\|system_altpll_0_stdsync_sv6:stdsync2\|system_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "db/ip/system/submodules/system_altpll_0.v" "dffpipe3" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_altpll_0.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523299706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_altpll_0_altpll_82g2 system:u0\|system_altpll_0:altpll_0\|system_altpll_0_altpll_82g2:sd1 " "Elaborating entity \"system_altpll_0_altpll_82g2\" for hierarchy \"system:u0\|system_altpll_0:altpll_0\|system_altpll_0_altpll_82g2:sd1\"" {  } { { "db/ip/system/submodules/system_altpll_0.v" "sd1" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_altpll_0.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523299711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bridge_0 system:u0\|system_bridge_0:bridge_0 " "Elaborating entity \"system_bridge_0\" for hierarchy \"system:u0\|system_bridge_0:bridge_0\"" {  } { { "db/ip/system/system.v" "bridge_0" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/system.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523299716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_framecount system:u0\|system_framecount:framecount " "Elaborating entity \"system_framecount\" for hierarchy \"system:u0\|system_framecount:framecount\"" {  } { { "db/ip/system/system.v" "framecount" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/system.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523299725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_jtag_master system:u0\|system_jtag_master:jtag_master " "Elaborating entity \"system_jtag_master\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\"" {  } { { "db/ip/system/system.v" "jtag_master" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/system.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523299732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "db/ip/system/submodules/system_jtag_master.v" "jtag_phy_embedded_in_jtag_master" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_jtag_master.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523299742 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mgmt_channel\[0\] altera_avalon_st_jtag_interface.v(68) " "Output port \"mgmt_channel\[0\]\" at altera_avalon_st_jtag_interface.v(68) has no driver" {  } { { "db/ip/system/submodules/altera_avalon_st_jtag_interface.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_st_jtag_interface.v" 68 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620523299742 "|play_gif2|system:u0|system_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "debug_reset altera_avalon_st_jtag_interface.v(66) " "Output port \"debug_reset\" at altera_avalon_st_jtag_interface.v(66) has no driver" {  } { { "db/ip/system/submodules/altera_avalon_st_jtag_interface.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_st_jtag_interface.v" 66 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620523299742 "|play_gif2|system:u0|system_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mgmt_valid altera_avalon_st_jtag_interface.v(67) " "Output port \"mgmt_valid\" at altera_avalon_st_jtag_interface.v(67) has no driver" {  } { { "db/ip/system/submodules/altera_avalon_st_jtag_interface.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_st_jtag_interface.v" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620523299742 "|play_gif2|system:u0|system_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mgmt_data altera_avalon_st_jtag_interface.v(70) " "Output port \"mgmt_data\" at altera_avalon_st_jtag_interface.v(70) has no driver" {  } { { "db/ip/system/submodules/altera_avalon_st_jtag_interface.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_st_jtag_interface.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620523299742 "|play_gif2|system:u0|system_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "db/ip/system/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523299747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "db/ip/system/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523299770 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "db/ip/system/submodules/altera_jtag_sld_node.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523299775 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620523299775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620523299775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620523299775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620523299775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620523299775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620523299775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620523299775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620523299775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620523299775 ""}  } { { "db/ip/system/submodules/altera_jtag_sld_node.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620523299775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/apps/intelfpga/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523299778 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/apps/intelfpga/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/system/submodules/altera_jtag_sld_node.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523299784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/apps/intelfpga/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523300164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/apps/intelfpga/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523300284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\"" {  } { { "db/ip/system/submodules/altera_avalon_st_jtag_interface.v" "pli_mode.jtag_dc_streaming" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_st_jtag_interface.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523300329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "db/ip/system/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523300355 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "db/ip/system/submodules/altera_jtag_dc_streaming.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523300359 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620523300359 ""}  } { { "db/ip/system/submodules/altera_jtag_dc_streaming.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620523300359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "db/ip/system/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523300362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "db/ip/system/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523300406 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "db/ip/system/submodules/altera_jtag_streaming.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523300411 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620523300411 ""}  } { { "db/ip/system/submodules/altera_jtag_streaming.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620523300411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "db/ip/system/submodules/altera_jtag_streaming.v" "idle_remover" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523300414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "db/ip/system/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523300418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "db/ip/system/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523300423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/system/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523300430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "db/ip/system/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523300436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "db/ip/system/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523300441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "db/ip/system/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523300447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "db/ip/system/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523300453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_jtag_master_timing_adt system:u0\|system_jtag_master:jtag_master\|system_jtag_master_timing_adt:timing_adt " "Elaborating entity \"system_jtag_master_timing_adt\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|system_jtag_master_timing_adt:timing_adt\"" {  } { { "db/ip/system/submodules/system_jtag_master.v" "timing_adt" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_jtag_master.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523300461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:u0\|system_jtag_master:jtag_master\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_sc_fifo:fifo\"" {  } { { "db/ip/system/submodules/system_jtag_master.v" "fifo" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_jtag_master.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523300467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "db/ip/system/submodules/system_jtag_master.v" "b2p" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_jtag_master.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523300480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "db/ip/system/submodules/system_jtag_master.v" "p2b" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_jtag_master.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523300487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master system:u0\|system_jtag_master:jtag_master\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_packets_to_master:transacto\"" {  } { { "db/ip/system/submodules/system_jtag_master.v" "transacto" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_jtag_master.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523300496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master system:u0\|system_jtag_master:jtag_master\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "db/ip/system/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523300501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_jtag_master_b2p_adapter system:u0\|system_jtag_master:jtag_master\|system_jtag_master_b2p_adapter:b2p_adapter " "Elaborating entity \"system_jtag_master_b2p_adapter\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|system_jtag_master_b2p_adapter:b2p_adapter\"" {  } { { "db/ip/system/submodules/system_jtag_master.v" "b2p_adapter" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_jtag_master.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523300534 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel system_jtag_master_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at system_jtag_master_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "db/ip/system/submodules/system_jtag_master_b2p_adapter.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_jtag_master_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620523300534 "|play_gif2|system:u0|system_jtag_master:jtag_master|system_jtag_master_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 system_jtag_master_b2p_adapter.sv(90) " "Verilog HDL assignment warning at system_jtag_master_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "db/ip/system/submodules/system_jtag_master_b2p_adapter.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_jtag_master_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620523300534 "|play_gif2|system:u0|system_jtag_master:jtag_master|system_jtag_master_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_jtag_master_p2b_adapter system:u0\|system_jtag_master:jtag_master\|system_jtag_master_p2b_adapter:p2b_adapter " "Elaborating entity \"system_jtag_master_p2b_adapter\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|system_jtag_master_p2b_adapter:p2b_adapter\"" {  } { { "db/ip/system/submodules/system_jtag_master.v" "p2b_adapter" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_jtag_master.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523300539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system:u0\|system_jtag_master:jtag_master\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/system/submodules/system_jtag_master.v" "rst_controller" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_jtag_master.v" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523300543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer system:u0\|system_jtag_master:jtag_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/system/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523300548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer system:u0\|system_jtag_master:jtag_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/system/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523300553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_sdram_controller system:u0\|system_sdram_controller:sdram_controller " "Elaborating entity \"system_sdram_controller\" for hierarchy \"system:u0\|system_sdram_controller:sdram_controller\"" {  } { { "db/ip/system/system.v" "sdram_controller" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/system.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523300558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_sdram_controller_input_efifo_module system:u0\|system_sdram_controller:sdram_controller\|system_sdram_controller_input_efifo_module:the_system_sdram_controller_input_efifo_module " "Elaborating entity \"system_sdram_controller_input_efifo_module\" for hierarchy \"system:u0\|system_sdram_controller:sdram_controller\|system_sdram_controller_input_efifo_module:the_system_sdram_controller_input_efifo_module\"" {  } { { "db/ip/system/submodules/system_sdram_controller.v" "the_system_sdram_controller_input_efifo_module" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_sdram_controller.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523300611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0 system:u0\|system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"system_mm_interconnect_0\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/system/system.v" "mm_interconnect_0" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/system.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523300623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:bridge_0_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:bridge_0_avalon_master_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "bridge_0_avalon_master_translator" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0.v" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523300789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:jtag_master_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:jtag_master_master_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "jtag_master_master_translator" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0.v" 562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523300802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_s1_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "sdram_controller_s1_translator" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0.v" 626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523300811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "altpll_0_pll_slave_translator" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0.v" 690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523300822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:framecount_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:framecount_s1_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "framecount_s1_translator" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0.v" 754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523300833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:bridge_0_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:bridge_0_avalon_master_agent\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "bridge_0_avalon_master_agent" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0.v" 899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523300872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:jtag_master_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:jtag_master_master_agent\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "jtag_master_master_agent" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0.v" 980 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523300885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "sdram_controller_s1_agent" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0.v" 1064 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523300894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523300908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "sdram_controller_s1_agent_rsp_fifo" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0.v" 1105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523300921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "sdram_controller_s1_agent_rdata_fifo" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0.v" 1146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523300973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:altpll_0_pll_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:altpll_0_pll_slave_agent\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "altpll_0_pll_slave_agent" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0.v" 1230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523300986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:altpll_0_pll_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:altpll_0_pll_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523300999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "altpll_0_pll_slave_agent_rsp_fifo" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0.v" 1271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523301011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "altpll_0_pll_slave_agent_rdata_fifo" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0.v" 1312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523301033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router:router " "Elaborating entity \"system_mm_interconnect_0_router\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router:router\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0.v" 1660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523301053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_default_decode system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router:router\|system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_default_decode\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router:router\|system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router.sv" "the_default_decode" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523301070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_001 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"system_mm_interconnect_0_router_001\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router_001" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0.v" 1676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523301074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_001_default_decode system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_001:router_001\|system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_001:router_001\|system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523301091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_002 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"system_mm_interconnect_0_router_002\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router_002" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0.v" 1692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523301095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_002_default_decode system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_002:router_002\|system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_002:router_002\|system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523301102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_003 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"system_mm_interconnect_0_router_003\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router_003" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0.v" 1708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523301106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_003_default_decode system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_003:router_003\|system_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_003_default_decode\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_003:router_003\|system_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523301113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:jtag_master_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:jtag_master_master_limiter\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "jtag_master_master_limiter" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0.v" 1790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523301123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "sdram_controller_s1_burst_adapter" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0.v" 1840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523301136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523301143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_demux system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"system_mm_interconnect_0_cmd_demux\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "cmd_demux" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0.v" 1857 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523301150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_demux_001 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "cmd_demux_001" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0.v" 1892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523301158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_mux system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"system_mm_interconnect_0_cmd_mux\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "cmd_mux" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0.v" 1915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523301168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523301179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523301185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_mux_001 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"system_mm_interconnect_0_cmd_mux_001\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "cmd_mux_001" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0.v" 1932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523301192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_demux system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"system_mm_interconnect_0_rsp_demux\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "rsp_demux" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523301200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_demux_001 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"system_mm_interconnect_0_rsp_demux_001\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "rsp_demux_001" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0.v" 2006 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523301207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_demux_002 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"system_mm_interconnect_0_rsp_demux_002\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "rsp_demux_002" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0.v" 2023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523301214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_mux system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"system_mm_interconnect_0_rsp_mux\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "rsp_mux" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0.v" 2057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523301223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_mux_001 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"system_mm_interconnect_0_rsp_mux_001\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "rsp_mux_001" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523301231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523301248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523301253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:bridge_0_avalon_master_to_sdram_controller_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:bridge_0_avalon_master_to_sdram_controller_s1_cmd_width_adapter\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "bridge_0_avalon_master_to_sdram_controller_s1_cmd_width_adapter" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0.v" 2158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523301260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:jtag_master_master_to_sdram_controller_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:jtag_master_master_to_sdram_controller_s1_cmd_width_adapter\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "jtag_master_master_to_sdram_controller_s1_cmd_width_adapter" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0.v" 2224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523301295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_to_bridge_0_avalon_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_to_bridge_0_avalon_master_rsp_width_adapter\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "sdram_controller_s1_to_bridge_0_avalon_master_rsp_width_adapter" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0.v" 2290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523301319 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/system/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620523301326 "|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_bridge_0_avalon_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/system/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620523301328 "|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_bridge_0_avalon_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/system/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620523301328 "|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_bridge_0_avalon_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_to_jtag_master_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_to_jtag_master_master_rsp_width_adapter\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "sdram_controller_s1_to_jtag_master_master_rsp_width_adapter" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0.v" 2356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523301370 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/system/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620523301376 "|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_jtag_master_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/system/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620523301377 "|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_jtag_master_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/system/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620523301377 "|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_jtag_master_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "crosser" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0.v" 2390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523301403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523301412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/system/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523301451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_004 " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_004\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "crosser_004" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0.v" 2526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523301470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_004\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_004\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523301478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_avalon_st_adapter system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "avalon_st_adapter" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0.v" 2589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523301519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523301524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_avalon_st_adapter_001 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"system_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0.v" 2618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523301529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523301535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_output display_output:display0 " "Elaborating entity \"display_output\" for hierarchy \"display_output:display0\"" {  } { { "../../play_gif/hdl/play_gif2.sv" "display0" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523301554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cj14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cj14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cj14 " "Found entity 1: altsyncram_cj14" {  } { { "db/altsyncram_cj14.tdf" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/altsyncram_cj14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523305051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523305051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_i7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_i7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_i7c " "Found entity 1: mux_i7c" {  } { { "db/mux_i7c.tdf" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/mux_i7c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523305298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523305298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3af " "Found entity 1: decode_3af" {  } { { "db/decode_3af.tdf" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/decode_3af.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523305401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523305401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2th.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2th.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2th " "Found entity 1: cntr_2th" {  } { { "db/cntr_2th.tdf" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/cntr_2th.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523305559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523305559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_krb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_krb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_krb " "Found entity 1: cmpr_krb" {  } { { "db/cmpr_krb.tdf" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/cmpr_krb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523305601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523305601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8hi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8hi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8hi " "Found entity 1: cntr_8hi" {  } { { "db/cntr_8hi.tdf" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/cntr_8hi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523305686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523305686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4rh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4rh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4rh " "Found entity 1: cntr_4rh" {  } { { "db/cntr_4rh.tdf" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/cntr_4rh.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523305810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523305810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_grb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_grb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_grb " "Found entity 1: cmpr_grb" {  } { { "db/cmpr_grb.tdf" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/cmpr_grb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523305854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523305854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_odi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_odi " "Found entity 1: cntr_odi" {  } { { "db/cntr_odi.tdf" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/cntr_odi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523305939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523305939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_drb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_drb " "Found entity 1: cmpr_drb" {  } { { "db/cmpr_drb.tdf" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/cmpr_drb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523305982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523305982 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523306269 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1620523306432 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.05.08.18:21:49 Progress: Loading sld029bdc9c/alt_sld_fab_wrapper_hw.tcl " "2021.05.08.18:21:49 Progress: Loading sld029bdc9c/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523309115 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523310915 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523311017 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523312982 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523313091 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523313198 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523313306 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523313310 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523313310 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1620523313995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld029bdc9c/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld029bdc9c/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld029bdc9c/alt_sld_fab.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/sld029bdc9c/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523314185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523314185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld029bdc9c/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld029bdc9c/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld029bdc9c/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/sld029bdc9c/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523314266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523314266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld029bdc9c/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld029bdc9c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld029bdc9c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/sld029bdc9c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523314269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523314269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld029bdc9c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld029bdc9c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld029bdc9c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/sld029bdc9c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523314335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523314335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld029bdc9c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld029bdc9c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld029bdc9c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/sld029bdc9c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523314414 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld029bdc9c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/sld029bdc9c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523314414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523314414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld029bdc9c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld029bdc9c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld029bdc9c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/sld029bdc9c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523314484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523314484 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\|mem " "RAM logic \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "db/ip/system/submodules/altera_avalon_sc_fifo.v" "mem" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1620523316313 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1620523316313 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:u0\|system_jtag_master:jtag_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620523317088 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620523317088 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620523317088 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620523317088 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620523317088 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620523317088 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620523317088 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620523317088 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620523317088 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620523317088 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620523317088 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620523317088 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620523317088 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620523317088 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620523317088 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1620523317088 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1620523317088 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|system_jtag_master:jtag_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523317119 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|system_jtag_master:jtag_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620523317119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620523317119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620523317119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620523317119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620523317119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620523317119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620523317119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620523317119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620523317119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620523317119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620523317119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620523317119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620523317119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620523317119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620523317119 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620523317119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m4g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m4g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m4g1 " "Found entity 1: altsyncram_m4g1" {  } { { "db/altsyncram_m4g1.tdf" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/altsyncram_m4g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620523317165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523317165 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1620523317431 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/system/submodules/system_sdram_controller.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_sdram_controller.v" 442 -1 0 } } { "db/ip/system/submodules/system_sdram_controller.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_sdram_controller.v" 356 -1 0 } } { "db/ip/system/submodules/altera_reset_synchronizer.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/system/submodules/altera_merlin_master_agent.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "db/ip/system/submodules/system_sdram_controller.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_sdram_controller.v" 306 -1 0 } } { "db/ip/system/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/system/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "db/ip/system/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_st_packets_to_bytes.v" 178 -1 0 } } { "db/ip/system/submodules/system_altpll_0.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_altpll_0.v" 276 -1 0 } } { "db/ip/system/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1620523317536 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1620523317536 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620523318191 "|play_gif2|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620523318191 "|play_gif2|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620523318191 "|play_gif2|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620523318191 "|play_gif2|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620523318191 "|play_gif2|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620523318191 "|play_gif2|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620523318191 "|play_gif2|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620523318191 "|play_gif2|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620523318191 "|play_gif2|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620523318191 "|play_gif2|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620523318191 "|play_gif2|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620523318191 "|play_gif2|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620523318191 "|play_gif2|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620523318191 "|play_gif2|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620523318191 "|play_gif2|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620523318191 "|play_gif2|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620523318191 "|play_gif2|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620523318191 "|play_gif2|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620523318191 "|play_gif2|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620523318191 "|play_gif2|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620523318191 "|play_gif2|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620523318191 "|play_gif2|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620523318191 "|play_gif2|VGA_VS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1620523318191 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523318316 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "343 " "343 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1620523319373 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "qsys_system 19 " "Ignored 19 assignments for entity \"qsys_system\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1620523319435 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "qsys_system_jtag_master 16 " "Ignored 16 assignments for entity \"qsys_system_jtag_master\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1620523319435 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "qsys_system_jtag_master_b2p_adapter 21 " "Ignored 21 assignments for entity \"qsys_system_jtag_master_b2p_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1620523319435 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "qsys_system_jtag_master_p2b_adapter 21 " "Ignored 21 assignments for entity \"qsys_system_jtag_master_p2b_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1620523319435 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "qsys_system_jtag_master_timing_adt 21 " "Ignored 21 assignments for entity \"qsys_system_jtag_master_timing_adt\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1620523319435 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "qsys_system_led_export 22 " "Ignored 22 assignments for entity \"qsys_system_led_export\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1620523319435 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "qsys_system_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"qsys_system_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1620523319436 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "qsys_system_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"qsys_system_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1620523319436 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "qsys_system_mm_interconnect_0_avalon_st_adapter_001 32 " "Ignored 32 assignments for entity \"qsys_system_mm_interconnect_0_avalon_st_adapter_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1620523319436 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "qsys_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 19 " "Ignored 19 assignments for entity \"qsys_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1620523319436 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1620523319436 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "qsys_system_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"qsys_system_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1620523319436 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "qsys_system_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"qsys_system_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1620523319436 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "qsys_system_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"qsys_system_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1620523319436 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "qsys_system_mm_interconnect_0_router_001 36 " "Ignored 36 assignments for entity \"qsys_system_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1620523319436 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "qsys_system_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"qsys_system_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1620523319436 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "qsys_system_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"qsys_system_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1620523319436 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "qsys_system_mm_interconnect_0_rsp_demux_001 17 " "Ignored 17 assignments for entity \"qsys_system_mm_interconnect_0_rsp_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1620523319436 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "qsys_system_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"qsys_system_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1620523319436 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "qsys_system_pll 78 " "Ignored 78 assignments for entity \"qsys_system_pll\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1620523319436 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "qsys_system_sdram_controller 34 " "Ignored 34 assignments for entity \"qsys_system_sdram_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1620523319436 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.map.smsg " "Generated suppressed messages file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523319748 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 36 407 0 0 371 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 36 of its 407 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 371 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1620523321292 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1620523321359 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620523321359 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "system:u0\|system_altpll_0:altpll_0\|system_altpll_0_altpll_82g2:sd1\|pll7 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"system:u0\|system_altpll_0:altpll_0\|system_altpll_0_altpll_82g2:sd1\|pll7\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/ip/system/submodules/system_altpll_0.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_altpll_0.v" 150 -1 0 } } { "db/ip/system/submodules/system_altpll_0.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_altpll_0.v" 298 0 0 } } { "db/ip/system/system.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/system.v" 101 0 0 } } { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 206 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1620523321579 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620523321774 "|play_gif2|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620523321774 "|play_gif2|MAX10_CLK2_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1620523321774 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5985 " "Implemented 5985 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1620523321774 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1620523321774 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1620523321774 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5668 " "Implemented 5668 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1620523321774 ""} { "Info" "ICUT_CUT_TM_RAMS" "195 " "Implemented 195 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1620523321774 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1620523321774 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1620523321774 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 73 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 73 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4975 " "Peak virtual memory: 4975 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620523321835 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 08 18:22:01 2021 " "Processing ended: Sat May 08 18:22:01 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620523321835 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:03 " "Elapsed time: 00:01:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620523321835 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:15 " "Total CPU time (on all processors): 00:02:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620523321835 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620523321835 ""}
