

================================================================
== Vitis HLS Report for 'store_tile_mm'
================================================================
* Date:           Tue Oct 21 03:22:28 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                       |                                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                Instance               |               Module               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |entry_proc_U0                          |entry_proc                          |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        |store_tile_mm_Block_entry23_proc_U0    |store_tile_mm_Block_entry23_proc    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        |store_tile_mm_Loop_Out_writey_proc_U0  |store_tile_mm_Loop_Out_writey_proc  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +---------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      50|    -|
|FIFO             |        -|     -|     792|     536|    -|
|Instance         |        -|     0|     434|     859|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      90|    -|
|Register         |        -|     -|      10|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    1236|    1535|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                Instance               |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |entry_proc_U0                          |entry_proc                          |        0|   0|   36|   65|    0|
    |store_tile_mm_Block_entry23_proc_U0    |store_tile_mm_Block_entry23_proc    |        0|   0|   29|   90|    0|
    |store_tile_mm_Loop_Out_writey_proc_U0  |store_tile_mm_Loop_Out_writey_proc  |        0|   0|  369|  704|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                  |                                    |        0|   0|  434|  859|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +----------------------------------------+---------+----+----+-----+------+-----+---------+
    |                  Name                  | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +----------------------------------------+---------+----+----+-----+------+-----+---------+
    |h0_cast6_loc_i_i_channel_U              |        0|  99|   0|    -|     2|   10|       20|
    |out_tile_offset_cast_loc_i_i_channel_U  |        0|  99|   0|    -|     2|   64|      128|
    |p_cast_loc_i_i_channel_U                |        0|  99|   0|    -|     2|   32|       64|
    |shl_ln333_cast_loc_i_i_channel_U        |        0|  99|   0|    -|     2|   64|      128|
    |tmp_1_U                                 |        0|  99|   0|    -|     3|    9|       27|
    |tmp_2_U                                 |        0|  99|   0|    -|     2|    9|       18|
    |tmp_3_U                                 |        0|  99|   0|    -|     2|    9|       18|
    |tmp_4_U                                 |        0|  99|   0|    -|     3|    9|       27|
    +----------------------------------------+---------+----+----+-----+------+-----+---------+
    |Total                                   |        0| 792|   0|    0|    18|  206|      430|
    +----------------------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                        Variable Name                       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------------------+----------+----+---+----+------------+------------+
    |ap_channel_done_h0_cast6_loc_i_i_channel                    |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_out_tile_offset_cast_loc_i_i_channel        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_p_cast_loc_i_i_channel                      |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_shl_ln333_cast_loc_i_i_channel              |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_tmp_1                                       |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_tmp_2                                       |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_tmp_3                                       |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_tmp_4                                       |       and|   0|  0|   2|           1|           1|
    |ap_idle                                                     |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                               |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_continue                                   |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_start                                      |       and|   0|  0|   2|           1|           1|
    |store_tile_mm_Block_entry23_proc_U0_ap_continue             |       and|   0|  0|   2|           1|           1|
    |store_tile_mm_Block_entry23_proc_U0_ap_start                |       and|   0|  0|   2|           1|           1|
    |store_tile_mm_Loop_Out_writey_proc_U0_ap_start              |       and|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_h0_cast6_loc_i_i_channel              |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_out_tile_offset_cast_loc_i_i_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_p_cast_loc_i_i_channel                |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_shl_ln333_cast_loc_i_i_channel        |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_tmp_1                                 |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_tmp_2                                 |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_tmp_3                                 |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_tmp_4                                 |        or|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready                              |        or|   0|  0|   2|           1|           1|
    |ap_sync_store_tile_mm_Loop_Out_writey_proc_U0_ap_ready      |        or|   0|  0|   2|           1|           1|
    +------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                       |          |   0|  0|  50|          25|          25|
    +------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------------------+----+-----------+-----+-----------+
    |                              Name                              | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_h0_cast6_loc_i_i_channel              |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_out_tile_offset_cast_loc_i_i_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_p_cast_loc_i_i_channel                |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_shl_ln333_cast_loc_i_i_channel        |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_tmp_1                                 |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_tmp_2                                 |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_tmp_3                                 |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_tmp_4                                 |   9|          2|    1|          2|
    |ap_sync_reg_entry_proc_U0_ap_ready                              |   9|          2|    1|          2|
    |ap_sync_reg_store_tile_mm_Loop_Out_writey_proc_U0_ap_ready      |   9|          2|    1|          2|
    +----------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                           |  90|         20|   10|         20|
    +----------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+---+----+-----+-----------+
    |                              Name                              | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_h0_cast6_loc_i_i_channel              |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_out_tile_offset_cast_loc_i_i_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_p_cast_loc_i_i_channel                |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_shl_ln333_cast_loc_i_i_channel        |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_tmp_1                                 |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_tmp_2                                 |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_tmp_3                                 |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_tmp_4                                 |  1|   0|    1|          0|
    |ap_sync_reg_entry_proc_U0_ap_ready                              |  1|   0|    1|          0|
    |ap_sync_reg_store_tile_mm_Loop_Out_writey_proc_U0_ap_ready      |  1|   0|    1|          0|
    +----------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                           | 10|   0|   10|          0|
    +----------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------------------+-----+-----+------------+---------------+--------------+
|phase_dout               |   in|    1|     ap_fifo|          phase|       pointer|
|phase_empty_n            |   in|    1|     ap_fifo|          phase|       pointer|
|phase_read               |  out|    1|     ap_fifo|          phase|       pointer|
|m_axi_gmem_out_AWVALID   |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWREADY   |   in|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWADDR    |  out|   64|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWID      |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWLEN     |  out|   32|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWSIZE    |  out|    3|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWBURST   |  out|    2|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWLOCK    |  out|    2|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWCACHE   |  out|    4|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWPROT    |  out|    3|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWQOS     |  out|    4|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWREGION  |  out|    4|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWUSER    |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_WVALID    |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_WREADY    |   in|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_WDATA     |  out|   32|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_WSTRB     |  out|    4|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_WLAST     |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_WID       |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_WUSER     |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARVALID   |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARREADY   |   in|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARADDR    |  out|   64|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARID      |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARLEN     |  out|   32|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARSIZE    |  out|    3|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARBURST   |  out|    2|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARLOCK    |  out|    2|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARCACHE   |  out|    4|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARPROT    |  out|    3|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARQOS     |  out|    4|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARREGION  |  out|    4|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARUSER    |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_RVALID    |   in|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_RREADY    |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_RDATA     |   in|   32|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_RLAST     |   in|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_RID       |   in|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_RFIFONUM  |   in|    9|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_RUSER     |   in|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_RRESP     |   in|    2|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_BVALID    |   in|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_BREADY    |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_BRESP     |   in|    2|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_BID       |   in|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_BUSER     |   in|    1|       m_axi|       gmem_out|       pointer|
|output_ftmap_dout        |   in|   64|     ap_fifo|   output_ftmap|       pointer|
|output_ftmap_empty_n     |   in|    1|     ap_fifo|   output_ftmap|       pointer|
|output_ftmap_read        |  out|    1|     ap_fifo|   output_ftmap|       pointer|
|h0_dout                  |   in|    9|     ap_fifo|             h0|       pointer|
|h0_empty_n               |   in|    1|     ap_fifo|             h0|       pointer|
|h0_read                  |  out|    1|     ap_fifo|             h0|       pointer|
|w0_dout                  |   in|    8|     ap_fifo|             w0|       pointer|
|w0_empty_n               |   in|    1|     ap_fifo|             w0|       pointer|
|w0_read                  |  out|    1|     ap_fifo|             w0|       pointer|
|outbuf_address0          |  out|    9|   ap_memory|         outbuf|         array|
|outbuf_ce0               |  out|    1|   ap_memory|         outbuf|         array|
|outbuf_d0                |  out|   32|   ap_memory|         outbuf|         array|
|outbuf_q0                |   in|   32|   ap_memory|         outbuf|         array|
|outbuf_we0               |  out|    1|   ap_memory|         outbuf|         array|
|ap_clk                   |   in|    1|  ap_ctrl_hs|  store_tile_mm|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  store_tile_mm|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  store_tile_mm|  return value|
|outbuf_empty_n           |   in|    1|  ap_ctrl_hs|  store_tile_mm|  return value|
|outbuf_read              |  out|    1|  ap_ctrl_hs|  store_tile_mm|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  store_tile_mm|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  store_tile_mm|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  store_tile_mm|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|  store_tile_mm|  return value|
+-------------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 3, States = { 1 2 3 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp = call i36 @entry_proc, i9 %h0, i8 %w0"   --->   Operation 4 'call' 'tmp' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp_1 = extractvalue i36 %tmp"   --->   Operation 5 'extractvalue' 'tmp_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 3> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_2 = extractvalue i36 %tmp"   --->   Operation 6 'extractvalue' 'tmp_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_3 = extractvalue i36 %tmp"   --->   Operation 7 'extractvalue' 'tmp_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_4 = extractvalue i36 %tmp"   --->   Operation 8 'extractvalue' 'tmp_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 3> <FIFO>
ST_1 : Operation 9 [1/1] (3.00ns)   --->   "%call_ret = call i170 @store_tile_mm_Block_entry23_proc, i1 %phase, i9 %tmp_3, i9 %tmp_2"   --->   Operation 9 'call' 'call_ret' <Predicate = true> <Delay = 3.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%out_tile_offset_cast_loc_i_i_channel = extractvalue i170 %call_ret"   --->   Operation 10 'extractvalue' 'out_tile_offset_cast_loc_i_i_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%h0_cast6_loc_i_i_channel = extractvalue i170 %call_ret"   --->   Operation 11 'extractvalue' 'h0_cast6_loc_i_i_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%shl_ln333_cast_loc_i_i_channel = extractvalue i170 %call_ret"   --->   Operation 12 'extractvalue' 'shl_ln333_cast_loc_i_i_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_cast_loc_i_i_channel = extractvalue i170 %call_ret"   --->   Operation 13 'extractvalue' 'p_cast_loc_i_i_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 5.79>
ST_2 : Operation 14 [2/2] (5.79ns)   --->   "%call_ln0 = call void @store_tile_mm_Loop_Out_writey_proc, i10 %h0_cast6_loc_i_i_channel, i64 %shl_ln333_cast_loc_i_i_channel, i64 %output_ftmap, i9 %tmp_4, i9 %tmp_1, i32 %gmem_out, i32 %p_cast_loc_i_i_channel, i64 %out_tile_offset_cast_loc_i_i_channel, i32 %outbuf"   --->   Operation 14 'call' 'call_ln0' <Predicate = true> <Delay = 5.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_ftmap, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %phase, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %w0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %h0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %outbuf, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln329 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_13" [src/srcnn.cpp:329->src/srcnn.cpp:543]   --->   Operation 20 'specdataflowpipeline' 'specdataflowpipeline_ln329' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %outbuf, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_out, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 65025, void @empty_26, void @empty_10, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/2] (0.00ns)   --->   "%call_ln0 = call void @store_tile_mm_Loop_Out_writey_proc, i10 %h0_cast6_loc_i_i_channel, i64 %shl_ln333_cast_loc_i_i_channel, i64 %output_ftmap, i9 %tmp_4, i9 %tmp_1, i32 %gmem_out, i32 %p_cast_loc_i_i_channel, i64 %out_tile_offset_cast_loc_i_i_channel, i32 %outbuf"   --->   Operation 23 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln543 = ret" [src/srcnn.cpp:543]   --->   Operation 24 'ret' 'ret_ln543' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ phase]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gmem_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ output_ftmap]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ h0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ w0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp                                  (call                ) [ 0000]
tmp_1                                (extractvalue        ) [ 0011]
tmp_2                                (extractvalue        ) [ 0000]
tmp_3                                (extractvalue        ) [ 0000]
tmp_4                                (extractvalue        ) [ 0011]
call_ret                             (call                ) [ 0000]
out_tile_offset_cast_loc_i_i_channel (extractvalue        ) [ 0011]
h0_cast6_loc_i_i_channel             (extractvalue        ) [ 0011]
shl_ln333_cast_loc_i_i_channel       (extractvalue        ) [ 0011]
p_cast_loc_i_i_channel               (extractvalue        ) [ 0011]
specinterface_ln0                    (specinterface       ) [ 0000]
specinterface_ln0                    (specinterface       ) [ 0000]
specinterface_ln0                    (specinterface       ) [ 0000]
specinterface_ln0                    (specinterface       ) [ 0000]
specmemcore_ln0                      (specmemcore         ) [ 0000]
specdataflowpipeline_ln329           (specdataflowpipeline) [ 0000]
specmemcore_ln0                      (specmemcore         ) [ 0000]
specinterface_ln0                    (specinterface       ) [ 0000]
call_ln0                             (call                ) [ 0000]
ret_ln543                            (ret                 ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="phase">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phase"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_ftmap">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="h0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="w0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="outbuf">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outbuf"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="entry_proc"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="store_tile_mm_Block_entry23_proc"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="store_tile_mm_Loop_Out_writey_proc"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="tmp_entry_proc_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="36" slack="0"/>
<pin id="56" dir="0" index="1" bw="9" slack="0"/>
<pin id="57" dir="0" index="2" bw="8" slack="0"/>
<pin id="58" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="call_ret_store_tile_mm_Block_entry23_proc_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="170" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="9" slack="0"/>
<pin id="66" dir="0" index="3" bw="9" slack="0"/>
<pin id="67" dir="1" index="4" bw="170" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_store_tile_mm_Loop_Out_writey_proc_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="10" slack="1"/>
<pin id="73" dir="0" index="2" bw="64" slack="1"/>
<pin id="74" dir="0" index="3" bw="64" slack="0"/>
<pin id="75" dir="0" index="4" bw="9" slack="1"/>
<pin id="76" dir="0" index="5" bw="9" slack="1"/>
<pin id="77" dir="0" index="6" bw="32" slack="0"/>
<pin id="78" dir="0" index="7" bw="32" slack="1"/>
<pin id="79" dir="0" index="8" bw="64" slack="1"/>
<pin id="80" dir="0" index="9" bw="32" slack="0"/>
<pin id="81" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="tmp_1_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="36" slack="0"/>
<pin id="88" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="tmp_2_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="36" slack="0"/>
<pin id="92" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="tmp_3_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="36" slack="0"/>
<pin id="97" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="tmp_4_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="36" slack="0"/>
<pin id="102" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="out_tile_offset_cast_loc_i_i_channel_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="170" slack="0"/>
<pin id="106" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="out_tile_offset_cast_loc_i_i_channel/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="h0_cast6_loc_i_i_channel_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="170" slack="0"/>
<pin id="110" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="h0_cast6_loc_i_i_channel/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="shl_ln333_cast_loc_i_i_channel_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="170" slack="0"/>
<pin id="114" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="shl_ln333_cast_loc_i_i_channel/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="p_cast_loc_i_i_channel_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="170" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_cast_loc_i_i_channel/1 "/>
</bind>
</comp>

<comp id="120" class="1005" name="tmp_1_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="9" slack="1"/>
<pin id="122" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="125" class="1005" name="tmp_4_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="9" slack="1"/>
<pin id="127" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="130" class="1005" name="out_tile_offset_cast_loc_i_i_channel_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="1"/>
<pin id="132" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="out_tile_offset_cast_loc_i_i_channel "/>
</bind>
</comp>

<comp id="135" class="1005" name="h0_cast6_loc_i_i_channel_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="10" slack="1"/>
<pin id="137" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="h0_cast6_loc_i_i_channel "/>
</bind>
</comp>

<comp id="140" class="1005" name="shl_ln333_cast_loc_i_i_channel_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="1"/>
<pin id="142" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln333_cast_loc_i_i_channel "/>
</bind>
</comp>

<comp id="145" class="1005" name="p_cast_loc_i_i_channel_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="1"/>
<pin id="147" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_cast_loc_i_i_channel "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="12" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="6" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="61"><net_src comp="8" pin="0"/><net_sink comp="54" pin=2"/></net>

<net id="68"><net_src comp="14" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="82"><net_src comp="16" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="70" pin=3"/></net>

<net id="84"><net_src comp="2" pin="0"/><net_sink comp="70" pin=6"/></net>

<net id="85"><net_src comp="10" pin="0"/><net_sink comp="70" pin=9"/></net>

<net id="89"><net_src comp="54" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="54" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="94"><net_src comp="90" pin="1"/><net_sink comp="62" pin=3"/></net>

<net id="98"><net_src comp="54" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="99"><net_src comp="95" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="103"><net_src comp="54" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="62" pin="4"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="62" pin="4"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="62" pin="4"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="62" pin="4"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="86" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="70" pin=5"/></net>

<net id="128"><net_src comp="100" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="70" pin=4"/></net>

<net id="133"><net_src comp="104" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="70" pin=8"/></net>

<net id="138"><net_src comp="108" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="70" pin=1"/></net>

<net id="143"><net_src comp="112" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="148"><net_src comp="116" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="70" pin=7"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem_out | {2 3 }
	Port: outbuf | {}
 - Input state : 
	Port: store_tile_mm : phase | {1 }
	Port: store_tile_mm : gmem_out | {}
	Port: store_tile_mm : output_ftmap | {2 3 }
	Port: store_tile_mm : h0 | {1 }
	Port: store_tile_mm : w0 | {1 }
	Port: store_tile_mm : outbuf | {2 3 }
  - Chain level:
	State 1
		tmp_1 : 1
		tmp_2 : 1
		tmp_3 : 1
		tmp_4 : 1
		call_ret : 2
		out_tile_offset_cast_loc_i_i_channel : 3
		h0_cast6_loc_i_i_channel : 3
		shl_ln333_cast_loc_i_i_channel : 3
		p_cast_loc_i_i_channel : 3
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------|---------|---------|---------|---------|
| Operation|                 Functional Unit                 |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |               tmp_entry_proc_fu_54              |    0    |    0    |    0    |    0    |
|   call   | call_ret_store_tile_mm_Block_entry23_proc_fu_62 |    0    |    0    |    0    |    34   |
|          |   grp_store_tile_mm_Loop_Out_writey_proc_fu_70  |    0    |  2.989  |   465   |   555   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                   tmp_1_fu_86                   |    0    |    0    |    0    |    0    |
|          |                   tmp_2_fu_90                   |    0    |    0    |    0    |    0    |
|          |                   tmp_3_fu_95                   |    0    |    0    |    0    |    0    |
|extractvalue|                   tmp_4_fu_100                  |    0    |    0    |    0    |    0    |
|          |   out_tile_offset_cast_loc_i_i_channel_fu_104   |    0    |    0    |    0    |    0    |
|          |         h0_cast6_loc_i_i_channel_fu_108         |    0    |    0    |    0    |    0    |
|          |      shl_ln333_cast_loc_i_i_channel_fu_112      |    0    |    0    |    0    |    0    |
|          |          p_cast_loc_i_i_channel_fu_116          |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                 |    0    |  2.989  |   465   |   589   |
|----------|-------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------------------+--------+
|                                            |   FF   |
+--------------------------------------------+--------+
|      h0_cast6_loc_i_i_channel_reg_135      |   10   |
|out_tile_offset_cast_loc_i_i_channel_reg_130|   64   |
|       p_cast_loc_i_i_channel_reg_145       |   32   |
|   shl_ln333_cast_loc_i_i_channel_reg_140   |   64   |
|                tmp_1_reg_120               |    9   |
|                tmp_4_reg_125               |    9   |
+--------------------------------------------+--------+
|                    Total                   |   188  |
+--------------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    2   |   465  |   589  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   188  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    2   |   653  |   589  |
+-----------+--------+--------+--------+--------+
