

================================================================
== Vitis HLS Report for 'Bias_Merger'
================================================================
* Date:           Fri Dec 19 23:44:31 2025

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        Hybrid_Model_test
* Solution:       hls (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.470 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      903|      903|  4.515 us|  4.515 us|  903|  903|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                |                                      |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                    Instance                    |                Module                |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_Bias_Merger_Pipeline_VITIS_LOOP_14_1_fu_68  |Bias_Merger_Pipeline_VITIS_LOOP_14_1  |      901|      901|  4.505 us|  4.505 us|  897|  897|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       91|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      0|      262|      905|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|        4|     -|
|Register             |        -|      -|       67|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      329|     1000|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+
    |                    Instance                    |                Module                | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+
    |grp_Bias_Merger_Pipeline_VITIS_LOOP_14_1_fu_68  |Bias_Merger_Pipeline_VITIS_LOOP_14_1  |        0|   0|  262|  905|    0|
    +------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+
    |Total                                           |                                      |        0|   0|  262|  905|    0|
    +------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |sub_ln73_4_fu_112_p2  |         -|   0|  0|  30|           1|          30|
    |sub_ln73_fu_96_p2     |         -|   0|  0|  32|           1|          32|
    |ap_block_state1       |        or|   0|  0|   2|           1|           1|
    |rows_2_fu_128_p3      |    select|   0|  0|  27|           1|          30|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  91|           4|          93|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |   1|          4|    1|          4|
    |ap_done            |   1|          2|    1|          2|
    |bias_buffer_blk_n  |   1|          2|    1|          2|
    |rows_blk_n         |   1|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              |   4|         10|    4|         10|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                            | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                    |   3|   0|    3|          0|
    |ap_done_reg                                                  |   1|   0|    1|          0|
    |bias_buffer_read_reg_140                                     |  16|   0|   16|          0|
    |bias_reg_150                                                 |  16|   0|   16|          0|
    |grp_Bias_Merger_Pipeline_VITIS_LOOP_14_1_fu_68_ap_start_reg  |   1|   0|    1|          0|
    |rows_2_reg_145                                               |  30|   0|   30|          0|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                        |  67|   0|   67|          0|
    +-------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------+-----+-----+------------+----------------------+--------------+
|              RTL Ports              | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                               |   in|    1|  ap_ctrl_hs|           Bias_Merger|  return value|
|ap_rst                               |   in|    1|  ap_ctrl_hs|           Bias_Merger|  return value|
|ap_start                             |   in|    1|  ap_ctrl_hs|           Bias_Merger|  return value|
|ap_done                              |  out|    1|  ap_ctrl_hs|           Bias_Merger|  return value|
|ap_continue                          |   in|    1|  ap_ctrl_hs|           Bias_Merger|  return value|
|ap_idle                              |  out|    1|  ap_ctrl_hs|           Bias_Merger|  return value|
|ap_ready                             |  out|    1|  ap_ctrl_hs|           Bias_Merger|  return value|
|rows_dout                            |   in|   32|     ap_fifo|                  rows|       pointer|
|rows_empty_n                         |   in|    1|     ap_fifo|                  rows|       pointer|
|rows_read                            |  out|    1|     ap_fifo|                  rows|       pointer|
|rows_num_data_valid                  |   in|    3|     ap_fifo|                  rows|       pointer|
|rows_fifo_cap                        |   in|    3|     ap_fifo|                  rows|       pointer|
|dequantized_output_0_dout            |   in|   16|     ap_fifo|  dequantized_output_0|       pointer|
|dequantized_output_0_empty_n         |   in|    1|     ap_fifo|  dequantized_output_0|       pointer|
|dequantized_output_0_read            |  out|    1|     ap_fifo|  dequantized_output_0|       pointer|
|dequantized_output_0_num_data_valid  |   in|    3|     ap_fifo|  dequantized_output_0|       pointer|
|dequantized_output_0_fifo_cap        |   in|    3|     ap_fifo|  dequantized_output_0|       pointer|
|dequantized_output_1_dout            |   in|   16|     ap_fifo|  dequantized_output_1|       pointer|
|dequantized_output_1_empty_n         |   in|    1|     ap_fifo|  dequantized_output_1|       pointer|
|dequantized_output_1_read            |  out|    1|     ap_fifo|  dequantized_output_1|       pointer|
|dequantized_output_1_num_data_valid  |   in|    3|     ap_fifo|  dequantized_output_1|       pointer|
|dequantized_output_1_fifo_cap        |   in|    3|     ap_fifo|  dequantized_output_1|       pointer|
|dequantized_output_2_dout            |   in|   16|     ap_fifo|  dequantized_output_2|       pointer|
|dequantized_output_2_empty_n         |   in|    1|     ap_fifo|  dequantized_output_2|       pointer|
|dequantized_output_2_read            |  out|    1|     ap_fifo|  dequantized_output_2|       pointer|
|dequantized_output_2_num_data_valid  |   in|    3|     ap_fifo|  dequantized_output_2|       pointer|
|dequantized_output_2_fifo_cap        |   in|    3|     ap_fifo|  dequantized_output_2|       pointer|
|dequantized_output_3_dout            |   in|   16|     ap_fifo|  dequantized_output_3|       pointer|
|dequantized_output_3_empty_n         |   in|    1|     ap_fifo|  dequantized_output_3|       pointer|
|dequantized_output_3_read            |  out|    1|     ap_fifo|  dequantized_output_3|       pointer|
|dequantized_output_3_num_data_valid  |   in|    3|     ap_fifo|  dequantized_output_3|       pointer|
|dequantized_output_3_fifo_cap        |   in|    3|     ap_fifo|  dequantized_output_3|       pointer|
|out_stream_din                       |  out|   64|     ap_fifo|            out_stream|       pointer|
|out_stream_full_n                    |   in|    1|     ap_fifo|            out_stream|       pointer|
|out_stream_write                     |  out|    1|     ap_fifo|            out_stream|       pointer|
|bias_buffer_dout                     |   in|   16|     ap_fifo|           bias_buffer|       pointer|
|bias_buffer_empty_n                  |   in|    1|     ap_fifo|           bias_buffer|       pointer|
|bias_buffer_read                     |  out|    1|     ap_fifo|           bias_buffer|       pointer|
|bias_buffer_num_data_valid           |   in|    4|     ap_fifo|           bias_buffer|       pointer|
|bias_buffer_fifo_cap                 |   in|    4|     ap_fifo|           bias_buffer|       pointer|
+-------------------------------------+-----+-----+------------+----------------------+--------------+

