+RF,<SPI_REGFILE>
+REG,0,8,<REG_0>
+REG,1,8,<REG_1>
+REG,2,8,<REG_2>
+REG,3,8,<REG_3>
+REG,4,8,<REG_4>
+REG,5,8,<REG_5>
+REG,6,8,<REG_6>
+REG,7,8,<REG_7>
+REG,8,8,<REG_8>
+REG,9,8,<REG_9>
+REG,A,8,<REG_A>
+REG,B,8,<REG_B>
+REG,C,8,<REG_C>
+REG,D,8,<REG_D>
+REG,E,8,<REG_E>
+REG,F,8,<REG_F>
0,7,7,a_full
0,6,6,fifo_data_rdy
0,5,5,gpio_rdet
0,4,4,gpio_fdet
0,3,3,crc16
0,2,2,invalid_cfg
0,1,0,rfu
1,7,4,rfu
1,3,3,adc_data_rdy
1,2,2,adc_data_lo
1,1,1,adc_data_hi
1,0,0,det
2,7,7,a_full_en
2,6,6,fifo_data_rdy_en
2,5,5,gpio_rdet_en
2,4,4,gpio_fdet_en
2,3,3,rfu1
2,2,2,invalid_cfg_en
2,1,0,rfu2
3,7,4,rfu
3,3,3,adc_data_rdy_en
3,2,2,adc_data_lo_en
3,1,1,adc_data_hi_en
3,0,0,det_en
4,7,6,rfu
4,5,0,fifo_wr_ptr
5,7,6,rfu
5,5,0,fifo_rd_ptr
6,7,5,rfu
6,4,0,ovf_counter
7,7,7,rfu
7,6,0,fifo_data_count
8,7,6,rfu
8,5,0,fifo_a_full
9,7,5,rfu1
9,4,4,flush_fifo
9,3,3,fifo_stat_clr
9,2,2,a_full_type
9,1,1,fifo_ro
9,0,0,rfu2
a,7,7,bypass_ldo
a,6,2,rfu1
a,1,1,pw_mode
a,0,0,wamp1_i_ctrl
b,7,7,rfu
b,6,6,detector_en
b,5,3,detector_threshold
b,2,0,detector_bias
c,7,7,we1_amp_en
c,6,6,we2_amp_en
c,5,5,ce_amp_en
c,4,4,cp_en
c,3,3,chop_en
c,2,2,ilim_en
c,1,1,rs
c,0,0,swo
d,7,7,bypass_dig_gain_calib
d,6,6,ios_mode
d,5,3,offset_sel
d,2,0,fsr
e,7,5,rfu1
e,4,1,s_conv_time
e,0,0,rfu2
f,7,7,lo_mode
f,6,6,lo_trip
f,5,4,lo_trip_cnt
f,3,1,lo_det_cntr
f,0,0,rst_lo_cntr
+RF,<EFUSE_MAP>
+REG,0,8,<EFUSE_REG_0>
+REG,1,8,<EFUSE_REG_1>
+REG,2,8,<EFUSE_REG_2>
+REG,3,8,<EFUSE_REG_3>
+REG,4,8,<EFUSE_REG_4>
+REG,5,8,<EFUSE_REG_5>
+REG,6,8,<EFUSE_REG_6>
+REG,7,8,<EFUSE_REG_7>
+REG,8,8,<EFUSE_REG_8>
+REG,9,8,<EFUSE_REG_9>
+REG,A,8,<EFUSE_REG_A>
+REG,B,8,<EFUSE_REG_B>
+REG,C,8,<EFUSE_REG_C>
+REG,D,8,<EFUSE_REG_D>
+REG,E,8,<EFUSE_REG_E>
+REG,F,8,<EFUSE_REG_F>