Cadence Genus(TM) Synthesis Solution.
Copyright 2023 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[15:11:47.445849] Configured Lic search path (21.01-s002): 5280@192.168.32.10

Version: 22.12-s082_1, built Sat May 06 04:39:19 PDT 2023
Options: 
Date:    Thu Aug 22 15:11:47 2024
Host:    edabk.server1 (x86_64 w/Linux 3.10.0-1160.108.1.el7.x86_64) (24cores*48cpus*2physical cpus*AMD EPYC 7402 24-Core Processor 512KB) (395944776KB)
PID:     39947
OS:      CentOS Linux release 7.9.2009 (Core)

Checking out license: Genus_Synthesis
[15:11:48.366299] Periodic Lic check successful
[15:11:48.366313] Feature usage summary:
[15:11:48.366314] Genus_Synthesis



***********************************************************************************************************
***********************************************************************************************************



Finished executable startup (2 seconds elapsed).

Loading tool scripts...
Finished loading tool scripts (15 seconds elapsed).

WARNING: This version of the tool is 473 days old.
@genus:root: 1> source genus_script_IBEX.tcl
Sourcing './genus_script_IBEX.tcl' (Thu Aug 22 15:12:19 +07 2024)...
#@ Begin verbose source ./genus_script_IBEX.tcl
@file(genus_script_IBEX.tcl) 2: set fd_sclib ../../sky130_fd_sc_hd/lib
@file(genus_script_IBEX.tcl) 3: set osu_t18lib ../../sky130_osu_sc_t18/18T_hs/lib
@file(genus_script_IBEX.tcl) 4: set osu_t12lib ../../sky130_osu_sc_t12/12T_hs/lib
@file(genus_script_IBEX.tcl) 5: set_db init_lib_search_path [list $fd_sclib $osu_t18lib $osu_t12lib]
  Setting attribute of root '/': 'init_lib_search_path' = ../../sky130_fd_sc_hd/lib ../../sky130_osu_sc_t18/18T_hs/lib ../../sky130_osu_sc_t12/12T_hs/lib
@file(genus_script_IBEX.tcl) 7: set search_path [list "./" ]
@file(genus_script_IBEX.tcl) 8: lappend search_path $fd_sclib
@file(genus_script_IBEX.tcl) 9: lappend search_path $osu_t18lib 
@file(genus_script_IBEX.tcl) 10: lappend search_path $osu_t12lib 
@file(genus_script_IBEX.tcl) 11: lappend search_path /home/usr8/work_space/sky130_cds/synth/rtl_IBEX
@file(genus_script_IBEX.tcl) 13: set_db init_hdl_search_path $search_path
  Setting attribute of root '/': 'init_hdl_search_path' = ./ ../../sky130_fd_sc_hd/lib ../../sky130_osu_sc_t18/18T_hs/lib ../../sky130_osu_sc_t12/12T_hs/lib /home/usr8/work_space/sky130_cds/synth/rtl_IBEX
@file(genus_script_IBEX.tcl) 16: read_libs [list sky130_fd_sc_hd__tt_100C_1v80.lib sky130_osu_sc_18T_hs_tt_1P80_100C.ccs.lib]

  Message Summary for Library both libraries:
  *******************************************
  An unsupported construct was detected in this library. [LBR-40]: 13
  *******************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.800000, 100.000000) in library 'sky130_fd_sc_hd__tt_100C_1v80.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.800000, 100.000000) in library 'sky130_osu_sc_18T_hs_tt_1P80_100C.ccs.lib'.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_osu_sc_18T_hs__ant' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_osu_sc_18T_hs__ant' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_12' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_12' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__diode_2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__diode_2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_bleeder_1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_bleeder_1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_12' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_12' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_3' must have an output pin.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-9'.
@file(genus_script_IBEX.tcl) 19: set my_verilog_files [list prim_assert.sv ibex_alu.sv ibex_branch_predict.sv ibex_compressed_decoder.sv ibex_controller.sv ibex_cs_registers.sv ibex_csr.sv ibex_counter.sv ibex_decoder.sv ibex_ex_block.sv ibex_fetch_fifo.sv ibex_id_stage.sv ibex_if_stage.sv ibex_load_store_unit.sv ibex_multdiv_fast.sv ibex_multdiv_slow.sv ibex_prefetch_buffer.sv ibex_pmp.sv ibex_wb_stage.sv ibex_dummy_instr.sv ibex_core.sv ] 
@file(genus_script_IBEX.tcl) 21: set my_toplevel "ibex_core"
@file(genus_script_IBEX.tcl) 22: read_hdl -language sv $my_verilog_files
package ibex_pkg;
                |
Warning : Ignoring duplicate package definition. [VLOGPT-601]
        : Ignoring definition of package 'ibex_pkg' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_pkg.sv' on line 9, column 17.
package ibex_pkg;
                |
Warning : Ignoring duplicate package definition. [VLOGPT-601]
        : Ignoring definition of package 'ibex_pkg' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_pkg.sv' on line 9, column 17.
package ibex_pkg;
                |
Warning : Ignoring duplicate package definition. [VLOGPT-601]
        : Ignoring definition of package 'ibex_pkg' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_pkg.sv' on line 9, column 17.
package ibex_pkg;
                |
Warning : Ignoring duplicate package definition. [VLOGPT-601]
        : Ignoring definition of package 'ibex_pkg' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_pkg.sv' on line 9, column 17.
package ibex_pkg;
                |
Warning : Ignoring duplicate package definition. [VLOGPT-601]
        : Ignoring definition of package 'ibex_pkg' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_pkg.sv' on line 9, column 17.
package ibex_pkg;
                |
Warning : Ignoring duplicate package definition. [VLOGPT-601]
        : Ignoring definition of package 'ibex_pkg' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_pkg.sv' on line 9, column 17.
package ibex_pkg;
                |
Warning : Ignoring duplicate package definition. [VLOGPT-601]
        : Ignoring definition of package 'ibex_pkg' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_pkg.sv' on line 9, column 17.
package ibex_pkg;
                |
Warning : Ignoring duplicate package definition. [VLOGPT-601]
        : Ignoring definition of package 'ibex_pkg' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_pkg.sv' on line 9, column 17.
package ibex_pkg;
                |
Warning : Ignoring duplicate package definition. [VLOGPT-601]
        : Ignoring definition of package 'ibex_pkg' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_pkg.sv' on line 9, column 17.
package ibex_pkg;
                |
Warning : Ignoring duplicate package definition. [VLOGPT-601]
        : Ignoring definition of package 'ibex_pkg' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_pkg.sv' on line 9, column 17.
package ibex_pkg;
                |
Warning : Ignoring duplicate package definition. [VLOGPT-601]
        : Ignoring definition of package 'ibex_pkg' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_pkg.sv' on line 9, column 17.
package ibex_pkg;
                |
Warning : Ignoring duplicate package definition. [VLOGPT-601]
        : Ignoring definition of package 'ibex_pkg' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_pkg.sv' on line 9, column 17.
@file(genus_script_IBEX.tcl) 23: elaborate $my_toplevel
Warning : Libcell will be treated as a timing model. [LBR-158]
        : Lib_pin 'sky130_osu_sc_18T_hs__buf_6/Y' has no incoming arcs.
        : Ensure that the relevant timing arcs are defined in the Liberty model of the libcell.
  Libraries have 371 usable logic and 70 usable sequential lib-cells.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Huge' is non-monotonic.
        : Non-monotonic wireload models can cause problems during synthesis and/or mapping.  Raising some of the points in the curve to give it a monotonic shape.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Huge' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Huge' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Large' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Large' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Large' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Medium' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Medium' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Medium' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Small' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Small' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Small' is non-monotonic.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'ibex_core' from file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_core.sv'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'ibex_core' with default parameters value.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_if_stage_DmHaltAddr437323776_DmExceptionAddr437323784_DummyInstructions0_ICache0_ICacheECC0_BusSizeECC32_TagSizeECC22_LineSizeECC64_PCIncrCheck0_ResetAll0_RndCnstLfsrSeedn1403831308_RndCnstLfsrPermx1e35ecba467fd1b12e958152c04fa43878a8daed_BranchPredictor0_MemECC0_MemDataWidth32' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_if_stage.sv' on line 193.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_compressed_decoder' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_compressed_decoder.sv' on line 46.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_compressed_decoder' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_compressed_decoder.sv' on line 143.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_compressed_decoder' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_compressed_decoder.sv' on line 125.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_compressed_decoder' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_compressed_decoder.sv' on line 87.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_compressed_decoder' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_compressed_decoder.sv' on line 209.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_compressed_decoder' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_compressed_decoder.sv' on line 43.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_id_stage_RV32E0_RV32M2_RV32B0_DataIndTiming0_BranchTargetALU0_WritebackStage0_BranchPredictor0_MemECC0' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_id_stage.sv' on line 304.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_id_stage_RV32E0_RV32M2_RV32B0_DataIndTiming0_BranchTargetALU0_WritebackStage0_BranchPredictor0_MemECC0' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_id_stage.sv' on line 411.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_decoder_RV32E0_RV32M2_RV32B0_BranchTargetALU0' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_decoder.sv' on line 354.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_decoder_RV32E0_RV32M2_RV32B0_BranchTargetALU0' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_decoder.sv' on line 823.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_id_stage_RV32E0_RV32M2_RV32B0_DataIndTiming0_BranchTargetALU0_WritebackStage0_BranchPredictor0_MemECC0' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_id_stage.sv' on line 795.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'unused_shift_result_ext' in module 'ibex_alu_RV32B0' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_alu.sv' on line 352.
        : Genus removes the flip-flop or latch inferred for an unused signal or variable. To preserve the flip-flop or latch, set the hdl_preserve_unused_registers attribute to true or use a pragma in the RTL.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_multdiv_fast_RV32M2' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_multdiv_fast.sv' on line 293.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_load_store_unit_MemECC0_MemDataWidth32' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_load_store_unit.sv' on line 121.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_load_store_unit_MemECC0_MemDataWidth32' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_load_store_unit.sv' on line 129.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_load_store_unit_MemECC0_MemDataWidth32' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_load_store_unit.sv' on line 141.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_load_store_unit_MemECC0_MemDataWidth32' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_load_store_unit.sv' on line 155.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_load_store_unit_MemECC0_MemDataWidth32' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_load_store_unit.sv' on line 118.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_load_store_unit_MemECC0_MemDataWidth32' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_load_store_unit.sv' on line 175.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_load_store_unit_MemECC0_MemDataWidth32' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_load_store_unit.sv' on line 228.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG-472'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'ibex_core'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         1.00 | 
| ume_merge         |       0 |       0 |         0.00 | 
| ume_ssm           |       2 |       0 |        47.00 | 
| ume_cse           |       1 |       0 |        68.00 | 
| ume_shrink        |       7 |       0 |         7.00 | 
| ume_sweep         |       0 |       0 |         0.00 | 
| ume_constant_bmux |       0 |       0 |         0.00 | 
| ume_merge         |       0 |       0 |         0.00 | 
| ume_ssm           |       0 |       0 |         5.00 | 
| ume_cse           |       0 |       0 |        31.00 | 
| ume_shrink        |       0 |       0 |         1.00 | 
| ume_sweep         |       0 |       0 |         1.00 | 
--------------------------------------------------------
Starting optimize datapath shifters [v1.0] (stage: post_elab, startdef: ibex_core, recur: true)
Completed optimize datapath shifters (accepts: 0, rejects: 0, runtime: 0.001s)
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: ibex_core, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.002s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: ibex_core, recur: true)
Completed clip the non-user hierarchies (accepts: 1, rejects: 0, runtime: 0.017s)
Starting basic netlist cleanup [v1.0] (stage: post_elab, startdef: ibex_core, recur: true)
Completed basic netlist cleanup (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_elab
---------------------------------------------------------------------
| Transform                      | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------------------
| hlo_optimize_datapath_shifters |       0 |       0 |         1.00 | 
| hlo_clip_mux_input             |       0 |       0 |         2.00 | 
| hlo_clip                       |       1 |       0 |        17.00 | 
| hlo_cleanup                    |       0 |       0 |         0.00 | 
---------------------------------------------------------------------
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(genus_script_IBEX.tcl) 26: set my_clock_pin "clk_i"
@file(genus_script_IBEX.tcl) 27: set my_clk_freq_MHz 250
@file(genus_script_IBEX.tcl) 28: set my_period [expr 1000 / $my_clk_freq_MHz]
@file(genus_script_IBEX.tcl) 29: set my_uncertainty [expr .1 * $my_period]
@file(genus_script_IBEX.tcl) 32: set find_clock $my_clock_pin
@file(genus_script_IBEX.tcl) 33: if {  $find_clock != [list] } {
    echo "Found clock!"
    set my_clk $my_clock_pin
} 
Found clock!
@file(genus_script_IBEX.tcl) 38: set all_in_ex_clk [remove_from_collection [all_inputs] [get_ports "clk_i"]]
@file(genus_script_IBEX.tcl) 39: set all_out [all_outputs]
@file(genus_script_IBEX.tcl) 41: read_sdc IBEX.sdc
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      1 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      1 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.01)
 "get_clocks"               - successful      3 , failed      0 (runtime  0.00)
 "get_ports"                - successful      3 , failed      0 (runtime  0.01)
 "load_of"                  - successful      1 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      1 , failed      0 (runtime  0.00)
 "set_driving_cell"         - successful      1 , failed      0 (runtime  0.01)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.01)
 "set_input_transition"     - successful      1 , failed      0 (runtime  0.05)
 "set_load"                 - successful      1 , failed      0 (runtime  0.01)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:00 (hh:mm:ss)
@file(genus_script_IBEX.tcl) 43: set_db syn_generic_effort medium
  Setting attribute of root '/': 'syn_generic_effort' = medium
@file(genus_script_IBEX.tcl) 44: set_db syn_map_effort medium
  Setting attribute of root '/': 'syn_map_effort' = medium
@file(genus_script_IBEX.tcl) 45: set_db syn_opt_effort medium
  Setting attribute of root '/': 'syn_opt_effort' = medium
@file(genus_script_IBEX.tcl) 47: syn_generic

Stage: pre_early_cg
------------------------------------------------
| Transform | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------
------------------------------------------------
Mapping ChipWare ICG instances in ibex_core
Found 0 unmapped ChipWare ICG instances
Mapped 0 of 0 ChipWare ICG instances
##Generic Timing Info for library domain: _default_ typical gate delay: 148.9 ps std_slew: 20.6 ps std_load: 5.1 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: ibex_core, recur: true)
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 18 sequential instances.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 19 hierarchical instances.
Completed mux data reorder optimization (accepts: 1, rejects: 0, runtime: 0.067s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       1 |       0 |        67.00 | 
------------------------------------------------------
Running DP early constant propagation (netlist ibex_core)...
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'if_stage_i/pc_id_o_reg[0]'. The constant is '0'.
        : To prevent this optimization, set 'optimize_constant_feedback_seqs' root attribute to 'false'. The instance attribute 'optimize_constant_feedback_seq' controls this optimization. 
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'if_stage_i/pc_id_o_reg[0]'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'. You can also see the complete list of deleted sequential with command "report sequential -deleted" (on Reason "constant0").
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/u_mtvec_csr/rdata_q_reg[7]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/u_mtvec_csr/rdata_q_reg[6]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/u_mtvec_csr/rdata_q_reg[5]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/u_mtvec_csr/rdata_q_reg[4]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/u_mtvec_csr/rdata_q_reg[3]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/u_mtvec_csr/rdata_q_reg[2]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/u_mtvec_csr/rdata_q_reg[1]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/u_mtvec_csr/rdata_q_reg[0]'. The constant is '1'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'cs_registers_i/u_mtvec_csr/rdata_q_reg[0]'.
        : To prevent this optimization, set the 'optimize_constant_1_flops' root attribute to 'false' or 'optimize_constant_1_seq' instance attribute to 'false'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_mtvec_csr/rdata_q_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_mtvec_csr/rdata_q_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_mtvec_csr/rdata_q_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_mtvec_csr/rdata_q_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_mtvec_csr/rdata_q_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_mtvec_csr/rdata_q_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_mtvec_csr/rdata_q_reg[7]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/mcountinhibit_q_reg[1]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/mcountinhibit_q_reg[1]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/u_cpuctrlsts_part_csr/rdata_q_reg[5]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/u_cpuctrlsts_part_csr/rdata_q_reg[4]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/u_cpuctrlsts_part_csr/rdata_q_reg[3]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/u_cpuctrlsts_part_csr/rdata_q_reg[2]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/u_cpuctrlsts_part_csr/rdata_q_reg[1]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/u_cpuctrlsts_part_csr/rdata_q_reg[0]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_cpuctrlsts_part_csr/rdata_q_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_cpuctrlsts_part_csr/rdata_q_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_cpuctrlsts_part_csr/rdata_q_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_cpuctrlsts_part_csr/rdata_q_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_cpuctrlsts_part_csr/rdata_q_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_cpuctrlsts_part_csr/rdata_q_reg[5]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[31]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[30]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[29]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[28]'. The constant is '0'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'GLO-45'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[16]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[17]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[18]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[19]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[20]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[21]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[22]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[23]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[24]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[25]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[26]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[27]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[28]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[29]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[30]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[31]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'load_store_unit_i/pmp_err_q_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_depc_csr/rdata_q_reg[0]'.
...done running DP early constant propagation (netlist ibex_core).
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 41 sequential instances.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 36 hierarchical instances.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'ibex_core' to generic gates using 'medium' effort.
Running Synthesis Turbo Flow Version 2.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:00:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:12:28 (Aug22) |  386.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: ibex_core, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.025s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        25.00 | 
------------------------------------------------------
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 4 hierarchical instances.
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: ibex_core, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.004s)

Stage: post_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         4.00 | 
------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
------------------------------------------------
| Trick     | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------
| ume_ssm   |       0 |       0 |         1.00 | 
| ume_sweep |       0 |       0 |         1.00 | 
| ume_share |       0 |       0 |         3.00 | 
------------------------------------------------
Begin SDR optimization 
  Setting attribute of root '/': 'hier_sandbox_support_folded' = 1
#Special hiers formed inside ibex_alu_RV32B0 = 0
#Special hiers formed inside ibex_compressed_decoder = 0
#Special hiers formed inside ibex_controller_WritebackStage0_BranchPredictor0_MemECC0 = 0
#Special hiers formed inside ibex_core = 0
#Special hiers formed inside ibex_counter_CounterWidth64 = 0
#Special hiers formed inside ibex_counter_CounterWidth64_ProvideValUpd1 = 0
#Special hiers formed inside ibex_cs_registers_DbgTriggerEn0_DbgHwBreakNum1_DataIndTiming0_DummyInstructions0_ShadowCSR0_ICache0_MHPMCounterNum0_MHPMCounterWidth40_PMPEnable0_PMPGranularity0_PMPNumRegions4_RV32E0_RV32M2_RV32B0 = 0
#Special hiers formed inside ibex_csr_Width18_ShadowCopy0_ResetValue0 = 0
#Special hiers formed inside ibex_csr_Width32_ShadowCopy0_ResetValue0 = 0
#Special hiers formed inside ibex_csr_Width32_ShadowCopy0_ResetValue0_3 = 0
#Special hiers formed inside ibex_csr_Width32_ShadowCopy0_ResetValue1 = 0
#Special hiers formed inside ibex_csr_Width32_ShadowCopy0_ResetValue1073741827 = 0
#Special hiers formed inside ibex_csr_Width3_ShadowCopy0_ResetValue4 = 0
#Special hiers formed inside ibex_csr_Width6_ShadowCopy0_ResetValue16 = 0
#Special hiers formed inside ibex_csr_Width7_ShadowCopy0_ResetValue0 = 0
#Special hiers formed inside ibex_csr_Width8_ShadowCopy0_ResetValue0 = 0
#Special hiers formed inside ibex_decoder_RV32E0_RV32M2_RV32B0_BranchTargetALU0 = 0
#Special hiers formed inside ibex_ex_block_RV32M2_RV32B0_BranchTargetALU0 = 0
#Special hiers formed inside ibex_fetch_fifo_NUM_REQS2_ResetAll0 = 0
#Special hiers formed inside ibex_id_stage_RV32E0_RV32M2_RV32B0_DataIndTiming0_BranchTargetALU0_WritebackStage0_BranchPredictor0_MemECC0 = 0
#Special hiers formed inside ibex_if_stage_DmHaltAddr437323776_DmExceptionAddr437323784_DummyInstructions0_ICache0_ICacheECC0_BusSizeECC32_TagSizeECC22_LineSizeECC64_PCIncrCheck0_ResetAll0_RndCnstLfsrSeedn1403831308_RndCnstLfsrPermx1e35ecba467fd1b12e958152c04fa43878a8daed_BranchPredictor0_MemECC0_MemDataWidth32 = 0
#Special hiers formed inside ibex_load_store_unit_MemECC0_MemDataWidth32 = 0
#Special hiers formed inside ibex_multdiv_fast_RV32M2 = 0
#Special hiers formed inside ibex_prefetch_buffer_ResetAll0 = 0
#Special hiers formed inside ibex_wb_stage_ResetAll0_WritebackStage0_DummyInstructions0 = 0
  Setting attribute of root '/': 'hier_sandbox_support_folded' = 0
No special hier is found 
End SDR optimization 
Starting recase case-box optimization [v1.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed recase case-box optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 17 sequential instances.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 hierarchical instances.
Completed infer macro optimization (accepts: 1, rejects: 178, runtime: 0.065s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.001s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.003s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed mux input consolidation (accepts: 4, rejects: 0, runtime: 0.008s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.003s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.068s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.014s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed identity transform (accepts: 0, rejects: 4, runtime: 0.010s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.002s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.003s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.005s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed optimize datapath elements (accepts: 27, rejects: 0, runtime: 0.013s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.001s)
Starting word-level redundancy removal [v1.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance.
Completed word-level redundancy removal (accepts: 1, rejects: 2, runtime: 0.899s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed clip mux common data inputs (accepts: 11, rejects: 0, runtime: 0.016s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.001s)
Starting basic netlist cleanup [v1.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed basic netlist cleanup (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_rtlopt
------------------------------------------------------------------
| Transform                   | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------------------
| hlo_recase_casebox          |       0 |       0 |         1.00 | 
| hlo_infer_macro             |       1 |     178 |        65.00 | 
| hlo_decode_mux_sandwich     |       0 |       0 |         1.00 | 
| hlo_mux_decode              |       0 |       0 |         1.00 | 
| hlo_chop_mux                |       0 |       0 |         1.00 | 
| hlo_mux_cascade_opt         |       0 |       0 |         3.00 | 
| hlo_mux_consolidation       |       4 |       0 |         8.00 | 
| hlo_constant_mux_opt        |       0 |       0 |         3.00 | 
| hlo_inequality_transform    |       0 |       0 |        68.00 | 
| hlo_reconv_opt              |       0 |       0 |         0.00 | 
| hlo_restructure             |       0 |       0 |        14.00 | 
| hlo_identity_transform      |       0 |       4 |        10.00 | 
| hlo_reduce_operator_chain   |       0 |       0 |         2.00 | 
| hlo_mux_cascade_opt         |       0 |       0 |         3.00 | 
| hlo_mux_consolidation       |       0 |       0 |         5.00 | 
| hlo_optimize_datapath       |      27 |       0 |        13.00 | 
| hlo_datapath_recast         |       0 |       0 |         1.00 | 
| hlo_redundancy_removal_word |       1 |       2 |       899.00 | 
| hlo_clip_mux_input          |      11 |       0 |        16.00 | 
| hlo_clip                    |       0 |       0 |         1.00 | 
| hlo_cleanup                 |       0 |       0 |         0.00 | 
------------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
--------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------
| ume_runtime |       0 |       0 |         1.00 | 
--------------------------------------------------
CAS: Converted binary mux mux_op_numerator_q_478_56 (def: ibex_multdiv_fast_RV32M2, data: 32, sel: 5, width: 1) to onehot mux
Number of big hc bmuxes before = 1
Number of non-ctl's : 1
mux_cmbsop_cmp_signed_125_18 
SOP DEBUG : Module= ibex_alu_RV32B0, Cluster= ctl_125_18, ctl= 1, Non-ctl= 1
implTypeToString() API needs to be updated for implementation 105
Selected impl_type 105 (Unknown) for sop cluster ctl_125_18.
Number of non-ctl's : 16
mux_illegal_instr_o_87_5 mux_illegal_instr_o_143_24 mux_instr_o_143_24 mux_illegal_instr_o_46_22 mux_illegal_instr_o_87_22 mux_illegal_instr_o_209_53 mux_instr_o_46_22 mux_instr_o_87_22 mux_illegal_instr_o_43_43 mux_illegal_instr_o_51_45 mux_illegal_instr_o_121_47 mux_illegal_instr_o_125_49 mux_illegal_instr_o_133_51 mux_illegal_instr_o_221_55 mux_illegal_instr_o_225_57 mux_illegal_instr_o_226_59 
SOP DEBUG : Module= ibex_compressed_decoder, Cluster= ctl_87_22, ctl= 13, Non-ctl= 16
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster ctl_87_22.
Number of non-ctl's : 72
mux_pc_mux_o_493_142 mux_exc_pc_mux_o_493_154 g108 g109 g111 g113 g118 g119 g121 g122 g123 g124 g125 g126 g127 g129 g130 g140 g144 g152 g207 g208 g209 g210 g211 g213 mux_cmbsop_instr_req_o_493_18 mux_csr_mtval_o_493_18 mux_csr_restore_dret_id_o_493_18 mux_csr_restore_mret_id_o_493_18 mux_csr_save_cause_o_493_18 mux_csr_save_id_o_493_18 mux_csr_save_if_o_493_18 mux_ctrl_busy_o_493_18 mux_ctrl_fsm_ns_493_18 mux_debug_csr_save_o_493_18 mux_debug_mode_d_493_18 mux_exc_cause_o[irq_ext]_493_18 mux_exc_cause_o[irq_int]_493_18 mux_exc_cause_o[lower_cause]_493_18 mux_exc_pc_mux_o_493_18 mux_flush_id_493_18 mux_halt_if_493_18 mux_nmi_mode_d_493_18 mux_pc_mux_o_493_18 mux_pc_set_o_493_18 mux_retain_id_493_18 mux_649_310 mux_exc_cause_o[irq_ext]_640_312 mux_exc_cause_o[irq_int]_640_316 mux_halt_if_542_342 mux_halt_if_622_352 mux_exc_cause_o[irq_ext]_647_314 mux_exc_cause_o[irq_int]_647_318 mux_741_320 mux_csr_restore_dret_id_o_738_324 mux_csr_restore_mret_id_o_738_336 mux_exc_pc_mux_o_738_322 mux_pc_mux_o_738_330 mux_csr_restore_dret_id_o_797_326 mux_csr_restore_mret_id_o_797_338 mux_pc_mux_o_797_332 mux_pc_set_o_797_334 mux_csr_restore_dret_id_o_804_328 mux_csr_save_cause_o_710_340 mux_halt_if_552_344 mux_halt_if_616_350 mux_halt_if_611_346 mux_halt_if_615_348 mux_halt_if_839_354 mux_ctrl_busy_o_527_356 mux_retain_id_576_358 
SOP DEBUG : Module= ibex_controller_WritebackStage0_BranchPredictor0_MemECC0, Cluster= ctl_493_141, ctl= 28, Non-ctl= 72
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_493_141.
Number of non-ctl's : 29
mux_cmbsop_illegal_csr_330_18 mux_cmbsop_mstatus_en_605_20 mux_illegal_csr_550_276 mux_cpuctrlsts_part_we_604_278 mux_dcsr_en_604_284 mux_depc_en_604_288 mux_dscratch0_en_604_292 mux_dscratch1_en_604_294 mux_mcause_en_604_296 mux_mcountinhibit_we_604_304 mux_mepc_en_604_306 mux_mie_en_604_314 mux_mscratch_en_604_316 mux_mstatus_en_604_318 mux_mtval_en_604_324 mux_cpuctrlsts_part_we_730_280 mux_dcsr_en_730_286 mux_depc_en_730_290 mux_mcause_en_730_298 mux_mepc_en_730_308 mux_mstatus_en_730_320 mux_mtval_en_730_326 mux_cpuctrlsts_part_we_738_282 mux_mcause_en_738_300 mux_mepc_en_738_310 mux_mstatus_en_738_322 mux_mtval_en_738_328 mux_mcause_en_787_302 mux_mepc_en_787_312 
SOP DEBUG : Module= ibex_cs_registers_DbgTriggerEn0_DbgHwBreakNum1_DataIndTiming0_DummyInstructions0_ShadowCSR0_ICache0_MHPMCounterNum0_MHPMCounterWidth40_PMPEnable0_PMPGranularity0_PMPNumRegions4_RV32E0_RV32M2_RV32B0, Cluster= ctl_330_18, ctl= 29, Non-ctl= 29
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster ctl_330_18.
Number of non-ctl's : 99
g22 g24 g25 g26 g28 g29 g31 g33 g40 g45 g48 g49 g50 g113 g114 g115 g116 g118 g119 g121 g122 g124 g125 g126 g127 g128 mux_alu_op_a_mux_sel_o_690_18 mux_alu_op_b_mux_sel_o_690_18 mux_alu_operator_o_690_18 mux_cmbsop_branch_in_dec_o_237_18 mux_csr_access_o_237_18 mux_csr_op_237_18 mux_data_sign_extension_o_237_18 mux_data_type_o_237_18 mux_div_sel_o_690_18 mux_dret_insn_o_237_18 mux_ebrk_insn_o_237_18 mux_ecall_insn_o_237_18 mux_illegal_insn_237_18 mux_imm_a_mux_sel_o_690_18 mux_imm_b_mux_sel_o_690_18 mux_jump_in_dec_o_237_18 mux_jump_set_o_237_18 mux_mret_insn_o_237_18 mux_mult_sel_o_690_18 mux_multdiv_operator_o_237_18 mux_multdiv_signed_mode_o_237_18 mux_rf_we_237_18 mux_wfi_insn_o_237_18 g12 mux_alu_operator_o_742_22 mux_alu_operator_o_823_22 mux_alu_operator_o_934_19 mux_cmbsop_alu_operator_o_993_18 mux_cmbsop_alu_operator_o_1141_22 mux_cmbsop_csr_op_630_24 mux_cmbsop_ecall_insn_o_594_24 mux_cmbsop_illegal_insn_456_18 mux_cmbsop_rf_we_566_22 mux_data_type_o_306_22 mux_illegal_insn_277_22 mux_illegal_insn_306_22 mux_illegal_insn_323_22 mux_illegal_insn_354_22 mux_illegal_insn_363_26 mux_illegal_insn_404_28 mux_alu_operator_o_823_38 mux_364_135 mux_alu_op_a_mux_sel_o_1165_171 mux_csr_access_o_592_179 mux_csr_op_592_137 mux_dret_insn_o_592_141 mux_ebrk_insn_o_592_143 mux_ecall_insn_o_592_145 mux_illegal_insn_592_155 mux_mret_insn_o_592_163 mux_wfi_insn_o_592_169 mux_csr_op_o_195_139 mux_illegal_insn_267_147 mux_alu_op_a_mux_sel_o_1175_173 mux_illegal_insn_301_149 mux_alu_operator_o_950_187 mux_div_sel_o_950_189 mux_illegal_insn_401_151 mux_mult_sel_o_950_191 mux_illegal_insn_453_153 mux_multdiv_operator_o_453_165 mux_multdiv_signed_mode_o_453_167 mux_illegal_insn_617_157 mux_illegal_insn_647_159 mux_branch_in_dec_o_656_193 mux_csr_access_o_656_181 mux_data_req_o_656_195 mux_data_we_o_656_197 mux_jump_in_dec_o_656_161 mux_rf_we_656_183 mux_alu_op_b_mux_sel_o_760_175 mux_alu_operator_o_760_185 mux_alu_op_b_mux_sel_o_783_177 
SOP DEBUG : Module= ibex_decoder_RV32E0_RV32M2_RV32B0_BranchTargetALU0, Cluster= ctl_237_18, ctl= 50, Non-ctl= 99
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster ctl_237_18.
Number of non-ctl's : 22
mux_data_req_o_382_89 g55 g56 g64 g65 g69 g70 g72 g73 g75 g76 mux_addr_incr_req_o_382_18 mux_addr_update_382_18 mux_ctrl_update_382_18 mux_data_req_o_382_18 mux_handle_misaligned_d_382_18 mux_ls_fsm_ns_382_18 mux_lsu_err_d_382_18 mux_rdata_update_382_18 mux_addr_update_386_203 mux_data_req_o_386_213 mux_addr_update_393_205 
SOP DEBUG : Module= ibex_load_store_unit_MemECC0_MemDataWidth32, Cluster= ctl_382_18, ctl= 5, Non-ctl= 22
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_382_18.
Number of non-ctl's : 7
mux_data_be_121_24 mux_data_be_129_24 mux_data_be_141_24 mux_data_be_155_22 mux_data_be_118_207 mux_data_be_120_209 mux_data_be_140_211 
SOP DEBUG : Module= ibex_load_store_unit_MemECC0_MemDataWidth32, Cluster= ctl_data_offset_121_24, ctl= 4, Non-ctl= 7
implTypeToString() API needs to be updated for implementation 105
Selected impl_type 105 (Unknown) for sop cluster ctl_data_offset_121_24.
Number of non-ctl's : 27
mux_md_state_d_425_49 g41 g46 g47 g50 g53 g54 g56 g60 g62 g64 g195 g196 g197 g198 g199 mux_alu_operand_a_o_425_18 mux_div_by_zero_d_425_18 mux_div_valid_425_18 mux_md_state_d_425_18 mux_op_denominator_d_425_18 mux_op_numerator_d_425_18 mux_op_quotient_d_425_18 mux_op_remainder_d_425_18 mux_434_218 mux_480_220 mux_md_state_d_427_222 
SOP DEBUG : Module= ibex_multdiv_fast_RV32M2, Cluster= ctl_425_18, ctl= 5, Non-ctl= 27
Selected impl_type 4 (factored_form (optimized)) for sop cluster ctl_425_18.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'ibex_core':
          live_trim(5) sop(8) mux_reduce(1) output_trim(4) 
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor cs_registers_i_mux_cpuctrlsts_part_d[double_fault_seen]_711_12 in module ibex_core.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor cs_registers_i_mux_cpuctrlsts_part_d[sync_exc_seen]_711_12 in module ibex_core.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor cs_registers_i_mux_cpuctrlsts_part_we_711_12 in module ibex_core.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor cs_registers_i_mux_dcsr_d[cause]_711_12 in module ibex_core.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor cs_registers_i_mux_dcsr_d[prv]_711_12 in module ibex_core.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor cs_registers_i_mux_dcsr_en_711_12 in module ibex_core.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor cs_registers_i_mux_depc_d_711_12 in module ibex_core.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor cs_registers_i_mux_depc_en_711_12 in module ibex_core.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor cs_registers_i_mux_double_fault_seen_o_711_12 in module ibex_core.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor cs_registers_i_mux_exception_pc_714_16 in module ibex_core.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '10' reached for message 'RTLOPT-54'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'ibex_core'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_1'
CSAGen Prep Share:0 Re-Write:3 Speculation: 0
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_1_c1 in ibex_core':
	  (ADD_TC_OP, final_adder_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_203, final_adder_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_201, final_adder_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_200)
	  (csa_tree_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_203, csa_tree_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_201)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_1_c1 in ibex_core':
	  (csa_tree_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_203_Y_csa_tree_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_201, csa_tree_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_200)

Number of non-ctl's : 4
ex_block_i_gen_multdiv_fast.multdiv_i_mux_alu_operand_b_o_425_18 ex_block_i_gen_multdiv_fast.multdiv_i_mux_div_counter_d_425_18 g2388 g2389 
SOP DEBUG : Module= CDN_DP_region_0_1_c1, Cluster= ex_block_i_gen_multdiv_fast.multdiv_i_ctl_md_state_q_425_18_create, ctl= 1, Non-ctl= 4
Selected impl_type 4 (factored_form (optimized)) for sop cluster ex_block_i_gen_multdiv_fast.multdiv_i_ctl_md_state_q_425_18_create.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_1_c2 in ibex_core':
	  (ex_block_i_gen_multdiv_fast.multdiv_i_add_278_203, ex_block_i_gen_multdiv_fast.multdiv_i_add_278_201, ex_block_i_gen_multdiv_fast.multdiv_i_add_278_200)

Number of non-ctl's : 4
ex_block_i_gen_multdiv_fast.multdiv_i_mux_alu_operand_b_o_425_18 ex_block_i_gen_multdiv_fast.multdiv_i_mux_div_counter_d_425_18 g2388 g2389 
SOP DEBUG : Module= CDN_DP_region_0_1_c2, Cluster= ex_block_i_gen_multdiv_fast.multdiv_i_ctl_md_state_q_425_18_create, ctl= 1, Non-ctl= 4
Selected impl_type 4 (factored_form (optimized)) for sop cluster ex_block_i_gen_multdiv_fast.multdiv_i_ctl_md_state_q_425_18_create.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_1_c3 in ibex_core':
	  (ADD_TC_OP, ADD_TC_CI_OP9, ADD_TC_CI_OP7, ADD_TC_CI_OP)
	  (WALLACE_CSA_DUMMY_OP8, WALLACE_CSA_DUMMY_OP)
	  (csa_tree_ex_block_i_gen_multdiv_fast.multdiv_i_mul_278_38, WALLACE_CSA_DUMMY_OP6)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_1_c3 in ibex_core':
	  (WALLACE_CSA_DUMMY_OP8_Y_WALLACE_CSA_DUMMY_OP, WALLACE_CSA_DUMMY_OP6)

Number of non-ctl's : 4
ex_block_i_gen_multdiv_fast.multdiv_i_mux_alu_operand_b_o_425_18 ex_block_i_gen_multdiv_fast.multdiv_i_mux_div_counter_d_425_18 g2388 g2389 
SOP DEBUG : Module= CDN_DP_region_0_1_c3, Cluster= ex_block_i_gen_multdiv_fast.multdiv_i_ctl_md_state_q_425_18_create, ctl= 1, Non-ctl= 4
Selected impl_type 4 (factored_form (optimized)) for sop cluster ex_block_i_gen_multdiv_fast.multdiv_i_ctl_md_state_q_425_18_create.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_1_c4 in ibex_core':
	  (ex_block_i_gen_multdiv_fast.multdiv_i_add_278_203, ex_block_i_gen_multdiv_fast.multdiv_i_add_278_201, ex_block_i_gen_multdiv_fast.multdiv_i_add_278_200)

Number of non-ctl's : 4
ex_block_i_gen_multdiv_fast.multdiv_i_mux_alu_operand_b_o_425_18 ex_block_i_gen_multdiv_fast.multdiv_i_mux_div_counter_d_425_18 g2388 g2389 
SOP DEBUG : Module= CDN_DP_region_0_1_c4, Cluster= ex_block_i_gen_multdiv_fast.multdiv_i_ctl_md_state_q_425_18_create, ctl= 1, Non-ctl= 4
Selected impl_type 4 (factored_form (optimized)) for sop cluster ex_block_i_gen_multdiv_fast.multdiv_i_ctl_md_state_q_425_18_create.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_1_c5 in ibex_core':
	  (ex_block_i_gen_multdiv_fast.multdiv_i_add_278_203, ex_block_i_gen_multdiv_fast.multdiv_i_add_278_201, ex_block_i_gen_multdiv_fast.multdiv_i_add_278_200)

Number of non-ctl's : 4
ex_block_i_gen_multdiv_fast.multdiv_i_mux_alu_operand_b_o_425_18 ex_block_i_gen_multdiv_fast.multdiv_i_mux_div_counter_d_425_18 g2388 g2389 
SOP DEBUG : Module= CDN_DP_region_0_1_c5, Cluster= ex_block_i_gen_multdiv_fast.multdiv_i_ctl_md_state_q_425_18_create, ctl= 1, Non-ctl= 4
Selected impl_type 4 (factored_form (optimized)) for sop cluster ex_block_i_gen_multdiv_fast.multdiv_i_ctl_md_state_q_425_18_create.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_1_c6 in ibex_core':
	  (ex_block_i_gen_multdiv_fast.multdiv_i_add_278_201, ex_block_i_gen_multdiv_fast.multdiv_i_add_278_203, ex_block_i_gen_multdiv_fast.multdiv_i_add_278_200)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_1_c6 in ibex_core':
	  (ADD_TC_OP, final_adder_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_201_Y_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_203_Y_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_200)

Number of non-ctl's : 4
ex_block_i_gen_multdiv_fast.multdiv_i_mux_alu_operand_b_o_425_18 ex_block_i_gen_multdiv_fast.multdiv_i_mux_div_counter_d_425_18 g2388 g2389 
SOP DEBUG : Module= CDN_DP_region_0_1_c6, Cluster= ex_block_i_gen_multdiv_fast.multdiv_i_ctl_md_state_q_425_18_create, ctl= 1, Non-ctl= 4
Selected impl_type 4 (factored_form (optimized)) for sop cluster ex_block_i_gen_multdiv_fast.multdiv_i_ctl_md_state_q_425_18_create.
CDN_DP_region_0_1 level = 1 loads = 0 drivers = 1 is driven by : CDN_DP_region_0_0 
CDN_DP_region_0_1_c0 in ibex_core: area: 160098640182 ,dp = 54 mux = 288 sg = slow         worst_clk_period: -1.0000 
    wns: 43647  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  14619591  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 skipped
CDN_DP_region_0_1_c1 in ibex_core: area: 144449693766 ,dp = 19 mux = 317 sg = fast         worst_clk_period: -1.0000 
    wns: 44281  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  14766237  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_1_c2 in ibex_core: area: 144716019732 ,dp = 18 mux = 313 sg = very_slow    worst_clk_period: -1.0000 
    wns: 44281  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  14916731  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  

CDN_DP_region_0_1_c3 in ibex_core: area: 157531808889 ,dp = 19 mux = 317 sg = very_fast    worst_clk_period: -1.0000 
    wns: 44281  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  14779750  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  

CDN_DP_region_0_1_c4 in ibex_core: area: 144784897137 ,dp = 18 mux = 313 sg = very_fast    worst_clk_period: -1.0000 
    wns: 44281  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  14917140  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  

CDN_DP_region_0_1_c5 in ibex_core: area: 144784897137 ,dp = 18 mux = 313 sg = very_fast    worst_clk_period: -1.0000 
    wns: 44281  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  14917140  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  

CDN_DP_region_0_1_c6 in ibex_core: area: 146405812068 ,dp = 19 mux = 319 sg = very_fast    worst_clk_period: -1.0000 
    wns: 44281  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  14786566  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  

Not considering config 7 due to bailout. 
Best config: CDN_DP_region_0_1_c1 in ibex_core: area: 144449693766 ,dp = 19 mux = 317 sg = fast         worst_clk_period: -1.0000 
    wns: 44281  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  14766237  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
  Smallest config area : 144449693766.  Fastest config wns;  44281
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_1_c1)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area     160098640182       144449693766       144716019732       157531808889       144784897137       144784897137       146405812068  
##>            WNS         -4364.70           -4428.10           -4428.10           -4428.10           -4428.10           -4428.10           -4428.10  
##>            TNS         14619591           14766237           14916731           14779750           14917140           14917140           14786566  
##>    Num Rewrite                0                  5                  4                  8                  4                  4                  5  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  4                  1                  5                  1                  1                  2  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                 14                  4                 37                  5                  6                  5  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_1_c1
##>
##>                          Step                        Area   (  % Chg)         WNS (Change)          TNS (Change)                Power   (  % Chg)        Runtime (s)        Comment                   
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START           160098640182 (       )     -681.00 (        )     275300 (        )                    0 (       )              
##> datapath_rewrite_one_def       START           160098640182 (  +0.00)     -681.00 (   +0.00)     275300 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START           160098640182 (  +0.00)     -681.00 (   +0.00)     275300 (       0)                    0 (  +0.00)              
##>                                  END           159974660853 (  -0.08)     -699.10 (  -18.10)     276679 (    1379)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START           159974660853 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)              
##>                                  END           159974660853 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)           0  
##>  rewrite                       START           159974660853 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)              (na,csaa) and_en --> en_mux   
##>                                  END           160273129608 (  +0.19)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)           0  
##>  rewrite                       START           159974660853 (  -0.19)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)              (na,csaa) and_en --> en_mux   
##>                                  END           160273129608 (  +0.19)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)           0  
##>  rewrite                       START           159974660853 (  -0.19)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)              (a,csaa) inc_with_select --> inc_ci
##>                                  END           158812928622 (  -0.73)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)           0  
##>  rewrite                       START           158812928622 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)              (na,csaa) inc_with_select --> inc_ci
##>                                  END           157651196391 (  -0.73)     -699.10 (   +0.00)     325947 (   49268)                    0 (  +0.00)           0  
##>  rewrite                       START           158812928622 (  +0.74)     -699.10 (   +0.00)     276679 (  -49268)                    0 (  +0.00)              (na,csaa) inc_ci_with_select_version1 --> inc_ci_with_select_version2
##>                                  END           157651196391 (  -0.73)     -699.10 (   +0.00)     325947 (   49268)                    0 (  +0.00)           0  
##>  rewrite                       START           158812928622 (  +0.74)     -699.10 (   +0.00)     276679 (  -49268)                    0 (  +0.00)              (a,csaa) add_c_with_select_version1 --> add_c_with_select_version2
##>                                  END           158257317555 (  -0.35)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)           0  
##>  rewrite                       START           158257317555 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)              (a,ar) add_c_ohmux_version1 --> add_c_ohmux_version2
##>                                  END           157095585324 (  -0.73)     -699.10 (   +0.00)     325947 (   49268)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START           157095585324 (  +0.00)     -699.10 (   +0.00)     325947 (       0)                    0 (  +0.00)              
##>                                  END           157095585324 (  +0.00)     -699.10 (   +0.00)     325947 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START           157095585324 (  +0.00)     -699.10 (   +0.00)     325947 (       0)                    0 (  +0.00)              
##>                                  END           157095585324 (  +0.00)     -699.10 (   +0.00)     325947 (       0)                    0 (  +0.00)           0  
##>  rewrite                       START           157095585324 (  +0.00)     -699.10 (   +0.00)     325947 (       0)                    0 (  +0.00)              (na,csaa) and_en --> en_mux   
##>                                  END           157394054079 (  +0.19)     -699.10 (   +0.00)     325947 (       0)                    0 (  +0.00)           0  
##>  rewrite                       START           157095585324 (  -0.19)     -699.10 (   +0.00)     325947 (       0)                    0 (  +0.00)              (na,csaa) and_en --> en_mux   
##>                                  END           157394054079 (  +0.19)     -699.10 (   +0.00)     325947 (       0)                    0 (  +0.00)           0  
##>  rewrite                       START           157095585324 (  -0.19)     -699.10 (   +0.00)     325947 (       0)                    0 (  +0.00)              (a,csaa) dissolve_1bit_const_2x1mux_from --> dissolve_1bit_const_2x1mux_to
##>                                  END           157081809843 (  -0.01)     -699.10 (   +0.00)     325947 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START           157081809843 (  +0.00)     -699.10 (   +0.00)     325947 (       0)                    0 (  +0.00)              
##>                                  END           157077218016 (  -0.00)     -699.10 (   +0.00)     325947 (       0)                    0 (  +0.00)           0  
##>                                  END           157077218016 (  -1.89)     -699.10 (  -18.10)     325947 (   50647)                    0 (  +0.00)           0  
##> csa_opto                       START           157077218016 (  +0.00)     -699.10 (   +0.00)     325947 (       0)                    0 (  +0.00)              
##>                                  END           163262408985 (  +3.94)     -699.10 (   +0.00)     276679 (  -49268)                    0 (  +0.00)           0  
##>                                  END           163262408985 (  +1.98)     -699.10 (  -18.10)     276679 (    1379)                    0 (  +0.00)           1  
##>canonicalize_by_names           START           163262408985 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)              
##>                                  END           163262408985 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START           163262408985 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)              
##> rewrite                        START           163262408985 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)              (a,ar) signed_adder_with_extra_input_bits_from --> signed_adder_with_extra_input_bits_to
##>                                  END           163221082542 (  -0.03)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)           0  
##> rewrite                        START           163221082542 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)              (na,csaa) combined_csa2_signed_csa_signed_from --> combined_csa2_signed_csa_signed_to
##>                                  END           175945035159 (  +7.80)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)           0  
##> rewrite                        START           163221082542 (  -7.23)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)              
##>                                  END           163221082542 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)           0  
##> rewrite                        START           163221082542 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)              
##>                                  END           163221082542 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)           0  
##> rewrite                        START           163221082542 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)              (na,csaa) combined_csa2_signed_csa_signed_from --> combined_csa2_signed_csa_signed_to
##>                                  END           176243503914 (  +7.98)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)           0  
##> rewrite                        START           163221082542 (  -7.39)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)              
##>                                  END           163221082542 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)           0  
##> rewrite                        START           163221082542 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)              (na,csaa) combined_csa2_signed_csa_signed_from --> combined_csa2_signed_csa_signed_to
##>                                  END           175375648611 (  +7.45)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)           0  
##> rewrite                        START           163221082542 (  -6.93)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)              
##>                                  END           163221082542 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)           0  
##> rewrite                        START           163221082542 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)              
##>                                  END           163221082542 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)           0  
##> rewrite                        START           163221082542 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)              
##>                                  END           163221082542 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)           0  
##> rewrite                        START           163221082542 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)              
##>                                  END           163221082542 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)           0  
##> rewrite                        START           163221082542 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)              
##>                                  END           163221082542 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)           0  
##> rewrite                        START           163221082542 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)              
##>                                  END           163221082542 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)           0  
##> rewrite                        START           163221082542 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)              
##>                                  END           163221082542 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)           0  
##> rewrite                        START           163221082542 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)              
##>                                  END           163221082542 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)           0  
##>                                  END           163221082542 (  -0.03)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)           1  
##>datapath_csa_factoring_one_gde  START           163221082542 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)              
##>                                  END           163221082542 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START           163221082542 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)              
##>                                  END           152182330434 (  -6.76)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)           6  
##>datapath_rewrite_post_share     START           152182330434 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)              
##>                                  END           152182330434 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START           152182330434 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)              
##>                                  END           152182330434 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)           0  
##>speculate_in_gdef               START           152182330434 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)              
##> pre_speculate_mux_merge        START           152182330434 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)              
##>                                  END           152182330434 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)           0  
##>                                  END           152182330434 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START           152182330434 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)              
##>                                  END           152182330434 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START           152182330434 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)              
##>                                  END           152099677548 (  -0.05)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START           152099677548 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START           152099677548 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START           152099677548 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)              
##>                                  END           152072126586 (  -0.02)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START           152072126586 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)              
##>                                  END           152072126586 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)           0  
##>                                  END           152072126586 (  -0.02)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START           152072126586 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)              
##>                                  END           152072126586 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)           0  
##>                                  END           152072126586 (  -0.02)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START           152072126586 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)              
##>                                  END           152072126586 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START           152072126586 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)              
##>                                  END           152072126586 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START           152072126586 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)              
##>                                  END           150873659739 (  -0.79)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START           150873659739 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)              
##>                                  END           150873659739 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START           150873659739 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)              
##>                                  END           150873659739 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)           0  
##>speculate_in_gdef               START           150873659739 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)              
##> pre_speculate_mux_merge        START           150873659739 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)              
##>                                  END           150873659739 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)           0  
##>                                  END           150873659739 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START           150873659739 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)              
##>                                  END           150873659739 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START           150873659739 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)              
##>                                  END           150873659739 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START           150873659739 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START           150873659739 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START           150873659739 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)              
##>                                  END           150873659739 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START           150873659739 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)              
##>                                  END           150873659739 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)           0  
##>                                  END           150873659739 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START           150873659739 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)              
##>                                  END           150873659739 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)           0  
##>                                  END           150873659739 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START           150873659739 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)              
##>                                  END           150873659739 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START           150873659739 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)              
##>                                  END           150873659739 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START           150873659739 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)              
##>                                  END           150873659739 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START           150873659739 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)              
##>                                  END           150873659739 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START           150873659739 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)              
##>                                  END           150873659739 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)           0  
##>speculate_in_gdef               START           150873659739 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)              
##> pre_speculate_mux_merge        START           150873659739 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)              
##>                                  END           150873659739 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)           0  
##>                                  END           150873659739 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START           150873659739 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)              
##>                                  END           150873659739 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START           150873659739 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)              
##>                                  END           150873659739 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START           150873659739 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START           150873659739 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START           150873659739 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)              
##>                                  END           150873659739 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START           150873659739 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)              
##>                                  END           150873659739 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)           0  
##>                                  END           150873659739 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START           150873659739 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)              
##>                                  END           150873659739 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)           0  
##>                                  END           150873659739 (  +0.00)     -699.10 (   +0.00)     276679 (       0)                    0 (  +0.00)           0  
##>context_based_simplify          START           147999176037 (  -1.91)     -744.40 (  -45.30)     276950 (     271)                    0 (  +0.00)              
##>                                  END           146860402941 (  -0.77)     -744.40 (   +0.00)     276950 (       0)                    0 (  +0.00)           0  
##>group_csa_final_adder_dp        START           146860402941 (  +0.00)     -744.40 (   +0.00)     276950 (       0)                    0 (  +0.00)              
##>                                  END           146860402941 (  +0.00)     -744.40 (   +0.00)     276950 (       0)                    0 (  +0.00)           0  
##>dpopt_flatten_critical_muxes_i  START           146860402941 (  +0.00)     -744.40 (   +0.00)     276950 (       0)                    0 (  +0.00)              
##>                                  END           144573673095 (  -1.56)     -744.40 (   +0.00)     276950 (       0)                    0 (  +0.00)           0  
##>speculate_in_gdef               START           144573673095 (  +0.00)     -744.40 (   +0.00)     276950 (       0)                    0 (  +0.00)              
##> pre_speculate_mux_merge        START           144573673095 (  +0.00)     -744.40 (   +0.00)     276950 (       0)                    0 (  +0.00)              
##>                                  END           144573673095 (  +0.00)     -744.40 (   +0.00)     276950 (       0)                    0 (  +0.00)           0  
##>                                  END           144573673095 (  +0.00)     -744.40 (   +0.00)     276950 (       0)                    0 (  +0.00)           0  
##>create_score                    START           144449693766 (  -0.09)    -4428.10 (-3683.70)   14766237 (14489287)                    0 (  +0.00)              
##>                                  END           144449693766 (  +0.00)    -4428.10 (   +0.00)   14766237 (       0)                    0 (  +0.00)           0  
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_1_c1
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'fast' configuration 1 for module 'CDN_DP_region_0_1_c1'.
          Optimizations applied to 'fast' configuration:
            rewriting(5), factoring(0), sharing(4), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
CDN_DP_region_0_0 level = 0 loads = 1 drivers = 0
CDN_DP_region_0_0_c0 in ibex_core: area: 610712991 ,dp = 0 mux = 2 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 skipped
CDN_DP_region_0_0_c1 in ibex_core: area: 610712991 ,dp = 0 mux = 2 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_0_c2 in ibex_core: area: 610712991 ,dp = 0 mux = 2 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_0_c3 in ibex_core: area: 610712991 ,dp = 0 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_0_c4 in ibex_core: area: 610712991 ,dp = 0 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_0_c5 in ibex_core: area: 610712991 ,dp = 0 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_0_c6 in ibex_core: area: 610712991 ,dp = 0 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_0_c7 in ibex_core: area: 610712991 ,dp = 0 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
Best config: CDN_DP_region_0_0_c7 in ibex_core: area: 610712991 ,dp = 0 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
  Smallest config area : 610712991.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        610712991          610712991          610712991          610712991          610712991          610712991          610712991          610712991  
##>            WNS         +1057.40           +1057.40           +1057.40           +1057.40           +1057.40           +1057.40           +1057.40           +1057.40  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_0_c7
##>
##>                          Step                        Area   (  % Chg)         WNS (Change)          TNS (Change)                Power   (  % Chg)        Runtime (s)        Comment                   
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START              610712991 (       )     1057.40 (        )          0 (        )                    0 (       )              
##>                                  END              610712991 (  +0.00)     1057.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START              610712991 (  +0.00)     1057.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START              610712991 (  +0.00)     1057.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              610712991 (  +0.00)     1057.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START              610712991 (  +0.00)     1057.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              610712991 (  +0.00)     1057.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              610712991 (  +0.00)     1057.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>canonicalize_by_names           START              610712991 (  +0.00)     1057.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              610712991 (  +0.00)     1057.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START              610712991 (  +0.00)     1057.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              610712991 (  +0.00)     1057.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START              610712991 (  +0.00)     1057.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              610712991 (  +0.00)     1057.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START              610712991 (  +0.00)     1057.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              610712991 (  +0.00)     1057.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START              610712991 (  +0.00)     1057.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              610712991 (  +0.00)     1057.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START              610712991 (  +0.00)     1057.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              610712991 (  +0.00)     1057.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START              610712991 (  +0.00)     1057.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              610712991 (  +0.00)     1057.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START              610712991 (  +0.00)     1057.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              610712991 (  +0.00)     1057.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START              610712991 (  +0.00)     1057.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START              610712991 (  +0.00)     1057.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START              610712991 (  +0.00)     1057.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              610712991 (  +0.00)     1057.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START              610712991 (  +0.00)     1057.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              610712991 (  +0.00)     1057.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              610712991 (  +0.00)     1057.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START              610712991 (  +0.00)     1057.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              610712991 (  +0.00)     1057.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              610712991 (  +0.00)     1057.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>context_based_simplify          START              610712991 (  +0.00)     1057.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              610712991 (  +0.00)     1057.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>group_csa_final_adder_dp        START              610712991 (  +0.00)     1057.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              610712991 (  +0.00)     1057.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_flatten_critical_muxes_i  START              610712991 (  +0.00)     1057.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              610712991 (  +0.00)     1057.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>create_score                    START              610712991 (  +0.00)     1057.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              610712991 (  +0.00)     1057.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_0_0_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_2'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
CDN_DP_region_0_2 level = 0 loads = 0 drivers = 0
CDN_DP_region_0_2_c0 in ibex_core: area: 463774527 ,dp = 1 mux = 0 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 skipped
CDN_DP_region_0_2_c1 in ibex_core: area: 463774527 ,dp = 0 mux = 0 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_2_c2 in ibex_core: area: 463774527 ,dp = 0 mux = 0 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_2_c3 in ibex_core: area: 463774527 ,dp = 0 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_2_c4 in ibex_core: area: 463774527 ,dp = 0 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_2_c5 in ibex_core: area: 463774527 ,dp = 0 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_2_c6 in ibex_core: area: 463774527 ,dp = 0 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_2_c7 in ibex_core: area: 463774527 ,dp = 0 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
Best config: CDN_DP_region_0_2_c7 in ibex_core: area: 463774527 ,dp = 0 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
  Smallest config area : 463774527.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_2_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        463774527          463774527          463774527          463774527          463774527          463774527          463774527          463774527  
##>            WNS         +1602.50           +1578.40           +1578.40           +1578.40           +1578.40           +1578.40           +1578.40           +1578.40  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_2_c7
##>
##>                          Step                        Area   (  % Chg)         WNS (Change)          TNS (Change)                Power   (  % Chg)        Runtime (s)        Comment                   
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START              463774527 (       )     1602.50 (        )          0 (        )                    0 (       )              
##>                                  END              463774527 (  +0.00)     1602.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START              463774527 (  +0.00)     1602.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START              463774527 (  +0.00)     1602.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              463774527 (  +0.00)     1602.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START              463774527 (  +0.00)     1602.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              463774527 (  +0.00)     1602.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              463774527 (  +0.00)     1602.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>canonicalize_by_names           START              463774527 (  +0.00)     1602.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              463774527 (  +0.00)     1602.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START              463774527 (  +0.00)     1602.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              463774527 (  +0.00)     1602.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START              463774527 (  +0.00)     1602.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              463774527 (  +0.00)     1602.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START              463774527 (  +0.00)     1602.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              463774527 (  +0.00)     1602.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START              463774527 (  +0.00)     1602.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              463774527 (  +0.00)     1602.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START              463774527 (  +0.00)     1602.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              463774527 (  +0.00)     1602.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START              463774527 (  +0.00)     1602.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              463774527 (  +0.00)     1602.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START              463774527 (  +0.00)     1602.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              463774527 (  +0.00)     1578.40 (  -24.10)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START              463774527 (  +0.00)     1578.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START              463774527 (  +0.00)     1578.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START              463774527 (  +0.00)     1578.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              463774527 (  +0.00)     1578.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START              463774527 (  +0.00)     1578.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              463774527 (  +0.00)     1578.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              463774527 (  +0.00)     1578.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START              463774527 (  +0.00)     1578.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              463774527 (  +0.00)     1578.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              463774527 (  +0.00)     1578.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>context_based_simplify          START              463774527 (  +0.00)     1578.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              463774527 (  +0.00)     1578.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>group_csa_final_adder_dp        START              463774527 (  +0.00)     1578.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              463774527 (  +0.00)     1578.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_flatten_critical_muxes_i  START              463774527 (  +0.00)     1578.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              463774527 (  +0.00)     1578.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>create_score                    START              463774527 (  +0.00)     1578.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              463774527 (  +0.00)     1578.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_2_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_0_2_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info:  Ungrouped 0 dp-cluster instances.  0 cluster instances were left intact, to aid verification.
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'ibex_core'.
Number of big hc bmuxes after = 1
Starting bit-level redundancy removal [v1.0] (stage: post_rtlopt, startdef: ibex_core, recur: true)
Completed bit-level redundancy removal (accepts: 9, rejects: 0, runtime: 3.612s)
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: ibex_core, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.002s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: ibex_core, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.004s)

Stage: post_rtlopt
-----------------------------------------------------------------
| Transform                  | Accepts | Rejects | Runtime (ms) | 
-----------------------------------------------------------------
| hlo_redundancy_removal_bit |       9 |       0 |      3612.00 | 
| hlo_logic_reduction        |       0 |       0 |         2.00 | 
| hlo_mux_reorder            |       0 |       0 |         4.00 | 
-----------------------------------------------------------------
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 4 sequential instances.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 4 hierarchical instances.
Running post blast mux optimization. Please follow up with Cadence support if runtime issues are seen with this optimization.
Running post blast mux optimization. Please follow up with Cadence support if runtime issues are seen with this optimization.
Running post blast mux optimization. Please follow up with Cadence support if runtime issues are seen with this optimization.
Running post blast mux optimization. Please follow up with Cadence support if runtime issues are seen with this optimization.
Running post blast mux optimization. Please follow up with Cadence support if runtime issues are seen with this optimization.
Running post blast mux optimization. Please follow up with Cadence support if runtime issues are seen with this optimization.
Running post blast mux optimization. Please follow up with Cadence support if runtime issues are seen with this optimization.
Running post blast mux optimization. Please follow up with Cadence support if runtime issues are seen with this optimization.
Running post blast mux optimization. Please follow up with Cadence support if runtime issues are seen with this optimization.
Running post blast mux optimization. Please follow up with Cadence support if runtime issues are seen with this optimization.
Running post blast mux optimization. Please follow up with Cadence support if runtime issues are seen with this optimization.
Running post blast mux optimization. Please follow up with Cadence support if runtime issues are seen with this optimization.
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: ibex_core, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.817s)

Stage: post_muxopt
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_speculation |       0 |       0 |       817.00 | 
------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|    Id     |  Sev  |Count|                                                                                   Message Text                                                                                   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|CDFG-250   |Info   |   42|Processing multi-dimensional arrays.                                                                                                                                              |
|CDFG-372   |Info   |  878|Bitwidth mismatch in assignment.                                                                                                                                                  |
|           |       |     |Review and make sure the mismatch is intentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments present in RTL as-well-as for implicit assignments  |
|           |       |     | inferred by the tool. For example, in case of enum declaration without value, the tool will implicitly assign value to the enum variables. It also issues the warning for any    |
|           |       |     | bitwidth mismatch that appears in this implicit assignment.                                                                                                                      |
|CDFG-472   |Warning|   24|Unreachable statements for case item.                                                                                                                                             |
|CDFG-500   |Info   |   48|Unused module input port.                                                                                                                                                         |
|           |       |     |(In port definition within the module, the input port is not used in any assignment statements or conditional expressions for decision statements.                                |
|CDFG-508   |Warning|    1|Removing unused register.                                                                                                                                                         |
|           |       |     |Genus removes the flip-flop or latch inferred for an unused signal or variable. To preserve the flip-flop or latch, set the hdl_preserve_unused_registers attribute to true or use|
|           |       |     | a pragma in the RTL.                                                                                                                                                             |
|CDFG-738   |Info   |  159|Common subexpression eliminated.                                                                                                                                                  |
|CDFG-739   |Info   |  159|Common subexpression kept.                                                                                                                                                        |
|CDFG-769   |Info   |   30|Identified sum-of-products logic to be optimized during syn_generic.                                                                                                              |
|CDFG-771   |Info   |   28|Replaced logic with a constant value.                                                                                                                                             |
|CDFG-818   |Warning|    1|Using default parameter value for module elaboration.                                                                                                                             |
|CWD-19     |Info   |  651|An implementation was inferred.                                                                                                                                                   |
|DPOPT-1    |Info   |    1|Optimizing datapath logic.                                                                                                                                                        |
|DPOPT-2    |Info   |    1|Done optimizing datapath logic.                                                                                                                                                   |
|DPOPT-3    |Info   |    3|Implementing datapath configurations.                                                                                                                                             |
|DPOPT-4    |Info   |    3|Done implementing datapath configurations.                                                                                                                                        |
|DPOPT-6    |Info   |    1|Pre-processed datapath logic.                                                                                                                                                     |
|DPOPT-10   |Info   |   21|Optimized a mux chain.                                                                                                                                                            |
|ELAB-1     |Info   |    1|Elaborating Design.                                                                                                                                                               |
|ELAB-2     |Info   |   23|Elaborating Subdesign.                                                                                                                                                            |
|ELAB-3     |Info   |    1|Done Elaborating Design.                                                                                                                                                          |
|ELABUTL-132|Info   |   13|Unused instance port.                                                                                                                                                             |
|           |       |     |Please check the reported scenario of unconnected instance port to ensure that it matches the design intent.                                                                      |
|GLO-12     |Info   |   39|Replacing a flip-flop with a logic constant 0.                                                                                                                                    |
|           |       |     |To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'. You can also see the      |
|           |       |     | complete list of deleted sequential with command 'report sequential -deleted' (on Reason 'constant0').                                                                           |
|GLO-13     |Info   |    2|Replacing a flip-flop with a logic constant 1.                                                                                                                                    |
|           |       |     |To prevent this optimization, set the 'optimize_constant_1_flops' root attribute to 'false' or 'optimize_constant_1_seq' instance attribute to 'false'.                           |
|GLO-34     |Info   |   11|Deleting instances not driving any primary outputs.                                                                                                                               |
|           |       |     |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the   |
|           |       |     | list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the|
|           |       |     | complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.                     |
|GLO-40     |Info   |    4|Combinational hierarchical blocks with identical inputs have been merged.                                                                                                         |
|           |       |     |This optimization usually reduces design area. To prevent merging of combinational hierarchical blocks, set the 'merge_combinational_hier_instances' root attribute to 'false' or |
|           |       |     | the 'merge_combinational_hier_instance' instance attribute to 'false'.                                                                                                           |
|GLO-42     |Info   |   17|Equivalent sequential instances have been merged.                                                                                                                                 |
|           |       |     |To prevent merging of sequential instances, set the 'optimize_merge_flops' and 'optimize_merge_latches' root attributes to 'false' or the 'optimize_merge_seq' instance attribute |
|           |       |     | to 'false'.                                                                                                                                                                      |
|GLO-45     |Info   |   41|Replacing the synchronous part of an always feeding back flip-flop with a logic constant.                                                                                         |
|           |       |     |To prevent this optimization, set 'optimize_constant_feedback_seqs' root attribute to 'false'. The instance attribute 'optimize_constant_feedback_seq' controls this optimization.|
|GLO-46     |Info   |    1|Combinational hierarchical instances are merged.                                                                                                                                  |
|GLO-51     |Info   |   15|Hierarchical instance automatically ungrouped.                                                                                                                                    |
|           |       |     |Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute 'auto_ungroup' to    |
|           |       |     | 'none'. You can also prevent individual ungroup with setting the attribute 'ungroup_ok' of instances or modules to 'false'.                                                      |
|LBR-9      |Warning|   26|Library cell has no output pins defined.                                                                                                                                          |
|           |       |     |Add the missing output pin(s)                                                                                                                                                     |
|           |       |     | , then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is  |
|           |       |     | no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it |
|           |       |     | will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The   |
|           |       |     | message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin)                   |
|           |       |     | of the cell, to use it for mapping. The pg_pin will not have any function defined.                                                                                               |
|LBR-40     |Info   |   13|An unsupported construct was detected in this library.                                                                                                                            |
|           |       |     |Check to see if this construct is really needed for synthesis. Many liberty constructs are not actually required.                                                                 |
|LBR-81     |Warning|   12|Non-monotonic wireload model found.                                                                                                                                               |
|           |       |     |Non-monotonic wireload models can cause problems during synthesis and/or mapping.  Raising some of the points in the curve to give it a monotonic shape.                          |
|LBR-155    |Info   |  136|Mismatch in unateness between 'timing_sense' attribute and the function.                                                                                                          |
|           |       |     |The 'timing_sense' attribute will be respected.                                                                                                                                   |
|LBR-158    |Warning|    1|Libcell will be treated as a timing model.                                                                                                                                        |
|           |       |     |Ensure that the relevant timing arcs are defined in the Liberty model of the libcell.                                                                                             |
|LBR-161    |Info   |    1|Setting the maximum print count of this message to 10 if information_level is less than 9.                                                                                        |
|LBR-162    |Info   |   86|Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.                                                                                                           |
|           |       |     |Setting the 'timing_sense' to non_unate.                                                                                                                                          |
|LBR-412    |Info   |    2|Created nominal operating condition.                                                                                                                                              |
|           |       |     |The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively)   |
|           |       |     | , or by the default PVT values (1.0,1.0,1.0).                                                                                                                                    |
|PHYS-752   |Info   |    1|Partition Based Synthesis execution skipped.                                                                                                                                      |
|RTLOPT-30  |Info   |    9|Accepted resource sharing opportunity.                                                                                                                                            |
|RTLOPT-40  |Info   |    9|Transformed datapath macro.                                                                                                                                                       |
|RTLOPT-54  |Warning|  722|Use of 'parallel_case' pragma may hinder datapath resource sharing.                                                                                                               |
|SYNTH-1    |Info   |    1|Synthesizing.                                                                                                                                                                     |
|TIM-1000   |Info   |    1|Multimode clock gating check is disabled.                                                                                                                                         |
|VLOGPT-601 |Warning|   12|Ignoring duplicate package definition.                                                                                                                                            |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Mapper: Libraries have:
	domain _default_: 371 combo usable cells and 70 sequential usable cells
Multi-threaded constant propagation [1|0] ...
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 48 CPUs usable)
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------
| Id |Sev |Count|              Message Text              |
----------------------------------------------------------
|GB-6|Info|    3|A datapath component has been ungrouped.|
----------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'clk_i' target slack:  -285 ps
Target path end-point (Pin: if_stage_i_instr_rdata_id_o_reg[18]/d)


State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                   940        100.0
Excluded from State Retention     940        100.0
    - Will not convert            940        100.0
      - Preserved                   0          0.0
      - Power intent excluded     940        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

PBS_Generic_Opt-Post - Elapsed_Time 212, CPU_Time 216.566082
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:00:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:12:28 (Aug22) |  386.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:03(00:04:04) |  00:03:36(00:03:33) | 100.0(100.0) |   15:16:01 (Aug22) |  984.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:00:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:12:28 (Aug22) |  386.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:03(00:04:04) |  00:03:36(00:03:33) | 100.0(100.0) |   15:16:01 (Aug22) |  984.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:03(00:04:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:16:01 (Aug22) |  984.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            5         -         -     14498    258304       386
##>G:Setup                              0         -         -         -         -         -
##>G:Early Clock Gating                 0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -     16749    175338       984
##>G:PostGen Opt                        3         -         -     16749    175338       984
##>G:Early Clock Gating Cleanup         0         -         -         -         -         -
##>G:Misc                             209
##>----------------------------------------------------------------------------------------
##>Total Elapsed                      217
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'ibex_core' to generic gates.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
@file(genus_script_IBEX.tcl) 48: syn_map
#--------------------------------------------------------------------------
# Root attributes for category: opt
#--------------------------------------------------------------------------
# Feature                           | Attribute                | Value  
#--------------------------------------------------------------------------
# Net area optimization             | optimize_net_area        | true   
# Power optimization effort         | design_power_effort      | none   
# Do not use qbar sequential pins   | dont_use_qbar_seq_pins   | false  
#--------------------------------------------------------------------------

##Generic Timing Info for library domain: _default_ typical gate delay: 148.9 ps std_slew: 20.6 ps std_load: 5.1 fF
Mapping ChipWare ICG instances in ibex_core
Found 0 unmapped ChipWare ICG instances
Mapped 0 of 0 ChipWare ICG instances
Info    : Mapping. [SYNTH-4]
        : Mapping 'ibex_core' using 'medium' effort.
Mapper: Libraries have:
	domain _default_: 371 combo usable cells and 70 sequential usable cells
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:00:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:12:28 (Aug22) |  386.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:03(00:04:04) |  00:03:36(00:03:33) |  99.5( 99.1) |   15:16:01 (Aug22) |  984.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:03(00:04:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:16:01 (Aug22) |  984.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:04(00:04:06) |  00:00:01(00:00:02) |   0.5(  0.9) |   15:16:03 (Aug22) |  984.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 1.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:00:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:12:28 (Aug22) |  386.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:03(00:04:04) |  00:03:36(00:03:33) |  99.1( 99.1) |   15:16:01 (Aug22) |  984.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:03(00:04:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:16:01 (Aug22) |  984.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:04(00:04:06) |  00:00:01(00:00:02) |   0.5(  0.9) |   15:16:03 (Aug22) |  984.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:05(00:04:06) |  00:00:01(00:00:00) |   0.5(  0.0) |   15:16:03 (Aug22) |  984.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 371 combo usable cells and 70 sequential usable cells
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 48 CPUs usable)
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
------------------------------------------------------------------
|   Id   |Sev |Count|                Message Text                |
------------------------------------------------------------------
|PHYS-752|Info|    1|Partition Based Synthesis execution skipped.|
|SYNTH-2 |Info|    1|Done synthesizing.                          |
|SYNTH-4 |Info|    1|Mapping.                                    |
------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'clk_i' target slack:  -253 ps
Target path end-point (Pin: if_stage_i_gen_prefetch_buffer.prefetch_buffer_i_fifo_i_rdata_q_reg[0][17]/d)

Multi-threaded Technology Mapping (8 threads per ST process, 8 of 48 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                97310     -903 
            Worst cost_group: clk_i, WNS: -903.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[14]/CLK -->
    if_stage_i_gen_prefetch_buffer.prefetch_buffer_i_fifo_i_rdata_q_reg[0][0]/D

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
         clk_i              -253     -904     -15%     4000 

 
Global incremental target info
==============================
Cost Group 'clk_i' target slack:  -904 ps
Target path end-point (Pin: if_stage_i_gen_prefetch_buffer.prefetch_buffer_i_fifo_i_rdata_q_reg[0][31]/D (sky130_fd_sc_hd__dfstp_1/D))

==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------
| Id |Sev |Count|                 Message Text                 |
----------------------------------------------------------------
|PA-7|Info|   82|Resetting power analysis results.             |
|    |    |     |All computed switching activities are removed.|
----------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr               89124     -942 
            Worst cost_group: clk_i, WNS: -942.9
            Path: if_stage_i_instr_rdata_alu_id_o_reg[14]/CLK -->
    if_stage_i_gen_prefetch_buffer.prefetch_buffer_i_fifo_i_rdata_q_reg[1][0]/D

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
         clk_i              -904     -943      -1%     4000 


State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                   940        100.0
Excluded from State Retention     940        100.0
    - Will not convert            940        100.0
      - Preserved                   0          0.0
      - Power intent excluded     940        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 127, CPU_Time 131.55200100000008
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:00:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:12:28 (Aug22) |  386.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:03(00:04:04) |  00:03:36(00:03:33) |  61.9( 62.3) |   15:16:01 (Aug22) |  984.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:03(00:04:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:16:01 (Aug22) |  984.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:04(00:04:06) |  00:00:01(00:00:02) |   0.3(  0.6) |   15:16:03 (Aug22) |  984.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:05(00:04:06) |  00:00:01(00:00:00) |   0.3(  0.0) |   15:16:03 (Aug22) |  984.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:17(00:06:13) |  00:02:11(00:02:07) |  37.6( 37.1) |   15:18:10 (Aug22) |  944.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/ibex_core/fv_map.fv.json' for netlist 'fv/ibex_core/fv_map.v.gz'.
Info    : Existing dofile found. Copied as fv/ibex_core/rtl_to_fv_map.do~.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/ibex_core/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 4, CPU_Time 3.750818000000038
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:00:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:12:28 (Aug22) |  386.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:03(00:04:04) |  00:03:36(00:03:33) |  61.2( 61.6) |   15:16:01 (Aug22) |  984.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:03(00:04:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:16:01 (Aug22) |  984.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:04(00:04:06) |  00:00:01(00:00:02) |   0.3(  0.6) |   15:16:03 (Aug22) |  984.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:05(00:04:06) |  00:00:01(00:00:00) |   0.3(  0.0) |   15:16:03 (Aug22) |  984.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:17(00:06:13) |  00:02:11(00:02:07) |  37.2( 36.7) |   15:18:10 (Aug22) |  944.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:20(00:06:17) |  00:00:03(00:00:04) |   1.1(  1.2) |   15:18:14 (Aug22) |  944.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.7704479999999307
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:00:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:12:28 (Aug22) |  386.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:03(00:04:04) |  00:03:36(00:03:33) |  61.1( 61.6) |   15:16:01 (Aug22) |  984.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:03(00:04:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:16:01 (Aug22) |  984.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:04(00:04:06) |  00:00:01(00:00:02) |   0.3(  0.6) |   15:16:03 (Aug22) |  984.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:05(00:04:06) |  00:00:01(00:00:00) |   0.3(  0.0) |   15:16:03 (Aug22) |  984.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:17(00:06:13) |  00:02:11(00:02:07) |  37.1( 36.7) |   15:18:10 (Aug22) |  944.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:20(00:06:17) |  00:00:03(00:00:04) |   1.1(  1.2) |   15:18:14 (Aug22) |  944.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:21(00:06:17) |  00:00:00(00:00:00) |   0.2(  0.0) |   15:18:14 (Aug22) |  944.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:ibex_core ... 

Time taken by ConstProp Step: 00:00:02
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 2, CPU_Time 2.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:00:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:12:28 (Aug22) |  386.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:03(00:04:04) |  00:03:36(00:03:33) |  60.7( 61.2) |   15:16:01 (Aug22) |  984.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:03(00:04:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:16:01 (Aug22) |  984.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:04(00:04:06) |  00:00:01(00:00:02) |   0.3(  0.6) |   15:16:03 (Aug22) |  984.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:05(00:04:06) |  00:00:01(00:00:00) |   0.3(  0.0) |   15:16:03 (Aug22) |  984.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:17(00:06:13) |  00:02:11(00:02:07) |  36.9( 36.5) |   15:18:10 (Aug22) |  944.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:20(00:06:17) |  00:00:03(00:00:04) |   1.1(  1.1) |   15:18:14 (Aug22) |  944.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:21(00:06:17) |  00:00:00(00:00:00) |   0.2(  0.0) |   15:18:14 (Aug22) |  944.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:23(00:06:19) |  00:00:02(00:00:02) |   0.6(  0.6) |   15:18:16 (Aug22) |  942.7 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                 89074     -942   -438381         0        0
            Worst cost_group: clk_i, WNS: -942.9
            Path: if_stage_i_instr_rdata_alu_id_o_reg[14]/CLK -->
    if_stage_i_gen_prefetch_buffer.prefetch_buffer_i_fifo_i_rdata_q_reg[1][0]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                89074     -942   -438381         0        0
            Worst cost_group: clk_i, WNS: -942.9
            Path: if_stage_i_instr_rdata_alu_id_o_reg[14]/CLK -->
    if_stage_i_gen_prefetch_buffer.prefetch_buffer_i_fifo_i_rdata_q_reg[1][0]/D
 incr_delay                91867     -686   -358147         0        0
            Worst cost_group: clk_i, WNS: -686.4
            Path: if_stage_i_instr_rdata_alu_id_o_reg[14]/CLK -->
         if_stage_i_gen_prefetch_buffer.prefetch_buffer_i_fifo_i_err_q_reg[1]/D
 incr_delay                92179     -644   -334184         0        0
            Worst cost_group: clk_i, WNS: -644.1
            Path: if_stage_i_instr_rdata_alu_id_o_reg[14]/CLK -->
    if_stage_i_gen_prefetch_buffer.prefetch_buffer_i_fifo_i_rdata_q_reg[1][0]/D
 incr_delay                92286     -639   -331350         0        0
            Worst cost_group: clk_i, WNS: -639.3
            Path: if_stage_i_instr_rdata_alu_id_o_reg[14]/CLK -->
    if_stage_i_gen_prefetch_buffer.prefetch_buffer_i_fifo_i_rdata_q_reg[1][0]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz       636  (      223 /      240 )  5.20
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       176  (        0 /        0 )  0.00
    plc_st_fence       176  (        0 /        0 )  0.00
        plc_star       176  (        0 /        0 )  0.00
      plc_laf_st       176  (        0 /        0 )  0.00
 plc_laf_st_fence       176  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt       356  (       89 /       93 )  3.19
   plc_laf_lo_st       179  (        0 /        0 )  0.00
       plc_lo_st       179  (        0 /        0 )  0.00
        mb_split       179  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_tns                  92286     -639   -331350         0        0
            Worst cost_group: clk_i, WNS: -639.3
            Path: if_stage_i_instr_rdata_alu_id_o_reg[14]/CLK -->
    if_stage_i_gen_prefetch_buffer.prefetch_buffer_i_fifo_i_rdata_q_reg[1][0]/D
 incr_tns                  91247     -607   -274882         0        0
            Worst cost_group: clk_i, WNS: -607.5
            Path: if_stage_i_instr_rdata_alu_id_o_reg[29]/CLK -->
    if_stage_i_gen_prefetch_buffer.prefetch_buffer_i_fifo_i_rdata_q_reg[1][0]/D
 incr_tns                  91247     -607   -274882         0        0
            Worst cost_group: clk_i, WNS: -607.5
            Path: if_stage_i_instr_rdata_alu_id_o_reg[29]/CLK -->
    if_stage_i_gen_prefetch_buffer.prefetch_buffer_i_fifo_i_rdata_q_reg[1][0]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz      2935  (      236 /      400 )  8.02
   plc_laf_lo_st      2699  (        0 /        0 )  0.00
       plc_lo_st      2699  (        0 /        0 )  0.00
            fopt      2699  (        0 /        0 )  0.14
       crit_dnsz      2723  (      321 /      822 )  8.27
             dup      2378  (        3 /        4 )  0.27
        setup_dn      2375  (        2 /        3 )  0.14
        mb_split      2373  (        0 /        0 )  0.01

PBS_TechMap-Postmap Cleanup - Elapsed_Time 27, CPU_Time 33.67603400000053
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:00:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:12:28 (Aug22) |  386.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:03(00:04:04) |  00:03:36(00:03:33) |  55.5( 56.8) |   15:16:01 (Aug22) |  984.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:03(00:04:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:16:01 (Aug22) |  984.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:04(00:04:06) |  00:00:01(00:00:02) |   0.3(  0.5) |   15:16:03 (Aug22) |  984.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:05(00:04:06) |  00:00:01(00:00:00) |   0.3(  0.0) |   15:16:03 (Aug22) |  984.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:17(00:06:13) |  00:02:11(00:02:07) |  33.7( 33.9) |   15:18:10 (Aug22) |  944.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:20(00:06:17) |  00:00:03(00:00:04) |   1.0(  1.1) |   15:18:14 (Aug22) |  944.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:21(00:06:17) |  00:00:00(00:00:00) |   0.2(  0.0) |   15:18:14 (Aug22) |  944.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:23(00:06:19) |  00:00:02(00:00:02) |   0.5(  0.5) |   15:18:16 (Aug22) |  942.7 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:57(00:06:46) |  00:00:33(00:00:27) |   8.6(  7.2) |   15:18:43 (Aug22) |  946.9 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:00:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:12:28 (Aug22) |  386.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:03(00:04:04) |  00:03:36(00:03:33) |  55.5( 56.8) |   15:16:01 (Aug22) |  984.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:03(00:04:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:16:01 (Aug22) |  984.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:04(00:04:06) |  00:00:01(00:00:02) |   0.3(  0.5) |   15:16:03 (Aug22) |  984.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:05(00:04:06) |  00:00:01(00:00:00) |   0.3(  0.0) |   15:16:03 (Aug22) |  984.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:17(00:06:13) |  00:02:11(00:02:07) |  33.7( 33.9) |   15:18:10 (Aug22) |  944.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:20(00:06:17) |  00:00:03(00:00:04) |   1.0(  1.1) |   15:18:14 (Aug22) |  944.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:21(00:06:17) |  00:00:00(00:00:00) |   0.2(  0.0) |   15:18:14 (Aug22) |  944.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:23(00:06:19) |  00:00:02(00:00:02) |   0.5(  0.5) |   15:18:16 (Aug22) |  942.7 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:57(00:06:46) |  00:00:33(00:00:27) |   8.6(  7.2) |   15:18:43 (Aug22) |  946.9 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:57(00:06:46) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:18:43 (Aug22) |  946.9 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            1         -         -     16749    175338       984
##>M:Pre Cleanup                        0         -         -     16749    175338       984
##>M:Setup                              0         -         -         -         -         -
##>M:Early Clock Gating                 0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      4         -         -     11468     89123       944
##>M:Const Prop                         0      -942    438542     11468     89123       944
##>M:Cleanup                           27      -607    274882     12165     91247       946
##>M:MBCI                               0         -         -     12165     91247       946
##>M:PostGen Opt                        0         -         -         -         -         -
##>M:Early Clock Gating Cleanup         0         -         -         -         -         -
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                             129
##>----------------------------------------------------------------------------------------
##>Total Elapsed                      161
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'ibex_core'.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
@file(genus_script_IBEX.tcl) 49: syn_opt
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'ibex_core' using 'medium' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_iopt                 91247     -607   -274882         0        0
            Worst cost_group: clk_i, WNS: -607.5
            Path: if_stage_i_instr_rdata_alu_id_o_reg[29]/CLK -->
    if_stage_i_gen_prefetch_buffer.prefetch_buffer_i_fifo_i_rdata_q_reg[1][0]/D
-------------------------------------------------------------------------------
 const_prop                91240     -607   -274871         0        0
            Worst cost_group: clk_i, WNS: -607.5
            Path: if_stage_i_instr_rdata_alu_id_o_reg[29]/CLK -->
    if_stage_i_gen_prefetch_buffer.prefetch_buffer_i_fifo_i_rdata_q_reg[1][0]/D
 simp_cc_inputs            90745     -607   -274747         0        0
            Worst cost_group: clk_i, WNS: -607.5
            Path: if_stage_i_instr_rdata_alu_id_o_reg[29]/CLK -->
    if_stage_i_gen_prefetch_buffer.prefetch_buffer_i_fifo_i_rdata_q_reg[1][0]/D
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                90745     -607   -274747         0        0
            Worst cost_group: clk_i, WNS: -607.5
            Path: if_stage_i_instr_rdata_alu_id_o_reg[29]/CLK -->
    if_stage_i_gen_prefetch_buffer.prefetch_buffer_i_fifo_i_rdata_q_reg[1][0]/D
 incr_delay                91165     -552   -245752         0        0
            Worst cost_group: clk_i, WNS: -552.0
            Path:
 ex_block_i_gen_multdiv_fast.multdiv_i_gen_mult_fast.mult_state_q_reg[0]/CK -->
   id_stage_i_imd_val_q_reg[0][31]/D
 incr_delay                91808     -515   -240108         0        0
            Worst cost_group: clk_i, WNS: -515.7
            Path:
 ex_block_i_gen_multdiv_fast.multdiv_i_gen_mult_fast.mult_state_q_reg[1]/CK -->
   id_stage_i_imd_val_q_reg[0][31]/D
 incr_delay                91907     -501   -237733         0        0
            Worst cost_group: clk_i, WNS: -501.2
            Path:
 ex_block_i_gen_multdiv_fast.multdiv_i_gen_mult_fast.mult_state_q_reg[1]/CK -->
   id_stage_i_imd_val_q_reg[0][31]/D
 incr_delay                92041     -492   -232079         0        0
            Worst cost_group: clk_i, WNS: -492.6
            Path: if_stage_i_instr_rdata_alu_id_o_reg[14]/CK -->
                    id_stage_i_imd_val_q_reg[0][31]/D
 incr_delay                92314     -480   -225886         0        0
            Worst cost_group: clk_i, WNS: -480.2
            Path: if_stage_i_instr_rdata_alu_id_o_reg[13]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[14]/D
 incr_delay                92542     -468   -223437         0        0
            Worst cost_group: clk_i, WNS: -468.7
            Path:
 ex_block_i_gen_multdiv_fast.multdiv_i_gen_mult_fast.mult_state_q_reg[1]/CK -->
   id_stage_i_imd_val_q_reg[0][31]/D
 incr_delay                92643     -464   -220536         0        0
            Worst cost_group: clk_i, WNS: -464.4
            Path: if_stage_i_instr_rdata_alu_id_o_reg[2]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D
 incr_delay                92746     -456   -219411         0        0
            Worst cost_group: clk_i, WNS: -456.9
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[27]/D
 incr_delay                92739     -456   -219248         0        0
            Worst cost_group: clk_i, WNS: -456.3
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[27]/D
 incr_delay                92750     -454   -218618         0        0
            Worst cost_group: clk_i, WNS: -454.6
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[27]/D
 incr_delay                92780     -452   -217578         0        0
            Worst cost_group: clk_i, WNS: -452.6
            Path:
 ex_block_i_gen_multdiv_fast.multdiv_i_gen_mult_fast.mult_state_q_reg[1]/CK -->
   id_stage_i_imd_val_q_reg[0][31]/D
 incr_delay                92819     -451   -217071         0        0
            Worst cost_group: clk_i, WNS: -451.3
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D
 incr_delay                92805     -450   -216156         0        0
            Worst cost_group: clk_i, WNS: -450.4
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz      1723  (      256 /      298 )  6.69
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       625  (        0 /        0 )  0.00
    plc_st_fence       625  (        0 /        0 )  0.00
        plc_star       625  (        0 /        0 )  0.00
      plc_laf_st       625  (        0 /        0 )  0.00
 plc_laf_st_fence       625  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st       625  (        0 /        0 )  0.00
       plc_lo_st       625  (        0 /        0 )  0.00
            fopt       625  (        0 /        0 )  0.05
       crit_dnsz      1755  (       77 /      192 )  6.96
             dup       673  (        2 /        2 )  0.25
            fopt      1209  (      104 /      120 )  5.29
        setup_dn       653  (        3 /        3 )  0.10
         buf2inv       637  (        0 /        0 )  0.00
        mb_split       637  (        0 /        0 )  0.00
             exp       165  (       12 /      142 )  9.52
       gate_deco       277  (        5 /        5 )  4.57
       gcomp_tim      1426  (       25 /       40 )  4.93
  inv_pair_2_buf       660  (        0 /        0 )  0.01

 init_drc                  92805     -450   -216156         0        0
            Worst cost_group: clk_i, WNS: -450.4
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  92805     -450   -216156         0        0
            Worst cost_group: clk_i, WNS: -450.4
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D
 incr_tns                  92772     -448   -204037         0        0
            Worst cost_group: clk_i, WNS: -448.0
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[27]/D
 incr_tns                  92772     -448   -204037         0        0
            Worst cost_group: clk_i, WNS: -448.0
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[27]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz      2322  (      124 /      230 )  5.59
   plc_laf_lo_st      2198  (        0 /        0 )  0.00
       plc_lo_st      2198  (        0 /        0 )  0.00
            fopt      2198  (        0 /        0 )  0.14
       crit_dnsz      1883  (      174 /      580 )  6.20
             dup      2024  (        2 /        4 )  0.20
        setup_dn      2022  (        1 /        2 )  0.06
         buf2inv      2021  (        0 /        0 )  0.00
        mb_split      2021  (        0 /        0 )  0.01

 init_area                 92772     -448   -204037         0        0
            Worst cost_group: clk_i, WNS: -448.0
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[27]/D
 undup                     92757     -448   -204036         0        0
            Worst cost_group: clk_i, WNS: -448.0
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[27]/D
 rem_buf                   92695     -448   -204036         0        0
            Worst cost_group: clk_i, WNS: -448.0
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[27]/D
 rem_inv                   89514     -448   -201549         0        0
            Worst cost_group: clk_i, WNS: -448.0
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[27]/D
 merge_bi                  88727     -447   -201183         0        0
            Worst cost_group: clk_i, WNS: -447.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[27]/D
 merge_bi                  88617     -447   -201095         0        0
            Worst cost_group: clk_i, WNS: -447.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[27]/D
 rem_inv_qb                88550     -447   -201096         0        0
            Worst cost_group: clk_i, WNS: -447.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[27]/D
 io_phase                  88217     -447   -199822         0        0
            Worst cost_group: clk_i, WNS: -447.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[27]/D
 gate_comp                 88060     -447   -199709         0        0
            Worst cost_group: clk_i, WNS: -447.4
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[27]/D
 gcomp_mog                 88065     -447   -199608         0        0
            Worst cost_group: clk_i, WNS: -447.4
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[27]/D
 glob_area                 87920     -447   -199516         0        0
            Worst cost_group: clk_i, WNS: -447.4
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[27]/D
 area_down                 85277     -442   -198866         0        0
            Worst cost_group: clk_i, WNS: -442.4
            Path: if_stage_i_instr_rdata_alu_id_o_reg[2]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[27]/D
 rem_buf                   85270     -442   -198866         0        0
            Worst cost_group: clk_i, WNS: -442.4
            Path: if_stage_i_instr_rdata_alu_id_o_reg[2]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[27]/D
 rem_inv                   84997     -442   -197555         0        0
            Worst cost_group: clk_i, WNS: -442.4
            Path: if_stage_i_instr_rdata_alu_id_o_reg[2]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[27]/D
 merge_bi                  84867     -440   -197137         0        0
            Worst cost_group: clk_i, WNS: -440.4
            Path: if_stage_i_instr_rdata_alu_id_o_reg[2]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[5]/D
 merge_bi                  84849     -440   -197091         0        0
            Worst cost_group: clk_i, WNS: -440.4
            Path: if_stage_i_instr_rdata_alu_id_o_reg[2]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[5]/D
 rem_inv_qb                84662     -440   -197112         0        0
            Worst cost_group: clk_i, WNS: -440.4
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[5]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         8  (        2 /        5 )  0.11
         rem_buf        91  (       12 /       15 )  0.21
         rem_inv      1552  (      705 /      831 )  5.61
        merge_bi       608  (      235 /      366 )  3.67
      rem_inv_qb       336  (        1 /        3 )  0.71
        io_phase       400  (       89 /      120 )  1.92
       gate_comp      2756  (       42 /      158 )  9.69
       gcomp_mog        24  (        1 /        1 )  1.44
       glob_area        75  (       44 /       75 )  3.28
       area_down       330  (      127 /      223 )  6.00
      size_n_buf         4  (        0 /        0 )  0.16
  gate_deco_area         0  (        0 /        0 )  0.02
         rem_buf        77  (        2 /        4 )  0.19
         rem_inv       636  (       64 /      105 )  2.16
        merge_bi       329  (       40 /      126 )  2.09
      rem_inv_qb       357  (        1 /        2 )  0.68

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                84662     -440   -197112         0        0
            Worst cost_group: clk_i, WNS: -440.4
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[5]/D
 incr_delay                85092     -428   -199262         0        0
            Worst cost_group: clk_i, WNS: -428.7
            Path: if_stage_i_instr_rdata_alu_id_o_reg[2]/CK -->
                    if_stage_i_pc_id_o_reg[19]/D
 incr_delay                85261     -425   -195875         0        0
            Worst cost_group: clk_i, WNS: -425.3
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_pc_id_o_reg[2]/D
 incr_delay                85343     -419   -193168         0        0
            Worst cost_group: clk_i, WNS: -419.6
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_pc_id_o_reg[1]/D
 incr_delay                85338     -417   -193007         0        0
            Worst cost_group: clk_i, WNS: -417.2
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D
 incr_delay                85343     -416   -193098         0        0
            Worst cost_group: clk_i, WNS: -416.9
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[27]/D
 incr_delay                85366     -416   -192702         0        0
            Worst cost_group: clk_i, WNS: -416.1
            Path: load_store_unit_i_ls_fsm_cs_reg[0]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[5]/D
 incr_delay                85407     -413   -192988         0        0
            Worst cost_group: clk_i, WNS: -413.4
            Path:
 ex_block_i_gen_multdiv_fast.multdiv_i_gen_mult_fast.mult_state_q_reg[1]/CK -->
   id_stage_i_imd_val_q_reg[0][31]/D
 incr_delay                85469     -411   -191520         0        0
            Worst cost_group: clk_i, WNS: -411.4
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[5]/D
 incr_delay                85489     -410   -191296         0        0
            Worst cost_group: clk_i, WNS: -410.2
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[5]/D
 incr_delay                85531     -409   -191729         0        0
            Worst cost_group: clk_i, WNS: -409.1
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[5]/D
 incr_delay                85692     -405   -189327         0        0
            Worst cost_group: clk_i, WNS: -405.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[27]/D
 incr_delay                85721     -404   -188349         0        0
            Worst cost_group: clk_i, WNS: -404.1
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[5]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz      1284  (      131 /      186 )  6.85
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       583  (        0 /        0 )  0.00
    plc_st_fence       583  (        0 /        0 )  0.00
        plc_star       583  (        0 /        0 )  0.00
      plc_laf_st       583  (        0 /        0 )  0.00
 plc_laf_st_fence       583  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st       583  (        0 /        0 )  0.00
       plc_lo_st       583  (        0 /        0 )  0.00
            fopt       583  (        0 /        0 )  0.04
       crit_dnsz      1250  (       38 /      125 )  5.44
             dup       579  (        0 /        0 )  0.14
            fopt       788  (       34 /       41 )  2.45
        setup_dn       591  (        1 /        1 )  0.04
         buf2inv       577  (        0 /        0 )  0.00
        mb_split       577  (        0 /        0 )  0.00
             exp       119  (       11 /      106 )  8.82
       gate_deco       206  (        0 /        0 )  3.03
       gcomp_tim       952  (        9 /       17 )  3.67
  inv_pair_2_buf       710  (        0 /        0 )  0.00

 init_drc                  85721     -404   -188349         0        0
            Worst cost_group: clk_i, WNS: -404.1
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[5]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_area                 85721     -404   -188349         0        0
            Worst cost_group: clk_i, WNS: -404.1
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[5]/D
 undup                     85718     -404   -188349         0        0
            Worst cost_group: clk_i, WNS: -404.1
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[5]/D
 rem_buf                   85697     -404   -188349         0        0
            Worst cost_group: clk_i, WNS: -404.1
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[5]/D
 rem_inv                   85260     -404   -188101         0        0
            Worst cost_group: clk_i, WNS: -404.0
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[5]/D
 merge_bi                  85139     -403   -187991         0        0
            Worst cost_group: clk_i, WNS: -403.8
            Path:
 ex_block_i_gen_multdiv_fast.multdiv_i_gen_mult_fast.mult_state_q_reg[0]/CK -->
   id_stage_i_imd_val_q_reg[0][31]/D
 merge_bi                  85130     -403   -187991         0        0
            Worst cost_group: clk_i, WNS: -403.8
            Path:
 ex_block_i_gen_multdiv_fast.multdiv_i_gen_mult_fast.mult_state_q_reg[0]/CK -->
   id_stage_i_imd_val_q_reg[0][31]/D
 io_phase                  85114     -403   -187668         0        0
            Worst cost_group: clk_i, WNS: -403.8
            Path:
 ex_block_i_gen_multdiv_fast.multdiv_i_gen_mult_fast.mult_state_q_reg[0]/CK -->
   id_stage_i_imd_val_q_reg[0][31]/D
 gate_comp                 85073     -403   -187603         0        0
            Worst cost_group: clk_i, WNS: -403.8
            Path:
 ex_block_i_gen_multdiv_fast.multdiv_i_gen_mult_fast.mult_state_q_reg[0]/CK -->
   id_stage_i_imd_val_q_reg[0][31]/D
 glob_area                 84994     -403   -187570         0        0
            Worst cost_group: clk_i, WNS: -403.7
            Path:
 ex_block_i_gen_multdiv_fast.multdiv_i_gen_mult_fast.mult_state_q_reg[1]/CK -->
   id_stage_i_imd_val_q_reg[0][27]/D
 area_down                 84583     -403   -187236         0        0
            Worst cost_group: clk_i, WNS: -403.4
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         7  (        1 /        3 )  0.09
         rem_buf        81  (        4 /        7 )  0.16
         rem_inv       651  (       99 /      136 )  2.24
        merge_bi       332  (       36 /       87 )  1.86
      rem_inv_qb       309  (        0 /        1 )  0.59
        io_phase       293  (       12 /       31 )  1.16
       gate_comp      2673  (       17 /      126 )  9.09
       gcomp_mog        22  (        0 /        0 )  1.74
       glob_area        63  (       22 /       63 )  3.46
       area_down       311  (       69 /      161 )  5.79
      size_n_buf         1  (        0 /        0 )  0.06
  gate_deco_area         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------
|  Id   |Sev |Count|                 Message Text                 |
-------------------------------------------------------------------
|CFM-1  |Info|    1|Wrote dofile.                                 |
|CFM-5  |Info|    1|Wrote formal verification information.        |
|GB-6   |Info|    3|A datapath component has been ungrouped.      |
|PA-7   |Info|    4|Resetting power analysis results.             |
|       |    |     |All computed switching activities are removed.|
|SYNTH-5|Info|    1|Done mapping.                                 |
|SYNTH-7|Info|    1|Incrementally optimizing.                     |
-------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'ibex_core'.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@file(genus_script_IBEX.tcl) 51: write_hdl > ibex.v
@file(genus_script_IBEX.tcl) 52: write_sdc > ibex.sdc
Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'analysis_view'.
        : Check if a previous get_db or find returned an empty string.
Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'analysis_view'.
Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'analysis_view'.
Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'analysis_view'.
Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'analysis_view'.
Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'analysis_view'.
Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'analysis_view'.
Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'analysis_view'.
Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'analysis_view'.
Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'analysis_view'.
Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'analysis_view'.
Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'analysis_view'.
Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'analysis_view'.
Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'analysis_view'.
Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'analysis_view'.
Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'analysis_view'.
Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'analysis_view'.
Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'analysis_view'.
Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'analysis_view'.
Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'analysis_view'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'TUI-78'.
Finished SDC export (command execution time mm:ss (real) = 00:02).
@file(genus_script_IBEX.tcl) 53: write_sdf -timescale ns -nonegchecks -recrem split -edges check_edge  -setuphold split > ibex.sdf
@file(genus_script_IBEX.tcl) 54: write_do_lec -golden_design rtl -revised_design ibex.v -top ibex_core > lec.tcl
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/ibex_core/ibexv.fv.json' for netlist 'ibex.v'.
Warning : The LEC run log will not be saved in a file. [CFM-4]
        : '-logfile' is not specified.
        : Either uncomment the 'set_log_file' command in the generated dofile or reissue 'write_do_lec' with the preferred '-logfile' value.
Info    : Wrote composite dofile. [CFM-2]
        : The composite dofile 'lec.tcl' includes two compare operations: rtl-to-fv_map and fv_map-to-revised. The 'fv_map' netlist was automatically written in the verification directory during the syn_map command.
@file(genus_script_IBEX.tcl) 57: set filename [format "%s%s%s" "reports_ibex_2/" $my_toplevel "_timing.rep"]
@file(genus_script_IBEX.tcl) 58: redirect $filename { report_timing -nets -nworst 1}
@file(genus_script_IBEX.tcl) 60: set filename [format "%s%s%s" "reports_ibex_2/" $my_toplevel "_area.rep"]
@file(genus_script_IBEX.tcl) 61: redirect $filename { report_area}
@file(genus_script_IBEX.tcl) 63: set filename [format "%s%s%s" "reports_ibex_2/" $my_toplevel "_qor.rep"]
@file(genus_script_IBEX.tcl) 64: redirect $filename { report_qor}
@file(genus_script_IBEX.tcl) 66: set filename [format "%s%s%s" "reports_ibex_2/" $my_toplevel "_clocks.rep"]
@file(genus_script_IBEX.tcl) 67: redirect $filename { report_clocks}
@file(genus_script_IBEX.tcl) 69: set filename [format "%s%s%s" "reports_ibex_2/" $my_toplevel "_timing_summary.rep"]
@file(genus_script_IBEX.tcl) 70: redirect $filename { report_timing_summary}
@file(genus_script_IBEX.tcl) 72: set filename [format "%s%s%s" "reports_ibex_2/" $my_toplevel "_power.rep"]
@file(genus_script_IBEX.tcl) 73: redirect $filename { report_power}
@file(genus_script_IBEX.tcl) 75: lec -xl -nogui
#@ End verbose source ./genus_script_IBEX.tcl
invalid command name "lec"
@genus:root: 2> report_timing
============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.12-s082_1
  Generated on:           Aug 22 2024  03:21:52 pm
  Module:                 ibex_core
  Operating conditions:   tt_100C_1v80 (balanced_tree)
  Wireload mode:          top
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-403 ps) Setup Check with Pin id_stage_i_imd_val_q_reg[0][27]/CLK->D
          Group: clk_i
     Startpoint: (R) ex_block_i_gen_multdiv_fast.multdiv_i_gen_mult_fast.mult_state_q_reg[1]/CK
          Clock: (R) clk_i
       Endpoint: (F) id_stage_i_imd_val_q_reg[0][27]/D
          Clock: (R) clk_i

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     111                  
       Uncertainty:-     400                  
     Required Time:=    3489                  
      Launch Clock:-       0                  
         Data Path:-    3893                  
             Slack:=    -403                  

#---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                                                                                   Timing Point                                                                                                    Flags    Arc   Edge             Cell               Fanout Load Trans Delay Arrival Instance 
#                                                                                                                                                                                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  ex_block_i_gen_multdiv_fast.multdiv_i_gen_mult_fast.mult_state_q_reg[1]/CK                                                                                                                                        -       -      R     (arrival)                        940    -     0     0       0    (-,-) 
  ex_block_i_gen_multdiv_fast.multdiv_i_gen_mult_fast.mult_state_q_reg[1]/QN                                                                                                                                        -       CK->QN R     sky130_osu_sc_18T_hs__dffr_1       2 13.2    78   242     242    (-,-) 
  g133062/Y                                                                                                                                                                                                         -       A->Y   F     sky130_osu_sc_18T_hs__inv_2        8 23.0    45    67     308    (-,-) 
  g87418/Y                                                                                                                                                                                                          -       A->Y   F     sky130_osu_sc_18T_hs__buf_2        8 22.0    42   103     412    (-,-) 
  g87408/Y                                                                                                                                                                                                          -       A->Y   R     sky130_fd_sc_hd__inv_1             4 10.7    93    89     501    (-,-) 
  g87410/Y                                                                                                                                                                                                          -       A->Y   F     sky130_fd_sc_hd__inv_1             2  5.1    43    63     564    (-,-) 
  g87342__9945/Y                                                                                                                                                                                                    -       A->Y   R     sky130_fd_sc_hd__nand2_1           1  5.9    72    71     635    (-,-) 
  g87283__7410/Y                                                                                                                                                                                                    -       B->Y   F     sky130_osu_sc_18T_hs__nand2_1      5 12.0    66    84     719    (-,-) 
  csa_tree_ex_block_i_gen_multdiv_fast.multdiv_i_mul_278_38_g13734/Y                                                                                                                                                -       B_N->Y F     sky130_fd_sc_hd__nor2b_1           1  2.7    37   134     853    (-,-) 
  csa_tree_ex_block_i_gen_multdiv_fast.multdiv_i_mul_278_38_g12850/Y                                                                                                                                                -       A->Y   R     sky130_fd_sc_hd__nor2_1            2  5.4   117   122     975    (-,-) 
  csa_tree_ex_block_i_gen_multdiv_fast.multdiv_i_mul_278_38_g12805/Y                                                                                                                                                -       A->Y   F     sky130_fd_sc_hd__inv_1             1  5.8    51    73    1048    (-,-) 
  csa_tree_ex_block_i_gen_multdiv_fast.multdiv_i_mul_278_38_g12376/Y                                                                                                                                                -       A0->Y  R     sky130_osu_sc_18T_hs__aoi21_l      3 19.5   159   162    1210    (-,-) 
  csa_tree_ex_block_i_gen_multdiv_fast.multdiv_i_mul_278_38_g13912/X                                                                                                                                                -       B->X   R     sky130_fd_sc_hd__xor2_2            1 12.0   188   211    1422    (-,-) 
  csa_tree_ex_block_i_gen_multdiv_fast.multdiv_i_mul_278_38_g11944/Y                                                                                                                                                -       A->Y   R     sky130_osu_sc_18T_hs__xor2_l       3  8.3    97   152    1574    (-,-) 
  csa_tree_ex_block_i_gen_multdiv_fast.multdiv_i_mul_278_38_g13701/X                                                                                                                                                -       A->X   F     sky130_fd_sc_hd__xor3_1            2  5.1    94   422    1995    (-,-) 
  fopt131258/Y                                                                                                                                                                                                      -       A->Y   R     sky130_fd_sc_hd__inv_1             2  5.3    61    79    2074    (-,-) 
  csa_tree_ex_block_i_gen_multdiv_fast.multdiv_i_mul_278_38_g11513/Y                                                                                                                                                -       A->Y   F     sky130_fd_sc_hd__nand2_1           1  2.6    39    54    2129    (-,-) 
  csa_tree_ex_block_i_gen_multdiv_fast.multdiv_i_mul_278_38_g11508/Y                                                                                                                                                -       A->Y   R     sky130_fd_sc_hd__nand2_1           2  8.1    87    83    2212    (-,-) 
  csa_tree_ex_block_i_gen_multdiv_fast.multdiv_i_mul_278_38_g11483/Y                                                                                                                                                -       A->Y   F     sky130_fd_sc_hd__nand2_1           1  4.7    68    75    2287    (-,-) 
  csa_tree_ex_block_i_gen_multdiv_fast.multdiv_i_mul_278_38_g11480/Y                                                                                                                                                -       B1->Y  R     sky130_fd_sc_hd__o21ai_2           4 13.2   183    99    2386    (-,-) 
  g130344/Y                                                                                                                                                                                                         -       A->Y   R     sky130_fd_sc_hd__xnor2_1           1  2.7   112   141    2527    (-,-) 
  g4997/Y                                                                                                                                                                                                           -       A->Y   F     sky130_fd_sc_hd__nand2_1           1  2.6    85    68    2595    (-,-) 
  g4952/Y                                                                                                                                                                                                           -       A->Y   R     sky130_fd_sc_hd__nand2_1           2  5.4    67    85    2680    (-,-) 
  ADD_TC_OP_Y_final_adder_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_203_Y_final_adder_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_201_Y_final_adder_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_200_g2064/Y -       B->Y   F     sky130_fd_sc_hd__nor2_1            2  5.2    43    57    2737    (-,-) 
  fopt131146/Y                                                                                                                                                                                                      -       A->Y   R     sky130_fd_sc_hd__inv_1             2  5.3    52    61    2798    (-,-) 
  ADD_TC_OP_Y_final_adder_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_203_Y_final_adder_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_201_Y_final_adder_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_200_g1956/Y -       A->Y   F     sky130_fd_sc_hd__nand2_1           2  5.0    57    67    2865    (-,-) 
  ADD_TC_OP_Y_final_adder_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_203_Y_final_adder_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_201_Y_final_adder_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_200_g1934/Y -       C->Y   R     sky130_fd_sc_hd__nor3_1            1  2.8   145   121    2985    (-,-) 
  ADD_TC_OP_Y_final_adder_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_203_Y_final_adder_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_201_Y_final_adder_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_200_g1862/Y -       D->Y   F     sky130_fd_sc_hd__nand4_1           1  4.7   112   145    3130    (-,-) 
  ADD_TC_OP_Y_final_adder_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_203_Y_final_adder_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_201_Y_final_adder_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_200_g1851/Y -       A->Y   R     sky130_fd_sc_hd__nand3_2           4 10.5    80   108    3238    (-,-) 
  ADD_TC_OP_Y_final_adder_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_203_Y_final_adder_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_201_Y_final_adder_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_200_g1845/Y -       A->Y   F     sky130_fd_sc_hd__nand2_1           1  2.6    47    59    3296    (-,-) 
  ADD_TC_OP_Y_final_adder_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_203_Y_final_adder_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_201_Y_final_adder_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_200_g1833/Y -       A->Y   R     sky130_fd_sc_hd__nand2_1           2  5.3    64    70    3366    (-,-) 
  ADD_TC_OP_Y_final_adder_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_203_Y_final_adder_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_201_Y_final_adder_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_200_g1823/Y -       A->Y   F     sky130_fd_sc_hd__nand2_1           1  2.6    38    55    3421    (-,-) 
  ADD_TC_OP_Y_final_adder_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_203_Y_final_adder_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_201_Y_final_adder_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_200_g1815/Y -       A->Y   R     sky130_fd_sc_hd__nand2_1           2  5.6    69    68    3490    (-,-) 
  ADD_TC_OP_Y_final_adder_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_203_Y_final_adder_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_201_Y_final_adder_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_200_g1805/Y -       B1->Y  F     sky130_fd_sc_hd__o2bb2ai_1         2  5.3    73    97    3587    (-,-) 
  g131393/X                                                                                                                                                                                                         -       A1->X  F     sky130_fd_sc_hd__a21o_1            1  2.7    42   157    3744    (-,-) 
  g117094/X                                                                                                                                                                                                         -       A1->X  F     sky130_fd_sc_hd__a21o_1            1  2.3    39   145    3889    (-,-) 
  id_stage_i_imd_val_q_reg[0][27]/D                                                                                                                                                                                 <<<     -      F     sky130_fd_sc_hd__dfrbp_1           1    -     -     4    3893    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

@genus:root: 3> vim IBEX.sdc
@genus:root: 4> vim genus_script_IBEX.tcl
@genus:root: 5> fix_timing -setup -hold
invalid command name "fix_timing"
@genus:root: 6> man fix
@genus:root: 7> help*eco*
invalid command name "help*eco*"
@genus:root: 8> help *eco*

============================================================
Commands:
  add_core_wrapper_mode_decode_block:
                        # inserts a wrapper mode decode block based on the configuration modes defined with 'wrapper' type
  remove_clock_reconvergence:
                        # removes clock reconvergence


============================================================
Attributes:
  time_recovery_arcs(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Computes timing across recovery arcs as if they were setup arcs.
  route_early_global_secondary_pg(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Specifies whether secondary PG pins needs to be routed.
  map_latch_allow_async_decomp(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Allow implementing the asynchronous control logic externally to the latch.
  input_case_decode_pragma(root):
                        # string, read/write, default=parallel_case, indices={}
                        # Specifies the decode case command in input pragmas.
  hdl_record_naming_style(root):
                        # string, read/write, default=%s[%s], indices={}
                        # Format for naming individual bits of record variables.
  hdl_reg_record_naming_style(root):
                        # string, read/write, default={}, indices={}
                        # Format for naming record type registers.
  dft_compression_decompressor_type(root):
                        # string, read/write, default=elastic, indices={}
                        # Specifies the decompressor type to insert (elastic | xor).
  dft_compression_extest_decompressor_type(root):
                        # string, read/write, default=xor, indices={}
                        # Specifies the extest decompressor type to insert (xor | elastic).
  dft_compression_2d_decomp_pipeline_distance(root):
                        # int, read/write, default=0, indices={}
                        # Specifies the number of 2D compression grid cells between two decompressor pipelines.
  dft_compression_decomp_pipeline_max_xor_depth(root):
                        # int, read/write, default=0, indices={}
                        # Specifies the maximum XOR depth between two decompressor pipelines.
  timing_cppr_skip_clock_reconvergence(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Specifies the branch point to use for computing clock path pessimism removal (CPPR) adjustment when there is reconvergence in the clock tree
  timing_cppr_skip_clock_reconvergence_for_unmatched_clocks(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # When set to true, this enables CPPR branch point search in reconverging clock tree only when launching and capturing clocks are different.
  timing_enable_pessimistic_cppr_for_reconvergent_clock_paths(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # When set to true, enables pessimistic cppr adjustment for re-convergent clock paths
  timing_recompute_sdf_in_setuphold_mode(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Controls the recomputing of SDF delays when the software is in simultaneous setup and hold analysis mode
  place_detail_eco_max_distance(root):
                        # double, read/write, default=0.0, indices={}
                        # specify max distance (in micron) for refinePlace ECO mode
  place_detail_eco_priority_insts(root):
                        # enum { placed fixed eco }, read/write, default=placed, indices={}
                        # select instance priority for refinePlace ECO mode
  opt_area_recovery_setup_target_slack(root):
                        # double, read/write, default=0.0, indices={}
                        # Specifies target slack value (in nano secs) for area and power reclaim during setup timing optimization
  opt_post_route_setup_recovery(root):
                        # enum { auto true false }, read/write, default=auto, indices={}
                        # Enables post_route SI setup timing recovery in gigaopt.
  opt_post_route_drv_recovery(root):
                        # enum { auto true false }, read/write, default=auto, indices={}
                        # Enables post_route drv recovery in gigaopt.
  opt_post_route_hold_recovery(root):
                        # enum { false true auto }, read/write, default=false, indices={}
                        # This attribute is not directly used by Genus but instead, when set, is shared with Innovus.
  opt_area_recovery(root):
                        # enum { true false default }, read/write, default=default, indices={}
                        # Enables area reclamation step
  route_early_global_secondary_pg_max_fanout(root):
                        # int, read/write, default=no_value, indices={}
                        # Specifies the max fanout limit for each secondary PG subnet
  route_eco_ignore_existing_route(root):
                        # string, read/write, default={}, indices={}
                        # Ignore existing route in eco, mode: {all | signal}
  route_detail_antenna_eco_list_file(root):
                        # string, read/write, default={}, indices={}
                        # set file name for antenna eco list
  route_detail_fix_antenna_on_secondary_pg_nets(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # fix antenna violation on sencondary pg nets
  route_with_eco(root): # bool { 1 0 true false }, read/write, default=false, indices={}
                        # enable eco routing
  secondary_domain(hinst):
                        # power_domain, read-only, default=no_value, indices={}
                        # Backup power domain of the instance.
  secondary_domain(inst):
                        # power_domain, read-only, default=no_value, indices={}
                        # Backup power domain of the instance.
  secondary_domain(state_retention_rule):
                        # power_domain, read/write, default=no_value, indices={}
                        # Secondary domain of instances of the rule.
  secondary_domain(isolation_rule):
                        # power_domain, read/write, default=no_value, indices={}
                        # Secondary domain of the isolation rule.
  recovery_time(timing_path):
                        # delay, read-only, default=no_value, indices={}
                        # The recovery time delay of the async timing path.
  register_decode(jtag_instruction):
                        # hpin|pin|constant|pg_pin|hport|port, read/write, default=no_value, indices={}
                        # Register pin fed by tap decode for custom instruction.
  tap_decode(jtag_instruction):
                        # hpin|pin|constant|pg_pin|hport|port, read/write, default=no_value, indices={}
                        # Register tap decode for custom instruction.
  decoded_pin(dft_configuration_mode):
                        # hpin|pin|constant|pg_pin|hport|port, read/write, default=no_value, indices={}
                        # Configuration mode decoded pin.
@genus:root: 9> help *setup*

============================================================
Commands:
  check_dft_setup:      # checks the DFT setup of the specified features for correctness and compatibility prior to insertion. For the Unified Compression flow, you can run 'help dft_compression_*' to see all available attributes of that flow.
  report_scan_setup:    # reports DFT setup for scan


============================================================
Attributes:
  library_setup_lightweight(root):
                        # enum { ignore_socv ignore_ccs ignore_all none }, read/write, default=none, indices={}
                        # Ignoring groups while loading library for lightweight ispatial.
  cwd_setup_file(root): # string, read/write, default=no_value, indices={}
                        # Developer setup file.
  wlec_analyze_setup(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Whether to enable 'analyze setup' flow in LEC.
  timing_apply_setup_hold_exceptions_to_data_check_related_pin(root):
                        # bool { 1 0 true false }, read/write, default=true, indices={}
                        # When set to false, application of path exception with only -setup/hold on reference path doesn't affect signal path
  timing_enable_early_late_data_slews_for_setuphold_mode_checks(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # When set to true, the global variable enables propagation of early and late slews on data paths. Delay calculation then uses these early and late slews to calculate timing checks. You can use this global in simultaneous setup and hold mode only.
  timing_enable_simultaneous_setup_hold_mode(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Controls whether setup and hold checks are analyzed separately, or together on the same timing graph
  timing_extract_model_non_borrowing_latch_path_as_setup(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # If turned ON, models the non borrowing interface latch paths as setup check.
  timing_library_convert_async_setuphold_to_recrem(root):
                        # int, read/write, default=1, indices={}
                        # Controls whether single-edged setup and hold checks on asynchronous pins in the Liberty library are inferred as recovery and removal checks. This is mainly to support older modeling styles in legacy libraries.
  timing_library_setup_constraint_corner_sigma_multiplier(root):
                        # double, read/write, default=0.0, indices={}
                        # User control multiplier to generate constraint table using sigma values applied for setup arc.
  timing_library_setup_sigma_multiplier(root):
                        # double, read/write, default=0.0, indices={}
                        # User control multiplier to generate constraint table using sigma values applied for setup arc.
  timing_recompute_sdf_in_setuphold_mode(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Controls the recomputing of SDF delays when the software is in simultaneous setup and hold analysis mode
  timing_sdf_adjust_negative_setuphold(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Controls how Setup and Hold check values are adjusted when both are initially negative.
  timing_sdf_enable_setuphold_scond_ccond(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # To enable proper generation of SDF (Standard Delay Format) with scond and ccond qualifiers on SETUPHOLD and RECREM timing checks
  opt_hold_allow_setup_tns_degradation(root):
                        # bool { 1 0 true false }, read/write, default=true, indices={}
                        # Allows setup total negative slack to degrade during hold optimization.
  opt_area_recovery_setup_target_slack(root):
                        # double, read/write, default=0.0, indices={}
                        # Specifies target slack value (in nano secs) for area and power reclaim during setup timing optimization
  opt_post_route_setup_recovery(root):
                        # enum { auto true false }, read/write, default=auto, indices={}
                        # Enables post_route SI setup timing recovery in gigaopt.
  opt_setup_target_slack(root):
                        # double, read/write, default=0.0, indices={}
                        # Specifies target slack value (in nano secs) for setup timing optimization
  has_non_seq_setup_arc(lib_cell):
                        # bool { 1 0 true false }, read-only, default=false, indices={}
                        # The lib_cell has non_seq_setup arc.
  non_seq_setup_arc(lib_pin):
                        # bool { 1 0 true false }, read-only, default=false, indices={}
                        # The lib_pin has non_seq_setup arc.
  non_seq_setup_arc(pg_lib_pin):
                        # bool { 1 0 true false }, read-only, default=false, indices={}
                        # The lib_pin has non_seq_setup arc.
  is_setup(opcond):     # bool { 1 0 true false }, read-only, default=false, indices={}
                        # Opcond is used by setup active analysis_view.
  setup_views(design):  # analysis_view*, read-only, default=no_value, indices={}
                        # List of active analysis_views for setup.
  leakage_power_view_in_setup(design):
                        # analysis_view, read-only, default=no_value, indices={}
                        # Analysis_view for leakage power analysis in setup.
  dynamic_power_view_in_setup(design):
                        # analysis_view, read-only, default=no_value, indices={}
                        # Analysis_view for dynamic power analysis in setup.
  setup_uncertainty(port):
                        # delay, read/write, default=no_value, indices=analysis_view
                        # Uncertainty of ideal clock waveform edges for setup analysis.
  setup_uncertainty(pin):
                        # delay, read/write, default=no_value, indices=analysis_view
                        # Uncertainty of ideal clock waveform edges for setup analysis.
  setup_uncertainty(hpin):
                        # delay, read/write, default=no_value, indices=analysis_view
                        # Uncertainty of ideal clock waveform edges for setup analysis.
  is_setup(analysis_view):
                        # bool { 1 0 true false }, read-only, default=false, indices={}
                        # Specifies if the analysis_view is active for setup analysis.
  is_setup_default(analysis_view):
                        # bool { 1 0 true false }, read-only, default=false, indices={}
                        # Specifies if the analysis_view is default for setup analysis.
  is_setup(constraint_mode):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Constraint mode is used by a setup active analysis_view.
  is_setup(delay_corner):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Delay corner is used by setup active analysis_view.
  setup_uncertainty(clock):
                        # delay, read/write, default=0.0, indices=analysis_view
                        # Uncertainty of ideal clock waveform edges for setup analysis.
  setup(timing_path):   # delay, read-only, default=no_value, indices={}
                        # The setup time of the timing path.
@genus:root: 10> vim IBEX.sdc
@genus:root: 11> report_timing
============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.12-s082_1
  Generated on:           Aug 22 2024  08:33:03 pm
  Module:                 ibex_core
  Operating conditions:   tt_100C_1v80 (balanced_tree)
  Wireload mode:          top
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-403 ps) Setup Check with Pin id_stage_i_imd_val_q_reg[0][27]/CLK->D
          Group: clk_i
     Startpoint: (R) ex_block_i_gen_multdiv_fast.multdiv_i_gen_mult_fast.mult_state_q_reg[1]/CK
          Clock: (R) clk_i
       Endpoint: (F) id_stage_i_imd_val_q_reg[0][27]/D
          Clock: (R) clk_i

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     111                  
       Uncertainty:-     400                  
     Required Time:=    3489                  
      Launch Clock:-       0                  
         Data Path:-    3893                  
             Slack:=    -403                  

#---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                                                                                   Timing Point                                                                                                    Flags    Arc   Edge             Cell               Fanout Load Trans Delay Arrival Instance 
#                                                                                                                                                                                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  ex_block_i_gen_multdiv_fast.multdiv_i_gen_mult_fast.mult_state_q_reg[1]/CK                                                                                                                                        -       -      R     (arrival)                        940    -     0     0       0    (-,-) 
  ex_block_i_gen_multdiv_fast.multdiv_i_gen_mult_fast.mult_state_q_reg[1]/QN                                                                                                                                        -       CK->QN R     sky130_osu_sc_18T_hs__dffr_1       2 13.2    78   242     242    (-,-) 
  g133062/Y                                                                                                                                                                                                         -       A->Y   F     sky130_osu_sc_18T_hs__inv_2        8 23.0    45    67     308    (-,-) 
  g87418/Y                                                                                                                                                                                                          -       A->Y   F     sky130_osu_sc_18T_hs__buf_2        8 22.0    42   103     412    (-,-) 
  g87408/Y                                                                                                                                                                                                          -       A->Y   R     sky130_fd_sc_hd__inv_1             4 10.7    93    89     501    (-,-) 
  g87410/Y                                                                                                                                                                                                          -       A->Y   F     sky130_fd_sc_hd__inv_1             2  5.1    43    63     564    (-,-) 
  g87342__9945/Y                                                                                                                                                                                                    -       A->Y   R     sky130_fd_sc_hd__nand2_1           1  5.9    72    71     635    (-,-) 
  g87283__7410/Y                                                                                                                                                                                                    -       B->Y   F     sky130_osu_sc_18T_hs__nand2_1      5 12.0    66    84     719    (-,-) 
  csa_tree_ex_block_i_gen_multdiv_fast.multdiv_i_mul_278_38_g13734/Y                                                                                                                                                -       B_N->Y F     sky130_fd_sc_hd__nor2b_1           1  2.7    37   134     853    (-,-) 
  csa_tree_ex_block_i_gen_multdiv_fast.multdiv_i_mul_278_38_g12850/Y                                                                                                                                                -       A->Y   R     sky130_fd_sc_hd__nor2_1            2  5.4   117   122     975    (-,-) 
  csa_tree_ex_block_i_gen_multdiv_fast.multdiv_i_mul_278_38_g12805/Y                                                                                                                                                -       A->Y   F     sky130_fd_sc_hd__inv_1             1  5.8    51    73    1048    (-,-) 
  csa_tree_ex_block_i_gen_multdiv_fast.multdiv_i_mul_278_38_g12376/Y                                                                                                                                                -       A0->Y  R     sky130_osu_sc_18T_hs__aoi21_l      3 19.5   159   162    1210    (-,-) 
  csa_tree_ex_block_i_gen_multdiv_fast.multdiv_i_mul_278_38_g13912/X                                                                                                                                                -       B->X   R     sky130_fd_sc_hd__xor2_2            1 12.0   188   211    1422    (-,-) 
  csa_tree_ex_block_i_gen_multdiv_fast.multdiv_i_mul_278_38_g11944/Y                                                                                                                                                -       A->Y   R     sky130_osu_sc_18T_hs__xor2_l       3  8.3    97   152    1574    (-,-) 
  csa_tree_ex_block_i_gen_multdiv_fast.multdiv_i_mul_278_38_g13701/X                                                                                                                                                -       A->X   F     sky130_fd_sc_hd__xor3_1            2  5.1    94   422    1995    (-,-) 
  fopt131258/Y                                                                                                                                                                                                      -       A->Y   R     sky130_fd_sc_hd__inv_1             2  5.3    61    79    2074    (-,-) 
  csa_tree_ex_block_i_gen_multdiv_fast.multdiv_i_mul_278_38_g11513/Y                                                                                                                                                -       A->Y   F     sky130_fd_sc_hd__nand2_1           1  2.6    39    54    2129    (-,-) 
  csa_tree_ex_block_i_gen_multdiv_fast.multdiv_i_mul_278_38_g11508/Y                                                                                                                                                -       A->Y   R     sky130_fd_sc_hd__nand2_1           2  8.1    87    83    2212    (-,-) 
  csa_tree_ex_block_i_gen_multdiv_fast.multdiv_i_mul_278_38_g11483/Y                                                                                                                                                -       A->Y   F     sky130_fd_sc_hd__nand2_1           1  4.7    68    75    2287    (-,-) 
  csa_tree_ex_block_i_gen_multdiv_fast.multdiv_i_mul_278_38_g11480/Y                                                                                                                                                -       B1->Y  R     sky130_fd_sc_hd__o21ai_2           4 13.2   183    99    2386    (-,-) 
  g130344/Y                                                                                                                                                                                                         -       A->Y   R     sky130_fd_sc_hd__xnor2_1           1  2.7   112   141    2527    (-,-) 
  g4997/Y                                                                                                                                                                                                           -       A->Y   F     sky130_fd_sc_hd__nand2_1           1  2.6    85    68    2595    (-,-) 
  g4952/Y                                                                                                                                                                                                           -       A->Y   R     sky130_fd_sc_hd__nand2_1           2  5.4    67    85    2680    (-,-) 
  ADD_TC_OP_Y_final_adder_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_203_Y_final_adder_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_201_Y_final_adder_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_200_g2064/Y -       B->Y   F     sky130_fd_sc_hd__nor2_1            2  5.2    43    57    2737    (-,-) 
  fopt131146/Y                                                                                                                                                                                                      -       A->Y   R     sky130_fd_sc_hd__inv_1             2  5.3    52    61    2798    (-,-) 
  ADD_TC_OP_Y_final_adder_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_203_Y_final_adder_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_201_Y_final_adder_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_200_g1956/Y -       A->Y   F     sky130_fd_sc_hd__nand2_1           2  5.0    57    67    2865    (-,-) 
  ADD_TC_OP_Y_final_adder_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_203_Y_final_adder_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_201_Y_final_adder_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_200_g1934/Y -       C->Y   R     sky130_fd_sc_hd__nor3_1            1  2.8   145   121    2985    (-,-) 
  ADD_TC_OP_Y_final_adder_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_203_Y_final_adder_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_201_Y_final_adder_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_200_g1862/Y -       D->Y   F     sky130_fd_sc_hd__nand4_1           1  4.7   112   145    3130    (-,-) 
  ADD_TC_OP_Y_final_adder_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_203_Y_final_adder_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_201_Y_final_adder_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_200_g1851/Y -       A->Y   R     sky130_fd_sc_hd__nand3_2           4 10.5    80   108    3238    (-,-) 
  ADD_TC_OP_Y_final_adder_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_203_Y_final_adder_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_201_Y_final_adder_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_200_g1845/Y -       A->Y   F     sky130_fd_sc_hd__nand2_1           1  2.6    47    59    3296    (-,-) 
  ADD_TC_OP_Y_final_adder_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_203_Y_final_adder_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_201_Y_final_adder_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_200_g1833/Y -       A->Y   R     sky130_fd_sc_hd__nand2_1           2  5.3    64    70    3366    (-,-) 
  ADD_TC_OP_Y_final_adder_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_203_Y_final_adder_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_201_Y_final_adder_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_200_g1823/Y -       A->Y   F     sky130_fd_sc_hd__nand2_1           1  2.6    38    55    3421    (-,-) 
  ADD_TC_OP_Y_final_adder_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_203_Y_final_adder_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_201_Y_final_adder_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_200_g1815/Y -       A->Y   R     sky130_fd_sc_hd__nand2_1           2  5.6    69    68    3490    (-,-) 
  ADD_TC_OP_Y_final_adder_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_203_Y_final_adder_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_201_Y_final_adder_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_200_g1805/Y -       B1->Y  F     sky130_fd_sc_hd__o2bb2ai_1         2  5.3    73    97    3587    (-,-) 
  g131393/X                                                                                                                                                                                                         -       A1->X  F     sky130_fd_sc_hd__a21o_1            1  2.7    42   157    3744    (-,-) 
  g117094/X                                                                                                                                                                                                         -       A1->X  F     sky130_fd_sc_hd__a21o_1            1  2.3    39   145    3889    (-,-) 
  id_stage_i_imd_val_q_reg[0][27]/D                                                                                                                                                                                 <<<     -      F     sky130_fd_sc_hd__dfrbp_1           1    -     -     4    3893    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

@genus:root: 12> report_timing -not_through
Error   : A required argument is missing for a flagged command option. [TUI-60] [report_timing]
        : The flag is '-not_through'.
        : Check the command usage and correct the input to the command.
  report_timing: print a timing report 

Usage: report_timing [-fields <string>] [-output_format <string>] [-path_type <string>] [-split_delay] [-stage_delay] [-hpins] [-nets] [-exception_data] [-unconstrained] [-physical] [-user_derate]
           [-user_mean_derate] [-user_sigma_derate] [-incr_derate] [-gui] [-max_paths <integer>] [-nworst <integer>] [-logic_levels <integer>] [-skip_buf] [-skip_inv] [-logic_levels_tcl_list]
           [-max_slack <float>] [-min_slack <float>] [-paths <string>] [-domain <clock_domain>] [-views <analysis_view>+] [-collection]
           [ -from <inst|hinst|external_delay|clock|port|pin|hpin>+ |
             -from_rise <inst|hinst|external_delay|clock|port|pin|hpin>+ |
             -from_fall <inst|hinst|external_delay|clock|port|pin|hpin>+ ]
           [ -through <inst|hinst|hnet|port|pin|hpin>+ |
             -through_rise <inst|hinst|hnet|port|pin|hpin>+ |
             -through_fall <inst|hinst|hnet|port|pin|hpin>+ ]+
           [ -not_through <inst|hinst|hnet|port|pin|hpin>+ |
             -not_through_rise <inst|hinst|hnet|port|pin|hpin>+ |
             -not_through_fall <inst|hinst|hnet|port|pin|hpin>+ ]
           [ -to <inst|hinst|external_delay|clock|port|pin|hpin>+ |
             -to_rise <inst|hinst|external_delay|clock|port|pin|hpin>+ |
             -to_fall <inst|hinst|external_delay|clock|port|pin|hpin>+ ]
           [ -capture_clock_pins <pin|hpin>+ |
             -capture_clock_pins_rise_clock <pin|hpin>+ |
             -capture_clock_pins_fall_clock <pin|hpin>+ |
             -capture_clock_pins_rise_pin <pin|hpin>+ |
             -capture_clock_pins_fall_pin <pin|hpin>+ ]
           [-exceptions <exception>+] [-group <cost_group>+] [-timing_bin <timing_bin>] [-timing_path <timing_bin_path>] [<timing_path>+] [> file]

    [-fields <string>]:
        fields 
    [-output_format <string>]:
        supported output format types are <gtd|text> 
    [-path_type <string>]:
        supported path types are <full|summary|full_clock|endpoint> 
    [-split_delay]:
        displays both drivers and loads in the data path 
    [-stage_delay]:
        displays only drivers in the data path 
    [-hpins]:
        displays hierarchical pins in the data path 
    [-nets]:
        displays nets in the data path 
    [-exception_data]:
        displays the exception cross-linking information 
    [-unconstrained]:
        displays the unconstrained paths 
    [-physical]:
        include physical information in report 
    [-user_derate]:
        show 'user_derate' column in timing reports 
    [-user_mean_derate]:
        show 'user_mean_derate' column in timing reports 
    [-user_sigma_derate]:
        show 'user_sigma_derate' column in timing reports 
    [-incr_derate]:
        show 'incr_derate' column in timing reports 
    [-gui]:
        invoke GUI timing report dialog 
    [-max_paths <integer>]:
        number of paths 
    [-nworst <integer>]:
        number of worst paths to each endpoint (inapplicable to path_type endpoint) 
    [-logic_levels <integer>]:
        number of paths to report in the output 
    [-skip_buf]:
        skip buffers when computing logic levels 
    [-skip_inv]:
        skip inverters when computing logic levels 
    [-logic_levels_tcl_list]:
        list output 
    [-max_slack <float>]:
        only paths with less than this slack 
    [-min_slack <float>]:
        only paths with greater than this slack 
    [-paths <string>]:
        a path identifier result from the specify_paths command 
    [-domain <clock_domain>]:
        a clock domain the paths should be restricted to 
    [-views <analysis_view>+]:
        a view the paths should be restricted to 
    [-collection]:
        return a collection of timing paths 
    -from <inst|hinst|external_delay|clock|port|pin|hpin>+:
        a set of startpoints for the paths 
    -from_rise <inst|hinst|external_delay|clock|port|pin|hpin>+:
        startpoints with a rise transition at the pin itself 
    -from_fall <inst|hinst|external_delay|clock|port|pin|hpin>+:
        startpoints with a fall transition at the pin itself 
    -through <inst|hinst|hnet|port|pin|hpin>+:
        specifies paths that pass through these pins or instances. This option can be repeated indicating that the path must go through at least one element of each through list (in the order the options were 
        specified). Objects must be ports, hierarchical pins, pins on sequential/mapped combinational cells, or sequential/mapped combinational instances 
    -through_rise <inst|hinst|hnet|port|pin|hpin>+:
        this option specifies paths that contain a rise transition in one of these objects and it can be repeated and can be combined with -through and/or -through_fall_pin 
    -through_fall <inst|hinst|hnet|port|pin|hpin>+:
        this option specifies paths that contain a fall transition in one of these objects and it can be repeated and can be combined with -through and/or -through_rise_pin 
    -not_through <inst|hinst|hnet|port|pin|hpin>+:
        specifies paths that do not pass through these pins or instances. Objects must be ports, hierarchical pins, pins on sequential/mapped combinational cells, or sequential/mapped combinational instances 
    -not_through_rise <inst|hinst|hnet|port|pin|hpin>+:
        this option specifies paths that does not contain a rise transition in one of these objects 
    -not_through_fall <inst|hinst|hnet|port|pin|hpin>+:
        this option specifies paths that does not contain a fall transition in one of these objects 
    -to <inst|hinst|external_delay|clock|port|pin|hpin>+:
        a set of endpoints for the paths 
    -to_rise <inst|hinst|external_delay|clock|port|pin|hpin>+:
        endpoints with a rise transition at the pin itself 
    -to_fall <inst|hinst|external_delay|clock|port|pin|hpin>+:
        endpoints with a fall transition at the pin itself 
    -capture_clock_pins <pin|hpin>+:
        sequential clock pins at the path endpoint 
    -capture_clock_pins_rise_clock <pin|hpin>+:
        pins that capture with rising clock edge 
    -capture_clock_pins_fall_clock <pin|hpin>+:
        pins that capture with falling clock edge 
    -capture_clock_pins_rise_pin <pin|hpin>+:
        pins that capture with rise transition at the pin itself 
    -capture_clock_pins_fall_pin <pin|hpin>+:
        pins that capture with fall transition at the pin itself 
    [-exceptions <exception>+]:
        report paths for exceptions 
    [-group <cost_group>+]:
        report paths for the specified cost groups/path groups 
    [-timing_bin <timing_bin>]:
        timing bin to report 
    [-timing_path <timing_bin_path>]:
        timing path to report 
    [<timing_path>+]:
        path_collection 
Fields presented are controlled by the '-fields' switch or the attribute
'timing_report_fields' and 'timing_report_endpoint_fields'
Valid full report fields are:
  - timing_point:        names of pins
  - flags:               flags associated with the column timing_point
  - arc:                 timing arc for which timing information was applied
  - edge:                rising/falling edge
  - cell:                cell type, exception type, etc.
  - fanout:              fanout of leaf cells
  - load:                load of leaf cells
  - transition:          slew of leaf cell outputs
  - transition_mean:     mean slew of leaf cell outputs
  - transition_sigma:    sigma slew of leaf cell outputs
  - delay:               delay through a leaf cell
  - delay_mean:          mean delay through a leaf cell
  - delay_sigma:         sigma delay through a leaf cell
  - arrival:             arrival time at a leaf cell
  - arrival_mean:        mean arrival time at a leaf cell
  - arrival_sigma:       sigma arrival time at a leaf cell
  - lib_set:             display the library set of the cell
  - user_derate:         derating information
  - user_mean_derate:    mean derating information
  - user_sigma_derate:   derating information
  - total_derate:        total derating information
  - incr_derate:        incr derating information
  - aocv_derate:         aocv derating information
  - socv_derate:         socv spatial derating information
  - stage_count:         aocv stage depth
  - power_domain:        power domain associated with the object
  - wire_length:         wire length
  - instance_location:       instance location
  - pin_location:        pin location
  - module:              name of the subdesign
  - frc:                 file row column information
  - voltage:             voltage information
1
@genus:root: 13> man report_timing
@genus:root: 14> help *gui*

============================================================
Commands:
  gui_clear_pv:         # clear airline, highlight, and selection from physical viewer
  gui_clear_sv:         # clear schematic viewer selection and highlight
  gui_configure_pi_schematic:
                        # Configure Power Intent Schematic Viewer
  gui_hide:             # hide all windows
  gui_highlight_hier_instances_pv:
                        # highlight hierarchical instance
  gui_highlight_pv:     # highlight objects in physical viewer
  gui_highlight_sv:     # highlight objects in schematic viewer
  gui_legend:           # add a legend dialog
  gui_open_schematic:   # load an object into a cone schematic viewer
  gui_pv_airline_add:   # add an airline between two objects in physical viewer
  gui_pv_airline_delete:
                        # delete an airline in physical viewer
  gui_pv_airline_display:
                        # display airlines in physical viewer
  gui_pv_airline_raw_add:
                        # add an airline between two points in physical viewer
  gui_pv_connectivity_airlines:
                        # add connectivity airlines from object in physical viewer
  gui_pv_display_collection:
                        # display a collection of objects in physical viewer
  gui_pv_draw_net:      # add a net for route drawing
  gui_pv_selection:     # returns physical viewer selection list
  gui_raise:            # raise main window
  gui_redo_pv:          # Redo last floorplan edit command
  gui_redraw_pv:        # redraw physical viewer contents
  gui_reset:            # reset GUI busy indicators
  gui_select_highlighted_pv:
                        # select the highlighted objects in physical viewer
  gui_selection:        # returns the list of selected objects
  gui_show:             # show all windows
  gui_snapshot_pv:      # create a snapshot of physical viewer
  gui_snapshot_sv:      # create a snapshot of main schematic viewer
  gui_sv_get_instance:  # returns current instance displayed in main schematic
  gui_sv_load:          # load a hierarchical instance or design in schematic viewer
  gui_undo_pv:          # Undo last floorplan edit command
  gui_update:           # force synchronization of primary viewers with current design database
  gui_zoom_fit_pv:      # perform 'zoom fit' in physical viewer
  gui_zoom_fit_sv:      # perform 'zoom fit' in schematic viewer
  gui_zoom_pv:          # Perform Zoom in/out in the physical viewer as per the specified parameters.


============================================================
Attributes:
  gui_enabled(root):    # bool { 1 0 true false }, read-only, default=false, indices={}
                        # Returns true if GUI mode is enabled.
  gui_visible(root):    # bool { 1 0 true false }, read-only, default=false, indices={}
                        # Returns true if GUI is visible.
  gui_auto_update(root):
                        # bool { 1 0 true false }, read/write, default=true, indices={}
                        # Enables automatic GUI updates.
  gui_sv_update(root):  # string, read/write, default=auto, indices={}
                        # Set the schematic viewer update mode.
  gui_sv_threshold(root):
                        # int, read/write, default=2000, indices={}
                        # Instance count threshold above which schematic will go into manual update mode.
  gui_hv_threshold(root):
                        # int, read/write, default=50, indices={}
                        # Set the hierarchy viewer maximum level one branch count.
  gui_hv_phys_threshold(root):
                        # int, read/write, default=10, indices={}
                        # Set the hierarchy viewer physical instance highlight hierarchy instance count.
  gui_show_old_legend(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Show the old legend dialog.
  gui_pv_highlight_hier_instances_show_legend(root):
                        # bool { 1 0 true false }, read/write, default=true, indices={}
                        # Controls the legend dialog from 'gui_highlight_hier_instances_pv'.
  place_global_soft_guide_strength(root):
                        # enum { low medium high }, read/write, default=low, indices={}
                        # level of effort for user definded softGuide for global placer
  route_early_global_honor_partition_pin_guide(root):
                        # bool { 1 0 true false }, read/write, default=true, indices={}
                        # Honor partition pin guides. Default is true
@genus:root: 15> history
     1  source genus_script_IBEX.tcl
     2  report_timing
     3  vim IBEX.sdc
     4  vim genus_script_IBEX.tcl
     5  fix_timing -setup -hold
     6  man fix
     7  help*eco*
     8  help *eco*
     9  help *setup*
    10  vim IBEX.sdc
    11  report_timing
    12  report_timing -not_through
    13  man report_timing
    14  help *gui*
    15  history
@genus:root: 16> gvim genus_script_IBEX.tcl
@genus:root: 17> gvim genus_script_IBEX.tcl
@genus:root: 18> man syn_opt
@genus:root: 19> man syn_opt_effort
@genus:root: 20> set syn_opt_effort extreme
extreme
@genus:root: 21> set syn_opt_effort extremes
extremes
@genus:root: 22> man syn_opt_effort
@genus:root: 23> syn_opt_effort extreme
invalid command name "syn_opt_effort"
@genus:root: 24> echo  $syn_opt_effort
extremes
@genus:root: 25> current_design
design:ibex_core
@genus:root: 26> sn_opt
invalid command name "sn_opt"
@genus:root: 27> syn_opt
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'ibex_core' using 'medium' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_iopt                 84583     -403   -187236         0        0
            Worst cost_group: clk_i, WNS: -403.4
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D
-------------------------------------------------------------------------------
 const_prop                84583     -403   -187236         0        0
            Worst cost_group: clk_i, WNS: -403.4
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D
 simp_cc_inputs            84582     -403   -187216         0        0
            Worst cost_group: clk_i, WNS: -403.4
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                84582     -403   -187216         0        0
            Worst cost_group: clk_i, WNS: -403.4
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D
 incr_delay                84587     -402   -187132         0        0
            Worst cost_group: clk_i, WNS: -402.9
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz        88  (        2 /        4 )  0.22
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        84  (        0 /        0 )  0.00
    plc_st_fence        84  (        0 /        0 )  0.00
        plc_star        84  (        0 /        0 )  0.00
      plc_laf_st        84  (        0 /        0 )  0.00
 plc_laf_st_fence        84  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st        84  (        0 /        0 )  0.00
       plc_lo_st        84  (        0 /        0 )  0.00
            fopt        84  (        0 /        0 )  0.01
       crit_dnsz       152  (        0 /       20 )  0.83
             dup        84  (        0 /        0 )  0.02
            fopt        84  (        0 /        1 )  0.11
        setup_dn        84  (        0 /        0 )  0.00
         buf2inv        84  (        0 /        0 )  0.00
        mb_split        84  (        0 /        0 )  0.00
             exp        51  (        0 /       37 )  1.69
       gate_deco        24  (        0 /        0 )  0.47
       gcomp_tim       153  (        0 /        0 )  0.45
  inv_pair_2_buf        84  (        0 /        0 )  0.00

 init_drc                  84587     -402   -187132         0        0
            Worst cost_group: clk_i, WNS: -402.9
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  84587     -402   -187132         0        0
            Worst cost_group: clk_i, WNS: -402.9
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D
 incr_tns                  84746     -402   -182184         0        0
            Worst cost_group: clk_i, WNS: -402.1
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D
 incr_tns                  84746     -402   -182184         0        0
            Worst cost_group: clk_i, WNS: -402.1
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz      2120  (       66 /      185 )  5.12
   plc_laf_lo_st      2054  (        0 /        0 )  0.00
       plc_lo_st      2054  (        0 /        0 )  0.00
            fopt      2054  (        0 /        0 )  0.12
       crit_dnsz      1891  (       83 /      518 )  5.99
             dup      1971  (        3 /        3 )  0.20
        setup_dn      1968  (        0 /        1 )  0.04
         buf2inv      1968  (        0 /        0 )  0.00
        mb_split      1968  (        0 /        0 )  0.01

 init_area                 84746     -402   -182184         0        0
            Worst cost_group: clk_i, WNS: -402.1
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D
 rem_buf                   84742     -402   -182184         0        0
            Worst cost_group: clk_i, WNS: -402.1
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D
 rem_inv                   84655     -402   -181704         0        0
            Worst cost_group: clk_i, WNS: -402.1
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D
 merge_bi                  84612     -402   -181687         0        0
            Worst cost_group: clk_i, WNS: -402.1
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D
 merge_bi                  84609     -402   -181683         0        0
            Worst cost_group: clk_i, WNS: -402.1
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D
 rem_inv_qb                84455     -402   -181687         0        0
            Worst cost_group: clk_i, WNS: -402.1
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D
 io_phase                  84451     -402   -181527         0        0
            Worst cost_group: clk_i, WNS: -402.1
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D
 gate_comp                 84450     -401   -181210         0        0
            Worst cost_group: clk_i, WNS: -401.7
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D
 glob_area                 84427     -401   -181208         0        0
            Worst cost_group: clk_i, WNS: -401.7
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D
 area_down                 84283     -401   -181062         0        0
            Worst cost_group: clk_i, WNS: -401.7
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D
 rem_buf                   84273     -401   -180774         0        0
            Worst cost_group: clk_i, WNS: -401.7
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D
 rem_inv                   84217     -401   -179877         0        0
            Worst cost_group: clk_i, WNS: -401.7
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D
 merge_bi                  84202     -401   -179831         0        0
            Worst cost_group: clk_i, WNS: -401.7
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D
 merge_bi                  84198     -401   -179830         0        0
            Worst cost_group: clk_i, WNS: -401.7
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D
 rem_inv_qb                84191     -401   -179830         0        0
            Worst cost_group: clk_i, WNS: -401.7
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup        10  (        0 /        0 )  0.10
         rem_buf        77  (        1 /        3 )  0.15
         rem_inv       522  (       16 /       45 )  1.39
        merge_bi       288  (       13 /       63 )  1.27
      rem_inv_qb       311  (        1 /        1 )  0.53
        io_phase       282  (        4 /       26 )  1.01
       gate_comp      2652  (        8 /      117 )  9.26
       gcomp_mog        23  (        0 /        0 )  1.44
       glob_area        59  (       14 /       59 )  2.93
       area_down       299  (       36 /      127 )  5.22
      size_n_buf         4  (        0 /        0 )  0.15
  gate_deco_area         0  (        0 /        0 )  0.02
         rem_buf        76  (        1 /        3 )  0.15
         rem_inv       495  (       12 /       31 )  1.24
        merge_bi       270  (        5 /       50 )  1.34
      rem_inv_qb       272  (        1 /        1 )  0.46

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                84191     -401   -179830         0        0
            Worst cost_group: clk_i, WNS: -401.7
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D
 incr_delay                84212     -401   -181743         0        0
            Worst cost_group: clk_i, WNS: -401.0
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D
 incr_delay                84230     -400   -181151         0        0
            Worst cost_group: clk_i, WNS: -400.1
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz       196  (        8 /       22 )  1.04
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       135  (        0 /        0 )  0.00
    plc_st_fence       135  (        0 /        0 )  0.00
        plc_star       135  (        0 /        0 )  0.00
      plc_laf_st       135  (        0 /        0 )  0.00
 plc_laf_st_fence       135  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st       135  (        0 /        0 )  0.00
       plc_lo_st       135  (        0 /        0 )  0.00
            fopt       135  (        0 /        0 )  0.01
       crit_dnsz       271  (        3 /       25 )  1.04
             dup       134  (        0 /        0 )  0.02
            fopt       153  (        1 /        1 )  0.27
        setup_dn       136  (        0 /        0 )  0.00
         buf2inv       136  (        0 /        0 )  0.00
        mb_split       136  (        0 /        0 )  0.00
             exp        74  (        1 /       69 )  4.12
       gate_deco        42  (        0 /        0 )  0.57
       gcomp_tim       212  (        0 /        0 )  0.66
  inv_pair_2_buf       136  (        0 /        0 )  0.00

 init_drc                  84230     -400   -181151         0        0
            Worst cost_group: clk_i, WNS: -400.1
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_area                 84230     -400   -181151         0        0
            Worst cost_group: clk_i, WNS: -400.1
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D
 rem_inv                   84200     -400   -180771         0        0
            Worst cost_group: clk_i, WNS: -400.1
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D
 merge_bi                  84191     -400   -180771         0        0
            Worst cost_group: clk_i, WNS: -400.1
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D
 io_phase                  84182     -400   -180765         0        0
            Worst cost_group: clk_i, WNS: -400.1
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D
 gate_comp                 84181     -400   -180689         0        0
            Worst cost_group: clk_i, WNS: -400.1
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D
 glob_area                 84158     -400   -180372         0        0
            Worst cost_group: clk_i, WNS: -400.1
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D
 area_down                 84089     -400   -180372         0        0
            Worst cost_group: clk_i, WNS: -400.1
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         8  (        0 /        2 )  0.10
         rem_buf        76  (        0 /        3 )  0.16
         rem_inv       478  (        5 /       28 )  1.42
        merge_bi       263  (        3 /       50 )  1.53
      rem_inv_qb       270  (        0 /        0 )  0.47
        io_phase       274  (        4 /       22 )  0.95
       gate_comp      2630  (        3 /      103 )  9.46
       gcomp_mog        23  (        0 /        0 )  1.71
       glob_area        55  (        8 /       55 )  2.57
       area_down       294  (       15 /      114 )  5.07
      size_n_buf         0  (        0 /        0 )  0.05
  gate_deco_area         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Id   |  Sev  |Count|                                                                Message Text                                                                |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
|CFM-2  |Info   |    1|Wrote composite dofile.                                                                                                                     |
|CFM-4  |Warning|    1|The LEC run log will not be saved in a file.                                                                                                |
|       |       |     |Either uncomment the 'set_log_file' command in the generated dofile or reissue 'write_do_lec' with the preferred '-logfile' value.          |
|CFM-5  |Info   |    1|Wrote formal verification information.                                                                                                      |
|MESG-10|Warning|    2|Unknown message ID.                                                                                                                         |
|PA-7   |Info   |    2|Resetting power analysis results.                                                                                                           |
|       |       |     |All computed switching activities are removed.                                                                                              |
|RPT-16 |Info   |    1|Joules engine is used.                                                                                                                      |
|SYNTH-7|Info   |    1|Incrementally optimizing.                                                                                                                   |
|SYNTH-8|Info   |    1|Done incrementally optimizing.                                                                                                              |
|TUI-37 |Warning|    6|This command will be obsolete in a next major release.                                                                                      |
|TUI-42 |Warning|    2|This command option will be obsolete in a next major release.                                                                               |
|TUI-58 |Info   |    5|Removed object.                                                                                                                             |
|TUI-60 |Error  |    1|A required argument is missing for a flagged command option.                                                                                |
|       |       |     |Check the command usage and correct the input to the command.                                                                               |
|TUI-61 |Error  |    1|A required object parameter could not be found.                                                                                             |
|       |       |     |Check to make sure that the object exists and is of the correct type.  The 'what_is' command can be used to determine the type of an object.|
|TUI-78 |Warning|  396|A required object parameter could not be found.                                                                                             |
|       |       |     |Check if a previous get_db or find returned an empty string.                                                                                |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'ibex_core'.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@genus:root: 28> syn_opt -spatial
Checking out license: Genus_Physical_Opt
[20:45:18.366818] Periodic Lic check successful
[20:45:18.366849] Feature usage summary:
[20:45:18.366850] Genus_Synthesis
[20:45:18.366851] Genus_Physical_Opt

Synthesis config is 'syn_opt_ispatial_standard'
Info    : Limited access feature. [LIC-1]
        : Limited access feature 'ispatial_single_corner' request.
        : Final production licensing of this limited access feature has not been determined and is subject to change. Usage and support of this limited access feature are subject to prior agreement with Cadence. In addition, Cadence assumes you understand the feature limitations and expected results. Contact your Cadence representative if you have any questions.
Warning : Limited access feature unavailable. [LIC-5]
        : Limited access feature 'ispatial_single_corner' is unavailable.
Error   : There are conflicting or missing settings for use of this physical process. Process is stopping. [PHYS-1017] [syn_opt -spatial]
        : Use of 'opt_spatial_effort extreme' without an MMMC file requires a limited access feature.
        : Review preceding messages in log file.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt_ispatial_standard
1
@genus:root: 29> opt_spatial_effort extreme
invalid command name "opt_spatial_effort"
@genus:root: 30> man TUI-61
@genus:root: 31> man TUI-60
@genus:root: 32> syn_opt_ispatial_standard
invalid command name "syn_opt_ispatial_standard"
@genus:root: 33> help *opt*

============================================================
Commands:
  add_assign_buffer_options:
                        # controls replacement of assign statements during synthesis
  get_remove_assign_options:
                        # get options set for replacement of assign statements during synthesis
  optimize_iso_ls:      # optimizes redundant isolation and levels shifters cells along with their connect supply nets
  report_boundary_opt:  # 
  syn_opt:              # synthesizes the design to optimized gates
  remove_assigns_without_opt:
                        # replaces assign statements with buffers


============================================================
Objects:
  command_option:       # 


============================================================
Attributes:
  show_report_options(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Show report options in header.
  lbr_seq_in_out_phase_opto(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Allows to propagate inverters through sequential instances.
  optimize_net_area(root):
                        # bool { 1 0 true false }, read/write, default=true, indices={}
                        # Optimizing for net area in global mapping and incremental optimization.true: optimization minimizes total area, i.e. cell and net area; false: net area is ignored for optimization and only cell area minimized.
  lbr_timing_library_optimize_table_data(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Enable Syntech support to optimize table data.
  optimize_constant_feedback_seqs(root):
                        # bool { 1 0 true false }, read/write, default=true, indices={}
                        # Allow optimization of uninitialized feedback flip-flops.
  dp_analytical_opt(root):
                        # enum { off standard extreme }, read/write, default=standard, indices={}
                        # Specifies the effort level for global datapath optimization.
  boundary_optimize_invert_hpins_renaming_extension(root):
                        # string, read/write, default=_BAR, indices={}
                        # Extension to be appended on pin or net name, when boundary pin is inverted.
  tns_opto(root):       # bool { 1 0 true false }, read/write, default=true, indices={}
                        # Optimize all negative slack endpoints.
  optimize_constant_0_flops(root):
                        # bool { 1 0 true false }, read/write, default=true, indices={}
                        # Allow constant 0 propagation through flip-flops.
  optimize_constant_1_flops(root):
                        # bool { 1 0 true false }, read/write, default=true, indices={}
                        # Allow constant 1 propagation through flip-flops.
  optimize_merge_flops(root):
                        # bool { 1 0 true false }, read/write, default=true, indices={}
                        # Allow merging of equivalent flip-flops.
  optimize_seq_x_to(root):
                        # string, read/write, default=0, indices={}
                        # Value that should be use to optimize constant X sequential instances.
  boundary_optimize_constant_hpins(root):
                        # bool { 1 0 true false }, read/write, default=true, indices={}
                        # Allow constant propagation through hierarchical boundary pins.
  boundary_optimize_equal_opposite_hpins(root):
                        # bool { 1 0 true false }, read/write, default=true, indices={}
                        # Allow connection of hierarchical boundary pins through equal/opposite boundary pins.
  boundary_optimize_feedthrough_hpins(root):
                        # bool { 1 0 true false }, read/write, default=true, indices={}
                        # Allow routing of feedthrough boundary pins around a hierarchical instance.
  boundary_optimize_invert_hpins(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Allow inversion of hierarchical boundary pins.
  optimize_constant_latches(root):
                        # bool { 1 0 true false }, read/write, default=true, indices={}
                        # Allow constant propagation through latches.
  optimize_merge_latches(root):
                        # bool { 1 0 true false }, read/write, default=true, indices={}
                        # Allow merging of equivalent latches.
  use_multi_clks_latency_uncertainty_optimize(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Use multi-clock latencies and uncertainties at a pin in optimization.
  opt_leakage_to_dynamic_ratio(root):
                        # double, read/write, default=1.0, indices={}
                        # Relative effort for leakage and dynamic power optimization in the range 0.0 to 1.0.
  opt_advanced_beta(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Enables advanced incremental optimization settings.
  power_optimization_effort(root):
                        # enum { low medium high }, read/write, default=medium, indices={}
                        # Optimization effort to be used to optimize power.
  lp_multi_vt_optimization_effort(root):
                        # enum { low medium high }, read/write, default=low, indices={}
                        # Multiple-vt leakage power optimization flow.
  lp_iopt_mvt_multipass_flow(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Controls the Multi-VT optimization in Iopt. 
  et_license_options(root):
                        # string, read/write, default={}, indices={}
                        # Additional options to pass to when invoking Encounter Test.
  atpg_license_options(root):
                        # string, read/write, default={}, indices={}
                        # Additional options to pass to when invoking Encounter Test.
  retime_optimize_reset(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Determines whether the reset should be dropped if the computation results in a dont_care value.
  stop_at_iopt_state(root):
                        # int, read/write, default=no_value, indices={}
                        # Increment optimization to stop at this state.
  iopt_sequential_duplication(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Turns on/off sequential duplication during incremental optimization.
  iopt_sequential_resynthesis(root):
                        # bool { 1 0 true false }, read/write, default=true, indices={}
                        # Turns on/off sequential resynthesis during incremental optimization.
  iopt_sequential_resynthesis_min_effort(root):
                        # enum { low medium high }, read/write, default=high, indices={}
                        # Minimum effort during incremental optimization for sequential resynthesis to kick in.
  iopt_enable_floating_output_check(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Controls use of multiple output gates with floating outputs during incremental optimization.
  iopt_force_constant_removal(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Force constant removal during incremental optimization even if cost worsens.
  iopt_allow_tiecell_with_inversion(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Allow tiecell with inverter if one of the tie hi/lo cell is not found.
  iopt_ultra_optimization(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Enables ultra optimization in incremental optimization to achieve best QOR with higher runtime.
  iopt_remap_avoided_cells(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Replace avoided cells in mapped netlist.
  opt_high_effort_lib_cells(root):
                        # lib_cell*, read/write, default={}, indices={}
                        # Provide a list of cells to be used for high effort optimization. Dont-use and Dont-touch constraints for these cells will be ignored for high effort optimization.
  boundary_optimize_invert_hpins_rename_nets(root):
                        # bool { 1 0 true false }, read/write, default=true, indices={}
                        # Rename nets driven by inverted hierarchical boundary output pins.
  iopt_enable_parallelization(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Enable parallel iopt when super thread servers are set.
  iopt_temp_directory(root):
                        # string, read/write, default=., indices={}
                        # Specifies the directory where parallel incremental optimization can write temporary files.
  pbs_iopt_summary(root):
                        # string, read-only, default=no_value, indices={}
                        # Prints the partition metrics summary for the pbs iopt stage.
  control_logic_optimization(root):
                        # enum { basic advanced none }, read/write, default=basic, indices={}
                        # Controls the effort level for optimization of control logic (basic/advanced/none).
  optimize_yield(root): # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Optimize design for yield.
  syn_opt_effort(root): # enum { none low medium high extreme }, read/write, default=high, indices={}
                        # Effort level for 'syn_opt' command.
  opt_spatial_effort(root):
                        # enum, read/write, default=standard, indices={}
                        # Optimization effort level for 'syn_opt -spatial'. Values can be one of: 'extreme', 'standard', or 'legacy'. The 'legacy' value will be removed in the 21.1 release.
  hdl_vhdl_range_opto(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # When set to false disables range optimization in VHDL.
  invs_pre_place_opt(root):
                        # bool { 1 0 true false }, read/write, default=true, indices={}
                        # Perform buffer & inverter pair removal during placement.
  invs_place_opt_design(root):
                        # bool { 1 0 true false }, read/write, default=true, indices={}
                        # Enable concurrent placement and optimization flow in Innovus.
  invs_opt_leakage(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Attribute to enable the 'optPower' command in Innovus after place_opt_design.
  invs_write_scandef_options(root):
                        # string, read/write, default={}, indices={}
                        # Attribute to pass switches to 'write_scandef' command used to write the scan def to be passed to Innovus.
  invs_opt_leakage_options(root):
                        # string, read/write, default={}, indices={}
                        # Attribute to pass switches to 'optPower' command in Innovus which is run after place_opt_design. For example '-allowResizing'.
  write_design_create_boundary_opto_file(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # To write out boundary_opto file with write_design -innovus, if this attribute is set to true.
  phys_pre_place_iopt(root):
                        # string, read/write, default=auto, indices={}
                        # Run fast parallel optimization before placement in the physical flow.
  optimize_constant_across_preserved(root):
                        # bool { 1 0 true false }, read/write, default=true, indices={}
                        # Enable constant optimization across preserved instances.
  opt_spatial_useful_skew(root):
                        # bool { 1 0 true false }, read/write, default=true, indices={}
                        # Use useful-skew optimization within Innovus for 'opt_spatial_effort extreme'.
  opt_spatial_early_clock(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Use early-clock-flow within Innovus for 'opt_spatial_effort extreme'.
  opt_spatial_merge_flops(root):
                        # enum { false true mergeOnly splitOnly }, read/write, default=false, indices={}
                        # Use flop merging within Innovus for 'opt_spatial_effort extreme'.
  opt_spatial_use_common_db(root):
                        # string, read/write, default=auto, indices={}
                        # Use Common/Stylus-DBs for exchange with Innovus. Possible values are: true, false, auto.
  opt_spatial_common_db(root):
                        # string, read/write, default={}, indices={}
                        # Path of desired 'final' Common-DB from iSpatial process.
  timing_enable_minimal_constraints_loading_for_opt_signoff(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Enable/disable constraints while loading for opt signoff
  timing_rcdb_allow_mismatch_option(root):
                        # bool { 1 0 true false }, read/write, default=true, indices={}
                        # Add the -allow_mismatch option to read_parasitics for BM rcdb loading.
  place_opt_post_place_tcl(root):
                        # string, read/write, default={}, indices={}
                        # a tcl script to be sourced after initial placement and before preCTS optimization in place_opt_design
  place_detail_wire_length_opt_effort(root):
                        # enum { none medium high }, read/write, default=medium, indices={}
                        # selects which wire-length optimization effort level to use during refinePlace
  place_opt_run_global_place(root):
                        # enum { none seed full }, read/write, default=full, indices={}
                        # place opt run global place
  opt_multi_bit_flop_name_prefix(root):
                        # string, read/write, default=CDN_MBIT_, indices={}
                        # User to specify multi bit flop name prefix
  opt_pre_route_ndr_aware(root):
                        # string, read/write, default={}, indices={}
                        # Provide a list of NDR names that will be used NDR-based optimization
  opt_hold_allow_setup_tns_degradation(root):
                        # bool { 1 0 true false }, read/write, default=true, indices={}
                        # Allows setup total negative slack to degrade during hold optimization.
  opt_hold_allow_resize(root):
                        # enum { false true }, read/write, default=true, indices={}
                        # Enables the resizing capability inside hold optimization.
  opt_time_design_expanded_view(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # To report expanded views in time_design
  opt_pin_swapping(root):
                        # bool { 1 0 true false }, read/write, default=true, indices={}
                        # Enables pin swapping
  opt_detail_drv_failure_reason_max_num_nets(root):
                        # int, read/write, default=50, indices={}
                        # Specify how many violating nets printed
  opt_preserve_all_sequential(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Preserve sequential element during the simplify netlist optimization step
  opt_down_size_insts(root):
                        # bool { 1 0 true false }, read/write, default=true, indices={}
                        # Enables instance downsizing
  opt_honor_density_screen(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Control density screen
  opt_unfix_clock_insts(root):
                        # bool { 1 0 true false }, read/write, default=true, indices={}
                        # Enables unfixing clock instances flow
  opt_area_recovery_setup_target_slack(root):
                        # double, read/write, default=0.0, indices={}
                        # Specifies target slack value (in nano secs) for area and power reclaim during setup timing optimization
  opt_resize_level_shifter_and_iso_insts(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Enables resizing of shifters and isolation instances
  opt_detail_drv_failure_reason(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # To enable printing detailed drv failure reason report file
  opt_post_route_setup_recovery(root):
                        # enum { auto true false }, read/write, default=auto, indices={}
                        # Enables post_route SI setup timing recovery in gigaopt.
  opt_post_route_fix_si_transitions(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Enables sislew fixing in AAE flow
  opt_multi_bit_combinational_merge_timing_effort(root):
                        # enum { low medium high }, read/write, default=medium, indices={}
                        # Specifies the timing effort level for multibit combinational merging
  opt_max_density(root):
                        # double, read/write, default=0.95, indices={}
                        # Specifies maximum area utilization
  opt_multi_bit_flop_name_separator(root):
                        # string, read/write, default=_MB_, indices={}
                        # User to specify flop merge and split name separator
  opt_sequential_genus_restructure_report_failure_reason(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # To enable printing SeqCRR failure reasons
  opt_setup_target_slack(root):
                        # double, read/write, default=0.0, indices={}
                        # Specifies target slack value (in nano secs) for setup timing optimization
  opt_add_ports(root):  # bool { 1 0 true false }, read/write, default=true, indices={}
                        # Enables adding ports for optimal buffering
  opt_move_insts(root): # bool { 1 0 true false }, read/write, default=true, indices={}
                        # Enables moving instances while fixing setup violations
  opt_concatenate_default_and_user_prefixes(root):
                        # bool { 1 0 true false }, read/write, default=true, indices={}
                        # Enables combining default prefix for instances(nets) with the prefix specified by opt_new_inst_prefix(opt_new_net_prefix)
  opt_print_checksum_for_each_optimizer(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # To print checksum before initial summary and beg/end of every optimizer
  opt_skew_ccopt(root): # enum { none standard extreme }, read/write, default=standard, indices={}
                        # Effort for useful skew optimization within ccopt_design
  opt_target_based_opt_hold_file(root):
                        # string, read/write, default={}, indices={}
                        # Target based opt input file for hold
  opt_post_route_fix_glitch(root):
                        # bool { 1 0 true false }, read/write, default=true, indices={}
                        # Enables glitch fixing in AAE flow
  opt_constant_nets(root):
                        # bool { 1 0 true false }, read/write, default=true, indices={}
                        # Enables optimization of constant nets
  opt_activity_refresh_args(root):
                        # string, read/write, default={}, indices={}
                        # Specify the list of setStim options to be passed for Joules Xreplay. Call "setOptMode -activity_refresh_args  help" to get detailed usage.
  opt_enable_data_to_data_checks(root):
                        # enum { true false }, read/write, default=false, indices={}
                        # This attribute is not directly used by Genus but instead, when set, is shared with Innovus.
  opt_verbose(root):    # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Enables verbose information logging
  opt_all_end_points(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Enables the all end points optimization mode
  opt_flops_report(root):
                        # enum { false true }, read/write, default=false, indices={}
                        # print full hierarchical flop names for flops deleted in simplifyNetlist
  opt_post_route_drv_recovery(root):
                        # enum { auto true false }, read/write, default=auto, indices={}
                        # Enables post_route drv recovery in gigaopt.
  opt_add_always_on_feed_through_buffers(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Activates adding Always On Feed Thru buffers
  opt_multi_bit_unused_bits(root):
                        # enum { false true pre_place pre_cts }, read/write, default=pre_place, indices={}
                        # specifies whether a mapped multibit instance can have one or more unused bits
  opt_hold_target_slack(root):
                        # double, read/write, default=0.0, indices={}
                        # Specifies target slack value (in nano secs) for hold timing optimization
  opt_hold_on_excluded_clock_nets(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Do hold fixing on the excluded clock nets
  opt_tied_inputs(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Force optimization of instances with inputs tied together, even if it worsens objective gain
  opt_multi_bit_combinational_opt(root):
                        # enum { false true mergeOnly splitOnly }, read/write, default=splitOnly, indices={}
                        # enables or disables the multi-bit combinational optimization flow
  opt_fix_fanout_load(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Enables fixing fanOut load violations
  opt_resize_power_switch_insts(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Enables resizing of power switch instances during optimization
  opt_skew(root):       # bool { 1 0 true false }, read/write, default=true, indices={}
                        # Enables triggering the skew_clock command from within opt_design
  opt_post_route_allow_overlap(root):
                        # bool { 1 0 true false }, read/write, default=true, indices={}
                        # Enables post_route optimization to insert cells with overlaps when inadequate free space is available. The placement will then be legalized before ECO routing.
  opt_hold_cells(root): # string, read/write, default={}, indices={}
                        # Provide a list of buffer & delay cells to be used for hold buffering. The dont_use constraints for these cells will be ignored.
  opt_multi_bit_flop_reorder_bits(root):
                        # enum { false true timing power }, read/write, default=false, indices={}
                        # Enable Swap MBFF bits to take advantage of mixed-drving stength cells. false: Disable; true: enable for timing and power optimization; timing: enable for timing optimization; power: enable for power optimization.
  opt_post_route_art_flow(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Enables optimizing the top-level interface logic for a hierarchical floorplan
  opt_multi_bit_unused_bit_count(root):
                        # int, read/write, default=1, indices={}
                        # specifies how many maximum unused bits to be allowed in each multibit cell
  opt_multi_bit_flop_opt(root):
                        # enum { false true mergeOnly splitOnly }, read/write, default=splitOnly, indices={}
                        # specifies multi bit flop merge/split opt
  opt_hold_allow_overlap(root):
                        # enum { auto false true }, read/write, default=auto, indices={}
                        # Enables hold optimization to insert cells with overlaps when inadequate free space is available. The placement will then be legalized before ECO routing.
  opt_post_route_hold_recovery(root):
                        # enum { false true auto }, read/write, default=false, indices={}
                        # This attribute is not directly used by Genus but instead, when set, is shared with Innovus.
  opt_skew_post_route(root):
                        # bool { 1 0 true false }, read/write, default=true, indices={}
                        # Enables useful skew optimization during post_route timing optimization.
  opt_consider_routing_congestion(root):
                        # enum { auto false true }, read/write, default=auto, indices={}
                        # Enables routing congestion check at the post_route stage during optimization of setup, hold, drv, & glitch. It also impacts post_cts hold fixing.
  opt_enable_restructure(root):
                        # bool { 1 0 true false }, read/write, default=true, indices={}
                        # Enables netlist restructuring
  opt_honor_fences(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Specifies that the timing optimization takes fences constraints into account. Placement of cells will be legalized within each fence.
  opt_constant_inputs(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Force optimization of instances with constant inputs, even if it worsens objective gain
  opt_skew_pre_cts(root):
                        # bool { 1 0 true false }, read/write, default=true, indices={}
                        # Enables useful skew optimization during pre_cts timing optimization.
  opt_target_based_opt_file(root):
                        # string, read/write, default={}, indices={}
                        # Target based opt input file
  opt_time_design_report_net(root):
                        # bool { 1 0 true false }, read/write, default=true, indices={}
                        # To report net delays in time_design
  opt_power_effort(root):
                        # enum { none low high }, read/write, default=none, indices={}
                        # Effort level for power aware mode in optimization
  opt_multi_bit_combinational_mode(root):
                        # enum { auto power area }, read/write, default=auto, indices={}
                        # Enables the user specific multi bit combination cell merge and split based on area and power
  opt_multi_bit_flop_split_timing_effort(root):
                        # enum { low medium high }, read/write, default=low, indices={}
                        # Timing effort level for MBFF splitting
  opt_post_route_area_reclaim(root):
                        # enum { none setup_aware hold_and_setup_aware }, read/write, default=none, indices={}
                        # To enable area reclaim in post_route optimization
  opt_hold_slack_threshold(root):
                        # double, read/write, default=-1000.0, indices={}
                        # Specifies slack threshold value beyond which the hold timing violations will not be fixed
  opt_add_repeater_report_failure_reason(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # To enable printing detailed failure reason report file for addRepeaterByRule
  opt_new_inst_prefix(root):
                        # string, read/write, default={}, indices={}
                        # Prefix string for name of new instances
  opt_high_effort_cells(root):
                        # string, read/write, default={}, indices={}
                        # Provide a list of cells to be used for high effort optimization. Dont-use and Dont-touch constraints for these cells will be ignored for high effort optimization.
  opt_drv_margin(root): # double, read/write, default=0.0, indices={}
                        # Used for scaling max cap/max tran constraints
  opt_add_insts(root):  # bool { 1 0 true false }, read/write, default=true, indices={}
                        # Enables adding of new instances
  opt_max_length(root): # double, read/write, default=-1.0, indices={}
                        # Enables max length constraints in opt_design
  opt_drv_with_miller_cap(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # This attribute is not directly used by Genus but instead, when set, is shared with Innovus.
  opt_drv(root):        # bool { 1 0 true false }, read/write, default=true, indices={}
                        # Enables fixing max cap/max tran violations on constrained nets
  opt_flop_pins_report(root):
                        # enum { false true }, read/write, default=false, indices={}
                        # print full hierarchical flop pins names for flops deleted in simplifyNetlist
  opt_resize_flip_flops(root):
                        # bool { 1 0 true false }, read/write, default=true, indices={}
                        # Enables FF resizing
  opt_remove_redundant_insts(root):
                        # bool { 1 0 true false }, read/write, default=true, indices={}
                        # Enables simplifying the netlist during optimization
  opt_time_design_vertical_timing_summary(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Prints vertical timing summary after time_design and final summary report
  opt_multi_bit_flop_split_report_failure_reason(root):
                        # bool { 1 0 true false }, read/write, default=true, indices={}
                        # To enable printing split failure reasons
  opt_area_recovery(root):
                        # enum { true false default }, read/write, default=default, indices={}
                        # Enables area reclamation step
  opt_time_design_compress_reports(root):
                        # bool { 1 0 true false }, read/write, default=true, indices={}
                        # save reports in compressed format
  opt_delete_insts(root):
                        # bool { 1 0 true false }, read/write, default=true, indices={}
                        # Enables instance deletion on all paths
  opt_post_route_check_antenna_rules(root):
                        # bool { 1 0 true false }, read/write, default=true, indices={}
                        # Allows optimization to check/ignore antenna rules in lefsafe swaps
  opt_time_design_num_paths(root):
                        # int, read/write, default=50, indices={}
                        # Report specified number of paths in time_design
  opt_allow_only_cell_swapping(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Forces the post_route optimization to perform only same-size Vth swapping for timing improvements
  opt_post_route_fix_clock_drv(root):
                        # bool { 1 0 true false }, read/write, default=true, indices={}
                        # enables DRV fixing on clock net
  opt_new_net_prefix(root):
                        # string, read/write, default={}, indices={}
                        # Prefix string for name of new nets
  opt_multi_bit_flop_name_suffix(root):
                        # string, read/write, default={}, indices={}
                        # User to specify multi bit flop name suffix, For example: _FF
  opt_allow_multi_bit_on_flop_with_sdc(root):
                        # enum { true false merge_only split_only }, read/write, default=true, indices={}
                        # allow merge or split works on flops which have SDC
  opt_multi_bit_flop_merge_timing_effort(root):
                        # enum { low medium high }, read/write, default=medium, indices={}
                        # Timing effort level for MBFF merging
  opt_hold_ignore_path_groups(root):
                        # string, read/write, default={}, indices={}
                        # Specifies path groups to be excluded in hold timing optimization
  opt_target_based_opt_file_only(root):
                        # enum { false true }, read/write, default=true, indices={}
                        # Use data from target based opt file for optimization
  opt_preserve_hpin_function(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Enables preserving logical functions at hierarchical ports
  opt_multi_bit_combinational_split_timing_effort(root):
                        # enum { low medium high }, read/write, default=low, indices={}
                        # Specifies the timing effort level for multibit combinational splitting
  route_detail_min_slack_for_opt_wire(root):
                        # double, read/write, default=0.0, indices={}
                        # specify the min slack for a net wire optimization
  opt_skew_max_allowed_delay(root):
                        # double, read/write, default=1.0, indices={}
                        # max allowed skewing delay, unit is 'ns'
  opt_skew_no_boundary(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # consider boundary sequential elements
  opt_skew_macro_only(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # skew hard blocks
  opt_skew_delay_pre_cts(root):
                        # bool { 1 0 true false }, read/write, default=true, indices={}
                        # delaying mode in pre_cts
  opt_skew_apply_delay_limits_to_full_flow(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # delay limits apply to whole flow
  opt_skew_min_allowed_delay(root):
                        # double, read/write, default=0.0, indices={}
                        # min allowed skewing delay, unit is 'ns'
  phys_binary_mux_opt(design):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Allow physical aware structuring binary mux rebalance optimization for design.
  lp_optimize_dynamic_power_first(design):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Optimize dynamic power first.
  control_logic_optimization(design):
                        # enum { basic advanced none inherited }, read/write, default=inherited, indices={}
                        # Controls the effort level for optimization of control logic on this module (basic/advanced/none/inherited).
  boundary_opto(module):
                        # enum { false true strict_no }, read/write, default=true, indices={}
                        # Control boundary-optimization on a subdesign.
  boundary_optimize_constant_hpins(module):
                        # enum { 1 0 true false inherited }, read/write, default=inherited, indices={}
                        # Allow constant propagation through hierarchical boundary pins.
  boundary_optimize_equal_opposite_hpins(module):
                        # enum { 1 0 true false inherited }, read/write, default=inherited, indices={}
                        # Allow connection of hierarchical boundary pins through equal/opposite boundary pins.
  boundary_optimize_feedthrough_hpins(module):
                        # enum { 1 0 true false inherited }, read/write, default=inherited, indices={}
                        # Allow routing of feedthrough boundary pins around a hierarchical instance.
  boundary_optimize_invert_hpins(module):
                        # enum { 1 0 true false inherited }, read/write, default=inherited, indices={}
                        # Allow inversion of hierarchical boundary pins.
  control_logic_optimization(module):
                        # enum { basic advanced none inherited }, read/write, default=inherited, indices={}
                        # Controls the effort level for optimization of control logic on this module (basic/advanced/none/inherited).
  iopt_allow_inst_dup(hinst):
                        # bool { 1 0 true false }, read/write, default=true, indices={}
                        # Turns on/off duplication on this instance.
  dpopt_instance_constant_input_based_speculation(hinst):
                        # bool { true false }, read/write, default=false, indices={}
                        # Controls constant input based datapath speculation of datapath module in 'syn_generic'.
  optimize_constant_0_seq(inst):
                        # enum { 1 0 true false inherited }, read/write, default=inherited, indices={}
                        # Allow constant 0 propagation through sequential instances.
  optimize_constant_1_seq(inst):
                        # enum { 1 0 true false inherited }, read/write, default=inherited, indices={}
                        # Allow constant 1 propagation through sequential instances.
  optimize_merge_seq(inst):
                        # enum { 1 0 true false inherited }, read/write, default=inherited, indices={}
                        # Allow merging of equivalent sequential instances.
  optimize_constant_feedback_seq(inst):
                        # bool { 1 0 true false }, read/write, default=true, indices={}
                        # Allow constant propagation through feedback sequential instances.
  allow_seq_in_out_phase_opto(inst):
                        # bool { 1 0 true false }, read/write, default=true, indices={}
                        # Allow phase inversion on sequential instance.
  iopt_allow_inst_dup(inst):
                        # bool { 1 0 true false }, read/write, default=true, indices={}
                        # Turns on/off duplication on this instance.
  dpopt_instance_constant_input_based_speculation(inst):
                        # bool { true false }, read/write, default=false, indices={}
                        # Controls constant input based datapath speculation of datapath module in 'syn_generic'.
  iopt_avoid_tiecell_replacement(port):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Avoids tie-cell replacement on pins, ports and subports. 
  iopt_avoid_tiecell_replacement(hport):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Avoids tie-cell replacement on pins, ports and subports. 
  boundary_optimize_hpin_invertible(hport):
                        # bool { 1 0 true false }, read-only, default=false, indices={}
                        # Information whether hierarchical boundary pin can be inverted.
  iopt_avoid_tiecell_replacement(pin):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Avoids tie-cell replacement on pins, ports and subports. 
  boundary_optimize_constant_hpins(hpin):
                        # enum { 1 0 true false inherited }, read/write, default=inherited, indices={}
                        # Allow constant propagation through hierarchical boundary pins.
  boundary_optimize_equal_opposite_hpins(hpin):
                        # enum { 1 0 true false inherited }, read/write, default=inherited, indices={}
                        # Allow connection of hierarchical boundary pins through equal/opposite boundary pins.
  boundary_optimize_feedthrough_hpins(hpin):
                        # enum { 1 0 true false inherited }, read/write, default=inherited, indices={}
                        # Allow routing of feedthrough boundary pins around a hierarchical instance.
  boundary_optimize_invert_hpins(hpin):
                        # enum { 1 0 true false inherited }, read/write, default=inherited, indices={}
                        # Allow inversion of hierarchical boundary pins.
  iopt_avoid_tiecell_replacement(hpin):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Avoids tie-cell replacement on pins, ports and subports. 
  boundary_optimize_hpin_invertible(hpin):
                        # bool { 1 0 true false }, read-only, default=false, indices={}
                        # Information whether hierarchical boundary pin can be inverted.
  tool_options(flow):   # string, read/write, default={}, indices={}
                        # Tool options for use in this flow.
@genus:root: 34> set_db
Error   : A required argument was not specified. [TUI-202] [set_db]
        : An argument of type '<string>' was not specified.
        : Rerun the command specifying all required arguments.
  set_db: set attributes on objects 

Usage: set_db [-quiet] [-verbose] [-dbu] [-index <string>] <string> <string> [<string>]

    [-quiet]:
        keeps quiet unless there are problems 
    [-verbose]:
        enables verbose 
    [-dbu]:
        indicates that attribute (coord, pt, rect, polygon, area, etc.) will be in database units 
    [-index <string>]:
        list of indices in a form of pairs of index_name value or a object name 
    <string>:
        <start> can be any object list (or collection) or <shorthand> (e.g., nets, insts, etc) 
    <string>:
        the <chain> is in the form [.<attribute_name1>[.<attribute_name2>]...] 
    [<string>]:
        the attribute value 
1
@genus:root: 35> set_db syn_opt_effort extreme
  Setting attribute of root '/': 'syn_opt_effort' = extreme
1 extreme
@genus:root: 36> syn_opt
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'ibex_core' using 'high' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_iopt                 84089     -400   -180372         0        0
            Worst cost_group: clk_i, WNS: -400.1
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D
-------------------------------------------------------------------------------
 const_prop                84089     -400   -180372         0        0
            Worst cost_group: clk_i, WNS: -400.1
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D
 simp_cc_inputs            84107     -400   -180367         0        0
            Worst cost_group: clk_i, WNS: -400.1
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D
-------------------------------------------------------------------------------
 hi_fo_buf                 84107     -400   -180367         0        0
            Worst cost_group: clk_i, WNS: -400.1
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                84107     -400   -180367         0        0
            Worst cost_group: clk_i, WNS: -400.1
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D
 incr_delay                84651     -380   -187160         0        0
            Worst cost_group: clk_i, WNS: -380.3
            Path: if_stage_i_instr_rdata_alu_id_o_reg[4]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[27]/D
 incr_delay                85015     -368   -186213         0        0
            Worst cost_group: clk_i, WNS: -368.1
            Path: if_stage_i_instr_rdata_alu_id_o_reg[29]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D
 incr_delay                85145     -365   -181124         0        0
            Worst cost_group: clk_i, WNS: -365.9
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D
 incr_delay                85188     -365   -180791         0        0
            Worst cost_group: clk_i, WNS: -365.3
            Path: if_stage_i_instr_rdata_alu_id_o_reg[2]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D
 incr_delay                85198     -365   -180783         0        0
            Worst cost_group: clk_i, WNS: -365.2
            Path: if_stage_i_instr_rdata_alu_id_o_reg[2]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D
 incr_delay                85260     -364   -180664         0        0
            Worst cost_group: clk_i, WNS: -364.5
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz       499  (       72 /      128 )  4.20
       crit_upsz       410  (       15 /       19 )  1.04
       crit_slew       387  (       15 /       25 )  1.21
        setup_dn       297  (        0 /        0 )  0.03
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       297  (        0 /        0 )  0.00
    plc_st_fence       297  (        0 /        0 )  0.00
        plc_star       297  (        0 /        0 )  0.00
      plc_laf_st       297  (        0 /        0 )  0.00
 plc_laf_st_fence       297  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st       297  (        0 /        0 )  0.00
       plc_lo_st       297  (        0 /        0 )  0.00
            fopt       297  (        0 /        0 )  0.02
       crit_swap       297  (        0 /        2 )  0.35
       mux2_swap       297  (        0 /        0 )  0.00
       crit_dnsz       561  (        3 /       38 )  1.74
       load_swap       291  (        0 /        1 )  0.21
            fopt       314  (        5 /        8 )  0.79
        setup_dn       296  (        0 /        0 )  0.01
       load_isol       673  (       69 /       74 )  4.26
       load_isol       271  (        0 /        0 )  0.43
        move_for       318  (        1 /        2 )  0.17
        move_for       305  (        0 /        0 )  0.03
          rem_bi       305  (        0 /        0 )  0.00
         offload       305  (        0 /        0 )  0.00
          rem_bi       305  (        0 /        2 )  0.07
         offload       305  (        0 /        0 )  0.04
           phase       305  (        0 /        0 )  0.00
        in_phase       305  (        0 /        0 )  0.00
       merge_bit       324  (        0 /        3 )  0.14
     merge_idrvr       305  (        0 /        0 )  0.00
     merge_iload       305  (        0 /        0 )  0.00
    merge_idload       305  (        0 /        0 )  0.01
      merge_drvr       305  (        0 /       13 )  0.54
      merge_load       305  (        0 /       13 )  0.51
          decomp       368  (        3 /        3 )  0.64
        p_decomp       295  (        0 /        0 )  0.19
       gate_deco        60  (        0 /        0 )  0.91
       gcomp_tim       636  (        2 /        3 )  2.15
        levelize       287  (        0 /        3 )  0.10
        mb_split       287  (        0 /        0 )  0.00
             dup       290  (        1 /        6 )  0.70
      mux_retime       287  (        0 /        0 )  0.00
         buf2inv       287  (        0 /        0 )  0.00
             exp        91  (        4 /       70 )  2.38
       gate_deco        86  (        0 /        0 )  1.41
       gcomp_tim       599  (        0 /        0 )  1.95
  inv_pair_2_buf       295  (        0 /        0 )  0.00

 incr_delay                85284     -362   -171112         0        0
            Worst cost_group: clk_i, WNS: -362.1
            Path:
 ex_block_i_gen_multdiv_fast.multdiv_i_gen_mult_fast.mult_state_q_reg[0]/CK -->
   id_stage_i_imd_val_q_reg[0][31]/D
 incr_delay                86449     -317   -172226         0        0
            Worst cost_group: clk_i, WNS: -317.5
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    cs_registers_i_minstret_counter_i_counter_q_reg[32]/D
 incr_delay                86989     -283   -149191         0        0
            Worst cost_group: clk_i, WNS: -283.5
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    cs_registers_i_mcycle_counter_i_counter_q_reg[0]/D
 incr_delay                87280     -256   -130070         0        0
            Worst cost_group: clk_i, WNS: -256.0
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    cs_registers_i_minstret_counter_i_counter_q_reg[32]/D
 incr_delay                87778     -209    -87502         0        0
            Worst cost_group: clk_i, WNS: -209.1
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[14]/D
 incr_delay                88025     -201    -89174         0        0
            Worst cost_group: clk_i, WNS: -201.5
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[27]/D
 incr_delay                88278     -190    -84219         0        0
            Worst cost_group: clk_i, WNS: -190.0
            Path: if_stage_i_instr_rdata_alu_id_o_reg[4]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[27]/D
 incr_delay                88353     -185    -81737         0        0
            Worst cost_group: clk_i, WNS: -185.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[4]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[27]/D
 incr_delay                88474     -180    -73707         0        0
            Worst cost_group: clk_i, WNS: -180.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[4]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[27]/D
 incr_delay                88480     -179    -72569         0        0
            Worst cost_group: clk_i, WNS: -179.5
            Path: if_stage_i_instr_valid_id_q_reg/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[27]/D
 incr_delay                89036     -163    -68797         0        0
            Worst cost_group: clk_i, WNS: -163.9
            Path: if_stage_i_instr_rdata_alu_id_o_reg[6]/CK -->
    if_stage_i_gen_prefetch_buffer.prefetch_buffer_i_fifo_i_rdata_q_reg[1][0]/D
 incr_delay                89021     -163    -68427         0        0
            Worst cost_group: clk_i, WNS: -163.7
            Path: if_stage_i_instr_rdata_alu_id_o_reg[2]/CK -->
    if_stage_i_gen_prefetch_buffer.prefetch_buffer_i_fifo_i_rdata_q_reg[1][0]/D
 incr_delay                89203     -153    -64726         0        0
            Worst cost_group: clk_i, WNS: -153.4
            Path: if_stage_i_instr_rdata_alu_id_o_reg[29]/CLK -->
                    if_stage_i_instr_rdata_id_o_reg[22]/D
 incr_delay                89207     -152    -64716         0        0
            Worst cost_group: clk_i, WNS: -152.7
            Path: if_stage_i_instr_rdata_alu_id_o_reg[29]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
 incr_delay                89260     -149    -64330         0        0
            Worst cost_group: clk_i, WNS: -149.9
            Path: if_stage_i_instr_rdata_alu_id_o_reg[29]/CLK -->
    if_stage_i_gen_prefetch_buffer.prefetch_buffer_i_fifo_i_rdata_q_reg[0][0]/D
 incr_delay                89287     -149    -64033         0        0
            Worst cost_group: clk_i, WNS: -149.0
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
    if_stage_i_gen_prefetch_buffer.prefetch_buffer_i_fifo_i_rdata_q_reg[0][0]/D
 incr_delay                89313     -148    -63533         0        0
            Worst cost_group: clk_i, WNS: -148.3
            Path: if_stage_i_instr_rdata_alu_id_o_reg[29]/CLK -->
    if_stage_i_gen_prefetch_buffer.prefetch_buffer_i_fifo_i_rdata_q_reg[0][0]/D
 incr_delay                89545     -141    -59805         0        0
            Worst cost_group: clk_i, WNS: -141.3
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CK -->
    if_stage_i_gen_prefetch_buffer.prefetch_buffer_i_fifo_i_rdata_q_reg[0][0]/D
 incr_delay                89558     -140    -59597         0        0
            Worst cost_group: clk_i, WNS: -140.9
            Path: if_stage_i_instr_rdata_alu_id_o_reg[4]/CK -->
    if_stage_i_gen_prefetch_buffer.prefetch_buffer_i_fifo_i_rdata_q_reg[0][0]/D
 incr_delay                89599     -138    -58012         0        0
            Worst cost_group: clk_i, WNS: -138.3
            Path: if_stage_i_instr_rdata_alu_id_o_reg[4]/CK -->
 if_stage_i_gen_prefetch_buffer.prefetch_buffer_i_fifo_i_instr_addr_q_reg[13]/D
 incr_delay                89930     -121    -53149         0        0
            Worst cost_group: clk_i, WNS: -121.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[29]/CLK -->
                    if_stage_i_instr_rdata_id_o_reg[11]/D
 incr_delay                89930     -121    -53123         0        0
            Worst cost_group: clk_i, WNS: -121.7
            Path: if_stage_i_instr_rdata_alu_id_o_reg[4]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D
 incr_delay                89997     -120    -52800         0        0
            Worst cost_group: clk_i, WNS: -120.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[2]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[27]/D
 incr_delay                90086     -120    -52448         0        0
            Worst cost_group: clk_i, WNS: -120.2
            Path: if_stage_i_instr_rdata_alu_id_o_reg[2]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[27]/D
 incr_delay                90091     -118    -52057         0        0
            Worst cost_group: clk_i, WNS: -118.9
            Path: load_store_unit_i_ls_fsm_cs_reg[2]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D
 incr_delay                90103     -117    -51488         0        0
            Worst cost_group: clk_i, WNS: -117.9
            Path: if_stage_i_instr_rdata_alu_id_o_reg[29]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D
 incr_delay                90386     -110    -49195         0        0
            Worst cost_group: clk_i, WNS: -110.3
            Path: if_stage_i_instr_rdata_alu_id_o_reg[29]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D
 incr_delay                90433     -109    -48626         0        0
            Worst cost_group: clk_i, WNS: -109.3
            Path: if_stage_i_instr_rdata_alu_id_o_reg[2]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[27]/D
 incr_delay                90493     -108    -48144         0        0
            Worst cost_group: clk_i, WNS: -108.2
            Path: if_stage_i_instr_rdata_alu_id_o_reg[5]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[3]/D
 incr_delay                90493     -107    -47976         0        0
            Worst cost_group: clk_i, WNS: -107.9
            Path: if_stage_i_instr_rdata_alu_id_o_reg[5]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[3]/D
 incr_delay                90511     -107    -47833         0        0
            Worst cost_group: clk_i, WNS: -107.6
            Path: if_stage_i_instr_rdata_alu_id_o_reg[5]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[3]/D
 incr_delay                90543     -105    -46828         0        0
            Worst cost_group: clk_i, WNS: -105.9
            Path: if_stage_i_instr_rdata_alu_id_o_reg[2]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[3]/D
 incr_delay                90594     -104    -46362         0        0
            Worst cost_group: clk_i, WNS: -104.3
            Path: if_stage_i_instr_rdata_alu_id_o_reg[2]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[3]/D
 incr_delay                90575     -103    -45470         0        0
            Worst cost_group: clk_i, WNS: -103.4
            Path: if_stage_i_instr_rdata_alu_id_o_reg[2]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[3]/D
 incr_delay                90582     -103    -45421         0        0
            Worst cost_group: clk_i, WNS: -103.3
            Path: if_stage_i_instr_rdata_alu_id_o_reg[2]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[3]/D
 incr_delay                90627     -103    -45385         0        0
            Worst cost_group: clk_i, WNS: -103.1
            Path: if_stage_i_instr_rdata_alu_id_o_reg[2]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[3]/D
 incr_delay                90744      -97    -40263         0        0
            Worst cost_group: clk_i, WNS: -97.5
            Path: if_stage_i_instr_rdata_alu_id_o_reg[29]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D
 incr_delay                90704      -97    -40054         0        0
            Worst cost_group: clk_i, WNS: -97.1
            Path: if_stage_i_instr_rdata_alu_id_o_reg[2]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D
 incr_delay                90706      -97    -40016         0        0
            Worst cost_group: clk_i, WNS: -97.0
            Path: if_stage_i_instr_rdata_alu_id_o_reg[2]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D
 incr_delay                90706      -96    -39645         0        0
            Worst cost_group: clk_i, WNS: -96.5
            Path: if_stage_i_instr_rdata_alu_id_o_reg[14]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D
 incr_delay                90725      -95    -39237         0        0
            Worst cost_group: clk_i, WNS: -95.6
            Path: if_stage_i_instr_rdata_alu_id_o_reg[4]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D
 incr_delay                90736      -95    -39109         0        0
            Worst cost_group: clk_i, WNS: -95.6
            Path: if_stage_i_instr_rdata_alu_id_o_reg[4]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D
 incr_delay                90802      -95    -38987         0        0
            Worst cost_group: clk_i, WNS: -95.3
            Path: if_stage_i_instr_rdata_alu_id_o_reg[4]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D
 incr_delay                90928      -94    -38987         0        0
            Worst cost_group: clk_i, WNS: -94.1
            Path: if_stage_i_instr_valid_id_q_reg/CK -->
                    if_stage_i_instr_rdata_id_o_reg[22]/D
 incr_delay                90937      -93    -38900         0        0
            Worst cost_group: clk_i, WNS: -93.9
            Path: if_stage_i_instr_rdata_alu_id_o_reg[4]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D
 incr_delay                90943      -93    -38900         0        0
            Worst cost_group: clk_i, WNS: -93.9
            Path: if_stage_i_instr_rdata_alu_id_o_reg[4]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D
 incr_delay                90982      -93    -38591         0        0
            Worst cost_group: clk_i, WNS: -93.2
            Path: if_stage_i_instr_valid_id_q_reg/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220       194  (       36 /      186 )  37.03
        crr_glob       306  (        6 /       36 )  2.98
         crr_200       558  (      244 /      544 )  21.84
        crr_glob      1501  (      203 /      244 )  5.11
         crr_300       346  (       97 /      332 )  17.74
        crr_glob       854  (       77 /       97 )  3.13
         crr_400       284  (       80 /      270 )  17.93
        crr_glob       753  (       52 /       80 )  2.71
         crr_111       456  (      146 /      446 )  46.04
        crr_glob      1046  (       94 /      146 )  6.50
         crr_210       346  (       79 /      334 )  28.27
        crr_glob       659  (       40 /       79 )  3.93
         crr_110       435  (      119 /      419 )  22.41
        crr_glob       813  (       64 /      119 )  4.79
         crr_101       464  (      108 /      408 )  19.94
        crr_glob       784  (       75 /      108 )  3.90
         crr_201       255  (       44 /      245 )  15.16
        crr_glob       503  (       20 /       44 )  2.21
         crr_211       235  (       29 /      224 )  30.30
        crr_glob       419  (       12 /       29 )  2.64
        crit_msz       739  (      138 /      248 )  7.54
       crit_upsz       639  (       52 /       58 )  2.19
       crit_slew       367  (        5 /       13 )  0.81
        setup_dn       767  (        2 /        2 )  0.10
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       364  (        0 /        0 )  0.00
    plc_st_fence       364  (        0 /        0 )  0.00
        plc_star       364  (        0 /        0 )  0.00
      plc_laf_st       364  (        0 /        0 )  0.00
 plc_laf_st_fence       364  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st       364  (        0 /        0 )  0.00
            fopt       827  (       18 /       25 )  2.02
       crit_swap       364  (        0 /        1 )  0.34
       mux2_swap       364  (        0 /        0 )  0.00
       crit_dnsz       878  (       21 /       36 )  2.12
       load_swap       415  (        5 /        5 )  0.38
            fopt       827  (       18 /       25 )  2.02
        setup_dn       767  (        2 /        2 )  0.10
       load_isol      1082  (       41 /       46 )  4.64
       load_isol      1082  (       41 /       46 )  4.64
        move_for       820  (        2 /       12 )  0.80
        move_for       820  (        2 /       12 )  0.80
          rem_bi       813  (        1 /       14 )  0.72
         offload       836  (        3 /        6 )  0.46
          rem_bi       813  (        1 /       14 )  0.72
         offload       836  (        3 /        6 )  0.46
       merge_bit       463  (        6 /       21 )  0.67
     merge_idrvr       355  (        0 /        0 )  0.00
     merge_iload       355  (        0 /        0 )  0.00
    merge_idload       393  (        1 /       13 )  0.74
      merge_drvr       375  (        0 /        2 )  0.11
      merge_load       375  (        0 /        2 )  0.10
           phase       375  (        0 /        0 )  0.00
          decomp       393  (        4 /        4 )  0.68
        p_decomp       363  (        0 /        0 )  0.33
       gate_deco       198  (        0 /        0 )  3.00
       gcomp_tim      2374  (        9 /       18 )  8.29
        levelize       385  (        0 /        1 )  0.07
        mb_split       385  (        0 /        0 )  0.00
        in_phase       385  (        0 /        0 )  0.00
             dup       385  (        0 /        0 )  0.40
      mux_retime       385  (        0 /        0 )  0.00
         buf2inv       385  (        0 /        0 )  0.00
             exp       123  (        7 /      107 )  5.00
       gate_deco       198  (        0 /        0 )  3.00
       gcomp_tim      2374  (        9 /       18 )  8.29
  inv_pair_2_buf       527  (        0 /        0 )  0.01
 init_drc                  90982      -93    -38591         0        0
            Worst cost_group: clk_i, WNS: -93.2
            Path: if_stage_i_instr_valid_id_q_reg/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  90982      -93    -38591         0        0
            Worst cost_group: clk_i, WNS: -93.2
            Path: if_stage_i_instr_valid_id_q_reg/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D
 incr_tns                  92303      -86     -7922         0        0
            Worst cost_group: clk_i, WNS: -86.4
            Path: if_stage_i_instr_rdata_alu_id_o_reg[14]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[13]/D
 incr_tns                  92303      -86     -7922         0        0
            Worst cost_group: clk_i, WNS: -86.4
            Path: if_stage_i_instr_rdata_alu_id_o_reg[14]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[13]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt      2476  (        7 /       13 )  1.29
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz      2469  (      388 /      887 )  15.98
       crit_upsz      2081  (      185 /      348 )  5.06
   plc_laf_lo_st      1896  (        0 /        0 )  0.00
       plc_lo_st      1896  (        0 /        0 )  0.00
       crit_swap      1896  (        4 /      116 )  2.23
       mux2_swap      1892  (        0 /        0 )  0.00
       crit_dnsz      1760  (       78 /      497 )  5.52
       load_swap      1814  (        4 /      214 )  1.86
            fopt      1810  (       14 /       49 )  1.72
        setup_dn      1796  (        1 /       30 )  0.71
       load_isol      1795  (       13 /       54 )  8.07
       load_isol      1782  (        0 /        4 )  1.50
        move_for      1782  (        6 /       27 )  1.21
        move_for      1776  (        3 /       18 )  0.91
          rem_bi      1773  (        5 /        8 )  0.37
         offload      1768  (        2 /       13 )  0.47
          rem_bi      1766  (        4 /       14 )  0.79
         offload      1762  (        4 /       24 )  1.38
       merge_bit      1843  (       18 /       42 )  0.43
     merge_idrvr      1741  (        0 /        0 )  0.00
     merge_iload      1741  (        0 /        0 )  0.01
    merge_idload      1741  (        1 /        2 )  0.41
      merge_drvr      1740  (        0 /        1 )  1.56
      merge_load      1740  (        0 /        0 )  0.13
           phase      1740  (        0 /        0 )  0.00
          decomp      1740  (       13 /       49 )  4.12
        p_decomp      1727  (        3 /        9 )  2.90
       gate_deco       800  (        4 /       72 )  10.63
       gcomp_tim      2499  (       14 /       80 )  10.25
        levelize      1706  (        0 /        0 )  0.03
        mb_split      1706  (        0 /        0 )  0.03
             dup      1706  (        4 /       12 )  0.75
      mux_retime      1702  (        0 /        0 )  0.00
       crr_local      1702  (      107 /      483 )  55.25
       crr_local      1595  (       62 /      300 )  33.59
         buf2inv      1533  (        0 /        0 )  0.00

 init_area                 92303      -86     -7922         0        0
            Worst cost_group: clk_i, WNS: -86.4
            Path: if_stage_i_instr_rdata_alu_id_o_reg[14]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[13]/D
 undup                     92275      -86     -7914         0        0
            Worst cost_group: clk_i, WNS: -86.4
            Path: if_stage_i_instr_rdata_alu_id_o_reg[14]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[13]/D
 rem_buf                   91680      -86     -7914         0        0
            Worst cost_group: clk_i, WNS: -86.4
            Path: if_stage_i_instr_rdata_alu_id_o_reg[14]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[13]/D
 rem_inv                   90480      -86     -7892         0        0
            Worst cost_group: clk_i, WNS: -86.4
            Path: if_stage_i_instr_rdata_alu_id_o_reg[14]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[13]/D
 merge_bi                  90046      -86     -7864         0        0
            Worst cost_group: clk_i, WNS: -86.4
            Path: if_stage_i_instr_rdata_alu_id_o_reg[14]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[13]/D
 merge_bi                  89999      -86     -7864         0        0
            Worst cost_group: clk_i, WNS: -86.4
            Path: if_stage_i_instr_rdata_alu_id_o_reg[14]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[13]/D
 seq_res_area              89904      -86     -7846         0        0
            Worst cost_group: clk_i, WNS: -86.4
            Path: if_stage_i_instr_rdata_alu_id_o_reg[14]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[13]/D
 io_phase                  89791      -86     -7846         0        0
            Worst cost_group: clk_i, WNS: -86.4
            Path: if_stage_i_instr_rdata_alu_id_o_reg[14]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[13]/D
 gate_comp                 89504      -86     -7824         0        0
            Worst cost_group: clk_i, WNS: -86.3
            Path: if_stage_i_instr_rdata_alu_id_o_reg[14]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[13]/D
 glob_area                 89257      -86     -7820         0        0
            Worst cost_group: clk_i, WNS: -86.3
            Path: if_stage_i_instr_rdata_alu_id_o_reg[14]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[13]/D
 area_down                 88300      -86     -7661         0        0
            Worst cost_group: clk_i, WNS: -86.1
            Path: if_stage_i_instr_rdata_alu_id_o_reg[14]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[13]/D
 size_n_buf                88305      -86     -7660         0        0
            Worst cost_group: clk_i, WNS: -86.1
            Path: if_stage_i_instr_rdata_alu_id_o_reg[14]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[13]/D
 rem_buf                   88263      -86     -7660         0        0
            Worst cost_group: clk_i, WNS: -86.1
            Path: if_stage_i_instr_rdata_alu_id_o_reg[14]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[13]/D
 rem_inv                   88156      -86     -7660         0        0
            Worst cost_group: clk_i, WNS: -86.1
            Path: if_stage_i_instr_rdata_alu_id_o_reg[14]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[13]/D
 merge_bi                  88115      -86     -7660         0        0
            Worst cost_group: clk_i, WNS: -86.1
            Path: if_stage_i_instr_rdata_alu_id_o_reg[14]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[13]/D
 merge_bi                  88111      -86     -7660         0        0
            Worst cost_group: clk_i, WNS: -86.1
            Path: if_stage_i_instr_rdata_alu_id_o_reg[14]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[13]/D
 rem_inv_qb                88100      -86     -7660         0        0
            Worst cost_group: clk_i, WNS: -86.1
            Path: if_stage_i_instr_rdata_alu_id_o_reg[14]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[13]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup        17  (        5 /        5 )  0.15
         rem_buf       251  (       84 /      119 )  1.21
         rem_inv       824  (      255 /      318 )  3.02
        merge_bi       464  (      133 /      196 )  2.32
      rem_inv_qb       274  (        0 /        1 )  0.52
    seq_res_area        42  (        3 /        6 )  8.15
        io_phase       636  (       43 /       93 )  2.35
       gate_comp      4152  (       73 /      115 )  15.47
       gcomp_mog        33  (        0 /        0 )  1.54
       glob_area        83  (       66 /       83 )  3.60
       area_down       422  (      159 /      246 )  6.16
      size_n_buf         5  (        1 /        1 )  0.20
  gate_deco_area         0  (        0 /        0 )  0.02
         rem_buf       167  (        9 /       32 )  0.68
         rem_inv       485  (       25 /       60 )  1.53
        merge_bi       316  (       14 /       77 )  1.64
      rem_inv_qb       279  (        1 /        2 )  0.54

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                88100      -86     -7660         0        0
            Worst cost_group: clk_i, WNS: -86.1
            Path: if_stage_i_instr_rdata_alu_id_o_reg[14]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[13]/D
 incr_delay                88075      -76     -8378         0        0
            Worst cost_group: clk_i, WNS: -76.7
            Path: if_stage_i_instr_rdata_alu_id_o_reg[4]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[3]/D
 incr_delay                88080      -72     -8093         0        0
            Worst cost_group: clk_i, WNS: -72.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[4]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[13]/D
 incr_delay                88078      -69     -8063         0        0
            Worst cost_group: clk_i, WNS: -69.2
            Path: if_stage_i_instr_rdata_alu_id_o_reg[4]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[27]/D
 incr_delay                88130      -46     -6144         0        0
            Worst cost_group: clk_i, WNS: -46.5
            Path: if_stage_i_instr_rdata_alu_id_o_reg[2]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[27]/D
 incr_delay                88128      -45     -6108         0        0
            Worst cost_group: clk_i, WNS: -45.2
            Path: if_stage_i_instr_rdata_alu_id_o_reg[2]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D
 incr_delay                88413      -29     -3316         0        0
            Worst cost_group: clk_i, WNS: -29.5
            Path: if_stage_i_instr_rdata_alu_id_o_reg[2]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[27]/D
 incr_delay                88428      -29     -3072         0        0
            Worst cost_group: clk_i, WNS: -29.4
            Path: if_stage_i_instr_rdata_alu_id_o_reg[2]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D
 incr_delay                88403      -28     -3004         0        0
            Worst cost_group: clk_i, WNS: -28.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[14]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[14]/D
 incr_delay                88458      -26     -2779         0        0
            Worst cost_group: clk_i, WNS: -26.2
            Path: if_stage_i_instr_rdata_alu_id_o_reg[2]/CK -->
                    cs_registers_i_u_depc_csr/rdata_q_reg[1]/D
 incr_delay                88530      -22     -1679         0        0
            Worst cost_group: clk_i, WNS: -22.9
            Path: if_stage_i_instr_rdata_alu_id_o_reg[14]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[27]/D
 incr_delay                88552      -22     -1671         0        0
            Worst cost_group: clk_i, WNS: -22.4
            Path: if_stage_i_instr_rdata_alu_id_o_reg[2]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[14]/D
 incr_delay                88633      -20     -1697         0        0
            Worst cost_group: clk_i, WNS: -20.1
            Path: if_stage_i_instr_rdata_alu_id_o_reg[2]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D
 incr_delay                88628      -20     -1696         0        0
            Worst cost_group: clk_i, WNS: -20.0
            Path: if_stage_i_instr_rdata_alu_id_o_reg[2]/CK -->
                    cs_registers_i_mcycle_counter_i_counter_q_reg[48]/D
 incr_delay                88699      -18     -2629         0        0
            Worst cost_group: clk_i, WNS: -18.2
            Path: if_stage_i_instr_rdata_alu_id_o_reg[2]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220       135  (       12 /      129 )  24.04
        crr_glob       215  (        2 /       12 )  1.56
         crr_200       166  (       22 /      156 )  4.07
        crr_glob       345  (        9 /       22 )  1.24
         crr_300        95  (       17 /       89 )  3.28
        crr_glob       226  (        3 /       17 )  1.11
         crr_400        79  (       13 /       74 )  3.53
        crr_glob       190  (        0 /       13 )  1.01
         crr_111       203  (       24 /      198 )  13.76
        crr_glob       216  (        5 /       24 )  2.08
         crr_210       122  (        9 /      117 )  8.73
        crr_glob       193  (        0 /        9 )  0.92
         crr_110       278  (       48 /      266 )  10.78
        crr_glob       365  (       19 /       48 )  2.20
         crr_101       204  (       22 /      176 )  5.77
        crr_glob       220  (        6 /       22 )  1.19
         crr_201       126  (       13 /      121 )  5.49
        crr_glob       196  (        0 /       13 )  0.94
         crr_211       157  (       11 /      151 )  17.96
        crr_glob       243  (        4 /       11 )  1.23
        crit_msz       338  (       36 /       89 )  3.38
       crit_upsz       360  (       39 /       55 )  1.51
       crit_slew       193  (        0 /        0 )  0.28
        setup_dn       404  (        0 /        0 )  0.01
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       193  (        0 /        0 )  0.00
    plc_st_fence       193  (        0 /        0 )  0.00
        plc_star       193  (        0 /        0 )  0.00
      plc_laf_st       193  (        0 /        0 )  0.00
 plc_laf_st_fence       193  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st       193  (        0 /        0 )  0.00
            fopt       405  (        1 /        3 )  0.54
       crit_swap       193  (        0 /        0 )  0.17
       mux2_swap       193  (        0 /        0 )  0.00
       crit_dnsz       577  (       12 /       23 )  1.30
       load_swap       210  (        0 /        0 )  0.16
            fopt       405  (        1 /        3 )  0.54
        setup_dn       404  (        0 /        0 )  0.01
       load_isol       530  (       20 /       20 )  2.29
       load_isol       530  (       20 /       20 )  2.29
        move_for       393  (        1 /        1 )  0.19
        move_for       393  (        1 /        1 )  0.19
          rem_bi       384  (        0 /        0 )  0.00
         offload       384  (        0 /        0 )  0.00
          rem_bi       384  (        0 /        0 )  0.00
         offload       384  (        0 /        0 )  0.00
       merge_bit       216  (        0 /       10 )  0.43
     merge_idrvr       192  (        0 /        0 )  0.00
     merge_iload       192  (        0 /        0 )  0.00
    merge_idload       192  (        0 /        4 )  0.24
      merge_drvr       192  (        0 /        3 )  0.16
      merge_load       192  (        0 /        3 )  0.15
           phase       192  (        0 /        0 )  0.00
          decomp       192  (        0 /        0 )  0.17
        p_decomp       192  (        0 /        0 )  0.10
       gate_deco        95  (        1 /        4 )  1.59
       gcomp_tim       722  (        2 /       12 )  2.74
        levelize       194  (        0 /        0 )  0.00
        mb_split       194  (        0 /        0 )  0.00
        in_phase       194  (        0 /        0 )  0.00
             dup       194  (        0 /        0 )  0.17
      mux_retime       194  (        0 /        0 )  0.00
         buf2inv       194  (        0 /        0 )  0.00
             exp        44  (        3 /       40 )  1.76
       gate_deco        95  (        1 /        4 )  1.59
       gcomp_tim       722  (        2 /       12 )  2.74
  inv_pair_2_buf       196  (        0 /        0 )  0.00
 init_drc                  88699      -18     -2629         0        0
            Worst cost_group: clk_i, WNS: -18.2
            Path: if_stage_i_instr_rdata_alu_id_o_reg[2]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  88699      -18     -2629         0        0
            Worst cost_group: clk_i, WNS: -18.2
            Path: if_stage_i_instr_rdata_alu_id_o_reg[2]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D
 incr_tns                  88798      -17     -1397         0        0
            Worst cost_group: clk_i, WNS: -17.5
            Path: if_stage_i_instr_rdata_alu_id_o_reg[2]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D
 incr_tns                  88798      -17     -1397         0        0
            Worst cost_group: clk_i, WNS: -17.5
            Path: if_stage_i_instr_rdata_alu_id_o_reg[2]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt       358  (        1 /        6 )  0.31
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz       357  (       48 /      159 )  2.84
       crit_upsz       309  (        9 /       62 )  1.20
   plc_laf_lo_st       300  (        0 /        0 )  0.00
       plc_lo_st       300  (        0 /        0 )  0.00
       crit_swap       300  (        1 /       15 )  0.30
       mux2_swap       299  (        0 /        0 )  0.00
       crit_dnsz       484  (       24 /       76 )  1.03
       load_swap       275  (        6 /       25 )  0.31
            fopt       269  (        2 /       13 )  0.47
        setup_dn       267  (        0 /        0 )  0.02
       load_isol       267  (        5 /       27 )  1.43
       load_isol       262  (        0 /        1 )  0.27
        move_for       262  (        5 /        8 )  0.38
        move_for       257  (        0 /        4 )  0.17
          rem_bi       257  (        0 /        1 )  0.03
         offload       257  (        0 /        1 )  0.03
          rem_bi       257  (        0 /        0 )  0.08
         offload       257  (        0 /        1 )  0.14
       merge_bit       284  (        0 /        4 )  0.09
     merge_idrvr       257  (        0 /        0 )  0.00
     merge_iload       257  (        0 /        0 )  0.00
    merge_idload       257  (        1 /        1 )  0.07
      merge_drvr       256  (        0 /        0 )  0.05
      merge_load       256  (        0 /        0 )  0.04
           phase       256  (        0 /        0 )  0.00
          decomp       256  (        0 /        3 )  0.54
        p_decomp       256  (        1 /        1 )  0.30
       gate_deco        62  (        0 /        2 )  1.09
       gcomp_tim       859  (        7 /       22 )  3.28
        levelize       248  (        0 /        0 )  0.01
        mb_split       248  (        0 /        0 )  0.00
             dup       248  (        0 /        0 )  0.17
      mux_retime       248  (        0 /        0 )  0.00
       crr_local       248  (       19 /       76 )  8.35
       crr_local       229  (        4 /       48 )  4.83
         buf2inv       225  (        0 /        0 )  0.00

 init_area                 88798      -17     -1397         0        0
            Worst cost_group: clk_i, WNS: -17.5
            Path: if_stage_i_instr_rdata_alu_id_o_reg[2]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D
 undup                     88777      -17     -1397         0        0
            Worst cost_group: clk_i, WNS: -17.5
            Path: if_stage_i_instr_rdata_alu_id_o_reg[2]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D
 rem_buf                   88678      -17     -1397         0        0
            Worst cost_group: clk_i, WNS: -17.5
            Path: if_stage_i_instr_rdata_alu_id_o_reg[2]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D
 rem_inv                   88547      -17     -1397         0        0
            Worst cost_group: clk_i, WNS: -17.5
            Path: if_stage_i_instr_rdata_alu_id_o_reg[2]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D
 merge_bi                  88470      -17     -1394         0        0
            Worst cost_group: clk_i, WNS: -17.5
            Path: if_stage_i_instr_rdata_alu_id_o_reg[2]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D
 merge_bi                  88469      -17     -1394         0        0
            Worst cost_group: clk_i, WNS: -17.5
            Path: if_stage_i_instr_rdata_alu_id_o_reg[2]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D
 io_phase                  88426      -17     -1394         0        0
            Worst cost_group: clk_i, WNS: -17.5
            Path: if_stage_i_instr_rdata_alu_id_o_reg[2]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D
 gate_comp                 88083      -17     -1385         0        0
            Worst cost_group: clk_i, WNS: -17.0
            Path: if_stage_i_instr_rdata_alu_id_o_reg[2]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[27]/D
 glob_area                 87829      -17     -1382         0        0
            Worst cost_group: clk_i, WNS: -17.0
            Path: if_stage_i_instr_rdata_alu_id_o_reg[14]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[27]/D
 area_down                 87352      -16     -1380         0        0
            Worst cost_group: clk_i, WNS: -16.9
            Path: if_stage_i_instr_rdata_alu_id_o_reg[14]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[27]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup        21  (        6 /        8 )  0.15
         rem_buf       179  (       16 /       21 )  0.55
         rem_inv       473  (       28 /       36 )  1.12
        merge_bi       314  (       22 /       60 )  1.39
      rem_inv_qb       276  (        0 /        1 )  0.55
        io_phase       551  (       15 /       48 )  1.82
       gate_comp      3932  (       96 /      133 )  13.87
       gcomp_mog        36  (        0 /        0 )  1.76
       glob_area        75  (       54 /       75 )  3.73
       area_down       384  (       96 /      149 )  5.27
      size_n_buf         0  (        0 /        0 )  0.06
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                87352      -16     -1380         0        0
            Worst cost_group: clk_i, WNS: -16.9
            Path: if_stage_i_instr_rdata_alu_id_o_reg[14]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[27]/D
 incr_delay                87358      -16     -1372         0        0
            Worst cost_group: clk_i, WNS: -16.3
            Path: if_stage_i_instr_rdata_alu_id_o_reg[14]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[27]/D
 incr_delay                87363      -15     -1361         0        0
            Worst cost_group: clk_i, WNS: -15.3
            Path: if_stage_i_instr_rdata_alu_id_o_reg[14]/CK -->
                    cs_registers_i_u_mtval_csr/rdata_q_reg[5]/D
 incr_delay                87359      -14     -1444         0        0
            Worst cost_group: clk_i, WNS: -14.9
            Path: if_stage_i_instr_rdata_alu_id_o_reg[14]/CK -->
                    cs_registers_i_u_mtval_csr/rdata_q_reg[5]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz       173  (        2 /       35 )  1.77
       crit_upsz       170  (        0 /        9 )  0.74
       crit_slew       170  (        0 /        0 )  0.26
        setup_dn       170  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       170  (        0 /        0 )  0.00
    plc_st_fence       170  (        0 /        0 )  0.00
        plc_star       170  (        0 /        0 )  0.00
      plc_laf_st       170  (        0 /        0 )  0.00
 plc_laf_st_fence       170  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st       170  (        0 /        0 )  0.00
       plc_lo_st       170  (        0 /        0 )  0.00
            fopt       170  (        0 /        0 )  0.01
       crit_swap       170  (        0 /        0 )  0.12
       mux2_swap       170  (        0 /        0 )  0.00
       crit_dnsz       316  (        0 /        4 )  0.57
       load_swap       170  (        0 /        0 )  0.20
            fopt       170  (        0 /        0 )  0.30
        setup_dn       170  (        0 /        0 )  0.00
       load_isol       170  (        0 /        1 )  0.90
       load_isol       170  (        0 /        0 )  0.18
        move_for       170  (        0 /        0 )  0.08
        move_for       170  (        0 /        0 )  0.04
          rem_bi       170  (        0 /        0 )  0.00
         offload       170  (        0 /        0 )  0.00
          rem_bi       170  (        0 /        0 )  0.00
         offload       170  (        0 /        0 )  0.00
           phase       170  (        0 /        0 )  0.00
        in_phase       170  (        0 /        0 )  0.00
       merge_bit       191  (        1 /       11 )  0.41
     merge_idrvr       162  (        0 /        0 )  0.00
     merge_iload       162  (        0 /        0 )  0.00
    merge_idload       162  (        0 /        3 )  0.12
      merge_drvr       162  (        0 /        2 )  0.12
      merge_load       162  (        0 /        2 )  0.12
          decomp       162  (        0 /        0 )  0.19
        p_decomp       162  (        0 /        0 )  0.11
       gate_deco        41  (        0 /        0 )  0.61
       gcomp_tim       284  (        1 /        1 )  0.96
        levelize       170  (        0 /        0 )  0.00
        mb_split       170  (        0 /        0 )  0.00
             dup       170  (        0 /        0 )  0.14
      mux_retime       170  (        0 /        0 )  0.00
         buf2inv       170  (        0 /        0 )  0.00
             exp        43  (        2 /       41 )  1.95
       gate_deco        54  (        0 /        0 )  0.90
       gcomp_tim       222  (        0 /        0 )  0.73
  inv_pair_2_buf       176  (        0 /        0 )  0.00

 init_drc                  87359      -14     -1444         0        0
            Worst cost_group: clk_i, WNS: -14.9
            Path: if_stage_i_instr_rdata_alu_id_o_reg[14]/CK -->
                    cs_registers_i_u_mtval_csr/rdata_q_reg[5]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_area                 87359      -14     -1444         0        0
            Worst cost_group: clk_i, WNS: -14.9
            Path: if_stage_i_instr_rdata_alu_id_o_reg[14]/CK -->
                    cs_registers_i_u_mtval_csr/rdata_q_reg[5]/D
 undup                     87353      -14     -1444         0        0
            Worst cost_group: clk_i, WNS: -14.9
            Path: if_stage_i_instr_rdata_alu_id_o_reg[14]/CK -->
                    cs_registers_i_u_mtval_csr/rdata_q_reg[5]/D
 rem_buf                   87317      -14     -1444         0        0
            Worst cost_group: clk_i, WNS: -14.9
            Path: if_stage_i_instr_rdata_alu_id_o_reg[14]/CK -->
                    cs_registers_i_u_mtval_csr/rdata_q_reg[5]/D
 rem_inv                   87296      -14     -1444         0        0
            Worst cost_group: clk_i, WNS: -14.9
            Path: if_stage_i_instr_rdata_alu_id_o_reg[14]/CK -->
                    cs_registers_i_u_mtval_csr/rdata_q_reg[5]/D
 merge_bi                  87283      -14     -1390         0        0
            Worst cost_group: clk_i, WNS: -14.9
            Path: if_stage_i_instr_rdata_alu_id_o_reg[14]/CK -->
                    cs_registers_i_u_mtval_csr/rdata_q_reg[5]/D
 io_phase                  87262      -14     -1389         0        0
            Worst cost_group: clk_i, WNS: -14.9
            Path: if_stage_i_instr_rdata_alu_id_o_reg[14]/CK -->
                    cs_registers_i_u_mtval_csr/rdata_q_reg[5]/D
 gate_comp                 87246      -14     -1389         0        0
            Worst cost_group: clk_i, WNS: -14.9
            Path: if_stage_i_instr_rdata_alu_id_o_reg[14]/CK -->
                    cs_registers_i_u_mtval_csr/rdata_q_reg[5]/D
 glob_area                 87211      -14     -1386         0        0
            Worst cost_group: clk_i, WNS: -14.9
            Path: if_stage_i_instr_rdata_alu_id_o_reg[14]/CK -->
                    cs_registers_i_u_mtval_csr/rdata_q_reg[5]/D
 area_down                 87085      -14     -1372         0        0
            Worst cost_group: clk_i, WNS: -14.7
            Path: if_stage_i_instr_rdata_alu_id_o_reg[14]/CK -->
                    cs_registers_i_u_mtval_csr/rdata_q_reg[5]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup        15  (        1 /        1 )  0.12
         rem_buf       163  (        5 /       10 )  0.42
         rem_inv       432  (        7 /       13 )  0.93
        merge_bi       284  (        4 /       34 )  1.20
      rem_inv_qb       276  (        0 /        1 )  0.54
        io_phase       516  (       10 /       35 )  1.77
       gate_comp      3780  (        5 /       43 )  12.32
       gcomp_mog        36  (        0 /        0 )  1.77
       glob_area        56  (       16 /       56 )  3.43
       area_down       361  (       31 /       81 )  4.34
      size_n_buf         0  (        0 /        0 )  0.06
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_iopt                 87085      -14     -1372         0        0
            Worst cost_group: clk_i, WNS: -14.7
            Path: if_stage_i_instr_rdata_alu_id_o_reg[14]/CK -->
                    cs_registers_i_u_mtval_csr/rdata_q_reg[5]/D
-------------------------------------------------------------------------------
 const_prop                87085      -14     -1372         0        0
            Worst cost_group: clk_i, WNS: -14.7
            Path: if_stage_i_instr_rdata_alu_id_o_reg[14]/CK -->
                    cs_registers_i_u_mtval_csr/rdata_q_reg[5]/D
 simp_cc_inputs            87045      -14     -1372         0        0
            Worst cost_group: clk_i, WNS: -14.7
            Path: if_stage_i_instr_rdata_alu_id_o_reg[14]/CK -->
                    cs_registers_i_u_mtval_csr/rdata_q_reg[5]/D
-------------------------------------------------------------------------------
 hi_fo_buf                 87045      -14     -1372         0        0
            Worst cost_group: clk_i, WNS: -14.7
            Path: if_stage_i_instr_rdata_alu_id_o_reg[14]/CK -->
                    cs_registers_i_u_mtval_csr/rdata_q_reg[5]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                87045      -14     -1372         0        0
            Worst cost_group: clk_i, WNS: -14.7
            Path: if_stage_i_instr_rdata_alu_id_o_reg[14]/CK -->
                    cs_registers_i_u_mtval_csr/rdata_q_reg[5]/D
 incr_delay                87056      -14     -1371         0        0
            Worst cost_group: clk_i, WNS: -14.7
            Path: if_stage_i_instr_rdata_alu_id_o_reg[14]/CK -->
                    cs_registers_i_u_mtval_csr/rdata_q_reg[5]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz       105  (        2 /       21 )  0.87
       crit_upsz        92  (        0 /        0 )  0.14
       crit_slew        92  (        0 /        0 )  0.12
        setup_dn        92  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        92  (        0 /        0 )  0.00
    plc_st_fence        92  (        0 /        0 )  0.00
        plc_star        92  (        0 /        0 )  0.00
      plc_laf_st        92  (        0 /        0 )  0.00
 plc_laf_st_fence        92  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st        92  (        0 /        0 )  0.00
       plc_lo_st        92  (        0 /        0 )  0.00
            fopt        92  (        0 /        0 )  0.00
       crit_swap        92  (        0 /        0 )  0.05
       mux2_swap        92  (        0 /        0 )  0.00
       crit_dnsz       184  (        0 /        2 )  0.27
       load_swap        92  (        0 /        0 )  0.11
            fopt        92  (        0 /        0 )  0.08
        setup_dn        92  (        0 /        0 )  0.00
       load_isol        92  (        0 /        0 )  0.36
       load_isol        92  (        0 /        0 )  0.06
        move_for        92  (        0 /        0 )  0.03
        move_for        92  (        0 /        0 )  0.02
          rem_bi        92  (        0 /        0 )  0.00
         offload        92  (        0 /        0 )  0.00
          rem_bi        92  (        0 /        0 )  0.00
         offload        92  (        0 /        0 )  0.00
           phase        92  (        0 /        0 )  0.00
        in_phase        92  (        0 /        0 )  0.00
       merge_bit       100  (        0 /        4 )  0.14
     merge_idrvr        92  (        0 /        0 )  0.00
     merge_iload        92  (        0 /        0 )  0.00
    merge_idload        92  (        0 /        2 )  0.08
      merge_drvr        92  (        0 /        2 )  0.13
      merge_load        92  (        0 /        2 )  0.12
          decomp        92  (        0 /        0 )  0.12
        p_decomp        92  (        0 /        0 )  0.09
       gate_deco        36  (        0 /        0 )  0.45
       gcomp_tim       154  (        0 /        0 )  0.47
        levelize        92  (        0 /        0 )  0.00
        mb_split        92  (        0 /        0 )  0.00
             dup        92  (        0 /        0 )  0.07
      mux_retime        92  (        0 /        0 )  0.00
         buf2inv        92  (        0 /        0 )  0.00
             exp        46  (        0 /       35 )  1.91
       gate_deco        28  (        0 /        0 )  0.42
       gcomp_tim       154  (        0 /        0 )  0.47
  inv_pair_2_buf        92  (        0 /        0 )  0.00

 incr_delay                87074      -12      -451         0        0
            Worst cost_group: clk_i, WNS: -12.0
            Path: if_stage_i_instr_rdata_alu_id_o_reg[14]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[26]/D
 incr_delay                87100      -11      -447         0        0
            Worst cost_group: clk_i, WNS: -11.1
            Path: if_stage_i_instr_rdata_alu_id_o_reg[14]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[27]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220        49  (        4 /       47 )  9.16
        crr_glob        77  (        0 /        4 )  0.51
         crr_200        49  (        3 /       47 )  1.02
        crr_glob        77  (        0 /        3 )  0.20
         crr_300        37  (        5 /       35 )  1.12
        crr_glob        77  (        0 /        5 )  0.31
         crr_400        30  (        5 /       28 )  1.27
        crr_glob        77  (        0 /        5 )  0.33
         crr_111        77  (        5 /       75 )  5.01
        crr_glob        77  (        0 /        5 )  0.49
         crr_210        49  (        4 /       47 )  3.40
        crr_glob        77  (        0 /        4 )  0.34
         crr_110        77  (        9 /       72 )  2.52
        crr_glob        77  (        0 /        9 )  0.54
         crr_101        77  (        3 /       67 )  1.94
        crr_glob        77  (        0 /        3 )  0.27
         crr_201        63  (        8 /       61 )  2.75
        crr_glob       145  (        5 /        8 )  0.39
         crr_211        50  (        0 /       48 )  4.84
        crr_glob        78  (        0 /        0 )  0.19
        crit_msz       107  (        7 /       29 )  0.99
       crit_upsz        78  (        0 /        2 )  0.16
       crit_slew        78  (        0 /        2 )  0.14
        setup_dn       156  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        78  (        0 /        0 )  0.00
    plc_st_fence        78  (        0 /        0 )  0.00
        plc_star        78  (        0 /        0 )  0.00
      plc_laf_st        78  (        0 /        0 )  0.00
 plc_laf_st_fence        78  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st        78  (        0 /        0 )  0.00
            fopt       156  (        0 /        0 )  0.10
       crit_swap        78  (        0 /        0 )  0.07
       mux2_swap        78  (        0 /        0 )  0.00
       crit_dnsz       138  (        0 /        4 )  0.26
       load_swap        78  (        0 /        0 )  0.06
            fopt       156  (        0 /        0 )  0.10
        setup_dn       156  (        0 /        0 )  0.00
       load_isol       156  (        0 /        0 )  0.53
       load_isol       156  (        0 /        0 )  0.53
        move_for       156  (        0 /        0 )  0.07
        move_for       156  (        0 /        0 )  0.07
          rem_bi       156  (        0 /        0 )  0.00
         offload       156  (        0 /        0 )  0.00
          rem_bi       156  (        0 /        0 )  0.00
         offload       156  (        0 /        0 )  0.00
       merge_bit        90  (        0 /        4 )  0.16
     merge_idrvr        78  (        0 /        0 )  0.00
     merge_iload        78  (        0 /        0 )  0.00
    merge_idload        78  (        0 /        2 )  0.07
      merge_drvr        78  (        0 /        0 )  0.01
      merge_load        78  (        0 /        0 )  0.01
           phase        78  (        0 /        0 )  0.00
          decomp        78  (        0 /        0 )  0.06
        p_decomp        78  (        0 /        0 )  0.04
       gate_deco        26  (        0 /        0 )  0.44
       gcomp_tim       328  (        0 /        0 )  1.03
        levelize        78  (        0 /        0 )  0.00
        mb_split        78  (        0 /        0 )  0.00
        in_phase        78  (        0 /        0 )  0.00
             dup        78  (        0 /        0 )  0.07
      mux_retime        78  (        0 /        0 )  0.00
         buf2inv        78  (        0 /        0 )  0.00
             exp        33  (        0 /       31 )  1.28
       gate_deco        26  (        0 /        0 )  0.44
       gcomp_tim       328  (        0 /        0 )  1.03
  inv_pair_2_buf        78  (        0 /        0 )  0.00
 init_drc                  87100      -11      -447         0        0
            Worst cost_group: clk_i, WNS: -11.1
            Path: if_stage_i_instr_rdata_alu_id_o_reg[14]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[27]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  87100      -11      -447         0        0
            Worst cost_group: clk_i, WNS: -11.1
            Path: if_stage_i_instr_rdata_alu_id_o_reg[14]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[27]/D
 incr_tns                  87144       -9       -63         0        0
            Worst cost_group: clk_i, WNS: -9.4
            Path:
 ex_block_i_gen_multdiv_fast.multdiv_i_gen_mult_fast.mult_state_q_reg[0]/CK -->
   id_stage_i_imd_val_q_reg[0][31]/D
 incr_tns                  87144       -9       -63         0        0
            Worst cost_group: clk_i, WNS: -9.4
            Path:
 ex_block_i_gen_multdiv_fast.multdiv_i_gen_mult_fast.mult_state_q_reg[0]/CK -->
   id_stage_i_imd_val_q_reg[0][31]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt       305  (        0 /        1 )  0.27
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz       305  (       25 /      103 )  2.22
       crit_upsz       280  (        5 /       26 )  0.64
   plc_laf_lo_st       275  (        0 /        0 )  0.00
       plc_lo_st       275  (        0 /        0 )  0.00
       crit_swap       275  (        1 /       13 )  0.33
       mux2_swap       274  (        0 /        0 )  0.00
       crit_dnsz       419  (       10 /      113 )  1.29
       load_swap       264  (        4 /       38 )  0.41
            fopt       260  (        2 /        7 )  0.43
        setup_dn       258  (        0 /        0 )  0.01
       load_isol       258  (        1 /       17 )  1.38
       load_isol       257  (        0 /        0 )  0.36
        move_for       257  (        0 /        2 )  0.20
        move_for       257  (        0 /        0 )  0.10
          rem_bi       257  (        0 /        1 )  0.04
         offload       257  (        1 /        1 )  0.03
          rem_bi       256  (        0 /        0 )  0.07
         offload       256  (        0 /        0 )  0.15
       merge_bit       282  (        0 /        3 )  0.12
     merge_idrvr       256  (        0 /        0 )  0.00
     merge_iload       256  (        0 /        0 )  0.00
    merge_idload       256  (        0 /        0 )  0.05
      merge_drvr       256  (        0 /        0 )  0.04
      merge_load       256  (        0 /        0 )  0.04
           phase       256  (        0 /        0 )  0.00
          decomp       256  (        0 /        1 )  0.42
        p_decomp       256  (        0 /        0 )  0.25
       gate_deco        77  (        0 /        1 )  1.35
       gcomp_tim       834  (        1 /       13 )  3.21
        levelize       255  (        0 /        0 )  0.01
        mb_split       255  (        0 /        0 )  0.00
             dup       255  (        0 /        0 )  0.23
      mux_retime       255  (        0 /        0 )  0.00
       crr_local       255  (       13 /       50 )  8.46
       crr_local       242  (        5 /       29 )  5.19
         buf2inv       237  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                87144       -9       -63         0        0
            Worst cost_group: clk_i, WNS: -9.4
            Path:
 ex_block_i_gen_multdiv_fast.multdiv_i_gen_mult_fast.mult_state_q_reg[0]/CK -->
   id_stage_i_imd_val_q_reg[0][31]/D
 incr_delay                87144       -9       -62         0        0
            Worst cost_group: clk_i, WNS: -9.1
            Path: if_stage_i_instr_rdata_alu_id_o_reg[4]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
 incr_delay                87138       -8       -60         0        0
            Worst cost_group: clk_i, WNS: -8.6
            Path: if_stage_i_instr_rdata_alu_id_o_reg[4]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
 incr_delay                87169       -8       -58         0        0
            Worst cost_group: clk_i, WNS: -8.4
            Path: if_stage_i_instr_rdata_alu_id_o_reg[4]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[3]/D
 incr_delay                87145       -7       -69         0        0
            Worst cost_group: clk_i, WNS: -7.2
            Path: if_stage_i_instr_rdata_alu_id_o_reg[14]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[3]/D
 incr_delay                87144       -7       -69         0        0
            Worst cost_group: clk_i, WNS: -7.2
            Path: if_stage_i_instr_rdata_alu_id_o_reg[14]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[3]/D
 incr_delay                87146       -7       -69         0        0
            Worst cost_group: clk_i, WNS: -7.1
            Path: if_stage_i_instr_rdata_alu_id_o_reg[14]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[3]/D
 incr_delay                87161       -6       -58         0        0
            Worst cost_group: clk_i, WNS: -6.3
            Path:
 ex_block_i_gen_multdiv_fast.multdiv_i_gen_mult_fast.mult_state_q_reg[0]/CK -->
   id_stage_i_imd_val_q_reg[0][31]/D
 incr_delay                87160       -6       -58         0        0
            Worst cost_group: clk_i, WNS: -6.1
            Path: if_stage_i_instr_rdata_alu_id_o_reg[14]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
 incr_delay                87146       -6       -52         0        0
            Worst cost_group: clk_i, WNS: -6.0
            Path: if_stage_i_instr_rdata_alu_id_o_reg[14]/CK -->
                    if_stage_i_instr_rdata_c_id_o_reg[0]/SCE
 incr_delay                87155       -5       -18         0        0
            Worst cost_group: clk_i, WNS: -5.5
            Path: if_stage_i_instr_rdata_alu_id_o_reg[14]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[5]/D
 incr_delay                87261       -2        -7         0        0
            Worst cost_group: clk_i, WNS: -2.4
            Path: if_stage_i_instr_rdata_alu_id_o_reg[14]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[27]/D
 incr_delay                87254       -2        -6         0        0
            Worst cost_group: clk_i, WNS: -2.4
            Path: if_stage_i_instr_rdata_alu_id_o_reg[6]/CK -->
                    id_stage_i_imd_val_q_reg[0][31]/D
 incr_delay                87243       -1        -5         0        0
            Worst cost_group: clk_i, WNS: -1.9
            Path: if_stage_i_instr_rdata_alu_id_o_reg[14]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[27]/D
 incr_delay                87279        0         0         0        0
 incr_delay                87279        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220        86  (        6 /       81 )  16.65
        crr_glob       132  (        1 /        6 )  0.85
         crr_200        78  (        3 /       75 )  1.57
        crr_glob       123  (        1 /        3 )  0.22
         crr_300        68  (        4 /       64 )  1.99
        crr_glob       161  (        2 /        4 )  0.26
         crr_400        49  (        3 /       46 )  1.92
        crr_glob       129  (        1 /        3 )  0.24
         crr_111       230  (       31 /      226 )  17.43
        crr_glob       290  (       26 /       31 )  1.44
         crr_210       107  (        7 /      102 )  7.17
        crr_glob       176  (        4 /        7 )  0.54
         crr_110       143  (       22 /      136 )  5.19
        crr_glob       204  (        9 /       22 )  0.92
         crr_101       143  (       17 /      124 )  3.73
        crr_glob       173  (       11 /       17 )  0.49
         crr_201        48  (        0 /       46 )  1.81
        crr_glob        77  (        0 /        0 )  0.11
         crr_211        48  (        0 /       46 )  4.74
        crr_glob        77  (        0 /        0 )  0.20
        crit_msz        98  (        6 /       17 )  0.66
       crit_upsz        83  (        0 /        3 )  0.26
       crit_slew        83  (        0 /        5 )  0.16
        setup_dn       166  (        0 /        0 )  0.03
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        83  (        0 /        0 )  0.00
    plc_st_fence        83  (        0 /        0 )  0.00
        plc_star        83  (        0 /        0 )  0.00
      plc_laf_st        83  (        0 /        0 )  0.00
 plc_laf_st_fence        83  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st        83  (        0 /        0 )  0.00
            fopt       166  (        0 /        2 )  0.23
       crit_swap        83  (        0 /        0 )  0.06
       mux2_swap        83  (        0 /        0 )  0.00
       crit_dnsz       129  (        0 /        3 )  0.19
       load_swap        83  (        0 /        0 )  0.05
            fopt       166  (        0 /        2 )  0.23
        setup_dn       166  (        0 /        0 )  0.03
       load_isol       166  (        0 /        0 )  0.51
       load_isol       166  (        0 /        0 )  0.51
        move_for       166  (        0 /        0 )  0.07
        move_for       166  (        0 /        0 )  0.07
          rem_bi       166  (        0 /        2 )  0.08
         offload       166  (        0 /        0 )  0.02
          rem_bi       166  (        0 /        2 )  0.08
         offload       166  (        0 /        0 )  0.02
       merge_bit        90  (        0 /        2 )  0.10
     merge_idrvr        83  (        0 /        0 )  0.00
     merge_iload        83  (        0 /        0 )  0.00
    merge_idload        83  (        0 /        1 )  0.04
      merge_drvr        83  (        0 /        1 )  0.06
      merge_load        83  (        0 /        1 )  0.06
           phase        83  (        0 /        0 )  0.00
          decomp        83  (        0 /        0 )  0.07
        p_decomp        83  (        0 /        0 )  0.03
       gate_deco        39  (        0 /        0 )  0.71
       gcomp_tim       712  (        2 /        4 )  2.39
        levelize       114  (        0 /        0 )  0.00
        mb_split       114  (        0 /        0 )  0.00
        in_phase       114  (        0 /        0 )  0.00
             dup       114  (        0 /        0 )  0.09
      mux_retime       114  (        0 /        0 )  0.00
         buf2inv       114  (        0 /        0 )  0.00
             exp        11  (        2 /       10 )  0.42
       gate_deco        39  (        0 /        0 )  0.71
       gcomp_tim       712  (        2 /        4 )  2.39
  inv_pair_2_buf        77  (        0 /        0 )  0.00
 init_drc                  87279        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  87279        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                87279        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                  87279        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|   Id    |  Sev  |Count|                                                                                    Message Text                                                                                    |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|LIC-1    |Info   |    1|Limited access feature.                                                                                                                                                             |
|         |       |     |Final production licensing of this limited access feature has not been determined and is subject to change. Usage and support of this limited access feature are subject to prior   |
|         |       |     | agreement with Cadence. In addition, Cadence assumes you understand the feature limitations and expected results. Contact your Cadence representative if you have any questions.   |
|LIC-5    |Warning|    1|Limited access feature unavailable.                                                                                                                                                 |
|PA-7     |Info   |    4|Resetting power analysis results.                                                                                                                                                   |
|         |       |     |All computed switching activities are removed.                                                                                                                                      |
|PHYS-1017|Error  |    1|There are conflicting or missing settings for use of this physical process. Process is stopping.                                                                                    |
|         |       |     |Review preceding messages in log file.                                                                                                                                              |
|SYNTH-7  |Info   |    1|Incrementally optimizing.                                                                                                                                                           |
|SYNTH-8  |Info   |    1|Done incrementally optimizing.                                                                                                                                                      |
|TUI-202  |Error  |    1|A required argument was not specified.                                                                                                                                              |
|         |       |     |Rerun the command specifying all required arguments.                                                                                                                                |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'ibex_core'.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@genus:root: 37> report_qor
============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.12-s082_1
  Generated on:           Aug 22 2024  09:05:43 pm
  Module:                 ibex_core
  Operating conditions:   tt_100C_1v80 (balanced_tree)
  Wireload mode:          top
  Area mode:              timing library
============================================================

Timing
--------

Clock Period 
-------------
clk_i 4000.0 


  Cost    Critical         Violating 
 Group   Path Slack  TNS     Paths   
-------------------------------------
clk_i           0.1   0.0          0 
default    No paths   0.0            
-------------------------------------
Total                 0.0          0 

Instance Count
--------------
Leaf Instance Count             11407 
Physical Instance count             0 
Sequential Instance Count         940 
Combinational Instance Count    10467 
Hierarchical Instance Count        15 

Area
----
Cell Area                          87279.088
Physical Cell Area                 0.000
Total Cell Area (Cell+Physical)    87279.088
Net Area                           0.000
Total Area (Cell+Physical+Net)     87279.088

Max Fanout                         940 (clk_i)
Min Fanout                         0 (instr_rdata_id[14])
Average Fanout                     2.3
Terms to net ratio                 3.3382
Terms to instance ratio            3.5056
Runtime                            1911.0730410000017 seconds
Elapsed Runtime                    21238 seconds
Genus peak memory usage            2276.84 
Innovus peak memory usage          no_value 
Hostname                           edabk.server1
@genus:root: 38> report_power
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_power.
Info   : ACTP-0001 Activity propagation started for stim#0 netlist ibex_core
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 Skipping activity propagation due to -skip_ap option....
Warning: PWRA-0302 Frequency scaling is not applicable for vectorless flow.
       : Ignoring frequency scaling.
Warning: PWRA-0304 -stim option is not applicable with vectorless mode of power
       : analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Instance: /ibex_core
Power Unit: W
PDB Frames: /stim#0/frame#0
  -------------------------------------------------------------------------
    Category         Leakage     Internal    Switching        Total    Row%
  -------------------------------------------------------------------------
      memory     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
    register     6.15431e-06  1.11192e-02  9.03275e-04  1.20286e-02  41.39%
       latch     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
       logic     1.90590e-05  6.28524e-03  8.79179e-03  1.50961e-02  51.94%
        bbox     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
       clock     0.00000e+00  0.00000e+00  1.93736e-03  1.93736e-03   6.67%
         pad     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
          pm     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
  -------------------------------------------------------------------------
    Subtotal     2.52133e-05  1.74044e-02  1.16324e-02  2.90621e-02 100.00%
  Percentage           0.09%       59.89%       40.03%      100.00% 100.00%
  -------------------------------------------------------------------------
@genus:root: 39> exit

Lic Summary:
[21:09:24.327523] Cdslmd servers: vm-fsemi-edu02-h4l0gt0b
[21:09:24.327562] Feature usage summary:
[21:09:24.327563] Genus_Synthesis
[21:09:24.327568] Genus_Physical_Opt

Normal exit.