{
  "Assertion 1": {
    "clock signal condition": "@(posedge clk)",
    "disable condition": "disable iff (~rst)",
    "logical expression": "gray_f == gray",
    "Signals": ["gray_f", "gray"],
    "Signal Explanations": {
      "gray_f": "Gray code computed from the binary output by converting the binary value back to Gray code",
      "gray": "input Gray code value"
    },
    "Logical Operators": ["=="],
    "Logical Operators Explanation": {
      "==": "equal"
    },
    "Assertion Explaination": "convert the output binary code to Gray code and it should equal the input Gray code"
  }
}