;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @0, @2
	SUB -300, 1
	CMP -0, 0
	MOV -1, <-20
	MOV 90, 81
	DAT #0, #-402
	SUB 30, 501
	SLT 100, 708
	SLT #270, <9
	SLT #270, <1
	SUB @-0, @2
	SPL 520, <282
	JMZ 0, -300
	SLT #270, <1
	SLT #270, <1
	SUB #0, -40
	MOV -8, <-23
	MOV -7, <-20
	DAT #30, #309
	SLT @-210, @64
	SLT 20, @12
	SLT @-210, @64
	SLT @-210, @64
	SUB #270, <1
	SLT #270, <1
	CMP 30, 500
	JMZ 10, #522
	SPL 0, <402
	ADD 30, 9
	ADD #-270, <1
	JMP 0, #2
	ADD 30, 9
	ADD 30, 9
	CMP -702, -19
	MOV 20, @712
	SPL 0, <402
	SUB #0, -300
	SLT 100, 708
	SPL 0, <402
	SPL -100, -600
	ADD #270, <1
	SPL -100, -600
	DJN -1, @-20
	MOV -1, <-20
	DJN -1, @-20
