

================================================================
== Vitis HLS Report for 'parseSAOMergeFlag'
================================================================
* Date:           Sun May  7 10:30:13 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        cabac_top
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.169 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  20.000 ns|  20.000 ns|    2|    2|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.16>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%state_2_2_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %state_2_2_read" [src/arith_dec.cpp:95]   --->   Operation 4 'read' 'state_2_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read34 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read3" [src/arith_dec.cpp:95]   --->   Operation 5 'read' 'p_read34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%state_2_1_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %state_2_1_read" [src/arith_dec.cpp:95]   --->   Operation 6 'read' 'state_2_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read12 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1" [src/arith_dec.cpp:95]   --->   Operation 7 'read' 'p_read12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%state_1_read_1 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %state_1_read" [src/arith_dec.cpp:95]   --->   Operation 8 'read' 'state_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln1543 = trunc i31 %state_1_read_1"   --->   Operation 9 'trunc' 'trunc_ln1543' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln1543, i1 0"   --->   Operation 10 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i8 %state_2_1_read_1" [src/utils.cpp:13]   --->   Operation 11 'zext' 'zext_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.55ns)   --->   "%icmp_ln13 = icmp_eq  i8 %state_2_1_read_1, i8 0" [src/utils.cpp:13]   --->   Operation 12 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i8 %state_2_2_read_1" [src/utils.cpp:14]   --->   Operation 13 'zext' 'zext_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void, void %._crit_edge3" [src/utils.cpp:13]   --->   Operation 14 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.91ns)   --->   "%add_ln14 = add i9 %zext_ln13, i9 511" [src/utils.cpp:14]   --->   Operation 15 'add' 'add_ln14' <Predicate = (!icmp_ln13)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln14 = sext i9 %add_ln14" [src/utils.cpp:14]   --->   Operation 16 'sext' 'sext_ln14' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (3.25ns)   --->   "%retVal_11 = lshr i32 %zext_ln14, i32 %sext_ln14" [src/utils.cpp:14]   --->   Operation 17 'lshr' 'retVal_11' <Predicate = (!icmp_ln13)> <Delay = 3.25> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.25> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%retVal_12 = trunc i32 %retVal_11" [src/utils.cpp:11]   --->   Operation 18 'trunc' 'retVal_12' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln5 = zext i32 %p_read12" [src/utils.cpp:5]   --->   Operation 19 'zext' 'zext_ln5' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%bStream_addr = getelementptr i8 %bStream, i64 0, i64 %zext_ln5" [src/utils.cpp:5]   --->   Operation 20 'getelementptr' 'bStream_addr' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (2.32ns)   --->   "%retVal_13 = load i3 %bStream_addr" [src/utils.cpp:5]   --->   Operation 21 'load' 'retVal_13' <Predicate = (icmp_ln13)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 7> <RAM>

State 2 <SV = 1> <Delay = 2.55>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i1 %retVal_12" [src/utils.cpp:11]   --->   Operation 22 'zext' 'zext_ln11' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.91ns)   --->   "%add_ln16 = add i8 %state_2_1_read_1, i8 255" [src/utils.cpp:16]   --->   Operation 23 'add' 'add_ln16' <Predicate = (!icmp_ln13)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.58ns)   --->   "%br_ln17 = br void %_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i.i" [src/utils.cpp:17]   --->   Operation 24 'br' 'br_ln17' <Predicate = (!icmp_ln13)> <Delay = 1.58>
ST_2 : Operation 25 [1/2] (2.32ns)   --->   "%retVal_13 = load i3 %bStream_addr" [src/utils.cpp:5]   --->   Operation 25 'load' 'retVal_13' <Predicate = (icmp_ln13)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 7> <RAM>
ST_2 : Operation 26 [1/1] (2.55ns)   --->   "%add_ln6 = add i32 %p_read12, i32 1" [src/utils.cpp:6]   --->   Operation 26 'add' 'add_ln6' <Predicate = (icmp_ln13)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %retVal_13, i32 7" [src/utils.cpp:42]   --->   Operation 27 'bitselect' 'tmp' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i1 %tmp" [src/utils.cpp:42]   --->   Operation 28 'zext' 'zext_ln42' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%retVal = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln42" [src/utils.cpp:42]   --->   Operation 29 'bitconcatenate' 'retVal' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.58ns)   --->   "%br_ln46 = br void %_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i.i" [src/utils.cpp:46]   --->   Operation 30 'br' 'br_ln46' <Predicate = (icmp_ln13)> <Delay = 1.58>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_s = partselect i23 @_ssdm_op_PartSelect.i23.i31.i32.i32, i31 %state_1_read_1, i32 8, i32 30"   --->   Operation 31 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.44>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%state_bstate_n_bits_held_write_assign = phi i8 7, void %._crit_edge3, i8 %add_ln16, void" [src/utils.cpp:16]   --->   Operation 32 'phi' 'state_bstate_n_bits_held_write_assign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%phi_ln49 = phi i8 %retVal_13, void %._crit_edge3, i8 %p_read34, void"   --->   Operation 33 'phi' 'phi_ln49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%state_2_0_0 = phi i32 %add_ln6, void %._crit_edge3, i32 %p_read12, void" [src/utils.cpp:6]   --->   Operation 34 'phi' 'state_2_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node or_ln1543)   --->   "%val = phi i9 %retVal, void %._crit_edge3, i9 %zext_ln11, void"   --->   Operation 35 'phi' 'val' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln1543 = or i9 %shl_ln, i9 %val"   --->   Operation 36 'or' 'or_ln1543' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%ret = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i9, i23 %tmp_s, i9 %or_ln1543"   --->   Operation 37 'bitconcatenate' 'ret' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%baeState_0_constprop_load = load i32 %baeState_0_constprop"   --->   Operation 38 'load' 'baeState_0_constprop_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (2.47ns)   --->   "%icmp_ln1076 = icmp_ult  i32 %ret, i32 %baeState_0_constprop_load"   --->   Operation 39 'icmp' 'icmp_ln1076' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (2.55ns)   --->   "%sub_ln229 = sub i32 %ret, i32 %baeState_0_constprop_load"   --->   Operation 40 'sub' 'sub_ln229' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.69ns)   --->   "%ret_6 = select i1 %icmp_ln1076, i32 %ret, i32 %sub_ln229" [src/arith_dec.cpp:76]   --->   Operation 41 'select' 'ret_6' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.97ns)   --->   "%xor_ln44 = xor i1 %icmp_ln1076, i1 1" [src/deBin.cpp:44]   --->   Operation 42 'xor' 'xor_ln44' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i1 %xor_ln44" [src/arith_dec.cpp:95]   --->   Operation 43 'zext' 'zext_ln95' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i112 <undef>, i32 %state_2_0_0" [src/deBin.cpp:49]   --->   Operation 44 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i112 %mrv_s, i32 %zext_ln95" [src/deBin.cpp:49]   --->   Operation 45 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i112 %mrv_1, i32 %ret_6" [src/deBin.cpp:49]   --->   Operation 46 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i112 %mrv_2, i8 %state_bstate_n_bits_held_write_assign" [src/deBin.cpp:49]   --->   Operation 47 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i112 %mrv_3, i8 %phi_ln49" [src/deBin.cpp:49]   --->   Operation 48 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%ret_ln49 = ret i112 %mrv_4" [src/deBin.cpp:49]   --->   Operation 49 'ret' 'ret_ln49' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.17ns
The critical path consists of the following:
	wire read operation ('state.bstate.n_bits_held', src/arith_dec.cpp:95) on port 'state_2_1_read' (src/arith_dec.cpp:95) [10]  (0 ns)
	'add' operation ('add_ln14', src/utils.cpp:14) [20]  (1.92 ns)
	'lshr' operation ('retVal', src/utils.cpp:14) [22]  (3.25 ns)

 <State 2>: 2.55ns
The critical path consists of the following:
	'add' operation ('add_ln6', src/utils.cpp:6) [31]  (2.55 ns)

 <State 3>: 4.44ns
The critical path consists of the following:
	'phi' operation ('retVal') with incoming values : ('zext_ln11', src/utils.cpp:11) ('retVal', src/utils.cpp:42) [40]  (0 ns)
	'or' operation ('or_ln1543') [41]  (0.99 ns)
	'icmp' operation ('icmp_ln1076') [45]  (2.47 ns)
	'xor' operation ('xor_ln44', src/deBin.cpp:44) [48]  (0.978 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
