v 20081231 1
C 40000 40000 0 0 0 title-B.sym
C 53700 47700 1 0 0 74HC244-1.sym
{
T 54000 50850 5 10 0 0 0 0 1
device=74HCT244
T 55400 50700 5 10 1 1 0 6 1
refdes=U5
T 54000 51050 5 10 0 0 0 0 1
footprint=DIP20
T 53700 47700 5 10 0 0 0 0 1
net=D0:18
T 53700 47700 5 10 0 0 0 0 1
net=D1:16
T 53700 47700 5 10 0 0 0 0 1
net=D2:14
T 53700 47700 5 10 0 0 0 0 1
net=D3:12
T 53700 47700 5 10 0 0 0 0 1
net=D4:9
T 53700 47700 5 10 0 0 0 0 1
net=D5:7
T 53700 47700 5 10 0 0 0 0 1
net=D6:5
T 53700 47700 5 10 0 0 0 0 1
net=D7:3
}
C 48400 47900 1 0 0 switch-dip8-1.sym
{
T 49800 50475 5 8 0 0 0 0 1
device=SWITCH_DIP8
T 48700 50650 5 10 1 1 0 0 1
refdes=U4
T 48400 47900 5 10 0 0 0 0 1
footprint=DIP16
T 48400 47900 5 10 0 0 0 0 1
net=VCC:1,2,3,4,5,6,7,8
}
N 49700 50400 53700 50400 4
N 49700 49800 53700 49800 4
N 49700 50100 53700 50100 4
N 49700 49500 53700 49500 4
N 49700 49200 53700 49200 4
N 49700 48900 53700 48900 4
N 49700 48600 53700 48600 4
N 49700 48300 53700 48300 4
C 47200 44100 1 0 0 7432-1.sym
{
T 47800 45000 5 10 0 0 0 0 1
device=7432
T 47500 45000 5 10 1 1 0 0 1
refdes=U3
T 47800 46400 5 10 0 0 0 0 1
footprint=DIP14
T 47200 44100 5 10 0 0 0 0 1
slot=3
T 47200 44100 5 10 0 0 0 0 1
net=DS:10
}
C 45200 40300 1 0 0 7474-1.sym
{
T 47000 42100 5 10 0 0 0 0 1
device=74LS74
T 46500 42300 5 10 1 1 0 6 1
refdes=U7
T 47000 43100 5 10 0 0 0 0 1
footprint=DIP14
T 45200 40300 5 10 0 0 0 0 1
net=VCC:1,4,14
T 45200 40300 5 10 0 0 0 0 1
net=D0:2
T 45200 40300 5 10 0 0 0 0 1
net=AS:3
T 45200 40300 5 10 0 0 0 0 1
net=GND:7
}
N 46800 41900 46800 44800 4
N 46800 44800 47200 44800 4
C 53800 42400 1 0 0 7404-1.sym
{
T 54400 43300 5 10 0 0 0 0 1
device=74HCT04
T 54100 43300 5 10 1 1 0 0 1
refdes=U10
T 54400 45900 5 10 0 0 0 0 1
footprint=DIP14
T 53800 42400 5 10 0 0 0 0 1
net=GND:7
T 53800 42400 5 10 0 0 0 0 1
net=VCC:14
}
C 55000 42400 1 0 0 7404-1.sym
{
T 55600 43300 5 10 0 0 0 0 1
device=74HCT04
T 55300 43300 5 10 1 1 0 0 1
refdes=U10
T 55600 45900 5 10 0 0 0 0 1
footprint=DIP14
T 55000 42400 5 10 0 0 0 0 1
slot=2
T 55000 42400 5 10 0 0 0 0 1
net=WAIT:4
}
N 52500 42900 53800 42900 4
C 45700 47900 1 0 0 74HC244-1.sym
{
T 47400 50900 5 10 1 1 0 6 1
refdes=U2
T 46000 51050 5 10 0 0 0 0 1
device=74HCT244
T 46000 51250 5 10 0 0 0 0 1
footprint=DIP20
T 45700 47900 5 10 0 0 0 0 1
net=VCC:20
T 45700 47900 5 10 0 0 0 0 1
net=GND:10
T 45700 47900 5 10 0 0 0 0 1
net=D0:18
T 45700 47900 5 10 0 0 0 0 1
net=D1:16
T 45700 47900 5 10 0 0 0 0 1
net=D2:14
T 45700 47900 5 10 0 0 0 0 1
net=D3:12
T 45700 47900 5 10 0 0 0 0 1
net=D4:9
T 45700 47900 5 10 0 0 0 0 1
net=D5:7
T 45700 47900 5 10 0 0 0 0 1
net=D6:5
T 45700 47900 5 10 0 0 0 0 1
net=D7:3
}
C 41000 48100 1 0 0 switch-dip8-1.sym
{
T 41300 50850 5 10 1 1 0 0 1
refdes=U1
T 42400 50675 5 8 0 0 0 0 1
device=SWITCH_DIP8
T 41000 48100 5 10 0 0 0 0 1
net=VCC:1,2,3,4,5,6,7,8
T 41000 48100 5 10 0 0 0 0 1
footprint=DIP16
}
N 42300 50600 45700 50600 4
N 42300 50000 45700 50000 4
N 42300 50300 45700 50300 4
N 42300 49700 45700 49700 4
N 42300 49400 45700 49400 4
N 42300 49100 45700 49100 4
N 42300 48800 45700 48800 4
N 42300 48500 45700 48500 4
N 46800 40900 47100 40900 4
C 50000 42400 1 0 0 7402-1.sym
{
T 50600 43300 5 10 0 0 0 0 1
device=74S02
T 50300 43300 5 10 1 1 0 0 1
refdes=U11
T 50600 44700 5 10 0 0 0 0 1
footprint=DIP14
T 50000 42400 5 10 0 0 0 0 1
slot=2
T 50000 42400 5 10 0 0 0 0 1
net=GND:5
}
N 54900 42900 55000 42900 4
C 52800 41900 1 90 0 capacitor-1.sym
{
T 52100 42100 5 10 0 0 90 0 1
device=CAPACITOR
T 52300 42100 5 10 1 1 90 0 1
refdes=C1
T 51900 42100 5 10 0 0 90 0 1
symversion=0.1
T 52800 41900 5 10 0 0 0 0 1
footprint=ACY400
T 52800 41900 5 10 0 0 0 0 1
net=GND:1
T 53000 42000 5 10 1 1 90 0 1
value=.001uF
}
C 51600 42800 1 0 0 resistor-1.sym
{
T 51900 43200 5 10 0 0 0 0 1
device=RESISTOR
T 51800 43100 5 10 1 1 0 0 1
refdes=R1
T 51600 42800 5 10 0 0 0 0 1
footprint=R025
T 51800 42600 5 10 1 1 0 0 1
value=1k
}
N 52600 42800 52600 42900 4
C 52500 41500 1 0 0 gnd-1.sym
C 43400 45800 1 0 0 7432-1.sym
{
T 44000 46700 5 10 0 0 0 0 1
device=7432
T 43700 46700 5 10 1 1 0 0 1
refdes=U3
T 44000 48100 5 10 0 0 0 0 1
footprint=DIP14
T 43400 45800 5 10 0 0 0 0 1
net=DS:1
T 43400 45800 5 10 0 0 0 0 1
net=GND:7
T 43400 45800 5 10 0 0 0 0 1
net=VCC:14
}
N 43000 44600 47100 44600 4
N 43000 44600 43000 46100 4
N 42600 43700 47200 43700 4
N 41600 45400 42600 45400 4
C 47600 42600 1 0 0 7408-1.sym
{
T 48300 43500 5 10 0 0 0 0 1
device=74HCT08
T 47900 43500 5 10 1 1 0 0 1
refdes=U6
T 48300 44900 5 10 0 0 0 0 1
footprint=DIP14
T 47700 41600 5 10 0 0 0 0 1
slot=2
T 47700 42400 5 10 0 0 0 0 1
net=DS:4
T 47600 42200 5 10 0 0 0 0 1
net=AS:5
T 47700 42000 5 10 0 0 0 0 1
net=VCC:14
T 47600 41800 5 10 0 0 0 0 1
net=GND:7
}
N 48900 43100 50000 43100 4
N 51300 42900 51600 42900 4
N 44900 42900 44900 40900 4
N 44900 40900 45200 40900 4
N 43600 42700 44900 42700 4
N 47200 43300 47600 43300 4
N 47200 43300 47200 44400 4
N 47600 42900 44900 42900 4
N 45200 41900 43600 41900 4
C 49900 41900 1 0 0 gnd-1.sym
N 50000 42700 50000 42200 4
N 52600 41900 52600 41800 4
T 56148 42834 9 10 1 0 0 0 1
WAIT
T 43254 41946 9 10 1 0 0 0 1
D0
T 43259 42633 9 10 1 0 0 0 1
AS
T 41482 45224 9 10 1 0 0 0 1
DS
C 45800 42500 1 0 0 vcc-1.sym
C 44900 40300 1 0 0 vcc-1.sym
N 47100 40900 47100 44600 4
N 45100 40300 46000 40300 4
T 50100 40700 9 10 1 0 0 0 1
Selectable Dual Device Readout Tests for Parallel Port
T 50100 40100 9 10 1 0 0 0 1
1
T 51600 40100 9 10 1 0 0 0 1
1
T 54000 40100 9 10 1 0 0 0 1
sv
C 40000 40400 1 0 0 DB25-1.sym
{
T 41100 48050 5 10 0 0 0 0 1
device=DB25
T 40100 48400 5 10 1 1 0 0 1
refdes=CONN1
T 40000 40400 5 10 0 0 0 0 1
net=D0:2
T 40000 40400 5 10 0 0 0 0 1
net=D1:3
T 40000 40400 5 10 0 0 0 0 1
net=D2:4
T 40000 40400 5 10 0 0 0 0 1
net=D3:5
T 40000 40400 5 10 0 0 0 0 1
net=D4:6
T 40000 40400 5 10 0 0 0 0 1
net=D5:7
T 40000 40400 5 10 0 0 0 0 1
net=D6:8
T 40000 40400 5 10 0 0 0 0 1
net=D7:9
T 40000 40400 5 10 0 0 0 0 1
net=AS:17
T 40000 40400 5 10 0 0 0 0 1
net=WRITE:1
T 40000 40400 5 10 0 0 0 0 1
net=DS:14
T 40000 40400 5 10 0 0 0 0 1
net=WAIT:11
T 40000 40400 5 10 0 0 0 0 1
footprint=SUBD_MALE_LAY 25
T 40000 40400 5 10 0 0 0 0 1
net=GND:18,19,20,21,22,23,24,25
}
C 44600 47300 1 90 0 resistor-1.sym
{
T 44200 47600 5 10 0 0 90 0 1
device=RESISTOR
T 44300 47500 5 10 0 1 90 0 1
footprint=R025
T 44300 47800 5 10 1 1 90 0 1
refdes=R2
}
C 44100 47300 1 90 0 resistor-1.sym
{
T 43700 47600 5 10 0 0 90 0 1
device=RESISTOR
T 43900 47800 5 10 1 1 90 0 1
refdes=R5
T 44100 47300 5 10 0 0 0 0 1
footprint=R025
}
C 43300 47300 1 90 0 resistor-1.sym
{
T 42900 47600 5 10 0 0 90 0 1
device=RESISTOR
T 43100 47800 5 10 1 1 90 0 1
refdes=R4
T 43300 47300 5 10 0 0 0 0 1
footprint=R025
}
C 45600 47300 1 90 0 resistor-1.sym
{
T 45200 47600 5 10 0 0 90 0 1
device=RESISTOR
T 45400 47800 5 10 1 1 90 0 1
refdes=R9
T 45600 47300 5 10 0 0 0 0 1
footprint=R025
}
C 45100 47300 1 90 0 resistor-1.sym
{
T 44700 47600 5 10 0 0 90 0 1
device=RESISTOR
T 44800 47800 5 10 1 1 90 0 1
refdes=R7
T 45100 47300 5 10 0 0 0 0 1
footprint=R025
}
C 42500 47300 1 90 0 resistor-1.sym
{
T 42100 47600 5 10 0 0 90 0 1
device=RESISTOR
T 42200 47800 5 10 1 1 90 0 1
refdes=R3
T 42500 47300 5 10 0 0 0 0 1
footprint=R025
}
C 42900 47300 1 90 0 resistor-1.sym
{
T 42500 47600 5 10 0 0 90 0 1
device=RESISTOR
T 42700 47800 5 10 1 1 90 0 1
refdes=R6
T 42900 47300 5 10 0 0 0 0 1
footprint=R025
}
C 43700 47300 1 90 0 resistor-1.sym
{
T 43300 47600 5 10 0 0 90 0 1
device=RESISTOR
T 43500 47800 5 10 1 1 90 0 1
refdes=R8
T 43700 47300 5 10 0 0 0 0 1
footprint=R025
}
C 50300 47000 1 90 0 resistor-1.sym
{
T 49900 47300 5 10 0 0 90 0 1
device=RESISTOR
T 50000 47200 5 10 1 1 90 0 1
refdes=R10
T 50300 47000 5 10 0 0 0 0 1
footprint=R025
}
C 50600 46000 1 90 0 resistor-1.sym
{
T 50200 46300 5 10 0 0 90 0 1
device=RESISTOR
T 50300 46200 5 10 1 1 90 0 1
refdes=R12
T 50600 46000 5 10 0 0 0 0 1
footprint=R025
}
C 51000 47000 1 90 0 resistor-1.sym
{
T 50600 47300 5 10 0 0 90 0 1
device=RESISTOR
T 50700 47200 5 10 1 1 90 0 1
refdes=R11
T 51000 47000 5 10 0 0 0 0 1
footprint=R025
}
C 51400 46000 1 90 0 resistor-1.sym
{
T 51000 46300 5 10 0 0 90 0 1
device=RESISTOR
T 51100 46200 5 10 1 1 90 0 1
refdes=R14
T 51400 46000 5 10 0 0 0 0 1
footprint=R025
}
C 51800 47000 1 90 0 resistor-1.sym
{
T 51400 47300 5 10 0 0 90 0 1
device=RESISTOR
T 51500 47200 5 10 1 1 90 0 1
refdes=R13
T 51800 47000 5 10 0 0 0 0 1
footprint=R025
}
C 52100 46000 1 90 0 resistor-1.sym
{
T 51700 46300 5 10 0 0 90 0 1
device=RESISTOR
T 51800 46200 5 10 0 1 90 0 1
footprint=R025
T 52300 46100 5 10 1 1 90 0 1
refdes=R18
}
C 52500 47000 1 90 0 resistor-1.sym
{
T 52100 47300 5 10 0 0 90 0 1
device=RESISTOR
T 52200 47200 5 10 1 1 90 0 1
refdes=R15
T 52500 47000 5 10 0 0 0 0 1
footprint=R025
}
C 53000 46000 1 90 0 resistor-1.sym
{
T 52600 46300 5 10 0 0 90 0 1
device=RESISTOR
T 52700 46200 5 10 1 1 90 0 1
refdes=R16
T 53000 46000 5 10 0 0 0 0 1
footprint=R025
}
C 42300 47000 1 0 0 gnd-1.sym
{
T 42300 47000 5 10 0 0 0 0 1
net=GND:2
}
C 42700 47000 1 0 0 gnd-1.sym
{
T 42700 47000 5 10 0 0 0 0 1
net=GND:2
}
C 43100 47000 1 0 0 gnd-1.sym
{
T 43100 47000 5 10 0 0 0 0 1
net=GND:2
}
C 43500 47000 1 0 0 gnd-1.sym
{
T 43500 47000 5 10 0 0 0 0 1
net=GND:2
}
C 44900 47000 1 0 0 gnd-1.sym
{
T 44900 47000 5 10 0 0 0 0 1
net=GND:2
}
C 44400 47000 1 0 0 gnd-1.sym
{
T 44400 47000 5 10 0 0 0 0 1
net=GND:2
}
C 43900 47000 1 0 0 gnd-1.sym
{
T 43900 47000 5 10 0 0 0 0 1
net=GND:2
}
C 45400 47000 1 0 0 gnd-1.sym
{
T 45400 47000 5 10 0 0 0 0 1
net=GND:2
}
C 50100 46700 1 0 0 gnd-1.sym
{
T 50100 46700 5 10 0 0 0 0 1
net=GND:2
}
C 50400 45700 1 0 0 gnd-1.sym
{
T 50400 45700 5 10 0 0 0 0 1
net=GND:2
}
C 50800 46700 1 0 0 gnd-1.sym
{
T 50800 46700 5 10 0 0 0 0 1
net=GND:2
}
C 51200 45700 1 0 0 gnd-1.sym
{
T 51200 45700 5 10 0 0 0 0 1
net=GND:2
}
C 51600 46700 1 0 0 gnd-1.sym
{
T 51600 46700 5 10 0 0 0 0 1
net=GND:2
}
C 51900 45700 1 0 0 gnd-1.sym
{
T 51900 45700 5 10 0 0 0 0 1
net=GND:2
}
C 52300 46700 1 0 0 gnd-1.sym
{
T 52300 46700 5 10 0 0 0 0 1
net=GND:2
}
C 52800 45700 1 0 0 gnd-1.sym
{
T 52800 45700 5 10 0 0 0 0 1
net=GND:2
}
T 46600 49900 9 10 1 0 0 0 1
0
T 54700 49800 9 10 1 0 0 0 1
1
C 52800 43600 1 90 0 capacitor-1.sym
{
T 52100 43800 5 10 0 0 90 0 1
device=CAPACITOR
T 52300 43800 5 10 1 1 90 0 1
refdes=C2
T 51900 43800 5 10 0 0 90 0 1
symversion=0.1
T 52800 43600 5 10 0 0 0 0 1
footprint=ACY400
T 52800 43600 5 10 0 0 0 0 1
net=GND:1
T 52800 43600 5 10 1 1 0 0 1
value=560pF
}
C 46200 45300 1 90 0 capacitor-1.sym
{
T 45500 45500 5 10 0 0 90 0 1
device=CAPACITOR
T 45700 45500 5 10 1 1 90 0 1
refdes=C3
T 45300 45500 5 10 0 0 90 0 1
symversion=0.1
T 46200 45300 5 10 0 0 0 0 1
footprint=ACY400
T 46200 45300 5 10 0 0 0 0 1
net=GND:1
T 46200 45300 5 10 1 1 0 0 1
value=560pF
}
C 45600 46400 1 180 0 resistor-1.sym
{
T 45300 46000 5 10 0 0 180 0 1
device=RESISTOR
T 45400 46100 5 10 1 1 180 0 1
refdes=R20
T 45600 46400 5 10 0 0 0 0 1
footprint=R025
T 45300 46400 5 10 1 1 0 0 1
value=470
}
C 50400 44500 1 0 0 resistor-1.sym
{
T 50700 44900 5 10 0 0 0 0 1
device=RESISTOR
T 50600 44800 5 10 1 1 0 0 1
refdes=R21
T 50400 44500 5 10 0 0 0 0 1
footprint=R025
T 50600 44300 5 10 1 1 0 0 1
value=470
}
N 50400 44600 48500 44600 4
C 52500 43300 1 0 0 gnd-1.sym
C 45900 44900 1 0 0 gnd-1.sym
N 46000 45300 46000 45200 4
N 43000 46100 43400 46100 4
N 42600 43700 42600 46500 4
N 42600 46500 43400 46500 4
N 42400 48200 42400 48500 4
N 42800 48200 42800 48800 4
N 43200 48200 43200 49100 4
N 43600 48200 43600 49400 4
N 44000 48200 44000 49700 4
N 44500 48200 44500 50000 4
N 45000 48200 45000 50300 4
N 45500 48200 45500 50600 4
N 54300 47700 55100 47700 4
N 51300 44600 54900 44600 4
N 54900 44600 54900 47700 4
N 46300 47900 47100 47900 4
N 45600 46300 46700 46300 4
N 46700 46300 46700 47900 4
N 46000 46200 46000 46300 4
N 50200 47900 50200 48300 4
N 50500 46900 50500 48600 4
N 50900 47900 50900 48900 4
N 51300 46900 51300 49200 4
N 51700 47900 51700 49500 4
N 52000 46900 52000 49800 4
N 52400 47900 52400 50100 4
N 52900 46900 52900 50400 4
N 52600 44500 52600 44600 4
