// Seed: 4105376627
module module_0 (
    input wand id_0,
    output supply0 id_1,
    input wand id_2
    , id_4
);
  wire id_5;
  assign module_1.id_8 = 0;
  wire  id_6 = id_0;
  logic id_7;
  ;
  wire id_8;
endmodule
module module_1 (
    input tri id_0,
    input tri1 id_1,
    input uwire id_2,
    input tri0 id_3,
    output logic id_4,
    output wire id_5,
    input wor id_6,
    input tri1 id_7,
    input wor id_8,
    input uwire id_9,
    input wand id_10
    , id_15,
    output logic id_11,
    input supply1 id_12,
    output supply0 id_13
);
  final begin : LABEL_0
    id_11 = id_2;
    id_4  <= 1;
    id_15 <= id_1;
  end
  wire id_16;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_2
  );
endmodule
