// Seed: 2015456581
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output tri id_2;
  output supply1 id_1;
  wire  id_4;
  logic id_5;
  ;
  assign id_2 = -1;
  assign id_1 = -1;
  assign id_5 = id_4;
  logic id_6 = -1'b0;
  assign module_1.id_8 = 0;
  specify
    specparam id_7 = id_5;
  endspecify
endmodule
module module_1 (
    input  uwire id_0,
    input  wand  id_1,
    input  tri   id_2,
    input  wire  id_3,
    input  wor   id_4,
    output logic id_5,
    input  wand  id_6,
    input  tri   id_7,
    input  tri   id_8
    , id_14, id_15,
    output tri   id_9,
    input  wand  id_10,
    input  wand  id_11,
    input  wire  id_12
);
  always @(negedge 1 < id_6) begin : LABEL_0
    id_5 = -1;
  end
  wire id_16;
  ;
  module_0 modCall_1 (
      id_16,
      id_15,
      id_15
  );
endmodule
