<!DOCTYPE html>
<html lang="en-US">
<head>
  <script src="https://cskwrd.github.io/theme.min.js" integrity="sha384-IpIaa84kOKgkF5EJ0fD/kBe2wtIIsIB60ANGmuJxeA0dz5bSRfwBwp2/QybtQpU2"></script>
  <link rel="stylesheet" href="https://cskwrd.github.io/abridge-blue-switcher.css?h=ba62bd394ace4fb2b143" />
  <meta charset="utf-8" />
  <meta http-equiv="x-ua-compatible" content="ie=edge" />
  <meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no" />
  <script defer src="https://cskwrd.github.io/search_index.en.js?h=fb89b102e3d54713adc7" integrity="sha384-e9lgfxawTnSgSQVrVlUcVjECdaZ9B/YRWG7n4t2y+mWLbpgdK93aP1VFdietcPZt"></script>
  <script defer src="https://cskwrd.github.io/abridge-bundle-nofacade.min.js?h=9bcf621a2fcab7336017" integrity="sha384-u8AROOUG6n2Xjk2+7pvkkfeSIqinjI1tmqeBpZRlZtc5KFO/8DyFfEir6fAE2wcq"></script>
  <meta name="base" content="https://cskwrd.github.io" />
  <link rel="alternate" type="application/atom+xml" title="Atom/RSS Feed" href="https://cskwrd.github.io/atom.xml" />
  <meta name="robots" content="index, follow" />
  <meta name="googlebot" content="index, follow, max-snippet:-1, max-image-preview:large, max-video-preview:-1" />
  <meta name="bingbot" content="index, follow, max-snippet:-1, max-image-preview:large, max-video-preview:-1" />
  <title>RISC-V: The New Kid on a Chip | A Blog</title>
  <meta name="author" content="cskwrd" />
  <meta name="copyright" content="A Blog" />
  <meta name="description" content="Where curiosity crashes into technology, well, programming most of the time." />
  <link rel="canonical" href="https://cskwrd.github.io/blog/posts/risc-v-new-kid-on-a-chip/" />
  <meta name="keywords" content="Blog, Software, DevOps, Technical, Semantic Html, Fast, lightweight" />
  <meta property="og:url" content="https://cskwrd.github.io/blog/posts/risc-v-new-kid-on-a-chip/" />
  <meta name="twitter:url" content="https://cskwrd.github.io/blog/posts/risc-v-new-kid-on-a-chip/" />
  <meta property="og:description" content="Where curiosity crashes into technology, well, programming most of the time." />
  <meta name="twitter:description" content="Where curiosity crashes into technology, well, programming most of the time." />
  <meta property="og:title" content="RISC-V: The New Kid on a Chip | A Blog" />
  <meta name="twitter:title" content="RISC-V: The New Kid on a Chip | A Blog" />
  <meta name="twitter:card" content="summary_large_image" />
  <meta name="twitter:image" content="https://cskwrd.github.io/banner.png" />
  <meta property="og:image" content="https://cskwrd.github.io/banner.png" />
  <meta property="og:site_name" content="A Blog" />
  <meta property="og:locale" content="en_US" />
  <meta property="og:type" content="website" />
  <meta property="og:updated_time" content="2023-08-01" />
  <meta name="HandheldFriendly" content="True" />
  <meta name="mobile-web-app-capable" content="yes" />
  <meta name="apple-mobile-web-app-capable" content="yes" />
  <meta name="apple-mobile-web-app-status-bar-style" content="default" />
  <meta name="theme-color" content="#333333" />
  <meta name="msapplication-TileColor" content="#333333" />
  <link rel="manifest" href="https://cskwrd.github.io/site.webmanifest" />
  <link rel="mask-icon" href="https://cskwrd.github.io/safari-pinned-tab.svg" color="#ff9900" />
  <link rel="apple-touch-icon" sizes="180x180" href="https://cskwrd.github.io/apple-touch-icon.png" />
  <link rel="icon" type="image/png" sizes="32x32" href="https://cskwrd.github.io/favicon-32x32.png" />
  <link rel="icon" type="image/png" sizes="16x16" href="https://cskwrd.github.io/favicon-16x16.png" />
  <noscript><link rel="stylesheet" href="https://cskwrd.github.io/nojs.css" /></noscript>
</head>
<body>
  <header>
    <nav>
      <div><h1><a href="https://cskwrd.github.io/"><svg xmlns="http://www.w3.org/2000/svg" fill="none" stroke="#f90" viewBox="0 0 96 96" width="32" height="32"><path stroke-width="14" d="M14 99 46 7h4l32 92"/><path stroke-width="9" d="M-3 82c43-26 59-26 102 0"/><path stroke-linecap="round" stroke-width="1.5" d="M94 72v7m-5-9.8v7m-5-9.8v7.1M79 64v7M63 57.7v7m-5-8.2v7m-5-7.8v7m-5-7.2v7m-5-6.7v7m-5-6.3v7m-5-5.8v7M17 64v7m-5-4.6v7m-5-4.2v7M2 72v7"/></svg>blog</a></h1></div>
      <div>
        <ul><li> <h2><a href="https://cskwrd.github.io/blog/posts/">Posts</a></h2> </li><li class="js"><i type="reset" id="mode" class="svgs adjust"></i></li></ul>
      </div>
      <div>
        <form autocomplete=off class="js" name="goSearch" id="searchbox">
          <div class="searchd">
            <input id="searchinput" type="text" placeholder="Search" title="Search" />
            <button type="submit" title="Search"><i class="svgs search"></i></button>
          </div>
          <div><div id="suggestions"></div></div>
        </form>
      </div>
    </nav>
  </header>
  <main>
    <article>
        <h1><a href="https://cskwrd.github.io/blog/posts/risc-v-new-kid-on-a-chip/">RISC-V: The New Kid on a Chip</a></h1>
        <span class="s95"> cskwrd<span class="hpad"> </span> August 01, 2023<span class="hpad"> </span> [<a href="https://cskwrd.github.io/categories/knowledge-nibbles/">Knowledge Nibbles</a>] #<a href="https://cskwrd.github.io/tags/risc-v/">risc-v</a>  #<a href="https://cskwrd.github.io/tags/isa/">isa</a> </span>

    <p>RISC-V is a new instruction set architecture (<abbr>ISA</abbr>). To be extremely accurate, RISC-V is a <em>family</em> of ISAs, but it is common to refer to them as <em>the</em> RISC-V ISA. An ISA specifies the behaviors a given CPU manufacturer's processor implementation must exhibit in order to maintain binary compatibility with other implementations. To more easily reason and speak about ISAs, they are often given a classification. The seemingly most common classification being the architectural complexity, or more simply put, how many instructions are included in the specification. Using this form of classification, an ISA falls into one of two categories:</p>
<ul>
<li>Complex instruction set computers (<a rel="noopener nofollow" target="_blank" href="https://en.wikipedia.org/wiki/Complex_instruction_set_computer">CISC</a>)</li>
<li>Reduced instruction set computers (<a rel="noopener nofollow" target="_blank" href="https://en.wikipedia.org/wiki/Reduced_instruction_set_computer">RISC</a>)</li>
</ul>
<p>There are a variety of different ISAs in existence. Well-known ISAs include <code>x86</code> (CISC, commonly used by AMD and Intel), and <code>arm</code> (RISC, commonly used by Apple and Google).</p>
<p>RISC-V differentiates itself from many other ISAs through its modular design. The modularity of RISC-V's design allows for several base integer ISA variants and numerous optional extensions. The combination of these bases and extensions allow for implementations  supporting embedded systems all the way up to supercomputer's with giant 128 bit address spaces.</p>
<h2 id="the-big-happy-risc-v-isa-family-aww-man-woman-girl-boy">The Big, Happy, RISC-V ISA Family (Aww! üë®‚Äçüë©‚Äçüëß‚Äçüë¶)</h2>
<p>From its name, it is obvious that the RISC-V ISA is classified as a <code>RISC</code> ISA. What may not be immediately obvious is that it's what's known as a <em>load-store</em> architecture. This means that the instructions fit into two categories:</p>
<ul>
<li>Memory access</li>
<li>ALU operations</li>
</ul>
<p>This means that the operands for a given instruction either both operate on registers, or they operate on memory. This is in contrast to many <code>CISC</code> ISAs (like <code>x86</code>) that are known as <em>register-memory</em> architectures, where any one operand of a given instruction may operate on memory or a register.</p>
<p>The RISC-V ISA defines several base integer (four, at the time of writing, to be exact) ISAs. The two primary ISAs are the 32-bit integer (<abbr>RV32I</abbr>) variant and the 64-bit integer (<abbr>RV64I</abbr>) variant. One of these base ISAs must be present in any valid implementation. It is important to note that the RV32I variant is not a strict super set of the RV64I variant. This decision was made consciously to allow implementors to make optimizations as needed to meet any memory or power constraints. This is also the reason that so many optional extensions exist. These extensions range from multiplication or floating-point arithmetic to compressed instructions to bit manipulation.</p>
<p>RISC-V CPU implementations that are meant to be suitable for general purpose computing generally implement the extensions <code>I</code>, <code>M</code>, <code>A</code>, <code>F</code>, <code>D</code>, <code>Zicsr</code>, <code>Zifencei</code>, and <code>C</code>. This set of extensions are so commonly implemented that they are denoted as <code>RV32GC</code> and <code>RV64GC</code> for 32 and 64 bits respectively.</p>
<p>There is one more member in the RISC-V family. The privileged ISA. This ISA covers &quot;all aspects of RISC-V systems beyond the unprivileged ISA, including privileged instructions as well as additional
functionality required for running operating systems and attaching external devices.&quot; The privileged ISA outlines the instructions needed to support operating systems and hypervisors, not just running applications on bare metal.</p>
<blockquote>
<p>If you have any thoughts or questions about this post, feel free to start a <a rel="noopener" target="_blank" href="https://github.com/cskwrd/cskwrd.github.io/discussions">discussion</a>.</p>
</blockquote>

<p><b><a href="#">Back to top</a></b></p>
    </article>
  </main>
  <footer>
    <hr />
    <div class="c">
      <nav>
        <ul><li><a href="https://cskwrd.github.io/atom.xml" target="_blank" title="Atom/RSS Feed"><i type="Button" class="svg rss" title="Atom/RSS Feed"></i></a></li><li><a href="https://github.com/cskwrd/" target="_blank" title="Github"><i type="Button" class="svg github" title="Github"></i></a></li></ul>
      </nav>
      <p class="s90">Copyright &copy; 2024 A Blog</p>
      <nav>
        <ul></ul>
      </nav>
    </div>
  </footer>
<span class="topout">
<span class="topleft"> </span><a href="#" class="top" title="Back to Top"><i class="svgs svgh angu"></i></a>
</span>
</body>
</html>