$date
	Wed Mar 23 23:24:02 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module gcd_tb $end
$var wire 8 ! o [7:0] $end
$var reg 8 " x [7:0] $end
$var reg 8 # y [7:0] $end
$scope module c $end
$var wire 8 $ inX [7:0] $end
$var wire 8 % inY [7:0] $end
$var reg 8 & X [7:0] $end
$var reg 8 ' Y [7:0] $end
$var reg 8 ( out [7:0] $end
$var reg 8 ) swap [7:0] $end
$var integer 32 * done [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 *
b0 )
b101 (
b0 '
b101 &
b1000001 %
b111100 $
b1000001 #
b111100 "
b101 !
$end
#5
b1 !
b1 (
b0 )
b0 '
b1 &
b1 *
b11001011 #
b11001011 %
b10100000 "
b10100000 $
#10
b10 !
b10 (
b0 )
b0 '
b10 &
b1 *
b1111000 #
b1111000 %
b111010 "
b111010 $
#15
b111101 !
b111101 (
b0 )
b0 '
b111101 &
b1 *
b11110100 #
b11110100 %
b111101 "
b111101 $
#20
b100 !
b100 (
b0 )
b0 '
b100 &
b1 *
b110000 #
b110000 %
b1111100 "
b1111100 $
#25
b1001 !
b1001 (
b0 )
b0 '
b1001 &
b1 *
b101101 #
b101101 %
b111111 "
b111111 $
#30
b1 !
b1 (
b0 )
b0 '
b1 &
b1 *
b10100101 #
b10100101 %
b1001111 "
b1001111 $
#35
b1011 !
b1011 (
b0 )
b0 '
b1011 &
b1 *
b1001101 #
b1001101 %
b1011000 "
b1011000 $
#40
b1000 !
b1000 (
b0 )
b0 '
b1000 &
b1 *
b1010000 #
b1010000 %
b111000 "
b111000 $
#45
b10110 !
b10110 (
b0 '
b10110 &
b1 *
b10110 #
b10110 %
b10110 "
b10110 $
#50
b11100 !
b11100 (
b0 )
b0 '
b11100 &
b1 *
b11100000 #
b11100000 %
b1010100 "
b1010100 $
#55
b1 !
b1 (
b0 )
b0 '
b1 &
b1 *
b110001 #
b110001 %
b11010 "
b11010 $
#60
b0 )
b0 '
b1 &
b1 *
b1001001 #
b1001001 %
b1101101 "
b1101101 $
#65
b10 !
b10 (
b0 )
b0 '
b10 &
b1 *
b1000110 #
b1000110 %
b10000100 "
b10000100 $
#70
b1 !
b1 (
b0 )
b0 '
b1 &
b1 *
b1101 #
b1101 %
b110110 "
b110110 $
#75
