# Synchronous_FIFO-
RTL design and verification of a synchronous FIFO using Verilog
