// Seed: 381917586
module module_0 (
    id_1,
    id_2
);
  output tri0 id_2;
  input wire id_1;
  assign id_2 = -1;
  logic id_3;
endmodule
program module_1 #(
    parameter id_11 = 32'd44,
    parameter id_6  = 32'd58
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9[id_6-"" : id_11-id_6(-1'b0)],
    id_10,
    _id_11
);
  inout wire _id_11;
  inout wire id_10;
  input logic [7:0] id_9;
  input wire id_8;
  input wire id_7;
  input wire _id_6;
  module_0 modCall_1 (
      id_3,
      id_10
  );
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_4 = id_9;
endprogram
