	component HW_8_PD is
		port (
			clk_clk           : in  std_logic                    := 'X';             -- clk
			pio_10_bit_export : in  std_logic_vector(9 downto 0) := (others => 'X'); -- export
			pio_1_bit_export  : out std_logic;                                       -- export
			pio_8_bit_export  : out std_logic_vector(7 downto 0);                    -- export
			reset_reset_n     : in  std_logic                    := 'X'              -- reset_n
		);
	end component HW_8_PD;

