// Seed: 2699862434
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_9;
  assign id_6 = 1;
  assign id_3 = 1;
endmodule
module module_1 (
    input  logic id_0,
    output logic id_1,
    input  tri1  id_2,
    output wor   id_3
);
  always_ff @(1 or posedge 1) begin
    begin
      if (1) begin
        id_1 <= 1'b0 >= 1;
        $display;
        for (id_3 = id_0 * 1; id_3++; id_3++) id_3 = id_2;
        forever #1 id_3 = id_2;
        disable id_5;
      end
      id_1 = id_0;
    end
  end
  logic [7:0] id_6;
  assign id_1 = id_6[1];
  wire id_7;
  module_0(
      id_7, id_7, id_7, id_7, id_7, id_7, id_7, id_7
  );
endmodule
