{
  "module_name": "pfc-r8a7791.c",
  "hash_id": "0462511a35f9d8c476c0bb1e4c845c027a0eaa74db01e5043cc7cf53d22a54c0",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/renesas/pfc-r8a7791.c",
  "human_readable_source": "\n \n\n#include <linux/errno.h>\n#include <linux/kernel.h>\n\n#include \"sh_pfc.h\"\n\n \n#define CPU_ALL_GP(fn, sfx)\t\t\t\t\t\t\\\n\tPORT_GP_CFG_32(0, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_26(1, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_32(2, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_32(3, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_32(4, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_32(5, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_24(6, fn, sfx, SH_PFC_PIN_CFG_IO_VOLTAGE_18_33 | SH_PFC_PIN_CFG_PULL_UP),\t\\\n\tPORT_GP_CFG_1(6, 24, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_1(6, 25, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_1(6, 26, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_1(6, 27, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_1(6, 28, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_1(6, 29, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_1(6, 30, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_1(6, 31, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_7(7, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_1(7, 7, fn, sfx),\t\t\t\t\t\\\n\tPORT_GP_1(7, 8, fn, sfx),\t\t\t\t\t\\\n\tPORT_GP_1(7, 9, fn, sfx),\t\t\t\t\t\\\n\tPORT_GP_CFG_1(7, 10, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_1(7, 11, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_1(7, 12, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_1(7, 13, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_1(7, 14, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_1(7, 15, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_1(7, 16, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_1(7, 17, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_1(7, 18, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_1(7, 19, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_1(7, 20, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_1(7, 21, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_1(7, 22, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_1(7, 23, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_1(7, 24, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_1(7, 25, fn, sfx, SH_PFC_PIN_CFG_PULL_UP)\n\n#define CPU_ALL_NOGP(fn)\t\t\t\t\t\t\\\n\tPIN_NOGP_CFG(ASEBRK_N_ACK, \"ASEBRK#/ACK\", fn, SH_PFC_PIN_CFG_PULL_DOWN),\t\\\n\tPIN_NOGP_CFG(AVS1, \"AVS1\", fn, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPIN_NOGP_CFG(AVS2, \"AVS2\", fn, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPIN_NOGP_CFG(TCK, \"TCK\", fn, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPIN_NOGP_CFG(TDI, \"TDI\", fn, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPIN_NOGP_CFG(TMS, \"TMS\", fn, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPIN_NOGP_CFG(TRST_N, \"TRST#\", fn, SH_PFC_PIN_CFG_PULL_UP)\n\nenum {\n\tPINMUX_RESERVED = 0,\n\n\tPINMUX_DATA_BEGIN,\n\tGP_ALL(DATA),\n\tPINMUX_DATA_END,\n\n\tPINMUX_FUNCTION_BEGIN,\n\tGP_ALL(FN),\n\n\t \n\tFN_IP0_0, FN_IP0_1, FN_IP0_2, FN_IP0_3, FN_IP0_4, FN_IP0_5,\n\tFN_IP0_6, FN_IP0_7, FN_IP0_8, FN_IP0_9, FN_IP0_10, FN_IP0_11,\n\tFN_IP0_12, FN_IP0_13, FN_IP0_14, FN_IP0_15, FN_IP0_18_16, FN_IP0_20_19,\n\tFN_IP0_22_21, FN_IP0_24_23, FN_IP0_26_25, FN_IP0_28_27, FN_IP0_30_29,\n\tFN_IP1_1_0, FN_IP1_3_2, FN_IP1_5_4, FN_IP1_7_6, FN_IP1_10_8,\n\tFN_IP1_13_11, FN_IP1_16_14, FN_IP1_19_17, FN_IP1_22_20,\n\n\t \n\tFN_IP1_25_23, FN_IP1_28_26, FN_IP1_31_29, FN_IP2_2_0, FN_IP2_4_3,\n\tFN_IP2_6_5, FN_IP2_9_7, FN_IP2_12_10, FN_IP2_15_13, FN_IP2_18_16,\n\tFN_IP2_20_19, FN_IP2_22_21, FN_EX_CS0_N, FN_IP2_24_23, FN_IP2_26_25,\n\tFN_IP2_29_27, FN_IP3_2_0, FN_IP3_5_3, FN_IP3_8_6, FN_RD_N,\n\tFN_IP3_11_9, FN_IP3_13_12, FN_IP3_15_14 , FN_IP3_17_16 , FN_IP3_19_18,\n\tFN_IP3_21_20,\n\n\t \n\tFN_IP3_27_25, FN_IP3_30_28, FN_IP4_1_0, FN_IP4_4_2, FN_IP4_7_5,\n\tFN_IP4_9_8, FN_IP4_12_10, FN_IP4_15_13, FN_IP4_18_16, FN_IP4_19,\n\tFN_IP4_20, FN_IP4_21, FN_IP4_23_22, FN_IP4_25_24, FN_IP4_27_26,\n\tFN_IP4_30_28, FN_IP5_2_0, FN_IP5_5_3, FN_IP5_8_6, FN_IP5_11_9,\n\tFN_IP5_14_12, FN_IP5_16_15, FN_IP5_19_17, FN_IP5_21_20, FN_IP5_23_22,\n\tFN_IP5_25_24, FN_IP5_28_26, FN_IP5_31_29, FN_AUDIO_CLKA, FN_IP6_2_0,\n\tFN_IP6_5_3, FN_IP6_7_6,\n\n\t \n\tFN_IP7_5_3, FN_IP7_8_6, FN_IP7_10_9, FN_IP7_12_11, FN_IP7_14_13,\n\tFN_IP7_16_15, FN_IP7_18_17, FN_IP7_20_19, FN_IP7_23_21, FN_IP7_26_24,\n\tFN_IP7_29_27, FN_IP8_2_0, FN_IP8_5_3, FN_IP8_8_6, FN_IP8_11_9,\n\tFN_IP8_14_12, FN_IP8_17_15, FN_IP8_20_18, FN_IP8_23_21, FN_IP8_25_24,\n\tFN_IP8_27_26, FN_IP8_30_28, FN_IP9_2_0, FN_IP9_5_3, FN_IP9_6, FN_IP9_7,\n\tFN_IP9_10_8, FN_IP9_11, FN_IP9_12, FN_IP9_15_13, FN_IP9_16,\n\tFN_IP9_18_17,\n\n\t \n\tFN_VI0_CLK, FN_IP9_20_19, FN_IP9_22_21, FN_IP9_24_23, FN_IP9_26_25,\n\tFN_VI0_DATA0_VI0_B0, FN_VI0_DATA1_VI0_B1, FN_VI0_DATA2_VI0_B2,\n\tFN_IP9_28_27, FN_VI0_DATA4_VI0_B4, FN_VI0_DATA5_VI0_B5,\n\tFN_VI0_DATA6_VI0_B6, FN_VI0_DATA7_VI0_B7, FN_IP9_31_29, FN_IP10_2_0,\n\tFN_IP10_5_3, FN_IP10_8_6, FN_IP10_11_9, FN_IP10_14_12, FN_IP10_16_15,\n\tFN_IP10_18_17, FN_IP10_21_19, FN_IP10_24_22, FN_IP10_26_25,\n\tFN_IP10_28_27, FN_IP10_31_29, FN_IP11_2_0, FN_IP11_5_3, FN_IP11_8_6,\n\tFN_IP15_1_0, FN_IP15_3_2, FN_IP15_5_4,\n\n\t \n\tFN_IP11_11_9, FN_IP11_14_12, FN_IP11_16_15, FN_IP11_18_17, FN_IP11_19,\n\tFN_IP11_20, FN_IP11_21, FN_IP11_22, FN_IP11_23, FN_IP11_24,\n\tFN_IP11_25, FN_IP11_26, FN_IP11_27, FN_IP11_29_28, FN_IP11_31_30,\n\tFN_IP12_1_0, FN_IP12_3_2, FN_IP12_6_4, FN_IP12_9_7, FN_IP12_12_10,\n\tFN_IP12_15_13, FN_IP12_17_16, FN_IP12_19_18, FN_IP12_21_20,\n\tFN_IP12_23_22, FN_IP12_26_24, FN_IP12_29_27, FN_IP13_2_0, FN_IP13_4_3,\n\tFN_IP13_6_5, FN_IP13_9_7, FN_IP3_24_22,\n\n\t \n\tFN_IP13_10, FN_IP13_11, FN_IP13_12, FN_IP13_13, FN_IP13_14,\n\tFN_IP13_15, FN_IP13_18_16, FN_IP13_21_19,\n\tFN_IP13_22, FN_IP13_24_23, FN_SD1_CLK,\n\tFN_IP13_25, FN_IP13_26, FN_IP13_27, FN_IP13_30_28, FN_IP14_1_0,\n\tFN_IP14_2, FN_IP14_3, FN_IP14_4, FN_IP14_5, FN_IP14_6, FN_IP14_7,\n\tFN_IP14_10_8, FN_IP14_13_11, FN_IP14_16_14, FN_IP14_19_17,\n\tFN_IP14_22_20, FN_IP14_25_23, FN_IP14_28_26, FN_IP14_31_29,\n\tFN_USB1_OVC, FN_DU0_DOTCLKIN,\n\n\t \n\tFN_IP15_17_15, FN_IP15_20_18, FN_IP15_23_21, FN_IP15_26_24,\n\tFN_IP15_29_27, FN_IP16_2_0, FN_IP16_5_3, FN_IP16_7_6, FN_IP16_9_8,\n\tFN_IP16_11_10, FN_IP6_9_8, FN_IP6_11_10, FN_IP6_13_12, FN_IP6_15_14,\n\tFN_IP6_18_16, FN_IP6_20_19, FN_IP6_23_21, FN_IP6_26_24, FN_IP6_29_27,\n\tFN_IP7_2_0, FN_IP15_8_6, FN_IP15_11_9, FN_IP15_14_12,\n\tFN_USB0_PWEN, FN_USB0_OVC, FN_USB1_PWEN,\n\n\t \n\tFN_D0, FN_D1, FN_D2, FN_D3, FN_D4, FN_D5, FN_D6, FN_D7, FN_D8,\n\tFN_D9, FN_D10, FN_D11, FN_D12, FN_D13, FN_D14, FN_D15,\n\tFN_A0, FN_ATAWR0_N_C, FN_MSIOF0_SCK_B, FN_I2C0_SCL_C, FN_PWM2_B,\n\tFN_A1, FN_MSIOF0_SYNC_B, FN_A2, FN_MSIOF0_SS1_B,\n\tFN_A3, FN_MSIOF0_SS2_B, FN_A4, FN_MSIOF0_TXD_B,\n\tFN_A5, FN_MSIOF0_RXD_B, FN_A6, FN_MSIOF1_SCK,\n\n\t \n\tFN_A7, FN_MSIOF1_SYNC, FN_A8, FN_MSIOF1_SS1, FN_I2C0_SCL,\n\tFN_A9, FN_MSIOF1_SS2, FN_I2C0_SDA,\n\tFN_A10, FN_MSIOF1_TXD, FN_MSIOF1_TXD_D,\n\tFN_A11, FN_MSIOF1_RXD, FN_I2C3_SCL_D, FN_MSIOF1_RXD_D,\n\tFN_A12, FN_FMCLK, FN_I2C3_SDA_D, FN_MSIOF1_SCK_D,\n\tFN_A13, FN_ATAG0_N_C, FN_BPFCLK, FN_MSIOF1_SS1_D,\n\tFN_A14, FN_ATADIR0_N_C, FN_FMIN, FN_FMIN_C, FN_MSIOF1_SYNC_D,\n\tFN_A15, FN_BPFCLK_C,\n\tFN_A16, FN_DREQ2_B, FN_FMCLK_C, FN_SCIFA1_SCK_B,\n\tFN_A17, FN_DACK2_B, FN_I2C0_SDA_C,\n\tFN_A18, FN_DREQ1, FN_SCIFA1_RXD_C, FN_SCIFB1_RXD_C,\n\n\t \n\tFN_A19, FN_DACK1, FN_SCIFA1_TXD_C, FN_SCIFB1_TXD_C, FN_SCIFB1_SCK_B,\n\tFN_A20, FN_SPCLK,\n\tFN_A21, FN_ATAWR0_N_B, FN_MOSI_IO0,\n\tFN_A22, FN_MISO_IO1, FN_FMCLK_B, FN_TX0, FN_SCIFA0_TXD,\n\tFN_A23, FN_IO2, FN_BPFCLK_B, FN_RX0, FN_SCIFA0_RXD,\n\tFN_A24, FN_DREQ2, FN_IO3, FN_TX1, FN_SCIFA1_TXD,\n\tFN_A25, FN_DACK2, FN_SSL, FN_DREQ1_C, FN_RX1, FN_SCIFA1_RXD,\n\tFN_CS0_N, FN_ATAG0_N_B, FN_I2C1_SCL,\n\tFN_CS1_N_A26, FN_ATADIR0_N_B, FN_I2C1_SDA,\n\tFN_EX_CS1_N, FN_MSIOF2_SCK,\n\tFN_EX_CS2_N, FN_ATAWR0_N, FN_MSIOF2_SYNC,\n\tFN_EX_CS3_N, FN_ATADIR0_N, FN_MSIOF2_TXD, FN_ATAG0_N, FN_EX_WAIT1,\n\n\t \n\tFN_EX_CS4_N, FN_ATARD0_N, FN_MSIOF2_RXD, FN_EX_WAIT2,\n\tFN_EX_CS5_N, FN_ATACS00_N, FN_MSIOF2_SS1, FN_HRX1_B,\n\tFN_SCIFB1_RXD_B, FN_PWM1, FN_TPU_TO1,\n\tFN_BS_N, FN_ATACS10_N, FN_MSIOF2_SS2, FN_HTX1_B,\n\tFN_SCIFB1_TXD_B, FN_PWM2, FN_TPU_TO2,\n\tFN_RD_WR_N, FN_HRX2_B, FN_FMIN_B, FN_SCIFB0_RXD_B, FN_DREQ1_D,\n\tFN_WE0_N, FN_HCTS2_N_B, FN_SCIFB0_TXD_B,\n\tFN_WE1_N, FN_ATARD0_N_B, FN_HTX2_B, FN_SCIFB0_RTS_N_B,\n\tFN_EX_WAIT0, FN_HRTS2_N_B, FN_SCIFB0_CTS_N_B,\n\tFN_DREQ0, FN_PWM3, FN_TPU_TO3,\n\tFN_DACK0, FN_DRACK0, FN_REMOCON,\n\tFN_SPEEDIN, FN_HSCK0_C, FN_HSCK2_C, FN_SCIFB0_SCK_B,\n\tFN_SCIFB2_SCK_B, FN_DREQ2_C, FN_HTX2_D,\n\tFN_SSI_SCK0129, FN_HRX0_C, FN_HRX2_C, FN_SCIFB0_RXD_C, FN_SCIFB2_RXD_C,\n\tFN_SSI_WS0129, FN_HTX0_C, FN_HTX2_C, FN_SCIFB0_TXD_C, FN_SCIFB2_TXD_C,\n\n\t \n\tFN_SSI_SDATA0, FN_I2C0_SCL_B, FN_IIC0_SCL_B, FN_MSIOF2_SCK_C,\n\tFN_SSI_SCK1, FN_I2C0_SDA_B, FN_IIC0_SDA_B, FN_MSIOF2_SYNC_C,\n\tFN_GLO_I0_D,\n\tFN_SSI_WS1, FN_I2C1_SCL_B, FN_IIC1_SCL_B, FN_MSIOF2_TXD_C, FN_GLO_I1_D,\n\tFN_SSI_SDATA1, FN_I2C1_SDA_B, FN_IIC1_SDA_B, FN_MSIOF2_RXD_C,\n\tFN_SSI_SCK2, FN_I2C2_SCL, FN_GPS_CLK_B, FN_GLO_Q0_D, FN_HSCK1_E,\n\tFN_SSI_WS2, FN_I2C2_SDA, FN_GPS_SIGN_B, FN_RX2_E,\n\tFN_GLO_Q1_D, FN_HCTS1_N_E,\n\tFN_SSI_SDATA2, FN_GPS_MAG_B, FN_TX2_E, FN_HRTS1_N_E,\n\tFN_SSI_SCK34, FN_SSI_WS34, FN_SSI_SDATA3,\n\tFN_SSI_SCK4, FN_GLO_SS_D,\n\tFN_SSI_WS4, FN_GLO_RFON_D,\n\tFN_SSI_SDATA4, FN_MSIOF2_SCK_D,\n\tFN_SSI_SCK5, FN_MSIOF1_SCK_C, FN_TS_SDATA0, FN_GLO_I0,\n\tFN_MSIOF2_SYNC_D, FN_VI1_R2_B,\n\n\t \n\tFN_SSI_WS5, FN_MSIOF1_SYNC_C, FN_TS_SCK0, FN_GLO_I1,\n\tFN_MSIOF2_TXD_D, FN_VI1_R3_B,\n\tFN_SSI_SDATA5, FN_MSIOF1_TXD_C, FN_TS_SDEN0, FN_GLO_Q0,\n\tFN_MSIOF2_SS1_D, FN_VI1_R4_B,\n\tFN_SSI_SCK6, FN_MSIOF1_RXD_C, FN_TS_SPSYNC0, FN_GLO_Q1,\n\tFN_MSIOF2_RXD_D, FN_VI1_R5_B,\n\tFN_SSI_WS6, FN_GLO_SCLK, FN_MSIOF2_SS2_D, FN_VI1_R6_B,\n\tFN_SSI_SDATA6, FN_STP_IVCXO27_0_B, FN_GLO_SDATA, FN_VI1_R7_B,\n\tFN_SSI_SCK78, FN_STP_ISCLK_0_B, FN_GLO_SS,\n\tFN_SSI_WS78, FN_TX0_D, FN_STP_ISD_0_B, FN_GLO_RFON,\n\tFN_SSI_SDATA7, FN_RX0_D, FN_STP_ISEN_0_B,\n\tFN_SSI_SDATA8, FN_TX1_D, FN_STP_ISSYNC_0_B,\n\tFN_SSI_SCK9, FN_RX1_D, FN_GLO_SCLK_D,\n\tFN_SSI_WS9, FN_TX3_D, FN_CAN0_TX_D, FN_GLO_SDATA_D,\n\tFN_SSI_SDATA9, FN_RX3_D, FN_CAN0_RX_D,\n\n\t \n\tFN_AUDIO_CLKB, FN_STP_OPWM_0_B, FN_MSIOF1_SCK_B,\n\tFN_SCIF_CLK, FN_DVC_MUTE, FN_BPFCLK_E,\n\tFN_AUDIO_CLKC, FN_SCIFB0_SCK_C, FN_MSIOF1_SYNC_B, FN_RX2,\n\tFN_SCIFA2_RXD, FN_FMIN_E,\n\tFN_AUDIO_CLKOUT, FN_MSIOF1_SS1_B, FN_TX2, FN_SCIFA2_TXD,\n\tFN_IRQ0, FN_SCIFB1_RXD_D,\n\tFN_IRQ1, FN_SCIFB1_SCK_C,\n\tFN_IRQ2, FN_SCIFB1_TXD_D,\n\tFN_IRQ3, FN_I2C4_SCL_C, FN_MSIOF2_TXD_E,\n\tFN_IRQ4, FN_HRX1_C, FN_I2C4_SDA_C, FN_MSIOF2_RXD_E,\n\tFN_IRQ5, FN_HTX1_C, FN_I2C1_SCL_E, FN_MSIOF2_SCK_E,\n\tFN_IRQ6, FN_HSCK1_C, FN_MSIOF1_SS2_B, FN_I2C1_SDA_E, FN_MSIOF2_SYNC_E,\n\tFN_IRQ7, FN_HCTS1_N_C, FN_MSIOF1_TXD_B, FN_GPS_CLK_C, FN_GPS_CLK_D,\n\tFN_IRQ8, FN_HRTS1_N_C, FN_MSIOF1_RXD_B, FN_GPS_SIGN_C, FN_GPS_SIGN_D,\n\n\t \n\tFN_IRQ9, FN_DU1_DOTCLKIN_B, FN_CAN_CLK_D, FN_GPS_MAG_C,\n\tFN_SCIF_CLK_B, FN_GPS_MAG_D,\n\tFN_DU1_DR0, FN_LCDOUT0, FN_VI1_DATA0_B, FN_TX0_B,\n\tFN_SCIFA0_TXD_B, FN_MSIOF2_SCK_B,\n\tFN_DU1_DR1, FN_LCDOUT1, FN_VI1_DATA1_B, FN_RX0_B,\n\tFN_SCIFA0_RXD_B, FN_MSIOF2_SYNC_B,\n\tFN_DU1_DR2, FN_LCDOUT2, FN_SSI_SCK0129_B,\n\tFN_DU1_DR3, FN_LCDOUT3, FN_SSI_WS0129_B,\n\tFN_DU1_DR4, FN_LCDOUT4, FN_SSI_SDATA0_B,\n\tFN_DU1_DR5, FN_LCDOUT5, FN_SSI_SCK1_B,\n\tFN_DU1_DR6, FN_LCDOUT6, FN_SSI_WS1_B,\n\tFN_DU1_DR7, FN_LCDOUT7, FN_SSI_SDATA1_B,\n\tFN_DU1_DG0, FN_LCDOUT8, FN_VI1_DATA2_B, FN_TX1_B,\n\tFN_SCIFA1_TXD_B, FN_MSIOF2_SS1_B,\n\tFN_DU1_DG1, FN_LCDOUT9, FN_VI1_DATA3_B, FN_RX1_B,\n\tFN_SCIFA1_RXD_B, FN_MSIOF2_SS2_B,\n\tFN_DU1_DG2, FN_LCDOUT10, FN_VI1_DATA4_B, FN_SCIF1_SCK_B,\n\tFN_SCIFA1_SCK, FN_SSI_SCK78_B,\n\n\t \n\tFN_DU1_DG3, FN_LCDOUT11, FN_VI1_DATA5_B, FN_SSI_WS78_B,\n\tFN_DU1_DG4, FN_LCDOUT12, FN_VI1_DATA6_B, FN_HRX0_B,\n\tFN_SCIFB2_RXD_B, FN_SSI_SDATA7_B,\n\tFN_DU1_DG5, FN_LCDOUT13, FN_VI1_DATA7_B, FN_HCTS0_N_B,\n\tFN_SCIFB2_TXD_B, FN_SSI_SDATA8_B,\n\tFN_DU1_DG6, FN_LCDOUT14, FN_HRTS0_N_B,\n\tFN_SCIFB2_CTS_N_B, FN_SSI_SCK9_B,\n\tFN_DU1_DG7, FN_LCDOUT15, FN_HTX0_B, FN_SCIFB2_RTS_N_B, FN_SSI_WS9_B,\n\tFN_DU1_DB0, FN_LCDOUT16, FN_VI1_CLK_B, FN_TX2_B,\n\tFN_SCIFA2_TXD_B, FN_MSIOF2_TXD_B,\n\tFN_DU1_DB1, FN_LCDOUT17, FN_VI1_HSYNC_N_B, FN_RX2_B,\n\tFN_SCIFA2_RXD_B, FN_MSIOF2_RXD_B,\n\tFN_DU1_DB2, FN_LCDOUT18, FN_VI1_VSYNC_N_B, FN_SCIF2_SCK_B,\n\tFN_SCIFA2_SCK, FN_SSI_SDATA9_B,\n\tFN_DU1_DB3, FN_LCDOUT19, FN_VI1_CLKENB_B,\n\tFN_DU1_DB4, FN_LCDOUT20, FN_VI1_FIELD_B, FN_CAN1_RX,\n\tFN_DU1_DB5, FN_LCDOUT21, FN_TX3, FN_SCIFA3_TXD, FN_CAN1_TX,\n\n\t \n\tFN_DU1_DB6, FN_LCDOUT22, FN_I2C3_SCL_C, FN_RX3, FN_SCIFA3_RXD,\n\tFN_DU1_DB7, FN_LCDOUT23, FN_I2C3_SDA_C, FN_SCIF3_SCK, FN_SCIFA3_SCK,\n\tFN_DU1_DOTCLKIN, FN_QSTVA_QVS,\n\tFN_DU1_DOTCLKOUT0, FN_QCLK,\n\tFN_DU1_DOTCLKOUT1, FN_QSTVB_QVE, FN_CAN0_TX,\n\tFN_TX3_B, FN_I2C2_SCL_B, FN_PWM4,\n\tFN_DU1_EXHSYNC_DU1_HSYNC, FN_QSTH_QHS,\n\tFN_DU1_EXVSYNC_DU1_VSYNC, FN_QSTB_QHE,\n\tFN_DU1_EXODDF_DU1_ODDF_DISP_CDE, FN_QCPV_QDE,\n\tFN_CAN0_RX, FN_RX3_B, FN_I2C2_SDA_B,\n\tFN_DU1_DISP, FN_QPOLA,\n\tFN_DU1_CDE, FN_QPOLB, FN_PWM4_B,\n\tFN_VI0_CLKENB, FN_TX4, FN_SCIFA4_TXD, FN_TS_SDATA0_D,\n\tFN_VI0_FIELD, FN_RX4, FN_SCIFA4_RXD, FN_TS_SCK0_D,\n\tFN_VI0_HSYNC_N, FN_TX5, FN_SCIFA5_TXD, FN_TS_SDEN0_D,\n\tFN_VI0_VSYNC_N, FN_RX5, FN_SCIFA5_RXD, FN_TS_SPSYNC0_D,\n\tFN_VI0_DATA3_VI0_B3, FN_SCIF3_SCK_B, FN_SCIFA3_SCK_B,\n\tFN_VI0_G0, FN_IIC1_SCL, FN_STP_IVCXO27_0_C, FN_I2C4_SCL,\n\tFN_HCTS2_N, FN_SCIFB2_CTS_N, FN_ATAWR1_N,\n\n\t \n\tFN_VI0_G1, FN_IIC1_SDA, FN_STP_ISCLK_0_C, FN_I2C4_SDA,\n\tFN_HRTS2_N, FN_SCIFB2_RTS_N, FN_ATADIR1_N,\n\tFN_VI0_G2, FN_VI2_HSYNC_N, FN_STP_ISD_0_C, FN_I2C3_SCL_B,\n\tFN_HSCK2, FN_SCIFB2_SCK, FN_ATARD1_N,\n\tFN_VI0_G3, FN_VI2_VSYNC_N, FN_STP_ISEN_0_C, FN_I2C3_SDA_B,\n\tFN_HRX2, FN_SCIFB2_RXD, FN_ATACS01_N,\n\tFN_VI0_G4, FN_VI2_CLKENB, FN_STP_ISSYNC_0_C,\n\tFN_HTX2, FN_SCIFB2_TXD, FN_SCIFB0_SCK_D,\n\tFN_VI0_G5, FN_VI2_FIELD, FN_STP_OPWM_0_C, FN_FMCLK_D,\n\tFN_CAN0_TX_E, FN_HTX1_D, FN_SCIFB0_TXD_D,\n\tFN_VI0_G6, FN_VI2_CLK, FN_BPFCLK_D,\n\tFN_VI0_G7, FN_VI2_DATA0, FN_FMIN_D,\n\tFN_VI0_R0, FN_VI2_DATA1, FN_GLO_I0_B,\n\tFN_TS_SDATA0_C, FN_ATACS11_N,\n\tFN_VI0_R1, FN_VI2_DATA2, FN_GLO_I1_B,\n\tFN_TS_SCK0_C, FN_ATAG1_N,\n\tFN_VI0_R2, FN_VI2_DATA3, FN_GLO_Q0_B, FN_TS_SDEN0_C,\n\tFN_VI0_R3, FN_VI2_DATA4, FN_GLO_Q1_B, FN_TS_SPSYNC0_C,\n\tFN_VI0_R4, FN_VI2_DATA5, FN_GLO_SCLK_B, FN_TX0_C, FN_I2C1_SCL_D,\n\n\t \n\tFN_VI0_R5, FN_VI2_DATA6, FN_GLO_SDATA_B, FN_RX0_C, FN_I2C1_SDA_D,\n\tFN_VI0_R6, FN_VI2_DATA7, FN_GLO_SS_B, FN_TX1_C, FN_I2C4_SCL_B,\n\tFN_VI0_R7, FN_GLO_RFON_B, FN_RX1_C, FN_CAN0_RX_E,\n\tFN_I2C4_SDA_B, FN_HRX1_D, FN_SCIFB0_RXD_D,\n\tFN_VI1_HSYNC_N, FN_AVB_RXD0, FN_TS_SDATA0_B, FN_TX4_B, FN_SCIFA4_TXD_B,\n\tFN_VI1_VSYNC_N, FN_AVB_RXD1, FN_TS_SCK0_B, FN_RX4_B, FN_SCIFA4_RXD_B,\n\tFN_VI1_CLKENB, FN_AVB_RXD2, FN_TS_SDEN0_B,\n\tFN_VI1_FIELD, FN_AVB_RXD3, FN_TS_SPSYNC0_B,\n\tFN_VI1_CLK, FN_AVB_RXD4, FN_VI1_DATA0, FN_AVB_RXD5,\n\tFN_VI1_DATA1, FN_AVB_RXD6, FN_VI1_DATA2, FN_AVB_RXD7,\n\tFN_VI1_DATA3, FN_AVB_RX_ER, FN_VI1_DATA4, FN_AVB_MDIO,\n\tFN_VI1_DATA5, FN_AVB_RX_DV, FN_VI1_DATA6, FN_AVB_MAGIC,\n\tFN_VI1_DATA7, FN_AVB_MDC,\n\tFN_ETH_MDIO, FN_AVB_RX_CLK, FN_I2C2_SCL_C,\n\tFN_ETH_CRS_DV, FN_AVB_LINK, FN_I2C2_SDA_C,\n\n\t \n\tFN_ETH_RX_ER, FN_AVB_CRS, FN_I2C3_SCL, FN_IIC0_SCL,\n\tFN_ETH_RXD0, FN_AVB_PHY_INT, FN_I2C3_SDA, FN_IIC0_SDA,\n\tFN_ETH_RXD1, FN_AVB_GTXREFCLK, FN_CAN0_TX_C,\n\tFN_I2C2_SCL_D, FN_MSIOF1_RXD_E,\n\tFN_ETH_LINK, FN_AVB_TXD0, FN_CAN0_RX_C, FN_I2C2_SDA_D, FN_MSIOF1_SCK_E,\n\tFN_ETH_REFCLK, FN_AVB_TXD1, FN_SCIFA3_RXD_B,\n\tFN_CAN1_RX_C, FN_MSIOF1_SYNC_E,\n\tFN_ETH_TXD1, FN_AVB_TXD2, FN_SCIFA3_TXD_B,\n\tFN_CAN1_TX_C, FN_MSIOF1_TXD_E,\n\tFN_ETH_TX_EN, FN_AVB_TXD3, FN_TCLK1_B, FN_CAN_CLK_B,\n\tFN_ETH_MAGIC, FN_AVB_TXD4, FN_IETX_C,\n\tFN_ETH_TXD0, FN_AVB_TXD5, FN_IECLK_C,\n\tFN_ETH_MDC, FN_AVB_TXD6, FN_IERX_C,\n\tFN_STP_IVCXO27_0, FN_AVB_TXD7, FN_SCIFB2_TXD_D,\n\tFN_ADIDATA_B, FN_MSIOF0_SYNC_C,\n\tFN_STP_ISCLK_0, FN_AVB_TX_EN, FN_SCIFB2_RXD_D,\n\tFN_ADICS_SAMP_B, FN_MSIOF0_SCK_C,\n\n\t \n\tFN_STP_ISD_0, FN_AVB_TX_ER, FN_SCIFB2_SCK_C,\n\tFN_ADICLK_B, FN_MSIOF0_SS1_C,\n\tFN_STP_ISEN_0, FN_AVB_TX_CLK, FN_ADICHS0_B, FN_MSIOF0_SS2_C,\n\tFN_STP_ISSYNC_0, FN_AVB_COL, FN_ADICHS1_B, FN_MSIOF0_RXD_C,\n\tFN_STP_OPWM_0, FN_AVB_GTX_CLK, FN_PWM0_B,\n\tFN_ADICHS2_B, FN_MSIOF0_TXD_C,\n\tFN_SD0_CLK, FN_SPCLK_B, FN_SD0_CMD, FN_MOSI_IO0_B,\n\tFN_SD0_DATA0, FN_MISO_IO1_B, FN_SD0_DATA1, FN_IO2_B,\n\tFN_SD0_DATA2, FN_IO3_B, FN_SD0_DATA3, FN_SSL_B,\n\tFN_SD0_CD, FN_MMC_D6_B, FN_SIM0_RST_B, FN_CAN0_RX_F,\n\tFN_SCIFA5_TXD_B, FN_TX3_C,\n\tFN_SD0_WP, FN_MMC_D7_B, FN_SIM0_D_B, FN_CAN0_TX_F,\n\tFN_SCIFA5_RXD_B, FN_RX3_C,\n\tFN_SD1_CMD, FN_REMOCON_B, FN_SD1_DATA0, FN_SPEEDIN_B,\n\tFN_SD1_DATA1, FN_IETX_B, FN_SD1_DATA2, FN_IECLK_B,\n\tFN_SD1_DATA3, FN_IERX_B,\n\tFN_SD1_CD, FN_PWM0, FN_TPU_TO0, FN_I2C1_SCL_C,\n\n\t \n\tFN_SD1_WP, FN_PWM1_B, FN_I2C1_SDA_C,\n\tFN_SD2_CLK, FN_MMC_CLK, FN_SD2_CMD, FN_MMC_CMD,\n\tFN_SD2_DATA0, FN_MMC_D0, FN_SD2_DATA1, FN_MMC_D1,\n\tFN_SD2_DATA2, FN_MMC_D2, FN_SD2_DATA3, FN_MMC_D3,\n\tFN_SD2_CD, FN_MMC_D4, FN_IIC1_SCL_C, FN_TX5_B, FN_SCIFA5_TXD_C,\n\tFN_SD2_WP, FN_MMC_D5, FN_IIC1_SDA_C, FN_RX5_B, FN_SCIFA5_RXD_C,\n\tFN_MSIOF0_SCK, FN_RX2_C, FN_ADIDATA, FN_VI1_CLK_C, FN_VI1_G0_B,\n\tFN_MSIOF0_SYNC, FN_TX2_C, FN_ADICS_SAMP, FN_VI1_CLKENB_C, FN_VI1_G1_B,\n\tFN_MSIOF0_TXD, FN_ADICLK, FN_VI1_FIELD_C, FN_VI1_G2_B,\n\tFN_MSIOF0_RXD, FN_ADICHS0, FN_VI1_DATA0_C, FN_VI1_G3_B,\n\tFN_MSIOF0_SS1, FN_MMC_D6, FN_ADICHS1, FN_TX0_E,\n\tFN_VI1_HSYNC_N_C, FN_IIC0_SCL_C, FN_VI1_G4_B,\n\tFN_MSIOF0_SS2, FN_MMC_D7, FN_ADICHS2, FN_RX0_E,\n\tFN_VI1_VSYNC_N_C, FN_IIC0_SDA_C, FN_VI1_G5_B,\n\n\t \n\tFN_SIM0_RST, FN_IETX, FN_CAN1_TX_D,\n\tFN_SIM0_CLK, FN_IECLK, FN_CAN_CLK_C,\n\tFN_SIM0_D, FN_IERX, FN_CAN1_RX_D,\n\tFN_GPS_CLK, FN_DU1_DOTCLKIN_C, FN_AUDIO_CLKB_B,\n\tFN_PWM5_B, FN_SCIFA3_TXD_C,\n\tFN_GPS_SIGN, FN_TX4_C, FN_SCIFA4_TXD_C, FN_PWM5,\n\tFN_VI1_G6_B, FN_SCIFA3_RXD_C,\n\tFN_GPS_MAG, FN_RX4_C, FN_SCIFA4_RXD_C, FN_PWM6,\n\tFN_VI1_G7_B, FN_SCIFA3_SCK_C,\n\tFN_HCTS0_N, FN_SCIFB0_CTS_N, FN_GLO_I0_C, FN_TCLK1, FN_VI1_DATA1_C,\n\tFN_HRTS0_N, FN_SCIFB0_RTS_N, FN_GLO_I1_C, FN_VI1_DATA2_C,\n\tFN_HSCK0, FN_SCIFB0_SCK, FN_GLO_Q0_C, FN_CAN_CLK,\n\tFN_TCLK2, FN_VI1_DATA3_C,\n\tFN_HRX0, FN_SCIFB0_RXD, FN_GLO_Q1_C, FN_CAN0_RX_B, FN_VI1_DATA4_C,\n\tFN_HTX0, FN_SCIFB0_TXD, FN_GLO_SCLK_C, FN_CAN0_TX_B, FN_VI1_DATA5_C,\n\n\t \n\tFN_HRX1, FN_SCIFB1_RXD, FN_VI1_R0_B, FN_GLO_SDATA_C, FN_VI1_DATA6_C,\n\tFN_HTX1, FN_SCIFB1_TXD, FN_VI1_R1_B, FN_GLO_SS_C, FN_VI1_DATA7_C,\n\tFN_HSCK1, FN_SCIFB1_SCK, FN_MLB_CLK, FN_GLO_RFON_C,\n\tFN_HCTS1_N, FN_SCIFB1_CTS_N, FN_MLB_SIG, FN_CAN1_TX_B,\n\tFN_HRTS1_N, FN_SCIFB1_RTS_N, FN_MLB_DAT, FN_CAN1_RX_B,\n\n\t \n\tFN_SEL_SCIF1_0, FN_SEL_SCIF1_1, FN_SEL_SCIF1_2, FN_SEL_SCIF1_3,\n\tFN_SEL_SCIFB_0, FN_SEL_SCIFB_1, FN_SEL_SCIFB_2, FN_SEL_SCIFB_3,\n\tFN_SEL_SCIFB2_0, FN_SEL_SCIFB2_1, FN_SEL_SCIFB2_2, FN_SEL_SCIFB2_3,\n\tFN_SEL_SCIFB1_0, FN_SEL_SCIFB1_1, FN_SEL_SCIFB1_2, FN_SEL_SCIFB1_3,\n\tFN_SEL_SCIFA1_0, FN_SEL_SCIFA1_1, FN_SEL_SCIFA1_2,\n\tFN_SEL_SSI9_0, FN_SEL_SSI9_1,\n\tFN_SEL_SCFA_0, FN_SEL_SCFA_1,\n\tFN_SEL_QSP_0, FN_SEL_QSP_1,\n\tFN_SEL_SSI7_0, FN_SEL_SSI7_1,\n\tFN_SEL_HSCIF1_0, FN_SEL_HSCIF1_1, FN_SEL_HSCIF1_2, FN_SEL_HSCIF1_3,\n\tFN_SEL_HSCIF1_4,\n\tFN_SEL_VI1_0, FN_SEL_VI1_1, FN_SEL_VI1_2,\n\tFN_SEL_TMU1_0, FN_SEL_TMU1_1,\n\tFN_SEL_LBS_0, FN_SEL_LBS_1, FN_SEL_LBS_2, FN_SEL_LBS_3,\n\tFN_SEL_TSIF0_0, FN_SEL_TSIF0_1, FN_SEL_TSIF0_2, FN_SEL_TSIF0_3,\n\tFN_SEL_SOF0_0, FN_SEL_SOF0_1, FN_SEL_SOF0_2,\n\n\t \n\tFN_SEL_SCIF0_0, FN_SEL_SCIF0_1, FN_SEL_SCIF0_2, FN_SEL_SCIF0_3,\n\tFN_SEL_SCIF0_4,\n\tFN_SEL_SCIF_0, FN_SEL_SCIF_1,\n\tFN_SEL_CAN0_0, FN_SEL_CAN0_1, FN_SEL_CAN0_2, FN_SEL_CAN0_3,\n\tFN_SEL_CAN0_4, FN_SEL_CAN0_5,\n\tFN_SEL_CAN1_0, FN_SEL_CAN1_1, FN_SEL_CAN1_2, FN_SEL_CAN1_3,\n\tFN_SEL_SCIFA2_0, FN_SEL_SCIFA2_1,\n\tFN_SEL_SCIF4_0, FN_SEL_SCIF4_1, FN_SEL_SCIF4_2,\n\tFN_SEL_ADG_0, FN_SEL_ADG_1,\n\tFN_SEL_FM_0, FN_SEL_FM_1, FN_SEL_FM_2, FN_SEL_FM_3, FN_SEL_FM_4,\n\tFN_SEL_SCIFA5_0, FN_SEL_SCIFA5_1, FN_SEL_SCIFA5_2,\n\tFN_SEL_GPS_0, FN_SEL_GPS_1, FN_SEL_GPS_2, FN_SEL_GPS_3,\n\tFN_SEL_SCIFA4_0, FN_SEL_SCIFA4_1, FN_SEL_SCIFA4_2,\n\tFN_SEL_SCIFA3_0, FN_SEL_SCIFA3_1, FN_SEL_SCIFA3_2,\n\tFN_SEL_SIM_0, FN_SEL_SIM_1,\n\tFN_SEL_SSI8_0, FN_SEL_SSI8_1,\n\n\t \n\tFN_SEL_HSCIF2_0, FN_SEL_HSCIF2_1, FN_SEL_HSCIF2_2, FN_SEL_HSCIF2_3,\n\tFN_SEL_CANCLK_0, FN_SEL_CANCLK_1, FN_SEL_CANCLK_2, FN_SEL_CANCLK_3,\n\tFN_SEL_IIC1_0, FN_SEL_IIC1_1, FN_SEL_IIC1_2,\n\tFN_SEL_IIC0_0, FN_SEL_IIC0_1, FN_SEL_IIC0_2,\n\tFN_SEL_I2C4_0, FN_SEL_I2C4_1, FN_SEL_I2C4_2,\n\tFN_SEL_I2C3_0, FN_SEL_I2C3_1, FN_SEL_I2C3_2, FN_SEL_I2C3_3,\n\tFN_SEL_SCIF3_0, FN_SEL_SCIF3_1, FN_SEL_SCIF3_2, FN_SEL_SCIF3_3,\n\tFN_SEL_IEB_0, FN_SEL_IEB_1, FN_SEL_IEB_2,\n\tFN_SEL_MMC_0, FN_SEL_MMC_1,\n\tFN_SEL_SCIF5_0, FN_SEL_SCIF5_1,\n\tFN_SEL_I2C2_0, FN_SEL_I2C2_1, FN_SEL_I2C2_2, FN_SEL_I2C2_3,\n\tFN_SEL_I2C1_0, FN_SEL_I2C1_1, FN_SEL_I2C1_2, FN_SEL_I2C1_3,\n\tFN_SEL_I2C1_4,\n\tFN_SEL_I2C0_0, FN_SEL_I2C0_1, FN_SEL_I2C0_2,\n\n\t \n\tFN_SEL_SOF1_0, FN_SEL_SOF1_1, FN_SEL_SOF1_2, FN_SEL_SOF1_3,\n\tFN_SEL_SOF1_4,\n\tFN_SEL_HSCIF0_0, FN_SEL_HSCIF0_1, FN_SEL_HSCIF0_2,\n\tFN_SEL_DIS_0, FN_SEL_DIS_1, FN_SEL_DIS_2,\n\tFN_SEL_RAD_0, FN_SEL_RAD_1,\n\tFN_SEL_RCN_0, FN_SEL_RCN_1,\n\tFN_SEL_RSP_0, FN_SEL_RSP_1,\n\tFN_SEL_SCIF2_0, FN_SEL_SCIF2_1, FN_SEL_SCIF2_2, FN_SEL_SCIF2_3,\n\tFN_SEL_SCIF2_4,\n\tFN_SEL_SOF2_0, FN_SEL_SOF2_1, FN_SEL_SOF2_2, FN_SEL_SOF2_3,\n\tFN_SEL_SOF2_4,\n\tFN_SEL_SSI1_0, FN_SEL_SSI1_1,\n\tFN_SEL_SSI0_0, FN_SEL_SSI0_1,\n\tFN_SEL_SSP_0, FN_SEL_SSP_1, FN_SEL_SSP_2,\n\tPINMUX_FUNCTION_END,\n\n\tPINMUX_MARK_BEGIN,\n\n\tEX_CS0_N_MARK, RD_N_MARK,\n\n\tAUDIO_CLKA_MARK,\n\n\tVI0_CLK_MARK, VI0_DATA0_VI0_B0_MARK, VI0_DATA1_VI0_B1_MARK,\n\tVI0_DATA2_VI0_B2_MARK, VI0_DATA4_VI0_B4_MARK, VI0_DATA5_VI0_B5_MARK,\n\tVI0_DATA6_VI0_B6_MARK, VI0_DATA7_VI0_B7_MARK,\n\n\tSD1_CLK_MARK,\n\n\tUSB0_PWEN_MARK, USB0_OVC_MARK, USB1_PWEN_MARK, USB1_OVC_MARK,\n\tDU0_DOTCLKIN_MARK,\n\n\t \n\tD0_MARK, D1_MARK, D2_MARK, D3_MARK, D4_MARK, D5_MARK,\n\tD6_MARK, D7_MARK, D8_MARK,\n\tD9_MARK, D10_MARK, D11_MARK, D12_MARK, D13_MARK, D14_MARK, D15_MARK,\n\tA0_MARK, ATAWR0_N_C_MARK, MSIOF0_SCK_B_MARK, I2C0_SCL_C_MARK,\n\tPWM2_B_MARK,\n\tA1_MARK, MSIOF0_SYNC_B_MARK, A2_MARK, MSIOF0_SS1_B_MARK,\n\tA3_MARK, MSIOF0_SS2_B_MARK, A4_MARK, MSIOF0_TXD_B_MARK,\n\tA5_MARK, MSIOF0_RXD_B_MARK, A6_MARK, MSIOF1_SCK_MARK,\n\n\t \n\tA7_MARK, MSIOF1_SYNC_MARK, A8_MARK, MSIOF1_SS1_MARK, I2C0_SCL_MARK,\n\tA9_MARK, MSIOF1_SS2_MARK, I2C0_SDA_MARK,\n\tA10_MARK, MSIOF1_TXD_MARK, MSIOF1_TXD_D_MARK,\n\tA11_MARK, MSIOF1_RXD_MARK, I2C3_SCL_D_MARK, MSIOF1_RXD_D_MARK,\n\tA12_MARK, FMCLK_MARK, I2C3_SDA_D_MARK, MSIOF1_SCK_D_MARK,\n\tA13_MARK, ATAG0_N_C_MARK, BPFCLK_MARK, MSIOF1_SS1_D_MARK,\n\tA14_MARK, ATADIR0_N_C_MARK, FMIN_MARK, FMIN_C_MARK, MSIOF1_SYNC_D_MARK,\n\tA15_MARK, BPFCLK_C_MARK,\n\tA16_MARK, DREQ2_B_MARK, FMCLK_C_MARK, SCIFA1_SCK_B_MARK,\n\tA17_MARK, DACK2_B_MARK, I2C0_SDA_C_MARK,\n\tA18_MARK, DREQ1_MARK, SCIFA1_RXD_C_MARK, SCIFB1_RXD_C_MARK,\n\n\t \n\tA19_MARK, DACK1_MARK, SCIFA1_TXD_C_MARK,\n\tSCIFB1_TXD_C_MARK, SCIFB1_SCK_B_MARK,\n\tA20_MARK, SPCLK_MARK,\n\tA21_MARK, ATAWR0_N_B_MARK, MOSI_IO0_MARK,\n\tA22_MARK, MISO_IO1_MARK, FMCLK_B_MARK, TX0_MARK, SCIFA0_TXD_MARK,\n\tA23_MARK, IO2_MARK, BPFCLK_B_MARK, RX0_MARK, SCIFA0_RXD_MARK,\n\tA24_MARK, DREQ2_MARK, IO3_MARK, TX1_MARK, SCIFA1_TXD_MARK,\n\tA25_MARK, DACK2_MARK, SSL_MARK, DREQ1_C_MARK,\n\tRX1_MARK, SCIFA1_RXD_MARK,\n\tCS0_N_MARK, ATAG0_N_B_MARK, I2C1_SCL_MARK,\n\tCS1_N_A26_MARK, ATADIR0_N_B_MARK, I2C1_SDA_MARK,\n\tEX_CS1_N_MARK, MSIOF2_SCK_MARK,\n\tEX_CS2_N_MARK, ATAWR0_N_MARK, MSIOF2_SYNC_MARK,\n\tEX_CS3_N_MARK, ATADIR0_N_MARK, MSIOF2_TXD_MARK,\n\tATAG0_N_MARK, EX_WAIT1_MARK,\n\n\t \n\tEX_CS4_N_MARK, ATARD0_N_MARK, MSIOF2_RXD_MARK, EX_WAIT2_MARK,\n\tEX_CS5_N_MARK, ATACS00_N_MARK, MSIOF2_SS1_MARK, HRX1_B_MARK,\n\tSCIFB1_RXD_B_MARK, PWM1_MARK, TPU_TO1_MARK,\n\tBS_N_MARK, ATACS10_N_MARK, MSIOF2_SS2_MARK, HTX1_B_MARK,\n\tSCIFB1_TXD_B_MARK, PWM2_MARK, TPU_TO2_MARK,\n\tRD_WR_N_MARK, HRX2_B_MARK, FMIN_B_MARK,\n\tSCIFB0_RXD_B_MARK, DREQ1_D_MARK,\n\tWE0_N_MARK, HCTS2_N_B_MARK, SCIFB0_TXD_B_MARK,\n\tWE1_N_MARK, ATARD0_N_B_MARK, HTX2_B_MARK, SCIFB0_RTS_N_B_MARK,\n\tEX_WAIT0_MARK, HRTS2_N_B_MARK, SCIFB0_CTS_N_B_MARK,\n\tDREQ0_MARK, PWM3_MARK, TPU_TO3_MARK,\n\tDACK0_MARK, DRACK0_MARK, REMOCON_MARK,\n\tSPEEDIN_MARK, HSCK0_C_MARK, HSCK2_C_MARK, SCIFB0_SCK_B_MARK,\n\tSCIFB2_SCK_B_MARK, DREQ2_C_MARK, HTX2_D_MARK,\n\tSSI_SCK0129_MARK, HRX0_C_MARK, HRX2_C_MARK,\n\tSCIFB0_RXD_C_MARK, SCIFB2_RXD_C_MARK,\n\tSSI_WS0129_MARK, HTX0_C_MARK, HTX2_C_MARK,\n\tSCIFB0_TXD_C_MARK, SCIFB2_TXD_C_MARK,\n\n\t \n\tSSI_SDATA0_MARK, I2C0_SCL_B_MARK, IIC0_SCL_B_MARK, MSIOF2_SCK_C_MARK,\n\tSSI_SCK1_MARK, I2C0_SDA_B_MARK, IIC0_SDA_B_MARK,\n\tMSIOF2_SYNC_C_MARK, GLO_I0_D_MARK,\n\tSSI_WS1_MARK, I2C1_SCL_B_MARK, IIC1_SCL_B_MARK,\n\tMSIOF2_TXD_C_MARK, GLO_I1_D_MARK,\n\tSSI_SDATA1_MARK, I2C1_SDA_B_MARK, IIC1_SDA_B_MARK, MSIOF2_RXD_C_MARK,\n\tSSI_SCK2_MARK, I2C2_SCL_MARK, GPS_CLK_B_MARK, GLO_Q0_D_MARK,\n\tHSCK1_E_MARK,\n\tSSI_WS2_MARK, I2C2_SDA_MARK, GPS_SIGN_B_MARK, RX2_E_MARK,\n\tGLO_Q1_D_MARK, HCTS1_N_E_MARK,\n\tSSI_SDATA2_MARK, GPS_MAG_B_MARK, TX2_E_MARK, HRTS1_N_E_MARK,\n\tSSI_SCK34_MARK, SSI_WS34_MARK, SSI_SDATA3_MARK,\n\tSSI_SCK4_MARK, GLO_SS_D_MARK,\n\tSSI_WS4_MARK, GLO_RFON_D_MARK,\n\tSSI_SDATA4_MARK, MSIOF2_SCK_D_MARK,\n\tSSI_SCK5_MARK, MSIOF1_SCK_C_MARK, TS_SDATA0_MARK, GLO_I0_MARK,\n\tMSIOF2_SYNC_D_MARK, VI1_R2_B_MARK,\n\n\t \n\tSSI_WS5_MARK, MSIOF1_SYNC_C_MARK, TS_SCK0_MARK, GLO_I1_MARK,\n\tMSIOF2_TXD_D_MARK, VI1_R3_B_MARK,\n\tSSI_SDATA5_MARK, MSIOF1_TXD_C_MARK, TS_SDEN0_MARK, GLO_Q0_MARK,\n\tMSIOF2_SS1_D_MARK, VI1_R4_B_MARK,\n\tSSI_SCK6_MARK, MSIOF1_RXD_C_MARK, TS_SPSYNC0_MARK, GLO_Q1_MARK,\n\tMSIOF2_RXD_D_MARK, VI1_R5_B_MARK,\n\tSSI_WS6_MARK, GLO_SCLK_MARK, MSIOF2_SS2_D_MARK, VI1_R6_B_MARK,\n\tSSI_SDATA6_MARK, STP_IVCXO27_0_B_MARK, GLO_SDATA_MARK, VI1_R7_B_MARK,\n\tSSI_SCK78_MARK, STP_ISCLK_0_B_MARK, GLO_SS_MARK,\n\tSSI_WS78_MARK, TX0_D_MARK, STP_ISD_0_B_MARK, GLO_RFON_MARK,\n\tSSI_SDATA7_MARK, RX0_D_MARK, STP_ISEN_0_B_MARK,\n\tSSI_SDATA8_MARK, TX1_D_MARK, STP_ISSYNC_0_B_MARK,\n\tSSI_SCK9_MARK, RX1_D_MARK, GLO_SCLK_D_MARK,\n\tSSI_WS9_MARK, TX3_D_MARK, CAN0_TX_D_MARK, GLO_SDATA_D_MARK,\n\tSSI_SDATA9_MARK, RX3_D_MARK, CAN0_RX_D_MARK,\n\n\t \n\tAUDIO_CLKB_MARK, STP_OPWM_0_B_MARK, MSIOF1_SCK_B_MARK,\n\tSCIF_CLK_MARK, DVC_MUTE_MARK, BPFCLK_E_MARK,\n\tAUDIO_CLKC_MARK, SCIFB0_SCK_C_MARK, MSIOF1_SYNC_B_MARK, RX2_MARK,\n\tSCIFA2_RXD_MARK, FMIN_E_MARK,\n\tAUDIO_CLKOUT_MARK, MSIOF1_SS1_B_MARK, TX2_MARK, SCIFA2_TXD_MARK,\n\tIRQ0_MARK, SCIFB1_RXD_D_MARK,\n\tIRQ1_MARK, SCIFB1_SCK_C_MARK,\n\tIRQ2_MARK, SCIFB1_TXD_D_MARK,\n\tIRQ3_MARK, I2C4_SCL_C_MARK, MSIOF2_TXD_E_MARK,\n\tIRQ4_MARK, HRX1_C_MARK, I2C4_SDA_C_MARK,\n\tMSIOF2_RXD_E_MARK,\n\tIRQ5_MARK, HTX1_C_MARK, I2C1_SCL_E_MARK, MSIOF2_SCK_E_MARK,\n\tIRQ6_MARK, HSCK1_C_MARK, MSIOF1_SS2_B_MARK,\n\tI2C1_SDA_E_MARK, MSIOF2_SYNC_E_MARK,\n\tIRQ7_MARK, HCTS1_N_C_MARK, MSIOF1_TXD_B_MARK,\n\tGPS_CLK_C_MARK, GPS_CLK_D_MARK,\n\tIRQ8_MARK, HRTS1_N_C_MARK, MSIOF1_RXD_B_MARK,\n\tGPS_SIGN_C_MARK, GPS_SIGN_D_MARK,\n\n\t \n\tIRQ9_MARK, DU1_DOTCLKIN_B_MARK, CAN_CLK_D_MARK, GPS_MAG_C_MARK,\n\tSCIF_CLK_B_MARK, GPS_MAG_D_MARK,\n\tDU1_DR0_MARK, LCDOUT0_MARK, VI1_DATA0_B_MARK, TX0_B_MARK,\n\tSCIFA0_TXD_B_MARK, MSIOF2_SCK_B_MARK,\n\tDU1_DR1_MARK, LCDOUT1_MARK, VI1_DATA1_B_MARK, RX0_B_MARK,\n\tSCIFA0_RXD_B_MARK, MSIOF2_SYNC_B_MARK,\n\tDU1_DR2_MARK, LCDOUT2_MARK, SSI_SCK0129_B_MARK,\n\tDU1_DR3_MARK, LCDOUT3_MARK, SSI_WS0129_B_MARK,\n\tDU1_DR4_MARK, LCDOUT4_MARK, SSI_SDATA0_B_MARK,\n\tDU1_DR5_MARK, LCDOUT5_MARK, SSI_SCK1_B_MARK,\n\tDU1_DR6_MARK, LCDOUT6_MARK, SSI_WS1_B_MARK,\n\tDU1_DR7_MARK, LCDOUT7_MARK, SSI_SDATA1_B_MARK,\n\tDU1_DG0_MARK, LCDOUT8_MARK, VI1_DATA2_B_MARK, TX1_B_MARK,\n\tSCIFA1_TXD_B_MARK, MSIOF2_SS1_B_MARK,\n\tDU1_DG1_MARK, LCDOUT9_MARK, VI1_DATA3_B_MARK, RX1_B_MARK,\n\tSCIFA1_RXD_B_MARK, MSIOF2_SS2_B_MARK,\n\tDU1_DG2_MARK, LCDOUT10_MARK, VI1_DATA4_B_MARK, SCIF1_SCK_B_MARK,\n\tSCIFA1_SCK_MARK, SSI_SCK78_B_MARK,\n\n\t \n\tDU1_DG3_MARK, LCDOUT11_MARK, VI1_DATA5_B_MARK, SSI_WS78_B_MARK,\n\tDU1_DG4_MARK, LCDOUT12_MARK, VI1_DATA6_B_MARK, HRX0_B_MARK,\n\tSCIFB2_RXD_B_MARK, SSI_SDATA7_B_MARK,\n\tDU1_DG5_MARK, LCDOUT13_MARK, VI1_DATA7_B_MARK, HCTS0_N_B_MARK,\n\tSCIFB2_TXD_B_MARK, SSI_SDATA8_B_MARK,\n\tDU1_DG6_MARK, LCDOUT14_MARK, HRTS0_N_B_MARK,\n\tSCIFB2_CTS_N_B_MARK, SSI_SCK9_B_MARK,\n\tDU1_DG7_MARK, LCDOUT15_MARK, HTX0_B_MARK,\n\tSCIFB2_RTS_N_B_MARK, SSI_WS9_B_MARK,\n\tDU1_DB0_MARK, LCDOUT16_MARK, VI1_CLK_B_MARK, TX2_B_MARK,\n\tSCIFA2_TXD_B_MARK, MSIOF2_TXD_B_MARK,\n\tDU1_DB1_MARK, LCDOUT17_MARK, VI1_HSYNC_N_B_MARK, RX2_B_MARK,\n\tSCIFA2_RXD_B_MARK, MSIOF2_RXD_B_MARK,\n\tDU1_DB2_MARK, LCDOUT18_MARK, VI1_VSYNC_N_B_MARK, SCIF2_SCK_B_MARK,\n\tSCIFA2_SCK_MARK, SSI_SDATA9_B_MARK,\n\tDU1_DB3_MARK, LCDOUT19_MARK, VI1_CLKENB_B_MARK,\n\tDU1_DB4_MARK, LCDOUT20_MARK, VI1_FIELD_B_MARK, CAN1_RX_MARK,\n\tDU1_DB5_MARK, LCDOUT21_MARK, TX3_MARK, SCIFA3_TXD_MARK, CAN1_TX_MARK,\n\n\t \n\tDU1_DB6_MARK, LCDOUT22_MARK, I2C3_SCL_C_MARK, RX3_MARK, SCIFA3_RXD_MARK,\n\tDU1_DB7_MARK, LCDOUT23_MARK, I2C3_SDA_C_MARK,\n\tSCIF3_SCK_MARK, SCIFA3_SCK_MARK,\n\tDU1_DOTCLKIN_MARK, QSTVA_QVS_MARK,\n\tDU1_DOTCLKOUT0_MARK, QCLK_MARK,\n\tDU1_DOTCLKOUT1_MARK, QSTVB_QVE_MARK, CAN0_TX_MARK,\n\tTX3_B_MARK, I2C2_SCL_B_MARK, PWM4_MARK,\n\tDU1_EXHSYNC_DU1_HSYNC_MARK, QSTH_QHS_MARK,\n\tDU1_EXVSYNC_DU1_VSYNC_MARK, QSTB_QHE_MARK,\n\tDU1_EXODDF_DU1_ODDF_DISP_CDE_MARK, QCPV_QDE_MARK,\n\tCAN0_RX_MARK, RX3_B_MARK, I2C2_SDA_B_MARK,\n\tDU1_DISP_MARK, QPOLA_MARK,\n\tDU1_CDE_MARK, QPOLB_MARK, PWM4_B_MARK,\n\tVI0_CLKENB_MARK, TX4_MARK, SCIFA4_TXD_MARK, TS_SDATA0_D_MARK,\n\tVI0_FIELD_MARK, RX4_MARK, SCIFA4_RXD_MARK, TS_SCK0_D_MARK,\n\tVI0_HSYNC_N_MARK, TX5_MARK, SCIFA5_TXD_MARK, TS_SDEN0_D_MARK,\n\tVI0_VSYNC_N_MARK, RX5_MARK, SCIFA5_RXD_MARK, TS_SPSYNC0_D_MARK,\n\tVI0_DATA3_VI0_B3_MARK, SCIF3_SCK_B_MARK, SCIFA3_SCK_B_MARK,\n\tVI0_G0_MARK, IIC1_SCL_MARK, STP_IVCXO27_0_C_MARK, I2C4_SCL_MARK,\n\tHCTS2_N_MARK, SCIFB2_CTS_N_MARK, ATAWR1_N_MARK,\n\n\t \n\tVI0_G1_MARK, IIC1_SDA_MARK, STP_ISCLK_0_C_MARK, I2C4_SDA_MARK,\n\tHRTS2_N_MARK, SCIFB2_RTS_N_MARK, ATADIR1_N_MARK,\n\tVI0_G2_MARK, VI2_HSYNC_N_MARK, STP_ISD_0_C_MARK, I2C3_SCL_B_MARK,\n\tHSCK2_MARK, SCIFB2_SCK_MARK, ATARD1_N_MARK,\n\tVI0_G3_MARK, VI2_VSYNC_N_MARK, STP_ISEN_0_C_MARK, I2C3_SDA_B_MARK,\n\tHRX2_MARK, SCIFB2_RXD_MARK, ATACS01_N_MARK,\n\tVI0_G4_MARK, VI2_CLKENB_MARK, STP_ISSYNC_0_C_MARK,\n\tHTX2_MARK, SCIFB2_TXD_MARK, SCIFB0_SCK_D_MARK,\n\tVI0_G5_MARK, VI2_FIELD_MARK, STP_OPWM_0_C_MARK, FMCLK_D_MARK,\n\tCAN0_TX_E_MARK, HTX1_D_MARK, SCIFB0_TXD_D_MARK,\n\tVI0_G6_MARK, VI2_CLK_MARK, BPFCLK_D_MARK,\n\tVI0_G7_MARK, VI2_DATA0_MARK, FMIN_D_MARK,\n\tVI0_R0_MARK, VI2_DATA1_MARK, GLO_I0_B_MARK,\n\tTS_SDATA0_C_MARK, ATACS11_N_MARK,\n\tVI0_R1_MARK, VI2_DATA2_MARK, GLO_I1_B_MARK,\n\tTS_SCK0_C_MARK, ATAG1_N_MARK,\n\tVI0_R2_MARK, VI2_DATA3_MARK, GLO_Q0_B_MARK, TS_SDEN0_C_MARK,\n\tVI0_R3_MARK, VI2_DATA4_MARK, GLO_Q1_B_MARK, TS_SPSYNC0_C_MARK,\n\tVI0_R4_MARK, VI2_DATA5_MARK, GLO_SCLK_B_MARK, TX0_C_MARK,\n\tI2C1_SCL_D_MARK,\n\n\t \n\tVI0_R5_MARK, VI2_DATA6_MARK, GLO_SDATA_B_MARK, RX0_C_MARK,\n\tI2C1_SDA_D_MARK,\n\tVI0_R6_MARK, VI2_DATA7_MARK, GLO_SS_B_MARK, TX1_C_MARK, I2C4_SCL_B_MARK,\n\tVI0_R7_MARK, GLO_RFON_B_MARK, RX1_C_MARK, CAN0_RX_E_MARK,\n\tI2C4_SDA_B_MARK, HRX1_D_MARK, SCIFB0_RXD_D_MARK,\n\tVI1_HSYNC_N_MARK, AVB_RXD0_MARK, TS_SDATA0_B_MARK,\n\tTX4_B_MARK, SCIFA4_TXD_B_MARK,\n\tVI1_VSYNC_N_MARK, AVB_RXD1_MARK, TS_SCK0_B_MARK,\n\tRX4_B_MARK, SCIFA4_RXD_B_MARK,\n\tVI1_CLKENB_MARK, AVB_RXD2_MARK, TS_SDEN0_B_MARK,\n\tVI1_FIELD_MARK, AVB_RXD3_MARK, TS_SPSYNC0_B_MARK,\n\tVI1_CLK_MARK, AVB_RXD4_MARK, VI1_DATA0_MARK, AVB_RXD5_MARK,\n\tVI1_DATA1_MARK, AVB_RXD6_MARK, VI1_DATA2_MARK, AVB_RXD7_MARK,\n\tVI1_DATA3_MARK, AVB_RX_ER_MARK, VI1_DATA4_MARK, AVB_MDIO_MARK,\n\tVI1_DATA5_MARK, AVB_RX_DV_MARK, VI1_DATA6_MARK, AVB_MAGIC_MARK,\n\tVI1_DATA7_MARK, AVB_MDC_MARK,\n\tETH_MDIO_MARK, AVB_RX_CLK_MARK, I2C2_SCL_C_MARK,\n\tETH_CRS_DV_MARK, AVB_LINK_MARK, I2C2_SDA_C_MARK,\n\n\t \n\tETH_RX_ER_MARK, AVB_CRS_MARK, I2C3_SCL_MARK, IIC0_SCL_MARK,\n\tETH_RXD0_MARK, AVB_PHY_INT_MARK, I2C3_SDA_MARK, IIC0_SDA_MARK,\n\tETH_RXD1_MARK, AVB_GTXREFCLK_MARK, CAN0_TX_C_MARK,\n\tI2C2_SCL_D_MARK, MSIOF1_RXD_E_MARK,\n\tETH_LINK_MARK, AVB_TXD0_MARK, CAN0_RX_C_MARK,\n\tI2C2_SDA_D_MARK, MSIOF1_SCK_E_MARK,\n\tETH_REFCLK_MARK, AVB_TXD1_MARK, SCIFA3_RXD_B_MARK,\n\tCAN1_RX_C_MARK, MSIOF1_SYNC_E_MARK,\n\tETH_TXD1_MARK, AVB_TXD2_MARK, SCIFA3_TXD_B_MARK,\n\tCAN1_TX_C_MARK, MSIOF1_TXD_E_MARK,\n\tETH_TX_EN_MARK, AVB_TXD3_MARK, TCLK1_B_MARK, CAN_CLK_B_MARK,\n\tETH_MAGIC_MARK, AVB_TXD4_MARK, IETX_C_MARK,\n\tETH_TXD0_MARK, AVB_TXD5_MARK, IECLK_C_MARK,\n\tETH_MDC_MARK, AVB_TXD6_MARK, IERX_C_MARK,\n\tSTP_IVCXO27_0_MARK, AVB_TXD7_MARK, SCIFB2_TXD_D_MARK,\n\tADIDATA_B_MARK, MSIOF0_SYNC_C_MARK,\n\tSTP_ISCLK_0_MARK, AVB_TX_EN_MARK, SCIFB2_RXD_D_MARK,\n\tADICS_SAMP_B_MARK, MSIOF0_SCK_C_MARK,\n\n\t \n\tSTP_ISD_0_MARK, AVB_TX_ER_MARK, SCIFB2_SCK_C_MARK,\n\tADICLK_B_MARK, MSIOF0_SS1_C_MARK,\n\tSTP_ISEN_0_MARK, AVB_TX_CLK_MARK, ADICHS0_B_MARK, MSIOF0_SS2_C_MARK,\n\tSTP_ISSYNC_0_MARK, AVB_COL_MARK, ADICHS1_B_MARK, MSIOF0_RXD_C_MARK,\n\tSTP_OPWM_0_MARK, AVB_GTX_CLK_MARK, PWM0_B_MARK,\n\tADICHS2_B_MARK, MSIOF0_TXD_C_MARK,\n\tSD0_CLK_MARK, SPCLK_B_MARK, SD0_CMD_MARK, MOSI_IO0_B_MARK,\n\tSD0_DATA0_MARK, MISO_IO1_B_MARK, SD0_DATA1_MARK, IO2_B_MARK,\n\tSD0_DATA2_MARK, IO3_B_MARK, SD0_DATA3_MARK, SSL_B_MARK,\n\tSD0_CD_MARK, MMC_D6_B_MARK, SIM0_RST_B_MARK, CAN0_RX_F_MARK,\n\tSCIFA5_TXD_B_MARK, TX3_C_MARK,\n\tSD0_WP_MARK, MMC_D7_B_MARK, SIM0_D_B_MARK, CAN0_TX_F_MARK,\n\tSCIFA5_RXD_B_MARK, RX3_C_MARK,\n\tSD1_CMD_MARK, REMOCON_B_MARK, SD1_DATA0_MARK, SPEEDIN_B_MARK,\n\tSD1_DATA1_MARK, IETX_B_MARK, SD1_DATA2_MARK, IECLK_B_MARK,\n\tSD1_DATA3_MARK, IERX_B_MARK,\n\tSD1_CD_MARK, PWM0_MARK, TPU_TO0_MARK, I2C1_SCL_C_MARK,\n\n\t \n\tSD1_WP_MARK, PWM1_B_MARK, I2C1_SDA_C_MARK,\n\tSD2_CLK_MARK, MMC_CLK_MARK, SD2_CMD_MARK, MMC_CMD_MARK,\n\tSD2_DATA0_MARK, MMC_D0_MARK, SD2_DATA1_MARK, MMC_D1_MARK,\n\tSD2_DATA2_MARK, MMC_D2_MARK, SD2_DATA3_MARK, MMC_D3_MARK,\n\tSD2_CD_MARK, MMC_D4_MARK, IIC1_SCL_C_MARK, TX5_B_MARK,\n\tSCIFA5_TXD_C_MARK,\n\tSD2_WP_MARK, MMC_D5_MARK, IIC1_SDA_C_MARK, RX5_B_MARK,\n\tSCIFA5_RXD_C_MARK,\n\tMSIOF0_SCK_MARK, RX2_C_MARK, ADIDATA_MARK,\n\tVI1_CLK_C_MARK, VI1_G0_B_MARK,\n\tMSIOF0_SYNC_MARK, TX2_C_MARK, ADICS_SAMP_MARK,\n\tVI1_CLKENB_C_MARK, VI1_G1_B_MARK,\n\tMSIOF0_TXD_MARK, ADICLK_MARK, VI1_FIELD_C_MARK, VI1_G2_B_MARK,\n\tMSIOF0_RXD_MARK, ADICHS0_MARK, VI1_DATA0_C_MARK, VI1_G3_B_MARK,\n\tMSIOF0_SS1_MARK, MMC_D6_MARK, ADICHS1_MARK, TX0_E_MARK,\n\tVI1_HSYNC_N_C_MARK, IIC0_SCL_C_MARK, VI1_G4_B_MARK,\n\tMSIOF0_SS2_MARK, MMC_D7_MARK, ADICHS2_MARK, RX0_E_MARK,\n\tVI1_VSYNC_N_C_MARK, IIC0_SDA_C_MARK, VI1_G5_B_MARK,\n\n\t \n\tSIM0_RST_MARK, IETX_MARK, CAN1_TX_D_MARK,\n\tSIM0_CLK_MARK, IECLK_MARK, CAN_CLK_C_MARK,\n\tSIM0_D_MARK, IERX_MARK, CAN1_RX_D_MARK,\n\tGPS_CLK_MARK, DU1_DOTCLKIN_C_MARK, AUDIO_CLKB_B_MARK,\n\tPWM5_B_MARK, SCIFA3_TXD_C_MARK,\n\tGPS_SIGN_MARK, TX4_C_MARK, SCIFA4_TXD_C_MARK, PWM5_MARK,\n\tVI1_G6_B_MARK, SCIFA3_RXD_C_MARK,\n\tGPS_MAG_MARK, RX4_C_MARK, SCIFA4_RXD_C_MARK, PWM6_MARK,\n\tVI1_G7_B_MARK, SCIFA3_SCK_C_MARK,\n\tHCTS0_N_MARK, SCIFB0_CTS_N_MARK, GLO_I0_C_MARK,\n\tTCLK1_MARK, VI1_DATA1_C_MARK,\n\tHRTS0_N_MARK, SCIFB0_RTS_N_MARK, GLO_I1_C_MARK, VI1_DATA2_C_MARK,\n\tHSCK0_MARK, SCIFB0_SCK_MARK, GLO_Q0_C_MARK, CAN_CLK_MARK,\n\tTCLK2_MARK, VI1_DATA3_C_MARK,\n\tHRX0_MARK, SCIFB0_RXD_MARK, GLO_Q1_C_MARK,\n\tCAN0_RX_B_MARK, VI1_DATA4_C_MARK,\n\tHTX0_MARK, SCIFB0_TXD_MARK, GLO_SCLK_C_MARK,\n\tCAN0_TX_B_MARK, VI1_DATA5_C_MARK,\n\n\t \n\tHRX1_MARK, SCIFB1_RXD_MARK, VI1_R0_B_MARK,\n\tGLO_SDATA_C_MARK, VI1_DATA6_C_MARK,\n\tHTX1_MARK, SCIFB1_TXD_MARK, VI1_R1_B_MARK,\n\tGLO_SS_C_MARK, VI1_DATA7_C_MARK,\n\tHSCK1_MARK, SCIFB1_SCK_MARK, MLB_CLK_MARK, GLO_RFON_C_MARK,\n\tHCTS1_N_MARK, SCIFB1_CTS_N_MARK, MLB_SIG_MARK, CAN1_TX_B_MARK,\n\tHRTS1_N_MARK, SCIFB1_RTS_N_MARK, MLB_DAT_MARK, CAN1_RX_B_MARK,\n\tPINMUX_MARK_END,\n};\n\nstatic const u16 pinmux_data[] = {\n\tPINMUX_DATA_GP_ALL(),  \n\n\tPINMUX_SINGLE(EX_CS0_N),\n\tPINMUX_SINGLE(RD_N),\n\tPINMUX_SINGLE(AUDIO_CLKA),\n\tPINMUX_SINGLE(VI0_CLK),\n\tPINMUX_SINGLE(VI0_DATA0_VI0_B0),\n\tPINMUX_SINGLE(VI0_DATA1_VI0_B1),\n\tPINMUX_SINGLE(VI0_DATA2_VI0_B2),\n\tPINMUX_SINGLE(VI0_DATA4_VI0_B4),\n\tPINMUX_SINGLE(VI0_DATA5_VI0_B5),\n\tPINMUX_SINGLE(VI0_DATA6_VI0_B6),\n\tPINMUX_SINGLE(VI0_DATA7_VI0_B7),\n\tPINMUX_SINGLE(USB0_PWEN),\n\tPINMUX_SINGLE(USB0_OVC),\n\tPINMUX_SINGLE(USB1_PWEN),\n\tPINMUX_SINGLE(USB1_OVC),\n\tPINMUX_SINGLE(DU0_DOTCLKIN),\n\tPINMUX_SINGLE(SD1_CLK),\n\n\t \n\tPINMUX_IPSR_GPSR(IP0_0, D0),\n\tPINMUX_IPSR_GPSR(IP0_1, D1),\n\tPINMUX_IPSR_GPSR(IP0_2, D2),\n\tPINMUX_IPSR_GPSR(IP0_3, D3),\n\tPINMUX_IPSR_GPSR(IP0_4, D4),\n\tPINMUX_IPSR_GPSR(IP0_5, D5),\n\tPINMUX_IPSR_GPSR(IP0_6, D6),\n\tPINMUX_IPSR_GPSR(IP0_7, D7),\n\tPINMUX_IPSR_GPSR(IP0_8, D8),\n\tPINMUX_IPSR_GPSR(IP0_9, D9),\n\tPINMUX_IPSR_GPSR(IP0_10, D10),\n\tPINMUX_IPSR_GPSR(IP0_11, D11),\n\tPINMUX_IPSR_GPSR(IP0_12, D12),\n\tPINMUX_IPSR_GPSR(IP0_13, D13),\n\tPINMUX_IPSR_GPSR(IP0_14, D14),\n\tPINMUX_IPSR_GPSR(IP0_15, D15),\n\tPINMUX_IPSR_GPSR(IP0_18_16, A0),\n\tPINMUX_IPSR_MSEL(IP0_18_16, ATAWR0_N_C, SEL_LBS_2),\n\tPINMUX_IPSR_MSEL(IP0_18_16, MSIOF0_SCK_B, SEL_SOF0_1),\n\tPINMUX_IPSR_MSEL(IP0_18_16, I2C0_SCL_C, SEL_I2C0_2),\n\tPINMUX_IPSR_GPSR(IP0_18_16, PWM2_B),\n\tPINMUX_IPSR_GPSR(IP0_20_19, A1),\n\tPINMUX_IPSR_MSEL(IP0_20_19, MSIOF0_SYNC_B, SEL_SOF0_1),\n\tPINMUX_IPSR_GPSR(IP0_22_21, A2),\n\tPINMUX_IPSR_MSEL(IP0_22_21, MSIOF0_SS1_B, SEL_SOF0_1),\n\tPINMUX_IPSR_GPSR(IP0_24_23, A3),\n\tPINMUX_IPSR_MSEL(IP0_24_23, MSIOF0_SS2_B, SEL_SOF0_1),\n\tPINMUX_IPSR_GPSR(IP0_26_25, A4),\n\tPINMUX_IPSR_MSEL(IP0_26_25, MSIOF0_TXD_B, SEL_SOF0_1),\n\tPINMUX_IPSR_GPSR(IP0_28_27, A5),\n\tPINMUX_IPSR_MSEL(IP0_28_27, MSIOF0_RXD_B, SEL_SOF0_1),\n\tPINMUX_IPSR_GPSR(IP0_30_29, A6),\n\tPINMUX_IPSR_MSEL(IP0_30_29, MSIOF1_SCK, SEL_SOF1_0),\n\n\t \n\tPINMUX_IPSR_GPSR(IP1_1_0, A7),\n\tPINMUX_IPSR_MSEL(IP1_1_0, MSIOF1_SYNC, SEL_SOF1_0),\n\tPINMUX_IPSR_GPSR(IP1_3_2, A8),\n\tPINMUX_IPSR_MSEL(IP1_3_2, MSIOF1_SS1, SEL_SOF1_0),\n\tPINMUX_IPSR_MSEL(IP1_3_2, I2C0_SCL, SEL_I2C0_0),\n\tPINMUX_IPSR_GPSR(IP1_5_4, A9),\n\tPINMUX_IPSR_MSEL(IP1_5_4, MSIOF1_SS2, SEL_SOF1_0),\n\tPINMUX_IPSR_MSEL(IP1_5_4, I2C0_SDA, SEL_I2C0_0),\n\tPINMUX_IPSR_GPSR(IP1_7_6, A10),\n\tPINMUX_IPSR_MSEL(IP1_7_6, MSIOF1_TXD, SEL_SOF1_0),\n\tPINMUX_IPSR_MSEL(IP1_7_6, MSIOF1_TXD_D, SEL_SOF1_3),\n\tPINMUX_IPSR_GPSR(IP1_10_8, A11),\n\tPINMUX_IPSR_MSEL(IP1_10_8, MSIOF1_RXD, SEL_SOF1_0),\n\tPINMUX_IPSR_MSEL(IP1_10_8, I2C3_SCL_D, SEL_I2C3_3),\n\tPINMUX_IPSR_MSEL(IP1_10_8, MSIOF1_RXD_D, SEL_SOF1_3),\n\tPINMUX_IPSR_GPSR(IP1_13_11, A12),\n\tPINMUX_IPSR_MSEL(IP1_13_11, FMCLK, SEL_FM_0),\n\tPINMUX_IPSR_MSEL(IP1_13_11, I2C3_SDA_D, SEL_I2C3_3),\n\tPINMUX_IPSR_MSEL(IP1_13_11, MSIOF1_SCK_D, SEL_SOF1_3),\n\tPINMUX_IPSR_GPSR(IP1_16_14, A13),\n\tPINMUX_IPSR_MSEL(IP1_16_14, ATAG0_N_C, SEL_LBS_2),\n\tPINMUX_IPSR_MSEL(IP1_16_14, BPFCLK, SEL_FM_0),\n\tPINMUX_IPSR_MSEL(IP1_16_14, MSIOF1_SS1_D, SEL_SOF1_3),\n\tPINMUX_IPSR_GPSR(IP1_19_17, A14),\n\tPINMUX_IPSR_MSEL(IP1_19_17, ATADIR0_N_C, SEL_LBS_2),\n\tPINMUX_IPSR_MSEL(IP1_19_17, FMIN, SEL_FM_0),\n\tPINMUX_IPSR_MSEL(IP1_19_17, FMIN_C, SEL_FM_2),\n\tPINMUX_IPSR_MSEL(IP1_19_17, MSIOF1_SYNC_D, SEL_SOF1_3),\n\tPINMUX_IPSR_GPSR(IP1_22_20, A15),\n\tPINMUX_IPSR_MSEL(IP1_22_20, BPFCLK_C, SEL_FM_2),\n\tPINMUX_IPSR_GPSR(IP1_25_23, A16),\n\tPINMUX_IPSR_MSEL(IP1_25_23, DREQ2_B, SEL_LBS_1),\n\tPINMUX_IPSR_MSEL(IP1_25_23, FMCLK_C, SEL_FM_2),\n\tPINMUX_IPSR_MSEL(IP1_25_23, SCIFA1_SCK_B, SEL_SCIFA1_1),\n\tPINMUX_IPSR_GPSR(IP1_28_26, A17),\n\tPINMUX_IPSR_MSEL(IP1_28_26, DACK2_B, SEL_LBS_1),\n\tPINMUX_IPSR_MSEL(IP1_28_26, I2C0_SDA_C, SEL_I2C0_2),\n\tPINMUX_IPSR_GPSR(IP1_31_29, A18),\n\tPINMUX_IPSR_MSEL(IP1_31_29, DREQ1, SEL_LBS_0),\n\tPINMUX_IPSR_MSEL(IP1_31_29, SCIFA1_RXD_C, SEL_SCIFA1_2),\n\tPINMUX_IPSR_MSEL(IP1_31_29, SCIFB1_RXD_C, SEL_SCIFB1_2),\n\n\t \n\tPINMUX_IPSR_GPSR(IP2_2_0, A19),\n\tPINMUX_IPSR_GPSR(IP2_2_0, DACK1),\n\tPINMUX_IPSR_MSEL(IP2_2_0, SCIFA1_TXD_C, SEL_SCIFA1_2),\n\tPINMUX_IPSR_MSEL(IP2_2_0, SCIFB1_TXD_C, SEL_SCIFB1_2),\n\tPINMUX_IPSR_MSEL(IP2_2_0, SCIFB1_SCK_B, SEL_SCIFB1_1),\n\tPINMUX_IPSR_GPSR(IP2_2_0, A20),\n\tPINMUX_IPSR_MSEL(IP2_4_3, SPCLK, SEL_QSP_0),\n\tPINMUX_IPSR_GPSR(IP2_6_5, A21),\n\tPINMUX_IPSR_MSEL(IP2_6_5, ATAWR0_N_B, SEL_LBS_1),\n\tPINMUX_IPSR_MSEL(IP2_6_5, MOSI_IO0, SEL_QSP_0),\n\tPINMUX_IPSR_GPSR(IP2_9_7, A22),\n\tPINMUX_IPSR_MSEL(IP2_9_7, MISO_IO1, SEL_QSP_0),\n\tPINMUX_IPSR_MSEL(IP2_9_7, FMCLK_B, SEL_FM_1),\n\tPINMUX_IPSR_MSEL(IP2_9_7, TX0, SEL_SCIF0_0),\n\tPINMUX_IPSR_MSEL(IP2_9_7, SCIFA0_TXD, SEL_SCFA_0),\n\tPINMUX_IPSR_GPSR(IP2_12_10, A23),\n\tPINMUX_IPSR_MSEL(IP2_12_10, IO2, SEL_QSP_0),\n\tPINMUX_IPSR_MSEL(IP2_12_10, BPFCLK_B, SEL_FM_1),\n\tPINMUX_IPSR_MSEL(IP2_12_10, RX0, SEL_SCIF0_0),\n\tPINMUX_IPSR_MSEL(IP2_12_10, SCIFA0_RXD, SEL_SCFA_0),\n\tPINMUX_IPSR_GPSR(IP2_15_13, A24),\n\tPINMUX_IPSR_MSEL(IP2_15_13, DREQ2, SEL_LBS_0),\n\tPINMUX_IPSR_MSEL(IP2_15_13, IO3, SEL_QSP_0),\n\tPINMUX_IPSR_MSEL(IP2_15_13, TX1, SEL_SCIF1_0),\n\tPINMUX_IPSR_MSEL(IP2_15_13, SCIFA1_TXD, SEL_SCIFA1_0),\n\tPINMUX_IPSR_GPSR(IP2_18_16, A25),\n\tPINMUX_IPSR_MSEL(IP2_18_16, DACK2, SEL_LBS_0),\n\tPINMUX_IPSR_MSEL(IP2_18_16, SSL, SEL_QSP_0),\n\tPINMUX_IPSR_MSEL(IP2_18_16, DREQ1_C, SEL_LBS_2),\n\tPINMUX_IPSR_MSEL(IP2_18_16, RX1, SEL_SCIF1_0),\n\tPINMUX_IPSR_MSEL(IP2_18_16, SCIFA1_RXD, SEL_SCIFA1_0),\n\tPINMUX_IPSR_GPSR(IP2_20_19, CS0_N),\n\tPINMUX_IPSR_MSEL(IP2_20_19, ATAG0_N_B, SEL_LBS_1),\n\tPINMUX_IPSR_MSEL(IP2_20_19, I2C1_SCL, SEL_I2C1_0),\n\tPINMUX_IPSR_GPSR(IP2_22_21, CS1_N_A26),\n\tPINMUX_IPSR_MSEL(IP2_22_21, ATADIR0_N_B, SEL_LBS_1),\n\tPINMUX_IPSR_MSEL(IP2_22_21, I2C1_SDA, SEL_I2C1_0),\n\tPINMUX_IPSR_GPSR(IP2_24_23, EX_CS1_N),\n\tPINMUX_IPSR_MSEL(IP2_24_23, MSIOF2_SCK, SEL_SOF2_0),\n\tPINMUX_IPSR_GPSR(IP2_26_25, EX_CS2_N),\n\tPINMUX_IPSR_MSEL(IP2_26_25, ATAWR0_N, SEL_LBS_0),\n\tPINMUX_IPSR_MSEL(IP2_26_25, MSIOF2_SYNC, SEL_SOF2_0),\n\tPINMUX_IPSR_GPSR(IP2_29_27, EX_CS3_N),\n\tPINMUX_IPSR_MSEL(IP2_29_27, ATADIR0_N, SEL_LBS_0),\n\tPINMUX_IPSR_MSEL(IP2_29_27, MSIOF2_TXD, SEL_SOF2_0),\n\tPINMUX_IPSR_MSEL(IP2_29_27, ATAG0_N, SEL_LBS_0),\n\tPINMUX_IPSR_GPSR(IP2_29_27, EX_WAIT1),\n\n\t \n\tPINMUX_IPSR_GPSR(IP3_2_0, EX_CS4_N),\n\tPINMUX_IPSR_MSEL(IP3_2_0, ATARD0_N, SEL_LBS_0),\n\tPINMUX_IPSR_MSEL(IP3_2_0, MSIOF2_RXD, SEL_SOF2_0),\n\tPINMUX_IPSR_GPSR(IP3_2_0, EX_WAIT2),\n\tPINMUX_IPSR_GPSR(IP3_5_3, EX_CS5_N),\n\tPINMUX_IPSR_GPSR(IP3_5_3, ATACS00_N),\n\tPINMUX_IPSR_MSEL(IP3_5_3, MSIOF2_SS1, SEL_SOF2_0),\n\tPINMUX_IPSR_MSEL(IP3_5_3, HRX1_B, SEL_HSCIF1_1),\n\tPINMUX_IPSR_MSEL(IP3_5_3, SCIFB1_RXD_B, SEL_SCIFB1_1),\n\tPINMUX_IPSR_GPSR(IP3_5_3, PWM1),\n\tPINMUX_IPSR_GPSR(IP3_5_3, TPU_TO1),\n\tPINMUX_IPSR_GPSR(IP3_8_6, BS_N),\n\tPINMUX_IPSR_GPSR(IP3_8_6, ATACS10_N),\n\tPINMUX_IPSR_MSEL(IP3_8_6, MSIOF2_SS2, SEL_SOF2_0),\n\tPINMUX_IPSR_MSEL(IP3_8_6, HTX1_B, SEL_HSCIF1_1),\n\tPINMUX_IPSR_MSEL(IP3_8_6, SCIFB1_TXD_B, SEL_SCIFB1_1),\n\tPINMUX_IPSR_GPSR(IP3_8_6, PWM2),\n\tPINMUX_IPSR_GPSR(IP3_8_6, TPU_TO2),\n\tPINMUX_IPSR_GPSR(IP3_11_9, RD_WR_N),\n\tPINMUX_IPSR_MSEL(IP3_11_9, HRX2_B, SEL_HSCIF2_1),\n\tPINMUX_IPSR_MSEL(IP3_11_9, FMIN_B, SEL_FM_1),\n\tPINMUX_IPSR_MSEL(IP3_11_9, SCIFB0_RXD_B, SEL_SCIFB_1),\n\tPINMUX_IPSR_MSEL(IP3_11_9, DREQ1_D, SEL_LBS_1),\n\tPINMUX_IPSR_GPSR(IP3_13_12, WE0_N),\n\tPINMUX_IPSR_MSEL(IP3_13_12, HCTS2_N_B, SEL_HSCIF2_1),\n\tPINMUX_IPSR_MSEL(IP3_13_12, SCIFB0_TXD_B, SEL_SCIFB_1),\n\tPINMUX_IPSR_GPSR(IP3_15_14, WE1_N),\n\tPINMUX_IPSR_MSEL(IP3_15_14, ATARD0_N_B, SEL_LBS_1),\n\tPINMUX_IPSR_MSEL(IP3_15_14, HTX2_B, SEL_HSCIF2_1),\n\tPINMUX_IPSR_MSEL(IP3_15_14, SCIFB0_RTS_N_B, SEL_SCIFB_1),\n\tPINMUX_IPSR_GPSR(IP3_17_16, EX_WAIT0),\n\tPINMUX_IPSR_MSEL(IP3_17_16, HRTS2_N_B, SEL_HSCIF2_1),\n\tPINMUX_IPSR_MSEL(IP3_17_16, SCIFB0_CTS_N_B, SEL_SCIFB_1),\n\tPINMUX_IPSR_GPSR(IP3_19_18, DREQ0),\n\tPINMUX_IPSR_GPSR(IP3_19_18, PWM3),\n\tPINMUX_IPSR_GPSR(IP3_19_18, TPU_TO3),\n\tPINMUX_IPSR_GPSR(IP3_21_20, DACK0),\n\tPINMUX_IPSR_GPSR(IP3_21_20, DRACK0),\n\tPINMUX_IPSR_MSEL(IP3_21_20, REMOCON, SEL_RCN_0),\n\tPINMUX_IPSR_MSEL(IP3_24_22, SPEEDIN, SEL_RSP_0),\n\tPINMUX_IPSR_MSEL(IP3_24_22, HSCK0_C, SEL_HSCIF0_2),\n\tPINMUX_IPSR_MSEL(IP3_24_22, HSCK2_C, SEL_HSCIF2_2),\n\tPINMUX_IPSR_MSEL(IP3_24_22, SCIFB0_SCK_B, SEL_SCIFB_1),\n\tPINMUX_IPSR_MSEL(IP3_24_22, SCIFB2_SCK_B, SEL_SCIFB2_1),\n\tPINMUX_IPSR_MSEL(IP3_24_22, DREQ2_C, SEL_LBS_2),\n\tPINMUX_IPSR_MSEL(IP3_30_28, HTX2_C, SEL_HSCIF2_2),\n\tPINMUX_IPSR_MSEL(IP3_27_25, SSI_SCK0129, SEL_SSI0_0),\n\tPINMUX_IPSR_MSEL(IP3_27_25, HRX0_C, SEL_HSCIF0_2),\n\tPINMUX_IPSR_MSEL(IP3_27_25, HRX2_C, SEL_HSCIF2_2),\n\tPINMUX_IPSR_MSEL(IP3_27_25, SCIFB0_RXD_C, SEL_SCIFB_2),\n\tPINMUX_IPSR_MSEL(IP3_27_25, SCIFB2_RXD_C, SEL_SCIFB2_2),\n\tPINMUX_IPSR_MSEL(IP3_30_28, SSI_WS0129, SEL_SSI0_0),\n\tPINMUX_IPSR_MSEL(IP3_30_28, HTX0_C, SEL_HSCIF0_2),\n\tPINMUX_IPSR_MSEL(IP3_30_28, HTX2_C, SEL_HSCIF2_2),\n\tPINMUX_IPSR_MSEL(IP3_30_28, SCIFB0_TXD_C, SEL_SCIFB_2),\n\tPINMUX_IPSR_MSEL(IP3_30_28, SCIFB2_TXD_C, SEL_SCIFB2_2),\n\n\t \n\tPINMUX_IPSR_MSEL(IP4_1_0, SSI_SDATA0, SEL_SSI0_0),\n\tPINMUX_IPSR_MSEL(IP4_1_0, I2C0_SCL_B, SEL_I2C0_1),\n\tPINMUX_IPSR_MSEL(IP4_1_0, IIC0_SCL_B, SEL_IIC0_1),\n\tPINMUX_IPSR_MSEL(IP4_1_0, MSIOF2_SCK_C, SEL_SOF2_2),\n\tPINMUX_IPSR_MSEL(IP4_4_2, SSI_SCK1, SEL_SSI1_0),\n\tPINMUX_IPSR_MSEL(IP4_4_2, I2C0_SDA_B, SEL_I2C0_1),\n\tPINMUX_IPSR_MSEL(IP4_4_2, IIC0_SDA_B, SEL_IIC0_1),\n\tPINMUX_IPSR_MSEL(IP4_4_2, MSIOF2_SYNC_C, SEL_SOF2_2),\n\tPINMUX_IPSR_MSEL(IP4_4_2, GLO_I0_D, SEL_GPS_3),\n\tPINMUX_IPSR_MSEL(IP4_7_5, SSI_WS1, SEL_SSI1_0),\n\tPINMUX_IPSR_MSEL(IP4_7_5, I2C1_SCL_B, SEL_I2C1_1),\n\tPINMUX_IPSR_MSEL(IP4_7_5, IIC1_SCL_B, SEL_IIC1_1),\n\tPINMUX_IPSR_MSEL(IP4_7_5, MSIOF2_TXD_C, SEL_SOF2_2),\n\tPINMUX_IPSR_MSEL(IP4_7_5, GLO_I1_D, SEL_GPS_3),\n\tPINMUX_IPSR_MSEL(IP4_9_8, SSI_SDATA1, SEL_SSI1_0),\n\tPINMUX_IPSR_MSEL(IP4_9_8, I2C1_SDA_B, SEL_I2C1_1),\n\tPINMUX_IPSR_MSEL(IP4_9_8, IIC1_SDA_B, SEL_IIC1_1),\n\tPINMUX_IPSR_MSEL(IP4_9_8, MSIOF2_RXD_C, SEL_SOF2_2),\n\tPINMUX_IPSR_GPSR(IP4_12_10, SSI_SCK2),\n\tPINMUX_IPSR_MSEL(IP4_12_10, I2C2_SCL, SEL_I2C2_0),\n\tPINMUX_IPSR_MSEL(IP4_12_10, GPS_CLK_B, SEL_GPS_1),\n\tPINMUX_IPSR_MSEL(IP4_12_10, GLO_Q0_D, SEL_GPS_3),\n\tPINMUX_IPSR_MSEL(IP4_12_10, HSCK1_E, SEL_HSCIF1_4),\n\tPINMUX_IPSR_GPSR(IP4_15_13, SSI_WS2),\n\tPINMUX_IPSR_MSEL(IP4_15_13, I2C2_SDA, SEL_I2C2_0),\n\tPINMUX_IPSR_MSEL(IP4_15_13, GPS_SIGN_B, SEL_GPS_1),\n\tPINMUX_IPSR_MSEL(IP4_15_13, RX2_E, SEL_SCIF2_4),\n\tPINMUX_IPSR_MSEL(IP4_15_13, GLO_Q1_D, SEL_GPS_3),\n\tPINMUX_IPSR_MSEL(IP4_15_13, HCTS1_N_E, SEL_HSCIF1_4),\n\tPINMUX_IPSR_GPSR(IP4_18_16, SSI_SDATA2),\n\tPINMUX_IPSR_MSEL(IP4_18_16, GPS_MAG_B, SEL_GPS_1),\n\tPINMUX_IPSR_MSEL(IP4_18_16, TX2_E, SEL_SCIF2_4),\n\tPINMUX_IPSR_MSEL(IP4_18_16, HRTS1_N_E, SEL_HSCIF1_4),\n\tPINMUX_IPSR_GPSR(IP4_19, SSI_SCK34),\n\tPINMUX_IPSR_GPSR(IP4_20, SSI_WS34),\n\tPINMUX_IPSR_GPSR(IP4_21, SSI_SDATA3),\n\tPINMUX_IPSR_GPSR(IP4_23_22, SSI_SCK4),\n\tPINMUX_IPSR_MSEL(IP4_23_22, GLO_SS_D, SEL_GPS_3),\n\tPINMUX_IPSR_GPSR(IP4_25_24, SSI_WS4),\n\tPINMUX_IPSR_MSEL(IP4_25_24, GLO_RFON_D, SEL_GPS_3),\n\tPINMUX_IPSR_GPSR(IP4_27_26, SSI_SDATA4),\n\tPINMUX_IPSR_MSEL(IP4_27_26, MSIOF2_SCK_D, SEL_SOF2_3),\n\tPINMUX_IPSR_GPSR(IP4_30_28, SSI_SCK5),\n\tPINMUX_IPSR_MSEL(IP4_30_28, MSIOF1_SCK_C, SEL_SOF1_2),\n\tPINMUX_IPSR_MSEL(IP4_30_28, TS_SDATA0, SEL_TSIF0_0),\n\tPINMUX_IPSR_MSEL(IP4_30_28, GLO_I0, SEL_GPS_0),\n\tPINMUX_IPSR_MSEL(IP4_30_28, MSIOF2_SYNC_D, SEL_SOF2_3),\n\tPINMUX_IPSR_GPSR(IP4_30_28, VI1_R2_B),\n\n\t \n\tPINMUX_IPSR_GPSR(IP5_2_0, SSI_WS5),\n\tPINMUX_IPSR_MSEL(IP5_2_0, MSIOF1_SYNC_C, SEL_SOF1_2),\n\tPINMUX_IPSR_MSEL(IP5_2_0, TS_SCK0, SEL_TSIF0_0),\n\tPINMUX_IPSR_MSEL(IP5_2_0, GLO_I1, SEL_GPS_0),\n\tPINMUX_IPSR_MSEL(IP5_2_0, MSIOF2_TXD_D, SEL_SOF2_3),\n\tPINMUX_IPSR_GPSR(IP5_2_0, VI1_R3_B),\n\tPINMUX_IPSR_GPSR(IP5_5_3, SSI_SDATA5),\n\tPINMUX_IPSR_MSEL(IP5_5_3, MSIOF1_TXD_C, SEL_SOF1_2),\n\tPINMUX_IPSR_MSEL(IP5_5_3, TS_SDEN0, SEL_TSIF0_0),\n\tPINMUX_IPSR_MSEL(IP5_5_3, GLO_Q0, SEL_GPS_0),\n\tPINMUX_IPSR_MSEL(IP5_5_3, MSIOF2_SS1_D, SEL_SOF2_3),\n\tPINMUX_IPSR_GPSR(IP5_5_3, VI1_R4_B),\n\tPINMUX_IPSR_GPSR(IP5_8_6, SSI_SCK6),\n\tPINMUX_IPSR_MSEL(IP5_8_6, MSIOF1_RXD_C, SEL_SOF1_2),\n\tPINMUX_IPSR_MSEL(IP5_8_6, TS_SPSYNC0, SEL_TSIF0_0),\n\tPINMUX_IPSR_MSEL(IP5_8_6, GLO_Q1, SEL_GPS_0),\n\tPINMUX_IPSR_MSEL(IP5_8_6, MSIOF2_RXD_D, SEL_SOF2_3),\n\tPINMUX_IPSR_GPSR(IP5_8_6, VI1_R5_B),\n\tPINMUX_IPSR_GPSR(IP5_11_9, SSI_WS6),\n\tPINMUX_IPSR_MSEL(IP5_11_9, GLO_SCLK, SEL_GPS_0),\n\tPINMUX_IPSR_MSEL(IP5_11_9, MSIOF2_SS2_D, SEL_SOF2_3),\n\tPINMUX_IPSR_GPSR(IP5_11_9, VI1_R6_B),\n\tPINMUX_IPSR_GPSR(IP5_14_12, SSI_SDATA6),\n\tPINMUX_IPSR_MSEL(IP5_14_12, STP_IVCXO27_0_B, SEL_SSP_1),\n\tPINMUX_IPSR_MSEL(IP5_14_12, GLO_SDATA, SEL_GPS_0),\n\tPINMUX_IPSR_GPSR(IP5_14_12, VI1_R7_B),\n\tPINMUX_IPSR_MSEL(IP5_16_15, SSI_SCK78, SEL_SSI7_0),\n\tPINMUX_IPSR_MSEL(IP5_16_15, STP_ISCLK_0_B, SEL_SSP_1),\n\tPINMUX_IPSR_MSEL(IP5_16_15, GLO_SS, SEL_GPS_0),\n\tPINMUX_IPSR_MSEL(IP5_19_17, SSI_WS78, SEL_SSI7_0),\n\tPINMUX_IPSR_MSEL(IP5_19_17, TX0_D, SEL_SCIF0_3),\n\tPINMUX_IPSR_MSEL(IP5_19_17, STP_ISD_0_B, SEL_SSP_1),\n\tPINMUX_IPSR_MSEL(IP5_19_17, GLO_RFON, SEL_GPS_0),\n\tPINMUX_IPSR_MSEL(IP5_21_20, SSI_SDATA7, SEL_SSI7_0),\n\tPINMUX_IPSR_MSEL(IP5_21_20, RX0_D, SEL_SCIF0_3),\n\tPINMUX_IPSR_MSEL(IP5_21_20, STP_ISEN_0_B, SEL_SSP_1),\n\tPINMUX_IPSR_MSEL(IP5_23_22, SSI_SDATA8, SEL_SSI8_0),\n\tPINMUX_IPSR_MSEL(IP5_23_22, TX1_D, SEL_SCIF1_3),\n\tPINMUX_IPSR_MSEL(IP5_23_22, STP_ISSYNC_0_B, SEL_SSP_1),\n\tPINMUX_IPSR_MSEL(IP5_25_24, SSI_SCK9, SEL_SSI9_0),\n\tPINMUX_IPSR_MSEL(IP5_25_24, RX1_D, SEL_SCIF1_3),\n\tPINMUX_IPSR_MSEL(IP5_25_24, GLO_SCLK_D, SEL_GPS_3),\n\tPINMUX_IPSR_MSEL(IP5_28_26, SSI_WS9, SEL_SSI9_0),\n\tPINMUX_IPSR_MSEL(IP5_28_26, TX3_D, SEL_SCIF3_3),\n\tPINMUX_IPSR_MSEL(IP5_28_26, CAN0_TX_D, SEL_CAN0_3),\n\tPINMUX_IPSR_MSEL(IP5_28_26, GLO_SDATA_D, SEL_GPS_3),\n\tPINMUX_IPSR_MSEL(IP5_31_29, SSI_SDATA9, SEL_SSI9_0),\n\tPINMUX_IPSR_MSEL(IP5_31_29, RX3_D, SEL_SCIF3_3),\n\tPINMUX_IPSR_MSEL(IP5_31_29, CAN0_RX_D, SEL_CAN0_3),\n\n\t \n\tPINMUX_IPSR_MSEL(IP6_2_0, AUDIO_CLKB, SEL_ADG_0),\n\tPINMUX_IPSR_MSEL(IP6_2_0, STP_OPWM_0_B, SEL_SSP_1),\n\tPINMUX_IPSR_MSEL(IP6_2_0, MSIOF1_SCK_B, SEL_SOF1_1),\n\tPINMUX_IPSR_MSEL(IP6_2_0, SCIF_CLK, SEL_SCIF_0),\n\tPINMUX_IPSR_GPSR(IP6_2_0, DVC_MUTE),\n\tPINMUX_IPSR_MSEL(IP6_2_0, BPFCLK_E, SEL_FM_4),\n\tPINMUX_IPSR_GPSR(IP6_5_3, AUDIO_CLKC),\n\tPINMUX_IPSR_MSEL(IP6_5_3, SCIFB0_SCK_C, SEL_SCIFB_2),\n\tPINMUX_IPSR_MSEL(IP6_5_3, MSIOF1_SYNC_B, SEL_SOF1_1),\n\tPINMUX_IPSR_MSEL(IP6_5_3, RX2, SEL_SCIF2_0),\n\tPINMUX_IPSR_MSEL(IP6_5_3, SCIFA2_RXD, SEL_SCIFA2_0),\n\tPINMUX_IPSR_MSEL(IP6_5_3, FMIN_E, SEL_FM_4),\n\tPINMUX_IPSR_GPSR(IP6_7_6, AUDIO_CLKOUT),\n\tPINMUX_IPSR_MSEL(IP6_7_6, MSIOF1_SS1_B, SEL_SOF1_1),\n\tPINMUX_IPSR_MSEL(IP6_7_6, TX2, SEL_SCIF2_0),\n\tPINMUX_IPSR_MSEL(IP6_7_6, SCIFA2_TXD, SEL_SCIFA2_0),\n\tPINMUX_IPSR_GPSR(IP6_9_8, IRQ0),\n\tPINMUX_IPSR_MSEL(IP6_9_8, SCIFB1_RXD_D, SEL_SCIFB1_3),\n\tPINMUX_IPSR_GPSR(IP6_11_10, IRQ1),\n\tPINMUX_IPSR_MSEL(IP6_11_10, SCIFB1_SCK_C, SEL_SCIFB1_2),\n\tPINMUX_IPSR_GPSR(IP6_13_12, IRQ2),\n\tPINMUX_IPSR_MSEL(IP6_13_12, SCIFB1_TXD_D, SEL_SCIFB1_3),\n\tPINMUX_IPSR_GPSR(IP6_15_14, IRQ3),\n\tPINMUX_IPSR_MSEL(IP6_15_14, I2C4_SCL_C, SEL_I2C4_2),\n\tPINMUX_IPSR_MSEL(IP6_15_14, MSIOF2_TXD_E, SEL_SOF2_4),\n\tPINMUX_IPSR_GPSR(IP6_18_16, IRQ4),\n\tPINMUX_IPSR_MSEL(IP6_18_16, HRX1_C, SEL_HSCIF1_2),\n\tPINMUX_IPSR_MSEL(IP6_18_16, I2C4_SDA_C, SEL_I2C4_2),\n\tPINMUX_IPSR_MSEL(IP6_18_16, MSIOF2_RXD_E, SEL_SOF2_4),\n\tPINMUX_IPSR_GPSR(IP6_20_19, IRQ5),\n\tPINMUX_IPSR_MSEL(IP6_20_19, HTX1_C, SEL_HSCIF1_2),\n\tPINMUX_IPSR_MSEL(IP6_20_19, I2C1_SCL_E, SEL_I2C1_4),\n\tPINMUX_IPSR_MSEL(IP6_20_19, MSIOF2_SCK_E, SEL_SOF2_4),\n\tPINMUX_IPSR_GPSR(IP6_23_21, IRQ6),\n\tPINMUX_IPSR_MSEL(IP6_23_21, HSCK1_C, SEL_HSCIF1_2),\n\tPINMUX_IPSR_MSEL(IP6_23_21, MSIOF1_SS2_B, SEL_SOF1_1),\n\tPINMUX_IPSR_MSEL(IP6_23_21, I2C1_SDA_E, SEL_I2C1_4),\n\tPINMUX_IPSR_MSEL(IP6_23_21, MSIOF2_SYNC_E, SEL_SOF2_4),\n\tPINMUX_IPSR_GPSR(IP6_26_24, IRQ7),\n\tPINMUX_IPSR_MSEL(IP6_26_24, HCTS1_N_C, SEL_HSCIF1_2),\n\tPINMUX_IPSR_MSEL(IP6_26_24, MSIOF1_TXD_B, SEL_SOF1_1),\n\tPINMUX_IPSR_MSEL(IP6_26_24, GPS_CLK_C, SEL_GPS_2),\n\tPINMUX_IPSR_MSEL(IP6_26_24, GPS_CLK_D, SEL_GPS_3),\n\tPINMUX_IPSR_GPSR(IP6_29_27, IRQ8),\n\tPINMUX_IPSR_MSEL(IP6_29_27, HRTS1_N_C, SEL_HSCIF1_2),\n\tPINMUX_IPSR_MSEL(IP6_29_27, MSIOF1_RXD_B, SEL_SOF1_1),\n\tPINMUX_IPSR_MSEL(IP6_29_27, GPS_SIGN_C, SEL_GPS_2),\n\tPINMUX_IPSR_MSEL(IP6_29_27, GPS_SIGN_D, SEL_GPS_3),\n\n\t \n\tPINMUX_IPSR_GPSR(IP7_2_0, IRQ9),\n\tPINMUX_IPSR_MSEL(IP7_2_0, DU1_DOTCLKIN_B, SEL_DIS_1),\n\tPINMUX_IPSR_MSEL(IP7_2_0, CAN_CLK_D, SEL_CANCLK_3),\n\tPINMUX_IPSR_MSEL(IP7_2_0, GPS_MAG_C, SEL_GPS_2),\n\tPINMUX_IPSR_MSEL(IP7_2_0, SCIF_CLK_B, SEL_SCIF_1),\n\tPINMUX_IPSR_MSEL(IP7_2_0, GPS_MAG_D, SEL_GPS_3),\n\tPINMUX_IPSR_GPSR(IP7_5_3, DU1_DR0),\n\tPINMUX_IPSR_GPSR(IP7_5_3, LCDOUT0),\n\tPINMUX_IPSR_MSEL(IP7_5_3, VI1_DATA0_B, SEL_VI1_1),\n\tPINMUX_IPSR_MSEL(IP7_5_3, TX0_B, SEL_SCIF0_1),\n\tPINMUX_IPSR_MSEL(IP7_5_3, SCIFA0_TXD_B, SEL_SCFA_1),\n\tPINMUX_IPSR_MSEL(IP7_5_3, MSIOF2_SCK_B, SEL_SOF2_1),\n\tPINMUX_IPSR_GPSR(IP7_8_6, DU1_DR1),\n\tPINMUX_IPSR_GPSR(IP7_8_6, LCDOUT1),\n\tPINMUX_IPSR_MSEL(IP7_8_6, VI1_DATA1_B, SEL_VI1_1),\n\tPINMUX_IPSR_MSEL(IP7_8_6, RX0_B, SEL_SCIF0_1),\n\tPINMUX_IPSR_MSEL(IP7_8_6, SCIFA0_RXD_B, SEL_SCFA_1),\n\tPINMUX_IPSR_MSEL(IP7_8_6, MSIOF2_SYNC_B, SEL_SOF2_1),\n\tPINMUX_IPSR_GPSR(IP7_10_9, DU1_DR2),\n\tPINMUX_IPSR_GPSR(IP7_10_9, LCDOUT2),\n\tPINMUX_IPSR_MSEL(IP7_10_9, SSI_SCK0129_B, SEL_SSI0_1),\n\tPINMUX_IPSR_GPSR(IP7_12_11, DU1_DR3),\n\tPINMUX_IPSR_GPSR(IP7_12_11, LCDOUT3),\n\tPINMUX_IPSR_MSEL(IP7_12_11, SSI_WS0129_B, SEL_SSI0_1),\n\tPINMUX_IPSR_GPSR(IP7_14_13, DU1_DR4),\n\tPINMUX_IPSR_GPSR(IP7_14_13, LCDOUT4),\n\tPINMUX_IPSR_MSEL(IP7_14_13, SSI_SDATA0_B, SEL_SSI0_1),\n\tPINMUX_IPSR_GPSR(IP7_16_15, DU1_DR5),\n\tPINMUX_IPSR_GPSR(IP7_16_15, LCDOUT5),\n\tPINMUX_IPSR_MSEL(IP7_16_15, SSI_SCK1_B, SEL_SSI1_1),\n\tPINMUX_IPSR_GPSR(IP7_18_17, DU1_DR6),\n\tPINMUX_IPSR_GPSR(IP7_18_17, LCDOUT6),\n\tPINMUX_IPSR_MSEL(IP7_18_17, SSI_WS1_B, SEL_SSI1_1),\n\tPINMUX_IPSR_GPSR(IP7_20_19, DU1_DR7),\n\tPINMUX_IPSR_GPSR(IP7_20_19, LCDOUT7),\n\tPINMUX_IPSR_MSEL(IP7_20_19, SSI_SDATA1_B, SEL_SSI1_1),\n\tPINMUX_IPSR_GPSR(IP7_23_21, DU1_DG0),\n\tPINMUX_IPSR_GPSR(IP7_23_21, LCDOUT8),\n\tPINMUX_IPSR_MSEL(IP7_23_21, VI1_DATA2_B, SEL_VI1_1),\n\tPINMUX_IPSR_MSEL(IP7_23_21, TX1_B, SEL_SCIF1_1),\n\tPINMUX_IPSR_MSEL(IP7_23_21, SCIFA1_TXD_B, SEL_SCIFA1_1),\n\tPINMUX_IPSR_MSEL(IP7_23_21, MSIOF2_SS1_B, SEL_SOF2_1),\n\tPINMUX_IPSR_GPSR(IP7_26_24, DU1_DG1),\n\tPINMUX_IPSR_GPSR(IP7_26_24, LCDOUT9),\n\tPINMUX_IPSR_MSEL(IP7_26_24, VI1_DATA3_B, SEL_VI1_1),\n\tPINMUX_IPSR_MSEL(IP7_26_24, RX1_B, SEL_SCIF1_1),\n\tPINMUX_IPSR_MSEL(IP7_26_24, SCIFA1_RXD_B, SEL_SCIFA1_1),\n\tPINMUX_IPSR_MSEL(IP7_26_24, MSIOF2_SS2_B, SEL_SOF2_1),\n\tPINMUX_IPSR_GPSR(IP7_29_27, DU1_DG2),\n\tPINMUX_IPSR_GPSR(IP7_29_27, LCDOUT10),\n\tPINMUX_IPSR_MSEL(IP7_29_27, VI1_DATA4_B, SEL_VI1_1),\n\tPINMUX_IPSR_GPSR(IP7_29_27, SCIF1_SCK_B),\n\tPINMUX_IPSR_MSEL(IP7_29_27, SCIFA1_SCK, SEL_SCIFA1_0),\n\tPINMUX_IPSR_MSEL(IP7_29_27, SSI_SCK78_B, SEL_SSI7_1),\n\n\t \n\tPINMUX_IPSR_GPSR(IP8_2_0, DU1_DG3),\n\tPINMUX_IPSR_GPSR(IP8_2_0, LCDOUT11),\n\tPINMUX_IPSR_MSEL(IP8_2_0, VI1_DATA5_B, SEL_VI1_1),\n\tPINMUX_IPSR_MSEL(IP8_2_0, SSI_WS78_B, SEL_SSI7_1),\n\tPINMUX_IPSR_GPSR(IP8_5_3, DU1_DG4),\n\tPINMUX_IPSR_GPSR(IP8_5_3, LCDOUT12),\n\tPINMUX_IPSR_MSEL(IP8_5_3, VI1_DATA6_B, SEL_VI1_1),\n\tPINMUX_IPSR_MSEL(IP8_5_3, HRX0_B, SEL_HSCIF0_1),\n\tPINMUX_IPSR_MSEL(IP8_5_3, SCIFB2_RXD_B, SEL_SCIFB2_1),\n\tPINMUX_IPSR_MSEL(IP8_5_3, SSI_SDATA7_B, SEL_SSI7_1),\n\tPINMUX_IPSR_GPSR(IP8_8_6, DU1_DG5),\n\tPINMUX_IPSR_GPSR(IP8_8_6, LCDOUT13),\n\tPINMUX_IPSR_MSEL(IP8_8_6, VI1_DATA7_B, SEL_VI1_1),\n\tPINMUX_IPSR_MSEL(IP8_8_6, HCTS0_N_B, SEL_HSCIF0_1),\n\tPINMUX_IPSR_MSEL(IP8_8_6, SCIFB2_TXD_B, SEL_SCIFB2_1),\n\tPINMUX_IPSR_MSEL(IP8_8_6, SSI_SDATA8_B, SEL_SSI8_1),\n\tPINMUX_IPSR_GPSR(IP8_11_9, DU1_DG6),\n\tPINMUX_IPSR_GPSR(IP8_11_9, LCDOUT14),\n\tPINMUX_IPSR_MSEL(IP8_11_9, HRTS0_N_B, SEL_HSCIF0_1),\n\tPINMUX_IPSR_MSEL(IP8_11_9, SCIFB2_CTS_N_B, SEL_SCIFB2_1),\n\tPINMUX_IPSR_MSEL(IP8_11_9, SSI_SCK9_B, SEL_SSI9_1),\n\tPINMUX_IPSR_GPSR(IP8_14_12, DU1_DG7),\n\tPINMUX_IPSR_GPSR(IP8_14_12, LCDOUT15),\n\tPINMUX_IPSR_MSEL(IP8_14_12, HTX0_B, SEL_HSCIF0_1),\n\tPINMUX_IPSR_MSEL(IP8_14_12, SCIFB2_RTS_N_B, SEL_SCIFB2_1),\n\tPINMUX_IPSR_MSEL(IP8_14_12, SSI_WS9_B, SEL_SSI9_1),\n\tPINMUX_IPSR_GPSR(IP8_17_15, DU1_DB0),\n\tPINMUX_IPSR_GPSR(IP8_17_15, LCDOUT16),\n\tPINMUX_IPSR_MSEL(IP8_17_15, VI1_CLK_B, SEL_VI1_1),\n\tPINMUX_IPSR_MSEL(IP8_17_15, TX2_B, SEL_SCIF2_1),\n\tPINMUX_IPSR_MSEL(IP8_17_15, SCIFA2_TXD_B, SEL_SCIFA2_1),\n\tPINMUX_IPSR_MSEL(IP8_17_15, MSIOF2_TXD_B, SEL_SOF2_1),\n\tPINMUX_IPSR_GPSR(IP8_20_18, DU1_DB1),\n\tPINMUX_IPSR_GPSR(IP8_20_18, LCDOUT17),\n\tPINMUX_IPSR_MSEL(IP8_20_18, VI1_HSYNC_N_B, SEL_VI1_1),\n\tPINMUX_IPSR_MSEL(IP8_20_18, RX2_B, SEL_SCIF2_1),\n\tPINMUX_IPSR_MSEL(IP8_20_18, SCIFA2_RXD_B, SEL_SCIFA2_1),\n\tPINMUX_IPSR_MSEL(IP8_20_18, MSIOF2_RXD_B, SEL_SOF2_1),\n\tPINMUX_IPSR_GPSR(IP8_23_21, DU1_DB2),\n\tPINMUX_IPSR_GPSR(IP8_23_21, LCDOUT18),\n\tPINMUX_IPSR_MSEL(IP8_23_21, VI1_VSYNC_N_B, SEL_VI1_1),\n\tPINMUX_IPSR_GPSR(IP8_23_21, SCIF2_SCK_B),\n\tPINMUX_IPSR_MSEL(IP8_23_21, SCIFA2_SCK, SEL_SCIFA2_1),\n\tPINMUX_IPSR_MSEL(IP8_23_21, SSI_SDATA9_B, SEL_SSI9_1),\n\tPINMUX_IPSR_GPSR(IP8_25_24, DU1_DB3),\n\tPINMUX_IPSR_GPSR(IP8_25_24, LCDOUT19),\n\tPINMUX_IPSR_MSEL(IP8_25_24, VI1_CLKENB_B, SEL_VI1_1),\n\tPINMUX_IPSR_GPSR(IP8_27_26, DU1_DB4),\n\tPINMUX_IPSR_GPSR(IP8_27_26, LCDOUT20),\n\tPINMUX_IPSR_MSEL(IP8_27_26, VI1_FIELD_B, SEL_VI1_1),\n\tPINMUX_IPSR_MSEL(IP8_27_26, CAN1_RX, SEL_CAN1_0),\n\tPINMUX_IPSR_GPSR(IP8_30_28, DU1_DB5),\n\tPINMUX_IPSR_GPSR(IP8_30_28, LCDOUT21),\n\tPINMUX_IPSR_MSEL(IP8_30_28, TX3, SEL_SCIF3_0),\n\tPINMUX_IPSR_MSEL(IP8_30_28, SCIFA3_TXD, SEL_SCIFA3_0),\n\tPINMUX_IPSR_MSEL(IP8_30_28, CAN1_TX, SEL_CAN1_0),\n\n\t \n\tPINMUX_IPSR_GPSR(IP9_2_0, DU1_DB6),\n\tPINMUX_IPSR_GPSR(IP9_2_0, LCDOUT22),\n\tPINMUX_IPSR_MSEL(IP9_2_0, I2C3_SCL_C, SEL_I2C3_2),\n\tPINMUX_IPSR_MSEL(IP9_2_0, RX3, SEL_SCIF3_0),\n\tPINMUX_IPSR_MSEL(IP9_2_0, SCIFA3_RXD, SEL_SCIFA3_0),\n\tPINMUX_IPSR_GPSR(IP9_5_3, DU1_DB7),\n\tPINMUX_IPSR_GPSR(IP9_5_3, LCDOUT23),\n\tPINMUX_IPSR_MSEL(IP9_5_3, I2C3_SDA_C, SEL_I2C3_2),\n\tPINMUX_IPSR_MSEL(IP9_5_3, SCIF3_SCK, SEL_SCIF3_0),\n\tPINMUX_IPSR_MSEL(IP9_5_3, SCIFA3_SCK, SEL_SCIFA3_0),\n\tPINMUX_IPSR_MSEL(IP9_6, DU1_DOTCLKIN, SEL_DIS_0),\n\tPINMUX_IPSR_GPSR(IP9_6, QSTVA_QVS),\n\tPINMUX_IPSR_GPSR(IP9_7, DU1_DOTCLKOUT0),\n\tPINMUX_IPSR_GPSR(IP9_7, QCLK),\n\tPINMUX_IPSR_GPSR(IP9_10_8, DU1_DOTCLKOUT1),\n\tPINMUX_IPSR_GPSR(IP9_10_8, QSTVB_QVE),\n\tPINMUX_IPSR_MSEL(IP9_10_8, CAN0_TX, SEL_CAN0_0),\n\tPINMUX_IPSR_MSEL(IP9_10_8, TX3_B, SEL_SCIF3_1),\n\tPINMUX_IPSR_MSEL(IP9_10_8, I2C2_SCL_B, SEL_I2C2_1),\n\tPINMUX_IPSR_GPSR(IP9_10_8, PWM4),\n\tPINMUX_IPSR_GPSR(IP9_11, DU1_EXHSYNC_DU1_HSYNC),\n\tPINMUX_IPSR_GPSR(IP9_11, QSTH_QHS),\n\tPINMUX_IPSR_GPSR(IP9_12, DU1_EXVSYNC_DU1_VSYNC),\n\tPINMUX_IPSR_GPSR(IP9_12, QSTB_QHE),\n\tPINMUX_IPSR_GPSR(IP9_15_13, DU1_EXODDF_DU1_ODDF_DISP_CDE),\n\tPINMUX_IPSR_GPSR(IP9_15_13, QCPV_QDE),\n\tPINMUX_IPSR_MSEL(IP9_15_13, CAN0_RX, SEL_CAN0_0),\n\tPINMUX_IPSR_MSEL(IP9_15_13, RX3_B, SEL_SCIF3_1),\n\tPINMUX_IPSR_MSEL(IP9_15_13, I2C2_SDA_B, SEL_I2C2_1),\n\tPINMUX_IPSR_GPSR(IP9_16, DU1_DISP),\n\tPINMUX_IPSR_GPSR(IP9_16, QPOLA),\n\tPINMUX_IPSR_GPSR(IP9_18_17, DU1_CDE),\n\tPINMUX_IPSR_GPSR(IP9_18_17, QPOLB),\n\tPINMUX_IPSR_GPSR(IP9_18_17, PWM4_B),\n\tPINMUX_IPSR_GPSR(IP9_20_19, VI0_CLKENB),\n\tPINMUX_IPSR_MSEL(IP9_20_19, TX4, SEL_SCIF4_0),\n\tPINMUX_IPSR_MSEL(IP9_20_19, SCIFA4_TXD, SEL_SCIFA4_0),\n\tPINMUX_IPSR_MSEL(IP9_20_19, TS_SDATA0_D, SEL_TSIF0_3),\n\tPINMUX_IPSR_GPSR(IP9_22_21, VI0_FIELD),\n\tPINMUX_IPSR_MSEL(IP9_22_21, RX4, SEL_SCIF4_0),\n\tPINMUX_IPSR_MSEL(IP9_22_21, SCIFA4_RXD, SEL_SCIFA4_0),\n\tPINMUX_IPSR_MSEL(IP9_22_21, TS_SCK0_D, SEL_TSIF0_3),\n\tPINMUX_IPSR_GPSR(IP9_24_23, VI0_HSYNC_N),\n\tPINMUX_IPSR_MSEL(IP9_24_23, TX5, SEL_SCIF5_0),\n\tPINMUX_IPSR_MSEL(IP9_24_23, SCIFA5_TXD, SEL_SCIFA5_0),\n\tPINMUX_IPSR_MSEL(IP9_24_23, TS_SDEN0_D, SEL_TSIF0_3),\n\tPINMUX_IPSR_GPSR(IP9_26_25, VI0_VSYNC_N),\n\tPINMUX_IPSR_MSEL(IP9_26_25, RX5, SEL_SCIF5_0),\n\tPINMUX_IPSR_MSEL(IP9_26_25, SCIFA5_RXD, SEL_SCIFA5_0),\n\tPINMUX_IPSR_MSEL(IP9_26_25, TS_SPSYNC0_D, SEL_TSIF0_3),\n\tPINMUX_IPSR_GPSR(IP9_28_27, VI0_DATA3_VI0_B3),\n\tPINMUX_IPSR_MSEL(IP9_28_27, SCIF3_SCK_B, SEL_SCIF3_1),\n\tPINMUX_IPSR_MSEL(IP9_28_27, SCIFA3_SCK_B, SEL_SCIFA3_1),\n\tPINMUX_IPSR_GPSR(IP9_31_29, VI0_G0),\n\tPINMUX_IPSR_MSEL(IP9_31_29, IIC1_SCL, SEL_IIC1_0),\n\tPINMUX_IPSR_MSEL(IP9_31_29, STP_IVCXO27_0_C, SEL_SSP_2),\n\tPINMUX_IPSR_MSEL(IP9_31_29, I2C4_SCL, SEL_I2C4_0),\n\tPINMUX_IPSR_MSEL(IP9_31_29, HCTS2_N, SEL_HSCIF2_0),\n\tPINMUX_IPSR_MSEL(IP9_31_29, SCIFB2_CTS_N, SEL_SCIFB2_0),\n\tPINMUX_IPSR_GPSR(IP9_31_29, ATAWR1_N),\n\n\t \n\tPINMUX_IPSR_GPSR(IP10_2_0, VI0_G1),\n\tPINMUX_IPSR_MSEL(IP10_2_0, IIC1_SDA, SEL_IIC1_0),\n\tPINMUX_IPSR_MSEL(IP10_2_0, STP_ISCLK_0_C, SEL_SSP_2),\n\tPINMUX_IPSR_MSEL(IP10_2_0, I2C4_SDA, SEL_I2C4_0),\n\tPINMUX_IPSR_MSEL(IP10_2_0, HRTS2_N, SEL_HSCIF2_0),\n\tPINMUX_IPSR_MSEL(IP10_2_0, SCIFB2_RTS_N, SEL_SCIFB2_0),\n\tPINMUX_IPSR_GPSR(IP10_2_0, ATADIR1_N),\n\tPINMUX_IPSR_GPSR(IP10_5_3, VI0_G2),\n\tPINMUX_IPSR_GPSR(IP10_5_3, VI2_HSYNC_N),\n\tPINMUX_IPSR_MSEL(IP10_5_3, STP_ISD_0_C, SEL_SSP_2),\n\tPINMUX_IPSR_MSEL(IP10_5_3, I2C3_SCL_B, SEL_I2C3_1),\n\tPINMUX_IPSR_MSEL(IP10_5_3, HSCK2, SEL_HSCIF2_0),\n\tPINMUX_IPSR_MSEL(IP10_5_3, SCIFB2_SCK, SEL_SCIFB2_0),\n\tPINMUX_IPSR_GPSR(IP10_5_3, ATARD1_N),\n\tPINMUX_IPSR_GPSR(IP10_8_6, VI0_G3),\n\tPINMUX_IPSR_GPSR(IP10_8_6, VI2_VSYNC_N),\n\tPINMUX_IPSR_MSEL(IP10_8_6, STP_ISEN_0_C, SEL_SSP_2),\n\tPINMUX_IPSR_MSEL(IP10_8_6, I2C3_SDA_B, SEL_I2C3_1),\n\tPINMUX_IPSR_MSEL(IP10_8_6, HRX2, SEL_HSCIF2_0),\n\tPINMUX_IPSR_MSEL(IP10_8_6, SCIFB2_RXD, SEL_SCIFB2_0),\n\tPINMUX_IPSR_GPSR(IP10_8_6, ATACS01_N),\n\tPINMUX_IPSR_GPSR(IP10_11_9, VI0_G4),\n\tPINMUX_IPSR_GPSR(IP10_11_9, VI2_CLKENB),\n\tPINMUX_IPSR_MSEL(IP10_11_9, STP_ISSYNC_0_C, SEL_SSP_2),\n\tPINMUX_IPSR_MSEL(IP10_11_9, HTX2, SEL_HSCIF2_0),\n\tPINMUX_IPSR_MSEL(IP10_11_9, SCIFB2_TXD, SEL_SCIFB2_0),\n\tPINMUX_IPSR_MSEL(IP10_11_9, SCIFB0_SCK_D, SEL_SCIFB_3),\n\tPINMUX_IPSR_GPSR(IP10_14_12, VI0_G5),\n\tPINMUX_IPSR_GPSR(IP10_14_12, VI2_FIELD),\n\tPINMUX_IPSR_MSEL(IP10_14_12, STP_OPWM_0_C, SEL_SSP_2),\n\tPINMUX_IPSR_MSEL(IP10_14_12, FMCLK_D, SEL_FM_3),\n\tPINMUX_IPSR_MSEL(IP10_14_12, CAN0_TX_E, SEL_CAN0_4),\n\tPINMUX_IPSR_MSEL(IP10_14_12, HTX1_D, SEL_HSCIF1_3),\n\tPINMUX_IPSR_MSEL(IP10_14_12, SCIFB0_TXD_D, SEL_SCIFB_3),\n\tPINMUX_IPSR_GPSR(IP10_16_15, VI0_G6),\n\tPINMUX_IPSR_GPSR(IP10_16_15, VI2_CLK),\n\tPINMUX_IPSR_MSEL(IP10_16_15, BPFCLK_D, SEL_FM_3),\n\tPINMUX_IPSR_GPSR(IP10_18_17, VI0_G7),\n\tPINMUX_IPSR_GPSR(IP10_18_17, VI2_DATA0),\n\tPINMUX_IPSR_MSEL(IP10_18_17, FMIN_D, SEL_FM_3),\n\tPINMUX_IPSR_GPSR(IP10_21_19, VI0_R0),\n\tPINMUX_IPSR_GPSR(IP10_21_19, VI2_DATA1),\n\tPINMUX_IPSR_MSEL(IP10_21_19, GLO_I0_B, SEL_GPS_1),\n\tPINMUX_IPSR_MSEL(IP10_21_19, TS_SDATA0_C, SEL_TSIF0_2),\n\tPINMUX_IPSR_GPSR(IP10_21_19, ATACS11_N),\n\tPINMUX_IPSR_GPSR(IP10_24_22, VI0_R1),\n\tPINMUX_IPSR_GPSR(IP10_24_22, VI2_DATA2),\n\tPINMUX_IPSR_MSEL(IP10_24_22, GLO_I1_B, SEL_GPS_1),\n\tPINMUX_IPSR_MSEL(IP10_24_22, TS_SCK0_C, SEL_TSIF0_2),\n\tPINMUX_IPSR_GPSR(IP10_24_22, ATAG1_N),\n\tPINMUX_IPSR_GPSR(IP10_26_25, VI0_R2),\n\tPINMUX_IPSR_GPSR(IP10_26_25, VI2_DATA3),\n\tPINMUX_IPSR_MSEL(IP10_26_25, GLO_Q0_B, SEL_GPS_1),\n\tPINMUX_IPSR_MSEL(IP10_26_25, TS_SDEN0_C, SEL_TSIF0_2),\n\tPINMUX_IPSR_GPSR(IP10_28_27, VI0_R3),\n\tPINMUX_IPSR_GPSR(IP10_28_27, VI2_DATA4),\n\tPINMUX_IPSR_MSEL(IP10_28_27, GLO_Q1_B, SEL_GPS_1),\n\tPINMUX_IPSR_MSEL(IP10_28_27, TS_SPSYNC0_C, SEL_TSIF0_2),\n\tPINMUX_IPSR_GPSR(IP10_31_29, VI0_R4),\n\tPINMUX_IPSR_GPSR(IP10_31_29, VI2_DATA5),\n\tPINMUX_IPSR_MSEL(IP10_31_29, GLO_SCLK_B, SEL_GPS_1),\n\tPINMUX_IPSR_MSEL(IP10_31_29, TX0_C, SEL_SCIF0_2),\n\tPINMUX_IPSR_MSEL(IP10_31_29, I2C1_SCL_D, SEL_I2C1_3),\n\n\t \n\tPINMUX_IPSR_GPSR(IP11_2_0, VI0_R5),\n\tPINMUX_IPSR_GPSR(IP11_2_0, VI2_DATA6),\n\tPINMUX_IPSR_MSEL(IP11_2_0, GLO_SDATA_B, SEL_GPS_1),\n\tPINMUX_IPSR_MSEL(IP11_2_0, RX0_C, SEL_SCIF0_2),\n\tPINMUX_IPSR_MSEL(IP11_2_0, I2C1_SDA_D, SEL_I2C1_3),\n\tPINMUX_IPSR_GPSR(IP11_5_3, VI0_R6),\n\tPINMUX_IPSR_GPSR(IP11_5_3, VI2_DATA7),\n\tPINMUX_IPSR_MSEL(IP11_5_3, GLO_SS_B, SEL_GPS_1),\n\tPINMUX_IPSR_MSEL(IP11_5_3, TX1_C, SEL_SCIF1_2),\n\tPINMUX_IPSR_MSEL(IP11_5_3, I2C4_SCL_B, SEL_I2C4_1),\n\tPINMUX_IPSR_GPSR(IP11_8_6, VI0_R7),\n\tPINMUX_IPSR_MSEL(IP11_8_6, GLO_RFON_B, SEL_GPS_1),\n\tPINMUX_IPSR_MSEL(IP11_8_6, RX1_C, SEL_SCIF1_2),\n\tPINMUX_IPSR_MSEL(IP11_8_6, CAN0_RX_E, SEL_CAN0_4),\n\tPINMUX_IPSR_MSEL(IP11_8_6, I2C4_SDA_B, SEL_I2C4_1),\n\tPINMUX_IPSR_MSEL(IP11_8_6, HRX1_D, SEL_HSCIF1_3),\n\tPINMUX_IPSR_MSEL(IP11_8_6, SCIFB0_RXD_D, SEL_SCIFB_3),\n\tPINMUX_IPSR_MSEL(IP11_11_9, VI1_HSYNC_N, SEL_VI1_0),\n\tPINMUX_IPSR_GPSR(IP11_11_9, AVB_RXD0),\n\tPINMUX_IPSR_MSEL(IP11_11_9, TS_SDATA0_B, SEL_TSIF0_1),\n\tPINMUX_IPSR_MSEL(IP11_11_9, TX4_B, SEL_SCIF4_1),\n\tPINMUX_IPSR_MSEL(IP11_11_9, SCIFA4_TXD_B, SEL_SCIFA4_1),\n\tPINMUX_IPSR_MSEL(IP11_14_12, VI1_VSYNC_N, SEL_VI1_0),\n\tPINMUX_IPSR_GPSR(IP11_14_12, AVB_RXD1),\n\tPINMUX_IPSR_MSEL(IP11_14_12, TS_SCK0_B, SEL_TSIF0_1),\n\tPINMUX_IPSR_MSEL(IP11_14_12, RX4_B, SEL_SCIF4_1),\n\tPINMUX_IPSR_MSEL(IP11_14_12, SCIFA4_RXD_B, SEL_SCIFA4_1),\n\tPINMUX_IPSR_MSEL(IP11_16_15, VI1_CLKENB, SEL_VI1_0),\n\tPINMUX_IPSR_GPSR(IP11_16_15, AVB_RXD2),\n\tPINMUX_IPSR_MSEL(IP11_16_15, TS_SDEN0_B, SEL_TSIF0_1),\n\tPINMUX_IPSR_MSEL(IP11_18_17, VI1_FIELD, SEL_VI1_0),\n\tPINMUX_IPSR_GPSR(IP11_18_17, AVB_RXD3),\n\tPINMUX_IPSR_MSEL(IP11_18_17, TS_SPSYNC0_B, SEL_TSIF0_1),\n\tPINMUX_IPSR_MSEL(IP11_19, VI1_CLK, SEL_VI1_0),\n\tPINMUX_IPSR_GPSR(IP11_19, AVB_RXD4),\n\tPINMUX_IPSR_MSEL(IP11_20, VI1_DATA0, SEL_VI1_0),\n\tPINMUX_IPSR_GPSR(IP11_20, AVB_RXD5),\n\tPINMUX_IPSR_MSEL(IP11_21, VI1_DATA1, SEL_VI1_0),\n\tPINMUX_IPSR_GPSR(IP11_21, AVB_RXD6),\n\tPINMUX_IPSR_MSEL(IP11_22, VI1_DATA2, SEL_VI1_0),\n\tPINMUX_IPSR_GPSR(IP11_22, AVB_RXD7),\n\tPINMUX_IPSR_MSEL(IP11_23, VI1_DATA3, SEL_VI1_0),\n\tPINMUX_IPSR_GPSR(IP11_23, AVB_RX_ER),\n\tPINMUX_IPSR_MSEL(IP11_24, VI1_DATA4, SEL_VI1_0),\n\tPINMUX_IPSR_GPSR(IP11_24, AVB_MDIO),\n\tPINMUX_IPSR_MSEL(IP11_25, VI1_DATA5, SEL_VI1_0),\n\tPINMUX_IPSR_GPSR(IP11_25, AVB_RX_DV),\n\tPINMUX_IPSR_MSEL(IP11_26, VI1_DATA6, SEL_VI1_0),\n\tPINMUX_IPSR_GPSR(IP11_26, AVB_MAGIC),\n\tPINMUX_IPSR_MSEL(IP11_27, VI1_DATA7, SEL_VI1_0),\n\tPINMUX_IPSR_GPSR(IP11_27, AVB_MDC),\n\tPINMUX_IPSR_GPSR(IP11_29_28, ETH_MDIO),\n\tPINMUX_IPSR_GPSR(IP11_29_28, AVB_RX_CLK),\n\tPINMUX_IPSR_MSEL(IP11_29_28, I2C2_SCL_C, SEL_I2C2_2),\n\tPINMUX_IPSR_GPSR(IP11_31_30, ETH_CRS_DV),\n\tPINMUX_IPSR_GPSR(IP11_31_30, AVB_LINK),\n\tPINMUX_IPSR_MSEL(IP11_31_30, I2C2_SDA_C, SEL_I2C2_2),\n\n\t \n\tPINMUX_IPSR_GPSR(IP12_1_0, ETH_RX_ER),\n\tPINMUX_IPSR_GPSR(IP12_1_0, AVB_CRS),\n\tPINMUX_IPSR_MSEL(IP12_1_0, I2C3_SCL, SEL_I2C3_0),\n\tPINMUX_IPSR_MSEL(IP12_1_0, IIC0_SCL, SEL_IIC0_0),\n\tPINMUX_IPSR_GPSR(IP12_3_2, ETH_RXD0),\n\tPINMUX_IPSR_GPSR(IP12_3_2, AVB_PHY_INT),\n\tPINMUX_IPSR_MSEL(IP12_3_2, I2C3_SDA, SEL_I2C3_0),\n\tPINMUX_IPSR_MSEL(IP12_3_2, IIC0_SDA, SEL_IIC0_0),\n\tPINMUX_IPSR_GPSR(IP12_6_4, ETH_RXD1),\n\tPINMUX_IPSR_GPSR(IP12_6_4, AVB_GTXREFCLK),\n\tPINMUX_IPSR_MSEL(IP12_6_4, CAN0_TX_C, SEL_CAN0_2),\n\tPINMUX_IPSR_MSEL(IP12_6_4, I2C2_SCL_D, SEL_I2C2_3),\n\tPINMUX_IPSR_MSEL(IP12_6_4, MSIOF1_RXD_E, SEL_SOF1_4),\n\tPINMUX_IPSR_GPSR(IP12_9_7, ETH_LINK),\n\tPINMUX_IPSR_GPSR(IP12_9_7, AVB_TXD0),\n\tPINMUX_IPSR_MSEL(IP12_9_7, CAN0_RX_C, SEL_CAN0_2),\n\tPINMUX_IPSR_MSEL(IP12_9_7, I2C2_SDA_D, SEL_I2C2_3),\n\tPINMUX_IPSR_MSEL(IP12_9_7, MSIOF1_SCK_E, SEL_SOF1_4),\n\tPINMUX_IPSR_GPSR(IP12_12_10, ETH_REFCLK),\n\tPINMUX_IPSR_GPSR(IP12_12_10, AVB_TXD1),\n\tPINMUX_IPSR_MSEL(IP12_12_10, SCIFA3_RXD_B, SEL_SCIFA3_1),\n\tPINMUX_IPSR_MSEL(IP12_12_10, CAN1_RX_C, SEL_CAN1_2),\n\tPINMUX_IPSR_MSEL(IP12_12_10, MSIOF1_SYNC_E, SEL_SOF1_4),\n\tPINMUX_IPSR_GPSR(IP12_15_13, ETH_TXD1),\n\tPINMUX_IPSR_GPSR(IP12_15_13, AVB_TXD2),\n\tPINMUX_IPSR_MSEL(IP12_15_13, SCIFA3_TXD_B, SEL_SCIFA3_1),\n\tPINMUX_IPSR_MSEL(IP12_15_13, CAN1_TX_C, SEL_CAN1_2),\n\tPINMUX_IPSR_MSEL(IP12_15_13, MSIOF1_TXD_E, SEL_SOF1_4),\n\tPINMUX_IPSR_GPSR(IP12_17_16, ETH_TX_EN),\n\tPINMUX_IPSR_GPSR(IP12_17_16, AVB_TXD3),\n\tPINMUX_IPSR_MSEL(IP12_17_16, TCLK1_B, SEL_TMU1_0),\n\tPINMUX_IPSR_MSEL(IP12_17_16, CAN_CLK_B, SEL_CANCLK_1),\n\tPINMUX_IPSR_GPSR(IP12_19_18, ETH_MAGIC),\n\tPINMUX_IPSR_GPSR(IP12_19_18, AVB_TXD4),\n\tPINMUX_IPSR_MSEL(IP12_19_18, IETX_C, SEL_IEB_2),\n\tPINMUX_IPSR_GPSR(IP12_21_20, ETH_TXD0),\n\tPINMUX_IPSR_GPSR(IP12_21_20, AVB_TXD5),\n\tPINMUX_IPSR_MSEL(IP12_21_20, IECLK_C, SEL_IEB_2),\n\tPINMUX_IPSR_GPSR(IP12_23_22, ETH_MDC),\n\tPINMUX_IPSR_GPSR(IP12_23_22, AVB_TXD6),\n\tPINMUX_IPSR_MSEL(IP12_23_22, IERX_C, SEL_IEB_2),\n\tPINMUX_IPSR_MSEL(IP12_26_24, STP_IVCXO27_0, SEL_SSP_0),\n\tPINMUX_IPSR_GPSR(IP12_26_24, AVB_TXD7),\n\tPINMUX_IPSR_MSEL(IP12_26_24, SCIFB2_TXD_D, SEL_SCIFB2_3),\n\tPINMUX_IPSR_MSEL(IP12_26_24, ADIDATA_B, SEL_RAD_1),\n\tPINMUX_IPSR_MSEL(IP12_26_24, MSIOF0_SYNC_C, SEL_SOF0_2),\n\tPINMUX_IPSR_MSEL(IP12_29_27, STP_ISCLK_0, SEL_SSP_0),\n\tPINMUX_IPSR_GPSR(IP12_29_27, AVB_TX_EN),\n\tPINMUX_IPSR_MSEL(IP12_29_27, SCIFB2_RXD_D, SEL_SCIFB2_3),\n\tPINMUX_IPSR_MSEL(IP12_29_27, ADICS_SAMP_B, SEL_RAD_1),\n\tPINMUX_IPSR_MSEL(IP12_29_27, MSIOF0_SCK_C, SEL_SOF0_2),\n\n\t \n\tPINMUX_IPSR_MSEL(IP13_2_0, STP_ISD_0, SEL_SSP_0),\n\tPINMUX_IPSR_GPSR(IP13_2_0, AVB_TX_ER),\n\tPINMUX_IPSR_MSEL(IP13_2_0, SCIFB2_SCK_C, SEL_SCIFB2_2),\n\tPINMUX_IPSR_MSEL(IP13_2_0, ADICLK_B, SEL_RAD_1),\n\tPINMUX_IPSR_MSEL(IP13_2_0, MSIOF0_SS1_C, SEL_SOF0_2),\n\tPINMUX_IPSR_MSEL(IP13_4_3, STP_ISEN_0, SEL_SSP_0),\n\tPINMUX_IPSR_GPSR(IP13_4_3, AVB_TX_CLK),\n\tPINMUX_IPSR_MSEL(IP13_4_3, ADICHS0_B, SEL_RAD_1),\n\tPINMUX_IPSR_MSEL(IP13_4_3, MSIOF0_SS2_C, SEL_SOF0_2),\n\tPINMUX_IPSR_MSEL(IP13_6_5, STP_ISSYNC_0, SEL_SSP_0),\n\tPINMUX_IPSR_GPSR(IP13_6_5, AVB_COL),\n\tPINMUX_IPSR_MSEL(IP13_6_5, ADICHS1_B, SEL_RAD_1),\n\tPINMUX_IPSR_MSEL(IP13_6_5, MSIOF0_RXD_C, SEL_SOF0_2),\n\tPINMUX_IPSR_MSEL(IP13_9_7, STP_OPWM_0, SEL_SSP_0),\n\tPINMUX_IPSR_GPSR(IP13_9_7, AVB_GTX_CLK),\n\tPINMUX_IPSR_GPSR(IP13_9_7, PWM0_B),\n\tPINMUX_IPSR_MSEL(IP13_9_7, ADICHS2_B, SEL_RAD_1),\n\tPINMUX_IPSR_MSEL(IP13_9_7, MSIOF0_TXD_C, SEL_SOF0_2),\n\tPINMUX_IPSR_GPSR(IP13_10, SD0_CLK),\n\tPINMUX_IPSR_MSEL(IP13_10, SPCLK_B, SEL_QSP_1),\n\tPINMUX_IPSR_GPSR(IP13_11, SD0_CMD),\n\tPINMUX_IPSR_MSEL(IP13_11, MOSI_IO0_B, SEL_QSP_1),\n\tPINMUX_IPSR_GPSR(IP13_12, SD0_DATA0),\n\tPINMUX_IPSR_MSEL(IP13_12, MISO_IO1_B, SEL_QSP_1),\n\tPINMUX_IPSR_GPSR(IP13_13, SD0_DATA1),\n\tPINMUX_IPSR_MSEL(IP13_13, IO2_B, SEL_QSP_1),\n\tPINMUX_IPSR_GPSR(IP13_14, SD0_DATA2),\n\tPINMUX_IPSR_MSEL(IP13_14, IO3_B, SEL_QSP_1),\n\tPINMUX_IPSR_GPSR(IP13_15, SD0_DATA3),\n\tPINMUX_IPSR_MSEL(IP13_15, SSL_B, SEL_QSP_1),\n\tPINMUX_IPSR_GPSR(IP13_18_16, SD0_CD),\n\tPINMUX_IPSR_MSEL(IP13_18_16, MMC_D6_B, SEL_MMC_1),\n\tPINMUX_IPSR_MSEL(IP13_18_16, SIM0_RST_B, SEL_SIM_1),\n\tPINMUX_IPSR_MSEL(IP13_18_16, CAN0_RX_F, SEL_CAN0_5),\n\tPINMUX_IPSR_MSEL(IP13_18_16, SCIFA5_TXD_B, SEL_SCIFA5_1),\n\tPINMUX_IPSR_MSEL(IP13_18_16, TX3_C, SEL_SCIF3_2),\n\tPINMUX_IPSR_GPSR(IP13_21_19, SD0_WP),\n\tPINMUX_IPSR_MSEL(IP13_21_19, MMC_D7_B, SEL_MMC_1),\n\tPINMUX_IPSR_MSEL(IP13_21_19, SIM0_D_B, SEL_SIM_1),\n\tPINMUX_IPSR_MSEL(IP13_21_19, CAN0_TX_F, SEL_CAN0_5),\n\tPINMUX_IPSR_MSEL(IP13_21_19, SCIFA5_RXD_B, SEL_SCIFA5_1),\n\tPINMUX_IPSR_MSEL(IP13_21_19, RX3_C, SEL_SCIF3_2),\n\tPINMUX_IPSR_GPSR(IP13_22, SD1_CMD),\n\tPINMUX_IPSR_MSEL(IP13_22, REMOCON_B, SEL_RCN_1),\n\tPINMUX_IPSR_GPSR(IP13_24_23, SD1_DATA0),\n\tPINMUX_IPSR_MSEL(IP13_24_23, SPEEDIN_B, SEL_RSP_1),\n\tPINMUX_IPSR_GPSR(IP13_25, SD1_DATA1),\n\tPINMUX_IPSR_MSEL(IP13_25, IETX_B, SEL_IEB_1),\n\tPINMUX_IPSR_GPSR(IP13_26, SD1_DATA2),\n\tPINMUX_IPSR_MSEL(IP13_26, IECLK_B, SEL_IEB_1),\n\tPINMUX_IPSR_GPSR(IP13_27, SD1_DATA3),\n\tPINMUX_IPSR_MSEL(IP13_27, IERX_B, SEL_IEB_1),\n\tPINMUX_IPSR_GPSR(IP13_30_28, SD1_CD),\n\tPINMUX_IPSR_GPSR(IP13_30_28, PWM0),\n\tPINMUX_IPSR_GPSR(IP13_30_28, TPU_TO0),\n\tPINMUX_IPSR_MSEL(IP13_30_28, I2C1_SCL_C, SEL_I2C1_2),\n\n\t \n\tPINMUX_IPSR_GPSR(IP14_1_0, SD1_WP),\n\tPINMUX_IPSR_GPSR(IP14_1_0, PWM1_B),\n\tPINMUX_IPSR_MSEL(IP14_1_0, I2C1_SDA_C, SEL_I2C1_2),\n\tPINMUX_IPSR_GPSR(IP14_2, SD2_CLK),\n\tPINMUX_IPSR_GPSR(IP14_2, MMC_CLK),\n\tPINMUX_IPSR_GPSR(IP14_3, SD2_CMD),\n\tPINMUX_IPSR_GPSR(IP14_3, MMC_CMD),\n\tPINMUX_IPSR_GPSR(IP14_4, SD2_DATA0),\n\tPINMUX_IPSR_GPSR(IP14_4, MMC_D0),\n\tPINMUX_IPSR_GPSR(IP14_5, SD2_DATA1),\n\tPINMUX_IPSR_GPSR(IP14_5, MMC_D1),\n\tPINMUX_IPSR_GPSR(IP14_6, SD2_DATA2),\n\tPINMUX_IPSR_GPSR(IP14_6, MMC_D2),\n\tPINMUX_IPSR_GPSR(IP14_7, SD2_DATA3),\n\tPINMUX_IPSR_GPSR(IP14_7, MMC_D3),\n\tPINMUX_IPSR_GPSR(IP14_10_8, SD2_CD),\n\tPINMUX_IPSR_GPSR(IP14_10_8, MMC_D4),\n\tPINMUX_IPSR_MSEL(IP14_10_8, IIC1_SCL_C, SEL_IIC1_2),\n\tPINMUX_IPSR_MSEL(IP14_10_8, TX5_B, SEL_SCIF5_1),\n\tPINMUX_IPSR_MSEL(IP14_10_8, SCIFA5_TXD_C, SEL_SCIFA5_2),\n\tPINMUX_IPSR_GPSR(IP14_13_11, SD2_WP),\n\tPINMUX_IPSR_GPSR(IP14_13_11, MMC_D5),\n\tPINMUX_IPSR_MSEL(IP14_13_11, IIC1_SDA_C, SEL_IIC1_2),\n\tPINMUX_IPSR_MSEL(IP14_13_11, RX5_B, SEL_SCIF5_1),\n\tPINMUX_IPSR_MSEL(IP14_13_11, SCIFA5_RXD_C, SEL_SCIFA5_2),\n\tPINMUX_IPSR_MSEL(IP14_16_14, MSIOF0_SCK, SEL_SOF0_0),\n\tPINMUX_IPSR_MSEL(IP14_16_14, RX2_C, SEL_SCIF2_2),\n\tPINMUX_IPSR_MSEL(IP14_16_14, ADIDATA, SEL_RAD_0),\n\tPINMUX_IPSR_MSEL(IP14_16_14, VI1_CLK_C, SEL_VI1_2),\n\tPINMUX_IPSR_GPSR(IP14_16_14, VI1_G0_B),\n\tPINMUX_IPSR_MSEL(IP14_19_17, MSIOF0_SYNC, SEL_SOF0_0),\n\tPINMUX_IPSR_MSEL(IP14_19_17, TX2_C, SEL_SCIF2_2),\n\tPINMUX_IPSR_MSEL(IP14_19_17, ADICS_SAMP, SEL_RAD_0),\n\tPINMUX_IPSR_MSEL(IP14_19_17, VI1_CLKENB_C, SEL_VI1_2),\n\tPINMUX_IPSR_GPSR(IP14_19_17, VI1_G1_B),\n\tPINMUX_IPSR_MSEL(IP14_22_20, MSIOF0_TXD, SEL_SOF0_0),\n\tPINMUX_IPSR_MSEL(IP14_22_20, ADICLK, SEL_RAD_0),\n\tPINMUX_IPSR_MSEL(IP14_22_20, VI1_FIELD_C, SEL_VI1_2),\n\tPINMUX_IPSR_GPSR(IP14_22_20, VI1_G2_B),\n\tPINMUX_IPSR_MSEL(IP14_25_23, MSIOF0_RXD, SEL_SOF0_0),\n\tPINMUX_IPSR_MSEL(IP14_25_23, ADICHS0, SEL_RAD_0),\n\tPINMUX_IPSR_MSEL(IP14_25_23, VI1_DATA0_C, SEL_VI1_2),\n\tPINMUX_IPSR_GPSR(IP14_25_23, VI1_G3_B),\n\tPINMUX_IPSR_MSEL(IP14_28_26, MSIOF0_SS1, SEL_SOF0_0),\n\tPINMUX_IPSR_MSEL(IP14_28_26, MMC_D6, SEL_MMC_0),\n\tPINMUX_IPSR_MSEL(IP14_28_26, ADICHS1, SEL_RAD_0),\n\tPINMUX_IPSR_MSEL(IP14_28_26, TX0_E, SEL_SCIF0_4),\n\tPINMUX_IPSR_MSEL(IP14_28_26, VI1_HSYNC_N_C, SEL_VI1_2),\n\tPINMUX_IPSR_MSEL(IP14_28_26, IIC0_SCL_C, SEL_IIC0_2),\n\tPINMUX_IPSR_GPSR(IP14_28_26, VI1_G4_B),\n\tPINMUX_IPSR_MSEL(IP14_31_29, MSIOF0_SS2, SEL_SOF0_0),\n\tPINMUX_IPSR_MSEL(IP14_31_29, MMC_D7, SEL_MMC_0),\n\tPINMUX_IPSR_MSEL(IP14_31_29, ADICHS2, SEL_RAD_0),\n\tPINMUX_IPSR_MSEL(IP14_31_29, RX0_E, SEL_SCIF0_4),\n\tPINMUX_IPSR_MSEL(IP14_31_29, VI1_VSYNC_N_C, SEL_VI1_2),\n\tPINMUX_IPSR_MSEL(IP14_31_29, IIC0_SDA_C, SEL_IIC0_2),\n\tPINMUX_IPSR_GPSR(IP14_31_29, VI1_G5_B),\n\n\t \n\tPINMUX_IPSR_MSEL(IP15_1_0, SIM0_RST, SEL_SIM_0),\n\tPINMUX_IPSR_MSEL(IP15_1_0, IETX, SEL_IEB_0),\n\tPINMUX_IPSR_MSEL(IP15_1_0, CAN1_TX_D, SEL_CAN1_3),\n\tPINMUX_IPSR_GPSR(IP15_3_2, SIM0_CLK),\n\tPINMUX_IPSR_MSEL(IP15_3_2, IECLK, SEL_IEB_0),\n\tPINMUX_IPSR_MSEL(IP15_3_2, CAN_CLK_C, SEL_CANCLK_2),\n\tPINMUX_IPSR_MSEL(IP15_5_4, SIM0_D, SEL_SIM_0),\n\tPINMUX_IPSR_MSEL(IP15_5_4, IERX, SEL_IEB_0),\n\tPINMUX_IPSR_MSEL(IP15_5_4, CAN1_RX_D, SEL_CAN1_3),\n\tPINMUX_IPSR_MSEL(IP15_8_6, GPS_CLK, SEL_GPS_0),\n\tPINMUX_IPSR_MSEL(IP15_8_6, DU1_DOTCLKIN_C, SEL_DIS_2),\n\tPINMUX_IPSR_MSEL(IP15_8_6, AUDIO_CLKB_B, SEL_ADG_1),\n\tPINMUX_IPSR_GPSR(IP15_8_6, PWM5_B),\n\tPINMUX_IPSR_MSEL(IP15_8_6, SCIFA3_TXD_C, SEL_SCIFA3_2),\n\tPINMUX_IPSR_MSEL(IP15_11_9, GPS_SIGN, SEL_GPS_0),\n\tPINMUX_IPSR_MSEL(IP15_11_9, TX4_C, SEL_SCIF4_2),\n\tPINMUX_IPSR_MSEL(IP15_11_9, SCIFA4_TXD_C, SEL_SCIFA4_2),\n\tPINMUX_IPSR_GPSR(IP15_11_9, PWM5),\n\tPINMUX_IPSR_GPSR(IP15_11_9, VI1_G6_B),\n\tPINMUX_IPSR_MSEL(IP15_11_9, SCIFA3_RXD_C, SEL_SCIFA3_2),\n\tPINMUX_IPSR_MSEL(IP15_14_12, GPS_MAG, SEL_GPS_0),\n\tPINMUX_IPSR_MSEL(IP15_14_12, RX4_C, SEL_SCIF4_2),\n\tPINMUX_IPSR_MSEL(IP15_14_12, SCIFA4_RXD_C, SEL_SCIFA4_2),\n\tPINMUX_IPSR_GPSR(IP15_14_12, PWM6),\n\tPINMUX_IPSR_GPSR(IP15_14_12, VI1_G7_B),\n\tPINMUX_IPSR_MSEL(IP15_14_12, SCIFA3_SCK_C, SEL_SCIFA3_2),\n\tPINMUX_IPSR_MSEL(IP15_17_15, HCTS0_N, SEL_HSCIF0_0),\n\tPINMUX_IPSR_MSEL(IP15_17_15, SCIFB0_CTS_N, SEL_SCIFB_0),\n\tPINMUX_IPSR_MSEL(IP15_17_15, GLO_I0_C, SEL_GPS_2),\n\tPINMUX_IPSR_MSEL(IP15_17_15, TCLK1, SEL_TMU1_0),\n\tPINMUX_IPSR_MSEL(IP15_17_15, VI1_DATA1_C, SEL_VI1_2),\n\tPINMUX_IPSR_MSEL(IP15_20_18, HRTS0_N, SEL_HSCIF0_0),\n\tPINMUX_IPSR_MSEL(IP15_20_18, SCIFB0_RTS_N, SEL_SCIFB_0),\n\tPINMUX_IPSR_MSEL(IP15_20_18, GLO_I1_C, SEL_GPS_2),\n\tPINMUX_IPSR_MSEL(IP15_20_18, VI1_DATA2_C, SEL_VI1_2),\n\tPINMUX_IPSR_MSEL(IP15_23_21, HSCK0, SEL_HSCIF0_0),\n\tPINMUX_IPSR_MSEL(IP15_23_21, SCIFB0_SCK, SEL_SCIFB_0),\n\tPINMUX_IPSR_MSEL(IP15_23_21, GLO_Q0_C, SEL_GPS_2),\n\tPINMUX_IPSR_MSEL(IP15_23_21, CAN_CLK, SEL_CANCLK_0),\n\tPINMUX_IPSR_GPSR(IP15_23_21, TCLK2),\n\tPINMUX_IPSR_MSEL(IP15_23_21, VI1_DATA3_C, SEL_VI1_2),\n\tPINMUX_IPSR_MSEL(IP15_26_24, HRX0, SEL_HSCIF0_0),\n\tPINMUX_IPSR_MSEL(IP15_26_24, SCIFB0_RXD, SEL_SCIFB_0),\n\tPINMUX_IPSR_MSEL(IP15_26_24, GLO_Q1_C, SEL_GPS_2),\n\tPINMUX_IPSR_MSEL(IP15_26_24, CAN0_RX_B, SEL_CAN0_1),\n\tPINMUX_IPSR_MSEL(IP15_26_24, VI1_DATA4_C, SEL_VI1_2),\n\tPINMUX_IPSR_MSEL(IP15_29_27, HTX0, SEL_HSCIF0_0),\n\tPINMUX_IPSR_MSEL(IP15_29_27, SCIFB0_TXD, SEL_SCIFB_0),\n\tPINMUX_IPSR_MSEL(IP15_29_27, GLO_SCLK_C, SEL_GPS_2),\n\tPINMUX_IPSR_MSEL(IP15_29_27, CAN0_TX_B, SEL_CAN0_1),\n\tPINMUX_IPSR_MSEL(IP15_29_27, VI1_DATA5_C, SEL_VI1_2),\n\n\t \n\tPINMUX_IPSR_MSEL(IP16_2_0, HRX1, SEL_HSCIF1_0),\n\tPINMUX_IPSR_MSEL(IP16_2_0, SCIFB1_RXD, SEL_SCIFB1_0),\n\tPINMUX_IPSR_GPSR(IP16_2_0, VI1_R0_B),\n\tPINMUX_IPSR_MSEL(IP16_2_0, GLO_SDATA_C, SEL_GPS_2),\n\tPINMUX_IPSR_MSEL(IP16_2_0, VI1_DATA6_C, SEL_VI1_2),\n\tPINMUX_IPSR_MSEL(IP16_5_3, HTX1, SEL_HSCIF1_0),\n\tPINMUX_IPSR_MSEL(IP16_5_3, SCIFB1_TXD, SEL_SCIFB1_0),\n\tPINMUX_IPSR_GPSR(IP16_5_3, VI1_R1_B),\n\tPINMUX_IPSR_MSEL(IP16_5_3, GLO_SS_C, SEL_GPS_2),\n\tPINMUX_IPSR_MSEL(IP16_5_3, VI1_DATA7_C, SEL_VI1_2),\n\tPINMUX_IPSR_MSEL(IP16_7_6, HSCK1, SEL_HSCIF1_0),\n\tPINMUX_IPSR_MSEL(IP16_7_6, SCIFB1_SCK, SEL_SCIFB1_0),\n\tPINMUX_IPSR_GPSR(IP16_7_6, MLB_CLK),\n\tPINMUX_IPSR_MSEL(IP16_7_6, GLO_RFON_C, SEL_GPS_2),\n\tPINMUX_IPSR_MSEL(IP16_9_8, HCTS1_N, SEL_HSCIF1_0),\n\tPINMUX_IPSR_GPSR(IP16_9_8, SCIFB1_CTS_N),\n\tPINMUX_IPSR_GPSR(IP16_9_8, MLB_SIG),\n\tPINMUX_IPSR_MSEL(IP16_9_8, CAN1_TX_B, SEL_CAN1_1),\n\tPINMUX_IPSR_MSEL(IP16_11_10, HRTS1_N, SEL_HSCIF1_0),\n\tPINMUX_IPSR_GPSR(IP16_11_10, SCIFB1_RTS_N),\n\tPINMUX_IPSR_GPSR(IP16_11_10, MLB_DAT),\n\tPINMUX_IPSR_MSEL(IP16_11_10, CAN1_RX_B, SEL_CAN1_1),\n};\n\n \nenum {\n\tGP_ASSIGN_LAST(),\n\tNOGP_ALL(),\n};\n\nstatic const struct sh_pfc_pin pinmux_pins[] = {\n\tPINMUX_GPIO_GP_ALL(),\n\tPINMUX_NOGP_ALL(),\n};\n\n#if defined(CONFIG_PINCTRL_PFC_R8A7791) || defined(CONFIG_PINCTRL_PFC_R8A7793)\n \nstatic const unsigned int adi_common_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 24), RCAR_GP_PIN(6, 25), RCAR_GP_PIN(6, 26),\n};\nstatic const unsigned int adi_common_mux[] = {\n\t \n\tADIDATA_MARK, ADICS_SAMP_MARK, ADICLK_MARK,\n};\nstatic const unsigned int adi_chsel0_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 27),\n};\nstatic const unsigned int adi_chsel0_mux[] = {\n\t \n\tADICHS0_MARK,\n};\nstatic const unsigned int adi_chsel1_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 28),\n};\nstatic const unsigned int adi_chsel1_mux[] = {\n\t \n\tADICHS1_MARK,\n};\nstatic const unsigned int adi_chsel2_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 29),\n};\nstatic const unsigned int adi_chsel2_mux[] = {\n\t \n\tADICHS2_MARK,\n};\nstatic const unsigned int adi_common_b_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 25), RCAR_GP_PIN(5, 26), RCAR_GP_PIN(5, 27),\n};\nstatic const unsigned int adi_common_b_mux[] = {\n\t \n\tADIDATA_B_MARK, ADICS_SAMP_B_MARK, ADICLK_B_MARK,\n};\nstatic const unsigned int adi_chsel0_b_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 28),\n};\nstatic const unsigned int adi_chsel0_b_mux[] = {\n\t \n\tADICHS0_B_MARK,\n};\nstatic const unsigned int adi_chsel1_b_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 29),\n};\nstatic const unsigned int adi_chsel1_b_mux[] = {\n\t \n\tADICHS1_B_MARK,\n};\nstatic const unsigned int adi_chsel2_b_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 30),\n};\nstatic const unsigned int adi_chsel2_b_mux[] = {\n\t \n\tADICHS2_B_MARK,\n};\n#endif  \n\n \nstatic const unsigned int audio_clk_a_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 28),\n};\n\nstatic const unsigned int audio_clk_a_mux[] = {\n\tAUDIO_CLKA_MARK,\n};\n\nstatic const unsigned int audio_clk_b_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 29),\n};\n\nstatic const unsigned int audio_clk_b_mux[] = {\n\tAUDIO_CLKB_MARK,\n};\n\nstatic const unsigned int audio_clk_b_b_pins[] = {\n\t \n\tRCAR_GP_PIN(7, 20),\n};\n\nstatic const unsigned int audio_clk_b_b_mux[] = {\n\tAUDIO_CLKB_B_MARK,\n};\n\nstatic const unsigned int audio_clk_c_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 30),\n};\n\nstatic const unsigned int audio_clk_c_mux[] = {\n\tAUDIO_CLKC_MARK,\n};\n\nstatic const unsigned int audio_clkout_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 31),\n};\n\nstatic const unsigned int audio_clkout_mux[] = {\n\tAUDIO_CLKOUT_MARK,\n};\n\n \nstatic const unsigned int avb_link_pins[] = {\n\tRCAR_GP_PIN(5, 14),\n};\nstatic const unsigned int avb_link_mux[] = {\n\tAVB_LINK_MARK,\n};\nstatic const unsigned int avb_magic_pins[] = {\n\tRCAR_GP_PIN(5, 11),\n};\nstatic const unsigned int avb_magic_mux[] = {\n\tAVB_MAGIC_MARK,\n};\nstatic const unsigned int avb_phy_int_pins[] = {\n\tRCAR_GP_PIN(5, 16),\n};\nstatic const unsigned int avb_phy_int_mux[] = {\n\tAVB_PHY_INT_MARK,\n};\nstatic const unsigned int avb_mdio_pins[] = {\n\tRCAR_GP_PIN(5, 12), RCAR_GP_PIN(5, 9),\n};\nstatic const unsigned int avb_mdio_mux[] = {\n\tAVB_MDC_MARK, AVB_MDIO_MARK,\n};\nstatic const unsigned int avb_mii_pins[] = {\n\tRCAR_GP_PIN(5, 18), RCAR_GP_PIN(5, 19), RCAR_GP_PIN(5, 20),\n\tRCAR_GP_PIN(5, 21),\n\n\tRCAR_GP_PIN(5, 0), RCAR_GP_PIN(5, 1), RCAR_GP_PIN(5, 2),\n\tRCAR_GP_PIN(5, 3),\n\n\tRCAR_GP_PIN(5, 8), RCAR_GP_PIN(5, 13), RCAR_GP_PIN(5, 10),\n\tRCAR_GP_PIN(5, 15), RCAR_GP_PIN(5, 26), RCAR_GP_PIN(5, 27),\n\tRCAR_GP_PIN(5, 28), RCAR_GP_PIN(5, 29),\n};\nstatic const unsigned int avb_mii_mux[] = {\n\tAVB_TXD0_MARK, AVB_TXD1_MARK, AVB_TXD2_MARK,\n\tAVB_TXD3_MARK,\n\n\tAVB_RXD0_MARK, AVB_RXD1_MARK, AVB_RXD2_MARK,\n\tAVB_RXD3_MARK,\n\n\tAVB_RX_ER_MARK, AVB_RX_CLK_MARK, AVB_RX_DV_MARK,\n\tAVB_CRS_MARK, AVB_TX_EN_MARK, AVB_TX_ER_MARK,\n\tAVB_TX_CLK_MARK, AVB_COL_MARK,\n};\nstatic const unsigned int avb_gmii_pins[] = {\n\tRCAR_GP_PIN(5, 18), RCAR_GP_PIN(5, 19), RCAR_GP_PIN(5, 20),\n\tRCAR_GP_PIN(5, 21), RCAR_GP_PIN(5, 22), RCAR_GP_PIN(5, 23),\n\tRCAR_GP_PIN(5, 24), RCAR_GP_PIN(5, 25),\n\n\tRCAR_GP_PIN(5, 0), RCAR_GP_PIN(5, 1), RCAR_GP_PIN(5, 2),\n\tRCAR_GP_PIN(5, 3), RCAR_GP_PIN(5, 4), RCAR_GP_PIN(5, 5),\n\tRCAR_GP_PIN(5, 6), RCAR_GP_PIN(5, 7),\n\n\tRCAR_GP_PIN(5, 8), RCAR_GP_PIN(5, 13), RCAR_GP_PIN(5, 10),\n\tRCAR_GP_PIN(5, 15), RCAR_GP_PIN(5, 30), RCAR_GP_PIN(5, 17),\n\tRCAR_GP_PIN(5, 26), RCAR_GP_PIN(5, 27), RCAR_GP_PIN(5, 28),\n\tRCAR_GP_PIN(5, 29),\n};\nstatic const unsigned int avb_gmii_mux[] = {\n\tAVB_TXD0_MARK, AVB_TXD1_MARK, AVB_TXD2_MARK,\n\tAVB_TXD3_MARK, AVB_TXD4_MARK, AVB_TXD5_MARK,\n\tAVB_TXD6_MARK, AVB_TXD7_MARK,\n\n\tAVB_RXD0_MARK, AVB_RXD1_MARK, AVB_RXD2_MARK,\n\tAVB_RXD3_MARK, AVB_RXD4_MARK, AVB_RXD5_MARK,\n\tAVB_RXD6_MARK, AVB_RXD7_MARK,\n\n\tAVB_RX_ER_MARK, AVB_RX_CLK_MARK, AVB_RX_DV_MARK,\n\tAVB_CRS_MARK, AVB_GTX_CLK_MARK, AVB_GTXREFCLK_MARK,\n\tAVB_TX_EN_MARK, AVB_TX_ER_MARK, AVB_TX_CLK_MARK,\n\tAVB_COL_MARK,\n};\n\n \n\nstatic const unsigned int can0_data_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 26), RCAR_GP_PIN(3, 29),\n};\n\nstatic const unsigned int can0_data_mux[] = {\n\tCAN0_TX_MARK, CAN0_RX_MARK,\n};\n\nstatic const unsigned int can0_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(7, 4), RCAR_GP_PIN(7, 3),\n};\n\nstatic const unsigned int can0_data_b_mux[] = {\n\tCAN0_TX_B_MARK, CAN0_RX_B_MARK,\n};\n\nstatic const unsigned int can0_data_c_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 17), RCAR_GP_PIN(5, 18),\n};\n\nstatic const unsigned int can0_data_c_mux[] = {\n\tCAN0_TX_C_MARK,\tCAN0_RX_C_MARK,\n};\n\nstatic const unsigned int can0_data_d_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 26), RCAR_GP_PIN(2, 27),\n};\n\nstatic const unsigned int can0_data_d_mux[] = {\n\tCAN0_TX_D_MARK, CAN0_RX_D_MARK,\n};\n\nstatic const unsigned int can0_data_e_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 18), RCAR_GP_PIN(4, 28),\n};\n\nstatic const unsigned int can0_data_e_mux[] = {\n\tCAN0_TX_E_MARK, CAN0_RX_E_MARK,\n};\n\nstatic const unsigned int can0_data_f_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 7), RCAR_GP_PIN(6, 6),\n};\n\nstatic const unsigned int can0_data_f_mux[] = {\n\tCAN0_TX_F_MARK, CAN0_RX_F_MARK,\n};\n\nstatic const unsigned int can1_data_pins[] = {\n\t \n\t RCAR_GP_PIN(3, 21), RCAR_GP_PIN(3, 20),\n};\n\nstatic const unsigned int can1_data_mux[] = {\n\tCAN1_TX_MARK, CAN1_RX_MARK,\n};\n\nstatic const unsigned int can1_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(7, 8), RCAR_GP_PIN(7, 9),\n};\n\nstatic const unsigned int can1_data_b_mux[] = {\n\tCAN1_TX_B_MARK, CAN1_RX_B_MARK,\n};\n\nstatic const unsigned int can1_data_c_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 20), RCAR_GP_PIN(5, 19),\n};\n\nstatic const unsigned int can1_data_c_mux[] = {\n\tCAN1_TX_C_MARK, CAN1_RX_C_MARK,\n};\n\nstatic const unsigned int can1_data_d_pins[] = {\n\t \n\t RCAR_GP_PIN(4, 29), RCAR_GP_PIN(4, 31),\n};\n\nstatic const unsigned int can1_data_d_mux[] = {\n\tCAN1_TX_D_MARK, CAN1_RX_D_MARK,\n};\n\nstatic const unsigned int can_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(7, 2),\n};\n\nstatic const unsigned int can_clk_mux[] = {\n\tCAN_CLK_MARK,\n};\n\nstatic const unsigned int can_clk_b_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 21),\n};\n\nstatic const unsigned int can_clk_b_mux[] = {\n\tCAN_CLK_B_MARK,\n};\n\nstatic const unsigned int can_clk_c_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 30),\n};\n\nstatic const unsigned int can_clk_c_mux[] = {\n\tCAN_CLK_C_MARK,\n};\n\nstatic const unsigned int can_clk_d_pins[] = {\n\t \n\tRCAR_GP_PIN(7, 19),\n};\n\nstatic const unsigned int can_clk_d_mux[] = {\n\tCAN_CLK_D_MARK,\n};\n\n \nstatic const unsigned int du_rgb666_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 7),  RCAR_GP_PIN(3, 6),  RCAR_GP_PIN(3, 5),\n\tRCAR_GP_PIN(3, 4),  RCAR_GP_PIN(3, 3),  RCAR_GP_PIN(3, 2),\n\tRCAR_GP_PIN(3, 15), RCAR_GP_PIN(3, 14), RCAR_GP_PIN(3, 13),\n\tRCAR_GP_PIN(3, 12), RCAR_GP_PIN(3, 11), RCAR_GP_PIN(3, 10),\n\tRCAR_GP_PIN(3, 23), RCAR_GP_PIN(3, 22), RCAR_GP_PIN(3, 21),\n\tRCAR_GP_PIN(3, 20), RCAR_GP_PIN(3, 19), RCAR_GP_PIN(3, 18),\n};\nstatic const unsigned int du_rgb666_mux[] = {\n\tDU1_DR7_MARK, DU1_DR6_MARK, DU1_DR5_MARK, DU1_DR4_MARK,\n\tDU1_DR3_MARK, DU1_DR2_MARK,\n\tDU1_DG7_MARK, DU1_DG6_MARK, DU1_DG5_MARK, DU1_DG4_MARK,\n\tDU1_DG3_MARK, DU1_DG2_MARK,\n\tDU1_DB7_MARK, DU1_DB6_MARK, DU1_DB5_MARK, DU1_DB4_MARK,\n\tDU1_DB3_MARK, DU1_DB2_MARK,\n};\nstatic const unsigned int du_rgb888_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 7),  RCAR_GP_PIN(3, 6),  RCAR_GP_PIN(3, 5),\n\tRCAR_GP_PIN(3, 4),  RCAR_GP_PIN(3, 3),  RCAR_GP_PIN(3, 2),\n\tRCAR_GP_PIN(3, 1),  RCAR_GP_PIN(3, 0),\n\tRCAR_GP_PIN(3, 15), RCAR_GP_PIN(3, 14), RCAR_GP_PIN(3, 13),\n\tRCAR_GP_PIN(3, 12), RCAR_GP_PIN(3, 11), RCAR_GP_PIN(3, 10),\n\tRCAR_GP_PIN(3, 9),  RCAR_GP_PIN(3, 8),\n\tRCAR_GP_PIN(3, 23), RCAR_GP_PIN(3, 22), RCAR_GP_PIN(3, 21),\n\tRCAR_GP_PIN(3, 20), RCAR_GP_PIN(3, 19), RCAR_GP_PIN(3, 18),\n\tRCAR_GP_PIN(3, 17), RCAR_GP_PIN(3, 16),\n};\nstatic const unsigned int du_rgb888_mux[] = {\n\tDU1_DR7_MARK, DU1_DR6_MARK, DU1_DR5_MARK, DU1_DR4_MARK,\n\tDU1_DR3_MARK, DU1_DR2_MARK, DU1_DR1_MARK, DU1_DR0_MARK,\n\tDU1_DG7_MARK, DU1_DG6_MARK, DU1_DG5_MARK, DU1_DG4_MARK,\n\tDU1_DG3_MARK, DU1_DG2_MARK, DU1_DG1_MARK, DU1_DG0_MARK,\n\tDU1_DB7_MARK, DU1_DB6_MARK, DU1_DB5_MARK, DU1_DB4_MARK,\n\tDU1_DB3_MARK, DU1_DB2_MARK, DU1_DB1_MARK, DU1_DB0_MARK,\n};\nstatic const unsigned int du_clk_out_0_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 25),\n};\nstatic const unsigned int du_clk_out_0_mux[] = {\n\tDU1_DOTCLKOUT0_MARK\n};\nstatic const unsigned int du_clk_out_1_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 26),\n};\nstatic const unsigned int du_clk_out_1_mux[] = {\n\tDU1_DOTCLKOUT1_MARK\n};\nstatic const unsigned int du_sync_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 28), RCAR_GP_PIN(3, 27),\n};\nstatic const unsigned int du_sync_mux[] = {\n\tDU1_EXVSYNC_DU1_VSYNC_MARK, DU1_EXHSYNC_DU1_HSYNC_MARK\n};\nstatic const unsigned int du_oddf_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 29),\n};\nstatic const unsigned int du_oddf_mux[] = {\n\tDU1_EXODDF_DU1_ODDF_DISP_CDE_MARK,\n};\nstatic const unsigned int du_cde_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 31),\n};\nstatic const unsigned int du_cde_mux[] = {\n\tDU1_CDE_MARK,\n};\nstatic const unsigned int du_disp_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 30),\n};\nstatic const unsigned int du_disp_mux[] = {\n\tDU1_DISP_MARK,\n};\nstatic const unsigned int du0_clk_in_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 31),\n};\nstatic const unsigned int du0_clk_in_mux[] = {\n\tDU0_DOTCLKIN_MARK\n};\nstatic const unsigned int du1_clk_in_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 24),\n};\nstatic const unsigned int du1_clk_in_mux[] = {\n\tDU1_DOTCLKIN_MARK\n};\nstatic const unsigned int du1_clk_in_b_pins[] = {\n\t \n\tRCAR_GP_PIN(7, 19),\n};\nstatic const unsigned int du1_clk_in_b_mux[] = {\n\tDU1_DOTCLKIN_B_MARK,\n};\nstatic const unsigned int du1_clk_in_c_pins[] = {\n\t \n\tRCAR_GP_PIN(7, 20),\n};\nstatic const unsigned int du1_clk_in_c_mux[] = {\n\tDU1_DOTCLKIN_C_MARK,\n};\n \nstatic const unsigned int eth_link_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 18),\n};\nstatic const unsigned int eth_link_mux[] = {\n\tETH_LINK_MARK,\n};\nstatic const unsigned int eth_magic_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 22),\n};\nstatic const unsigned int eth_magic_mux[] = {\n\tETH_MAGIC_MARK,\n};\nstatic const unsigned int eth_mdio_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 24), RCAR_GP_PIN(5, 13),\n};\nstatic const unsigned int eth_mdio_mux[] = {\n\tETH_MDC_MARK, ETH_MDIO_MARK,\n};\nstatic const unsigned int eth_rmii_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 16), RCAR_GP_PIN(5, 17), RCAR_GP_PIN(5, 15),\n\tRCAR_GP_PIN(5, 14), RCAR_GP_PIN(5, 23), RCAR_GP_PIN(5, 20),\n\tRCAR_GP_PIN(5, 21), RCAR_GP_PIN(5, 19),\n};\nstatic const unsigned int eth_rmii_mux[] = {\n\tETH_RXD0_MARK, ETH_RXD1_MARK, ETH_RX_ER_MARK, ETH_CRS_DV_MARK,\n\tETH_TXD0_MARK, ETH_TXD1_MARK, ETH_TX_EN_MARK, ETH_REFCLK_MARK,\n};\n\n \nstatic const unsigned int hscif0_data_pins[] = {\n\t \n\tRCAR_GP_PIN(7, 3), RCAR_GP_PIN(7, 4),\n};\nstatic const unsigned int hscif0_data_mux[] = {\n\tHRX0_MARK, HTX0_MARK,\n};\nstatic const unsigned int hscif0_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(7, 2),\n};\nstatic const unsigned int hscif0_clk_mux[] = {\n\tHSCK0_MARK,\n};\nstatic const unsigned int hscif0_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(7, 1), RCAR_GP_PIN(7, 0),\n};\nstatic const unsigned int hscif0_ctrl_mux[] = {\n\tHRTS0_N_MARK, HCTS0_N_MARK,\n};\nstatic const unsigned int hscif0_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 12), RCAR_GP_PIN(3, 15),\n};\nstatic const unsigned int hscif0_data_b_mux[] = {\n\tHRX0_B_MARK, HTX0_B_MARK,\n};\nstatic const unsigned int hscif0_ctrl_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 14), RCAR_GP_PIN(3, 13),\n};\nstatic const unsigned int hscif0_ctrl_b_mux[] = {\n\tHRTS0_N_B_MARK, HCTS0_N_B_MARK,\n};\nstatic const unsigned int hscif0_data_c_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 0), RCAR_GP_PIN(2, 1),\n};\nstatic const unsigned int hscif0_data_c_mux[] = {\n\tHRX0_C_MARK, HTX0_C_MARK,\n};\nstatic const unsigned int hscif0_clk_c_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 31),\n};\nstatic const unsigned int hscif0_clk_c_mux[] = {\n\tHSCK0_C_MARK,\n};\n \nstatic const unsigned int hscif1_data_pins[] = {\n\t \n\tRCAR_GP_PIN(7, 5), RCAR_GP_PIN(7, 6),\n};\nstatic const unsigned int hscif1_data_mux[] = {\n\tHRX1_MARK, HTX1_MARK,\n};\nstatic const unsigned int hscif1_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(7, 7),\n};\nstatic const unsigned int hscif1_clk_mux[] = {\n\tHSCK1_MARK,\n};\nstatic const unsigned int hscif1_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(7, 9), RCAR_GP_PIN(7, 8),\n};\nstatic const unsigned int hscif1_ctrl_mux[] = {\n\tHRTS1_N_MARK, HCTS1_N_MARK,\n};\nstatic const unsigned int hscif1_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 17), RCAR_GP_PIN(1, 18),\n};\nstatic const unsigned int hscif1_data_b_mux[] = {\n\tHRX1_B_MARK, HTX1_B_MARK,\n};\nstatic const unsigned int hscif1_data_c_pins[] = {\n\t \n\tRCAR_GP_PIN(7, 14), RCAR_GP_PIN(7, 15),\n};\nstatic const unsigned int hscif1_data_c_mux[] = {\n\tHRX1_C_MARK, HTX1_C_MARK,\n};\nstatic const unsigned int hscif1_clk_c_pins[] = {\n\t \n\tRCAR_GP_PIN(7, 16),\n};\nstatic const unsigned int hscif1_clk_c_mux[] = {\n\tHSCK1_C_MARK,\n};\nstatic const unsigned int hscif1_ctrl_c_pins[] = {\n\t \n\tRCAR_GP_PIN(7, 18), RCAR_GP_PIN(7, 17),\n};\nstatic const unsigned int hscif1_ctrl_c_mux[] = {\n\tHRTS1_N_C_MARK, HCTS1_N_C_MARK,\n};\nstatic const unsigned int hscif1_data_d_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 28), RCAR_GP_PIN(4, 18),\n};\nstatic const unsigned int hscif1_data_d_mux[] = {\n\tHRX1_D_MARK, HTX1_D_MARK,\n};\nstatic const unsigned int hscif1_clk_e_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 6),\n};\nstatic const unsigned int hscif1_clk_e_mux[] = {\n\tHSCK1_E_MARK,\n};\nstatic const unsigned int hscif1_ctrl_e_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 8), RCAR_GP_PIN(2, 7),\n};\nstatic const unsigned int hscif1_ctrl_e_mux[] = {\n\tHRTS1_N_E_MARK, HCTS1_N_E_MARK,\n};\n \nstatic const unsigned int hscif2_data_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 16), RCAR_GP_PIN(4, 17),\n};\nstatic const unsigned int hscif2_data_mux[] = {\n\tHRX2_MARK, HTX2_MARK,\n};\nstatic const unsigned int hscif2_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 15),\n};\nstatic const unsigned int hscif2_clk_mux[] = {\n\tHSCK2_MARK,\n};\nstatic const unsigned int hscif2_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 14), RCAR_GP_PIN(4, 13),\n};\nstatic const unsigned int hscif2_ctrl_mux[] = {\n\tHRTS2_N_MARK, HCTS2_N_MARK,\n};\nstatic const unsigned int hscif2_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 20), RCAR_GP_PIN(1, 22),\n};\nstatic const unsigned int hscif2_data_b_mux[] = {\n\tHRX2_B_MARK, HTX2_B_MARK,\n};\nstatic const unsigned int hscif2_ctrl_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 23), RCAR_GP_PIN(1, 21),\n};\nstatic const unsigned int hscif2_ctrl_b_mux[] = {\n\tHRTS2_N_B_MARK, HCTS2_N_B_MARK,\n};\nstatic const unsigned int hscif2_data_c_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 0), RCAR_GP_PIN(2, 1),\n};\nstatic const unsigned int hscif2_data_c_mux[] = {\n\tHRX2_C_MARK, HTX2_C_MARK,\n};\nstatic const unsigned int hscif2_clk_c_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 31),\n};\nstatic const unsigned int hscif2_clk_c_mux[] = {\n\tHSCK2_C_MARK,\n};\nstatic const unsigned int hscif2_data_d_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 20), RCAR_GP_PIN(5, 31),\n};\nstatic const unsigned int hscif2_data_d_mux[] = {\n\tHRX2_B_MARK, HTX2_D_MARK,\n};\n \nstatic const unsigned int i2c0_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 24), RCAR_GP_PIN(0, 25),\n};\nstatic const unsigned int i2c0_mux[] = {\n\tI2C0_SCL_MARK, I2C0_SDA_MARK,\n};\nstatic const unsigned int i2c0_b_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 2), RCAR_GP_PIN(2, 3),\n};\nstatic const unsigned int i2c0_b_mux[] = {\n\tI2C0_SCL_B_MARK, I2C0_SDA_B_MARK,\n};\nstatic const unsigned int i2c0_c_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 16), RCAR_GP_PIN(1, 1),\n};\nstatic const unsigned int i2c0_c_mux[] = {\n\tI2C0_SCL_C_MARK, I2C0_SDA_C_MARK,\n};\n \nstatic const unsigned int i2c1_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 10), RCAR_GP_PIN(1, 11),\n};\nstatic const unsigned int i2c1_mux[] = {\n\tI2C1_SCL_MARK, I2C1_SDA_MARK,\n};\nstatic const unsigned int i2c1_b_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 4), RCAR_GP_PIN(2, 5),\n};\nstatic const unsigned int i2c1_b_mux[] = {\n\tI2C1_SCL_B_MARK, I2C1_SDA_B_MARK,\n};\nstatic const unsigned int i2c1_c_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 14), RCAR_GP_PIN(6, 15),\n};\nstatic const unsigned int i2c1_c_mux[] = {\n\tI2C1_SCL_C_MARK, I2C1_SDA_C_MARK,\n};\nstatic const unsigned int i2c1_d_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 25), RCAR_GP_PIN(4, 26),\n};\nstatic const unsigned int i2c1_d_mux[] = {\n\tI2C1_SCL_D_MARK, I2C1_SDA_D_MARK,\n};\nstatic const unsigned int i2c1_e_pins[] = {\n\t \n\tRCAR_GP_PIN(7, 15), RCAR_GP_PIN(7, 16),\n};\nstatic const unsigned int i2c1_e_mux[] = {\n\tI2C1_SCL_E_MARK, I2C1_SDA_E_MARK,\n};\n \nstatic const unsigned int i2c2_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 6), RCAR_GP_PIN(2, 7),\n};\nstatic const unsigned int i2c2_mux[] = {\n\tI2C2_SCL_MARK, I2C2_SDA_MARK,\n};\nstatic const unsigned int i2c2_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 26), RCAR_GP_PIN(3, 29),\n};\nstatic const unsigned int i2c2_b_mux[] = {\n\tI2C2_SCL_B_MARK, I2C2_SDA_B_MARK,\n};\nstatic const unsigned int i2c2_c_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 13), RCAR_GP_PIN(5, 14),\n};\nstatic const unsigned int i2c2_c_mux[] = {\n\tI2C2_SCL_C_MARK, I2C2_SDA_C_MARK,\n};\nstatic const unsigned int i2c2_d_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 17), RCAR_GP_PIN(5, 18),\n};\nstatic const unsigned int i2c2_d_mux[] = {\n\tI2C2_SCL_D_MARK, I2C2_SDA_D_MARK,\n};\n \nstatic const unsigned int i2c3_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 15), RCAR_GP_PIN(5, 16),\n};\nstatic const unsigned int i2c3_mux[] = {\n\tI2C3_SCL_MARK, I2C3_SDA_MARK,\n};\nstatic const unsigned int i2c3_b_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 15), RCAR_GP_PIN(4, 16),\n};\nstatic const unsigned int i2c3_b_mux[] = {\n\tI2C3_SCL_B_MARK, I2C3_SDA_B_MARK,\n};\nstatic const unsigned int i2c3_c_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 22), RCAR_GP_PIN(3, 23),\n};\nstatic const unsigned int i2c3_c_mux[] = {\n\tI2C3_SCL_C_MARK, I2C3_SDA_C_MARK,\n};\nstatic const unsigned int i2c3_d_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 27), RCAR_GP_PIN(0, 28),\n};\nstatic const unsigned int i2c3_d_mux[] = {\n\tI2C3_SCL_D_MARK, I2C3_SDA_D_MARK,\n};\n \nstatic const unsigned int i2c4_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 13), RCAR_GP_PIN(4, 14),\n};\nstatic const unsigned int i2c4_mux[] = {\n\tI2C4_SCL_MARK, I2C4_SDA_MARK,\n};\nstatic const unsigned int i2c4_b_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 27), RCAR_GP_PIN(4, 28),\n};\nstatic const unsigned int i2c4_b_mux[] = {\n\tI2C4_SCL_B_MARK, I2C4_SDA_B_MARK,\n};\nstatic const unsigned int i2c4_c_pins[] = {\n\t \n\tRCAR_GP_PIN(7, 13), RCAR_GP_PIN(7, 14),\n};\nstatic const unsigned int i2c4_c_mux[] = {\n\tI2C4_SCL_C_MARK, I2C4_SDA_C_MARK,\n};\n \nstatic const unsigned int i2c7_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 15), RCAR_GP_PIN(5, 16),\n};\nstatic const unsigned int i2c7_mux[] = {\n\tIIC0_SCL_MARK, IIC0_SDA_MARK,\n};\nstatic const unsigned int i2c7_b_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 2), RCAR_GP_PIN(2, 3),\n};\nstatic const unsigned int i2c7_b_mux[] = {\n\tIIC0_SCL_B_MARK, IIC0_SDA_B_MARK,\n};\nstatic const unsigned int i2c7_c_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 28), RCAR_GP_PIN(6, 29),\n};\nstatic const unsigned int i2c7_c_mux[] = {\n\tIIC0_SCL_C_MARK, IIC0_SDA_C_MARK,\n};\n \nstatic const unsigned int i2c8_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 13), RCAR_GP_PIN(4, 14),\n};\nstatic const unsigned int i2c8_mux[] = {\n\tIIC1_SCL_MARK, IIC1_SDA_MARK,\n};\nstatic const unsigned int i2c8_b_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 4), RCAR_GP_PIN(2, 5),\n};\nstatic const unsigned int i2c8_b_mux[] = {\n\tIIC1_SCL_B_MARK, IIC1_SDA_B_MARK,\n};\nstatic const unsigned int i2c8_c_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 22), RCAR_GP_PIN(6, 23),\n};\nstatic const unsigned int i2c8_c_mux[] = {\n\tIIC1_SCL_C_MARK, IIC1_SDA_C_MARK,\n};\n \nstatic const unsigned int intc_irq0_pins[] = {\n\t \n\tRCAR_GP_PIN(7, 10),\n};\nstatic const unsigned int intc_irq0_mux[] = {\n\tIRQ0_MARK,\n};\nstatic const unsigned int intc_irq1_pins[] = {\n\t \n\tRCAR_GP_PIN(7, 11),\n};\nstatic const unsigned int intc_irq1_mux[] = {\n\tIRQ1_MARK,\n};\nstatic const unsigned int intc_irq2_pins[] = {\n\t \n\tRCAR_GP_PIN(7, 12),\n};\nstatic const unsigned int intc_irq2_mux[] = {\n\tIRQ2_MARK,\n};\nstatic const unsigned int intc_irq3_pins[] = {\n\t \n\tRCAR_GP_PIN(7, 13),\n};\nstatic const unsigned int intc_irq3_mux[] = {\n\tIRQ3_MARK,\n};\n\n#if defined(CONFIG_PINCTRL_PFC_R8A7791) || defined(CONFIG_PINCTRL_PFC_R8A7793)\n \nstatic const unsigned int mlb_3pin_pins[] = {\n\tRCAR_GP_PIN(7, 7), RCAR_GP_PIN(7, 8), RCAR_GP_PIN(7, 9),\n};\nstatic const unsigned int mlb_3pin_mux[] = {\n\tMLB_CLK_MARK, MLB_SIG_MARK, MLB_DAT_MARK,\n};\n#endif  \n\n \nstatic const unsigned int mmc_data_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 18), RCAR_GP_PIN(6, 19),\n\tRCAR_GP_PIN(6, 20), RCAR_GP_PIN(6, 21),\n\tRCAR_GP_PIN(6, 22), RCAR_GP_PIN(6, 23),\n\tRCAR_GP_PIN(6, 28), RCAR_GP_PIN(6, 29),\n};\nstatic const unsigned int mmc_data_mux[] = {\n\tMMC_D0_MARK, MMC_D1_MARK, MMC_D2_MARK, MMC_D3_MARK,\n\tMMC_D4_MARK, MMC_D5_MARK, MMC_D6_MARK, MMC_D7_MARK,\n};\nstatic const unsigned int mmc_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 18), RCAR_GP_PIN(6, 19),\n\tRCAR_GP_PIN(6, 20), RCAR_GP_PIN(6, 21),\n\tRCAR_GP_PIN(6, 22), RCAR_GP_PIN(6, 23),\n\tRCAR_GP_PIN(6, 6), RCAR_GP_PIN(6, 7),\n};\nstatic const unsigned int mmc_data_b_mux[] = {\n\tMMC_D0_MARK, MMC_D1_MARK, MMC_D2_MARK, MMC_D3_MARK,\n\tMMC_D4_MARK, MMC_D5_MARK, MMC_D6_B_MARK, MMC_D7_B_MARK,\n};\nstatic const unsigned int mmc_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 16), RCAR_GP_PIN(6, 17),\n};\nstatic const unsigned int mmc_ctrl_mux[] = {\n\tMMC_CLK_MARK, MMC_CMD_MARK,\n};\n \nstatic const unsigned int msiof0_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 24),\n};\nstatic const unsigned int msiof0_clk_mux[] = {\n\tMSIOF0_SCK_MARK,\n};\nstatic const unsigned int msiof0_sync_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 25),\n};\nstatic const unsigned int msiof0_sync_mux[] = {\n\tMSIOF0_SYNC_MARK,\n};\nstatic const unsigned int msiof0_ss1_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 28),\n};\nstatic const unsigned int msiof0_ss1_mux[] = {\n\tMSIOF0_SS1_MARK,\n};\nstatic const unsigned int msiof0_ss2_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 29),\n};\nstatic const unsigned int msiof0_ss2_mux[] = {\n\tMSIOF0_SS2_MARK,\n};\nstatic const unsigned int msiof0_rx_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 27),\n};\nstatic const unsigned int msiof0_rx_mux[] = {\n\tMSIOF0_RXD_MARK,\n};\nstatic const unsigned int msiof0_tx_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 26),\n};\nstatic const unsigned int msiof0_tx_mux[] = {\n\tMSIOF0_TXD_MARK,\n};\n\nstatic const unsigned int msiof0_clk_b_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 16),\n};\nstatic const unsigned int msiof0_clk_b_mux[] = {\n\tMSIOF0_SCK_B_MARK,\n};\nstatic const unsigned int msiof0_sync_b_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 17),\n};\nstatic const unsigned int msiof0_sync_b_mux[] = {\n\tMSIOF0_SYNC_B_MARK,\n};\nstatic const unsigned int msiof0_ss1_b_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 18),\n};\nstatic const unsigned int msiof0_ss1_b_mux[] = {\n\tMSIOF0_SS1_B_MARK,\n};\nstatic const unsigned int msiof0_ss2_b_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 19),\n};\nstatic const unsigned int msiof0_ss2_b_mux[] = {\n\tMSIOF0_SS2_B_MARK,\n};\nstatic const unsigned int msiof0_rx_b_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 21),\n};\nstatic const unsigned int msiof0_rx_b_mux[] = {\n\tMSIOF0_RXD_B_MARK,\n};\nstatic const unsigned int msiof0_tx_b_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 20),\n};\nstatic const unsigned int msiof0_tx_b_mux[] = {\n\tMSIOF0_TXD_B_MARK,\n};\n\nstatic const unsigned int msiof0_clk_c_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 26),\n};\nstatic const unsigned int msiof0_clk_c_mux[] = {\n\tMSIOF0_SCK_C_MARK,\n};\nstatic const unsigned int msiof0_sync_c_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 25),\n};\nstatic const unsigned int msiof0_sync_c_mux[] = {\n\tMSIOF0_SYNC_C_MARK,\n};\nstatic const unsigned int msiof0_ss1_c_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 27),\n};\nstatic const unsigned int msiof0_ss1_c_mux[] = {\n\tMSIOF0_SS1_C_MARK,\n};\nstatic const unsigned int msiof0_ss2_c_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 28),\n};\nstatic const unsigned int msiof0_ss2_c_mux[] = {\n\tMSIOF0_SS2_C_MARK,\n};\nstatic const unsigned int msiof0_rx_c_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 29),\n};\nstatic const unsigned int msiof0_rx_c_mux[] = {\n\tMSIOF0_RXD_C_MARK,\n};\nstatic const unsigned int msiof0_tx_c_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 30),\n};\nstatic const unsigned int msiof0_tx_c_mux[] = {\n\tMSIOF0_TXD_C_MARK,\n};\n \nstatic const unsigned int msiof1_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 22),\n};\nstatic const unsigned int msiof1_clk_mux[] = {\n\tMSIOF1_SCK_MARK,\n};\nstatic const unsigned int msiof1_sync_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 23),\n};\nstatic const unsigned int msiof1_sync_mux[] = {\n\tMSIOF1_SYNC_MARK,\n};\nstatic const unsigned int msiof1_ss1_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 24),\n};\nstatic const unsigned int msiof1_ss1_mux[] = {\n\tMSIOF1_SS1_MARK,\n};\nstatic const unsigned int msiof1_ss2_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 25),\n};\nstatic const unsigned int msiof1_ss2_mux[] = {\n\tMSIOF1_SS2_MARK,\n};\nstatic const unsigned int msiof1_rx_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 27),\n};\nstatic const unsigned int msiof1_rx_mux[] = {\n\tMSIOF1_RXD_MARK,\n};\nstatic const unsigned int msiof1_tx_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 26),\n};\nstatic const unsigned int msiof1_tx_mux[] = {\n\tMSIOF1_TXD_MARK,\n};\n\nstatic const unsigned int msiof1_clk_b_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 29),\n};\nstatic const unsigned int msiof1_clk_b_mux[] = {\n\tMSIOF1_SCK_B_MARK,\n};\nstatic const unsigned int msiof1_sync_b_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 30),\n};\nstatic const unsigned int msiof1_sync_b_mux[] = {\n\tMSIOF1_SYNC_B_MARK,\n};\nstatic const unsigned int msiof1_ss1_b_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 31),\n};\nstatic const unsigned int msiof1_ss1_b_mux[] = {\n\tMSIOF1_SS1_B_MARK,\n};\nstatic const unsigned int msiof1_ss2_b_pins[] = {\n\t \n\tRCAR_GP_PIN(7, 16),\n};\nstatic const unsigned int msiof1_ss2_b_mux[] = {\n\tMSIOF1_SS2_B_MARK,\n};\nstatic const unsigned int msiof1_rx_b_pins[] = {\n\t \n\tRCAR_GP_PIN(7, 18),\n};\nstatic const unsigned int msiof1_rx_b_mux[] = {\n\tMSIOF1_RXD_B_MARK,\n};\nstatic const unsigned int msiof1_tx_b_pins[] = {\n\t \n\tRCAR_GP_PIN(7, 17),\n};\nstatic const unsigned int msiof1_tx_b_mux[] = {\n\tMSIOF1_TXD_B_MARK,\n};\n\nstatic const unsigned int msiof1_clk_c_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 15),\n};\nstatic const unsigned int msiof1_clk_c_mux[] = {\n\tMSIOF1_SCK_C_MARK,\n};\nstatic const unsigned int msiof1_sync_c_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 16),\n};\nstatic const unsigned int msiof1_sync_c_mux[] = {\n\tMSIOF1_SYNC_C_MARK,\n};\nstatic const unsigned int msiof1_rx_c_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 18),\n};\nstatic const unsigned int msiof1_rx_c_mux[] = {\n\tMSIOF1_RXD_C_MARK,\n};\nstatic const unsigned int msiof1_tx_c_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 17),\n};\nstatic const unsigned int msiof1_tx_c_mux[] = {\n\tMSIOF1_TXD_C_MARK,\n};\n\nstatic const unsigned int msiof1_clk_d_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 28),\n};\nstatic const unsigned int msiof1_clk_d_mux[] = {\n\tMSIOF1_SCK_D_MARK,\n};\nstatic const unsigned int msiof1_sync_d_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 30),\n};\nstatic const unsigned int msiof1_sync_d_mux[] = {\n\tMSIOF1_SYNC_D_MARK,\n};\nstatic const unsigned int msiof1_ss1_d_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 29),\n};\nstatic const unsigned int msiof1_ss1_d_mux[] = {\n\tMSIOF1_SS1_D_MARK,\n};\nstatic const unsigned int msiof1_rx_d_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 27),\n};\nstatic const unsigned int msiof1_rx_d_mux[] = {\n\tMSIOF1_RXD_D_MARK,\n};\nstatic const unsigned int msiof1_tx_d_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 26),\n};\nstatic const unsigned int msiof1_tx_d_mux[] = {\n\tMSIOF1_TXD_D_MARK,\n};\n\nstatic const unsigned int msiof1_clk_e_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 18),\n};\nstatic const unsigned int msiof1_clk_e_mux[] = {\n\tMSIOF1_SCK_E_MARK,\n};\nstatic const unsigned int msiof1_sync_e_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 19),\n};\nstatic const unsigned int msiof1_sync_e_mux[] = {\n\tMSIOF1_SYNC_E_MARK,\n};\nstatic const unsigned int msiof1_rx_e_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 17),\n};\nstatic const unsigned int msiof1_rx_e_mux[] = {\n\tMSIOF1_RXD_E_MARK,\n};\nstatic const unsigned int msiof1_tx_e_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 20),\n};\nstatic const unsigned int msiof1_tx_e_mux[] = {\n\tMSIOF1_TXD_E_MARK,\n};\n \nstatic const unsigned int msiof2_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 13),\n};\nstatic const unsigned int msiof2_clk_mux[] = {\n\tMSIOF2_SCK_MARK,\n};\nstatic const unsigned int msiof2_sync_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 14),\n};\nstatic const unsigned int msiof2_sync_mux[] = {\n\tMSIOF2_SYNC_MARK,\n};\nstatic const unsigned int msiof2_ss1_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 17),\n};\nstatic const unsigned int msiof2_ss1_mux[] = {\n\tMSIOF2_SS1_MARK,\n};\nstatic const unsigned int msiof2_ss2_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 18),\n};\nstatic const unsigned int msiof2_ss2_mux[] = {\n\tMSIOF2_SS2_MARK,\n};\nstatic const unsigned int msiof2_rx_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 16),\n};\nstatic const unsigned int msiof2_rx_mux[] = {\n\tMSIOF2_RXD_MARK,\n};\nstatic const unsigned int msiof2_tx_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 15),\n};\nstatic const unsigned int msiof2_tx_mux[] = {\n\tMSIOF2_TXD_MARK,\n};\n\nstatic const unsigned int msiof2_clk_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 0),\n};\nstatic const unsigned int msiof2_clk_b_mux[] = {\n\tMSIOF2_SCK_B_MARK,\n};\nstatic const unsigned int msiof2_sync_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 1),\n};\nstatic const unsigned int msiof2_sync_b_mux[] = {\n\tMSIOF2_SYNC_B_MARK,\n};\nstatic const unsigned int msiof2_ss1_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 8),\n};\nstatic const unsigned int msiof2_ss1_b_mux[] = {\n\tMSIOF2_SS1_B_MARK,\n};\nstatic const unsigned int msiof2_ss2_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 9),\n};\nstatic const unsigned int msiof2_ss2_b_mux[] = {\n\tMSIOF2_SS2_B_MARK,\n};\nstatic const unsigned int msiof2_rx_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 17),\n};\nstatic const unsigned int msiof2_rx_b_mux[] = {\n\tMSIOF2_RXD_B_MARK,\n};\nstatic const unsigned int msiof2_tx_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 16),\n};\nstatic const unsigned int msiof2_tx_b_mux[] = {\n\tMSIOF2_TXD_B_MARK,\n};\n\nstatic const unsigned int msiof2_clk_c_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 2),\n};\nstatic const unsigned int msiof2_clk_c_mux[] = {\n\tMSIOF2_SCK_C_MARK,\n};\nstatic const unsigned int msiof2_sync_c_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 3),\n};\nstatic const unsigned int msiof2_sync_c_mux[] = {\n\tMSIOF2_SYNC_C_MARK,\n};\nstatic const unsigned int msiof2_rx_c_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 5),\n};\nstatic const unsigned int msiof2_rx_c_mux[] = {\n\tMSIOF2_RXD_C_MARK,\n};\nstatic const unsigned int msiof2_tx_c_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 4),\n};\nstatic const unsigned int msiof2_tx_c_mux[] = {\n\tMSIOF2_TXD_C_MARK,\n};\n\nstatic const unsigned int msiof2_clk_d_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 14),\n};\nstatic const unsigned int msiof2_clk_d_mux[] = {\n\tMSIOF2_SCK_D_MARK,\n};\nstatic const unsigned int msiof2_sync_d_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 15),\n};\nstatic const unsigned int msiof2_sync_d_mux[] = {\n\tMSIOF2_SYNC_D_MARK,\n};\nstatic const unsigned int msiof2_ss1_d_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 17),\n};\nstatic const unsigned int msiof2_ss1_d_mux[] = {\n\tMSIOF2_SS1_D_MARK,\n};\nstatic const unsigned int msiof2_ss2_d_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 19),\n};\nstatic const unsigned int msiof2_ss2_d_mux[] = {\n\tMSIOF2_SS2_D_MARK,\n};\nstatic const unsigned int msiof2_rx_d_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 18),\n};\nstatic const unsigned int msiof2_rx_d_mux[] = {\n\tMSIOF2_RXD_D_MARK,\n};\nstatic const unsigned int msiof2_tx_d_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 16),\n};\nstatic const unsigned int msiof2_tx_d_mux[] = {\n\tMSIOF2_TXD_D_MARK,\n};\n\nstatic const unsigned int msiof2_clk_e_pins[] = {\n\t \n\tRCAR_GP_PIN(7, 15),\n};\nstatic const unsigned int msiof2_clk_e_mux[] = {\n\tMSIOF2_SCK_E_MARK,\n};\nstatic const unsigned int msiof2_sync_e_pins[] = {\n\t \n\tRCAR_GP_PIN(7, 16),\n};\nstatic const unsigned int msiof2_sync_e_mux[] = {\n\tMSIOF2_SYNC_E_MARK,\n};\nstatic const unsigned int msiof2_rx_e_pins[] = {\n\t \n\tRCAR_GP_PIN(7, 14),\n};\nstatic const unsigned int msiof2_rx_e_mux[] = {\n\tMSIOF2_RXD_E_MARK,\n};\nstatic const unsigned int msiof2_tx_e_pins[] = {\n\t \n\tRCAR_GP_PIN(7, 13),\n};\nstatic const unsigned int msiof2_tx_e_mux[] = {\n\tMSIOF2_TXD_E_MARK,\n};\n \nstatic const unsigned int pwm0_pins[] = {\n\tRCAR_GP_PIN(6, 14),\n};\nstatic const unsigned int pwm0_mux[] = {\n\tPWM0_MARK,\n};\nstatic const unsigned int pwm0_b_pins[] = {\n\tRCAR_GP_PIN(5, 30),\n};\nstatic const unsigned int pwm0_b_mux[] = {\n\tPWM0_B_MARK,\n};\nstatic const unsigned int pwm1_pins[] = {\n\tRCAR_GP_PIN(1, 17),\n};\nstatic const unsigned int pwm1_mux[] = {\n\tPWM1_MARK,\n};\nstatic const unsigned int pwm1_b_pins[] = {\n\tRCAR_GP_PIN(6, 15),\n};\nstatic const unsigned int pwm1_b_mux[] = {\n\tPWM1_B_MARK,\n};\nstatic const unsigned int pwm2_pins[] = {\n\tRCAR_GP_PIN(1, 18),\n};\nstatic const unsigned int pwm2_mux[] = {\n\tPWM2_MARK,\n};\nstatic const unsigned int pwm2_b_pins[] = {\n\tRCAR_GP_PIN(0, 16),\n};\nstatic const unsigned int pwm2_b_mux[] = {\n\tPWM2_B_MARK,\n};\nstatic const unsigned int pwm3_pins[] = {\n\tRCAR_GP_PIN(1, 24),\n};\nstatic const unsigned int pwm3_mux[] = {\n\tPWM3_MARK,\n};\nstatic const unsigned int pwm4_pins[] = {\n\tRCAR_GP_PIN(3, 26),\n};\nstatic const unsigned int pwm4_mux[] = {\n\tPWM4_MARK,\n};\nstatic const unsigned int pwm4_b_pins[] = {\n\tRCAR_GP_PIN(3, 31),\n};\nstatic const unsigned int pwm4_b_mux[] = {\n\tPWM4_B_MARK,\n};\nstatic const unsigned int pwm5_pins[] = {\n\tRCAR_GP_PIN(7, 21),\n};\nstatic const unsigned int pwm5_mux[] = {\n\tPWM5_MARK,\n};\nstatic const unsigned int pwm5_b_pins[] = {\n\tRCAR_GP_PIN(7, 20),\n};\nstatic const unsigned int pwm5_b_mux[] = {\n\tPWM5_B_MARK,\n};\nstatic const unsigned int pwm6_pins[] = {\n\tRCAR_GP_PIN(7, 22),\n};\nstatic const unsigned int pwm6_mux[] = {\n\tPWM6_MARK,\n};\n \nstatic const unsigned int qspi_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 4), RCAR_GP_PIN(1, 9),\n};\nstatic const unsigned int qspi_ctrl_mux[] = {\n\tSPCLK_MARK, SSL_MARK,\n};\nstatic const unsigned int qspi_data_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 5), RCAR_GP_PIN(1, 6), RCAR_GP_PIN(1, 7),\n\tRCAR_GP_PIN(1, 8),\n};\nstatic const unsigned int qspi_data_mux[] = {\n\tMOSI_IO0_MARK, MISO_IO1_MARK, IO2_MARK, IO3_MARK,\n};\n\nstatic const unsigned int qspi_ctrl_b_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 0), RCAR_GP_PIN(6, 5),\n};\nstatic const unsigned int qspi_ctrl_b_mux[] = {\n\tSPCLK_B_MARK, SSL_B_MARK,\n};\nstatic const unsigned int qspi_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 1), RCAR_GP_PIN(6, 2), RCAR_GP_PIN(6, 3),\n\tRCAR_GP_PIN(6, 4),\n};\nstatic const unsigned int qspi_data_b_mux[] = {\n\tMOSI_IO0_B_MARK, MISO_IO1_B_MARK, IO2_B_MARK, IO3_B_MARK,\n};\n \nstatic const unsigned int scif0_data_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 7), RCAR_GP_PIN(1, 6),\n};\nstatic const unsigned int scif0_data_mux[] = {\n\tRX0_MARK, TX0_MARK,\n};\nstatic const unsigned int scif0_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 1), RCAR_GP_PIN(3, 0),\n};\nstatic const unsigned int scif0_data_b_mux[] = {\n\tRX0_B_MARK, TX0_B_MARK,\n};\nstatic const unsigned int scif0_data_c_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 26), RCAR_GP_PIN(4, 25),\n};\nstatic const unsigned int scif0_data_c_mux[] = {\n\tRX0_C_MARK, TX0_C_MARK,\n};\nstatic const unsigned int scif0_data_d_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 23), RCAR_GP_PIN(2, 22),\n};\nstatic const unsigned int scif0_data_d_mux[] = {\n\tRX0_D_MARK, TX0_D_MARK,\n};\nstatic const unsigned int scif0_data_e_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 29), RCAR_GP_PIN(6, 28),\n};\nstatic const unsigned int scif0_data_e_mux[] = {\n\tRX0_E_MARK, TX0_E_MARK,\n};\n \nstatic const unsigned int scif1_data_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 9), RCAR_GP_PIN(1, 8),\n};\nstatic const unsigned int scif1_data_mux[] = {\n\tRX1_MARK, TX1_MARK,\n};\nstatic const unsigned int scif1_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 9), RCAR_GP_PIN(3, 8),\n};\nstatic const unsigned int scif1_data_b_mux[] = {\n\tRX1_B_MARK, TX1_B_MARK,\n};\nstatic const unsigned int scif1_clk_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 10),\n};\nstatic const unsigned int scif1_clk_b_mux[] = {\n\tSCIF1_SCK_B_MARK,\n};\nstatic const unsigned int scif1_data_c_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 28), RCAR_GP_PIN(4, 27),\n};\nstatic const unsigned int scif1_data_c_mux[] = {\n\tRX1_C_MARK, TX1_C_MARK,\n};\nstatic const unsigned int scif1_data_d_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 25), RCAR_GP_PIN(2, 24),\n};\nstatic const unsigned int scif1_data_d_mux[] = {\n\tRX1_D_MARK, TX1_D_MARK,\n};\n \nstatic const unsigned int scif2_data_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 30), RCAR_GP_PIN(2, 31),\n};\nstatic const unsigned int scif2_data_mux[] = {\n\tRX2_MARK, TX2_MARK,\n};\nstatic const unsigned int scif2_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 17), RCAR_GP_PIN(3, 16),\n};\nstatic const unsigned int scif2_data_b_mux[] = {\n\tRX2_B_MARK, TX2_B_MARK,\n};\nstatic const unsigned int scif2_clk_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 18),\n};\nstatic const unsigned int scif2_clk_b_mux[] = {\n\tSCIF2_SCK_B_MARK,\n};\nstatic const unsigned int scif2_data_c_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 24), RCAR_GP_PIN(6, 25),\n};\nstatic const unsigned int scif2_data_c_mux[] = {\n\tRX2_C_MARK, TX2_C_MARK,\n};\nstatic const unsigned int scif2_data_e_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 7), RCAR_GP_PIN(2, 8),\n};\nstatic const unsigned int scif2_data_e_mux[] = {\n\tRX2_E_MARK, TX2_E_MARK,\n};\n \nstatic const unsigned int scif3_data_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 22), RCAR_GP_PIN(3, 21),\n};\nstatic const unsigned int scif3_data_mux[] = {\n\tRX3_MARK, TX3_MARK,\n};\nstatic const unsigned int scif3_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 23),\n};\nstatic const unsigned int scif3_clk_mux[] = {\n\tSCIF3_SCK_MARK,\n};\nstatic const unsigned int scif3_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 29), RCAR_GP_PIN(3, 26),\n};\nstatic const unsigned int scif3_data_b_mux[] = {\n\tRX3_B_MARK, TX3_B_MARK,\n};\nstatic const unsigned int scif3_clk_b_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 8),\n};\nstatic const unsigned int scif3_clk_b_mux[] = {\n\tSCIF3_SCK_B_MARK,\n};\nstatic const unsigned int scif3_data_c_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 7), RCAR_GP_PIN(6, 6),\n};\nstatic const unsigned int scif3_data_c_mux[] = {\n\tRX3_C_MARK, TX3_C_MARK,\n};\nstatic const unsigned int scif3_data_d_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 27), RCAR_GP_PIN(2, 26),\n};\nstatic const unsigned int scif3_data_d_mux[] = {\n\tRX3_D_MARK, TX3_D_MARK,\n};\n \nstatic const unsigned int scif4_data_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 2), RCAR_GP_PIN(4, 1),\n};\nstatic const unsigned int scif4_data_mux[] = {\n\tRX4_MARK, TX4_MARK,\n};\nstatic const unsigned int scif4_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 1), RCAR_GP_PIN(5, 0),\n};\nstatic const unsigned int scif4_data_b_mux[] = {\n\tRX4_B_MARK, TX4_B_MARK,\n};\nstatic const unsigned int scif4_data_c_pins[] = {\n\t \n\tRCAR_GP_PIN(7, 22), RCAR_GP_PIN(7, 21),\n};\nstatic const unsigned int scif4_data_c_mux[] = {\n\tRX4_C_MARK, TX4_C_MARK,\n};\n \nstatic const unsigned int scif5_data_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 4), RCAR_GP_PIN(4, 3),\n};\nstatic const unsigned int scif5_data_mux[] = {\n\tRX5_MARK, TX5_MARK,\n};\nstatic const unsigned int scif5_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 23), RCAR_GP_PIN(6, 22),\n};\nstatic const unsigned int scif5_data_b_mux[] = {\n\tRX5_B_MARK, TX5_B_MARK,\n};\n \nstatic const unsigned int scifa0_data_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 7), RCAR_GP_PIN(1, 6),\n};\nstatic const unsigned int scifa0_data_mux[] = {\n\tSCIFA0_RXD_MARK, SCIFA0_TXD_MARK,\n};\nstatic const unsigned int scifa0_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 1), RCAR_GP_PIN(3, 0),\n};\nstatic const unsigned int scifa0_data_b_mux[] = {\n\tSCIFA0_RXD_B_MARK, SCIFA0_TXD_B_MARK\n};\n \nstatic const unsigned int scifa1_data_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 9), RCAR_GP_PIN(1, 8),\n};\nstatic const unsigned int scifa1_data_mux[] = {\n\tSCIFA1_RXD_MARK, SCIFA1_TXD_MARK,\n};\nstatic const unsigned int scifa1_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 10),\n};\nstatic const unsigned int scifa1_clk_mux[] = {\n\tSCIFA1_SCK_MARK,\n};\nstatic const unsigned int scifa1_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 9), RCAR_GP_PIN(3, 8),\n};\nstatic const unsigned int scifa1_data_b_mux[] = {\n\tSCIFA1_RXD_B_MARK, SCIFA1_TXD_B_MARK,\n};\nstatic const unsigned int scifa1_clk_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 0),\n};\nstatic const unsigned int scifa1_clk_b_mux[] = {\n\tSCIFA1_SCK_B_MARK,\n};\nstatic const unsigned int scifa1_data_c_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 2), RCAR_GP_PIN(1, 3),\n};\nstatic const unsigned int scifa1_data_c_mux[] = {\n\tSCIFA1_RXD_C_MARK, SCIFA1_TXD_C_MARK,\n};\n \nstatic const unsigned int scifa2_data_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 30), RCAR_GP_PIN(2, 31),\n};\nstatic const unsigned int scifa2_data_mux[] = {\n\tSCIFA2_RXD_MARK, SCIFA2_TXD_MARK,\n};\nstatic const unsigned int scifa2_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 18),\n};\nstatic const unsigned int scifa2_clk_mux[] = {\n\tSCIFA2_SCK_MARK,\n};\nstatic const unsigned int scifa2_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 17), RCAR_GP_PIN(3, 16),\n};\nstatic const unsigned int scifa2_data_b_mux[] = {\n\tSCIFA2_RXD_B_MARK, SCIFA2_TXD_B_MARK,\n};\n \nstatic const unsigned int scifa3_data_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 22), RCAR_GP_PIN(3, 21),\n};\nstatic const unsigned int scifa3_data_mux[] = {\n\tSCIFA3_RXD_MARK, SCIFA3_TXD_MARK,\n};\nstatic const unsigned int scifa3_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 23),\n};\nstatic const unsigned int scifa3_clk_mux[] = {\n\tSCIFA3_SCK_MARK,\n};\nstatic const unsigned int scifa3_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 19), RCAR_GP_PIN(5, 20),\n};\nstatic const unsigned int scifa3_data_b_mux[] = {\n\tSCIFA3_RXD_B_MARK, SCIFA3_TXD_B_MARK,\n};\nstatic const unsigned int scifa3_clk_b_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 8),\n};\nstatic const unsigned int scifa3_clk_b_mux[] = {\n\tSCIFA3_SCK_B_MARK,\n};\nstatic const unsigned int scifa3_data_c_pins[] = {\n\t \n\tRCAR_GP_PIN(7, 21), RCAR_GP_PIN(7, 20),\n};\nstatic const unsigned int scifa3_data_c_mux[] = {\n\tSCIFA3_RXD_C_MARK, SCIFA3_TXD_C_MARK,\n};\nstatic const unsigned int scifa3_clk_c_pins[] = {\n\t \n\tRCAR_GP_PIN(7, 22),\n};\nstatic const unsigned int scifa3_clk_c_mux[] = {\n\tSCIFA3_SCK_C_MARK,\n};\n \nstatic const unsigned int scifa4_data_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 2), RCAR_GP_PIN(4, 1),\n};\nstatic const unsigned int scifa4_data_mux[] = {\n\tSCIFA4_RXD_MARK, SCIFA4_TXD_MARK,\n};\nstatic const unsigned int scifa4_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 1), RCAR_GP_PIN(5, 0),\n};\nstatic const unsigned int scifa4_data_b_mux[] = {\n\tSCIFA4_RXD_B_MARK, SCIFA4_TXD_B_MARK,\n};\nstatic const unsigned int scifa4_data_c_pins[] = {\n\t \n\tRCAR_GP_PIN(7, 22), RCAR_GP_PIN(7, 21),\n};\nstatic const unsigned int scifa4_data_c_mux[] = {\n\tSCIFA4_RXD_C_MARK, SCIFA4_TXD_C_MARK,\n};\n \nstatic const unsigned int scifa5_data_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 4), RCAR_GP_PIN(4, 3),\n};\nstatic const unsigned int scifa5_data_mux[] = {\n\tSCIFA5_RXD_MARK, SCIFA5_TXD_MARK,\n};\nstatic const unsigned int scifa5_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 7), RCAR_GP_PIN(6, 6),\n};\nstatic const unsigned int scifa5_data_b_mux[] = {\n\tSCIFA5_RXD_B_MARK, SCIFA5_TXD_B_MARK,\n};\nstatic const unsigned int scifa5_data_c_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 23), RCAR_GP_PIN(6, 22),\n};\nstatic const unsigned int scifa5_data_c_mux[] = {\n\tSCIFA5_RXD_C_MARK, SCIFA5_TXD_C_MARK,\n};\n \nstatic const unsigned int scifb0_data_pins[] = {\n\t \n\tRCAR_GP_PIN(7, 3), RCAR_GP_PIN(7, 4),\n};\nstatic const unsigned int scifb0_data_mux[] = {\n\tSCIFB0_RXD_MARK, SCIFB0_TXD_MARK,\n};\nstatic const unsigned int scifb0_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(7, 2),\n};\nstatic const unsigned int scifb0_clk_mux[] = {\n\tSCIFB0_SCK_MARK,\n};\nstatic const unsigned int scifb0_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(7, 1), RCAR_GP_PIN(7, 0),\n};\nstatic const unsigned int scifb0_ctrl_mux[] = {\n\tSCIFB0_RTS_N_MARK, SCIFB0_CTS_N_MARK,\n};\nstatic const unsigned int scifb0_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 20), RCAR_GP_PIN(1, 21),\n};\nstatic const unsigned int scifb0_data_b_mux[] = {\n\tSCIFB0_RXD_B_MARK, SCIFB0_TXD_B_MARK,\n};\nstatic const unsigned int scifb0_clk_b_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 31),\n};\nstatic const unsigned int scifb0_clk_b_mux[] = {\n\tSCIFB0_SCK_B_MARK,\n};\nstatic const unsigned int scifb0_ctrl_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 22), RCAR_GP_PIN(1, 23),\n};\nstatic const unsigned int scifb0_ctrl_b_mux[] = {\n\tSCIFB0_RTS_N_B_MARK, SCIFB0_CTS_N_B_MARK,\n};\nstatic const unsigned int scifb0_data_c_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 0), RCAR_GP_PIN(2, 1),\n};\nstatic const unsigned int scifb0_data_c_mux[] = {\n\tSCIFB0_RXD_C_MARK, SCIFB0_TXD_C_MARK,\n};\nstatic const unsigned int scifb0_clk_c_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 30),\n};\nstatic const unsigned int scifb0_clk_c_mux[] = {\n\tSCIFB0_SCK_C_MARK,\n};\nstatic const unsigned int scifb0_data_d_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 28), RCAR_GP_PIN(4, 18),\n};\nstatic const unsigned int scifb0_data_d_mux[] = {\n\tSCIFB0_RXD_D_MARK, SCIFB0_TXD_D_MARK,\n};\nstatic const unsigned int scifb0_clk_d_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 17),\n};\nstatic const unsigned int scifb0_clk_d_mux[] = {\n\tSCIFB0_SCK_D_MARK,\n};\n \nstatic const unsigned int scifb1_data_pins[] = {\n\t \n\tRCAR_GP_PIN(7, 5), RCAR_GP_PIN(7, 6),\n};\nstatic const unsigned int scifb1_data_mux[] = {\n\tSCIFB1_RXD_MARK, SCIFB1_TXD_MARK,\n};\nstatic const unsigned int scifb1_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(7, 7),\n};\nstatic const unsigned int scifb1_clk_mux[] = {\n\tSCIFB1_SCK_MARK,\n};\nstatic const unsigned int scifb1_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(7, 9), RCAR_GP_PIN(7, 8),\n};\nstatic const unsigned int scifb1_ctrl_mux[] = {\n\tSCIFB1_RTS_N_MARK, SCIFB1_CTS_N_MARK,\n};\nstatic const unsigned int scifb1_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 17), RCAR_GP_PIN(1, 18),\n};\nstatic const unsigned int scifb1_data_b_mux[] = {\n\tSCIFB1_RXD_B_MARK, SCIFB1_TXD_B_MARK,\n};\nstatic const unsigned int scifb1_clk_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 3),\n};\nstatic const unsigned int scifb1_clk_b_mux[] = {\n\tSCIFB1_SCK_B_MARK,\n};\nstatic const unsigned int scifb1_data_c_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 2), RCAR_GP_PIN(1, 3),\n};\nstatic const unsigned int scifb1_data_c_mux[] = {\n\tSCIFB1_RXD_C_MARK, SCIFB1_TXD_C_MARK,\n};\nstatic const unsigned int scifb1_clk_c_pins[] = {\n\t \n\tRCAR_GP_PIN(7, 11),\n};\nstatic const unsigned int scifb1_clk_c_mux[] = {\n\tSCIFB1_SCK_C_MARK,\n};\nstatic const unsigned int scifb1_data_d_pins[] = {\n\t \n\tRCAR_GP_PIN(7, 10), RCAR_GP_PIN(7, 12),\n};\nstatic const unsigned int scifb1_data_d_mux[] = {\n\tSCIFB1_RXD_D_MARK, SCIFB1_TXD_D_MARK,\n};\n \nstatic const unsigned int scifb2_data_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 16), RCAR_GP_PIN(4, 17),\n};\nstatic const unsigned int scifb2_data_mux[] = {\n\tSCIFB2_RXD_MARK, SCIFB2_TXD_MARK,\n};\nstatic const unsigned int scifb2_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 15),\n};\nstatic const unsigned int scifb2_clk_mux[] = {\n\tSCIFB2_SCK_MARK,\n};\nstatic const unsigned int scifb2_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 14), RCAR_GP_PIN(4, 13),\n};\nstatic const unsigned int scifb2_ctrl_mux[] = {\n\tSCIFB2_RTS_N_MARK, SCIFB2_CTS_N_MARK,\n};\nstatic const unsigned int scifb2_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 12), RCAR_GP_PIN(3, 13),\n};\nstatic const unsigned int scifb2_data_b_mux[] = {\n\tSCIFB2_RXD_B_MARK, SCIFB2_TXD_B_MARK,\n};\nstatic const unsigned int scifb2_clk_b_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 31),\n};\nstatic const unsigned int scifb2_clk_b_mux[] = {\n\tSCIFB2_SCK_B_MARK,\n};\nstatic const unsigned int scifb2_ctrl_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 15), RCAR_GP_PIN(3, 14),\n};\nstatic const unsigned int scifb2_ctrl_b_mux[] = {\n\tSCIFB2_RTS_N_B_MARK, SCIFB2_CTS_N_B_MARK,\n};\nstatic const unsigned int scifb2_data_c_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 0), RCAR_GP_PIN(2, 1),\n};\nstatic const unsigned int scifb2_data_c_mux[] = {\n\tSCIFB2_RXD_C_MARK, SCIFB2_TXD_C_MARK,\n};\nstatic const unsigned int scifb2_clk_c_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 27),\n};\nstatic const unsigned int scifb2_clk_c_mux[] = {\n\tSCIFB2_SCK_C_MARK,\n};\nstatic const unsigned int scifb2_data_d_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 26), RCAR_GP_PIN(5, 25),\n};\nstatic const unsigned int scifb2_data_d_mux[] = {\n\tSCIFB2_RXD_D_MARK, SCIFB2_TXD_D_MARK,\n};\n\n \nstatic const unsigned int scif_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 29),\n};\nstatic const unsigned int scif_clk_mux[] = {\n\tSCIF_CLK_MARK,\n};\nstatic const unsigned int scif_clk_b_pins[] = {\n\t \n\tRCAR_GP_PIN(7, 19),\n};\nstatic const unsigned int scif_clk_b_mux[] = {\n\tSCIF_CLK_B_MARK,\n};\n\n \nstatic const unsigned int sdhi0_data_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 2), RCAR_GP_PIN(6, 3),\n\tRCAR_GP_PIN(6, 4), RCAR_GP_PIN(6, 5),\n};\nstatic const unsigned int sdhi0_data_mux[] = {\n\tSD0_DATA0_MARK, SD0_DATA1_MARK, SD0_DATA2_MARK, SD0_DATA3_MARK,\n};\nstatic const unsigned int sdhi0_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 0), RCAR_GP_PIN(6, 1),\n};\nstatic const unsigned int sdhi0_ctrl_mux[] = {\n\tSD0_CLK_MARK, SD0_CMD_MARK,\n};\nstatic const unsigned int sdhi0_cd_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 6),\n};\nstatic const unsigned int sdhi0_cd_mux[] = {\n\tSD0_CD_MARK,\n};\nstatic const unsigned int sdhi0_wp_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 7),\n};\nstatic const unsigned int sdhi0_wp_mux[] = {\n\tSD0_WP_MARK,\n};\n \nstatic const unsigned int sdhi1_data_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 10), RCAR_GP_PIN(6, 11),\n\tRCAR_GP_PIN(6, 12), RCAR_GP_PIN(6, 13),\n};\nstatic const unsigned int sdhi1_data_mux[] = {\n\tSD1_DATA0_MARK, SD1_DATA1_MARK, SD1_DATA2_MARK, SD1_DATA3_MARK,\n};\nstatic const unsigned int sdhi1_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 8), RCAR_GP_PIN(6, 9),\n};\nstatic const unsigned int sdhi1_ctrl_mux[] = {\n\tSD1_CLK_MARK, SD1_CMD_MARK,\n};\nstatic const unsigned int sdhi1_cd_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 14),\n};\nstatic const unsigned int sdhi1_cd_mux[] = {\n\tSD1_CD_MARK,\n};\nstatic const unsigned int sdhi1_wp_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 15),\n};\nstatic const unsigned int sdhi1_wp_mux[] = {\n\tSD1_WP_MARK,\n};\n \nstatic const unsigned int sdhi2_data_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 18), RCAR_GP_PIN(6, 19),\n\tRCAR_GP_PIN(6, 20), RCAR_GP_PIN(6, 21),\n};\nstatic const unsigned int sdhi2_data_mux[] = {\n\tSD2_DATA0_MARK, SD2_DATA1_MARK, SD2_DATA2_MARK, SD2_DATA3_MARK,\n};\nstatic const unsigned int sdhi2_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 16), RCAR_GP_PIN(6, 17),\n};\nstatic const unsigned int sdhi2_ctrl_mux[] = {\n\tSD2_CLK_MARK, SD2_CMD_MARK,\n};\nstatic const unsigned int sdhi2_cd_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 22),\n};\nstatic const unsigned int sdhi2_cd_mux[] = {\n\tSD2_CD_MARK,\n};\nstatic const unsigned int sdhi2_wp_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 23),\n};\nstatic const unsigned int sdhi2_wp_mux[] = {\n\tSD2_WP_MARK,\n};\n\n \nstatic const unsigned int ssi0_data_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 2),\n};\n\nstatic const unsigned int ssi0_data_mux[] = {\n\tSSI_SDATA0_MARK,\n};\n\nstatic const unsigned int ssi0_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 4),\n};\n\nstatic const unsigned int ssi0_data_b_mux[] = {\n\tSSI_SDATA0_B_MARK,\n};\n\nstatic const unsigned int ssi0129_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 0), RCAR_GP_PIN(2, 1),\n};\n\nstatic const unsigned int ssi0129_ctrl_mux[] = {\n\tSSI_SCK0129_MARK, SSI_WS0129_MARK,\n};\n\nstatic const unsigned int ssi0129_ctrl_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 2), RCAR_GP_PIN(3, 3),\n};\n\nstatic const unsigned int ssi0129_ctrl_b_mux[] = {\n\tSSI_SCK0129_B_MARK, SSI_WS0129_B_MARK,\n};\n\nstatic const unsigned int ssi1_data_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 5),\n};\n\nstatic const unsigned int ssi1_data_mux[] = {\n\tSSI_SDATA1_MARK,\n};\n\nstatic const unsigned int ssi1_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 7),\n};\n\nstatic const unsigned int ssi1_data_b_mux[] = {\n\tSSI_SDATA1_B_MARK,\n};\n\nstatic const unsigned int ssi1_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 3), RCAR_GP_PIN(2, 4),\n};\n\nstatic const unsigned int ssi1_ctrl_mux[] = {\n\tSSI_SCK1_MARK, SSI_WS1_MARK,\n};\n\nstatic const unsigned int ssi1_ctrl_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 5), RCAR_GP_PIN(3, 6),\n};\n\nstatic const unsigned int ssi1_ctrl_b_mux[] = {\n\tSSI_SCK1_B_MARK, SSI_WS1_B_MARK,\n};\n\nstatic const unsigned int ssi2_data_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 8),\n};\n\nstatic const unsigned int ssi2_data_mux[] = {\n\tSSI_SDATA2_MARK,\n};\n\nstatic const unsigned int ssi2_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 6), RCAR_GP_PIN(2, 7),\n};\n\nstatic const unsigned int ssi2_ctrl_mux[] = {\n\tSSI_SCK2_MARK, SSI_WS2_MARK,\n};\n\nstatic const unsigned int ssi3_data_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 11),\n};\n\nstatic const unsigned int ssi3_data_mux[] = {\n\tSSI_SDATA3_MARK,\n};\n\nstatic const unsigned int ssi34_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 9), RCAR_GP_PIN(2, 10),\n};\n\nstatic const unsigned int ssi34_ctrl_mux[] = {\n\tSSI_SCK34_MARK, SSI_WS34_MARK,\n};\n\nstatic const unsigned int ssi4_data_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 14),\n};\n\nstatic const unsigned int ssi4_data_mux[] = {\n\tSSI_SDATA4_MARK,\n};\n\nstatic const unsigned int ssi4_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 12), RCAR_GP_PIN(2, 13),\n};\n\nstatic const unsigned int ssi4_ctrl_mux[] = {\n\tSSI_SCK4_MARK, SSI_WS4_MARK,\n};\n\nstatic const unsigned int ssi5_data_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 17),\n};\n\nstatic const unsigned int ssi5_data_mux[] = {\n\tSSI_SDATA5_MARK,\n};\n\nstatic const unsigned int ssi5_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 15), RCAR_GP_PIN(2, 16),\n};\n\nstatic const unsigned int ssi5_ctrl_mux[] = {\n\tSSI_SCK5_MARK, SSI_WS5_MARK,\n};\n\nstatic const unsigned int ssi6_data_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 20),\n};\n\nstatic const unsigned int ssi6_data_mux[] = {\n\tSSI_SDATA6_MARK,\n};\n\nstatic const unsigned int ssi6_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 18), RCAR_GP_PIN(2, 19),\n};\n\nstatic const unsigned int ssi6_ctrl_mux[] = {\n\tSSI_SCK6_MARK, SSI_WS6_MARK,\n};\n\nstatic const unsigned int ssi7_data_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 23),\n};\n\nstatic const unsigned int ssi7_data_mux[] = {\n\tSSI_SDATA7_MARK,\n};\n\nstatic const unsigned int ssi7_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 12),\n};\n\nstatic const unsigned int ssi7_data_b_mux[] = {\n\tSSI_SDATA7_B_MARK,\n};\n\nstatic const unsigned int ssi78_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 21), RCAR_GP_PIN(2, 22),\n};\n\nstatic const unsigned int ssi78_ctrl_mux[] = {\n\tSSI_SCK78_MARK, SSI_WS78_MARK,\n};\n\nstatic const unsigned int ssi78_ctrl_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 10), RCAR_GP_PIN(3, 11),\n};\n\nstatic const unsigned int ssi78_ctrl_b_mux[] = {\n\tSSI_SCK78_B_MARK, SSI_WS78_B_MARK,\n};\n\nstatic const unsigned int ssi8_data_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 24),\n};\n\nstatic const unsigned int ssi8_data_mux[] = {\n\tSSI_SDATA8_MARK,\n};\n\nstatic const unsigned int ssi8_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 13),\n};\n\nstatic const unsigned int ssi8_data_b_mux[] = {\n\tSSI_SDATA8_B_MARK,\n};\n\nstatic const unsigned int ssi9_data_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 27),\n};\n\nstatic const unsigned int ssi9_data_mux[] = {\n\tSSI_SDATA9_MARK,\n};\n\nstatic const unsigned int ssi9_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 18),\n};\n\nstatic const unsigned int ssi9_data_b_mux[] = {\n\tSSI_SDATA9_B_MARK,\n};\n\nstatic const unsigned int ssi9_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 25), RCAR_GP_PIN(2, 26),\n};\n\nstatic const unsigned int ssi9_ctrl_mux[] = {\n\tSSI_SCK9_MARK, SSI_WS9_MARK,\n};\n\nstatic const unsigned int ssi9_ctrl_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 14), RCAR_GP_PIN(3, 15),\n};\n\nstatic const unsigned int ssi9_ctrl_b_mux[] = {\n\tSSI_SCK9_B_MARK, SSI_WS9_B_MARK,\n};\n\n \nstatic const unsigned int tpu_to0_pins[] = {\n\tRCAR_GP_PIN(6, 14),\n};\nstatic const unsigned int tpu_to0_mux[] = {\n\tTPU_TO0_MARK,\n};\nstatic const unsigned int tpu_to1_pins[] = {\n\tRCAR_GP_PIN(1, 17),\n};\nstatic const unsigned int tpu_to1_mux[] = {\n\tTPU_TO1_MARK,\n};\nstatic const unsigned int tpu_to2_pins[] = {\n\tRCAR_GP_PIN(1, 18),\n};\nstatic const unsigned int tpu_to2_mux[] = {\n\tTPU_TO2_MARK,\n};\nstatic const unsigned int tpu_to3_pins[] = {\n\tRCAR_GP_PIN(1, 24),\n};\nstatic const unsigned int tpu_to3_mux[] = {\n\tTPU_TO3_MARK,\n};\n\n \nstatic const unsigned int usb0_pins[] = {\n\tRCAR_GP_PIN(7, 23),  \n\tRCAR_GP_PIN(7, 24),  \n};\nstatic const unsigned int usb0_mux[] = {\n\tUSB0_PWEN_MARK,\n\tUSB0_OVC_MARK,\n};\n \nstatic const unsigned int usb1_pins[] = {\n\tRCAR_GP_PIN(7, 25),  \n\tRCAR_GP_PIN(6, 30),  \n};\nstatic const unsigned int usb1_mux[] = {\n\tUSB1_PWEN_MARK,\n\tUSB1_OVC_MARK,\n};\n \nstatic const unsigned int vin0_data_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 5), RCAR_GP_PIN(4, 6),\n\tRCAR_GP_PIN(4, 7), RCAR_GP_PIN(4, 8),\n\tRCAR_GP_PIN(4, 9), RCAR_GP_PIN(4, 10),\n\tRCAR_GP_PIN(4, 11), RCAR_GP_PIN(4, 12),\n\t \n\tRCAR_GP_PIN(4, 13), RCAR_GP_PIN(4, 14),\n\tRCAR_GP_PIN(4, 15), RCAR_GP_PIN(4, 16),\n\tRCAR_GP_PIN(4, 17), RCAR_GP_PIN(4, 18),\n\tRCAR_GP_PIN(4, 19), RCAR_GP_PIN(4, 20),\n\t \n\tRCAR_GP_PIN(4, 21), RCAR_GP_PIN(4, 22),\n\tRCAR_GP_PIN(4, 23), RCAR_GP_PIN(4, 24),\n\tRCAR_GP_PIN(4, 25), RCAR_GP_PIN(4, 26),\n\tRCAR_GP_PIN(4, 27), RCAR_GP_PIN(4, 28),\n};\nstatic const unsigned int vin0_data_mux[] = {\n\t \n\tVI0_DATA0_VI0_B0_MARK, VI0_DATA1_VI0_B1_MARK,\n\tVI0_DATA2_VI0_B2_MARK, VI0_DATA3_VI0_B3_MARK,\n\tVI0_DATA4_VI0_B4_MARK, VI0_DATA5_VI0_B5_MARK,\n\tVI0_DATA6_VI0_B6_MARK, VI0_DATA7_VI0_B7_MARK,\n\t \n\tVI0_G0_MARK, VI0_G1_MARK,\n\tVI0_G2_MARK, VI0_G3_MARK,\n\tVI0_G4_MARK, VI0_G5_MARK,\n\tVI0_G6_MARK, VI0_G7_MARK,\n\t \n\tVI0_R0_MARK, VI0_R1_MARK,\n\tVI0_R2_MARK, VI0_R3_MARK,\n\tVI0_R4_MARK, VI0_R5_MARK,\n\tVI0_R6_MARK, VI0_R7_MARK,\n};\nstatic const unsigned int vin0_data18_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 7), RCAR_GP_PIN(4, 8),\n\tRCAR_GP_PIN(4, 9), RCAR_GP_PIN(4, 10),\n\tRCAR_GP_PIN(4, 11), RCAR_GP_PIN(4, 12),\n\t \n\tRCAR_GP_PIN(4, 15), RCAR_GP_PIN(4, 16),\n\tRCAR_GP_PIN(4, 17), RCAR_GP_PIN(4, 18),\n\tRCAR_GP_PIN(4, 19), RCAR_GP_PIN(4, 20),\n\t \n\tRCAR_GP_PIN(4, 23), RCAR_GP_PIN(4, 24),\n\tRCAR_GP_PIN(4, 25), RCAR_GP_PIN(4, 26),\n\tRCAR_GP_PIN(4, 27), RCAR_GP_PIN(4, 28),\n};\nstatic const unsigned int vin0_data18_mux[] = {\n\t \n\tVI0_DATA2_VI0_B2_MARK, VI0_DATA3_VI0_B3_MARK,\n\tVI0_DATA4_VI0_B4_MARK, VI0_DATA5_VI0_B5_MARK,\n\tVI0_DATA6_VI0_B6_MARK, VI0_DATA7_VI0_B7_MARK,\n\t \n\tVI0_G2_MARK, VI0_G3_MARK,\n\tVI0_G4_MARK, VI0_G5_MARK,\n\tVI0_G6_MARK, VI0_G7_MARK,\n\t \n\tVI0_R2_MARK, VI0_R3_MARK,\n\tVI0_R4_MARK, VI0_R5_MARK,\n\tVI0_R6_MARK, VI0_R7_MARK,\n};\nstatic const unsigned int vin0_sync_pins[] = {\n\tRCAR_GP_PIN(4, 3),  \n\tRCAR_GP_PIN(4, 4),  \n};\nstatic const unsigned int vin0_sync_mux[] = {\n\tVI0_HSYNC_N_MARK,\n\tVI0_VSYNC_N_MARK,\n};\nstatic const unsigned int vin0_field_pins[] = {\n\tRCAR_GP_PIN(4, 2),\n};\nstatic const unsigned int vin0_field_mux[] = {\n\tVI0_FIELD_MARK,\n};\nstatic const unsigned int vin0_clkenb_pins[] = {\n\tRCAR_GP_PIN(4, 1),\n};\nstatic const unsigned int vin0_clkenb_mux[] = {\n\tVI0_CLKENB_MARK,\n};\nstatic const unsigned int vin0_clk_pins[] = {\n\tRCAR_GP_PIN(4, 0),\n};\nstatic const unsigned int vin0_clk_mux[] = {\n\tVI0_CLK_MARK,\n};\n \nstatic const unsigned int vin1_data8_pins[] = {\n\tRCAR_GP_PIN(5, 5), RCAR_GP_PIN(5, 6),\n\tRCAR_GP_PIN(5, 7), RCAR_GP_PIN(5, 8),\n\tRCAR_GP_PIN(5, 9), RCAR_GP_PIN(5, 10),\n\tRCAR_GP_PIN(5, 11), RCAR_GP_PIN(5, 12),\n};\nstatic const unsigned int vin1_data8_mux[] = {\n\tVI1_DATA0_MARK, VI1_DATA1_MARK,\n\tVI1_DATA2_MARK, VI1_DATA3_MARK,\n\tVI1_DATA4_MARK, VI1_DATA5_MARK,\n\tVI1_DATA6_MARK, VI1_DATA7_MARK,\n};\nstatic const unsigned int vin1_sync_pins[] = {\n\tRCAR_GP_PIN(5, 0),  \n\tRCAR_GP_PIN(5, 1),  \n};\nstatic const unsigned int vin1_sync_mux[] = {\n\tVI1_HSYNC_N_MARK,\n\tVI1_VSYNC_N_MARK,\n};\nstatic const unsigned int vin1_field_pins[] = {\n\tRCAR_GP_PIN(5, 3),\n};\nstatic const unsigned int vin1_field_mux[] = {\n\tVI1_FIELD_MARK,\n};\nstatic const unsigned int vin1_clkenb_pins[] = {\n\tRCAR_GP_PIN(5, 2),\n};\nstatic const unsigned int vin1_clkenb_mux[] = {\n\tVI1_CLKENB_MARK,\n};\nstatic const unsigned int vin1_clk_pins[] = {\n\tRCAR_GP_PIN(5, 4),\n};\nstatic const unsigned int vin1_clk_mux[] = {\n\tVI1_CLK_MARK,\n};\nstatic const unsigned int vin1_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 0), RCAR_GP_PIN(3, 1),\n\tRCAR_GP_PIN(3, 8), RCAR_GP_PIN(3, 9),\n\tRCAR_GP_PIN(3, 10), RCAR_GP_PIN(3, 11),\n\tRCAR_GP_PIN(3, 12), RCAR_GP_PIN(3, 13),\n\t \n\tRCAR_GP_PIN(6, 24), RCAR_GP_PIN(6, 25),\n\tRCAR_GP_PIN(6, 26), RCAR_GP_PIN(6, 27),\n\tRCAR_GP_PIN(6, 28), RCAR_GP_PIN(6, 29),\n\tRCAR_GP_PIN(7, 21), RCAR_GP_PIN(7, 22),\n\t \n\tRCAR_GP_PIN(7, 5), RCAR_GP_PIN(7, 6),\n\tRCAR_GP_PIN(2, 15), RCAR_GP_PIN(2, 16),\n\tRCAR_GP_PIN(2, 17), RCAR_GP_PIN(2, 18),\n\tRCAR_GP_PIN(2, 19), RCAR_GP_PIN(2, 20),\n};\nstatic const unsigned int vin1_data_b_mux[] = {\n\t \n\tVI1_DATA0_B_MARK, VI1_DATA1_B_MARK,\n\tVI1_DATA2_B_MARK, VI1_DATA3_B_MARK,\n\tVI1_DATA4_B_MARK, VI1_DATA5_B_MARK,\n\tVI1_DATA6_B_MARK, VI1_DATA7_B_MARK,\n\t \n\tVI1_G0_B_MARK, VI1_G1_B_MARK,\n\tVI1_G2_B_MARK, VI1_G3_B_MARK,\n\tVI1_G4_B_MARK, VI1_G5_B_MARK,\n\tVI1_G6_B_MARK, VI1_G7_B_MARK,\n\t \n\tVI1_R0_B_MARK, VI1_R1_B_MARK,\n\tVI1_R2_B_MARK, VI1_R3_B_MARK,\n\tVI1_R4_B_MARK, VI1_R5_B_MARK,\n\tVI1_R6_B_MARK, VI1_R7_B_MARK,\n};\nstatic const unsigned int vin1_data18_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 8), RCAR_GP_PIN(3, 9),\n\tRCAR_GP_PIN(3, 10), RCAR_GP_PIN(3, 11),\n\tRCAR_GP_PIN(3, 12), RCAR_GP_PIN(3, 13),\n\t \n\tRCAR_GP_PIN(6, 26), RCAR_GP_PIN(6, 27),\n\tRCAR_GP_PIN(6, 28), RCAR_GP_PIN(6, 29),\n\tRCAR_GP_PIN(7, 21), RCAR_GP_PIN(7, 22),\n\t \n\tRCAR_GP_PIN(2, 15), RCAR_GP_PIN(2, 16),\n\tRCAR_GP_PIN(2, 17), RCAR_GP_PIN(2, 18),\n\tRCAR_GP_PIN(2, 19), RCAR_GP_PIN(2, 20),\n};\nstatic const unsigned int vin1_data18_b_mux[] = {\n\t \n\tVI1_DATA2_B_MARK, VI1_DATA3_B_MARK,\n\tVI1_DATA4_B_MARK, VI1_DATA5_B_MARK,\n\tVI1_DATA6_B_MARK, VI1_DATA7_B_MARK,\n\t \n\tVI1_G2_B_MARK, VI1_G3_B_MARK,\n\tVI1_G4_B_MARK, VI1_G5_B_MARK,\n\tVI1_G6_B_MARK, VI1_G7_B_MARK,\n\t \n\tVI1_R2_B_MARK, VI1_R3_B_MARK,\n\tVI1_R4_B_MARK, VI1_R5_B_MARK,\n\tVI1_R6_B_MARK, VI1_R7_B_MARK,\n};\nstatic const unsigned int vin1_sync_b_pins[] = {\n\tRCAR_GP_PIN(3, 17),  \n\tRCAR_GP_PIN(3, 18),  \n};\nstatic const unsigned int vin1_sync_b_mux[] = {\n\tVI1_HSYNC_N_B_MARK,\n\tVI1_VSYNC_N_B_MARK,\n};\nstatic const unsigned int vin1_field_b_pins[] = {\n\tRCAR_GP_PIN(3, 20),\n};\nstatic const unsigned int vin1_field_b_mux[] = {\n\tVI1_FIELD_B_MARK,\n};\nstatic const unsigned int vin1_clkenb_b_pins[] = {\n\tRCAR_GP_PIN(3, 19),\n};\nstatic const unsigned int vin1_clkenb_b_mux[] = {\n\tVI1_CLKENB_B_MARK,\n};\nstatic const unsigned int vin1_clk_b_pins[] = {\n\tRCAR_GP_PIN(3, 16),\n};\nstatic const unsigned int vin1_clk_b_mux[] = {\n\tVI1_CLK_B_MARK,\n};\n \nstatic const unsigned int vin2_data8_pins[] = {\n\tRCAR_GP_PIN(4, 20), RCAR_GP_PIN(4, 21),\n\tRCAR_GP_PIN(4, 22), RCAR_GP_PIN(4, 23),\n\tRCAR_GP_PIN(4, 24), RCAR_GP_PIN(4, 25),\n\tRCAR_GP_PIN(4, 26), RCAR_GP_PIN(4, 27),\n};\nstatic const unsigned int vin2_data8_mux[] = {\n\tVI2_DATA0_MARK, VI2_DATA1_MARK,\n\tVI2_DATA2_MARK, VI2_DATA3_MARK,\n\tVI2_DATA4_MARK, VI2_DATA5_MARK,\n\tVI2_DATA6_MARK, VI2_DATA7_MARK,\n};\nstatic const unsigned int vin2_sync_pins[] = {\n\tRCAR_GP_PIN(4, 15),  \n\tRCAR_GP_PIN(4, 16),  \n};\nstatic const unsigned int vin2_sync_mux[] = {\n\tVI2_HSYNC_N_MARK,\n\tVI2_VSYNC_N_MARK,\n};\nstatic const unsigned int vin2_field_pins[] = {\n\tRCAR_GP_PIN(4, 18),\n};\nstatic const unsigned int vin2_field_mux[] = {\n\tVI2_FIELD_MARK,\n};\nstatic const unsigned int vin2_clkenb_pins[] = {\n\tRCAR_GP_PIN(4, 17),\n};\nstatic const unsigned int vin2_clkenb_mux[] = {\n\tVI2_CLKENB_MARK,\n};\nstatic const unsigned int vin2_clk_pins[] = {\n\tRCAR_GP_PIN(4, 19),\n};\nstatic const unsigned int vin2_clk_mux[] = {\n\tVI2_CLK_MARK,\n};\n\nstatic const struct {\n\tstruct sh_pfc_pin_group common[346];\n#if defined(CONFIG_PINCTRL_PFC_R8A7791) || defined(CONFIG_PINCTRL_PFC_R8A7793)\n\tstruct sh_pfc_pin_group automotive[9];\n#endif\n} pinmux_groups = {\n\t.common = {\n\t\tSH_PFC_PIN_GROUP(audio_clk_a),\n\t\tSH_PFC_PIN_GROUP(audio_clk_b),\n\t\tSH_PFC_PIN_GROUP(audio_clk_b_b),\n\t\tSH_PFC_PIN_GROUP(audio_clk_c),\n\t\tSH_PFC_PIN_GROUP(audio_clkout),\n\t\tSH_PFC_PIN_GROUP(avb_link),\n\t\tSH_PFC_PIN_GROUP(avb_magic),\n\t\tSH_PFC_PIN_GROUP(avb_phy_int),\n\t\tSH_PFC_PIN_GROUP(avb_mdio),\n\t\tSH_PFC_PIN_GROUP(avb_mii),\n\t\tSH_PFC_PIN_GROUP(avb_gmii),\n\t\tSH_PFC_PIN_GROUP(can0_data),\n\t\tSH_PFC_PIN_GROUP(can0_data_b),\n\t\tSH_PFC_PIN_GROUP(can0_data_c),\n\t\tSH_PFC_PIN_GROUP(can0_data_d),\n\t\tSH_PFC_PIN_GROUP(can0_data_e),\n\t\tSH_PFC_PIN_GROUP(can0_data_f),\n\t\tSH_PFC_PIN_GROUP(can1_data),\n\t\tSH_PFC_PIN_GROUP(can1_data_b),\n\t\tSH_PFC_PIN_GROUP(can1_data_c),\n\t\tSH_PFC_PIN_GROUP(can1_data_d),\n\t\tSH_PFC_PIN_GROUP(can_clk),\n\t\tSH_PFC_PIN_GROUP(can_clk_b),\n\t\tSH_PFC_PIN_GROUP(can_clk_c),\n\t\tSH_PFC_PIN_GROUP(can_clk_d),\n\t\tSH_PFC_PIN_GROUP(du_rgb666),\n\t\tSH_PFC_PIN_GROUP(du_rgb888),\n\t\tSH_PFC_PIN_GROUP(du_clk_out_0),\n\t\tSH_PFC_PIN_GROUP(du_clk_out_1),\n\t\tSH_PFC_PIN_GROUP(du_sync),\n\t\tSH_PFC_PIN_GROUP(du_oddf),\n\t\tSH_PFC_PIN_GROUP(du_cde),\n\t\tSH_PFC_PIN_GROUP(du_disp),\n\t\tSH_PFC_PIN_GROUP(du0_clk_in),\n\t\tSH_PFC_PIN_GROUP(du1_clk_in),\n\t\tSH_PFC_PIN_GROUP(du1_clk_in_b),\n\t\tSH_PFC_PIN_GROUP(du1_clk_in_c),\n\t\tSH_PFC_PIN_GROUP(eth_link),\n\t\tSH_PFC_PIN_GROUP(eth_magic),\n\t\tSH_PFC_PIN_GROUP(eth_mdio),\n\t\tSH_PFC_PIN_GROUP(eth_rmii),\n\t\tSH_PFC_PIN_GROUP(hscif0_data),\n\t\tSH_PFC_PIN_GROUP(hscif0_clk),\n\t\tSH_PFC_PIN_GROUP(hscif0_ctrl),\n\t\tSH_PFC_PIN_GROUP(hscif0_data_b),\n\t\tSH_PFC_PIN_GROUP(hscif0_ctrl_b),\n\t\tSH_PFC_PIN_GROUP(hscif0_data_c),\n\t\tSH_PFC_PIN_GROUP(hscif0_clk_c),\n\t\tSH_PFC_PIN_GROUP(hscif1_data),\n\t\tSH_PFC_PIN_GROUP(hscif1_clk),\n\t\tSH_PFC_PIN_GROUP(hscif1_ctrl),\n\t\tSH_PFC_PIN_GROUP(hscif1_data_b),\n\t\tSH_PFC_PIN_GROUP(hscif1_data_c),\n\t\tSH_PFC_PIN_GROUP(hscif1_clk_c),\n\t\tSH_PFC_PIN_GROUP(hscif1_ctrl_c),\n\t\tSH_PFC_PIN_GROUP(hscif1_data_d),\n\t\tSH_PFC_PIN_GROUP_ALIAS(hscif1_data_e, hscif1_data_c),\n\t\tSH_PFC_PIN_GROUP(hscif1_clk_e),\n\t\tSH_PFC_PIN_GROUP(hscif1_ctrl_e),\n\t\tSH_PFC_PIN_GROUP(hscif2_data),\n\t\tSH_PFC_PIN_GROUP(hscif2_clk),\n\t\tSH_PFC_PIN_GROUP(hscif2_ctrl),\n\t\tSH_PFC_PIN_GROUP(hscif2_data_b),\n\t\tSH_PFC_PIN_GROUP(hscif2_ctrl_b),\n\t\tSH_PFC_PIN_GROUP(hscif2_data_c),\n\t\tSH_PFC_PIN_GROUP(hscif2_clk_c),\n\t\tSH_PFC_PIN_GROUP(hscif2_data_d),\n\t\tSH_PFC_PIN_GROUP(i2c0),\n\t\tSH_PFC_PIN_GROUP(i2c0_b),\n\t\tSH_PFC_PIN_GROUP(i2c0_c),\n\t\tSH_PFC_PIN_GROUP(i2c1),\n\t\tSH_PFC_PIN_GROUP(i2c1_b),\n\t\tSH_PFC_PIN_GROUP(i2c1_c),\n\t\tSH_PFC_PIN_GROUP(i2c1_d),\n\t\tSH_PFC_PIN_GROUP(i2c1_e),\n\t\tSH_PFC_PIN_GROUP(i2c2),\n\t\tSH_PFC_PIN_GROUP(i2c2_b),\n\t\tSH_PFC_PIN_GROUP(i2c2_c),\n\t\tSH_PFC_PIN_GROUP(i2c2_d),\n\t\tSH_PFC_PIN_GROUP(i2c3),\n\t\tSH_PFC_PIN_GROUP(i2c3_b),\n\t\tSH_PFC_PIN_GROUP(i2c3_c),\n\t\tSH_PFC_PIN_GROUP(i2c3_d),\n\t\tSH_PFC_PIN_GROUP(i2c4),\n\t\tSH_PFC_PIN_GROUP(i2c4_b),\n\t\tSH_PFC_PIN_GROUP(i2c4_c),\n\t\tSH_PFC_PIN_GROUP(i2c7),\n\t\tSH_PFC_PIN_GROUP(i2c7_b),\n\t\tSH_PFC_PIN_GROUP(i2c7_c),\n\t\tSH_PFC_PIN_GROUP(i2c8),\n\t\tSH_PFC_PIN_GROUP(i2c8_b),\n\t\tSH_PFC_PIN_GROUP(i2c8_c),\n\t\tSH_PFC_PIN_GROUP(intc_irq0),\n\t\tSH_PFC_PIN_GROUP(intc_irq1),\n\t\tSH_PFC_PIN_GROUP(intc_irq2),\n\t\tSH_PFC_PIN_GROUP(intc_irq3),\n\t\tBUS_DATA_PIN_GROUP(mmc_data, 1),\n\t\tBUS_DATA_PIN_GROUP(mmc_data, 4),\n\t\tBUS_DATA_PIN_GROUP(mmc_data, 8),\n\t\tBUS_DATA_PIN_GROUP(mmc_data, 8, _b),\n\t\tSH_PFC_PIN_GROUP(mmc_ctrl),\n\t\tSH_PFC_PIN_GROUP(msiof0_clk),\n\t\tSH_PFC_PIN_GROUP(msiof0_sync),\n\t\tSH_PFC_PIN_GROUP(msiof0_ss1),\n\t\tSH_PFC_PIN_GROUP(msiof0_ss2),\n\t\tSH_PFC_PIN_GROUP(msiof0_rx),\n\t\tSH_PFC_PIN_GROUP(msiof0_tx),\n\t\tSH_PFC_PIN_GROUP(msiof0_clk_b),\n\t\tSH_PFC_PIN_GROUP(msiof0_sync_b),\n\t\tSH_PFC_PIN_GROUP(msiof0_ss1_b),\n\t\tSH_PFC_PIN_GROUP(msiof0_ss2_b),\n\t\tSH_PFC_PIN_GROUP(msiof0_rx_b),\n\t\tSH_PFC_PIN_GROUP(msiof0_tx_b),\n\t\tSH_PFC_PIN_GROUP(msiof0_clk_c),\n\t\tSH_PFC_PIN_GROUP(msiof0_sync_c),\n\t\tSH_PFC_PIN_GROUP(msiof0_ss1_c),\n\t\tSH_PFC_PIN_GROUP(msiof0_ss2_c),\n\t\tSH_PFC_PIN_GROUP(msiof0_rx_c),\n\t\tSH_PFC_PIN_GROUP(msiof0_tx_c),\n\t\tSH_PFC_PIN_GROUP(msiof1_clk),\n\t\tSH_PFC_PIN_GROUP(msiof1_sync),\n\t\tSH_PFC_PIN_GROUP(msiof1_ss1),\n\t\tSH_PFC_PIN_GROUP(msiof1_ss2),\n\t\tSH_PFC_PIN_GROUP(msiof1_rx),\n\t\tSH_PFC_PIN_GROUP(msiof1_tx),\n\t\tSH_PFC_PIN_GROUP(msiof1_clk_b),\n\t\tSH_PFC_PIN_GROUP(msiof1_sync_b),\n\t\tSH_PFC_PIN_GROUP(msiof1_ss1_b),\n\t\tSH_PFC_PIN_GROUP(msiof1_ss2_b),\n\t\tSH_PFC_PIN_GROUP(msiof1_rx_b),\n\t\tSH_PFC_PIN_GROUP(msiof1_tx_b),\n\t\tSH_PFC_PIN_GROUP(msiof1_clk_c),\n\t\tSH_PFC_PIN_GROUP(msiof1_sync_c),\n\t\tSH_PFC_PIN_GROUP(msiof1_rx_c),\n\t\tSH_PFC_PIN_GROUP(msiof1_tx_c),\n\t\tSH_PFC_PIN_GROUP(msiof1_clk_d),\n\t\tSH_PFC_PIN_GROUP(msiof1_sync_d),\n\t\tSH_PFC_PIN_GROUP(msiof1_ss1_d),\n\t\tSH_PFC_PIN_GROUP(msiof1_rx_d),\n\t\tSH_PFC_PIN_GROUP(msiof1_tx_d),\n\t\tSH_PFC_PIN_GROUP(msiof1_clk_e),\n\t\tSH_PFC_PIN_GROUP(msiof1_sync_e),\n\t\tSH_PFC_PIN_GROUP(msiof1_rx_e),\n\t\tSH_PFC_PIN_GROUP(msiof1_tx_e),\n\t\tSH_PFC_PIN_GROUP(msiof2_clk),\n\t\tSH_PFC_PIN_GROUP(msiof2_sync),\n\t\tSH_PFC_PIN_GROUP(msiof2_ss1),\n\t\tSH_PFC_PIN_GROUP(msiof2_ss2),\n\t\tSH_PFC_PIN_GROUP(msiof2_rx),\n\t\tSH_PFC_PIN_GROUP(msiof2_tx),\n\t\tSH_PFC_PIN_GROUP(msiof2_clk_b),\n\t\tSH_PFC_PIN_GROUP(msiof2_sync_b),\n\t\tSH_PFC_PIN_GROUP(msiof2_ss1_b),\n\t\tSH_PFC_PIN_GROUP(msiof2_ss2_b),\n\t\tSH_PFC_PIN_GROUP(msiof2_rx_b),\n\t\tSH_PFC_PIN_GROUP(msiof2_tx_b),\n\t\tSH_PFC_PIN_GROUP(msiof2_clk_c),\n\t\tSH_PFC_PIN_GROUP(msiof2_sync_c),\n\t\tSH_PFC_PIN_GROUP(msiof2_rx_c),\n\t\tSH_PFC_PIN_GROUP(msiof2_tx_c),\n\t\tSH_PFC_PIN_GROUP(msiof2_clk_d),\n\t\tSH_PFC_PIN_GROUP(msiof2_sync_d),\n\t\tSH_PFC_PIN_GROUP(msiof2_ss1_d),\n\t\tSH_PFC_PIN_GROUP(msiof2_ss2_d),\n\t\tSH_PFC_PIN_GROUP(msiof2_rx_d),\n\t\tSH_PFC_PIN_GROUP(msiof2_tx_d),\n\t\tSH_PFC_PIN_GROUP(msiof2_clk_e),\n\t\tSH_PFC_PIN_GROUP(msiof2_sync_e),\n\t\tSH_PFC_PIN_GROUP(msiof2_rx_e),\n\t\tSH_PFC_PIN_GROUP(msiof2_tx_e),\n\t\tSH_PFC_PIN_GROUP(pwm0),\n\t\tSH_PFC_PIN_GROUP(pwm0_b),\n\t\tSH_PFC_PIN_GROUP(pwm1),\n\t\tSH_PFC_PIN_GROUP(pwm1_b),\n\t\tSH_PFC_PIN_GROUP(pwm2),\n\t\tSH_PFC_PIN_GROUP(pwm2_b),\n\t\tSH_PFC_PIN_GROUP(pwm3),\n\t\tSH_PFC_PIN_GROUP(pwm4),\n\t\tSH_PFC_PIN_GROUP(pwm4_b),\n\t\tSH_PFC_PIN_GROUP(pwm5),\n\t\tSH_PFC_PIN_GROUP(pwm5_b),\n\t\tSH_PFC_PIN_GROUP(pwm6),\n\t\tSH_PFC_PIN_GROUP(qspi_ctrl),\n\t\tBUS_DATA_PIN_GROUP(qspi_data, 2),\n\t\tBUS_DATA_PIN_GROUP(qspi_data, 4),\n\t\tSH_PFC_PIN_GROUP(qspi_ctrl_b),\n\t\tBUS_DATA_PIN_GROUP(qspi_data, 2, _b),\n\t\tBUS_DATA_PIN_GROUP(qspi_data, 4, _b),\n\t\tSH_PFC_PIN_GROUP(scif0_data),\n\t\tSH_PFC_PIN_GROUP(scif0_data_b),\n\t\tSH_PFC_PIN_GROUP(scif0_data_c),\n\t\tSH_PFC_PIN_GROUP(scif0_data_d),\n\t\tSH_PFC_PIN_GROUP(scif0_data_e),\n\t\tSH_PFC_PIN_GROUP(scif1_data),\n\t\tSH_PFC_PIN_GROUP(scif1_data_b),\n\t\tSH_PFC_PIN_GROUP(scif1_clk_b),\n\t\tSH_PFC_PIN_GROUP(scif1_data_c),\n\t\tSH_PFC_PIN_GROUP(scif1_data_d),\n\t\tSH_PFC_PIN_GROUP(scif2_data),\n\t\tSH_PFC_PIN_GROUP(scif2_data_b),\n\t\tSH_PFC_PIN_GROUP(scif2_clk_b),\n\t\tSH_PFC_PIN_GROUP(scif2_data_c),\n\t\tSH_PFC_PIN_GROUP(scif2_data_e),\n\t\tSH_PFC_PIN_GROUP(scif3_data),\n\t\tSH_PFC_PIN_GROUP(scif3_clk),\n\t\tSH_PFC_PIN_GROUP(scif3_data_b),\n\t\tSH_PFC_PIN_GROUP(scif3_clk_b),\n\t\tSH_PFC_PIN_GROUP(scif3_data_c),\n\t\tSH_PFC_PIN_GROUP(scif3_data_d),\n\t\tSH_PFC_PIN_GROUP(scif4_data),\n\t\tSH_PFC_PIN_GROUP(scif4_data_b),\n\t\tSH_PFC_PIN_GROUP(scif4_data_c),\n\t\tSH_PFC_PIN_GROUP(scif5_data),\n\t\tSH_PFC_PIN_GROUP(scif5_data_b),\n\t\tSH_PFC_PIN_GROUP(scifa0_data),\n\t\tSH_PFC_PIN_GROUP(scifa0_data_b),\n\t\tSH_PFC_PIN_GROUP(scifa1_data),\n\t\tSH_PFC_PIN_GROUP(scifa1_clk),\n\t\tSH_PFC_PIN_GROUP(scifa1_data_b),\n\t\tSH_PFC_PIN_GROUP(scifa1_clk_b),\n\t\tSH_PFC_PIN_GROUP(scifa1_data_c),\n\t\tSH_PFC_PIN_GROUP(scifa2_data),\n\t\tSH_PFC_PIN_GROUP(scifa2_clk),\n\t\tSH_PFC_PIN_GROUP(scifa2_data_b),\n\t\tSH_PFC_PIN_GROUP(scifa3_data),\n\t\tSH_PFC_PIN_GROUP(scifa3_clk),\n\t\tSH_PFC_PIN_GROUP(scifa3_data_b),\n\t\tSH_PFC_PIN_GROUP(scifa3_clk_b),\n\t\tSH_PFC_PIN_GROUP(scifa3_data_c),\n\t\tSH_PFC_PIN_GROUP(scifa3_clk_c),\n\t\tSH_PFC_PIN_GROUP(scifa4_data),\n\t\tSH_PFC_PIN_GROUP(scifa4_data_b),\n\t\tSH_PFC_PIN_GROUP(scifa4_data_c),\n\t\tSH_PFC_PIN_GROUP(scifa5_data),\n\t\tSH_PFC_PIN_GROUP(scifa5_data_b),\n\t\tSH_PFC_PIN_GROUP(scifa5_data_c),\n\t\tSH_PFC_PIN_GROUP(scifb0_data),\n\t\tSH_PFC_PIN_GROUP(scifb0_clk),\n\t\tSH_PFC_PIN_GROUP(scifb0_ctrl),\n\t\tSH_PFC_PIN_GROUP(scifb0_data_b),\n\t\tSH_PFC_PIN_GROUP(scifb0_clk_b),\n\t\tSH_PFC_PIN_GROUP(scifb0_ctrl_b),\n\t\tSH_PFC_PIN_GROUP(scifb0_data_c),\n\t\tSH_PFC_PIN_GROUP(scifb0_clk_c),\n\t\tSH_PFC_PIN_GROUP(scifb0_data_d),\n\t\tSH_PFC_PIN_GROUP(scifb0_clk_d),\n\t\tSH_PFC_PIN_GROUP(scifb1_data),\n\t\tSH_PFC_PIN_GROUP(scifb1_clk),\n\t\tSH_PFC_PIN_GROUP(scifb1_ctrl),\n\t\tSH_PFC_PIN_GROUP(scifb1_data_b),\n\t\tSH_PFC_PIN_GROUP(scifb1_clk_b),\n\t\tSH_PFC_PIN_GROUP(scifb1_data_c),\n\t\tSH_PFC_PIN_GROUP(scifb1_clk_c),\n\t\tSH_PFC_PIN_GROUP(scifb1_data_d),\n\t\tSH_PFC_PIN_GROUP(scifb2_data),\n\t\tSH_PFC_PIN_GROUP(scifb2_clk),\n\t\tSH_PFC_PIN_GROUP(scifb2_ctrl),\n\t\tSH_PFC_PIN_GROUP(scifb2_data_b),\n\t\tSH_PFC_PIN_GROUP(scifb2_clk_b),\n\t\tSH_PFC_PIN_GROUP(scifb2_ctrl_b),\n\t\tSH_PFC_PIN_GROUP(scifb2_data_c),\n\t\tSH_PFC_PIN_GROUP(scifb2_clk_c),\n\t\tSH_PFC_PIN_GROUP(scifb2_data_d),\n\t\tSH_PFC_PIN_GROUP(scif_clk),\n\t\tSH_PFC_PIN_GROUP(scif_clk_b),\n\t\tBUS_DATA_PIN_GROUP(sdhi0_data, 1),\n\t\tBUS_DATA_PIN_GROUP(sdhi0_data, 4),\n\t\tSH_PFC_PIN_GROUP(sdhi0_ctrl),\n\t\tSH_PFC_PIN_GROUP(sdhi0_cd),\n\t\tSH_PFC_PIN_GROUP(sdhi0_wp),\n\t\tBUS_DATA_PIN_GROUP(sdhi1_data, 1),\n\t\tBUS_DATA_PIN_GROUP(sdhi1_data, 4),\n\t\tSH_PFC_PIN_GROUP(sdhi1_ctrl),\n\t\tSH_PFC_PIN_GROUP(sdhi1_cd),\n\t\tSH_PFC_PIN_GROUP(sdhi1_wp),\n\t\tBUS_DATA_PIN_GROUP(sdhi2_data, 1),\n\t\tBUS_DATA_PIN_GROUP(sdhi2_data, 4),\n\t\tSH_PFC_PIN_GROUP(sdhi2_ctrl),\n\t\tSH_PFC_PIN_GROUP(sdhi2_cd),\n\t\tSH_PFC_PIN_GROUP(sdhi2_wp),\n\t\tSH_PFC_PIN_GROUP(ssi0_data),\n\t\tSH_PFC_PIN_GROUP(ssi0_data_b),\n\t\tSH_PFC_PIN_GROUP(ssi0129_ctrl),\n\t\tSH_PFC_PIN_GROUP(ssi0129_ctrl_b),\n\t\tSH_PFC_PIN_GROUP(ssi1_data),\n\t\tSH_PFC_PIN_GROUP(ssi1_data_b),\n\t\tSH_PFC_PIN_GROUP(ssi1_ctrl),\n\t\tSH_PFC_PIN_GROUP(ssi1_ctrl_b),\n\t\tSH_PFC_PIN_GROUP(ssi2_data),\n\t\tSH_PFC_PIN_GROUP(ssi2_ctrl),\n\t\tSH_PFC_PIN_GROUP(ssi3_data),\n\t\tSH_PFC_PIN_GROUP(ssi34_ctrl),\n\t\tSH_PFC_PIN_GROUP(ssi4_data),\n\t\tSH_PFC_PIN_GROUP(ssi4_ctrl),\n\t\tSH_PFC_PIN_GROUP(ssi5_data),\n\t\tSH_PFC_PIN_GROUP(ssi5_ctrl),\n\t\tSH_PFC_PIN_GROUP(ssi6_data),\n\t\tSH_PFC_PIN_GROUP(ssi6_ctrl),\n\t\tSH_PFC_PIN_GROUP(ssi7_data),\n\t\tSH_PFC_PIN_GROUP(ssi7_data_b),\n\t\tSH_PFC_PIN_GROUP(ssi78_ctrl),\n\t\tSH_PFC_PIN_GROUP(ssi78_ctrl_b),\n\t\tSH_PFC_PIN_GROUP(ssi8_data),\n\t\tSH_PFC_PIN_GROUP(ssi8_data_b),\n\t\tSH_PFC_PIN_GROUP(ssi9_data),\n\t\tSH_PFC_PIN_GROUP(ssi9_data_b),\n\t\tSH_PFC_PIN_GROUP(ssi9_ctrl),\n\t\tSH_PFC_PIN_GROUP(ssi9_ctrl_b),\n\t\tSH_PFC_PIN_GROUP(tpu_to0),\n\t\tSH_PFC_PIN_GROUP(tpu_to1),\n\t\tSH_PFC_PIN_GROUP(tpu_to2),\n\t\tSH_PFC_PIN_GROUP(tpu_to3),\n\t\tSH_PFC_PIN_GROUP(usb0),\n\t\tSH_PFC_PIN_GROUP(usb1),\n\t\tBUS_DATA_PIN_GROUP(vin0_data, 24),\n\t\tBUS_DATA_PIN_GROUP(vin0_data, 20),\n\t\tSH_PFC_PIN_GROUP(vin0_data18),\n\t\tBUS_DATA_PIN_GROUP(vin0_data, 16),\n\t\tBUS_DATA_PIN_GROUP(vin0_data, 12),\n\t\tBUS_DATA_PIN_GROUP(vin0_data, 10),\n\t\tBUS_DATA_PIN_GROUP(vin0_data, 8),\n\t\tSH_PFC_PIN_GROUP(vin0_sync),\n\t\tSH_PFC_PIN_GROUP(vin0_field),\n\t\tSH_PFC_PIN_GROUP(vin0_clkenb),\n\t\tSH_PFC_PIN_GROUP(vin0_clk),\n\t\tSH_PFC_PIN_GROUP(vin1_data8),\n\t\tSH_PFC_PIN_GROUP(vin1_sync),\n\t\tSH_PFC_PIN_GROUP(vin1_field),\n\t\tSH_PFC_PIN_GROUP(vin1_clkenb),\n\t\tSH_PFC_PIN_GROUP(vin1_clk),\n\t\tBUS_DATA_PIN_GROUP(vin1_data, 24, _b),\n\t\tBUS_DATA_PIN_GROUP(vin1_data, 20, _b),\n\t\tSH_PFC_PIN_GROUP(vin1_data18_b),\n\t\tBUS_DATA_PIN_GROUP(vin1_data, 16, _b),\n\t\tBUS_DATA_PIN_GROUP(vin1_data, 12, _b),\n\t\tBUS_DATA_PIN_GROUP(vin1_data, 10, _b),\n\t\tBUS_DATA_PIN_GROUP(vin1_data, 8, _b),\n\t\tSH_PFC_PIN_GROUP(vin1_sync_b),\n\t\tSH_PFC_PIN_GROUP(vin1_field_b),\n\t\tSH_PFC_PIN_GROUP(vin1_clkenb_b),\n\t\tSH_PFC_PIN_GROUP(vin1_clk_b),\n\t\tSH_PFC_PIN_GROUP(vin2_data8),\n\t\tSH_PFC_PIN_GROUP(vin2_sync),\n\t\tSH_PFC_PIN_GROUP(vin2_field),\n\t\tSH_PFC_PIN_GROUP(vin2_clkenb),\n\t\tSH_PFC_PIN_GROUP(vin2_clk),\n\t},\n#if defined(CONFIG_PINCTRL_PFC_R8A7791) || defined(CONFIG_PINCTRL_PFC_R8A7793)\n\t.automotive = {\n\t\tSH_PFC_PIN_GROUP(adi_common),\n\t\tSH_PFC_PIN_GROUP(adi_chsel0),\n\t\tSH_PFC_PIN_GROUP(adi_chsel1),\n\t\tSH_PFC_PIN_GROUP(adi_chsel2),\n\t\tSH_PFC_PIN_GROUP(adi_common_b),\n\t\tSH_PFC_PIN_GROUP(adi_chsel0_b),\n\t\tSH_PFC_PIN_GROUP(adi_chsel1_b),\n\t\tSH_PFC_PIN_GROUP(adi_chsel2_b),\n\t\tSH_PFC_PIN_GROUP(mlb_3pin),\n\t}\n#endif  \n};\n\n#if defined(CONFIG_PINCTRL_PFC_R8A7791) || defined(CONFIG_PINCTRL_PFC_R8A7793)\nstatic const char * const adi_groups[] = {\n\t\"adi_common\",\n\t\"adi_chsel0\",\n\t\"adi_chsel1\",\n\t\"adi_chsel2\",\n\t\"adi_common_b\",\n\t\"adi_chsel0_b\",\n\t\"adi_chsel1_b\",\n\t\"adi_chsel2_b\",\n};\n#endif  \n\nstatic const char * const audio_clk_groups[] = {\n\t\"audio_clk_a\",\n\t\"audio_clk_b\",\n\t\"audio_clk_b_b\",\n\t\"audio_clk_c\",\n\t\"audio_clkout\",\n};\n\nstatic const char * const avb_groups[] = {\n\t\"avb_link\",\n\t\"avb_magic\",\n\t\"avb_phy_int\",\n\t\"avb_mdio\",\n\t\"avb_mii\",\n\t\"avb_gmii\",\n};\n\nstatic const char * const can0_groups[] = {\n\t\"can0_data\",\n\t\"can0_data_b\",\n\t\"can0_data_c\",\n\t\"can0_data_d\",\n\t\"can0_data_e\",\n\t\"can0_data_f\",\n\t \n\t\"can_clk\",\n\t\"can_clk_b\",\n\t\"can_clk_c\",\n\t\"can_clk_d\",\n};\n\nstatic const char * const can1_groups[] = {\n\t\"can1_data\",\n\t\"can1_data_b\",\n\t\"can1_data_c\",\n\t\"can1_data_d\",\n\t \n\t\"can_clk\",\n\t\"can_clk_b\",\n\t\"can_clk_c\",\n\t\"can_clk_d\",\n};\n\n \nstatic const char * const can_clk_groups[] = {\n\t\"can_clk\",\n\t\"can_clk_b\",\n\t\"can_clk_c\",\n\t\"can_clk_d\",\n};\n\nstatic const char * const du_groups[] = {\n\t\"du_rgb666\",\n\t\"du_rgb888\",\n\t\"du_clk_out_0\",\n\t\"du_clk_out_1\",\n\t\"du_sync\",\n\t\"du_oddf\",\n\t\"du_cde\",\n\t\"du_disp\",\n};\n\nstatic const char * const du0_groups[] = {\n\t\"du0_clk_in\",\n};\n\nstatic const char * const du1_groups[] = {\n\t\"du1_clk_in\",\n\t\"du1_clk_in_b\",\n\t\"du1_clk_in_c\",\n};\n\nstatic const char * const eth_groups[] = {\n\t\"eth_link\",\n\t\"eth_magic\",\n\t\"eth_mdio\",\n\t\"eth_rmii\",\n};\n\nstatic const char * const hscif0_groups[] = {\n\t\"hscif0_data\",\n\t\"hscif0_clk\",\n\t\"hscif0_ctrl\",\n\t\"hscif0_data_b\",\n\t\"hscif0_ctrl_b\",\n\t\"hscif0_data_c\",\n\t\"hscif0_clk_c\",\n};\n\nstatic const char * const hscif1_groups[] = {\n\t\"hscif1_data\",\n\t\"hscif1_clk\",\n\t\"hscif1_ctrl\",\n\t\"hscif1_data_b\",\n\t\"hscif1_data_c\",\n\t\"hscif1_clk_c\",\n\t\"hscif1_ctrl_c\",\n\t\"hscif1_data_d\",\n\t\"hscif1_data_e\",\n\t\"hscif1_clk_e\",\n\t\"hscif1_ctrl_e\",\n};\n\nstatic const char * const hscif2_groups[] = {\n\t\"hscif2_data\",\n\t\"hscif2_clk\",\n\t\"hscif2_ctrl\",\n\t\"hscif2_data_b\",\n\t\"hscif2_ctrl_b\",\n\t\"hscif2_data_c\",\n\t\"hscif2_clk_c\",\n\t\"hscif2_data_d\",\n};\n\nstatic const char * const i2c0_groups[] = {\n\t\"i2c0\",\n\t\"i2c0_b\",\n\t\"i2c0_c\",\n};\n\nstatic const char * const i2c1_groups[] = {\n\t\"i2c1\",\n\t\"i2c1_b\",\n\t\"i2c1_c\",\n\t\"i2c1_d\",\n\t\"i2c1_e\",\n};\n\nstatic const char * const i2c2_groups[] = {\n\t\"i2c2\",\n\t\"i2c2_b\",\n\t\"i2c2_c\",\n\t\"i2c2_d\",\n};\n\nstatic const char * const i2c3_groups[] = {\n\t\"i2c3\",\n\t\"i2c3_b\",\n\t\"i2c3_c\",\n\t\"i2c3_d\",\n};\n\nstatic const char * const i2c4_groups[] = {\n\t\"i2c4\",\n\t\"i2c4_b\",\n\t\"i2c4_c\",\n};\n\nstatic const char * const i2c7_groups[] = {\n\t\"i2c7\",\n\t\"i2c7_b\",\n\t\"i2c7_c\",\n};\n\nstatic const char * const i2c8_groups[] = {\n\t\"i2c8\",\n\t\"i2c8_b\",\n\t\"i2c8_c\",\n};\n\nstatic const char * const intc_groups[] = {\n\t\"intc_irq0\",\n\t\"intc_irq1\",\n\t\"intc_irq2\",\n\t\"intc_irq3\",\n};\n\n#if defined(CONFIG_PINCTRL_PFC_R8A7791) || defined(CONFIG_PINCTRL_PFC_R8A7793)\nstatic const char * const mlb_groups[] = {\n\t\"mlb_3pin\",\n};\n#endif  \n\nstatic const char * const mmc_groups[] = {\n\t\"mmc_data1\",\n\t\"mmc_data4\",\n\t\"mmc_data8\",\n\t\"mmc_data8_b\",\n\t\"mmc_ctrl\",\n};\n\nstatic const char * const msiof0_groups[] = {\n\t\"msiof0_clk\",\n\t\"msiof0_sync\",\n\t\"msiof0_ss1\",\n\t\"msiof0_ss2\",\n\t\"msiof0_rx\",\n\t\"msiof0_tx\",\n\t\"msiof0_clk_b\",\n\t\"msiof0_sync_b\",\n\t\"msiof0_ss1_b\",\n\t\"msiof0_ss2_b\",\n\t\"msiof0_rx_b\",\n\t\"msiof0_tx_b\",\n\t\"msiof0_clk_c\",\n\t\"msiof0_sync_c\",\n\t\"msiof0_ss1_c\",\n\t\"msiof0_ss2_c\",\n\t\"msiof0_rx_c\",\n\t\"msiof0_tx_c\",\n};\n\nstatic const char * const msiof1_groups[] = {\n\t\"msiof1_clk\",\n\t\"msiof1_sync\",\n\t\"msiof1_ss1\",\n\t\"msiof1_ss2\",\n\t\"msiof1_rx\",\n\t\"msiof1_tx\",\n\t\"msiof1_clk_b\",\n\t\"msiof1_sync_b\",\n\t\"msiof1_ss1_b\",\n\t\"msiof1_ss2_b\",\n\t\"msiof1_rx_b\",\n\t\"msiof1_tx_b\",\n\t\"msiof1_clk_c\",\n\t\"msiof1_sync_c\",\n\t\"msiof1_rx_c\",\n\t\"msiof1_tx_c\",\n\t\"msiof1_clk_d\",\n\t\"msiof1_sync_d\",\n\t\"msiof1_ss1_d\",\n\t\"msiof1_rx_d\",\n\t\"msiof1_tx_d\",\n\t\"msiof1_clk_e\",\n\t\"msiof1_sync_e\",\n\t\"msiof1_rx_e\",\n\t\"msiof1_tx_e\",\n};\n\nstatic const char * const msiof2_groups[] = {\n\t\"msiof2_clk\",\n\t\"msiof2_sync\",\n\t\"msiof2_ss1\",\n\t\"msiof2_ss2\",\n\t\"msiof2_rx\",\n\t\"msiof2_tx\",\n\t\"msiof2_clk_b\",\n\t\"msiof2_sync_b\",\n\t\"msiof2_ss1_b\",\n\t\"msiof2_ss2_b\",\n\t\"msiof2_rx_b\",\n\t\"msiof2_tx_b\",\n\t\"msiof2_clk_c\",\n\t\"msiof2_sync_c\",\n\t\"msiof2_rx_c\",\n\t\"msiof2_tx_c\",\n\t\"msiof2_clk_d\",\n\t\"msiof2_sync_d\",\n\t\"msiof2_ss1_d\",\n\t\"msiof2_ss2_d\",\n\t\"msiof2_rx_d\",\n\t\"msiof2_tx_d\",\n\t\"msiof2_clk_e\",\n\t\"msiof2_sync_e\",\n\t\"msiof2_rx_e\",\n\t\"msiof2_tx_e\",\n};\n\nstatic const char * const pwm0_groups[] = {\n\t\"pwm0\",\n\t\"pwm0_b\",\n};\n\nstatic const char * const pwm1_groups[] = {\n\t\"pwm1\",\n\t\"pwm1_b\",\n};\n\nstatic const char * const pwm2_groups[] = {\n\t\"pwm2\",\n\t\"pwm2_b\",\n};\n\nstatic const char * const pwm3_groups[] = {\n\t\"pwm3\",\n};\n\nstatic const char * const pwm4_groups[] = {\n\t\"pwm4\",\n\t\"pwm4_b\",\n};\n\nstatic const char * const pwm5_groups[] = {\n\t\"pwm5\",\n\t\"pwm5_b\",\n};\n\nstatic const char * const pwm6_groups[] = {\n\t\"pwm6\",\n};\n\nstatic const char * const qspi_groups[] = {\n\t\"qspi_ctrl\",\n\t\"qspi_data2\",\n\t\"qspi_data4\",\n\t\"qspi_ctrl_b\",\n\t\"qspi_data2_b\",\n\t\"qspi_data4_b\",\n};\n\nstatic const char * const scif0_groups[] = {\n\t\"scif0_data\",\n\t\"scif0_data_b\",\n\t\"scif0_data_c\",\n\t\"scif0_data_d\",\n\t\"scif0_data_e\",\n};\n\nstatic const char * const scif1_groups[] = {\n\t\"scif1_data\",\n\t\"scif1_data_b\",\n\t\"scif1_clk_b\",\n\t\"scif1_data_c\",\n\t\"scif1_data_d\",\n};\n\nstatic const char * const scif2_groups[] = {\n\t\"scif2_data\",\n\t\"scif2_data_b\",\n\t\"scif2_clk_b\",\n\t\"scif2_data_c\",\n\t\"scif2_data_e\",\n};\nstatic const char * const scif3_groups[] = {\n\t\"scif3_data\",\n\t\"scif3_clk\",\n\t\"scif3_data_b\",\n\t\"scif3_clk_b\",\n\t\"scif3_data_c\",\n\t\"scif3_data_d\",\n};\nstatic const char * const scif4_groups[] = {\n\t\"scif4_data\",\n\t\"scif4_data_b\",\n\t\"scif4_data_c\",\n};\nstatic const char * const scif5_groups[] = {\n\t\"scif5_data\",\n\t\"scif5_data_b\",\n};\nstatic const char * const scifa0_groups[] = {\n\t\"scifa0_data\",\n\t\"scifa0_data_b\",\n};\nstatic const char * const scifa1_groups[] = {\n\t\"scifa1_data\",\n\t\"scifa1_clk\",\n\t\"scifa1_data_b\",\n\t\"scifa1_clk_b\",\n\t\"scifa1_data_c\",\n};\nstatic const char * const scifa2_groups[] = {\n\t\"scifa2_data\",\n\t\"scifa2_clk\",\n\t\"scifa2_data_b\",\n};\nstatic const char * const scifa3_groups[] = {\n\t\"scifa3_data\",\n\t\"scifa3_clk\",\n\t\"scifa3_data_b\",\n\t\"scifa3_clk_b\",\n\t\"scifa3_data_c\",\n\t\"scifa3_clk_c\",\n};\nstatic const char * const scifa4_groups[] = {\n\t\"scifa4_data\",\n\t\"scifa4_data_b\",\n\t\"scifa4_data_c\",\n};\nstatic const char * const scifa5_groups[] = {\n\t\"scifa5_data\",\n\t\"scifa5_data_b\",\n\t\"scifa5_data_c\",\n};\nstatic const char * const scifb0_groups[] = {\n\t\"scifb0_data\",\n\t\"scifb0_clk\",\n\t\"scifb0_ctrl\",\n\t\"scifb0_data_b\",\n\t\"scifb0_clk_b\",\n\t\"scifb0_ctrl_b\",\n\t\"scifb0_data_c\",\n\t\"scifb0_clk_c\",\n\t\"scifb0_data_d\",\n\t\"scifb0_clk_d\",\n};\nstatic const char * const scifb1_groups[] = {\n\t\"scifb1_data\",\n\t\"scifb1_clk\",\n\t\"scifb1_ctrl\",\n\t\"scifb1_data_b\",\n\t\"scifb1_clk_b\",\n\t\"scifb1_data_c\",\n\t\"scifb1_clk_c\",\n\t\"scifb1_data_d\",\n};\nstatic const char * const scifb2_groups[] = {\n\t\"scifb2_data\",\n\t\"scifb2_clk\",\n\t\"scifb2_ctrl\",\n\t\"scifb2_data_b\",\n\t\"scifb2_clk_b\",\n\t\"scifb2_ctrl_b\",\n\t\"scifb2_data_c\",\n\t\"scifb2_clk_c\",\n\t\"scifb2_data_d\",\n};\n\nstatic const char * const scif_clk_groups[] = {\n\t\"scif_clk\",\n\t\"scif_clk_b\",\n};\n\nstatic const char * const sdhi0_groups[] = {\n\t\"sdhi0_data1\",\n\t\"sdhi0_data4\",\n\t\"sdhi0_ctrl\",\n\t\"sdhi0_cd\",\n\t\"sdhi0_wp\",\n};\n\nstatic const char * const sdhi1_groups[] = {\n\t\"sdhi1_data1\",\n\t\"sdhi1_data4\",\n\t\"sdhi1_ctrl\",\n\t\"sdhi1_cd\",\n\t\"sdhi1_wp\",\n};\n\nstatic const char * const sdhi2_groups[] = {\n\t\"sdhi2_data1\",\n\t\"sdhi2_data4\",\n\t\"sdhi2_ctrl\",\n\t\"sdhi2_cd\",\n\t\"sdhi2_wp\",\n};\n\nstatic const char * const ssi_groups[] = {\n\t\"ssi0_data\",\n\t\"ssi0_data_b\",\n\t\"ssi0129_ctrl\",\n\t\"ssi0129_ctrl_b\",\n\t\"ssi1_data\",\n\t\"ssi1_data_b\",\n\t\"ssi1_ctrl\",\n\t\"ssi1_ctrl_b\",\n\t\"ssi2_data\",\n\t\"ssi2_ctrl\",\n\t\"ssi3_data\",\n\t\"ssi34_ctrl\",\n\t\"ssi4_data\",\n\t\"ssi4_ctrl\",\n\t\"ssi5_data\",\n\t\"ssi5_ctrl\",\n\t\"ssi6_data\",\n\t\"ssi6_ctrl\",\n\t\"ssi7_data\",\n\t\"ssi7_data_b\",\n\t\"ssi78_ctrl\",\n\t\"ssi78_ctrl_b\",\n\t\"ssi8_data\",\n\t\"ssi8_data_b\",\n\t\"ssi9_data\",\n\t\"ssi9_data_b\",\n\t\"ssi9_ctrl\",\n\t\"ssi9_ctrl_b\",\n};\n\nstatic const char * const tpu_groups[] = {\n\t\"tpu_to0\",\n\t\"tpu_to1\",\n\t\"tpu_to2\",\n\t\"tpu_to3\",\n};\n\nstatic const char * const usb0_groups[] = {\n\t\"usb0\",\n};\nstatic const char * const usb1_groups[] = {\n\t\"usb1\",\n};\n\nstatic const char * const vin0_groups[] = {\n\t\"vin0_data24\",\n\t\"vin0_data20\",\n\t\"vin0_data18\",\n\t\"vin0_data16\",\n\t\"vin0_data12\",\n\t\"vin0_data10\",\n\t\"vin0_data8\",\n\t\"vin0_sync\",\n\t\"vin0_field\",\n\t\"vin0_clkenb\",\n\t\"vin0_clk\",\n};\n\nstatic const char * const vin1_groups[] = {\n\t\"vin1_data8\",\n\t\"vin1_sync\",\n\t\"vin1_field\",\n\t\"vin1_clkenb\",\n\t\"vin1_clk\",\n\t\"vin1_data24_b\",\n\t\"vin1_data20_b\",\n\t\"vin1_data18_b\",\n\t\"vin1_data16_b\",\n\t\"vin1_data12_b\",\n\t\"vin1_data10_b\",\n\t\"vin1_data8_b\",\n\t\"vin1_sync_b\",\n\t\"vin1_field_b\",\n\t\"vin1_clkenb_b\",\n\t\"vin1_clk_b\",\n};\n\nstatic const char * const vin2_groups[] = {\n\t\"vin2_data8\",\n\t\"vin2_sync\",\n\t\"vin2_field\",\n\t\"vin2_clkenb\",\n\t\"vin2_clk\",\n};\n\nstatic const struct {\n\tstruct sh_pfc_function common[58];\n#if defined(CONFIG_PINCTRL_PFC_R8A7791) || defined(CONFIG_PINCTRL_PFC_R8A7793)\n\tstruct sh_pfc_function automotive[2];\n#endif\n} pinmux_functions = {\n\t.common = {\n\t\tSH_PFC_FUNCTION(audio_clk),\n\t\tSH_PFC_FUNCTION(avb),\n\t\tSH_PFC_FUNCTION(can0),\n\t\tSH_PFC_FUNCTION(can1),\n\t\tSH_PFC_FUNCTION(can_clk),\n\t\tSH_PFC_FUNCTION(du),\n\t\tSH_PFC_FUNCTION(du0),\n\t\tSH_PFC_FUNCTION(du1),\n\t\tSH_PFC_FUNCTION(eth),\n\t\tSH_PFC_FUNCTION(hscif0),\n\t\tSH_PFC_FUNCTION(hscif1),\n\t\tSH_PFC_FUNCTION(hscif2),\n\t\tSH_PFC_FUNCTION(i2c0),\n\t\tSH_PFC_FUNCTION(i2c1),\n\t\tSH_PFC_FUNCTION(i2c2),\n\t\tSH_PFC_FUNCTION(i2c3),\n\t\tSH_PFC_FUNCTION(i2c4),\n\t\tSH_PFC_FUNCTION(i2c7),\n\t\tSH_PFC_FUNCTION(i2c8),\n\t\tSH_PFC_FUNCTION(intc),\n\t\tSH_PFC_FUNCTION(mmc),\n\t\tSH_PFC_FUNCTION(msiof0),\n\t\tSH_PFC_FUNCTION(msiof1),\n\t\tSH_PFC_FUNCTION(msiof2),\n\t\tSH_PFC_FUNCTION(pwm0),\n\t\tSH_PFC_FUNCTION(pwm1),\n\t\tSH_PFC_FUNCTION(pwm2),\n\t\tSH_PFC_FUNCTION(pwm3),\n\t\tSH_PFC_FUNCTION(pwm4),\n\t\tSH_PFC_FUNCTION(pwm5),\n\t\tSH_PFC_FUNCTION(pwm6),\n\t\tSH_PFC_FUNCTION(qspi),\n\t\tSH_PFC_FUNCTION(scif0),\n\t\tSH_PFC_FUNCTION(scif1),\n\t\tSH_PFC_FUNCTION(scif2),\n\t\tSH_PFC_FUNCTION(scif3),\n\t\tSH_PFC_FUNCTION(scif4),\n\t\tSH_PFC_FUNCTION(scif5),\n\t\tSH_PFC_FUNCTION(scifa0),\n\t\tSH_PFC_FUNCTION(scifa1),\n\t\tSH_PFC_FUNCTION(scifa2),\n\t\tSH_PFC_FUNCTION(scifa3),\n\t\tSH_PFC_FUNCTION(scifa4),\n\t\tSH_PFC_FUNCTION(scifa5),\n\t\tSH_PFC_FUNCTION(scifb0),\n\t\tSH_PFC_FUNCTION(scifb1),\n\t\tSH_PFC_FUNCTION(scifb2),\n\t\tSH_PFC_FUNCTION(scif_clk),\n\t\tSH_PFC_FUNCTION(sdhi0),\n\t\tSH_PFC_FUNCTION(sdhi1),\n\t\tSH_PFC_FUNCTION(sdhi2),\n\t\tSH_PFC_FUNCTION(ssi),\n\t\tSH_PFC_FUNCTION(tpu),\n\t\tSH_PFC_FUNCTION(usb0),\n\t\tSH_PFC_FUNCTION(usb1),\n\t\tSH_PFC_FUNCTION(vin0),\n\t\tSH_PFC_FUNCTION(vin1),\n\t\tSH_PFC_FUNCTION(vin2),\n\t},\n#if defined(CONFIG_PINCTRL_PFC_R8A7791) || defined(CONFIG_PINCTRL_PFC_R8A7793)\n\t.automotive = {\n\t\tSH_PFC_FUNCTION(adi),\n\t\tSH_PFC_FUNCTION(mlb),\n\t}\n#endif  \n};\n\nstatic const struct pinmux_cfg_reg pinmux_config_regs[] = {\n\t{ PINMUX_CFG_REG(\"GPSR0\", 0xE6060004, 32, 1, GROUP(\n\t\tGP_0_31_FN, FN_IP1_22_20,\n\t\tGP_0_30_FN, FN_IP1_19_17,\n\t\tGP_0_29_FN, FN_IP1_16_14,\n\t\tGP_0_28_FN, FN_IP1_13_11,\n\t\tGP_0_27_FN, FN_IP1_10_8,\n\t\tGP_0_26_FN, FN_IP1_7_6,\n\t\tGP_0_25_FN, FN_IP1_5_4,\n\t\tGP_0_24_FN, FN_IP1_3_2,\n\t\tGP_0_23_FN, FN_IP1_1_0,\n\t\tGP_0_22_FN, FN_IP0_30_29,\n\t\tGP_0_21_FN, FN_IP0_28_27,\n\t\tGP_0_20_FN, FN_IP0_26_25,\n\t\tGP_0_19_FN, FN_IP0_24_23,\n\t\tGP_0_18_FN, FN_IP0_22_21,\n\t\tGP_0_17_FN, FN_IP0_20_19,\n\t\tGP_0_16_FN, FN_IP0_18_16,\n\t\tGP_0_15_FN, FN_IP0_15,\n\t\tGP_0_14_FN, FN_IP0_14,\n\t\tGP_0_13_FN, FN_IP0_13,\n\t\tGP_0_12_FN, FN_IP0_12,\n\t\tGP_0_11_FN, FN_IP0_11,\n\t\tGP_0_10_FN, FN_IP0_10,\n\t\tGP_0_9_FN, FN_IP0_9,\n\t\tGP_0_8_FN, FN_IP0_8,\n\t\tGP_0_7_FN, FN_IP0_7,\n\t\tGP_0_6_FN, FN_IP0_6,\n\t\tGP_0_5_FN, FN_IP0_5,\n\t\tGP_0_4_FN, FN_IP0_4,\n\t\tGP_0_3_FN, FN_IP0_3,\n\t\tGP_0_2_FN, FN_IP0_2,\n\t\tGP_0_1_FN, FN_IP0_1,\n\t\tGP_0_0_FN, FN_IP0_0, ))\n\t},\n\t{ PINMUX_CFG_REG(\"GPSR1\", 0xE6060008, 32, 1, GROUP(\n\t\t0, 0,\n\t\t0, 0,\n\t\t0, 0,\n\t\t0, 0,\n\t\t0, 0,\n\t\t0, 0,\n\t\tGP_1_25_FN, FN_IP3_21_20,\n\t\tGP_1_24_FN, FN_IP3_19_18,\n\t\tGP_1_23_FN, FN_IP3_17_16,\n\t\tGP_1_22_FN, FN_IP3_15_14,\n\t\tGP_1_21_FN, FN_IP3_13_12,\n\t\tGP_1_20_FN, FN_IP3_11_9,\n\t\tGP_1_19_FN, FN_RD_N,\n\t\tGP_1_18_FN, FN_IP3_8_6,\n\t\tGP_1_17_FN, FN_IP3_5_3,\n\t\tGP_1_16_FN, FN_IP3_2_0,\n\t\tGP_1_15_FN, FN_IP2_29_27,\n\t\tGP_1_14_FN, FN_IP2_26_25,\n\t\tGP_1_13_FN, FN_IP2_24_23,\n\t\tGP_1_12_FN, FN_EX_CS0_N,\n\t\tGP_1_11_FN, FN_IP2_22_21,\n\t\tGP_1_10_FN, FN_IP2_20_19,\n\t\tGP_1_9_FN, FN_IP2_18_16,\n\t\tGP_1_8_FN, FN_IP2_15_13,\n\t\tGP_1_7_FN, FN_IP2_12_10,\n\t\tGP_1_6_FN, FN_IP2_9_7,\n\t\tGP_1_5_FN, FN_IP2_6_5,\n\t\tGP_1_4_FN, FN_IP2_4_3,\n\t\tGP_1_3_FN, FN_IP2_2_0,\n\t\tGP_1_2_FN, FN_IP1_31_29,\n\t\tGP_1_1_FN, FN_IP1_28_26,\n\t\tGP_1_0_FN, FN_IP1_25_23, ))\n\t},\n\t{ PINMUX_CFG_REG(\"GPSR2\", 0xE606000C, 32, 1, GROUP(\n\t\tGP_2_31_FN, FN_IP6_7_6,\n\t\tGP_2_30_FN, FN_IP6_5_3,\n\t\tGP_2_29_FN, FN_IP6_2_0,\n\t\tGP_2_28_FN, FN_AUDIO_CLKA,\n\t\tGP_2_27_FN, FN_IP5_31_29,\n\t\tGP_2_26_FN, FN_IP5_28_26,\n\t\tGP_2_25_FN, FN_IP5_25_24,\n\t\tGP_2_24_FN, FN_IP5_23_22,\n\t\tGP_2_23_FN, FN_IP5_21_20,\n\t\tGP_2_22_FN, FN_IP5_19_17,\n\t\tGP_2_21_FN, FN_IP5_16_15,\n\t\tGP_2_20_FN, FN_IP5_14_12,\n\t\tGP_2_19_FN, FN_IP5_11_9,\n\t\tGP_2_18_FN, FN_IP5_8_6,\n\t\tGP_2_17_FN, FN_IP5_5_3,\n\t\tGP_2_16_FN, FN_IP5_2_0,\n\t\tGP_2_15_FN, FN_IP4_30_28,\n\t\tGP_2_14_FN, FN_IP4_27_26,\n\t\tGP_2_13_FN, FN_IP4_25_24,\n\t\tGP_2_12_FN, FN_IP4_23_22,\n\t\tGP_2_11_FN, FN_IP4_21,\n\t\tGP_2_10_FN, FN_IP4_20,\n\t\tGP_2_9_FN, FN_IP4_19,\n\t\tGP_2_8_FN, FN_IP4_18_16,\n\t\tGP_2_7_FN, FN_IP4_15_13,\n\t\tGP_2_6_FN, FN_IP4_12_10,\n\t\tGP_2_5_FN, FN_IP4_9_8,\n\t\tGP_2_4_FN, FN_IP4_7_5,\n\t\tGP_2_3_FN, FN_IP4_4_2,\n\t\tGP_2_2_FN, FN_IP4_1_0,\n\t\tGP_2_1_FN, FN_IP3_30_28,\n\t\tGP_2_0_FN, FN_IP3_27_25 ))\n\t},\n\t{ PINMUX_CFG_REG(\"GPSR3\", 0xE6060010, 32, 1, GROUP(\n\t\tGP_3_31_FN, FN_IP9_18_17,\n\t\tGP_3_30_FN, FN_IP9_16,\n\t\tGP_3_29_FN, FN_IP9_15_13,\n\t\tGP_3_28_FN, FN_IP9_12,\n\t\tGP_3_27_FN, FN_IP9_11,\n\t\tGP_3_26_FN, FN_IP9_10_8,\n\t\tGP_3_25_FN, FN_IP9_7,\n\t\tGP_3_24_FN, FN_IP9_6,\n\t\tGP_3_23_FN, FN_IP9_5_3,\n\t\tGP_3_22_FN, FN_IP9_2_0,\n\t\tGP_3_21_FN, FN_IP8_30_28,\n\t\tGP_3_20_FN, FN_IP8_27_26,\n\t\tGP_3_19_FN, FN_IP8_25_24,\n\t\tGP_3_18_FN, FN_IP8_23_21,\n\t\tGP_3_17_FN, FN_IP8_20_18,\n\t\tGP_3_16_FN, FN_IP8_17_15,\n\t\tGP_3_15_FN, FN_IP8_14_12,\n\t\tGP_3_14_FN, FN_IP8_11_9,\n\t\tGP_3_13_FN, FN_IP8_8_6,\n\t\tGP_3_12_FN, FN_IP8_5_3,\n\t\tGP_3_11_FN, FN_IP8_2_0,\n\t\tGP_3_10_FN, FN_IP7_29_27,\n\t\tGP_3_9_FN, FN_IP7_26_24,\n\t\tGP_3_8_FN, FN_IP7_23_21,\n\t\tGP_3_7_FN, FN_IP7_20_19,\n\t\tGP_3_6_FN, FN_IP7_18_17,\n\t\tGP_3_5_FN, FN_IP7_16_15,\n\t\tGP_3_4_FN, FN_IP7_14_13,\n\t\tGP_3_3_FN, FN_IP7_12_11,\n\t\tGP_3_2_FN, FN_IP7_10_9,\n\t\tGP_3_1_FN, FN_IP7_8_6,\n\t\tGP_3_0_FN, FN_IP7_5_3 ))\n\t},\n\t{ PINMUX_CFG_REG(\"GPSR4\", 0xE6060014, 32, 1, GROUP(\n\t\tGP_4_31_FN, FN_IP15_5_4,\n\t\tGP_4_30_FN, FN_IP15_3_2,\n\t\tGP_4_29_FN, FN_IP15_1_0,\n\t\tGP_4_28_FN, FN_IP11_8_6,\n\t\tGP_4_27_FN, FN_IP11_5_3,\n\t\tGP_4_26_FN, FN_IP11_2_0,\n\t\tGP_4_25_FN, FN_IP10_31_29,\n\t\tGP_4_24_FN, FN_IP10_28_27,\n\t\tGP_4_23_FN, FN_IP10_26_25,\n\t\tGP_4_22_FN, FN_IP10_24_22,\n\t\tGP_4_21_FN, FN_IP10_21_19,\n\t\tGP_4_20_FN, FN_IP10_18_17,\n\t\tGP_4_19_FN, FN_IP10_16_15,\n\t\tGP_4_18_FN, FN_IP10_14_12,\n\t\tGP_4_17_FN, FN_IP10_11_9,\n\t\tGP_4_16_FN, FN_IP10_8_6,\n\t\tGP_4_15_FN, FN_IP10_5_3,\n\t\tGP_4_14_FN, FN_IP10_2_0,\n\t\tGP_4_13_FN, FN_IP9_31_29,\n\t\tGP_4_12_FN, FN_VI0_DATA7_VI0_B7,\n\t\tGP_4_11_FN, FN_VI0_DATA6_VI0_B6,\n\t\tGP_4_10_FN, FN_VI0_DATA5_VI0_B5,\n\t\tGP_4_9_FN, FN_VI0_DATA4_VI0_B4,\n\t\tGP_4_8_FN, FN_IP9_28_27,\n\t\tGP_4_7_FN, FN_VI0_DATA2_VI0_B2,\n\t\tGP_4_6_FN, FN_VI0_DATA1_VI0_B1,\n\t\tGP_4_5_FN, FN_VI0_DATA0_VI0_B0,\n\t\tGP_4_4_FN, FN_IP9_26_25,\n\t\tGP_4_3_FN, FN_IP9_24_23,\n\t\tGP_4_2_FN, FN_IP9_22_21,\n\t\tGP_4_1_FN, FN_IP9_20_19,\n\t\tGP_4_0_FN, FN_VI0_CLK ))\n\t},\n\t{ PINMUX_CFG_REG(\"GPSR5\", 0xE6060018, 32, 1, GROUP(\n\t\tGP_5_31_FN, FN_IP3_24_22,\n\t\tGP_5_30_FN, FN_IP13_9_7,\n\t\tGP_5_29_FN, FN_IP13_6_5,\n\t\tGP_5_28_FN, FN_IP13_4_3,\n\t\tGP_5_27_FN, FN_IP13_2_0,\n\t\tGP_5_26_FN, FN_IP12_29_27,\n\t\tGP_5_25_FN, FN_IP12_26_24,\n\t\tGP_5_24_FN, FN_IP12_23_22,\n\t\tGP_5_23_FN, FN_IP12_21_20,\n\t\tGP_5_22_FN, FN_IP12_19_18,\n\t\tGP_5_21_FN, FN_IP12_17_16,\n\t\tGP_5_20_FN, FN_IP12_15_13,\n\t\tGP_5_19_FN, FN_IP12_12_10,\n\t\tGP_5_18_FN, FN_IP12_9_7,\n\t\tGP_5_17_FN, FN_IP12_6_4,\n\t\tGP_5_16_FN, FN_IP12_3_2,\n\t\tGP_5_15_FN, FN_IP12_1_0,\n\t\tGP_5_14_FN, FN_IP11_31_30,\n\t\tGP_5_13_FN, FN_IP11_29_28,\n\t\tGP_5_12_FN, FN_IP11_27,\n\t\tGP_5_11_FN, FN_IP11_26,\n\t\tGP_5_10_FN, FN_IP11_25,\n\t\tGP_5_9_FN, FN_IP11_24,\n\t\tGP_5_8_FN, FN_IP11_23,\n\t\tGP_5_7_FN, FN_IP11_22,\n\t\tGP_5_6_FN, FN_IP11_21,\n\t\tGP_5_5_FN, FN_IP11_20,\n\t\tGP_5_4_FN, FN_IP11_19,\n\t\tGP_5_3_FN, FN_IP11_18_17,\n\t\tGP_5_2_FN, FN_IP11_16_15,\n\t\tGP_5_1_FN, FN_IP11_14_12,\n\t\tGP_5_0_FN, FN_IP11_11_9 ))\n\t},\n\t{ PINMUX_CFG_REG(\"GPSR6\", 0xE606001C, 32, 1, GROUP(\n\t\tGP_6_31_FN, FN_DU0_DOTCLKIN,\n\t\tGP_6_30_FN, FN_USB1_OVC,\n\t\tGP_6_29_FN, FN_IP14_31_29,\n\t\tGP_6_28_FN, FN_IP14_28_26,\n\t\tGP_6_27_FN, FN_IP14_25_23,\n\t\tGP_6_26_FN, FN_IP14_22_20,\n\t\tGP_6_25_FN, FN_IP14_19_17,\n\t\tGP_6_24_FN, FN_IP14_16_14,\n\t\tGP_6_23_FN, FN_IP14_13_11,\n\t\tGP_6_22_FN, FN_IP14_10_8,\n\t\tGP_6_21_FN, FN_IP14_7,\n\t\tGP_6_20_FN, FN_IP14_6,\n\t\tGP_6_19_FN, FN_IP14_5,\n\t\tGP_6_18_FN, FN_IP14_4,\n\t\tGP_6_17_FN, FN_IP14_3,\n\t\tGP_6_16_FN, FN_IP14_2,\n\t\tGP_6_15_FN, FN_IP14_1_0,\n\t\tGP_6_14_FN, FN_IP13_30_28,\n\t\tGP_6_13_FN, FN_IP13_27,\n\t\tGP_6_12_FN, FN_IP13_26,\n\t\tGP_6_11_FN, FN_IP13_25,\n\t\tGP_6_10_FN, FN_IP13_24_23,\n\t\tGP_6_9_FN, FN_IP13_22,\n\t\tGP_6_8_FN, FN_SD1_CLK,\n\t\tGP_6_7_FN, FN_IP13_21_19,\n\t\tGP_6_6_FN, FN_IP13_18_16,\n\t\tGP_6_5_FN, FN_IP13_15,\n\t\tGP_6_4_FN, FN_IP13_14,\n\t\tGP_6_3_FN, FN_IP13_13,\n\t\tGP_6_2_FN, FN_IP13_12,\n\t\tGP_6_1_FN, FN_IP13_11,\n\t\tGP_6_0_FN, FN_IP13_10 ))\n\t},\n\t{ PINMUX_CFG_REG(\"GPSR7\", 0xE6060074, 32, 1, GROUP(\n\t\t0, 0,\n\t\t0, 0,\n\t\t0, 0,\n\t\t0, 0,\n\t\t0, 0,\n\t\t0, 0,\n\t\tGP_7_25_FN, FN_USB1_PWEN,\n\t\tGP_7_24_FN, FN_USB0_OVC,\n\t\tGP_7_23_FN, FN_USB0_PWEN,\n\t\tGP_7_22_FN, FN_IP15_14_12,\n\t\tGP_7_21_FN, FN_IP15_11_9,\n\t\tGP_7_20_FN, FN_IP15_8_6,\n\t\tGP_7_19_FN, FN_IP7_2_0,\n\t\tGP_7_18_FN, FN_IP6_29_27,\n\t\tGP_7_17_FN, FN_IP6_26_24,\n\t\tGP_7_16_FN, FN_IP6_23_21,\n\t\tGP_7_15_FN, FN_IP6_20_19,\n\t\tGP_7_14_FN, FN_IP6_18_16,\n\t\tGP_7_13_FN, FN_IP6_15_14,\n\t\tGP_7_12_FN, FN_IP6_13_12,\n\t\tGP_7_11_FN, FN_IP6_11_10,\n\t\tGP_7_10_FN, FN_IP6_9_8,\n\t\tGP_7_9_FN, FN_IP16_11_10,\n\t\tGP_7_8_FN, FN_IP16_9_8,\n\t\tGP_7_7_FN, FN_IP16_7_6,\n\t\tGP_7_6_FN, FN_IP16_5_3,\n\t\tGP_7_5_FN, FN_IP16_2_0,\n\t\tGP_7_4_FN, FN_IP15_29_27,\n\t\tGP_7_3_FN, FN_IP15_26_24,\n\t\tGP_7_2_FN, FN_IP15_23_21,\n\t\tGP_7_1_FN, FN_IP15_20_18,\n\t\tGP_7_0_FN, FN_IP15_17_15 ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR0\", 0xE6060020, 32,\n\t\t\t     GROUP(-1, 2, 2, 2, 2, 2, 2, 3, 1, 1, 1, 1,\n\t\t\t\t   1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1),\n\t\t\t     GROUP(\n\t\t \n\t\t \n\t\tFN_A6, FN_MSIOF1_SCK,\n\t\t0, 0,\n\t\t \n\t\tFN_A5, FN_MSIOF0_RXD_B,\n\t\t0, 0,\n\t\t \n\t\tFN_A4, FN_MSIOF0_TXD_B,\n\t\t0, 0,\n\t\t \n\t\tFN_A3, FN_MSIOF0_SS2_B,\n\t\t0, 0,\n\t\t \n\t\tFN_A2, FN_MSIOF0_SS1_B,\n\t\t0, 0,\n\t\t \n\t\tFN_A1, FN_MSIOF0_SYNC_B,\n\t\t0, 0,\n\t\t \n\t\tFN_A0, FN_ATAWR0_N_C, FN_MSIOF0_SCK_B, FN_I2C0_SCL_C, FN_PWM2_B,\n\t\t0, 0, 0,\n\t\t \n\t\tFN_D15, 0,\n\t\t \n\t\tFN_D14, 0,\n\t\t \n\t\tFN_D13, 0,\n\t\t \n\t\tFN_D12, 0,\n\t\t \n\t\tFN_D11, 0,\n\t\t \n\t\tFN_D10, 0,\n\t\t \n\t\tFN_D9, 0,\n\t\t \n\t\tFN_D8, 0,\n\t\t \n\t\tFN_D7, 0,\n\t\t \n\t\tFN_D6, 0,\n\t\t \n\t\tFN_D5, 0,\n\t\t \n\t\tFN_D4, 0,\n\t\t \n\t\tFN_D3, 0,\n\t\t \n\t\tFN_D2, 0,\n\t\t \n\t\tFN_D1, 0,\n\t\t \n\t\tFN_D0, 0, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR1\", 0xE6060024, 32,\n\t\t\t     GROUP(3, 3, 3, 3, 3, 3, 3, 3, 2, 2, 2, 2),\n\t\t\t     GROUP(\n\t\t \n\t\tFN_A18, FN_DREQ1, FN_SCIFA1_RXD_C, 0, FN_SCIFB1_RXD_C,\n\t\t0, 0, 0,\n\t\t \n\t\tFN_A17, FN_DACK2_B, 0, FN_I2C0_SDA_C,\n\t\t0, 0, 0, 0,\n\t\t \n\t\tFN_A16, FN_DREQ2_B, FN_FMCLK_C, 0, FN_SCIFA1_SCK_B,\n\t\t0, 0, 0,\n\t\t \n\t\tFN_A15, FN_BPFCLK_C,\n\t\t0, 0, 0, 0, 0, 0,\n\t\t \n\t\tFN_A14, FN_ATADIR0_N_C, FN_FMIN, FN_FMIN_C, FN_MSIOF1_SYNC_D,\n\t\t0, 0, 0,\n\t\t \n\t\tFN_A13, FN_ATAG0_N_C, FN_BPFCLK, FN_MSIOF1_SS1_D,\n\t\t0, 0, 0, 0,\n\t\t \n\t\tFN_A12, FN_FMCLK, FN_I2C3_SDA_D, FN_MSIOF1_SCK_D,\n\t\t0, 0, 0, 0,\n\t\t \n\t\tFN_A11, FN_MSIOF1_RXD, FN_I2C3_SCL_D, FN_MSIOF1_RXD_D,\n\t\t0, 0, 0, 0,\n\t\t \n\t\tFN_A10, FN_MSIOF1_TXD, 0, FN_MSIOF1_TXD_D,\n\t\t \n\t\tFN_A9, FN_MSIOF1_SS2, FN_I2C0_SDA, 0,\n\t\t \n\t\tFN_A8, FN_MSIOF1_SS1, FN_I2C0_SCL, 0,\n\t\t \n\t\tFN_A7, FN_MSIOF1_SYNC,\n\t\t0, 0, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR2\", 0xE6060028, 32,\n\t\t\t     GROUP(-2, 3, 2, 2, 2, 2, 3, 3, 3, 3, 2, 2, 3),\n\t\t\t     GROUP(\n\t\t \n\t\t \n\t\tFN_EX_CS3_N, FN_ATADIR0_N, FN_MSIOF2_TXD,\n\t\tFN_ATAG0_N, 0, FN_EX_WAIT1,\n\t\t0, 0,\n\t\t \n\t\tFN_EX_CS2_N, FN_ATAWR0_N, FN_MSIOF2_SYNC, 0,\n\t\t \n\t\tFN_EX_CS1_N, FN_MSIOF2_SCK, 0, 0,\n\t\t \n\t\tFN_CS1_N_A26, FN_ATADIR0_N_B, FN_I2C1_SDA, 0,\n\t\t \n\t\tFN_CS0_N, FN_ATAG0_N_B, FN_I2C1_SCL, 0,\n\t\t \n\t\tFN_A25, FN_DACK2, FN_SSL, FN_DREQ1_C, FN_RX1, FN_SCIFA1_RXD,\n\t\t0, 0,\n\t\t \n\t\tFN_A24, FN_DREQ2, FN_IO3, FN_TX1, FN_SCIFA1_TXD,\n\t\t0, 0, 0,\n\t\t \n\t\tFN_A23, FN_IO2, FN_BPFCLK_B, FN_RX0, FN_SCIFA0_RXD,\n\t\t0, 0, 0,\n\t\t \n\t\tFN_A22, FN_MISO_IO1, FN_FMCLK_B, FN_TX0, FN_SCIFA0_TXD,\n\t\t0, 0, 0,\n\t\t \n\t\tFN_A21, FN_ATAWR0_N_B, FN_MOSI_IO0, 0,\n\t\t \n\t\tFN_A20, FN_SPCLK, 0, 0,\n\t\t \n\t\tFN_A19, FN_DACK1, FN_SCIFA1_TXD_C, 0,\n\t\tFN_SCIFB1_TXD_C, 0, FN_SCIFB1_SCK_B, 0, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR3\", 0xE606002C, 32,\n\t\t\t     GROUP(-1, 3, 3, 3, 2, 2, 2, 2, 2, 3, 3, 3, 3),\n\t\t\t     GROUP(\n\t\t \n\t\t \n\t\tFN_SSI_WS0129, FN_HTX0_C, FN_HTX2_C,\n\t\tFN_SCIFB0_TXD_C, FN_SCIFB2_TXD_C,\n\t\t0, 0, 0,\n\t\t \n\t\tFN_SSI_SCK0129, FN_HRX0_C, FN_HRX2_C,\n\t\tFN_SCIFB0_RXD_C, FN_SCIFB2_RXD_C,\n\t\t0, 0, 0,\n\t\t \n\t\tFN_SPEEDIN, 0, FN_HSCK0_C, FN_HSCK2_C, FN_SCIFB0_SCK_B,\n\t\tFN_SCIFB2_SCK_B, FN_DREQ2_C, FN_HTX2_D,\n\t\t \n\t\tFN_DACK0, FN_DRACK0, FN_REMOCON, 0,\n\t\t \n\t\tFN_DREQ0, FN_PWM3, FN_TPU_TO3, 0,\n\t\t \n\t\tFN_EX_WAIT0, FN_HRTS2_N_B, FN_SCIFB0_CTS_N_B, 0,\n\t\t \n\t\tFN_WE1_N, FN_ATARD0_N_B, FN_HTX2_B, FN_SCIFB0_RTS_N_B,\n\t\t \n\t\tFN_WE0_N, FN_HCTS2_N_B, FN_SCIFB0_TXD_B, 0,\n\t\t \n\t\tFN_RD_WR_N, FN_HRX2_B, FN_FMIN_B, FN_SCIFB0_RXD_B, FN_DREQ1_D,\n\t\t0, 0, 0,\n\t\t \n\t\tFN_BS_N, FN_ATACS10_N, FN_MSIOF2_SS2, FN_HTX1_B,\n\t\tFN_SCIFB1_TXD_B, FN_PWM2, FN_TPU_TO2, 0,\n\t\t \n\t\tFN_EX_CS5_N, FN_ATACS00_N, FN_MSIOF2_SS1, FN_HRX1_B,\n\t\tFN_SCIFB1_RXD_B, FN_PWM1, FN_TPU_TO1, 0,\n\t\t \n\t\tFN_EX_CS4_N, FN_ATARD0_N, FN_MSIOF2_RXD, 0, FN_EX_WAIT2,\n\t\t0, 0, 0, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR4\", 0xE6060030, 32,\n\t\t\t     GROUP(-1, 3, 2, 2, 2, 1, 1, 1, 3, 3, 3, 2,\n\t\t\t\t   3, 3, 2),\n\t\t\t     GROUP(\n\t\t \n\t\t \n\t\tFN_SSI_SCK5, FN_MSIOF1_SCK_C, FN_TS_SDATA0, FN_GLO_I0,\n\t\tFN_MSIOF2_SYNC_D, FN_VI1_R2_B,\n\t\t0, 0,\n\t\t \n\t\tFN_SSI_SDATA4, FN_MSIOF2_SCK_D, 0, 0,\n\t\t \n\t\tFN_SSI_WS4, FN_GLO_RFON_D, 0, 0,\n\t\t \n\t\tFN_SSI_SCK4, FN_GLO_SS_D, 0, 0,\n\t\t \n\t\tFN_SSI_SDATA3, 0,\n\t\t \n\t\tFN_SSI_WS34, 0,\n\t\t \n\t\tFN_SSI_SCK34, 0,\n\t\t \n\t\tFN_SSI_SDATA2, FN_GPS_MAG_B, FN_TX2_E, FN_HRTS1_N_E,\n\t\t0, 0, 0, 0,\n\t\t \n\t\tFN_SSI_WS2, FN_I2C2_SDA, FN_GPS_SIGN_B, FN_RX2_E,\n\t\tFN_GLO_Q1_D, FN_HCTS1_N_E,\n\t\t0, 0,\n\t\t \n\t\tFN_SSI_SCK2, FN_I2C2_SCL, FN_GPS_CLK_B, FN_GLO_Q0_D, FN_HSCK1_E,\n\t\t0, 0, 0,\n\t\t \n\t\tFN_SSI_SDATA1, FN_I2C1_SDA_B, FN_IIC1_SDA_B, FN_MSIOF2_RXD_C,\n\t\t \n\t\tFN_SSI_WS1, FN_I2C1_SCL_B, FN_IIC1_SCL_B, FN_MSIOF2_TXD_C,\n\t\tFN_GLO_I1_D, 0, 0, 0,\n\t\t \n\t\tFN_SSI_SCK1, FN_I2C0_SDA_B, FN_IIC0_SDA_B,\n\t\tFN_MSIOF2_SYNC_C, FN_GLO_I0_D,\n\t\t0, 0, 0,\n\t\t \n\t\tFN_SSI_SDATA0, FN_I2C0_SCL_B, FN_IIC0_SCL_B, FN_MSIOF2_SCK_C,\n\t\t))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR5\", 0xE6060034, 32,\n\t\t\t     GROUP(3, 3, 2, 2, 2, 3, 2, 3, 3, 3, 3, 3),\n\t\t\t     GROUP(\n\t\t \n\t\tFN_SSI_SDATA9, FN_RX3_D, FN_CAN0_RX_D,\n\t\t0, 0, 0, 0, 0,\n\t\t \n\t\tFN_SSI_WS9, FN_TX3_D, FN_CAN0_TX_D, FN_GLO_SDATA_D,\n\t\t0, 0, 0, 0,\n\t\t \n\t\tFN_SSI_SCK9, FN_RX1_D, FN_GLO_SCLK_D, 0,\n\t\t \n\t\tFN_SSI_SDATA8, FN_TX1_D, FN_STP_ISSYNC_0_B, 0,\n\t\t \n\t\tFN_SSI_SDATA7, FN_RX0_D, FN_STP_ISEN_0_B, 0,\n\t\t \n\t\tFN_SSI_WS78, FN_TX0_D, FN_STP_ISD_0_B, FN_GLO_RFON,\n\t\t0, 0, 0, 0,\n\t\t \n\t\tFN_SSI_SCK78, FN_STP_ISCLK_0_B, FN_GLO_SS, 0,\n\t\t \n\t\tFN_SSI_SDATA6, FN_STP_IVCXO27_0_B, FN_GLO_SDATA, FN_VI1_R7_B,\n\t\t0, 0, 0, 0,\n\t\t \n\t\tFN_SSI_WS6, FN_GLO_SCLK, FN_MSIOF2_SS2_D, FN_VI1_R6_B,\n\t\t0, 0, 0, 0,\n\t\t \n\t\tFN_SSI_SCK6, FN_MSIOF1_RXD_C, FN_TS_SPSYNC0, FN_GLO_Q1,\n\t\tFN_MSIOF2_RXD_D, FN_VI1_R5_B,\n\t\t0, 0,\n\t\t \n\t\tFN_SSI_SDATA5, FN_MSIOF1_TXD_C, FN_TS_SDEN0, FN_GLO_Q0,\n\t\tFN_MSIOF2_SS1_D, FN_VI1_R4_B,\n\t\t0, 0,\n\t\t \n\t\tFN_SSI_WS5, FN_MSIOF1_SYNC_C, FN_TS_SCK0, FN_GLO_I1,\n\t\tFN_MSIOF2_TXD_D, FN_VI1_R3_B,\n\t\t0, 0, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR6\", 0xE6060038, 32,\n\t\t\t     GROUP(-2, 3, 3, 3, 2, 3, 2, 2, 2, 2, 2, 3, 3),\n\t\t\t     GROUP(\n\t\t \n\t\t \n\t\tFN_IRQ8, FN_HRTS1_N_C, FN_MSIOF1_RXD_B,\n\t\tFN_GPS_SIGN_C, FN_GPS_SIGN_D,\n\t\t0, 0, 0,\n\t\t \n\t\tFN_IRQ7, FN_HCTS1_N_C, FN_MSIOF1_TXD_B,\n\t\tFN_GPS_CLK_C, FN_GPS_CLK_D,\n\t\t0, 0, 0,\n\t\t \n\t\tFN_IRQ6, FN_HSCK1_C, FN_MSIOF1_SS2_B,\n\t\tFN_I2C1_SDA_E, FN_MSIOF2_SYNC_E,\n\t\t0, 0, 0,\n\t\t \n\t\tFN_IRQ5, FN_HTX1_C, FN_I2C1_SCL_E, FN_MSIOF2_SCK_E,\n\t\t \n\t\tFN_IRQ4, FN_HRX1_C, FN_I2C4_SDA_C, FN_MSIOF2_RXD_E,\n\t\t0, 0, 0, 0,\n\t\t \n\t\tFN_IRQ3, FN_I2C4_SCL_C, FN_MSIOF2_TXD_E, 0,\n\t\t \n\t\tFN_IRQ2, FN_SCIFB1_TXD_D, 0, 0,\n\t\t \n\t\tFN_IRQ1, FN_SCIFB1_SCK_C, 0, 0,\n\t\t \n\t\tFN_IRQ0, FN_SCIFB1_RXD_D, 0, 0,\n\t\t \n\t\tFN_AUDIO_CLKOUT, FN_MSIOF1_SS1_B, FN_TX2, FN_SCIFA2_TXD,\n\t\t \n\t\tFN_AUDIO_CLKC, FN_SCIFB0_SCK_C, FN_MSIOF1_SYNC_B, FN_RX2,\n\t\tFN_SCIFA2_RXD, FN_FMIN_E,\n\t\t0, 0,\n\t\t \n\t\tFN_AUDIO_CLKB, FN_STP_OPWM_0_B, FN_MSIOF1_SCK_B,\n\t\tFN_SCIF_CLK, FN_DVC_MUTE, FN_BPFCLK_E,\n\t\t0, 0, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR7\", 0xE606003C, 32,\n\t\t\t     GROUP(-2, 3, 3, 3, 2, 2, 2, 2, 2, 2, 3, 3, 3),\n\t\t\t     GROUP(\n\t\t \n\t\t \n\t\tFN_DU1_DG2, FN_LCDOUT10, FN_VI1_DATA4_B, FN_SCIF1_SCK_B,\n\t\tFN_SCIFA1_SCK, FN_SSI_SCK78_B,\n\t\t0, 0,\n\t\t \n\t\tFN_DU1_DG1, FN_LCDOUT9, FN_VI1_DATA3_B, FN_RX1_B,\n\t\tFN_SCIFA1_RXD_B, FN_MSIOF2_SS2_B,\n\t\t0, 0,\n\t\t \n\t\tFN_DU1_DG0, FN_LCDOUT8, FN_VI1_DATA2_B, FN_TX1_B,\n\t\tFN_SCIFA1_TXD_B, FN_MSIOF2_SS1_B,\n\t\t0, 0,\n\t\t \n\t\tFN_DU1_DR7, FN_LCDOUT7, FN_SSI_SDATA1_B, 0,\n\t\t \n\t\tFN_DU1_DR6, FN_LCDOUT6, FN_SSI_WS1_B, 0,\n\t\t \n\t\tFN_DU1_DR5, FN_LCDOUT5, FN_SSI_SCK1_B, 0,\n\t\t \n\t\tFN_DU1_DR4, FN_LCDOUT4, FN_SSI_SDATA0_B, 0,\n\t\t \n\t\tFN_DU1_DR3, FN_LCDOUT3, FN_SSI_WS0129_B, 0,\n\t\t \n\t\tFN_DU1_DR2, FN_LCDOUT2, FN_SSI_SCK0129_B, 0,\n\t\t \n\t\tFN_DU1_DR1, FN_LCDOUT1, FN_VI1_DATA1_B, FN_RX0_B,\n\t\tFN_SCIFA0_RXD_B, FN_MSIOF2_SYNC_B,\n\t\t0, 0,\n\t\t \n\t\tFN_DU1_DR0, FN_LCDOUT0, FN_VI1_DATA0_B, FN_TX0_B,\n\t\tFN_SCIFA0_TXD_B, FN_MSIOF2_SCK_B,\n\t\t0, 0,\n\t\t \n\t\tFN_IRQ9, FN_DU1_DOTCLKIN_B, FN_CAN_CLK_D, FN_GPS_MAG_C,\n\t\tFN_SCIF_CLK_B, FN_GPS_MAG_D,\n\t\t0, 0, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR8\", 0xE6060040, 32,\n\t\t\t     GROUP(-1, 3, 2, 2, 3, 3, 3, 3, 3, 3, 3, 3),\n\t\t\t     GROUP(\n\t\t \n\t\t \n\t\tFN_DU1_DB5, FN_LCDOUT21, FN_TX3, FN_SCIFA3_TXD, FN_CAN1_TX,\n\t\t0, 0, 0,\n\t\t \n\t\tFN_DU1_DB4, FN_LCDOUT20, FN_VI1_FIELD_B, FN_CAN1_RX,\n\t\t \n\t\tFN_DU1_DB3, FN_LCDOUT19, FN_VI1_CLKENB_B, 0,\n\t\t \n\t\tFN_DU1_DB2, FN_LCDOUT18, FN_VI1_VSYNC_N_B, FN_SCIF2_SCK_B,\n\t\tFN_SCIFA2_SCK, FN_SSI_SDATA9_B,\n\t\t0, 0,\n\t\t \n\t\tFN_DU1_DB1, FN_LCDOUT17, FN_VI1_HSYNC_N_B, FN_RX2_B,\n\t\tFN_SCIFA2_RXD_B, FN_MSIOF2_RXD_B,\n\t\t0, 0,\n\t\t \n\t\tFN_DU1_DB0, FN_LCDOUT16, FN_VI1_CLK_B, FN_TX2_B,\n\t\tFN_SCIFA2_TXD_B, FN_MSIOF2_TXD_B,\n\t\t0, 0,\n\t\t \n\t\tFN_DU1_DG7, FN_LCDOUT15, FN_HTX0_B,\n\t\tFN_SCIFB2_RTS_N_B, FN_SSI_WS9_B,\n\t\t0, 0, 0,\n\t\t \n\t\tFN_DU1_DG6, FN_LCDOUT14, FN_HRTS0_N_B,\n\t\tFN_SCIFB2_CTS_N_B, FN_SSI_SCK9_B,\n\t\t0, 0, 0,\n\t\t \n\t\tFN_DU1_DG5, FN_LCDOUT13, FN_VI1_DATA7_B, FN_HCTS0_N_B,\n\t\tFN_SCIFB2_TXD_B, FN_SSI_SDATA8_B,\n\t\t0, 0,\n\t\t \n\t\tFN_DU1_DG4, FN_LCDOUT12, FN_VI1_DATA6_B, FN_HRX0_B,\n\t\tFN_SCIFB2_RXD_B, FN_SSI_SDATA7_B,\n\t\t0, 0,\n\t\t \n\t\tFN_DU1_DG3, FN_LCDOUT11, FN_VI1_DATA5_B, 0, FN_SSI_WS78_B,\n\t\t0, 0, 0, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR9\", 0xE6060044, 32,\n\t\t\t     GROUP(3, 2, 2, 2, 2, 2, 2, 1, 3, 1, 1, 3,\n\t\t\t\t   1, 1, 3, 3),\n\t\t\t     GROUP(\n\t\t \n\t\tFN_VI0_G0, FN_IIC1_SCL, FN_STP_IVCXO27_0_C, FN_I2C4_SCL,\n\t\tFN_HCTS2_N, FN_SCIFB2_CTS_N, FN_ATAWR1_N, 0,\n\t\t \n\t\tFN_VI0_DATA3_VI0_B3, FN_SCIF3_SCK_B, FN_SCIFA3_SCK_B, 0,\n\t\t \n\t\tFN_VI0_VSYNC_N, FN_RX5, FN_SCIFA5_RXD, FN_TS_SPSYNC0_D,\n\t\t \n\t\tFN_VI0_HSYNC_N, FN_TX5, FN_SCIFA5_TXD, FN_TS_SDEN0_D,\n\t\t \n\t\tFN_VI0_FIELD, FN_RX4, FN_SCIFA4_RXD, FN_TS_SCK0_D,\n\t\t \n\t\tFN_VI0_CLKENB, FN_TX4, FN_SCIFA4_TXD, FN_TS_SDATA0_D,\n\t\t \n\t\tFN_DU1_CDE, FN_QPOLB, FN_PWM4_B, 0,\n\t\t \n\t\tFN_DU1_DISP, FN_QPOLA,\n\t\t \n\t\tFN_DU1_EXODDF_DU1_ODDF_DISP_CDE, FN_QCPV_QDE,\n\t\tFN_CAN0_RX, FN_RX3_B, FN_I2C2_SDA_B,\n\t\t0, 0, 0,\n\t\t \n\t\tFN_DU1_EXVSYNC_DU1_VSYNC, FN_QSTB_QHE,\n\t\t \n\t\tFN_DU1_EXHSYNC_DU1_HSYNC, FN_QSTH_QHS,\n\t\t \n\t\tFN_DU1_DOTCLKOUT1, FN_QSTVB_QVE, FN_CAN0_TX,\n\t\tFN_TX3_B, FN_I2C2_SCL_B, FN_PWM4,\n\t\t0, 0,\n\t\t \n\t\tFN_DU1_DOTCLKOUT0, FN_QCLK,\n\t\t \n\t\tFN_DU1_DOTCLKIN, FN_QSTVA_QVS,\n\t\t \n\t\tFN_DU1_DB7, FN_LCDOUT23, FN_I2C3_SDA_C,\n\t\tFN_SCIF3_SCK, FN_SCIFA3_SCK,\n\t\t0, 0, 0,\n\t\t \n\t\tFN_DU1_DB6, FN_LCDOUT22, FN_I2C3_SCL_C, FN_RX3, FN_SCIFA3_RXD,\n\t\t0, 0, 0, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR10\", 0xE6060048, 32,\n\t\t\t     GROUP(3, 2, 2, 3, 3, 2, 2, 3, 3, 3, 3, 3),\n\t\t\t     GROUP(\n\t\t \n\t\tFN_VI0_R4, FN_VI2_DATA5, FN_GLO_SCLK_B, FN_TX0_C, FN_I2C1_SCL_D,\n\t\t0, 0, 0,\n\t\t \n\t\tFN_VI0_R3, FN_VI2_DATA4, FN_GLO_Q1_B, FN_TS_SPSYNC0_C,\n\t\t \n\t\tFN_VI0_R2, FN_VI2_DATA3, FN_GLO_Q0_B, FN_TS_SDEN0_C,\n\t\t \n\t\tFN_VI0_R1, FN_VI2_DATA2, FN_GLO_I1_B, FN_TS_SCK0_C, FN_ATAG1_N,\n\t\t0, 0, 0,\n\t\t \n\t\tFN_VI0_R0, FN_VI2_DATA1, FN_GLO_I0_B,\n\t\tFN_TS_SDATA0_C, FN_ATACS11_N,\n\t\t0, 0, 0,\n\t\t \n\t\tFN_VI0_G7, FN_VI2_DATA0, FN_FMIN_D, 0,\n\t\t \n\t\tFN_VI0_G6, FN_VI2_CLK, FN_BPFCLK_D, 0,\n\t\t \n\t\tFN_VI0_G5, FN_VI2_FIELD, FN_STP_OPWM_0_C, FN_FMCLK_D,\n\t\tFN_CAN0_TX_E, FN_HTX1_D, FN_SCIFB0_TXD_D, 0,\n\t\t \n\t\tFN_VI0_G4, FN_VI2_CLKENB, FN_STP_ISSYNC_0_C,\n\t\tFN_HTX2, FN_SCIFB2_TXD, FN_SCIFB0_SCK_D,\n\t\t0, 0,\n\t\t \n\t\tFN_VI0_G3, FN_VI2_VSYNC_N, FN_STP_ISEN_0_C, FN_I2C3_SDA_B,\n\t\tFN_HRX2, FN_SCIFB2_RXD, FN_ATACS01_N, 0,\n\t\t \n\t\tFN_VI0_G2, FN_VI2_HSYNC_N, FN_STP_ISD_0_C, FN_I2C3_SCL_B,\n\t\tFN_HSCK2, FN_SCIFB2_SCK, FN_ATARD1_N, 0,\n\t\t \n\t\tFN_VI0_G1, FN_IIC1_SDA, FN_STP_ISCLK_0_C, FN_I2C4_SDA,\n\t\tFN_HRTS2_N, FN_SCIFB2_RTS_N, FN_ATADIR1_N, 0, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR11\", 0xE606004C, 32,\n\t\t\t     GROUP(2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2,\n\t\t\t\t   2, 3, 3, 3, 3, 3),\n\t\t\t     GROUP(\n\t\t \n\t\tFN_ETH_CRS_DV, FN_AVB_LINK, FN_I2C2_SDA_C, 0,\n\t\t \n\t\tFN_ETH_MDIO, FN_AVB_RX_CLK, FN_I2C2_SCL_C, 0,\n\t\t \n\t\tFN_VI1_DATA7, FN_AVB_MDC,\n\t\t \n\t\tFN_VI1_DATA6, FN_AVB_MAGIC,\n\t\t \n\t\tFN_VI1_DATA5, FN_AVB_RX_DV,\n\t\t \n\t\tFN_VI1_DATA4, FN_AVB_MDIO,\n\t\t \n\t\tFN_VI1_DATA3, FN_AVB_RX_ER,\n\t\t \n\t\tFN_VI1_DATA2, FN_AVB_RXD7,\n\t\t \n\t\tFN_VI1_DATA1, FN_AVB_RXD6,\n\t\t \n\t\tFN_VI1_DATA0, FN_AVB_RXD5,\n\t\t \n\t\tFN_VI1_CLK, FN_AVB_RXD4,\n\t\t \n\t\tFN_VI1_FIELD, FN_AVB_RXD3, FN_TS_SPSYNC0_B, 0,\n\t\t \n\t\tFN_VI1_CLKENB, FN_AVB_RXD2, FN_TS_SDEN0_B, 0,\n\t\t \n\t\tFN_VI1_VSYNC_N, FN_AVB_RXD1, FN_TS_SCK0_B,\n\t\tFN_RX4_B, FN_SCIFA4_RXD_B,\n\t\t0, 0, 0,\n\t\t \n\t\tFN_VI1_HSYNC_N, FN_AVB_RXD0, FN_TS_SDATA0_B,\n\t\tFN_TX4_B, FN_SCIFA4_TXD_B,\n\t\t0, 0, 0,\n\t\t \n\t\tFN_VI0_R7, FN_GLO_RFON_B, FN_RX1_C, FN_CAN0_RX_E,\n\t\tFN_I2C4_SDA_B, FN_HRX1_D, FN_SCIFB0_RXD_D, 0,\n\t\t \n\t\tFN_VI0_R6, FN_VI2_DATA7, FN_GLO_SS_B, FN_TX1_C, FN_I2C4_SCL_B,\n\t\t0, 0, 0,\n\t\t \n\t\tFN_VI0_R5, FN_VI2_DATA6, FN_GLO_SDATA_B, FN_RX0_C,\n\t\tFN_I2C1_SDA_D, 0, 0, 0, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR12\", 0xE6060050, 32,\n\t\t\t     GROUP(-2, 3, 3, 2, 2, 2, 2, 3, 3, 3, 3, 2, 2),\n\t\t\t     GROUP(\n\t\t \n\t\t \n\t\tFN_STP_ISCLK_0, FN_AVB_TX_EN, FN_SCIFB2_RXD_D,\n\t\tFN_ADICS_SAMP_B, FN_MSIOF0_SCK_C,\n\t\t0, 0, 0,\n\t\t \n\t\tFN_STP_IVCXO27_0, FN_AVB_TXD7, FN_SCIFB2_TXD_D,\n\t\tFN_ADIDATA_B, FN_MSIOF0_SYNC_C,\n\t\t0, 0, 0,\n\t\t \n\t\tFN_ETH_MDC, FN_AVB_TXD6, FN_IERX_C, 0,\n\t\t \n\t\tFN_ETH_TXD0, FN_AVB_TXD5, FN_IECLK_C, 0,\n\t\t \n\t\tFN_ETH_MAGIC, FN_AVB_TXD4, FN_IETX_C, 0,\n\t\t \n\t\tFN_ETH_TX_EN, FN_AVB_TXD3, FN_TCLK1_B, FN_CAN_CLK_B,\n\t\t \n\t\tFN_ETH_TXD1, FN_AVB_TXD2, FN_SCIFA3_TXD_B,\n\t\tFN_CAN1_TX_C, FN_MSIOF1_TXD_E,\n\t\t0, 0, 0,\n\t\t \n\t\tFN_ETH_REFCLK, FN_AVB_TXD1, FN_SCIFA3_RXD_B,\n\t\tFN_CAN1_RX_C, FN_MSIOF1_SYNC_E,\n\t\t0, 0, 0,\n\t\t \n\t\tFN_ETH_LINK, FN_AVB_TXD0, FN_CAN0_RX_C,\n\t\tFN_I2C2_SDA_D, FN_MSIOF1_SCK_E,\n\t\t0, 0, 0,\n\t\t \n\t\tFN_ETH_RXD1, FN_AVB_GTXREFCLK, FN_CAN0_TX_C,\n\t\tFN_I2C2_SCL_D, FN_MSIOF1_RXD_E,\n\t\t0, 0, 0,\n\t\t \n\t\tFN_ETH_RXD0, FN_AVB_PHY_INT, FN_I2C3_SDA, FN_IIC0_SDA,\n\t\t \n\t\tFN_ETH_RX_ER, FN_AVB_CRS, FN_I2C3_SCL, FN_IIC0_SCL, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR13\", 0xE6060054, 32,\n\t\t\t     GROUP(-1, 3, 1, 1, 1, 2, 1, 3, 3, 1, 1, 1,\n\t\t\t\t   1, 1, 1, 3, 2, 2, 3),\n\t\t\t     GROUP(\n\t\t \n\t\t \n\t\tFN_SD1_CD, FN_PWM0, FN_TPU_TO0, FN_I2C1_SCL_C,\n\t\t0, 0, 0, 0,\n\t\t \n\t\tFN_SD1_DATA3, FN_IERX_B,\n\t\t \n\t\tFN_SD1_DATA2, FN_IECLK_B,\n\t\t \n\t\tFN_SD1_DATA1, FN_IETX_B,\n\t\t \n\t\tFN_SD1_DATA0, FN_SPEEDIN_B, 0, 0,\n\t\t \n\t\tFN_SD1_CMD, FN_REMOCON_B,\n\t\t \n\t\tFN_SD0_WP, FN_MMC_D7_B, FN_SIM0_D_B, FN_CAN0_TX_F,\n\t\tFN_SCIFA5_RXD_B, FN_RX3_C,\n\t\t0, 0,\n\t\t \n\t\tFN_SD0_CD, FN_MMC_D6_B, FN_SIM0_RST_B, FN_CAN0_RX_F,\n\t\tFN_SCIFA5_TXD_B, FN_TX3_C,\n\t\t0, 0,\n\t\t \n\t\tFN_SD0_DATA3, FN_SSL_B,\n\t\t \n\t\tFN_SD0_DATA2, FN_IO3_B,\n\t\t \n\t\tFN_SD0_DATA1, FN_IO2_B,\n\t\t \n\t\tFN_SD0_DATA0, FN_MISO_IO1_B,\n\t\t \n\t\tFN_SD0_CMD, FN_MOSI_IO0_B,\n\t\t \n\t\tFN_SD0_CLK, FN_SPCLK_B,\n\t\t \n\t\tFN_STP_OPWM_0, FN_AVB_GTX_CLK, FN_PWM0_B,\n\t\tFN_ADICHS2_B, FN_MSIOF0_TXD_C,\n\t\t0, 0, 0,\n\t\t \n\t\tFN_STP_ISSYNC_0, FN_AVB_COL, FN_ADICHS1_B, FN_MSIOF0_RXD_C,\n\t\t \n\t\tFN_STP_ISEN_0, FN_AVB_TX_CLK, FN_ADICHS0_B, FN_MSIOF0_SS2_C,\n\t\t \n\t\tFN_STP_ISD_0, FN_AVB_TX_ER, FN_SCIFB2_SCK_C,\n\t\tFN_ADICLK_B, FN_MSIOF0_SS1_C,\n\t\t0, 0, 0, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR14\", 0xE6060058, 32,\n\t\t\t     GROUP(3, 3, 3, 3, 3, 3, 3, 3, 1, 1, 1, 1,\n\t\t\t\t   1, 1, 2),\n\t\t\t     GROUP(\n\t\t \n\t\tFN_MSIOF0_SS2, FN_MMC_D7, FN_ADICHS2, FN_RX0_E,\n\t\tFN_VI1_VSYNC_N_C, FN_IIC0_SDA_C, FN_VI1_G5_B, 0,\n\t\t \n\t\tFN_MSIOF0_SS1, FN_MMC_D6, FN_ADICHS1, FN_TX0_E,\n\t\tFN_VI1_HSYNC_N_C, FN_IIC0_SCL_C, FN_VI1_G4_B, 0,\n\t\t \n\t\tFN_MSIOF0_RXD, FN_ADICHS0, 0, FN_VI1_DATA0_C, FN_VI1_G3_B,\n\t\t0, 0, 0,\n\t\t \n\t\tFN_MSIOF0_TXD, FN_ADICLK, 0, FN_VI1_FIELD_C, FN_VI1_G2_B,\n\t\t0, 0, 0,\n\t\t \n\t\tFN_MSIOF0_SYNC, FN_TX2_C, FN_ADICS_SAMP, 0,\n\t\tFN_VI1_CLKENB_C, FN_VI1_G1_B,\n\t\t0, 0,\n\t\t \n\t\tFN_MSIOF0_SCK, FN_RX2_C, FN_ADIDATA, 0,\n\t\tFN_VI1_CLK_C, FN_VI1_G0_B,\n\t\t0, 0,\n\t\t \n\t\tFN_SD2_WP, FN_MMC_D5, FN_IIC1_SDA_C, FN_RX5_B, FN_SCIFA5_RXD_C,\n\t\t0, 0, 0,\n\t\t \n\t\tFN_SD2_CD, FN_MMC_D4, FN_IIC1_SCL_C, FN_TX5_B, FN_SCIFA5_TXD_C,\n\t\t0, 0, 0,\n\t\t \n\t\tFN_SD2_DATA3, FN_MMC_D3,\n\t\t \n\t\tFN_SD2_DATA2, FN_MMC_D2,\n\t\t \n\t\tFN_SD2_DATA1, FN_MMC_D1,\n\t\t \n\t\tFN_SD2_DATA0, FN_MMC_D0,\n\t\t \n\t\tFN_SD2_CMD, FN_MMC_CMD,\n\t\t \n\t\tFN_SD2_CLK, FN_MMC_CLK,\n\t\t \n\t\tFN_SD1_WP, FN_PWM1_B, FN_I2C1_SDA_C, 0, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR15\", 0xE606005C, 32,\n\t\t\t     GROUP(-2, 3, 3, 3, 3, 3, 3, 3, 3, 2, 2, 2),\n\t\t\t     GROUP(\n\t\t \n\t\t \n\t\tFN_HTX0, FN_SCIFB0_TXD, 0, FN_GLO_SCLK_C,\n\t\tFN_CAN0_TX_B, FN_VI1_DATA5_C,\n\t\t0, 0,\n\t\t \n\t\tFN_HRX0, FN_SCIFB0_RXD, 0, FN_GLO_Q1_C,\n\t\tFN_CAN0_RX_B, FN_VI1_DATA4_C,\n\t\t0, 0,\n\t\t \n\t\tFN_HSCK0, FN_SCIFB0_SCK, 0, FN_GLO_Q0_C, FN_CAN_CLK,\n\t\tFN_TCLK2, FN_VI1_DATA3_C, 0,\n\t\t \n\t\tFN_HRTS0_N, FN_SCIFB0_RTS_N, 0, FN_GLO_I1_C, FN_VI1_DATA2_C,\n\t\t0, 0, 0,\n\t\t \n\t\tFN_HCTS0_N, FN_SCIFB0_CTS_N, 0, FN_GLO_I0_C,\n\t\tFN_TCLK1, FN_VI1_DATA1_C,\n\t\t0, 0,\n\t\t \n\t\tFN_GPS_MAG, FN_RX4_C, FN_SCIFA4_RXD_C, FN_PWM6,\n\t\tFN_VI1_G7_B, FN_SCIFA3_SCK_C,\n\t\t0, 0,\n\t\t \n\t\tFN_GPS_SIGN, FN_TX4_C, FN_SCIFA4_TXD_C, FN_PWM5,\n\t\tFN_VI1_G6_B, FN_SCIFA3_RXD_C,\n\t\t0, 0,\n\t\t \n\t\tFN_GPS_CLK, FN_DU1_DOTCLKIN_C, FN_AUDIO_CLKB_B,\n\t\tFN_PWM5_B, FN_SCIFA3_TXD_C,\n\t\t0, 0, 0,\n\t\t \n\t\tFN_SIM0_D, FN_IERX, FN_CAN1_RX_D, 0,\n\t\t \n\t\tFN_SIM0_CLK, FN_IECLK, FN_CAN_CLK_C, 0,\n\t\t \n\t\tFN_SIM0_RST, FN_IETX, FN_CAN1_TX_D, 0, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR16\", 0xE6060160, 32,\n\t\t\t     GROUP(-20, 2, 2, 2, 3, 3),\n\t\t\t     GROUP(\n\t\t \n\t\t \n\t\tFN_HRTS1_N, FN_SCIFB1_RTS_N, FN_MLB_DAT, FN_CAN1_RX_B,\n\t\t \n\t\tFN_HCTS1_N, FN_SCIFB1_CTS_N, FN_MLB_SIG, FN_CAN1_TX_B,\n\t\t \n\t\tFN_HSCK1, FN_SCIFB1_SCK, FN_MLB_CLK, FN_GLO_RFON_C,\n\t\t \n\t\tFN_HTX1, FN_SCIFB1_TXD, FN_VI1_R1_B,\n\t\tFN_GLO_SS_C, FN_VI1_DATA7_C,\n\t\t0, 0, 0,\n\t\t \n\t\tFN_HRX1, FN_SCIFB1_RXD, FN_VI1_R0_B,\n\t\tFN_GLO_SDATA_C, FN_VI1_DATA6_C,\n\t\t0, 0, 0, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"MOD_SEL\", 0xE6060090, 32,\n\t\t\t     GROUP(-1, 2, 2, 2, 3, 2, 1, 1, 1, 1, 3, -2,\n\t\t\t\t   2, -2, 1, 2, 2, 2),\n\t\t\t     GROUP(\n\t\t \n\t\t \n\t\tFN_SEL_SCIF1_0, FN_SEL_SCIF1_1, FN_SEL_SCIF1_2, FN_SEL_SCIF1_3,\n\t\t \n\t\tFN_SEL_SCIFB_0, FN_SEL_SCIFB_1, FN_SEL_SCIFB_2, FN_SEL_SCIFB_3,\n\t\t \n\t\tFN_SEL_SCIFB2_0, FN_SEL_SCIFB2_1,\n\t\tFN_SEL_SCIFB2_2, FN_SEL_SCIFB2_3,\n\t\t \n\t\tFN_SEL_SCIFB1_0, FN_SEL_SCIFB1_1,\n\t\tFN_SEL_SCIFB1_2, FN_SEL_SCIFB1_3,\n\t\t0, 0, 0, 0,\n\t\t \n\t\tFN_SEL_SCIFA1_0, FN_SEL_SCIFA1_1, FN_SEL_SCIFA1_2, 0,\n\t\t \n\t\tFN_SEL_SSI9_0, FN_SEL_SSI9_1,\n\t\t \n\t\tFN_SEL_SCFA_0, FN_SEL_SCFA_1,\n\t\t \n\t\tFN_SEL_QSP_0, FN_SEL_QSP_1,\n\t\t \n\t\tFN_SEL_SSI7_0, FN_SEL_SSI7_1,\n\t\t \n\t\tFN_SEL_HSCIF1_0, FN_SEL_HSCIF1_1, FN_SEL_HSCIF1_2,\n\t\tFN_SEL_HSCIF1_3, FN_SEL_HSCIF1_4,\n\t\t0, 0, 0,\n\t\t \n\t\t \n\t\tFN_SEL_VI1_0, FN_SEL_VI1_1, FN_SEL_VI1_2, 0,\n\t\t \n\t\t \n\t\tFN_SEL_TMU1_0, FN_SEL_TMU1_1,\n\t\t \n\t\tFN_SEL_LBS_0, FN_SEL_LBS_1, FN_SEL_LBS_2, FN_SEL_LBS_3,\n\t\t \n\t\tFN_SEL_TSIF0_0, FN_SEL_TSIF0_1, FN_SEL_TSIF0_2, FN_SEL_TSIF0_3,\n\t\t \n\t\tFN_SEL_SOF0_0, FN_SEL_SOF0_1, FN_SEL_SOF0_2, 0, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"MOD_SEL2\", 0xE6060094, 32,\n\t\t\t     GROUP(3, -1, 1, 3, 2, -1, 1, 2, -2, 1, 3, 2,\n\t\t\t\t   -1, 2, 2, 2, 1, -1, 1),\n\t\t\t     GROUP(\n\t\t \n\t\tFN_SEL_SCIF0_0, FN_SEL_SCIF0_1, FN_SEL_SCIF0_2,\n\t\tFN_SEL_SCIF0_3, FN_SEL_SCIF0_4,\n\t\t0, 0, 0,\n\t\t \n\t\t \n\t\tFN_SEL_SCIF_0, FN_SEL_SCIF_1,\n\t\t \n\t\tFN_SEL_CAN0_0, FN_SEL_CAN0_1, FN_SEL_CAN0_2, FN_SEL_CAN0_3,\n\t\tFN_SEL_CAN0_4, FN_SEL_CAN0_5,\n\t\t0, 0,\n\t\t \n\t\tFN_SEL_CAN1_0, FN_SEL_CAN1_1, FN_SEL_CAN1_2, FN_SEL_CAN1_3,\n\t\t \n\t\t \n\t\tFN_SEL_SCIFA2_0, FN_SEL_SCIFA2_1,\n\t\t \n\t\tFN_SEL_SCIF4_0, FN_SEL_SCIF4_1, FN_SEL_SCIF4_2, 0,\n\t\t \n\t\t \n\t\tFN_SEL_ADG_0, FN_SEL_ADG_1,\n\t\t \n\t\tFN_SEL_FM_0, FN_SEL_FM_1, FN_SEL_FM_2,\n\t\tFN_SEL_FM_3, FN_SEL_FM_4,\n\t\t0, 0, 0,\n\t\t \n\t\tFN_SEL_SCIFA5_0, FN_SEL_SCIFA5_1, FN_SEL_SCIFA5_2, 0,\n\t\t \n\t\t \n\t\tFN_SEL_GPS_0, FN_SEL_GPS_1, FN_SEL_GPS_2, FN_SEL_GPS_3,\n\t\t \n\t\tFN_SEL_SCIFA4_0, FN_SEL_SCIFA4_1, FN_SEL_SCIFA4_2, 0,\n\t\t \n\t\tFN_SEL_SCIFA3_0, FN_SEL_SCIFA3_1, FN_SEL_SCIFA3_2, 0,\n\t\t \n\t\tFN_SEL_SIM_0, FN_SEL_SIM_1,\n\t\t \n\t\t \n\t\tFN_SEL_SSI8_0, FN_SEL_SSI8_1, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"MOD_SEL3\", 0xE6060098, 32,\n\t\t\t     GROUP(2, 2, 2, 2, 2, 2, 2, 2, 1, 1, -2, 2,\n\t\t\t\t   3, 2, -5),\n\t\t\t     GROUP(\n\t\t \n\t\tFN_SEL_HSCIF2_0, FN_SEL_HSCIF2_1,\n\t\tFN_SEL_HSCIF2_2, FN_SEL_HSCIF2_3,\n\t\t \n\t\tFN_SEL_CANCLK_0, FN_SEL_CANCLK_1,\n\t\tFN_SEL_CANCLK_2, FN_SEL_CANCLK_3,\n\t\t \n\t\tFN_SEL_IIC1_0, FN_SEL_IIC1_1, FN_SEL_IIC1_2, 0,\n\t\t \n\t\tFN_SEL_IIC0_0, FN_SEL_IIC0_1, FN_SEL_IIC0_2, 0,\n\t\t \n\t\tFN_SEL_I2C4_0, FN_SEL_I2C4_1, FN_SEL_I2C4_2, 0,\n\t\t \n\t\tFN_SEL_I2C3_0, FN_SEL_I2C3_1, FN_SEL_I2C3_2, FN_SEL_I2C3_3,\n\t\t \n\t\tFN_SEL_SCIF3_0, FN_SEL_SCIF3_1, FN_SEL_SCIF3_2, FN_SEL_SCIF3_3,\n\t\t \n\t\tFN_SEL_IEB_0, FN_SEL_IEB_1, FN_SEL_IEB_2, 0,\n\t\t \n\t\tFN_SEL_MMC_0, FN_SEL_MMC_1,\n\t\t \n\t\tFN_SEL_SCIF5_0, FN_SEL_SCIF5_1,\n\t\t \n\t\t \n\t\tFN_SEL_I2C2_0, FN_SEL_I2C2_1, FN_SEL_I2C2_2, FN_SEL_I2C2_3,\n\t\t \n\t\tFN_SEL_I2C1_0, FN_SEL_I2C1_1, FN_SEL_I2C1_2, FN_SEL_I2C1_3,\n\t\tFN_SEL_I2C1_4,\n\t\t0, 0, 0,\n\t\t \n\t\tFN_SEL_I2C0_0, FN_SEL_I2C0_1, FN_SEL_I2C0_2, 0,\n\t\t  ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"MOD_SEL4\", 0xE606009C, 32,\n\t\t\t     GROUP(3, 2, 2, -1, 1, 1, 1, 3, -4, 3, -1,\n\t\t\t\t   1, 1, 2, -6),\n\t\t\t     GROUP(\n\t\t \n\t\tFN_SEL_SOF1_0, FN_SEL_SOF1_1, FN_SEL_SOF1_2, FN_SEL_SOF1_3,\n\t\tFN_SEL_SOF1_4,\n\t\t0, 0, 0,\n\t\t \n\t\tFN_SEL_HSCIF0_0, FN_SEL_HSCIF0_1, FN_SEL_HSCIF0_2, 0,\n\t\t \n\t\tFN_SEL_DIS_0, FN_SEL_DIS_1, FN_SEL_DIS_2, 0,\n\t\t \n\t\t \n\t\tFN_SEL_RAD_0, FN_SEL_RAD_1,\n\t\t \n\t\tFN_SEL_RCN_0, FN_SEL_RCN_1,\n\t\t \n\t\tFN_SEL_RSP_0, FN_SEL_RSP_1,\n\t\t \n\t\tFN_SEL_SCIF2_0, FN_SEL_SCIF2_1, FN_SEL_SCIF2_2,\n\t\tFN_SEL_SCIF2_3, FN_SEL_SCIF2_4,\n\t\t0, 0, 0,\n\t\t \n\t\t \n\t\t \n\t\tFN_SEL_SOF2_0, FN_SEL_SOF2_1, FN_SEL_SOF2_2,\n\t\tFN_SEL_SOF2_3, FN_SEL_SOF2_4,\n\t\t0, 0, 0,\n\t\t \n\t\t \n\t\tFN_SEL_SSI1_0, FN_SEL_SSI1_1,\n\t\t \n\t\tFN_SEL_SSI0_0, FN_SEL_SSI0_1,\n\t\t \n\t\tFN_SEL_SSP_0, FN_SEL_SSP_1, FN_SEL_SSP_2, 0,\n\t\t  ))\n\t},\n\t{   }\n};\n\nstatic int r8a7791_pin_to_pocctrl(unsigned int pin, u32 *pocctrl)\n{\n\tif (pin < RCAR_GP_PIN(6, 0) || pin > RCAR_GP_PIN(6, 23))\n\t\treturn -EINVAL;\n\n\t*pocctrl = 0xe606008c;\n\n\treturn 31 - (pin & 0x1f);\n}\n\nstatic const struct pinmux_bias_reg pinmux_bias_regs[] = {\n\t{ PINMUX_BIAS_REG(\"PUPR0\", 0xe6060100, \"N/A\", 0) {\n\t\t[ 0] = RCAR_GP_PIN(1,  4),\t \n\t\t[ 1] = RCAR_GP_PIN(1,  5),\t \n\t\t[ 2] = RCAR_GP_PIN(1,  6),\t \n\t\t[ 3] = RCAR_GP_PIN(1,  7),\t \n\t\t[ 4] = RCAR_GP_PIN(1,  8),\t \n\t\t[ 5] = RCAR_GP_PIN(6, 31),\t \n\t\t[ 6] = RCAR_GP_PIN(0,  0),\t \n\t\t[ 7] = RCAR_GP_PIN(0,  1),\t \n\t\t[ 8] = RCAR_GP_PIN(0,  2),\t \n\t\t[ 9] = RCAR_GP_PIN(0,  3),\t \n\t\t[10] = RCAR_GP_PIN(0,  4),\t \n\t\t[11] = RCAR_GP_PIN(0,  5),\t \n\t\t[12] = RCAR_GP_PIN(0,  6),\t \n\t\t[13] = RCAR_GP_PIN(0,  7),\t \n\t\t[14] = RCAR_GP_PIN(0,  8),\t \n\t\t[15] = RCAR_GP_PIN(0,  9),\t \n\t\t[16] = RCAR_GP_PIN(0, 10),\t \n\t\t[17] = RCAR_GP_PIN(0, 11),\t \n\t\t[18] = RCAR_GP_PIN(0, 12),\t \n\t\t[19] = RCAR_GP_PIN(0, 13),\t \n\t\t[20] = RCAR_GP_PIN(0, 14),\t \n\t\t[21] = RCAR_GP_PIN(0, 15),\t \n\t\t[22] = RCAR_GP_PIN(0, 16),\t \n\t\t[23] = RCAR_GP_PIN(0, 17),\t \n\t\t[24] = RCAR_GP_PIN(0, 18),\t \n\t\t[25] = RCAR_GP_PIN(0, 19),\t \n\t\t[26] = RCAR_GP_PIN(0, 20),\t \n\t\t[27] = RCAR_GP_PIN(0, 21),\t \n\t\t[28] = RCAR_GP_PIN(0, 22),\t \n\t\t[29] = RCAR_GP_PIN(0, 23),\t \n\t\t[30] = RCAR_GP_PIN(0, 24),\t \n\t\t[31] = RCAR_GP_PIN(0, 25),\t \n\t} },\n\t{ PINMUX_BIAS_REG(\"PUPR1\", 0xe6060104, \"N/A\", 0) {\n\t\t[ 0] = RCAR_GP_PIN(0, 26),\t \n\t\t[ 1] = RCAR_GP_PIN(0, 27),\t \n\t\t[ 2] = RCAR_GP_PIN(0, 28),\t \n\t\t[ 3] = RCAR_GP_PIN(0, 29),\t \n\t\t[ 4] = RCAR_GP_PIN(0, 30),\t \n\t\t[ 5] = RCAR_GP_PIN(0, 31),\t \n\t\t[ 6] = RCAR_GP_PIN(1,  0),\t \n\t\t[ 7] = RCAR_GP_PIN(1,  1),\t \n\t\t[ 8] = RCAR_GP_PIN(1,  2),\t \n\t\t[ 9] = RCAR_GP_PIN(1,  3),\t \n\t\t[10] = PIN_TRST_N,\t\t \n\t\t[11] = PIN_TCK,\t\t\t \n\t\t[12] = PIN_TMS,\t\t\t \n\t\t[13] = PIN_TDI,\t\t\t \n\t\t[14] = RCAR_GP_PIN(1, 11),\t \n\t\t[15] = RCAR_GP_PIN(1, 12),\t \n\t\t[16] = RCAR_GP_PIN(1, 13),\t \n\t\t[17] = RCAR_GP_PIN(1, 14),\t \n\t\t[18] = RCAR_GP_PIN(1, 15),\t \n\t\t[19] = RCAR_GP_PIN(1, 16),\t \n\t\t[20] = RCAR_GP_PIN(1, 17),\t \n\t\t[21] = RCAR_GP_PIN(1, 18),\t \n\t\t[22] = RCAR_GP_PIN(1, 19),\t \n\t\t[23] = RCAR_GP_PIN(1, 20),\t \n\t\t[24] = RCAR_GP_PIN(1, 21),\t \n\t\t[25] = RCAR_GP_PIN(1, 22),\t \n\t\t[26] = RCAR_GP_PIN(1, 23),\t \n\t\t[27] = RCAR_GP_PIN(1, 24),\t \n\t\t[28] = RCAR_GP_PIN(1, 25),\t \n\t\t[29] = RCAR_GP_PIN(5, 31),\t \n\t\t[30] = RCAR_GP_PIN(2,  0),\t \n\t\t[31] = RCAR_GP_PIN(2,  1),\t \n\t} },\n\t{ PINMUX_BIAS_REG(\"PUPR2\", 0xe6060108, \"N/A\", 0) {\n\t\t[ 0] = RCAR_GP_PIN(2,  2),\t \n\t\t[ 1] = RCAR_GP_PIN(2,  3),\t \n\t\t[ 2] = RCAR_GP_PIN(2,  4),\t \n\t\t[ 3] = RCAR_GP_PIN(2,  5),\t \n\t\t[ 4] = RCAR_GP_PIN(2,  6),\t \n\t\t[ 5] = RCAR_GP_PIN(2,  7),\t \n\t\t[ 6] = RCAR_GP_PIN(2,  8),\t \n\t\t[ 7] = RCAR_GP_PIN(2,  9),\t \n\t\t[ 8] = RCAR_GP_PIN(2, 10),\t \n\t\t[ 9] = RCAR_GP_PIN(2, 11),\t \n\t\t[10] = RCAR_GP_PIN(2, 12),\t \n\t\t[11] = RCAR_GP_PIN(2, 13),\t \n\t\t[12] = RCAR_GP_PIN(2, 14),\t \n\t\t[13] = RCAR_GP_PIN(2, 15),\t \n\t\t[14] = RCAR_GP_PIN(2, 16),\t \n\t\t[15] = RCAR_GP_PIN(2, 17),\t \n\t\t[16] = RCAR_GP_PIN(2, 18),\t \n\t\t[17] = RCAR_GP_PIN(2, 19),\t \n\t\t[18] = RCAR_GP_PIN(2, 20),\t \n\t\t[19] = RCAR_GP_PIN(2, 21),\t \n\t\t[20] = RCAR_GP_PIN(2, 22),\t \n\t\t[21] = RCAR_GP_PIN(2, 23),\t \n\t\t[22] = RCAR_GP_PIN(2, 24),\t \n\t\t[23] = RCAR_GP_PIN(2, 25),\t \n\t\t[24] = RCAR_GP_PIN(2, 26),\t \n\t\t[25] = RCAR_GP_PIN(2, 27),\t \n\t\t[26] = RCAR_GP_PIN(2, 28),\t \n\t\t[27] = RCAR_GP_PIN(2, 29),\t \n\t\t[28] = RCAR_GP_PIN(2, 30),\t \n\t\t[29] = RCAR_GP_PIN(2, 31),\t \n\t\t[30] = RCAR_GP_PIN(7, 10),\t \n\t\t[31] = RCAR_GP_PIN(7, 11),\t \n\t} },\n\t{ PINMUX_BIAS_REG(\"PUPR3\", 0xe606010c, \"N/A\", 0) {\n\t\t[ 0] = RCAR_GP_PIN(7, 12),\t \n\t\t[ 1] = RCAR_GP_PIN(7, 13),\t \n\t\t[ 2] = RCAR_GP_PIN(7, 14),\t \n\t\t[ 3] = RCAR_GP_PIN(7, 15),\t \n\t\t[ 4] = RCAR_GP_PIN(7, 16),\t \n\t\t[ 5] = RCAR_GP_PIN(7, 17),\t \n\t\t[ 6] = RCAR_GP_PIN(7, 18),\t \n\t\t[ 7] = RCAR_GP_PIN(7, 19),\t \n\t\t[ 8] = RCAR_GP_PIN(3,  0),\t \n\t\t[ 9] = RCAR_GP_PIN(3,  1),\t \n\t\t[10] = RCAR_GP_PIN(3,  2),\t \n\t\t[11] = RCAR_GP_PIN(3,  3),\t \n\t\t[12] = RCAR_GP_PIN(3,  4),\t \n\t\t[13] = RCAR_GP_PIN(3,  5),\t \n\t\t[14] = RCAR_GP_PIN(3,  6),\t \n\t\t[15] = RCAR_GP_PIN(3,  7),\t \n\t\t[16] = RCAR_GP_PIN(3,  8),\t \n\t\t[17] = RCAR_GP_PIN(3,  9),\t \n\t\t[18] = RCAR_GP_PIN(3, 10),\t \n\t\t[19] = RCAR_GP_PIN(3, 11),\t \n\t\t[20] = RCAR_GP_PIN(3, 12),\t \n\t\t[21] = RCAR_GP_PIN(3, 13),\t \n\t\t[22] = RCAR_GP_PIN(3, 14),\t \n\t\t[23] = RCAR_GP_PIN(3, 15),\t \n\t\t[24] = RCAR_GP_PIN(3, 16),\t \n\t\t[25] = RCAR_GP_PIN(3, 17),\t \n\t\t[26] = RCAR_GP_PIN(3, 18),\t \n\t\t[27] = RCAR_GP_PIN(3, 19),\t \n\t\t[28] = RCAR_GP_PIN(3, 20),\t \n\t\t[29] = RCAR_GP_PIN(3, 21),\t \n\t\t[30] = RCAR_GP_PIN(3, 22),\t \n\t\t[31] = RCAR_GP_PIN(3, 23),\t \n\t} },\n\t{ PINMUX_BIAS_REG(\"PUPR4\", 0xe6060110, \"N/A\", 0) {\n\t\t[ 0] = RCAR_GP_PIN(3, 24),\t \n\t\t[ 1] = RCAR_GP_PIN(3, 25),\t \n\t\t[ 2] = RCAR_GP_PIN(3, 26),\t \n\t\t[ 3] = RCAR_GP_PIN(3, 27),\t \n\t\t[ 4] = RCAR_GP_PIN(3, 28),\t \n\t\t[ 5] = RCAR_GP_PIN(3, 29),\t \n\t\t[ 6] = RCAR_GP_PIN(3, 30),\t \n\t\t[ 7] = RCAR_GP_PIN(3, 31),\t \n\t\t[ 8] = RCAR_GP_PIN(4,  0),\t \n\t\t[ 9] = RCAR_GP_PIN(4,  1),\t \n\t\t[10] = RCAR_GP_PIN(4,  2),\t \n\t\t[11] = RCAR_GP_PIN(4,  3),\t \n\t\t[12] = RCAR_GP_PIN(4,  4),\t \n\t\t[13] = RCAR_GP_PIN(4,  5),\t \n\t\t[14] = RCAR_GP_PIN(4,  6),\t \n\t\t[15] = RCAR_GP_PIN(4,  7),\t \n\t\t[16] = RCAR_GP_PIN(4,  8),\t \n\t\t[17] = RCAR_GP_PIN(4,  9),\t \n\t\t[18] = RCAR_GP_PIN(4, 10),\t \n\t\t[19] = RCAR_GP_PIN(4, 11),\t \n\t\t[20] = RCAR_GP_PIN(4, 12),\t \n\t\t[21] = RCAR_GP_PIN(4, 13),\t \n\t\t[22] = RCAR_GP_PIN(4, 14),\t \n\t\t[23] = RCAR_GP_PIN(4, 15),\t \n\t\t[24] = RCAR_GP_PIN(4, 16),\t \n\t\t[25] = RCAR_GP_PIN(4, 17),\t \n\t\t[26] = RCAR_GP_PIN(4, 18),\t \n\t\t[27] = RCAR_GP_PIN(4, 19),\t \n\t\t[28] = RCAR_GP_PIN(4, 20),\t \n\t\t[29] = RCAR_GP_PIN(4, 21),\t \n\t\t[30] = RCAR_GP_PIN(4, 22),\t \n\t\t[31] = RCAR_GP_PIN(4, 23),\t \n\t} },\n\t{ PINMUX_BIAS_REG(\"PUPR5\", 0xe6060114, \"N/A\", 0) {\n\t\t[ 0] = RCAR_GP_PIN(4, 24),\t \n\t\t[ 1] = RCAR_GP_PIN(4, 25),\t \n\t\t[ 2] = RCAR_GP_PIN(4, 26),\t \n\t\t[ 3] = RCAR_GP_PIN(4, 27),\t \n\t\t[ 4] = RCAR_GP_PIN(4, 28),\t \n\t\t[ 5] = RCAR_GP_PIN(5,  0),\t \n\t\t[ 6] = RCAR_GP_PIN(5,  1),\t \n\t\t[ 7] = RCAR_GP_PIN(5,  2),\t \n\t\t[ 8] = RCAR_GP_PIN(5,  3),\t \n\t\t[ 9] = RCAR_GP_PIN(5,  4),\t \n\t\t[10] = RCAR_GP_PIN(5,  5),\t \n\t\t[11] = RCAR_GP_PIN(5,  6),\t \n\t\t[12] = RCAR_GP_PIN(5,  7),\t \n\t\t[13] = RCAR_GP_PIN(5,  8),\t \n\t\t[14] = RCAR_GP_PIN(5,  9),\t \n\t\t[15] = RCAR_GP_PIN(5, 10),\t \n\t\t[16] = RCAR_GP_PIN(5, 11),\t \n\t\t[17] = RCAR_GP_PIN(5, 12),\t \n\t\t[18] = RCAR_GP_PIN(5, 13),\t \n\t\t[19] = RCAR_GP_PIN(5, 14),\t \n\t\t[20] = RCAR_GP_PIN(5, 15),\t \n\t\t[21] = RCAR_GP_PIN(5, 16),\t \n\t\t[22] = RCAR_GP_PIN(5, 17),\t \n\t\t[23] = RCAR_GP_PIN(5, 18),\t \n\t\t[24] = RCAR_GP_PIN(5, 19),\t \n\t\t[25] = RCAR_GP_PIN(5, 20),\t \n\t\t[26] = RCAR_GP_PIN(5, 21),\t \n\t\t[27] = RCAR_GP_PIN(5, 22),\t \n\t\t[28] = RCAR_GP_PIN(5, 23),\t \n\t\t[29] = RCAR_GP_PIN(5, 24),\t \n\t\t[30] = RCAR_GP_PIN(5, 25),\t \n\t\t[31] = RCAR_GP_PIN(5, 26),\t \n\t} },\n\t{ PINMUX_BIAS_REG(\"PUPR6\", 0xe6060118, \"N/A\", 0) {\n\t\t[ 0] = RCAR_GP_PIN(5, 27),\t \n\t\t[ 1] = RCAR_GP_PIN(5, 28),\t \n\t\t[ 2] = RCAR_GP_PIN(5, 29),\t \n\t\t[ 3] = RCAR_GP_PIN(5, 30),\t \n\t\t[ 4] = RCAR_GP_PIN(6,  0),\t \n\t\t[ 5] = RCAR_GP_PIN(6,  1),\t \n\t\t[ 6] = RCAR_GP_PIN(6,  2),\t \n\t\t[ 7] = RCAR_GP_PIN(6,  3),\t \n\t\t[ 8] = RCAR_GP_PIN(6,  4),\t \n\t\t[ 9] = RCAR_GP_PIN(6,  5),\t \n\t\t[10] = RCAR_GP_PIN(6,  6),\t \n\t\t[11] = RCAR_GP_PIN(6,  7),\t \n\t\t[12] = RCAR_GP_PIN(6,  8),\t \n\t\t[13] = RCAR_GP_PIN(6,  9),\t \n\t\t[14] = RCAR_GP_PIN(6, 10),\t \n\t\t[15] = RCAR_GP_PIN(6, 11),\t \n\t\t[16] = RCAR_GP_PIN(6, 12),\t \n\t\t[17] = RCAR_GP_PIN(6, 13),\t \n\t\t[18] = RCAR_GP_PIN(6, 14),\t \n\t\t[19] = RCAR_GP_PIN(6, 15),\t \n\t\t[20] = RCAR_GP_PIN(6, 16),\t \n\t\t[21] = RCAR_GP_PIN(6, 17),\t \n\t\t[22] = RCAR_GP_PIN(6, 18),\t \n\t\t[23] = RCAR_GP_PIN(6, 19),\t \n\t\t[24] = RCAR_GP_PIN(6, 20),\t \n\t\t[25] = RCAR_GP_PIN(6, 21),\t \n\t\t[26] = RCAR_GP_PIN(6, 22),\t \n\t\t[27] = RCAR_GP_PIN(6, 23),\t \n\t\t[28] = RCAR_GP_PIN(6, 24),\t \n\t\t[29] = RCAR_GP_PIN(6, 25),\t \n\t\t[30] = RCAR_GP_PIN(6, 26),\t \n\t\t[31] = RCAR_GP_PIN(6, 27),\t \n\t} },\n\t{ PINMUX_BIAS_REG(\"PUPR7\", 0xe606011c, \"N/A\", 0) {\n\t\t \n\t\t[ 0] = RCAR_GP_PIN(6, 28),\t \n\t\t[ 1] = RCAR_GP_PIN(6, 29),\t \n\t\t[ 2] = RCAR_GP_PIN(4, 29),\t \n\t\t[ 3] = RCAR_GP_PIN(4, 30),\t \n\t\t[ 4] = RCAR_GP_PIN(4, 31),\t \n\t\t[ 5] = RCAR_GP_PIN(7, 20),\t \n\t\t[ 6] = RCAR_GP_PIN(7, 21),\t \n\t\t[ 7] = RCAR_GP_PIN(7, 22),\t \n\t\t[ 8] = RCAR_GP_PIN(7,  0),\t \n\t\t[ 9] = RCAR_GP_PIN(7,  1),\t \n\t\t[10] = RCAR_GP_PIN(7,  2),\t \n\t\t[11] = RCAR_GP_PIN(7,  3),\t \n\t\t[12] = RCAR_GP_PIN(7,  4),\t \n\t\t[13] = RCAR_GP_PIN(7,  5),\t \n\t\t[14] = RCAR_GP_PIN(7,  6),\t \n\t\t[15] = SH_PFC_PIN_NONE,\n\t\t[16] = SH_PFC_PIN_NONE,\n\t\t[17] = SH_PFC_PIN_NONE,\n\t\t[18] = RCAR_GP_PIN(1,  9),\t \n\t\t[19] = SH_PFC_PIN_NONE,\n\t\t[20] = RCAR_GP_PIN(1, 10),\t \n\t\t[21] = RCAR_GP_PIN(7, 23),\t \n\t\t[22] = RCAR_GP_PIN(7, 24),\t \n\t\t[23] = RCAR_GP_PIN(7, 25),\t \n\t\t[24] = RCAR_GP_PIN(6, 30),\t \n\t\t[25] = PIN_AVS1,\t\t \n\t\t[26] = PIN_AVS2,\t\t \n\t\t[27] = SH_PFC_PIN_NONE,\n\t\t[28] = SH_PFC_PIN_NONE,\n\t\t[29] = SH_PFC_PIN_NONE,\n\t\t[30] = SH_PFC_PIN_NONE,\n\t\t[31] = SH_PFC_PIN_NONE,\n\t} },\n\t{ PINMUX_BIAS_REG(\"N/A\", 0, \"PUPR7\", 0xe606011c) {\n\t\t \n\t\t[ 0] = SH_PFC_PIN_NONE,\n\t\t[ 1] = SH_PFC_PIN_NONE,\n\t\t[ 2] = SH_PFC_PIN_NONE,\n\t\t[ 3] = SH_PFC_PIN_NONE,\n\t\t[ 4] = SH_PFC_PIN_NONE,\n\t\t[ 5] = SH_PFC_PIN_NONE,\n\t\t[ 6] = SH_PFC_PIN_NONE,\n\t\t[ 7] = SH_PFC_PIN_NONE,\n\t\t[ 8] = SH_PFC_PIN_NONE,\n\t\t[ 9] = SH_PFC_PIN_NONE,\n\t\t[10] = SH_PFC_PIN_NONE,\n\t\t[11] = SH_PFC_PIN_NONE,\n\t\t[12] = SH_PFC_PIN_NONE,\n\t\t[13] = SH_PFC_PIN_NONE,\n\t\t[14] = SH_PFC_PIN_NONE,\n\t\t[15] = SH_PFC_PIN_NONE,\n\t\t[16] = SH_PFC_PIN_NONE,\n\t\t[17] = SH_PFC_PIN_NONE,\n\t\t[18] = SH_PFC_PIN_NONE,\n\t\t[19] = PIN_ASEBRK_N_ACK,\t \n\t\t[20] = SH_PFC_PIN_NONE,\n\t\t[21] = SH_PFC_PIN_NONE,\n\t\t[22] = SH_PFC_PIN_NONE,\n\t\t[23] = SH_PFC_PIN_NONE,\n\t\t[24] = SH_PFC_PIN_NONE,\n\t\t[25] = SH_PFC_PIN_NONE,\n\t\t[26] = SH_PFC_PIN_NONE,\n\t\t[27] = SH_PFC_PIN_NONE,\n\t\t[28] = SH_PFC_PIN_NONE,\n\t\t[29] = SH_PFC_PIN_NONE,\n\t\t[30] = SH_PFC_PIN_NONE,\n\t\t[31] = SH_PFC_PIN_NONE,\n\t} },\n\t{   }\n};\n\nstatic const struct sh_pfc_soc_operations r8a7791_pfc_ops = {\n\t.pin_to_pocctrl = r8a7791_pin_to_pocctrl,\n\t.get_bias = rcar_pinmux_get_bias,\n\t.set_bias = rcar_pinmux_set_bias,\n};\n\n#ifdef CONFIG_PINCTRL_PFC_R8A7743\nconst struct sh_pfc_soc_info r8a7743_pinmux_info = {\n\t.name = \"r8a77430_pfc\",\n\t.ops = &r8a7791_pfc_ops,\n\t.unlock_reg = 0xe6060000,  \n\n\t.function = { PINMUX_FUNCTION_BEGIN, PINMUX_FUNCTION_END },\n\n\t.pins = pinmux_pins,\n\t.nr_pins = ARRAY_SIZE(pinmux_pins),\n\t.groups = pinmux_groups.common,\n\t.nr_groups = ARRAY_SIZE(pinmux_groups.common),\n\t.functions = pinmux_functions.common,\n\t.nr_functions = ARRAY_SIZE(pinmux_functions.common),\n\n\t.cfg_regs = pinmux_config_regs,\n\t.bias_regs = pinmux_bias_regs,\n\n\t.pinmux_data = pinmux_data,\n\t.pinmux_data_size = ARRAY_SIZE(pinmux_data),\n};\n#endif\n\n#ifdef CONFIG_PINCTRL_PFC_R8A7744\nconst struct sh_pfc_soc_info r8a7744_pinmux_info = {\n\t.name = \"r8a77440_pfc\",\n\t.ops = &r8a7791_pfc_ops,\n\t.unlock_reg = 0xe6060000,  \n\n\t.function = { PINMUX_FUNCTION_BEGIN, PINMUX_FUNCTION_END },\n\n\t.pins = pinmux_pins,\n\t.nr_pins = ARRAY_SIZE(pinmux_pins),\n\t.groups = pinmux_groups.common,\n\t.nr_groups = ARRAY_SIZE(pinmux_groups.common),\n\t.functions = pinmux_functions.common,\n\t.nr_functions = ARRAY_SIZE(pinmux_functions.common),\n\n\t.cfg_regs = pinmux_config_regs,\n\t.bias_regs = pinmux_bias_regs,\n\n\t.pinmux_data = pinmux_data,\n\t.pinmux_data_size = ARRAY_SIZE(pinmux_data),\n};\n#endif\n\n#ifdef CONFIG_PINCTRL_PFC_R8A7791\nconst struct sh_pfc_soc_info r8a7791_pinmux_info = {\n\t.name = \"r8a77910_pfc\",\n\t.ops = &r8a7791_pfc_ops,\n\t.unlock_reg = 0xe6060000,  \n\n\t.function = { PINMUX_FUNCTION_BEGIN, PINMUX_FUNCTION_END },\n\n\t.pins = pinmux_pins,\n\t.nr_pins = ARRAY_SIZE(pinmux_pins),\n\t.groups = pinmux_groups.common,\n\t.nr_groups = ARRAY_SIZE(pinmux_groups.common) +\n\t\t     ARRAY_SIZE(pinmux_groups.automotive),\n\t.functions = pinmux_functions.common,\n\t.nr_functions = ARRAY_SIZE(pinmux_functions.common) +\n\t\t\tARRAY_SIZE(pinmux_functions.automotive),\n\n\t.cfg_regs = pinmux_config_regs,\n\t.bias_regs = pinmux_bias_regs,\n\n\t.pinmux_data = pinmux_data,\n\t.pinmux_data_size = ARRAY_SIZE(pinmux_data),\n};\n#endif\n\n#ifdef CONFIG_PINCTRL_PFC_R8A7793\nconst struct sh_pfc_soc_info r8a7793_pinmux_info = {\n\t.name = \"r8a77930_pfc\",\n\t.ops = &r8a7791_pfc_ops,\n\t.unlock_reg = 0xe6060000,  \n\n\t.function = { PINMUX_FUNCTION_BEGIN, PINMUX_FUNCTION_END },\n\n\t.pins = pinmux_pins,\n\t.nr_pins = ARRAY_SIZE(pinmux_pins),\n\t.groups = pinmux_groups.common,\n\t.nr_groups = ARRAY_SIZE(pinmux_groups.common) +\n\t\t     ARRAY_SIZE(pinmux_groups.automotive),\n\t.functions = pinmux_functions.common,\n\t.nr_functions = ARRAY_SIZE(pinmux_functions.common) +\n\t\t\tARRAY_SIZE(pinmux_functions.automotive),\n\n\t.cfg_regs = pinmux_config_regs,\n\t.bias_regs = pinmux_bias_regs,\n\n\t.pinmux_data = pinmux_data,\n\t.pinmux_data_size = ARRAY_SIZE(pinmux_data),\n};\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}