Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,128
design__inferred_latch__count,0
design__instance__count,8195
design__instance__area,93350.9
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0011204483453184366
power__switching__total,0.000533230893779546
power__leakage__total,0.0000028544611723191338
power__total,0.0016565336845815182
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,0.5350170458096907
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,1.0357892614563085
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.14752943728677473
timing__setup__ws__corner:nom_fast_1p32V_m40C,2.4040841109428137
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.147529
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,4.380142
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,1.5708950140881754
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,2.07292255894424
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6831068126728409
timing__setup__ws__corner:nom_slow_1p08V_125C,1.9178397190958032
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.683107
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,3.856088
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,0.9151998307131884
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,1.4164111395784638
timing__hold__ws__corner:nom_typ_1p20V_25C,0.3428344372096142
timing__setup__ws__corner:nom_typ_1p20V_25C,2.225240943383176
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.342834
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,4.193060
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,1.5708950140881754
clock__skew__worst_setup,1.0357892614563085
timing__hold__ws,0.14752943728677473
timing__setup__ws,1.9178397190958032
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.147529
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,3.856088
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 500.0 200.0
design__core__bbox,2.88 3.78 496.8 192.78
design__io,49
design__die__area,100000
design__core__area,93350.9
design__instance__count__stdcell,3399
design__instance__area__stdcell,53604.6
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.574227
design__instance__utilization__stdcell,0.574227
design__rows,50
design__rows:CoreSite,50
design__sites,51450
design__sites:CoreSite,51450
design__instance__count__class:inverter,77
design__instance__area__class:inverter,446.342
design__instance__count__class:sequential_cell,415
design__instance__area__class:sequential_cell,20441
design__instance__count__class:multi_input_combinational_cell,2566
design__instance__area__class:multi_input_combinational_cell,25996.7
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,318
design__instance__area__class:timing_repair_buffer,6352.21
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,77444.6
design__violations,0
design__instance__count__class:clock_buffer,17
design__instance__area__class:clock_buffer,335.664
design__instance__count__class:clock_inverter,6
design__instance__area__class:clock_inverter,32.6592
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,41
global_route__vias,21673
global_route__wirelength,132785
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
antenna_diodes_count,0
route__net,3413
route__net__special,2
route__drc_errors__iter:0,808
route__wirelength__iter:0,89340
route__drc_errors__iter:1,230
route__wirelength__iter:1,88677
route__drc_errors__iter:2,133
route__wirelength__iter:2,88771
route__drc_errors__iter:3,2
route__wirelength__iter:3,88735
route__drc_errors__iter:4,0
route__wirelength__iter:4,88732
route__drc_errors,0
route__wirelength,88732
route__vias,19721
route__vias__singlecut,19721
route__vias__multicut,0
design__disconnected_pin__count,11
design__critical_disconnected_pin__count,0
route__wirelength__max,508.66
design__instance__count__class:fill_cell,4796
design__instance__area__class:fill_cell,39746.2
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,16
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,16
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,16
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,16
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19925
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19985
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000746506
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00082752
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.000139445
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00082752
design_powergrid__voltage__worst,0.00082752
design_powergrid__voltage__worst__net:VPWR,1.19925
design_powergrid__drop__worst,0.00082752
design_powergrid__drop__worst__net:VPWR,0.000746506
design_powergrid__voltage__worst__net:VGND,0.00082752
design_powergrid__drop__worst__net:VGND,0.00082752
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00014799999999999999245568760297686594640254043042659759521484375
ir__drop__worst,0.00074700000000000005111189249618064422975294291973114013671875
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
