Warning (10268): Verilog HDL information at Top.v(159): always construct contains both blocking and non-blocking assignments File: C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/Top.v Line: 159
