IDEF(SLL,                                       0xFFE0003F, 0x00000000, 1,, "sll",          HAS_RD_AS_OUTPUT|HAS_RT_AS_INPUT|HAS_SA|IS_SHIFT)
IDEF(SRL,                                       0xFFE0003F, 0x00000002, 1,, "srl",          HAS_RD_AS_OUTPUT|HAS_RT_AS_INPUT|HAS_SA|IS_SHIFT)
IDEF(SRA,                                       0xFFE0003F, 0x00000003, 1,, "sra",          HAS_RD_AS_OUTPUT|HAS_RT_AS_INPUT|HAS_SA|IS_SHIFT)
IDEF(SLLV,                                      0xFC0007FF, 0x00000004, 1,, "sllv",         HAS_RD_AS_OUTPUT|HAS_RT_AS_INPUT|HAS_RS_AS_INPUT|IS_SHIFT)
IDEF(SRLV,                                      0xFC0007FF, 0x00000006, 1,, "srlv",         HAS_RD_AS_OUTPUT|HAS_RT_AS_INPUT|HAS_RS_AS_INPUT|IS_SHIFT)
IDEF(SRAV,                                      0xFC0007FF, 0x00000007, 1,, "srav",         HAS_RD_AS_OUTPUT|HAS_RT_AS_INPUT|HAS_RS_AS_INPUT|IS_SHIFT)
IDEF(JR,                                        0xFC1FFFFF, 0x00000008, 1,, "jr",           IS_INDIRECT_JUMP|HAS_RS_AS_INPUT)
IDEF(JALR,                                      0xFC1F07FF, 0x00000009, 1,, "jalr",         IS_INDIRECT_JUMP|HAS_RD_AS_OUTPUT|HAS_RS_AS_INPUT)
IDEF(MOVZ,                                      0xFC0007FF, 0x0000000A, 1,, "movz",         HAS_RD_AS_OUTPUT|HAS_RS_AS_INPUT|HAS_RT_AS_INPUT)
IDEF(MOVN,                                      0xFC0007FF, 0x0000000B, 1,, "movn",         HAS_RD_AS_OUTPUT|HAS_RS_AS_INPUT|HAS_RT_AS_INPUT)
IDEF(SYSCALL,                                   0xFC00003F, 0x0000000C, 1,, "syscall",      IS_SYSCALL)
IDEF(BREAK,                                     0xFC00003F, 0x0000000D, 1,, "break",        IS_BREAK|IS_UNIMPLEMENTED)
IDEF(SYNC,                                      0xFFFFFFFF, 0x0000000F, 1,, "sync",         IS_CACHE|IS_UNIMPLEMENTED)
IDEF(MFHI,                                      0xFFFF07FF, 0x00000010, 1,, "mfhi",         HAS_RD_AS_OUTPUT|HAS_HI_AS_INPUT)
IDEF(MTHI,                                      0xFC1FFFFF, 0x00000011, 1,, "mthi",         HAS_HI_AS_OUTPUT|HAS_RS_AS_INPUT)
IDEF(MFLO,                                      0xFFFF07FF, 0x00000012, 1,, "mflo",         HAS_RD_AS_OUTPUT|HAS_LO_AS_INPUT)
IDEF(MTLO,                                      0xFC1FFFFF, 0x00000013, 1,, "mtlo",         HAS_LO_AS_OUTPUT|HAS_RS_AS_INPUT)
IDEF(CLZ,                                       0xFC1F07FF, 0x00000016, 1,, "clz",          HAS_RD_AS_OUTPUT|HAS_RS_AS_INPUT)
IDEF(CLO,                                       0xFC1F07FF, 0x00000017, 1,, "clo",          HAS_RD_AS_OUTPUT|HAS_RS_AS_INPUT)
IDEF(MULT,                                      0xFC00FFFF, 0x00000018, 1,, "mult",         HAS_HILO_AS_OUTPUT|HAS_RS_AS_INPUT|HAS_RT_AS_INPUT)
IDEF(MULTU,                                     0xFC00FFFF, 0x00000019, 1,, "multu",        HAS_HILO_AS_OUTPUT|HAS_RS_AS_INPUT|HAS_RT_AS_INPUT)
IDEF(DIV,                                       0xFC00FFFF, 0x0000001A, 1,, "div",          HAS_HILO_AS_OUTPUT|HAS_RS_AS_INPUT|HAS_RT_AS_INPUT)
IDEF(DIVU,                                      0xFC00FFFF, 0x0000001B, 1,, "divu",         HAS_HILO_AS_OUTPUT|HAS_RS_AS_INPUT|HAS_RT_AS_INPUT)
IDEF(MADD,                                      0xFC00FFFF, 0x0000001C, 1,, "madd",         HAS_HILO_AS_OUTPUT|HAS_HILO_AS_INPUT|HAS_RS_AS_INPUT|HAS_RT_AS_INPUT)
IDEF(MADDU,                                     0xFC00FFFF, 0x0000001D, 1,, "maddu",        HAS_HILO_AS_OUTPUT|HAS_HILO_AS_INPUT|HAS_RS_AS_INPUT|HAS_RT_AS_INPUT)
IDEF(ADD,                                       0xFC0007FF, 0x00000020, 1,, "add",          HAS_RD_AS_OUTPUT|HAS_RS_AS_INPUT|HAS_RT_AS_INPUT)
IDEF(ADDU,                                      0xFC0007FF, 0x00000021, 1,, "addu",         HAS_RD_AS_OUTPUT|HAS_RS_AS_INPUT|HAS_RT_AS_INPUT)
IDEF(SUB,                                       0xFC0007FF, 0x00000022, 1,, "sub",          HAS_RD_AS_OUTPUT|HAS_RS_AS_INPUT|HAS_RT_AS_INPUT)
IDEF(SUBU,                                      0xFC0007FF, 0x00000023, 1,, "subu",         HAS_RD_AS_OUTPUT|HAS_RS_AS_INPUT|HAS_RT_AS_INPUT)
IDEF(AND,                                       0xFC0007FF, 0x00000024, 1,, "and",          HAS_RD_AS_OUTPUT|HAS_RS_AS_INPUT|HAS_RT_AS_INPUT)
IDEF(OR,                                        0xFC0007FF, 0x00000025, 1,, "or",           HAS_RD_AS_OUTPUT|HAS_RS_AS_INPUT|HAS_RT_AS_INPUT)
IDEF(XOR,                                       0xFC0007FF, 0x00000026, 1,, "xor",          HAS_RD_AS_OUTPUT|HAS_RS_AS_INPUT|HAS_RT_AS_INPUT)
IDEF(NOR,                                       0xFC0007FF, 0x00000027, 1,, "nor",          HAS_RD_AS_OUTPUT|HAS_RS_AS_INPUT|HAS_RT_AS_INPUT)
IDEF(SLT,                                       0xFC0007FF, 0x0000002A, 1,, "slt",          HAS_RD_AS_OUTPUT|HAS_RS_AS_INPUT|HAS_RT_AS_INPUT)
IDEF(SLTU,                                      0xFC0007FF, 0x0000002B, 1,, "sltu",         HAS_RD_AS_OUTPUT|HAS_RS_AS_INPUT|HAS_RT_AS_INPUT)
IDEF(MAX,                                       0xFC0007FF, 0x0000002C, 1,, "max",          HAS_RD_AS_OUTPUT|HAS_RS_AS_INPUT|HAS_RT_AS_INPUT)
IDEF(MIN,                                       0xFC0007FF, 0x0000002D, 1,, "min",          HAS_RD_AS_OUTPUT|HAS_RS_AS_INPUT|HAS_RT_AS_INPUT)
IDEF(MSUB,                                      0xFC00FFFF, 0x0000002E, 1,, "msub",         HAS_HILO_AS_OUTPUT|HAS_HILO_AS_INPUT|HAS_RS_AS_INPUT|HAS_RT_AS_INPUT)
IDEF(MSUBU,                                     0xFC00FFFF, 0x0000002F, 1,, "msubu",        HAS_HILO_AS_OUTPUT|HAS_HILO_AS_INPUT|HAS_RS_AS_INPUT|HAS_RT_AS_INPUT)
IDEF(ROTRV,                                     0xFC0007FF, 0x00000046, 1,, "rotrv",        HAS_RD_AS_OUTPUT|HAS_RT_AS_INPUT|HAS_RS_AS_INPUT|IS_SHIFT)
IDEF(ROTR,                                      0xFFE0003F, 0x00200002, 1,, "rotr",         HAS_RD_AS_OUTPUT|HAS_RT_AS_INPUT|HAS_SA|IS_SHIFT)
IDEF(BLTZ,                                      0xFC1F0000, 0x04000000, 1,, "bltz",         IS_CONDITIONAL_BRANCH|HAS_RS_AS_INPUT|HAS_IMM16)
IDEF(BGEZ,                                      0xFC1F0000, 0x04010000, 1,, "bgez",         IS_CONDITIONAL_BRANCH|HAS_RS_AS_INPUT|HAS_IMM16)
IDEF(BLTZL,                                     0xFC1F0000, 0x04020000, 1,, "bltzl",        IS_CONDITIONAL_BRANCH|HAS_RS_AS_INPUT|HAS_IMM16)
IDEF(BGEZL,                                     0xFC1F0000, 0x04030000, 1,, "bgezl",        IS_CONDITIONAL_BRANCH|HAS_RS_AS_INPUT|HAS_IMM16)
IDEF(BLTZAL,                                    0xFC1F0000, 0x04100000, 1,, "bltzal",       IS_CONDITIONAL_BRANCH|HAS_RA_AS_OUTPUT|HAS_RS_AS_INPUT|HAS_IMM16)
IDEF(BGEZAL,                                    0xFC1F0000, 0x04110000, 1,, "bgezal",       IS_CONDITIONAL_BRANCH|HAS_RA_AS_OUTPUT|HAS_RS_AS_INPUT|HAS_IMM16)
IDEF(BLTZALL,                                   0xFC1F0000, 0x04120000, 1,, "bltzall",      IS_CONDITIONAL_BRANCH|HAS_RA_AS_OUTPUT|HAS_RS_AS_INPUT|HAS_IMM16)
IDEF(BGEZALL,                                   0xFC1F0000, 0x04130000, 1,, "bgezall",      IS_CONDITIONAL_BRANCH|HAS_RA_AS_OUTPUT|HAS_RS_AS_INPUT|HAS_IMM16)
IDEF(J,                                         0xFC000000, 0x08000000, 1,, "j",            IS_DIRECT_JUMP|HAS_IMM26)
IDEF(JAL,                                       0xFC000000, 0x0C000000, 1,, "jal",          IS_DIRECT_JUMP|HAS_RA_AS_OUTPUT|HAS_IMM26)
IDEF(BEQ,                                       0xFC000000, 0x10000000, 1,, "beq",          IS_CONDITIONAL_BRANCH|HAS_RS_AS_INPUT|HAS_RT_AS_INPUT|HAS_IMM16)
IDEF(BNE,                                       0xFC000000, 0x14000000, 1,, "bne",          IS_CONDITIONAL_BRANCH|HAS_RS_AS_INPUT|HAS_RT_AS_INPUT|HAS_IMM16)
IDEF(BLEZ,                                      0xFC1F0000, 0x18000000, 1,, "blez",         IS_CONDITIONAL_BRANCH|HAS_RS_AS_INPUT|HAS_IMM16)
IDEF(BGTZ,                                      0xFC1F0000, 0x1C000000, 1,, "bgtz",         IS_CONDITIONAL_BRANCH|HAS_RS_AS_INPUT|HAS_IMM16)
IDEF(ADDI,                                      0xFC000000, 0x20000000, 1,, "addi",         HAS_RT_AS_OUTPUT|HAS_RS_AS_INPUT|HAS_IMM16)
IDEF(ADDIU,                                     0xFC000000, 0x24000000, 1,, "addiu",        HAS_RT_AS_OUTPUT|HAS_RS_AS_INPUT|HAS_IMM16)
IDEF(SLTI,                                      0xFC000000, 0x28000000, 1,, "slti",         HAS_RS_AS_INPUT|HAS_IMM16|HAS_RT_AS_OUTPUT)
IDEF(SLTIU,                                     0xFC000000, 0x2C000000, 1,, "sltiu",        HAS_RS_AS_INPUT|HAS_IMM16|HAS_RT_AS_OUTPUT)
IDEF(ANDI,                                      0xFC000000, 0x30000000, 1,, "andi",         HAS_RT_AS_OUTPUT|HAS_RS_AS_INPUT|HAS_IMM16|IS_ZEROEXTENDED)
IDEF(ORI,                                       0xFC000000, 0x34000000, 1,, "ori",          HAS_RT_AS_OUTPUT|HAS_RS_AS_INPUT|HAS_IMM16|IS_ZEROEXTENDED)
IDEF(XORI,                                      0xFC000000, 0x38000000, 1,, "xori",         HAS_RT_AS_OUTPUT|HAS_RS_AS_INPUT|HAS_IMM16|IS_ZEROEXTENDED)
IDEF(LUI,                                       0xFFE00000, 0x3C000000, 1,, "lui",          HAS_RT_AS_OUTPUT|HAS_IMM16)
IDEF(MFC0,                                      0xFFE007FF, 0x40000000, 1,, "mfc0",         IS_UNIMPLEMENTED)
IDEF(CFC0,                                      0xFFE007FF, 0x40400000, 1,, "cfc0",         IS_UNIMPLEMENTED)
IDEF(MTC0,                                      0xFFE007FF, 0x40800000, 1,, "mtc0",         IS_UNIMPLEMENTED)
IDEF(CTC0,                                      0xFFE007FF, 0x40C00000, 1,, "ctc0",         IS_UNIMPLEMENTED)
IDEF(ERET,                                      0xFFFFFFFF, 0x42000018, 1,, "eret",         IS_UNIMPLEMENTED)
IDEF(MFC1,                                      0xFFE007FF, 0x44000000, 1,, "mfc1",         HAS_RT_AS_OUTPUT|HAS_FS_AS_INPUT)
IDEF(CFC1,                                      0xFFE007FF, 0x44400000, 1,, "cfc1",         HAS_RT_AS_OUTPUT|HAS_FCR31_AS_INPUT)
IDEF(MTC1,                                      0xFFE007FF, 0x44800000, 1,, "mtc1",         HAS_FS_AS_OUTPUT|HAS_RT_AS_INPUT)
IDEF(CTC1,                                      0xFFE007FF, 0x44C00000, 1,, "ctc1",         HAS_FCR31_AS_OUTPUT|HAS_RT_AS_INPUT)
IDEF(BC1F,                                      0xFFFF0000, 0x45000000, 1,, "bc1f",         IS_CONDITIONAL_BRANCH|HAS_FCR31_AS_INPUT|HAS_IMM16)
IDEF(BC1T,                                      0xFFFF0000, 0x45010000, 1,, "bc1t",         IS_CONDITIONAL_BRANCH|HAS_FCR31_AS_INPUT|HAS_IMM16)
IDEF(BC1FL,                                     0xFFFF0000, 0x45020000, 1,, "bc1fl",        IS_CONDITIONAL_BRANCH|HAS_FCR31_AS_INPUT|HAS_IMM16)
IDEF(BC1TL,                                     0xFFFF0000, 0x45030000, 1,, "bc1tl",        IS_CONDITIONAL_BRANCH|HAS_FCR31_AS_INPUT|HAS_IMM16)
IDEF(ADD_S,                                     0xFFE0003F, 0x46000000, 1,, "add.s",        HAS_FD_AS_OUTPUT|HAS_FS_AS_INPUT|HAS_FT_AS_INPUT)
IDEF(SUB_S,                                     0xFFE0003F, 0x46000001, 1,, "sub.s",        HAS_FD_AS_OUTPUT|HAS_FS_AS_INPUT|HAS_FT_AS_INPUT)
IDEF(MUL_S,                                     0xFFE0003F, 0x46000002, 1,, "mul.s",        HAS_FD_AS_OUTPUT|HAS_FS_AS_INPUT|HAS_FT_AS_INPUT)
IDEF(DIV_S,                                     0xFFE0003F, 0x46000003, 1,, "div.s",        HAS_FD_AS_OUTPUT|HAS_FS_AS_INPUT|HAS_FT_AS_INPUT)
IDEF(SQRT_S,                                    0xFFFF003F, 0x46000004, 1,, "sqrt.s",       HAS_FD_AS_OUTPUT|HAS_FS_AS_INPUT)
IDEF(ABS_S,                                     0xFFFF003F, 0x46000005, 1,, "abs.s",        HAS_FD_AS_OUTPUT|HAS_FS_AS_INPUT)
IDEF(MOV_S,                                     0xFFFF003F, 0x46000006, 1,, "mov.s",        HAS_FD_AS_OUTPUT|HAS_FS_AS_INPUT)
IDEF(NEG_S,                                     0xFFFF003F, 0x46000007, 1,, "neg.s",        HAS_FD_AS_OUTPUT|HAS_FS_AS_INPUT)
IDEF(ROUND_W_S,                                 0xFFFF003F, 0x4600000C, 1,, "round.w.s",    HAS_FD_AS_OUTPUT|HAS_FS_AS_INPUT)
IDEF(TRUNC_W_S,                                 0xFFFF003F, 0x4600000D, 1,, "trunc.w.s",    HAS_FD_AS_OUTPUT|HAS_FS_AS_INPUT)
IDEF(CEIL_W_S,                                  0xFFFF003F, 0x4600000E, 1,, "ceil.w.s",     HAS_FD_AS_OUTPUT|HAS_FS_AS_INPUT)
IDEF(FLOOR_W_S,                                 0xFFFF003F, 0x4600000F, 1,, "floor.w.s",    HAS_FD_AS_OUTPUT|HAS_FS_AS_INPUT)
IDEF(CVT_W_S,                                   0xFFFF003F, 0x46000024, 1,, "cvt.w.s",      HAS_FD_AS_OUTPUT|HAS_FS_AS_INPUT)
IDEF(C_F_S,                                     0xFFE007FF, 0x46000030, 1,, "c.f.s",        HAS_FCR31_AS_OUTPUT|HAS_FS_AS_INPUT|HAS_FT_AS_INPUT|HAS_FCOND)
IDEF(C_UN_S,                                    0xFFE007FF, 0x46000031, 1,, "c.un.s",       HAS_FCR31_AS_OUTPUT|HAS_FS_AS_INPUT|HAS_FT_AS_INPUT|HAS_FCOND)
IDEF(C_EQ_S,                                    0xFFE007FF, 0x46000032, 1,, "c.eq.s",       HAS_FCR31_AS_OUTPUT|HAS_FS_AS_INPUT|HAS_FT_AS_INPUT|HAS_FCOND)
IDEF(C_UEQ_S,                                   0xFFE007FF, 0x46000033, 1,, "c.ueq.s",      HAS_FCR31_AS_OUTPUT|HAS_FS_AS_INPUT|HAS_FT_AS_INPUT|HAS_FCOND)
IDEF(C_OLT_S,                                   0xFFE007FF, 0x46000034, 1,, "c.olt.s",      HAS_FCR31_AS_OUTPUT|HAS_FS_AS_INPUT|HAS_FT_AS_INPUT|HAS_FCOND)
IDEF(C_ULT_S,                                   0xFFE007FF, 0x46000035, 1,, "c.ult.s",      HAS_FCR31_AS_OUTPUT|HAS_FS_AS_INPUT|HAS_FT_AS_INPUT|HAS_FCOND)
IDEF(C_OLE_S,                                   0xFFE007FF, 0x46000036, 1,, "c.ole.s",      HAS_FCR31_AS_OUTPUT|HAS_FS_AS_INPUT|HAS_FT_AS_INPUT|HAS_FCOND)
IDEF(C_ULE_S,                                   0xFFE007FF, 0x46000037, 1,, "c.ule.s",      HAS_FCR31_AS_OUTPUT|HAS_FS_AS_INPUT|HAS_FT_AS_INPUT|HAS_FCOND)
IDEF(C_SF_S,                                    0xFFE007FF, 0x46000038, 1,, "c.sf.s",       HAS_FCR31_AS_OUTPUT|HAS_FS_AS_INPUT|HAS_FT_AS_INPUT|HAS_FCOND)
IDEF(C_NGLE_S,                                  0xFFE007FF, 0x46000039, 1,, "c.ngle.s",     HAS_FCR31_AS_OUTPUT|HAS_FS_AS_INPUT|HAS_FT_AS_INPUT|HAS_FCOND)
IDEF(C_SEQ_S,                                   0xFFE007FF, 0x4600003A, 1,, "c.seq.s",      HAS_FCR31_AS_OUTPUT|HAS_FS_AS_INPUT|HAS_FT_AS_INPUT|HAS_FCOND)
IDEF(C_NGL_S,                                   0xFFE007FF, 0x4600003B, 1,, "c.ngl.s",      HAS_FCR31_AS_OUTPUT|HAS_FS_AS_INPUT|HAS_FT_AS_INPUT|HAS_FCOND)
IDEF(C_LT_S,                                    0xFFE007FF, 0x4600003C, 1,, "c.lt.s",       HAS_FCR31_AS_OUTPUT|HAS_FS_AS_INPUT|HAS_FT_AS_INPUT|HAS_FCOND)
IDEF(C_NGE_S,                                   0xFFE007FF, 0x4600003D, 1,, "c.nge.s",      HAS_FCR31_AS_OUTPUT|HAS_FS_AS_INPUT|HAS_FT_AS_INPUT|HAS_FCOND)
IDEF(C_LE_S,                                    0xFFE007FF, 0x4600003E, 1,, "c.le.s",       HAS_FCR31_AS_OUTPUT|HAS_FS_AS_INPUT|HAS_FT_AS_INPUT|HAS_FCOND)
IDEF(C_NGT_S,                                   0xFFE007FF, 0x4600003F, 1,, "c.ngt.s",      HAS_FCR31_AS_OUTPUT|HAS_FS_AS_INPUT|HAS_FT_AS_INPUT|HAS_FCOND)
IDEF(CVT_S_W,                                   0xFFFF003F, 0x46800020, 1,, "cvt.s.w",      HAS_FD_AS_OUTPUT|HAS_FS_AS_INPUT)
IDEF(MFV,                                       0xFFE0FF80, 0x48600000, 1,, "mfv",          HAS_RT_AS_OUTPUT|HAS_VD_AS_INPUT|IS_VFPU2)
IDEF(MFVC,                                      0xFFE0FF80, 0x48600080, 1,, "mfvc",         HAS_RT_AS_OUTPUT|HAS_VD_AS_INPUT|IS_VFPU2)
IDEF(MTV,                                       0xFFE0FF80, 0x48E00000, 1,, "mtv",          HAS_VD_AS_OUTPUT|HAS_RT_AS_INPUT|IS_VFPU2)
IDEF(MTVC,                                      0xFFE0FF80, 0x48E00080, 1,, "mtvc",         HAS_VD_AS_OUTPUT|HAS_RT_AS_INPUT|IS_VFPU2)
IDEF(BVF,                                       0xFFE30000, 0x49000000, 1,, "bvf",          IS_CONDITIONAL_BRANCH|HAS_VCC_AS_INPUT|HAS_IMM16|IS_VFPU2)
IDEF(BVT,                                       0xFFE30000, 0x49010000, 1,, "bvt",          IS_CONDITIONAL_BRANCH|HAS_VCC_AS_INPUT|HAS_IMM16|IS_VFPU2)
IDEF(BVFL,                                      0xFFE30000, 0x49020000, 1,, "bvfl",         IS_CONDITIONAL_BRANCH|HAS_VCC_AS_INPUT|HAS_IMM16|IS_VFPU2)
IDEF(BVTL,                                      0xFFE30000, 0x49030000, 1,, "bvtl",         IS_CONDITIONAL_BRANCH|HAS_VCC_AS_INPUT|HAS_IMM16|IS_VFPU2)
IDEF(BEQL,                                      0xFC000000, 0x50000000, 1,, "beql",         IS_CONDITIONAL_BRANCH|HAS_RS_AS_INPUT|HAS_RT_AS_INPUT|HAS_IMM16)
IDEF(BNEL,                                      0xFC000000, 0x54000000, 1,, "bnel",         IS_CONDITIONAL_BRANCH|HAS_RS_AS_INPUT|HAS_RT_AS_INPUT|HAS_IMM16)
IDEF(BLEZL,                                     0xFC1F0000, 0x58000000, 1,, "blezl",        IS_CONDITIONAL_BRANCH|HAS_RS_AS_INPUT|HAS_IMM16)
IDEF(BGTZL,                                     0xFC1F0000, 0x5C000000, 1,, "bgtzl",        IS_CONDITIONAL_BRANCH|HAS_RS_AS_INPUT|HAS_IMM16)
IDEF(VADD_S,                                    0xFF808080, 0x60000000, 1,, "vadd.s",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU0|HAS_VSIZE)
IDEF(VADD_P,                                    0xFF808080, 0x60000080, 1,, "vadd.p",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU0|HAS_VSIZE)
IDEF(VADD_T,                                    0xFF808080, 0x60008000, 1,, "vadd.t",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU0|HAS_VSIZE)
IDEF(VADD_Q,                                    0xFF808080, 0x60008080, 1,, "vadd.q",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU0|HAS_VSIZE)
IDEF(VSUB_S,                                    0xFF808080, 0x60800000, 1,, "vsub.s",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU0|HAS_VSIZE)
IDEF(VSUB_P,                                    0xFF808080, 0x60800080, 1,, "vsub.p",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU0|HAS_VSIZE)
IDEF(VSUB_T,                                    0xFF808080, 0x60808000, 1,, "vsub.t",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU0|HAS_VSIZE)
IDEF(VSUB_Q,                                    0xFF808080, 0x60808080, 1,, "vsub.q",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU0|HAS_VSIZE)
IDEF(VSBN_S,                                    0xFF808080, 0x61000000, 1,, "vsbn.s",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU0|HAS_VSIZE)
IDEF(VDIV_S,                                    0xFF808080, 0x63800000, 1,, "vdiv.s",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU0|HAS_VSIZE)
IDEF(VDIV_P,                                    0xFF808080, 0x63800080, 1,, "vdiv.p",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU0|HAS_VSIZE)
IDEF(VDIV_T,                                    0xFF808080, 0x63808000, 1,, "vdiv.t",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU0|HAS_VSIZE)
IDEF(VDIV_Q,                                    0xFF808080, 0x63808080, 1,, "vdiv.q",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU0|HAS_VSIZE)
IDEF(VMUL_S,                                    0xFF808080, 0x64000000, 1,, "vmul.s",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU1|HAS_VSIZE)
IDEF(VMUL_P,                                    0xFF808080, 0x64000080, 1,, "vmul.p",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU1|HAS_VSIZE)
IDEF(VMUL_T,                                    0xFF808080, 0x64008000, 1,, "vmul.t",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU1|HAS_VSIZE)
IDEF(VMUL_Q,                                    0xFF808080, 0x64008080, 1,, "vmul.q",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU1|HAS_VSIZE)
IDEF(VDOT_P,                                    0xFF808080, 0x64800080, 1,, "vdot.p",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU1|HAS_VSIZE)
IDEF(VDOT_T,                                    0xFF808080, 0x64808000, 1,, "vdot.t",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU1|HAS_VSIZE)
IDEF(VDOT_Q,                                    0xFF808080, 0x64808080, 1,, "vdot.q",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU1|HAS_VSIZE)
IDEF(VSCL_P,                                    0xFF808080, 0x65000080, 1,, "vscl.p",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU1|HAS_VSIZE)
IDEF(VSCL_T,                                    0xFF808080, 0x65008000, 1,, "vscl.t",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU1|HAS_VSIZE)
IDEF(VSCL_Q,                                    0xFF808080, 0x65008080, 1,, "vscl.q",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU1|HAS_VSIZE)
IDEF(VHDP_P,                                    0xFF808080, 0x66000080, 1,, "vhdp.p",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU1|HAS_VSIZE)
IDEF(VHDP_T,                                    0xFF808080, 0x66008000, 1,, "vhdp.t",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU1|HAS_VSIZE)
IDEF(VHDP_Q,                                    0xFF808080, 0x66008080, 1,, "vhdp.q",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU1|HAS_VSIZE)
IDEF(VCRS_T,                                    0xFF808080, 0x66808000, 1,, "vcrs.t",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU1|HAS_VSIZE)
IDEF(VDET_P,                                    0xFF808080, 0x67000080, 1,, "vdet.p",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU1|HAS_VSIZE)
IDEF(VCMP_S,                                    0xFF8080F0, 0x6C000000, 1,, "vcmp.s",       HAS_VCC_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|HAS_IMM4|IS_VFPU3|HAS_VSIZE)
IDEF(VCMP_P,                                    0xFF8080F0, 0x6C000080, 1,, "vcmp.p",       HAS_VCC_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|HAS_IMM4|IS_VFPU3|HAS_VSIZE)
IDEF(VCMP_T,                                    0xFF8080F0, 0x6C008000, 1,, "vcmp.t",       HAS_VCC_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|HAS_IMM4|IS_VFPU3|HAS_VSIZE)
IDEF(VCMP_Q,                                    0xFF8080F0, 0x6C008080, 1,, "vcmp.q",       HAS_VCC_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|HAS_IMM4|IS_VFPU3|HAS_VSIZE)
IDEF(VMIN_S,                                    0xFF808080, 0x6D000000, 1,, "vmin.s",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU3|HAS_VSIZE)
IDEF(VMIN_P,                                    0xFF808080, 0x6D000080, 1,, "vmin.p",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU3|HAS_VSIZE)
IDEF(VMIN_T,                                    0xFF808080, 0x6D008000, 1,, "vmin.t",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU3|HAS_VSIZE)
IDEF(VMIN_Q,                                    0xFF808080, 0x6D008080, 1,, "vmin.q",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU3|HAS_VSIZE)
IDEF(VMAX_S,                                    0xFF808080, 0x6D800000, 1,, "vmax.s",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU3|HAS_VSIZE)
IDEF(VMAX_P,                                    0xFF808080, 0x6D800080, 1,, "vmax.p",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU3|HAS_VSIZE)
IDEF(VMAX_T,                                    0xFF808080, 0x6D808000, 1,, "vmax.t",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU3|HAS_VSIZE)
IDEF(VMAX_Q,                                    0xFF808080, 0x6D808080, 1,, "vmax.q",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU3|HAS_VSIZE)
IDEF(VSCMP_S,                                   0xFF808080, 0x6E800000, 1,, "vscmp.s",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU3|HAS_VSIZE)
IDEF(VSCMP_P,                                   0xFF808080, 0x6E800080, 1,, "vscmp.p",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU3|HAS_VSIZE)
IDEF(VSCMP_T,                                   0xFF808080, 0x6E808000, 1,, "vscmp.t",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU3|HAS_VSIZE)
IDEF(VSCMP_Q,                                   0xFF808080, 0x6E808080, 1,, "vscmp.q",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU3|HAS_VSIZE)
IDEF(VSGE_S,                                    0xFF808080, 0x6F000000, 1,, "vsge.s",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU3|HAS_VSIZE)
IDEF(VSGE_P,                                    0xFF808080, 0x6F000080, 1,, "vsge.p",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU3|HAS_VSIZE)
IDEF(VSGE_T,                                    0xFF808080, 0x6F008000, 1,, "vsge.t",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU3|HAS_VSIZE)
IDEF(VSGE_Q,                                    0xFF808080, 0x6F008080, 1,, "vsge.q",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU3|HAS_VSIZE)
IDEF(VSLT_S,                                    0xFF808080, 0x6F800000, 1,, "vslt.s",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU3|HAS_VSIZE)
IDEF(VSLT_P,                                    0xFF808080, 0x6F800080, 1,, "vslt.p",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU3|HAS_VSIZE)
IDEF(VSLT_T,                                    0xFF808080, 0x6F808000, 1,, "vslt.t",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU3|HAS_VSIZE)
IDEF(VSLT_Q,                                    0xFF808080, 0x6F808080, 1,, "vslt.q",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU3|HAS_VSIZE)
IDEF(HALT,                                      0xFFFFFFFF, 0x70000000, 1,, "halt",         IS_UNIMPLEMENTED)
IDEF(MFIC,                                      0xFC1FFFFF, 0x70000024, 1,, "mfic",         IS_UNIMPLEMENTED)
IDEF(MTIC,                                      0xFC1FFFFF, 0x70000026, 1,, "mtic",         IS_UNIMPLEMENTED)
IDEF(MFDR,                                      0xFFE007FF, 0x7000003D, 1,, "mfdr",         IS_UNIMPLEMENTED)
IDEF(DRET,                                      0xFFFFFFFF, 0x7000003E, 1,, "dret",         IS_UNIMPLEMENTED)
IDEF(DBREAK,                                    0xFC00003F, 0x7000003F, 1,, "dbreak",       IS_UNIMPLEMENTED)
IDEF(MTDR,                                      0xFFE007FF, 0x7080003D, 1,, "mtdr",         IS_UNIMPLEMENTED)
IDEF(EXT,                                       0xFC00003F, 0x7C000000, 1,, "ext",          HAS_RT_AS_OUTPUT|HAS_RS_AS_INPUT|HAS_LSB)
IDEF(INS,                                       0xFC00003F, 0x7C000004, 1,, "ins",          HAS_RT_AS_OUTPUT|HAS_RS_AS_INPUT|HAS_LSB|HAS_MSB)
IDEF(WSBH,                                      0xFFE007FF, 0x7C0000A0, 1,, "wsbh",         HAS_RD_AS_OUTPUT|HAS_RT_AS_INPUT)
IDEF(WSBW,                                      0xFFE007FF, 0x7C0000E0, 1,, "wsbw",         HAS_RD_AS_OUTPUT|HAS_RT_AS_INPUT)
IDEF(SEB,                                       0xFFE007FF, 0x7C000420, 1,, "seb",          HAS_RD_AS_OUTPUT|HAS_RT_AS_INPUT)
IDEF(BITREV,                                    0xFFE007FF, 0x7C000520, 1,, "bitrev",       HAS_RD_AS_OUTPUT|HAS_RT_AS_INPUT)
IDEF(SEH,                                       0xFFE007FF, 0x7C000620, 1,, "seh",          HAS_RD_AS_OUTPUT|HAS_RT_AS_INPUT)
IDEF(LB,                                        0xFC000000, 0x80000000, 1,, "lb",           IS_LOAD|HAS_RT_AS_OUTPUT|HAS_RS_AS_BASE|HAS_IMM16)
IDEF(LH,                                        0xFC000000, 0x84000000, 1,, "lh",           IS_LOAD|HAS_RT_AS_OUTPUT|HAS_RS_AS_BASE|HAS_IMM16)
IDEF(LWL,                                       0xFC000000, 0x88000000, 1,, "lwl",          IS_LOAD|HAS_RT_AS_OUTPUT|HAS_RS_AS_BASE|HAS_IMM16)
IDEF(LW,                                        0xFC000000, 0x8C000000, 1,, "lw",           IS_LOAD|HAS_RT_AS_OUTPUT|HAS_RS_AS_BASE|HAS_IMM16)
IDEF(LBU,                                       0xFC000000, 0x90000000, 1,, "lbu",          IS_LOAD|HAS_RT_AS_OUTPUT|HAS_RS_AS_BASE|HAS_IMM16)
IDEF(LHU,                                       0xFC000000, 0x94000000, 1,, "lhu",          IS_LOAD|HAS_RT_AS_OUTPUT|HAS_RS_AS_BASE|HAS_IMM16)
IDEF(LWR,                                       0xFC000000, 0x98000000, 1,, "lwr",          IS_LOAD|HAS_RT_AS_OUTPUT|HAS_RS_AS_BASE|HAS_IMM16)
IDEF(SB,                                        0xFC000000, 0xA0000000, 1,, "sb",           IS_STORE|HAS_RT_AS_INPUT|HAS_RS_AS_BASE|HAS_IMM16)
IDEF(SH,                                        0xFC000000, 0xA4000000, 1,, "sh",           IS_STORE|HAS_RT_AS_INPUT|HAS_RS_AS_BASE|HAS_IMM16)
IDEF(SWL,                                       0xFC000000, 0xA8000000, 1,, "swl",          IS_STORE|HAS_RT_AS_INPUT|HAS_RS_AS_BASE|HAS_IMM16)
IDEF(SW,                                        0xFC000000, 0xAC000000, 1,, "sw",           IS_STORE|HAS_RT_AS_INPUT|HAS_RS_AS_BASE|HAS_IMM16)
IDEF(SWR,                                       0xFC000000, 0xB8000000, 1,, "swr",          IS_STORE|HAS_RT_AS_INPUT|HAS_RS_AS_BASE|HAS_IMM16)
IDEF(ICACHE_INDEX_INVALIDATE,                   0xFC1F0000, 0xBC040000, 1,, "cache",        IS_CACHE|HAS_RS_AS_BASE|HAS_IMM16|IS_UNIMPLEMENTED)
IDEF(ICACHE_INDEX_UNLOCK,                       0xFC1F0000, 0xBC060000, 1,, "cache",        IS_CACHE|HAS_RS_AS_BASE|HAS_IMM16|IS_UNIMPLEMENTED)
IDEF(ICACHE_HIT_INVALIDATE,                     0xFC1F0000, 0xBC080000, 1,, "cache",        IS_CACHE|HAS_RS_AS_BASE|HAS_IMM16|IS_UNIMPLEMENTED)
IDEF(ICACHE_FILL,                               0xFC1F0000, 0xBC0A0000, 1,, "cache",        IS_CACHE|HAS_RS_AS_BASE|HAS_IMM16|IS_UNIMPLEMENTED)
IDEF(ICACHE_FILL_WITH_LOCK,                     0xFC1F0000, 0xBC0B0000, 1,, "cache",        IS_CACHE|HAS_RS_AS_BASE|HAS_IMM16|IS_UNIMPLEMENTED)
IDEF(DCACHE_INDEX_WRITEBACK_INVALIDATE,         0xFC1F0000, 0xBC140000, 1,, "cache",        IS_CACHE|HAS_RS_AS_BASE|HAS_IMM16|IS_UNIMPLEMENTED)
IDEF(DCACHE_INDEX_UNLOCK,                       0xFC1F0000, 0xBC160000, 1,, "cache",        IS_CACHE|HAS_RS_AS_BASE|HAS_IMM16|IS_UNIMPLEMENTED)
IDEF(DCACHE_CREATE_DIRTY_EXCLUSIVE,             0xFC1F0000, 0xBC180000, 1,, "cache",        IS_CACHE|HAS_RS_AS_BASE|HAS_IMM16|IS_UNIMPLEMENTED)
IDEF(DCACHE_HIT_INVALIDATE,                     0xFC1F0000, 0xBC190000, 1,, "cache",        IS_CACHE|HAS_RS_AS_BASE|HAS_IMM16|IS_UNIMPLEMENTED)
IDEF(DCACHE_HIT_WRITEBACK,                      0xFC1F0000, 0xBC1A0000, 1,, "cache",        IS_CACHE|HAS_RS_AS_BASE|HAS_IMM16|IS_UNIMPLEMENTED)
IDEF(DCACHE_HIT_WRITEBACK_INVALIDATE,           0xFC1F0000, 0xBC1B0000, 1,, "cache",        IS_CACHE|HAS_RS_AS_BASE|HAS_IMM16|IS_UNIMPLEMENTED)
IDEF(DCACHE_CREATE_DIRTY_EXCLUSIVE_WITH_LOCK,   0xFC1F0000, 0xBC1C0000, 1,, "cache",        IS_CACHE|HAS_RS_AS_BASE|HAS_IMM16|IS_UNIMPLEMENTED)
IDEF(DCACHE_FILL,                               0xFC1F0000, 0xBC1E0000, 1,, "cache",        IS_CACHE|HAS_RS_AS_BASE|HAS_IMM16|IS_UNIMPLEMENTED)
IDEF(DCACHE_FILL_WITH_LOCK,                     0xFC1F0000, 0xBC1F0000, 1,, "cache",        IS_CACHE|HAS_RS_AS_BASE|HAS_IMM16|IS_UNIMPLEMENTED)
IDEF(LL,                                        0xFC000000, 0xC0000000, 1,, "ll",           IS_LOAD|HAS_RT_AS_OUTPUT|HAS_RS_AS_BASE|HAS_IMM16)
IDEF(LWC1,                                      0xFC000000, 0xC4000000, 1,, "lwc1",         IS_LOAD|HAS_RS_AS_BASE|HAS_FT_AS_OUTPUT|HAS_IMM16)
IDEF(LV_S,                                      0xFC000000, 0xC8000000, 1,, "lv.s",         IS_LOAD|HAS_RS_AS_BASE|HAS_VT_AS_OUTPUT|HAS_IMM14)
IDEF(VMOV_S,                                    0xFFFF8080, 0xD0000000, 1,, "vmov.s",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VMOV_P,                                    0xFFFF8080, 0xD0000080, 1,, "vmov.p",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VMOV_T,                                    0xFFFF8080, 0xD0008000, 1,, "vmov.t",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VMOV_Q,                                    0xFFFF8080, 0xD0008080, 1,, "vmov.q",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VABS_S,                                    0xFFFF8080, 0xD0010000, 1,, "vabs.s",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VABS_P,                                    0xFFFF8080, 0xD0010080, 1,, "vabs.p",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VABS_T,                                    0xFFFF8080, 0xD0018000, 1,, "vabs.t",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VABS_Q,                                    0xFFFF8080, 0xD0018080, 1,, "vabs.q",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VNEG_S,                                    0xFFFF8080, 0xD0020000, 1,, "vneg.s",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VNEG_P,                                    0xFFFF8080, 0xD0020080, 1,, "vneg.p",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VNEG_T,                                    0xFFFF8080, 0xD0028000, 1,, "vneg.t",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VNEG_Q,                                    0xFFFF8080, 0xD0028080, 1,, "vneg.q",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VIDT_S,                                    0xFFFFFF80, 0xD0030000, 1,, "vidt.s",       HAS_VD_AS_OUTPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VIDT_P,                                    0xFFFFFF80, 0xD0030080, 1,, "vidt.p",       HAS_VD_AS_OUTPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VIDT_T,                                    0xFFFFFF80, 0xD0038000, 1,, "vidt.t",       HAS_VD_AS_OUTPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VIDT_Q,                                    0xFFFFFF80, 0xD0038080, 1,, "vidt.q",       HAS_VD_AS_OUTPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VSAT0_S,                                   0xFFFF8080, 0xD0040000, 1,, "vsat0.s",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VSAT0_P,                                   0xFFFF8080, 0xD0040080, 1,, "vsat0.p",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VSAT0_T,                                   0xFFFF8080, 0xD0048000, 1,, "vsat0.t",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VSAT0_Q,                                   0xFFFF8080, 0xD0048080, 1,, "vsat0.q",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VSAT1_S,                                   0xFFFF8080, 0xD0050000, 1,, "vsat1.s",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VSAT1_P,                                   0xFFFF8080, 0xD0050080, 1,, "vsat1.p",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VSAT1_T,                                   0xFFFF8080, 0xD0058000, 1,, "vsat1.t",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VSAT1_Q,                                   0xFFFF8080, 0xD0058080, 1,, "vsat1.q",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VZERO_S,                                   0xFFFFFF80, 0xD0060000, 1,, "vzero.s",      HAS_VD_AS_OUTPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VZERO_P,                                   0xFFFFFF80, 0xD0060080, 1,, "vzero.p",      HAS_VD_AS_OUTPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VZERO_T,                                   0xFFFFFF80, 0xD0068000, 1,, "vzero.t",      HAS_VD_AS_OUTPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VZERO_Q,                                   0xFFFFFF80, 0xD0068080, 1,, "vzero.q",      HAS_VD_AS_OUTPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VONE_S,                                    0xFFFFFF80, 0xD0070000, 1,, "vone.s",       HAS_VD_AS_OUTPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VONE_P,                                    0xFFFFFF80, 0xD0070080, 1,, "vone.p",       HAS_VD_AS_OUTPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VONE_T,                                    0xFFFFFF80, 0xD0078000, 1,, "vone.t",       HAS_VD_AS_OUTPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VONE_Q,                                    0xFFFFFF80, 0xD0078080, 1,, "vone.q",       HAS_VD_AS_OUTPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VRCP_S,                                    0xFFFF8080, 0xD0100000, 1,, "vrcp.s",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VRCP_P,                                    0xFFFF8080, 0xD0100080, 1,, "vrcp.p",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VRCP_T,                                    0xFFFF8080, 0xD0108000, 1,, "vrcp.t",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VRCP_Q,                                    0xFFFF8080, 0xD0108080, 1,, "vrcp.q",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VRSQ_S,                                    0xFFFF8080, 0xD0110000, 1,, "vrsq.s",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VRSQ_P,                                    0xFFFF8080, 0xD0110080, 1,, "vrsq.p",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VRSQ_T,                                    0xFFFF8080, 0xD0118000, 1,, "vrsq.t",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VRSQ_Q,                                    0xFFFF8080, 0xD0118080, 1,, "vrsq.q",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VSIN_S,                                    0xFFFF8080, 0xD0120000, 1,, "vsin.s",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VSIN_P,                                    0xFFFF8080, 0xD0120080, 1,, "vsin.p",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VSIN_T,                                    0xFFFF8080, 0xD0128000, 1,, "vsin.t",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VSIN_Q,                                    0xFFFF8080, 0xD0128080, 1,, "vsin.q",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VCOS_S,                                    0xFFFF8080, 0xD0130000, 1,, "vcos.s",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VCOS_P,                                    0xFFFF8080, 0xD0130080, 1,, "vcos.p",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VCOS_T,                                    0xFFFF8080, 0xD0138000, 1,, "vcos.t",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VCOS_Q,                                    0xFFFF8080, 0xD0138080, 1,, "vcos.q",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VEXP2_S,                                   0xFFFF8080, 0xD0140000, 1,, "vexp2.s",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VEXP2_P,                                   0xFFFF8080, 0xD0140080, 1,, "vexp2.p",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VEXP2_T,                                   0xFFFF8080, 0xD0148000, 1,, "vexp2.t",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VEXP2_Q,                                   0xFFFF8080, 0xD0148080, 1,, "vexp2.q",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VLOG2_S,                                   0xFFFF8080, 0xD0150000, 1,, "vlog2.s",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VLOG2_P,                                   0xFFFF8080, 0xD0150080, 1,, "vlog2.p",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VLOG2_T,                                   0xFFFF8080, 0xD0158000, 1,, "vlog2.t",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VLOG2_Q,                                   0xFFFF8080, 0xD0158080, 1,, "vlog2.q",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VSQRT_S,                                   0xFFFF8080, 0xD0160000, 1,, "vsqrt.s",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VSQRT_P,                                   0xFFFF8080, 0xD0160080, 1,, "vsqrt.p",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VSQRT_T,                                   0xFFFF8080, 0xD0168000, 1,, "vsqrt.t",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VSQRT_Q,                                   0xFFFF8080, 0xD0168080, 1,, "vsqrt.q",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VASIN_S,                                   0xFFFF8080, 0xD0170000, 1,, "vasin.s",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VASIN_P,                                   0xFFFF8080, 0xD0170080, 1,, "vasin.p",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VASIN_T,                                   0xFFFF8080, 0xD0178000, 1,, "vasin.t",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VASIN_Q,                                   0xFFFF8080, 0xD0178080, 1,, "vasin.q",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VNRCP_S,                                   0xFFFF8080, 0xD0180000, 1,, "vnrcp.s",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VNRCP_P,                                   0xFFFF8080, 0xD0180080, 1,, "vnrcp.p",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VNRCP_T,                                   0xFFFF8080, 0xD0188000, 1,, "vnrcp.t",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VNRCP_Q,                                   0xFFFF8080, 0xD0188080, 1,, "vnrcp.q",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VNSIN_S,                                   0xFFFF8080, 0xD01A0000, 1,, "vnsin.s",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VNSIN_P,                                   0xFFFF8080, 0xD01A0080, 1,, "vnsin.p",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VNSIN_T,                                   0xFFFF8080, 0xD01A8000, 1,, "vnsin.t",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VNSIN_Q,                                   0xFFFF8080, 0xD01A8080, 1,, "vnsin.q",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VREXP2_S,                                  0xFFFF8080, 0xD01C0000, 1,, "vrexp2.s",     HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VREXP2_P,                                  0xFFFF8080, 0xD01C0080, 1,, "vrexp2.p",     HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VREXP2_T,                                  0xFFFF8080, 0xD01C8000, 1,, "vrexp2.t",     HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VREXP2_Q,                                  0xFFFF8080, 0xD01C8080, 1,, "vrexp2.q",     HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VRNDS_S,                                   0xFFFF80FF, 0xD0200000, 1,, "vrnds.s",      HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VRNDI_S,                                   0xFFFFFF80, 0xD0210000, 1,, "vrndi.s",      HAS_VD_AS_OUTPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VRNDI_P,                                   0xFFFFFF80, 0xD0210080, 1,, "vrndi.p",      HAS_VD_AS_OUTPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VRNDI_T,                                   0xFFFFFF80, 0xD0218000, 1,, "vrndi.t",      HAS_VD_AS_OUTPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VRNDI_Q,                                   0xFFFFFF80, 0xD0218080, 1,, "vrndi.q",      HAS_VD_AS_OUTPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VRNDF1_S,                                  0xFFFFFF80, 0xD0220000, 1,, "vrndf1.s",     HAS_VD_AS_OUTPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VRNDF1_P,                                  0xFFFFFF80, 0xD0220080, 1,, "vrndf1.p",     HAS_VD_AS_OUTPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VRNDF1_T,                                  0xFFFFFF80, 0xD0228000, 1,, "vrndf1.t",     HAS_VD_AS_OUTPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VRNDF1_Q,                                  0xFFFFFF80, 0xD0228080, 1,, "vrndf1.q",     HAS_VD_AS_OUTPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VRNDF2_S,                                  0xFFFFFF80, 0xD0230000, 1,, "vrndf2.s",     HAS_VD_AS_OUTPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VRNDF2_P,                                  0xFFFFFF80, 0xD0230080, 1,, "vrndf2.p",     HAS_VD_AS_OUTPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VRNDF2_T,                                  0xFFFFFF80, 0xD0238000, 1,, "vrndf2.t",     HAS_VD_AS_OUTPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VRNDF2_Q,                                  0xFFFFFF80, 0xD0238080, 1,, "vrndf2.q",     HAS_VD_AS_OUTPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VF2H_P,                                    0xFFFF8080, 0xD0320080, 1,, "vf2h.p",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VF2H_Q,                                    0xFFFF8080, 0xD0328080, 1,, "vf2h.q",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VH2F_S,                                    0xFFFF8080, 0xD0330000, 1,, "vh2f.s",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VH2F_P,                                    0xFFFF8080, 0xD0330080, 1,, "vh2f.p",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VSBZ_S,                                    0xFFFF8080, 0xD0360000, 1,, "vsbz.s",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VLGB_S,                                    0xFFFF8080, 0xD0370000, 1,, "vlgb.s",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VUC2I_S,                                   0xFFFF8080, 0xD0380000, 1,, "vuc2i.s",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VC2I_S,                                    0xFFFF8080, 0xD0390000, 1,, "vc2i.s",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VUS2I_S,                                   0xFFFF8080, 0xD03A0000, 1,, "vus2i.s",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VUS2I_P,                                   0xFFFF8080, 0xD03A0080, 1,, "vus2i.p",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VS2I_S,                                    0xFFFF8080, 0xD03B0000, 1,, "vs2i.s",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VS2I_P,                                    0xFFFF8080, 0xD03B0080, 1,, "vs2i.p",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VI2UC_Q,                                   0xFFFF8080, 0xD03C8080, 1,, "vi2uc.q",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VI2C_Q,                                    0xFFFF8080, 0xD03D8080, 1,, "vi2c.q",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VI2US_P,                                   0xFFFF8080, 0xD03E0080, 1,, "vi2us.p",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VI2US_Q,                                   0xFFFF8080, 0xD03E8080, 1,, "vi2us.q",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VI2S_P,                                    0xFFFF8080, 0xD03F0080, 1,, "vi2s.p",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VI2S_Q,                                    0xFFFF8080, 0xD03F8080, 1,, "vi2s.q",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VSRT1_Q,                                   0xFFFF8080, 0xD0408080, 1,, "vsrt1.q",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VSRT2_Q,                                   0xFFFF8080, 0xD0418080, 1,, "vsrt2.q",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VBFY1_P,                                   0xFFFF8080, 0xD0420080, 1,, "vbfy1.p",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VBFY1_Q,                                   0xFFFF8080, 0xD0428080, 1,, "vbfy1.q",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VBFY2_Q,                                   0xFFFF8080, 0xD0438080, 1,, "vbfy2.q",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VOCP_S,                                    0xFFFF8080, 0xD0440000, 1,, "vocp.s",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VOCP_P,                                    0xFFFF8080, 0xD0440080, 1,, "vocp.p",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VOCP_T,                                    0xFFFF8080, 0xD0448000, 1,, "vocp.t",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VOCP_Q,                                    0xFFFF8080, 0xD0448080, 1,, "vocp.q",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VSOCP_S,                                   0xFFFF8080, 0xD0450000, 1,, "vsocp.s",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VSOCP_P,                                   0xFFFF8080, 0xD0450080, 1,, "vsocp.p",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VFAD_P,                                    0xFFFF8080, 0xD0460080, 1,, "vfad.p",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VFAD_T,                                    0xFFFF8080, 0xD0468000, 1,, "vfad.t",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VFAD_Q,                                    0xFFFF8080, 0xD0468080, 1,, "vfad.q",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VAVG_P,                                    0xFFFF8080, 0xD0470080, 1,, "vavg.p",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VAVG_T,                                    0xFFFF8080, 0xD0478000, 1,, "vavg.t",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VAVG_Q,                                    0xFFFF8080, 0xD0478080, 1,, "vavg.q",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VSRT3_Q,                                   0xFFFF8080, 0xD0488080, 1,, "vsrt3.q",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VSRT4_Q,                                   0xFFFF8080, 0xD0498080, 1,, "vsrt4.q",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VSGN_S,                                    0xFFFF8080, 0xD04A0000, 1,, "vsgn.s",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VSGN_P,                                    0xFFFF8080, 0xD04A0080, 1,, "vsgn.p",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VSGN_T,                                    0xFFFF8080, 0xD04A8000, 1,, "vsgn.t",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VSGN_Q,                                    0xFFFF8080, 0xD04A8080, 1,, "vsgn.q",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VMFVC,                                     0xFFFF8080, 0xD0508000, 1,, "vmfvc",        HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4)
IDEF(VMTVC,                                     0xFFFF8080, 0xD0510080, 1,, "vmtvc",        HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4)
IDEF(VT4444_Q,                                  0xFFFF8080, 0xD0598080, 1,, "vt4444.q",     HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VT5551_Q,                                  0xFFFF8080, 0xD05A8080, 1,, "vt5551.q",     HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VT5650_Q,                                  0xFFFF8080, 0xD05B8080, 1,, "vt5650.q",     HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU4|HAS_VSIZE)
IDEF(VCST_S,                                    0xFFE0FF80, 0xD0600000, 1,, "vcst.s",       HAS_VD_AS_OUTPUT|HAS_IMM5|IS_VFPU4|HAS_VSIZE)
IDEF(VCST_P,                                    0xFFE0FF80, 0xD0600080, 1,, "vcst.p",       HAS_VD_AS_OUTPUT|HAS_IMM5|IS_VFPU4|HAS_VSIZE)
IDEF(VCST_T,                                    0xFFE0FF80, 0xD0608000, 1,, "vcst.t",       HAS_VD_AS_OUTPUT|HAS_IMM5|IS_VFPU4|HAS_VSIZE)
IDEF(VCST_Q,                                    0xFFE0FF80, 0xD0608080, 1,, "vcst.q",       HAS_VD_AS_OUTPUT|HAS_IMM5|IS_VFPU4|HAS_VSIZE)
IDEF(VF2IN_S,                                   0xFFE08080, 0xD2000000, 1,, "vf2in.s",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_IMM5|IS_VFPU4|HAS_VSIZE)
IDEF(VF2IN_P,                                   0xFFE08080, 0xD2000080, 1,, "vf2in.p",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_IMM5|IS_VFPU4|HAS_VSIZE)
IDEF(VF2IN_T,                                   0xFFE08080, 0xD2008000, 1,, "vf2in.t",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_IMM5|IS_VFPU4|HAS_VSIZE)
IDEF(VF2IN_Q,                                   0xFFE08080, 0xD2008080, 1,, "vf2in.q",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_IMM5|IS_VFPU4|HAS_VSIZE)
IDEF(VF2IZ_S,                                   0xFFE08080, 0xD2200000, 1,, "vf2iz.s",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_IMM5|IS_VFPU4|HAS_VSIZE)
IDEF(VF2IZ_P,                                   0xFFE08080, 0xD2200080, 1,, "vf2iz.p",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_IMM5|IS_VFPU4|HAS_VSIZE)
IDEF(VF2IZ_T,                                   0xFFE08080, 0xD2208000, 1,, "vf2iz.t",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_IMM5|IS_VFPU4|HAS_VSIZE)
IDEF(VF2IZ_Q,                                   0xFFE08080, 0xD2208080, 1,, "vf2iz.q",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_IMM5|IS_VFPU4|HAS_VSIZE)
IDEF(VF2IU_S,                                   0xFFE08080, 0xD2400000, 1,, "vf2iu.s",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_IMM5|IS_VFPU4|HAS_VSIZE)
IDEF(VF2IU_P,                                   0xFFE08080, 0xD2400080, 1,, "vf2iu.p",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_IMM5|IS_VFPU4|HAS_VSIZE)
IDEF(VF2IU_T,                                   0xFFE08080, 0xD2408000, 1,, "vf2iu.t",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_IMM5|IS_VFPU4|HAS_VSIZE)
IDEF(VF2IU_Q,                                   0xFFE08080, 0xD2408080, 1,, "vf2iu.q",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_IMM5|IS_VFPU4|HAS_VSIZE)
IDEF(VF2ID_S,                                   0xFFE08080, 0xD2600000, 1,, "vf2id.s",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_IMM5|IS_VFPU4|HAS_VSIZE)
IDEF(VF2ID_P,                                   0xFFE08080, 0xD2600080, 1,, "vf2id.p",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_IMM5|IS_VFPU4|HAS_VSIZE)
IDEF(VF2ID_T,                                   0xFFE08080, 0xD2608000, 1,, "vf2id.t",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_IMM5|IS_VFPU4|HAS_VSIZE)
IDEF(VF2ID_Q,                                   0xFFE08080, 0xD2608080, 1,, "vf2id.q",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_IMM5|IS_VFPU4|HAS_VSIZE)
IDEF(VI2F_S,                                    0xFFE08080, 0xD2800000, 1,, "vi2f.s",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_IMM5|IS_VFPU4|HAS_VSIZE)
IDEF(VI2F_P,                                    0xFFE08080, 0xD2800080, 1,, "vi2f.p",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_IMM5|IS_VFPU4|HAS_VSIZE)
IDEF(VI2F_T,                                    0xFFE08080, 0xD2808000, 1,, "vi2f.t",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_IMM5|IS_VFPU4|HAS_VSIZE)
IDEF(VI2F_Q,                                    0xFFE08080, 0xD2808080, 1,, "vi2f.q",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_IMM5|IS_VFPU4|HAS_VSIZE)
IDEF(VCMOVT_S,                                  0xFFF88080, 0xD2A00000, 1,, "vcmovt.s",     HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_IMM3|IS_VFPU4|HAS_VSIZE)
IDEF(VCMOVT_P,                                  0xFFF88080, 0xD2A00080, 1,, "vcmovt.p",     HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_IMM3|IS_VFPU4|HAS_VSIZE)
IDEF(VCMOVT_T,                                  0xFFF88080, 0xD2A08000, 1,, "vcmovt.t",     HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_IMM3|IS_VFPU4|HAS_VSIZE)
IDEF(VCMOVT_Q,                                  0xFFF88080, 0xD2A08080, 1,, "vcmovt.q",     HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_IMM3|IS_VFPU4|HAS_VSIZE)
IDEF(VCMOVF_S,                                  0xFFF88080, 0xD2A80000, 1,, "vcmovf.s",     HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_IMM3|IS_VFPU4|HAS_VSIZE)
IDEF(VCMOVF_P,                                  0xFFF88080, 0xD2A80080, 1,, "vcmovf.p",     HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_IMM3|IS_VFPU4|HAS_VSIZE)
IDEF(VCMOVF_T,                                  0xFFF88080, 0xD2A88000, 1,, "vcmovf.t",     HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_IMM3|IS_VFPU4|HAS_VSIZE)
IDEF(VCMOVF_Q,                                  0xFFF88080, 0xD2A88080, 1,, "vcmovf.q",     HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_IMM3|IS_VFPU4|HAS_VSIZE)
IDEF(VWBN_S,                                    0xFF008080, 0xD3000000, 1,, "vwbn.s",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_IMM8|IS_VFPU4|HAS_VSIZE)
IDEF(LVL_Q,                                     0xFC000002, 0xD4000000, 1,, "lvl.q",        IS_LOAD|HAS_RS_AS_BASE|HAS_VT_AS_OUTPUT|HAS_IMM14)
IDEF(LVR_Q,                                     0xFC000002, 0xD4000002, 1,, "lvr.q",        IS_LOAD|HAS_RS_AS_BASE|HAS_VT_AS_OUTPUT|HAS_IMM14)
IDEF(LV_Q,                                      0xFC000002, 0xD8000000, 1,, "lv.q",         IS_LOAD|HAS_RS_AS_BASE|HAS_VT_AS_OUTPUT|HAS_IMM14)
IDEF(VPFXS,                                     0xFF000000, 0xDC000000, 1,, "vpfxs",        HAS_IMM24|IS_VFPU5)
IDEF(VPFXT,                                     0xFF000000, 0xDD000000, 1,, "vpfxt",        HAS_IMM24|IS_VFPU5)
IDEF(VPFXD,                                     0xFF000000, 0xDE000000, 1,, "vpfxd",        HAS_IMM24|IS_VFPU5)
IDEF(VIIM,                                      0xFF800000, 0xDF000000, 1,, "viim.s",       HAS_VT_AS_OUTPUT|HAS_IMM16|IS_VFPU5)
IDEF(VFIM,                                      0xFF800000, 0xDF800000, 1,, "vfim.s",       HAS_VT_AS_OUTPUT|HAS_IMM16|IS_VFPU5)
IDEF(SC,                                        0xFC000000, 0xE0000000, 1,, "sc",           IS_STORE|HAS_RS_AS_BASE|HAS_RT_AS_INPUT|HAS_IMM16)
IDEF(SWC1,                                      0xFC000000, 0xE4000000, 1,, "swc1",         IS_STORE|HAS_RS_AS_BASE|HAS_FT_AS_INPUT|HAS_IMM16)
IDEF(SV_S,                                      0xFC000000, 0xE8000000, 1,, "sv.s",         IS_STORE|HAS_RS_AS_BASE|HAS_VT_AS_INPUT|HAS_IMM14)
IDEF(VMMUL_P,                                   0xFF808080, 0xF0000080, 1,, "vmmul.p",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU6|HAS_VSIZE)
IDEF(VMMUL_T,                                   0xFF808080, 0xF0008000, 1,, "vmmul.t",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU6|HAS_VSIZE)
IDEF(VMMUL_Q,                                   0xFF808080, 0xF0008080, 1,, "vmmul.q",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU6|HAS_VSIZE)
IDEF(VHTFM2_P,                                  0xFF808080, 0xF0800000, 1,, "vhtfm2.p",     HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU6|HAS_VSIZE)
IDEF(VTFM2_P,                                   0xFF808080, 0xF0800080, 1,, "vtfm2.p",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU6|HAS_VSIZE)
IDEF(VHTFM3_T,                                  0xFF808080, 0xF1000080, 1,, "vhtfm3.t",     HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU6|HAS_VSIZE)
IDEF(VTFM3_T,                                   0xFF808080, 0xF1008000, 1,, "vtfm3.t",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU6|HAS_VSIZE)
IDEF(VHTFM4_Q,                                  0xFF808080, 0xF1808000, 1,, "vhtfm4.q",     HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU6|HAS_VSIZE)
IDEF(VTFM4_Q,                                   0xFF808080, 0xF1808080, 1,, "vtfm4.q",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU6|HAS_VSIZE)
IDEF(VMSCL_P,                                   0xFF808080, 0xF2000080, 1,, "vmscl.p",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU6|HAS_VSIZE)
IDEF(VMSCL_T,                                   0xFF808080, 0xF2008000, 1,, "vmscl.t",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU6|HAS_VSIZE)
IDEF(VMSCL_Q,                                   0xFF808080, 0xF2008080, 1,, "vmscl.q",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU6|HAS_VSIZE)
IDEF(VCRSP_T,                                   0xFF808080, 0xF2808000, 1,, "vcrsp.t",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU6|HAS_VSIZE)
IDEF(VQMUL_Q,                                   0xFF808080, 0xF2808080, 1,, "vqmul.q",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_VT_AS_INPUT|IS_VFPU6|HAS_VSIZE)
IDEF(VMMOV_P,                                   0xFFFF8080, 0xF3800080, 1,, "vmmov.p",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU6|HAS_VSIZE)
IDEF(VMMOV_T,                                   0xFFFF8080, 0xF3808000, 1,, "vmmov.t",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU6|HAS_VSIZE)
IDEF(VMMOV_Q,                                   0xFFFF8080, 0xF3808080, 1,, "vmmov.q",      HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|IS_VFPU6|HAS_VSIZE)
IDEF(VMIDT_P,                                   0xFFFFFF80, 0xF3830080, 1,, "vmidt.p",      HAS_VD_AS_OUTPUT|IS_VFPU6|HAS_VSIZE)
IDEF(VMIDT_T,                                   0xFFFFFF80, 0xF3838000, 1,, "vmidt.t",      HAS_VD_AS_OUTPUT|IS_VFPU6|HAS_VSIZE)
IDEF(VMIDT_Q,                                   0xFFFFFF80, 0xF3838080, 1,, "vmidt.q",      HAS_VD_AS_OUTPUT|IS_VFPU6|HAS_VSIZE)
IDEF(VMZERO_P,                                  0xFFFFFF80, 0xF3860080, 1,, "vmzero.p",     HAS_VD_AS_OUTPUT|IS_VFPU6|HAS_VSIZE)
IDEF(VMZERO_T,                                  0xFFFFFF80, 0xF3868000, 1,, "vmzero.t",     HAS_VD_AS_OUTPUT|IS_VFPU6|HAS_VSIZE)
IDEF(VMZERO_Q,                                  0xFFFFFF80, 0xF3868080, 1,, "vmzero.q",     HAS_VD_AS_OUTPUT|IS_VFPU6|HAS_VSIZE)
IDEF(VMONE_P,                                   0xFFFFFF80, 0xF3870080, 1,, "vmone.p",      HAS_VD_AS_OUTPUT|IS_VFPU6|HAS_VSIZE)
IDEF(VMONE_T,                                   0xFFFFFF80, 0xF3878000, 1,, "vmone.t",      HAS_VD_AS_OUTPUT|IS_VFPU6|HAS_VSIZE)
IDEF(VMONE_Q,                                   0xFFFFFF80, 0xF3878080, 1,, "vmone.q",      HAS_VD_AS_OUTPUT|IS_VFPU6|HAS_VSIZE)
IDEF(VROT_P,                                    0xFFE08080, 0xF3A00080, 1,, "vrot.p",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_IMM5|IS_VFPU6|HAS_VSIZE)
IDEF(VROT_T,                                    0xFFE08080, 0xF3A08000, 1,, "vrot.t",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_IMM5|IS_VFPU6|HAS_VSIZE)
IDEF(VROT_Q,                                    0xFFE08080, 0xF3A08080, 1,, "vrot.q",       HAS_VD_AS_OUTPUT|HAS_VS_AS_INPUT|HAS_IMM5|IS_VFPU6|HAS_VSIZE)
IDEF(SVL_Q,                                     0xFC000002, 0xF4000000, 1,, "svl.q",        IS_STORE|HAS_RS_AS_BASE|HAS_VT_AS_INPUT|HAS_IMM14)
IDEF(SVR_Q,                                     0xFC000002, 0xF4000002, 1,, "svr.q",        IS_STORE|HAS_RS_AS_BASE|HAS_VT_AS_INPUT|HAS_IMM14)
IDEF(SV_Q,                                      0xFC000000, 0xF8000000, 1,, "sv.q",         IS_STORE|HAS_RS_AS_BASE|HAS_VT_AS_INPUT|HAS_IMM14)
IDEF(VNOP,                                      0xFFFFFFFF, 0xFFFF0000, 1,, "vnop",         IS_VFPU7|IS_UNIMPLEMENTED)
IDEF(VSYNC,                                     0xFFFFFFFF, 0xFFFF0320, 1,, "vsync",        IS_VFPU7|IS_UNIMPLEMENTED)
IDEF(VFLUSH,                                    0xFFFFFFFF, 0xFFFF040D, 1,, "vflush",       IS_VFPU7|IS_UNIMPLEMENTED)