<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>SAM9X25 Software Package: libraries/libchip_sam9xx5/include/SAM9G15.h Source File</title>
<link href="common/style.css" rel="stylesheet" type="text/css"/>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
    <div id="body">
        <div id="title">ATSAM9X25 Software Package 1.0</div>
        <div id="banner"></div>

<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div class="navpath">
    <ul>
      <li><a class="el" href="dir_a6ce0f6ec275ca8f912c9908441ecb7a.html">libraries</a>      </li>
      <li><a class="el" href="dir_178aaca3333b0d49a9b18a55c8141377.html">libchip_sam9xx5</a>      </li>
      <li><a class="el" href="dir_7dadfbd04c75b6b1a2064bb25888c37b.html">include</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<h1>SAM9G15.h</h1>  </div>
</div>
<div class="contents">
<div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/* ---------------------------------------------------------------------------- */</span> 
<a name="l00002"></a>00002 <span class="comment">/*                  Atmel Microcontroller Software Support                      */</span>
<a name="l00003"></a>00003 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00004"></a>00004 <span class="comment">/* Copyright (c) 2011, Atmel Corporation                                        */</span>
<a name="l00005"></a>00005 <span class="comment">/*                                                                              */</span>
<a name="l00006"></a>00006 <span class="comment">/* All rights reserved.                                                         */</span>
<a name="l00007"></a>00007 <span class="comment">/*                                                                              */</span>
<a name="l00008"></a>00008 <span class="comment">/* Redistribution and use in source and binary forms, with or without           */</span>
<a name="l00009"></a>00009 <span class="comment">/* modification, are permitted provided that the following condition is met:    */</span>
<a name="l00010"></a>00010 <span class="comment">/*                                                                              */</span>
<a name="l00011"></a>00011 <span class="comment">/* - Redistributions of source code must retain the above copyright notice,     */</span>
<a name="l00012"></a>00012 <span class="comment">/* this list of conditions and the disclaimer below.                            */</span>
<a name="l00013"></a>00013 <span class="comment">/*                                                                              */</span>
<a name="l00014"></a>00014 <span class="comment">/* Atmel&#39;s name may not be used to endorse or promote products derived from     */</span>
<a name="l00015"></a>00015 <span class="comment">/* this software without specific prior written permission.                     */</span>
<a name="l00016"></a>00016 <span class="comment">/*                                                                              */</span>
<a name="l00017"></a>00017 <span class="comment">/* DISCLAIMER:  THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR   */</span>
<a name="l00018"></a>00018 <span class="comment">/* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF */</span>
<a name="l00019"></a>00019 <span class="comment">/* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE   */</span>
<a name="l00020"></a>00020 <span class="comment">/* DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,      */</span>
<a name="l00021"></a>00021 <span class="comment">/* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT */</span>
<a name="l00022"></a>00022 <span class="comment">/* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,  */</span>
<a name="l00023"></a>00023 <span class="comment">/* OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF    */</span>
<a name="l00024"></a>00024 <span class="comment">/* LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING         */</span>
<a name="l00025"></a>00025 <span class="comment">/* NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, */</span>
<a name="l00026"></a>00026 <span class="comment">/* EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                           */</span>
<a name="l00027"></a>00027 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00028"></a>00028 <span class="comment">/*                                                                              */</span>
<a name="l00029"></a>00029 <span class="comment">/* File Name    : AT91SAM9G15.h */</span>
<a name="l00030"></a>00030 <span class="comment">/* Object       : AT91SAM9G15 definitions */</span>
<a name="l00031"></a>00031 <span class="comment">/* Generated by : AT91 SW Application Group */</span>
<a name="l00032"></a>00032 <span class="comment">/* Generated on : 2011-02-28 */</span>
<a name="l00033"></a>00033 
<a name="l00034"></a>00034 <span class="preprocessor">#ifndef AT91SAM9G15_H</span>
<a name="l00035"></a>00035 <span class="preprocessor"></span><span class="preprocessor">#define AT91SAM9G15_H</span>
<a name="l00036"></a>00036 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00037"></a>00037 <span class="comment">/** \addtogroup AT91SAM9G15_definitions AT91SAM9G15 definitions</span>
<a name="l00038"></a>00038 <span class="comment">  This file defines all structures and symbols for AT91SAM9G15:</span>
<a name="l00039"></a>00039 <span class="comment">    - registers and bitfields</span>
<a name="l00040"></a>00040 <span class="comment">    - peripheral base address</span>
<a name="l00041"></a>00041 <span class="comment">    - peripheral ID</span>
<a name="l00042"></a>00042 <span class="comment">    - PIO definitions</span>
<a name="l00043"></a>00043 <span class="comment">*/</span><span class="comment"></span>
<a name="l00044"></a>00044 <span class="comment">/*@{*/</span>
<a name="l00045"></a>00045 
<a name="l00046"></a>00046 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l00047"></a>00047 <span class="preprocessor"></span> <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {
<a name="l00048"></a>00048 <span class="preprocessor">#endif </span>
<a name="l00049"></a>00049 <span class="preprocessor"></span>
<a name="l00050"></a>00050 <span class="preprocessor">#ifndef __ASSEMBLY__</span>
<a name="l00051"></a>00051 <span class="preprocessor"></span><span class="preprocessor">#include &lt;stdint.h&gt;</span>
<a name="l00052"></a>00052 <span class="preprocessor">#ifndef __cplusplus</span>
<a name="l00053"></a><a class="code" href="group___a_t91_s_a_m9_g15__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">00053</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">const</span> uint32_t RoReg; <span class="comment">/**&lt; Read only 32-bit register (volatile const unsigned int) */</span>
<a name="l00054"></a>00054 <span class="preprocessor">#else</span>
<a name="l00055"></a>00055 <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">volatile</span>       uint32_t RoReg; <span class="comment">/**&lt; Read only 32-bit register (volatile const unsigned int) */</span>
<a name="l00056"></a>00056 <span class="preprocessor">#endif</span>
<a name="l00057"></a><a class="code" href="group___a_t91_s_a_m9_g15__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">00057</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">volatile</span>       uint32_t WoReg; <span class="comment">/**&lt; Write only 32-bit register (volatile unsigned int) */</span>
<a name="l00058"></a><a class="code" href="group___a_t91_s_a_m9_g15__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">00058</a> <span class="keyword">typedef</span> <span class="keyword">volatile</span>       uint32_t RwReg; <span class="comment">/**&lt; Read-Write 32-bit register (volatile unsigned int) */</span>
<a name="l00059"></a>00059 <span class="preprocessor">#define CAST(type, value) ((type *)(value))</span>
<a name="l00060"></a><a class="code" href="group___a_t91_s_a_m9_g15__definitions.html#gad9dd6ceb323c1d2d3caf66d30ea9a47b">00060</a> <span class="preprocessor"></span><span class="preprocessor">#define REG_ACCESS(type, address) (*(type*)(address)) </span><span class="comment">/**&lt; C code: Register value */</span>
<a name="l00061"></a>00061 <span class="preprocessor">#else</span>
<a name="l00062"></a>00062 <span class="preprocessor"></span><span class="preprocessor">#define CAST(type, value) (value) </span>
<a name="l00063"></a>00063 <span class="preprocessor"></span><span class="preprocessor">#define REG_ACCESS(type, address) (address) </span><span class="comment">/**&lt; Assembly code: Register address */</span>
<a name="l00064"></a>00064 <span class="preprocessor">#endif</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span>
<a name="l00066"></a><a class="code" href="group___a_t91_s_a_m9_g15__definitions.html#ga7e1129cd8a196f4284d41db3e82ad5c8">00066</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> IRQn
<a name="l00067"></a>00067 {
<a name="l00068"></a><a class="code" href="group___a_t91_s_a_m9_x35__definitions.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae7d92de01ae4213e564202a61f5e66d8">00068</a>   <a class="code" href="group___a_t91_s_a_m9_x35__definitions.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae7d92de01ae4213e564202a61f5e66d8">FIQ_IRQn</a>             =  0, <span class="comment">/**&lt;  0 AT91SAM9G15 Advanced Interrupt Controller (FIQ) */</span>
<a name="l00069"></a><a class="code" href="group___a_t91_s_a_m9_x35__definitions.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2c84f58f75812c154502748db2049b4a">00069</a>   <a class="code" href="group___a_t91_s_a_m9_x35__definitions.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2c84f58f75812c154502748db2049b4a">SYS_IRQn</a>             =  1, <span class="comment">/**&lt;  1 AT91SAM9G15 System Controller Interrupt (SYS) */</span>
<a name="l00070"></a><a class="code" href="group___a_t91_s_a_m9_x35__definitions.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8face681003f089b7c476deb88a0683e">00070</a>   <a class="code" href="group___a_t91_s_a_m9_x35__definitions.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8face681003f089b7c476deb88a0683e">PIOAB_IRQn</a>           =  2, <span class="comment">/**&lt;  2 AT91SAM9G15 Parallel I/O Controller A and B (PIOAB) */</span>
<a name="l00071"></a><a class="code" href="group___a_t91_s_a_m9_x35__definitions.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa7fd17642c5cb8bbcc68b5177b5b33b9">00071</a>   <a class="code" href="group___a_t91_s_a_m9_x35__definitions.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa7fd17642c5cb8bbcc68b5177b5b33b9">PIOCD_IRQn</a>           =  3, <span class="comment">/**&lt;  3 AT91SAM9G15 Parallel I/O Controller C and D (PIOCD) */</span>
<a name="l00072"></a><a class="code" href="group___a_t91_s_a_m9_x35__definitions.html#gga7e1129cd8a196f4284d41db3e82ad5c8a09bdb1c44b864acbcdacad5a9224ad60">00072</a>   <a class="code" href="group___a_t91_s_a_m9_x35__definitions.html#gga7e1129cd8a196f4284d41db3e82ad5c8a09bdb1c44b864acbcdacad5a9224ad60">SMD_IRQn</a>             =  4, <span class="comment">/**&lt;  4 AT91SAM9G15 SMD Soft Modem (SMD) */</span>
<a name="l00073"></a><a class="code" href="group___a_t91_s_a_m9_x35__definitions.html#gga7e1129cd8a196f4284d41db3e82ad5c8a43e3b1f1fe48053e7eb3be8e045cc05a">00073</a>   <a class="code" href="group___a_t91_s_a_m9_x35__definitions.html#gga7e1129cd8a196f4284d41db3e82ad5c8a43e3b1f1fe48053e7eb3be8e045cc05a">USART0_IRQn</a>          =  5, <span class="comment">/**&lt;  5 AT91SAM9G15 USART 0 (USART0) */</span>
<a name="l00074"></a><a class="code" href="group___a_t91_s_a_m9_x35__definitions.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">00074</a>   <a class="code" href="group___a_t91_s_a_m9_x35__definitions.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a>          =  6, <span class="comment">/**&lt;  6 AT91SAM9G15 USART 1 (USART1) */</span>
<a name="l00075"></a><a class="code" href="group___a_t91_s_a_m9_x35__definitions.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">00075</a>   <a class="code" href="group___a_t91_s_a_m9_x35__definitions.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a>          =  7, <span class="comment">/**&lt;  7 AT91SAM9G15 USART 2 (USART2) */</span>
<a name="l00076"></a><a class="code" href="group___a_t91_s_a_m9_x35__definitions.html#gga7e1129cd8a196f4284d41db3e82ad5c8aaf10d0ac9af8ffe7fe95a45329d3c6a7">00076</a>   <a class="code" href="group___a_t91_s_a_m9_x35__definitions.html#gga7e1129cd8a196f4284d41db3e82ad5c8aaf10d0ac9af8ffe7fe95a45329d3c6a7">TWI0_IRQn</a>            =  9, <span class="comment">/**&lt;  9 AT91SAM9G15 Two-Wire Interface 0 (TWI0) */</span>
<a name="l00077"></a><a class="code" href="group___a_t91_s_a_m9_x35__definitions.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac19659374b565d0e0e6985ad60ff1be9">00077</a>   <a class="code" href="group___a_t91_s_a_m9_x35__definitions.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac19659374b565d0e0e6985ad60ff1be9">TWI1_IRQn</a>            = 10, <span class="comment">/**&lt; 10 AT91SAM9G15 Two-Wire Interface 1 (TWI1) */</span>
<a name="l00078"></a><a class="code" href="group___a_t91_s_a_m9_x35__definitions.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d951dbe830172b266ee2a28fd516610">00078</a>   <a class="code" href="group___a_t91_s_a_m9_x35__definitions.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d951dbe830172b266ee2a28fd516610">TWI2_IRQn</a>            = 11, <span class="comment">/**&lt; 11 AT91SAM9G15 Two-Wire Interface 2 (TWI2) */</span>
<a name="l00079"></a><a class="code" href="group___a_t91_s_a_m9_x35__definitions.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1901b138808f1e30d43fbdd208767a4d">00079</a>   <a class="code" href="group___a_t91_s_a_m9_x35__definitions.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1901b138808f1e30d43fbdd208767a4d">HSMCI0_IRQn</a>          = 12, <span class="comment">/**&lt; 12 AT91SAM9G15 High Speed Multimedia Card Interface 0 (HSMCI0) */</span>
<a name="l00080"></a><a class="code" href="group___a_t91_s_a_m9_x35__definitions.html#gga7e1129cd8a196f4284d41db3e82ad5c8afa7f89ab9f5d1965ea1599578d01a454">00080</a>   <a class="code" href="group___a_t91_s_a_m9_x35__definitions.html#gga7e1129cd8a196f4284d41db3e82ad5c8afa7f89ab9f5d1965ea1599578d01a454">SPI0_IRQn</a>            = 13, <span class="comment">/**&lt; 13 AT91SAM9G15 Serial Peripheral Interface 0 (SPI0) */</span>
<a name="l00081"></a><a class="code" href="group___a_t91_s_a_m9_x35__definitions.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">00081</a>   <a class="code" href="group___a_t91_s_a_m9_x35__definitions.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a>            = 14, <span class="comment">/**&lt; 14 AT91SAM9G15 Serial Peripheral Interface 1 (SPI1) */</span>
<a name="l00082"></a><a class="code" href="group___a_t91_s_a_m9_x35__definitions.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae9122b85b58f7c24033a8515615a7b74">00082</a>   <a class="code" href="group___a_t91_s_a_m9_x35__definitions.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae9122b85b58f7c24033a8515615a7b74">UART0_IRQn</a>           = 15, <span class="comment">/**&lt; 15 AT91SAM9G15 UART 0 (UART0) */</span>
<a name="l00083"></a><a class="code" href="group___a_t91_s_a_m9_x35__definitions.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9650ab92e46bc16f333d4c63ad0459b4">00083</a>   <a class="code" href="group___a_t91_s_a_m9_x35__definitions.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9650ab92e46bc16f333d4c63ad0459b4">UART1_IRQn</a>           = 16, <span class="comment">/**&lt; 16 AT91SAM9G15 UART 1 (UART1) */</span>
<a name="l00084"></a><a class="code" href="group___a_t91_s_a_m9_x35__definitions.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae72986bdfb7f0b94c9a07a362eaefd6a">00084</a>   <a class="code" href="group___a_t91_s_a_m9_x35__definitions.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae72986bdfb7f0b94c9a07a362eaefd6a">TC01_IRQn</a>            = 17, <span class="comment">/**&lt; 17 AT91SAM9G15 Timer Counter 0 + 1 (TC01) */</span>
<a name="l00085"></a><a class="code" href="group___a_t91_s_a_m9_x35__definitions.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa5a71754296dc72e50566ddef584f644">00085</a>   <a class="code" href="group___a_t91_s_a_m9_x35__definitions.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa5a71754296dc72e50566ddef584f644">PWM_IRQn</a>             = 18, <span class="comment">/**&lt; 18 AT91SAM9G15 Pulse Width Modulation Controller (PWM) */</span>
<a name="l00086"></a><a class="code" href="group___a_t91_s_a_m9_x35__definitions.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4d69175258ae261dd545001e810421b3">00086</a>   <a class="code" href="group___a_t91_s_a_m9_x35__definitions.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4d69175258ae261dd545001e810421b3">ADC_IRQn</a>             = 19, <span class="comment">/**&lt; 19 AT91SAM9G15 ADC Controller (ADC) */</span>
<a name="l00087"></a><a class="code" href="group___a_t91_s_a_m9_x35__definitions.html#gga7e1129cd8a196f4284d41db3e82ad5c8af2ee7dca4f1464c1911f1a4b28d1c4b8">00087</a>   <a class="code" href="group___a_t91_s_a_m9_x35__definitions.html#gga7e1129cd8a196f4284d41db3e82ad5c8af2ee7dca4f1464c1911f1a4b28d1c4b8">DMAC0_IRQn</a>           = 20, <span class="comment">/**&lt; 20 AT91SAM9G15 DMA Controller 0 (DMAC0) */</span>
<a name="l00088"></a><a class="code" href="group___a_t91_s_a_m9_x35__definitions.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5b0afffc121e4be222665fabdcd27275">00088</a>   <a class="code" href="group___a_t91_s_a_m9_x35__definitions.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5b0afffc121e4be222665fabdcd27275">DMAC1_IRQn</a>           = 21, <span class="comment">/**&lt; 21 AT91SAM9G15 DMA Controller 1 (DMAC1) */</span>
<a name="l00089"></a><a class="code" href="group___a_t91_s_a_m9_x35__definitions.html#gga7e1129cd8a196f4284d41db3e82ad5c8a49ea2a33e098dc95a23ce654d06320b6">00089</a>   <a class="code" href="group___a_t91_s_a_m9_x35__definitions.html#gga7e1129cd8a196f4284d41db3e82ad5c8a49ea2a33e098dc95a23ce654d06320b6">UHPHS_IRQn</a>           = 22, <span class="comment">/**&lt; 22 AT91SAM9G15 USB Host High Speed (UHPHS) */</span>
<a name="l00090"></a><a class="code" href="group___a_t91_s_a_m9_x35__definitions.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7c434a16f6a2134cf6feff0cbf6c2aa1">00090</a>   <a class="code" href="group___a_t91_s_a_m9_x35__definitions.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7c434a16f6a2134cf6feff0cbf6c2aa1">UDPHS_IRQn</a>           = 23, <span class="comment">/**&lt; 23 AT91SAM9G15 USB Device High Speed (UDPHS) */</span>
<a name="l00091"></a><a class="code" href="group___a_t91_s_a_m9_x35__definitions.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb4713fb5905265a26ff02ef3a5a827d">00091</a>   <a class="code" href="group___a_t91_s_a_m9_x35__definitions.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb4713fb5905265a26ff02ef3a5a827d">LCDC_IRQn</a>            = 25, <span class="comment">/**&lt; 25 AT91SAM9G15 LCD Controller (LCDC) */</span>
<a name="l00092"></a><a class="code" href="group___a_t91_s_a_m9_x35__definitions.html#gga7e1129cd8a196f4284d41db3e82ad5c8af6d5a684f81911e32140b35a8f6b0b7c">00092</a>   <a class="code" href="group___a_t91_s_a_m9_x35__definitions.html#gga7e1129cd8a196f4284d41db3e82ad5c8af6d5a684f81911e32140b35a8f6b0b7c">HSMCI1_IRQn</a>          = 26, <span class="comment">/**&lt; 26 AT91SAM9G15 High Speed Multimedia Card Interface 1 (HSMCI1) */</span>
<a name="l00093"></a><a class="code" href="group___a_t91_s_a_m9_x35__definitions.html#gga7e1129cd8a196f4284d41db3e82ad5c8a79414d5740dbdd1234e66fa8351a1b8f">00093</a>   <a class="code" href="group___a_t91_s_a_m9_x35__definitions.html#gga7e1129cd8a196f4284d41db3e82ad5c8a79414d5740dbdd1234e66fa8351a1b8f">SSC_IRQn</a>             = 28, <span class="comment">/**&lt; 28 AT91SAM9G15 Synchronous Serial Controller (SSC) */</span>
<a name="l00094"></a><a class="code" href="group___a_t91_s_a_m9_x35__definitions.html#gga7e1129cd8a196f4284d41db3e82ad5c8aae879d2a97636437a59b83960ab5c41c">00094</a>   <a class="code" href="group___a_t91_s_a_m9_x35__definitions.html#gga7e1129cd8a196f4284d41db3e82ad5c8aae879d2a97636437a59b83960ab5c41c">IRQ_IRQn</a>             = 31  <span class="comment">/**&lt; 31 AT91SAM9G15 Advanced Interrupt Controller (IRQ) */</span>
<a name="l00095"></a>00095 } IRQn_Type;
<a name="l00096"></a>00096 
<a name="l00097"></a>00097 <span class="comment">/* ************************************************************************** */</span><span class="comment"></span>
<a name="l00098"></a>00098 <span class="comment">/**  SOFTWARE PERIPHERAL API DEFINITION FOR AT91SAM9G15 */</span>
<a name="l00099"></a>00099 <span class="comment">/* ************************************************************************** */</span><span class="comment"></span>
<a name="l00100"></a>00100 <span class="comment">/** \addtogroup AT91SAM9G15_api Peripheral Software API */</span><span class="comment"></span>
<a name="l00101"></a>00101 <span class="comment">/*@{*/</span>
<a name="l00102"></a>00102 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l00103"></a>00103 <span class="comment">/**  SOFTWARE API DEFINITION FOR Analog-to-digital Converter */</span>
<a name="l00104"></a>00104 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l00105"></a>00105 <span class="comment">/** \addtogroup AT91SAM9G15_ADC Analog-to-digital Converter */</span><span class="comment"></span>
<a name="l00106"></a>00106 <span class="comment">/*@{*/</span>
<a name="l00107"></a>00107 
<a name="l00108"></a>00108 <span class="preprocessor">#ifndef __ASSEMBLY__</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span><span class="comment">/** \brief Adc hardware registers */</span>
<a name="l00110"></a><a class="code" href="struct_adc.html">00110</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l00111"></a><a class="code" href="struct_adc.html#ad39f3b666cf738aaa481425450a645b4">00111</a>   WoReg ADC_CR;        <span class="comment">/**&lt; \brief (Adc Offset: 0x00) Control Register */</span>
<a name="l00112"></a><a class="code" href="struct_adc.html#a9a50f6391d438c327c03421890da8b0c">00112</a>   RwReg ADC_MR;        <span class="comment">/**&lt; \brief (Adc Offset: 0x04) Mode Register */</span>
<a name="l00113"></a><a class="code" href="struct_adc.html#ae21c150c2c2c89778c69b3bf8dce834a">00113</a>   RwReg ADC_SEQR1;     <span class="comment">/**&lt; \brief (Adc Offset: 0x08) Channel Sequence Register 1 */</span>
<a name="l00114"></a><a class="code" href="struct_adc.html#af376ab5699224c74b64d6fbec657e546">00114</a>   RwReg ADC_SEQR2;     <span class="comment">/**&lt; \brief (Adc Offset: 0x0C) Channel Sequence Register 2 */</span>
<a name="l00115"></a><a class="code" href="struct_adc.html#a98e18f85418175817d824b3a43f0ab6e">00115</a>   WoReg ADC_CHER;      <span class="comment">/**&lt; \brief (Adc Offset: 0x10) Channel Enable Register */</span>
<a name="l00116"></a><a class="code" href="struct_adc.html#ad7cd66e7016957dd0b3429ce46ae6d9b">00116</a>   WoReg ADC_CHDR;      <span class="comment">/**&lt; \brief (Adc Offset: 0x14) Channel Disable Register */</span>
<a name="l00117"></a><a class="code" href="struct_adc.html#a54628eefad27d881a332c9ddad97619c">00117</a>   RoReg ADC_CHSR;      <span class="comment">/**&lt; \brief (Adc Offset: 0x18) Channel Status Register */</span>
<a name="l00118"></a>00118   RoReg Reserved1[1];
<a name="l00119"></a><a class="code" href="struct_adc.html#a38bbb4f3f110bfb92e76dbd449103707">00119</a>   RoReg ADC_LCDR;      <span class="comment">/**&lt; \brief (Adc Offset: 0x20) Last Converted Data Register */</span>
<a name="l00120"></a><a class="code" href="struct_adc.html#ac181c90edd03d4ba5f57c8e9db53cd7e">00120</a>   WoReg ADC_IER;       <span class="comment">/**&lt; \brief (Adc Offset: 0x24) Interrupt Enable Register */</span>
<a name="l00121"></a><a class="code" href="struct_adc.html#ac3ba8090faec5a39dde230c95b6f8bd8">00121</a>   WoReg ADC_IDR;       <span class="comment">/**&lt; \brief (Adc Offset: 0x28) Interrupt Disable Register */</span>
<a name="l00122"></a><a class="code" href="struct_adc.html#a349bb20bfbed6b76d8c06b4bd14c1257">00122</a>   RoReg ADC_IMR;       <span class="comment">/**&lt; \brief (Adc Offset: 0x2C) Interrupt Mask Register */</span>
<a name="l00123"></a><a class="code" href="struct_adc.html#a1d74c76ce66eb38942e3b0f291888a38">00123</a>   RoReg ADC_ISR;       <span class="comment">/**&lt; \brief (Adc Offset: 0x30) Interrupt Status Register */</span>
<a name="l00124"></a>00124   RoReg Reserved2[2];
<a name="l00125"></a><a class="code" href="struct_adc.html#a34c4681a98955c7a4c64580e5c548117">00125</a>   RoReg ADC_OVER;      <span class="comment">/**&lt; \brief (Adc Offset: 0x3C) Overrun Status Register */</span>
<a name="l00126"></a><a class="code" href="struct_adc.html#a3c83a211cb6dc2908e73af00e4a69ca2">00126</a>   RwReg ADC_EMR;       <span class="comment">/**&lt; \brief (Adc Offset: 0x40) Extended Mode Register */</span>
<a name="l00127"></a><a class="code" href="struct_adc.html#a23fef5d81f67d00d2d6c1d0cba023b75">00127</a>   RwReg ADC_CWR;       <span class="comment">/**&lt; \brief (Adc Offset: 0x44) Compare Window Register */</span>
<a name="l00128"></a>00128   RoReg Reserved3[2];
<a name="l00129"></a><a class="code" href="struct_adc.html#a9edf69f1400421daf66f5dc6f730deec">00129</a>   RoReg ADC_CDR[12];   <span class="comment">/**&lt; \brief (Adc Offset: 0x50) Channel Data Register */</span>
<a name="l00130"></a>00130   RoReg Reserved4[12];
<a name="l00131"></a><a class="code" href="struct_adc.html#ae15394af929517fc99459f1635214075">00131</a>   RwReg ADC_TSMR;      <span class="comment">/**&lt; \brief (Adc Offset: 0xB0) Touchscreen Mode Register */</span>
<a name="l00132"></a><a class="code" href="struct_adc.html#ab2c13f20cd546f37b5082aa7baa86ca3">00132</a>   RoReg ADC_XPOSR;     <span class="comment">/**&lt; \brief (Adc Offset: 0xB4) Touchscreen X Position Register */</span>
<a name="l00133"></a><a class="code" href="struct_adc.html#afecc613cad1a70f09a5ebc3538addfdd">00133</a>   RoReg ADC_YPOSR;     <span class="comment">/**&lt; \brief (Adc Offset: 0xB8) Touchscreen Y Position Register */</span>
<a name="l00134"></a><a class="code" href="struct_adc.html#a9f371d8bb390ab82ba10a4434a6e4b2a">00134</a>   RoReg ADC_PRESSR;    <span class="comment">/**&lt; \brief (Adc Offset: 0xBC) Touchscreen Pressure Register */</span>
<a name="l00135"></a><a class="code" href="struct_adc.html#a6c368c34167d9e32685e492fefaf9f2b">00135</a>   RwReg ADC_TRGR;      <span class="comment">/**&lt; \brief (Adc Offset: 0xC0) Trigger Register */</span>
<a name="l00136"></a>00136   RoReg Reserved5[8];
<a name="l00137"></a><a class="code" href="struct_adc.html#ab477e52bde0fb68d7320f3b6f86b24a0">00137</a>   RwReg ADC_WPMR;      <span class="comment">/**&lt; \brief (Adc Offset: 0xE4) Write Protect Mode Register */</span>
<a name="l00138"></a><a class="code" href="struct_adc.html#a6162057c483a6446c18625dc3add565d">00138</a>   RoReg ADC_WPSR;      <span class="comment">/**&lt; \brief (Adc Offset: 0xE8) Write Protect Status Register */</span>
<a name="l00139"></a>00139 } <a class="code" href="struct_adc.html" title="Adc hardware registers.">Adc</a>;
<a name="l00140"></a>00140 <span class="preprocessor">#endif </span><span class="comment">/* __ASSEMBLY__ */</span>
<a name="l00141"></a>00141 <span class="comment">/* -------- ADC_CR : (ADC Offset: 0x00) Control Register -------- */</span>
<a name="l00142"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga2c31214d4207b696a766ae1a178910e1">00142</a> <span class="preprocessor">#define ADC_CR_SWRST (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ADC_CR) Software Reset */</span>
<a name="l00143"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga56fbb58750e557262a437d1a10af616f">00143</a> <span class="preprocessor">#define ADC_CR_START (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (ADC_CR) Start Conversion */</span>
<a name="l00144"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga73c3185c764e0dba062961c5b2db8483">00144</a> <span class="preprocessor">#define ADC_CR_TSCALIB (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (ADC_CR) Touchscreen Calibration */</span>
<a name="l00145"></a>00145 <span class="comment">/* -------- ADC_MR : (ADC Offset: 0x04) Mode Register -------- */</span>
<a name="l00146"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga3377b06d60e42f007420996c3e5698ef">00146</a> <span class="preprocessor">#define ADC_MR_LOWRES (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (ADC_MR) Resolution */</span>
<a name="l00147"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga6cff087653cd4523a18a1b466564716b">00147</a> <span class="preprocessor">#define   ADC_MR_LOWRES_BITS_10 (0x0u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (ADC_MR) 10-bit resolution */</span>
<a name="l00148"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga6fe26a2e625e062cdcda904223b3a7c1">00148</a> <span class="preprocessor">#define   ADC_MR_LOWRES_BITS_8 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (ADC_MR) 8-bit resolution */</span>
<a name="l00149"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga394924577c53d8c5e7325f453edc192c">00149</a> <span class="preprocessor">#define ADC_MR_SLEEP (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (ADC_MR) Sleep Mode */</span>
<a name="l00150"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gafb3ecf84d675ae490c1da2f6180e3924">00150</a> <span class="preprocessor">#define   ADC_MR_SLEEP_NORMAL (0x0u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (ADC_MR) Normal Mode: The ADC Core and reference voltage circuitry are kept ON between conversions */</span>
<a name="l00151"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gaa913c458dc3b5dddf46e2f442d40a5e4">00151</a> <span class="preprocessor">#define   ADC_MR_SLEEP_SLEEP (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (ADC_MR) Sleep Mode: The ADC Core and reference voltage circuitry are OFF between conversions */</span>
<a name="l00152"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gaf8235c7a40116783b97df9524c483c12">00152</a> <span class="preprocessor">#define ADC_MR_FWUP (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (ADC_MR) Fast Wake Up */</span>
<a name="l00153"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gae8460105c55c937b9eaf2937df0fcbc0">00153</a> <span class="preprocessor">#define   ADC_MR_FWUP_OFF (0x0u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (ADC_MR) Normal Sleep Mode: The sleep mode is defined by the SLEEP bit */</span>
<a name="l00154"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gae517a83a46f0b9f3d55271cfd73fa376">00154</a> <span class="preprocessor">#define   ADC_MR_FWUP_ON (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (ADC_MR) Fast Wake Up Sleep Mode: The Voltage reference is ON between conversions and ADC Core is OFF */</span>
<a name="l00155"></a>00155 <span class="preprocessor">#define ADC_MR_PRESCAL_Pos 8</span>
<a name="l00156"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gafad8659c6f591e01e81a9f0e3c364477">00156</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_MR_PRESCAL_Msk (0xffu &lt;&lt; ADC_MR_PRESCAL_Pos) </span><span class="comment">/**&lt; \brief (ADC_MR) Prescaler Rate Selection */</span>
<a name="l00157"></a>00157 <span class="preprocessor">#define ADC_MR_PRESCAL(value) ((ADC_MR_PRESCAL_Msk &amp; ((value) &lt;&lt; ADC_MR_PRESCAL_Pos)))</span>
<a name="l00158"></a>00158 <span class="preprocessor"></span><span class="preprocessor">#define ADC_MR_STARTUP_Pos 16</span>
<a name="l00159"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga2befc0d94b4f3fd57446418ce748c23f">00159</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_MR_STARTUP_Msk (0xfu &lt;&lt; ADC_MR_STARTUP_Pos) </span><span class="comment">/**&lt; \brief (ADC_MR) Start Up Time */</span>
<a name="l00160"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga631145520d365a0784eb7f2863d71073">00160</a> <span class="preprocessor">#define   ADC_MR_STARTUP_SUT0 (0x0u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (ADC_MR) 0 periods of ADCClock */</span>
<a name="l00161"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga285f150e41c096f9c00dceb30b9636b7">00161</a> <span class="preprocessor">#define   ADC_MR_STARTUP_SUT8 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (ADC_MR) 8 periods of ADCClock */</span>
<a name="l00162"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gaec6c9192c16e3798c1548853a19e34e4">00162</a> <span class="preprocessor">#define   ADC_MR_STARTUP_SUT16 (0x2u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (ADC_MR) 16 periods of ADCClock */</span>
<a name="l00163"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gabdaa3a992ded30ea886eb801b30c9025">00163</a> <span class="preprocessor">#define   ADC_MR_STARTUP_SUT24 (0x3u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (ADC_MR) 24 periods of ADCClock */</span>
<a name="l00164"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga4457b30a7e600c7bb5ece681c2a8b9d3">00164</a> <span class="preprocessor">#define   ADC_MR_STARTUP_SUT64 (0x4u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (ADC_MR) 64 periods of ADCClock */</span>
<a name="l00165"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga58299008bd630845ab1513402c4667ac">00165</a> <span class="preprocessor">#define   ADC_MR_STARTUP_SUT80 (0x5u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (ADC_MR) 80 periods of ADCClock */</span>
<a name="l00166"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga4dc4867e25dbc40f8e80668d302984a8">00166</a> <span class="preprocessor">#define   ADC_MR_STARTUP_SUT96 (0x6u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (ADC_MR) 96 periods of ADCClock */</span>
<a name="l00167"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gacfb7bf5dd0dcdc98b7c150dcd0aa2b70">00167</a> <span class="preprocessor">#define   ADC_MR_STARTUP_SUT112 (0x7u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (ADC_MR) 112 periods of ADCClock */</span>
<a name="l00168"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gacf0ed50eb450c039a566b0fcd7e86979">00168</a> <span class="preprocessor">#define   ADC_MR_STARTUP_SUT512 (0x8u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (ADC_MR) 512 periods of ADCClock */</span>
<a name="l00169"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gad23f690c4bb5eea8ff209509b566db77">00169</a> <span class="preprocessor">#define   ADC_MR_STARTUP_SUT576 (0x9u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (ADC_MR) 576 periods of ADCClock */</span>
<a name="l00170"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga6ee2ed2e5c41895cfba8003348160eff">00170</a> <span class="preprocessor">#define   ADC_MR_STARTUP_SUT640 (0xAu &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (ADC_MR) 640 periods of ADCClock */</span>
<a name="l00171"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gae2d240bd6308f8f8f8e24df185f92f14">00171</a> <span class="preprocessor">#define   ADC_MR_STARTUP_SUT704 (0xBu &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (ADC_MR) 704 periods of ADCClock */</span>
<a name="l00172"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga4164c1359ac6c50367f09af7826e18e8">00172</a> <span class="preprocessor">#define   ADC_MR_STARTUP_SUT768 (0xCu &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (ADC_MR) 768 periods of ADCClock */</span>
<a name="l00173"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga39cbe75028107796726b6f44c5bc1ee3">00173</a> <span class="preprocessor">#define   ADC_MR_STARTUP_SUT832 (0xDu &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (ADC_MR) 832 periods of ADCClock */</span>
<a name="l00174"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga62edcf420372b2c6b65857c8a9cb588a">00174</a> <span class="preprocessor">#define   ADC_MR_STARTUP_SUT896 (0xEu &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (ADC_MR) 896 periods of ADCClock */</span>
<a name="l00175"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga10212162d0d83b35f05a99587ab42d15">00175</a> <span class="preprocessor">#define   ADC_MR_STARTUP_SUT960 (0xFu &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (ADC_MR) 960 periods of ADCClock */</span>
<a name="l00176"></a>00176 <span class="preprocessor">#define ADC_MR_TRACKTIM_Pos 24</span>
<a name="l00177"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gac7a9f8b7be2199226463bacc350fe376">00177</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_MR_TRACKTIM_Msk (0xfu &lt;&lt; ADC_MR_TRACKTIM_Pos) </span><span class="comment">/**&lt; \brief (ADC_MR) Tracking Time */</span>
<a name="l00178"></a>00178 <span class="preprocessor">#define ADC_MR_TRACKTIM(value) ((ADC_MR_TRACKTIM_Msk &amp; ((value) &lt;&lt; ADC_MR_TRACKTIM_Pos)))</span>
<a name="l00179"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga857b1949668cb4925568b7716f6c49b4">00179</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_MR_USEQ (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (ADC_MR) Use Sequence Enable */</span>
<a name="l00180"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga7c0945d69470300355be43292ca219b2">00180</a> <span class="preprocessor">#define   ADC_MR_USEQ_NUM_ORDER (0x0u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (ADC_MR) Normal Mode: The controller converts channels in a simple numeric order. */</span>
<a name="l00181"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gadadc59cf1e76ee438da0a3be393b3de6">00181</a> <span class="preprocessor">#define   ADC_MR_USEQ_REG_ORDER (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (ADC_MR) User Sequence Mode: The sequence respects what is defined in ADC_SEQR1 and ADC_SEQR2 registers. */</span>
<a name="l00182"></a>00182 <span class="comment">/* -------- ADC_SEQR1 : (ADC Offset: 0x08) Channel Sequence Register 1 -------- */</span>
<a name="l00183"></a>00183 <span class="preprocessor">#define ADC_SEQR1_USCH1_Pos 0</span>
<a name="l00184"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga5e70359767aa30285b7277aae38a7f72">00184</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SEQR1_USCH1_Msk (0xfu &lt;&lt; ADC_SEQR1_USCH1_Pos) </span><span class="comment">/**&lt; \brief (ADC_SEQR1) User Sequence Number 1 */</span>
<a name="l00185"></a>00185 <span class="preprocessor">#define ADC_SEQR1_USCH1(value) ((ADC_SEQR1_USCH1_Msk &amp; ((value) &lt;&lt; ADC_SEQR1_USCH1_Pos)))</span>
<a name="l00186"></a>00186 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SEQR1_USCH2_Pos 4</span>
<a name="l00187"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga8c8f03b9599cfca02c9b6878e42ad1e0">00187</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SEQR1_USCH2_Msk (0xfu &lt;&lt; ADC_SEQR1_USCH2_Pos) </span><span class="comment">/**&lt; \brief (ADC_SEQR1) User Sequence Number 2 */</span>
<a name="l00188"></a>00188 <span class="preprocessor">#define ADC_SEQR1_USCH2(value) ((ADC_SEQR1_USCH2_Msk &amp; ((value) &lt;&lt; ADC_SEQR1_USCH2_Pos)))</span>
<a name="l00189"></a>00189 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SEQR1_USCH3_Pos 8</span>
<a name="l00190"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gaa1961433869050ea73324e095239b1b8">00190</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SEQR1_USCH3_Msk (0xfu &lt;&lt; ADC_SEQR1_USCH3_Pos) </span><span class="comment">/**&lt; \brief (ADC_SEQR1) User Sequence Number 3 */</span>
<a name="l00191"></a>00191 <span class="preprocessor">#define ADC_SEQR1_USCH3(value) ((ADC_SEQR1_USCH3_Msk &amp; ((value) &lt;&lt; ADC_SEQR1_USCH3_Pos)))</span>
<a name="l00192"></a>00192 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SEQR1_USCH4_Pos 12</span>
<a name="l00193"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga4b08b8f7a54c91f5dc47b1be8012e44a">00193</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SEQR1_USCH4_Msk (0xfu &lt;&lt; ADC_SEQR1_USCH4_Pos) </span><span class="comment">/**&lt; \brief (ADC_SEQR1) User Sequence Number 4 */</span>
<a name="l00194"></a>00194 <span class="preprocessor">#define ADC_SEQR1_USCH4(value) ((ADC_SEQR1_USCH4_Msk &amp; ((value) &lt;&lt; ADC_SEQR1_USCH4_Pos)))</span>
<a name="l00195"></a>00195 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SEQR1_USCH5_Pos 16</span>
<a name="l00196"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga4a0e1af0f827238eb77bf098057be1a3">00196</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SEQR1_USCH5_Msk (0xfu &lt;&lt; ADC_SEQR1_USCH5_Pos) </span><span class="comment">/**&lt; \brief (ADC_SEQR1) User Sequence Number 5 */</span>
<a name="l00197"></a>00197 <span class="preprocessor">#define ADC_SEQR1_USCH5(value) ((ADC_SEQR1_USCH5_Msk &amp; ((value) &lt;&lt; ADC_SEQR1_USCH5_Pos)))</span>
<a name="l00198"></a>00198 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SEQR1_USCH6_Pos 20</span>
<a name="l00199"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga0026d1e69b10b3deb1db9ce0b13b1429">00199</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SEQR1_USCH6_Msk (0xfu &lt;&lt; ADC_SEQR1_USCH6_Pos) </span><span class="comment">/**&lt; \brief (ADC_SEQR1) User Sequence Number 6 */</span>
<a name="l00200"></a>00200 <span class="preprocessor">#define ADC_SEQR1_USCH6(value) ((ADC_SEQR1_USCH6_Msk &amp; ((value) &lt;&lt; ADC_SEQR1_USCH6_Pos)))</span>
<a name="l00201"></a>00201 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SEQR1_USCH7_Pos 24</span>
<a name="l00202"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga25e68b2da3c165a4538a0e17fea62bec">00202</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SEQR1_USCH7_Msk (0xfu &lt;&lt; ADC_SEQR1_USCH7_Pos) </span><span class="comment">/**&lt; \brief (ADC_SEQR1) User Sequence Number 7 */</span>
<a name="l00203"></a>00203 <span class="preprocessor">#define ADC_SEQR1_USCH7(value) ((ADC_SEQR1_USCH7_Msk &amp; ((value) &lt;&lt; ADC_SEQR1_USCH7_Pos)))</span>
<a name="l00204"></a>00204 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SEQR1_USCH8_Pos 28</span>
<a name="l00205"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gad7efe2d4e32af723e8251a2df58e0d91">00205</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SEQR1_USCH8_Msk (0xfu &lt;&lt; ADC_SEQR1_USCH8_Pos) </span><span class="comment">/**&lt; \brief (ADC_SEQR1) User Sequence Number 8 */</span>
<a name="l00206"></a>00206 <span class="preprocessor">#define ADC_SEQR1_USCH8(value) ((ADC_SEQR1_USCH8_Msk &amp; ((value) &lt;&lt; ADC_SEQR1_USCH8_Pos)))</span>
<a name="l00207"></a>00207 <span class="preprocessor"></span><span class="comment">/* -------- ADC_SEQR2 : (ADC Offset: 0x0C) Channel Sequence Register 2 -------- */</span>
<a name="l00208"></a>00208 <span class="preprocessor">#define ADC_SEQR2_USCH9_Pos 0</span>
<a name="l00209"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga72d0e6dad569abc4ad1454d93d23f8b6">00209</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SEQR2_USCH9_Msk (0xfu &lt;&lt; ADC_SEQR2_USCH9_Pos) </span><span class="comment">/**&lt; \brief (ADC_SEQR2) User Sequence Number 9 */</span>
<a name="l00210"></a>00210 <span class="preprocessor">#define ADC_SEQR2_USCH9(value) ((ADC_SEQR2_USCH9_Msk &amp; ((value) &lt;&lt; ADC_SEQR2_USCH9_Pos)))</span>
<a name="l00211"></a>00211 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SEQR2_USCH10_Pos 4</span>
<a name="l00212"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga7eb8487c8a87c229c3c7e73915f5911f">00212</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SEQR2_USCH10_Msk (0xfu &lt;&lt; ADC_SEQR2_USCH10_Pos) </span><span class="comment">/**&lt; \brief (ADC_SEQR2) User Sequence Number 10 */</span>
<a name="l00213"></a>00213 <span class="preprocessor">#define ADC_SEQR2_USCH10(value) ((ADC_SEQR2_USCH10_Msk &amp; ((value) &lt;&lt; ADC_SEQR2_USCH10_Pos)))</span>
<a name="l00214"></a>00214 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SEQR2_USCH11_Pos 8</span>
<a name="l00215"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gad8ce2f64d9fde5a499439de74b3c8b09">00215</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SEQR2_USCH11_Msk (0xfu &lt;&lt; ADC_SEQR2_USCH11_Pos) </span><span class="comment">/**&lt; \brief (ADC_SEQR2) User Sequence Number 11 */</span>
<a name="l00216"></a>00216 <span class="preprocessor">#define ADC_SEQR2_USCH11(value) ((ADC_SEQR2_USCH11_Msk &amp; ((value) &lt;&lt; ADC_SEQR2_USCH11_Pos)))</span>
<a name="l00217"></a>00217 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SEQR2_USCH12_Pos 12</span>
<a name="l00218"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga12fbc035948d03303a58627e3ab99691">00218</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SEQR2_USCH12_Msk (0xfu &lt;&lt; ADC_SEQR2_USCH12_Pos) </span><span class="comment">/**&lt; \brief (ADC_SEQR2) User Sequence Number 12 */</span>
<a name="l00219"></a>00219 <span class="preprocessor">#define ADC_SEQR2_USCH12(value) ((ADC_SEQR2_USCH12_Msk &amp; ((value) &lt;&lt; ADC_SEQR2_USCH12_Pos)))</span>
<a name="l00220"></a>00220 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SEQR2_USCH13_Pos 16</span>
<a name="l00221"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga9644e6bc8c63cdfdfe9dd194e2c8e204">00221</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SEQR2_USCH13_Msk (0xfu &lt;&lt; ADC_SEQR2_USCH13_Pos) </span><span class="comment">/**&lt; \brief (ADC_SEQR2) User Sequence Number 13 */</span>
<a name="l00222"></a>00222 <span class="preprocessor">#define ADC_SEQR2_USCH13(value) ((ADC_SEQR2_USCH13_Msk &amp; ((value) &lt;&lt; ADC_SEQR2_USCH13_Pos)))</span>
<a name="l00223"></a>00223 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SEQR2_USCH14_Pos 20</span>
<a name="l00224"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga943316cb22ae8854e77b5e6fb97fed64">00224</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SEQR2_USCH14_Msk (0xfu &lt;&lt; ADC_SEQR2_USCH14_Pos) </span><span class="comment">/**&lt; \brief (ADC_SEQR2) User Sequence Number 14 */</span>
<a name="l00225"></a>00225 <span class="preprocessor">#define ADC_SEQR2_USCH14(value) ((ADC_SEQR2_USCH14_Msk &amp; ((value) &lt;&lt; ADC_SEQR2_USCH14_Pos)))</span>
<a name="l00226"></a>00226 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SEQR2_USCH15_Pos 24</span>
<a name="l00227"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga62a772ad2bb35909db6db74044d54534">00227</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SEQR2_USCH15_Msk (0xfu &lt;&lt; ADC_SEQR2_USCH15_Pos) </span><span class="comment">/**&lt; \brief (ADC_SEQR2) User Sequence Number 15 */</span>
<a name="l00228"></a>00228 <span class="preprocessor">#define ADC_SEQR2_USCH15(value) ((ADC_SEQR2_USCH15_Msk &amp; ((value) &lt;&lt; ADC_SEQR2_USCH15_Pos)))</span>
<a name="l00229"></a>00229 <span class="preprocessor"></span><span class="preprocessor">#define ADC_SEQR2_USCH16_Pos 28</span>
<a name="l00230"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga9e937f2465bf59e204e249bc6c467905">00230</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SEQR2_USCH16_Msk (0xfu &lt;&lt; ADC_SEQR2_USCH16_Pos) </span><span class="comment">/**&lt; \brief (ADC_SEQR2) User Sequence Number 16 */</span>
<a name="l00231"></a>00231 <span class="preprocessor">#define ADC_SEQR2_USCH16(value) ((ADC_SEQR2_USCH16_Msk &amp; ((value) &lt;&lt; ADC_SEQR2_USCH16_Pos)))</span>
<a name="l00232"></a>00232 <span class="preprocessor"></span><span class="comment">/* -------- ADC_CHER : (ADC Offset: 0x10) Channel Enable Register -------- */</span>
<a name="l00233"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga46876297a696b9676948370dd5676efa">00233</a> <span class="preprocessor">#define ADC_CHER_CH0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ADC_CHER) Channel 0 Enable */</span>
<a name="l00234"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga209e30b79785e7a415ff2418224df554">00234</a> <span class="preprocessor">#define ADC_CHER_CH1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (ADC_CHER) Channel 1 Enable */</span>
<a name="l00235"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gafb2a2ebf6eff26fa3ecd612407cf2169">00235</a> <span class="preprocessor">#define ADC_CHER_CH2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (ADC_CHER) Channel 2 Enable */</span>
<a name="l00236"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gac5a07cdd6a0302ad0a78da3915e6b6af">00236</a> <span class="preprocessor">#define ADC_CHER_CH3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (ADC_CHER) Channel 3 Enable */</span>
<a name="l00237"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga6bb6c35d75d759bfb93f2baaa8e80de7">00237</a> <span class="preprocessor">#define ADC_CHER_CH4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (ADC_CHER) Channel 4 Enable */</span>
<a name="l00238"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gaa3a08ec5db6115af6a5e2e123a401a37">00238</a> <span class="preprocessor">#define ADC_CHER_CH5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (ADC_CHER) Channel 5 Enable */</span>
<a name="l00239"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga1b3beccfab2fe1a40a8e3bc143eb62c4">00239</a> <span class="preprocessor">#define ADC_CHER_CH6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (ADC_CHER) Channel 6 Enable */</span>
<a name="l00240"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gaf1a77772c65367056ea6d94996539b21">00240</a> <span class="preprocessor">#define ADC_CHER_CH7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (ADC_CHER) Channel 7 Enable */</span>
<a name="l00241"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gad5f4a20086e17bc15ce9b1b9fc582918">00241</a> <span class="preprocessor">#define ADC_CHER_CH8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (ADC_CHER) Channel 8 Enable */</span>
<a name="l00242"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gaa25453bc6bda5ce6b087e3551d185b92">00242</a> <span class="preprocessor">#define ADC_CHER_CH9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (ADC_CHER) Channel 9 Enable */</span>
<a name="l00243"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga50ede28646501e2501a3ad3d14fdb7db">00243</a> <span class="preprocessor">#define ADC_CHER_CH10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (ADC_CHER) Channel 10 Enable */</span>
<a name="l00244"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga5b5c8cb6944a818feaba55f08998ccea">00244</a> <span class="preprocessor">#define ADC_CHER_CH11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (ADC_CHER) Channel 11 Enable */</span>
<a name="l00245"></a>00245 <span class="comment">/* -------- ADC_CHDR : (ADC Offset: 0x14) Channel Disable Register -------- */</span>
<a name="l00246"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga596cf67b4e76832d8ea824efca51c002">00246</a> <span class="preprocessor">#define ADC_CHDR_CH0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ADC_CHDR) Channel 0 Disable */</span>
<a name="l00247"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gaa98b83b89b1e9c37a30718b968163a46">00247</a> <span class="preprocessor">#define ADC_CHDR_CH1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (ADC_CHDR) Channel 1 Disable */</span>
<a name="l00248"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga1f7ee79e3d6dea2232ee7ec05fee6f4f">00248</a> <span class="preprocessor">#define ADC_CHDR_CH2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (ADC_CHDR) Channel 2 Disable */</span>
<a name="l00249"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga2c522062bb05ec6aa90e4518ca9f7a82">00249</a> <span class="preprocessor">#define ADC_CHDR_CH3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (ADC_CHDR) Channel 3 Disable */</span>
<a name="l00250"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gaf1a46619630e0b607a999c8f270f8697">00250</a> <span class="preprocessor">#define ADC_CHDR_CH4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (ADC_CHDR) Channel 4 Disable */</span>
<a name="l00251"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga336a2d01f32abb870ad2dd398c785b48">00251</a> <span class="preprocessor">#define ADC_CHDR_CH5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (ADC_CHDR) Channel 5 Disable */</span>
<a name="l00252"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gae3c8c1f24f22e2d65b0db56b1e9dafb8">00252</a> <span class="preprocessor">#define ADC_CHDR_CH6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (ADC_CHDR) Channel 6 Disable */</span>
<a name="l00253"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga0cdbcca639454a4fb65d375090c3c759">00253</a> <span class="preprocessor">#define ADC_CHDR_CH7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (ADC_CHDR) Channel 7 Disable */</span>
<a name="l00254"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gafd5e1c961f407ce03db636f41197362b">00254</a> <span class="preprocessor">#define ADC_CHDR_CH8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (ADC_CHDR) Channel 8 Disable */</span>
<a name="l00255"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gaf463e027ab23b69c7284332941279a68">00255</a> <span class="preprocessor">#define ADC_CHDR_CH9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (ADC_CHDR) Channel 9 Disable */</span>
<a name="l00256"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga39e3ef1dce46d4204e1a4d6a466eaad6">00256</a> <span class="preprocessor">#define ADC_CHDR_CH10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (ADC_CHDR) Channel 10 Disable */</span>
<a name="l00257"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gad3137a95074e920e303f664ef639fe77">00257</a> <span class="preprocessor">#define ADC_CHDR_CH11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (ADC_CHDR) Channel 11 Disable */</span>
<a name="l00258"></a>00258 <span class="comment">/* -------- ADC_CHSR : (ADC Offset: 0x18) Channel Status Register -------- */</span>
<a name="l00259"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gaad0e791db4e685e839c9cce30a82f884">00259</a> <span class="preprocessor">#define ADC_CHSR_CH0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ADC_CHSR) Channel 0 Status */</span>
<a name="l00260"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gae4f1efef69b6c934e954c3f86d262068">00260</a> <span class="preprocessor">#define ADC_CHSR_CH1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (ADC_CHSR) Channel 1 Status */</span>
<a name="l00261"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga1eb92d72e0755892f5b866546731fe98">00261</a> <span class="preprocessor">#define ADC_CHSR_CH2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (ADC_CHSR) Channel 2 Status */</span>
<a name="l00262"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga0857706cc27446d11102f94e28e44eca">00262</a> <span class="preprocessor">#define ADC_CHSR_CH3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (ADC_CHSR) Channel 3 Status */</span>
<a name="l00263"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga2cc2e917fa207ffd86282c5e27eb6a3c">00263</a> <span class="preprocessor">#define ADC_CHSR_CH4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (ADC_CHSR) Channel 4 Status */</span>
<a name="l00264"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga2f20a698fbf1b24dd5b47ffc348f09fb">00264</a> <span class="preprocessor">#define ADC_CHSR_CH5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (ADC_CHSR) Channel 5 Status */</span>
<a name="l00265"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gaf0b0e90d8f2b4bf54871d1d55654fdd7">00265</a> <span class="preprocessor">#define ADC_CHSR_CH6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (ADC_CHSR) Channel 6 Status */</span>
<a name="l00266"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gad4e168e80469c30f4691e95df62ed4d2">00266</a> <span class="preprocessor">#define ADC_CHSR_CH7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (ADC_CHSR) Channel 7 Status */</span>
<a name="l00267"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga693b6d0348fe4e52a0f691d271bcb0eb">00267</a> <span class="preprocessor">#define ADC_CHSR_CH8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (ADC_CHSR) Channel 8 Status */</span>
<a name="l00268"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gafc42c8f8314ba4fb1724b20cb6745f96">00268</a> <span class="preprocessor">#define ADC_CHSR_CH9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (ADC_CHSR) Channel 9 Status */</span>
<a name="l00269"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga096cf0e2b192414b617b02bee9247bea">00269</a> <span class="preprocessor">#define ADC_CHSR_CH10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (ADC_CHSR) Channel 10 Status */</span>
<a name="l00270"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga794e6d3f349209b766ad6ef222c8d893">00270</a> <span class="preprocessor">#define ADC_CHSR_CH11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (ADC_CHSR) Channel 11 Status */</span>
<a name="l00271"></a>00271 <span class="comment">/* -------- ADC_LCDR : (ADC Offset: 0x20) Last Converted Data Register -------- */</span>
<a name="l00272"></a>00272 <span class="preprocessor">#define ADC_LCDR_LDATA_Pos 0</span>
<a name="l00273"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga35855b39820145b6b6a590f37d50e47a">00273</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_LCDR_LDATA_Msk (0xfffu &lt;&lt; ADC_LCDR_LDATA_Pos) </span><span class="comment">/**&lt; \brief (ADC_LCDR) Last Data Converted */</span>
<a name="l00274"></a>00274 <span class="preprocessor">#define ADC_LCDR_CHNB_Pos 12</span>
<a name="l00275"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga6c63bb970666074200270e8080b45241">00275</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_LCDR_CHNB_Msk (0xfu &lt;&lt; ADC_LCDR_CHNB_Pos) </span><span class="comment">/**&lt; \brief (ADC_LCDR) Channel Number */</span>
<a name="l00276"></a>00276 <span class="comment">/* -------- ADC_IER : (ADC Offset: 0x24) Interrupt Enable Register -------- */</span>
<a name="l00277"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga4d5d124fc05ea26c468009065e619620">00277</a> <span class="preprocessor">#define ADC_IER_EOC0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ADC_IER) End of Conversion Interrupt Enable 0 */</span>
<a name="l00278"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gaf1f39c632a827bdf6fabe5cc067ad79f">00278</a> <span class="preprocessor">#define ADC_IER_EOC1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (ADC_IER) End of Conversion Interrupt Enable 1 */</span>
<a name="l00279"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga290795d2716ce865e1e448364a0cb9a6">00279</a> <span class="preprocessor">#define ADC_IER_EOC2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (ADC_IER) End of Conversion Interrupt Enable 2 */</span>
<a name="l00280"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gacc9a8023f9d7943d94e57b542d1f3079">00280</a> <span class="preprocessor">#define ADC_IER_EOC3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (ADC_IER) End of Conversion Interrupt Enable 3 */</span>
<a name="l00281"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga1bcdff6143dd6456b4713dcb71cc3652">00281</a> <span class="preprocessor">#define ADC_IER_EOC4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (ADC_IER) End of Conversion Interrupt Enable 4 */</span>
<a name="l00282"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga8cf67b926e1eee740047ab4075359980">00282</a> <span class="preprocessor">#define ADC_IER_EOC5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (ADC_IER) End of Conversion Interrupt Enable 5 */</span>
<a name="l00283"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gae5212f986cfb11c9c86e9f55d1f13f78">00283</a> <span class="preprocessor">#define ADC_IER_EOC6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (ADC_IER) End of Conversion Interrupt Enable 6 */</span>
<a name="l00284"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gadfdfc96b8ead84c3dce50f7488811647">00284</a> <span class="preprocessor">#define ADC_IER_EOC7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (ADC_IER) End of Conversion Interrupt Enable 7 */</span>
<a name="l00285"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gaaf39191d2298ac8cc61a662ab501f4b1">00285</a> <span class="preprocessor">#define ADC_IER_EOC8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (ADC_IER) End of Conversion Interrupt Enable 8 */</span>
<a name="l00286"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga2777735feda0ec7405f55daa7e4cb81d">00286</a> <span class="preprocessor">#define ADC_IER_EOC9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (ADC_IER) End of Conversion Interrupt Enable 9 */</span>
<a name="l00287"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gab6dd9ac9f5ccdc49d03b7a43d1c094ea">00287</a> <span class="preprocessor">#define ADC_IER_EOC10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (ADC_IER) End of Conversion Interrupt Enable 10 */</span>
<a name="l00288"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga1b026a7fa2f02026b40c8b2122f4a2df">00288</a> <span class="preprocessor">#define ADC_IER_EOC11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (ADC_IER) End of Conversion Interrupt Enable 11 */</span>
<a name="l00289"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga237d6d6082e04d68f439a75d98610cf0">00289</a> <span class="preprocessor">#define ADC_IER_XRDY (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (ADC_IER) Touchscreen Measure XPOS Ready Interrupt Enable */</span>
<a name="l00290"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga589561d1b1cba2a02b8832c8bf6cb34e">00290</a> <span class="preprocessor">#define ADC_IER_YRDY (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (ADC_IER) Touchscreen Measure YPOS Ready Interrupt Enable */</span>
<a name="l00291"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gaf1d215467b1e7d4c56bc8260f49815e1">00291</a> <span class="preprocessor">#define ADC_IER_PRDY (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (ADC_IER) Touchscreen Measure Pressure Ready Interrupt Enable */</span>
<a name="l00292"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gac0cd794b80baa104198d920bf3555f3b">00292</a> <span class="preprocessor">#define ADC_IER_DRDY (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (ADC_IER) Data Ready Interrupt Enable */</span>
<a name="l00293"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga9cbf25525362696d9e8e2f27c0fb9b10">00293</a> <span class="preprocessor">#define ADC_IER_GOVRE (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (ADC_IER) General Overrun Error Interrupt Enable */</span>
<a name="l00294"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gaafcb7c97634ee855776929f0f533b0b1">00294</a> <span class="preprocessor">#define ADC_IER_COMPE (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (ADC_IER) Comparison Event Interrupt Enable */</span>
<a name="l00295"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gad07c8c095cabdfb53d6d2a4cfaddee3e">00295</a> <span class="preprocessor">#define ADC_IER_PEN (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (ADC_IER) Pen Contact Interrupt Enable */</span>
<a name="l00296"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gacc05f8cfbfdeccb87e22ad13edb7c0a5">00296</a> <span class="preprocessor">#define ADC_IER_NOPEN (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (ADC_IER) No Pen Contact Interrupt Enable */</span>
<a name="l00297"></a>00297 <span class="comment">/* -------- ADC_IDR : (ADC Offset: 0x28) Interrupt Disable Register -------- */</span>
<a name="l00298"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gafe224ef8e679784adf86be9bec84598f">00298</a> <span class="preprocessor">#define ADC_IDR_EOC0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ADC_IDR) End of Conversion Interrupt Disable 0 */</span>
<a name="l00299"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga956e1cee55cfc50584a9467665b7c73b">00299</a> <span class="preprocessor">#define ADC_IDR_EOC1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (ADC_IDR) End of Conversion Interrupt Disable 1 */</span>
<a name="l00300"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga2e50b44e974d7a6ef6bc371a475ae600">00300</a> <span class="preprocessor">#define ADC_IDR_EOC2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (ADC_IDR) End of Conversion Interrupt Disable 2 */</span>
<a name="l00301"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga2660fff78d8ad48d2ebeb813de796040">00301</a> <span class="preprocessor">#define ADC_IDR_EOC3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (ADC_IDR) End of Conversion Interrupt Disable 3 */</span>
<a name="l00302"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga9b529824da4a15ff1968e0de0358fe98">00302</a> <span class="preprocessor">#define ADC_IDR_EOC4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (ADC_IDR) End of Conversion Interrupt Disable 4 */</span>
<a name="l00303"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga2b6e50212726f49ae2404dbf224b23b7">00303</a> <span class="preprocessor">#define ADC_IDR_EOC5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (ADC_IDR) End of Conversion Interrupt Disable 5 */</span>
<a name="l00304"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gaa0674d3820e4906eb9c7f82a7afa758b">00304</a> <span class="preprocessor">#define ADC_IDR_EOC6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (ADC_IDR) End of Conversion Interrupt Disable 6 */</span>
<a name="l00305"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gadb71d065ed71b6ccb184f26c57a83cb9">00305</a> <span class="preprocessor">#define ADC_IDR_EOC7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (ADC_IDR) End of Conversion Interrupt Disable 7 */</span>
<a name="l00306"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga27f2c671d6164cf20447326eb3fd22ee">00306</a> <span class="preprocessor">#define ADC_IDR_EOC8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (ADC_IDR) End of Conversion Interrupt Disable 8 */</span>
<a name="l00307"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga0b58b0155b0f1e5344ea7478173c38c2">00307</a> <span class="preprocessor">#define ADC_IDR_EOC9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (ADC_IDR) End of Conversion Interrupt Disable 9 */</span>
<a name="l00308"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga257397a5152287293946114906f197ea">00308</a> <span class="preprocessor">#define ADC_IDR_EOC10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (ADC_IDR) End of Conversion Interrupt Disable 10 */</span>
<a name="l00309"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gacbd6fe5b74337ae2d7b7f6afa0f867be">00309</a> <span class="preprocessor">#define ADC_IDR_EOC11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (ADC_IDR) End of Conversion Interrupt Disable 11 */</span>
<a name="l00310"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gab4ae19026e39443aa2ef02fbcf7ea796">00310</a> <span class="preprocessor">#define ADC_IDR_XRDY (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (ADC_IDR) Touchscreen Measure XPOS Ready Interrupt Disable */</span>
<a name="l00311"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga6a80d1e5bf1d9dcd1483fc724f25e3d8">00311</a> <span class="preprocessor">#define ADC_IDR_YRDY (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (ADC_IDR) Touchscreen Measure YPOS Ready Interrupt Disable */</span>
<a name="l00312"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga96b15e208ceb0064f146c36aeb76b7b4">00312</a> <span class="preprocessor">#define ADC_IDR_PRDY (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (ADC_IDR) Touchscreen Measure Pressure Ready Interrupt Disable */</span>
<a name="l00313"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga887c011548f9ad6ddd7b69fec09f11b6">00313</a> <span class="preprocessor">#define ADC_IDR_DRDY (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (ADC_IDR) Data Ready Interrupt Disable */</span>
<a name="l00314"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga5d1cb808f4a6bd8b2285f850b5d43766">00314</a> <span class="preprocessor">#define ADC_IDR_GOVRE (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (ADC_IDR) General Overrun Error Interrupt Disable */</span>
<a name="l00315"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga58ca4a2e26729605536d6fe5d1d0449d">00315</a> <span class="preprocessor">#define ADC_IDR_COMPE (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (ADC_IDR) Comparison Event Interrupt Disable */</span>
<a name="l00316"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gac40e3eb66d77477aab04def4e6f2c1bc">00316</a> <span class="preprocessor">#define ADC_IDR_PEN (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (ADC_IDR) Pen Contact Interrupt Disable */</span>
<a name="l00317"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga99ad8ba10634937ee2918766657c21f2">00317</a> <span class="preprocessor">#define ADC_IDR_NOPEN (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (ADC_IDR) No Pen Contact Interrupt Disable */</span>
<a name="l00318"></a>00318 <span class="comment">/* -------- ADC_IMR : (ADC Offset: 0x2C) Interrupt Mask Register -------- */</span>
<a name="l00319"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gac2ef8fc2eb0fa7e5b7b00bb5efdefe33">00319</a> <span class="preprocessor">#define ADC_IMR_EOC0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ADC_IMR) End of Conversion Interrupt Mask 0 */</span>
<a name="l00320"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga769f8acc96ec443852b691f34c74abcd">00320</a> <span class="preprocessor">#define ADC_IMR_EOC1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (ADC_IMR) End of Conversion Interrupt Mask 1 */</span>
<a name="l00321"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga426065f713734b23f65c9d122535e8fd">00321</a> <span class="preprocessor">#define ADC_IMR_EOC2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (ADC_IMR) End of Conversion Interrupt Mask 2 */</span>
<a name="l00322"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gaf012c7f57ea531d37e50e91c673d2f06">00322</a> <span class="preprocessor">#define ADC_IMR_EOC3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (ADC_IMR) End of Conversion Interrupt Mask 3 */</span>
<a name="l00323"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga83df0a86fc36fe4ff48ec0aa8799cfa3">00323</a> <span class="preprocessor">#define ADC_IMR_EOC4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (ADC_IMR) End of Conversion Interrupt Mask 4 */</span>
<a name="l00324"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gaef93930c19024b7ba0d9ffca71e6a966">00324</a> <span class="preprocessor">#define ADC_IMR_EOC5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (ADC_IMR) End of Conversion Interrupt Mask 5 */</span>
<a name="l00325"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gab6a0806f28520f9eb5da7a03b8d08731">00325</a> <span class="preprocessor">#define ADC_IMR_EOC6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (ADC_IMR) End of Conversion Interrupt Mask 6 */</span>
<a name="l00326"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga9156ff8ccc592140f30ef564827bdd91">00326</a> <span class="preprocessor">#define ADC_IMR_EOC7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (ADC_IMR) End of Conversion Interrupt Mask 7 */</span>
<a name="l00327"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga4db6bdd70eaf6117b940b7cc2a595900">00327</a> <span class="preprocessor">#define ADC_IMR_EOC8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (ADC_IMR) End of Conversion Interrupt Mask 8 */</span>
<a name="l00328"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gad6b09c5fba2431718a287e2eefbc1015">00328</a> <span class="preprocessor">#define ADC_IMR_EOC9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (ADC_IMR) End of Conversion Interrupt Mask 9 */</span>
<a name="l00329"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga114b0cc990a37d6fc64cf8447b27fe35">00329</a> <span class="preprocessor">#define ADC_IMR_EOC10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (ADC_IMR) End of Conversion Interrupt Mask 10 */</span>
<a name="l00330"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga90683da7c1802696762b537cfcf2c96b">00330</a> <span class="preprocessor">#define ADC_IMR_EOC11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (ADC_IMR) End of Conversion Interrupt Mask 11 */</span>
<a name="l00331"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga5fae3a5d6bbea96600c5b39165899544">00331</a> <span class="preprocessor">#define ADC_IMR_XRDY (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (ADC_IMR) Touchscreen Measure XPOS Ready Interrupt Mask */</span>
<a name="l00332"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga8c7800068a7dd0c129d65edd6b21e6a2">00332</a> <span class="preprocessor">#define ADC_IMR_YRDY (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (ADC_IMR) Touchscreen Measure YPOS Ready Interrupt Mask */</span>
<a name="l00333"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gabe8db1d96999f8ab1681026d210d7992">00333</a> <span class="preprocessor">#define ADC_IMR_PRDY (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (ADC_IMR) Touchscreen Measure Pressure Ready Interrupt Mask */</span>
<a name="l00334"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gab75525e9869bb730069d85940af17e8b">00334</a> <span class="preprocessor">#define ADC_IMR_DRDY (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (ADC_IMR) Data Ready Interrupt Mask */</span>
<a name="l00335"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga1f3fa3a1f7cbf465df536170c22ebe41">00335</a> <span class="preprocessor">#define ADC_IMR_GOVRE (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (ADC_IMR) General Overrun Error Interrupt Mask */</span>
<a name="l00336"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga6e367c9f9b4f05b610835f283f6656b6">00336</a> <span class="preprocessor">#define ADC_IMR_COMPE (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (ADC_IMR) Comparison Event Interrupt Mask */</span>
<a name="l00337"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga9961830365949d35725a7d579e420c70">00337</a> <span class="preprocessor">#define ADC_IMR_PEN (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (ADC_IMR) Pen Contact Interrupt Mask */</span>
<a name="l00338"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gacdfc18349c029bb74a4d5aaa12a05d54">00338</a> <span class="preprocessor">#define ADC_IMR_NOPEN (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (ADC_IMR) No Pen Contact Interrupt Mask */</span>
<a name="l00339"></a>00339 <span class="comment">/* -------- ADC_ISR : (ADC Offset: 0x30) Interrupt Status Register -------- */</span>
<a name="l00340"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gaf1398368c5d84f609487270ed47948d0">00340</a> <span class="preprocessor">#define ADC_ISR_EOC0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ADC_ISR) End of Conversion 0 */</span>
<a name="l00341"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gaa22f9eb93d9ae9a37c6dae42c475e036">00341</a> <span class="preprocessor">#define ADC_ISR_EOC1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (ADC_ISR) End of Conversion 1 */</span>
<a name="l00342"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga499e40988c331d787537cd9fe8fbaa69">00342</a> <span class="preprocessor">#define ADC_ISR_EOC2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (ADC_ISR) End of Conversion 2 */</span>
<a name="l00343"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gacc592bfe3cc2664e3a84e66442834ba3">00343</a> <span class="preprocessor">#define ADC_ISR_EOC3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (ADC_ISR) End of Conversion 3 */</span>
<a name="l00344"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga6a445abdb1a81b6c16fc6c5197ff7fb3">00344</a> <span class="preprocessor">#define ADC_ISR_EOC4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (ADC_ISR) End of Conversion 4 */</span>
<a name="l00345"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gaeebb0b2d81afdc09c98a699157d785cc">00345</a> <span class="preprocessor">#define ADC_ISR_EOC5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (ADC_ISR) End of Conversion 5 */</span>
<a name="l00346"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga98a2ea2f761af42f2b2f08c61f9e8333">00346</a> <span class="preprocessor">#define ADC_ISR_EOC6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (ADC_ISR) End of Conversion 6 */</span>
<a name="l00347"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga958f7e155cb9dcc679c31c0afb8650af">00347</a> <span class="preprocessor">#define ADC_ISR_EOC7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (ADC_ISR) End of Conversion 7 */</span>
<a name="l00348"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gae00dc5decc41ed0e8c95dca09210bf79">00348</a> <span class="preprocessor">#define ADC_ISR_EOC8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (ADC_ISR) End of Conversion 8 */</span>
<a name="l00349"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga51d178cefb8d2bf4f8617e87b3e218ab">00349</a> <span class="preprocessor">#define ADC_ISR_EOC9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (ADC_ISR) End of Conversion 9 */</span>
<a name="l00350"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gac54e2bf0ed09ce3db7e99dd5897d1b09">00350</a> <span class="preprocessor">#define ADC_ISR_EOC10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (ADC_ISR) End of Conversion 10 */</span>
<a name="l00351"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga258ce92dbd4a4207328e7f0a40394607">00351</a> <span class="preprocessor">#define ADC_ISR_EOC11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (ADC_ISR) End of Conversion 11 */</span>
<a name="l00352"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga69273dbd9a2edf93bb0f5411a85909dc">00352</a> <span class="preprocessor">#define ADC_ISR_XRDY (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (ADC_ISR) Touchscreen XPOS Measure Ready */</span>
<a name="l00353"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gaf1d8a3e5fe625a3f13cee59f0f2d24bd">00353</a> <span class="preprocessor">#define ADC_ISR_YRDY (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (ADC_ISR) Touchscreen YPOS Measure Ready */</span>
<a name="l00354"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga803e679c468ec262dd6dd047a2e690af">00354</a> <span class="preprocessor">#define ADC_ISR_PRDY (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (ADC_ISR) Touchscreen Pressure Measure Ready */</span>
<a name="l00355"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gad7d5544020640eae7ef077e5ed21bd74">00355</a> <span class="preprocessor">#define ADC_ISR_DRDY (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (ADC_ISR) Data Ready */</span>
<a name="l00356"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gaadfffc514408f3a7797b80aec4f4d47f">00356</a> <span class="preprocessor">#define ADC_ISR_GOVRE (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (ADC_ISR) General Overrun Error */</span>
<a name="l00357"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gaf079d7663d79ace968435b4d01e0c047">00357</a> <span class="preprocessor">#define ADC_ISR_COMPE (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (ADC_ISR) Comparison Error */</span>
<a name="l00358"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga14742c971d1aeaf3dfaac921d3bebff9">00358</a> <span class="preprocessor">#define ADC_ISR_PEN (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (ADC_ISR) Pen contact */</span>
<a name="l00359"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga86137d2321761fd1b954e2fd8b71a325">00359</a> <span class="preprocessor">#define ADC_ISR_NOPEN (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (ADC_ISR) No Pen contact */</span>
<a name="l00360"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gaa09ec259722165bb9835384501061976">00360</a> <span class="preprocessor">#define ADC_ISR_PENS (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (ADC_ISR) Pen detect Status */</span>
<a name="l00361"></a>00361 <span class="comment">/* -------- ADC_OVER : (ADC Offset: 0x3C) Overrun Status Register -------- */</span>
<a name="l00362"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga5bee41149ce8a559a7b6c5e54377d9e6">00362</a> <span class="preprocessor">#define ADC_OVER_OVRE0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ADC_OVER) Overrun Error 0 */</span>
<a name="l00363"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga8e2d3b4102f22a8857f8ceacfbc4e886">00363</a> <span class="preprocessor">#define ADC_OVER_OVRE1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (ADC_OVER) Overrun Error 1 */</span>
<a name="l00364"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gae9c7208b27a24ab06714c91183f9ecf0">00364</a> <span class="preprocessor">#define ADC_OVER_OVRE2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (ADC_OVER) Overrun Error 2 */</span>
<a name="l00365"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gafb572da5cc4aef65538931844374e4e8">00365</a> <span class="preprocessor">#define ADC_OVER_OVRE3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (ADC_OVER) Overrun Error 3 */</span>
<a name="l00366"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga79956aeab7f01289dfca6cfac21378f4">00366</a> <span class="preprocessor">#define ADC_OVER_OVRE4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (ADC_OVER) Overrun Error 4 */</span>
<a name="l00367"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga6935de0d9d22f87e2914617d110e4f11">00367</a> <span class="preprocessor">#define ADC_OVER_OVRE5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (ADC_OVER) Overrun Error 5 */</span>
<a name="l00368"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gacb7ae2876f7734c1a5f3531708327c36">00368</a> <span class="preprocessor">#define ADC_OVER_OVRE6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (ADC_OVER) Overrun Error 6 */</span>
<a name="l00369"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga6211ab73f4a3197cc38cddff60c2ca30">00369</a> <span class="preprocessor">#define ADC_OVER_OVRE7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (ADC_OVER) Overrun Error 7 */</span>
<a name="l00370"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga211d3ccb2346dfd1d1ebea3b9a386587">00370</a> <span class="preprocessor">#define ADC_OVER_OVRE8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (ADC_OVER) Overrun Error 8 */</span>
<a name="l00371"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga60fc0d5ebb36f8f3f98bb1f4ec243115">00371</a> <span class="preprocessor">#define ADC_OVER_OVRE9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (ADC_OVER) Overrun Error 9 */</span>
<a name="l00372"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga7955d7aed511bf943a8636884f50d612">00372</a> <span class="preprocessor">#define ADC_OVER_OVRE10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (ADC_OVER) Overrun Error 10 */</span>
<a name="l00373"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga0e517788efde708a6f0b039e15a8d678">00373</a> <span class="preprocessor">#define ADC_OVER_OVRE11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (ADC_OVER) Overrun Error 11 */</span>
<a name="l00374"></a>00374 <span class="comment">/* -------- ADC_EMR : (ADC Offset: 0x40) Extended Mode Register -------- */</span>
<a name="l00375"></a>00375 <span class="preprocessor">#define ADC_EMR_CMPMODE_Pos 0</span>
<a name="l00376"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gaf703449b82bffcba75e8541b30de5f66">00376</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMR_CMPMODE_Msk (0x3u &lt;&lt; ADC_EMR_CMPMODE_Pos) </span><span class="comment">/**&lt; \brief (ADC_EMR) Comparison Mode */</span>
<a name="l00377"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gafc58dcda34ea80bcfa480520de2acc6c">00377</a> <span class="preprocessor">#define   ADC_EMR_CMPMODE_LOW (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ADC_EMR) Generates an event when the converted data is lower than the low threshold of the window. */</span>
<a name="l00378"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gaa06b9f2934fe3ade623c120288b4dd9a">00378</a> <span class="preprocessor">#define   ADC_EMR_CMPMODE_HIGH (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ADC_EMR) Generates an event when the converted data is higher than the high threshold of the window. */</span>
<a name="l00379"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gaed95ada714c2c5d63f358138fd969c7e">00379</a> <span class="preprocessor">#define   ADC_EMR_CMPMODE_IN (0x2u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ADC_EMR) Generates an event when the converted data is in the comparison window. */</span>
<a name="l00380"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga1c4f38f75cfa937cb115de563d9009d3">00380</a> <span class="preprocessor">#define   ADC_EMR_CMPMODE_OUT (0x3u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ADC_EMR) Generates an event when the converted data is out of the comparison window. */</span>
<a name="l00381"></a>00381 <span class="preprocessor">#define ADC_EMR_CMPSEL_Pos 4</span>
<a name="l00382"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga7a93a367567e2e3ea75ffdfe210cd402">00382</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMR_CMPSEL_Msk (0xfu &lt;&lt; ADC_EMR_CMPSEL_Pos) </span><span class="comment">/**&lt; \brief (ADC_EMR) Comparison Selected Channel */</span>
<a name="l00383"></a>00383 <span class="preprocessor">#define ADC_EMR_CMPSEL(value) ((ADC_EMR_CMPSEL_Msk &amp; ((value) &lt;&lt; ADC_EMR_CMPSEL_Pos)))</span>
<a name="l00384"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga8babbe5c26d6559bdba290bc040296f0">00384</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMR_CMPALL (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (ADC_EMR) Compare All Channels */</span>
<a name="l00385"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gacb41b6a01d0d3dddd761c1e0f23a88dc">00385</a> <span class="preprocessor">#define ADC_EMR_TAG (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (ADC_EMR) TAG of ADC_LDCR register */</span>
<a name="l00386"></a>00386 <span class="comment">/* -------- ADC_CWR : (ADC Offset: 0x44) Compare Window Register -------- */</span>
<a name="l00387"></a>00387 <span class="preprocessor">#define ADC_CWR_LOWTHRES_Pos 0</span>
<a name="l00388"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gae74a652c0c710b1838a3bd9e41f7a392">00388</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CWR_LOWTHRES_Msk (0xfffu &lt;&lt; ADC_CWR_LOWTHRES_Pos) </span><span class="comment">/**&lt; \brief (ADC_CWR) Low Threshold */</span>
<a name="l00389"></a>00389 <span class="preprocessor">#define ADC_CWR_LOWTHRES(value) ((ADC_CWR_LOWTHRES_Msk &amp; ((value) &lt;&lt; ADC_CWR_LOWTHRES_Pos)))</span>
<a name="l00390"></a>00390 <span class="preprocessor"></span><span class="preprocessor">#define ADC_CWR_HIGHTHRES_Pos 16</span>
<a name="l00391"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gaf5a4a827edbe77a7674af4cbf5a8d9e9">00391</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CWR_HIGHTHRES_Msk (0xfffu &lt;&lt; ADC_CWR_HIGHTHRES_Pos) </span><span class="comment">/**&lt; \brief (ADC_CWR) High Threshold */</span>
<a name="l00392"></a>00392 <span class="preprocessor">#define ADC_CWR_HIGHTHRES(value) ((ADC_CWR_HIGHTHRES_Msk &amp; ((value) &lt;&lt; ADC_CWR_HIGHTHRES_Pos)))</span>
<a name="l00393"></a>00393 <span class="preprocessor"></span><span class="comment">/* -------- ADC_CDR[12] : (ADC Offset: 0x50) Channel Data Register -------- */</span>
<a name="l00394"></a>00394 <span class="preprocessor">#define ADC_CDR_DATA_Pos 0</span>
<a name="l00395"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga07047308e332017d78073f835a310a3f">00395</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CDR_DATA_Msk (0xfffu &lt;&lt; ADC_CDR_DATA_Pos) </span><span class="comment">/**&lt; \brief (ADC_CDR[12]) Converted Data */</span>
<a name="l00396"></a>00396 <span class="comment">/* -------- ADC_TSMR : (ADC Offset: 0xB0) Touchscreen Mode Register -------- */</span>
<a name="l00397"></a>00397 <span class="preprocessor">#define ADC_TSMR_TSMODE_Pos 0</span>
<a name="l00398"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga873c06abb75112d9d1cf73440285a5d0">00398</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_TSMR_TSMODE_Msk (0x3u &lt;&lt; ADC_TSMR_TSMODE_Pos) </span><span class="comment">/**&lt; \brief (ADC_TSMR) Touchscreen Mode */</span>
<a name="l00399"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga6226d09d2393df178e515ab3221fecb4">00399</a> <span class="preprocessor">#define   ADC_TSMR_TSMODE_NONE (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ADC_TSMR) No Touchscreen */</span>
<a name="l00400"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gaf80d854a7ac39265566efc480726ee6d">00400</a> <span class="preprocessor">#define   ADC_TSMR_TSMODE_4_WIRE_NO_PM (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ADC_TSMR) 4-wire Touchscreen without pressure measurement */</span>
<a name="l00401"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga78d23a70db644d8e1d9f844d8ebf392b">00401</a> <span class="preprocessor">#define   ADC_TSMR_TSMODE_4_WIRE (0x2u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ADC_TSMR) 4-wire Touchscreen with pressure measurement */</span>
<a name="l00402"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gafaa2b14471b577e7d8ce3026586b5282">00402</a> <span class="preprocessor">#define   ADC_TSMR_TSMODE_5_WIRE (0x3u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ADC_TSMR) 5-wire Touchscreen */</span>
<a name="l00403"></a>00403 <span class="preprocessor">#define ADC_TSMR_TSAV_Pos 4</span>
<a name="l00404"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gab8ab901e2a05c0e1ee2c86230d424414">00404</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_TSMR_TSAV_Msk (0x3u &lt;&lt; ADC_TSMR_TSAV_Pos) </span><span class="comment">/**&lt; \brief (ADC_TSMR) Touchscreen Average */</span>
<a name="l00405"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga35971a06df2375c977d1992e2853958b">00405</a> <span class="preprocessor">#define   ADC_TSMR_TSAV_NO_FILTER (0x0u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (ADC_TSMR) No Filtering. Only one ADC conversion per measure */</span>
<a name="l00406"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gafb69accc6d7dfdff4772e175b48bdaef">00406</a> <span class="preprocessor">#define   ADC_TSMR_TSAV_AVG2CONV (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (ADC_TSMR) Averages 2 ADC conversions */</span>
<a name="l00407"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga682c0d5dd485957d3781f98c85d34798">00407</a> <span class="preprocessor">#define   ADC_TSMR_TSAV_AVG4CONV (0x2u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (ADC_TSMR) Averages 4 ADC conversions */</span>
<a name="l00408"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga5371e44afcd81c9da5f0c81d8bbebb2d">00408</a> <span class="preprocessor">#define   ADC_TSMR_TSAV_AVG8CONV (0x3u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (ADC_TSMR) Averages 8 ADC conversions */</span>
<a name="l00409"></a>00409 <span class="preprocessor">#define ADC_TSMR_TSFREQ_Pos 8</span>
<a name="l00410"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gadfe1c71a63cbe5aa850ae151bbe5b6c5">00410</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_TSMR_TSFREQ_Msk (0xfu &lt;&lt; ADC_TSMR_TSFREQ_Pos) </span><span class="comment">/**&lt; \brief (ADC_TSMR) Touchscreen Frequency */</span>
<a name="l00411"></a>00411 <span class="preprocessor">#define ADC_TSMR_TSFREQ(value) ((ADC_TSMR_TSFREQ_Msk &amp; ((value) &lt;&lt; ADC_TSMR_TSFREQ_Pos)))</span>
<a name="l00412"></a>00412 <span class="preprocessor"></span><span class="preprocessor">#define ADC_TSMR_TSSCTIM_Pos 16</span>
<a name="l00413"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga7638278aa6fe5357cc5f0db882539188">00413</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_TSMR_TSSCTIM_Msk (0xfu &lt;&lt; ADC_TSMR_TSSCTIM_Pos) </span><span class="comment">/**&lt; \brief (ADC_TSMR) Touchscreen Switches Closure Time */</span>
<a name="l00414"></a>00414 <span class="preprocessor">#define ADC_TSMR_TSSCTIM(value) ((ADC_TSMR_TSSCTIM_Msk &amp; ((value) &lt;&lt; ADC_TSMR_TSSCTIM_Pos)))</span>
<a name="l00415"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gaaa654eda5db2a6e3a2995c069fa25de0">00415</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_TSMR_NOTSDMA (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (ADC_TSMR) No TouchScreen DMA */</span>
<a name="l00416"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga490291cb305732ac438bdfb2c9233c6b">00416</a> <span class="preprocessor">#define ADC_TSMR_PENDET (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (ADC_TSMR) Pen Contact Detection Enable */</span>
<a name="l00417"></a>00417 <span class="preprocessor">#define ADC_TSMR_PENDBC_Pos 28</span>
<a name="l00418"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga0bb3892a7422a25a7adb008f3925842b">00418</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_TSMR_PENDBC_Msk (0xfu &lt;&lt; ADC_TSMR_PENDBC_Pos) </span><span class="comment">/**&lt; \brief (ADC_TSMR) Pen Detect Debouncing Period */</span>
<a name="l00419"></a>00419 <span class="preprocessor">#define ADC_TSMR_PENDBC(value) ((ADC_TSMR_PENDBC_Msk &amp; ((value) &lt;&lt; ADC_TSMR_PENDBC_Pos)))</span>
<a name="l00420"></a>00420 <span class="preprocessor"></span><span class="comment">/* -------- ADC_XPOSR : (ADC Offset: 0xB4) Touchscreen X Position Register -------- */</span>
<a name="l00421"></a>00421 <span class="preprocessor">#define ADC_XPOSR_XPOS_Pos 0</span>
<a name="l00422"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga7029a2c1c694f4b6e3a5833e59ad3b1f">00422</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_XPOSR_XPOS_Msk (0x3ffu &lt;&lt; ADC_XPOSR_XPOS_Pos) </span><span class="comment">/**&lt; \brief (ADC_XPOSR) X Position */</span>
<a name="l00423"></a>00423 <span class="preprocessor">#define ADC_XPOSR_XSCALE_Pos 16</span>
<a name="l00424"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga84b7031c374d75f6b96546342acc126e">00424</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_XPOSR_XSCALE_Msk (0x3ffu &lt;&lt; ADC_XPOSR_XSCALE_Pos) </span><span class="comment">/**&lt; \brief (ADC_XPOSR) Scale of XPOS */</span>
<a name="l00425"></a>00425 <span class="comment">/* -------- ADC_YPOSR : (ADC Offset: 0xB8) Touchscreen Y Position Register -------- */</span>
<a name="l00426"></a>00426 <span class="preprocessor">#define ADC_YPOSR_YPOS_Pos 0</span>
<a name="l00427"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gafbb76b97457b46b897fb7171ece258be">00427</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_YPOSR_YPOS_Msk (0x3ffu &lt;&lt; ADC_YPOSR_YPOS_Pos) </span><span class="comment">/**&lt; \brief (ADC_YPOSR) Y Position */</span>
<a name="l00428"></a>00428 <span class="preprocessor">#define ADC_YPOSR_YSCALE_Pos 16</span>
<a name="l00429"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga4c6e83a690ffedc6299a9cdc97b1906c">00429</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_YPOSR_YSCALE_Msk (0x3ffu &lt;&lt; ADC_YPOSR_YSCALE_Pos) </span><span class="comment">/**&lt; \brief (ADC_YPOSR) Scale of YPOS */</span>
<a name="l00430"></a>00430 <span class="comment">/* -------- ADC_PRESSR : (ADC Offset: 0xBC) Touchscreen Pressure Register -------- */</span>
<a name="l00431"></a>00431 <span class="preprocessor">#define ADC_PRESSR_Z1_Pos 0</span>
<a name="l00432"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gafde10cfe84de54ecf57c03268696c625">00432</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_PRESSR_Z1_Msk (0x3ffu &lt;&lt; ADC_PRESSR_Z1_Pos) </span><span class="comment">/**&lt; \brief (ADC_PRESSR) Data of Z1 Measurement */</span>
<a name="l00433"></a>00433 <span class="preprocessor">#define ADC_PRESSR_Z2_Pos 16</span>
<a name="l00434"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga3c8d24c0f16783d4dce6974ed84fbb02">00434</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_PRESSR_Z2_Msk (0x3ffu &lt;&lt; ADC_PRESSR_Z2_Pos) </span><span class="comment">/**&lt; \brief (ADC_PRESSR) Data of Z2 Measurement */</span>
<a name="l00435"></a>00435 <span class="comment">/* -------- ADC_TRGR : (ADC Offset: 0xC0) Trigger Register -------- */</span>
<a name="l00436"></a>00436 <span class="preprocessor">#define ADC_TRGR_TRGMOD_Pos 0</span>
<a name="l00437"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga622691c93f0eaa4dffd675667dde057e">00437</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_TRGR_TRGMOD_Msk (0x7u &lt;&lt; ADC_TRGR_TRGMOD_Pos) </span><span class="comment">/**&lt; \brief (ADC_TRGR) Trigger Mode */</span>
<a name="l00438"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga36b7d36df481f801038672081b29c634">00438</a> <span class="preprocessor">#define   ADC_TRGR_TRGMOD_NO_TRIGGER (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ADC_TRGR) No trigger, only software trigger can start conversions */</span>
<a name="l00439"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gac59659d7d434ac5eebcc04e30f401a7c">00439</a> <span class="preprocessor">#define   ADC_TRGR_TRGMOD_EXT_TRIG_RISE (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ADC_TRGR) External Trigger Rising Edge */</span>
<a name="l00440"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga6962079bed2caa9b17f819ac9ab31e63">00440</a> <span class="preprocessor">#define   ADC_TRGR_TRGMOD_EXT_TRIG_FALL (0x2u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ADC_TRGR) External Trigger Falling Edge */</span>
<a name="l00441"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga1056caced82517b64107c3a6caf09b53">00441</a> <span class="preprocessor">#define   ADC_TRGR_TRGMOD_EXT_TRIG_ANY (0x3u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ADC_TRGR) External Trigger Any Edge */</span>
<a name="l00442"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga0dcd6d9103a94e94765c9b6a11163f41">00442</a> <span class="preprocessor">#define   ADC_TRGR_TRGMOD_PEN_TRIG (0x4u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ADC_TRGR) Pen Detect Trigger (shall be selected only if PENDET is set and TSAMOD = Touchscreen only mode) */</span>
<a name="l00443"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga0bcca7a70f5ea4eed19492505a9eb774">00443</a> <span class="preprocessor">#define   ADC_TRGR_TRGMOD_PERIOD_TRIG (0x5u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ADC_TRGR) Periodic Trigger (TRGPER shall be initiated appropriately) */</span>
<a name="l00444"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gaf90af5fbe4e1dc6508d938753371d2db">00444</a> <span class="preprocessor">#define   ADC_TRGR_TRGMOD_CONTINUOUS (0x6u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ADC_TRGR) Continuous Mode */</span>
<a name="l00445"></a>00445 <span class="preprocessor">#define ADC_TRGR_TRGPER_Pos 16</span>
<a name="l00446"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gac89a5bab13637ec208c80e3adb560da7">00446</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_TRGR_TRGPER_Msk (0xffffu &lt;&lt; ADC_TRGR_TRGPER_Pos) </span><span class="comment">/**&lt; \brief (ADC_TRGR) Trigger Period */</span>
<a name="l00447"></a>00447 <span class="preprocessor">#define ADC_TRGR_TRGPER(value) ((ADC_TRGR_TRGPER_Msk &amp; ((value) &lt;&lt; ADC_TRGR_TRGPER_Pos)))</span>
<a name="l00448"></a>00448 <span class="preprocessor"></span><span class="comment">/* -------- ADC_WPMR : (ADC Offset: 0xE4) Write Protect Mode Register -------- */</span>
<a name="l00449"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga44a7d44b7a8a0e6a73ee208b42336973">00449</a> <span class="preprocessor">#define ADC_WPMR_WPEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ADC_WPMR) Write Protect Enable */</span>
<a name="l00450"></a>00450 <span class="preprocessor">#define ADC_WPMR_WPKEY_Pos 8</span>
<a name="l00451"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga7ab2320303b87a43a42735f8325578e1">00451</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_WPMR_WPKEY_Msk (0xffffffu &lt;&lt; ADC_WPMR_WPKEY_Pos) </span><span class="comment">/**&lt; \brief (ADC_WPMR) Write Protect KEY */</span>
<a name="l00452"></a>00452 <span class="preprocessor">#define ADC_WPMR_WPKEY(value) ((ADC_WPMR_WPKEY_Msk &amp; ((value) &lt;&lt; ADC_WPMR_WPKEY_Pos)))</span>
<a name="l00453"></a>00453 <span class="preprocessor"></span><span class="comment">/* -------- ADC_WPSR : (ADC Offset: 0xE8) Write Protect Status Register -------- */</span>
<a name="l00454"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#gae3a94ad5164df1617fe19b7bac8b769f">00454</a> <span class="preprocessor">#define ADC_WPSR_WPVS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (ADC_WPSR) Write Protect Violation Status */</span>
<a name="l00455"></a>00455 <span class="preprocessor">#define ADC_WPSR_WPVSRC_Pos 8</span>
<a name="l00456"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_d_c.html#ga958e8881aff49396a051275f59640a7a">00456</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_WPSR_WPVSRC_Msk (0xffffu &lt;&lt; ADC_WPSR_WPVSRC_Pos) </span><span class="comment">/**&lt; \brief (ADC_WPSR) Write Protect Violation Source */</span>
<a name="l00457"></a>00457 <span class="comment"></span>
<a name="l00458"></a>00458 <span class="comment">/*@}*/</span>
<a name="l00459"></a>00459 
<a name="l00460"></a>00460 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l00461"></a>00461 <span class="comment">/**  SOFTWARE API DEFINITION FOR Advanced Interrupt Controller */</span>
<a name="l00462"></a>00462 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l00463"></a>00463 <span class="comment">/** \addtogroup AT91SAM9G15_AIC Advanced Interrupt Controller */</span><span class="comment"></span>
<a name="l00464"></a>00464 <span class="comment">/*@{*/</span>
<a name="l00465"></a>00465 
<a name="l00466"></a>00466 <span class="preprocessor">#ifndef __ASSEMBLY__</span>
<a name="l00467"></a>00467 <span class="preprocessor"></span><span class="comment">/** \brief Aic hardware registers */</span>
<a name="l00468"></a><a class="code" href="struct_aic.html">00468</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l00469"></a><a class="code" href="struct_aic.html#a3978e9ccd976291a5d8b00b54b5ab149">00469</a>   RwReg AIC_SMR[32];   <span class="comment">/**&lt; \brief (Aic Offset: 0x00) Source Mode Register */</span>
<a name="l00470"></a><a class="code" href="struct_aic.html#a31d4b98585f9d94980d0ef9516dc9586">00470</a>   RwReg AIC_SVR[32];   <span class="comment">/**&lt; \brief (Aic Offset: 0x80) Source Vector Register */</span>
<a name="l00471"></a><a class="code" href="struct_aic.html#a0d98bdc1d8871eb7ead17be8c621e068">00471</a>   RoReg AIC_IVR;       <span class="comment">/**&lt; \brief (Aic Offset: 0x100) Interrupt Vector Register */</span>
<a name="l00472"></a><a class="code" href="struct_aic.html#afe2286fd6d8c35dda43bff868d41742e">00472</a>   RoReg AIC_FVR;       <span class="comment">/**&lt; \brief (Aic Offset: 0x104) FIQ Interrupt Vector Register */</span>
<a name="l00473"></a><a class="code" href="struct_aic.html#a1df66739a36d804de1498e5bf39fdbb7">00473</a>   RoReg AIC_ISR;       <span class="comment">/**&lt; \brief (Aic Offset: 0x108) Interrupt Status Register */</span>
<a name="l00474"></a><a class="code" href="struct_aic.html#ac20955134783ee0a59787ac6af535a66">00474</a>   RoReg AIC_IPR;       <span class="comment">/**&lt; \brief (Aic Offset: 0x10C) Interrupt Pending Register */</span>
<a name="l00475"></a><a class="code" href="struct_aic.html#a689b456dcbee96fb5b3804a93861ed9f">00475</a>   RoReg AIC_IMR;       <span class="comment">/**&lt; \brief (Aic Offset: 0x110) Interrupt Mask Register */</span>
<a name="l00476"></a><a class="code" href="struct_aic.html#ae77cf1ea2d8ca157d47f1051ef5a04fc">00476</a>   RoReg AIC_CISR;      <span class="comment">/**&lt; \brief (Aic Offset: 0x114) Core Interrupt Status Register */</span>
<a name="l00477"></a>00477   RoReg Reserved1[2];
<a name="l00478"></a><a class="code" href="struct_aic.html#a6122f1952374c2411f3dd27be89a2fff">00478</a>   WoReg AIC_IECR;      <span class="comment">/**&lt; \brief (Aic Offset: 0x120) Interrupt Enable Command Register */</span>
<a name="l00479"></a><a class="code" href="struct_aic.html#a6a89b0f7647a0df526eac254f4a79269">00479</a>   WoReg AIC_IDCR;      <span class="comment">/**&lt; \brief (Aic Offset: 0x124) Interrupt Disable Command Register */</span>
<a name="l00480"></a><a class="code" href="struct_aic.html#af712256594db1fee0fee7b01ccfdae0f">00480</a>   WoReg AIC_ICCR;      <span class="comment">/**&lt; \brief (Aic Offset: 0x128) Interrupt Clear Command Register */</span>
<a name="l00481"></a><a class="code" href="struct_aic.html#accc632d089f42f5eee27435a81f002f1">00481</a>   WoReg AIC_ISCR;      <span class="comment">/**&lt; \brief (Aic Offset: 0x12C) Interrupt Set Command Register */</span>
<a name="l00482"></a><a class="code" href="struct_aic.html#ab01e918f83177209f7a132752e68abda">00482</a>   WoReg AIC_EOICR;     <span class="comment">/**&lt; \brief (Aic Offset: 0x130) End of Interrupt Command Register */</span>
<a name="l00483"></a><a class="code" href="struct_aic.html#a29842672e5c4fb80e44ab9b1c0c76417">00483</a>   RwReg AIC_SPU;       <span class="comment">/**&lt; \brief (Aic Offset: 0x134) Spurious Interrupt Vector Register */</span>
<a name="l00484"></a><a class="code" href="struct_aic.html#a66adc6cf8aa88edd7f8b7f2099832fc4">00484</a>   RwReg AIC_DCR;       <span class="comment">/**&lt; \brief (Aic Offset: 0x138) Debug Control Register */</span>
<a name="l00485"></a>00485   RoReg Reserved2[1];
<a name="l00486"></a><a class="code" href="struct_aic.html#a3db4b63ca933123cc760103e7eca1db8">00486</a>   WoReg AIC_FFER;      <span class="comment">/**&lt; \brief (Aic Offset: 0x140) Fast Forcing Enable Register */</span>
<a name="l00487"></a><a class="code" href="struct_aic.html#a329109d867f09b10c14fb1fd2a22ea05">00487</a>   WoReg AIC_FFDR;      <span class="comment">/**&lt; \brief (Aic Offset: 0x144) Fast Forcing Disable Register */</span>
<a name="l00488"></a><a class="code" href="struct_aic.html#a78dfc32a3e424ce3646d947a1216448a">00488</a>   RoReg AIC_FFSR;      <span class="comment">/**&lt; \brief (Aic Offset: 0x148) Fast Forcing Status Register */</span>
<a name="l00489"></a>00489   RoReg Reserved3[38];
<a name="l00490"></a><a class="code" href="struct_aic.html#ae8e62cc6473b2b2bba5b387f26da7f30">00490</a>   RwReg AIC_WPMR;      <span class="comment">/**&lt; \brief (Aic Offset: 0x1E4) Write Protect Mode Register */</span>
<a name="l00491"></a><a class="code" href="struct_aic.html#a6b980ba370b0a0fe9b94092997d5d9fa">00491</a>   RoReg AIC_WPSR;      <span class="comment">/**&lt; \brief (Aic Offset: 0x1E8) Write Protect Status Register */</span>
<a name="l00492"></a>00492 } <a class="code" href="struct_aic.html" title="Aic hardware registers.">Aic</a>;
<a name="l00493"></a>00493 <span class="preprocessor">#endif </span><span class="comment">/* __ASSEMBLY__ */</span>
<a name="l00494"></a>00494 <span class="comment">/* -------- AIC_SMR[32] : (AIC Offset: 0x00) Source Mode Register -------- */</span>
<a name="l00495"></a>00495 <span class="preprocessor">#define AIC_SMR_PRIOR_Pos 0</span>
<a name="l00496"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gad012988e0432b5ada92196a2baa33067">00496</a> <span class="preprocessor"></span><span class="preprocessor">#define AIC_SMR_PRIOR_Msk (0x7u &lt;&lt; AIC_SMR_PRIOR_Pos) </span><span class="comment">/**&lt; \brief (AIC_SMR[32]) Priority Level */</span>
<a name="l00497"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gafc1c3b5042d4f7ca88e4e4f489b23f76">00497</a> <span class="preprocessor">#define   AIC_SMR_PRIOR_LOWEST (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (AIC_SMR[32]) Lowest priority for the corresponding interrupt */</span>
<a name="l00498"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gab3e75be10c5499a16b5e8a7501b5608c">00498</a> <span class="preprocessor">#define   AIC_SMR_PRIOR_HIGHEST (0x7u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (AIC_SMR[32]) Highest priority for the corresponding interrupt */</span>
<a name="l00499"></a>00499 <span class="preprocessor">#define AIC_SMR_SRCTYPE_Pos 5</span>
<a name="l00500"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gaf28eab2c7fcffffb4c2f25b3d566a587">00500</a> <span class="preprocessor"></span><span class="preprocessor">#define AIC_SMR_SRCTYPE_Msk (0x3u &lt;&lt; AIC_SMR_SRCTYPE_Pos) </span><span class="comment">/**&lt; \brief (AIC_SMR[32]) Interrupt Source Type */</span>
<a name="l00501"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gaa49c3bce69a3fda9ebc6ccc38d0c6015">00501</a> <span class="preprocessor">#define   AIC_SMR_SRCTYPE_INT_LEVEL_SENSITIVE (0x0u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (AIC_SMR[32]) High level Sensitive for internal sourceLow level Sensitive for external source */</span>
<a name="l00502"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga9f37c930bf378c005939f99b3aeefd79">00502</a> <span class="preprocessor">#define   AIC_SMR_SRCTYPE_INT_EDGE_TRIGGERED (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (AIC_SMR[32]) Positive edge triggered for internal sourceNegative edge triggered for external source */</span>
<a name="l00503"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga9c2efe11b75e79b35d94fafa1a803c6a">00503</a> <span class="preprocessor">#define   AIC_SMR_SRCTYPE_EXT_HIGH_LEVEL (0x2u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (AIC_SMR[32]) High level Sensitive for internal sourceHigh level Sensitive for external source */</span>
<a name="l00504"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga9d2bf7085665eefdb818d80ea478333f">00504</a> <span class="preprocessor">#define   AIC_SMR_SRCTYPE_EXT_POSITIVE_EDGE (0x3u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (AIC_SMR[32]) Positive edge triggered for internal sourcePositive edge triggered for external source */</span>
<a name="l00505"></a>00505 <span class="comment">/* -------- AIC_SVR[32] : (AIC Offset: 0x80) Source Vector Register -------- */</span>
<a name="l00506"></a>00506 <span class="preprocessor">#define AIC_SVR_VECTOR_Pos 0</span>
<a name="l00507"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga7264d6123538abcb481e9e9cc19953b7">00507</a> <span class="preprocessor"></span><span class="preprocessor">#define AIC_SVR_VECTOR_Msk (0xffffffffu &lt;&lt; AIC_SVR_VECTOR_Pos) </span><span class="comment">/**&lt; \brief (AIC_SVR[32]) Source Vector */</span>
<a name="l00508"></a>00508 <span class="preprocessor">#define AIC_SVR_VECTOR(value) ((AIC_SVR_VECTOR_Msk &amp; ((value) &lt;&lt; AIC_SVR_VECTOR_Pos)))</span>
<a name="l00509"></a>00509 <span class="preprocessor"></span><span class="comment">/* -------- AIC_IVR : (AIC Offset: 0x100) Interrupt Vector Register -------- */</span>
<a name="l00510"></a>00510 <span class="preprocessor">#define AIC_IVR_IRQV_Pos 0</span>
<a name="l00511"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga705b28a06dcafee5b4dc75bc554a7d84">00511</a> <span class="preprocessor"></span><span class="preprocessor">#define AIC_IVR_IRQV_Msk (0xffffffffu &lt;&lt; AIC_IVR_IRQV_Pos) </span><span class="comment">/**&lt; \brief (AIC_IVR) Interrupt Vector Register */</span>
<a name="l00512"></a>00512 <span class="comment">/* -------- AIC_FVR : (AIC Offset: 0x104) FIQ Interrupt Vector Register -------- */</span>
<a name="l00513"></a>00513 <span class="preprocessor">#define AIC_FVR_FIQV_Pos 0</span>
<a name="l00514"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga5bb14ff24bab423e4bbe8173db792b60">00514</a> <span class="preprocessor"></span><span class="preprocessor">#define AIC_FVR_FIQV_Msk (0xffffffffu &lt;&lt; AIC_FVR_FIQV_Pos) </span><span class="comment">/**&lt; \brief (AIC_FVR) FIQ Vector Register */</span>
<a name="l00515"></a>00515 <span class="comment">/* -------- AIC_ISR : (AIC Offset: 0x108) Interrupt Status Register -------- */</span>
<a name="l00516"></a>00516 <span class="preprocessor">#define AIC_ISR_IRQID_Pos 0</span>
<a name="l00517"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gaace250a20513092ef03834f5ddd332d6">00517</a> <span class="preprocessor"></span><span class="preprocessor">#define AIC_ISR_IRQID_Msk (0x1fu &lt;&lt; AIC_ISR_IRQID_Pos) </span><span class="comment">/**&lt; \brief (AIC_ISR) Current Interrupt Identifier */</span>
<a name="l00518"></a>00518 <span class="comment">/* -------- AIC_IPR : (AIC Offset: 0x10C) Interrupt Pending Register -------- */</span>
<a name="l00519"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga179a068ea8f6e9c7fd30265667dd584b">00519</a> <span class="preprocessor">#define AIC_IPR_FIQ (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (AIC_IPR) Interrupt Pending */</span>
<a name="l00520"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga573aa741448e88da131df0fc6c85f404">00520</a> <span class="preprocessor">#define AIC_IPR_SYS (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (AIC_IPR) Interrupt Pending */</span>
<a name="l00521"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gad305f0d4701edf8547358331b2c5991e">00521</a> <span class="preprocessor">#define AIC_IPR_PID2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (AIC_IPR) Interrupt Pending */</span>
<a name="l00522"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gabf3743205620e2d95655c64bd925564c">00522</a> <span class="preprocessor">#define AIC_IPR_PID3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (AIC_IPR) Interrupt Pending */</span>
<a name="l00523"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gaf420e78ae415ce33e3366b78f99d045c">00523</a> <span class="preprocessor">#define AIC_IPR_PID4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (AIC_IPR) Interrupt Pending */</span>
<a name="l00524"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga65eeb0f7f749afd7bbabe58956419c41">00524</a> <span class="preprocessor">#define AIC_IPR_PID5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (AIC_IPR) Interrupt Pending */</span>
<a name="l00525"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga428a0bf52950431f64f2437bcbf60ba6">00525</a> <span class="preprocessor">#define AIC_IPR_PID6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (AIC_IPR) Interrupt Pending */</span>
<a name="l00526"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga034f375d1370cf1cb072531e44d72127">00526</a> <span class="preprocessor">#define AIC_IPR_PID7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (AIC_IPR) Interrupt Pending */</span>
<a name="l00527"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga436b80f687503e7ea2c6be875de85d69">00527</a> <span class="preprocessor">#define AIC_IPR_PID8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (AIC_IPR) Interrupt Pending */</span>
<a name="l00528"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga26b63356721257557cb2d0f5d8aee270">00528</a> <span class="preprocessor">#define AIC_IPR_PID9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (AIC_IPR) Interrupt Pending */</span>
<a name="l00529"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga186d2b1d5340338d27e0fd22964d2d8e">00529</a> <span class="preprocessor">#define AIC_IPR_PID10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (AIC_IPR) Interrupt Pending */</span>
<a name="l00530"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gab4a64029ebb2aac696d2a17fcbc8ffca">00530</a> <span class="preprocessor">#define AIC_IPR_PID11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (AIC_IPR) Interrupt Pending */</span>
<a name="l00531"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga8ccad0b633ede4b976c2b9468462953d">00531</a> <span class="preprocessor">#define AIC_IPR_PID12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (AIC_IPR) Interrupt Pending */</span>
<a name="l00532"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga40b97012e05f17d4473a8f71461570ae">00532</a> <span class="preprocessor">#define AIC_IPR_PID13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (AIC_IPR) Interrupt Pending */</span>
<a name="l00533"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gafbadb0e34deda5f2e273432e8a151a02">00533</a> <span class="preprocessor">#define AIC_IPR_PID14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (AIC_IPR) Interrupt Pending */</span>
<a name="l00534"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gaeb04c72b300523e712d6c4820be8ae5c">00534</a> <span class="preprocessor">#define AIC_IPR_PID15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (AIC_IPR) Interrupt Pending */</span>
<a name="l00535"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga4f7bfb278808587d56f26e4518f75261">00535</a> <span class="preprocessor">#define AIC_IPR_PID16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (AIC_IPR) Interrupt Pending */</span>
<a name="l00536"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga714f2c9052f8c5369b46eb2d4746c2e3">00536</a> <span class="preprocessor">#define AIC_IPR_PID17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (AIC_IPR) Interrupt Pending */</span>
<a name="l00537"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gad1e5b103f80a877eb6d13131529a4e24">00537</a> <span class="preprocessor">#define AIC_IPR_PID18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (AIC_IPR) Interrupt Pending */</span>
<a name="l00538"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gada23188b3ff14cc0b2004d87b37f4598">00538</a> <span class="preprocessor">#define AIC_IPR_PID19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (AIC_IPR) Interrupt Pending */</span>
<a name="l00539"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga21f41e23d00c9481ad956f5011446b3e">00539</a> <span class="preprocessor">#define AIC_IPR_PID20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (AIC_IPR) Interrupt Pending */</span>
<a name="l00540"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga966a0135446440c9c6175b6301fde4a1">00540</a> <span class="preprocessor">#define AIC_IPR_PID21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (AIC_IPR) Interrupt Pending */</span>
<a name="l00541"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga0a013b914259d5c0e96bfcf57d7a305a">00541</a> <span class="preprocessor">#define AIC_IPR_PID22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (AIC_IPR) Interrupt Pending */</span>
<a name="l00542"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gaf1b3727835da8de7a5c5ec974053214b">00542</a> <span class="preprocessor">#define AIC_IPR_PID23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (AIC_IPR) Interrupt Pending */</span>
<a name="l00543"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga6864cb3a8d8a1c9160c73a40f292af5d">00543</a> <span class="preprocessor">#define AIC_IPR_PID24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (AIC_IPR) Interrupt Pending */</span>
<a name="l00544"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gaba92e6349dd9492163f494438900281c">00544</a> <span class="preprocessor">#define AIC_IPR_PID25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (AIC_IPR) Interrupt Pending */</span>
<a name="l00545"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gabfdeeed5668f7c605462e4a1f8d26845">00545</a> <span class="preprocessor">#define AIC_IPR_PID26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (AIC_IPR) Interrupt Pending */</span>
<a name="l00546"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga00e4ab0c99a3355101362f9fd4887efa">00546</a> <span class="preprocessor">#define AIC_IPR_PID27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (AIC_IPR) Interrupt Pending */</span>
<a name="l00547"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gacaec74890e9b4e7fe571795a736df1c9">00547</a> <span class="preprocessor">#define AIC_IPR_PID28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (AIC_IPR) Interrupt Pending */</span>
<a name="l00548"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga2f59dc3b0d57ded443e15d5f32192d69">00548</a> <span class="preprocessor">#define AIC_IPR_PID29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (AIC_IPR) Interrupt Pending */</span>
<a name="l00549"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga07b0c0a2b7702446f11af3350148ed19">00549</a> <span class="preprocessor">#define AIC_IPR_PID30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (AIC_IPR) Interrupt Pending */</span>
<a name="l00550"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga88d29558102ed4a0af9dd97beda68102">00550</a> <span class="preprocessor">#define AIC_IPR_PID31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (AIC_IPR) Interrupt Pending */</span>
<a name="l00551"></a>00551 <span class="comment">/* -------- AIC_IMR : (AIC Offset: 0x110) Interrupt Mask Register -------- */</span>
<a name="l00552"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga1b9b5b910c20094041ecfbff91d4744b">00552</a> <span class="preprocessor">#define AIC_IMR_FIQ (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (AIC_IMR) Interrupt Mask */</span>
<a name="l00553"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gacaf3a26b3fda7ef0ce57e3eb0664a7d4">00553</a> <span class="preprocessor">#define AIC_IMR_SYS (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (AIC_IMR) Interrupt Mask */</span>
<a name="l00554"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga0ab2d0dd504d6a49c2d98a07f9af1dc2">00554</a> <span class="preprocessor">#define AIC_IMR_PID2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (AIC_IMR) Interrupt Mask */</span>
<a name="l00555"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga873372b36630c4123195bf9aaaa618ad">00555</a> <span class="preprocessor">#define AIC_IMR_PID3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (AIC_IMR) Interrupt Mask */</span>
<a name="l00556"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gadee8279816e6e92d4c15d7588757a7d3">00556</a> <span class="preprocessor">#define AIC_IMR_PID4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (AIC_IMR) Interrupt Mask */</span>
<a name="l00557"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gae52b14f11cdb9024f119b53e6c864522">00557</a> <span class="preprocessor">#define AIC_IMR_PID5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (AIC_IMR) Interrupt Mask */</span>
<a name="l00558"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gae494d2e6dbd39d8a12e59f3e71958e3c">00558</a> <span class="preprocessor">#define AIC_IMR_PID6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (AIC_IMR) Interrupt Mask */</span>
<a name="l00559"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga86e9d4ac260455588506ecb6fafd1d07">00559</a> <span class="preprocessor">#define AIC_IMR_PID7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (AIC_IMR) Interrupt Mask */</span>
<a name="l00560"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga7b8c533d97022a002ffb2e8829b6edcf">00560</a> <span class="preprocessor">#define AIC_IMR_PID8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (AIC_IMR) Interrupt Mask */</span>
<a name="l00561"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gaffc793fc4759f333bb10b8fadad20dba">00561</a> <span class="preprocessor">#define AIC_IMR_PID9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (AIC_IMR) Interrupt Mask */</span>
<a name="l00562"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga6293acf0cc9c99fedcb9c5ae8a4f0bb2">00562</a> <span class="preprocessor">#define AIC_IMR_PID10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (AIC_IMR) Interrupt Mask */</span>
<a name="l00563"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gaf4f020bbdc246f0783c22ea20703ad00">00563</a> <span class="preprocessor">#define AIC_IMR_PID11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (AIC_IMR) Interrupt Mask */</span>
<a name="l00564"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gab00960fc953c70715a7d82297b2afa37">00564</a> <span class="preprocessor">#define AIC_IMR_PID12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (AIC_IMR) Interrupt Mask */</span>
<a name="l00565"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gac3f4b2d39b1c7039f08d882ea6c12aa8">00565</a> <span class="preprocessor">#define AIC_IMR_PID13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (AIC_IMR) Interrupt Mask */</span>
<a name="l00566"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga63bd6125667c689bd377c9aed9a3bb10">00566</a> <span class="preprocessor">#define AIC_IMR_PID14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (AIC_IMR) Interrupt Mask */</span>
<a name="l00567"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gaadca7b692557e33b0ff4a0b469891e95">00567</a> <span class="preprocessor">#define AIC_IMR_PID15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (AIC_IMR) Interrupt Mask */</span>
<a name="l00568"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga3b9861aa4113a3666d3fa7f283478b6f">00568</a> <span class="preprocessor">#define AIC_IMR_PID16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (AIC_IMR) Interrupt Mask */</span>
<a name="l00569"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga9a8106921dc93735d8fa6abf5aceb697">00569</a> <span class="preprocessor">#define AIC_IMR_PID17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (AIC_IMR) Interrupt Mask */</span>
<a name="l00570"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga5d29a39c90e9bae65194a22296405a56">00570</a> <span class="preprocessor">#define AIC_IMR_PID18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (AIC_IMR) Interrupt Mask */</span>
<a name="l00571"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gaf848fb7c884be76c1b5f61d13e3e2def">00571</a> <span class="preprocessor">#define AIC_IMR_PID19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (AIC_IMR) Interrupt Mask */</span>
<a name="l00572"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga7f5a2d30b30f1d5f6d05783cbd604f84">00572</a> <span class="preprocessor">#define AIC_IMR_PID20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (AIC_IMR) Interrupt Mask */</span>
<a name="l00573"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga362aeee5309daf64bc78fd37f83cf5f0">00573</a> <span class="preprocessor">#define AIC_IMR_PID21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (AIC_IMR) Interrupt Mask */</span>
<a name="l00574"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga0920594355f717bc5f1323f4e08e3ac1">00574</a> <span class="preprocessor">#define AIC_IMR_PID22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (AIC_IMR) Interrupt Mask */</span>
<a name="l00575"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga4f845019abe679d01ebebe7c7e63140f">00575</a> <span class="preprocessor">#define AIC_IMR_PID23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (AIC_IMR) Interrupt Mask */</span>
<a name="l00576"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga03ca19225de5eb98c7b2ba893d771c78">00576</a> <span class="preprocessor">#define AIC_IMR_PID24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (AIC_IMR) Interrupt Mask */</span>
<a name="l00577"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga66264837a786568ad654acffd898c807">00577</a> <span class="preprocessor">#define AIC_IMR_PID25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (AIC_IMR) Interrupt Mask */</span>
<a name="l00578"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gab98334068b73ec58247ce5aa16cd3956">00578</a> <span class="preprocessor">#define AIC_IMR_PID26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (AIC_IMR) Interrupt Mask */</span>
<a name="l00579"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga60acd9166c114af363062d210a4bdd42">00579</a> <span class="preprocessor">#define AIC_IMR_PID27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (AIC_IMR) Interrupt Mask */</span>
<a name="l00580"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gaae6ec8ff3ec44a03cab664d9eef210eb">00580</a> <span class="preprocessor">#define AIC_IMR_PID28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (AIC_IMR) Interrupt Mask */</span>
<a name="l00581"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gabee3071f7603844dfa5e82c87c655f69">00581</a> <span class="preprocessor">#define AIC_IMR_PID29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (AIC_IMR) Interrupt Mask */</span>
<a name="l00582"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gad2d0389546c484e083767287b273ab06">00582</a> <span class="preprocessor">#define AIC_IMR_PID30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (AIC_IMR) Interrupt Mask */</span>
<a name="l00583"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga02ffa28705c0ebdeb1f537b534106e26">00583</a> <span class="preprocessor">#define AIC_IMR_PID31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (AIC_IMR) Interrupt Mask */</span>
<a name="l00584"></a>00584 <span class="comment">/* -------- AIC_CISR : (AIC Offset: 0x114) Core Interrupt Status Register -------- */</span>
<a name="l00585"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gaf7cf7ea722202014312bf6809aaa6645">00585</a> <span class="preprocessor">#define AIC_CISR_NFIQ (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (AIC_CISR) NFIQ Status */</span>
<a name="l00586"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga46ba9e130d78f452623a69f4f787ad37">00586</a> <span class="preprocessor">#define AIC_CISR_NIRQ (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (AIC_CISR) NIRQ Status */</span>
<a name="l00587"></a>00587 <span class="comment">/* -------- AIC_IECR : (AIC Offset: 0x120) Interrupt Enable Command Register -------- */</span>
<a name="l00588"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga45d25904504421e1adb1086c3562e476">00588</a> <span class="preprocessor">#define AIC_IECR_FIQ (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (AIC_IECR) Interrupt Enable */</span>
<a name="l00589"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gabcaab8e7dd158ef0e4fe11674775fef1">00589</a> <span class="preprocessor">#define AIC_IECR_SYS (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (AIC_IECR) Interrupt Enable */</span>
<a name="l00590"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gafeb78291f0cb22595b1123dea2a5735b">00590</a> <span class="preprocessor">#define AIC_IECR_PID2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (AIC_IECR) Interrupt Enable */</span>
<a name="l00591"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga609c3c0c21b45ffab1b3f5bfd098c16b">00591</a> <span class="preprocessor">#define AIC_IECR_PID3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (AIC_IECR) Interrupt Enable */</span>
<a name="l00592"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gacd354d99fb76b035dee8a9c5019ce5bd">00592</a> <span class="preprocessor">#define AIC_IECR_PID4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (AIC_IECR) Interrupt Enable */</span>
<a name="l00593"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gabb57ee08a75c946696bdbc54fa6f6789">00593</a> <span class="preprocessor">#define AIC_IECR_PID5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (AIC_IECR) Interrupt Enable */</span>
<a name="l00594"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga1e9ed0b770d16d6deae03a4c15f422f2">00594</a> <span class="preprocessor">#define AIC_IECR_PID6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (AIC_IECR) Interrupt Enable */</span>
<a name="l00595"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gaef68fd8efc9ef56d9e6ca0a7caf98355">00595</a> <span class="preprocessor">#define AIC_IECR_PID7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (AIC_IECR) Interrupt Enable */</span>
<a name="l00596"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gaea96fb61943c85e424b30d81443d99c4">00596</a> <span class="preprocessor">#define AIC_IECR_PID8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (AIC_IECR) Interrupt Enable */</span>
<a name="l00597"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga148175f20076a8b464a893dad9715bbc">00597</a> <span class="preprocessor">#define AIC_IECR_PID9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (AIC_IECR) Interrupt Enable */</span>
<a name="l00598"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gafb71c51c9ab050dd8e83ee92181b4cf9">00598</a> <span class="preprocessor">#define AIC_IECR_PID10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (AIC_IECR) Interrupt Enable */</span>
<a name="l00599"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga3e124b8969d7672e55ef2b0a0ee76189">00599</a> <span class="preprocessor">#define AIC_IECR_PID11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (AIC_IECR) Interrupt Enable */</span>
<a name="l00600"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga481349ab120bff2c827c254707e0161f">00600</a> <span class="preprocessor">#define AIC_IECR_PID12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (AIC_IECR) Interrupt Enable */</span>
<a name="l00601"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gab611a428632f67e138dbe2c6c7c6a09a">00601</a> <span class="preprocessor">#define AIC_IECR_PID13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (AIC_IECR) Interrupt Enable */</span>
<a name="l00602"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gaf1287316bf7d9cb632305f8350033620">00602</a> <span class="preprocessor">#define AIC_IECR_PID14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (AIC_IECR) Interrupt Enable */</span>
<a name="l00603"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga6349109b9abd9b817bb7ed52c27dcb10">00603</a> <span class="preprocessor">#define AIC_IECR_PID15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (AIC_IECR) Interrupt Enable */</span>
<a name="l00604"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gacf3c70b22c4fa3f98d15fef4aec9a133">00604</a> <span class="preprocessor">#define AIC_IECR_PID16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (AIC_IECR) Interrupt Enable */</span>
<a name="l00605"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gac450407ad5d29175d074830fea6efae3">00605</a> <span class="preprocessor">#define AIC_IECR_PID17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (AIC_IECR) Interrupt Enable */</span>
<a name="l00606"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga3361066801e2d2734b32f384c9a37100">00606</a> <span class="preprocessor">#define AIC_IECR_PID18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (AIC_IECR) Interrupt Enable */</span>
<a name="l00607"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gafff0dfec3761c965c65e44cf65452441">00607</a> <span class="preprocessor">#define AIC_IECR_PID19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (AIC_IECR) Interrupt Enable */</span>
<a name="l00608"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gaedc93232def1750470b96b03efc6db08">00608</a> <span class="preprocessor">#define AIC_IECR_PID20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (AIC_IECR) Interrupt Enable */</span>
<a name="l00609"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gad94fe2f87e7a06106d52209811be5fc5">00609</a> <span class="preprocessor">#define AIC_IECR_PID21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (AIC_IECR) Interrupt Enable */</span>
<a name="l00610"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga9bd63613f59c1d07537717e98c8497de">00610</a> <span class="preprocessor">#define AIC_IECR_PID22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (AIC_IECR) Interrupt Enable */</span>
<a name="l00611"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga619226d68643abaa229f6bf50b0b5279">00611</a> <span class="preprocessor">#define AIC_IECR_PID23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (AIC_IECR) Interrupt Enable */</span>
<a name="l00612"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gafa44a8b76698e1004f59fb574dee2398">00612</a> <span class="preprocessor">#define AIC_IECR_PID24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (AIC_IECR) Interrupt Enable */</span>
<a name="l00613"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gad3f47d4fd7c7c97f450822d6c321c888">00613</a> <span class="preprocessor">#define AIC_IECR_PID25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (AIC_IECR) Interrupt Enable */</span>
<a name="l00614"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gac4cc38d988d1701035fe9843741d0fd3">00614</a> <span class="preprocessor">#define AIC_IECR_PID26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (AIC_IECR) Interrupt Enable */</span>
<a name="l00615"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gaac63ab7a46719af3af9a6ed13bc4b0e9">00615</a> <span class="preprocessor">#define AIC_IECR_PID27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (AIC_IECR) Interrupt Enable */</span>
<a name="l00616"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gae788289a693e0c2cd391a1479621a9b8">00616</a> <span class="preprocessor">#define AIC_IECR_PID28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (AIC_IECR) Interrupt Enable */</span>
<a name="l00617"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga41b832987140bd2b34f54e1a4d6bf5b8">00617</a> <span class="preprocessor">#define AIC_IECR_PID29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (AIC_IECR) Interrupt Enable */</span>
<a name="l00618"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga3c857586ebb838bbf98350042ac7c6e0">00618</a> <span class="preprocessor">#define AIC_IECR_PID30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (AIC_IECR) Interrupt Enable */</span>
<a name="l00619"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gaa7a28ef8c1af7a26cde993a8589163ae">00619</a> <span class="preprocessor">#define AIC_IECR_PID31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (AIC_IECR) Interrupt Enable */</span>
<a name="l00620"></a>00620 <span class="comment">/* -------- AIC_IDCR : (AIC Offset: 0x124) Interrupt Disable Command Register -------- */</span>
<a name="l00621"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gaea6a2dd9ca83e296762a27a3ac307077">00621</a> <span class="preprocessor">#define AIC_IDCR_FIQ (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (AIC_IDCR) Interrupt Disable */</span>
<a name="l00622"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga93c17d24f9efece42b6303729f141df7">00622</a> <span class="preprocessor">#define AIC_IDCR_SYS (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (AIC_IDCR) Interrupt Disable */</span>
<a name="l00623"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga64617171760a43ea0866441bbd973783">00623</a> <span class="preprocessor">#define AIC_IDCR_PID2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (AIC_IDCR) Interrupt Disable */</span>
<a name="l00624"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga85572d50a7bf725952685cf47fcc2c93">00624</a> <span class="preprocessor">#define AIC_IDCR_PID3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (AIC_IDCR) Interrupt Disable */</span>
<a name="l00625"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga0de7766c3e1d6172d589112bd8c1eb54">00625</a> <span class="preprocessor">#define AIC_IDCR_PID4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (AIC_IDCR) Interrupt Disable */</span>
<a name="l00626"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga9423fdcd06b494cada0cf0d3c2b63df6">00626</a> <span class="preprocessor">#define AIC_IDCR_PID5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (AIC_IDCR) Interrupt Disable */</span>
<a name="l00627"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gab6c953b74b17594f0e7b9e0d697c5425">00627</a> <span class="preprocessor">#define AIC_IDCR_PID6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (AIC_IDCR) Interrupt Disable */</span>
<a name="l00628"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gaf788d588a40c3fc7a8b0090037fa43eb">00628</a> <span class="preprocessor">#define AIC_IDCR_PID7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (AIC_IDCR) Interrupt Disable */</span>
<a name="l00629"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga213da3579d762d29bec1381ccfa7157d">00629</a> <span class="preprocessor">#define AIC_IDCR_PID8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (AIC_IDCR) Interrupt Disable */</span>
<a name="l00630"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga65368140eaaf9a51c08ed9f58ae01e85">00630</a> <span class="preprocessor">#define AIC_IDCR_PID9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (AIC_IDCR) Interrupt Disable */</span>
<a name="l00631"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga6fad56264ede5bd07a11ddeeb5448b42">00631</a> <span class="preprocessor">#define AIC_IDCR_PID10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (AIC_IDCR) Interrupt Disable */</span>
<a name="l00632"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga94c171f173d18951eb7fa6d9a5ccdcd5">00632</a> <span class="preprocessor">#define AIC_IDCR_PID11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (AIC_IDCR) Interrupt Disable */</span>
<a name="l00633"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gae71fde10d7d5ec87ce8a189aa34cfef3">00633</a> <span class="preprocessor">#define AIC_IDCR_PID12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (AIC_IDCR) Interrupt Disable */</span>
<a name="l00634"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga374398af590e2281a5085c314ecb6cc6">00634</a> <span class="preprocessor">#define AIC_IDCR_PID13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (AIC_IDCR) Interrupt Disable */</span>
<a name="l00635"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gaa8828702cc6d7c52d48f334ea73c9b5a">00635</a> <span class="preprocessor">#define AIC_IDCR_PID14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (AIC_IDCR) Interrupt Disable */</span>
<a name="l00636"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga37b0942baee633ca9bff326e28b8ae5c">00636</a> <span class="preprocessor">#define AIC_IDCR_PID15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (AIC_IDCR) Interrupt Disable */</span>
<a name="l00637"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga286c814d4fe4d362ca663155ae644ee9">00637</a> <span class="preprocessor">#define AIC_IDCR_PID16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (AIC_IDCR) Interrupt Disable */</span>
<a name="l00638"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga006fa295f52491998bcf1662e2286cbd">00638</a> <span class="preprocessor">#define AIC_IDCR_PID17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (AIC_IDCR) Interrupt Disable */</span>
<a name="l00639"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gad4e30e93f3b67fbd0c42faaa60fb2c5a">00639</a> <span class="preprocessor">#define AIC_IDCR_PID18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (AIC_IDCR) Interrupt Disable */</span>
<a name="l00640"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga5e876a0aef39050413188a7ad132d4f7">00640</a> <span class="preprocessor">#define AIC_IDCR_PID19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (AIC_IDCR) Interrupt Disable */</span>
<a name="l00641"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga19fd93f168e957393ab94aa64c480792">00641</a> <span class="preprocessor">#define AIC_IDCR_PID20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (AIC_IDCR) Interrupt Disable */</span>
<a name="l00642"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga8acf024dd23211d3b7c0a14a975bef4a">00642</a> <span class="preprocessor">#define AIC_IDCR_PID21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (AIC_IDCR) Interrupt Disable */</span>
<a name="l00643"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga7798154df73a66041dad3f6bcd1591da">00643</a> <span class="preprocessor">#define AIC_IDCR_PID22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (AIC_IDCR) Interrupt Disable */</span>
<a name="l00644"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga9d68c4f8c4f44310144b1eb4e874fea0">00644</a> <span class="preprocessor">#define AIC_IDCR_PID23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (AIC_IDCR) Interrupt Disable */</span>
<a name="l00645"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gaa00ac01cf95cc1d0752b73b258c0a10e">00645</a> <span class="preprocessor">#define AIC_IDCR_PID24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (AIC_IDCR) Interrupt Disable */</span>
<a name="l00646"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gad476f5fcf8bf29231aed31cac98b3d97">00646</a> <span class="preprocessor">#define AIC_IDCR_PID25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (AIC_IDCR) Interrupt Disable */</span>
<a name="l00647"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga85b9ea14a44bc638f7fd2f0142471968">00647</a> <span class="preprocessor">#define AIC_IDCR_PID26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (AIC_IDCR) Interrupt Disable */</span>
<a name="l00648"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gaa6476587df5a60c6133e8fea26412977">00648</a> <span class="preprocessor">#define AIC_IDCR_PID27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (AIC_IDCR) Interrupt Disable */</span>
<a name="l00649"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gaba5e3dd80565862e45e28508b08ef7a8">00649</a> <span class="preprocessor">#define AIC_IDCR_PID28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (AIC_IDCR) Interrupt Disable */</span>
<a name="l00650"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga33e7763d5d7454ad2c4c8f98f9cb4e6e">00650</a> <span class="preprocessor">#define AIC_IDCR_PID29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (AIC_IDCR) Interrupt Disable */</span>
<a name="l00651"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gac0bcbc2a1cf8f2bc40fed8d5a34bfde9">00651</a> <span class="preprocessor">#define AIC_IDCR_PID30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (AIC_IDCR) Interrupt Disable */</span>
<a name="l00652"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga7999bff63690aab2e5e1132d651f892f">00652</a> <span class="preprocessor">#define AIC_IDCR_PID31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (AIC_IDCR) Interrupt Disable */</span>
<a name="l00653"></a>00653 <span class="comment">/* -------- AIC_ICCR : (AIC Offset: 0x128) Interrupt Clear Command Register -------- */</span>
<a name="l00654"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga974dae6f0a8e1ffec62c076633af96f6">00654</a> <span class="preprocessor">#define AIC_ICCR_FIQ (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (AIC_ICCR) Interrupt Clear */</span>
<a name="l00655"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga16ac6dc76d68bb5e5b6329a07e2321d0">00655</a> <span class="preprocessor">#define AIC_ICCR_SYS (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (AIC_ICCR) Interrupt Clear */</span>
<a name="l00656"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga9e7c3838980237957c035cea71152a42">00656</a> <span class="preprocessor">#define AIC_ICCR_PID2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (AIC_ICCR) Interrupt Clear */</span>
<a name="l00657"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gaccc3006887ab9c0fd2e6aee8a3afcfe6">00657</a> <span class="preprocessor">#define AIC_ICCR_PID3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (AIC_ICCR) Interrupt Clear */</span>
<a name="l00658"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gab51591dc7262366b1be612c27a5e6133">00658</a> <span class="preprocessor">#define AIC_ICCR_PID4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (AIC_ICCR) Interrupt Clear */</span>
<a name="l00659"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga0978e21c5e284c50632dd033538da891">00659</a> <span class="preprocessor">#define AIC_ICCR_PID5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (AIC_ICCR) Interrupt Clear */</span>
<a name="l00660"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga3683afc3c4cf06782acf1ec5e41db0d3">00660</a> <span class="preprocessor">#define AIC_ICCR_PID6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (AIC_ICCR) Interrupt Clear */</span>
<a name="l00661"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga5b809469c7301b50fb739de271565bb2">00661</a> <span class="preprocessor">#define AIC_ICCR_PID7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (AIC_ICCR) Interrupt Clear */</span>
<a name="l00662"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga9ec61e2ad47130caa2dbbc44a51c7600">00662</a> <span class="preprocessor">#define AIC_ICCR_PID8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (AIC_ICCR) Interrupt Clear */</span>
<a name="l00663"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga794f3e3f00181b96d2f75f5dec063ddd">00663</a> <span class="preprocessor">#define AIC_ICCR_PID9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (AIC_ICCR) Interrupt Clear */</span>
<a name="l00664"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gaf13cad38764f91c426c7c54bbc6956b2">00664</a> <span class="preprocessor">#define AIC_ICCR_PID10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (AIC_ICCR) Interrupt Clear */</span>
<a name="l00665"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gaa7e9ac0be7142a83e865a2d5b9a6f697">00665</a> <span class="preprocessor">#define AIC_ICCR_PID11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (AIC_ICCR) Interrupt Clear */</span>
<a name="l00666"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga6941b0774824bece51f5802b49cb38e2">00666</a> <span class="preprocessor">#define AIC_ICCR_PID12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (AIC_ICCR) Interrupt Clear */</span>
<a name="l00667"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga1ead49ba07a7426ce924fc7ef1be68a9">00667</a> <span class="preprocessor">#define AIC_ICCR_PID13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (AIC_ICCR) Interrupt Clear */</span>
<a name="l00668"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga33c9140916574f971040a4b9ce90387b">00668</a> <span class="preprocessor">#define AIC_ICCR_PID14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (AIC_ICCR) Interrupt Clear */</span>
<a name="l00669"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga9235bf51df34e2acf7ac0c38e9856a9e">00669</a> <span class="preprocessor">#define AIC_ICCR_PID15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (AIC_ICCR) Interrupt Clear */</span>
<a name="l00670"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gae96871e0ba015e4cd061728e709526b4">00670</a> <span class="preprocessor">#define AIC_ICCR_PID16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (AIC_ICCR) Interrupt Clear */</span>
<a name="l00671"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga44f097c8dfb70541b3393ec1e693bf41">00671</a> <span class="preprocessor">#define AIC_ICCR_PID17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (AIC_ICCR) Interrupt Clear */</span>
<a name="l00672"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gad66ee3b7cf8f9ec387d125c06eef6d15">00672</a> <span class="preprocessor">#define AIC_ICCR_PID18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (AIC_ICCR) Interrupt Clear */</span>
<a name="l00673"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga9522ef965a9a8acc5d2b0a6d4e195a92">00673</a> <span class="preprocessor">#define AIC_ICCR_PID19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (AIC_ICCR) Interrupt Clear */</span>
<a name="l00674"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga2fd5143a1c4b51325f093e85b7196f68">00674</a> <span class="preprocessor">#define AIC_ICCR_PID20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (AIC_ICCR) Interrupt Clear */</span>
<a name="l00675"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga8379be60eb52f9dc7c6e5ceaa61e0360">00675</a> <span class="preprocessor">#define AIC_ICCR_PID21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (AIC_ICCR) Interrupt Clear */</span>
<a name="l00676"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gaf5d1bc39d9ceb5ce7e3ddccc9f5cb324">00676</a> <span class="preprocessor">#define AIC_ICCR_PID22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (AIC_ICCR) Interrupt Clear */</span>
<a name="l00677"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga462450b3970107cf1ac07ed79976fb69">00677</a> <span class="preprocessor">#define AIC_ICCR_PID23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (AIC_ICCR) Interrupt Clear */</span>
<a name="l00678"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga2220e8597ad64aa23ff0fc9fe7d6e20c">00678</a> <span class="preprocessor">#define AIC_ICCR_PID24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (AIC_ICCR) Interrupt Clear */</span>
<a name="l00679"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga2ab1bceb9198ea1021a7030d6eed5516">00679</a> <span class="preprocessor">#define AIC_ICCR_PID25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (AIC_ICCR) Interrupt Clear */</span>
<a name="l00680"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga43036a51203a0aadb7bb9b86866c602b">00680</a> <span class="preprocessor">#define AIC_ICCR_PID26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (AIC_ICCR) Interrupt Clear */</span>
<a name="l00681"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gab620fabca1d6e79c23904c7c64b1ae4a">00681</a> <span class="preprocessor">#define AIC_ICCR_PID27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (AIC_ICCR) Interrupt Clear */</span>
<a name="l00682"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga8ec642502d2961bcd6e0eadf363a2637">00682</a> <span class="preprocessor">#define AIC_ICCR_PID28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (AIC_ICCR) Interrupt Clear */</span>
<a name="l00683"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga3c4213d0f7724a237304b66dbc67f5f3">00683</a> <span class="preprocessor">#define AIC_ICCR_PID29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (AIC_ICCR) Interrupt Clear */</span>
<a name="l00684"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gac973bae75c8cd1fb74123000f83af647">00684</a> <span class="preprocessor">#define AIC_ICCR_PID30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (AIC_ICCR) Interrupt Clear */</span>
<a name="l00685"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga895345b0584b6a5fb066b6fd6dc35e32">00685</a> <span class="preprocessor">#define AIC_ICCR_PID31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (AIC_ICCR) Interrupt Clear */</span>
<a name="l00686"></a>00686 <span class="comment">/* -------- AIC_ISCR : (AIC Offset: 0x12C) Interrupt Set Command Register -------- */</span>
<a name="l00687"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga73a003df7749f81bba7a674b68bc4d35">00687</a> <span class="preprocessor">#define AIC_ISCR_FIQ (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (AIC_ISCR) Interrupt Set */</span>
<a name="l00688"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga71e4d01f7f69f9e1f901310be2f25f74">00688</a> <span class="preprocessor">#define AIC_ISCR_SYS (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (AIC_ISCR) Interrupt Set */</span>
<a name="l00689"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga8bf625c283d16df850c387a641ada5a6">00689</a> <span class="preprocessor">#define AIC_ISCR_PID2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (AIC_ISCR) Interrupt Set */</span>
<a name="l00690"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga72a82d5a7ed47b33a7567419645f2c45">00690</a> <span class="preprocessor">#define AIC_ISCR_PID3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (AIC_ISCR) Interrupt Set */</span>
<a name="l00691"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gaf7dae402907b3e84e58cbcbffe4634b6">00691</a> <span class="preprocessor">#define AIC_ISCR_PID4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (AIC_ISCR) Interrupt Set */</span>
<a name="l00692"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga8cbddace1d226d74f833185791072747">00692</a> <span class="preprocessor">#define AIC_ISCR_PID5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (AIC_ISCR) Interrupt Set */</span>
<a name="l00693"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gab8139d94f4043134db5da20ebdeedf0f">00693</a> <span class="preprocessor">#define AIC_ISCR_PID6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (AIC_ISCR) Interrupt Set */</span>
<a name="l00694"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gae57112b7ab7ad4ce198adc3598781a37">00694</a> <span class="preprocessor">#define AIC_ISCR_PID7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (AIC_ISCR) Interrupt Set */</span>
<a name="l00695"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gaa19de8e3d92fc03fd32686be576bc278">00695</a> <span class="preprocessor">#define AIC_ISCR_PID8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (AIC_ISCR) Interrupt Set */</span>
<a name="l00696"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga657a399fb46ca8a4d8fa610766f52b7f">00696</a> <span class="preprocessor">#define AIC_ISCR_PID9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (AIC_ISCR) Interrupt Set */</span>
<a name="l00697"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga33b5367cd1f1d1fe1d3888277efc5b35">00697</a> <span class="preprocessor">#define AIC_ISCR_PID10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (AIC_ISCR) Interrupt Set */</span>
<a name="l00698"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga23bba78093dda72fb8cc97900a1324ba">00698</a> <span class="preprocessor">#define AIC_ISCR_PID11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (AIC_ISCR) Interrupt Set */</span>
<a name="l00699"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga35068c8faafcb1b4249d73687dee7401">00699</a> <span class="preprocessor">#define AIC_ISCR_PID12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (AIC_ISCR) Interrupt Set */</span>
<a name="l00700"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gada6d97a0795cc91a0d28ff594fbbbad0">00700</a> <span class="preprocessor">#define AIC_ISCR_PID13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (AIC_ISCR) Interrupt Set */</span>
<a name="l00701"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga3adef8c7e8afc14edd1ea99970924c48">00701</a> <span class="preprocessor">#define AIC_ISCR_PID14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (AIC_ISCR) Interrupt Set */</span>
<a name="l00702"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga4ddbebe5697c36e343cab92e026e9c5e">00702</a> <span class="preprocessor">#define AIC_ISCR_PID15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (AIC_ISCR) Interrupt Set */</span>
<a name="l00703"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga619e95c990e476a8fb11bc860f8b84f4">00703</a> <span class="preprocessor">#define AIC_ISCR_PID16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (AIC_ISCR) Interrupt Set */</span>
<a name="l00704"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga3fe7bd60696f65ef8e53d8f33ebd144f">00704</a> <span class="preprocessor">#define AIC_ISCR_PID17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (AIC_ISCR) Interrupt Set */</span>
<a name="l00705"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga825e5f7315ac9b56eb7d1e7d6a7f04c7">00705</a> <span class="preprocessor">#define AIC_ISCR_PID18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (AIC_ISCR) Interrupt Set */</span>
<a name="l00706"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga55fe124e7ba3b199bb8e1ba54c482f31">00706</a> <span class="preprocessor">#define AIC_ISCR_PID19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (AIC_ISCR) Interrupt Set */</span>
<a name="l00707"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga2a755cf6567ba0cacea28b9432fdcc8d">00707</a> <span class="preprocessor">#define AIC_ISCR_PID20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (AIC_ISCR) Interrupt Set */</span>
<a name="l00708"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga7fab8bd823c12a1ce788685928961222">00708</a> <span class="preprocessor">#define AIC_ISCR_PID21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (AIC_ISCR) Interrupt Set */</span>
<a name="l00709"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga5abf269dc8d0de2d2b7a4acbdf08a239">00709</a> <span class="preprocessor">#define AIC_ISCR_PID22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (AIC_ISCR) Interrupt Set */</span>
<a name="l00710"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga17fc734902622b8b097752631f1de5aa">00710</a> <span class="preprocessor">#define AIC_ISCR_PID23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (AIC_ISCR) Interrupt Set */</span>
<a name="l00711"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga0f06cc81527f421b29426b168c5e44be">00711</a> <span class="preprocessor">#define AIC_ISCR_PID24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (AIC_ISCR) Interrupt Set */</span>
<a name="l00712"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga9bbd210a3c0e664e78d8bac1602fd66e">00712</a> <span class="preprocessor">#define AIC_ISCR_PID25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (AIC_ISCR) Interrupt Set */</span>
<a name="l00713"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga4cc815086dc230337f406a0be15e285e">00713</a> <span class="preprocessor">#define AIC_ISCR_PID26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (AIC_ISCR) Interrupt Set */</span>
<a name="l00714"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gaf5101e0b68741cbdc43c68de660597db">00714</a> <span class="preprocessor">#define AIC_ISCR_PID27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (AIC_ISCR) Interrupt Set */</span>
<a name="l00715"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gab52419ede4111b358c2a7cc19ae82f34">00715</a> <span class="preprocessor">#define AIC_ISCR_PID28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (AIC_ISCR) Interrupt Set */</span>
<a name="l00716"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga29c21a3af196938030bc9f0796d050f8">00716</a> <span class="preprocessor">#define AIC_ISCR_PID29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (AIC_ISCR) Interrupt Set */</span>
<a name="l00717"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gacf871751bfea6154e020b1a8d39abbc1">00717</a> <span class="preprocessor">#define AIC_ISCR_PID30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (AIC_ISCR) Interrupt Set */</span>
<a name="l00718"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga65a1eadfc4fa3e8b3b2a7c77d2bbca55">00718</a> <span class="preprocessor">#define AIC_ISCR_PID31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (AIC_ISCR) Interrupt Set */</span>
<a name="l00719"></a>00719 <span class="comment">/* -------- AIC_EOICR : (AIC Offset: 0x130) End of Interrupt Command Register -------- */</span>
<a name="l00720"></a>00720 <span class="comment">/* -------- AIC_SPU : (AIC Offset: 0x134) Spurious Interrupt Vector Register -------- */</span>
<a name="l00721"></a>00721 <span class="preprocessor">#define AIC_SPU_SIVR_Pos 0</span>
<a name="l00722"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gaaac795d34db57b492cfad599ae0757fa">00722</a> <span class="preprocessor"></span><span class="preprocessor">#define AIC_SPU_SIVR_Msk (0xffffffffu &lt;&lt; AIC_SPU_SIVR_Pos) </span><span class="comment">/**&lt; \brief (AIC_SPU) Spurious Interrupt Vector Register */</span>
<a name="l00723"></a>00723 <span class="preprocessor">#define AIC_SPU_SIVR(value) ((AIC_SPU_SIVR_Msk &amp; ((value) &lt;&lt; AIC_SPU_SIVR_Pos)))</span>
<a name="l00724"></a>00724 <span class="preprocessor"></span><span class="comment">/* -------- AIC_DCR : (AIC Offset: 0x138) Debug Control Register -------- */</span>
<a name="l00725"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga465793b8bb6d9dd9cfef813efb53ce9e">00725</a> <span class="preprocessor">#define AIC_DCR_PROT (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (AIC_DCR) Protection Mode */</span>
<a name="l00726"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gaa17ac9516a039b9e982674c36f0242b0">00726</a> <span class="preprocessor">#define AIC_DCR_GMSK (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (AIC_DCR) General Mask */</span>
<a name="l00727"></a>00727 <span class="comment">/* -------- AIC_FFER : (AIC Offset: 0x140) Fast Forcing Enable Register -------- */</span>
<a name="l00728"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga0e9c77f0dd34e3634fada199ad3521ac">00728</a> <span class="preprocessor">#define AIC_FFER_SYS (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (AIC_FFER) Fast Forcing Enable */</span>
<a name="l00729"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga4f174bb6df5bbdf44320497e2aaee153">00729</a> <span class="preprocessor">#define AIC_FFER_PID2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (AIC_FFER) Fast Forcing Enable */</span>
<a name="l00730"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga666ea922a26d49d32a059b16fef2ea8c">00730</a> <span class="preprocessor">#define AIC_FFER_PID3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (AIC_FFER) Fast Forcing Enable */</span>
<a name="l00731"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga29e4d0eda64f7004f1e13c32c149c533">00731</a> <span class="preprocessor">#define AIC_FFER_PID4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (AIC_FFER) Fast Forcing Enable */</span>
<a name="l00732"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gaefc6da239dadbe78b9876c0084ca8f30">00732</a> <span class="preprocessor">#define AIC_FFER_PID5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (AIC_FFER) Fast Forcing Enable */</span>
<a name="l00733"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga83b9c9880c7f7068e0c77885f951e3ad">00733</a> <span class="preprocessor">#define AIC_FFER_PID6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (AIC_FFER) Fast Forcing Enable */</span>
<a name="l00734"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga8848a5d21235fe35882d1a1cdf106cd8">00734</a> <span class="preprocessor">#define AIC_FFER_PID7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (AIC_FFER) Fast Forcing Enable */</span>
<a name="l00735"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga2d0b56fcb95ec579daa8b9099b4d3673">00735</a> <span class="preprocessor">#define AIC_FFER_PID8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (AIC_FFER) Fast Forcing Enable */</span>
<a name="l00736"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gab527ce001e2a97b1e2d6d3d71313a79d">00736</a> <span class="preprocessor">#define AIC_FFER_PID9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (AIC_FFER) Fast Forcing Enable */</span>
<a name="l00737"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga47845760a2873dab471c827a61e714e3">00737</a> <span class="preprocessor">#define AIC_FFER_PID10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (AIC_FFER) Fast Forcing Enable */</span>
<a name="l00738"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gac55c7f64ac94e86db252448a323d9543">00738</a> <span class="preprocessor">#define AIC_FFER_PID11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (AIC_FFER) Fast Forcing Enable */</span>
<a name="l00739"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gaea97bcba7a8063e170d0241566f3b084">00739</a> <span class="preprocessor">#define AIC_FFER_PID12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (AIC_FFER) Fast Forcing Enable */</span>
<a name="l00740"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga94ee5a95424847476113bd99350080d5">00740</a> <span class="preprocessor">#define AIC_FFER_PID13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (AIC_FFER) Fast Forcing Enable */</span>
<a name="l00741"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gad1b28788c333a63f764f4c73da77888d">00741</a> <span class="preprocessor">#define AIC_FFER_PID14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (AIC_FFER) Fast Forcing Enable */</span>
<a name="l00742"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gaabdd914c43f3ed6314567bba47ec3929">00742</a> <span class="preprocessor">#define AIC_FFER_PID15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (AIC_FFER) Fast Forcing Enable */</span>
<a name="l00743"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga9f97843b791be3f21df0336ea8f67d74">00743</a> <span class="preprocessor">#define AIC_FFER_PID16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (AIC_FFER) Fast Forcing Enable */</span>
<a name="l00744"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga213a8b1a586524b50b9c89577ea2d75c">00744</a> <span class="preprocessor">#define AIC_FFER_PID17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (AIC_FFER) Fast Forcing Enable */</span>
<a name="l00745"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga422eb5caa3bb1917f2ea1b04d6b25001">00745</a> <span class="preprocessor">#define AIC_FFER_PID18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (AIC_FFER) Fast Forcing Enable */</span>
<a name="l00746"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gaf8cd8067fa8945a71ff2888e2bd23379">00746</a> <span class="preprocessor">#define AIC_FFER_PID19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (AIC_FFER) Fast Forcing Enable */</span>
<a name="l00747"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga13463772f9439ee67ff99a76cc1de1f7">00747</a> <span class="preprocessor">#define AIC_FFER_PID20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (AIC_FFER) Fast Forcing Enable */</span>
<a name="l00748"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga4f1619e75b77c087b503eb97cb2165d4">00748</a> <span class="preprocessor">#define AIC_FFER_PID21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (AIC_FFER) Fast Forcing Enable */</span>
<a name="l00749"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gaa453ea8adef353712752d55c76a3cb17">00749</a> <span class="preprocessor">#define AIC_FFER_PID22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (AIC_FFER) Fast Forcing Enable */</span>
<a name="l00750"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga9b7bc36f726eaa7ff111bf1d8dc7d11a">00750</a> <span class="preprocessor">#define AIC_FFER_PID23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (AIC_FFER) Fast Forcing Enable */</span>
<a name="l00751"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga2bc513a6868269861f7c52142ea87eea">00751</a> <span class="preprocessor">#define AIC_FFER_PID24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (AIC_FFER) Fast Forcing Enable */</span>
<a name="l00752"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga2bf20b689e8915ffc8502fb9376e45ec">00752</a> <span class="preprocessor">#define AIC_FFER_PID25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (AIC_FFER) Fast Forcing Enable */</span>
<a name="l00753"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga29b8e218ca65b3ae4c9224838d554f8d">00753</a> <span class="preprocessor">#define AIC_FFER_PID26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (AIC_FFER) Fast Forcing Enable */</span>
<a name="l00754"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga694f3a170b7b66dc6576e10d609908b6">00754</a> <span class="preprocessor">#define AIC_FFER_PID27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (AIC_FFER) Fast Forcing Enable */</span>
<a name="l00755"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gac906d5f12460fcf8559101f291d5319c">00755</a> <span class="preprocessor">#define AIC_FFER_PID28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (AIC_FFER) Fast Forcing Enable */</span>
<a name="l00756"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gae7a6989115f0f0ee150fe9371e697ae1">00756</a> <span class="preprocessor">#define AIC_FFER_PID29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (AIC_FFER) Fast Forcing Enable */</span>
<a name="l00757"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gab98deeb9922dcd065fac609374cb661f">00757</a> <span class="preprocessor">#define AIC_FFER_PID30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (AIC_FFER) Fast Forcing Enable */</span>
<a name="l00758"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga9155fc4cf667f814b129fb6c25baac9f">00758</a> <span class="preprocessor">#define AIC_FFER_PID31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (AIC_FFER) Fast Forcing Enable */</span>
<a name="l00759"></a>00759 <span class="comment">/* -------- AIC_FFDR : (AIC Offset: 0x144) Fast Forcing Disable Register -------- */</span>
<a name="l00760"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga690e4ab0ab769193411af95bc106cba2">00760</a> <span class="preprocessor">#define AIC_FFDR_SYS (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (AIC_FFDR) Fast Forcing Disable */</span>
<a name="l00761"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga999c570269157834289550441c0786e4">00761</a> <span class="preprocessor">#define AIC_FFDR_PID2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (AIC_FFDR) Fast Forcing Disable */</span>
<a name="l00762"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga6a523e902f392d673c1a1bd5092b33cb">00762</a> <span class="preprocessor">#define AIC_FFDR_PID3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (AIC_FFDR) Fast Forcing Disable */</span>
<a name="l00763"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga0a7d94bf9bb37ac8d79b0f15de428908">00763</a> <span class="preprocessor">#define AIC_FFDR_PID4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (AIC_FFDR) Fast Forcing Disable */</span>
<a name="l00764"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga43132c6354d21d75cc5f17e530771109">00764</a> <span class="preprocessor">#define AIC_FFDR_PID5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (AIC_FFDR) Fast Forcing Disable */</span>
<a name="l00765"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga51497f58182ac390f9d53550c0fd1027">00765</a> <span class="preprocessor">#define AIC_FFDR_PID6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (AIC_FFDR) Fast Forcing Disable */</span>
<a name="l00766"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gaa8f590f6a81936a72ce122bb72bbd750">00766</a> <span class="preprocessor">#define AIC_FFDR_PID7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (AIC_FFDR) Fast Forcing Disable */</span>
<a name="l00767"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gac82c4e7ac50d49086db8bc1a12c151ba">00767</a> <span class="preprocessor">#define AIC_FFDR_PID8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (AIC_FFDR) Fast Forcing Disable */</span>
<a name="l00768"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gae2300795212cf1fcd77304545421f919">00768</a> <span class="preprocessor">#define AIC_FFDR_PID9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (AIC_FFDR) Fast Forcing Disable */</span>
<a name="l00769"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gadabf32c24faf465e57e8858018924477">00769</a> <span class="preprocessor">#define AIC_FFDR_PID10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (AIC_FFDR) Fast Forcing Disable */</span>
<a name="l00770"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga6887dea86c9f1c1bb5446825544a9a47">00770</a> <span class="preprocessor">#define AIC_FFDR_PID11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (AIC_FFDR) Fast Forcing Disable */</span>
<a name="l00771"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga38dc393dbacacd44fbb75da798bab847">00771</a> <span class="preprocessor">#define AIC_FFDR_PID12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (AIC_FFDR) Fast Forcing Disable */</span>
<a name="l00772"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gae1fc874653adbf45df6ee232e456464e">00772</a> <span class="preprocessor">#define AIC_FFDR_PID13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (AIC_FFDR) Fast Forcing Disable */</span>
<a name="l00773"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga38c8f2d866c9fdc12d10d7cab969e47a">00773</a> <span class="preprocessor">#define AIC_FFDR_PID14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (AIC_FFDR) Fast Forcing Disable */</span>
<a name="l00774"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga420284aa59e51c6feac1b804a6ddf976">00774</a> <span class="preprocessor">#define AIC_FFDR_PID15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (AIC_FFDR) Fast Forcing Disable */</span>
<a name="l00775"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga5682b2801586986d033a469c77dcafa3">00775</a> <span class="preprocessor">#define AIC_FFDR_PID16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (AIC_FFDR) Fast Forcing Disable */</span>
<a name="l00776"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga3964616dc4d62bb5729408e07be67471">00776</a> <span class="preprocessor">#define AIC_FFDR_PID17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (AIC_FFDR) Fast Forcing Disable */</span>
<a name="l00777"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga929fbbb90fb91ead7025ccc88805687d">00777</a> <span class="preprocessor">#define AIC_FFDR_PID18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (AIC_FFDR) Fast Forcing Disable */</span>
<a name="l00778"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gafe0cd9ca79217f4a0da8974313807da6">00778</a> <span class="preprocessor">#define AIC_FFDR_PID19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (AIC_FFDR) Fast Forcing Disable */</span>
<a name="l00779"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga00e498f012aa753fc06b73bf3129c4c0">00779</a> <span class="preprocessor">#define AIC_FFDR_PID20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (AIC_FFDR) Fast Forcing Disable */</span>
<a name="l00780"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga57799b0558c65819dd923d18db5f3c97">00780</a> <span class="preprocessor">#define AIC_FFDR_PID21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (AIC_FFDR) Fast Forcing Disable */</span>
<a name="l00781"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga7220ff7ce17fed641ec3a29c39fd4e88">00781</a> <span class="preprocessor">#define AIC_FFDR_PID22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (AIC_FFDR) Fast Forcing Disable */</span>
<a name="l00782"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga499ef459cfbc823b02d8af785c1e4171">00782</a> <span class="preprocessor">#define AIC_FFDR_PID23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (AIC_FFDR) Fast Forcing Disable */</span>
<a name="l00783"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga4712258f286f4b07db33305f278cb9bb">00783</a> <span class="preprocessor">#define AIC_FFDR_PID24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (AIC_FFDR) Fast Forcing Disable */</span>
<a name="l00784"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga4d74a3d3a54cc513efe78ee77037337b">00784</a> <span class="preprocessor">#define AIC_FFDR_PID25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (AIC_FFDR) Fast Forcing Disable */</span>
<a name="l00785"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga8d3df4cd3e901cd422cd77a99ca7a6d7">00785</a> <span class="preprocessor">#define AIC_FFDR_PID26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (AIC_FFDR) Fast Forcing Disable */</span>
<a name="l00786"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga038b6dce27329e769ea55d02a5fa2bd7">00786</a> <span class="preprocessor">#define AIC_FFDR_PID27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (AIC_FFDR) Fast Forcing Disable */</span>
<a name="l00787"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga6a63d6467ed6213b3963acc5f42b0047">00787</a> <span class="preprocessor">#define AIC_FFDR_PID28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (AIC_FFDR) Fast Forcing Disable */</span>
<a name="l00788"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gae0f8667562196aa696d6b26d6a8e52c4">00788</a> <span class="preprocessor">#define AIC_FFDR_PID29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (AIC_FFDR) Fast Forcing Disable */</span>
<a name="l00789"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gaddb6f0cdc48bd6d9ab3ccfb7676fa2d4">00789</a> <span class="preprocessor">#define AIC_FFDR_PID30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (AIC_FFDR) Fast Forcing Disable */</span>
<a name="l00790"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gaf059e2de6c1a17d9206c8afcf8a1bf57">00790</a> <span class="preprocessor">#define AIC_FFDR_PID31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (AIC_FFDR) Fast Forcing Disable */</span>
<a name="l00791"></a>00791 <span class="comment">/* -------- AIC_FFSR : (AIC Offset: 0x148) Fast Forcing Status Register -------- */</span>
<a name="l00792"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gad34ecf34a9afa9ea0f4f7beaf24ac34a">00792</a> <span class="preprocessor">#define AIC_FFSR_SYS (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (AIC_FFSR) Fast Forcing Status */</span>
<a name="l00793"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga5aff47a84c4dfa6e07cb26dc7cbc92d0">00793</a> <span class="preprocessor">#define AIC_FFSR_PID2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (AIC_FFSR) Fast Forcing Status */</span>
<a name="l00794"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga3665602a9ceef1876c610ba58496d6b4">00794</a> <span class="preprocessor">#define AIC_FFSR_PID3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (AIC_FFSR) Fast Forcing Status */</span>
<a name="l00795"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gaf10ae1327a0ea37f17c651b418c38b63">00795</a> <span class="preprocessor">#define AIC_FFSR_PID4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (AIC_FFSR) Fast Forcing Status */</span>
<a name="l00796"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga812b2f90ffd585b5031f0b5649b917c5">00796</a> <span class="preprocessor">#define AIC_FFSR_PID5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (AIC_FFSR) Fast Forcing Status */</span>
<a name="l00797"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga72a613aceb4712f1ec33a9e439f429d8">00797</a> <span class="preprocessor">#define AIC_FFSR_PID6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (AIC_FFSR) Fast Forcing Status */</span>
<a name="l00798"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga48a52724731ea2a71cbf4fa0d27bf01a">00798</a> <span class="preprocessor">#define AIC_FFSR_PID7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (AIC_FFSR) Fast Forcing Status */</span>
<a name="l00799"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga25115d681fbf0ccd187246648141fc55">00799</a> <span class="preprocessor">#define AIC_FFSR_PID8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (AIC_FFSR) Fast Forcing Status */</span>
<a name="l00800"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga195871ba724b7a264a9ca7637d4625ee">00800</a> <span class="preprocessor">#define AIC_FFSR_PID9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (AIC_FFSR) Fast Forcing Status */</span>
<a name="l00801"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gae9d288a3ed2b56f9c4ce4d3299a938a5">00801</a> <span class="preprocessor">#define AIC_FFSR_PID10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (AIC_FFSR) Fast Forcing Status */</span>
<a name="l00802"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga20df53dfc1a7b41fd25dcc32589d5e07">00802</a> <span class="preprocessor">#define AIC_FFSR_PID11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (AIC_FFSR) Fast Forcing Status */</span>
<a name="l00803"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga913fbc548eb5438743fe90bb3b2ee7f9">00803</a> <span class="preprocessor">#define AIC_FFSR_PID12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (AIC_FFSR) Fast Forcing Status */</span>
<a name="l00804"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gade0e2a648402e2b6d8b416f8edd8e389">00804</a> <span class="preprocessor">#define AIC_FFSR_PID13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (AIC_FFSR) Fast Forcing Status */</span>
<a name="l00805"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga99ca50be10a872c26d9d4a0cfd014799">00805</a> <span class="preprocessor">#define AIC_FFSR_PID14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (AIC_FFSR) Fast Forcing Status */</span>
<a name="l00806"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga08941f118c1ac5f566d993a12d985d7d">00806</a> <span class="preprocessor">#define AIC_FFSR_PID15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (AIC_FFSR) Fast Forcing Status */</span>
<a name="l00807"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gac17faa030b2a999df2d1a41e4b3f7283">00807</a> <span class="preprocessor">#define AIC_FFSR_PID16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (AIC_FFSR) Fast Forcing Status */</span>
<a name="l00808"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga6fd08a443d70b36802f835bb9bd9409c">00808</a> <span class="preprocessor">#define AIC_FFSR_PID17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (AIC_FFSR) Fast Forcing Status */</span>
<a name="l00809"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gaa6f3a825f7de62324890b45f63402f97">00809</a> <span class="preprocessor">#define AIC_FFSR_PID18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (AIC_FFSR) Fast Forcing Status */</span>
<a name="l00810"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga72625941067e5081c17490b162cdd2c9">00810</a> <span class="preprocessor">#define AIC_FFSR_PID19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (AIC_FFSR) Fast Forcing Status */</span>
<a name="l00811"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga56335c638a1429aabecca29ba8b8fa6e">00811</a> <span class="preprocessor">#define AIC_FFSR_PID20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (AIC_FFSR) Fast Forcing Status */</span>
<a name="l00812"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga1ec878d6990e23906a0d53811a4b6e03">00812</a> <span class="preprocessor">#define AIC_FFSR_PID21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (AIC_FFSR) Fast Forcing Status */</span>
<a name="l00813"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga72103c46b8c2ebe72d332106d9820631">00813</a> <span class="preprocessor">#define AIC_FFSR_PID22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (AIC_FFSR) Fast Forcing Status */</span>
<a name="l00814"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gacb601d727b4be2f472fcf8601549d7f9">00814</a> <span class="preprocessor">#define AIC_FFSR_PID23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (AIC_FFSR) Fast Forcing Status */</span>
<a name="l00815"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga84dc62053a7caf4df33e1affd9920b7f">00815</a> <span class="preprocessor">#define AIC_FFSR_PID24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (AIC_FFSR) Fast Forcing Status */</span>
<a name="l00816"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga4128d17627201d759a7f1ae9136c7eba">00816</a> <span class="preprocessor">#define AIC_FFSR_PID25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (AIC_FFSR) Fast Forcing Status */</span>
<a name="l00817"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga5b0410410f6785b30e679b66c0504343">00817</a> <span class="preprocessor">#define AIC_FFSR_PID26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (AIC_FFSR) Fast Forcing Status */</span>
<a name="l00818"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gacd4a1f82e373ee42fdf1eac5fa93eac7">00818</a> <span class="preprocessor">#define AIC_FFSR_PID27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (AIC_FFSR) Fast Forcing Status */</span>
<a name="l00819"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga55847cc3352b61024ce5d7b04ba6feb4">00819</a> <span class="preprocessor">#define AIC_FFSR_PID28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (AIC_FFSR) Fast Forcing Status */</span>
<a name="l00820"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga4e99ce1fce325543c4e465177a15256e">00820</a> <span class="preprocessor">#define AIC_FFSR_PID29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (AIC_FFSR) Fast Forcing Status */</span>
<a name="l00821"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gaff46e36ac911da2dabea1b2b5ffc4d9d">00821</a> <span class="preprocessor">#define AIC_FFSR_PID30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (AIC_FFSR) Fast Forcing Status */</span>
<a name="l00822"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga924d5ce5d697e0a54f3aa2be3662fa3f">00822</a> <span class="preprocessor">#define AIC_FFSR_PID31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (AIC_FFSR) Fast Forcing Status */</span>
<a name="l00823"></a>00823 <span class="comment">/* -------- AIC_WPMR : (AIC Offset: 0x1E4) Write Protect Mode Register -------- */</span>
<a name="l00824"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga6817ae36e5069a37eac94623f300eb9a">00824</a> <span class="preprocessor">#define AIC_WPMR_WPEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (AIC_WPMR) Write Protect Enable */</span>
<a name="l00825"></a>00825 <span class="preprocessor">#define AIC_WPMR_WPKEY_Pos 8</span>
<a name="l00826"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#gac3dfce1c12f7a8ab2dccfcc961e064ed">00826</a> <span class="preprocessor"></span><span class="preprocessor">#define AIC_WPMR_WPKEY_Msk (0xffffffu &lt;&lt; AIC_WPMR_WPKEY_Pos) </span><span class="comment">/**&lt; \brief (AIC_WPMR) Write Protect KEY */</span>
<a name="l00827"></a>00827 <span class="preprocessor">#define AIC_WPMR_WPKEY(value) ((AIC_WPMR_WPKEY_Msk &amp; ((value) &lt;&lt; AIC_WPMR_WPKEY_Pos)))</span>
<a name="l00828"></a>00828 <span class="preprocessor"></span><span class="comment">/* -------- AIC_WPSR : (AIC Offset: 0x1E8) Write Protect Status Register -------- */</span>
<a name="l00829"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga2f5847511c9f155e1f00b95101a7d487">00829</a> <span class="preprocessor">#define AIC_WPSR_WPVS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (AIC_WPSR) Write Protect Violation Status */</span>
<a name="l00830"></a>00830 <span class="preprocessor">#define AIC_WPSR_WPVSRC_Pos 8</span>
<a name="l00831"></a><a class="code" href="group___a_t91_s_a_m9_g15___a_i_c.html#ga57cc6cb6709296e17944165085fcf458">00831</a> <span class="preprocessor"></span><span class="preprocessor">#define AIC_WPSR_WPVSRC_Msk (0xffffu &lt;&lt; AIC_WPSR_WPVSRC_Pos) </span><span class="comment">/**&lt; \brief (AIC_WPSR) Write Protect Violation Source */</span>
<a name="l00832"></a>00832 <span class="comment"></span>
<a name="l00833"></a>00833 <span class="comment">/*@}*/</span>
<a name="l00834"></a>00834 
<a name="l00835"></a>00835 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l00836"></a>00836 <span class="comment">/**  SOFTWARE API DEFINITION FOR Debug Unit */</span>
<a name="l00837"></a>00837 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l00838"></a>00838 <span class="comment">/** \addtogroup AT91SAM9G15_DBGU Debug Unit */</span><span class="comment"></span>
<a name="l00839"></a>00839 <span class="comment">/*@{*/</span>
<a name="l00840"></a>00840 
<a name="l00841"></a>00841 <span class="preprocessor">#ifndef __ASSEMBLY__</span>
<a name="l00842"></a>00842 <span class="preprocessor"></span><span class="comment">/** \brief Dbgu hardware registers */</span>
<a name="l00843"></a><a class="code" href="struct_dbgu.html">00843</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l00844"></a><a class="code" href="struct_dbgu.html#a61a81c52f0c158d06f478fa5d7ef5072">00844</a>   WoReg DBGU_CR;      <span class="comment">/**&lt; \brief (Dbgu Offset: 0x0000) Control Register */</span>
<a name="l00845"></a><a class="code" href="struct_dbgu.html#aa95a6a611999fb7e482ebf85d1bf8981">00845</a>   RwReg DBGU_MR;      <span class="comment">/**&lt; \brief (Dbgu Offset: 0x0004) Mode Register */</span>
<a name="l00846"></a><a class="code" href="struct_dbgu.html#a385ad1f86d32a6f15c8a7888fa0b340c">00846</a>   WoReg DBGU_IER;     <span class="comment">/**&lt; \brief (Dbgu Offset: 0x0008) Interrupt Enable Register */</span>
<a name="l00847"></a><a class="code" href="struct_dbgu.html#a2ca52b5632731a33419714a907472d89">00847</a>   WoReg DBGU_IDR;     <span class="comment">/**&lt; \brief (Dbgu Offset: 0x000C) Interrupt Disable Register */</span>
<a name="l00848"></a><a class="code" href="struct_dbgu.html#a0e2d3f397c9b5e4aa4deb2feda698358">00848</a>   RoReg DBGU_IMR;     <span class="comment">/**&lt; \brief (Dbgu Offset: 0x0010) Interrupt Mask Register */</span>
<a name="l00849"></a><a class="code" href="struct_dbgu.html#a7d292c68699e083ea0bb60c04df1d14e">00849</a>   RoReg DBGU_SR;      <span class="comment">/**&lt; \brief (Dbgu Offset: 0x0014) Status Register */</span>
<a name="l00850"></a><a class="code" href="struct_dbgu.html#a46bb6b110f39125b97d8f7dadcce453b">00850</a>   RoReg DBGU_RHR;     <span class="comment">/**&lt; \brief (Dbgu Offset: 0x0018) Receive Holding Register */</span>
<a name="l00851"></a><a class="code" href="struct_dbgu.html#aba26dc93d4a4858aeaf274374b5423e3">00851</a>   WoReg DBGU_THR;     <span class="comment">/**&lt; \brief (Dbgu Offset: 0x001C) Transmit Holding Register */</span>
<a name="l00852"></a><a class="code" href="struct_dbgu.html#a639f7e4c4b572b9d5f1aaabc2fbffd31">00852</a>   RwReg DBGU_BRGR;    <span class="comment">/**&lt; \brief (Dbgu Offset: 0x0020) Baud Rate Generator Register */</span>
<a name="l00853"></a>00853   RoReg Reserved1[7];
<a name="l00854"></a><a class="code" href="struct_dbgu.html#a486b89ff29148bd29e2a18bd9d204e72">00854</a>   RoReg DBGU_CIDR;    <span class="comment">/**&lt; \brief (Dbgu Offset: 0x0040) Chip ID Register */</span>
<a name="l00855"></a><a class="code" href="struct_dbgu.html#abfcb764dd5d1be37000e4f401b813298">00855</a>   RoReg DBGU_EXID;    <span class="comment">/**&lt; \brief (Dbgu Offset: 0x0044) Chip ID Extension Register */</span>
<a name="l00856"></a><a class="code" href="struct_dbgu.html#a6d1216249fe1a5c4321d040fa82ee9fd">00856</a>   RwReg DBGU_FNR;     <span class="comment">/**&lt; \brief (Dbgu Offset: 0x0048) Force NTRST Register */</span>
<a name="l00857"></a>00857 } <a class="code" href="struct_dbgu.html" title="Dbgu hardware registers.">Dbgu</a>;
<a name="l00858"></a>00858 <span class="preprocessor">#endif </span><span class="comment">/* __ASSEMBLY__ */</span>
<a name="l00859"></a>00859 <span class="comment">/* -------- DBGU_CR : (DBGU Offset: 0x0000) Control Register -------- */</span>
<a name="l00860"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga3e18555b61f95085ee87bf4a6833a446">00860</a> <span class="preprocessor">#define DBGU_CR_RSTRX (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (DBGU_CR) Reset Receiver */</span>
<a name="l00861"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#gaef7bc0944f6b9504a7ed3028a5dca312">00861</a> <span class="preprocessor">#define DBGU_CR_RSTTX (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (DBGU_CR) Reset Transmitter */</span>
<a name="l00862"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#gad20427a02808d734194d6ba80720b684">00862</a> <span class="preprocessor">#define DBGU_CR_RXEN (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (DBGU_CR) Receiver Enable */</span>
<a name="l00863"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#gab75f29f943f07abf35a09e6835e3ac08">00863</a> <span class="preprocessor">#define DBGU_CR_RXDIS (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (DBGU_CR) Receiver Disable */</span>
<a name="l00864"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga0f73f1979e4f6aec8462a1c160d61e61">00864</a> <span class="preprocessor">#define DBGU_CR_TXEN (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (DBGU_CR) Transmitter Enable */</span>
<a name="l00865"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#gad74980ec8e8dd0d05feb59eea866c865">00865</a> <span class="preprocessor">#define DBGU_CR_TXDIS (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (DBGU_CR) Transmitter Disable */</span>
<a name="l00866"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga1f101f48bef869e16cafe14b1c9953a7">00866</a> <span class="preprocessor">#define DBGU_CR_RSTSTA (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (DBGU_CR) Reset Status Bits */</span>
<a name="l00867"></a>00867 <span class="comment">/* -------- DBGU_MR : (DBGU Offset: 0x0004) Mode Register -------- */</span>
<a name="l00868"></a>00868 <span class="preprocessor">#define DBGU_MR_PAR_Pos 9</span>
<a name="l00869"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga3f1807a365e8b241aed3fbbcf98ceb25">00869</a> <span class="preprocessor"></span><span class="preprocessor">#define DBGU_MR_PAR_Msk (0x7u &lt;&lt; DBGU_MR_PAR_Pos) </span><span class="comment">/**&lt; \brief (DBGU_MR) Parity Type */</span>
<a name="l00870"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#gae97edf67359dcc3812391da082e08965">00870</a> <span class="preprocessor">#define   DBGU_MR_PAR_EVEN (0x0u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (DBGU_MR) Even Parity */</span>
<a name="l00871"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga19bbbd654fbec13d2132e1a26fb21ab8">00871</a> <span class="preprocessor">#define   DBGU_MR_PAR_ODD (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (DBGU_MR) Odd Parity */</span>
<a name="l00872"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga43922f1e2f22ae8ed4f2028cb500662c">00872</a> <span class="preprocessor">#define   DBGU_MR_PAR_SPACE (0x2u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (DBGU_MR) Space: Parity forced to 0 */</span>
<a name="l00873"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga0f539f192d5f0b7d770164eed39e3144">00873</a> <span class="preprocessor">#define   DBGU_MR_PAR_MARK (0x3u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (DBGU_MR) Mark: Parity forced to 1 */</span>
<a name="l00874"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga59bf72ec29bdadadaeb6d59c9534c807">00874</a> <span class="preprocessor">#define   DBGU_MR_PAR_NONE (0x4u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (DBGU_MR) No Parity */</span>
<a name="l00875"></a>00875 <span class="preprocessor">#define DBGU_MR_CHMODE_Pos 14</span>
<a name="l00876"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga0a5d7fa1e69f8544f4850310f3002c94">00876</a> <span class="preprocessor"></span><span class="preprocessor">#define DBGU_MR_CHMODE_Msk (0x3u &lt;&lt; DBGU_MR_CHMODE_Pos) </span><span class="comment">/**&lt; \brief (DBGU_MR) Channel Mode */</span>
<a name="l00877"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#gac9b4defc61d4d4f766fc594baac2d118">00877</a> <span class="preprocessor">#define   DBGU_MR_CHMODE_NORM (0x0u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (DBGU_MR) Normal Mode */</span>
<a name="l00878"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga50941f6d8d105c0790c75bbdcdfdd1b9">00878</a> <span class="preprocessor">#define   DBGU_MR_CHMODE_AUTO (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (DBGU_MR) Automatic Echo */</span>
<a name="l00879"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#gaa6246944ef892498bce2471a5a67405f">00879</a> <span class="preprocessor">#define   DBGU_MR_CHMODE_LOCLOOP (0x2u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (DBGU_MR) Local Loopback */</span>
<a name="l00880"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#gaa205fab2dd2642266ef40e1c1d1d0c4b">00880</a> <span class="preprocessor">#define   DBGU_MR_CHMODE_REMLOOP (0x3u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (DBGU_MR) Remote Loopback */</span>
<a name="l00881"></a>00881 <span class="comment">/* -------- DBGU_IER : (DBGU Offset: 0x0008) Interrupt Enable Register -------- */</span>
<a name="l00882"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#gaa492f27a7216e13c5e7403414f990c89">00882</a> <span class="preprocessor">#define DBGU_IER_RXRDY (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (DBGU_IER) Enable RXRDY Interrupt */</span>
<a name="l00883"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga4d297b96c320e479280ae48ed3c3839b">00883</a> <span class="preprocessor">#define DBGU_IER_TXRDY (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (DBGU_IER) Enable TXRDY Interrupt */</span>
<a name="l00884"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga240e90f7973d6d101535c37aff71a9fc">00884</a> <span class="preprocessor">#define DBGU_IER_OVRE (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (DBGU_IER) Enable Overrun Error Interrupt */</span>
<a name="l00885"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga9184a2f17e3815ecd9111c962b9eddf9">00885</a> <span class="preprocessor">#define DBGU_IER_FRAME (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (DBGU_IER) Enable Framing Error Interrupt */</span>
<a name="l00886"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga5cc421bcca79368b2630a6e553d502d6">00886</a> <span class="preprocessor">#define DBGU_IER_PARE (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (DBGU_IER) Enable Parity Error Interrupt */</span>
<a name="l00887"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#gad96fc17171684207ce8bacdf27b35dbc">00887</a> <span class="preprocessor">#define DBGU_IER_TXEMPTY (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (DBGU_IER) Enable TXEMPTY Interrupt */</span>
<a name="l00888"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#gaebfa1e62e85e9fa0ba7cccfbfdf3e130">00888</a> <span class="preprocessor">#define DBGU_IER_COMMTX (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (DBGU_IER) Enable COMMTX (from ARM) Interrupt */</span>
<a name="l00889"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#gae089ec44f03bdfe9d22dc71bfb90b1fe">00889</a> <span class="preprocessor">#define DBGU_IER_COMMRX (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (DBGU_IER) Enable COMMRX (from ARM) Interrupt */</span>
<a name="l00890"></a>00890 <span class="comment">/* -------- DBGU_IDR : (DBGU Offset: 0x000C) Interrupt Disable Register -------- */</span>
<a name="l00891"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga520c66115f4be38733c5fd196c00b148">00891</a> <span class="preprocessor">#define DBGU_IDR_RXRDY (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (DBGU_IDR) Disable RXRDY Interrupt */</span>
<a name="l00892"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga72884f939428283fc4e3e953a6420a3d">00892</a> <span class="preprocessor">#define DBGU_IDR_TXRDY (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (DBGU_IDR) Disable TXRDY Interrupt */</span>
<a name="l00893"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga158a048b66cf2f6dd287139524c11fa3">00893</a> <span class="preprocessor">#define DBGU_IDR_OVRE (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (DBGU_IDR) Disable Overrun Error Interrupt */</span>
<a name="l00894"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#gaef5b17249f1a33d663184e54eea759a0">00894</a> <span class="preprocessor">#define DBGU_IDR_FRAME (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (DBGU_IDR) Disable Framing Error Interrupt */</span>
<a name="l00895"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga9265f465ac7bf4e61bd42c5ca1ea00f8">00895</a> <span class="preprocessor">#define DBGU_IDR_PARE (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (DBGU_IDR) Disable Parity Error Interrupt */</span>
<a name="l00896"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga9fc2507506a0e668c8ad91c47b38e81e">00896</a> <span class="preprocessor">#define DBGU_IDR_TXEMPTY (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (DBGU_IDR) Disable TXEMPTY Interrupt */</span>
<a name="l00897"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#gaea45427e9a0d1ddeca651c6bb2f3e460">00897</a> <span class="preprocessor">#define DBGU_IDR_COMMTX (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (DBGU_IDR) Disable COMMTX (from ARM) Interrupt */</span>
<a name="l00898"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga9fd96b024362b1f6342ec3d0de007244">00898</a> <span class="preprocessor">#define DBGU_IDR_COMMRX (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (DBGU_IDR) Disable COMMRX (from ARM) Interrupt */</span>
<a name="l00899"></a>00899 <span class="comment">/* -------- DBGU_IMR : (DBGU Offset: 0x0010) Interrupt Mask Register -------- */</span>
<a name="l00900"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#gab99f289604532a1cc78a1479edc700e1">00900</a> <span class="preprocessor">#define DBGU_IMR_RXRDY (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (DBGU_IMR) Mask RXRDY Interrupt */</span>
<a name="l00901"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#gacb822fae1611ca07c2c2983f90af1994">00901</a> <span class="preprocessor">#define DBGU_IMR_TXRDY (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (DBGU_IMR) Disable TXRDY Interrupt */</span>
<a name="l00902"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga257b49428d1ff4243298071120d2cdae">00902</a> <span class="preprocessor">#define DBGU_IMR_OVRE (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (DBGU_IMR) Mask Overrun Error Interrupt */</span>
<a name="l00903"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#gad9c9aa5aa1567aa951b4f356eb03e3b3">00903</a> <span class="preprocessor">#define DBGU_IMR_FRAME (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (DBGU_IMR) Mask Framing Error Interrupt */</span>
<a name="l00904"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga9176b2f6b6850d3b4056f2a6d86866eb">00904</a> <span class="preprocessor">#define DBGU_IMR_PARE (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (DBGU_IMR) Mask Parity Error Interrupt */</span>
<a name="l00905"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga100665c81346e619e4cc1960800ca66e">00905</a> <span class="preprocessor">#define DBGU_IMR_TXEMPTY (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (DBGU_IMR) Mask TXEMPTY Interrupt */</span>
<a name="l00906"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga2cb6074bbc13ef90c80471771dad5b8f">00906</a> <span class="preprocessor">#define DBGU_IMR_COMMTX (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (DBGU_IMR) Mask COMMTX Interrupt */</span>
<a name="l00907"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga63fe3c95ece215e95acccfa0cbb4f1c7">00907</a> <span class="preprocessor">#define DBGU_IMR_COMMRX (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (DBGU_IMR) Mask COMMRX Interrupt */</span>
<a name="l00908"></a>00908 <span class="comment">/* -------- DBGU_SR : (DBGU Offset: 0x0014) Status Register -------- */</span>
<a name="l00909"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga593a71f6cbd18239d0af0f23d3068355">00909</a> <span class="preprocessor">#define DBGU_SR_RXRDY (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (DBGU_SR) Receiver Ready */</span>
<a name="l00910"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga2b701f95eb6abd0d6f7d26d6d01b420d">00910</a> <span class="preprocessor">#define DBGU_SR_TXRDY (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (DBGU_SR) Transmitter Ready */</span>
<a name="l00911"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#gab110bd49598c234427da9fbba0945dfd">00911</a> <span class="preprocessor">#define DBGU_SR_OVRE (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (DBGU_SR) Overrun Error */</span>
<a name="l00912"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga630f317f2d08d9c3faa283118128f5ab">00912</a> <span class="preprocessor">#define DBGU_SR_FRAME (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (DBGU_SR) Framing Error */</span>
<a name="l00913"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#gada24bbd602a538fd44a0d2d133830a5d">00913</a> <span class="preprocessor">#define DBGU_SR_PARE (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (DBGU_SR) Parity Error */</span>
<a name="l00914"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga307c1b75a40e021fd380e2b0016c86d1">00914</a> <span class="preprocessor">#define DBGU_SR_TXEMPTY (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (DBGU_SR) Transmitter Empty */</span>
<a name="l00915"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga67be112af183de28855d6bbd1c66e5c9">00915</a> <span class="preprocessor">#define DBGU_SR_COMMTX (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (DBGU_SR) Debug Communication Channel Write Status */</span>
<a name="l00916"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga9471a45ac0078bbcdaeeff0ab1699e1c">00916</a> <span class="preprocessor">#define DBGU_SR_COMMRX (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (DBGU_SR) Debug Communication Channel Read Status */</span>
<a name="l00917"></a>00917 <span class="comment">/* -------- DBGU_RHR : (DBGU Offset: 0x0018) Receive Holding Register -------- */</span>
<a name="l00918"></a>00918 <span class="preprocessor">#define DBGU_RHR_RXCHR_Pos 0</span>
<a name="l00919"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#gafc76aaa59f8b7de56a087d9af09d60fe">00919</a> <span class="preprocessor"></span><span class="preprocessor">#define DBGU_RHR_RXCHR_Msk (0xffu &lt;&lt; DBGU_RHR_RXCHR_Pos) </span><span class="comment">/**&lt; \brief (DBGU_RHR) Received Character */</span>
<a name="l00920"></a>00920 <span class="comment">/* -------- DBGU_THR : (DBGU Offset: 0x001C) Transmit Holding Register -------- */</span>
<a name="l00921"></a>00921 <span class="preprocessor">#define DBGU_THR_TXCHR_Pos 0</span>
<a name="l00922"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga090a9349beec21aae5084651dbf651ff">00922</a> <span class="preprocessor"></span><span class="preprocessor">#define DBGU_THR_TXCHR_Msk (0xffu &lt;&lt; DBGU_THR_TXCHR_Pos) </span><span class="comment">/**&lt; \brief (DBGU_THR) Character to be Transmitted */</span>
<a name="l00923"></a>00923 <span class="preprocessor">#define DBGU_THR_TXCHR(value) ((DBGU_THR_TXCHR_Msk &amp; ((value) &lt;&lt; DBGU_THR_TXCHR_Pos)))</span>
<a name="l00924"></a>00924 <span class="preprocessor"></span><span class="comment">/* -------- DBGU_BRGR : (DBGU Offset: 0x0020) Baud Rate Generator Register -------- */</span>
<a name="l00925"></a>00925 <span class="preprocessor">#define DBGU_BRGR_CD_Pos 0</span>
<a name="l00926"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga21538d08604cdc57969c8e9ceccbef0a">00926</a> <span class="preprocessor"></span><span class="preprocessor">#define DBGU_BRGR_CD_Msk (0xffffu &lt;&lt; DBGU_BRGR_CD_Pos) </span><span class="comment">/**&lt; \brief (DBGU_BRGR) Clock Divisor */</span>
<a name="l00927"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga64d824fbf58fc3ad303173aa4617913e">00927</a> <span class="preprocessor">#define   DBGU_BRGR_CD_DISABLED (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (DBGU_BRGR) DBGU Disabled */</span>
<a name="l00928"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga4ca5c05eff352e470765b58be168518d">00928</a> <span class="preprocessor">#define   DBGU_BRGR_CD_MCK (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (DBGU_BRGR) MCK */</span>
<a name="l00929"></a>00929 <span class="comment">/* -------- DBGU_CIDR : (DBGU Offset: 0x0040) Chip ID Register -------- */</span>
<a name="l00930"></a>00930 <span class="preprocessor">#define DBGU_CIDR_VERSION_Pos 0</span>
<a name="l00931"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga014c1095839969dd958f20bd1756d26e">00931</a> <span class="preprocessor"></span><span class="preprocessor">#define DBGU_CIDR_VERSION_Msk (0x1fu &lt;&lt; DBGU_CIDR_VERSION_Pos) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) Version of the Device */</span>
<a name="l00932"></a>00932 <span class="preprocessor">#define DBGU_CIDR_EPROC_Pos 5</span>
<a name="l00933"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#gacb6fa3b189120a4dc5c7da1a4e8d47b4">00933</a> <span class="preprocessor"></span><span class="preprocessor">#define DBGU_CIDR_EPROC_Msk (0x7u &lt;&lt; DBGU_CIDR_EPROC_Pos) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) Embedded Processor */</span>
<a name="l00934"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#gad2b905df9e430d36761e8e35678c164b">00934</a> <span class="preprocessor">#define   DBGU_CIDR_EPROC_ARM946ES (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) ARM946ES */</span>
<a name="l00935"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#gadc3490803c0f1c972eecd8feff6900ac">00935</a> <span class="preprocessor">#define   DBGU_CIDR_EPROC_ARM7TDMI (0x2u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) ARM7TDMI */</span>
<a name="l00936"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga574f63f674c780db7d94f02104dfed69">00936</a> <span class="preprocessor">#define   DBGU_CIDR_EPROC_CM3 (0x3u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) Cortex-M3 */</span>
<a name="l00937"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga1e3bf74a70b022436a2ff646d0c66290">00937</a> <span class="preprocessor">#define   DBGU_CIDR_EPROC_ARM920T (0x4u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) ARM920T */</span>
<a name="l00938"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga91a8130899de6ef6e145837d1a572e65">00938</a> <span class="preprocessor">#define   DBGU_CIDR_EPROC_ARM926EJS (0x5u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) ARM926EJS */</span>
<a name="l00939"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga4ed827f4cb62ec75b1618939f5629530">00939</a> <span class="preprocessor">#define   DBGU_CIDR_EPROC_CA5 (0x6u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) Cortex-A5 */</span>
<a name="l00940"></a>00940 <span class="preprocessor">#define DBGU_CIDR_NVPSIZ_Pos 8</span>
<a name="l00941"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga86a9aaaa412847be4d81a425ba047213">00941</a> <span class="preprocessor"></span><span class="preprocessor">#define DBGU_CIDR_NVPSIZ_Msk (0xfu &lt;&lt; DBGU_CIDR_NVPSIZ_Pos) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) Nonvolatile Program Memory Size */</span>
<a name="l00942"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#gaee33123da7c6147ff425f61e5c167478">00942</a> <span class="preprocessor">#define   DBGU_CIDR_NVPSIZ_NONE (0x0u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) None */</span>
<a name="l00943"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga519120ff2603f3b4d06894ba6c79622b">00943</a> <span class="preprocessor">#define   DBGU_CIDR_NVPSIZ_8K (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) 8K bytes */</span>
<a name="l00944"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#gae59defbbab90d4db7a0d9dcf3c7bab84">00944</a> <span class="preprocessor">#define   DBGU_CIDR_NVPSIZ_16K (0x2u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) 16K bytes */</span>
<a name="l00945"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#gaf209740e6fe40fe43f84b4a7622cb12a">00945</a> <span class="preprocessor">#define   DBGU_CIDR_NVPSIZ_32K (0x3u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) 32K bytes */</span>
<a name="l00946"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga577dbe6bc116c23ea56289a5fb88794d">00946</a> <span class="preprocessor">#define   DBGU_CIDR_NVPSIZ_64K (0x5u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) 64K bytes */</span>
<a name="l00947"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#gac8895659e817d11095d3f50bd70de9e6">00947</a> <span class="preprocessor">#define   DBGU_CIDR_NVPSIZ_128K (0x7u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) 128K bytes */</span>
<a name="l00948"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga63f605423a44820ea6bb36d87e138ae7">00948</a> <span class="preprocessor">#define   DBGU_CIDR_NVPSIZ_256K (0x9u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) 256K bytes */</span>
<a name="l00949"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga184d1bb19c021b6ba7a0f87f39c4d575">00949</a> <span class="preprocessor">#define   DBGU_CIDR_NVPSIZ_512K (0xAu &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) 512K bytes */</span>
<a name="l00950"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga6fa1170659710d8f7ee4db4d14c2b667">00950</a> <span class="preprocessor">#define   DBGU_CIDR_NVPSIZ_1024K (0xCu &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) 1024K bytes */</span>
<a name="l00951"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga7f5654f5f1b9de3920ef9cd017e1ae5c">00951</a> <span class="preprocessor">#define   DBGU_CIDR_NVPSIZ_2048K (0xEu &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) 2048K bytes */</span>
<a name="l00952"></a>00952 <span class="preprocessor">#define DBGU_CIDR_NVPSIZ2_Pos 12</span>
<a name="l00953"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga5c96d26889faf6cb6a21c19e9c4c8c30">00953</a> <span class="preprocessor"></span><span class="preprocessor">#define DBGU_CIDR_NVPSIZ2_Msk (0xfu &lt;&lt; DBGU_CIDR_NVPSIZ2_Pos) </span><span class="comment">/**&lt; \brief (DBGU_CIDR)  */</span>
<a name="l00954"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga3cefedaefe92617a3c068dc660e42469">00954</a> <span class="preprocessor">#define   DBGU_CIDR_NVPSIZ2_NONE (0x0u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) None */</span>
<a name="l00955"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#gaddab4a8bc5c5abc9b1904a861ab48d6a">00955</a> <span class="preprocessor">#define   DBGU_CIDR_NVPSIZ2_8K (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) 8K bytes */</span>
<a name="l00956"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga47b2ffc1d303fd12ba36b6db6d8d3040">00956</a> <span class="preprocessor">#define   DBGU_CIDR_NVPSIZ2_16K (0x2u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) 16K bytes */</span>
<a name="l00957"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#gadaddb6757192d855fd46af3ee208f154">00957</a> <span class="preprocessor">#define   DBGU_CIDR_NVPSIZ2_32K (0x3u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) 32K bytes */</span>
<a name="l00958"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga8178fb5bb96f45e206c14360311de0ba">00958</a> <span class="preprocessor">#define   DBGU_CIDR_NVPSIZ2_64K (0x5u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) 64K bytes */</span>
<a name="l00959"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga80dab965c3782aadf10a0ff6dd3a0212">00959</a> <span class="preprocessor">#define   DBGU_CIDR_NVPSIZ2_128K (0x7u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) 128K bytes */</span>
<a name="l00960"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga80b51e526b32db0f5ebdaa33724b245e">00960</a> <span class="preprocessor">#define   DBGU_CIDR_NVPSIZ2_256K (0x9u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) 256K bytes */</span>
<a name="l00961"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#gac32add44233aa8881678c273259a59dc">00961</a> <span class="preprocessor">#define   DBGU_CIDR_NVPSIZ2_512K (0xAu &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) 512K bytes */</span>
<a name="l00962"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga08474efd051cdbef35b18fd139740fb4">00962</a> <span class="preprocessor">#define   DBGU_CIDR_NVPSIZ2_1024K (0xCu &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) 1024K bytes */</span>
<a name="l00963"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga739db8312bfd2beba90a9ac5ee40479e">00963</a> <span class="preprocessor">#define   DBGU_CIDR_NVPSIZ2_2048K (0xEu &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) 2048K bytes */</span>
<a name="l00964"></a>00964 <span class="preprocessor">#define DBGU_CIDR_SRAMSIZ_Pos 16</span>
<a name="l00965"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga28c8fe67b64cd317b913266dc1a03a89">00965</a> <span class="preprocessor"></span><span class="preprocessor">#define DBGU_CIDR_SRAMSIZ_Msk (0xfu &lt;&lt; DBGU_CIDR_SRAMSIZ_Pos) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) Internal SRAM Size */</span>
<a name="l00966"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga9153a68ae310f7fd0f8b8d4ab7b63ed2">00966</a> <span class="preprocessor">#define   DBGU_CIDR_SRAMSIZ_1K (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) 1K bytes */</span>
<a name="l00967"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga6532b07e5640ac1cee5d534e021be479">00967</a> <span class="preprocessor">#define   DBGU_CIDR_SRAMSIZ_2K (0x2u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) 2K bytes */</span>
<a name="l00968"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga8300e3be19c4e240b31ea65a070f5e0c">00968</a> <span class="preprocessor">#define   DBGU_CIDR_SRAMSIZ_6K (0x3u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) 6K bytes */</span>
<a name="l00969"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga4b90b1ec1e98fedb3a47750f2e4e70db">00969</a> <span class="preprocessor">#define   DBGU_CIDR_SRAMSIZ_112K (0x4u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) 112K bytes */</span>
<a name="l00970"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga66fa03f0b4ced837aa0e488407e71157">00970</a> <span class="preprocessor">#define   DBGU_CIDR_SRAMSIZ_4K (0x5u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) 4K bytes */</span>
<a name="l00971"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga42a7a4c619378fa607dc44fee0185e97">00971</a> <span class="preprocessor">#define   DBGU_CIDR_SRAMSIZ_80K (0x6u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) 80K bytes */</span>
<a name="l00972"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga03a2a2dec6488b9e7a411762409bc44f">00972</a> <span class="preprocessor">#define   DBGU_CIDR_SRAMSIZ_160K (0x7u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) 160K bytes */</span>
<a name="l00973"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga0a62a7fefd675c00795f279819ce2746">00973</a> <span class="preprocessor">#define   DBGU_CIDR_SRAMSIZ_8K (0x8u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) 8K bytes */</span>
<a name="l00974"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga7d8bc8cedb0e0944f62b981e0a1364a4">00974</a> <span class="preprocessor">#define   DBGU_CIDR_SRAMSIZ_16K (0x9u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) 16K bytes */</span>
<a name="l00975"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga28e3ed8d94a36ea611b18352811a9330">00975</a> <span class="preprocessor">#define   DBGU_CIDR_SRAMSIZ_32K (0xAu &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) 32K bytes */</span>
<a name="l00976"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga3f0c7acf632fb3c6f169f4a80814acad">00976</a> <span class="preprocessor">#define   DBGU_CIDR_SRAMSIZ_64K (0xBu &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) 64K bytes */</span>
<a name="l00977"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga26e967d9518083227a633f81b1d25b39">00977</a> <span class="preprocessor">#define   DBGU_CIDR_SRAMSIZ_128K (0xCu &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) 128K bytes */</span>
<a name="l00978"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga74337307c68b150e21c95232b7b4abc2">00978</a> <span class="preprocessor">#define   DBGU_CIDR_SRAMSIZ_256K (0xDu &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) 256K bytes */</span>
<a name="l00979"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga34c34ba76dc5c39a4ba6f6dc4744018e">00979</a> <span class="preprocessor">#define   DBGU_CIDR_SRAMSIZ_96K (0xEu &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) 96K bytes */</span>
<a name="l00980"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga0b8cf90781ca813b8053854c6ac4b1d6">00980</a> <span class="preprocessor">#define   DBGU_CIDR_SRAMSIZ_512K (0xFu &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) 512K bytes */</span>
<a name="l00981"></a>00981 <span class="preprocessor">#define DBGU_CIDR_ARCH_Pos 20</span>
<a name="l00982"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#gafd8783712cdaa430820ca2e9f63da6b0">00982</a> <span class="preprocessor"></span><span class="preprocessor">#define DBGU_CIDR_ARCH_Msk (0xffu &lt;&lt; DBGU_CIDR_ARCH_Pos) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) Architecture Identifier */</span>
<a name="l00983"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga23e884f9b796d2d1652c1440a76f5f21">00983</a> <span class="preprocessor">#define   DBGU_CIDR_ARCH_AT91SAM9xx (0x19u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) AT91SAM9xx Series */</span>
<a name="l00984"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga9654dae6eaa7306b083d916dd4a7011b">00984</a> <span class="preprocessor">#define   DBGU_CIDR_ARCH_AT91SAM9XExx (0x29u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) AT91SAM9XExx Series */</span>
<a name="l00985"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#gad385111a811a770fa19a8d66e5d1db63">00985</a> <span class="preprocessor">#define   DBGU_CIDR_ARCH_AT91x34 (0x34u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) AT91x34 Series */</span>
<a name="l00986"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#gabc78f68eb55a84e6a4a446386ef1d7d6">00986</a> <span class="preprocessor">#define   DBGU_CIDR_ARCH_CAP7 (0x37u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) CAP7 Series */</span>
<a name="l00987"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#gaa5e1289d2345eab474ad2136caab89da">00987</a> <span class="preprocessor">#define   DBGU_CIDR_ARCH_CAP9 (0x39u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) CAP9 Series */</span>
<a name="l00988"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#gaf089d4f96bc1e7e18f0b58b3d0cb136b">00988</a> <span class="preprocessor">#define   DBGU_CIDR_ARCH_CAP11 (0x3Bu &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) CAP11 Series */</span>
<a name="l00989"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga36ef952265618ce822a0f5660d9dd6d1">00989</a> <span class="preprocessor">#define   DBGU_CIDR_ARCH_AT91x40 (0x40u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) AT91x40 Series */</span>
<a name="l00990"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#gad1a94893250e7da4f214aea522886292">00990</a> <span class="preprocessor">#define   DBGU_CIDR_ARCH_AT91x42 (0x42u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) AT91x42 Series */</span>
<a name="l00991"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga65f31168489413d557ffa8dcb4a3957b">00991</a> <span class="preprocessor">#define   DBGU_CIDR_ARCH_AT91x55 (0x55u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) AT91x55 Series */</span>
<a name="l00992"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga8fca33d74707fe626d0208664de8cfd5">00992</a> <span class="preprocessor">#define   DBGU_CIDR_ARCH_AT91SAM7Axx (0x60u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) AT91SAM7Axx Series */</span>
<a name="l00993"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga33300dcbc4530fa1f45dbbe2a5cc1c96">00993</a> <span class="preprocessor">#define   DBGU_CIDR_ARCH_AT91SAM7AQxx (0x61u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) AT91SAM7AQxx Series */</span>
<a name="l00994"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga35161b21aa85e756c157acce53c4448c">00994</a> <span class="preprocessor">#define   DBGU_CIDR_ARCH_AT91x63 (0x63u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) AT91x63 Series */</span>
<a name="l00995"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga70c91150621c62e725c42c725c949d19">00995</a> <span class="preprocessor">#define   DBGU_CIDR_ARCH_AT91SAM7Sxx (0x70u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) AT91SAM7Sxx Series */</span>
<a name="l00996"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#gacdadaa862ddd5e8f962158f0242f06c7">00996</a> <span class="preprocessor">#define   DBGU_CIDR_ARCH_AT91SAM7XCxx (0x71u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) AT91SAM7XCxx Series */</span>
<a name="l00997"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga553d7a046c987c77cffff96de191774f">00997</a> <span class="preprocessor">#define   DBGU_CIDR_ARCH_AT91SAM7SExx (0x72u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) AT91SAM7SExx Series */</span>
<a name="l00998"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga9ded2a958c7f88a3e2fe0076a8746985">00998</a> <span class="preprocessor">#define   DBGU_CIDR_ARCH_AT91SAM7Lxx (0x73u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) AT91SAM7Lxx Series */</span>
<a name="l00999"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga454fc1552e18de0ea0679acf992c0709">00999</a> <span class="preprocessor">#define   DBGU_CIDR_ARCH_AT91SAM7Xxx (0x75u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) AT91SAM7Xxx Series */</span>
<a name="l01000"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga7fcce7778de450e9f54ef9d7092b31ee">01000</a> <span class="preprocessor">#define   DBGU_CIDR_ARCH_AT91SAM7SLxx (0x76u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) AT91SAM7SLxx Series */</span>
<a name="l01001"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga1f4f9dad506cc9e2fe085c10419fac2c">01001</a> <span class="preprocessor">#define   DBGU_CIDR_ARCH_ATSAM3UxC (0x80u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) ATSAM3UxC Series (100-pin version) */</span>
<a name="l01002"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#gabf8dbf5d6a33d1acaf9ee216e0f1bcd2">01002</a> <span class="preprocessor">#define   DBGU_CIDR_ARCH_ATSAM3UxE (0x81u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) ATSAM3UxE Series (144-pin version) */</span>
<a name="l01003"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga66a08a234cd00291b7bbb89ebd0fab4d">01003</a> <span class="preprocessor">#define   DBGU_CIDR_ARCH_ATSAM3AxC (0x83u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) ATSAM3AxC Series (100-pin version) */</span>
<a name="l01004"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga7d82da284f875f8dd0e41500d980b18c">01004</a> <span class="preprocessor">#define   DBGU_CIDR_ARCH_ATSAM3XxC (0x84u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) ATSAM3XxC Series (100-pin version) */</span>
<a name="l01005"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga00138fd0187f08cbaf1159bbf000a21d">01005</a> <span class="preprocessor">#define   DBGU_CIDR_ARCH_ATSAM3XxE (0x85u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) ATSAM3XxE Series (144-pin version) */</span>
<a name="l01006"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga54d81d86b13e52419b8dde99ca1db06a">01006</a> <span class="preprocessor">#define   DBGU_CIDR_ARCH_ATSAM3XxG (0x86u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) ATSAM3XxG Series (208/217-pin version) */</span>
<a name="l01007"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga4be626b0067cd913fa56ce2da5436994">01007</a> <span class="preprocessor">#define   DBGU_CIDR_ARCH_ATSAM3SxA (0x88u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) ATSAM3SxA Series (48-pin version) */</span>
<a name="l01008"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga2d2ba479235077efd8976a64b68db206">01008</a> <span class="preprocessor">#define   DBGU_CIDR_ARCH_ATSAM3SxB (0x89u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) ATSAM3SxB Series (64-pin version) */</span>
<a name="l01009"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga5d1dfd46ee6cc6b433c146fca58e07b4">01009</a> <span class="preprocessor">#define   DBGU_CIDR_ARCH_ATSAM3SxC (0x8Au &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) ATSAM3SxC Series (100-pin version) */</span>
<a name="l01010"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#gad3f2463db1cdab5c0b6b0874fcad3f4f">01010</a> <span class="preprocessor">#define   DBGU_CIDR_ARCH_AT91x92 (0x92u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) AT91x92 Series */</span>
<a name="l01011"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga7460d3bacc7f145bb53470bdc6f42f0a">01011</a> <span class="preprocessor">#define   DBGU_CIDR_ARCH_ATSAM3NxA (0x93u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) ATSAM3NxA Series (48-pin version) */</span>
<a name="l01012"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#gae5b9deb03b37d5fdd5789f16fcafe8ac">01012</a> <span class="preprocessor">#define   DBGU_CIDR_ARCH_ATSAM3NxB (0x94u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) ATSAM3NxB Series (64-pin version) */</span>
<a name="l01013"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga2b2e0a08a5c6b49496a9b0641f6da505">01013</a> <span class="preprocessor">#define   DBGU_CIDR_ARCH_ATSAM3NxC (0x95u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) ATSAM3NxC Series (100-pin version) */</span>
<a name="l01014"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga462ea133434e01ef20d20b3214bb845f">01014</a> <span class="preprocessor">#define   DBGU_CIDR_ARCH_ATSAM3SDxA (0x98u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) ATSAM3SDxA Series (48-pin version) */</span>
<a name="l01015"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga48251dc81ed4d5af818d3716ac725290">01015</a> <span class="preprocessor">#define   DBGU_CIDR_ARCH_ATSAM3SDxB (0x99u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) ATSAM3SDxB Series (64-pin version) */</span>
<a name="l01016"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga8f4ed20c719c7f452308874f2547288b">01016</a> <span class="preprocessor">#define   DBGU_CIDR_ARCH_ATSAM3SDxC (0x9Au &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) ATSAM3SDxC Series (100-pin version) */</span>
<a name="l01017"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga17e38c27567fe2981667edc2f6fc5e67">01017</a> <span class="preprocessor">#define   DBGU_CIDR_ARCH_AT75Cxx (0xF0u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) AT75Cxx Series */</span>
<a name="l01018"></a>01018 <span class="preprocessor">#define DBGU_CIDR_NVPTYP_Pos 28</span>
<a name="l01019"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga3c499c408b6e4eecbbbbb94b41d6a842">01019</a> <span class="preprocessor"></span><span class="preprocessor">#define DBGU_CIDR_NVPTYP_Msk (0x7u &lt;&lt; DBGU_CIDR_NVPTYP_Pos) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) Nonvolatile Program Memory Type */</span>
<a name="l01020"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga0bb095c8345c8724f68438063bc6a95d">01020</a> <span class="preprocessor">#define   DBGU_CIDR_NVPTYP_ROM (0x0u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) ROM */</span>
<a name="l01021"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga28c4a4ac1fe12a38bdba9957d090837a">01021</a> <span class="preprocessor">#define   DBGU_CIDR_NVPTYP_ROMLESS (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) ROMless or on-chip Flash */</span>
<a name="l01022"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#gae5d4cc479f667b515b7a0be458ada658">01022</a> <span class="preprocessor">#define   DBGU_CIDR_NVPTYP_FLASH (0x2u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) Embedded Flash Memory */</span>
<a name="l01023"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#gaeff907aa11a30d5188d9bfc67b0bade1">01023</a> <span class="preprocessor">#define   DBGU_CIDR_NVPTYP_ROM_FLASH (0x3u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) ROM and Embedded Flash MemoryNVPSIZ is ROM size      NVPSIZ2 is Flash size */</span>
<a name="l01024"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga834adc8cf16050aec871f7806b17b900">01024</a> <span class="preprocessor">#define   DBGU_CIDR_NVPTYP_SRAM (0x4u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) SRAM emulating ROM */</span>
<a name="l01025"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga07a1adec7170e3918cadaa4eca92e2b4">01025</a> <span class="preprocessor">#define DBGU_CIDR_EXT (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (DBGU_CIDR) Extension Flag */</span>
<a name="l01026"></a>01026 <span class="comment">/* -------- DBGU_EXID : (DBGU Offset: 0x0044) Chip ID Extension Register -------- */</span>
<a name="l01027"></a>01027 <span class="preprocessor">#define DBGU_EXID_EXID_Pos 0</span>
<a name="l01028"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga0c8be101caa7c5cd624d56e0ddde9b56">01028</a> <span class="preprocessor"></span><span class="preprocessor">#define DBGU_EXID_EXID_Msk (0xffffffffu &lt;&lt; DBGU_EXID_EXID_Pos) </span><span class="comment">/**&lt; \brief (DBGU_EXID) Chip ID Extension */</span>
<a name="l01029"></a>01029 <span class="comment">/* -------- DBGU_FNR : (DBGU Offset: 0x0048) Force NTRST Register -------- */</span>
<a name="l01030"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_b_g_u.html#ga42ae520b761e33a9e311ff3cae2dfe3c">01030</a> <span class="preprocessor">#define DBGU_FNR_FNTRST (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (DBGU_FNR) Force NTRST */</span>
<a name="l01031"></a>01031 <span class="comment"></span>
<a name="l01032"></a>01032 <span class="comment">/*@}*/</span>
<a name="l01033"></a>01033 
<a name="l01034"></a>01034 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l01035"></a>01035 <span class="comment">/**  SOFTWARE API DEFINITION FOR DDR_SDR SDRAM Controller */</span>
<a name="l01036"></a>01036 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l01037"></a>01037 <span class="comment">/** \addtogroup AT91SAM9G15_DDRSDRC DDR_SDR SDRAM Controller */</span><span class="comment"></span>
<a name="l01038"></a>01038 <span class="comment">/*@{*/</span>
<a name="l01039"></a>01039 
<a name="l01040"></a>01040 <span class="preprocessor">#ifndef __ASSEMBLY__</span>
<a name="l01041"></a>01041 <span class="preprocessor"></span><span class="comment">/** \brief Ddrsdrc hardware registers */</span>
<a name="l01042"></a><a class="code" href="struct_ddrsdrc.html">01042</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l01043"></a><a class="code" href="struct_ddrsdrc.html#a4f5e7ee3e434bab65073bc45ab058cca">01043</a>   RwReg DDRSDRC_MR;    <span class="comment">/**&lt; \brief (Ddrsdrc Offset: 0x00) DDRSDRC Mode Register */</span>
<a name="l01044"></a><a class="code" href="struct_ddrsdrc.html#a5ea8e7f47d4624d4948ee4a08cdc088c">01044</a>   RwReg DDRSDRC_RTR;   <span class="comment">/**&lt; \brief (Ddrsdrc Offset: 0x04) DDRSDRC Refresh Timer Register */</span>
<a name="l01045"></a><a class="code" href="struct_ddrsdrc.html#acad2564e2c5a9a06d9f95dcbd4e1e268">01045</a>   RwReg DDRSDRC_CR;    <span class="comment">/**&lt; \brief (Ddrsdrc Offset: 0x08) DDRSDRC Configuration Register */</span>
<a name="l01046"></a><a class="code" href="struct_ddrsdrc.html#af4d570718c6bcb45341430d2c69e032b">01046</a>   RwReg DDRSDRC_TPR0;  <span class="comment">/**&lt; \brief (Ddrsdrc Offset: 0x0C) DDRSDRC Timing Parameter 0 Register */</span>
<a name="l01047"></a><a class="code" href="struct_ddrsdrc.html#ac66d3e2abd87b2a108396b8f1f69f2e4">01047</a>   RwReg DDRSDRC_TPR1;  <span class="comment">/**&lt; \brief (Ddrsdrc Offset: 0x10) DDRSDRC Timing Parameter 1 Register */</span>
<a name="l01048"></a><a class="code" href="struct_ddrsdrc.html#a8feb3c6eafa7601ce3a339de630b32ca">01048</a>   RwReg DDRSDRC_TPR2;  <span class="comment">/**&lt; \brief (Ddrsdrc Offset: 0x14) DDRSDRC Timing Parameter 2 Register */</span>
<a name="l01049"></a>01049   RoReg Reserved1[1];
<a name="l01050"></a><a class="code" href="struct_ddrsdrc.html#a25be6e2fbbe3a588f81d63c71a7360a1">01050</a>   RwReg DDRSDRC_LPR;   <span class="comment">/**&lt; \brief (Ddrsdrc Offset: 0x1C) DDRSDRC Low-power Register */</span>
<a name="l01051"></a><a class="code" href="struct_ddrsdrc.html#a590a2566afafa0085816372c08d5c844">01051</a>   RwReg DDRSDRC_MD;    <span class="comment">/**&lt; \brief (Ddrsdrc Offset: 0x20) DDRSDRC Memory Device Register */</span>
<a name="l01052"></a><a class="code" href="struct_ddrsdrc.html#aed1cc9730ddc4d3f00bd263fb9b13a2f">01052</a>   RoReg DDRSDRC_DLL;   <span class="comment">/**&lt; \brief (Ddrsdrc Offset: 0x24) DDRSDRC DLL Information Register */</span>
<a name="l01053"></a>01053   RoReg Reserved2[1];
<a name="l01054"></a><a class="code" href="struct_ddrsdrc.html#a8ecb6660059a5d61a871b2e5502cd873">01054</a>   RwReg DDRSDRC_HS;    <span class="comment">/**&lt; \brief (Ddrsdrc Offset: 0x2C) DDRSDRC High Speed Register */</span>
<a name="l01055"></a>01055   RoReg Reserved3[45];
<a name="l01056"></a><a class="code" href="struct_ddrsdrc.html#abbd690039704cb518156ae788241193b">01056</a>   RwReg DDRSDRC_WPMR;  <span class="comment">/**&lt; \brief (Ddrsdrc Offset: 0xE4) DDRSDRC Write Protect Mode Register */</span>
<a name="l01057"></a><a class="code" href="struct_ddrsdrc.html#a563853f86933a88e6f5c4c4286f45ac0">01057</a>   RoReg DDRSDRC_WPSR;  <span class="comment">/**&lt; \brief (Ddrsdrc Offset: 0xE8) DDRSDRC Write Protect Status Register */</span>
<a name="l01058"></a>01058 } <a class="code" href="struct_ddrsdrc.html" title="Ddrsdrc hardware registers.">Ddrsdrc</a>;
<a name="l01059"></a>01059 <span class="preprocessor">#endif </span><span class="comment">/* __ASSEMBLY__ */</span>
<a name="l01060"></a>01060 <span class="comment">/* -------- DDRSDRC_MR : (DDRSDRC Offset: 0x00) DDRSDRC Mode Register -------- */</span>
<a name="l01061"></a>01061 <span class="preprocessor">#define DDRSDRC_MR_MODE_Pos 0</span>
<a name="l01062"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#ga11450b98ca3dbb387cae55693fd636f8">01062</a> <span class="preprocessor"></span><span class="preprocessor">#define DDRSDRC_MR_MODE_Msk (0x7u &lt;&lt; DDRSDRC_MR_MODE_Pos) </span><span class="comment">/**&lt; \brief (DDRSDRC_MR) DDRSDRC Command Mode */</span>
<a name="l01063"></a>01063 <span class="preprocessor">#define DDRSDRC_MR_MODE(value) ((DDRSDRC_MR_MODE_Msk &amp; ((value) &lt;&lt; DDRSDRC_MR_MODE_Pos)))</span>
<a name="l01064"></a>01064 <span class="preprocessor"></span><span class="comment">/* -------- DDRSDRC_RTR : (DDRSDRC Offset: 0x04) DDRSDRC Refresh Timer Register -------- */</span>
<a name="l01065"></a>01065 <span class="preprocessor">#define DDRSDRC_RTR_COUNT_Pos 0</span>
<a name="l01066"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#ga048e4957316bd925bd0a62c74bac08d5">01066</a> <span class="preprocessor"></span><span class="preprocessor">#define DDRSDRC_RTR_COUNT_Msk (0xfffu &lt;&lt; DDRSDRC_RTR_COUNT_Pos) </span><span class="comment">/**&lt; \brief (DDRSDRC_RTR) DDRSDRC Refresh Timer Count */</span>
<a name="l01067"></a>01067 <span class="preprocessor">#define DDRSDRC_RTR_COUNT(value) ((DDRSDRC_RTR_COUNT_Msk &amp; ((value) &lt;&lt; DDRSDRC_RTR_COUNT_Pos)))</span>
<a name="l01068"></a>01068 <span class="preprocessor"></span><span class="comment">/* -------- DDRSDRC_CR : (DDRSDRC Offset: 0x08) DDRSDRC Configuration Register -------- */</span>
<a name="l01069"></a>01069 <span class="preprocessor">#define DDRSDRC_CR_NC_Pos 0</span>
<a name="l01070"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#ga567c9009f26f6f996b378cac73a5783a">01070</a> <span class="preprocessor"></span><span class="preprocessor">#define DDRSDRC_CR_NC_Msk (0x3u &lt;&lt; DDRSDRC_CR_NC_Pos) </span><span class="comment">/**&lt; \brief (DDRSDRC_CR) Number of Column Bits */</span>
<a name="l01071"></a>01071 <span class="preprocessor">#define DDRSDRC_CR_NC(value) ((DDRSDRC_CR_NC_Msk &amp; ((value) &lt;&lt; DDRSDRC_CR_NC_Pos)))</span>
<a name="l01072"></a>01072 <span class="preprocessor"></span><span class="preprocessor">#define DDRSDRC_CR_NR_Pos 2</span>
<a name="l01073"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#ga56fcc6da6bddf190c71771698875ee89">01073</a> <span class="preprocessor"></span><span class="preprocessor">#define DDRSDRC_CR_NR_Msk (0x3u &lt;&lt; DDRSDRC_CR_NR_Pos) </span><span class="comment">/**&lt; \brief (DDRSDRC_CR) Number of Row Bits */</span>
<a name="l01074"></a>01074 <span class="preprocessor">#define DDRSDRC_CR_NR(value) ((DDRSDRC_CR_NR_Msk &amp; ((value) &lt;&lt; DDRSDRC_CR_NR_Pos)))</span>
<a name="l01075"></a>01075 <span class="preprocessor"></span><span class="preprocessor">#define DDRSDRC_CR_CAS_Pos 4</span>
<a name="l01076"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#gad21b908b4ffa2f48f55d817422ed28df">01076</a> <span class="preprocessor"></span><span class="preprocessor">#define DDRSDRC_CR_CAS_Msk (0x7u &lt;&lt; DDRSDRC_CR_CAS_Pos) </span><span class="comment">/**&lt; \brief (DDRSDRC_CR) CAS Latency */</span>
<a name="l01077"></a>01077 <span class="preprocessor">#define DDRSDRC_CR_CAS(value) ((DDRSDRC_CR_CAS_Msk &amp; ((value) &lt;&lt; DDRSDRC_CR_CAS_Pos)))</span>
<a name="l01078"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#ga0e226269bdf25c8d87b9172cf618ae7e">01078</a> <span class="preprocessor"></span><span class="preprocessor">#define DDRSDRC_CR_DLL (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (DDRSDRC_CR) Reset DLL */</span>
<a name="l01079"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#ga0fcc7e904d2c2a24112eb0f091adcb7f">01079</a> <span class="preprocessor">#define DDRSDRC_CR_DIC (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (DDRSDRC_CR) Output Driver Impedance Control */</span>
<a name="l01080"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#gac7f3bd6e917b542838efa0d666b8899d">01080</a> <span class="preprocessor">#define DDRSDRC_CR_DS (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (DDRSDRC_CR) Output Driver Impedance Control */</span>
<a name="l01081"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#gae96538f1f9351c7aae9b2608f5b5d23d">01081</a> <span class="preprocessor">#define DDRSDRC_CR_DIS_DLL (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (DDRSDRC_CR) Disable DLL */</span>
<a name="l01082"></a>01082 <span class="preprocessor">#define DDRSDRC_CR_OCD_Pos 12</span>
<a name="l01083"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#ga4ec845208a319779936e8984c67564de">01083</a> <span class="preprocessor"></span><span class="preprocessor">#define DDRSDRC_CR_OCD_Msk (0x7u &lt;&lt; DDRSDRC_CR_OCD_Pos) </span><span class="comment">/**&lt; \brief (DDRSDRC_CR) Off-chip Driver */</span>
<a name="l01084"></a>01084 <span class="preprocessor">#define DDRSDRC_CR_OCD(value) ((DDRSDRC_CR_OCD_Msk &amp; ((value) &lt;&lt; DDRSDRC_CR_OCD_Pos)))</span>
<a name="l01085"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#gaa0a63778f60ccbcd2ab3b9df00a4dec9">01085</a> <span class="preprocessor"></span><span class="preprocessor">#define DDRSDRC_CR_DQMS (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (DDRSDRC_CR) Mask Data is Shared */</span>
<a name="l01086"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#gaf76725f74346d5a2b65f4e1dbc0ab67d">01086</a> <span class="preprocessor">#define DDRSDRC_CR_ACTBST (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (DDRSDRC_CR) ACTIVE Bank X to Burst Stop Read Access Bank Y */</span>
<a name="l01087"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#gace18a9f4b4a2074a88639aeabcba4f9b">01087</a> <span class="preprocessor">#define DDRSDRC_CR_NB (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (DDRSDRC_CR) Number of Banks */</span>
<a name="l01088"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#gaca8a4247fbb26fd5b15c2296b2ca9606">01088</a> <span class="preprocessor">#define DDRSDRC_CR_DECOD (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (DDRSDRC_CR) Type of Decoding */</span>
<a name="l01089"></a>01089 <span class="comment">/* -------- DDRSDRC_TPR0 : (DDRSDRC Offset: 0x0C) DDRSDRC Timing Parameter 0 Register -------- */</span>
<a name="l01090"></a>01090 <span class="preprocessor">#define DDRSDRC_TPR0_TRAS_Pos 0</span>
<a name="l01091"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#ga756336c00b99acf5ab77835c4ad98bab">01091</a> <span class="preprocessor"></span><span class="preprocessor">#define DDRSDRC_TPR0_TRAS_Msk (0xfu &lt;&lt; DDRSDRC_TPR0_TRAS_Pos) </span><span class="comment">/**&lt; \brief (DDRSDRC_TPR0) Active to Precharge Delay */</span>
<a name="l01092"></a>01092 <span class="preprocessor">#define DDRSDRC_TPR0_TRAS(value) ((DDRSDRC_TPR0_TRAS_Msk &amp; ((value) &lt;&lt; DDRSDRC_TPR0_TRAS_Pos)))</span>
<a name="l01093"></a>01093 <span class="preprocessor"></span><span class="preprocessor">#define DDRSDRC_TPR0_TRCD_Pos 4</span>
<a name="l01094"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#gab5b6874124692259a4f0f914cf467da1">01094</a> <span class="preprocessor"></span><span class="preprocessor">#define DDRSDRC_TPR0_TRCD_Msk (0xfu &lt;&lt; DDRSDRC_TPR0_TRCD_Pos) </span><span class="comment">/**&lt; \brief (DDRSDRC_TPR0) Row to Column Delay */</span>
<a name="l01095"></a>01095 <span class="preprocessor">#define DDRSDRC_TPR0_TRCD(value) ((DDRSDRC_TPR0_TRCD_Msk &amp; ((value) &lt;&lt; DDRSDRC_TPR0_TRCD_Pos)))</span>
<a name="l01096"></a>01096 <span class="preprocessor"></span><span class="preprocessor">#define DDRSDRC_TPR0_TWR_Pos 8</span>
<a name="l01097"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#gaadc8d96425f2c8fc1f20217a7d430643">01097</a> <span class="preprocessor"></span><span class="preprocessor">#define DDRSDRC_TPR0_TWR_Msk (0xfu &lt;&lt; DDRSDRC_TPR0_TWR_Pos) </span><span class="comment">/**&lt; \brief (DDRSDRC_TPR0) Write Recovery Delay */</span>
<a name="l01098"></a>01098 <span class="preprocessor">#define DDRSDRC_TPR0_TWR(value) ((DDRSDRC_TPR0_TWR_Msk &amp; ((value) &lt;&lt; DDRSDRC_TPR0_TWR_Pos)))</span>
<a name="l01099"></a>01099 <span class="preprocessor"></span><span class="preprocessor">#define DDRSDRC_TPR0_TRC_Pos 12</span>
<a name="l01100"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#ga6c0dc3fa2a0fd54ae4879ddeba7f85e4">01100</a> <span class="preprocessor"></span><span class="preprocessor">#define DDRSDRC_TPR0_TRC_Msk (0xfu &lt;&lt; DDRSDRC_TPR0_TRC_Pos) </span><span class="comment">/**&lt; \brief (DDRSDRC_TPR0) Row Cycle Delay */</span>
<a name="l01101"></a>01101 <span class="preprocessor">#define DDRSDRC_TPR0_TRC(value) ((DDRSDRC_TPR0_TRC_Msk &amp; ((value) &lt;&lt; DDRSDRC_TPR0_TRC_Pos)))</span>
<a name="l01102"></a>01102 <span class="preprocessor"></span><span class="preprocessor">#define DDRSDRC_TPR0_TRP_Pos 16</span>
<a name="l01103"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#ga96d803eca70c9cb0f2ec2165697edf21">01103</a> <span class="preprocessor"></span><span class="preprocessor">#define DDRSDRC_TPR0_TRP_Msk (0xfu &lt;&lt; DDRSDRC_TPR0_TRP_Pos) </span><span class="comment">/**&lt; \brief (DDRSDRC_TPR0) Row Precharge Delay */</span>
<a name="l01104"></a>01104 <span class="preprocessor">#define DDRSDRC_TPR0_TRP(value) ((DDRSDRC_TPR0_TRP_Msk &amp; ((value) &lt;&lt; DDRSDRC_TPR0_TRP_Pos)))</span>
<a name="l01105"></a>01105 <span class="preprocessor"></span><span class="preprocessor">#define DDRSDRC_TPR0_TRRD_Pos 20</span>
<a name="l01106"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#ga0379106142d838ebc569383b92dbfdaa">01106</a> <span class="preprocessor"></span><span class="preprocessor">#define DDRSDRC_TPR0_TRRD_Msk (0xfu &lt;&lt; DDRSDRC_TPR0_TRRD_Pos) </span><span class="comment">/**&lt; \brief (DDRSDRC_TPR0)  */</span>
<a name="l01107"></a>01107 <span class="preprocessor">#define DDRSDRC_TPR0_TRRD(value) ((DDRSDRC_TPR0_TRRD_Msk &amp; ((value) &lt;&lt; DDRSDRC_TPR0_TRRD_Pos)))</span>
<a name="l01108"></a>01108 <span class="preprocessor"></span><span class="preprocessor">#define DDRSDRC_TPR0_TWTR_Pos 24</span>
<a name="l01109"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#ga7c3c8c8743b92c2956fd75d96868d979">01109</a> <span class="preprocessor"></span><span class="preprocessor">#define DDRSDRC_TPR0_TWTR_Msk (0x7u &lt;&lt; DDRSDRC_TPR0_TWTR_Pos) </span><span class="comment">/**&lt; \brief (DDRSDRC_TPR0) Internal Write to Read Delay */</span>
<a name="l01110"></a>01110 <span class="preprocessor">#define DDRSDRC_TPR0_TWTR(value) ((DDRSDRC_TPR0_TWTR_Msk &amp; ((value) &lt;&lt; DDRSDRC_TPR0_TWTR_Pos)))</span>
<a name="l01111"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#ga5b1409952bfed2ca4695226a5130903e">01111</a> <span class="preprocessor"></span><span class="preprocessor">#define DDRSDRC_TPR0_REDUCE_WRRD (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (DDRSDRC_TPR0)  */</span>
<a name="l01112"></a>01112 <span class="preprocessor">#define DDRSDRC_TPR0_TMRD_Pos 28</span>
<a name="l01113"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#gaed2ada236e6e25b8677e52543f7aa42e">01113</a> <span class="preprocessor"></span><span class="preprocessor">#define DDRSDRC_TPR0_TMRD_Msk (0xfu &lt;&lt; DDRSDRC_TPR0_TMRD_Pos) </span><span class="comment">/**&lt; \brief (DDRSDRC_TPR0) Load Mode Register Command to Active or Refresh Command */</span>
<a name="l01114"></a>01114 <span class="preprocessor">#define DDRSDRC_TPR0_TMRD(value) ((DDRSDRC_TPR0_TMRD_Msk &amp; ((value) &lt;&lt; DDRSDRC_TPR0_TMRD_Pos)))</span>
<a name="l01115"></a>01115 <span class="preprocessor"></span><span class="comment">/* -------- DDRSDRC_TPR1 : (DDRSDRC Offset: 0x10) DDRSDRC Timing Parameter 1 Register -------- */</span>
<a name="l01116"></a>01116 <span class="preprocessor">#define DDRSDRC_TPR1_TRFC_Pos 0</span>
<a name="l01117"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#gae7f39f92a1b36c741327f19801ea2b7e">01117</a> <span class="preprocessor"></span><span class="preprocessor">#define DDRSDRC_TPR1_TRFC_Msk (0x1fu &lt;&lt; DDRSDRC_TPR1_TRFC_Pos) </span><span class="comment">/**&lt; \brief (DDRSDRC_TPR1) Row Cycle Delay */</span>
<a name="l01118"></a>01118 <span class="preprocessor">#define DDRSDRC_TPR1_TRFC(value) ((DDRSDRC_TPR1_TRFC_Msk &amp; ((value) &lt;&lt; DDRSDRC_TPR1_TRFC_Pos)))</span>
<a name="l01119"></a>01119 <span class="preprocessor"></span><span class="preprocessor">#define DDRSDRC_TPR1_TXSNR_Pos 8</span>
<a name="l01120"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#ga06a98547eb61ff78f9f5be22acf5e5da">01120</a> <span class="preprocessor"></span><span class="preprocessor">#define DDRSDRC_TPR1_TXSNR_Msk (0xffu &lt;&lt; DDRSDRC_TPR1_TXSNR_Pos) </span><span class="comment">/**&lt; \brief (DDRSDRC_TPR1) Exit Self Refresh Delay to Non-read Command */</span>
<a name="l01121"></a>01121 <span class="preprocessor">#define DDRSDRC_TPR1_TXSNR(value) ((DDRSDRC_TPR1_TXSNR_Msk &amp; ((value) &lt;&lt; DDRSDRC_TPR1_TXSNR_Pos)))</span>
<a name="l01122"></a>01122 <span class="preprocessor"></span><span class="preprocessor">#define DDRSDRC_TPR1_TXSRD_Pos 16</span>
<a name="l01123"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#ga6e65f545de376d23922c98d634aef3be">01123</a> <span class="preprocessor"></span><span class="preprocessor">#define DDRSDRC_TPR1_TXSRD_Msk (0xffu &lt;&lt; DDRSDRC_TPR1_TXSRD_Pos) </span><span class="comment">/**&lt; \brief (DDRSDRC_TPR1) ExiT Self Refresh Delay to Read Command */</span>
<a name="l01124"></a>01124 <span class="preprocessor">#define DDRSDRC_TPR1_TXSRD(value) ((DDRSDRC_TPR1_TXSRD_Msk &amp; ((value) &lt;&lt; DDRSDRC_TPR1_TXSRD_Pos)))</span>
<a name="l01125"></a>01125 <span class="preprocessor"></span><span class="preprocessor">#define DDRSDRC_TPR1_TXP_Pos 24</span>
<a name="l01126"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#ga696c7297243649df6c27e9be622944ea">01126</a> <span class="preprocessor"></span><span class="preprocessor">#define DDRSDRC_TPR1_TXP_Msk (0xfu &lt;&lt; DDRSDRC_TPR1_TXP_Pos) </span><span class="comment">/**&lt; \brief (DDRSDRC_TPR1) Exit Power-down Delay to First Command */</span>
<a name="l01127"></a>01127 <span class="preprocessor">#define DDRSDRC_TPR1_TXP(value) ((DDRSDRC_TPR1_TXP_Msk &amp; ((value) &lt;&lt; DDRSDRC_TPR1_TXP_Pos)))</span>
<a name="l01128"></a>01128 <span class="preprocessor"></span><span class="comment">/* -------- DDRSDRC_TPR2 : (DDRSDRC Offset: 0x14) DDRSDRC Timing Parameter 2 Register -------- */</span>
<a name="l01129"></a>01129 <span class="preprocessor">#define DDRSDRC_TPR2_TXARD_Pos 0</span>
<a name="l01130"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#ga37624d40e19c1e020085e4316a742d01">01130</a> <span class="preprocessor"></span><span class="preprocessor">#define DDRSDRC_TPR2_TXARD_Msk (0xfu &lt;&lt; DDRSDRC_TPR2_TXARD_Pos) </span><span class="comment">/**&lt; \brief (DDRSDRC_TPR2) Exit Active Power Down Delay to Read Command in Mode &quot;Fast Exit&quot;. */</span>
<a name="l01131"></a>01131 <span class="preprocessor">#define DDRSDRC_TPR2_TXARD(value) ((DDRSDRC_TPR2_TXARD_Msk &amp; ((value) &lt;&lt; DDRSDRC_TPR2_TXARD_Pos)))</span>
<a name="l01132"></a>01132 <span class="preprocessor"></span><span class="preprocessor">#define DDRSDRC_TPR2_TXARDS_Pos 4</span>
<a name="l01133"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#gacff1e8a964883f26dbdb91d111058eb0">01133</a> <span class="preprocessor"></span><span class="preprocessor">#define DDRSDRC_TPR2_TXARDS_Msk (0xfu &lt;&lt; DDRSDRC_TPR2_TXARDS_Pos) </span><span class="comment">/**&lt; \brief (DDRSDRC_TPR2) Exit Active Power Down Delay to Read Command in Mode &quot;Slow Exit&quot;. */</span>
<a name="l01134"></a>01134 <span class="preprocessor">#define DDRSDRC_TPR2_TXARDS(value) ((DDRSDRC_TPR2_TXARDS_Msk &amp; ((value) &lt;&lt; DDRSDRC_TPR2_TXARDS_Pos)))</span>
<a name="l01135"></a>01135 <span class="preprocessor"></span><span class="preprocessor">#define DDRSDRC_TPR2_TRPA_Pos 8</span>
<a name="l01136"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#ga037ff3722b1e1185f88d17899d3f2fc7">01136</a> <span class="preprocessor"></span><span class="preprocessor">#define DDRSDRC_TPR2_TRPA_Msk (0xfu &lt;&lt; DDRSDRC_TPR2_TRPA_Pos) </span><span class="comment">/**&lt; \brief (DDRSDRC_TPR2) Row Precharge All Delay */</span>
<a name="l01137"></a>01137 <span class="preprocessor">#define DDRSDRC_TPR2_TRPA(value) ((DDRSDRC_TPR2_TRPA_Msk &amp; ((value) &lt;&lt; DDRSDRC_TPR2_TRPA_Pos)))</span>
<a name="l01138"></a>01138 <span class="preprocessor"></span><span class="preprocessor">#define DDRSDRC_TPR2_TRTP_Pos 12</span>
<a name="l01139"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#gaa2e0fd15ab58cc6b217ad748311b97ba">01139</a> <span class="preprocessor"></span><span class="preprocessor">#define DDRSDRC_TPR2_TRTP_Msk (0x7u &lt;&lt; DDRSDRC_TPR2_TRTP_Pos) </span><span class="comment">/**&lt; \brief (DDRSDRC_TPR2) Read to Precharge */</span>
<a name="l01140"></a>01140 <span class="preprocessor">#define DDRSDRC_TPR2_TRTP(value) ((DDRSDRC_TPR2_TRTP_Msk &amp; ((value) &lt;&lt; DDRSDRC_TPR2_TRTP_Pos)))</span>
<a name="l01141"></a>01141 <span class="preprocessor"></span><span class="preprocessor">#define DDRSDRC_TPR2_TFAW_Pos 16</span>
<a name="l01142"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#gad4117792ea9665ead08921b2083941d3">01142</a> <span class="preprocessor"></span><span class="preprocessor">#define DDRSDRC_TPR2_TFAW_Msk (0xfu &lt;&lt; DDRSDRC_TPR2_TFAW_Pos) </span><span class="comment">/**&lt; \brief (DDRSDRC_TPR2) Four Active window */</span>
<a name="l01143"></a>01143 <span class="preprocessor">#define DDRSDRC_TPR2_TFAW(value) ((DDRSDRC_TPR2_TFAW_Msk &amp; ((value) &lt;&lt; DDRSDRC_TPR2_TFAW_Pos)))</span>
<a name="l01144"></a>01144 <span class="preprocessor"></span><span class="comment">/* -------- DDRSDRC_LPR : (DDRSDRC Offset: 0x1C) DDRSDRC Low-power Register -------- */</span>
<a name="l01145"></a>01145 <span class="preprocessor">#define DDRSDRC_LPR_LPCB_Pos 0</span>
<a name="l01146"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#ga0b262da640734e854688c54df04a9420">01146</a> <span class="preprocessor"></span><span class="preprocessor">#define DDRSDRC_LPR_LPCB_Msk (0x3u &lt;&lt; DDRSDRC_LPR_LPCB_Pos) </span><span class="comment">/**&lt; \brief (DDRSDRC_LPR) Low-power Command Bit */</span>
<a name="l01147"></a>01147 <span class="preprocessor">#define DDRSDRC_LPR_LPCB(value) ((DDRSDRC_LPR_LPCB_Msk &amp; ((value) &lt;&lt; DDRSDRC_LPR_LPCB_Pos)))</span>
<a name="l01148"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#gad3cb7474d51e8a194a24c2221d6901df">01148</a> <span class="preprocessor"></span><span class="preprocessor">#define DDRSDRC_LPR_CLK_FR (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (DDRSDRC_LPR) Clock Frozen Command Bit */</span>
<a name="l01149"></a>01149 <span class="preprocessor">#define DDRSDRC_LPR_PASR_Pos 4</span>
<a name="l01150"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#ga59cede846bdd8d4f98f906028b5a76c2">01150</a> <span class="preprocessor"></span><span class="preprocessor">#define DDRSDRC_LPR_PASR_Msk (0x7u &lt;&lt; DDRSDRC_LPR_PASR_Pos) </span><span class="comment">/**&lt; \brief (DDRSDRC_LPR) Partial Array Self Refresh */</span>
<a name="l01151"></a>01151 <span class="preprocessor">#define DDRSDRC_LPR_PASR(value) ((DDRSDRC_LPR_PASR_Msk &amp; ((value) &lt;&lt; DDRSDRC_LPR_PASR_Pos)))</span>
<a name="l01152"></a>01152 <span class="preprocessor"></span><span class="preprocessor">#define DDRSDRC_LPR_DS_Pos 8</span>
<a name="l01153"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#ga86bd30b906be3fe896e919d251eb9a47">01153</a> <span class="preprocessor"></span><span class="preprocessor">#define DDRSDRC_LPR_DS_Msk (0x7u &lt;&lt; DDRSDRC_LPR_DS_Pos) </span><span class="comment">/**&lt; \brief (DDRSDRC_LPR) Drive Strength */</span>
<a name="l01154"></a>01154 <span class="preprocessor">#define DDRSDRC_LPR_DS(value) ((DDRSDRC_LPR_DS_Msk &amp; ((value) &lt;&lt; DDRSDRC_LPR_DS_Pos)))</span>
<a name="l01155"></a>01155 <span class="preprocessor"></span><span class="preprocessor">#define DDRSDRC_LPR_TIMEOUT_Pos 12</span>
<a name="l01156"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#ga583f3c92dd91b9b9c5d2690391b490d8">01156</a> <span class="preprocessor"></span><span class="preprocessor">#define DDRSDRC_LPR_TIMEOUT_Msk (0x3u &lt;&lt; DDRSDRC_LPR_TIMEOUT_Pos) </span><span class="comment">/**&lt; \brief (DDRSDRC_LPR)  */</span>
<a name="l01157"></a>01157 <span class="preprocessor">#define DDRSDRC_LPR_TIMEOUT(value) ((DDRSDRC_LPR_TIMEOUT_Msk &amp; ((value) &lt;&lt; DDRSDRC_LPR_TIMEOUT_Pos)))</span>
<a name="l01158"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#ga99f034bdf948e38b3aca9c1f850637d4">01158</a> <span class="preprocessor"></span><span class="preprocessor">#define DDRSDRC_LPR_APDE (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (DDRSDRC_LPR) Active Power Down Exit Time */</span>
<a name="l01159"></a>01159 <span class="preprocessor">#define DDRSDRC_LPR_UPD_MR_Pos 20</span>
<a name="l01160"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#ga2f5f7d47b685bb3b35d52c185073d949">01160</a> <span class="preprocessor"></span><span class="preprocessor">#define DDRSDRC_LPR_UPD_MR_Msk (0x3u &lt;&lt; DDRSDRC_LPR_UPD_MR_Pos) </span><span class="comment">/**&lt; \brief (DDRSDRC_LPR) Update Load Mode Register and Extended Mode Register */</span>
<a name="l01161"></a>01161 <span class="preprocessor">#define DDRSDRC_LPR_UPD_MR(value) ((DDRSDRC_LPR_UPD_MR_Msk &amp; ((value) &lt;&lt; DDRSDRC_LPR_UPD_MR_Pos)))</span>
<a name="l01162"></a>01162 <span class="preprocessor"></span><span class="comment">/* -------- DDRSDRC_MD : (DDRSDRC Offset: 0x20) DDRSDRC Memory Device Register -------- */</span>
<a name="l01163"></a>01163 <span class="preprocessor">#define DDRSDRC_MD_MD_Pos 0</span>
<a name="l01164"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#gae8a3844928d81c2b759af72511d70131">01164</a> <span class="preprocessor"></span><span class="preprocessor">#define DDRSDRC_MD_MD_Msk (0x7u &lt;&lt; DDRSDRC_MD_MD_Pos) </span><span class="comment">/**&lt; \brief (DDRSDRC_MD) Memory Device */</span>
<a name="l01165"></a>01165 <span class="preprocessor">#define DDRSDRC_MD_MD(value) ((DDRSDRC_MD_MD_Msk &amp; ((value) &lt;&lt; DDRSDRC_MD_MD_Pos)))</span>
<a name="l01166"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#ga325fd3249e1327e14d7fb4da7410f40f">01166</a> <span class="preprocessor"></span><span class="preprocessor">#define DDRSDRC_MD_DBW (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (DDRSDRC_MD) Data Bus Width */</span>
<a name="l01167"></a>01167 <span class="comment">/* -------- DDRSDRC_DLL : (DDRSDRC Offset: 0x24) DDRSDRC DLL Information Register -------- */</span>
<a name="l01168"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#ga6c280d168d35c3a6382dd16a51348583">01168</a> <span class="preprocessor">#define DDRSDRC_DLL_MDINC (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (DDRSDRC_DLL) DLL Master Delay Increment */</span>
<a name="l01169"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#gabba93e76545f66c4659525fcfe99bf79">01169</a> <span class="preprocessor">#define DDRSDRC_DLL_MDDEC (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (DDRSDRC_DLL) DLL Master Delay Decrement */</span>
<a name="l01170"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#ga25fb0cf2879c77f718aed045cb6876b4">01170</a> <span class="preprocessor">#define DDRSDRC_DLL_MDOVF (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (DDRSDRC_DLL) DLL Master Delay Overflow Flag */</span>
<a name="l01171"></a>01171 <span class="preprocessor">#define DDRSDRC_DLL_MDVAL_Pos 8</span>
<a name="l01172"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#ga89f9470f9cb7357359fda2a0fbfb85ab">01172</a> <span class="preprocessor"></span><span class="preprocessor">#define DDRSDRC_DLL_MDVAL_Msk (0xffu &lt;&lt; DDRSDRC_DLL_MDVAL_Pos) </span><span class="comment">/**&lt; \brief (DDRSDRC_DLL) DLL Master Delay Value */</span>
<a name="l01173"></a>01173 <span class="comment">/* -------- DDRSDRC_HS : (DDRSDRC Offset: 0x2C) DDRSDRC High Speed Register -------- */</span>
<a name="l01174"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#ga9e66940d53300b48c710e3397eea2c34">01174</a> <span class="preprocessor">#define DDRSDRC_HS_DIS_ANTICIP_READ (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (DDRSDRC_HS)  */</span>
<a name="l01175"></a>01175 <span class="comment">/* -------- DDRSDRC_WPMR : (DDRSDRC Offset: 0xE4) DDRSDRC Write Protect Mode Register -------- */</span>
<a name="l01176"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#gad1c6d57a72356fc9cd6721207c899881">01176</a> <span class="preprocessor">#define DDRSDRC_WPMR_WPEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (DDRSDRC_WPMR) Write Protect Enable */</span>
<a name="l01177"></a>01177 <span class="preprocessor">#define DDRSDRC_WPMR_WPKEY_Pos 8</span>
<a name="l01178"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#gad9c7b57f1f4e5a5a6a4feeb79f14d729">01178</a> <span class="preprocessor"></span><span class="preprocessor">#define DDRSDRC_WPMR_WPKEY_Msk (0xffffffu &lt;&lt; DDRSDRC_WPMR_WPKEY_Pos) </span><span class="comment">/**&lt; \brief (DDRSDRC_WPMR) Write Protect KEY */</span>
<a name="l01179"></a>01179 <span class="preprocessor">#define DDRSDRC_WPMR_WPKEY(value) ((DDRSDRC_WPMR_WPKEY_Msk &amp; ((value) &lt;&lt; DDRSDRC_WPMR_WPKEY_Pos)))</span>
<a name="l01180"></a>01180 <span class="preprocessor"></span><span class="comment">/* -------- DDRSDRC_WPSR : (DDRSDRC Offset: 0xE8) DDRSDRC Write Protect Status Register -------- */</span>
<a name="l01181"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#ga89fc6035052ec60c3e3cf8419367fa03">01181</a> <span class="preprocessor">#define DDRSDRC_WPSR_WPVS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (DDRSDRC_WPSR) Write Protect Violation Status */</span>
<a name="l01182"></a>01182 <span class="preprocessor">#define DDRSDRC_WPSR_WPVSRC_Pos 8</span>
<a name="l01183"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#gabb7ebb1b2694fcad40b4b5fa6b91aba6">01183</a> <span class="preprocessor"></span><span class="preprocessor">#define DDRSDRC_WPSR_WPVSRC_Msk (0xffffu &lt;&lt; DDRSDRC_WPSR_WPVSRC_Pos) </span><span class="comment">/**&lt; \brief (DDRSDRC_WPSR) Write Protect Violation Source */</span>
<a name="l01184"></a>01184 <span class="comment"></span>
<a name="l01185"></a>01185 <span class="comment">/*@}*/</span>
<a name="l01186"></a>01186 
<a name="l01187"></a>01187 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l01188"></a>01188 <span class="comment">/**  SOFTWARE API DEFINITION FOR DMA Controller */</span>
<a name="l01189"></a>01189 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l01190"></a>01190 <span class="comment">/** \addtogroup AT91SAM9G15_DMAC DMA Controller */</span><span class="comment"></span>
<a name="l01191"></a>01191 <span class="comment">/*@{*/</span>
<a name="l01192"></a>01192 
<a name="l01193"></a>01193 <span class="preprocessor">#ifndef __ASSEMBLY__</span>
<a name="l01194"></a>01194 <span class="preprocessor"></span><span class="comment">/** \brief DmacCh_num hardware registers */</span>
<a name="l01195"></a><a class="code" href="struct_dmac_ch__num.html">01195</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l01196"></a><a class="code" href="struct_dmac_ch__num.html#a8618227a5845a8e6336ff0183ef3a408">01196</a>   RwReg       DMAC_SADDR;     <span class="comment">/**&lt; \brief (DmacCh_num Offset: 0x0) DMAC Channel Source Address Register */</span>
<a name="l01197"></a><a class="code" href="struct_dmac_ch__num.html#a9bc3603e0b88d0467a4d178a3b3bb9d7">01197</a>   RwReg       DMAC_DADDR;     <span class="comment">/**&lt; \brief (DmacCh_num Offset: 0x4) DMAC Channel Destination Address Register */</span>
<a name="l01198"></a><a class="code" href="struct_dmac_ch__num.html#a06d96c78c355c318fb5154c6a5282d16">01198</a>   RwReg       DMAC_DSCR;      <span class="comment">/**&lt; \brief (DmacCh_num Offset: 0x8) DMAC Channel Descriptor Address Register */</span>
<a name="l01199"></a><a class="code" href="struct_dmac_ch__num.html#afe6fccc4f456f8753c8bad4218cadd0c">01199</a>   RwReg       DMAC_CTRLA;     <span class="comment">/**&lt; \brief (DmacCh_num Offset: 0xC) DMAC Channel Control A Register */</span>
<a name="l01200"></a><a class="code" href="struct_dmac_ch__num.html#a6c5591b7ebc91b724a189ba8d96fd929">01200</a>   RwReg       DMAC_CTRLB;     <span class="comment">/**&lt; \brief (DmacCh_num Offset: 0x10) DMAC Channel Control B Register */</span>
<a name="l01201"></a><a class="code" href="struct_dmac_ch__num.html#aebbc16cb410376a56f4662dbe9b1fc25">01201</a>   RwReg       DMAC_CFG;       <span class="comment">/**&lt; \brief (DmacCh_num Offset: 0x14) DMAC Channel Configuration Register */</span>
<a name="l01202"></a><a class="code" href="struct_dmac_ch__num.html#ada5ec1cc1f65b87c01d934bc5a25a412">01202</a>   RwReg       DMAC_SPIP;      <span class="comment">/**&lt; \brief (DmacCh_num Offset: 0x18) DMAC Channel Source Picture-in-Picture Configuration Register */</span>
<a name="l01203"></a><a class="code" href="struct_dmac_ch__num.html#aed4357e4f29088df60f7eb9deab58649">01203</a>   RwReg       DMAC_DPIP;      <span class="comment">/**&lt; \brief (DmacCh_num Offset: 0x1C) DMAC Channel Destination Picture-in-Picture Configuration Register */</span>
<a name="l01204"></a>01204   RoReg       Reserved1[2];
<a name="l01205"></a>01205 } <a class="code" href="struct_dmac_ch__num.html" title="DmacCh_num hardware registers.">DmacCh_num</a>;<span class="comment"></span>
<a name="l01206"></a>01206 <span class="comment">/** \brief Dmac hardware registers */</span>
<a name="l01207"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga536908541afbe0573014be8b6e74aaeb">01207</a> <span class="preprocessor">#define DMACCH_NUM_NUMBER 8</span>
<a name="l01208"></a><a class="code" href="struct_dmac.html">01208</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l01209"></a><a class="code" href="struct_dmac.html#a73bf53c50e9440002185ad1126434532">01209</a>   RwReg       DMAC_GCFG;      <span class="comment">/**&lt; \brief (Dmac Offset: 0x000) DMAC Global Configuration Register */</span>
<a name="l01210"></a><a class="code" href="struct_dmac.html#aa02304ed154f34799ad9cc280be2ea74">01210</a>   RwReg       DMAC_EN;        <span class="comment">/**&lt; \brief (Dmac Offset: 0x004) DMAC Enable Register */</span>
<a name="l01211"></a><a class="code" href="struct_dmac.html#a8477e9b88b34c1a4ad404a3091ee5c05">01211</a>   RwReg       DMAC_SREQ;      <span class="comment">/**&lt; \brief (Dmac Offset: 0x008) DMAC Software Single Request Register */</span>
<a name="l01212"></a><a class="code" href="struct_dmac.html#a7a5c5b825491f12c69ca1bf6a1381165">01212</a>   RwReg       DMAC_CREQ;      <span class="comment">/**&lt; \brief (Dmac Offset: 0x00C) DMAC Software Chunk Transfer Request Register */</span>
<a name="l01213"></a><a class="code" href="struct_dmac.html#a63ddc7a604990bfbc76a8b8d796522dc">01213</a>   RwReg       DMAC_LAST;      <span class="comment">/**&lt; \brief (Dmac Offset: 0x010) DMAC Software Last Transfer Flag Register */</span>
<a name="l01214"></a>01214   RoReg       Reserved1[1];
<a name="l01215"></a><a class="code" href="struct_dmac.html#a6b42fa9bf22c3fec72c8d06658deaca1">01215</a>   WoReg       DMAC_EBCIER;    <span class="comment">/**&lt; \brief (Dmac Offset: 0x018) DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer Transfer Completed Interrupt Enable register. */</span>
<a name="l01216"></a><a class="code" href="struct_dmac.html#a79c5267d50a015455d08a4477cc3847e">01216</a>   WoReg       DMAC_EBCIDR;    <span class="comment">/**&lt; \brief (Dmac Offset: 0x01C) DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer Transfer Completed Interrupt Disable register. */</span>
<a name="l01217"></a><a class="code" href="struct_dmac.html#a3fcd04d97f01c343d120b145a45f593e">01217</a>   RoReg       DMAC_EBCIMR;    <span class="comment">/**&lt; \brief (Dmac Offset: 0x020) DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer transfer completed Mask Register. */</span>
<a name="l01218"></a><a class="code" href="struct_dmac.html#a60fd3bc339196033ea04efe322221ffa">01218</a>   RoReg       DMAC_EBCISR;    <span class="comment">/**&lt; \brief (Dmac Offset: 0x024) DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer transfer completed Status Register. */</span>
<a name="l01219"></a><a class="code" href="struct_dmac.html#a6cb798ecde266c267e6fffcd9cce29a6">01219</a>   WoReg       DMAC_CHER;      <span class="comment">/**&lt; \brief (Dmac Offset: 0x028) DMAC Channel Handler Enable Register */</span>
<a name="l01220"></a><a class="code" href="struct_dmac.html#af594998ac17673ae67e73bea5b27b09b">01220</a>   WoReg       DMAC_CHDR;      <span class="comment">/**&lt; \brief (Dmac Offset: 0x02C) DMAC Channel Handler Disable Register */</span>
<a name="l01221"></a><a class="code" href="struct_dmac.html#add831ff3bd1db67eacb3f5ee30b65d77">01221</a>   RoReg       DMAC_CHSR;      <span class="comment">/**&lt; \brief (Dmac Offset: 0x030) DMAC Channel Handler Status Register */</span>
<a name="l01222"></a>01222   RoReg       Reserved2[2];
<a name="l01223"></a><a class="code" href="struct_dmac.html#a39bed8f957927d4b4792bc468e731d4d">01223</a>   <a class="code" href="struct_dmac_ch__num.html" title="DmacCh_num hardware registers.">DmacCh_num</a>  DMAC_CH_NUM[DMACCH_NUM_NUMBER]; <span class="comment">/**&lt; \brief (Dmac Offset: 0x3C) ch_num = 0 .. 7 */</span>
<a name="l01224"></a>01224   RoReg       Reserved3[26];
<a name="l01225"></a><a class="code" href="struct_dmac.html#aab6c8b96c803ec51932ab9d6e2c50931">01225</a>   RwReg       DMAC_WPMR;      <span class="comment">/**&lt; \brief (Dmac Offset: 0x1E4) DMAC Write Protect Mode Register */</span>
<a name="l01226"></a><a class="code" href="struct_dmac.html#a4d279f9d72c8fb37d9d028c6e588643f">01226</a>   RoReg       DMAC_WPSR;      <span class="comment">/**&lt; \brief (Dmac Offset: 0x1E8) DMAC Write Protect Status Register */</span>
<a name="l01227"></a>01227 } <a class="code" href="struct_dmac.html">Dmac</a>;
<a name="l01228"></a>01228 <span class="preprocessor">#endif </span><span class="comment">/* __ASSEMBLY__ */</span>
<a name="l01229"></a>01229 <span class="comment">/* -------- DMAC_GCFG : (DMAC Offset: 0x000) DMAC Global Configuration Register -------- */</span>
<a name="l01230"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gaaa2c112b41c2e5f4fab6734f2b44e56d">01230</a> <span class="preprocessor">#define DMAC_GCFG_ARB_CFG (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (DMAC_GCFG) Arbiter Configuration */</span>
<a name="l01231"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga4d33d67f3f42448c85437cc95d094d6e">01231</a> <span class="preprocessor">#define   DMAC_GCFG_ARB_CFG_FIXED (0x0u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (DMAC_GCFG) Fixed priority arbiter. */</span>
<a name="l01232"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga0cd9e4414f7312e7926d77f051078651">01232</a> <span class="preprocessor">#define   DMAC_GCFG_ARB_CFG_ROUND_ROBIN (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (DMAC_GCFG) Modified round robin arbiter. */</span>
<a name="l01233"></a>01233 <span class="comment">/* -------- DMAC_EN : (DMAC Offset: 0x004) DMAC Enable Register -------- */</span>
<a name="l01234"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga5fbbb4ef6830ed2bcd40531a302cd1a8">01234</a> <span class="preprocessor">#define DMAC_EN_ENABLE (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (DMAC_EN)  */</span>
<a name="l01235"></a>01235 <span class="comment">/* -------- DMAC_SREQ : (DMAC Offset: 0x008) DMAC Software Single Request Register -------- */</span>
<a name="l01236"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga7cff42a71b82976fcf420f0469b396f4">01236</a> <span class="preprocessor">#define DMAC_SREQ_SSREQ0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (DMAC_SREQ) Source Request */</span>
<a name="l01237"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga2b11b6e11af54dd55320a9cb52d43e64">01237</a> <span class="preprocessor">#define DMAC_SREQ_DSREQ0 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (DMAC_SREQ) Destination Request */</span>
<a name="l01238"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga5dacb628861c41c39281bf2f130b31dc">01238</a> <span class="preprocessor">#define DMAC_SREQ_SSREQ1 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (DMAC_SREQ) Source Request */</span>
<a name="l01239"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga750a57cd6513e41e965a6ef30a50963b">01239</a> <span class="preprocessor">#define DMAC_SREQ_DSREQ1 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (DMAC_SREQ) Destination Request */</span>
<a name="l01240"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga2f9d70e1d8043549bd735a80dad0adc1">01240</a> <span class="preprocessor">#define DMAC_SREQ_SSREQ2 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (DMAC_SREQ) Source Request */</span>
<a name="l01241"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gabbba0e577926425b7adc6f6c7da72206">01241</a> <span class="preprocessor">#define DMAC_SREQ_DSREQ2 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (DMAC_SREQ) Destination Request */</span>
<a name="l01242"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gaed432ad54b38066ae37b5e2c12b25c04">01242</a> <span class="preprocessor">#define DMAC_SREQ_SSREQ3 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (DMAC_SREQ) Source Request */</span>
<a name="l01243"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga5b0244fd11da0c906382589151e70a6d">01243</a> <span class="preprocessor">#define DMAC_SREQ_DSREQ3 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (DMAC_SREQ) Destination Request */</span>
<a name="l01244"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gaee0d6b6f9874db4b43af464e57ceaed0">01244</a> <span class="preprocessor">#define DMAC_SREQ_SSREQ4 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (DMAC_SREQ) Source Request */</span>
<a name="l01245"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga3e819a0eb8765a3d1d8e92af7c8e2a8b">01245</a> <span class="preprocessor">#define DMAC_SREQ_DSREQ4 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (DMAC_SREQ) Destination Request */</span>
<a name="l01246"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga94766c05e185c3dc2440b8be8830c0c9">01246</a> <span class="preprocessor">#define DMAC_SREQ_SSREQ5 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (DMAC_SREQ) Source Request */</span>
<a name="l01247"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga459b53c49511b9299232e48e27ca3452">01247</a> <span class="preprocessor">#define DMAC_SREQ_DSREQ5 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (DMAC_SREQ) Destination Request */</span>
<a name="l01248"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gafb0a4453cf94a8479cbe977b8b45bc1e">01248</a> <span class="preprocessor">#define DMAC_SREQ_SSREQ6 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (DMAC_SREQ) Source Request */</span>
<a name="l01249"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga3d9024aba9d65456649fa716a73518f2">01249</a> <span class="preprocessor">#define DMAC_SREQ_DSREQ6 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (DMAC_SREQ) Destination Request */</span>
<a name="l01250"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga2c5a4144b53220de1fbbf13cfdcf1f79">01250</a> <span class="preprocessor">#define DMAC_SREQ_SSREQ7 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (DMAC_SREQ) Source Request */</span>
<a name="l01251"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga35ee0bb8bed4f3b67d0ca7040b53901d">01251</a> <span class="preprocessor">#define DMAC_SREQ_DSREQ7 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (DMAC_SREQ) Destination Request */</span>
<a name="l01252"></a>01252 <span class="comment">/* -------- DMAC_CREQ : (DMAC Offset: 0x00C) DMAC Software Chunk Transfer Request Register -------- */</span>
<a name="l01253"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga4c7de77d62d213d7e03ba677029f4276">01253</a> <span class="preprocessor">#define DMAC_CREQ_SCREQ0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (DMAC_CREQ) Source Chunk Request */</span>
<a name="l01254"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga69b7ee868edea722e072dd381af6ad8f">01254</a> <span class="preprocessor">#define DMAC_CREQ_DCREQ0 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (DMAC_CREQ) Destination Chunk Request */</span>
<a name="l01255"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gad6b9c53f3e09f953436a6588f68d862e">01255</a> <span class="preprocessor">#define DMAC_CREQ_SCREQ1 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (DMAC_CREQ) Source Chunk Request */</span>
<a name="l01256"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gab6b360c080c6d26a3f948166cb7f0ece">01256</a> <span class="preprocessor">#define DMAC_CREQ_DCREQ1 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (DMAC_CREQ) Destination Chunk Request */</span>
<a name="l01257"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga10136a20401e2afc9ce868357b99a377">01257</a> <span class="preprocessor">#define DMAC_CREQ_SCREQ2 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (DMAC_CREQ) Source Chunk Request */</span>
<a name="l01258"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gaa68125590ee44dd377c76caec41a19c7">01258</a> <span class="preprocessor">#define DMAC_CREQ_DCREQ2 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (DMAC_CREQ) Destination Chunk Request */</span>
<a name="l01259"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga3ead8667748249c7dc45375aa5455744">01259</a> <span class="preprocessor">#define DMAC_CREQ_SCREQ3 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (DMAC_CREQ) Source Chunk Request */</span>
<a name="l01260"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga6c955b87cd582c80ec868f46c408aeb5">01260</a> <span class="preprocessor">#define DMAC_CREQ_DCREQ3 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (DMAC_CREQ) Destination Chunk Request */</span>
<a name="l01261"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gae504bfc473610bf85eb5b91d14cc5e84">01261</a> <span class="preprocessor">#define DMAC_CREQ_SCREQ4 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (DMAC_CREQ) Source Chunk Request */</span>
<a name="l01262"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga5e03ccb69dd9b7d1207f378256856dbf">01262</a> <span class="preprocessor">#define DMAC_CREQ_DCREQ4 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (DMAC_CREQ) Destination Chunk Request */</span>
<a name="l01263"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga850df6d2feeba32228e20d3213710f3e">01263</a> <span class="preprocessor">#define DMAC_CREQ_SCREQ5 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (DMAC_CREQ) Source Chunk Request */</span>
<a name="l01264"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga84286d15578e018c2fa138e061dfe42c">01264</a> <span class="preprocessor">#define DMAC_CREQ_DCREQ5 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (DMAC_CREQ) Destination Chunk Request */</span>
<a name="l01265"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gacb856b95a85de4681909ea2d5667e1c8">01265</a> <span class="preprocessor">#define DMAC_CREQ_SCREQ6 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (DMAC_CREQ) Source Chunk Request */</span>
<a name="l01266"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga128ff858c46bd015567fecf889fb5c68">01266</a> <span class="preprocessor">#define DMAC_CREQ_DCREQ6 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (DMAC_CREQ) Destination Chunk Request */</span>
<a name="l01267"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga307f5d3c8b440a1e8e4d2441a0be425d">01267</a> <span class="preprocessor">#define DMAC_CREQ_SCREQ7 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (DMAC_CREQ) Source Chunk Request */</span>
<a name="l01268"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gabee2d39fbb2ac87eb6e2cf7ec93ef3ab">01268</a> <span class="preprocessor">#define DMAC_CREQ_DCREQ7 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (DMAC_CREQ) Destination Chunk Request */</span>
<a name="l01269"></a>01269 <span class="comment">/* -------- DMAC_LAST : (DMAC Offset: 0x010) DMAC Software Last Transfer Flag Register -------- */</span>
<a name="l01270"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga7173a61f3af8af6ae78f88f47d6056d1">01270</a> <span class="preprocessor">#define DMAC_LAST_SLAST0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (DMAC_LAST) Source Last */</span>
<a name="l01271"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga5fe615e08fba5251660546cbb182a93f">01271</a> <span class="preprocessor">#define DMAC_LAST_DLAST0 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (DMAC_LAST) Destination Last */</span>
<a name="l01272"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga916f69c4ef0a54d779d50dc9153f5239">01272</a> <span class="preprocessor">#define DMAC_LAST_SLAST1 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (DMAC_LAST) Source Last */</span>
<a name="l01273"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga53668b0f523fc04b325a4221b186f614">01273</a> <span class="preprocessor">#define DMAC_LAST_DLAST1 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (DMAC_LAST) Destination Last */</span>
<a name="l01274"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga9bc95e6215e8a74da30cccf90ee84643">01274</a> <span class="preprocessor">#define DMAC_LAST_SLAST2 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (DMAC_LAST) Source Last */</span>
<a name="l01275"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga3a8ed7357a7ea2c4c10f705d37f5f6f2">01275</a> <span class="preprocessor">#define DMAC_LAST_DLAST2 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (DMAC_LAST) Destination Last */</span>
<a name="l01276"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gac667102c6d60ac5029106729f46c97ac">01276</a> <span class="preprocessor">#define DMAC_LAST_SLAST3 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (DMAC_LAST) Source Last */</span>
<a name="l01277"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga5d876b7becd34903ab6ef6125e986423">01277</a> <span class="preprocessor">#define DMAC_LAST_DLAST3 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (DMAC_LAST) Destination Last */</span>
<a name="l01278"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gab8c55de6471823dbc92a3b2fdda9a397">01278</a> <span class="preprocessor">#define DMAC_LAST_SLAST4 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (DMAC_LAST) Source Last */</span>
<a name="l01279"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga34528af249993ad9ae7b43b92195e443">01279</a> <span class="preprocessor">#define DMAC_LAST_DLAST4 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (DMAC_LAST) Destination Last */</span>
<a name="l01280"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gadc85290d911f44b31ab9f17512d3d0fe">01280</a> <span class="preprocessor">#define DMAC_LAST_SLAST5 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (DMAC_LAST) Source Last */</span>
<a name="l01281"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gaca2445effbbcfb94904778078ed58101">01281</a> <span class="preprocessor">#define DMAC_LAST_DLAST5 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (DMAC_LAST) Destination Last */</span>
<a name="l01282"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gadfc400ff3592730052e49c6ff3411b63">01282</a> <span class="preprocessor">#define DMAC_LAST_SLAST6 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (DMAC_LAST) Source Last */</span>
<a name="l01283"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gaea5a458560a2dfa4bc4c9cb713bbb089">01283</a> <span class="preprocessor">#define DMAC_LAST_DLAST6 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (DMAC_LAST) Destination Last */</span>
<a name="l01284"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga7db544cfc5c5eeeb33b748113161812b">01284</a> <span class="preprocessor">#define DMAC_LAST_SLAST7 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (DMAC_LAST) Source Last */</span>
<a name="l01285"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gaaa0dc69acbd22b9e9fef7b4f9ea6a3a6">01285</a> <span class="preprocessor">#define DMAC_LAST_DLAST7 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (DMAC_LAST) Destination Last */</span>
<a name="l01286"></a>01286 <span class="comment">/* -------- DMAC_EBCIER : (DMAC Offset: 0x018) DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer Transfer Completed Interrupt Enable register. -------- */</span>
<a name="l01287"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga95a253197a3ea1e30cc025e2a60e1180">01287</a> <span class="preprocessor">#define DMAC_EBCIER_BTC0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (DMAC_EBCIER) Buffer Transfer Completed [7:0] */</span>
<a name="l01288"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga609fb429a5acd9a91d1a1dbb0fad7c9a">01288</a> <span class="preprocessor">#define DMAC_EBCIER_BTC1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (DMAC_EBCIER) Buffer Transfer Completed [7:0] */</span>
<a name="l01289"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga565897577fe1780111ae628ef5e7db36">01289</a> <span class="preprocessor">#define DMAC_EBCIER_BTC2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (DMAC_EBCIER) Buffer Transfer Completed [7:0] */</span>
<a name="l01290"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga341e9414905f471df1aded89b0cc6366">01290</a> <span class="preprocessor">#define DMAC_EBCIER_BTC3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (DMAC_EBCIER) Buffer Transfer Completed [7:0] */</span>
<a name="l01291"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga0fd66086283872b6dcf0468dbdad0472">01291</a> <span class="preprocessor">#define DMAC_EBCIER_BTC4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (DMAC_EBCIER) Buffer Transfer Completed [7:0] */</span>
<a name="l01292"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga61cb0d7b55911308c14b1a4ba4a1adab">01292</a> <span class="preprocessor">#define DMAC_EBCIER_BTC5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (DMAC_EBCIER) Buffer Transfer Completed [7:0] */</span>
<a name="l01293"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gab338f4c83aa66caeb46595734f72482e">01293</a> <span class="preprocessor">#define DMAC_EBCIER_BTC6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (DMAC_EBCIER) Buffer Transfer Completed [7:0] */</span>
<a name="l01294"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga303d769d7d4238eb4d58af9775fdbaa9">01294</a> <span class="preprocessor">#define DMAC_EBCIER_BTC7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (DMAC_EBCIER) Buffer Transfer Completed [7:0] */</span>
<a name="l01295"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga56c2c1c6de1a1b60daf1762151b0c215">01295</a> <span class="preprocessor">#define DMAC_EBCIER_CBTC0 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (DMAC_EBCIER) Chained Buffer Transfer Completed [7:0] */</span>
<a name="l01296"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gab1bca7bf5137c6d47cb57b2bca1f8a17">01296</a> <span class="preprocessor">#define DMAC_EBCIER_CBTC1 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (DMAC_EBCIER) Chained Buffer Transfer Completed [7:0] */</span>
<a name="l01297"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gaf28acfb242f52e9f8d1134bf53406a4f">01297</a> <span class="preprocessor">#define DMAC_EBCIER_CBTC2 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (DMAC_EBCIER) Chained Buffer Transfer Completed [7:0] */</span>
<a name="l01298"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gacf6d567a6c737668af1936ce393854d0">01298</a> <span class="preprocessor">#define DMAC_EBCIER_CBTC3 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (DMAC_EBCIER) Chained Buffer Transfer Completed [7:0] */</span>
<a name="l01299"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga786ba4f0420293cdc57178dc2e6270f4">01299</a> <span class="preprocessor">#define DMAC_EBCIER_CBTC4 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (DMAC_EBCIER) Chained Buffer Transfer Completed [7:0] */</span>
<a name="l01300"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga82184608fb9d6c326ea3d242278cb5ce">01300</a> <span class="preprocessor">#define DMAC_EBCIER_CBTC5 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (DMAC_EBCIER) Chained Buffer Transfer Completed [7:0] */</span>
<a name="l01301"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gac6d2d32d4217a473aecd538eea909d5c">01301</a> <span class="preprocessor">#define DMAC_EBCIER_CBTC6 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (DMAC_EBCIER) Chained Buffer Transfer Completed [7:0] */</span>
<a name="l01302"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga025012e16e06c3ced84e92f5a060ea3a">01302</a> <span class="preprocessor">#define DMAC_EBCIER_CBTC7 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (DMAC_EBCIER) Chained Buffer Transfer Completed [7:0] */</span>
<a name="l01303"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga7e4cb6a2bb05de9ec21edba65ac15614">01303</a> <span class="preprocessor">#define DMAC_EBCIER_ERR0 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (DMAC_EBCIER) Access Error [7:0] */</span>
<a name="l01304"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga42a0bba4592212cad8b4ad29fe50ec89">01304</a> <span class="preprocessor">#define DMAC_EBCIER_ERR1 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (DMAC_EBCIER) Access Error [7:0] */</span>
<a name="l01305"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga7485682d08233cebcb32c6d43d20bc04">01305</a> <span class="preprocessor">#define DMAC_EBCIER_ERR2 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (DMAC_EBCIER) Access Error [7:0] */</span>
<a name="l01306"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga1c25b188893991201b0c0bf64b6afaf6">01306</a> <span class="preprocessor">#define DMAC_EBCIER_ERR3 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (DMAC_EBCIER) Access Error [7:0] */</span>
<a name="l01307"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gaea57731a7afe955a17c0a62ad06d4e09">01307</a> <span class="preprocessor">#define DMAC_EBCIER_ERR4 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (DMAC_EBCIER) Access Error [7:0] */</span>
<a name="l01308"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga490656031ef02bf733651226aec1a5a8">01308</a> <span class="preprocessor">#define DMAC_EBCIER_ERR5 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (DMAC_EBCIER) Access Error [7:0] */</span>
<a name="l01309"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga7ed8e7b1d2f1866aef05077c9422385a">01309</a> <span class="preprocessor">#define DMAC_EBCIER_ERR6 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (DMAC_EBCIER) Access Error [7:0] */</span>
<a name="l01310"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga5624daf329861d6b923f2455ecd36a47">01310</a> <span class="preprocessor">#define DMAC_EBCIER_ERR7 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (DMAC_EBCIER) Access Error [7:0] */</span>
<a name="l01311"></a>01311 <span class="comment">/* -------- DMAC_EBCIDR : (DMAC Offset: 0x01C) DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer Transfer Completed Interrupt Disable register. -------- */</span>
<a name="l01312"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga263f01cd9ef032583cd1fc265f1aad10">01312</a> <span class="preprocessor">#define DMAC_EBCIDR_BTC0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (DMAC_EBCIDR) Buffer Transfer Completed [7:0] */</span>
<a name="l01313"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga977fa1ebe94cbd90b79118093c6aeb8c">01313</a> <span class="preprocessor">#define DMAC_EBCIDR_BTC1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (DMAC_EBCIDR) Buffer Transfer Completed [7:0] */</span>
<a name="l01314"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga609c62456b0a3d3b316b11a5c79d7378">01314</a> <span class="preprocessor">#define DMAC_EBCIDR_BTC2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (DMAC_EBCIDR) Buffer Transfer Completed [7:0] */</span>
<a name="l01315"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga9406bbd3bd85383c7754087b33aecfac">01315</a> <span class="preprocessor">#define DMAC_EBCIDR_BTC3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (DMAC_EBCIDR) Buffer Transfer Completed [7:0] */</span>
<a name="l01316"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gaf948cba151cb9b3ffdf26155e1a5e1ad">01316</a> <span class="preprocessor">#define DMAC_EBCIDR_BTC4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (DMAC_EBCIDR) Buffer Transfer Completed [7:0] */</span>
<a name="l01317"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga732f3c92ddee5b09c473bc5394ac75ba">01317</a> <span class="preprocessor">#define DMAC_EBCIDR_BTC5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (DMAC_EBCIDR) Buffer Transfer Completed [7:0] */</span>
<a name="l01318"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gac14098958326a05d5733d1ac80150820">01318</a> <span class="preprocessor">#define DMAC_EBCIDR_BTC6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (DMAC_EBCIDR) Buffer Transfer Completed [7:0] */</span>
<a name="l01319"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga0951371a5f2258075421abb8ead26017">01319</a> <span class="preprocessor">#define DMAC_EBCIDR_BTC7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (DMAC_EBCIDR) Buffer Transfer Completed [7:0] */</span>
<a name="l01320"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gabebda27d2fd78ef8a859fb56d61b7809">01320</a> <span class="preprocessor">#define DMAC_EBCIDR_CBTC0 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (DMAC_EBCIDR) Chained Buffer Transfer Completed [7:0] */</span>
<a name="l01321"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gaec9b8f30ccaf3acb82bf12e00656d0a3">01321</a> <span class="preprocessor">#define DMAC_EBCIDR_CBTC1 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (DMAC_EBCIDR) Chained Buffer Transfer Completed [7:0] */</span>
<a name="l01322"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gabb5efc0f5997c6da19d55e54280feb1c">01322</a> <span class="preprocessor">#define DMAC_EBCIDR_CBTC2 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (DMAC_EBCIDR) Chained Buffer Transfer Completed [7:0] */</span>
<a name="l01323"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga53991363dae1cf49db28b8f48e633eb1">01323</a> <span class="preprocessor">#define DMAC_EBCIDR_CBTC3 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (DMAC_EBCIDR) Chained Buffer Transfer Completed [7:0] */</span>
<a name="l01324"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga2e3349aa838cf878a204c13e99b16872">01324</a> <span class="preprocessor">#define DMAC_EBCIDR_CBTC4 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (DMAC_EBCIDR) Chained Buffer Transfer Completed [7:0] */</span>
<a name="l01325"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga6c6c38288bdd0afd7a6cef4a7d50a42d">01325</a> <span class="preprocessor">#define DMAC_EBCIDR_CBTC5 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (DMAC_EBCIDR) Chained Buffer Transfer Completed [7:0] */</span>
<a name="l01326"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga4499d94eaedf6603a673651e68d8d1d5">01326</a> <span class="preprocessor">#define DMAC_EBCIDR_CBTC6 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (DMAC_EBCIDR) Chained Buffer Transfer Completed [7:0] */</span>
<a name="l01327"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga05385a6e31b9f37b8334a724878a80f2">01327</a> <span class="preprocessor">#define DMAC_EBCIDR_CBTC7 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (DMAC_EBCIDR) Chained Buffer Transfer Completed [7:0] */</span>
<a name="l01328"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga659a0987a1f39b7f31318bdf318d9f8e">01328</a> <span class="preprocessor">#define DMAC_EBCIDR_ERR0 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (DMAC_EBCIDR) Access Error [7:0] */</span>
<a name="l01329"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gaf032a8c6e7437734d79c8a5bbfb94b12">01329</a> <span class="preprocessor">#define DMAC_EBCIDR_ERR1 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (DMAC_EBCIDR) Access Error [7:0] */</span>
<a name="l01330"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gaf8a4c3f77c1746433fa7aed15dc21210">01330</a> <span class="preprocessor">#define DMAC_EBCIDR_ERR2 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (DMAC_EBCIDR) Access Error [7:0] */</span>
<a name="l01331"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga90604d1869b8c9f87439ff6729016f28">01331</a> <span class="preprocessor">#define DMAC_EBCIDR_ERR3 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (DMAC_EBCIDR) Access Error [7:0] */</span>
<a name="l01332"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga382ff7950e8f41fd2537901e624e88b0">01332</a> <span class="preprocessor">#define DMAC_EBCIDR_ERR4 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (DMAC_EBCIDR) Access Error [7:0] */</span>
<a name="l01333"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga46525814d00f0d8d1d7489e6abfb25f1">01333</a> <span class="preprocessor">#define DMAC_EBCIDR_ERR5 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (DMAC_EBCIDR) Access Error [7:0] */</span>
<a name="l01334"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga8ce2e168d2a434509004463649f65c40">01334</a> <span class="preprocessor">#define DMAC_EBCIDR_ERR6 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (DMAC_EBCIDR) Access Error [7:0] */</span>
<a name="l01335"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gaf335fba890d5f3a51732fdaf859734d8">01335</a> <span class="preprocessor">#define DMAC_EBCIDR_ERR7 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (DMAC_EBCIDR) Access Error [7:0] */</span>
<a name="l01336"></a>01336 <span class="comment">/* -------- DMAC_EBCIMR : (DMAC Offset: 0x020) DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer transfer completed Mask Register. -------- */</span>
<a name="l01337"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gaf05c8dcecbc49de49fcffae23b7d7102">01337</a> <span class="preprocessor">#define DMAC_EBCIMR_BTC0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (DMAC_EBCIMR) Buffer Transfer Completed [7:0] */</span>
<a name="l01338"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga77323951aa0109c5bc2133c315626804">01338</a> <span class="preprocessor">#define DMAC_EBCIMR_BTC1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (DMAC_EBCIMR) Buffer Transfer Completed [7:0] */</span>
<a name="l01339"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga0a51690ab78be6edc9b97de009b23fde">01339</a> <span class="preprocessor">#define DMAC_EBCIMR_BTC2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (DMAC_EBCIMR) Buffer Transfer Completed [7:0] */</span>
<a name="l01340"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga954d3f9176e5e2bc5bea4f5e186b986d">01340</a> <span class="preprocessor">#define DMAC_EBCIMR_BTC3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (DMAC_EBCIMR) Buffer Transfer Completed [7:0] */</span>
<a name="l01341"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gaefd4c093103ec903fd7acd67dff5b3c2">01341</a> <span class="preprocessor">#define DMAC_EBCIMR_BTC4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (DMAC_EBCIMR) Buffer Transfer Completed [7:0] */</span>
<a name="l01342"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga00174315d30ea58ff730992eb7b9fe60">01342</a> <span class="preprocessor">#define DMAC_EBCIMR_BTC5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (DMAC_EBCIMR) Buffer Transfer Completed [7:0] */</span>
<a name="l01343"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga8366c957f0d1bcb20b8a2d05af52c523">01343</a> <span class="preprocessor">#define DMAC_EBCIMR_BTC6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (DMAC_EBCIMR) Buffer Transfer Completed [7:0] */</span>
<a name="l01344"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gadedfe478e54c3dd1ed7cd0a7ad9ae918">01344</a> <span class="preprocessor">#define DMAC_EBCIMR_BTC7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (DMAC_EBCIMR) Buffer Transfer Completed [7:0] */</span>
<a name="l01345"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gae36b21624e3d7aea28fcaed010ada2d0">01345</a> <span class="preprocessor">#define DMAC_EBCIMR_CBTC0 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (DMAC_EBCIMR) Chained Buffer Transfer Completed [7:0] */</span>
<a name="l01346"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga69b8263c139d6341bdc6b51a1faa362c">01346</a> <span class="preprocessor">#define DMAC_EBCIMR_CBTC1 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (DMAC_EBCIMR) Chained Buffer Transfer Completed [7:0] */</span>
<a name="l01347"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga49ebaff12a572e91abf4c488573ab88a">01347</a> <span class="preprocessor">#define DMAC_EBCIMR_CBTC2 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (DMAC_EBCIMR) Chained Buffer Transfer Completed [7:0] */</span>
<a name="l01348"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gaddeb64c1862d6a0155ffe93739854c8f">01348</a> <span class="preprocessor">#define DMAC_EBCIMR_CBTC3 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (DMAC_EBCIMR) Chained Buffer Transfer Completed [7:0] */</span>
<a name="l01349"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gad44d771728aad80f16d631cfc3345b89">01349</a> <span class="preprocessor">#define DMAC_EBCIMR_CBTC4 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (DMAC_EBCIMR) Chained Buffer Transfer Completed [7:0] */</span>
<a name="l01350"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gaccfd7491fafc7feae1ff8718aaf542c8">01350</a> <span class="preprocessor">#define DMAC_EBCIMR_CBTC5 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (DMAC_EBCIMR) Chained Buffer Transfer Completed [7:0] */</span>
<a name="l01351"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gad6d62a3fdd11fd9d49a75c6152c3bd97">01351</a> <span class="preprocessor">#define DMAC_EBCIMR_CBTC6 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (DMAC_EBCIMR) Chained Buffer Transfer Completed [7:0] */</span>
<a name="l01352"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga57b49d7cd462941fd686351ee36108e1">01352</a> <span class="preprocessor">#define DMAC_EBCIMR_CBTC7 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (DMAC_EBCIMR) Chained Buffer Transfer Completed [7:0] */</span>
<a name="l01353"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga73a3d0dccf7e288c3c1e074b35e78980">01353</a> <span class="preprocessor">#define DMAC_EBCIMR_ERR0 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (DMAC_EBCIMR) Access Error [7:0] */</span>
<a name="l01354"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga80696944d426c81336223800e0fc2d12">01354</a> <span class="preprocessor">#define DMAC_EBCIMR_ERR1 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (DMAC_EBCIMR) Access Error [7:0] */</span>
<a name="l01355"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gaecc3962b6cb97d78b1598f40c47bf726">01355</a> <span class="preprocessor">#define DMAC_EBCIMR_ERR2 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (DMAC_EBCIMR) Access Error [7:0] */</span>
<a name="l01356"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gae029f6fceea8c18334cf8b1c2707f5cc">01356</a> <span class="preprocessor">#define DMAC_EBCIMR_ERR3 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (DMAC_EBCIMR) Access Error [7:0] */</span>
<a name="l01357"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga1b6e8778f031454d29e71a45c3c9417e">01357</a> <span class="preprocessor">#define DMAC_EBCIMR_ERR4 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (DMAC_EBCIMR) Access Error [7:0] */</span>
<a name="l01358"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga871576af02f734d31a07dc600c72e3c6">01358</a> <span class="preprocessor">#define DMAC_EBCIMR_ERR5 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (DMAC_EBCIMR) Access Error [7:0] */</span>
<a name="l01359"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga1a8b4544291ab1326a999bf7584be90f">01359</a> <span class="preprocessor">#define DMAC_EBCIMR_ERR6 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (DMAC_EBCIMR) Access Error [7:0] */</span>
<a name="l01360"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gab6f02d1e713c1de5c330ae6e382e0910">01360</a> <span class="preprocessor">#define DMAC_EBCIMR_ERR7 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (DMAC_EBCIMR) Access Error [7:0] */</span>
<a name="l01361"></a>01361 <span class="comment">/* -------- DMAC_EBCISR : (DMAC Offset: 0x024) DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer transfer completed Status Register. -------- */</span>
<a name="l01362"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gadc632fd053db41d9b2641ef4b026952b">01362</a> <span class="preprocessor">#define DMAC_EBCISR_BTC0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (DMAC_EBCISR) Buffer Transfer Completed [7:0] */</span>
<a name="l01363"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gaeaaaab3e57bc4bae6f81c7c432ad499e">01363</a> <span class="preprocessor">#define DMAC_EBCISR_BTC1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (DMAC_EBCISR) Buffer Transfer Completed [7:0] */</span>
<a name="l01364"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga40e631f01ae1060b4a3a858d58b2e27e">01364</a> <span class="preprocessor">#define DMAC_EBCISR_BTC2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (DMAC_EBCISR) Buffer Transfer Completed [7:0] */</span>
<a name="l01365"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga014b1188232600f585d60a7378016a2a">01365</a> <span class="preprocessor">#define DMAC_EBCISR_BTC3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (DMAC_EBCISR) Buffer Transfer Completed [7:0] */</span>
<a name="l01366"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gacf3c00796db202e5e7fef48085d985d4">01366</a> <span class="preprocessor">#define DMAC_EBCISR_BTC4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (DMAC_EBCISR) Buffer Transfer Completed [7:0] */</span>
<a name="l01367"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gaf20cc5abea726f9ab7270a5815e6b3ef">01367</a> <span class="preprocessor">#define DMAC_EBCISR_BTC5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (DMAC_EBCISR) Buffer Transfer Completed [7:0] */</span>
<a name="l01368"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gace6c292ecee0913aa59ef614f4b08096">01368</a> <span class="preprocessor">#define DMAC_EBCISR_BTC6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (DMAC_EBCISR) Buffer Transfer Completed [7:0] */</span>
<a name="l01369"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga7fc0b90aa19ff0d084c3d18f8a0c51a2">01369</a> <span class="preprocessor">#define DMAC_EBCISR_BTC7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (DMAC_EBCISR) Buffer Transfer Completed [7:0] */</span>
<a name="l01370"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga5b4a19cd56620e8e78f94cb2a1eac101">01370</a> <span class="preprocessor">#define DMAC_EBCISR_CBTC0 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (DMAC_EBCISR) Chained Buffer Transfer Completed [7:0] */</span>
<a name="l01371"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga2ee4b975715302bcee7dd6ab27c97b24">01371</a> <span class="preprocessor">#define DMAC_EBCISR_CBTC1 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (DMAC_EBCISR) Chained Buffer Transfer Completed [7:0] */</span>
<a name="l01372"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga26eb9dbfaa15020d1d957392c6211d98">01372</a> <span class="preprocessor">#define DMAC_EBCISR_CBTC2 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (DMAC_EBCISR) Chained Buffer Transfer Completed [7:0] */</span>
<a name="l01373"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gad9493163de2b09130561fabfbf60190d">01373</a> <span class="preprocessor">#define DMAC_EBCISR_CBTC3 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (DMAC_EBCISR) Chained Buffer Transfer Completed [7:0] */</span>
<a name="l01374"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga584d86d7c363ae8ac4424c156d402094">01374</a> <span class="preprocessor">#define DMAC_EBCISR_CBTC4 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (DMAC_EBCISR) Chained Buffer Transfer Completed [7:0] */</span>
<a name="l01375"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga4ca893dd96c3bee95d12ea48aa9a149d">01375</a> <span class="preprocessor">#define DMAC_EBCISR_CBTC5 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (DMAC_EBCISR) Chained Buffer Transfer Completed [7:0] */</span>
<a name="l01376"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga150edf588bd0088d6b16a875119386f4">01376</a> <span class="preprocessor">#define DMAC_EBCISR_CBTC6 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (DMAC_EBCISR) Chained Buffer Transfer Completed [7:0] */</span>
<a name="l01377"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga10cada5eceec1710377cdd77dd55a3ed">01377</a> <span class="preprocessor">#define DMAC_EBCISR_CBTC7 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (DMAC_EBCISR) Chained Buffer Transfer Completed [7:0] */</span>
<a name="l01378"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga64100ebd23f6e6b95fe28327b4e1b93f">01378</a> <span class="preprocessor">#define DMAC_EBCISR_ERR0 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (DMAC_EBCISR) Access Error [7:0] */</span>
<a name="l01379"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga53e283ddc9ba1aa1fd990c42ccebfff3">01379</a> <span class="preprocessor">#define DMAC_EBCISR_ERR1 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (DMAC_EBCISR) Access Error [7:0] */</span>
<a name="l01380"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gabddab9dc0089b9c61cc4c0a69a375d5b">01380</a> <span class="preprocessor">#define DMAC_EBCISR_ERR2 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (DMAC_EBCISR) Access Error [7:0] */</span>
<a name="l01381"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga3062ef312996d2adc4b004c76ae61b1c">01381</a> <span class="preprocessor">#define DMAC_EBCISR_ERR3 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (DMAC_EBCISR) Access Error [7:0] */</span>
<a name="l01382"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga68d5e4d854dce89c439deead8aad01cb">01382</a> <span class="preprocessor">#define DMAC_EBCISR_ERR4 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (DMAC_EBCISR) Access Error [7:0] */</span>
<a name="l01383"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga90aba776a5f1ed76fdc0554e8373ba85">01383</a> <span class="preprocessor">#define DMAC_EBCISR_ERR5 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (DMAC_EBCISR) Access Error [7:0] */</span>
<a name="l01384"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga0f990cbf777f9f7b3e6f5a4e79c79eca">01384</a> <span class="preprocessor">#define DMAC_EBCISR_ERR6 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (DMAC_EBCISR) Access Error [7:0] */</span>
<a name="l01385"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gaa1a5ea9eb7e597a3c5d56c70f3fb04d0">01385</a> <span class="preprocessor">#define DMAC_EBCISR_ERR7 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (DMAC_EBCISR) Access Error [7:0] */</span>
<a name="l01386"></a>01386 <span class="comment">/* -------- DMAC_CHER : (DMAC Offset: 0x028) DMAC Channel Handler Enable Register -------- */</span>
<a name="l01387"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gad0f3871fb5dcc35f59cd67aa448c7ef5">01387</a> <span class="preprocessor">#define DMAC_CHER_ENA0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (DMAC_CHER) Enable [7:0] */</span>
<a name="l01388"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga2748194e2c1edaedce61306d4582a86d">01388</a> <span class="preprocessor">#define DMAC_CHER_ENA1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (DMAC_CHER) Enable [7:0] */</span>
<a name="l01389"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gaca5a2b542f77dafbfc5aceef73e66999">01389</a> <span class="preprocessor">#define DMAC_CHER_ENA2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (DMAC_CHER) Enable [7:0] */</span>
<a name="l01390"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga54d0e405108d8e66028bf287e20bb48e">01390</a> <span class="preprocessor">#define DMAC_CHER_ENA3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (DMAC_CHER) Enable [7:0] */</span>
<a name="l01391"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga8518508d73bbf5e41d3887d974950b38">01391</a> <span class="preprocessor">#define DMAC_CHER_ENA4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (DMAC_CHER) Enable [7:0] */</span>
<a name="l01392"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga1a92f35399e8a10c66fa60b1f338cb97">01392</a> <span class="preprocessor">#define DMAC_CHER_ENA5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (DMAC_CHER) Enable [7:0] */</span>
<a name="l01393"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga6a1159594f19a83a886a476a998568b0">01393</a> <span class="preprocessor">#define DMAC_CHER_ENA6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (DMAC_CHER) Enable [7:0] */</span>
<a name="l01394"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga9e8a934f13e9514d79d83d6b3366e548">01394</a> <span class="preprocessor">#define DMAC_CHER_ENA7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (DMAC_CHER) Enable [7:0] */</span>
<a name="l01395"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gac151c22754bff6414583813dcb7a0d3c">01395</a> <span class="preprocessor">#define DMAC_CHER_SUSP0 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (DMAC_CHER) Suspend [7:0] */</span>
<a name="l01396"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gafc6d66f122f11ac2e212f4fb75450f43">01396</a> <span class="preprocessor">#define DMAC_CHER_SUSP1 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (DMAC_CHER) Suspend [7:0] */</span>
<a name="l01397"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga5b0231c0f90f1f4a253eba9dea28ffe5">01397</a> <span class="preprocessor">#define DMAC_CHER_SUSP2 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (DMAC_CHER) Suspend [7:0] */</span>
<a name="l01398"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga227a79c0bbcd1f9916de3c8b72e03709">01398</a> <span class="preprocessor">#define DMAC_CHER_SUSP3 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (DMAC_CHER) Suspend [7:0] */</span>
<a name="l01399"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga5f4becf8e672b25c0e84bd35a54e1249">01399</a> <span class="preprocessor">#define DMAC_CHER_SUSP4 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (DMAC_CHER) Suspend [7:0] */</span>
<a name="l01400"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga6a70ba563ee7339ee598191142c7918a">01400</a> <span class="preprocessor">#define DMAC_CHER_SUSP5 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (DMAC_CHER) Suspend [7:0] */</span>
<a name="l01401"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gadf882821f781e2a6b450c58ced9bd746">01401</a> <span class="preprocessor">#define DMAC_CHER_SUSP6 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (DMAC_CHER) Suspend [7:0] */</span>
<a name="l01402"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga3aa3796ffb4a52429cc4b047140397c4">01402</a> <span class="preprocessor">#define DMAC_CHER_SUSP7 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (DMAC_CHER) Suspend [7:0] */</span>
<a name="l01403"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga33c8755b623e631b74fa6c7989dd0618">01403</a> <span class="preprocessor">#define DMAC_CHER_KEEP0 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (DMAC_CHER) Keep on [7:0] */</span>
<a name="l01404"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gaa5f6dab23eb6c2db67a0d314cbee0711">01404</a> <span class="preprocessor">#define DMAC_CHER_KEEP1 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (DMAC_CHER) Keep on [7:0] */</span>
<a name="l01405"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga3d31e58672392f1f9bf7a198dec734bb">01405</a> <span class="preprocessor">#define DMAC_CHER_KEEP2 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (DMAC_CHER) Keep on [7:0] */</span>
<a name="l01406"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga0c8af35eaecc4f495133c783fd2fb621">01406</a> <span class="preprocessor">#define DMAC_CHER_KEEP3 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (DMAC_CHER) Keep on [7:0] */</span>
<a name="l01407"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga50e44c181fcb01ecffc2c48274239911">01407</a> <span class="preprocessor">#define DMAC_CHER_KEEP4 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (DMAC_CHER) Keep on [7:0] */</span>
<a name="l01408"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga9e068d658834797d6abb40e53b921b5b">01408</a> <span class="preprocessor">#define DMAC_CHER_KEEP5 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (DMAC_CHER) Keep on [7:0] */</span>
<a name="l01409"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga717a1c2dd58bbb638685fa236f4db8c8">01409</a> <span class="preprocessor">#define DMAC_CHER_KEEP6 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (DMAC_CHER) Keep on [7:0] */</span>
<a name="l01410"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga9fc6f7c62e89c7ca152c2d7c740aa6d7">01410</a> <span class="preprocessor">#define DMAC_CHER_KEEP7 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (DMAC_CHER) Keep on [7:0] */</span>
<a name="l01411"></a>01411 <span class="comment">/* -------- DMAC_CHDR : (DMAC Offset: 0x02C) DMAC Channel Handler Disable Register -------- */</span>
<a name="l01412"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gad0ae0e89a6945240f85d30a0dd6013c3">01412</a> <span class="preprocessor">#define DMAC_CHDR_DIS0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (DMAC_CHDR) Disable [7:0] */</span>
<a name="l01413"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gaef93bde6788ddaf6e2fc86e00f19b12a">01413</a> <span class="preprocessor">#define DMAC_CHDR_DIS1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (DMAC_CHDR) Disable [7:0] */</span>
<a name="l01414"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gafc5a7c3f42c375376d766d5d947dee64">01414</a> <span class="preprocessor">#define DMAC_CHDR_DIS2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (DMAC_CHDR) Disable [7:0] */</span>
<a name="l01415"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga20a8a1203da754eeb6b9de83385cf32c">01415</a> <span class="preprocessor">#define DMAC_CHDR_DIS3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (DMAC_CHDR) Disable [7:0] */</span>
<a name="l01416"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga640b06a854712e6fbb8ba0f9fb44d18c">01416</a> <span class="preprocessor">#define DMAC_CHDR_DIS4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (DMAC_CHDR) Disable [7:0] */</span>
<a name="l01417"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga9d6832fd7df936a081ab970454b2b314">01417</a> <span class="preprocessor">#define DMAC_CHDR_DIS5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (DMAC_CHDR) Disable [7:0] */</span>
<a name="l01418"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga2772cea44cebe657d5eb7cb4c4dd9772">01418</a> <span class="preprocessor">#define DMAC_CHDR_DIS6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (DMAC_CHDR) Disable [7:0] */</span>
<a name="l01419"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga7f490cd5e643941a5d139ee91fee4646">01419</a> <span class="preprocessor">#define DMAC_CHDR_DIS7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (DMAC_CHDR) Disable [7:0] */</span>
<a name="l01420"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga0866ce4af808e71c77d64724cbd148a8">01420</a> <span class="preprocessor">#define DMAC_CHDR_RES0 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (DMAC_CHDR) Resume [7:0] */</span>
<a name="l01421"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga9f183789d4c77f4389e6e4c1be003380">01421</a> <span class="preprocessor">#define DMAC_CHDR_RES1 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (DMAC_CHDR) Resume [7:0] */</span>
<a name="l01422"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga3beb9b700556e294faa4ae284eb77b44">01422</a> <span class="preprocessor">#define DMAC_CHDR_RES2 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (DMAC_CHDR) Resume [7:0] */</span>
<a name="l01423"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gaf135a7de5f3f7a376049d2cab9ad0556">01423</a> <span class="preprocessor">#define DMAC_CHDR_RES3 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (DMAC_CHDR) Resume [7:0] */</span>
<a name="l01424"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gadb1a27cd010165c5e81fe6cf95308bb2">01424</a> <span class="preprocessor">#define DMAC_CHDR_RES4 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (DMAC_CHDR) Resume [7:0] */</span>
<a name="l01425"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga20015516fe089d2f4954844ceb2a0ba2">01425</a> <span class="preprocessor">#define DMAC_CHDR_RES5 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (DMAC_CHDR) Resume [7:0] */</span>
<a name="l01426"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gae90126fdd77cef5b83a38e618b8b18b3">01426</a> <span class="preprocessor">#define DMAC_CHDR_RES6 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (DMAC_CHDR) Resume [7:0] */</span>
<a name="l01427"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga37fbb79d9679f15af5248445074c71ad">01427</a> <span class="preprocessor">#define DMAC_CHDR_RES7 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (DMAC_CHDR) Resume [7:0] */</span>
<a name="l01428"></a>01428 <span class="comment">/* -------- DMAC_CHSR : (DMAC Offset: 0x030) DMAC Channel Handler Status Register -------- */</span>
<a name="l01429"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gad2f61ae1a5d7a505a0f84eb4c600e88d">01429</a> <span class="preprocessor">#define DMAC_CHSR_ENA0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (DMAC_CHSR) Enable [7:0] */</span>
<a name="l01430"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gae1357de4080782e9fc045117901c815c">01430</a> <span class="preprocessor">#define DMAC_CHSR_ENA1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (DMAC_CHSR) Enable [7:0] */</span>
<a name="l01431"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga9613fbb57d5e138a20f753855005b9bb">01431</a> <span class="preprocessor">#define DMAC_CHSR_ENA2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (DMAC_CHSR) Enable [7:0] */</span>
<a name="l01432"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga391f50e2d91a2141c71b74bc85733d6b">01432</a> <span class="preprocessor">#define DMAC_CHSR_ENA3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (DMAC_CHSR) Enable [7:0] */</span>
<a name="l01433"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga5accd1a1377df6a521a3c582bc9e080e">01433</a> <span class="preprocessor">#define DMAC_CHSR_ENA4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (DMAC_CHSR) Enable [7:0] */</span>
<a name="l01434"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga03246e02d4989d940d9f98cb2a7d198c">01434</a> <span class="preprocessor">#define DMAC_CHSR_ENA5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (DMAC_CHSR) Enable [7:0] */</span>
<a name="l01435"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga179b6339e45a0b2ada71e973c69e3d8c">01435</a> <span class="preprocessor">#define DMAC_CHSR_ENA6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (DMAC_CHSR) Enable [7:0] */</span>
<a name="l01436"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga3062a029d78340d04d03e54f6237d34f">01436</a> <span class="preprocessor">#define DMAC_CHSR_ENA7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (DMAC_CHSR) Enable [7:0] */</span>
<a name="l01437"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gafbf0965b528d16a4590cbb657337eedf">01437</a> <span class="preprocessor">#define DMAC_CHSR_SUSP0 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (DMAC_CHSR) Suspend [7:0] */</span>
<a name="l01438"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga9a6cff78c79dcae139f4bdb97e8dc4b0">01438</a> <span class="preprocessor">#define DMAC_CHSR_SUSP1 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (DMAC_CHSR) Suspend [7:0] */</span>
<a name="l01439"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga9cb28e2afa8624a4c2c5778d85b92a82">01439</a> <span class="preprocessor">#define DMAC_CHSR_SUSP2 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (DMAC_CHSR) Suspend [7:0] */</span>
<a name="l01440"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga92c4d6fd5d621c1e45ea1c4e49193627">01440</a> <span class="preprocessor">#define DMAC_CHSR_SUSP3 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (DMAC_CHSR) Suspend [7:0] */</span>
<a name="l01441"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga29bf29683b0d8995aee5b821582fc7d3">01441</a> <span class="preprocessor">#define DMAC_CHSR_SUSP4 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (DMAC_CHSR) Suspend [7:0] */</span>
<a name="l01442"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gadae041df21eb1cd8f32c68eec9388af8">01442</a> <span class="preprocessor">#define DMAC_CHSR_SUSP5 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (DMAC_CHSR) Suspend [7:0] */</span>
<a name="l01443"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga3f3c768356f6013620f65539954c1f4b">01443</a> <span class="preprocessor">#define DMAC_CHSR_SUSP6 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (DMAC_CHSR) Suspend [7:0] */</span>
<a name="l01444"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga2ba5e23ac2cf1c320889d321755ff3bb">01444</a> <span class="preprocessor">#define DMAC_CHSR_SUSP7 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (DMAC_CHSR) Suspend [7:0] */</span>
<a name="l01445"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga209f630bc561af34466cd56b3e6d5774">01445</a> <span class="preprocessor">#define DMAC_CHSR_EMPT0 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (DMAC_CHSR) Empty [7:0] */</span>
<a name="l01446"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga831f8d544d1a194ee13295b3d2cf32e5">01446</a> <span class="preprocessor">#define DMAC_CHSR_EMPT1 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (DMAC_CHSR) Empty [7:0] */</span>
<a name="l01447"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gaea0a72696ec918d2544ddbe058b568cb">01447</a> <span class="preprocessor">#define DMAC_CHSR_EMPT2 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (DMAC_CHSR) Empty [7:0] */</span>
<a name="l01448"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gac922142c1badc96657e73c42c5f1306d">01448</a> <span class="preprocessor">#define DMAC_CHSR_EMPT3 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (DMAC_CHSR) Empty [7:0] */</span>
<a name="l01449"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga953f64eac4e8ee5dda9c1ac58fc2a03a">01449</a> <span class="preprocessor">#define DMAC_CHSR_EMPT4 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (DMAC_CHSR) Empty [7:0] */</span>
<a name="l01450"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga4d1b0c47ba95f610f6d7bc08798f3f4a">01450</a> <span class="preprocessor">#define DMAC_CHSR_EMPT5 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (DMAC_CHSR) Empty [7:0] */</span>
<a name="l01451"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga0ef25b920c6b45445a8babc3157fcce3">01451</a> <span class="preprocessor">#define DMAC_CHSR_EMPT6 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (DMAC_CHSR) Empty [7:0] */</span>
<a name="l01452"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga973a66dfdc294454cfb27e220df5a280">01452</a> <span class="preprocessor">#define DMAC_CHSR_EMPT7 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (DMAC_CHSR) Empty [7:0] */</span>
<a name="l01453"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga02abaa4c38a2df15d14a2cd3ffc8bf6a">01453</a> <span class="preprocessor">#define DMAC_CHSR_STAL0 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (DMAC_CHSR) Stalled [7:0] */</span>
<a name="l01454"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gaaea10ab2198d21789b766ec121370824">01454</a> <span class="preprocessor">#define DMAC_CHSR_STAL1 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (DMAC_CHSR) Stalled [7:0] */</span>
<a name="l01455"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gaa73135235022f0ba38475251702155ed">01455</a> <span class="preprocessor">#define DMAC_CHSR_STAL2 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (DMAC_CHSR) Stalled [7:0] */</span>
<a name="l01456"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga35072dc456963d2efd07241ddc202829">01456</a> <span class="preprocessor">#define DMAC_CHSR_STAL3 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (DMAC_CHSR) Stalled [7:0] */</span>
<a name="l01457"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga924290f9c3830e9c683040e166d27e6f">01457</a> <span class="preprocessor">#define DMAC_CHSR_STAL4 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (DMAC_CHSR) Stalled [7:0] */</span>
<a name="l01458"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga8e1803f8a2754c1a7a1c7889c2a04c08">01458</a> <span class="preprocessor">#define DMAC_CHSR_STAL5 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (DMAC_CHSR) Stalled [7:0] */</span>
<a name="l01459"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gaf8466d315c46688283c6a9618e0ef3ea">01459</a> <span class="preprocessor">#define DMAC_CHSR_STAL6 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (DMAC_CHSR) Stalled [7:0] */</span>
<a name="l01460"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga9d52c93ff6d8098ffe96a92c1e3dcfbf">01460</a> <span class="preprocessor">#define DMAC_CHSR_STAL7 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (DMAC_CHSR) Stalled [7:0] */</span>
<a name="l01461"></a>01461 <span class="comment">/* -------- DMAC_SADDR : (DMAC Offset: N/A) DMAC Channel Source Address Register -------- */</span>
<a name="l01462"></a>01462 <span class="preprocessor">#define DMAC_SADDR_SADDR_Pos 0</span>
<a name="l01463"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gace270a839cffba4395ede9319211413b">01463</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_SADDR_SADDR_Msk (0xffffffffu &lt;&lt; DMAC_SADDR_SADDR_Pos) </span><span class="comment">/**&lt; \brief (DMAC_SADDR) Channel x Source Address */</span>
<a name="l01464"></a>01464 <span class="preprocessor">#define DMAC_SADDR_SADDR(value) ((DMAC_SADDR_SADDR_Msk &amp; ((value) &lt;&lt; DMAC_SADDR_SADDR_Pos)))</span>
<a name="l01465"></a>01465 <span class="preprocessor"></span><span class="comment">/* -------- DMAC_DADDR : (DMAC Offset: N/A) DMAC Channel Destination Address Register -------- */</span>
<a name="l01466"></a>01466 <span class="preprocessor">#define DMAC_DADDR_DADDR_Pos 0</span>
<a name="l01467"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gaa91c9301ebe1fd2c65df66aab2a521a5">01467</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_DADDR_DADDR_Msk (0xffffffffu &lt;&lt; DMAC_DADDR_DADDR_Pos) </span><span class="comment">/**&lt; \brief (DMAC_DADDR) Channel x Destination Address */</span>
<a name="l01468"></a>01468 <span class="preprocessor">#define DMAC_DADDR_DADDR(value) ((DMAC_DADDR_DADDR_Msk &amp; ((value) &lt;&lt; DMAC_DADDR_DADDR_Pos)))</span>
<a name="l01469"></a>01469 <span class="preprocessor"></span><span class="comment">/* -------- DMAC_DSCR : (DMAC Offset: N/A) DMAC Channel Descriptor Address Register -------- */</span>
<a name="l01470"></a>01470 <span class="preprocessor">#define DMAC_DSCR_DSCR_IF_Pos 0</span>
<a name="l01471"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gaaa8ffa945ceb7d9faf7afc51cca962c7">01471</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_DSCR_DSCR_IF_Msk (0x3u &lt;&lt; DMAC_DSCR_DSCR_IF_Pos) </span><span class="comment">/**&lt; \brief (DMAC_DSCR)  */</span>
<a name="l01472"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gaf020ced94e16c2227edae015c1ac3b79">01472</a> <span class="preprocessor">#define   DMAC_DSCR_DSCR_IF_AHB_IF0 (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (DMAC_DSCR) The buffer transfer descriptor is fetched via AHB-Lite Interface 0 */</span>
<a name="l01473"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga65843dee9cfc7cb324456ed1409836c7">01473</a> <span class="preprocessor">#define   DMAC_DSCR_DSCR_IF_AHB_IF1 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (DMAC_DSCR) The buffer transfer descriptor is fetched via AHB-Lite Interface 1 */</span>
<a name="l01474"></a>01474 <span class="preprocessor">#define DMAC_DSCR_DSCR_Pos 2</span>
<a name="l01475"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gaeef4555bee2acc4808782ae4bbda9848">01475</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_DSCR_DSCR_Msk (0x3fffffffu &lt;&lt; DMAC_DSCR_DSCR_Pos) </span><span class="comment">/**&lt; \brief (DMAC_DSCR) Buffer Transfer Descriptor Address */</span>
<a name="l01476"></a>01476 <span class="preprocessor">#define DMAC_DSCR_DSCR(value) ((DMAC_DSCR_DSCR_Msk &amp; ((value) &lt;&lt; DMAC_DSCR_DSCR_Pos)))</span>
<a name="l01477"></a>01477 <span class="preprocessor"></span><span class="comment">/* -------- DMAC_CTRLA : (DMAC Offset: N/A) DMAC Channel Control A Register -------- */</span>
<a name="l01478"></a>01478 <span class="preprocessor">#define DMAC_CTRLA_BTSIZE_Pos 0</span>
<a name="l01479"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga06c1f36a08f605091c2a3e052e46e158">01479</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CTRLA_BTSIZE_Msk (0xffffu &lt;&lt; DMAC_CTRLA_BTSIZE_Pos) </span><span class="comment">/**&lt; \brief (DMAC_CTRLA) Buffer Transfer Size */</span>
<a name="l01480"></a>01480 <span class="preprocessor">#define DMAC_CTRLA_BTSIZE(value) ((DMAC_CTRLA_BTSIZE_Msk &amp; ((value) &lt;&lt; DMAC_CTRLA_BTSIZE_Pos)))</span>
<a name="l01481"></a>01481 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CTRLA_SCSIZE_Pos 16</span>
<a name="l01482"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga6af20f92d29efa5353eb59aba920964c">01482</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CTRLA_SCSIZE_Msk (0x7u &lt;&lt; DMAC_CTRLA_SCSIZE_Pos) </span><span class="comment">/**&lt; \brief (DMAC_CTRLA) Source Chunk Transfer Size. */</span>
<a name="l01483"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gaef113a33d27d1b8a15c6ef41e179aabf">01483</a> <span class="preprocessor">#define   DMAC_CTRLA_SCSIZE_CHK_1 (0x0u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (DMAC_CTRLA) 1 data transferred */</span>
<a name="l01484"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gaa1393cc0a5115ff900accdd3ee9ec91a">01484</a> <span class="preprocessor">#define   DMAC_CTRLA_SCSIZE_CHK_4 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (DMAC_CTRLA) 4 data transferred */</span>
<a name="l01485"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga7b7b4a5efcf24531b2e87dc416e1d15b">01485</a> <span class="preprocessor">#define   DMAC_CTRLA_SCSIZE_CHK_8 (0x2u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (DMAC_CTRLA) 8 data transferred */</span>
<a name="l01486"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga8ac7b249746f9e2652354e76037ae73b">01486</a> <span class="preprocessor">#define   DMAC_CTRLA_SCSIZE_CHK_16 (0x3u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (DMAC_CTRLA) 16 data transferred */</span>
<a name="l01487"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga808beddf629b2f7518aae9e3f7de808b">01487</a> <span class="preprocessor">#define   DMAC_CTRLA_SCSIZE_CHK_32 (0x4u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (DMAC_CTRLA) 32 data transferred */</span>
<a name="l01488"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga63ccb1ba1071e131672e15a0139784f9">01488</a> <span class="preprocessor">#define   DMAC_CTRLA_SCSIZE_CHK_64 (0x5u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (DMAC_CTRLA) 64 data transferred */</span>
<a name="l01489"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga3712e6c42cfef7940661aa23d26bff86">01489</a> <span class="preprocessor">#define   DMAC_CTRLA_SCSIZE_CHK_128 (0x6u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (DMAC_CTRLA) 128 data transferred */</span>
<a name="l01490"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga0f56d8330b81da9624378a439318c731">01490</a> <span class="preprocessor">#define   DMAC_CTRLA_SCSIZE_CHK_256 (0x7u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (DMAC_CTRLA) 256 data transferred */</span>
<a name="l01491"></a>01491 <span class="preprocessor">#define DMAC_CTRLA_DCSIZE_Pos 20</span>
<a name="l01492"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gaf7cadad0b791052bf41577d3b753558b">01492</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CTRLA_DCSIZE_Msk (0x7u &lt;&lt; DMAC_CTRLA_DCSIZE_Pos) </span><span class="comment">/**&lt; \brief (DMAC_CTRLA) Destination Chunk Transfer Size */</span>
<a name="l01493"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga223d473331bb001a7ac12575efc8c10b">01493</a> <span class="preprocessor">#define   DMAC_CTRLA_DCSIZE_CHK_1 (0x0u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (DMAC_CTRLA) 1 data transferred */</span>
<a name="l01494"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gab6962bc603bbec6136ac87e11345c73f">01494</a> <span class="preprocessor">#define   DMAC_CTRLA_DCSIZE_CHK_4 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (DMAC_CTRLA) 4 data transferred */</span>
<a name="l01495"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gaa2f3c883d7c092af6f2fe2316b61e2b1">01495</a> <span class="preprocessor">#define   DMAC_CTRLA_DCSIZE_CHK_8 (0x2u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (DMAC_CTRLA) 8 data transferred */</span>
<a name="l01496"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga6f5e838fa4bf07f2a943bb6d9504f0d5">01496</a> <span class="preprocessor">#define   DMAC_CTRLA_DCSIZE_CHK_16 (0x3u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (DMAC_CTRLA) 16 data transferred */</span>
<a name="l01497"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga335ed456019f3fd92657e2456fa23e90">01497</a> <span class="preprocessor">#define   DMAC_CTRLA_DCSIZE_CHK_32 (0x4u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (DMAC_CTRLA) 32 data transferred */</span>
<a name="l01498"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga5257f69f748f743d36720305500235e8">01498</a> <span class="preprocessor">#define   DMAC_CTRLA_DCSIZE_CHK_64 (0x5u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (DMAC_CTRLA) 64 data transferred */</span>
<a name="l01499"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gaefe54f0f9f662c1d03d723e1f74168f2">01499</a> <span class="preprocessor">#define   DMAC_CTRLA_DCSIZE_CHK_128 (0x6u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (DMAC_CTRLA) 128 data transferred */</span>
<a name="l01500"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga39ce2824f4711be0a2c4df5fbcb26d14">01500</a> <span class="preprocessor">#define   DMAC_CTRLA_DCSIZE_CHK_256 (0x7u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (DMAC_CTRLA) 256 data transferred */</span>
<a name="l01501"></a>01501 <span class="preprocessor">#define DMAC_CTRLA_SRC_WIDTH_Pos 24</span>
<a name="l01502"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga1e41dc0041ab74230541cf09901b9111">01502</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CTRLA_SRC_WIDTH_Msk (0x3u &lt;&lt; DMAC_CTRLA_SRC_WIDTH_Pos) </span><span class="comment">/**&lt; \brief (DMAC_CTRLA) Transfer Width for the Source */</span>
<a name="l01503"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga9de1243d437a2a781194aa3b0d089d75">01503</a> <span class="preprocessor">#define   DMAC_CTRLA_SRC_WIDTH_BYTE (0x0u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (DMAC_CTRLA) the transfer size is set to 8-bit width */</span>
<a name="l01504"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga4b3eeb328d4df4b19273d41c84c5d9ee">01504</a> <span class="preprocessor">#define   DMAC_CTRLA_SRC_WIDTH_HALF_WORD (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (DMAC_CTRLA) the transfer size is set to 16-bit width */</span>
<a name="l01505"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga658190cadbf1134f967caa14eae2d2ce">01505</a> <span class="preprocessor">#define   DMAC_CTRLA_SRC_WIDTH_WORD (0x2u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (DMAC_CTRLA) the transfer size is set to 32-bit width */</span>
<a name="l01506"></a>01506 <span class="preprocessor">#define DMAC_CTRLA_DST_WIDTH_Pos 28</span>
<a name="l01507"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga58330215c8a4bed60151c3d3d0d28e2e">01507</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CTRLA_DST_WIDTH_Msk (0x3u &lt;&lt; DMAC_CTRLA_DST_WIDTH_Pos) </span><span class="comment">/**&lt; \brief (DMAC_CTRLA) Transfer Width for the Destination */</span>
<a name="l01508"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga02987e5967f69a2413e09989ca37350a">01508</a> <span class="preprocessor">#define   DMAC_CTRLA_DST_WIDTH_BYTE (0x0u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (DMAC_CTRLA) the transfer size is set to 8-bit width */</span>
<a name="l01509"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga535b7fd0785f01354dcadb09d073a08c">01509</a> <span class="preprocessor">#define   DMAC_CTRLA_DST_WIDTH_HALF_WORD (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (DMAC_CTRLA) the transfer size is set to 16-bit width */</span>
<a name="l01510"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga2179fd2e6afea8042296fe17cc8e6f6e">01510</a> <span class="preprocessor">#define   DMAC_CTRLA_DST_WIDTH_WORD (0x2u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (DMAC_CTRLA) the transfer size is set to 32-bit width */</span>
<a name="l01511"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gaa98cfa7a6dbb6fa6e7d2a3eddc8f59b1">01511</a> <span class="preprocessor">#define DMAC_CTRLA_DONE (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (DMAC_CTRLA)  */</span>
<a name="l01512"></a>01512 <span class="comment">/* -------- DMAC_CTRLB : (DMAC Offset: N/A) DMAC Channel Control B Register -------- */</span>
<a name="l01513"></a>01513 <span class="preprocessor">#define DMAC_CTRLB_SIF_Pos 0</span>
<a name="l01514"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga3c0a5912b463bf7fcd97cbe22665e100">01514</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CTRLB_SIF_Msk (0x3u &lt;&lt; DMAC_CTRLB_SIF_Pos) </span><span class="comment">/**&lt; \brief (DMAC_CTRLB) Source Interface Selection Field */</span>
<a name="l01515"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gaf6ec6f0d63e63fc7dcac8856c6462b06">01515</a> <span class="preprocessor">#define   DMAC_CTRLB_SIF_AHB_IF0 (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (DMAC_CTRLB) The source transfer is done via AHB-Lite Interface 0 */</span>
<a name="l01516"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gae89bcaaac954cb017e743c875e4298ef">01516</a> <span class="preprocessor">#define   DMAC_CTRLB_SIF_AHB_IF1 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (DMAC_CTRLB) The source transfer is done via AHB-Lite Interface 1 */</span>
<a name="l01517"></a>01517 <span class="preprocessor">#define DMAC_CTRLB_DIF_Pos 4</span>
<a name="l01518"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga959bd37692c0f22d2323ada9faf92e21">01518</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CTRLB_DIF_Msk (0x3u &lt;&lt; DMAC_CTRLB_DIF_Pos) </span><span class="comment">/**&lt; \brief (DMAC_CTRLB) Destination Interface Selection Field */</span>
<a name="l01519"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga311e27dfe92015c2099520b13012eef3">01519</a> <span class="preprocessor">#define   DMAC_CTRLB_DIF_AHB_IF0 (0x0u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (DMAC_CTRLB) The destination transfer is done via AHB-Lite Interface 0 */</span>
<a name="l01520"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gaa11fc36d8ae8c76ba5a7f34f3af90a8c">01520</a> <span class="preprocessor">#define   DMAC_CTRLB_DIF_AHB_IF1 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (DMAC_CTRLB) The destination transfer is done via AHB-Lite Interface 1 */</span>
<a name="l01521"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gabac1ae094b5671e06ce5892223397f3a">01521</a> <span class="preprocessor">#define DMAC_CTRLB_SRC_PIP (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (DMAC_CTRLB) Source Picture-in-Picture Mode */</span>
<a name="l01522"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gaf9cf296461d4a5e012f45c9fe973a21f">01522</a> <span class="preprocessor">#define   DMAC_CTRLB_SRC_PIP_DISABLE (0x0u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (DMAC_CTRLB) Picture-in-Picture mode is disabled. The source data area is contiguous. */</span>
<a name="l01523"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga735ba5cb348be23fc043fe8be7376c57">01523</a> <span class="preprocessor">#define   DMAC_CTRLB_SRC_PIP_ENABLE (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (DMAC_CTRLB) Picture-in-Picture mode is enabled. When the source PIP counter reaches the programmable boundary, the address is automatically incremented by a user defined amount. */</span>
<a name="l01524"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga6172632ddec1d020c92c57237148ce65">01524</a> <span class="preprocessor">#define DMAC_CTRLB_DST_PIP (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (DMAC_CTRLB) Destination Picture-in-Picture Mode */</span>
<a name="l01525"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gafdad5247dc3288fff70c4540812909ff">01525</a> <span class="preprocessor">#define   DMAC_CTRLB_DST_PIP_DISABLE (0x0u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (DMAC_CTRLB) Picture-in-Picture mode is disabled. The Destination data area is contiguous. */</span>
<a name="l01526"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gaab7bc1560eb78427ed207cc292a84f5d">01526</a> <span class="preprocessor">#define   DMAC_CTRLB_DST_PIP_ENABLE (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (DMAC_CTRLB) Picture-in-Picture mode is enabled. When the Destination PIP counter reaches the programmable boundary the address is automatically incremented by a user-defined amount. */</span>
<a name="l01527"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gadfb2033335e78d5dc65fb79296c20392">01527</a> <span class="preprocessor">#define DMAC_CTRLB_SRC_DSCR (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (DMAC_CTRLB) Source Address Descriptor */</span>
<a name="l01528"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga065ad3d98660b7f8100db1aac8435dff">01528</a> <span class="preprocessor">#define   DMAC_CTRLB_SRC_DSCR_FETCH_FROM_MEM (0x0u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (DMAC_CTRLB) Source address is updated when the descriptor is fetched from the memory. */</span>
<a name="l01529"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga0d86a23590dd49c7e4531313b9854f00">01529</a> <span class="preprocessor">#define   DMAC_CTRLB_SRC_DSCR_FETCH_DISABLE (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (DMAC_CTRLB) Buffer Descriptor Fetch operation is disabled for the source. */</span>
<a name="l01530"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gaad55b963f84a77260df70abc4545a870">01530</a> <span class="preprocessor">#define DMAC_CTRLB_DST_DSCR (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (DMAC_CTRLB) Destination Address Descriptor */</span>
<a name="l01531"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga04d807f28b31a8a9f248f69d7c67ce64">01531</a> <span class="preprocessor">#define   DMAC_CTRLB_DST_DSCR_FETCH_FROM_MEM (0x0u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (DMAC_CTRLB) Destination address is updated when the descriptor is fetched from the memory. */</span>
<a name="l01532"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gaef8fe7c4ea8e192ea773e9f28bc80aa1">01532</a> <span class="preprocessor">#define   DMAC_CTRLB_DST_DSCR_FETCH_DISABLE (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (DMAC_CTRLB) Buffer Descriptor Fetch operation is disabled for the destination. */</span>
<a name="l01533"></a>01533 <span class="preprocessor">#define DMAC_CTRLB_FC_Pos 21</span>
<a name="l01534"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga309f524a033fa1e5ec3fe06464aaee46">01534</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CTRLB_FC_Msk (0x7u &lt;&lt; DMAC_CTRLB_FC_Pos) </span><span class="comment">/**&lt; \brief (DMAC_CTRLB) Flow Control */</span>
<a name="l01535"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gab756765458d3d8288f2250e98ec7d434">01535</a> <span class="preprocessor">#define   DMAC_CTRLB_FC_MEM2MEM_DMA_FC (0x0u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (DMAC_CTRLB) Memory-to-Memory Transfer DMAC is flow controller */</span>
<a name="l01536"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga0cbfdf6fd91a34b75e244be9ea1de77a">01536</a> <span class="preprocessor">#define   DMAC_CTRLB_FC_MEM2PER_DMA_FC (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (DMAC_CTRLB) Memory-to-Peripheral Transfer DMAC is flow controller */</span>
<a name="l01537"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gaa6509a7eb05b66cd2f7f8361bcebf60c">01537</a> <span class="preprocessor">#define   DMAC_CTRLB_FC_PER2MEM_DMA_FC (0x2u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (DMAC_CTRLB) Peripheral-to-Memory Transfer DMAC is flow controller */</span>
<a name="l01538"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga1d69a0eb81204775bc82c4c2df5e138c">01538</a> <span class="preprocessor">#define   DMAC_CTRLB_FC_PER2PER_DMA_FC (0x3u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (DMAC_CTRLB) Peripheral-to-Peripheral Transfer DMAC is flow controller */</span>
<a name="l01539"></a>01539 <span class="preprocessor">#define DMAC_CTRLB_SRC_INCR_Pos 24</span>
<a name="l01540"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gaffea2039c257cdd12a46e15b97b12f40">01540</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CTRLB_SRC_INCR_Msk (0x3u &lt;&lt; DMAC_CTRLB_SRC_INCR_Pos) </span><span class="comment">/**&lt; \brief (DMAC_CTRLB) Incrementing, Decrementing or Fixed Address for the Source */</span>
<a name="l01541"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga719240a0afdfcbc3122994e2e7bc53e3">01541</a> <span class="preprocessor">#define   DMAC_CTRLB_SRC_INCR_INCREMENTING (0x0u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (DMAC_CTRLB) The source address is incremented */</span>
<a name="l01542"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga2d0df00713c5fc409ca8d94381087385">01542</a> <span class="preprocessor">#define   DMAC_CTRLB_SRC_INCR_DECREMENTING (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (DMAC_CTRLB) The source address is decremented */</span>
<a name="l01543"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga4656f7a70ade970dc0d911511d1969fa">01543</a> <span class="preprocessor">#define   DMAC_CTRLB_SRC_INCR_FIXED (0x2u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (DMAC_CTRLB) The source address remains unchanged */</span>
<a name="l01544"></a>01544 <span class="preprocessor">#define DMAC_CTRLB_DST_INCR_Pos 28</span>
<a name="l01545"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga95920cf24bd6515f28e41cdab877fee2">01545</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CTRLB_DST_INCR_Msk (0x3u &lt;&lt; DMAC_CTRLB_DST_INCR_Pos) </span><span class="comment">/**&lt; \brief (DMAC_CTRLB) Incrementing, Decrementing or Fixed Address for the Destination */</span>
<a name="l01546"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga34fe3e18891a23780c1e0ec3f57fc04d">01546</a> <span class="preprocessor">#define   DMAC_CTRLB_DST_INCR_INCREMENTING (0x0u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (DMAC_CTRLB) The destination address is incremented */</span>
<a name="l01547"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga4941b2f72636b3727ada7ac5f22589ce">01547</a> <span class="preprocessor">#define   DMAC_CTRLB_DST_INCR_DECREMENTING (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (DMAC_CTRLB) The destination address is decremented */</span>
<a name="l01548"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gaf1b25d6c2b1c66bc02c9d12e5eff933a">01548</a> <span class="preprocessor">#define   DMAC_CTRLB_DST_INCR_FIXED (0x2u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (DMAC_CTRLB) The destination address remains unchanged */</span>
<a name="l01549"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gae0e0b149bf094a4022c28e94328efee2">01549</a> <span class="preprocessor">#define DMAC_CTRLB_IEN (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (DMAC_CTRLB)  */</span>
<a name="l01550"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga66b5cdf0acba3b428f5a66a2d079dc85">01550</a> <span class="preprocessor">#define DMAC_CTRLB_AUTO (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (DMAC_CTRLB) Automatic Multiple Buffer Transfer */</span>
<a name="l01551"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gab4699f8fc8bd31cceaae5179913556be">01551</a> <span class="preprocessor">#define   DMAC_CTRLB_AUTO_DISABLE (0x0u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (DMAC_CTRLB) Automatic multiple buffer transfer is disabled. */</span>
<a name="l01552"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga7e0a53af44aba58da78545b732236eeb">01552</a> <span class="preprocessor">#define   DMAC_CTRLB_AUTO_ENABLE (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (DMAC_CTRLB) Automatic multiple buffer transfer is enabled. This bit enables replay mode or contiguous mode when several buffers are transferred. */</span>
<a name="l01553"></a>01553 <span class="comment">/* -------- DMAC_CFG : (DMAC Offset: N/A) DMAC Channel Configuration Register -------- */</span>
<a name="l01554"></a>01554 <span class="preprocessor">#define DMAC_CFG_SRC_PER_Pos 0</span>
<a name="l01555"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga6a5fd3e8ef4ce82063f8e0c0076c4749">01555</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CFG_SRC_PER_Msk (0xfu &lt;&lt; DMAC_CFG_SRC_PER_Pos) </span><span class="comment">/**&lt; \brief (DMAC_CFG) Source with Peripheral identifier */</span>
<a name="l01556"></a>01556 <span class="preprocessor">#define DMAC_CFG_SRC_PER(value) ((DMAC_CFG_SRC_PER_Msk &amp; ((value) &lt;&lt; DMAC_CFG_SRC_PER_Pos)))</span>
<a name="l01557"></a>01557 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CFG_DST_PER_Pos 4</span>
<a name="l01558"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gaa43a550df889336eed78aed1919b2888">01558</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CFG_DST_PER_Msk (0xfu &lt;&lt; DMAC_CFG_DST_PER_Pos) </span><span class="comment">/**&lt; \brief (DMAC_CFG) Destination with Peripheral identifier */</span>
<a name="l01559"></a>01559 <span class="preprocessor">#define DMAC_CFG_DST_PER(value) ((DMAC_CFG_DST_PER_Msk &amp; ((value) &lt;&lt; DMAC_CFG_DST_PER_Pos)))</span>
<a name="l01560"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga31b3d99548a55d501d7ea247161b5f58">01560</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CFG_SRC_REP (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (DMAC_CFG) Source Reloaded from Previous */</span>
<a name="l01561"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga5bee6f26c36bd70f21d89656a1213fd1">01561</a> <span class="preprocessor">#define   DMAC_CFG_SRC_REP_CONTIGUOUS_ADDR (0x0u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (DMAC_CFG) When automatic mode is activated, source address is contiguous between two buffers. */</span>
<a name="l01562"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga057566c0a8f83557a09a52665b583bfe">01562</a> <span class="preprocessor">#define   DMAC_CFG_SRC_REP_RELOAD_ADDR (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (DMAC_CFG) When automatic mode is activated, the source address and the control register are reloaded from previous transfer. */</span>
<a name="l01563"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gaf4bc6334461f402b4085969a4ac501ae">01563</a> <span class="preprocessor">#define DMAC_CFG_SRC_H2SEL (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (DMAC_CFG) Software or Hardware Selection for the Source */</span>
<a name="l01564"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gaf20ccadc8cfc64a702be435a35091425">01564</a> <span class="preprocessor">#define   DMAC_CFG_SRC_H2SEL_SW (0x0u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (DMAC_CFG) Software handshaking interface is used to trigger a transfer request. */</span>
<a name="l01565"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga5cf3ede2943653b39442a83a15151e2b">01565</a> <span class="preprocessor">#define   DMAC_CFG_SRC_H2SEL_HW (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (DMAC_CFG) Hardware handshaking interface is used to trigger a transfer request. */</span>
<a name="l01566"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga30c0b7f4aff36ea1e438fad827cfa076">01566</a> <span class="preprocessor">#define DMAC_CFG_DST_REP (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (DMAC_CFG) Destination Reloaded from Previous */</span>
<a name="l01567"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gaf44c6905cd46d540b82ea117726a4684">01567</a> <span class="preprocessor">#define   DMAC_CFG_DST_REP_CONTIGUOUS_ADDR (0x0u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (DMAC_CFG) When automatic mode is activated, destination address is contiguous between two buffers. */</span>
<a name="l01568"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga59327fcd0277a3506c4e3bb5dc7385b6">01568</a> <span class="preprocessor">#define   DMAC_CFG_DST_REP_RELOAD_ADDR (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (DMAC_CFG) When automatic mode is activated, the destination and the control register are reloaded from the pre-vious transfer. */</span>
<a name="l01569"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga7a3bca23244f4da8ae5a9ce5f7808ba3">01569</a> <span class="preprocessor">#define DMAC_CFG_DST_H2SEL (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (DMAC_CFG) Software or Hardware Selection for the Destination */</span>
<a name="l01570"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gad40eaa8dd3c49a5a8afc54a730e68345">01570</a> <span class="preprocessor">#define   DMAC_CFG_DST_H2SEL_SW (0x0u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (DMAC_CFG) Software handshaking interface is used to trigger a transfer request. */</span>
<a name="l01571"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gaf535564668c9426f59b1bb7c71f67092">01571</a> <span class="preprocessor">#define   DMAC_CFG_DST_H2SEL_HW (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (DMAC_CFG) Hardware handshaking interface is used to trigger a transfer request. */</span>
<a name="l01572"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gaaa3121a78a6d53d800f837f19af780a5">01572</a> <span class="preprocessor">#define DMAC_CFG_SOD (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (DMAC_CFG) Stop On Done */</span>
<a name="l01573"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga66bd85ce6c9e5ce8c1e43367e6511776">01573</a> <span class="preprocessor">#define   DMAC_CFG_SOD_DISABLE (0x0u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (DMAC_CFG) STOP ON DONE disabled, the descriptor fetch operation ignores DONE Field of CTRLA register. */</span>
<a name="l01574"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga7dfcdf9c05259322bf260f00aef7aae5">01574</a> <span class="preprocessor">#define   DMAC_CFG_SOD_ENABLE (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (DMAC_CFG) STOP ON DONE activated, the DMAC module is automatically disabled if DONE FIELD is set to 1. */</span>
<a name="l01575"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga8003a4af36f64dab25eacbd4d265c711">01575</a> <span class="preprocessor">#define DMAC_CFG_LOCK_IF (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (DMAC_CFG) Interface Lock */</span>
<a name="l01576"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga7e82515241bb7ec09049e4c36b8d52d7">01576</a> <span class="preprocessor">#define   DMAC_CFG_LOCK_IF_DISABLE (0x0u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (DMAC_CFG) Interface Lock capability is disabled */</span>
<a name="l01577"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gadb440b6c59f48f84947e2358d2de9c78">01577</a> <span class="preprocessor">#define   DMAC_CFG_LOCK_IF_ENABLE (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (DMAC_CFG) Interface Lock capability is enabled */</span>
<a name="l01578"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gafc131f2d39e3a57796e0d64eca650684">01578</a> <span class="preprocessor">#define DMAC_CFG_LOCK_B (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (DMAC_CFG) Bus Lock */</span>
<a name="l01579"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga83c8de64bd2094f3f85f5c32aab93674">01579</a> <span class="preprocessor">#define   DMAC_CFG_LOCK_B_DISABLE (0x0u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (DMAC_CFG) AHB Bus Locking capability is disabled. */</span>
<a name="l01580"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga408a1d2f873dc23e8781201fd4f44b09">01580</a> <span class="preprocessor">#define DMAC_CFG_LOCK_IF_L (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (DMAC_CFG) Master Interface Arbiter Lock */</span>
<a name="l01581"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga93b63f479db64c605f43fc9a7385138c">01581</a> <span class="preprocessor">#define   DMAC_CFG_LOCK_IF_L_CHUNK (0x0u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (DMAC_CFG) The Master Interface Arbiter is locked by the channel x for a chunk transfer. */</span>
<a name="l01582"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gafd0260392549d79500e5a8a7d4caa2f5">01582</a> <span class="preprocessor">#define   DMAC_CFG_LOCK_IF_L_BUFFER (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (DMAC_CFG) The Master Interface Arbiter is locked by the channel x for a buffer transfer. */</span>
<a name="l01583"></a>01583 <span class="preprocessor">#define DMAC_CFG_AHB_PROT_Pos 24</span>
<a name="l01584"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga349c55688a8ea065685046cd6c6c2b2d">01584</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CFG_AHB_PROT_Msk (0x7u &lt;&lt; DMAC_CFG_AHB_PROT_Pos) </span><span class="comment">/**&lt; \brief (DMAC_CFG) AHB Protection */</span>
<a name="l01585"></a>01585 <span class="preprocessor">#define DMAC_CFG_AHB_PROT(value) ((DMAC_CFG_AHB_PROT_Msk &amp; ((value) &lt;&lt; DMAC_CFG_AHB_PROT_Pos)))</span>
<a name="l01586"></a>01586 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CFG_FIFOCFG_Pos 28</span>
<a name="l01587"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga09b5527553046c35a62f74a889cc429a">01587</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_CFG_FIFOCFG_Msk (0x3u &lt;&lt; DMAC_CFG_FIFOCFG_Pos) </span><span class="comment">/**&lt; \brief (DMAC_CFG) FIFO Configuration */</span>
<a name="l01588"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga2dc1bc4832db8073d8ba4491d1c5ab98">01588</a> <span class="preprocessor">#define   DMAC_CFG_FIFOCFG_ALAP_CFG (0x0u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (DMAC_CFG) The largest defined length AHB burst is performed on the destination AHB interface. */</span>
<a name="l01589"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gae7bbd8064325fa33c219ef6246a563d1">01589</a> <span class="preprocessor">#define   DMAC_CFG_FIFOCFG_HALF_CFG (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (DMAC_CFG) When half FIFO size is available/filled, a source/destination request is serviced. */</span>
<a name="l01590"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gadb840e12f281f5b5f62a2c05fbe72b03">01590</a> <span class="preprocessor">#define   DMAC_CFG_FIFOCFG_ASAP_CFG (0x2u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (DMAC_CFG) When there is enough space/data available to perform a single AHB access, then the request is serviced. */</span>
<a name="l01591"></a>01591 <span class="comment">/* -------- DMAC_SPIP : (DMAC Offset: N/A) DMAC Channel Source Picture-in-Picture Configuration Register -------- */</span>
<a name="l01592"></a>01592 <span class="preprocessor">#define DMAC_SPIP_SPIP_HOLE_Pos 0</span>
<a name="l01593"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga0e141cfa83ca6cc5432da6aadbc01925">01593</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_SPIP_SPIP_HOLE_Msk (0xffffu &lt;&lt; DMAC_SPIP_SPIP_HOLE_Pos) </span><span class="comment">/**&lt; \brief (DMAC_SPIP) Source Picture-in-Picture Hole */</span>
<a name="l01594"></a>01594 <span class="preprocessor">#define DMAC_SPIP_SPIP_HOLE(value) ((DMAC_SPIP_SPIP_HOLE_Msk &amp; ((value) &lt;&lt; DMAC_SPIP_SPIP_HOLE_Pos)))</span>
<a name="l01595"></a>01595 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_SPIP_SPIP_BOUNDARY_Pos 16</span>
<a name="l01596"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gadb21404aebd6804950938559f4f3f93c">01596</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_SPIP_SPIP_BOUNDARY_Msk (0x3ffu &lt;&lt; DMAC_SPIP_SPIP_BOUNDARY_Pos) </span><span class="comment">/**&lt; \brief (DMAC_SPIP) Source Picture-in-Picture Boundary */</span>
<a name="l01597"></a>01597 <span class="preprocessor">#define DMAC_SPIP_SPIP_BOUNDARY(value) ((DMAC_SPIP_SPIP_BOUNDARY_Msk &amp; ((value) &lt;&lt; DMAC_SPIP_SPIP_BOUNDARY_Pos)))</span>
<a name="l01598"></a>01598 <span class="preprocessor"></span><span class="comment">/* -------- DMAC_DPIP : (DMAC Offset: N/A) DMAC Channel Destination Picture-in-Picture Configuration Register -------- */</span>
<a name="l01599"></a>01599 <span class="preprocessor">#define DMAC_DPIP_DPIP_HOLE_Pos 0</span>
<a name="l01600"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gadcfb191844fd07541c641f012a7b106d">01600</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_DPIP_DPIP_HOLE_Msk (0xffffu &lt;&lt; DMAC_DPIP_DPIP_HOLE_Pos) </span><span class="comment">/**&lt; \brief (DMAC_DPIP) Destination Picture-in-Picture Hole */</span>
<a name="l01601"></a>01601 <span class="preprocessor">#define DMAC_DPIP_DPIP_HOLE(value) ((DMAC_DPIP_DPIP_HOLE_Msk &amp; ((value) &lt;&lt; DMAC_DPIP_DPIP_HOLE_Pos)))</span>
<a name="l01602"></a>01602 <span class="preprocessor"></span><span class="preprocessor">#define DMAC_DPIP_DPIP_BOUNDARY_Pos 16</span>
<a name="l01603"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga3238539721325eb302ceafe3bd044382">01603</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_DPIP_DPIP_BOUNDARY_Msk (0x3ffu &lt;&lt; DMAC_DPIP_DPIP_BOUNDARY_Pos) </span><span class="comment">/**&lt; \brief (DMAC_DPIP) Destination Picture-in-Picture Boundary */</span>
<a name="l01604"></a>01604 <span class="preprocessor">#define DMAC_DPIP_DPIP_BOUNDARY(value) ((DMAC_DPIP_DPIP_BOUNDARY_Msk &amp; ((value) &lt;&lt; DMAC_DPIP_DPIP_BOUNDARY_Pos)))</span>
<a name="l01605"></a>01605 <span class="preprocessor"></span><span class="comment">/* -------- DMAC_WPMR : (DMAC Offset: 0x1E4) DMAC Write Protect Mode Register -------- */</span>
<a name="l01606"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga31945368db96e08bef00d1f926b19fc7">01606</a> <span class="preprocessor">#define DMAC_WPMR_WPEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (DMAC_WPMR) Write Protect Enable */</span>
<a name="l01607"></a>01607 <span class="preprocessor">#define DMAC_WPMR_WPKEY_Pos 8</span>
<a name="l01608"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga42fc9c651268784ddee9e1d3ccdd3fcb">01608</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_WPMR_WPKEY_Msk (0xffffffu &lt;&lt; DMAC_WPMR_WPKEY_Pos) </span><span class="comment">/**&lt; \brief (DMAC_WPMR) Write Protect KEY */</span>
<a name="l01609"></a>01609 <span class="preprocessor">#define DMAC_WPMR_WPKEY(value) ((DMAC_WPMR_WPKEY_Msk &amp; ((value) &lt;&lt; DMAC_WPMR_WPKEY_Pos)))</span>
<a name="l01610"></a>01610 <span class="preprocessor"></span><span class="comment">/* -------- DMAC_WPSR : (DMAC Offset: 0x1E8) DMAC Write Protect Status Register -------- */</span>
<a name="l01611"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#gaa8b7342990897a9dca2ee84f7bd76ee9">01611</a> <span class="preprocessor">#define DMAC_WPSR_WPVS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (DMAC_WPSR) Write Protect Violation Status */</span>
<a name="l01612"></a>01612 <span class="preprocessor">#define DMAC_WPSR_WPVSRC_Pos 8</span>
<a name="l01613"></a><a class="code" href="group___a_t91_s_a_m9_g15___d_m_a_c.html#ga668f5e95acee78728f78ec88a894d410">01613</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAC_WPSR_WPVSRC_Msk (0xffffu &lt;&lt; DMAC_WPSR_WPVSRC_Pos) </span><span class="comment">/**&lt; \brief (DMAC_WPSR) Write Protect Violation Source */</span>
<a name="l01614"></a>01614 <span class="comment"></span>
<a name="l01615"></a>01615 <span class="comment">/*@}*/</span>
<a name="l01616"></a>01616 
<a name="l01617"></a>01617 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l01618"></a>01618 <span class="comment">/**  SOFTWARE API DEFINITION FOR General Purpose Backup Register */</span>
<a name="l01619"></a>01619 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l01620"></a>01620 <span class="comment">/** \addtogroup AT91SAM9G15_GPBR General Purpose Backup Register */</span><span class="comment"></span>
<a name="l01621"></a>01621 <span class="comment">/*@{*/</span>
<a name="l01622"></a>01622 
<a name="l01623"></a>01623 <span class="preprocessor">#ifndef __ASSEMBLY__</span>
<a name="l01624"></a>01624 <span class="preprocessor"></span><span class="comment">/** \brief Gpbr hardware registers */</span>
<a name="l01625"></a><a class="code" href="struct_gpbr.html">01625</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l01626"></a><a class="code" href="struct_gpbr.html#ab072c245255cfffe401e927f99aecd38">01626</a>   RwReg SYS_GPBR0; <span class="comment">/**&lt; \brief (Gpbr Offset: 0x0) General Purpose Backup Register 0 */</span>
<a name="l01627"></a><a class="code" href="struct_gpbr.html#a9c1772e27bd3c9ef5de687d3d11ac04a">01627</a>   RwReg SYS_GPBR1; <span class="comment">/**&lt; \brief (Gpbr Offset: 0x4) General Purpose Backup Register 1 */</span>
<a name="l01628"></a><a class="code" href="struct_gpbr.html#a475f4633b94f85bb48a78f9ba74d512e">01628</a>   RwReg SYS_GPBR2; <span class="comment">/**&lt; \brief (Gpbr Offset: 0x8) General Purpose Backup Register 2 */</span>
<a name="l01629"></a><a class="code" href="struct_gpbr.html#a3aa94ff98278371324af36435a05e75d">01629</a>   RwReg SYS_GPBR3; <span class="comment">/**&lt; \brief (Gpbr Offset: 0xC) General Purpose Backup Register 3 */</span>
<a name="l01630"></a>01630 } <a class="code" href="struct_gpbr.html" title="Gpbr hardware registers.">Gpbr</a>;
<a name="l01631"></a>01631 <span class="preprocessor">#endif </span><span class="comment">/* __ASSEMBLY__ */</span>
<a name="l01632"></a>01632 <span class="comment">/* -------- SYS_GPBR0 : (GPBR Offset: 0x0) General Purpose Backup Register 0 -------- */</span>
<a name="l01633"></a>01633 <span class="preprocessor">#define SYS_GPBR0_GPBR_VALUE0_Pos 0</span>
<a name="l01634"></a><a class="code" href="group___a_t91_s_a_m9_g15___g_p_b_r.html#ga0766e9b42f1f8ee1b6541e1d425c708d">01634</a> <span class="preprocessor"></span><span class="preprocessor">#define SYS_GPBR0_GPBR_VALUE0_Msk (0xffffffffu &lt;&lt; SYS_GPBR0_GPBR_VALUE0_Pos) </span><span class="comment">/**&lt; \brief (SYS_GPBR0) Value of GPBR x */</span>
<a name="l01635"></a>01635 <span class="preprocessor">#define SYS_GPBR0_GPBR_VALUE0(value) ((SYS_GPBR0_GPBR_VALUE0_Msk &amp; ((value) &lt;&lt; SYS_GPBR0_GPBR_VALUE0_Pos)))</span>
<a name="l01636"></a>01636 <span class="preprocessor"></span><span class="comment">/* -------- SYS_GPBR1 : (GPBR Offset: 0x4) General Purpose Backup Register 1 -------- */</span>
<a name="l01637"></a>01637 <span class="preprocessor">#define SYS_GPBR1_GPBR_VALUE1_Pos 0</span>
<a name="l01638"></a><a class="code" href="group___a_t91_s_a_m9_g15___g_p_b_r.html#ga10ed14517a1b4496cc1cb2a718d87426">01638</a> <span class="preprocessor"></span><span class="preprocessor">#define SYS_GPBR1_GPBR_VALUE1_Msk (0xffffffffu &lt;&lt; SYS_GPBR1_GPBR_VALUE1_Pos) </span><span class="comment">/**&lt; \brief (SYS_GPBR1) Value of GPBR x */</span>
<a name="l01639"></a>01639 <span class="preprocessor">#define SYS_GPBR1_GPBR_VALUE1(value) ((SYS_GPBR1_GPBR_VALUE1_Msk &amp; ((value) &lt;&lt; SYS_GPBR1_GPBR_VALUE1_Pos)))</span>
<a name="l01640"></a>01640 <span class="preprocessor"></span><span class="comment">/* -------- SYS_GPBR2 : (GPBR Offset: 0x8) General Purpose Backup Register 2 -------- */</span>
<a name="l01641"></a>01641 <span class="preprocessor">#define SYS_GPBR2_GPBR_VALUE2_Pos 0</span>
<a name="l01642"></a><a class="code" href="group___a_t91_s_a_m9_g15___g_p_b_r.html#ga0b2956b458421a16b9861a8581ad77cf">01642</a> <span class="preprocessor"></span><span class="preprocessor">#define SYS_GPBR2_GPBR_VALUE2_Msk (0xffffffffu &lt;&lt; SYS_GPBR2_GPBR_VALUE2_Pos) </span><span class="comment">/**&lt; \brief (SYS_GPBR2) Value of GPBR x */</span>
<a name="l01643"></a>01643 <span class="preprocessor">#define SYS_GPBR2_GPBR_VALUE2(value) ((SYS_GPBR2_GPBR_VALUE2_Msk &amp; ((value) &lt;&lt; SYS_GPBR2_GPBR_VALUE2_Pos)))</span>
<a name="l01644"></a>01644 <span class="preprocessor"></span><span class="comment">/* -------- SYS_GPBR3 : (GPBR Offset: 0xC) General Purpose Backup Register 3 -------- */</span>
<a name="l01645"></a>01645 <span class="preprocessor">#define SYS_GPBR3_GPBR_VALUE3_Pos 0</span>
<a name="l01646"></a><a class="code" href="group___a_t91_s_a_m9_g15___g_p_b_r.html#gaa6c1260614fc0412058880fba0a0870c">01646</a> <span class="preprocessor"></span><span class="preprocessor">#define SYS_GPBR3_GPBR_VALUE3_Msk (0xffffffffu &lt;&lt; SYS_GPBR3_GPBR_VALUE3_Pos) </span><span class="comment">/**&lt; \brief (SYS_GPBR3) Value of GPBR x */</span>
<a name="l01647"></a>01647 <span class="preprocessor">#define SYS_GPBR3_GPBR_VALUE3(value) ((SYS_GPBR3_GPBR_VALUE3_Msk &amp; ((value) &lt;&lt; SYS_GPBR3_GPBR_VALUE3_Pos)))</span>
<a name="l01648"></a>01648 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01649"></a>01649 <span class="comment">/*@}*/</span>
<a name="l01650"></a>01650 
<a name="l01651"></a>01651 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l01652"></a>01652 <span class="comment">/**  SOFTWARE API DEFINITION FOR High Speed MultiMedia Card Interface */</span>
<a name="l01653"></a>01653 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l01654"></a>01654 <span class="comment">/** \addtogroup AT91SAM9G15_HSMCI High Speed MultiMedia Card Interface */</span><span class="comment"></span>
<a name="l01655"></a>01655 <span class="comment">/*@{*/</span>
<a name="l01656"></a>01656 
<a name="l01657"></a>01657 <span class="preprocessor">#ifndef __ASSEMBLY__</span>
<a name="l01658"></a>01658 <span class="preprocessor"></span><span class="comment">/** \brief Hsmci hardware registers */</span>
<a name="l01659"></a><a class="code" href="struct_hsmci.html">01659</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l01660"></a><a class="code" href="struct_hsmci.html#a11677beaecb2c1003866f0b150a41c48">01660</a>   WoReg HSMCI_CR;        <span class="comment">/**&lt; \brief (Hsmci Offset: 0x00) Control Register */</span>
<a name="l01661"></a><a class="code" href="struct_hsmci.html#aed6bce1cbd7d17207245c0299d002486">01661</a>   RwReg HSMCI_MR;        <span class="comment">/**&lt; \brief (Hsmci Offset: 0x04) Mode Register */</span>
<a name="l01662"></a><a class="code" href="struct_hsmci.html#a01fa5ecc6059e8f9c547ab6a0d337a6f">01662</a>   RwReg HSMCI_DTOR;      <span class="comment">/**&lt; \brief (Hsmci Offset: 0x08) Data Timeout Register */</span>
<a name="l01663"></a><a class="code" href="struct_hsmci.html#a9ff6c293914628c9ec18b6c6a12254ee">01663</a>   RwReg HSMCI_SDCR;      <span class="comment">/**&lt; \brief (Hsmci Offset: 0x0C) SD/SDIO Card Register */</span>
<a name="l01664"></a><a class="code" href="struct_hsmci.html#a55269b4b02f634b295edce86c447a8ad">01664</a>   RwReg HSMCI_ARGR;      <span class="comment">/**&lt; \brief (Hsmci Offset: 0x10) Argument Register */</span>
<a name="l01665"></a><a class="code" href="struct_hsmci.html#a4075af1b82554d4fb9563d76ffebffcf">01665</a>   WoReg HSMCI_CMDR;      <span class="comment">/**&lt; \brief (Hsmci Offset: 0x14) Command Register */</span>
<a name="l01666"></a><a class="code" href="struct_hsmci.html#a2f43fff39128e14c608024870b435959">01666</a>   RwReg HSMCI_BLKR;      <span class="comment">/**&lt; \brief (Hsmci Offset: 0x18) Block Register */</span>
<a name="l01667"></a><a class="code" href="struct_hsmci.html#a7b1e4cf5ef1fb352f3ae5ff5b10b7415">01667</a>   RwReg HSMCI_CSTOR;     <span class="comment">/**&lt; \brief (Hsmci Offset: 0x1C) Completion Signal Timeout Register */</span>
<a name="l01668"></a><a class="code" href="struct_hsmci.html#af779bbaa4c5bcfdb6f98bfc6085b39ab">01668</a>   RoReg HSMCI_RSPR[4];   <span class="comment">/**&lt; \brief (Hsmci Offset: 0x20) Response Register */</span>
<a name="l01669"></a><a class="code" href="struct_hsmci.html#a428d70b0ae1a8f08e33614cc155d079d">01669</a>   RoReg HSMCI_RDR;       <span class="comment">/**&lt; \brief (Hsmci Offset: 0x30) Receive Data Register */</span>
<a name="l01670"></a><a class="code" href="struct_hsmci.html#a5c633c605bd53113f91f1d96a60233a3">01670</a>   WoReg HSMCI_TDR;       <span class="comment">/**&lt; \brief (Hsmci Offset: 0x34) Transmit Data Register */</span>
<a name="l01671"></a>01671   RoReg Reserved1[2];
<a name="l01672"></a><a class="code" href="struct_hsmci.html#a5304ddc767b449a041789efaeda9d551">01672</a>   RoReg HSMCI_SR;        <span class="comment">/**&lt; \brief (Hsmci Offset: 0x40) Status Register */</span>
<a name="l01673"></a><a class="code" href="struct_hsmci.html#adaa5a076a340f12b7bf1732ce5fb89e2">01673</a>   WoReg HSMCI_IER;       <span class="comment">/**&lt; \brief (Hsmci Offset: 0x44) Interrupt Enable Register */</span>
<a name="l01674"></a><a class="code" href="struct_hsmci.html#a815888baaf81a18f3b101a09c495a08a">01674</a>   WoReg HSMCI_IDR;       <span class="comment">/**&lt; \brief (Hsmci Offset: 0x48) Interrupt Disable Register */</span>
<a name="l01675"></a><a class="code" href="struct_hsmci.html#a201c7376fc699c8fe47f90d95fa2ce5d">01675</a>   RoReg HSMCI_IMR;       <span class="comment">/**&lt; \brief (Hsmci Offset: 0x4C) Interrupt Mask Register */</span>
<a name="l01676"></a><a class="code" href="struct_hsmci.html#ade2fde294f62a9a899286f3662b74e05">01676</a>   RwReg HSMCI_DMA;       <span class="comment">/**&lt; \brief (Hsmci Offset: 0x50) DMA Configuration Register */</span>
<a name="l01677"></a><a class="code" href="struct_hsmci.html#a6861e19ee1fbfd36ed07b495591de86d">01677</a>   RwReg HSMCI_CFG;       <span class="comment">/**&lt; \brief (Hsmci Offset: 0x54) Configuration Register */</span>
<a name="l01678"></a>01678   RoReg Reserved2[35];
<a name="l01679"></a><a class="code" href="struct_hsmci.html#a8ae0d53d4b528ac887a05b8fd91f18d3">01679</a>   RwReg HSMCI_WPMR;      <span class="comment">/**&lt; \brief (Hsmci Offset: 0xE4) Write Protection Mode Register */</span>
<a name="l01680"></a><a class="code" href="struct_hsmci.html#a30a1f7b8f9cd4eba23c7585bc96a9ddc">01680</a>   RoReg HSMCI_WPSR;      <span class="comment">/**&lt; \brief (Hsmci Offset: 0xE8) Write Protection Status Register */</span>
<a name="l01681"></a>01681   RoReg Reserved3[69];
<a name="l01682"></a><a class="code" href="struct_hsmci.html#aace085ddc7e8d17c02c42f741c0c209a">01682</a>   RwReg HSMCI_FIFO[256]; <span class="comment">/**&lt; \brief (Hsmci Offset: 0x200) FIFO Memory Aperture0 */</span>
<a name="l01683"></a>01683 } <a class="code" href="struct_hsmci.html" title="Hsmci hardware registers.">Hsmci</a>;
<a name="l01684"></a>01684 <span class="preprocessor">#endif </span><span class="comment">/* __ASSEMBLY__ */</span>
<a name="l01685"></a>01685 <span class="comment">/* -------- HSMCI_CR : (HSMCI Offset: 0x00) Control Register -------- */</span>
<a name="l01686"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gaf3683d583dc287d1205c942eb6eee671">01686</a> <span class="preprocessor">#define HSMCI_CR_MCIEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (HSMCI_CR) Multi-Media Interface Enable */</span>
<a name="l01687"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gaaa5935992f7bd6c8864674991fc3e8a2">01687</a> <span class="preprocessor">#define HSMCI_CR_MCIDIS (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (HSMCI_CR) Multi-Media Interface Disable */</span>
<a name="l01688"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gaf06b1310a929b2770c95f1fc96b8e1f9">01688</a> <span class="preprocessor">#define HSMCI_CR_PWSEN (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (HSMCI_CR) Power Save Mode Enable */</span>
<a name="l01689"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga442fdd8ea42399f557df432556e6c01d">01689</a> <span class="preprocessor">#define HSMCI_CR_PWSDIS (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (HSMCI_CR) Power Save Mode Disable */</span>
<a name="l01690"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga7028d40aea3980a37665596724ca2171">01690</a> <span class="preprocessor">#define HSMCI_CR_SWRST (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (HSMCI_CR) Software Reset */</span>
<a name="l01691"></a>01691 <span class="comment">/* -------- HSMCI_MR : (HSMCI Offset: 0x04) Mode Register -------- */</span>
<a name="l01692"></a>01692 <span class="preprocessor">#define HSMCI_MR_CLKDIV_Pos 0</span>
<a name="l01693"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gae8369103090e820bc7f9247d2e7b4a0c">01693</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_MR_CLKDIV_Msk (0xffu &lt;&lt; HSMCI_MR_CLKDIV_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_MR) Clock Divider */</span>
<a name="l01694"></a>01694 <span class="preprocessor">#define HSMCI_MR_CLKDIV(value) ((HSMCI_MR_CLKDIV_Msk &amp; ((value) &lt;&lt; HSMCI_MR_CLKDIV_Pos)))</span>
<a name="l01695"></a>01695 <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_MR_PWSDIV_Pos 8</span>
<a name="l01696"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga0f72be22ef0cb4549baba9cc0ca77b85">01696</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_MR_PWSDIV_Msk (0x7u &lt;&lt; HSMCI_MR_PWSDIV_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_MR) Power Saving Divider */</span>
<a name="l01697"></a>01697 <span class="preprocessor">#define HSMCI_MR_PWSDIV(value) ((HSMCI_MR_PWSDIV_Msk &amp; ((value) &lt;&lt; HSMCI_MR_PWSDIV_Pos)))</span>
<a name="l01698"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga4f98fefbfbf58bff16877b103e785fd7">01698</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_MR_RDPROOF (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (HSMCI_MR)  */</span>
<a name="l01699"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gae82669f045fc9b26f3d2b326ce8ad03e">01699</a> <span class="preprocessor">#define HSMCI_MR_WRPROOF (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (HSMCI_MR)  */</span>
<a name="l01700"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gaddc2a8927d0bfaa8563211f47e1065c7">01700</a> <span class="preprocessor">#define HSMCI_MR_FBYTE (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (HSMCI_MR) Force Byte Transfer */</span>
<a name="l01701"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gafd09954ab54427bbfb7d8eac9fe5a7e9">01701</a> <span class="preprocessor">#define HSMCI_MR_PADV (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (HSMCI_MR) Padding Value */</span>
<a name="l01702"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga7bfde47d8b6782eb0197e4138e8a2543">01702</a> <span class="preprocessor">#define HSMCI_MR_CLKODD (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (HSMCI_MR) Clock divider is odd */</span>
<a name="l01703"></a>01703 <span class="comment">/* -------- HSMCI_DTOR : (HSMCI Offset: 0x08) Data Timeout Register -------- */</span>
<a name="l01704"></a>01704 <span class="preprocessor">#define HSMCI_DTOR_DTOCYC_Pos 0</span>
<a name="l01705"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga2d7cc1e5fa7ce7a3214b664582bbb11b">01705</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_DTOR_DTOCYC_Msk (0xfu &lt;&lt; HSMCI_DTOR_DTOCYC_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_DTOR) Data Timeout Cycle Number */</span>
<a name="l01706"></a>01706 <span class="preprocessor">#define HSMCI_DTOR_DTOCYC(value) ((HSMCI_DTOR_DTOCYC_Msk &amp; ((value) &lt;&lt; HSMCI_DTOR_DTOCYC_Pos)))</span>
<a name="l01707"></a>01707 <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_DTOR_DTOMUL_Pos 4</span>
<a name="l01708"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga7fbe88be314c4476529397e5631d247d">01708</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_DTOR_DTOMUL_Msk (0x7u &lt;&lt; HSMCI_DTOR_DTOMUL_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_DTOR) Data Timeout Multiplier */</span>
<a name="l01709"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga310b182e6ab6a171c0ec6f9209ade7a6">01709</a> <span class="preprocessor">#define   HSMCI_DTOR_DTOMUL_1 (0x0u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (HSMCI_DTOR) DTOCYC */</span>
<a name="l01710"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga161466f40521c7473351ef8084a4bc1f">01710</a> <span class="preprocessor">#define   HSMCI_DTOR_DTOMUL_16 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (HSMCI_DTOR) DTOCYC x 16 */</span>
<a name="l01711"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga38481c4e953114f4d53a4ffeee8006bb">01711</a> <span class="preprocessor">#define   HSMCI_DTOR_DTOMUL_128 (0x2u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (HSMCI_DTOR) DTOCYC x 128 */</span>
<a name="l01712"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gac96351e60f8fd3a38b5fd72937ec892d">01712</a> <span class="preprocessor">#define   HSMCI_DTOR_DTOMUL_256 (0x3u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (HSMCI_DTOR) DTOCYC x 256 */</span>
<a name="l01713"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga4106068d582f7e78a7a9f38862b91907">01713</a> <span class="preprocessor">#define   HSMCI_DTOR_DTOMUL_1024 (0x4u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (HSMCI_DTOR) DTOCYC x 1024 */</span>
<a name="l01714"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga278a34fa81bea5544fbb143185a428d0">01714</a> <span class="preprocessor">#define   HSMCI_DTOR_DTOMUL_4096 (0x5u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (HSMCI_DTOR) DTOCYC x 4096 */</span>
<a name="l01715"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gade46bdc0eaead777cfc98130912c1f35">01715</a> <span class="preprocessor">#define   HSMCI_DTOR_DTOMUL_65536 (0x6u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (HSMCI_DTOR) DTOCYC x 65536 */</span>
<a name="l01716"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga3a4a62a4033d95cc26faef1094a9f9a2">01716</a> <span class="preprocessor">#define   HSMCI_DTOR_DTOMUL_1048576 (0x7u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (HSMCI_DTOR) DTOCYC x 1048576 */</span>
<a name="l01717"></a>01717 <span class="comment">/* -------- HSMCI_SDCR : (HSMCI Offset: 0x0C) SD/SDIO Card Register -------- */</span>
<a name="l01718"></a>01718 <span class="preprocessor">#define HSMCI_SDCR_SDCSEL_Pos 0</span>
<a name="l01719"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga24aceed9db8a4e497733d3843337c72d">01719</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_SDCR_SDCSEL_Msk (0x3u &lt;&lt; HSMCI_SDCR_SDCSEL_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_SDCR) SDCard/SDIO Slot */</span>
<a name="l01720"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga86b3ce59ee7a9999a0d44cd0ac848245">01720</a> <span class="preprocessor">#define   HSMCI_SDCR_SDCSEL_SLOTA (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (HSMCI_SDCR) Slot A is selected. */</span>
<a name="l01721"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gaf8b7c0d9f15357d83e0066a3b00867f6">01721</a> <span class="preprocessor">#define   HSMCI_SDCR_SDCSEL_SLOTB (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (HSMCI_SDCR) - */</span>
<a name="l01722"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga9e8797b59d7c9328dc04d99d04b53c1e">01722</a> <span class="preprocessor">#define   HSMCI_SDCR_SDCSEL_SLOTC (0x2u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (HSMCI_SDCR) - */</span>
<a name="l01723"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga6550b529321114bbe03f3b0dc1d42a58">01723</a> <span class="preprocessor">#define   HSMCI_SDCR_SDCSEL_SLOTD (0x3u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (HSMCI_SDCR) - */</span>
<a name="l01724"></a>01724 <span class="preprocessor">#define HSMCI_SDCR_SDCBUS_Pos 6</span>
<a name="l01725"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga3f6bc6fd82ae84664e2ab0f22dc9030c">01725</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_SDCR_SDCBUS_Msk (0x3u &lt;&lt; HSMCI_SDCR_SDCBUS_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_SDCR) SDCard/SDIO Bus Width */</span>
<a name="l01726"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gaf534ae3554353c8930a0e4db16f21cc1">01726</a> <span class="preprocessor">#define   HSMCI_SDCR_SDCBUS_1 (0x0u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (HSMCI_SDCR) 1 bit */</span>
<a name="l01727"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gad3dcf883893e3d1cbed72cc6d63e9797">01727</a> <span class="preprocessor">#define   HSMCI_SDCR_SDCBUS_4 (0x2u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (HSMCI_SDCR) 4 bit */</span>
<a name="l01728"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gaa84b4866f93f3b7ae051f260de4974a9">01728</a> <span class="preprocessor">#define   HSMCI_SDCR_SDCBUS_8 (0x3u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (HSMCI_SDCR) 8 bit */</span>
<a name="l01729"></a>01729 <span class="comment">/* -------- HSMCI_ARGR : (HSMCI Offset: 0x10) Argument Register -------- */</span>
<a name="l01730"></a>01730 <span class="preprocessor">#define HSMCI_ARGR_ARG_Pos 0</span>
<a name="l01731"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gad927a764aa0ba19bf23252bfba068b4b">01731</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_ARGR_ARG_Msk (0xffffffffu &lt;&lt; HSMCI_ARGR_ARG_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_ARGR) Command Argument */</span>
<a name="l01732"></a>01732 <span class="preprocessor">#define HSMCI_ARGR_ARG(value) ((HSMCI_ARGR_ARG_Msk &amp; ((value) &lt;&lt; HSMCI_ARGR_ARG_Pos)))</span>
<a name="l01733"></a>01733 <span class="preprocessor"></span><span class="comment">/* -------- HSMCI_CMDR : (HSMCI Offset: 0x14) Command Register -------- */</span>
<a name="l01734"></a>01734 <span class="preprocessor">#define HSMCI_CMDR_CMDNB_Pos 0</span>
<a name="l01735"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gadb4b346979cb8cf3b8b14b1bb9abd4d3">01735</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_CMDR_CMDNB_Msk (0x3fu &lt;&lt; HSMCI_CMDR_CMDNB_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) Command Number */</span>
<a name="l01736"></a>01736 <span class="preprocessor">#define HSMCI_CMDR_CMDNB(value) ((HSMCI_CMDR_CMDNB_Msk &amp; ((value) &lt;&lt; HSMCI_CMDR_CMDNB_Pos)))</span>
<a name="l01737"></a>01737 <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_CMDR_RSPTYP_Pos 6</span>
<a name="l01738"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga6a22453ae2e69ad9acc87c1d07806bbe">01738</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_CMDR_RSPTYP_Msk (0x3u &lt;&lt; HSMCI_CMDR_RSPTYP_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) Response Type */</span>
<a name="l01739"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga52ea59b2bd504994e781438177d7be5d">01739</a> <span class="preprocessor">#define   HSMCI_CMDR_RSPTYP_NORESP (0x0u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) No response. */</span>
<a name="l01740"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga68653d9076cea0c0a45b518d379075b1">01740</a> <span class="preprocessor">#define   HSMCI_CMDR_RSPTYP_48_BIT (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) 48-bit response. */</span>
<a name="l01741"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gab6d12cb42f8b9c644aef797f410a5a80">01741</a> <span class="preprocessor">#define   HSMCI_CMDR_RSPTYP_136_BIT (0x2u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) 136-bit response. */</span>
<a name="l01742"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga9b7e05a76de66d9649763a080920e0ff">01742</a> <span class="preprocessor">#define   HSMCI_CMDR_RSPTYP_R1B (0x3u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) R1b response type */</span>
<a name="l01743"></a>01743 <span class="preprocessor">#define HSMCI_CMDR_SPCMD_Pos 8</span>
<a name="l01744"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga536ac4d875c5e031d2ae20b6017177a4">01744</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_CMDR_SPCMD_Msk (0x7u &lt;&lt; HSMCI_CMDR_SPCMD_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) Special Command */</span>
<a name="l01745"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga83670d996089753e7bdc9fff0ffea846">01745</a> <span class="preprocessor">#define   HSMCI_CMDR_SPCMD_STD (0x0u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) Not a special CMD. */</span>
<a name="l01746"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gabbe26063b6d4bc1735d3c028a3ad9ea7">01746</a> <span class="preprocessor">#define   HSMCI_CMDR_SPCMD_INIT (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) Initialization CMD: 74 clock cycles for initialization sequence. */</span>
<a name="l01747"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga1e5d0fc52c512fe5c52f2b31778027d0">01747</a> <span class="preprocessor">#define   HSMCI_CMDR_SPCMD_SYNC (0x2u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) Synchronized CMD: Wait for the end of the current data block transfer before sending the pending command. */</span>
<a name="l01748"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga7bfe7d4a5b4465570e9d97aec94cd02b">01748</a> <span class="preprocessor">#define   HSMCI_CMDR_SPCMD_CE_ATA (0x3u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) CE-ATA Completion Signal disable Command. The host cancels the ability for the device to return a command completion signal on the command line. */</span>
<a name="l01749"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga40abcac5f0d67b63734e359a6f09bcce">01749</a> <span class="preprocessor">#define   HSMCI_CMDR_SPCMD_IT_CMD (0x4u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) Interrupt command: Corresponds to the Interrupt Mode (CMD40). */</span>
<a name="l01750"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga81c7e7b4a20b296287b2d13b504f2373">01750</a> <span class="preprocessor">#define   HSMCI_CMDR_SPCMD_IT_RESP (0x5u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) Interrupt response: Corresponds to the Interrupt Mode (CMD40). */</span>
<a name="l01751"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga24853c44dbf59a25bf7fb366f4d8145c">01751</a> <span class="preprocessor">#define   HSMCI_CMDR_SPCMD_BOR (0x6u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) Boot Operation Request. Start a boot operation mode, the host processor can read boot data from the MMC device directly. */</span>
<a name="l01752"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gab6649f023da6fe79422107a0f38065d1">01752</a> <span class="preprocessor">#define   HSMCI_CMDR_SPCMD_EBO (0x7u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) End Boot Operation. This command allows the host processor to terminate the boot operation mode. */</span>
<a name="l01753"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gafb12aefab4ad39b1e43cf7c8c22571e4">01753</a> <span class="preprocessor">#define HSMCI_CMDR_OPDCMD (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) Open Drain Command */</span>
<a name="l01754"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga186a7abd56d3d9e39e2273198049fc16">01754</a> <span class="preprocessor">#define   HSMCI_CMDR_OPDCMD_PUSHPULL (0x0u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) Push pull command. */</span>
<a name="l01755"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gad1812e413151b26e72ce2098bca59d2d">01755</a> <span class="preprocessor">#define   HSMCI_CMDR_OPDCMD_OPENDRAIN (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) Open drain command. */</span>
<a name="l01756"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gaa311944078f839e5f0c9a06b64d4c03f">01756</a> <span class="preprocessor">#define HSMCI_CMDR_MAXLAT (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) Max Latency for Command to Response */</span>
<a name="l01757"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga922817ab22d7717d444d6d73114c9ce4">01757</a> <span class="preprocessor">#define   HSMCI_CMDR_MAXLAT_5 (0x0u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) 5-cycle max latency. */</span>
<a name="l01758"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga4f674bb07eed795cd460c8d1dca739b3">01758</a> <span class="preprocessor">#define   HSMCI_CMDR_MAXLAT_64 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) 64-cycle max latency. */</span>
<a name="l01759"></a>01759 <span class="preprocessor">#define HSMCI_CMDR_TRCMD_Pos 16</span>
<a name="l01760"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga1b8a0523dc61f3011df94483a7137f68">01760</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_CMDR_TRCMD_Msk (0x3u &lt;&lt; HSMCI_CMDR_TRCMD_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) Transfer Command */</span>
<a name="l01761"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga6580bf53e3e97b7b67198d2bfca7a298">01761</a> <span class="preprocessor">#define   HSMCI_CMDR_TRCMD_NO_DATA (0x0u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) No data transfer */</span>
<a name="l01762"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gae3684ec7324f23fbad2189f9388f7ba6">01762</a> <span class="preprocessor">#define   HSMCI_CMDR_TRCMD_START_DATA (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) Start data transfer */</span>
<a name="l01763"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga28932852076f8001fceda79426f93524">01763</a> <span class="preprocessor">#define   HSMCI_CMDR_TRCMD_STOP_DATA (0x2u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) Stop data transfer */</span>
<a name="l01764"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gaa43a77df18cc540b52fc4c8cd156803f">01764</a> <span class="preprocessor">#define HSMCI_CMDR_TRDIR (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) Transfer Direction */</span>
<a name="l01765"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga8d1889462a6ec57fcc2f96ad12b8b9c7">01765</a> <span class="preprocessor">#define   HSMCI_CMDR_TRDIR_WRITE (0x0u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) Write. */</span>
<a name="l01766"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga1f54942091853a89b4010e5719c914f6">01766</a> <span class="preprocessor">#define   HSMCI_CMDR_TRDIR_READ (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) Read. */</span>
<a name="l01767"></a>01767 <span class="preprocessor">#define HSMCI_CMDR_TRTYP_Pos 19</span>
<a name="l01768"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga72cdc74606096bf6a35a796636179f32">01768</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_CMDR_TRTYP_Msk (0x7u &lt;&lt; HSMCI_CMDR_TRTYP_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) Transfer Type */</span>
<a name="l01769"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga2d98c08865e6e9187c0b217654bd750a">01769</a> <span class="preprocessor">#define   HSMCI_CMDR_TRTYP_SINGLE (0x0u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) MMC/SDCard Single Block */</span>
<a name="l01770"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gac0b03456ca2e25fed88a6cd2c1be068d">01770</a> <span class="preprocessor">#define   HSMCI_CMDR_TRTYP_MULTIPLE (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) MMC/SDCard Multiple Block */</span>
<a name="l01771"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga10065ae1220add32b504acdd7db8d933">01771</a> <span class="preprocessor">#define   HSMCI_CMDR_TRTYP_STREAM (0x2u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) MMC Stream */</span>
<a name="l01772"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gaccbd8c1f86f613e42cabd27bf1ee9c87">01772</a> <span class="preprocessor">#define   HSMCI_CMDR_TRTYP_BYTE (0x4u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) SDIO Byte */</span>
<a name="l01773"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga264ed8d914250cd169d3a394fce0e2d2">01773</a> <span class="preprocessor">#define   HSMCI_CMDR_TRTYP_BLOCK (0x5u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) SDIO Block */</span>
<a name="l01774"></a>01774 <span class="preprocessor">#define HSMCI_CMDR_IOSPCMD_Pos 24</span>
<a name="l01775"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gafac8c2f3343da828ea972f3a79c439c5">01775</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_CMDR_IOSPCMD_Msk (0x3u &lt;&lt; HSMCI_CMDR_IOSPCMD_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) SDIO Special Command */</span>
<a name="l01776"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga71bff34ee48a74afc9556d7c7e0aded6">01776</a> <span class="preprocessor">#define   HSMCI_CMDR_IOSPCMD_STD (0x0u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) Not an SDIO Special Command */</span>
<a name="l01777"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gae6db5f8a06fb0913848520e8a7db6eb3">01777</a> <span class="preprocessor">#define   HSMCI_CMDR_IOSPCMD_SUSPEND (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) SDIO Suspend Command */</span>
<a name="l01778"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga7b62dd604d367cef0b474333dcec828c">01778</a> <span class="preprocessor">#define   HSMCI_CMDR_IOSPCMD_RESUME (0x2u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) SDIO Resume Command */</span>
<a name="l01779"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga490587785077d5118a6ab0ce9ee5fe79">01779</a> <span class="preprocessor">#define HSMCI_CMDR_ATACS (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) ATA with Command Completion Signal */</span>
<a name="l01780"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga9fa935508e9ca9235092721826be78fa">01780</a> <span class="preprocessor">#define   HSMCI_CMDR_ATACS_NORMAL (0x0u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) Normal operation mode. */</span>
<a name="l01781"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gac0410734d886f9fe3670adc22141eacc">01781</a> <span class="preprocessor">#define   HSMCI_CMDR_ATACS_COMPLETION (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) This bit indicates that a completion signal is expected within a programmed amount of time (HSMCI_CSTOR). */</span>
<a name="l01782"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gae2aedd4b6c918c968d4f67d74be88cb6">01782</a> <span class="preprocessor">#define HSMCI_CMDR_BOOT_ACK (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) Boot Operation Acknowledge. */</span>
<a name="l01783"></a>01783 <span class="comment">/* -------- HSMCI_BLKR : (HSMCI Offset: 0x18) Block Register -------- */</span>
<a name="l01784"></a>01784 <span class="preprocessor">#define HSMCI_BLKR_BCNT_Pos 0</span>
<a name="l01785"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga725f0a4a1c92bf168fd7cf500b7410f6">01785</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_BLKR_BCNT_Msk (0xffffu &lt;&lt; HSMCI_BLKR_BCNT_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_BLKR) MMC/SDIO Block Count - SDIO Byte Count */</span>
<a name="l01786"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga0b80cb84ccb3dce1562e35bb5fbd3e80">01786</a> <span class="preprocessor">#define   HSMCI_BLKR_BCNT_MULTIPLE (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (HSMCI_BLKR) MMC/SDCARD Multiple BlockFrom 1 to 65635: Value 0 corresponds to an infinite block transfer. */</span>
<a name="l01787"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga9cc6a50ab2b18d21d358781f43003784">01787</a> <span class="preprocessor">#define   HSMCI_BLKR_BCNT_BYTE (0x4u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (HSMCI_BLKR) SDIO ByteFrom 1 to 512 bytes: Value 0 corresponds to a 512-byte transfer.Values from 0x200 to 0xFFFF are forbidden. */</span>
<a name="l01788"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga3f73e6feacd5d079293925d87be4b1fe">01788</a> <span class="preprocessor">#define   HSMCI_BLKR_BCNT_BLOCK (0x5u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (HSMCI_BLKR) SDIO BlockFrom 1 to 511 blocks: Value 0 corresponds to an infinite block transfer.Values from 0x200 to 0xFFFF are forbidden. */</span>
<a name="l01789"></a>01789 <span class="preprocessor">#define HSMCI_BLKR_BLKLEN_Pos 16</span>
<a name="l01790"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gac6549139506df02ba252e3a56d4e5793">01790</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_BLKR_BLKLEN_Msk (0xffffu &lt;&lt; HSMCI_BLKR_BLKLEN_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_BLKR) Data Block Length */</span>
<a name="l01791"></a>01791 <span class="preprocessor">#define HSMCI_BLKR_BLKLEN(value) ((HSMCI_BLKR_BLKLEN_Msk &amp; ((value) &lt;&lt; HSMCI_BLKR_BLKLEN_Pos)))</span>
<a name="l01792"></a>01792 <span class="preprocessor"></span><span class="comment">/* -------- HSMCI_CSTOR : (HSMCI Offset: 0x1C) Completion Signal Timeout Register -------- */</span>
<a name="l01793"></a>01793 <span class="preprocessor">#define HSMCI_CSTOR_CSTOCYC_Pos 0</span>
<a name="l01794"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga089df3076d54c1b91646063973272fb1">01794</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_CSTOR_CSTOCYC_Msk (0xfu &lt;&lt; HSMCI_CSTOR_CSTOCYC_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_CSTOR) Completion Signal Timeout Cycle Number */</span>
<a name="l01795"></a>01795 <span class="preprocessor">#define HSMCI_CSTOR_CSTOCYC(value) ((HSMCI_CSTOR_CSTOCYC_Msk &amp; ((value) &lt;&lt; HSMCI_CSTOR_CSTOCYC_Pos)))</span>
<a name="l01796"></a>01796 <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_CSTOR_CSTOMUL_Pos 4</span>
<a name="l01797"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gaf18ce7dffe5e4799eba1a9a9667810a0">01797</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_CSTOR_CSTOMUL_Msk (0x7u &lt;&lt; HSMCI_CSTOR_CSTOMUL_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_CSTOR) Completion Signal Timeout Multiplier */</span>
<a name="l01798"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gafaa10a65e3e97d43ace4d1ac0b33b19f">01798</a> <span class="preprocessor">#define   HSMCI_CSTOR_CSTOMUL_1 (0x0u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (HSMCI_CSTOR) CSTOCYC x 1 */</span>
<a name="l01799"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga5506aed73b4529315267ba2fec011edf">01799</a> <span class="preprocessor">#define   HSMCI_CSTOR_CSTOMUL_16 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (HSMCI_CSTOR) CSTOCYC x 16 */</span>
<a name="l01800"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga40ca9de73273f8a723f5254fdf1db03c">01800</a> <span class="preprocessor">#define   HSMCI_CSTOR_CSTOMUL_128 (0x2u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (HSMCI_CSTOR) CSTOCYC x 128 */</span>
<a name="l01801"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gaa75a313763acfa332814fdd4ebb19eba">01801</a> <span class="preprocessor">#define   HSMCI_CSTOR_CSTOMUL_256 (0x3u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (HSMCI_CSTOR) CSTOCYC x 256 */</span>
<a name="l01802"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gad6b5c5c599b6a579f93248720836a0bf">01802</a> <span class="preprocessor">#define   HSMCI_CSTOR_CSTOMUL_1024 (0x4u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (HSMCI_CSTOR) CSTOCYC x 1024 */</span>
<a name="l01803"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga2494b7504fbe6d395369f15eb08ef8f1">01803</a> <span class="preprocessor">#define   HSMCI_CSTOR_CSTOMUL_4096 (0x5u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (HSMCI_CSTOR) CSTOCYC x 4096 */</span>
<a name="l01804"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga581ad0c2ae49fbbb59ab12ebf0bc6697">01804</a> <span class="preprocessor">#define   HSMCI_CSTOR_CSTOMUL_65536 (0x6u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (HSMCI_CSTOR) CSTOCYC x 65536 */</span>
<a name="l01805"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gad94bf4c35e56b397c8bcca19f1c35d35">01805</a> <span class="preprocessor">#define   HSMCI_CSTOR_CSTOMUL_1048576 (0x7u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (HSMCI_CSTOR) CSTOCYC x 1048576 */</span>
<a name="l01806"></a>01806 <span class="comment">/* -------- HSMCI_RSPR[4] : (HSMCI Offset: 0x20) Response Register -------- */</span>
<a name="l01807"></a>01807 <span class="preprocessor">#define HSMCI_RSPR_RSP_Pos 0</span>
<a name="l01808"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga0f8eb905c42cbc7c0be9d3a30f344a19">01808</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_RSPR_RSP_Msk (0xffffffffu &lt;&lt; HSMCI_RSPR_RSP_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_RSPR[4]) Response */</span>
<a name="l01809"></a>01809 <span class="comment">/* -------- HSMCI_RDR : (HSMCI Offset: 0x30) Receive Data Register -------- */</span>
<a name="l01810"></a>01810 <span class="preprocessor">#define HSMCI_RDR_DATA_Pos 0</span>
<a name="l01811"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga751c3dd22371b91363fb00d16d344c33">01811</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_RDR_DATA_Msk (0xffffffffu &lt;&lt; HSMCI_RDR_DATA_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_RDR) Data to Read */</span>
<a name="l01812"></a>01812 <span class="comment">/* -------- HSMCI_TDR : (HSMCI Offset: 0x34) Transmit Data Register -------- */</span>
<a name="l01813"></a>01813 <span class="preprocessor">#define HSMCI_TDR_DATA_Pos 0</span>
<a name="l01814"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gade0e2ad8500892df56ee82536ca5887a">01814</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_TDR_DATA_Msk (0xffffffffu &lt;&lt; HSMCI_TDR_DATA_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_TDR) Data to Write */</span>
<a name="l01815"></a>01815 <span class="preprocessor">#define HSMCI_TDR_DATA(value) ((HSMCI_TDR_DATA_Msk &amp; ((value) &lt;&lt; HSMCI_TDR_DATA_Pos)))</span>
<a name="l01816"></a>01816 <span class="preprocessor"></span><span class="comment">/* -------- HSMCI_SR : (HSMCI Offset: 0x40) Status Register -------- */</span>
<a name="l01817"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga591db73fa4eeef61c0d346d1434e41b3">01817</a> <span class="preprocessor">#define HSMCI_SR_CMDRDY (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (HSMCI_SR) Command Ready */</span>
<a name="l01818"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga484cf15e0eb8a95d56ecf5f8298ff9dc">01818</a> <span class="preprocessor">#define HSMCI_SR_RXRDY (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (HSMCI_SR) Receiver Ready */</span>
<a name="l01819"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga07b78e83820a30eed7885fa14905f63f">01819</a> <span class="preprocessor">#define HSMCI_SR_TXRDY (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (HSMCI_SR) Transmit Ready */</span>
<a name="l01820"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga5522f6bd02969bb576ac444079d1b64d">01820</a> <span class="preprocessor">#define HSMCI_SR_BLKE (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (HSMCI_SR) Data Block Ended */</span>
<a name="l01821"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gacc2c24e24828dc327486a63d2fd40c39">01821</a> <span class="preprocessor">#define HSMCI_SR_DTIP (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (HSMCI_SR) Data Transfer in Progress */</span>
<a name="l01822"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gae0e46f9c74375e9c47b026eeda8f24fd">01822</a> <span class="preprocessor">#define HSMCI_SR_NOTBUSY (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (HSMCI_SR) HSMCI Not Busy */</span>
<a name="l01823"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga31866f1760986d5b836ae4774336523d">01823</a> <span class="preprocessor">#define HSMCI_SR_SDIOIRQA (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (HSMCI_SR) SDIO Interrupt for Slot A */</span>
<a name="l01824"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gae85af6c8d8d90e5e8a2e0d53a745a9b7">01824</a> <span class="preprocessor">#define HSMCI_SR_SDIOWAIT (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (HSMCI_SR) SDIO Read Wait Operation Status */</span>
<a name="l01825"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gac82bf86e51a197fc5f603a2c5a5cf9f6">01825</a> <span class="preprocessor">#define HSMCI_SR_CSRCV (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (HSMCI_SR) CE-ATA Completion Signal Received */</span>
<a name="l01826"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga94447726592b0f9de1a75f008b61d884">01826</a> <span class="preprocessor">#define HSMCI_SR_RINDE (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (HSMCI_SR) Response Index Error */</span>
<a name="l01827"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga4b1406a3125d034135b623b230dbe4cc">01827</a> <span class="preprocessor">#define HSMCI_SR_RDIRE (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (HSMCI_SR) Response Direction Error */</span>
<a name="l01828"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga2f59a0b5605a77eee8ff106191c69971">01828</a> <span class="preprocessor">#define HSMCI_SR_RCRCE (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (HSMCI_SR) Response CRC Error */</span>
<a name="l01829"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gae27b2a6cd8ec8ff32e511b2eb5cb8f86">01829</a> <span class="preprocessor">#define HSMCI_SR_RENDE (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (HSMCI_SR) Response End Bit Error */</span>
<a name="l01830"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga4f429a2f616db90c3d7c41459ab56e73">01830</a> <span class="preprocessor">#define HSMCI_SR_RTOE (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (HSMCI_SR) Response Time-out Error */</span>
<a name="l01831"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga24ebda910c183e160ff86fe031cccd6e">01831</a> <span class="preprocessor">#define HSMCI_SR_DCRCE (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (HSMCI_SR) Data CRC Error */</span>
<a name="l01832"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gab45492faf22f205c4aee67e238616b77">01832</a> <span class="preprocessor">#define HSMCI_SR_DTOE (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (HSMCI_SR) Data Time-out Error */</span>
<a name="l01833"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gad1bebda5ee5d6e49619c58e590227eaf">01833</a> <span class="preprocessor">#define HSMCI_SR_CSTOE (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (HSMCI_SR) Completion Signal Time-out Error */</span>
<a name="l01834"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga2da4a8e5394152ea29bb98da33216493">01834</a> <span class="preprocessor">#define HSMCI_SR_BLKOVRE (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (HSMCI_SR) DMA Block Overrun Error */</span>
<a name="l01835"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga66063f86f67c6dfed930f555d3c0118a">01835</a> <span class="preprocessor">#define HSMCI_SR_DMADONE (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (HSMCI_SR) DMA Transfer done */</span>
<a name="l01836"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga9846f5f83409d76b6b8502cf94589187">01836</a> <span class="preprocessor">#define HSMCI_SR_FIFOEMPTY (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (HSMCI_SR) FIFO empty flag */</span>
<a name="l01837"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga520d6c71cc8234d21cfd0a826da0f467">01837</a> <span class="preprocessor">#define HSMCI_SR_XFRDONE (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (HSMCI_SR) Transfer Done flag */</span>
<a name="l01838"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga84466939359e210eaa653f3f57b6382c">01838</a> <span class="preprocessor">#define HSMCI_SR_ACKRCV (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (HSMCI_SR) Boot Operation Acknowledge Received */</span>
<a name="l01839"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gabde6cdc5c492607c8a0880c20530f651">01839</a> <span class="preprocessor">#define HSMCI_SR_ACKRCVE (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (HSMCI_SR) Boot Operation Acknowledge Error */</span>
<a name="l01840"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga052dea6a78525c6e0c13ee24db05e140">01840</a> <span class="preprocessor">#define HSMCI_SR_OVRE (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (HSMCI_SR) Overrun */</span>
<a name="l01841"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gaa0892ce93c479aa2f07dd24cac011989">01841</a> <span class="preprocessor">#define HSMCI_SR_UNRE (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (HSMCI_SR) Underrun */</span>
<a name="l01842"></a>01842 <span class="comment">/* -------- HSMCI_IER : (HSMCI Offset: 0x44) Interrupt Enable Register -------- */</span>
<a name="l01843"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga858b785da3e669c8ecb8f85dcf9016bd">01843</a> <span class="preprocessor">#define HSMCI_IER_CMDRDY (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (HSMCI_IER) Command Ready Interrupt Enable */</span>
<a name="l01844"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gaf88aec394d7f9bee6e96b9b926776deb">01844</a> <span class="preprocessor">#define HSMCI_IER_RXRDY (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (HSMCI_IER) Receiver Ready Interrupt Enable */</span>
<a name="l01845"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gadde391344b36d3ddae79e50419bc83ec">01845</a> <span class="preprocessor">#define HSMCI_IER_TXRDY (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (HSMCI_IER) Transmit Ready Interrupt Enable */</span>
<a name="l01846"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga5ba1b69b8a26bf7b24879ae2db45f0d2">01846</a> <span class="preprocessor">#define HSMCI_IER_BLKE (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (HSMCI_IER) Data Block Ended Interrupt Enable */</span>
<a name="l01847"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gaca035a30e754acfca90b1ad8df61ac9a">01847</a> <span class="preprocessor">#define HSMCI_IER_DTIP (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (HSMCI_IER) Data Transfer in Progress Interrupt Enable */</span>
<a name="l01848"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gac81a48daa3c22c8f16275a4a75e903bf">01848</a> <span class="preprocessor">#define HSMCI_IER_NOTBUSY (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (HSMCI_IER) Data Not Busy Interrupt Enable */</span>
<a name="l01849"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga7c40c179d9d0c2e1d6e04403a7d974be">01849</a> <span class="preprocessor">#define HSMCI_IER_SDIOIRQA (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (HSMCI_IER) SDIO Interrupt for Slot A Interrupt Enable */</span>
<a name="l01850"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gaf4960006cf9930122ff4327c879ba163">01850</a> <span class="preprocessor">#define HSMCI_IER_SDIOWAIT (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (HSMCI_IER) SDIO Read Wait Operation Status Interrupt Enable */</span>
<a name="l01851"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga907ec77f964b10b05fa0ecb4f5f25078">01851</a> <span class="preprocessor">#define HSMCI_IER_CSRCV (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (HSMCI_IER) Completion Signal Received Interrupt Enable */</span>
<a name="l01852"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gab30fea01b7dd94f8961f9f0153922197">01852</a> <span class="preprocessor">#define HSMCI_IER_RINDE (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (HSMCI_IER) Response Index Error Interrupt Enable */</span>
<a name="l01853"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga064ba4f408fb903af4d9f61644ad8d52">01853</a> <span class="preprocessor">#define HSMCI_IER_RDIRE (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (HSMCI_IER) Response Direction Error Interrupt Enable */</span>
<a name="l01854"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gabe7c3e312a35aee5d7aba00bb619fba1">01854</a> <span class="preprocessor">#define HSMCI_IER_RCRCE (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (HSMCI_IER) Response CRC Error Interrupt Enable */</span>
<a name="l01855"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga5203e08ff8978f2f7055a8ed3b9db956">01855</a> <span class="preprocessor">#define HSMCI_IER_RENDE (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (HSMCI_IER) Response End Bit Error Interrupt Enable */</span>
<a name="l01856"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga79f508d7d3f153c04a23d82d3411a303">01856</a> <span class="preprocessor">#define HSMCI_IER_RTOE (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (HSMCI_IER) Response Time-out Error Interrupt Enable */</span>
<a name="l01857"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gad8d397b121427cb75e3594ad01fb6697">01857</a> <span class="preprocessor">#define HSMCI_IER_DCRCE (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (HSMCI_IER) Data CRC Error Interrupt Enable */</span>
<a name="l01858"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gaba5d4d92c2e3ee673a57392da8fa2a5e">01858</a> <span class="preprocessor">#define HSMCI_IER_DTOE (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (HSMCI_IER) Data Time-out Error Interrupt Enable */</span>
<a name="l01859"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga04b9e1290c2f413ab200cf39a3e98a87">01859</a> <span class="preprocessor">#define HSMCI_IER_CSTOE (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (HSMCI_IER) Completion Signal Timeout Error Interrupt Enable */</span>
<a name="l01860"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gaa5c4bca1e254b9ea1bf5be1fbbd0b5c9">01860</a> <span class="preprocessor">#define HSMCI_IER_BLKOVRE (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (HSMCI_IER) DMA Block Overrun Error Interrupt Enable */</span>
<a name="l01861"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gaebcbc065b9fd00009213bce398f9fda4">01861</a> <span class="preprocessor">#define HSMCI_IER_DMADONE (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (HSMCI_IER) DMA Transfer completed Interrupt Enable */</span>
<a name="l01862"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga9270a84ed79c774314b073c42be2183e">01862</a> <span class="preprocessor">#define HSMCI_IER_FIFOEMPTY (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (HSMCI_IER) FIFO empty Interrupt enable */</span>
<a name="l01863"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gac1650a6567fc846c80a2c432054a200d">01863</a> <span class="preprocessor">#define HSMCI_IER_XFRDONE (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (HSMCI_IER) Transfer Done Interrupt enable */</span>
<a name="l01864"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga36ab7e2215f8e05ab087ae50a6c5cdd9">01864</a> <span class="preprocessor">#define HSMCI_IER_ACKRCV (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (HSMCI_IER) Boot Acknowledge Interrupt Enable */</span>
<a name="l01865"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga29a27c725586bccb5d14a0639b8422ad">01865</a> <span class="preprocessor">#define HSMCI_IER_ACKRCVE (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (HSMCI_IER) Boot Acknowledge Error Interrupt Enable */</span>
<a name="l01866"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gab0fd75dbf4627eb96fa10af15531fab3">01866</a> <span class="preprocessor">#define HSMCI_IER_OVRE (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (HSMCI_IER) Overrun Interrupt Enable */</span>
<a name="l01867"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga1d38e3119f107e870c67008418ef1184">01867</a> <span class="preprocessor">#define HSMCI_IER_UNRE (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (HSMCI_IER) Underrun Interrupt Enable */</span>
<a name="l01868"></a>01868 <span class="comment">/* -------- HSMCI_IDR : (HSMCI Offset: 0x48) Interrupt Disable Register -------- */</span>
<a name="l01869"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gaf0a3f9cded1fca517c5bfedade4c0739">01869</a> <span class="preprocessor">#define HSMCI_IDR_CMDRDY (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) Command Ready Interrupt Disable */</span>
<a name="l01870"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga263f0278c6d7afd42dd187436a74ec77">01870</a> <span class="preprocessor">#define HSMCI_IDR_RXRDY (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) Receiver Ready Interrupt Disable */</span>
<a name="l01871"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gaef1ba4b630e0eb4e141ed1dbccecfee1">01871</a> <span class="preprocessor">#define HSMCI_IDR_TXRDY (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) Transmit Ready Interrupt Disable */</span>
<a name="l01872"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga14b62a9ced144573931a32f151aec337">01872</a> <span class="preprocessor">#define HSMCI_IDR_BLKE (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) Data Block Ended Interrupt Disable */</span>
<a name="l01873"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gac274bd11bd520961a42ee6eacf3b9ad0">01873</a> <span class="preprocessor">#define HSMCI_IDR_DTIP (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) Data Transfer in Progress Interrupt Disable */</span>
<a name="l01874"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gac5b4a805d81e1e3e9e256ab925c44c17">01874</a> <span class="preprocessor">#define HSMCI_IDR_NOTBUSY (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) Data Not Busy Interrupt Disable */</span>
<a name="l01875"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gad8930b9e2592d2417c9ac68e5ac1b8ca">01875</a> <span class="preprocessor">#define HSMCI_IDR_SDIOIRQA (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) SDIO Interrupt for Slot A Interrupt Disable */</span>
<a name="l01876"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga90aa7eae6979136d93d61cc4b402d5ae">01876</a> <span class="preprocessor">#define HSMCI_IDR_SDIOWAIT (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) SDIO Read Wait Operation Status Interrupt Disable */</span>
<a name="l01877"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gafcb41378b941e35a15db4bdb6c73abe9">01877</a> <span class="preprocessor">#define HSMCI_IDR_CSRCV (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) Completion Signal received interrupt Disable */</span>
<a name="l01878"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gae0a66599104d92c4058dd6d6f0562c84">01878</a> <span class="preprocessor">#define HSMCI_IDR_RINDE (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) Response Index Error Interrupt Disable */</span>
<a name="l01879"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga93f5ec20520386712cdb38cc1ace33c5">01879</a> <span class="preprocessor">#define HSMCI_IDR_RDIRE (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) Response Direction Error Interrupt Disable */</span>
<a name="l01880"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga32b58c979cf1097b5c1020382ef71051">01880</a> <span class="preprocessor">#define HSMCI_IDR_RCRCE (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) Response CRC Error Interrupt Disable */</span>
<a name="l01881"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga11bbbbfd9c006cb89fbd16f53b73c2c6">01881</a> <span class="preprocessor">#define HSMCI_IDR_RENDE (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) Response End Bit Error Interrupt Disable */</span>
<a name="l01882"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga88f8b634004a2573a04ee7aaaff28da3">01882</a> <span class="preprocessor">#define HSMCI_IDR_RTOE (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) Response Time-out Error Interrupt Disable */</span>
<a name="l01883"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga226578cfb59c4032258336b67e7af08f">01883</a> <span class="preprocessor">#define HSMCI_IDR_DCRCE (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) Data CRC Error Interrupt Disable */</span>
<a name="l01884"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga244a8cf620dac303b56a40a49e063d15">01884</a> <span class="preprocessor">#define HSMCI_IDR_DTOE (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) Data Time-out Error Interrupt Disable */</span>
<a name="l01885"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gac8aa9d46ee4315fa018d7f17ca398141">01885</a> <span class="preprocessor">#define HSMCI_IDR_CSTOE (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) Completion Signal Time out Error Interrupt Disable */</span>
<a name="l01886"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga53700acba80e8fa4d42a74474099e49f">01886</a> <span class="preprocessor">#define HSMCI_IDR_BLKOVRE (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) DMA Block Overrun Error Interrupt Disable */</span>
<a name="l01887"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gaff2ad24d6baa9521ce9460e2b13379b6">01887</a> <span class="preprocessor">#define HSMCI_IDR_DMADONE (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) DMA Transfer completed Interrupt Disable */</span>
<a name="l01888"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga067256d7899f43245dfe745f70f3f1bc">01888</a> <span class="preprocessor">#define HSMCI_IDR_FIFOEMPTY (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) FIFO empty Interrupt Disable */</span>
<a name="l01889"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gabdbc566e7b410c527b4c68b966e51a3a">01889</a> <span class="preprocessor">#define HSMCI_IDR_XFRDONE (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) Transfer Done Interrupt Disable */</span>
<a name="l01890"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga43a1fc8b2736c68216e4e9dbed880134">01890</a> <span class="preprocessor">#define HSMCI_IDR_ACKRCV (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) Boot Acknowledge Interrupt Disable */</span>
<a name="l01891"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gafac76df660318ce24b2c6310acc276a5">01891</a> <span class="preprocessor">#define HSMCI_IDR_ACKRCVE (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) Boot Acknowledge Error Interrupt Disable */</span>
<a name="l01892"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gac92740fcc4c248d628be5b323c23aef5">01892</a> <span class="preprocessor">#define HSMCI_IDR_OVRE (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) Overrun Interrupt Disable */</span>
<a name="l01893"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga4cb0fdedd5432799411a0ab426f27a87">01893</a> <span class="preprocessor">#define HSMCI_IDR_UNRE (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) Underrun Interrupt Disable */</span>
<a name="l01894"></a>01894 <span class="comment">/* -------- HSMCI_IMR : (HSMCI Offset: 0x4C) Interrupt Mask Register -------- */</span>
<a name="l01895"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga831c57fd6b95b2012f8c3e0fd01bdb76">01895</a> <span class="preprocessor">#define HSMCI_IMR_CMDRDY (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) Command Ready Interrupt Mask */</span>
<a name="l01896"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga18ba2009df67035f269b60eab5c354e0">01896</a> <span class="preprocessor">#define HSMCI_IMR_RXRDY (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) Receiver Ready Interrupt Mask */</span>
<a name="l01897"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gaed70441a914b325f4be0b0196b2c04ed">01897</a> <span class="preprocessor">#define HSMCI_IMR_TXRDY (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) Transmit Ready Interrupt Mask */</span>
<a name="l01898"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gab41b3553882368fe69d57ef4f5a09c92">01898</a> <span class="preprocessor">#define HSMCI_IMR_BLKE (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) Data Block Ended Interrupt Mask */</span>
<a name="l01899"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gae5fca4f697e2cba7b91f734edfa003dd">01899</a> <span class="preprocessor">#define HSMCI_IMR_DTIP (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) Data Transfer in Progress Interrupt Mask */</span>
<a name="l01900"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga852b1fe28fbb1698a5552e8ae3f791d4">01900</a> <span class="preprocessor">#define HSMCI_IMR_NOTBUSY (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) Data Not Busy Interrupt Mask */</span>
<a name="l01901"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gaa2b88e8c5eb6fcc3d275cd31214da69e">01901</a> <span class="preprocessor">#define HSMCI_IMR_SDIOIRQA (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) SDIO Interrupt for Slot A Interrupt Mask */</span>
<a name="l01902"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gad5c02a08a093d867417ac6b5c0bdb76f">01902</a> <span class="preprocessor">#define HSMCI_IMR_SDIOWAIT (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) SDIO Read Wait Operation Status Interrupt Mask */</span>
<a name="l01903"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga7b619fc83b42987e1ab7cd38ca5c0704">01903</a> <span class="preprocessor">#define HSMCI_IMR_CSRCV (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) Completion Signal Received Interrupt Mask */</span>
<a name="l01904"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gaaf6960d5f06bd844d74925eda562654c">01904</a> <span class="preprocessor">#define HSMCI_IMR_RINDE (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) Response Index Error Interrupt Mask */</span>
<a name="l01905"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga094765fce4e7ff6e0ce218f913abf494">01905</a> <span class="preprocessor">#define HSMCI_IMR_RDIRE (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) Response Direction Error Interrupt Mask */</span>
<a name="l01906"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga8b34e5e6d5c2cc342b9a6154987b0adb">01906</a> <span class="preprocessor">#define HSMCI_IMR_RCRCE (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) Response CRC Error Interrupt Mask */</span>
<a name="l01907"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga4a1bc02832a5459ca08e24d8f968d25f">01907</a> <span class="preprocessor">#define HSMCI_IMR_RENDE (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) Response End Bit Error Interrupt Mask */</span>
<a name="l01908"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga5e32302deee821403075893d5852754d">01908</a> <span class="preprocessor">#define HSMCI_IMR_RTOE (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) Response Time-out Error Interrupt Mask */</span>
<a name="l01909"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga8c0661ef2bbe0c56b40b382dfa5f6623">01909</a> <span class="preprocessor">#define HSMCI_IMR_DCRCE (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) Data CRC Error Interrupt Mask */</span>
<a name="l01910"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga9443de91a9a3e089159ed00aa6182610">01910</a> <span class="preprocessor">#define HSMCI_IMR_DTOE (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) Data Time-out Error Interrupt Mask */</span>
<a name="l01911"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga44840db901c01dba7f942eea44127b2d">01911</a> <span class="preprocessor">#define HSMCI_IMR_CSTOE (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) Completion Signal Time-out Error Interrupt Mask */</span>
<a name="l01912"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga90124986100d433aa42c335f65fcd8cc">01912</a> <span class="preprocessor">#define HSMCI_IMR_BLKOVRE (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) DMA Block Overrun Error Interrupt Mask */</span>
<a name="l01913"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga0e677b2258ee0a062b676846f1467181">01913</a> <span class="preprocessor">#define HSMCI_IMR_DMADONE (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) DMA Transfer Completed Interrupt Mask */</span>
<a name="l01914"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga33b7199f2e3ca940fa5054e6ef943a0c">01914</a> <span class="preprocessor">#define HSMCI_IMR_FIFOEMPTY (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) FIFO Empty Interrupt Mask */</span>
<a name="l01915"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga933a2a3645c16dbb54c820e06589a6be">01915</a> <span class="preprocessor">#define HSMCI_IMR_XFRDONE (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) Transfer Done Interrupt Mask */</span>
<a name="l01916"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga7aeddc7d05e67f109b55ef9dc1830236">01916</a> <span class="preprocessor">#define HSMCI_IMR_ACKRCV (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) Boot Operation Acknowledge Received Interrupt Mask */</span>
<a name="l01917"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga9a4380850b0e086351331fa790c90bfd">01917</a> <span class="preprocessor">#define HSMCI_IMR_ACKRCVE (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) Boot Operation Acknowledge Error Interrupt Mask */</span>
<a name="l01918"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gaad8cf26df36b0a1825dcd6f7865f784e">01918</a> <span class="preprocessor">#define HSMCI_IMR_OVRE (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) Overrun Interrupt Mask */</span>
<a name="l01919"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga35d6b3d7bf73548ae00432e3fccbbcce">01919</a> <span class="preprocessor">#define HSMCI_IMR_UNRE (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) Underrun Interrupt Mask */</span>
<a name="l01920"></a>01920 <span class="comment">/* -------- HSMCI_DMA : (HSMCI Offset: 0x50) DMA Configuration Register -------- */</span>
<a name="l01921"></a>01921 <span class="preprocessor">#define HSMCI_DMA_OFFSET_Pos 0</span>
<a name="l01922"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga88f90165481001d2b967402f2bae41d4">01922</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_DMA_OFFSET_Msk (0x3u &lt;&lt; HSMCI_DMA_OFFSET_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_DMA) DMA Write Buffer Offset */</span>
<a name="l01923"></a>01923 <span class="preprocessor">#define HSMCI_DMA_OFFSET(value) ((HSMCI_DMA_OFFSET_Msk &amp; ((value) &lt;&lt; HSMCI_DMA_OFFSET_Pos)))</span>
<a name="l01924"></a>01924 <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_DMA_CHKSIZE_Pos 4</span>
<a name="l01925"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga288c2e400d1b3053c5af1ed3a6172a12">01925</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_DMA_CHKSIZE_Msk (0x3u &lt;&lt; HSMCI_DMA_CHKSIZE_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_DMA) DMA Channel Read and Write Chunk Size */</span>
<a name="l01926"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga85c70d677a23065bac16959fa16a1eaa">01926</a> <span class="preprocessor">#define   HSMCI_DMA_CHKSIZE_1 (0x0u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (HSMCI_DMA) 1 data available */</span>
<a name="l01927"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gad0e1ed3c16d0b648b5009b48fd30e80a">01927</a> <span class="preprocessor">#define   HSMCI_DMA_CHKSIZE_4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (HSMCI_DMA) 4 data available */</span>
<a name="l01928"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga957497eaa992b2cb579cb89b182a6a83">01928</a> <span class="preprocessor">#define   HSMCI_DMA_CHKSIZE_8 (0x2u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (HSMCI_DMA) 8 data available */</span>
<a name="l01929"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga096997e0846bd84b7cd4f8d64c051bf8">01929</a> <span class="preprocessor">#define   HSMCI_DMA_CHKSIZE_16 (0x3u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (HSMCI_DMA) 16 data available */</span>
<a name="l01930"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gaad2e6265a94dc300134232cf2a6160ab">01930</a> <span class="preprocessor">#define HSMCI_DMA_DMAEN (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (HSMCI_DMA) DMA Hardware Handshaking Enable */</span>
<a name="l01931"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gabd029e8fadf3bd8e8575ff113d13afcc">01931</a> <span class="preprocessor">#define HSMCI_DMA_ROPT (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (HSMCI_DMA) Read Optimization with padding */</span>
<a name="l01932"></a>01932 <span class="comment">/* -------- HSMCI_CFG : (HSMCI Offset: 0x54) Configuration Register -------- */</span>
<a name="l01933"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga1eaae769ff1bde3835d89e11b0e5945e">01933</a> <span class="preprocessor">#define HSMCI_CFG_FIFOMODE (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (HSMCI_CFG) HSMCI Internal FIFO control mode */</span>
<a name="l01934"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gaaa730d5df74270d50ae4880377ac5936">01934</a> <span class="preprocessor">#define HSMCI_CFG_FERRCTRL (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (HSMCI_CFG) Flow Error flag reset control mode */</span>
<a name="l01935"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gadecb0441678239898fc065ba5c451f64">01935</a> <span class="preprocessor">#define HSMCI_CFG_HSMODE (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (HSMCI_CFG) High Speed Mode */</span>
<a name="l01936"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga39e72fd1b30f17e8f18ddad63531dc44">01936</a> <span class="preprocessor">#define HSMCI_CFG_LSYNC (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (HSMCI_CFG) Synchronize on the last block */</span>
<a name="l01937"></a>01937 <span class="comment">/* -------- HSMCI_WPMR : (HSMCI Offset: 0xE4) Write Protection Mode Register -------- */</span>
<a name="l01938"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gaacec4f3151572f1240d3d2b70cc60820">01938</a> <span class="preprocessor">#define HSMCI_WPMR_WP_EN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (HSMCI_WPMR) Write Protection Enable */</span>
<a name="l01939"></a>01939 <span class="preprocessor">#define HSMCI_WPMR_WP_KEY_Pos 8</span>
<a name="l01940"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga0103316b370616b852166a01eacdd3e6">01940</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_WPMR_WP_KEY_Msk (0xffffffu &lt;&lt; HSMCI_WPMR_WP_KEY_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_WPMR) Write Protection Key password */</span>
<a name="l01941"></a>01941 <span class="preprocessor">#define HSMCI_WPMR_WP_KEY(value) ((HSMCI_WPMR_WP_KEY_Msk &amp; ((value) &lt;&lt; HSMCI_WPMR_WP_KEY_Pos)))</span>
<a name="l01942"></a>01942 <span class="preprocessor"></span><span class="comment">/* -------- HSMCI_WPSR : (HSMCI Offset: 0xE8) Write Protection Status Register -------- */</span>
<a name="l01943"></a>01943 <span class="preprocessor">#define HSMCI_WPSR_WP_VS_Pos 0</span>
<a name="l01944"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga65f3407db38446d74148b2ca892e5fc2">01944</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_WPSR_WP_VS_Msk (0xfu &lt;&lt; HSMCI_WPSR_WP_VS_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_WPSR) Write Protection Violation Status */</span>
<a name="l01945"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga0bf0ab6a7ba7c7c98094bd7e8b9fe036">01945</a> <span class="preprocessor">#define   HSMCI_WPSR_WP_VS_NONE (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (HSMCI_WPSR) No Write Protection Violation occurred since the last read of this register (WP_SR) */</span>
<a name="l01946"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gad6490e964092273b4f5fd461d4b037f0">01946</a> <span class="preprocessor">#define   HSMCI_WPSR_WP_VS_WRITE (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (HSMCI_WPSR) Write Protection detected unauthorized attempt to write a control register had occurred (since the last read.) */</span>
<a name="l01947"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gaa9ac2e6764fc5bc58de09d92e44cff35">01947</a> <span class="preprocessor">#define   HSMCI_WPSR_WP_VS_RESET (0x2u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (HSMCI_WPSR) Software reset had been performed while Write Protection was enabled (since the last read). */</span>
<a name="l01948"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#gacb36f2296b70ac32f2cc79225eac71be">01948</a> <span class="preprocessor">#define   HSMCI_WPSR_WP_VS_BOTH (0x3u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (HSMCI_WPSR) Both Write Protection violation and software reset with Write Protection enabled have occurred since the last read. */</span>
<a name="l01949"></a>01949 <span class="preprocessor">#define HSMCI_WPSR_WP_VSRC_Pos 8</span>
<a name="l01950"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga25d9998d55c74ac552301b52cf14a65d">01950</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_WPSR_WP_VSRC_Msk (0xffffu &lt;&lt; HSMCI_WPSR_WP_VSRC_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_WPSR) Write Protection Violation SouRCe */</span>
<a name="l01951"></a>01951 <span class="comment">/* -------- HSMCI_FIFO[256] : (HSMCI Offset: 0x200) FIFO Memory Aperture0 -------- */</span>
<a name="l01952"></a>01952 <span class="preprocessor">#define HSMCI_FIFO_DATA_Pos 0</span>
<a name="l01953"></a><a class="code" href="group___a_t91_s_a_m9_g15___h_s_m_c_i.html#ga985e41524412dc6befac8b87b67a4810">01953</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_FIFO_DATA_Msk (0xffffffffu &lt;&lt; HSMCI_FIFO_DATA_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_FIFO[256]) Data to Read or Data to Write */</span>
<a name="l01954"></a>01954 <span class="preprocessor">#define HSMCI_FIFO_DATA(value) ((HSMCI_FIFO_DATA_Msk &amp; ((value) &lt;&lt; HSMCI_FIFO_DATA_Pos)))</span>
<a name="l01955"></a>01955 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01956"></a>01956 <span class="comment">/*@}*/</span>
<a name="l01957"></a>01957 
<a name="l01958"></a>01958 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l01959"></a>01959 <span class="comment">/**  SOFTWARE API DEFINITION FOR LCD Controller */</span>
<a name="l01960"></a>01960 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l01961"></a>01961 <span class="comment">/** \addtogroup AT91SAM9G15_LCDC LCD Controller */</span><span class="comment"></span>
<a name="l01962"></a>01962 <span class="comment">/*@{*/</span>
<a name="l01963"></a>01963 
<a name="l01964"></a>01964 <span class="preprocessor">#ifndef __ASSEMBLY__</span>
<a name="l01965"></a>01965 <span class="preprocessor"></span><span class="comment">/** \brief Lcdc hardware registers */</span>
<a name="l01966"></a><a class="code" href="struct_lcdc.html">01966</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l01967"></a><a class="code" href="struct_lcdc.html#adf446e1cc3b748fab63156369f352176">01967</a>   RwReg LCDC_LCDCFG0;       <span class="comment">/**&lt; \brief (Lcdc Offset: 0x00000000) LCD Controller Configuration Register 0 */</span>
<a name="l01968"></a><a class="code" href="struct_lcdc.html#aac00de34fe3c189c17609cd47a6ca85f">01968</a>   RwReg LCDC_LCDCFG1;       <span class="comment">/**&lt; \brief (Lcdc Offset: 0x00000004) LCD Controller Configuration Register 1 */</span>
<a name="l01969"></a><a class="code" href="struct_lcdc.html#acdb45d17aa621ffcdf89c348746d8d0c">01969</a>   RwReg LCDC_LCDCFG2;       <span class="comment">/**&lt; \brief (Lcdc Offset: 0x00000008) LCD Controller Configuration Register 2 */</span>
<a name="l01970"></a><a class="code" href="struct_lcdc.html#a742ea75c301d560e81f8332a48d2819d">01970</a>   RwReg LCDC_LCDCFG3;       <span class="comment">/**&lt; \brief (Lcdc Offset: 0x0000000C) LCD Controller Configuration Register 3 */</span>
<a name="l01971"></a><a class="code" href="struct_lcdc.html#acef73679519bfdeb3fc06155148f4889">01971</a>   RwReg LCDC_LCDCFG4;       <span class="comment">/**&lt; \brief (Lcdc Offset: 0x00000010) LCD Controller Configuration Register 4 */</span>
<a name="l01972"></a><a class="code" href="struct_lcdc.html#afc72690b9a6bd929c7179d6db919d6e6">01972</a>   RwReg LCDC_LCDCFG5;       <span class="comment">/**&lt; \brief (Lcdc Offset: 0x00000014) LCD Controller Configuration Register 5 */</span>
<a name="l01973"></a><a class="code" href="struct_lcdc.html#a618e34e6163aadf3f0d67a853646864e">01973</a>   RwReg LCDC_LCDCFG6;       <span class="comment">/**&lt; \brief (Lcdc Offset: 0x00000018) LCD Controller Configuration Register 6 */</span>
<a name="l01974"></a>01974   RoReg Reserved1[1];
<a name="l01975"></a><a class="code" href="struct_lcdc.html#ac22e454a869e4548050e38c08c7c7b7c">01975</a>   WoReg LCDC_LCDEN;         <span class="comment">/**&lt; \brief (Lcdc Offset: 0x00000020) LCD Controller Enable Register */</span>
<a name="l01976"></a><a class="code" href="struct_lcdc.html#a6d57953d041a0d860aa40f3ef22e0a25">01976</a>   WoReg LCDC_LCDDIS;        <span class="comment">/**&lt; \brief (Lcdc Offset: 0x00000024) LCD Controller Disable Register */</span>
<a name="l01977"></a><a class="code" href="struct_lcdc.html#a1a5c76b99c4086c1466ebec350e821be">01977</a>   RoReg LCDC_LCDSR;         <span class="comment">/**&lt; \brief (Lcdc Offset: 0x00000028) LCD Controller Status Register */</span>
<a name="l01978"></a><a class="code" href="struct_lcdc.html#a637930ae2021976d1f6dd45c1051f3c6">01978</a>   WoReg LCDC_LCDIER;        <span class="comment">/**&lt; \brief (Lcdc Offset: 0x0000002C) LCD Controller Interrupt Enable Register */</span>
<a name="l01979"></a><a class="code" href="struct_lcdc.html#a209e7d356b6bd91e4b52f77842c3326f">01979</a>   WoReg LCDC_LCDIDR;        <span class="comment">/**&lt; \brief (Lcdc Offset: 0x00000030) LCD Controller Interrupt Disable Register */</span>
<a name="l01980"></a><a class="code" href="struct_lcdc.html#a0c4bc4880ccd8058168c2c4052607046">01980</a>   RoReg LCDC_LCDIMR;        <span class="comment">/**&lt; \brief (Lcdc Offset: 0x00000034) LCD Controller Interrupt Mask Register */</span>
<a name="l01981"></a><a class="code" href="struct_lcdc.html#a7e8d934b6a7ae2fff99c7fbdc9927ac6">01981</a>   RoReg LCDC_LCDISR;        <span class="comment">/**&lt; \brief (Lcdc Offset: 0x00000038) LCD Controller Interrupt Status Register */</span>
<a name="l01982"></a>01982   RoReg Reserved2[1];
<a name="l01983"></a><a class="code" href="struct_lcdc.html#ae7509940cef5081ef98593b7aa29b73f">01983</a>   WoReg LCDC_BASECHER;      <span class="comment">/**&lt; \brief (Lcdc Offset: 0x00000040) Base Layer Channel Enable Register */</span>
<a name="l01984"></a><a class="code" href="struct_lcdc.html#acbc204d69928388cfe83bad6443635f6">01984</a>   WoReg LCDC_BASECHDR;      <span class="comment">/**&lt; \brief (Lcdc Offset: 0x00000044) Base Layer Channel Disable Register */</span>
<a name="l01985"></a><a class="code" href="struct_lcdc.html#a1c0325b4df186769e15288528a0df151">01985</a>   RoReg LCDC_BASECHSR;      <span class="comment">/**&lt; \brief (Lcdc Offset: 0x00000048) Base Layer Channel Status Register */</span>
<a name="l01986"></a><a class="code" href="struct_lcdc.html#a30209b11ff5c88017366d38faddfa537">01986</a>   WoReg LCDC_BASEIER;       <span class="comment">/**&lt; \brief (Lcdc Offset: 0x0000004C) Base Layer Interrupt Enable Register */</span>
<a name="l01987"></a><a class="code" href="struct_lcdc.html#afb417f029738d3a5d2ee89582c462906">01987</a>   WoReg LCDC_BASEIDR;       <span class="comment">/**&lt; \brief (Lcdc Offset: 0x00000050) Base Layer Interrupt Disabled Register */</span>
<a name="l01988"></a><a class="code" href="struct_lcdc.html#a3a32e1077a29b48bac8be3a7b5ba28ad">01988</a>   RoReg LCDC_BASEIMR;       <span class="comment">/**&lt; \brief (Lcdc Offset: 0x00000054) Base Layer Interrupt Mask Register */</span>
<a name="l01989"></a><a class="code" href="struct_lcdc.html#aac8124b2e9e756f75caceff147fce7ba">01989</a>   RoReg LCDC_BASEISR;       <span class="comment">/**&lt; \brief (Lcdc Offset: 0x00000058) Base Layer Interrupt status Register */</span>
<a name="l01990"></a><a class="code" href="struct_lcdc.html#abe21add28b4cf423a6a9d5cfadd211b8">01990</a>   RwReg LCDC_BASEHEAD;      <span class="comment">/**&lt; \brief (Lcdc Offset: 0x0000005C) Base Layer DMA Head Register */</span>
<a name="l01991"></a><a class="code" href="struct_lcdc.html#a50c096dd5c9f1fa91616d681800e97a9">01991</a>   RwReg LCDC_BASEADDR;      <span class="comment">/**&lt; \brief (Lcdc Offset: 0x00000060) Base Layer DMA Address Register */</span>
<a name="l01992"></a><a class="code" href="struct_lcdc.html#adcd1b75a9fa029cc91e778ce87bf311d">01992</a>   RwReg LCDC_BASECTRL;      <span class="comment">/**&lt; \brief (Lcdc Offset: 0x00000064) Base Layer DMA Control Register */</span>
<a name="l01993"></a><a class="code" href="struct_lcdc.html#a4fc7f870bb71c8fc87aae233e3b4e2a8">01993</a>   RwReg LCDC_BASENEXT;      <span class="comment">/**&lt; \brief (Lcdc Offset: 0x00000068) Base Layer DMA Next Register */</span>
<a name="l01994"></a><a class="code" href="struct_lcdc.html#aee52a36a2d428193d10c9d4097532b25">01994</a>   RwReg LCDC_BASECFG0;      <span class="comment">/**&lt; \brief (Lcdc Offset: 0x0000006C) Base Layer Configuration Register 0 */</span>
<a name="l01995"></a><a class="code" href="struct_lcdc.html#ae5170f11f2e6fdddb2e378b22a03c54c">01995</a>   RwReg LCDC_BASECFG1;      <span class="comment">/**&lt; \brief (Lcdc Offset: 0x00000070) Base Layer Configuration Register 1 */</span>
<a name="l01996"></a><a class="code" href="struct_lcdc.html#aec8435bb4c819779e88b96eced5c9925">01996</a>   RwReg LCDC_BASECFG2;      <span class="comment">/**&lt; \brief (Lcdc Offset: 0x00000074) Base Layer Configuration Register 2 */</span>
<a name="l01997"></a><a class="code" href="struct_lcdc.html#a72050f0f74d375168c96e71ec2b6fb24">01997</a>   RwReg LCDC_BASECFG3;      <span class="comment">/**&lt; \brief (Lcdc Offset: 0x00000078) Base Layer Configuration Register 3 */</span>
<a name="l01998"></a><a class="code" href="struct_lcdc.html#aea95b880de16bb22bb8328a2cc6d4e35">01998</a>   RwReg LCDC_BASECFG4;      <span class="comment">/**&lt; \brief (Lcdc Offset: 0x0000007C) Base Layer Configuration Register 4 */</span>
<a name="l01999"></a>01999   RoReg Reserved3[32];
<a name="l02000"></a><a class="code" href="struct_lcdc.html#a71eeae7544aeb95c1eb75a282d617227">02000</a>   WoReg LCDC_OVRCHER1;      <span class="comment">/**&lt; \brief (Lcdc Offset: 0x00000100) Overlay 1 Channel Enable Register */</span>
<a name="l02001"></a><a class="code" href="struct_lcdc.html#aa092531a371d099d744cb41ecb9e4be3">02001</a>   WoReg LCDC_OVRCHDR1;      <span class="comment">/**&lt; \brief (Lcdc Offset: 0x00000104) Overlay 1 Channel Disable Register */</span>
<a name="l02002"></a><a class="code" href="struct_lcdc.html#af08fb9e477183a0a43093e0d1d40d0e1">02002</a>   RoReg LCDC_OVRCHSR1;      <span class="comment">/**&lt; \brief (Lcdc Offset: 0x00000108) Overlay 1 Channel Status Register */</span>
<a name="l02003"></a><a class="code" href="struct_lcdc.html#a0e5e84120d436e6bf04ec76fb5e1b983">02003</a>   WoReg LCDC_OVRIER1;       <span class="comment">/**&lt; \brief (Lcdc Offset: 0x0000010C) Overlay 1 Interrupt Enable Register */</span>
<a name="l02004"></a><a class="code" href="struct_lcdc.html#abe9c6285af53f4a5e26d84309a8e6b31">02004</a>   WoReg LCDC_OVRIDR1;       <span class="comment">/**&lt; \brief (Lcdc Offset: 0x00000110) Overlay 1 Interrupt Disable Register */</span>
<a name="l02005"></a><a class="code" href="struct_lcdc.html#aab6fc9fe797b4087c1b4ad41ce04bacb">02005</a>   RoReg LCDC_OVRIMR1;       <span class="comment">/**&lt; \brief (Lcdc Offset: 0x00000114) Overlay 1 Interrupt Mask Register */</span>
<a name="l02006"></a><a class="code" href="struct_lcdc.html#a5ef6990bcbcb3705b16170d4f1a04549">02006</a>   RoReg LCDC_OVRISR1;       <span class="comment">/**&lt; \brief (Lcdc Offset: 0x00000118) Overlay 1 Interrupt Status Register */</span>
<a name="l02007"></a><a class="code" href="struct_lcdc.html#ab47ef8534d8eff9c80a194103fb1aebd">02007</a>   RwReg LCDC_OVRHEAD1;      <span class="comment">/**&lt; \brief (Lcdc Offset: 0x0000011C) Overlay 1 DMA Head Register */</span>
<a name="l02008"></a><a class="code" href="struct_lcdc.html#a29001144e1d9441bec2aa801dd3601ff">02008</a>   RwReg LCDC_OVRADDR1;      <span class="comment">/**&lt; \brief (Lcdc Offset: 0x00000120) Overlay 1 DMA Address Register */</span>
<a name="l02009"></a><a class="code" href="struct_lcdc.html#adf9661a1d39ca03709182895223e7d7a">02009</a>   RwReg LCDC_OVRCTRL1;      <span class="comment">/**&lt; \brief (Lcdc Offset: 0x00000124) Overlay1 DMA Control Register */</span>
<a name="l02010"></a><a class="code" href="struct_lcdc.html#ab1793731ccb7f4a274a5740698a81231">02010</a>   RwReg LCDC_OVRNEXT1;      <span class="comment">/**&lt; \brief (Lcdc Offset: 0x00000128) Overlay1 DMA Next Register */</span>
<a name="l02011"></a><a class="code" href="struct_lcdc.html#a30255261885a521c8306586410ce637e">02011</a>   RwReg LCDC_OVR1CFG0;      <span class="comment">/**&lt; \brief (Lcdc Offset: 0x0000012C) Overlay 1 Configuration 0 Register */</span>
<a name="l02012"></a><a class="code" href="struct_lcdc.html#ac2668dccf817e4a0ee6644b359d0b64d">02012</a>   RwReg LCDC_OVR1CFG1;      <span class="comment">/**&lt; \brief (Lcdc Offset: 0x00000130) Overlay 1 Configuration 1 Register */</span>
<a name="l02013"></a><a class="code" href="struct_lcdc.html#ac6f1d5463673a1b6a4bf795852b71109">02013</a>   RwReg LCDC_OVR1CFG2;      <span class="comment">/**&lt; \brief (Lcdc Offset: 0x00000134) Overlay 1 Configuration 2 Register */</span>
<a name="l02014"></a><a class="code" href="struct_lcdc.html#aff27befcc1436b28d00671b1bafb12ca">02014</a>   RwReg LCDC_OVR1CFG3;      <span class="comment">/**&lt; \brief (Lcdc Offset: 0x00000138) Overlay 1 Configuration 3 Register */</span>
<a name="l02015"></a><a class="code" href="struct_lcdc.html#accb2a62fb88cf7ab491308bb5d819f24">02015</a>   RwReg LCDC_OVR1CFG4;      <span class="comment">/**&lt; \brief (Lcdc Offset: 0x0000013C) Overlay 1 Configuration 4 Register */</span>
<a name="l02016"></a><a class="code" href="struct_lcdc.html#a38684091deda8b4f0b507caae18bb3dc">02016</a>   RwReg LCDC_OVR1CFG5;      <span class="comment">/**&lt; \brief (Lcdc Offset: 0x00000140) Overlay 1 Configuration 5 Register */</span>
<a name="l02017"></a><a class="code" href="struct_lcdc.html#a11cdea5244ed88c612511f173ddccc35">02017</a>   RwReg LCDC_OVR1CFG6;      <span class="comment">/**&lt; \brief (Lcdc Offset: 0x00000144) Overlay 1 Configuration 6 Register */</span>
<a name="l02018"></a><a class="code" href="struct_lcdc.html#ad8c9d7cec01dc8849eaa61e2927aa340">02018</a>   RwReg LCDC_OVR1CFG7;      <span class="comment">/**&lt; \brief (Lcdc Offset: 0x00000148) Overlay 1 Configuration 7 Register */</span>
<a name="l02019"></a><a class="code" href="struct_lcdc.html#a3b418791892143e2d14b93a4a41a6238">02019</a>   RwReg LCDC_OVR1CFG8;      <span class="comment">/**&lt; \brief (Lcdc Offset: 0x0000014C) Overlay 1 Configuration 8 Register */</span>
<a name="l02020"></a><a class="code" href="struct_lcdc.html#af8709b4f7e0d07a2b99bf967d8103cad">02020</a>   RwReg LCDC_OVR1CFG9;      <span class="comment">/**&lt; \brief (Lcdc Offset: 0x00000150) Overlay 1 Configuration 9 Register */</span>
<a name="l02021"></a>02021   RoReg Reserved4[75];
<a name="l02022"></a><a class="code" href="struct_lcdc.html#a0624440737c6957fa4fef437dc9e7aab">02022</a>   WoReg LCDC_HEOCHER;       <span class="comment">/**&lt; \brief (Lcdc Offset: 0x00000280) High End Overlay Channel Enable Register */</span>
<a name="l02023"></a><a class="code" href="struct_lcdc.html#a02cc4f9e9610ad7dd40cacf3018338ba">02023</a>   WoReg LCDC_HEOCHDR;       <span class="comment">/**&lt; \brief (Lcdc Offset: 0x00000284) High End Overlay Channel Disable Register */</span>
<a name="l02024"></a><a class="code" href="struct_lcdc.html#a086cb1e372012a97fd4e6db5e315471b">02024</a>   RoReg LCDC_HEOCHSR;       <span class="comment">/**&lt; \brief (Lcdc Offset: 0x00000288) High End Overlay Channel Status Register */</span>
<a name="l02025"></a><a class="code" href="struct_lcdc.html#a08f9e0da5548aecc8b3ed8182bbf2212">02025</a>   WoReg LCDC_HEOIER;        <span class="comment">/**&lt; \brief (Lcdc Offset: 0x0000028C) High End Overlay Interrupt Enable Register */</span>
<a name="l02026"></a><a class="code" href="struct_lcdc.html#ac199902141393420743ea8d7a215155e">02026</a>   WoReg LCDC_HEOIDR;        <span class="comment">/**&lt; \brief (Lcdc Offset: 0x00000290) High End Overlay Interrupt Disable Register */</span>
<a name="l02027"></a><a class="code" href="struct_lcdc.html#a614a407e01f1404a35846e6c81b5c299">02027</a>   RoReg LCDC_HEOIMR;        <span class="comment">/**&lt; \brief (Lcdc Offset: 0x00000294) High End Overlay Interrupt Mask Register */</span>
<a name="l02028"></a><a class="code" href="struct_lcdc.html#a1d20968129504d5789158906a2dbb5db">02028</a>   RoReg LCDC_HEOISR;        <span class="comment">/**&lt; \brief (Lcdc Offset: 0x00000298) High End Overlay Interrupt Status Register */</span>
<a name="l02029"></a><a class="code" href="struct_lcdc.html#abb86a48587f9398aac21aed7c954f1ac">02029</a>   RwReg LCDC_HEOHEAD;       <span class="comment">/**&lt; \brief (Lcdc Offset: 0x0000029C) High End Overlay DMA Head Register */</span>
<a name="l02030"></a><a class="code" href="struct_lcdc.html#accbc35689bc6c1a8467a5f816e61ea48">02030</a>   RwReg LCDC_HEOADDR;       <span class="comment">/**&lt; \brief (Lcdc Offset: 0x000002A0) High End Overlay DMA Address Register */</span>
<a name="l02031"></a><a class="code" href="struct_lcdc.html#a31fa243d9eddb007abdab718b99183c1">02031</a>   RwReg LCDC_HEOCTRL;       <span class="comment">/**&lt; \brief (Lcdc Offset: 0x000002A4) High End Overlay DMA Control Register */</span>
<a name="l02032"></a><a class="code" href="struct_lcdc.html#a01d3e0396ef2f2858d90226de1d3489c">02032</a>   RwReg LCDC_HEONEXT;       <span class="comment">/**&lt; \brief (Lcdc Offset: 0x000002A8) High End Overlay DMA Next Register */</span>
<a name="l02033"></a><a class="code" href="struct_lcdc.html#a50f844bd64292f3debddf74892681f8a">02033</a>   RwReg LCDC_HEOUHEAD;      <span class="comment">/**&lt; \brief (Lcdc Offset: 0x000002AC) High End Overlay U DMA Head Register */</span>
<a name="l02034"></a><a class="code" href="struct_lcdc.html#a4f62a2afce4da0818272c12a714f091e">02034</a>   RwReg LCDC_HEOUADDR;      <span class="comment">/**&lt; \brief (Lcdc Offset: 0x000002B0) High End Overlay U DMA Address Register */</span>
<a name="l02035"></a><a class="code" href="struct_lcdc.html#a08223aeed374ac4031c4f97a5a1c5052">02035</a>   RwReg LCDC_HEOUCTRL;      <span class="comment">/**&lt; \brief (Lcdc Offset: 0x000002B4) High End Overlay U DMA Control Register */</span>
<a name="l02036"></a><a class="code" href="struct_lcdc.html#a65ab0b4e962456961502fbbc50821e6a">02036</a>   RwReg LCDC_HEOUNEXT;      <span class="comment">/**&lt; \brief (Lcdc Offset: 0x000002B8) High End Overlay U DMA Next Register */</span>
<a name="l02037"></a><a class="code" href="struct_lcdc.html#a675a29f2c95e11deaf1511d99d905f5f">02037</a>   RwReg LCDC_HEOVHEAD;      <span class="comment">/**&lt; \brief (Lcdc Offset: 0x000002BC) High End Overlay V DMA Head Register */</span>
<a name="l02038"></a><a class="code" href="struct_lcdc.html#a20043790c43e18de2f8ad155814a1e30">02038</a>   RwReg LCDC_HEOVADDR;      <span class="comment">/**&lt; \brief (Lcdc Offset: 0x000002C0) High End Overlay V DMA Address Register */</span>
<a name="l02039"></a><a class="code" href="struct_lcdc.html#a1cfb5a56b521b396b0fc9927b1f195d7">02039</a>   RwReg LCDC_HEOVCTRL;      <span class="comment">/**&lt; \brief (Lcdc Offset: 0x000002C4) High End Overlay V DMA Control Register */</span>
<a name="l02040"></a><a class="code" href="struct_lcdc.html#ac666998202ce76f7cc7147b32aa29c29">02040</a>   RwReg LCDC_HEOVNEXT;      <span class="comment">/**&lt; \brief (Lcdc Offset: 0x000002C8) High End Overlay VDMA Next Register */</span>
<a name="l02041"></a><a class="code" href="struct_lcdc.html#a4836c282d778049d82397cf8b0965b08">02041</a>   RwReg LCDC_HEOCFG0;       <span class="comment">/**&lt; \brief (Lcdc Offset: 0x000002CC) High End Overlay Configuration Register 0 */</span>
<a name="l02042"></a><a class="code" href="struct_lcdc.html#a1b5fc3c3eced99f8849ad2879ca610d1">02042</a>   RwReg LCDC_HEOCFG1;       <span class="comment">/**&lt; \brief (Lcdc Offset: 0x000002D0) High End Overlay Configuration Register 1 */</span>
<a name="l02043"></a><a class="code" href="struct_lcdc.html#a3acf59c3fbb2edab5bb48e0c82f67fb0">02043</a>   RwReg LCDC_HEOCFG2;       <span class="comment">/**&lt; \brief (Lcdc Offset: 0x000002D4) High End Overlay Configuration Register 2 */</span>
<a name="l02044"></a><a class="code" href="struct_lcdc.html#a7b32c019f53686577202f129be3e917f">02044</a>   RwReg LCDC_HEOCFG3;       <span class="comment">/**&lt; \brief (Lcdc Offset: 0x000002D8) High End Overlay Configuration Register 3 */</span>
<a name="l02045"></a><a class="code" href="struct_lcdc.html#aae2a79187c35f550050cf34af72dd9f3">02045</a>   RwReg LCDC_HEOCFG4;       <span class="comment">/**&lt; \brief (Lcdc Offset: 0x000002DC) High End Overlay Configuration Register 4 */</span>
<a name="l02046"></a><a class="code" href="struct_lcdc.html#a55290be1f660a0f351652721ac9285ce">02046</a>   RwReg LCDC_HEOCFG5;       <span class="comment">/**&lt; \brief (Lcdc Offset: 0x000002E0) High End Overlay Configuration Register 5 */</span>
<a name="l02047"></a><a class="code" href="struct_lcdc.html#a5cc2d995df2228fe555198d1d5867dac">02047</a>   RwReg LCDC_HEOCFG6;       <span class="comment">/**&lt; \brief (Lcdc Offset: 0x000002E4) High End Overlay Configuration Register 6 */</span>
<a name="l02048"></a><a class="code" href="struct_lcdc.html#a799edd892d59b4632d897678c8326b82">02048</a>   RwReg LCDC_HEOCFG7;       <span class="comment">/**&lt; \brief (Lcdc Offset: 0x000002E8) High End Overlay Configuration Register 7 */</span>
<a name="l02049"></a><a class="code" href="struct_lcdc.html#a368244cc826855e5fb9c339dcfd649e8">02049</a>   RwReg LCDC_HEOCFG8;       <span class="comment">/**&lt; \brief (Lcdc Offset: 0x000002EC) High End Overlay Configuration Register 8 */</span>
<a name="l02050"></a><a class="code" href="struct_lcdc.html#ae4ef43867d24175b34f1e30dfd1f2f7a">02050</a>   RwReg LCDC_HEOCFG9;       <span class="comment">/**&lt; \brief (Lcdc Offset: 0x000002F0) High End Overlay Configuration Register 9 */</span>
<a name="l02051"></a><a class="code" href="struct_lcdc.html#ae24371289d0e1d5357faa9ae5f83b53c">02051</a>   RwReg LCDC_HEOCFG10;      <span class="comment">/**&lt; \brief (Lcdc Offset: 0x000002F4) High End Overlay Configuration Register 10 */</span>
<a name="l02052"></a><a class="code" href="struct_lcdc.html#a9b6e530655758220616f9dfc30e0d87e">02052</a>   RwReg LCDC_HEOCFG11;      <span class="comment">/**&lt; \brief (Lcdc Offset: 0x000002F8) High End Overlay Configuration Register 11 */</span>
<a name="l02053"></a><a class="code" href="struct_lcdc.html#a66fb71cbd74e70b54f1502b43bf10e71">02053</a>   RwReg LCDC_HEOCFG12;      <span class="comment">/**&lt; \brief (Lcdc Offset: 0x000002FC) High End Overlay Configuration Register 12 */</span>
<a name="l02054"></a><a class="code" href="struct_lcdc.html#a77fb5e7e2b1d8cd3a21f49d29633e65a">02054</a>   RwReg LCDC_HEOCFG13;      <span class="comment">/**&lt; \brief (Lcdc Offset: 0x00000300) High End Overlay Configuration Register 13 */</span>
<a name="l02055"></a><a class="code" href="struct_lcdc.html#ac5cbbdeebd60e6648ee3bbf26ab8595c">02055</a>   RwReg LCDC_HEOCFG14;      <span class="comment">/**&lt; \brief (Lcdc Offset: 0x00000304) High End Overlay Configuration Register 14 */</span>
<a name="l02056"></a><a class="code" href="struct_lcdc.html#a3de0ac626942c0f576d781f4163f8901">02056</a>   RwReg LCDC_HEOCFG15;      <span class="comment">/**&lt; \brief (Lcdc Offset: 0x00000308) High End Overlay Configuration Register 15 */</span>
<a name="l02057"></a><a class="code" href="struct_lcdc.html#a73c925575c73e9ff2608a87225204504">02057</a>   RwReg LCDC_HEOCFG16;      <span class="comment">/**&lt; \brief (Lcdc Offset: 0x0000030C) High End Overlay Configuration Register 16 */</span>
<a name="l02058"></a>02058   RoReg Reserved5[12];
<a name="l02059"></a><a class="code" href="struct_lcdc.html#a35bb6e2f732429018eaa3014667eeb13">02059</a>   WoReg LCDC_HCRCHER;       <span class="comment">/**&lt; \brief (Lcdc Offset: 0x00000340) Hardware Cursor Channel Enable Register */</span>
<a name="l02060"></a><a class="code" href="struct_lcdc.html#a6d5c5acd5f2d00bd4194b434bb227b03">02060</a>   WoReg LCDC_HCRCHDR;       <span class="comment">/**&lt; \brief (Lcdc Offset: 0x00000344) Hardware Cursor Channel Disable Register */</span>
<a name="l02061"></a><a class="code" href="struct_lcdc.html#ac3451c88adfc6a660c1174c381da38f0">02061</a>   RoReg LCDC_HCRCHSR;       <span class="comment">/**&lt; \brief (Lcdc Offset: 0x00000348) Hardware Cursor Channel Status Register */</span>
<a name="l02062"></a><a class="code" href="struct_lcdc.html#a17dd519d5c0b2ad2a3a4091717d20db6">02062</a>   WoReg LCDC_HCRIER;        <span class="comment">/**&lt; \brief (Lcdc Offset: 0x0000034C) Hardware Cursor Interrupt Enable Register */</span>
<a name="l02063"></a><a class="code" href="struct_lcdc.html#a4dc3ddd849b61b279ba39e4d2371775d">02063</a>   WoReg LCDC_HCRIDR;        <span class="comment">/**&lt; \brief (Lcdc Offset: 0x00000350) Hardware Cursor Interrupt Disable Register */</span>
<a name="l02064"></a><a class="code" href="struct_lcdc.html#a7fc42bb7b2a4105cfe0b3ff8ac6acac5">02064</a>   RoReg LCDC_HCRIMR;        <span class="comment">/**&lt; \brief (Lcdc Offset: 0x00000354) Hardware Cursor Interrupt Mask Register */</span>
<a name="l02065"></a><a class="code" href="struct_lcdc.html#a2cb3770edbeeb1f7507e1b895ed2a52e">02065</a>   RoReg LCDC_HCRISR;        <span class="comment">/**&lt; \brief (Lcdc Offset: 0x00000358) Hardware Cursor Interrupt Status Register */</span>
<a name="l02066"></a><a class="code" href="struct_lcdc.html#a4bd92d22ec3146046b86bee1f0b077be">02066</a>   RwReg LCDC_HCRHEAD;       <span class="comment">/**&lt; \brief (Lcdc Offset: 0x0000035C) Hardware Cursor DMA Head Register */</span>
<a name="l02067"></a><a class="code" href="struct_lcdc.html#a85e80b634312e55199e3eddf721c63e1">02067</a>   RwReg LCDC_HCRADDR;       <span class="comment">/**&lt; \brief (Lcdc Offset: 0x00000360) Hardware cursor DMA Address Register */</span>
<a name="l02068"></a><a class="code" href="struct_lcdc.html#a6531057c48929dc0b0bac47f272723ab">02068</a>   RwReg LCDC_HCRCTRL;       <span class="comment">/**&lt; \brief (Lcdc Offset: 0x00000364) Hardware Cursor DMA Control Register */</span>
<a name="l02069"></a><a class="code" href="struct_lcdc.html#adc6c96315bb28e84727c0c7cbce26f4b">02069</a>   RwReg LCDC_HCRNEXT;       <span class="comment">/**&lt; \brief (Lcdc Offset: 0x00000368) Hardware Cursor DMA NExt Register */</span>
<a name="l02070"></a><a class="code" href="struct_lcdc.html#a0e9678102585c98934438cd60b9574a4">02070</a>   RwReg LCDC_HCRCFG0;       <span class="comment">/**&lt; \brief (Lcdc Offset: 0x0000036C) Hardware Cursor Configuration 0 Register */</span>
<a name="l02071"></a><a class="code" href="struct_lcdc.html#a058c96f89befb91aa13d139b9b906a00">02071</a>   RwReg LCDC_HCRCFG1;       <span class="comment">/**&lt; \brief (Lcdc Offset: 0x00000370) Hardware Cursor Configuration 1 Register */</span>
<a name="l02072"></a><a class="code" href="struct_lcdc.html#aae3858e228f04346253eb75ebb93dd8d">02072</a>   RwReg LCDC_HCRCFG2;       <span class="comment">/**&lt; \brief (Lcdc Offset: 0x00000374) Hardware Cursor Configuration 2 Register */</span>
<a name="l02073"></a><a class="code" href="struct_lcdc.html#a9bb3fe8e18f9ee1bc0856b3f85b57f9c">02073</a>   RwReg LCDC_HCRCFG3;       <span class="comment">/**&lt; \brief (Lcdc Offset: 0x00000378) Hardware Cursor Configuration 3 Register */</span>
<a name="l02074"></a><a class="code" href="struct_lcdc.html#a55c8d59eaf91d84fb5b9c7a375687bcb">02074</a>   RwReg LCDC_HCRCFG4;       <span class="comment">/**&lt; \brief (Lcdc Offset: 0x0000037C) Hardware Cursor Configuration 4 Register */</span>
<a name="l02075"></a>02075   RoReg Reserved6[1];
<a name="l02076"></a><a class="code" href="struct_lcdc.html#a44d298be3bfe4bb64f474676402f2087">02076</a>   RwReg LCDC_HCRCFG6;       <span class="comment">/**&lt; \brief (Lcdc Offset: 0x00000384) Hardware Cursor Configuration 6 Register */</span>
<a name="l02077"></a><a class="code" href="struct_lcdc.html#af2c6851751aa981e9728b1435e70fb3a">02077</a>   RwReg LCDC_HCRCFG7;       <span class="comment">/**&lt; \brief (Lcdc Offset: 0x00000388) Hardware Cursor Configuration 7 Register */</span>
<a name="l02078"></a><a class="code" href="struct_lcdc.html#a26791f21a4f78404feb12d9bf0352d31">02078</a>   RwReg LCDC_HCRCFG8;       <span class="comment">/**&lt; \brief (Lcdc Offset: 0x0000038C) Hardware Cursor Configuration 8 Register */</span>
<a name="l02079"></a><a class="code" href="struct_lcdc.html#ab2609842b408017cf7f806c68c66a548">02079</a>   RwReg LCDC_HCRCFG9;       <span class="comment">/**&lt; \brief (Lcdc Offset: 0x00000390) Hardware Cursor Configuration 9 Register */</span>
<a name="l02080"></a>02080   RoReg Reserved7[27];
<a name="l02081"></a><a class="code" href="struct_lcdc.html#a847ae27e5c233cd0c86b5212703367e0">02081</a>   RwReg LCDC_BASECLUT[256]; <span class="comment">/**&lt; \brief (Lcdc Offset: 0x400) Base CLUT Register */</span>
<a name="l02082"></a><a class="code" href="struct_lcdc.html#a30fd41652ff77056119c0cc7dfd5322d">02082</a>   RwReg LCDC_OVR1CLUT[256]; <span class="comment">/**&lt; \brief (Lcdc Offset: 0x800) Overlay 1 CLUT Register */</span>
<a name="l02083"></a>02083   RoReg Reserved8[256];
<a name="l02084"></a><a class="code" href="struct_lcdc.html#abdd4676bae3133671116c40206efb2ad">02084</a>   RwReg LCDC_HEOCLUT[256];  <span class="comment">/**&lt; \brief (Lcdc Offset: 0x1000) High End Overlay CLUT Register */</span>
<a name="l02085"></a><a class="code" href="struct_lcdc.html#a4f8519c0edbea5928c7b7ca8e040dec7">02085</a>   RwReg LCDC_HCRCLUT[256];  <span class="comment">/**&lt; \brief (Lcdc Offset: 0x1400) Hardware Cursor CLUT Register */</span>
<a name="l02086"></a>02086   RoReg Reserved9[507];
<a name="l02087"></a><a class="code" href="struct_lcdc.html#adbd4aabaa528436371ac6ddb26a3b1fd">02087</a>   RoReg LCDC_ADDRSIZE;      <span class="comment">/**&lt; \brief (Lcdc Offset: 0x1FEC) Address Size Register */</span>
<a name="l02088"></a><a class="code" href="struct_lcdc.html#aa24fa880de0fdfbaa6b017ee7edc214f">02088</a>   RoReg LCDC_IPNAME[2];     <span class="comment">/**&lt; \brief (Lcdc Offset: 0x1FF0) IP Name1 Register */</span>
<a name="l02089"></a><a class="code" href="struct_lcdc.html#aecb9a4e132e9af7e189a26946d784255">02089</a>   RoReg LCDC_FEATURES;      <span class="comment">/**&lt; \brief (Lcdc Offset: 0x1FF8) Features Register */</span>
<a name="l02090"></a><a class="code" href="struct_lcdc.html#a4c10e07fc511c5b129baa509c2804597">02090</a>   RoReg LCDC_VERSION;       <span class="comment">/**&lt; \brief (Lcdc Offset: 0x1FFC) Version Register */</span>
<a name="l02091"></a>02091 } <a class="code" href="struct_lcdc.html" title="Lcdc hardware registers.">Lcdc</a>;
<a name="l02092"></a>02092 <span class="preprocessor">#endif </span><span class="comment">/* __ASSEMBLY__ */</span>
<a name="l02093"></a>02093 <span class="comment">/* -------- LCDC_LCDCFG0 : (LCDC Offset: 0x00000000) LCD Controller Configuration Register 0 -------- */</span>
<a name="l02094"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gaff3e72fecb8639e6bbb3acd4ed4975c6">02094</a> <span class="preprocessor">#define LCDC_LCDCFG0_CLKPOL (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (LCDC_LCDCFG0) LCD Controller Clock Polarity */</span>
<a name="l02095"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga18837d7a43ccb7c02b57f4aefd5b8faa">02095</a> <span class="preprocessor">#define LCDC_LCDCFG0_CLKSEL (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (LCDC_LCDCFG0) LCD Controller Clock Source Selection */</span>
<a name="l02096"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga5cf8deceea855bc51ee858a26100293f">02096</a> <span class="preprocessor">#define LCDC_LCDCFG0_CLKPWMSEL (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (LCDC_LCDCFG0) LCD Controller PWM Clock Source Selection */</span>
<a name="l02097"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga9bedeed6c9e4d803a3df956bca39911c">02097</a> <span class="preprocessor">#define LCDC_LCDCFG0_CGDISBASE (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (LCDC_LCDCFG0) Clock Gating Disable Control for the Base Layer */</span>
<a name="l02098"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga6649bf5986ab3d4efe5bd00e312707c5">02098</a> <span class="preprocessor">#define LCDC_LCDCFG0_CGDISOVR1 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (LCDC_LCDCFG0) Clock Gating Disable Control for the Overlay 1 Layer */</span>
<a name="l02099"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga863eadc439288d258d340aa52dd194c8">02099</a> <span class="preprocessor">#define LCDC_LCDCFG0_CGDISHEO (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (LCDC_LCDCFG0) Clock Gating Disable Control for the High End Overlay */</span>
<a name="l02100"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga731cc762bcd58e19a0ebfe717b323b24">02100</a> <span class="preprocessor">#define LCDC_LCDCFG0_CGDISHCR (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (LCDC_LCDCFG0) Clock Gating Disable Control for the Hardware Cursor Layer */</span>
<a name="l02101"></a>02101 <span class="preprocessor">#define LCDC_LCDCFG0_CLKDIV_Pos 16</span>
<a name="l02102"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gac474be8e995577d4df2c303686be3ebd">02102</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_LCDCFG0_CLKDIV_Msk (0xffu &lt;&lt; LCDC_LCDCFG0_CLKDIV_Pos) </span><span class="comment">/**&lt; \brief (LCDC_LCDCFG0) LCD Controller Clock Divider */</span>
<a name="l02103"></a>02103 <span class="preprocessor">#define LCDC_LCDCFG0_CLKDIV(value) ((LCDC_LCDCFG0_CLKDIV_Msk &amp; ((value) &lt;&lt; LCDC_LCDCFG0_CLKDIV_Pos)))</span>
<a name="l02104"></a>02104 <span class="preprocessor"></span><span class="comment">/* -------- LCDC_LCDCFG1 : (LCDC Offset: 0x00000004) LCD Controller Configuration Register 1 -------- */</span>
<a name="l02105"></a>02105 <span class="preprocessor">#define LCDC_LCDCFG1_HSPW_Pos 0</span>
<a name="l02106"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gac93b5c809b4158f0ead14507c1110314">02106</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_LCDCFG1_HSPW_Msk (0x3fu &lt;&lt; LCDC_LCDCFG1_HSPW_Pos) </span><span class="comment">/**&lt; \brief (LCDC_LCDCFG1) Horizontal Synchronization Pulse Width */</span>
<a name="l02107"></a>02107 <span class="preprocessor">#define LCDC_LCDCFG1_HSPW(value) ((LCDC_LCDCFG1_HSPW_Msk &amp; ((value) &lt;&lt; LCDC_LCDCFG1_HSPW_Pos)))</span>
<a name="l02108"></a>02108 <span class="preprocessor"></span><span class="preprocessor">#define LCDC_LCDCFG1_VSPW_Pos 16</span>
<a name="l02109"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gabc541f28b7fce61253a2b8a54140ee40">02109</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_LCDCFG1_VSPW_Msk (0x3fu &lt;&lt; LCDC_LCDCFG1_VSPW_Pos) </span><span class="comment">/**&lt; \brief (LCDC_LCDCFG1) Vertical Synchronization Pulse Width */</span>
<a name="l02110"></a>02110 <span class="preprocessor">#define LCDC_LCDCFG1_VSPW(value) ((LCDC_LCDCFG1_VSPW_Msk &amp; ((value) &lt;&lt; LCDC_LCDCFG1_VSPW_Pos)))</span>
<a name="l02111"></a>02111 <span class="preprocessor"></span><span class="comment">/* -------- LCDC_LCDCFG2 : (LCDC Offset: 0x00000008) LCD Controller Configuration Register 2 -------- */</span>
<a name="l02112"></a>02112 <span class="preprocessor">#define LCDC_LCDCFG2_VFPW_Pos 0</span>
<a name="l02113"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga01350443e99043e7c54573f94f80837e">02113</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_LCDCFG2_VFPW_Msk (0x3fu &lt;&lt; LCDC_LCDCFG2_VFPW_Pos) </span><span class="comment">/**&lt; \brief (LCDC_LCDCFG2) Vertical Front Porch Width */</span>
<a name="l02114"></a>02114 <span class="preprocessor">#define LCDC_LCDCFG2_VFPW(value) ((LCDC_LCDCFG2_VFPW_Msk &amp; ((value) &lt;&lt; LCDC_LCDCFG2_VFPW_Pos)))</span>
<a name="l02115"></a>02115 <span class="preprocessor"></span><span class="preprocessor">#define LCDC_LCDCFG2_VBPW_Pos 16</span>
<a name="l02116"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga7d3d17f5319f4c798d9e8001bd2a4c55">02116</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_LCDCFG2_VBPW_Msk (0x3fu &lt;&lt; LCDC_LCDCFG2_VBPW_Pos) </span><span class="comment">/**&lt; \brief (LCDC_LCDCFG2) Vertical Back Porch Width */</span>
<a name="l02117"></a>02117 <span class="preprocessor">#define LCDC_LCDCFG2_VBPW(value) ((LCDC_LCDCFG2_VBPW_Msk &amp; ((value) &lt;&lt; LCDC_LCDCFG2_VBPW_Pos)))</span>
<a name="l02118"></a>02118 <span class="preprocessor"></span><span class="comment">/* -------- LCDC_LCDCFG3 : (LCDC Offset: 0x0000000C) LCD Controller Configuration Register 3 -------- */</span>
<a name="l02119"></a>02119 <span class="preprocessor">#define LCDC_LCDCFG3_HFPW_Pos 0</span>
<a name="l02120"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga91ba033ec0bc511263086145fdd97469">02120</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_LCDCFG3_HFPW_Msk (0xffu &lt;&lt; LCDC_LCDCFG3_HFPW_Pos) </span><span class="comment">/**&lt; \brief (LCDC_LCDCFG3) Horizontal Front Porch Width */</span>
<a name="l02121"></a>02121 <span class="preprocessor">#define LCDC_LCDCFG3_HFPW(value) ((LCDC_LCDCFG3_HFPW_Msk &amp; ((value) &lt;&lt; LCDC_LCDCFG3_HFPW_Pos)))</span>
<a name="l02122"></a>02122 <span class="preprocessor"></span><span class="preprocessor">#define LCDC_LCDCFG3_HBPW_Pos 16</span>
<a name="l02123"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga77e8a5270793197da9a0635434681ca6">02123</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_LCDCFG3_HBPW_Msk (0xffu &lt;&lt; LCDC_LCDCFG3_HBPW_Pos) </span><span class="comment">/**&lt; \brief (LCDC_LCDCFG3) Horizontal Back Porch Width */</span>
<a name="l02124"></a>02124 <span class="preprocessor">#define LCDC_LCDCFG3_HBPW(value) ((LCDC_LCDCFG3_HBPW_Msk &amp; ((value) &lt;&lt; LCDC_LCDCFG3_HBPW_Pos)))</span>
<a name="l02125"></a>02125 <span class="preprocessor"></span><span class="comment">/* -------- LCDC_LCDCFG4 : (LCDC Offset: 0x00000010) LCD Controller Configuration Register 4 -------- */</span>
<a name="l02126"></a>02126 <span class="preprocessor">#define LCDC_LCDCFG4_PPL_Pos 0</span>
<a name="l02127"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga39a26e5d78034c386790e57c4b86f82f">02127</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_LCDCFG4_PPL_Msk (0x7ffu &lt;&lt; LCDC_LCDCFG4_PPL_Pos) </span><span class="comment">/**&lt; \brief (LCDC_LCDCFG4) Number of Pixels Per Line */</span>
<a name="l02128"></a>02128 <span class="preprocessor">#define LCDC_LCDCFG4_PPL(value) ((LCDC_LCDCFG4_PPL_Msk &amp; ((value) &lt;&lt; LCDC_LCDCFG4_PPL_Pos)))</span>
<a name="l02129"></a>02129 <span class="preprocessor"></span><span class="preprocessor">#define LCDC_LCDCFG4_RPF_Pos 16</span>
<a name="l02130"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga1c53924e0f989db675efe09f4a62d69d">02130</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_LCDCFG4_RPF_Msk (0x7ffu &lt;&lt; LCDC_LCDCFG4_RPF_Pos) </span><span class="comment">/**&lt; \brief (LCDC_LCDCFG4) Number of Active Rows Per Frame */</span>
<a name="l02131"></a>02131 <span class="preprocessor">#define LCDC_LCDCFG4_RPF(value) ((LCDC_LCDCFG4_RPF_Msk &amp; ((value) &lt;&lt; LCDC_LCDCFG4_RPF_Pos)))</span>
<a name="l02132"></a>02132 <span class="preprocessor"></span><span class="comment">/* -------- LCDC_LCDCFG5 : (LCDC Offset: 0x00000014) LCD Controller Configuration Register 5 -------- */</span>
<a name="l02133"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gab5fe1dface45f337d70717f45a676224">02133</a> <span class="preprocessor">#define LCDC_LCDCFG5_HSPOL (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (LCDC_LCDCFG5) Horizontal Synchronization Pulse Polarity */</span>
<a name="l02134"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga49f4f2215d33906c197d66bfff6ad8da">02134</a> <span class="preprocessor">#define LCDC_LCDCFG5_VSPOL (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (LCDC_LCDCFG5) Vertical Synchronization Pulse Polarity */</span>
<a name="l02135"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gae3f6b3fe1d0054eab1083f1e7d0a0b5d">02135</a> <span class="preprocessor">#define LCDC_LCDCFG5_VSPDLYS (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (LCDC_LCDCFG5) Vertical Synchronization Pulse Start */</span>
<a name="l02136"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga9166e97bb5f070596f3ebe9fb8036435">02136</a> <span class="preprocessor">#define LCDC_LCDCFG5_VSPDLYE (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (LCDC_LCDCFG5) Vertical Synchronization Pulse End */</span>
<a name="l02137"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga8448477fbfe63ded0c254cf63848589b">02137</a> <span class="preprocessor">#define LCDC_LCDCFG5_DISPPOL (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_LCDCFG5) Display Signal Polarity */</span>
<a name="l02138"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga7c411fa8957e6c2205558a680311bb3f">02138</a> <span class="preprocessor">#define LCDC_LCDCFG5_SERIAL (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (LCDC_LCDCFG5)  */</span>
<a name="l02139"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga9dbeee32a9d906d6d072df8fbda75b12">02139</a> <span class="preprocessor">#define LCDC_LCDCFG5_DITHER (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (LCDC_LCDCFG5) LCD Controller Dithering */</span>
<a name="l02140"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga0a7f23a8b3946fb6402b4df8fdc535c4">02140</a> <span class="preprocessor">#define LCDC_LCDCFG5_DISPDLY (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (LCDC_LCDCFG5) LCD Controller Display Power Signal Synchronization */</span>
<a name="l02141"></a>02141 <span class="preprocessor">#define LCDC_LCDCFG5_MODE_Pos 8</span>
<a name="l02142"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga3f19fa46b6915530ce225508de0683f4">02142</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_LCDCFG5_MODE_Msk (0x3u &lt;&lt; LCDC_LCDCFG5_MODE_Pos) </span><span class="comment">/**&lt; \brief (LCDC_LCDCFG5) LCD Controller Output Mode */</span>
<a name="l02143"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gad1e13223da67009c3205609c092279a9">02143</a> <span class="preprocessor">#define   LCDC_LCDCFG5_MODE_OUTPUT_12BPP (0x0u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (LCDC_LCDCFG5) LCD output mode is set to 12 bits per pixel */</span>
<a name="l02144"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga294a91d78e9bfefd7c8e774e0e3f8c52">02144</a> <span class="preprocessor">#define   LCDC_LCDCFG5_MODE_OUTPUT_16BPP (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (LCDC_LCDCFG5) LCD output mode is set to 16 bits per pixel */</span>
<a name="l02145"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gaf4886d00021ac87dd91aab8aa0580940">02145</a> <span class="preprocessor">#define   LCDC_LCDCFG5_MODE_OUTPUT_18BPP (0x2u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (LCDC_LCDCFG5) LCD output mode is set to 18 bits per pixel */</span>
<a name="l02146"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga55c58a7655d8a5f16020d0192ea5fef5">02146</a> <span class="preprocessor">#define   LCDC_LCDCFG5_MODE_OUTPUT_24BPP (0x3u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (LCDC_LCDCFG5) LCD output mode is set to 24 bits per pixel */</span>
<a name="l02147"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gaa05863c2cbabcc505c52e9e1590eb317">02147</a> <span class="preprocessor">#define LCDC_LCDCFG5_VSPSU (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (LCDC_LCDCFG5) LCD Controller Vertical Synchronization Pulse Setup Configuration */</span>
<a name="l02148"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga9d13149e0234317ff6e25220d58afb4f">02148</a> <span class="preprocessor">#define LCDC_LCDCFG5_VSPHO (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (LCDC_LCDCFG5) LCD Controller Vertical Synchronization Pulse Hold Configuration */</span>
<a name="l02149"></a>02149 <span class="preprocessor">#define LCDC_LCDCFG5_GUARDTIME_Pos 16</span>
<a name="l02150"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga5d9d663c498ae8c3651cd49e500c51d2">02150</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_LCDCFG5_GUARDTIME_Msk (0x1fu &lt;&lt; LCDC_LCDCFG5_GUARDTIME_Pos) </span><span class="comment">/**&lt; \brief (LCDC_LCDCFG5) LCD DISPLAY Guard Time */</span>
<a name="l02151"></a>02151 <span class="preprocessor">#define LCDC_LCDCFG5_GUARDTIME(value) ((LCDC_LCDCFG5_GUARDTIME_Msk &amp; ((value) &lt;&lt; LCDC_LCDCFG5_GUARDTIME_Pos)))</span>
<a name="l02152"></a>02152 <span class="preprocessor"></span><span class="comment">/* -------- LCDC_LCDCFG6 : (LCDC Offset: 0x00000018) LCD Controller Configuration Register 6 -------- */</span>
<a name="l02153"></a>02153 <span class="preprocessor">#define LCDC_LCDCFG6_PWMPS_Pos 0</span>
<a name="l02154"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gafa47a688e35f5b2e9c155b29d7b622cc">02154</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_LCDCFG6_PWMPS_Msk (0x7u &lt;&lt; LCDC_LCDCFG6_PWMPS_Pos) </span><span class="comment">/**&lt; \brief (LCDC_LCDCFG6) PWM Clock Prescaler */</span>
<a name="l02155"></a>02155 <span class="preprocessor">#define LCDC_LCDCFG6_PWMPS(value) ((LCDC_LCDCFG6_PWMPS_Msk &amp; ((value) &lt;&lt; LCDC_LCDCFG6_PWMPS_Pos)))</span>
<a name="l02156"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga39462682aa8b9435b78c9127e13356e9">02156</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_LCDCFG6_PWMPOL (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_LCDCFG6) LCD Controller PWM Signal Polarity */</span>
<a name="l02157"></a>02157 <span class="preprocessor">#define LCDC_LCDCFG6_PWMCVAL_Pos 8</span>
<a name="l02158"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga238177a2d2fd51ee5492e361adfd72db">02158</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_LCDCFG6_PWMCVAL_Msk (0xffu &lt;&lt; LCDC_LCDCFG6_PWMCVAL_Pos) </span><span class="comment">/**&lt; \brief (LCDC_LCDCFG6) LCD Controller PWM Compare Value */</span>
<a name="l02159"></a>02159 <span class="preprocessor">#define LCDC_LCDCFG6_PWMCVAL(value) ((LCDC_LCDCFG6_PWMCVAL_Msk &amp; ((value) &lt;&lt; LCDC_LCDCFG6_PWMCVAL_Pos)))</span>
<a name="l02160"></a>02160 <span class="preprocessor"></span><span class="comment">/* -------- LCDC_LCDEN : (LCDC Offset: 0x00000020) LCD Controller Enable Register -------- */</span>
<a name="l02161"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gac9ab02390d5b76044176c071da01501e">02161</a> <span class="preprocessor">#define LCDC_LCDEN_CLKEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (LCDC_LCDEN) LCD Controller Pixel Clock Enable */</span>
<a name="l02162"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga10c4f044c8adef60407041f9ab915eee">02162</a> <span class="preprocessor">#define LCDC_LCDEN_SYNCEN (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (LCDC_LCDEN) LCD Controller Horizontal and Vertical Synchronization Enable */</span>
<a name="l02163"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga65eb1954e189f77f22e14e7db9416ad2">02163</a> <span class="preprocessor">#define LCDC_LCDEN_DISPEN (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (LCDC_LCDEN) LCD Controller DISP Signal Enable */</span>
<a name="l02164"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga67f115ab581df7db9d79a50bade5e98b">02164</a> <span class="preprocessor">#define LCDC_LCDEN_PWMEN (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (LCDC_LCDEN) LCD Controller Pulse Width Modulation Enable */</span>
<a name="l02165"></a>02165 <span class="comment">/* -------- LCDC_LCDDIS : (LCDC Offset: 0x00000024) LCD Controller Disable Register -------- */</span>
<a name="l02166"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga1580f61d49dfed370b59e8833c0b4da0">02166</a> <span class="preprocessor">#define LCDC_LCDDIS_CLKDIS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (LCDC_LCDDIS) LCD Controller Pixel Clock Disable */</span>
<a name="l02167"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga8685cb8d3ed1984b7b5dcf3a6ecd5311">02167</a> <span class="preprocessor">#define LCDC_LCDDIS_SYNCDIS (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (LCDC_LCDDIS) LCD Controller Horizontal and Vertical Synchronization Disable */</span>
<a name="l02168"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gafb1dbf7da4bcb6ba794dd02dc48caf8b">02168</a> <span class="preprocessor">#define LCDC_LCDDIS_DISPDIS (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (LCDC_LCDDIS) LCD Controller DISP Signal Disable */</span>
<a name="l02169"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga74c656fdc6a5ff986927d397641dc397">02169</a> <span class="preprocessor">#define LCDC_LCDDIS_PWMDIS (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (LCDC_LCDDIS) LCD Controller Pulse Width Modulation Disable */</span>
<a name="l02170"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga6c4721bd7258de28635855a1c06dd6c6">02170</a> <span class="preprocessor">#define LCDC_LCDDIS_CLKRST (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (LCDC_LCDDIS) LCD Controller Clock Reset */</span>
<a name="l02171"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga67954c96308b7552f1cf6bc758568d88">02171</a> <span class="preprocessor">#define LCDC_LCDDIS_SYNCRST (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (LCDC_LCDDIS) LCD Controller Horizontal and Vertical Synchronization Reset */</span>
<a name="l02172"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga94f2356728bf44091b00fe474f29feda">02172</a> <span class="preprocessor">#define LCDC_LCDDIS_DISPRST (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (LCDC_LCDDIS) LCD Controller DISP Signal Reset */</span>
<a name="l02173"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga007d2b43b69091e59641e1033a6f519a">02173</a> <span class="preprocessor">#define LCDC_LCDDIS_PWMRST (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (LCDC_LCDDIS) LCD Controller PWM Reset */</span>
<a name="l02174"></a>02174 <span class="comment">/* -------- LCDC_LCDSR : (LCDC Offset: 0x00000028) LCD Controller Status Register -------- */</span>
<a name="l02175"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gaad1b39cdb368da9c07924091a24a14c2">02175</a> <span class="preprocessor">#define LCDC_LCDSR_CLKSTS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (LCDC_LCDSR) Clock Status */</span>
<a name="l02176"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga405b4328350631f25985a53c334b5502">02176</a> <span class="preprocessor">#define LCDC_LCDSR_LCDSTS (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (LCDC_LCDSR) LCD Controller Synchronization status */</span>
<a name="l02177"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga5b542611ce8aeed8a90a9743ffdfb226">02177</a> <span class="preprocessor">#define LCDC_LCDSR_DISPSTS (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (LCDC_LCDSR) LCD Controller DISP Signal Status */</span>
<a name="l02178"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga9b15fb36d7d16bc592688935762927bc">02178</a> <span class="preprocessor">#define LCDC_LCDSR_PWMSTS (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (LCDC_LCDSR) LCD Controller PWM Signal Status */</span>
<a name="l02179"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gaeb7c8dfccb159eb35cb2528c827a902c">02179</a> <span class="preprocessor">#define LCDC_LCDSR_SIPSTS (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_LCDSR) Synchronization In Progress */</span>
<a name="l02180"></a>02180 <span class="comment">/* -------- LCDC_LCDIER : (LCDC Offset: 0x0000002C) LCD Controller Interrupt Enable Register -------- */</span>
<a name="l02181"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gad6e61921b79c81f0d37846148cc6de2c">02181</a> <span class="preprocessor">#define LCDC_LCDIER_SOFIE (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (LCDC_LCDIER) Start of Frame Interrupt Enable Register */</span>
<a name="l02182"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga85aee769073e8ee2e222b510513e3eab">02182</a> <span class="preprocessor">#define LCDC_LCDIER_DISIE (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (LCDC_LCDIER) LCD Disable Interrupt Enable Register */</span>
<a name="l02183"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gab51d1f06338a0556c66248907d9a0ba1">02183</a> <span class="preprocessor">#define LCDC_LCDIER_DISPIE (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (LCDC_LCDIER) Power UP/Down Sequence Terminated Interrupt Enable Register */</span>
<a name="l02184"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga7e7f7b04fb8be16b0c74cfba736c8491">02184</a> <span class="preprocessor">#define LCDC_LCDIER_FIFOERRIE (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_LCDIER) Output FIFO Error Interrupt Enable Register */</span>
<a name="l02185"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga2ec9d7bdaf3b81ec898136cf6ef62daa">02185</a> <span class="preprocessor">#define LCDC_LCDIER_BASEIE (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (LCDC_LCDIER) Base Layer Interrupt Enable Register */</span>
<a name="l02186"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga3b1640e2b7c044b68267907da85f091d">02186</a> <span class="preprocessor">#define LCDC_LCDIER_OVR1IE (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (LCDC_LCDIER) Overlay 1 Interrupt Enable Register */</span>
<a name="l02187"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga33742f5b9bce2f8bb7964fa1d54ea7eb">02187</a> <span class="preprocessor">#define LCDC_LCDIER_HEOIE (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (LCDC_LCDIER) High End Overlay Interrupt Enable Register */</span>
<a name="l02188"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga7591c797ee33af1717cc9ade1b9ba00f">02188</a> <span class="preprocessor">#define LCDC_LCDIER_HCRIE (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (LCDC_LCDIER) Hardware Cursor Interrupt Enable Register */</span>
<a name="l02189"></a>02189 <span class="comment">/* -------- LCDC_LCDIDR : (LCDC Offset: 0x00000030) LCD Controller Interrupt Disable Register -------- */</span>
<a name="l02190"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga63be01c395eb8c5e755b33133618cd1d">02190</a> <span class="preprocessor">#define LCDC_LCDIDR_SOFID (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (LCDC_LCDIDR) Start of Frame Interrupt Disable Register */</span>
<a name="l02191"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gadcb9cff4f159281a0d2a8877c89eebdd">02191</a> <span class="preprocessor">#define LCDC_LCDIDR_DISID (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (LCDC_LCDIDR) LCD Disable Interrupt Disable Register */</span>
<a name="l02192"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga6967ebc88754a9e776f87c3652452bf3">02192</a> <span class="preprocessor">#define LCDC_LCDIDR_DISPID (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (LCDC_LCDIDR) Power UP/Down Sequence Terminated Interrupt Disable Register */</span>
<a name="l02193"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga11e4def9b7817016da98a50172a82a75">02193</a> <span class="preprocessor">#define LCDC_LCDIDR_FIFOERRID (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_LCDIDR) Output FIFO Error Interrupt Disable Register */</span>
<a name="l02194"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga1389235bad2cd664c81abb807313b5df">02194</a> <span class="preprocessor">#define LCDC_LCDIDR_BASEID (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (LCDC_LCDIDR) Base Layer Interrupt Disable Register */</span>
<a name="l02195"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga8a9a53e8cafbb22641d1b5c7cef6afff">02195</a> <span class="preprocessor">#define LCDC_LCDIDR_OVR1ID (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (LCDC_LCDIDR) Overlay 1 Interrupt Disable Register */</span>
<a name="l02196"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga513d4df0c16a09c158fb57866b03c676">02196</a> <span class="preprocessor">#define LCDC_LCDIDR_HEOID (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (LCDC_LCDIDR) High End Overlay Interrupt Disable Register */</span>
<a name="l02197"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gad668348fa8c1706f14b8e6bd543ae4ab">02197</a> <span class="preprocessor">#define LCDC_LCDIDR_HCRID (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (LCDC_LCDIDR) Hardware Cursor Interrupt Disable Register */</span>
<a name="l02198"></a>02198 <span class="comment">/* -------- LCDC_LCDIMR : (LCDC Offset: 0x00000034) LCD Controller Interrupt Mask Register -------- */</span>
<a name="l02199"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga25ba7c56a2193a10dd09dd01629a5e06">02199</a> <span class="preprocessor">#define LCDC_LCDIMR_SOFIM (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (LCDC_LCDIMR) Start of Frame Interrupt Mask Register */</span>
<a name="l02200"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gaa4b3dd7d52539822f063497724df3172">02200</a> <span class="preprocessor">#define LCDC_LCDIMR_DISIM (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (LCDC_LCDIMR) LCD Disable Interrupt Mask Register */</span>
<a name="l02201"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga7023bea482da4bd593132f034c4561a0">02201</a> <span class="preprocessor">#define LCDC_LCDIMR_DISPIM (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (LCDC_LCDIMR) Power UP/Down Sequence Terminated Interrupt Mask Register */</span>
<a name="l02202"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga50612e9e7d9c41f5e7bc5da287875b46">02202</a> <span class="preprocessor">#define LCDC_LCDIMR_FIFOERRIM (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_LCDIMR) Output FIFO Error Interrupt Mask Register */</span>
<a name="l02203"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gac4f56ee0ce0b0b17cc59979209e574ad">02203</a> <span class="preprocessor">#define LCDC_LCDIMR_BASEIM (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (LCDC_LCDIMR) Base Layer Interrupt Mask Register */</span>
<a name="l02204"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gae0ed9814177faddba90fa4518fc00817">02204</a> <span class="preprocessor">#define LCDC_LCDIMR_OVR1IM (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (LCDC_LCDIMR) Overlay 1 Interrupt Mask Register */</span>
<a name="l02205"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga714922b384a7b49deb650c6aa920cae1">02205</a> <span class="preprocessor">#define LCDC_LCDIMR_HEOIM (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (LCDC_LCDIMR) High End Overlay Interrupt Mask Register */</span>
<a name="l02206"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga78e4f1ffa336b8bdb4598d54d0d03f48">02206</a> <span class="preprocessor">#define LCDC_LCDIMR_HCRIM (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (LCDC_LCDIMR) Hardware Cursor Interrupt Mask Register */</span>
<a name="l02207"></a>02207 <span class="comment">/* -------- LCDC_LCDISR : (LCDC Offset: 0x00000038) LCD Controller Interrupt Status Register -------- */</span>
<a name="l02208"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga352de0fe016355e2a51bd5332cab5b57">02208</a> <span class="preprocessor">#define LCDC_LCDISR_SOF (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (LCDC_LCDISR) Start of Frame Interrupt Status Register */</span>
<a name="l02209"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga6c418a34da2763c505d23302cceecb80">02209</a> <span class="preprocessor">#define LCDC_LCDISR_DIS (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (LCDC_LCDISR) LCD Disable Interrupt Status Register */</span>
<a name="l02210"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga67b33d0b853364e3c0676a259f6e8233">02210</a> <span class="preprocessor">#define LCDC_LCDISR_DISP (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (LCDC_LCDISR) Power-up/Power-down Sequence Terminated Interrupt Status Register */</span>
<a name="l02211"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gaa4e8dbdedc9b30238df0ac9885187ea9">02211</a> <span class="preprocessor">#define LCDC_LCDISR_FIFOERR (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_LCDISR) Output FIFO Error */</span>
<a name="l02212"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga185570cbce1b14a1e4aaa23e62220c05">02212</a> <span class="preprocessor">#define LCDC_LCDISR_BASE (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (LCDC_LCDISR) Base Layer Raw Interrupt Status Register */</span>
<a name="l02213"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gabc799a1225cb91e477bd1e40652052d0">02213</a> <span class="preprocessor">#define LCDC_LCDISR_OVR1 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (LCDC_LCDISR) Overlay 1 Raw Interrupt Status Register */</span>
<a name="l02214"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga2b6d3ac1f56041993f67701c6a43cc0c">02214</a> <span class="preprocessor">#define LCDC_LCDISR_HEO (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (LCDC_LCDISR) High End Overlay Raw Interrupt Status Register */</span>
<a name="l02215"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga32b8d2c2c0e69d153c42a7e81c63b844">02215</a> <span class="preprocessor">#define LCDC_LCDISR_HCR (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (LCDC_LCDISR) Hardware Cursor Raw Interrupt Status Register */</span>
<a name="l02216"></a>02216 <span class="comment">/* -------- LCDC_BASECHER : (LCDC Offset: 0x00000040) Base Layer Channel Enable Register -------- */</span>
<a name="l02217"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga50df152731508c34bfaedf3118060926">02217</a> <span class="preprocessor">#define LCDC_BASECHER_CHEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (LCDC_BASECHER) Channel Enable Register */</span>
<a name="l02218"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga51fc2252433f827399cb2ba68a8f47cb">02218</a> <span class="preprocessor">#define LCDC_BASECHER_UPDATEEN (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (LCDC_BASECHER) Update Overlay Attributes Enable Register */</span>
<a name="l02219"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gad981b95175462a9235d91358487181f8">02219</a> <span class="preprocessor">#define LCDC_BASECHER_A2QEN (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (LCDC_BASECHER) Add Head Pointer Enable Register */</span>
<a name="l02220"></a>02220 <span class="comment">/* -------- LCDC_BASECHDR : (LCDC Offset: 0x00000044) Base Layer Channel Disable Register -------- */</span>
<a name="l02221"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga3131d2e5b47e65b072d48deceb38aaef">02221</a> <span class="preprocessor">#define LCDC_BASECHDR_CHDIS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (LCDC_BASECHDR) Channel Disable Register */</span>
<a name="l02222"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gad67b45207bba799c518a29352b1eeb55">02222</a> <span class="preprocessor">#define LCDC_BASECHDR_CHRST (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (LCDC_BASECHDR) Channel Reset Register */</span>
<a name="l02223"></a>02223 <span class="comment">/* -------- LCDC_BASECHSR : (LCDC Offset: 0x00000048) Base Layer Channel Status Register -------- */</span>
<a name="l02224"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga780e8973949b30bf1d24e125214bbd86">02224</a> <span class="preprocessor">#define LCDC_BASECHSR_CHSR (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (LCDC_BASECHSR) Channel Status Register */</span>
<a name="l02225"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gac59bd3610e121f71bfef977153e2d193">02225</a> <span class="preprocessor">#define LCDC_BASECHSR_UPDATESR (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (LCDC_BASECHSR) Update Overlay Attributes In Progress */</span>
<a name="l02226"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga0a36708ccebaa3974cacfc53d8bc3c56">02226</a> <span class="preprocessor">#define LCDC_BASECHSR_A2QSR (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (LCDC_BASECHSR) Add To Queue Pending Register */</span>
<a name="l02227"></a>02227 <span class="comment">/* -------- LCDC_BASEIER : (LCDC Offset: 0x0000004C) Base Layer Interrupt Enable Register -------- */</span>
<a name="l02228"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga37442d3f2b2bffdce6ba1538734e0047">02228</a> <span class="preprocessor">#define LCDC_BASEIER_DMA (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (LCDC_BASEIER) End of DMA Transfer Interrupt Enable Register */</span>
<a name="l02229"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gaad83ee5e7b48a0f32c11cb44595236b8">02229</a> <span class="preprocessor">#define LCDC_BASEIER_DSCR (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (LCDC_BASEIER) Descriptor Loaded Interrupt Enable Register */</span>
<a name="l02230"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gaef6a4384808abdd0d8b29cafac5398e6">02230</a> <span class="preprocessor">#define LCDC_BASEIER_ADD (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_BASEIER) Head Descriptor Loaded Interrupt Enable Register */</span>
<a name="l02231"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga63617b0137af541a4877fadb4fdeaaf1">02231</a> <span class="preprocessor">#define LCDC_BASEIER_DONE (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (LCDC_BASEIER) End of List Interrupt Enable Register */</span>
<a name="l02232"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga413efc3b85318729acd1491ba3a6d9a7">02232</a> <span class="preprocessor">#define LCDC_BASEIER_OVR (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (LCDC_BASEIER) Overflow Interrupt Enable Register */</span>
<a name="l02233"></a>02233 <span class="comment">/* -------- LCDC_BASEIDR : (LCDC Offset: 0x00000050) Base Layer Interrupt Disabled Register -------- */</span>
<a name="l02234"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gadaed8d12ea560657cf5b40dd0aee0935">02234</a> <span class="preprocessor">#define LCDC_BASEIDR_DMA (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (LCDC_BASEIDR) End of DMA Transfer Interrupt Disable Register */</span>
<a name="l02235"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gac4c732cabd73db7f53230a05bd0aa17d">02235</a> <span class="preprocessor">#define LCDC_BASEIDR_DSCR (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (LCDC_BASEIDR) Descriptor Loaded Interrupt Disable Register */</span>
<a name="l02236"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gae958ee94830348e7b26188edc79edf88">02236</a> <span class="preprocessor">#define LCDC_BASEIDR_ADD (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_BASEIDR) Head Descriptor Loaded Interrupt Disable Register */</span>
<a name="l02237"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gabc5b1c4d942af0910b305d263e1885c8">02237</a> <span class="preprocessor">#define LCDC_BASEIDR_DONE (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (LCDC_BASEIDR) End of List Interrupt Disable Register */</span>
<a name="l02238"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga7bca52f55e10482e5e66b5fac4131469">02238</a> <span class="preprocessor">#define LCDC_BASEIDR_OVR (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (LCDC_BASEIDR) Overflow Interrupt Disable Register */</span>
<a name="l02239"></a>02239 <span class="comment">/* -------- LCDC_BASEIMR : (LCDC Offset: 0x00000054) Base Layer Interrupt Mask Register -------- */</span>
<a name="l02240"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga9e53efccd7f6484a1b1089949d361a7b">02240</a> <span class="preprocessor">#define LCDC_BASEIMR_DMA (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (LCDC_BASEIMR) End of DMA Transfer Interrupt Mask Register */</span>
<a name="l02241"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gaf8464a601c47ddf2494246a5e2fde083">02241</a> <span class="preprocessor">#define LCDC_BASEIMR_DSCR (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (LCDC_BASEIMR) Descriptor Loaded Interrupt Mask Register */</span>
<a name="l02242"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gaa6511abb75ed8a8da26a9cdd603fe85c">02242</a> <span class="preprocessor">#define LCDC_BASEIMR_ADD (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_BASEIMR) Head Descriptor Loaded Interrupt Mask Register */</span>
<a name="l02243"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga558952fb6fb6a84ed3957a8f4d7bd634">02243</a> <span class="preprocessor">#define LCDC_BASEIMR_DONE (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (LCDC_BASEIMR) End of List Interrupt Mask Register */</span>
<a name="l02244"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga6ca7409466502650ced6e4adca3558da">02244</a> <span class="preprocessor">#define LCDC_BASEIMR_OVR (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (LCDC_BASEIMR) Overflow Interrupt Mask Register */</span>
<a name="l02245"></a>02245 <span class="comment">/* -------- LCDC_BASEISR : (LCDC Offset: 0x00000058) Base Layer Interrupt status Register -------- */</span>
<a name="l02246"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga60dd9e30ac525c3d20158612e53e2cc5">02246</a> <span class="preprocessor">#define LCDC_BASEISR_DMA (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (LCDC_BASEISR) End of DMA Transfer */</span>
<a name="l02247"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gaf4aa7899898a8e6e471d0bba52409324">02247</a> <span class="preprocessor">#define LCDC_BASEISR_DSCR (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (LCDC_BASEISR) DMA Descriptor Loaded */</span>
<a name="l02248"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga37aed38dec6cf0a7a15c5685244b2dcd">02248</a> <span class="preprocessor">#define LCDC_BASEISR_ADD (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_BASEISR) Head Descriptor Loaded */</span>
<a name="l02249"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga0ce406325abfeaecd56c664e093596f6">02249</a> <span class="preprocessor">#define LCDC_BASEISR_DONE (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (LCDC_BASEISR) End of List Detected */</span>
<a name="l02250"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga788d6bcf2e5ab17f69bef35c008eac4c">02250</a> <span class="preprocessor">#define LCDC_BASEISR_OVR (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (LCDC_BASEISR) Overflow Detected */</span>
<a name="l02251"></a>02251 <span class="comment">/* -------- LCDC_BASEHEAD : (LCDC Offset: 0x0000005C) Base Layer DMA Head Register -------- */</span>
<a name="l02252"></a>02252 <span class="preprocessor">#define LCDC_BASEHEAD_HEAD_Pos 2</span>
<a name="l02253"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gab02c4efb89612bf4931ef40e0fd1bbd5">02253</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_BASEHEAD_HEAD_Msk (0x3fffffffu &lt;&lt; LCDC_BASEHEAD_HEAD_Pos) </span><span class="comment">/**&lt; \brief (LCDC_BASEHEAD) DMA Head Pointer */</span>
<a name="l02254"></a>02254 <span class="preprocessor">#define LCDC_BASEHEAD_HEAD(value) ((LCDC_BASEHEAD_HEAD_Msk &amp; ((value) &lt;&lt; LCDC_BASEHEAD_HEAD_Pos)))</span>
<a name="l02255"></a>02255 <span class="preprocessor"></span><span class="comment">/* -------- LCDC_BASEADDR : (LCDC Offset: 0x00000060) Base Layer DMA Address Register -------- */</span>
<a name="l02256"></a>02256 <span class="preprocessor">#define LCDC_BASEADDR_ADDR_Pos 0</span>
<a name="l02257"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gaded76652a90b6db6dad59c4459c52bf3">02257</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_BASEADDR_ADDR_Msk (0xffffffffu &lt;&lt; LCDC_BASEADDR_ADDR_Pos) </span><span class="comment">/**&lt; \brief (LCDC_BASEADDR) DMA Transfer Start Address */</span>
<a name="l02258"></a>02258 <span class="preprocessor">#define LCDC_BASEADDR_ADDR(value) ((LCDC_BASEADDR_ADDR_Msk &amp; ((value) &lt;&lt; LCDC_BASEADDR_ADDR_Pos)))</span>
<a name="l02259"></a>02259 <span class="preprocessor"></span><span class="comment">/* -------- LCDC_BASECTRL : (LCDC Offset: 0x00000064) Base Layer DMA Control Register -------- */</span>
<a name="l02260"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga9ce636926c97b59592d44c2f461d9366">02260</a> <span class="preprocessor">#define LCDC_BASECTRL_DFETCH (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (LCDC_BASECTRL) Transfer Descriptor Fetch Enable */</span>
<a name="l02261"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga63479bc072ec8399f1e8b86b42412fdb">02261</a> <span class="preprocessor">#define LCDC_BASECTRL_LFETCH (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (LCDC_BASECTRL) Lookup Table Fetch Enable */</span>
<a name="l02262"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga36473f0fab207e04ff6e694004b71bf1">02262</a> <span class="preprocessor">#define LCDC_BASECTRL_DMAIEN (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (LCDC_BASECTRL) End of DMA Transfer Interrupt Enable */</span>
<a name="l02263"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga78743034cae5876f7240ec6899095da8">02263</a> <span class="preprocessor">#define LCDC_BASECTRL_DSCRIEN (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (LCDC_BASECTRL) Descriptor Loaded Interrupt Enable */</span>
<a name="l02264"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga05810603c10a30939e361d07b202f2f5">02264</a> <span class="preprocessor">#define LCDC_BASECTRL_ADDIEN (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_BASECTRL) Add Head Descriptor to Queue Interrupt Enable */</span>
<a name="l02265"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gaddea00cce229936505c4e6d79631e067">02265</a> <span class="preprocessor">#define LCDC_BASECTRL_DONEIEN (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (LCDC_BASECTRL) End of List Interrupt Enable */</span>
<a name="l02266"></a>02266 <span class="comment">/* -------- LCDC_BASENEXT : (LCDC Offset: 0x00000068) Base Layer DMA Next Register -------- */</span>
<a name="l02267"></a>02267 <span class="preprocessor">#define LCDC_BASENEXT_NEXT_Pos 0</span>
<a name="l02268"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga684b5d8d4f50d22d682b92d8ef53fee8">02268</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_BASENEXT_NEXT_Msk (0xffffffffu &lt;&lt; LCDC_BASENEXT_NEXT_Pos) </span><span class="comment">/**&lt; \brief (LCDC_BASENEXT) DMA Descriptor Next Address */</span>
<a name="l02269"></a>02269 <span class="preprocessor">#define LCDC_BASENEXT_NEXT(value) ((LCDC_BASENEXT_NEXT_Msk &amp; ((value) &lt;&lt; LCDC_BASENEXT_NEXT_Pos)))</span>
<a name="l02270"></a>02270 <span class="preprocessor"></span><span class="comment">/* -------- LCDC_BASECFG0 : (LCDC Offset: 0x0000006C) Base Layer Configuration Register 0 -------- */</span>
<a name="l02271"></a>02271 <span class="preprocessor">#define LCDC_BASECFG0_BLEN_Pos 4</span>
<a name="l02272"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gadc73f15a4fb2f5781f807b0879d91eb5">02272</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_BASECFG0_BLEN_Msk (0x3u &lt;&lt; LCDC_BASECFG0_BLEN_Pos) </span><span class="comment">/**&lt; \brief (LCDC_BASECFG0) AHB Burst Length */</span>
<a name="l02273"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga08152fe737aa76858a8ac1539b70aed1">02273</a> <span class="preprocessor">#define   LCDC_BASECFG0_BLEN_AHB_SINGLE (0x0u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_BASECFG0) AHB Access is started as soon as there is enough space in the FIFO to store one 32-bit data. SINGLE, INCR, INCR4, INCR8 and INCR16 bursts can be used. INCR is used for a burst of 2 and 3 beats. */</span>
<a name="l02274"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga2ab0bc8651e30dcc91c60a2a01019eda">02274</a> <span class="preprocessor">#define   LCDC_BASECFG0_BLEN_AHB_INCR4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_BASECFG0) AHB Access is started as soon as there is enough space in the FIFO to store a total amount of four 32-bit data. An AHB INCR4 Burst is preferred. SINGLE, INCR and INCR4 bursts can be used. INCR is used for a burst of 2 and 3 beats. */</span>
<a name="l02275"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga815a8f4050fcbd31e0dd091c8ce806e6">02275</a> <span class="preprocessor">#define   LCDC_BASECFG0_BLEN_AHB_INCR8 (0x2u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_BASECFG0) AHB Access is started as soon as there is enough space in the FIFO to store a total amount of eight 32-bit data. An AHB INCR8 Burst is preferred. SINGLE, INCR, INCR4 and INCR8 bursts can be used. INCR is used for a burst of 2 and 3 beats. */</span>
<a name="l02276"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gaaba8500eba74004026eff600122396d0">02276</a> <span class="preprocessor">#define   LCDC_BASECFG0_BLEN_AHB_INCR16 (0x3u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_BASECFG0) AHB Access is started as soon as there is enough space in the FIFO to store a total amount of sixteen 32-bit data. An AHB INCR16 Burst is preferred. SINGLE, INCR, INCR4, INCR8 and INCR16 bursts can be used. INCR is used for a burst of 2 and 3 beats. */</span>
<a name="l02277"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gaf1fa090070933f40fe86a2d387c022a3">02277</a> <span class="preprocessor">#define LCDC_BASECFG0_DLBO (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (LCDC_BASECFG0) Defined Length Burst Only For Channel Bus Transaction. */</span>
<a name="l02278"></a>02278 <span class="comment">/* -------- LCDC_BASECFG1 : (LCDC Offset: 0x00000070) Base Layer Configuration Register 1 -------- */</span>
<a name="l02279"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga070bcfd3ccb080e4f7db11a8b2bf6839">02279</a> <span class="preprocessor">#define LCDC_BASECFG1_CLUTEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (LCDC_BASECFG1) Color Lookup Table Enable */</span>
<a name="l02280"></a>02280 <span class="preprocessor">#define LCDC_BASECFG1_RGBMODE_Pos 4</span>
<a name="l02281"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga9d114ce73fbe0843cb68b60c46020668">02281</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_BASECFG1_RGBMODE_Msk (0xfu &lt;&lt; LCDC_BASECFG1_RGBMODE_Pos) </span><span class="comment">/**&lt; \brief (LCDC_BASECFG1) RGB Input Mode Selection */</span>
<a name="l02282"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga83833ea35046222023dae2a1661a4ffb">02282</a> <span class="preprocessor">#define   LCDC_BASECFG1_RGBMODE_12BPP_RGB_444 (0x0u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_BASECFG1) 12 bpp RGB 444 */</span>
<a name="l02283"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga63b3b614cf14e655194e3ffbf7d9c2ba">02283</a> <span class="preprocessor">#define   LCDC_BASECFG1_RGBMODE_16BPP_ARGB_4444 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_BASECFG1) 16 bpp ARGB 4444 */</span>
<a name="l02284"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga6dca5051927a1e2f4ec1f3c1e22970d6">02284</a> <span class="preprocessor">#define   LCDC_BASECFG1_RGBMODE_16BPP_RGBA_4444 (0x2u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_BASECFG1) 16 bpp RGBA 4444 */</span>
<a name="l02285"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga9498f03d0a38675213f4664102103cfe">02285</a> <span class="preprocessor">#define   LCDC_BASECFG1_RGBMODE_16BPP_RGB_565 (0x3u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_BASECFG1) 16 bpp RGB 565 */</span>
<a name="l02286"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga0e2c32530034ab26a57506793430af82">02286</a> <span class="preprocessor">#define   LCDC_BASECFG1_RGBMODE_16BPP_TRGB_1555 (0x4u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_BASECFG1) 16 bpp TRGB 1555 */</span>
<a name="l02287"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga5635d5ebfaeec62eab8c259223fcaad6">02287</a> <span class="preprocessor">#define   LCDC_BASECFG1_RGBMODE_18BPP_RGB_666 (0x5u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_BASECFG1) 18 bpp RGB 666 */</span>
<a name="l02288"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga6b7d5f32626690940ff66675023c38b7">02288</a> <span class="preprocessor">#define   LCDC_BASECFG1_RGBMODE_18BPP_RGB_666_PACKED (0x6u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_BASECFG1) 18 bpp RGB 666 PACKED */</span>
<a name="l02289"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga55f7fdfdce6d27aec7b02dd44de466db">02289</a> <span class="preprocessor">#define   LCDC_BASECFG1_RGBMODE_19BPP_TRGB_1666 (0x7u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_BASECFG1) 19 bpp TRGB 1666 */</span>
<a name="l02290"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gad4b870fb2f34806d7430af0d4ee042b5">02290</a> <span class="preprocessor">#define   LCDC_BASECFG1_RGBMODE_19BPP_TRGB_PACKED (0x8u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_BASECFG1) 19 bpp TRGB 1666 PACKED */</span>
<a name="l02291"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gab613c59750128a18d8c8a8857210c786">02291</a> <span class="preprocessor">#define   LCDC_BASECFG1_RGBMODE_24BPP_RGB_888 (0x9u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_BASECFG1) 24 bpp RGB 888 */</span>
<a name="l02292"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga58bcd63e385e4bce4e6191c5d7b57af7">02292</a> <span class="preprocessor">#define   LCDC_BASECFG1_RGBMODE_24BPP_RGB_888_PACKED (0xAu &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_BASECFG1) 24 bpp RGB 888 PACKED */</span>
<a name="l02293"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga14c5fdcaef4e3e79195d86de992ada5e">02293</a> <span class="preprocessor">#define   LCDC_BASECFG1_RGBMODE_25BPP_TRGB_1888 (0xBu &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_BASECFG1) 25 bpp TRGB 1888 */</span>
<a name="l02294"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gaced6de678814fab23c83f14c4288953c">02294</a> <span class="preprocessor">#define   LCDC_BASECFG1_RGBMODE_32BPP_ARGB_8888 (0xCu &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_BASECFG1) 32 bpp ARGB 8888 */</span>
<a name="l02295"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga1176c3f9c368ce68ffae1308b8cb34bb">02295</a> <span class="preprocessor">#define   LCDC_BASECFG1_RGBMODE_32BPP_RGBA_8888 (0xDu &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_BASECFG1) 32 bpp RGBA 8888 */</span>
<a name="l02296"></a>02296 <span class="preprocessor">#define LCDC_BASECFG1_CLUTMODE_Pos 8</span>
<a name="l02297"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gab08bbc7a3cf8155165fb845cb1c5fca5">02297</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_BASECFG1_CLUTMODE_Msk (0x3u &lt;&lt; LCDC_BASECFG1_CLUTMODE_Pos) </span><span class="comment">/**&lt; \brief (LCDC_BASECFG1) Color Lookup Table Input Mode Selection */</span>
<a name="l02298"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga83c99ab3a5f89e56b72ed4cbe9bde616">02298</a> <span class="preprocessor">#define   LCDC_BASECFG1_CLUTMODE_1BPP (0x0u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (LCDC_BASECFG1) color lookup table mode set to 1 bit per pixel */</span>
<a name="l02299"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga70fb101101f3854202e6b8dd5ad575b1">02299</a> <span class="preprocessor">#define   LCDC_BASECFG1_CLUTMODE_2BPP (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (LCDC_BASECFG1) color lookup table mode set to 2 bits per pixel */</span>
<a name="l02300"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gae160230c12295d8e57c84362c2976f7d">02300</a> <span class="preprocessor">#define   LCDC_BASECFG1_CLUTMODE_4BPP (0x2u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (LCDC_BASECFG1) color lookup table mode set to 4 bits per pixel */</span>
<a name="l02301"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gaab02e7a9c3793c983355ef8a8341808a">02301</a> <span class="preprocessor">#define   LCDC_BASECFG1_CLUTMODE_8BPP (0x3u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (LCDC_BASECFG1) color lookup table mode set to 8 bits per pixel */</span>
<a name="l02302"></a>02302 <span class="comment">/* -------- LCDC_BASECFG2 : (LCDC Offset: 0x00000074) Base Layer Configuration Register 2 -------- */</span>
<a name="l02303"></a>02303 <span class="preprocessor">#define LCDC_BASECFG2_XSTRIDE_Pos 0</span>
<a name="l02304"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga73c094bdc164cd48c5c0c745b6c2bb1f">02304</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_BASECFG2_XSTRIDE_Msk (0xffffffffu &lt;&lt; LCDC_BASECFG2_XSTRIDE_Pos) </span><span class="comment">/**&lt; \brief (LCDC_BASECFG2) Horizontal Stride */</span>
<a name="l02305"></a>02305 <span class="preprocessor">#define LCDC_BASECFG2_XSTRIDE(value) ((LCDC_BASECFG2_XSTRIDE_Msk &amp; ((value) &lt;&lt; LCDC_BASECFG2_XSTRIDE_Pos)))</span>
<a name="l02306"></a>02306 <span class="preprocessor"></span><span class="comment">/* -------- LCDC_BASECFG3 : (LCDC Offset: 0x00000078) Base Layer Configuration Register 3 -------- */</span>
<a name="l02307"></a>02307 <span class="preprocessor">#define LCDC_BASECFG3_BDEF_Pos 0</span>
<a name="l02308"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga2a76dd84697181d4c6e496deee850666">02308</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_BASECFG3_BDEF_Msk (0xffu &lt;&lt; LCDC_BASECFG3_BDEF_Pos) </span><span class="comment">/**&lt; \brief (LCDC_BASECFG3) Blue Default */</span>
<a name="l02309"></a>02309 <span class="preprocessor">#define LCDC_BASECFG3_BDEF(value) ((LCDC_BASECFG3_BDEF_Msk &amp; ((value) &lt;&lt; LCDC_BASECFG3_BDEF_Pos)))</span>
<a name="l02310"></a>02310 <span class="preprocessor"></span><span class="preprocessor">#define LCDC_BASECFG3_GDEF_Pos 8</span>
<a name="l02311"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga6c276d0a4a720204d6fa08c26010b192">02311</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_BASECFG3_GDEF_Msk (0xffu &lt;&lt; LCDC_BASECFG3_GDEF_Pos) </span><span class="comment">/**&lt; \brief (LCDC_BASECFG3) Green Default */</span>
<a name="l02312"></a>02312 <span class="preprocessor">#define LCDC_BASECFG3_GDEF(value) ((LCDC_BASECFG3_GDEF_Msk &amp; ((value) &lt;&lt; LCDC_BASECFG3_GDEF_Pos)))</span>
<a name="l02313"></a>02313 <span class="preprocessor"></span><span class="preprocessor">#define LCDC_BASECFG3_RDEF_Pos 16</span>
<a name="l02314"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gad231938c902f58cc1daeef2826ff36a8">02314</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_BASECFG3_RDEF_Msk (0xffu &lt;&lt; LCDC_BASECFG3_RDEF_Pos) </span><span class="comment">/**&lt; \brief (LCDC_BASECFG3) Red Default */</span>
<a name="l02315"></a>02315 <span class="preprocessor">#define LCDC_BASECFG3_RDEF(value) ((LCDC_BASECFG3_RDEF_Msk &amp; ((value) &lt;&lt; LCDC_BASECFG3_RDEF_Pos)))</span>
<a name="l02316"></a>02316 <span class="preprocessor"></span><span class="comment">/* -------- LCDC_BASECFG4 : (LCDC Offset: 0x0000007C) Base Layer Configuration Register 4 -------- */</span>
<a name="l02317"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga4c4b6a1609ad9e6aa5752cbe47635dec">02317</a> <span class="preprocessor">#define LCDC_BASECFG4_DMA (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (LCDC_BASECFG4) Use DMA Data Path */</span>
<a name="l02318"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga85101d56fc0c2df002b56eb0003942bb">02318</a> <span class="preprocessor">#define LCDC_BASECFG4_REP (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (LCDC_BASECFG4) Use Replication logic to expand RGB color to 24 bits */</span>
<a name="l02319"></a>02319 <span class="comment">/* -------- LCDC_OVRCHER1 : (LCDC Offset: 0x00000100) Overlay 1 Channel Enable Register -------- */</span>
<a name="l02320"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga0b50df38dcec26b2a49102d9bea0b3f0">02320</a> <span class="preprocessor">#define LCDC_OVRCHER1_CHEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (LCDC_OVRCHER1) Channel Enable Register */</span>
<a name="l02321"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga30133c23c2fde43aaee698a5fe175e9f">02321</a> <span class="preprocessor">#define LCDC_OVRCHER1_UPDATEEN (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (LCDC_OVRCHER1) Update Overlay Attributes Enable Register */</span>
<a name="l02322"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga7ef22ef50d1e34d9bc4f8d9e487f18eb">02322</a> <span class="preprocessor">#define LCDC_OVRCHER1_A2QEN (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (LCDC_OVRCHER1) Add Head Pointer Enable Register */</span>
<a name="l02323"></a>02323 <span class="comment">/* -------- LCDC_OVRCHDR1 : (LCDC Offset: 0x00000104) Overlay 1 Channel Disable Register -------- */</span>
<a name="l02324"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gab238bc781c91fedc47926f5a3d4e64ec">02324</a> <span class="preprocessor">#define LCDC_OVRCHDR1_CHDIS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (LCDC_OVRCHDR1) Channel Disable Register */</span>
<a name="l02325"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga021fc7426a9b497a707a144937e99edc">02325</a> <span class="preprocessor">#define LCDC_OVRCHDR1_CHRST (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (LCDC_OVRCHDR1) Channel Reset Register */</span>
<a name="l02326"></a>02326 <span class="comment">/* -------- LCDC_OVRCHSR1 : (LCDC Offset: 0x00000108) Overlay 1 Channel Status Register -------- */</span>
<a name="l02327"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga7fbe556eac9ba8d12ee3593ac93503f2">02327</a> <span class="preprocessor">#define LCDC_OVRCHSR1_CHSR (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (LCDC_OVRCHSR1) Channel Status Register */</span>
<a name="l02328"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gafc6cd69fcf8bb0d9e6071e43e376ace2">02328</a> <span class="preprocessor">#define LCDC_OVRCHSR1_UPDATESR (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (LCDC_OVRCHSR1) Update Overlay Attributes In Progress */</span>
<a name="l02329"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga6b42a05b412739853daeb7d1eabc23cf">02329</a> <span class="preprocessor">#define LCDC_OVRCHSR1_A2QSR (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (LCDC_OVRCHSR1) Add to Queue Pending Register */</span>
<a name="l02330"></a>02330 <span class="comment">/* -------- LCDC_OVRIER1 : (LCDC Offset: 0x0000010C) Overlay 1 Interrupt Enable Register -------- */</span>
<a name="l02331"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga9b4aa08951061ea46f2da3f30d8756f1">02331</a> <span class="preprocessor">#define LCDC_OVRIER1_DMA (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (LCDC_OVRIER1) End of DMA Transfer Interrupt Enable Register */</span>
<a name="l02332"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gae4022b0197498b4ec461fe6e90cf8ed4">02332</a> <span class="preprocessor">#define LCDC_OVRIER1_DSCR (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (LCDC_OVRIER1) Descriptor Loaded Interrupt Enable Register */</span>
<a name="l02333"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga237d386632f2c8a63545dcc678f1e20d">02333</a> <span class="preprocessor">#define LCDC_OVRIER1_ADD (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_OVRIER1) Head Descriptor Loaded Interrupt Enable Register */</span>
<a name="l02334"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gaeab7c9aa5d5a149c7f279d1d4856afdb">02334</a> <span class="preprocessor">#define LCDC_OVRIER1_DONE (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (LCDC_OVRIER1) End of List Interrupt Enable Register */</span>
<a name="l02335"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gaebf9f409b36b7228b60e830b1e376f80">02335</a> <span class="preprocessor">#define LCDC_OVRIER1_OVR (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (LCDC_OVRIER1) Overflow Interrupt Enable Register */</span>
<a name="l02336"></a>02336 <span class="comment">/* -------- LCDC_OVRIDR1 : (LCDC Offset: 0x00000110) Overlay 1 Interrupt Disable Register -------- */</span>
<a name="l02337"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga30d2359fb440df9d4c988090e8e8c72e">02337</a> <span class="preprocessor">#define LCDC_OVRIDR1_DMA (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (LCDC_OVRIDR1) End of DMA Transfer Interrupt Disable Register */</span>
<a name="l02338"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gafb55460bdd67892044f83a3c71720c13">02338</a> <span class="preprocessor">#define LCDC_OVRIDR1_DSCR (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (LCDC_OVRIDR1) Descriptor Loaded Interrupt Disable Register */</span>
<a name="l02339"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gad3ba6320352579e2ef70984183d69557">02339</a> <span class="preprocessor">#define LCDC_OVRIDR1_ADD (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_OVRIDR1) Head Descriptor Loaded Interrupt Disable Register */</span>
<a name="l02340"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga4aa636639796129b7e45a4e46793bcdb">02340</a> <span class="preprocessor">#define LCDC_OVRIDR1_DONE (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (LCDC_OVRIDR1) End of List Interrupt Disable Register */</span>
<a name="l02341"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gabb6502749c6feb0be2c64ed84fb980a5">02341</a> <span class="preprocessor">#define LCDC_OVRIDR1_OVR (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (LCDC_OVRIDR1) Overflow Interrupt Disable Register */</span>
<a name="l02342"></a>02342 <span class="comment">/* -------- LCDC_OVRIMR1 : (LCDC Offset: 0x00000114) Overlay 1 Interrupt Mask Register -------- */</span>
<a name="l02343"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gac6dc646da2efbdd3589d390f70c773ea">02343</a> <span class="preprocessor">#define LCDC_OVRIMR1_DMA (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (LCDC_OVRIMR1) End of DMA Transfer Interrupt Mask Register */</span>
<a name="l02344"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga0f3164cdc714134e56373d01cce47ecb">02344</a> <span class="preprocessor">#define LCDC_OVRIMR1_DSCR (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (LCDC_OVRIMR1) Descriptor Loaded Interrupt Mask Register */</span>
<a name="l02345"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga61b01b6b83725b4651f323a497df9921">02345</a> <span class="preprocessor">#define LCDC_OVRIMR1_ADD (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_OVRIMR1) Head Descriptor Loaded Interrupt Mask Register */</span>
<a name="l02346"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga2e19d13a7d625718d8ae6c1ec513dd6f">02346</a> <span class="preprocessor">#define LCDC_OVRIMR1_DONE (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (LCDC_OVRIMR1) End of List Interrupt Mask Register */</span>
<a name="l02347"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gafccc7d6c8b8ae96f2f22ac197fa1a513">02347</a> <span class="preprocessor">#define LCDC_OVRIMR1_OVR (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (LCDC_OVRIMR1) Overflow Interrupt Mask Register */</span>
<a name="l02348"></a>02348 <span class="comment">/* -------- LCDC_OVRISR1 : (LCDC Offset: 0x00000118) Overlay 1 Interrupt Status Register -------- */</span>
<a name="l02349"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gaeac8e2eeba33c14ef5da1719d21466ea">02349</a> <span class="preprocessor">#define LCDC_OVRISR1_DMA (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (LCDC_OVRISR1) End of DMA Transfer */</span>
<a name="l02350"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga45ea0a5de5e8bf588a8e656cec6dbce7">02350</a> <span class="preprocessor">#define LCDC_OVRISR1_DSCR (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (LCDC_OVRISR1) DMA Descriptor Loaded */</span>
<a name="l02351"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gad4d6a6afbbd5870532203989579a7974">02351</a> <span class="preprocessor">#define LCDC_OVRISR1_ADD (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_OVRISR1) Head Descriptor Loaded */</span>
<a name="l02352"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gae5151b30a5b54ad88d78328465eed021">02352</a> <span class="preprocessor">#define LCDC_OVRISR1_DONE (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (LCDC_OVRISR1) End of List Detected Register */</span>
<a name="l02353"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gaf993eaa64378b1632721d0b89a5df2e5">02353</a> <span class="preprocessor">#define LCDC_OVRISR1_OVR (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (LCDC_OVRISR1) Overflow Detected */</span>
<a name="l02354"></a>02354 <span class="comment">/* -------- LCDC_OVRHEAD1 : (LCDC Offset: 0x0000011C) Overlay 1 DMA Head Register -------- */</span>
<a name="l02355"></a>02355 <span class="preprocessor">#define LCDC_OVRHEAD1_HEAD_Pos 2</span>
<a name="l02356"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gae3e4c12a144497bbbc0603dde6d4dfa1">02356</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_OVRHEAD1_HEAD_Msk (0x3fffffffu &lt;&lt; LCDC_OVRHEAD1_HEAD_Pos) </span><span class="comment">/**&lt; \brief (LCDC_OVRHEAD1) DMA Head Pointer */</span>
<a name="l02357"></a>02357 <span class="preprocessor">#define LCDC_OVRHEAD1_HEAD(value) ((LCDC_OVRHEAD1_HEAD_Msk &amp; ((value) &lt;&lt; LCDC_OVRHEAD1_HEAD_Pos)))</span>
<a name="l02358"></a>02358 <span class="preprocessor"></span><span class="comment">/* -------- LCDC_OVRADDR1 : (LCDC Offset: 0x00000120) Overlay 1 DMA Address Register -------- */</span>
<a name="l02359"></a>02359 <span class="preprocessor">#define LCDC_OVRADDR1_ADDR_Pos 0</span>
<a name="l02360"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gab23fb7592b7a9a3f66d081e77228542a">02360</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_OVRADDR1_ADDR_Msk (0xffffffffu &lt;&lt; LCDC_OVRADDR1_ADDR_Pos) </span><span class="comment">/**&lt; \brief (LCDC_OVRADDR1) DMA Transfer Overlay 1 Address */</span>
<a name="l02361"></a>02361 <span class="preprocessor">#define LCDC_OVRADDR1_ADDR(value) ((LCDC_OVRADDR1_ADDR_Msk &amp; ((value) &lt;&lt; LCDC_OVRADDR1_ADDR_Pos)))</span>
<a name="l02362"></a>02362 <span class="preprocessor"></span><span class="comment">/* -------- LCDC_OVRCTRL1 : (LCDC Offset: 0x00000124) Overlay1 DMA Control Register -------- */</span>
<a name="l02363"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gae689119f682ab15657fa6742947ba12d">02363</a> <span class="preprocessor">#define LCDC_OVRCTRL1_DFETCH (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (LCDC_OVRCTRL1) Transfer Descriptor Fetch Enable */</span>
<a name="l02364"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gae38b6522f042227710c657daa6f93b7c">02364</a> <span class="preprocessor">#define LCDC_OVRCTRL1_LFETCH (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (LCDC_OVRCTRL1) Lookup Table Fetch Enable */</span>
<a name="l02365"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gaaec29667982cfbefc333d590ebead95c">02365</a> <span class="preprocessor">#define LCDC_OVRCTRL1_DMAIEN (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (LCDC_OVRCTRL1) End of DMA Transfer Interrupt Enable */</span>
<a name="l02366"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga86e9a0202a9ea6120abbe93426a329f8">02366</a> <span class="preprocessor">#define LCDC_OVRCTRL1_DSCRIEN (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (LCDC_OVRCTRL1) Descriptor Loaded Interrupt Enable */</span>
<a name="l02367"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gae1762e312f4a8f31a725e81365c570c8">02367</a> <span class="preprocessor">#define LCDC_OVRCTRL1_ADDIEN (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_OVRCTRL1) Add Head Descriptor to Queue Interrupt Enable */</span>
<a name="l02368"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gad51610be7096eff1d98fd77ed2616fd7">02368</a> <span class="preprocessor">#define LCDC_OVRCTRL1_DONEIEN (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (LCDC_OVRCTRL1) End of List Interrupt Enable */</span>
<a name="l02369"></a>02369 <span class="comment">/* -------- LCDC_OVRNEXT1 : (LCDC Offset: 0x00000128) Overlay1 DMA Next Register -------- */</span>
<a name="l02370"></a>02370 <span class="preprocessor">#define LCDC_OVRNEXT1_NEXT_Pos 0</span>
<a name="l02371"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga67f789408217b641a1c2424fc8388f49">02371</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_OVRNEXT1_NEXT_Msk (0xffffffffu &lt;&lt; LCDC_OVRNEXT1_NEXT_Pos) </span><span class="comment">/**&lt; \brief (LCDC_OVRNEXT1) DMA Descriptor Next Address */</span>
<a name="l02372"></a>02372 <span class="preprocessor">#define LCDC_OVRNEXT1_NEXT(value) ((LCDC_OVRNEXT1_NEXT_Msk &amp; ((value) &lt;&lt; LCDC_OVRNEXT1_NEXT_Pos)))</span>
<a name="l02373"></a>02373 <span class="preprocessor"></span><span class="comment">/* -------- LCDC_OVR1CFG0 : (LCDC Offset: 0x0000012C) Overlay 1 Configuration 0 Register -------- */</span>
<a name="l02374"></a>02374 <span class="preprocessor">#define LCDC_OVR1CFG0_BLEN_Pos 4</span>
<a name="l02375"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga9f6f0d3d7717903540a4b991bf1b0c70">02375</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_OVR1CFG0_BLEN_Msk (0x3u &lt;&lt; LCDC_OVR1CFG0_BLEN_Pos) </span><span class="comment">/**&lt; \brief (LCDC_OVR1CFG0) AHB Burst Length */</span>
<a name="l02376"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gaeddc9632c7a0d57bc826705663f10315">02376</a> <span class="preprocessor">#define   LCDC_OVR1CFG0_BLEN_AHB_SINGLE (0x0u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_OVR1CFG0) AHB Access is started as soon as there is enough space in the FIFO to store one 32-bit data. SINGLE, INCR, INCR4, INCR8 and INCR16 bursts are preferred. INCR is used for a burst of 2 and 3 beats. */</span>
<a name="l02377"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gaccde755fd318fb9283d341858b3e6f80">02377</a> <span class="preprocessor">#define   LCDC_OVR1CFG0_BLEN_AHB_INCR4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_OVR1CFG0) AHB Access is started as soon as there is enough space in the FIFO to store a total amount of four 32-bit data. An AHB INCR4 Burst is preferred. SINGLE, INCR and INCR4 bursts can be used. INCR is used for a burst of 2 and 3 beats. */</span>
<a name="l02378"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gad15b6f0545ca4ee1a3a83e23b505bb85">02378</a> <span class="preprocessor">#define   LCDC_OVR1CFG0_BLEN_AHB_INCR8 (0x2u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_OVR1CFG0) AHB Access is started as soon as there is enough space in the FIFO to store a total amount of eight 32-bit data. An AHB INCR8 Burst is preferred. SINGLE, INCR, INCR4 and INCR8 bursts can be used. INCR is used for a burst of 2 and 3 beats. */</span>
<a name="l02379"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gaeefbfdee6a8e3d3e9dee3859c9fad171">02379</a> <span class="preprocessor">#define   LCDC_OVR1CFG0_BLEN_AHB_INCR16 (0x3u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_OVR1CFG0) AHB Access is started as soon as there is enough space in the FIFO to store a total amount of sixteen 32-bit data. An AHB INCR16 Burst is preferred. SINGLE, INCR, INCR4, INCR8 and INCR16 bursts can be used. INCR is used for a burst of 2 and 3 beats. */</span>
<a name="l02380"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gab1c1a67c31518eaf3f51cf9e452fd069">02380</a> <span class="preprocessor">#define LCDC_OVR1CFG0_DLBO (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (LCDC_OVR1CFG0) Defined Length Burst Only for Channel Bus Transaction. */</span>
<a name="l02381"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gad5eda41d441642fd7f6c83252ba8697e">02381</a> <span class="preprocessor">#define LCDC_OVR1CFG0_ROTDIS (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (LCDC_OVR1CFG0) Hardware Rotation Optimization Disable */</span>
<a name="l02382"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga0f33a94ab9151fc75ce7049beb8bf028">02382</a> <span class="preprocessor">#define LCDC_OVR1CFG0_LOCKDIS (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (LCDC_OVR1CFG0) Hardware Rotation Lock Disable */</span>
<a name="l02383"></a>02383 <span class="comment">/* -------- LCDC_OVR1CFG1 : (LCDC Offset: 0x00000130) Overlay 1 Configuration 1 Register -------- */</span>
<a name="l02384"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga2af9ff0733fee79a9753412f921499a4">02384</a> <span class="preprocessor">#define LCDC_OVR1CFG1_CLUTEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (LCDC_OVR1CFG1) Color Lookup Table Enable */</span>
<a name="l02385"></a>02385 <span class="preprocessor">#define LCDC_OVR1CFG1_RGBMODE_Pos 4</span>
<a name="l02386"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gab7be293eea985b9564fdf70e44992907">02386</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_OVR1CFG1_RGBMODE_Msk (0xfu &lt;&lt; LCDC_OVR1CFG1_RGBMODE_Pos) </span><span class="comment">/**&lt; \brief (LCDC_OVR1CFG1) RGB Input Mode Selection */</span>
<a name="l02387"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga682fc1a5405e34fbf3cf3fcb56bce76f">02387</a> <span class="preprocessor">#define   LCDC_OVR1CFG1_RGBMODE_12BPP_RGB_444 (0x0u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_OVR1CFG1) 12 bpp RGB 444 */</span>
<a name="l02388"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga36ac58b4aa8f846aff3502e54f5462e4">02388</a> <span class="preprocessor">#define   LCDC_OVR1CFG1_RGBMODE_16BPP_ARGB_4444 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_OVR1CFG1) 16 bpp ARGB 4444 */</span>
<a name="l02389"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga3f01075b4c946307bc19b0ca8e0d8d5c">02389</a> <span class="preprocessor">#define   LCDC_OVR1CFG1_RGBMODE_16BPP_RGBA_4444 (0x2u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_OVR1CFG1) 16 bpp RGBA 4444 */</span>
<a name="l02390"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga988eddff451db4377f86c9a932878622">02390</a> <span class="preprocessor">#define   LCDC_OVR1CFG1_RGBMODE_16BPP_RGB_565 (0x3u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_OVR1CFG1) 16 bpp RGB 565 */</span>
<a name="l02391"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga38a51755c087d4d21075a86f8430929d">02391</a> <span class="preprocessor">#define   LCDC_OVR1CFG1_RGBMODE_16BPP_TRGB_1555 (0x4u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_OVR1CFG1) 16 bpp TRGB 1555 */</span>
<a name="l02392"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga4805985d92401ac4b4ea7e6ea1035ab8">02392</a> <span class="preprocessor">#define   LCDC_OVR1CFG1_RGBMODE_18BPP_RGB_666 (0x5u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_OVR1CFG1) 18 bpp RGB 666 */</span>
<a name="l02393"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gaa8d1e481e4cd75b8f2ca36a47b3b0942">02393</a> <span class="preprocessor">#define   LCDC_OVR1CFG1_RGBMODE_18BPP_RGB_666_PACKED (0x6u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_OVR1CFG1) 18 bpp RGB 666 PACKED */</span>
<a name="l02394"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga8fc725d1085a7813b5feca40553797b0">02394</a> <span class="preprocessor">#define   LCDC_OVR1CFG1_RGBMODE_19BPP_TRGB_1666 (0x7u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_OVR1CFG1) 19 bpp TRGB 1666 */</span>
<a name="l02395"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga98f7130a191ebc078b701fdc3158b0aa">02395</a> <span class="preprocessor">#define   LCDC_OVR1CFG1_RGBMODE_19BPP_TRGB_PACKED (0x8u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_OVR1CFG1) 19 bpp TRGB 1666 PACKED */</span>
<a name="l02396"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gaa30da713143a0729c0db475dfbb14776">02396</a> <span class="preprocessor">#define   LCDC_OVR1CFG1_RGBMODE_24BPP_RGB_888 (0x9u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_OVR1CFG1) 24 bpp RGB 888 */</span>
<a name="l02397"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gad73e5f84e4f813150a1cabc48a049c75">02397</a> <span class="preprocessor">#define   LCDC_OVR1CFG1_RGBMODE_24BPP_RGB_888_PACKED (0xAu &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_OVR1CFG1) 24 bpp RGB 888 PACKED */</span>
<a name="l02398"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga726828eff4478bc5936e6ebe4b6d770e">02398</a> <span class="preprocessor">#define   LCDC_OVR1CFG1_RGBMODE_25BPP_TRGB_1888 (0xBu &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_OVR1CFG1) 25 bpp TRGB 1888 */</span>
<a name="l02399"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga428f254c469ab3a34fe1f9c260c4ee33">02399</a> <span class="preprocessor">#define   LCDC_OVR1CFG1_RGBMODE_32BPP_ARGB_8888 (0xCu &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_OVR1CFG1) 32 bpp ARGB 8888 */</span>
<a name="l02400"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gaac64a253a9e8b13edbd9bf29e0bd3fc9">02400</a> <span class="preprocessor">#define   LCDC_OVR1CFG1_RGBMODE_32BPP_RGBA_8888 (0xDu &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_OVR1CFG1) 32 bpp RGBA 8888 */</span>
<a name="l02401"></a>02401 <span class="preprocessor">#define LCDC_OVR1CFG1_CLUTMODE_Pos 8</span>
<a name="l02402"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga1b029f349fa759f76fecac71e053f2e2">02402</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_OVR1CFG1_CLUTMODE_Msk (0x3u &lt;&lt; LCDC_OVR1CFG1_CLUTMODE_Pos) </span><span class="comment">/**&lt; \brief (LCDC_OVR1CFG1) Color Lookup table input mode selection */</span>
<a name="l02403"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gaa4bc968510a63934c943c6d551c9258c">02403</a> <span class="preprocessor">#define   LCDC_OVR1CFG1_CLUTMODE_1BPP (0x0u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (LCDC_OVR1CFG1) color lookup table mode set to 1 bit per pixel */</span>
<a name="l02404"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga2e191ff1c202e8d6ff269be7c9bac56e">02404</a> <span class="preprocessor">#define   LCDC_OVR1CFG1_CLUTMODE_2BPP (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (LCDC_OVR1CFG1) color lookup table mode set to 2 bits per pixel */</span>
<a name="l02405"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga847785bfd5c00481048d16ef1ad98be5">02405</a> <span class="preprocessor">#define   LCDC_OVR1CFG1_CLUTMODE_4BPP (0x2u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (LCDC_OVR1CFG1) color lookup table mode set to 4 bits per pixel */</span>
<a name="l02406"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga1ac770e532c7960fe568411b035b9a78">02406</a> <span class="preprocessor">#define   LCDC_OVR1CFG1_CLUTMODE_8BPP (0x3u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (LCDC_OVR1CFG1) color lookup table mode set to 8 bits per pixel */</span>
<a name="l02407"></a>02407 <span class="comment">/* -------- LCDC_OVR1CFG2 : (LCDC Offset: 0x00000134) Overlay 1 Configuration 2 Register -------- */</span>
<a name="l02408"></a>02408 <span class="preprocessor">#define LCDC_OVR1CFG2_XPOS_Pos 0</span>
<a name="l02409"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga71a519597b0a114594299e42e8f22e4c">02409</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_OVR1CFG2_XPOS_Msk (0x7ffu &lt;&lt; LCDC_OVR1CFG2_XPOS_Pos) </span><span class="comment">/**&lt; \brief (LCDC_OVR1CFG2) Horizontal Window Position */</span>
<a name="l02410"></a>02410 <span class="preprocessor">#define LCDC_OVR1CFG2_XPOS(value) ((LCDC_OVR1CFG2_XPOS_Msk &amp; ((value) &lt;&lt; LCDC_OVR1CFG2_XPOS_Pos)))</span>
<a name="l02411"></a>02411 <span class="preprocessor"></span><span class="preprocessor">#define LCDC_OVR1CFG2_YPOS_Pos 16</span>
<a name="l02412"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga3a4a19f947dbaceb14f3daa87f18b97f">02412</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_OVR1CFG2_YPOS_Msk (0x7ffu &lt;&lt; LCDC_OVR1CFG2_YPOS_Pos) </span><span class="comment">/**&lt; \brief (LCDC_OVR1CFG2) Vertical Window Position */</span>
<a name="l02413"></a>02413 <span class="preprocessor">#define LCDC_OVR1CFG2_YPOS(value) ((LCDC_OVR1CFG2_YPOS_Msk &amp; ((value) &lt;&lt; LCDC_OVR1CFG2_YPOS_Pos)))</span>
<a name="l02414"></a>02414 <span class="preprocessor"></span><span class="comment">/* -------- LCDC_OVR1CFG3 : (LCDC Offset: 0x00000138) Overlay 1 Configuration 3 Register -------- */</span>
<a name="l02415"></a>02415 <span class="preprocessor">#define LCDC_OVR1CFG3_XSIZE_Pos 0</span>
<a name="l02416"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga659bda10b9b354c8b9fb94a661768656">02416</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_OVR1CFG3_XSIZE_Msk (0x7ffu &lt;&lt; LCDC_OVR1CFG3_XSIZE_Pos) </span><span class="comment">/**&lt; \brief (LCDC_OVR1CFG3) Horizontal Window Size */</span>
<a name="l02417"></a>02417 <span class="preprocessor">#define LCDC_OVR1CFG3_XSIZE(value) ((LCDC_OVR1CFG3_XSIZE_Msk &amp; ((value) &lt;&lt; LCDC_OVR1CFG3_XSIZE_Pos)))</span>
<a name="l02418"></a>02418 <span class="preprocessor"></span><span class="preprocessor">#define LCDC_OVR1CFG3_YSIZE_Pos 16</span>
<a name="l02419"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga00098b57a755453f60d5a7680342b0c9">02419</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_OVR1CFG3_YSIZE_Msk (0x7ffu &lt;&lt; LCDC_OVR1CFG3_YSIZE_Pos) </span><span class="comment">/**&lt; \brief (LCDC_OVR1CFG3) Vertical Window Size */</span>
<a name="l02420"></a>02420 <span class="preprocessor">#define LCDC_OVR1CFG3_YSIZE(value) ((LCDC_OVR1CFG3_YSIZE_Msk &amp; ((value) &lt;&lt; LCDC_OVR1CFG3_YSIZE_Pos)))</span>
<a name="l02421"></a>02421 <span class="preprocessor"></span><span class="comment">/* -------- LCDC_OVR1CFG4 : (LCDC Offset: 0x0000013C) Overlay 1 Configuration 4 Register -------- */</span>
<a name="l02422"></a>02422 <span class="preprocessor">#define LCDC_OVR1CFG4_XSTRIDE_Pos 0</span>
<a name="l02423"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gac12308a2af71fc62172bb6914189b468">02423</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_OVR1CFG4_XSTRIDE_Msk (0xffffffffu &lt;&lt; LCDC_OVR1CFG4_XSTRIDE_Pos) </span><span class="comment">/**&lt; \brief (LCDC_OVR1CFG4) Horizontal Stride */</span>
<a name="l02424"></a>02424 <span class="preprocessor">#define LCDC_OVR1CFG4_XSTRIDE(value) ((LCDC_OVR1CFG4_XSTRIDE_Msk &amp; ((value) &lt;&lt; LCDC_OVR1CFG4_XSTRIDE_Pos)))</span>
<a name="l02425"></a>02425 <span class="preprocessor"></span><span class="comment">/* -------- LCDC_OVR1CFG5 : (LCDC Offset: 0x00000140) Overlay 1 Configuration 5 Register -------- */</span>
<a name="l02426"></a>02426 <span class="preprocessor">#define LCDC_OVR1CFG5_PSTRIDE_Pos 0</span>
<a name="l02427"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga2e958c7f5e45aad2a3fbcdd06e380817">02427</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_OVR1CFG5_PSTRIDE_Msk (0xffffffffu &lt;&lt; LCDC_OVR1CFG5_PSTRIDE_Pos) </span><span class="comment">/**&lt; \brief (LCDC_OVR1CFG5) Pixel Stride */</span>
<a name="l02428"></a>02428 <span class="preprocessor">#define LCDC_OVR1CFG5_PSTRIDE(value) ((LCDC_OVR1CFG5_PSTRIDE_Msk &amp; ((value) &lt;&lt; LCDC_OVR1CFG5_PSTRIDE_Pos)))</span>
<a name="l02429"></a>02429 <span class="preprocessor"></span><span class="comment">/* -------- LCDC_OVR1CFG6 : (LCDC Offset: 0x00000144) Overlay 1 Configuration 6 Register -------- */</span>
<a name="l02430"></a>02430 <span class="preprocessor">#define LCDC_OVR1CFG6_BDEF_Pos 0</span>
<a name="l02431"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga7db5fcb3a4d9e949a5f99ef9ba78b093">02431</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_OVR1CFG6_BDEF_Msk (0xffu &lt;&lt; LCDC_OVR1CFG6_BDEF_Pos) </span><span class="comment">/**&lt; \brief (LCDC_OVR1CFG6) Blue Default */</span>
<a name="l02432"></a>02432 <span class="preprocessor">#define LCDC_OVR1CFG6_BDEF(value) ((LCDC_OVR1CFG6_BDEF_Msk &amp; ((value) &lt;&lt; LCDC_OVR1CFG6_BDEF_Pos)))</span>
<a name="l02433"></a>02433 <span class="preprocessor"></span><span class="preprocessor">#define LCDC_OVR1CFG6_GDEF_Pos 8</span>
<a name="l02434"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga6b41885d05544f3216bbec5269254e28">02434</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_OVR1CFG6_GDEF_Msk (0xffu &lt;&lt; LCDC_OVR1CFG6_GDEF_Pos) </span><span class="comment">/**&lt; \brief (LCDC_OVR1CFG6) Green Default */</span>
<a name="l02435"></a>02435 <span class="preprocessor">#define LCDC_OVR1CFG6_GDEF(value) ((LCDC_OVR1CFG6_GDEF_Msk &amp; ((value) &lt;&lt; LCDC_OVR1CFG6_GDEF_Pos)))</span>
<a name="l02436"></a>02436 <span class="preprocessor"></span><span class="preprocessor">#define LCDC_OVR1CFG6_RDEF_Pos 16</span>
<a name="l02437"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gaf3fb9eb08e4804beee62f337bc3a5a04">02437</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_OVR1CFG6_RDEF_Msk (0xffu &lt;&lt; LCDC_OVR1CFG6_RDEF_Pos) </span><span class="comment">/**&lt; \brief (LCDC_OVR1CFG6) Red Default */</span>
<a name="l02438"></a>02438 <span class="preprocessor">#define LCDC_OVR1CFG6_RDEF(value) ((LCDC_OVR1CFG6_RDEF_Msk &amp; ((value) &lt;&lt; LCDC_OVR1CFG6_RDEF_Pos)))</span>
<a name="l02439"></a>02439 <span class="preprocessor"></span><span class="comment">/* -------- LCDC_OVR1CFG7 : (LCDC Offset: 0x00000148) Overlay 1 Configuration 7 Register -------- */</span>
<a name="l02440"></a>02440 <span class="preprocessor">#define LCDC_OVR1CFG7_BKEY_Pos 0</span>
<a name="l02441"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gaa5367027f2a1d7600121d701dddbac41">02441</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_OVR1CFG7_BKEY_Msk (0xffu &lt;&lt; LCDC_OVR1CFG7_BKEY_Pos) </span><span class="comment">/**&lt; \brief (LCDC_OVR1CFG7) Blue Color Component Chroma Key */</span>
<a name="l02442"></a>02442 <span class="preprocessor">#define LCDC_OVR1CFG7_BKEY(value) ((LCDC_OVR1CFG7_BKEY_Msk &amp; ((value) &lt;&lt; LCDC_OVR1CFG7_BKEY_Pos)))</span>
<a name="l02443"></a>02443 <span class="preprocessor"></span><span class="preprocessor">#define LCDC_OVR1CFG7_GKEY_Pos 8</span>
<a name="l02444"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gaa88b53d02140394c52c4bee619767aa7">02444</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_OVR1CFG7_GKEY_Msk (0xffu &lt;&lt; LCDC_OVR1CFG7_GKEY_Pos) </span><span class="comment">/**&lt; \brief (LCDC_OVR1CFG7) Green Color Component Chroma Key */</span>
<a name="l02445"></a>02445 <span class="preprocessor">#define LCDC_OVR1CFG7_GKEY(value) ((LCDC_OVR1CFG7_GKEY_Msk &amp; ((value) &lt;&lt; LCDC_OVR1CFG7_GKEY_Pos)))</span>
<a name="l02446"></a>02446 <span class="preprocessor"></span><span class="preprocessor">#define LCDC_OVR1CFG7_RKEY_Pos 16</span>
<a name="l02447"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gaae436ab556251d8b88561c9fdffdd89b">02447</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_OVR1CFG7_RKEY_Msk (0xffu &lt;&lt; LCDC_OVR1CFG7_RKEY_Pos) </span><span class="comment">/**&lt; \brief (LCDC_OVR1CFG7) Red Color Component Chroma Key */</span>
<a name="l02448"></a>02448 <span class="preprocessor">#define LCDC_OVR1CFG7_RKEY(value) ((LCDC_OVR1CFG7_RKEY_Msk &amp; ((value) &lt;&lt; LCDC_OVR1CFG7_RKEY_Pos)))</span>
<a name="l02449"></a>02449 <span class="preprocessor"></span><span class="comment">/* -------- LCDC_OVR1CFG8 : (LCDC Offset: 0x0000014C) Overlay 1 Configuration 8 Register -------- */</span>
<a name="l02450"></a>02450 <span class="preprocessor">#define LCDC_OVR1CFG8_BMASK_Pos 0</span>
<a name="l02451"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gada3db0a353e8e78de378503063fad201">02451</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_OVR1CFG8_BMASK_Msk (0xffu &lt;&lt; LCDC_OVR1CFG8_BMASK_Pos) </span><span class="comment">/**&lt; \brief (LCDC_OVR1CFG8) Blue Color Component Chroma Key Mask */</span>
<a name="l02452"></a>02452 <span class="preprocessor">#define LCDC_OVR1CFG8_BMASK(value) ((LCDC_OVR1CFG8_BMASK_Msk &amp; ((value) &lt;&lt; LCDC_OVR1CFG8_BMASK_Pos)))</span>
<a name="l02453"></a>02453 <span class="preprocessor"></span><span class="preprocessor">#define LCDC_OVR1CFG8_GMASK_Pos 8</span>
<a name="l02454"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga36d552adf12ea84157a8975297b9e214">02454</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_OVR1CFG8_GMASK_Msk (0xffu &lt;&lt; LCDC_OVR1CFG8_GMASK_Pos) </span><span class="comment">/**&lt; \brief (LCDC_OVR1CFG8) Green Color Component Chroma Key Mask */</span>
<a name="l02455"></a>02455 <span class="preprocessor">#define LCDC_OVR1CFG8_GMASK(value) ((LCDC_OVR1CFG8_GMASK_Msk &amp; ((value) &lt;&lt; LCDC_OVR1CFG8_GMASK_Pos)))</span>
<a name="l02456"></a>02456 <span class="preprocessor"></span><span class="preprocessor">#define LCDC_OVR1CFG8_RMASK_Pos 16</span>
<a name="l02457"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gae7c319172e229b59cd94e72d92c5953a">02457</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_OVR1CFG8_RMASK_Msk (0xffu &lt;&lt; LCDC_OVR1CFG8_RMASK_Pos) </span><span class="comment">/**&lt; \brief (LCDC_OVR1CFG8) Red Color Component Chroma Key Mask */</span>
<a name="l02458"></a>02458 <span class="preprocessor">#define LCDC_OVR1CFG8_RMASK(value) ((LCDC_OVR1CFG8_RMASK_Msk &amp; ((value) &lt;&lt; LCDC_OVR1CFG8_RMASK_Pos)))</span>
<a name="l02459"></a>02459 <span class="preprocessor"></span><span class="comment">/* -------- LCDC_OVR1CFG9 : (LCDC Offset: 0x00000150) Overlay 1 Configuration 9 Register -------- */</span>
<a name="l02460"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga51d1319940e743c2146012c6b9936969">02460</a> <span class="preprocessor">#define LCDC_OVR1CFG9_CRKEY (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (LCDC_OVR1CFG9) Blender Chroma Key Enable */</span>
<a name="l02461"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga4a7fe6e40fa8056034b20e65ef4a25a9">02461</a> <span class="preprocessor">#define LCDC_OVR1CFG9_INV (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (LCDC_OVR1CFG9) Blender Inverted Blender Output Enable */</span>
<a name="l02462"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga36e53f006c408b6174ee1016bd05bdf6">02462</a> <span class="preprocessor">#define LCDC_OVR1CFG9_ITER2BL (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (LCDC_OVR1CFG9) Blender Iterated Color Enable */</span>
<a name="l02463"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga7df48a49640ab4a54549019b1c131c27">02463</a> <span class="preprocessor">#define LCDC_OVR1CFG9_ITER (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (LCDC_OVR1CFG9) Blender Use Iterated Color */</span>
<a name="l02464"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gab2bbfed2b852b02f867f196e24a79910">02464</a> <span class="preprocessor">#define LCDC_OVR1CFG9_REVALPHA (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_OVR1CFG9) Blender Reverse Alpha */</span>
<a name="l02465"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga7b7a3d50614ed9ca9ca56ed98395fb08">02465</a> <span class="preprocessor">#define LCDC_OVR1CFG9_GAEN (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (LCDC_OVR1CFG9) Blender Global Alpha Enable */</span>
<a name="l02466"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga3cc4f630009f5a794b9a2ae59ff68a85">02466</a> <span class="preprocessor">#define LCDC_OVR1CFG9_LAEN (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (LCDC_OVR1CFG9) Blender Local Alpha Enable */</span>
<a name="l02467"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga7a9d91686c52d18f0efc5931367edb84">02467</a> <span class="preprocessor">#define LCDC_OVR1CFG9_OVR (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (LCDC_OVR1CFG9) Blender Overlay Layer Enable */</span>
<a name="l02468"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gad5cf1305da2ce7d94cb0ecf908da0044">02468</a> <span class="preprocessor">#define LCDC_OVR1CFG9_DMA (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (LCDC_OVR1CFG9) Blender DMA Layer Enable */</span>
<a name="l02469"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gaece6a4bca7d49df011a85781f31735fe">02469</a> <span class="preprocessor">#define LCDC_OVR1CFG9_REP (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (LCDC_OVR1CFG9) Use Replication logic to expand RGB color to 24 bits */</span>
<a name="l02470"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga88bec1a230d18b9fdc08a3e57faaa630">02470</a> <span class="preprocessor">#define LCDC_OVR1CFG9_DSTKEY (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (LCDC_OVR1CFG9) Destination Chroma Keying */</span>
<a name="l02471"></a>02471 <span class="preprocessor">#define LCDC_OVR1CFG9_GA_Pos 16</span>
<a name="l02472"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gaaa6f2ba88ca1ca1d7ea29978200cd7ea">02472</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_OVR1CFG9_GA_Msk (0xffu &lt;&lt; LCDC_OVR1CFG9_GA_Pos) </span><span class="comment">/**&lt; \brief (LCDC_OVR1CFG9) Blender Global Alpha */</span>
<a name="l02473"></a>02473 <span class="preprocessor">#define LCDC_OVR1CFG9_GA(value) ((LCDC_OVR1CFG9_GA_Msk &amp; ((value) &lt;&lt; LCDC_OVR1CFG9_GA_Pos)))</span>
<a name="l02474"></a>02474 <span class="preprocessor"></span><span class="comment">/* -------- LCDC_HEOCHER : (LCDC Offset: 0x00000280) High End Overlay Channel Enable Register -------- */</span>
<a name="l02475"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gac94c35bc49dc1ee64ff92775ac31ed9b">02475</a> <span class="preprocessor">#define LCDC_HEOCHER_CHEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (LCDC_HEOCHER) Channel Enable Register */</span>
<a name="l02476"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga4976cb5ef6768940c34573d83016a5b0">02476</a> <span class="preprocessor">#define LCDC_HEOCHER_UPDATEEN (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (LCDC_HEOCHER) Update Overlay Attributes Enable Register */</span>
<a name="l02477"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga4fd5c2be2e2d7a26c64e3b41a83905ab">02477</a> <span class="preprocessor">#define LCDC_HEOCHER_A2QEN (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (LCDC_HEOCHER) Add Head Pointer Enable Register */</span>
<a name="l02478"></a>02478 <span class="comment">/* -------- LCDC_HEOCHDR : (LCDC Offset: 0x00000284) High End Overlay Channel Disable Register -------- */</span>
<a name="l02479"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga497d42b9ca5e75d631fe4251fa3cbf97">02479</a> <span class="preprocessor">#define LCDC_HEOCHDR_CHDIS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (LCDC_HEOCHDR) Channel Disable Register */</span>
<a name="l02480"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gaeafa38ad09bd7afb315493b5bd1b516e">02480</a> <span class="preprocessor">#define LCDC_HEOCHDR_CHRST (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (LCDC_HEOCHDR) Channel Reset Register */</span>
<a name="l02481"></a>02481 <span class="comment">/* -------- LCDC_HEOCHSR : (LCDC Offset: 0x00000288) High End Overlay Channel Status Register -------- */</span>
<a name="l02482"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga2838da0f0fd61834803bee2d400d1463">02482</a> <span class="preprocessor">#define LCDC_HEOCHSR_CHSR (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (LCDC_HEOCHSR) Channel Status Register */</span>
<a name="l02483"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gaa9b97b9344f62c449775053bff935eb7">02483</a> <span class="preprocessor">#define LCDC_HEOCHSR_UPDATESR (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (LCDC_HEOCHSR) Update Overlay Attributes In Progress */</span>
<a name="l02484"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga1d8bc14516696ed4acf62547e65dc9e3">02484</a> <span class="preprocessor">#define LCDC_HEOCHSR_A2QSR (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (LCDC_HEOCHSR) Add To Queue Pending Register */</span>
<a name="l02485"></a>02485 <span class="comment">/* -------- LCDC_HEOIER : (LCDC Offset: 0x0000028C) High End Overlay Interrupt Enable Register -------- */</span>
<a name="l02486"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gad2406b5791449942688abc87eb7647fe">02486</a> <span class="preprocessor">#define LCDC_HEOIER_DMA (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (LCDC_HEOIER) End of DMA Transfer Interrupt Enable Register */</span>
<a name="l02487"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga0c252dbce48025513bfac72a7b7612af">02487</a> <span class="preprocessor">#define LCDC_HEOIER_DSCR (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (LCDC_HEOIER) Descriptor Loaded Interrupt Enable Register */</span>
<a name="l02488"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gad772ef5c2e6e89ef97b8ec3d1e7890d1">02488</a> <span class="preprocessor">#define LCDC_HEOIER_ADD (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_HEOIER) Head Descriptor Loaded Interrupt Enable Register */</span>
<a name="l02489"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gac7d513e2bee51ce15fc27ea02d726985">02489</a> <span class="preprocessor">#define LCDC_HEOIER_DONE (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (LCDC_HEOIER) End of List Interrupt Enable Register */</span>
<a name="l02490"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gaf342deea21e7e135b92d735192eb78ad">02490</a> <span class="preprocessor">#define LCDC_HEOIER_OVR (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (LCDC_HEOIER) Overflow Interrupt Enable Register */</span>
<a name="l02491"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga915686c9850397d6caa027c8a44adf2a">02491</a> <span class="preprocessor">#define LCDC_HEOIER_UDMA (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (LCDC_HEOIER) End of DMA Transfer for U or UV Chrominance Interrupt Enable Register */</span>
<a name="l02492"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga06b004bd2edd273685ea93d52dc78a85">02492</a> <span class="preprocessor">#define LCDC_HEOIER_UDSCR (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (LCDC_HEOIER) Descriptor Loaded for U or UV Chrominance Interrupt Enable Register */</span>
<a name="l02493"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga992dc6dd0fcd725bf9eb0f363519ed18">02493</a> <span class="preprocessor">#define LCDC_HEOIER_UADD (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (LCDC_HEOIER) Head Descriptor Loaded for U or UV Chrominance Interrupt Enable Register */</span>
<a name="l02494"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga02cb9bd202f6c7ed4119ab8ff82e35c1">02494</a> <span class="preprocessor">#define LCDC_HEOIER_UDONE (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (LCDC_HEOIER) End of List for U or UV Chrominance Interrupt Enable Register */</span>
<a name="l02495"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga9f1ad06f0ef3e4323637ab44da718dd8">02495</a> <span class="preprocessor">#define LCDC_HEOIER_UOVR (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (LCDC_HEOIER) Overflow for U or UV Chrominance Interrupt Enable Register */</span>
<a name="l02496"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gad637088af263dd65fbb081c2b981e5f9">02496</a> <span class="preprocessor">#define LCDC_HEOIER_VDMA (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (LCDC_HEOIER) End of DMA for V Chrominance Transfer Interrupt Enable Register */</span>
<a name="l02497"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga38fd1263532eaeacb2b351d06b9d7251">02497</a> <span class="preprocessor">#define LCDC_HEOIER_VDSCR (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (LCDC_HEOIER) Descriptor Loaded for V Chrominance Interrupt Enable Register */</span>
<a name="l02498"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga49ed3aeffdbaadcc6e1d0a77b5bbcb55">02498</a> <span class="preprocessor">#define LCDC_HEOIER_VADD (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (LCDC_HEOIER) Head Descriptor Loaded for V Chrominance Interrupt Enable Register */</span>
<a name="l02499"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga0c18dd694a7519d0b6c4c1f4928e2671">02499</a> <span class="preprocessor">#define LCDC_HEOIER_VDONE (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (LCDC_HEOIER) End of List for V Chrominance Interrupt Enable Register */</span>
<a name="l02500"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga08213c659b800f5dd65db9be59de5d9e">02500</a> <span class="preprocessor">#define LCDC_HEOIER_VOVR (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (LCDC_HEOIER) Overflow for V Chrominance Interrupt Enable Register */</span>
<a name="l02501"></a>02501 <span class="comment">/* -------- LCDC_HEOIDR : (LCDC Offset: 0x00000290) High End Overlay Interrupt Disable Register -------- */</span>
<a name="l02502"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gaf8678d08addf6fc331474b4008ff10ff">02502</a> <span class="preprocessor">#define LCDC_HEOIDR_DMA (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (LCDC_HEOIDR) End of DMA Transfer Interrupt Disable Register */</span>
<a name="l02503"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga8b5b7d3c90aff420dd5e3e26a74cf08f">02503</a> <span class="preprocessor">#define LCDC_HEOIDR_DSCR (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (LCDC_HEOIDR) Descriptor Loaded Interrupt Disable Register */</span>
<a name="l02504"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga13c182402b953c1e7d7f0e073169cf2c">02504</a> <span class="preprocessor">#define LCDC_HEOIDR_ADD (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_HEOIDR) Head Descriptor Loaded Interrupt Disable Register */</span>
<a name="l02505"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga7b9ab0984fc925fe17f4ac79119f21b2">02505</a> <span class="preprocessor">#define LCDC_HEOIDR_DONE (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (LCDC_HEOIDR) End of List Interrupt Disable Register */</span>
<a name="l02506"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga2e2268612139ad99640c1f39002fd435">02506</a> <span class="preprocessor">#define LCDC_HEOIDR_OVR (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (LCDC_HEOIDR) Overflow Interrupt Disable Register */</span>
<a name="l02507"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gafee54e93db3bbae3a466e54dd4cbd0d3">02507</a> <span class="preprocessor">#define LCDC_HEOIDR_UDMA (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (LCDC_HEOIDR) End of DMA Transfer for U or UV Chrominance Component Interrupt Disable Register */</span>
<a name="l02508"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga08249a4fb05bad781dde22d226ffede4">02508</a> <span class="preprocessor">#define LCDC_HEOIDR_UDSCR (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (LCDC_HEOIDR) Descriptor Loaded for U or UV Chrominance Component Interrupt Disable Register */</span>
<a name="l02509"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga8cddd833961ecae525658d6c754e5ad0">02509</a> <span class="preprocessor">#define LCDC_HEOIDR_UADD (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (LCDC_HEOIDR) Head Descriptor Loaded for U or UV Chrominance Component Interrupt Disable Register */</span>
<a name="l02510"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga6d7a83448401fe6acc9c39402ffe2f6a">02510</a> <span class="preprocessor">#define LCDC_HEOIDR_UDONE (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (LCDC_HEOIDR) End of List Interrupt for U or UV Chrominance Component Disable Register */</span>
<a name="l02511"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga5def690b7971b3f43e4d9e0b20a26719">02511</a> <span class="preprocessor">#define LCDC_HEOIDR_UOVR (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (LCDC_HEOIDR) Overflow Interrupt for U or UV Chrominance Component Disable Register */</span>
<a name="l02512"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gadbd6d722617026a8f7c9ac113b2c4d7d">02512</a> <span class="preprocessor">#define LCDC_HEOIDR_VDMA (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (LCDC_HEOIDR) End of DMA Transfer for V Chrominance Component Interrupt Disable Register */</span>
<a name="l02513"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga45dd13d71ab85c3306dde8e2fcaefb33">02513</a> <span class="preprocessor">#define LCDC_HEOIDR_VDSCR (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (LCDC_HEOIDR) Descriptor Loaded for V Chrominance Component Interrupt Disable Register */</span>
<a name="l02514"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga102c2b4e3480590e4c2611c2a8e9b71d">02514</a> <span class="preprocessor">#define LCDC_HEOIDR_VADD (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (LCDC_HEOIDR) Head Descriptor Loaded for V Chrominance Component Interrupt Disable Register */</span>
<a name="l02515"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga62db38c8bf9e462aed7f23c0e2314cb4">02515</a> <span class="preprocessor">#define LCDC_HEOIDR_VDONE (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (LCDC_HEOIDR) End of List for V Chrominance Component Interrupt Disable Register */</span>
<a name="l02516"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga339df1f241162db0b1ad3538a78c3f93">02516</a> <span class="preprocessor">#define LCDC_HEOIDR_VOVR (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (LCDC_HEOIDR) Overflow for V Chrominance Component Interrupt Disable Register */</span>
<a name="l02517"></a>02517 <span class="comment">/* -------- LCDC_HEOIMR : (LCDC Offset: 0x00000294) High End Overlay Interrupt Mask Register -------- */</span>
<a name="l02518"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga69b5df6b5c3d07fd0d6f76c09ecdd216">02518</a> <span class="preprocessor">#define LCDC_HEOIMR_DMA (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (LCDC_HEOIMR) End of DMA Transfer Interrupt Mask Register */</span>
<a name="l02519"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gafb1475df16bfabca61efa5828fa127e2">02519</a> <span class="preprocessor">#define LCDC_HEOIMR_DSCR (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (LCDC_HEOIMR) Descriptor Loaded Interrupt Mask Register */</span>
<a name="l02520"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga859c9ae839762215b7e24ebcc79b367d">02520</a> <span class="preprocessor">#define LCDC_HEOIMR_ADD (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_HEOIMR) Head Descriptor Loaded Interrupt Mask Register */</span>
<a name="l02521"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga9292a1963e669d409d2382fe1757e75d">02521</a> <span class="preprocessor">#define LCDC_HEOIMR_DONE (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (LCDC_HEOIMR) End of List Interrupt Mask Register */</span>
<a name="l02522"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga0c0108415a85cef205175ea6c15f41bd">02522</a> <span class="preprocessor">#define LCDC_HEOIMR_OVR (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (LCDC_HEOIMR) Overflow Interrupt Mask Register */</span>
<a name="l02523"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga542fb9044cccbdf226c8fbc3be51519a">02523</a> <span class="preprocessor">#define LCDC_HEOIMR_UDMA (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (LCDC_HEOIMR) End of DMA Transfer for U or UV Chrominance Component Interrupt Mask Register */</span>
<a name="l02524"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gafb612aad5d53bd60516e42874d973f70">02524</a> <span class="preprocessor">#define LCDC_HEOIMR_UDSCR (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (LCDC_HEOIMR) Descriptor Loaded for U or UV Chrominance Component Interrupt Mask Register */</span>
<a name="l02525"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gac61894e1ece0a4f84e51d6d1ae1e66f3">02525</a> <span class="preprocessor">#define LCDC_HEOIMR_UADD (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (LCDC_HEOIMR) Head Descriptor Loaded for U or UV Chrominance Component Mask Register */</span>
<a name="l02526"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga52c3dfa3feaaa6b5e7430db56e67f8f6">02526</a> <span class="preprocessor">#define LCDC_HEOIMR_UDONE (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (LCDC_HEOIMR) End of List for U or UV Chrominance Component Mask Register */</span>
<a name="l02527"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga708c8c8ed50c625c45907f9eee75fbd5">02527</a> <span class="preprocessor">#define LCDC_HEOIMR_UOVR (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (LCDC_HEOIMR) Overflow for U Chrominance Interrupt Mask Register */</span>
<a name="l02528"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gafdad8452f6cc6b84b6594454487aed26">02528</a> <span class="preprocessor">#define LCDC_HEOIMR_VDMA (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (LCDC_HEOIMR) End of DMA Transfer for V Chrominance Component Interrupt Mask Register */</span>
<a name="l02529"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga19d3cbef2e5e937f15585ccfe785900b">02529</a> <span class="preprocessor">#define LCDC_HEOIMR_VDSCR (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (LCDC_HEOIMR) Descriptor Loaded for V Chrominance Component Interrupt Mask Register */</span>
<a name="l02530"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga5db9155d08c1602e926b19d8484de59d">02530</a> <span class="preprocessor">#define LCDC_HEOIMR_VADD (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (LCDC_HEOIMR) Head Descriptor Loaded for V Chrominance Component Mask Register */</span>
<a name="l02531"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gab5b0c03bcb4b9cbdfc459ebb07bbd999">02531</a> <span class="preprocessor">#define LCDC_HEOIMR_VDONE (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (LCDC_HEOIMR) End of List for V Chrominance Component Mask Register */</span>
<a name="l02532"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga342257de5ec504ae0440a11ef054b6cd">02532</a> <span class="preprocessor">#define LCDC_HEOIMR_VOVR (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (LCDC_HEOIMR) Overflow for V Chrominance Interrupt Mask Register */</span>
<a name="l02533"></a>02533 <span class="comment">/* -------- LCDC_HEOISR : (LCDC Offset: 0x00000298) High End Overlay Interrupt Status Register -------- */</span>
<a name="l02534"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga306f02e57e9ad518013020f4c5def305">02534</a> <span class="preprocessor">#define LCDC_HEOISR_DMA (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (LCDC_HEOISR) End of DMA Transfer */</span>
<a name="l02535"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga0398bb8ce1fe36b546f86fa88904c0a6">02535</a> <span class="preprocessor">#define LCDC_HEOISR_DSCR (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (LCDC_HEOISR) DMA Descriptor Loaded */</span>
<a name="l02536"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga048c9cea0200cc18708bdf522aa441a6">02536</a> <span class="preprocessor">#define LCDC_HEOISR_ADD (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_HEOISR) Head Descriptor Loaded */</span>
<a name="l02537"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga3843c172b5873794802e1a92b3cabf42">02537</a> <span class="preprocessor">#define LCDC_HEOISR_DONE (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (LCDC_HEOISR) End of List Detected */</span>
<a name="l02538"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga8b80df86e9fe59db090dfd41c715844d">02538</a> <span class="preprocessor">#define LCDC_HEOISR_OVR (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (LCDC_HEOISR) Overflow Detected */</span>
<a name="l02539"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gadee1ba3d022f0c84088b629b63bdda39">02539</a> <span class="preprocessor">#define LCDC_HEOISR_UDMA (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (LCDC_HEOISR) End of DMA Transfer for U component */</span>
<a name="l02540"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga50f73a3b83ccd0b93d980754c6cf8645">02540</a> <span class="preprocessor">#define LCDC_HEOISR_UDSCR (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (LCDC_HEOISR) DMA Descriptor Loaded for U component */</span>
<a name="l02541"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga383f144906048d2d07be03a1ca33fe9a">02541</a> <span class="preprocessor">#define LCDC_HEOISR_UADD (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (LCDC_HEOISR) Head Descriptor Loaded for U component */</span>
<a name="l02542"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga53c2999c12d05137071920a4bf2786e1">02542</a> <span class="preprocessor">#define LCDC_HEOISR_UDONE (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (LCDC_HEOISR) End of List Detected for U component */</span>
<a name="l02543"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gaca0a37e5d5ef97d3a5a007a39fb62655">02543</a> <span class="preprocessor">#define LCDC_HEOISR_UOVR (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (LCDC_HEOISR) Overflow Detected for U component */</span>
<a name="l02544"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga89e719b095a631c10b44fe7c19f5304f">02544</a> <span class="preprocessor">#define LCDC_HEOISR_VDMA (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (LCDC_HEOISR) End of DMA Transfer for V component */</span>
<a name="l02545"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga12b631b2f5cba7de664a79d5643a8243">02545</a> <span class="preprocessor">#define LCDC_HEOISR_VDSCR (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (LCDC_HEOISR) DMA Descriptor Loaded for V component */</span>
<a name="l02546"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gaf5533c19803be40d127c317f2baa65b7">02546</a> <span class="preprocessor">#define LCDC_HEOISR_VADD (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (LCDC_HEOISR) Head Descriptor Loaded for V component */</span>
<a name="l02547"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gabc1e882e1c8608dd243bad6b43e4e65e">02547</a> <span class="preprocessor">#define LCDC_HEOISR_VDONE (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (LCDC_HEOISR) End of List Detected for V component */</span>
<a name="l02548"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga332db4cb4737010895ce5064c6c89059">02548</a> <span class="preprocessor">#define LCDC_HEOISR_VOVR (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (LCDC_HEOISR) Overflow Detected for V component */</span>
<a name="l02549"></a>02549 <span class="comment">/* -------- LCDC_HEOHEAD : (LCDC Offset: 0x0000029C) High End Overlay DMA Head Register -------- */</span>
<a name="l02550"></a>02550 <span class="preprocessor">#define LCDC_HEOHEAD_HEAD_Pos 2</span>
<a name="l02551"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga1c959bc71fd26778e0cfb11791e3ca41">02551</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HEOHEAD_HEAD_Msk (0x3fffffffu &lt;&lt; LCDC_HEOHEAD_HEAD_Pos) </span><span class="comment">/**&lt; \brief (LCDC_HEOHEAD) DMA Head Pointer */</span>
<a name="l02552"></a>02552 <span class="preprocessor">#define LCDC_HEOHEAD_HEAD(value) ((LCDC_HEOHEAD_HEAD_Msk &amp; ((value) &lt;&lt; LCDC_HEOHEAD_HEAD_Pos)))</span>
<a name="l02553"></a>02553 <span class="preprocessor"></span><span class="comment">/* -------- LCDC_HEOADDR : (LCDC Offset: 0x000002A0) High End Overlay DMA Address Register -------- */</span>
<a name="l02554"></a>02554 <span class="preprocessor">#define LCDC_HEOADDR_ADDR_Pos 0</span>
<a name="l02555"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga56135ffed141ee5200fc78d8b60e8163">02555</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HEOADDR_ADDR_Msk (0xffffffffu &lt;&lt; LCDC_HEOADDR_ADDR_Pos) </span><span class="comment">/**&lt; \brief (LCDC_HEOADDR) DMA Transfer start Address */</span>
<a name="l02556"></a>02556 <span class="preprocessor">#define LCDC_HEOADDR_ADDR(value) ((LCDC_HEOADDR_ADDR_Msk &amp; ((value) &lt;&lt; LCDC_HEOADDR_ADDR_Pos)))</span>
<a name="l02557"></a>02557 <span class="preprocessor"></span><span class="comment">/* -------- LCDC_HEOCTRL : (LCDC Offset: 0x000002A4) High End Overlay DMA Control Register -------- */</span>
<a name="l02558"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga85828dc4223ddd94aac97f8b6b3302eb">02558</a> <span class="preprocessor">#define LCDC_HEOCTRL_DFETCH (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (LCDC_HEOCTRL) Transfer Descriptor Fetch Enable */</span>
<a name="l02559"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga7042108d36986edaa0844e5af79d9823">02559</a> <span class="preprocessor">#define LCDC_HEOCTRL_LFETCH (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (LCDC_HEOCTRL) Lookup Table Fetch Enable */</span>
<a name="l02560"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga7a711d623f57a5b276b8801b23d8bf5f">02560</a> <span class="preprocessor">#define LCDC_HEOCTRL_DMAIEN (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (LCDC_HEOCTRL) End of DMA Transfer Interrupt Enable */</span>
<a name="l02561"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gaee4e92c4468616a074f372434b8749a7">02561</a> <span class="preprocessor">#define LCDC_HEOCTRL_DSCRIEN (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (LCDC_HEOCTRL) Descriptor Loaded Interrupt Enable */</span>
<a name="l02562"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga9a1e818495c65a666d864dfce9ffa8c3">02562</a> <span class="preprocessor">#define LCDC_HEOCTRL_ADDIEN (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_HEOCTRL) Add Head Descriptor to Queue Interrupt Enable */</span>
<a name="l02563"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gaf633e95745157857f4ebeb848f91b9dc">02563</a> <span class="preprocessor">#define LCDC_HEOCTRL_DONEIEN (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (LCDC_HEOCTRL) End of List Interrupt Enable */</span>
<a name="l02564"></a>02564 <span class="comment">/* -------- LCDC_HEONEXT : (LCDC Offset: 0x000002A8) High End Overlay DMA Next Register -------- */</span>
<a name="l02565"></a>02565 <span class="preprocessor">#define LCDC_HEONEXT_NEXT_Pos 0</span>
<a name="l02566"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga00174c1bf963fd118863c24d293c6340">02566</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HEONEXT_NEXT_Msk (0xffffffffu &lt;&lt; LCDC_HEONEXT_NEXT_Pos) </span><span class="comment">/**&lt; \brief (LCDC_HEONEXT) DMA Descriptor Next Address */</span>
<a name="l02567"></a>02567 <span class="preprocessor">#define LCDC_HEONEXT_NEXT(value) ((LCDC_HEONEXT_NEXT_Msk &amp; ((value) &lt;&lt; LCDC_HEONEXT_NEXT_Pos)))</span>
<a name="l02568"></a>02568 <span class="preprocessor"></span><span class="comment">/* -------- LCDC_HEOUHEAD : (LCDC Offset: 0x000002AC) High End Overlay U DMA Head Register -------- */</span>
<a name="l02569"></a>02569 <span class="preprocessor">#define LCDC_HEOUHEAD_UHEAD_Pos 0</span>
<a name="l02570"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga1c839116e9d4435a3b5a75742881790b">02570</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HEOUHEAD_UHEAD_Msk (0xffffffffu &lt;&lt; LCDC_HEOUHEAD_UHEAD_Pos) </span><span class="comment">/**&lt; \brief (LCDC_HEOUHEAD) DMA Head Pointer */</span>
<a name="l02571"></a>02571 <span class="preprocessor">#define LCDC_HEOUHEAD_UHEAD(value) ((LCDC_HEOUHEAD_UHEAD_Msk &amp; ((value) &lt;&lt; LCDC_HEOUHEAD_UHEAD_Pos)))</span>
<a name="l02572"></a>02572 <span class="preprocessor"></span><span class="comment">/* -------- LCDC_HEOUADDR : (LCDC Offset: 0x000002B0) High End Overlay U DMA Address Register -------- */</span>
<a name="l02573"></a>02573 <span class="preprocessor">#define LCDC_HEOUADDR_UADDR_Pos 0</span>
<a name="l02574"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gafe398441687ecf366d4d47979a31a83f">02574</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HEOUADDR_UADDR_Msk (0xffffffffu &lt;&lt; LCDC_HEOUADDR_UADDR_Pos) </span><span class="comment">/**&lt; \brief (LCDC_HEOUADDR) DMA Transfer Start Address for U or UV Chrominance */</span>
<a name="l02575"></a>02575 <span class="preprocessor">#define LCDC_HEOUADDR_UADDR(value) ((LCDC_HEOUADDR_UADDR_Msk &amp; ((value) &lt;&lt; LCDC_HEOUADDR_UADDR_Pos)))</span>
<a name="l02576"></a>02576 <span class="preprocessor"></span><span class="comment">/* -------- LCDC_HEOUCTRL : (LCDC Offset: 0x000002B4) High End Overlay U DMA Control Register -------- */</span>
<a name="l02577"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga58df7aeb2316a1f111e35eb04898e093">02577</a> <span class="preprocessor">#define LCDC_HEOUCTRL_UDFETCH (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (LCDC_HEOUCTRL) Transfer Descriptor Fetch Enable */</span>
<a name="l02578"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga8e4ce39e9fa9d505aee26251a9b74c7b">02578</a> <span class="preprocessor">#define LCDC_HEOUCTRL_UDMAIEN (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (LCDC_HEOUCTRL) End of DMA Transfer Interrupt Enable */</span>
<a name="l02579"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga1736bcbe4477d44d7a7b1ccf76706a6a">02579</a> <span class="preprocessor">#define LCDC_HEOUCTRL_UDSCRIEN (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (LCDC_HEOUCTRL) Descriptor Loaded Interrupt Enable */</span>
<a name="l02580"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga528e41b9bb32cf81a6011a691a4ab7d9">02580</a> <span class="preprocessor">#define LCDC_HEOUCTRL_UADDIEN (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_HEOUCTRL) Add Head Descriptor to Queue Interrupt Enable */</span>
<a name="l02581"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gaa0f535e4645cfb49d47f110df90e0bfa">02581</a> <span class="preprocessor">#define LCDC_HEOUCTRL_UDONEIEN (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (LCDC_HEOUCTRL) End of List Interrupt Enable */</span>
<a name="l02582"></a>02582 <span class="comment">/* -------- LCDC_HEOUNEXT : (LCDC Offset: 0x000002B8) High End Overlay U DMA Next Register -------- */</span>
<a name="l02583"></a>02583 <span class="preprocessor">#define LCDC_HEOUNEXT_UNEXT_Pos 0</span>
<a name="l02584"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gab01205843508c548561a3b9e15970aba">02584</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HEOUNEXT_UNEXT_Msk (0xffffffffu &lt;&lt; LCDC_HEOUNEXT_UNEXT_Pos) </span><span class="comment">/**&lt; \brief (LCDC_HEOUNEXT) DMA Descriptor Next Address */</span>
<a name="l02585"></a>02585 <span class="preprocessor">#define LCDC_HEOUNEXT_UNEXT(value) ((LCDC_HEOUNEXT_UNEXT_Msk &amp; ((value) &lt;&lt; LCDC_HEOUNEXT_UNEXT_Pos)))</span>
<a name="l02586"></a>02586 <span class="preprocessor"></span><span class="comment">/* -------- LCDC_HEOVHEAD : (LCDC Offset: 0x000002BC) High End Overlay V DMA Head Register -------- */</span>
<a name="l02587"></a>02587 <span class="preprocessor">#define LCDC_HEOVHEAD_VHEAD_Pos 0</span>
<a name="l02588"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga13e823ae476e226ac0c34eb2f104864b">02588</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HEOVHEAD_VHEAD_Msk (0xffffffffu &lt;&lt; LCDC_HEOVHEAD_VHEAD_Pos) </span><span class="comment">/**&lt; \brief (LCDC_HEOVHEAD) DMA Head Pointer */</span>
<a name="l02589"></a>02589 <span class="preprocessor">#define LCDC_HEOVHEAD_VHEAD(value) ((LCDC_HEOVHEAD_VHEAD_Msk &amp; ((value) &lt;&lt; LCDC_HEOVHEAD_VHEAD_Pos)))</span>
<a name="l02590"></a>02590 <span class="preprocessor"></span><span class="comment">/* -------- LCDC_HEOVADDR : (LCDC Offset: 0x000002C0) High End Overlay V DMA Address Register -------- */</span>
<a name="l02591"></a>02591 <span class="preprocessor">#define LCDC_HEOVADDR_VADDR_Pos 0</span>
<a name="l02592"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gafa563d93c1ba7d21799d72cd7cd7e771">02592</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HEOVADDR_VADDR_Msk (0xffffffffu &lt;&lt; LCDC_HEOVADDR_VADDR_Pos) </span><span class="comment">/**&lt; \brief (LCDC_HEOVADDR) DMA Transfer Start Address for V Chrominance */</span>
<a name="l02593"></a>02593 <span class="preprocessor">#define LCDC_HEOVADDR_VADDR(value) ((LCDC_HEOVADDR_VADDR_Msk &amp; ((value) &lt;&lt; LCDC_HEOVADDR_VADDR_Pos)))</span>
<a name="l02594"></a>02594 <span class="preprocessor"></span><span class="comment">/* -------- LCDC_HEOVCTRL : (LCDC Offset: 0x000002C4) High End Overlay V DMA Control Register -------- */</span>
<a name="l02595"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga80748c4a254bc5f420fba598209f5330">02595</a> <span class="preprocessor">#define LCDC_HEOVCTRL_VDFETCH (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (LCDC_HEOVCTRL) Transfer Descriptor Fetch Enable */</span>
<a name="l02596"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gab5f0941991f7e56180bb2acc2b00e77c">02596</a> <span class="preprocessor">#define LCDC_HEOVCTRL_VDMAIEN (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (LCDC_HEOVCTRL) End of DMA Transfer Interrupt Enable */</span>
<a name="l02597"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gace9d106e7ae062e6477bd634f8349df4">02597</a> <span class="preprocessor">#define LCDC_HEOVCTRL_VDSCRIEN (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (LCDC_HEOVCTRL) Descriptor Loaded Interrupt Enable */</span>
<a name="l02598"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga2dcc070e2908eeaac88f50ccd631677f">02598</a> <span class="preprocessor">#define LCDC_HEOVCTRL_VADDIEN (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_HEOVCTRL) Add Head Descriptor to Queue Interrupt Enable */</span>
<a name="l02599"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga50ee07361625f238c85122359bb5cc34">02599</a> <span class="preprocessor">#define LCDC_HEOVCTRL_VDONEIEN (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (LCDC_HEOVCTRL) End of List Interrupt Enable */</span>
<a name="l02600"></a>02600 <span class="comment">/* -------- LCDC_HEOVNEXT : (LCDC Offset: 0x000002C8) High End Overlay VDMA Next Register -------- */</span>
<a name="l02601"></a>02601 <span class="preprocessor">#define LCDC_HEOVNEXT_VNEXT_Pos 0</span>
<a name="l02602"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gaee62c62491f01f4bc717fd4d088e5977">02602</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HEOVNEXT_VNEXT_Msk (0xffffffffu &lt;&lt; LCDC_HEOVNEXT_VNEXT_Pos) </span><span class="comment">/**&lt; \brief (LCDC_HEOVNEXT) DMA Descriptor Next Address */</span>
<a name="l02603"></a>02603 <span class="preprocessor">#define LCDC_HEOVNEXT_VNEXT(value) ((LCDC_HEOVNEXT_VNEXT_Msk &amp; ((value) &lt;&lt; LCDC_HEOVNEXT_VNEXT_Pos)))</span>
<a name="l02604"></a>02604 <span class="preprocessor"></span><span class="comment">/* -------- LCDC_HEOCFG0 : (LCDC Offset: 0x000002CC) High End Overlay Configuration Register 0 -------- */</span>
<a name="l02605"></a>02605 <span class="preprocessor">#define LCDC_HEOCFG0_BLEN_Pos 4</span>
<a name="l02606"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gab866602f44df0ef2217ef8c8db6e3aea">02606</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HEOCFG0_BLEN_Msk (0x3u &lt;&lt; LCDC_HEOCFG0_BLEN_Pos) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG0) AHB Burst Length */</span>
<a name="l02607"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga7cded985cb3e9d95d1c7737f881126f8">02607</a> <span class="preprocessor">#define   LCDC_HEOCFG0_BLEN_AHB_SINGLE (0x0u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG0) AHB Access is started as soon as there is enough space in the FIFO to store one 32-bit data. SINGLE, INCR, INCR4, INCR8 and INCR16 bursts can be used. INCR is used for a burst of 2 and 3 beats. */</span>
<a name="l02608"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga9a065d7707680d3359ffc4bde9162867">02608</a> <span class="preprocessor">#define   LCDC_HEOCFG0_BLEN_AHB_INCR4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG0) AHB Access is started as soon as there is enough space in the FIFO to store a total amount of four 32-bit data. An AHB INCR4 Burst is preferred. SINGLE, INCR and INCR4 bursts can be used. INCR is used for a burst of 2 and 3 beats. */</span>
<a name="l02609"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gaa2dbef7ded3e9e844d181685c9773f84">02609</a> <span class="preprocessor">#define   LCDC_HEOCFG0_BLEN_AHB_INCR8 (0x2u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG0) AHB Access is started as soon as there is enough space in the FIFO to store a total amount of eight 32-bit data. An AHB INCR8 Burst is preferred. SINGLE, INCR, INCR4 and INCR8 bursts can be used. INCR is used for a burst of 2 and 3 beats. */</span>
<a name="l02610"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga8788401281538f2f3687d21342f167eb">02610</a> <span class="preprocessor">#define   LCDC_HEOCFG0_BLEN_AHB_INCR16 (0x3u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG0) AHB Access is started as soon as there is enough space in the FIFO to store a total amount of sixteen 32-bit data. An AHB INCR16 Burst is preferred. SINGLE, INCR, INCR4, INCR8 and INCR16 bursts can be used. INCR is used for a burst of 2 and 3 beats. */</span>
<a name="l02611"></a>02611 <span class="preprocessor">#define LCDC_HEOCFG0_BLENUV_Pos 6</span>
<a name="l02612"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga94c1b7dd66365ce20f42e3c447fb4cfc">02612</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HEOCFG0_BLENUV_Msk (0x3u &lt;&lt; LCDC_HEOCFG0_BLENUV_Pos) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG0) AHB Burst Length for U-V Channel */</span>
<a name="l02613"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gab0ddf63b56159d4022ea21c8d474c4c1">02613</a> <span class="preprocessor">#define   LCDC_HEOCFG0_BLENUV_AHB_SINGLE (0x0u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG0) AHB Access is started as soon as there is enough space in the FIFO to store one data. SINGLE, INCR, INCR4, INCR8 and INCR16 bursts can be used. INCR is used for a burst of 2 and 3 beats. */</span>
<a name="l02614"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gab30635f24a1b268b65ce2e01a46870e4">02614</a> <span class="preprocessor">#define   LCDC_HEOCFG0_BLENUV_AHB_INCR4 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG0) AHB Access is started as soon as there is enough space in the FIFO to store a total amount of four 32-bit data. An AHB INCR4 Burst is preferred. SINGLE, INCR and INCR4 bursts can be used. INCR is used for a burst of 2 and 3 beats. */</span>
<a name="l02615"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga05a4d90ac9c12bdba12a16b679a96240">02615</a> <span class="preprocessor">#define   LCDC_HEOCFG0_BLENUV_AHB_INCR8 (0x2u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG0) AHB Access is started as soon as there is enough space in the FIFO to store a total amount of 8 data. An AHB INCR8 Burst is preferred. SINGLE, INCR, INCR4 and INCR8 bursts can be used. INCR is used for a burst of 2 and 3 beats. */</span>
<a name="l02616"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga67900613d1018a824cf1736a2aed557e">02616</a> <span class="preprocessor">#define   LCDC_HEOCFG0_BLENUV_AHB_INCR16 (0x3u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG0) AHB Access is started as soon as there is enough space in the FIFO to store a total amount of sixteen 32-bit data. An AHB INCR16 Burst is preferred. SINGLE, INCR, INCR4, INCR8 and INCR16 bursts can be used. INCR is used for a burst of 2 and 3 beats. */</span>
<a name="l02617"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga53a9f58b833afe6845aa70715ca53c0e">02617</a> <span class="preprocessor">#define LCDC_HEOCFG0_DLBO (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG0) Defined Length Burst Only For Channel Bus Transaction */</span>
<a name="l02618"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga3d51eaa6625d9db7254cee41d86fc1b9">02618</a> <span class="preprocessor">#define LCDC_HEOCFG0_ROTDIS (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG0) Hardware Rotation Optimization Disable */</span>
<a name="l02619"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gab3d5939d7573b7b279fbe7b87864a343">02619</a> <span class="preprocessor">#define LCDC_HEOCFG0_LOCKDIS (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG0) Hardware Rotation Lock Disable */</span>
<a name="l02620"></a>02620 <span class="comment">/* -------- LCDC_HEOCFG1 : (LCDC Offset: 0x000002D0) High End Overlay Configuration Register 1 -------- */</span>
<a name="l02621"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gab3541e082f7dded71ceaf87dd86948f7">02621</a> <span class="preprocessor">#define LCDC_HEOCFG1_CLUTEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG1) Color Lookup Table Enable */</span>
<a name="l02622"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga5307cc662093d5cbd131fb0eaec70816">02622</a> <span class="preprocessor">#define LCDC_HEOCFG1_YUVEN (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG1) YUV Color Space Enable */</span>
<a name="l02623"></a>02623 <span class="preprocessor">#define LCDC_HEOCFG1_RGBMODE_Pos 4</span>
<a name="l02624"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga5de69de0181eb4d8039f56d12a7facac">02624</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HEOCFG1_RGBMODE_Msk (0xfu &lt;&lt; LCDC_HEOCFG1_RGBMODE_Pos) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG1) RGB input mode selection */</span>
<a name="l02625"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gae66892aab1cec1b883dd1d9b5039535e">02625</a> <span class="preprocessor">#define   LCDC_HEOCFG1_RGBMODE_12BPP_RGB_444 (0x0u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG1) 12 bpp RGB 444 */</span>
<a name="l02626"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga11f50446801ccde2f3e3354bfa6014f4">02626</a> <span class="preprocessor">#define   LCDC_HEOCFG1_RGBMODE_16BPP_ARGB_4444 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG1) 16 bpp ARGB 4444 */</span>
<a name="l02627"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga602c9d5f7e63c2135f5b52490274ac8d">02627</a> <span class="preprocessor">#define   LCDC_HEOCFG1_RGBMODE_16BPP_RGBA_4444 (0x2u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG1) 16 bpp RGBA 4444 */</span>
<a name="l02628"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga2dc004b875cf54caabf4c8bf4577f80d">02628</a> <span class="preprocessor">#define   LCDC_HEOCFG1_RGBMODE_16BPP_RGB_565 (0x3u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG1) 16 bpp RGB 565 */</span>
<a name="l02629"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga529206c8e9652a44134e3fc2ac1c5478">02629</a> <span class="preprocessor">#define   LCDC_HEOCFG1_RGBMODE_16BPP_TRGB_1555 (0x4u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG1) 16 bpp TRGB 1555 */</span>
<a name="l02630"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga27569541a984ef282c8c2b7c81cd5217">02630</a> <span class="preprocessor">#define   LCDC_HEOCFG1_RGBMODE_18BPP_RGB_666 (0x5u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG1) 18 bpp RGB 666 */</span>
<a name="l02631"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga2b43f63365db20f35073392a93ceb363">02631</a> <span class="preprocessor">#define   LCDC_HEOCFG1_RGBMODE_18BPP_RGB_666_PACKED (0x6u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG1) 18 bpp RGB 666 PACKED */</span>
<a name="l02632"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga29debac3555c65978c5c9e12c3588a0b">02632</a> <span class="preprocessor">#define   LCDC_HEOCFG1_RGBMODE_19BPP_TRGB_1666 (0x7u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG1) 19 bpp TRGB 1666 */</span>
<a name="l02633"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga5af5a9d4f1a12802bb7d7190f95a0580">02633</a> <span class="preprocessor">#define   LCDC_HEOCFG1_RGBMODE_19BPP_TRGB_PACKED (0x8u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG1) 19 bpp TRGB 1666 PACKED */</span>
<a name="l02634"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga35061a9c28ec45854f3daf7035edc220">02634</a> <span class="preprocessor">#define   LCDC_HEOCFG1_RGBMODE_24BPP_RGB_888 (0x9u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG1) 24 bpp RGB 888 */</span>
<a name="l02635"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gacfd50a20021bb1092d4d74dab97f0f5f">02635</a> <span class="preprocessor">#define   LCDC_HEOCFG1_RGBMODE_24BPP_RGB_888_PACKED (0xAu &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG1) 24 bpp RGB 888 PACKED */</span>
<a name="l02636"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga082cc8230fa85d1055dc09c8cbf7dead">02636</a> <span class="preprocessor">#define   LCDC_HEOCFG1_RGBMODE_25BPP_TRGB_1888 (0xBu &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG1) 25 bpp TRGB 1888 */</span>
<a name="l02637"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gab9e1b04b7508a873846bd8f8b178cadf">02637</a> <span class="preprocessor">#define   LCDC_HEOCFG1_RGBMODE_32BPP_ARGB_8888 (0xCu &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG1) 32 bpp ARGB 8888 */</span>
<a name="l02638"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga5b476febb7b9ab444f9a78a713bcb1d3">02638</a> <span class="preprocessor">#define   LCDC_HEOCFG1_RGBMODE_32BPP_RGBA_8888 (0xDu &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG1) 32 bpp RGBA 8888 */</span>
<a name="l02639"></a>02639 <span class="preprocessor">#define LCDC_HEOCFG1_CLUTMODE_Pos 8</span>
<a name="l02640"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga8b96faea10415a11d5b20a9d6566e015">02640</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HEOCFG1_CLUTMODE_Msk (0x3u &lt;&lt; LCDC_HEOCFG1_CLUTMODE_Pos) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG1) Color Lookup table input mode selection */</span>
<a name="l02641"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gab3c195687c0a8ce59d872a63665d873a">02641</a> <span class="preprocessor">#define   LCDC_HEOCFG1_CLUTMODE_1BPP (0x0u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG1) color lookup table mode set to 1 bit per pixel */</span>
<a name="l02642"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga25ecd03870edc988eb0403adf279f700">02642</a> <span class="preprocessor">#define   LCDC_HEOCFG1_CLUTMODE_2BPP (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG1) color lookup table mode set to 2 bits per pixel */</span>
<a name="l02643"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga9b387a72d165462aa538495d0ad52bc9">02643</a> <span class="preprocessor">#define   LCDC_HEOCFG1_CLUTMODE_4BPP (0x2u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG1) color lookup table mode set to 4 bits per pixel */</span>
<a name="l02644"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gacf1419806b4cf74ea481a2d30af39238">02644</a> <span class="preprocessor">#define   LCDC_HEOCFG1_CLUTMODE_8BPP (0x3u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG1) color lookup table mode set to 8 bits per pixel */</span>
<a name="l02645"></a>02645 <span class="preprocessor">#define LCDC_HEOCFG1_YUVMODE_Pos 12</span>
<a name="l02646"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gad2884443eb242788bb59bf2404ed12f8">02646</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HEOCFG1_YUVMODE_Msk (0xfu &lt;&lt; LCDC_HEOCFG1_YUVMODE_Pos) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG1) YUV input mode selection */</span>
<a name="l02647"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga0b789fa243cbcecca874de874aeaa534">02647</a> <span class="preprocessor">#define   LCDC_HEOCFG1_YUVMODE_32BPP_AYCBCR (0x0u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG1) 32 bpp AYCbCr 444 */</span>
<a name="l02648"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gadcdf539733f93ff03bdc578ce2eb9a5d">02648</a> <span class="preprocessor">#define   LCDC_HEOCFG1_YUVMODE_16BPP_YCBCR_MODE0 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG1) 16 bpp Cr(n)Y(n+1)Cb(n)Y(n) 422 */</span>
<a name="l02649"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gaa09286f660a837c4230b797fcecdac65">02649</a> <span class="preprocessor">#define   LCDC_HEOCFG1_YUVMODE_16BPP_YCBCR_MODE1 (0x2u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG1) 16 bpp Y(n+1)Cr(n)Y(n)Cb(n) 422 */</span>
<a name="l02650"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga936cb0ee460c520b3992bc564f0e009a">02650</a> <span class="preprocessor">#define   LCDC_HEOCFG1_YUVMODE_16BPP_YCBCR_MODE2 (0x3u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG1) 16 bpp Cb(n)Y(+1)Cr(n)Y(n) 422 */</span>
<a name="l02651"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga7ede19732792a3a286f7106826ba6c54">02651</a> <span class="preprocessor">#define   LCDC_HEOCFG1_YUVMODE_16BPP_YCBCR_MODE3 (0x4u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG1) 16 bpp Y(n+1)Cb(n)Y(n)Cr(n) 422 */</span>
<a name="l02652"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gac0d305c61dde8a054312b8f02d99a14e">02652</a> <span class="preprocessor">#define   LCDC_HEOCFG1_YUVMODE_16BPP_YCBCR_SEMIPLANAR (0x5u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG1) 16 bpp Semiplanar 422 YCbCr */</span>
<a name="l02653"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga4e2bf74de9f8178110b28c112213c367">02653</a> <span class="preprocessor">#define   LCDC_HEOCFG1_YUVMODE_16BPP_YCBCR_PLANAR (0x6u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG1) 16 bpp Planar 422 YCbCr */</span>
<a name="l02654"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga08b69b646710d6ed539aeabbb2fd4bcf">02654</a> <span class="preprocessor">#define   LCDC_HEOCFG1_YUVMODE_12BPP_YCBCR_SEMIPLANAR (0x7u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG1) 12 bpp Semiplanar 420 YCbCr */</span>
<a name="l02655"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga23ffc0506bcc4531cfa04dbbfddd7185">02655</a> <span class="preprocessor">#define   LCDC_HEOCFG1_YUVMODE_12BPP_YCBCR_PLANAR (0x8u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG1) 12 bpp Planar 420 YCbCr */</span>
<a name="l02656"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga99928c9cf845defa47cc0a0b59d8d98d">02656</a> <span class="preprocessor">#define LCDC_HEOCFG1_YUV422ROT (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG1) YUV 4:2:2 Rotation */</span>
<a name="l02657"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gad93c4d7e2551864a6e0711b3efa5ee17">02657</a> <span class="preprocessor">#define LCDC_HEOCFG1_YUV422SWP (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG1) YUV 4:2:2 SWAP */</span>
<a name="l02658"></a>02658 <span class="comment">/* -------- LCDC_HEOCFG2 : (LCDC Offset: 0x000002D4) High End Overlay Configuration Register 2 -------- */</span>
<a name="l02659"></a>02659 <span class="preprocessor">#define LCDC_HEOCFG2_XPOS_Pos 0</span>
<a name="l02660"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga0b3c81240c755f036a98c877ec860d4f">02660</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HEOCFG2_XPOS_Msk (0x7ffu &lt;&lt; LCDC_HEOCFG2_XPOS_Pos) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG2) Horizontal Window Position */</span>
<a name="l02661"></a>02661 <span class="preprocessor">#define LCDC_HEOCFG2_XPOS(value) ((LCDC_HEOCFG2_XPOS_Msk &amp; ((value) &lt;&lt; LCDC_HEOCFG2_XPOS_Pos)))</span>
<a name="l02662"></a>02662 <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HEOCFG2_YPOS_Pos 16</span>
<a name="l02663"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga5d42b3771c67916966fa549efbb5a5de">02663</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HEOCFG2_YPOS_Msk (0x7ffu &lt;&lt; LCDC_HEOCFG2_YPOS_Pos) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG2) Vertical Window Position */</span>
<a name="l02664"></a>02664 <span class="preprocessor">#define LCDC_HEOCFG2_YPOS(value) ((LCDC_HEOCFG2_YPOS_Msk &amp; ((value) &lt;&lt; LCDC_HEOCFG2_YPOS_Pos)))</span>
<a name="l02665"></a>02665 <span class="preprocessor"></span><span class="comment">/* -------- LCDC_HEOCFG3 : (LCDC Offset: 0x000002D8) High End Overlay Configuration Register 3 -------- */</span>
<a name="l02666"></a>02666 <span class="preprocessor">#define LCDC_HEOCFG3_XSIZE_Pos 0</span>
<a name="l02667"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gac0c97ed87cb6d7d5605389b2cdd6111b">02667</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HEOCFG3_XSIZE_Msk (0x7ffu &lt;&lt; LCDC_HEOCFG3_XSIZE_Pos) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG3) Horizontal Window Size */</span>
<a name="l02668"></a>02668 <span class="preprocessor">#define LCDC_HEOCFG3_XSIZE(value) ((LCDC_HEOCFG3_XSIZE_Msk &amp; ((value) &lt;&lt; LCDC_HEOCFG3_XSIZE_Pos)))</span>
<a name="l02669"></a>02669 <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HEOCFG3_YSIZE_Pos 16</span>
<a name="l02670"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga413d33ab462f54a3a447250e1e0b5b1d">02670</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HEOCFG3_YSIZE_Msk (0x7ffu &lt;&lt; LCDC_HEOCFG3_YSIZE_Pos) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG3) Vertical Window Size */</span>
<a name="l02671"></a>02671 <span class="preprocessor">#define LCDC_HEOCFG3_YSIZE(value) ((LCDC_HEOCFG3_YSIZE_Msk &amp; ((value) &lt;&lt; LCDC_HEOCFG3_YSIZE_Pos)))</span>
<a name="l02672"></a>02672 <span class="preprocessor"></span><span class="comment">/* -------- LCDC_HEOCFG4 : (LCDC Offset: 0x000002DC) High End Overlay Configuration Register 4 -------- */</span>
<a name="l02673"></a>02673 <span class="preprocessor">#define LCDC_HEOCFG4_XMEM_SIZE_Pos 0</span>
<a name="l02674"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga153eee86856b3ce7c04fbf31e7a523fc">02674</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HEOCFG4_XMEM_SIZE_Msk (0x7ffu &lt;&lt; LCDC_HEOCFG4_XMEM_SIZE_Pos) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG4) Horizontal image Size in Memory */</span>
<a name="l02675"></a>02675 <span class="preprocessor">#define LCDC_HEOCFG4_XMEM_SIZE(value) ((LCDC_HEOCFG4_XMEM_SIZE_Msk &amp; ((value) &lt;&lt; LCDC_HEOCFG4_XMEM_SIZE_Pos)))</span>
<a name="l02676"></a>02676 <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HEOCFG4_YMEM_SIZE_Pos 16</span>
<a name="l02677"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gaaed3f1b44151b04ab7ab6805afd050e9">02677</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HEOCFG4_YMEM_SIZE_Msk (0x7ffu &lt;&lt; LCDC_HEOCFG4_YMEM_SIZE_Pos) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG4) Vertical image Size in Memory */</span>
<a name="l02678"></a>02678 <span class="preprocessor">#define LCDC_HEOCFG4_YMEM_SIZE(value) ((LCDC_HEOCFG4_YMEM_SIZE_Msk &amp; ((value) &lt;&lt; LCDC_HEOCFG4_YMEM_SIZE_Pos)))</span>
<a name="l02679"></a>02679 <span class="preprocessor"></span><span class="comment">/* -------- LCDC_HEOCFG5 : (LCDC Offset: 0x000002E0) High End Overlay Configuration Register 5 -------- */</span>
<a name="l02680"></a>02680 <span class="preprocessor">#define LCDC_HEOCFG5_XSTRIDE_Pos 0</span>
<a name="l02681"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga07dd33496992a39862a5206b1e3b913d">02681</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HEOCFG5_XSTRIDE_Msk (0xffffffffu &lt;&lt; LCDC_HEOCFG5_XSTRIDE_Pos) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG5) Horizontal Stride */</span>
<a name="l02682"></a>02682 <span class="preprocessor">#define LCDC_HEOCFG5_XSTRIDE(value) ((LCDC_HEOCFG5_XSTRIDE_Msk &amp; ((value) &lt;&lt; LCDC_HEOCFG5_XSTRIDE_Pos)))</span>
<a name="l02683"></a>02683 <span class="preprocessor"></span><span class="comment">/* -------- LCDC_HEOCFG6 : (LCDC Offset: 0x000002E4) High End Overlay Configuration Register 6 -------- */</span>
<a name="l02684"></a>02684 <span class="preprocessor">#define LCDC_HEOCFG6_PSTRIDE_Pos 0</span>
<a name="l02685"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga08ace3a9f4228d0ec0c36dce2ca93bde">02685</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HEOCFG6_PSTRIDE_Msk (0xffffffffu &lt;&lt; LCDC_HEOCFG6_PSTRIDE_Pos) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG6) Pixel Stride */</span>
<a name="l02686"></a>02686 <span class="preprocessor">#define LCDC_HEOCFG6_PSTRIDE(value) ((LCDC_HEOCFG6_PSTRIDE_Msk &amp; ((value) &lt;&lt; LCDC_HEOCFG6_PSTRIDE_Pos)))</span>
<a name="l02687"></a>02687 <span class="preprocessor"></span><span class="comment">/* -------- LCDC_HEOCFG7 : (LCDC Offset: 0x000002E8) High End Overlay Configuration Register 7 -------- */</span>
<a name="l02688"></a>02688 <span class="preprocessor">#define LCDC_HEOCFG7_UVXSTRIDE_Pos 0</span>
<a name="l02689"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga035d0f27f8a18124631294974ec34d71">02689</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HEOCFG7_UVXSTRIDE_Msk (0xffffffffu &lt;&lt; LCDC_HEOCFG7_UVXSTRIDE_Pos) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG7) UV Horizontal Stride */</span>
<a name="l02690"></a>02690 <span class="preprocessor">#define LCDC_HEOCFG7_UVXSTRIDE(value) ((LCDC_HEOCFG7_UVXSTRIDE_Msk &amp; ((value) &lt;&lt; LCDC_HEOCFG7_UVXSTRIDE_Pos)))</span>
<a name="l02691"></a>02691 <span class="preprocessor"></span><span class="comment">/* -------- LCDC_HEOCFG8 : (LCDC Offset: 0x000002EC) High End Overlay Configuration Register 8 -------- */</span>
<a name="l02692"></a>02692 <span class="preprocessor">#define LCDC_HEOCFG8_UVPSTRIDE_Pos 0</span>
<a name="l02693"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga3c852e611a4dcb84b71e594fab0cfcc5">02693</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HEOCFG8_UVPSTRIDE_Msk (0xffffffffu &lt;&lt; LCDC_HEOCFG8_UVPSTRIDE_Pos) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG8) UV Pixel Stride */</span>
<a name="l02694"></a>02694 <span class="preprocessor">#define LCDC_HEOCFG8_UVPSTRIDE(value) ((LCDC_HEOCFG8_UVPSTRIDE_Msk &amp; ((value) &lt;&lt; LCDC_HEOCFG8_UVPSTRIDE_Pos)))</span>
<a name="l02695"></a>02695 <span class="preprocessor"></span><span class="comment">/* -------- LCDC_HEOCFG9 : (LCDC Offset: 0x000002F0) High End Overlay Configuration Register 9 -------- */</span>
<a name="l02696"></a>02696 <span class="preprocessor">#define LCDC_HEOCFG9_BDEF_Pos 0</span>
<a name="l02697"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gac2821eb473a4060606b3ffde69da3d4a">02697</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HEOCFG9_BDEF_Msk (0xffu &lt;&lt; LCDC_HEOCFG9_BDEF_Pos) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG9) Blue Default */</span>
<a name="l02698"></a>02698 <span class="preprocessor">#define LCDC_HEOCFG9_BDEF(value) ((LCDC_HEOCFG9_BDEF_Msk &amp; ((value) &lt;&lt; LCDC_HEOCFG9_BDEF_Pos)))</span>
<a name="l02699"></a>02699 <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HEOCFG9_GDEF_Pos 8</span>
<a name="l02700"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gabaa18e5bb77769a1b7c9e5c2a2985d70">02700</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HEOCFG9_GDEF_Msk (0xffu &lt;&lt; LCDC_HEOCFG9_GDEF_Pos) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG9) Green Default */</span>
<a name="l02701"></a>02701 <span class="preprocessor">#define LCDC_HEOCFG9_GDEF(value) ((LCDC_HEOCFG9_GDEF_Msk &amp; ((value) &lt;&lt; LCDC_HEOCFG9_GDEF_Pos)))</span>
<a name="l02702"></a>02702 <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HEOCFG9_RDEF_Pos 16</span>
<a name="l02703"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga058b210ac92181a05767a129a581287a">02703</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HEOCFG9_RDEF_Msk (0xffu &lt;&lt; LCDC_HEOCFG9_RDEF_Pos) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG9) Red Default */</span>
<a name="l02704"></a>02704 <span class="preprocessor">#define LCDC_HEOCFG9_RDEF(value) ((LCDC_HEOCFG9_RDEF_Msk &amp; ((value) &lt;&lt; LCDC_HEOCFG9_RDEF_Pos)))</span>
<a name="l02705"></a>02705 <span class="preprocessor"></span><span class="comment">/* -------- LCDC_HEOCFG10 : (LCDC Offset: 0x000002F4) High End Overlay Configuration Register 10 -------- */</span>
<a name="l02706"></a>02706 <span class="preprocessor">#define LCDC_HEOCFG10_BKEY_Pos 0</span>
<a name="l02707"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga4419b03e45947340820a005a90633b1b">02707</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HEOCFG10_BKEY_Msk (0xffu &lt;&lt; LCDC_HEOCFG10_BKEY_Pos) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG10) Blue Color Component Chroma Key */</span>
<a name="l02708"></a>02708 <span class="preprocessor">#define LCDC_HEOCFG10_BKEY(value) ((LCDC_HEOCFG10_BKEY_Msk &amp; ((value) &lt;&lt; LCDC_HEOCFG10_BKEY_Pos)))</span>
<a name="l02709"></a>02709 <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HEOCFG10_GKEY_Pos 8</span>
<a name="l02710"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gaaf596acd6c59d5e0da7ded51e98c7b6d">02710</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HEOCFG10_GKEY_Msk (0xffu &lt;&lt; LCDC_HEOCFG10_GKEY_Pos) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG10) Green Color Component Chroma Key */</span>
<a name="l02711"></a>02711 <span class="preprocessor">#define LCDC_HEOCFG10_GKEY(value) ((LCDC_HEOCFG10_GKEY_Msk &amp; ((value) &lt;&lt; LCDC_HEOCFG10_GKEY_Pos)))</span>
<a name="l02712"></a>02712 <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HEOCFG10_RKEY_Pos 16</span>
<a name="l02713"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga3142cacff6788bc165e352abee8eedba">02713</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HEOCFG10_RKEY_Msk (0xffu &lt;&lt; LCDC_HEOCFG10_RKEY_Pos) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG10) Red Color Component Chroma Key */</span>
<a name="l02714"></a>02714 <span class="preprocessor">#define LCDC_HEOCFG10_RKEY(value) ((LCDC_HEOCFG10_RKEY_Msk &amp; ((value) &lt;&lt; LCDC_HEOCFG10_RKEY_Pos)))</span>
<a name="l02715"></a>02715 <span class="preprocessor"></span><span class="comment">/* -------- LCDC_HEOCFG11 : (LCDC Offset: 0x000002F8) High End Overlay Configuration Register 11 -------- */</span>
<a name="l02716"></a>02716 <span class="preprocessor">#define LCDC_HEOCFG11_BMASK_Pos 0</span>
<a name="l02717"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga934555f6047a1bbb379bbc1f003bca21">02717</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HEOCFG11_BMASK_Msk (0xffu &lt;&lt; LCDC_HEOCFG11_BMASK_Pos) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG11) Blue Color Component Chroma Key Mask */</span>
<a name="l02718"></a>02718 <span class="preprocessor">#define LCDC_HEOCFG11_BMASK(value) ((LCDC_HEOCFG11_BMASK_Msk &amp; ((value) &lt;&lt; LCDC_HEOCFG11_BMASK_Pos)))</span>
<a name="l02719"></a>02719 <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HEOCFG11_GMASK_Pos 8</span>
<a name="l02720"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga8d559733cc67e07f6e5e48f785cc1059">02720</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HEOCFG11_GMASK_Msk (0xffu &lt;&lt; LCDC_HEOCFG11_GMASK_Pos) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG11) Green Color Component Chroma Key Mask */</span>
<a name="l02721"></a>02721 <span class="preprocessor">#define LCDC_HEOCFG11_GMASK(value) ((LCDC_HEOCFG11_GMASK_Msk &amp; ((value) &lt;&lt; LCDC_HEOCFG11_GMASK_Pos)))</span>
<a name="l02722"></a>02722 <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HEOCFG11_RMASK_Pos 16</span>
<a name="l02723"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga08574df276820ac4dc03080ea448c073">02723</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HEOCFG11_RMASK_Msk (0xffu &lt;&lt; LCDC_HEOCFG11_RMASK_Pos) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG11) Red Color Component Chroma Key Mask */</span>
<a name="l02724"></a>02724 <span class="preprocessor">#define LCDC_HEOCFG11_RMASK(value) ((LCDC_HEOCFG11_RMASK_Msk &amp; ((value) &lt;&lt; LCDC_HEOCFG11_RMASK_Pos)))</span>
<a name="l02725"></a>02725 <span class="preprocessor"></span><span class="comment">/* -------- LCDC_HEOCFG12 : (LCDC Offset: 0x000002FC) High End Overlay Configuration Register 12 -------- */</span>
<a name="l02726"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga38cd9504a526a4a9d08e1fc6c1f20e85">02726</a> <span class="preprocessor">#define LCDC_HEOCFG12_CRKEY (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG12) Blender Chroma Key Enable */</span>
<a name="l02727"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga2168f6864d0715cd89f05693edb0aae4">02727</a> <span class="preprocessor">#define LCDC_HEOCFG12_INV (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG12) Blender Inverted Blender Output Enable */</span>
<a name="l02728"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga7640d38035611382837bd9bfcd5db2bd">02728</a> <span class="preprocessor">#define LCDC_HEOCFG12_ITER2BL (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG12) Blender Iterated Color Enable */</span>
<a name="l02729"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga1854d90a599d5659f9a14cd9812429e7">02729</a> <span class="preprocessor">#define LCDC_HEOCFG12_ITER (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG12) Blender Use Iterated Color */</span>
<a name="l02730"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga994fa74c571215e6db96abe030ead9c6">02730</a> <span class="preprocessor">#define LCDC_HEOCFG12_REVALPHA (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG12) Blender Reverse Alpha */</span>
<a name="l02731"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga5c88c228349ed9be93a9cb5a2dcb1b02">02731</a> <span class="preprocessor">#define LCDC_HEOCFG12_GAEN (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG12) Blender Global Alpha Enable */</span>
<a name="l02732"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga9e341ad60612ad2e515cd1d254eb5980">02732</a> <span class="preprocessor">#define LCDC_HEOCFG12_LAEN (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG12) Blender Local Alpha Enable */</span>
<a name="l02733"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga0912e9054154973c20f83c542a38d19a">02733</a> <span class="preprocessor">#define LCDC_HEOCFG12_OVR (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG12) Blender Overlay Layer Enable */</span>
<a name="l02734"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gaee44e92810ee0d8a82900104829580d6">02734</a> <span class="preprocessor">#define LCDC_HEOCFG12_DMA (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG12) Blender DMA Layer Enable */</span>
<a name="l02735"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga13e452f4643d6621f17cc68e38e9c277">02735</a> <span class="preprocessor">#define LCDC_HEOCFG12_REP (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG12) Use Replication logic to expand RGB color to 24 bits */</span>
<a name="l02736"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga4862e038e87ecf6972337b7995617bf0">02736</a> <span class="preprocessor">#define LCDC_HEOCFG12_DSTKEY (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG12) Destination Chroma Keying */</span>
<a name="l02737"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gabc87997e26c31744b3ae0aac2cd02621">02737</a> <span class="preprocessor">#define LCDC_HEOCFG12_VIDPRI (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG12)  */</span>
<a name="l02738"></a>02738 <span class="preprocessor">#define LCDC_HEOCFG12_GA_Pos 16</span>
<a name="l02739"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga4ee6c8e56083804dd3fdea108aa35370">02739</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HEOCFG12_GA_Msk (0xffu &lt;&lt; LCDC_HEOCFG12_GA_Pos) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG12) Blender Global Alpha */</span>
<a name="l02740"></a>02740 <span class="preprocessor">#define LCDC_HEOCFG12_GA(value) ((LCDC_HEOCFG12_GA_Msk &amp; ((value) &lt;&lt; LCDC_HEOCFG12_GA_Pos)))</span>
<a name="l02741"></a>02741 <span class="preprocessor"></span><span class="comment">/* -------- LCDC_HEOCFG13 : (LCDC Offset: 0x00000300) High End Overlay Configuration Register 13 -------- */</span>
<a name="l02742"></a>02742 <span class="preprocessor">#define LCDC_HEOCFG13_XFACTOR_Pos 0</span>
<a name="l02743"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga31bad605e2a2074a410ca0ffe7975a95">02743</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HEOCFG13_XFACTOR_Msk (0x1fffu &lt;&lt; LCDC_HEOCFG13_XFACTOR_Pos) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG13) Horizontal Scaling Factor */</span>
<a name="l02744"></a>02744 <span class="preprocessor">#define LCDC_HEOCFG13_XFACTOR(value) ((LCDC_HEOCFG13_XFACTOR_Msk &amp; ((value) &lt;&lt; LCDC_HEOCFG13_XFACTOR_Pos)))</span>
<a name="l02745"></a>02745 <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HEOCFG13_YFACTOR_Pos 16</span>
<a name="l02746"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gaadf403f3fa1055478415a64a489891b3">02746</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HEOCFG13_YFACTOR_Msk (0x1fffu &lt;&lt; LCDC_HEOCFG13_YFACTOR_Pos) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG13) Vertical Scaling Factor */</span>
<a name="l02747"></a>02747 <span class="preprocessor">#define LCDC_HEOCFG13_YFACTOR(value) ((LCDC_HEOCFG13_YFACTOR_Msk &amp; ((value) &lt;&lt; LCDC_HEOCFG13_YFACTOR_Pos)))</span>
<a name="l02748"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gabcc042a4231b2554832c39fcc460c21b">02748</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HEOCFG13_SCALEN (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG13) Hardware Scaler Enable */</span>
<a name="l02749"></a>02749 <span class="comment">/* -------- LCDC_HEOCFG14 : (LCDC Offset: 0x00000304) High End Overlay Configuration Register 14 -------- */</span>
<a name="l02750"></a>02750 <span class="preprocessor">#define LCDC_HEOCFG14_CSCRY_Pos 0</span>
<a name="l02751"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gadd328e7e503fbd6e2e5bf892983a0ece">02751</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HEOCFG14_CSCRY_Msk (0x3ffu &lt;&lt; LCDC_HEOCFG14_CSCRY_Pos) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG14) Color Space Conversion Y coefficient for Red Component 1:2:7 format */</span>
<a name="l02752"></a>02752 <span class="preprocessor">#define LCDC_HEOCFG14_CSCRY(value) ((LCDC_HEOCFG14_CSCRY_Msk &amp; ((value) &lt;&lt; LCDC_HEOCFG14_CSCRY_Pos)))</span>
<a name="l02753"></a>02753 <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HEOCFG14_CSCRU_Pos 10</span>
<a name="l02754"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga30bcbdc07856992ad9ffb8e12c754b47">02754</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HEOCFG14_CSCRU_Msk (0x3ffu &lt;&lt; LCDC_HEOCFG14_CSCRU_Pos) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG14) Color Space Conversion U coefficient for Red Component 1:2:7 format */</span>
<a name="l02755"></a>02755 <span class="preprocessor">#define LCDC_HEOCFG14_CSCRU(value) ((LCDC_HEOCFG14_CSCRU_Msk &amp; ((value) &lt;&lt; LCDC_HEOCFG14_CSCRU_Pos)))</span>
<a name="l02756"></a>02756 <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HEOCFG14_CSCRV_Pos 20</span>
<a name="l02757"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga0a38db65cbce420954dc4570586ccec4">02757</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HEOCFG14_CSCRV_Msk (0x3ffu &lt;&lt; LCDC_HEOCFG14_CSCRV_Pos) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG14) Color Space Conversion V coefficient for Red Component 1:2:7 format */</span>
<a name="l02758"></a>02758 <span class="preprocessor">#define LCDC_HEOCFG14_CSCRV(value) ((LCDC_HEOCFG14_CSCRV_Msk &amp; ((value) &lt;&lt; LCDC_HEOCFG14_CSCRV_Pos)))</span>
<a name="l02759"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga9ea02c3324a95edffc1c4efa97673d87">02759</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HEOCFG14_CSCYOFF (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG14) Color Space Conversion Offset */</span>
<a name="l02760"></a>02760 <span class="comment">/* -------- LCDC_HEOCFG15 : (LCDC Offset: 0x00000308) High End Overlay Configuration Register 15 -------- */</span>
<a name="l02761"></a>02761 <span class="preprocessor">#define LCDC_HEOCFG15_CSCGY_Pos 0</span>
<a name="l02762"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga6d4a8bac299a7562fad44bf565a5d226">02762</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HEOCFG15_CSCGY_Msk (0x3ffu &lt;&lt; LCDC_HEOCFG15_CSCGY_Pos) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG15) Color Space Conversion Y coefficient for Green Component 1:2:7 format */</span>
<a name="l02763"></a>02763 <span class="preprocessor">#define LCDC_HEOCFG15_CSCGY(value) ((LCDC_HEOCFG15_CSCGY_Msk &amp; ((value) &lt;&lt; LCDC_HEOCFG15_CSCGY_Pos)))</span>
<a name="l02764"></a>02764 <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HEOCFG15_CSCGU_Pos 10</span>
<a name="l02765"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga2c92cb63f2551fc6b18dc458e851cc7c">02765</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HEOCFG15_CSCGU_Msk (0x3ffu &lt;&lt; LCDC_HEOCFG15_CSCGU_Pos) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG15) Color Space Conversion U coefficient for Green Component 1:2:7 format */</span>
<a name="l02766"></a>02766 <span class="preprocessor">#define LCDC_HEOCFG15_CSCGU(value) ((LCDC_HEOCFG15_CSCGU_Msk &amp; ((value) &lt;&lt; LCDC_HEOCFG15_CSCGU_Pos)))</span>
<a name="l02767"></a>02767 <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HEOCFG15_CSCGV_Pos 20</span>
<a name="l02768"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga6bb3764e53f26edfd0ee245a3432d6d3">02768</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HEOCFG15_CSCGV_Msk (0x3ffu &lt;&lt; LCDC_HEOCFG15_CSCGV_Pos) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG15) Color Space Conversion V coefficient for Green Component 1:2:7 format */</span>
<a name="l02769"></a>02769 <span class="preprocessor">#define LCDC_HEOCFG15_CSCGV(value) ((LCDC_HEOCFG15_CSCGV_Msk &amp; ((value) &lt;&lt; LCDC_HEOCFG15_CSCGV_Pos)))</span>
<a name="l02770"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gaf991aeea8472f1bee0cda8a9e524e510">02770</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HEOCFG15_CSCUOFF (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG15) Color Space Conversion Offset */</span>
<a name="l02771"></a>02771 <span class="comment">/* -------- LCDC_HEOCFG16 : (LCDC Offset: 0x0000030C) High End Overlay Configuration Register 16 -------- */</span>
<a name="l02772"></a>02772 <span class="preprocessor">#define LCDC_HEOCFG16_CSCBY_Pos 0</span>
<a name="l02773"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga18d7e640f6b455a221bba20ba8a7ba82">02773</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HEOCFG16_CSCBY_Msk (0x3ffu &lt;&lt; LCDC_HEOCFG16_CSCBY_Pos) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG16) Color Space Conversion Y coefficient for Blue Component 1:2:7 format */</span>
<a name="l02774"></a>02774 <span class="preprocessor">#define LCDC_HEOCFG16_CSCBY(value) ((LCDC_HEOCFG16_CSCBY_Msk &amp; ((value) &lt;&lt; LCDC_HEOCFG16_CSCBY_Pos)))</span>
<a name="l02775"></a>02775 <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HEOCFG16_CSCBU_Pos 10</span>
<a name="l02776"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga9ba0cb5eb0cdaf077abde358c3fc3e3d">02776</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HEOCFG16_CSCBU_Msk (0x3ffu &lt;&lt; LCDC_HEOCFG16_CSCBU_Pos) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG16) Color Space Conversion U coefficient for Blue Component 1:2:7 format */</span>
<a name="l02777"></a>02777 <span class="preprocessor">#define LCDC_HEOCFG16_CSCBU(value) ((LCDC_HEOCFG16_CSCBU_Msk &amp; ((value) &lt;&lt; LCDC_HEOCFG16_CSCBU_Pos)))</span>
<a name="l02778"></a>02778 <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HEOCFG16_CSCBV_Pos 20</span>
<a name="l02779"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gaf562272c42e4f7eaa4efb102fce54592">02779</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HEOCFG16_CSCBV_Msk (0x3ffu &lt;&lt; LCDC_HEOCFG16_CSCBV_Pos) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG16) Color Space Conversion V coefficient for Blue Component 1:2:7 format */</span>
<a name="l02780"></a>02780 <span class="preprocessor">#define LCDC_HEOCFG16_CSCBV(value) ((LCDC_HEOCFG16_CSCBV_Msk &amp; ((value) &lt;&lt; LCDC_HEOCFG16_CSCBV_Pos)))</span>
<a name="l02781"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gadfa0e7c8750bdfe25faf845972d9763d">02781</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HEOCFG16_CSCVOFF (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (LCDC_HEOCFG16) Color Space Conversion Offset */</span>
<a name="l02782"></a>02782 <span class="comment">/* -------- LCDC_HCRCHER : (LCDC Offset: 0x00000340) Hardware Cursor Channel Enable Register -------- */</span>
<a name="l02783"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gabd8f18ebc7a75e943ffc51025852a1a7">02783</a> <span class="preprocessor">#define LCDC_HCRCHER_CHEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (LCDC_HCRCHER) Channel Enable Register */</span>
<a name="l02784"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gad3b820be50441c8c4c29a47af5efcd45">02784</a> <span class="preprocessor">#define LCDC_HCRCHER_UPDATEEN (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (LCDC_HCRCHER) Update Overlay Attributes Enable Register */</span>
<a name="l02785"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga70c9b4a934597f8a31bb39f8d0957f3f">02785</a> <span class="preprocessor">#define LCDC_HCRCHER_A2QEN (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (LCDC_HCRCHER) Add Head Pointer Enable Register */</span>
<a name="l02786"></a>02786 <span class="comment">/* -------- LCDC_HCRCHDR : (LCDC Offset: 0x00000344) Hardware Cursor Channel Disable Register -------- */</span>
<a name="l02787"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gaccccd0017767784d283eabc253744450">02787</a> <span class="preprocessor">#define LCDC_HCRCHDR_CHDIS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (LCDC_HCRCHDR) Channel Disable Register */</span>
<a name="l02788"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gadafad44df6135594837c5a666512fee8">02788</a> <span class="preprocessor">#define LCDC_HCRCHDR_CHRST (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (LCDC_HCRCHDR) Channel Reset Register */</span>
<a name="l02789"></a>02789 <span class="comment">/* -------- LCDC_HCRCHSR : (LCDC Offset: 0x00000348) Hardware Cursor Channel Status Register -------- */</span>
<a name="l02790"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gaa982689bb1765b277d7927b7ffee72a3">02790</a> <span class="preprocessor">#define LCDC_HCRCHSR_CHSR (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (LCDC_HCRCHSR) Channel Status Register */</span>
<a name="l02791"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga9ac3d88319a082df93c2ad36f619d8c0">02791</a> <span class="preprocessor">#define LCDC_HCRCHSR_UPDATESR (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (LCDC_HCRCHSR) Update Overlay Attributes In Progress */</span>
<a name="l02792"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga9cebc529db33af48668d276c23acdcdb">02792</a> <span class="preprocessor">#define LCDC_HCRCHSR_A2QSR (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (LCDC_HCRCHSR) Add To Queue Pending Register */</span>
<a name="l02793"></a>02793 <span class="comment">/* -------- LCDC_HCRIER : (LCDC Offset: 0x0000034C) Hardware Cursor Interrupt Enable Register -------- */</span>
<a name="l02794"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga1798f35ce673680069cf5a46bd21e420">02794</a> <span class="preprocessor">#define LCDC_HCRIER_DMA (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (LCDC_HCRIER) End of DMA Transfer Interrupt Enable Register */</span>
<a name="l02795"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga4948fbc7fd43e5f53b22ff4b4df155c7">02795</a> <span class="preprocessor">#define LCDC_HCRIER_DSCR (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (LCDC_HCRIER) Descriptor Loaded Interrupt Enable Register */</span>
<a name="l02796"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga0610df3a6b81e8da74a60d9ded4a50a8">02796</a> <span class="preprocessor">#define LCDC_HCRIER_ADD (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_HCRIER) Head Descriptor Loaded Interrupt Enable Register */</span>
<a name="l02797"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gac26b7d90de9361be172f7c06abe0ebbf">02797</a> <span class="preprocessor">#define LCDC_HCRIER_DONE (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (LCDC_HCRIER) End of List Interrupt Enable Register */</span>
<a name="l02798"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga6eb0c990322aa0e0742af8f5bfdb670c">02798</a> <span class="preprocessor">#define LCDC_HCRIER_OVR (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (LCDC_HCRIER) Overflow Interrupt Enable Register */</span>
<a name="l02799"></a>02799 <span class="comment">/* -------- LCDC_HCRIDR : (LCDC Offset: 0x00000350) Hardware Cursor Interrupt Disable Register -------- */</span>
<a name="l02800"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga4cdf60080ea24a32597b95c2fd574532">02800</a> <span class="preprocessor">#define LCDC_HCRIDR_DMA (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (LCDC_HCRIDR) End of DMA Transfer Interrupt Disable Register */</span>
<a name="l02801"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gac5c34b7b5a38676f51b744cce6a6ef83">02801</a> <span class="preprocessor">#define LCDC_HCRIDR_DSCR (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (LCDC_HCRIDR) Descriptor Loaded Interrupt Disable Register */</span>
<a name="l02802"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga0c07363524566606bc97956c6b1d7e7a">02802</a> <span class="preprocessor">#define LCDC_HCRIDR_ADD (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_HCRIDR) Head Descriptor Loaded Interrupt Disable Register */</span>
<a name="l02803"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga85b20ff8c7b43fcdcfb6937f2419c174">02803</a> <span class="preprocessor">#define LCDC_HCRIDR_DONE (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (LCDC_HCRIDR) End of List Interrupt Disable Register */</span>
<a name="l02804"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gae8cdc56cb7d181242b58cfdbf2e601a5">02804</a> <span class="preprocessor">#define LCDC_HCRIDR_OVR (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (LCDC_HCRIDR) Overflow Interrupt Disable Register */</span>
<a name="l02805"></a>02805 <span class="comment">/* -------- LCDC_HCRIMR : (LCDC Offset: 0x00000354) Hardware Cursor Interrupt Mask Register -------- */</span>
<a name="l02806"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gacca813b05f97bb80ed724e47cf64cba3">02806</a> <span class="preprocessor">#define LCDC_HCRIMR_DMA (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (LCDC_HCRIMR) End of DMA Transfer Interrupt Mask Register */</span>
<a name="l02807"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gaa3ee3971d77ca5ff0ef1f1c50f11d2dc">02807</a> <span class="preprocessor">#define LCDC_HCRIMR_DSCR (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (LCDC_HCRIMR) Descriptor Loaded Interrupt Mask Register */</span>
<a name="l02808"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga2bce50609de75e8ee6f6f05d8ceaefbb">02808</a> <span class="preprocessor">#define LCDC_HCRIMR_ADD (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_HCRIMR) Head Descriptor Loaded Interrupt Mask Register */</span>
<a name="l02809"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga44b8f54607ea0038af3c4b426f8c39da">02809</a> <span class="preprocessor">#define LCDC_HCRIMR_DONE (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (LCDC_HCRIMR) End of List Interrupt Mask Register */</span>
<a name="l02810"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga7f77225ff4a3c449d71672edd3eb747b">02810</a> <span class="preprocessor">#define LCDC_HCRIMR_OVR (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (LCDC_HCRIMR) Overflow Interrupt Mask Register */</span>
<a name="l02811"></a>02811 <span class="comment">/* -------- LCDC_HCRISR : (LCDC Offset: 0x00000358) Hardware Cursor Interrupt Status Register -------- */</span>
<a name="l02812"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga28a4afc0380b5357955dd1c6cfd13e17">02812</a> <span class="preprocessor">#define LCDC_HCRISR_DMA (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (LCDC_HCRISR) End of DMA Transfer */</span>
<a name="l02813"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gaafe0137a82978b01abc16c68f0c56ab9">02813</a> <span class="preprocessor">#define LCDC_HCRISR_DSCR (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (LCDC_HCRISR) DMA Descriptor Loaded */</span>
<a name="l02814"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gaea7b26a282f08bab97c89967898a4275">02814</a> <span class="preprocessor">#define LCDC_HCRISR_ADD (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_HCRISR) Head Descriptor Loaded */</span>
<a name="l02815"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gaa5a59268871c60c50248ac641cbcee84">02815</a> <span class="preprocessor">#define LCDC_HCRISR_DONE (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (LCDC_HCRISR) End of List Detected */</span>
<a name="l02816"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga4d387ff5da991b06991c8932c735ab27">02816</a> <span class="preprocessor">#define LCDC_HCRISR_OVR (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (LCDC_HCRISR) Overflow Detected */</span>
<a name="l02817"></a>02817 <span class="comment">/* -------- LCDC_HCRHEAD : (LCDC Offset: 0x0000035C) Hardware Cursor DMA Head Register -------- */</span>
<a name="l02818"></a>02818 <span class="preprocessor">#define LCDC_HCRHEAD_HEAD_Pos 2</span>
<a name="l02819"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga9d9e1f9d89b74f51b34d3645ecec01bc">02819</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HCRHEAD_HEAD_Msk (0x3fffffffu &lt;&lt; LCDC_HCRHEAD_HEAD_Pos) </span><span class="comment">/**&lt; \brief (LCDC_HCRHEAD) DMA Head Pointer */</span>
<a name="l02820"></a>02820 <span class="preprocessor">#define LCDC_HCRHEAD_HEAD(value) ((LCDC_HCRHEAD_HEAD_Msk &amp; ((value) &lt;&lt; LCDC_HCRHEAD_HEAD_Pos)))</span>
<a name="l02821"></a>02821 <span class="preprocessor"></span><span class="comment">/* -------- LCDC_HCRADDR : (LCDC Offset: 0x00000360) Hardware cursor DMA Address Register -------- */</span>
<a name="l02822"></a>02822 <span class="preprocessor">#define LCDC_HCRADDR_ADDR_Pos 0</span>
<a name="l02823"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gae5424e0ad20d4148e2c99d2c7e2657ef">02823</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HCRADDR_ADDR_Msk (0xffffffffu &lt;&lt; LCDC_HCRADDR_ADDR_Pos) </span><span class="comment">/**&lt; \brief (LCDC_HCRADDR) DMA Transfer start address */</span>
<a name="l02824"></a>02824 <span class="preprocessor">#define LCDC_HCRADDR_ADDR(value) ((LCDC_HCRADDR_ADDR_Msk &amp; ((value) &lt;&lt; LCDC_HCRADDR_ADDR_Pos)))</span>
<a name="l02825"></a>02825 <span class="preprocessor"></span><span class="comment">/* -------- LCDC_HCRCTRL : (LCDC Offset: 0x00000364) Hardware Cursor DMA Control Register -------- */</span>
<a name="l02826"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gad7acd3a7ba65701a4536cf9c4e4c41ca">02826</a> <span class="preprocessor">#define LCDC_HCRCTRL_DFETCH (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (LCDC_HCRCTRL) Transfer Descriptor Fetch Enable */</span>
<a name="l02827"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gaa9c14197c776a79f36a105d9f73e229d">02827</a> <span class="preprocessor">#define LCDC_HCRCTRL_LFETCH (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (LCDC_HCRCTRL) Lookup Table Fetch Enable */</span>
<a name="l02828"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gad7e3d4529697d141ce9cd817cdd12865">02828</a> <span class="preprocessor">#define LCDC_HCRCTRL_DMAIEN (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (LCDC_HCRCTRL) End of DMA Transfer Interrupt Enable */</span>
<a name="l02829"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga26a1670598941d28c1a3edfd3d67e1ec">02829</a> <span class="preprocessor">#define LCDC_HCRCTRL_DSCRIEN (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (LCDC_HCRCTRL) Descriptor Loaded Interrupt Enable */</span>
<a name="l02830"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga549c852e3ff39bde8d59357f2d3016d3">02830</a> <span class="preprocessor">#define LCDC_HCRCTRL_ADDIEN (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_HCRCTRL) Add Head Descriptor to Queue Interrupt Enable */</span>
<a name="l02831"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga23417635b4ab1dfa3b0aae69acf3680a">02831</a> <span class="preprocessor">#define LCDC_HCRCTRL_DONEIEN (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (LCDC_HCRCTRL) End of List Interrupt Enable */</span>
<a name="l02832"></a>02832 <span class="comment">/* -------- LCDC_HCRNEXT : (LCDC Offset: 0x00000368) Hardware Cursor DMA NExt Register -------- */</span>
<a name="l02833"></a>02833 <span class="preprocessor">#define LCDC_HCRNEXT_NEXT_Pos 0</span>
<a name="l02834"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga3b6d7fa6f2c247b86d58b1558bf9b026">02834</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HCRNEXT_NEXT_Msk (0xffffffffu &lt;&lt; LCDC_HCRNEXT_NEXT_Pos) </span><span class="comment">/**&lt; \brief (LCDC_HCRNEXT) DMA Descriptor Next Address */</span>
<a name="l02835"></a>02835 <span class="preprocessor">#define LCDC_HCRNEXT_NEXT(value) ((LCDC_HCRNEXT_NEXT_Msk &amp; ((value) &lt;&lt; LCDC_HCRNEXT_NEXT_Pos)))</span>
<a name="l02836"></a>02836 <span class="preprocessor"></span><span class="comment">/* -------- LCDC_HCRCFG0 : (LCDC Offset: 0x0000036C) Hardware Cursor Configuration 0 Register -------- */</span>
<a name="l02837"></a>02837 <span class="preprocessor">#define LCDC_HCRCFG0_BLEN_Pos 4</span>
<a name="l02838"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gad3370a9e2d630466ffb3eef4b92762b8">02838</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HCRCFG0_BLEN_Msk (0x3u &lt;&lt; LCDC_HCRCFG0_BLEN_Pos) </span><span class="comment">/**&lt; \brief (LCDC_HCRCFG0) AHB Burst Length */</span>
<a name="l02839"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga3a101fbd860293050f6766a7b6efcc2c">02839</a> <span class="preprocessor">#define   LCDC_HCRCFG0_BLEN_AHB_SINGLE (0x0u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_HCRCFG0) AHB Access is started as soon as there is enough space in the FIFO to store one data. SINGLE, INCR, INCR4, INCR8 and INCR16 bursts can be used. INCR is used for a burst of 2 and 3 beats. */</span>
<a name="l02840"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga27e84ec8d932281d42068101395e0be0">02840</a> <span class="preprocessor">#define   LCDC_HCRCFG0_BLEN_AHB_INCR4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_HCRCFG0) AHB Access is started as soon as there is enough space in the FIFO to store a total amount of four 32-bit data. An AHB INCR4 Burst is preferred. SINGLE, INCR and INCR4 bursts can be used. INCR is used for a burst of 2 and 3 beats. */</span>
<a name="l02841"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga233cd81d88642c828dcf5e4a6ccc7f31">02841</a> <span class="preprocessor">#define   LCDC_HCRCFG0_BLEN_AHB_INCR8 (0x2u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_HCRCFG0) AHB Access is started as soon as there is enough space in the FIFO to store a total amount of eight 32-bit data. An AHB INCR8 Burst is preferred. SINGLE, INCR, INCR4 and INCR8 bursts can be used. INCR is used for a burst of 2 and 3 beats. */</span>
<a name="l02842"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga9bca8a8fb4186cfa0a268f0699e17c67">02842</a> <span class="preprocessor">#define   LCDC_HCRCFG0_BLEN_AHB_INCR16 (0x3u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_HCRCFG0) AHB Access is started as soon as there is enough space in the FIFO to store a total amount of sixteen 32-bit data. An AHB INCR16 Burst is preferred. SINGLE, INCR, INCR4, INCR8 and INCR16 bursts can be used. INCR is used for a burst of 2 and 3 beats. */</span>
<a name="l02843"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gab54058b5121f48a7e196505879dab040">02843</a> <span class="preprocessor">#define LCDC_HCRCFG0_DLBO (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (LCDC_HCRCFG0) Defined Length Burst Only for Channel Bus Transaction. */</span>
<a name="l02844"></a>02844 <span class="comment">/* -------- LCDC_HCRCFG1 : (LCDC Offset: 0x00000370) Hardware Cursor Configuration 1 Register -------- */</span>
<a name="l02845"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga1e731bf77bfa4645e59c79ea596592b7">02845</a> <span class="preprocessor">#define LCDC_HCRCFG1_CLUTEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (LCDC_HCRCFG1) Color Lookup Table Enable */</span>
<a name="l02846"></a>02846 <span class="preprocessor">#define LCDC_HCRCFG1_RGBMODE_Pos 4</span>
<a name="l02847"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga565ad60edc0ebae3ddeaa40f4a6043dd">02847</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HCRCFG1_RGBMODE_Msk (0xfu &lt;&lt; LCDC_HCRCFG1_RGBMODE_Pos) </span><span class="comment">/**&lt; \brief (LCDC_HCRCFG1) RGB input mode selection */</span>
<a name="l02848"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gaf9dfdc755feb040ea60b82baf597af6e">02848</a> <span class="preprocessor">#define   LCDC_HCRCFG1_RGBMODE_12BPP_RGB_444 (0x0u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_HCRCFG1) 12 bpp RGB 444 */</span>
<a name="l02849"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga0d1d498dbc9434eeef5d868cc9d4f868">02849</a> <span class="preprocessor">#define   LCDC_HCRCFG1_RGBMODE_16BPP_ARGB_4444 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_HCRCFG1) 16 bpp ARGB 4444 */</span>
<a name="l02850"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gade8319c7dbda20921281181bd2d992d6">02850</a> <span class="preprocessor">#define   LCDC_HCRCFG1_RGBMODE_16BPP_RGBA_4444 (0x2u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_HCRCFG1) 16 bpp RGBA 4444 */</span>
<a name="l02851"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga7abc25213dca4d779c8719b29a9cd071">02851</a> <span class="preprocessor">#define   LCDC_HCRCFG1_RGBMODE_16BPP_RGB_565 (0x3u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_HCRCFG1) 16 bpp RGB 565 */</span>
<a name="l02852"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gab27b9eac72cb59306f7c6dd9873fa439">02852</a> <span class="preprocessor">#define   LCDC_HCRCFG1_RGBMODE_16BPP_TRGB_1555 (0x4u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_HCRCFG1) 16 bpp TRGB 1555 */</span>
<a name="l02853"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga678ea475c304bfe9dc02b1312289a193">02853</a> <span class="preprocessor">#define   LCDC_HCRCFG1_RGBMODE_18BPP_RGB_666 (0x5u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_HCRCFG1) 18 bpp RGB 666 */</span>
<a name="l02854"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gaa9c560b284ed4ebeb3c3508511dbb514">02854</a> <span class="preprocessor">#define   LCDC_HCRCFG1_RGBMODE_18BPP_RGB_666_PACKED (0x6u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_HCRCFG1) 18 bpp RGB 666 PACKED */</span>
<a name="l02855"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gaa52b81c0646613d3e23755bd8784c990">02855</a> <span class="preprocessor">#define   LCDC_HCRCFG1_RGBMODE_19BPP_TRGB_1666 (0x7u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_HCRCFG1) 19 bpp TRGB 1666 */</span>
<a name="l02856"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gae619736b246103d25f1c8b2b07837d29">02856</a> <span class="preprocessor">#define   LCDC_HCRCFG1_RGBMODE_19BPP_TRGB_PACKED (0x8u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_HCRCFG1) 19 bpp TRGB 1666 PACKED */</span>
<a name="l02857"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gaabb9d46b08ec7c16e51bfc38b5d4bc82">02857</a> <span class="preprocessor">#define   LCDC_HCRCFG1_RGBMODE_24BPP_RGB_888 (0x9u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_HCRCFG1) 24 bpp RGB 888 */</span>
<a name="l02858"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga58ecfffd382a1f47ba01d38bbb969081">02858</a> <span class="preprocessor">#define   LCDC_HCRCFG1_RGBMODE_24BPP_RGB_888_PACKED (0xAu &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_HCRCFG1) 24 bpp RGB 888 PACKED */</span>
<a name="l02859"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga6445518246f295723d443df666c2d015">02859</a> <span class="preprocessor">#define   LCDC_HCRCFG1_RGBMODE_25BPP_TRGB_1888 (0xBu &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_HCRCFG1) 25 bpp TRGB 1888 */</span>
<a name="l02860"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga11d4cc7973fe8dbbac0588771e6e97ef">02860</a> <span class="preprocessor">#define   LCDC_HCRCFG1_RGBMODE_32BPP_ARGB_8888 (0xCu &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_HCRCFG1) 32 bpp ARGB 8888 */</span>
<a name="l02861"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gab4a93a16d86c7262e512e0c61498f12d">02861</a> <span class="preprocessor">#define   LCDC_HCRCFG1_RGBMODE_32BPP_RGBA_8888 (0xDu &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_HCRCFG1) 32 bpp RGBA 8888 */</span>
<a name="l02862"></a>02862 <span class="preprocessor">#define LCDC_HCRCFG1_CLUTMODE_Pos 8</span>
<a name="l02863"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gaaa79839347253e61c374476e9351680f">02863</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HCRCFG1_CLUTMODE_Msk (0x3u &lt;&lt; LCDC_HCRCFG1_CLUTMODE_Pos) </span><span class="comment">/**&lt; \brief (LCDC_HCRCFG1) Color Lookup table input mode selection */</span>
<a name="l02864"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga28106f2236829e278ebc1d3d9c80a62f">02864</a> <span class="preprocessor">#define   LCDC_HCRCFG1_CLUTMODE_1BPP (0x0u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (LCDC_HCRCFG1) color lookup table mode set to 1 bit per pixel */</span>
<a name="l02865"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga7f3d3722f30a03475ea1bea90e57cfe0">02865</a> <span class="preprocessor">#define   LCDC_HCRCFG1_CLUTMODE_2BPP (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (LCDC_HCRCFG1) color lookup table mode set to 2 bits per pixel */</span>
<a name="l02866"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga00e6caf2c701151a78760c8bedf74f18">02866</a> <span class="preprocessor">#define   LCDC_HCRCFG1_CLUTMODE_4BPP (0x2u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (LCDC_HCRCFG1) color lookup table mode set to 4 bits per pixel */</span>
<a name="l02867"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga0da5647f6a4f439491c88f8df3561bc3">02867</a> <span class="preprocessor">#define   LCDC_HCRCFG1_CLUTMODE_8BPP (0x3u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (LCDC_HCRCFG1) color lookup table mode set to 8 bits per pixel */</span>
<a name="l02868"></a>02868 <span class="comment">/* -------- LCDC_HCRCFG2 : (LCDC Offset: 0x00000374) Hardware Cursor Configuration 2 Register -------- */</span>
<a name="l02869"></a>02869 <span class="preprocessor">#define LCDC_HCRCFG2_XPOS_Pos 0</span>
<a name="l02870"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gabcbbffae37c5d522c35d2dd3ab0091c4">02870</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HCRCFG2_XPOS_Msk (0x7ffu &lt;&lt; LCDC_HCRCFG2_XPOS_Pos) </span><span class="comment">/**&lt; \brief (LCDC_HCRCFG2) Horizontal Window Position */</span>
<a name="l02871"></a>02871 <span class="preprocessor">#define LCDC_HCRCFG2_XPOS(value) ((LCDC_HCRCFG2_XPOS_Msk &amp; ((value) &lt;&lt; LCDC_HCRCFG2_XPOS_Pos)))</span>
<a name="l02872"></a>02872 <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HCRCFG2_YPOS_Pos 16</span>
<a name="l02873"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gac59d0fd18b835d20ffb365210e98e7f6">02873</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HCRCFG2_YPOS_Msk (0x7ffu &lt;&lt; LCDC_HCRCFG2_YPOS_Pos) </span><span class="comment">/**&lt; \brief (LCDC_HCRCFG2) Vertical Window Position */</span>
<a name="l02874"></a>02874 <span class="preprocessor">#define LCDC_HCRCFG2_YPOS(value) ((LCDC_HCRCFG2_YPOS_Msk &amp; ((value) &lt;&lt; LCDC_HCRCFG2_YPOS_Pos)))</span>
<a name="l02875"></a>02875 <span class="preprocessor"></span><span class="comment">/* -------- LCDC_HCRCFG3 : (LCDC Offset: 0x00000378) Hardware Cursor Configuration 3 Register -------- */</span>
<a name="l02876"></a>02876 <span class="preprocessor">#define LCDC_HCRCFG3_XSIZE_Pos 0</span>
<a name="l02877"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gafe45ef734f4e325a604332aeed8a4feb">02877</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HCRCFG3_XSIZE_Msk (0x7fu &lt;&lt; LCDC_HCRCFG3_XSIZE_Pos) </span><span class="comment">/**&lt; \brief (LCDC_HCRCFG3) Horizontal Window Size */</span>
<a name="l02878"></a>02878 <span class="preprocessor">#define LCDC_HCRCFG3_XSIZE(value) ((LCDC_HCRCFG3_XSIZE_Msk &amp; ((value) &lt;&lt; LCDC_HCRCFG3_XSIZE_Pos)))</span>
<a name="l02879"></a>02879 <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HCRCFG3_YSIZE_Pos 16</span>
<a name="l02880"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga5a742d12c70009efa23d443a15492881">02880</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HCRCFG3_YSIZE_Msk (0x7fu &lt;&lt; LCDC_HCRCFG3_YSIZE_Pos) </span><span class="comment">/**&lt; \brief (LCDC_HCRCFG3) Vertical Window Size */</span>
<a name="l02881"></a>02881 <span class="preprocessor">#define LCDC_HCRCFG3_YSIZE(value) ((LCDC_HCRCFG3_YSIZE_Msk &amp; ((value) &lt;&lt; LCDC_HCRCFG3_YSIZE_Pos)))</span>
<a name="l02882"></a>02882 <span class="preprocessor"></span><span class="comment">/* -------- LCDC_HCRCFG4 : (LCDC Offset: 0x0000037C) Hardware Cursor Configuration 4 Register -------- */</span>
<a name="l02883"></a>02883 <span class="preprocessor">#define LCDC_HCRCFG4_XSTRIDE_Pos 0</span>
<a name="l02884"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gacd93da8a54f067fa101da9bbfe14e8b5">02884</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HCRCFG4_XSTRIDE_Msk (0xffffffffu &lt;&lt; LCDC_HCRCFG4_XSTRIDE_Pos) </span><span class="comment">/**&lt; \brief (LCDC_HCRCFG4) Horizontal Stride */</span>
<a name="l02885"></a>02885 <span class="preprocessor">#define LCDC_HCRCFG4_XSTRIDE(value) ((LCDC_HCRCFG4_XSTRIDE_Msk &amp; ((value) &lt;&lt; LCDC_HCRCFG4_XSTRIDE_Pos)))</span>
<a name="l02886"></a>02886 <span class="preprocessor"></span><span class="comment">/* -------- LCDC_HCRCFG6 : (LCDC Offset: 0x00000384) Hardware Cursor Configuration 6 Register -------- */</span>
<a name="l02887"></a>02887 <span class="preprocessor">#define LCDC_HCRCFG6_BDEF_Pos 0</span>
<a name="l02888"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gab7916f975cd295b8714cd77ca3ffd03e">02888</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HCRCFG6_BDEF_Msk (0xffu &lt;&lt; LCDC_HCRCFG6_BDEF_Pos) </span><span class="comment">/**&lt; \brief (LCDC_HCRCFG6) Blue Default */</span>
<a name="l02889"></a>02889 <span class="preprocessor">#define LCDC_HCRCFG6_BDEF(value) ((LCDC_HCRCFG6_BDEF_Msk &amp; ((value) &lt;&lt; LCDC_HCRCFG6_BDEF_Pos)))</span>
<a name="l02890"></a>02890 <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HCRCFG6_GDEF_Pos 8</span>
<a name="l02891"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga231e357558ef8049d3e434b66bcbe483">02891</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HCRCFG6_GDEF_Msk (0xffu &lt;&lt; LCDC_HCRCFG6_GDEF_Pos) </span><span class="comment">/**&lt; \brief (LCDC_HCRCFG6) Green Default */</span>
<a name="l02892"></a>02892 <span class="preprocessor">#define LCDC_HCRCFG6_GDEF(value) ((LCDC_HCRCFG6_GDEF_Msk &amp; ((value) &lt;&lt; LCDC_HCRCFG6_GDEF_Pos)))</span>
<a name="l02893"></a>02893 <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HCRCFG6_RDEF_Pos 16</span>
<a name="l02894"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gadacb0dee7aba313c30d208457834b0be">02894</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HCRCFG6_RDEF_Msk (0xffu &lt;&lt; LCDC_HCRCFG6_RDEF_Pos) </span><span class="comment">/**&lt; \brief (LCDC_HCRCFG6) Red Default */</span>
<a name="l02895"></a>02895 <span class="preprocessor">#define LCDC_HCRCFG6_RDEF(value) ((LCDC_HCRCFG6_RDEF_Msk &amp; ((value) &lt;&lt; LCDC_HCRCFG6_RDEF_Pos)))</span>
<a name="l02896"></a>02896 <span class="preprocessor"></span><span class="comment">/* -------- LCDC_HCRCFG7 : (LCDC Offset: 0x00000388) Hardware Cursor Configuration 7 Register -------- */</span>
<a name="l02897"></a>02897 <span class="preprocessor">#define LCDC_HCRCFG7_BKEY_Pos 0</span>
<a name="l02898"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gad91de1fab7af03d8c6fa9354cecfa7b8">02898</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HCRCFG7_BKEY_Msk (0xffu &lt;&lt; LCDC_HCRCFG7_BKEY_Pos) </span><span class="comment">/**&lt; \brief (LCDC_HCRCFG7) Blue Color Component Chroma Key */</span>
<a name="l02899"></a>02899 <span class="preprocessor">#define LCDC_HCRCFG7_BKEY(value) ((LCDC_HCRCFG7_BKEY_Msk &amp; ((value) &lt;&lt; LCDC_HCRCFG7_BKEY_Pos)))</span>
<a name="l02900"></a>02900 <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HCRCFG7_GKEY_Pos 8</span>
<a name="l02901"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga3eadb9b8ef752ec51d883c6432c20650">02901</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HCRCFG7_GKEY_Msk (0xffu &lt;&lt; LCDC_HCRCFG7_GKEY_Pos) </span><span class="comment">/**&lt; \brief (LCDC_HCRCFG7) Green Color Component Chroma Key */</span>
<a name="l02902"></a>02902 <span class="preprocessor">#define LCDC_HCRCFG7_GKEY(value) ((LCDC_HCRCFG7_GKEY_Msk &amp; ((value) &lt;&lt; LCDC_HCRCFG7_GKEY_Pos)))</span>
<a name="l02903"></a>02903 <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HCRCFG7_RKEY_Pos 16</span>
<a name="l02904"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gac81795d946498b18daa710b3fbe3d1f9">02904</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HCRCFG7_RKEY_Msk (0xffu &lt;&lt; LCDC_HCRCFG7_RKEY_Pos) </span><span class="comment">/**&lt; \brief (LCDC_HCRCFG7) Red Color Component Chroma Key */</span>
<a name="l02905"></a>02905 <span class="preprocessor">#define LCDC_HCRCFG7_RKEY(value) ((LCDC_HCRCFG7_RKEY_Msk &amp; ((value) &lt;&lt; LCDC_HCRCFG7_RKEY_Pos)))</span>
<a name="l02906"></a>02906 <span class="preprocessor"></span><span class="comment">/* -------- LCDC_HCRCFG8 : (LCDC Offset: 0x0000038C) Hardware Cursor Configuration 8 Register -------- */</span>
<a name="l02907"></a>02907 <span class="preprocessor">#define LCDC_HCRCFG8_BMASK_Pos 0</span>
<a name="l02908"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga1e00e1a00d40093b62116d49028994b7">02908</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HCRCFG8_BMASK_Msk (0xffu &lt;&lt; LCDC_HCRCFG8_BMASK_Pos) </span><span class="comment">/**&lt; \brief (LCDC_HCRCFG8) Blue Color Component Chroma Key Mask */</span>
<a name="l02909"></a>02909 <span class="preprocessor">#define LCDC_HCRCFG8_BMASK(value) ((LCDC_HCRCFG8_BMASK_Msk &amp; ((value) &lt;&lt; LCDC_HCRCFG8_BMASK_Pos)))</span>
<a name="l02910"></a>02910 <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HCRCFG8_GMASK_Pos 8</span>
<a name="l02911"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga5cb51042da62f5d5e6c8d4cf1e6147bd">02911</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HCRCFG8_GMASK_Msk (0xffu &lt;&lt; LCDC_HCRCFG8_GMASK_Pos) </span><span class="comment">/**&lt; \brief (LCDC_HCRCFG8) Green Color Component Chroma Key Mask */</span>
<a name="l02912"></a>02912 <span class="preprocessor">#define LCDC_HCRCFG8_GMASK(value) ((LCDC_HCRCFG8_GMASK_Msk &amp; ((value) &lt;&lt; LCDC_HCRCFG8_GMASK_Pos)))</span>
<a name="l02913"></a>02913 <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HCRCFG8_RMASK_Pos 16</span>
<a name="l02914"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gae85136a813efa751b20dbd7485e248cb">02914</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HCRCFG8_RMASK_Msk (0xffu &lt;&lt; LCDC_HCRCFG8_RMASK_Pos) </span><span class="comment">/**&lt; \brief (LCDC_HCRCFG8) Red Color Component Chroma Key Mask */</span>
<a name="l02915"></a>02915 <span class="preprocessor">#define LCDC_HCRCFG8_RMASK(value) ((LCDC_HCRCFG8_RMASK_Msk &amp; ((value) &lt;&lt; LCDC_HCRCFG8_RMASK_Pos)))</span>
<a name="l02916"></a>02916 <span class="preprocessor"></span><span class="comment">/* -------- LCDC_HCRCFG9 : (LCDC Offset: 0x00000390) Hardware Cursor Configuration 9 Register -------- */</span>
<a name="l02917"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gab48d50d5ebefc9d868eb000e6de73b42">02917</a> <span class="preprocessor">#define LCDC_HCRCFG9_CRKEY (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (LCDC_HCRCFG9) Blender Chroma Key Enable */</span>
<a name="l02918"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga593d28ba91fddf4267cf91e203bc6091">02918</a> <span class="preprocessor">#define LCDC_HCRCFG9_INV (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (LCDC_HCRCFG9) Blender Inverted Blender Output Enable */</span>
<a name="l02919"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gaececc60f76408c29b80c115edf3c4b8f">02919</a> <span class="preprocessor">#define LCDC_HCRCFG9_ITER2BL (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (LCDC_HCRCFG9) Blender Iterated Color Enable */</span>
<a name="l02920"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga4f3f6078b7edde309dac6e538d651d74">02920</a> <span class="preprocessor">#define LCDC_HCRCFG9_ITER (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (LCDC_HCRCFG9) Blender Use Iterated Color */</span>
<a name="l02921"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gae30fd302962d69cf7cd710c46ba012be">02921</a> <span class="preprocessor">#define LCDC_HCRCFG9_REVALPHA (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (LCDC_HCRCFG9) Blender Reverse Alpha */</span>
<a name="l02922"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga8900ba2b30053f30f85f46cf1ed61c91">02922</a> <span class="preprocessor">#define LCDC_HCRCFG9_GAEN (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (LCDC_HCRCFG9) Blender Global Alpha Enable */</span>
<a name="l02923"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga596d702f88a13b8e8a002152f0167986">02923</a> <span class="preprocessor">#define LCDC_HCRCFG9_LAEN (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (LCDC_HCRCFG9) Blender Local Alpha Enable */</span>
<a name="l02924"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gaa54ad74187b3433643bebc817715b3c3">02924</a> <span class="preprocessor">#define LCDC_HCRCFG9_OVR (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (LCDC_HCRCFG9) Blender Overlay Layer Enable */</span>
<a name="l02925"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gaab95af71ebfa1713937ba5b98efcfe59">02925</a> <span class="preprocessor">#define LCDC_HCRCFG9_DMA (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (LCDC_HCRCFG9) Blender DMA Layer Enable */</span>
<a name="l02926"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gab04210677062b4b83950f4ae9f13b700">02926</a> <span class="preprocessor">#define LCDC_HCRCFG9_REP (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (LCDC_HCRCFG9) Use Replication logic to expand RGB color to 24 bits */</span>
<a name="l02927"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga5554dff04a01fe0a8995a23008c9755b">02927</a> <span class="preprocessor">#define LCDC_HCRCFG9_DSTKEY (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (LCDC_HCRCFG9) Destination Chroma Keying */</span>
<a name="l02928"></a>02928 <span class="preprocessor">#define LCDC_HCRCFG9_GA_Pos 16</span>
<a name="l02929"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga3275f3efe4f146449422191662c6a833">02929</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HCRCFG9_GA_Msk (0xffu &lt;&lt; LCDC_HCRCFG9_GA_Pos) </span><span class="comment">/**&lt; \brief (LCDC_HCRCFG9) Blender Global Alpha */</span>
<a name="l02930"></a>02930 <span class="preprocessor">#define LCDC_HCRCFG9_GA(value) ((LCDC_HCRCFG9_GA_Msk &amp; ((value) &lt;&lt; LCDC_HCRCFG9_GA_Pos)))</span>
<a name="l02931"></a>02931 <span class="preprocessor"></span><span class="comment">/* -------- LCDC_BASECLUT[256] : (LCDC Offset: 0x400) Base CLUT Register -------- */</span>
<a name="l02932"></a>02932 <span class="preprocessor">#define LCDC_BASECLUT_BCLUT_Pos 0</span>
<a name="l02933"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gaec3b1ff82203c6bb4647d98b4a4d297d">02933</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_BASECLUT_BCLUT_Msk (0xffu &lt;&lt; LCDC_BASECLUT_BCLUT_Pos) </span><span class="comment">/**&lt; \brief (LCDC_BASECLUT[256]) Blue Color entry */</span>
<a name="l02934"></a>02934 <span class="preprocessor">#define LCDC_BASECLUT_BCLUT(value) ((LCDC_BASECLUT_BCLUT_Msk &amp; ((value) &lt;&lt; LCDC_BASECLUT_BCLUT_Pos)))</span>
<a name="l02935"></a>02935 <span class="preprocessor"></span><span class="preprocessor">#define LCDC_BASECLUT_GCLUT_Pos 8</span>
<a name="l02936"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga9f76d2ed7c638fd73c559c8fc5764cc7">02936</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_BASECLUT_GCLUT_Msk (0xffu &lt;&lt; LCDC_BASECLUT_GCLUT_Pos) </span><span class="comment">/**&lt; \brief (LCDC_BASECLUT[256]) Green Color entry */</span>
<a name="l02937"></a>02937 <span class="preprocessor">#define LCDC_BASECLUT_GCLUT(value) ((LCDC_BASECLUT_GCLUT_Msk &amp; ((value) &lt;&lt; LCDC_BASECLUT_GCLUT_Pos)))</span>
<a name="l02938"></a>02938 <span class="preprocessor"></span><span class="preprocessor">#define LCDC_BASECLUT_RCLUT_Pos 16</span>
<a name="l02939"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gac9fb7fa08e0bda8c167a08c2c037196e">02939</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_BASECLUT_RCLUT_Msk (0xffu &lt;&lt; LCDC_BASECLUT_RCLUT_Pos) </span><span class="comment">/**&lt; \brief (LCDC_BASECLUT[256]) Red Color entry */</span>
<a name="l02940"></a>02940 <span class="preprocessor">#define LCDC_BASECLUT_RCLUT(value) ((LCDC_BASECLUT_RCLUT_Msk &amp; ((value) &lt;&lt; LCDC_BASECLUT_RCLUT_Pos)))</span>
<a name="l02941"></a>02941 <span class="preprocessor"></span><span class="comment">/* -------- LCDC_OVR1CLUT[256] : (LCDC Offset: 0x800) Overlay 1 CLUT Register -------- */</span>
<a name="l02942"></a>02942 <span class="preprocessor">#define LCDC_OVR1CLUT_BCLUT_Pos 0</span>
<a name="l02943"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gab8ebce8fec211d2fea2f3cb1ee154c82">02943</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_OVR1CLUT_BCLUT_Msk (0xffu &lt;&lt; LCDC_OVR1CLUT_BCLUT_Pos) </span><span class="comment">/**&lt; \brief (LCDC_OVR1CLUT[256]) Blue Color entry */</span>
<a name="l02944"></a>02944 <span class="preprocessor">#define LCDC_OVR1CLUT_BCLUT(value) ((LCDC_OVR1CLUT_BCLUT_Msk &amp; ((value) &lt;&lt; LCDC_OVR1CLUT_BCLUT_Pos)))</span>
<a name="l02945"></a>02945 <span class="preprocessor"></span><span class="preprocessor">#define LCDC_OVR1CLUT_GCLUT_Pos 8</span>
<a name="l02946"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga74caf17a1aea3bc4ea1c9bc88be9bbba">02946</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_OVR1CLUT_GCLUT_Msk (0xffu &lt;&lt; LCDC_OVR1CLUT_GCLUT_Pos) </span><span class="comment">/**&lt; \brief (LCDC_OVR1CLUT[256]) Green Color entry */</span>
<a name="l02947"></a>02947 <span class="preprocessor">#define LCDC_OVR1CLUT_GCLUT(value) ((LCDC_OVR1CLUT_GCLUT_Msk &amp; ((value) &lt;&lt; LCDC_OVR1CLUT_GCLUT_Pos)))</span>
<a name="l02948"></a>02948 <span class="preprocessor"></span><span class="preprocessor">#define LCDC_OVR1CLUT_RCLUT_Pos 16</span>
<a name="l02949"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga3cc945c653a6eecc3e21e8f0eea6705e">02949</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_OVR1CLUT_RCLUT_Msk (0xffu &lt;&lt; LCDC_OVR1CLUT_RCLUT_Pos) </span><span class="comment">/**&lt; \brief (LCDC_OVR1CLUT[256]) Red Color entry */</span>
<a name="l02950"></a>02950 <span class="preprocessor">#define LCDC_OVR1CLUT_RCLUT(value) ((LCDC_OVR1CLUT_RCLUT_Msk &amp; ((value) &lt;&lt; LCDC_OVR1CLUT_RCLUT_Pos)))</span>
<a name="l02951"></a>02951 <span class="preprocessor"></span><span class="preprocessor">#define LCDC_OVR1CLUT_ACLUT_Pos 24</span>
<a name="l02952"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gadeaf8130f1dd4c1c8bf07d622824ecfe">02952</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_OVR1CLUT_ACLUT_Msk (0xffu &lt;&lt; LCDC_OVR1CLUT_ACLUT_Pos) </span><span class="comment">/**&lt; \brief (LCDC_OVR1CLUT[256]) Alpha Color entry */</span>
<a name="l02953"></a>02953 <span class="preprocessor">#define LCDC_OVR1CLUT_ACLUT(value) ((LCDC_OVR1CLUT_ACLUT_Msk &amp; ((value) &lt;&lt; LCDC_OVR1CLUT_ACLUT_Pos)))</span>
<a name="l02954"></a>02954 <span class="preprocessor"></span><span class="comment">/* -------- LCDC_HEOCLUT[256] : (LCDC Offset: 0x1000) High End Overlay CLUT Register -------- */</span>
<a name="l02955"></a>02955 <span class="preprocessor">#define LCDC_HEOCLUT_BCLUT_Pos 0</span>
<a name="l02956"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga384c0fb6c61633238092db28e2a43a10">02956</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HEOCLUT_BCLUT_Msk (0xffu &lt;&lt; LCDC_HEOCLUT_BCLUT_Pos) </span><span class="comment">/**&lt; \brief (LCDC_HEOCLUT[256]) Blue Color entry */</span>
<a name="l02957"></a>02957 <span class="preprocessor">#define LCDC_HEOCLUT_BCLUT(value) ((LCDC_HEOCLUT_BCLUT_Msk &amp; ((value) &lt;&lt; LCDC_HEOCLUT_BCLUT_Pos)))</span>
<a name="l02958"></a>02958 <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HEOCLUT_GCLUT_Pos 8</span>
<a name="l02959"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga15350c0d5ea18f0948e03048a5f7ab7d">02959</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HEOCLUT_GCLUT_Msk (0xffu &lt;&lt; LCDC_HEOCLUT_GCLUT_Pos) </span><span class="comment">/**&lt; \brief (LCDC_HEOCLUT[256]) Green Color entry */</span>
<a name="l02960"></a>02960 <span class="preprocessor">#define LCDC_HEOCLUT_GCLUT(value) ((LCDC_HEOCLUT_GCLUT_Msk &amp; ((value) &lt;&lt; LCDC_HEOCLUT_GCLUT_Pos)))</span>
<a name="l02961"></a>02961 <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HEOCLUT_RCLUT_Pos 16</span>
<a name="l02962"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gafaef1a6e266fbec7a0d37a5dea437c17">02962</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HEOCLUT_RCLUT_Msk (0xffu &lt;&lt; LCDC_HEOCLUT_RCLUT_Pos) </span><span class="comment">/**&lt; \brief (LCDC_HEOCLUT[256]) Red Color entry */</span>
<a name="l02963"></a>02963 <span class="preprocessor">#define LCDC_HEOCLUT_RCLUT(value) ((LCDC_HEOCLUT_RCLUT_Msk &amp; ((value) &lt;&lt; LCDC_HEOCLUT_RCLUT_Pos)))</span>
<a name="l02964"></a>02964 <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HEOCLUT_ACLUT_Pos 24</span>
<a name="l02965"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga8d349892cc0c926430dcf866e52974d3">02965</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HEOCLUT_ACLUT_Msk (0xffu &lt;&lt; LCDC_HEOCLUT_ACLUT_Pos) </span><span class="comment">/**&lt; \brief (LCDC_HEOCLUT[256]) Alpha Color entry */</span>
<a name="l02966"></a>02966 <span class="preprocessor">#define LCDC_HEOCLUT_ACLUT(value) ((LCDC_HEOCLUT_ACLUT_Msk &amp; ((value) &lt;&lt; LCDC_HEOCLUT_ACLUT_Pos)))</span>
<a name="l02967"></a>02967 <span class="preprocessor"></span><span class="comment">/* -------- LCDC_HCRCLUT[256] : (LCDC Offset: 0x1400) Hardware Cursor CLUT Register -------- */</span>
<a name="l02968"></a>02968 <span class="preprocessor">#define LCDC_HCRCLUT_BCLUT_Pos 0</span>
<a name="l02969"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gad781174fb9695344abe331f0716770c8">02969</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HCRCLUT_BCLUT_Msk (0xffu &lt;&lt; LCDC_HCRCLUT_BCLUT_Pos) </span><span class="comment">/**&lt; \brief (LCDC_HCRCLUT[256]) Blue Color entry */</span>
<a name="l02970"></a>02970 <span class="preprocessor">#define LCDC_HCRCLUT_BCLUT(value) ((LCDC_HCRCLUT_BCLUT_Msk &amp; ((value) &lt;&lt; LCDC_HCRCLUT_BCLUT_Pos)))</span>
<a name="l02971"></a>02971 <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HCRCLUT_GCLUT_Pos 8</span>
<a name="l02972"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gafc1845e82ca320e82b17ad1d74295e74">02972</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HCRCLUT_GCLUT_Msk (0xffu &lt;&lt; LCDC_HCRCLUT_GCLUT_Pos) </span><span class="comment">/**&lt; \brief (LCDC_HCRCLUT[256]) Green Color entry */</span>
<a name="l02973"></a>02973 <span class="preprocessor">#define LCDC_HCRCLUT_GCLUT(value) ((LCDC_HCRCLUT_GCLUT_Msk &amp; ((value) &lt;&lt; LCDC_HCRCLUT_GCLUT_Pos)))</span>
<a name="l02974"></a>02974 <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HCRCLUT_RCLUT_Pos 16</span>
<a name="l02975"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#ga47212f166c25c86f043a8f6fc571ab47">02975</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HCRCLUT_RCLUT_Msk (0xffu &lt;&lt; LCDC_HCRCLUT_RCLUT_Pos) </span><span class="comment">/**&lt; \brief (LCDC_HCRCLUT[256]) Red Color entry */</span>
<a name="l02976"></a>02976 <span class="preprocessor">#define LCDC_HCRCLUT_RCLUT(value) ((LCDC_HCRCLUT_RCLUT_Msk &amp; ((value) &lt;&lt; LCDC_HCRCLUT_RCLUT_Pos)))</span>
<a name="l02977"></a>02977 <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HCRCLUT_ACLUT_Pos 24</span>
<a name="l02978"></a><a class="code" href="group___a_t91_s_a_m9_g15___l_c_d_c.html#gad1ca8e255875c6f515b1e893cead0fca">02978</a> <span class="preprocessor"></span><span class="preprocessor">#define LCDC_HCRCLUT_ACLUT_Msk (0xffu &lt;&lt; LCDC_HCRCLUT_ACLUT_Pos) </span><span class="comment">/**&lt; \brief (LCDC_HCRCLUT[256]) Alpha Color entry */</span>
<a name="l02979"></a>02979 <span class="preprocessor">#define LCDC_HCRCLUT_ACLUT(value) ((LCDC_HCRCLUT_ACLUT_Msk &amp; ((value) &lt;&lt; LCDC_HCRCLUT_ACLUT_Pos)))</span>
<a name="l02980"></a>02980 <span class="preprocessor"></span><span class="comment">/* -------- LCDC_ADDRSIZE : (LCDC Offset: 0x1FEC) Address Size Register -------- */</span>
<a name="l02981"></a>02981 <span class="comment">/* -------- LCDC_IPNAME[2] : (LCDC Offset: 0x1FF0) IP Name1 Register -------- */</span>
<a name="l02982"></a>02982 <span class="comment">/* -------- LCDC_FEATURES : (LCDC Offset: 0x1FF8) Features Register -------- */</span>
<a name="l02983"></a>02983 <span class="comment">/* -------- LCDC_VERSION : (LCDC Offset: 0x1FFC) Version Register -------- */</span>
<a name="l02984"></a>02984 <span class="comment"></span>
<a name="l02985"></a>02985 <span class="comment">/*@}*/</span>
<a name="l02986"></a>02986 
<a name="l02987"></a>02987 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l02988"></a>02988 <span class="comment">/**  SOFTWARE API DEFINITION FOR AHB Bus Matrix */</span>
<a name="l02989"></a>02989 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l02990"></a>02990 <span class="comment">/** \addtogroup AT91SAM9G15_MATRIX AHB Bus Matrix */</span><span class="comment"></span>
<a name="l02991"></a>02991 <span class="comment">/*@{*/</span>
<a name="l02992"></a>02992 
<a name="l02993"></a>02993 <span class="preprocessor">#ifndef __ASSEMBLY__</span>
<a name="l02994"></a>02994 <span class="preprocessor"></span><span class="comment">/** \brief MatrixPr hardware registers */</span>
<a name="l02995"></a><a class="code" href="struct_matrix_pr.html">02995</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l02996"></a><a class="code" href="struct_matrix_pr.html#a5eee25c3d86058a40ccfebaac44c1e81">02996</a>   RwReg     MATRIX_PRAS;     <span class="comment">/**&lt; \brief (MatrixPr Offset: 0x0) Priority Register A for Slave 0 */</span>
<a name="l02997"></a><a class="code" href="struct_matrix_pr.html#a78c8a093adc3eb13395018619b9c000b">02997</a>   RwReg     MATRIX_PRBS;     <span class="comment">/**&lt; \brief (MatrixPr Offset: 0x4) Priority Register B for Slave 0 */</span>
<a name="l02998"></a>02998 } <a class="code" href="struct_matrix_pr.html" title="MatrixPr hardware registers.">MatrixPr</a>;<span class="comment"></span>
<a name="l02999"></a>02999 <span class="comment">/** \brief Matrix hardware registers */</span>
<a name="l03000"></a><a class="code" href="group___a_t91_s_a_m9_g15___m_a_t_r_i_x.html#gafdd5910e0fa935742d5f7a0ab3dd8004">03000</a> <span class="preprocessor">#define MATRIXPR_NUMBER 10</span>
<a name="l03001"></a><a class="code" href="struct_matrix.html">03001</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l03002"></a><a class="code" href="struct_matrix.html#ad4c6cd3fcf408d6b001b45cf0429f041">03002</a>   RwReg     MATRIX_MCFG[10]; <span class="comment">/**&lt; \brief (Matrix Offset: 0x0000) Master Configuration Register */</span>
<a name="l03003"></a>03003   RoReg     Reserved1[6];
<a name="l03004"></a><a class="code" href="struct_matrix.html#ad97f5e5d44a15f064884a012562f108d">03004</a>   RwReg     MATRIX_SCFG[10]; <span class="comment">/**&lt; \brief (Matrix Offset: 0x0040) Slave Configuration Register */</span>
<a name="l03005"></a>03005   RoReg     Reserved2[6];
<a name="l03006"></a><a class="code" href="struct_matrix.html#a46cd8992f6c52ec91a856f9b444f6d57">03006</a>   <a class="code" href="struct_matrix_pr.html" title="MatrixPr hardware registers.">MatrixPr</a>  MATRIX_PR[MATRIXPR_NUMBER]; <span class="comment">/**&lt; \brief (Matrix Offset: 0x0080) 0 .. 9 */</span>
<a name="l03007"></a>03007   RoReg     Reserved3[12];
<a name="l03008"></a><a class="code" href="struct_matrix.html#aeecc15f9e6695d43f2a8c9281e27174e">03008</a>   RwReg     MATRIX_MRCR;     <span class="comment">/**&lt; \brief (Matrix Offset: 0x0100) Master Remap Control Register */</span>
<a name="l03009"></a>03009   RoReg     Reserved4[56];
<a name="l03010"></a><a class="code" href="struct_matrix.html#a18fd7669c80ff34cdce794910c84221f">03010</a>   RwReg     MATRIX_WPMR;     <span class="comment">/**&lt; \brief (Matrix Offset: 0x01E4) Write Protect Mode Register */</span>
<a name="l03011"></a><a class="code" href="struct_matrix.html#afb6308a703338d9c5809e240b28e57b9">03011</a>   RoReg     MATRIX_WPSR;     <span class="comment">/**&lt; \brief (Matrix Offset: 0x01E8) Write Protect Status Register */</span>
<a name="l03012"></a>03012 } <a class="code" href="struct_matrix.html">Matrix</a>;
<a name="l03013"></a>03013 <span class="preprocessor">#endif </span><span class="comment">/* __ASSEMBLY__ */</span>
<a name="l03014"></a>03014 <span class="comment">/* -------- MATRIX_MCFG[10] : (MATRIX Offset: 0x0000) Master Configuration Register -------- */</span>
<a name="l03015"></a>03015 <span class="preprocessor">#define MATRIX_MCFG_ULBT_Pos 0</span>
<a name="l03016"></a><a class="code" href="group___a_t91_s_a_m9_g15___m_a_t_r_i_x.html#ga42a3b77b53cd69fbbfbb50a6ce74e0db">03016</a> <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_MCFG_ULBT_Msk (0x7u &lt;&lt; MATRIX_MCFG_ULBT_Pos) </span><span class="comment">/**&lt; \brief (MATRIX_MCFG[10]) Undefined Length Burst Type */</span>
<a name="l03017"></a>03017 <span class="preprocessor">#define MATRIX_MCFG_ULBT(value) ((MATRIX_MCFG_ULBT_Msk &amp; ((value) &lt;&lt; MATRIX_MCFG_ULBT_Pos)))</span>
<a name="l03018"></a>03018 <span class="preprocessor"></span><span class="comment">/* -------- MATRIX_SCFG[10] : (MATRIX Offset: 0x0040) Slave Configuration Register -------- */</span>
<a name="l03019"></a>03019 <span class="preprocessor">#define MATRIX_SCFG_SLOT_CYCLE_Pos 0</span>
<a name="l03020"></a><a class="code" href="group___a_t91_s_a_m9_g15___m_a_t_r_i_x.html#ga1ec2b1d65bfe56e014a9e9ea6bd81eb6">03020</a> <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_SCFG_SLOT_CYCLE_Msk (0x1ffu &lt;&lt; MATRIX_SCFG_SLOT_CYCLE_Pos) </span><span class="comment">/**&lt; \brief (MATRIX_SCFG[10]) Maximum Bus Grant Duration for Masters */</span>
<a name="l03021"></a>03021 <span class="preprocessor">#define MATRIX_SCFG_SLOT_CYCLE(value) ((MATRIX_SCFG_SLOT_CYCLE_Msk &amp; ((value) &lt;&lt; MATRIX_SCFG_SLOT_CYCLE_Pos)))</span>
<a name="l03022"></a>03022 <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_SCFG_DEFMSTR_TYPE_Pos 16</span>
<a name="l03023"></a><a class="code" href="group___a_t91_s_a_m9_g15___m_a_t_r_i_x.html#gae095872b0c604d21a97b49e765aa007a">03023</a> <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_SCFG_DEFMSTR_TYPE_Msk (0x3u &lt;&lt; MATRIX_SCFG_DEFMSTR_TYPE_Pos) </span><span class="comment">/**&lt; \brief (MATRIX_SCFG[10]) Default Master Type */</span>
<a name="l03024"></a>03024 <span class="preprocessor">#define MATRIX_SCFG_DEFMSTR_TYPE(value) ((MATRIX_SCFG_DEFMSTR_TYPE_Msk &amp; ((value) &lt;&lt; MATRIX_SCFG_DEFMSTR_TYPE_Pos)))</span>
<a name="l03025"></a>03025 <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_SCFG_FIXED_DEFMSTR_Pos 18</span>
<a name="l03026"></a><a class="code" href="group___a_t91_s_a_m9_g15___m_a_t_r_i_x.html#gaf1a2cf87724c9cc01ba7745ced4d4a29">03026</a> <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_SCFG_FIXED_DEFMSTR_Msk (0xfu &lt;&lt; MATRIX_SCFG_FIXED_DEFMSTR_Pos) </span><span class="comment">/**&lt; \brief (MATRIX_SCFG[10]) Fixed Default Master */</span>
<a name="l03027"></a>03027 <span class="preprocessor">#define MATRIX_SCFG_FIXED_DEFMSTR(value) ((MATRIX_SCFG_FIXED_DEFMSTR_Msk &amp; ((value) &lt;&lt; MATRIX_SCFG_FIXED_DEFMSTR_Pos)))</span>
<a name="l03028"></a>03028 <span class="preprocessor"></span><span class="comment">/* -------- MATRIX_PRAS : (MATRIX Offset: N/A) Priority Register A for Slave 0 -------- */</span>
<a name="l03029"></a>03029 <span class="preprocessor">#define MATRIX_PRAS_M0PR_Pos 0</span>
<a name="l03030"></a><a class="code" href="group___a_t91_s_a_m9_g15___m_a_t_r_i_x.html#ga285356be010d13e1940cab92b02e11cf">03030</a> <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRAS_M0PR_Msk (0x3u &lt;&lt; MATRIX_PRAS_M0PR_Pos) </span><span class="comment">/**&lt; \brief (MATRIX_PRAS) Master 0 Priority */</span>
<a name="l03031"></a>03031 <span class="preprocessor">#define MATRIX_PRAS_M0PR(value) ((MATRIX_PRAS_M0PR_Msk &amp; ((value) &lt;&lt; MATRIX_PRAS_M0PR_Pos)))</span>
<a name="l03032"></a>03032 <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRAS_M1PR_Pos 4</span>
<a name="l03033"></a><a class="code" href="group___a_t91_s_a_m9_g15___m_a_t_r_i_x.html#gaba2c91e0b6fc34b390c4995b0846a0b3">03033</a> <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRAS_M1PR_Msk (0x3u &lt;&lt; MATRIX_PRAS_M1PR_Pos) </span><span class="comment">/**&lt; \brief (MATRIX_PRAS) Master 1 Priority */</span>
<a name="l03034"></a>03034 <span class="preprocessor">#define MATRIX_PRAS_M1PR(value) ((MATRIX_PRAS_M1PR_Msk &amp; ((value) &lt;&lt; MATRIX_PRAS_M1PR_Pos)))</span>
<a name="l03035"></a>03035 <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRAS_M2PR_Pos 8</span>
<a name="l03036"></a><a class="code" href="group___a_t91_s_a_m9_g15___m_a_t_r_i_x.html#ga7e94d0d5abd69bebd8f252db2fd52002">03036</a> <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRAS_M2PR_Msk (0x3u &lt;&lt; MATRIX_PRAS_M2PR_Pos) </span><span class="comment">/**&lt; \brief (MATRIX_PRAS) Master 2 Priority */</span>
<a name="l03037"></a>03037 <span class="preprocessor">#define MATRIX_PRAS_M2PR(value) ((MATRIX_PRAS_M2PR_Msk &amp; ((value) &lt;&lt; MATRIX_PRAS_M2PR_Pos)))</span>
<a name="l03038"></a>03038 <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRAS_M3PR_Pos 12</span>
<a name="l03039"></a><a class="code" href="group___a_t91_s_a_m9_g15___m_a_t_r_i_x.html#gac31d93fd163aa199195298367ab12cb5">03039</a> <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRAS_M3PR_Msk (0x3u &lt;&lt; MATRIX_PRAS_M3PR_Pos) </span><span class="comment">/**&lt; \brief (MATRIX_PRAS) Master 3 Priority */</span>
<a name="l03040"></a>03040 <span class="preprocessor">#define MATRIX_PRAS_M3PR(value) ((MATRIX_PRAS_M3PR_Msk &amp; ((value) &lt;&lt; MATRIX_PRAS_M3PR_Pos)))</span>
<a name="l03041"></a>03041 <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRAS_M4PR_Pos 16</span>
<a name="l03042"></a><a class="code" href="group___a_t91_s_a_m9_g15___m_a_t_r_i_x.html#ga747f029f3cd898f1c3f8817ac9b0e6f5">03042</a> <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRAS_M4PR_Msk (0x3u &lt;&lt; MATRIX_PRAS_M4PR_Pos) </span><span class="comment">/**&lt; \brief (MATRIX_PRAS) Master 4 Priority */</span>
<a name="l03043"></a>03043 <span class="preprocessor">#define MATRIX_PRAS_M4PR(value) ((MATRIX_PRAS_M4PR_Msk &amp; ((value) &lt;&lt; MATRIX_PRAS_M4PR_Pos)))</span>
<a name="l03044"></a>03044 <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRAS_M5PR_Pos 20</span>
<a name="l03045"></a><a class="code" href="group___a_t91_s_a_m9_g15___m_a_t_r_i_x.html#ga142e1d0ad3139cedadf31034f2b8b99d">03045</a> <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRAS_M5PR_Msk (0x3u &lt;&lt; MATRIX_PRAS_M5PR_Pos) </span><span class="comment">/**&lt; \brief (MATRIX_PRAS) Master 5 Priority */</span>
<a name="l03046"></a>03046 <span class="preprocessor">#define MATRIX_PRAS_M5PR(value) ((MATRIX_PRAS_M5PR_Msk &amp; ((value) &lt;&lt; MATRIX_PRAS_M5PR_Pos)))</span>
<a name="l03047"></a>03047 <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRAS_M6PR_Pos 24</span>
<a name="l03048"></a><a class="code" href="group___a_t91_s_a_m9_g15___m_a_t_r_i_x.html#ga6ab3cbb6215fd33158551d57fc283854">03048</a> <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRAS_M6PR_Msk (0x3u &lt;&lt; MATRIX_PRAS_M6PR_Pos) </span><span class="comment">/**&lt; \brief (MATRIX_PRAS) Master 6 Priority */</span>
<a name="l03049"></a>03049 <span class="preprocessor">#define MATRIX_PRAS_M6PR(value) ((MATRIX_PRAS_M6PR_Msk &amp; ((value) &lt;&lt; MATRIX_PRAS_M6PR_Pos)))</span>
<a name="l03050"></a>03050 <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRAS_M7PR_Pos 28</span>
<a name="l03051"></a><a class="code" href="group___a_t91_s_a_m9_g15___m_a_t_r_i_x.html#ga5d18da3e39f8ee840b431fb14accd819">03051</a> <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRAS_M7PR_Msk (0x3u &lt;&lt; MATRIX_PRAS_M7PR_Pos) </span><span class="comment">/**&lt; \brief (MATRIX_PRAS) Master 7 Priority */</span>
<a name="l03052"></a>03052 <span class="preprocessor">#define MATRIX_PRAS_M7PR(value) ((MATRIX_PRAS_M7PR_Msk &amp; ((value) &lt;&lt; MATRIX_PRAS_M7PR_Pos)))</span>
<a name="l03053"></a>03053 <span class="preprocessor"></span><span class="comment">/* -------- MATRIX_PRBS : (MATRIX Offset: N/A) Priority Register B for Slave 0 -------- */</span>
<a name="l03054"></a>03054 <span class="preprocessor">#define MATRIX_PRBS_M8PR_Pos 0</span>
<a name="l03055"></a><a class="code" href="group___a_t91_s_a_m9_g15___m_a_t_r_i_x.html#ga155d7c6ae831c93b0df00878ad8fde05">03055</a> <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRBS_M8PR_Msk (0x3u &lt;&lt; MATRIX_PRBS_M8PR_Pos) </span><span class="comment">/**&lt; \brief (MATRIX_PRBS) Master 8 Priority */</span>
<a name="l03056"></a>03056 <span class="preprocessor">#define MATRIX_PRBS_M8PR(value) ((MATRIX_PRBS_M8PR_Msk &amp; ((value) &lt;&lt; MATRIX_PRBS_M8PR_Pos)))</span>
<a name="l03057"></a>03057 <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRBS_M9PR_Pos 4</span>
<a name="l03058"></a><a class="code" href="group___a_t91_s_a_m9_g15___m_a_t_r_i_x.html#gad2f0da111e0aab457d5b2743709c2891">03058</a> <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_PRBS_M9PR_Msk (0x3u &lt;&lt; MATRIX_PRBS_M9PR_Pos) </span><span class="comment">/**&lt; \brief (MATRIX_PRBS) Master 9 Priority */</span>
<a name="l03059"></a>03059 <span class="preprocessor">#define MATRIX_PRBS_M9PR(value) ((MATRIX_PRBS_M9PR_Msk &amp; ((value) &lt;&lt; MATRIX_PRBS_M9PR_Pos)))</span>
<a name="l03060"></a>03060 <span class="preprocessor"></span><span class="comment">/* -------- MATRIX_MRCR : (MATRIX Offset: 0x0100) Master Remap Control Register -------- */</span>
<a name="l03061"></a><a class="code" href="group___a_t91_s_a_m9_g15___m_a_t_r_i_x.html#gaae81f6942c9b24e74a314efd1d72386a">03061</a> <span class="preprocessor">#define MATRIX_MRCR_RCB0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_MRCR) Remap Command Bit for Master 0 */</span>
<a name="l03062"></a><a class="code" href="group___a_t91_s_a_m9_g15___m_a_t_r_i_x.html#gaf5fdb3d9fe11b424ab3a64e91cf6a3e7">03062</a> <span class="preprocessor">#define MATRIX_MRCR_RCB1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (MATRIX_MRCR) Remap Command Bit for Master 1 */</span>
<a name="l03063"></a><a class="code" href="group___a_t91_s_a_m9_g15___m_a_t_r_i_x.html#ga00351ef18a7ac1c085b9c6ff34c407b6">03063</a> <span class="preprocessor">#define MATRIX_MRCR_RCB2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (MATRIX_MRCR) Remap Command Bit for Master 2 */</span>
<a name="l03064"></a><a class="code" href="group___a_t91_s_a_m9_g15___m_a_t_r_i_x.html#ga02bc99e043ebde6c98ac53065fcdf586">03064</a> <span class="preprocessor">#define MATRIX_MRCR_RCB3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (MATRIX_MRCR) Remap Command Bit for Master 3 */</span>
<a name="l03065"></a><a class="code" href="group___a_t91_s_a_m9_g15___m_a_t_r_i_x.html#gaae904ef00f24da71b8b6805e78ab22e9">03065</a> <span class="preprocessor">#define MATRIX_MRCR_RCB4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (MATRIX_MRCR) Remap Command Bit for Master 4 */</span>
<a name="l03066"></a><a class="code" href="group___a_t91_s_a_m9_g15___m_a_t_r_i_x.html#ga6cd4d938e52347adefdb0a875206d229">03066</a> <span class="preprocessor">#define MATRIX_MRCR_RCB5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (MATRIX_MRCR) Remap Command Bit for Master 5 */</span>
<a name="l03067"></a><a class="code" href="group___a_t91_s_a_m9_g15___m_a_t_r_i_x.html#ga8fd30af2c60b0722e6448e99b793d0d6">03067</a> <span class="preprocessor">#define MATRIX_MRCR_RCB6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (MATRIX_MRCR) Remap Command Bit for Master 6 */</span>
<a name="l03068"></a><a class="code" href="group___a_t91_s_a_m9_g15___m_a_t_r_i_x.html#ga8e5fed00c5e38057e5a2fab8562bccc9">03068</a> <span class="preprocessor">#define MATRIX_MRCR_RCB7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (MATRIX_MRCR) Remap Command Bit for Master 7 */</span>
<a name="l03069"></a><a class="code" href="group___a_t91_s_a_m9_g15___m_a_t_r_i_x.html#gad0bf8066b69cd6cd777ff6b5117ef108">03069</a> <span class="preprocessor">#define MATRIX_MRCR_RCB8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (MATRIX_MRCR) Remap Command Bit for Master 8 */</span>
<a name="l03070"></a><a class="code" href="group___a_t91_s_a_m9_g15___m_a_t_r_i_x.html#gafecaedb9f83bf43cadbcd24baa58ff43">03070</a> <span class="preprocessor">#define MATRIX_MRCR_RCB9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (MATRIX_MRCR) Remap Command Bit for Master 9 */</span>
<a name="l03071"></a><a class="code" href="group___a_t91_s_a_m9_g15___m_a_t_r_i_x.html#gad782e22030a3133cb0d6a3030664bf0f">03071</a> <span class="preprocessor">#define MATRIX_MRCR_RCB10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (MATRIX_MRCR) Remap Command Bit for Master 10 */</span>
<a name="l03072"></a>03072 <span class="comment">/* -------- MATRIX_WPMR : (MATRIX Offset: 0x01E4) Write Protect Mode Register -------- */</span>
<a name="l03073"></a><a class="code" href="group___a_t91_s_a_m9_g15___m_a_t_r_i_x.html#ga3b3a00ffe1bc6b9a1a1ea9cbe2a7be56">03073</a> <span class="preprocessor">#define MATRIX_WPMR_WPEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_WPMR) Write Protect ENable */</span>
<a name="l03074"></a>03074 <span class="preprocessor">#define MATRIX_WPMR_WPKEY_Pos 8</span>
<a name="l03075"></a><a class="code" href="group___a_t91_s_a_m9_g15___m_a_t_r_i_x.html#gaf666194f435ad53147255ed669f1db23">03075</a> <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_WPMR_WPKEY_Msk (0xffffffu &lt;&lt; MATRIX_WPMR_WPKEY_Pos) </span><span class="comment">/**&lt; \brief (MATRIX_WPMR) Write Protect KEY (Write-only) */</span>
<a name="l03076"></a>03076 <span class="preprocessor">#define MATRIX_WPMR_WPKEY(value) ((MATRIX_WPMR_WPKEY_Msk &amp; ((value) &lt;&lt; MATRIX_WPMR_WPKEY_Pos)))</span>
<a name="l03077"></a>03077 <span class="preprocessor"></span><span class="comment">/* -------- MATRIX_WPSR : (MATRIX Offset: 0x01E8) Write Protect Status Register -------- */</span>
<a name="l03078"></a><a class="code" href="group___a_t91_s_a_m9_g15___m_a_t_r_i_x.html#ga19270466607c89e151520034e1af4174">03078</a> <span class="preprocessor">#define MATRIX_WPSR_WPVS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (MATRIX_WPSR) Write Protect Violation Status */</span>
<a name="l03079"></a>03079 <span class="preprocessor">#define MATRIX_WPSR_WPVSRC_Pos 8</span>
<a name="l03080"></a><a class="code" href="group___a_t91_s_a_m9_g15___m_a_t_r_i_x.html#gaea8d53a013b472fdfeda880b11af1d0f">03080</a> <span class="preprocessor"></span><span class="preprocessor">#define MATRIX_WPSR_WPVSRC_Msk (0xffffu &lt;&lt; MATRIX_WPSR_WPVSRC_Pos) </span><span class="comment">/**&lt; \brief (MATRIX_WPSR) Write Protect Violation Source */</span>
<a name="l03081"></a>03081 <span class="comment"></span>
<a name="l03082"></a>03082 <span class="comment">/*@}*/</span>
<a name="l03083"></a>03083 
<a name="l03084"></a>03084 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l03085"></a>03085 <span class="comment">/**  SOFTWARE API DEFINITION FOR Parallel Input/Output Controller */</span>
<a name="l03086"></a>03086 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l03087"></a>03087 <span class="comment">/** \addtogroup AT91SAM9G15_PIO Parallel Input/Output Controller */</span><span class="comment"></span>
<a name="l03088"></a>03088 <span class="comment">/*@{*/</span>
<a name="l03089"></a>03089 
<a name="l03090"></a>03090 <span class="preprocessor">#ifndef __ASSEMBLY__</span>
<a name="l03091"></a>03091 <span class="preprocessor"></span><span class="comment">/** \brief Pio hardware registers */</span>
<a name="l03092"></a><a class="code" href="struct_pio.html">03092</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l03093"></a><a class="code" href="struct_pio.html#abdfb941374ffeab29332f838db796492">03093</a>   WoReg PIO_PER;       <span class="comment">/**&lt; \brief (Pio Offset: 0x0000) PIO Enable Register */</span>
<a name="l03094"></a><a class="code" href="struct_pio.html#a0bb1fb5debb99689f198213ac389392d">03094</a>   WoReg PIO_PDR;       <span class="comment">/**&lt; \brief (Pio Offset: 0x0004) PIO Disable Register */</span>
<a name="l03095"></a><a class="code" href="struct_pio.html#a7e0dab4cc7bc299eb91f5e54d074c099">03095</a>   RoReg PIO_PSR;       <span class="comment">/**&lt; \brief (Pio Offset: 0x0008) PIO Status Register */</span>
<a name="l03096"></a>03096   RoReg Reserved1[1];
<a name="l03097"></a><a class="code" href="struct_pio.html#ac46ac5259225b08736ed34a05707eb92">03097</a>   WoReg PIO_OER;       <span class="comment">/**&lt; \brief (Pio Offset: 0x0010) Output Enable Register */</span>
<a name="l03098"></a><a class="code" href="struct_pio.html#a1361bbbf416ae9dcc5a9d09be96b0d6d">03098</a>   WoReg PIO_ODR;       <span class="comment">/**&lt; \brief (Pio Offset: 0x0014) Output Disable Register */</span>
<a name="l03099"></a><a class="code" href="struct_pio.html#ae24d090cba884b809c1b0836a31fb853">03099</a>   RoReg PIO_OSR;       <span class="comment">/**&lt; \brief (Pio Offset: 0x0018) Output Status Register */</span>
<a name="l03100"></a>03100   RoReg Reserved2[1];
<a name="l03101"></a><a class="code" href="struct_pio.html#a21769375fcf3ca47de35e45cf0f4dc5a">03101</a>   WoReg PIO_IFER;      <span class="comment">/**&lt; \brief (Pio Offset: 0x0020) Glitch Input Filter Enable Register */</span>
<a name="l03102"></a><a class="code" href="struct_pio.html#a6e2a0b0733d41692a39bfd6e208dbb19">03102</a>   WoReg PIO_IFDR;      <span class="comment">/**&lt; \brief (Pio Offset: 0x0024) Glitch Input Filter Disable Register */</span>
<a name="l03103"></a><a class="code" href="struct_pio.html#a114c487ace4660d9fec34a00fd0a4816">03103</a>   RoReg PIO_IFSR;      <span class="comment">/**&lt; \brief (Pio Offset: 0x0028) Glitch Input Filter Status Register */</span>
<a name="l03104"></a>03104   RoReg Reserved3[1];
<a name="l03105"></a><a class="code" href="struct_pio.html#a8d2a8600bb8fe5f51175618dec1860cb">03105</a>   WoReg PIO_SODR;      <span class="comment">/**&lt; \brief (Pio Offset: 0x0030) Set Output Data Register */</span>
<a name="l03106"></a><a class="code" href="struct_pio.html#a1a7f16a5eb04461ef0f9fb0eb738a866">03106</a>   WoReg PIO_CODR;      <span class="comment">/**&lt; \brief (Pio Offset: 0x0034) Clear Output Data Register */</span>
<a name="l03107"></a><a class="code" href="struct_pio.html#a7c61fc9ade3a4c8fbd379ae426e09a71">03107</a>   RwReg PIO_ODSR;      <span class="comment">/**&lt; \brief (Pio Offset: 0x0038) Output Data Status Register */</span>
<a name="l03108"></a><a class="code" href="struct_pio.html#a8b527ca065b6dd00153b9b47d54a4ce9">03108</a>   RoReg PIO_PDSR;      <span class="comment">/**&lt; \brief (Pio Offset: 0x003C) Pin Data Status Register */</span>
<a name="l03109"></a><a class="code" href="struct_pio.html#abc33a2cfe176fd81768035ab360cf300">03109</a>   WoReg PIO_IER;       <span class="comment">/**&lt; \brief (Pio Offset: 0x0040) Interrupt Enable Register */</span>
<a name="l03110"></a><a class="code" href="struct_pio.html#a55b0f88d27ff655b1a3278cded2bf6da">03110</a>   WoReg PIO_IDR;       <span class="comment">/**&lt; \brief (Pio Offset: 0x0044) Interrupt Disable Register */</span>
<a name="l03111"></a><a class="code" href="struct_pio.html#a77f35f707b72fed69b5bbd45613e5129">03111</a>   RoReg PIO_IMR;       <span class="comment">/**&lt; \brief (Pio Offset: 0x0048) Interrupt Mask Register */</span>
<a name="l03112"></a><a class="code" href="struct_pio.html#aa1ec860bfec48a454bef8559b5970a9b">03112</a>   RoReg PIO_ISR;       <span class="comment">/**&lt; \brief (Pio Offset: 0x004C) Interrupt Status Register */</span>
<a name="l03113"></a><a class="code" href="struct_pio.html#ae4b988524b74e25a95105b5fd3c2cbb2">03113</a>   WoReg PIO_MDER;      <span class="comment">/**&lt; \brief (Pio Offset: 0x0050) Multi-driver Enable Register */</span>
<a name="l03114"></a><a class="code" href="struct_pio.html#af9407611c6749d711299f1398befff5e">03114</a>   WoReg PIO_MDDR;      <span class="comment">/**&lt; \brief (Pio Offset: 0x0054) Multi-driver Disable Register */</span>
<a name="l03115"></a><a class="code" href="struct_pio.html#a4cc0a4c2dd2a0dce16a668e9b8539d5c">03115</a>   RoReg PIO_MDSR;      <span class="comment">/**&lt; \brief (Pio Offset: 0x0058) Multi-driver Status Register */</span>
<a name="l03116"></a>03116   RoReg Reserved4[1];
<a name="l03117"></a><a class="code" href="struct_pio.html#aab033d4ffb1be9fc2728262c800e2fd7">03117</a>   WoReg PIO_PUDR;      <span class="comment">/**&lt; \brief (Pio Offset: 0x0060) Pull-up Disable Register */</span>
<a name="l03118"></a><a class="code" href="struct_pio.html#a3a3fdd2a74ed0fcf616ad3ad8aa2e6f6">03118</a>   WoReg PIO_PUER;      <span class="comment">/**&lt; \brief (Pio Offset: 0x0064) Pull-up Enable Register */</span>
<a name="l03119"></a><a class="code" href="struct_pio.html#a22988aa371ffcd08335a50275a53f3d1">03119</a>   RoReg PIO_PUSR;      <span class="comment">/**&lt; \brief (Pio Offset: 0x0068) Pad Pull-up Status Register */</span>
<a name="l03120"></a>03120   RoReg Reserved5[1];
<a name="l03121"></a><a class="code" href="struct_pio.html#a25b15f228059141cacb86094a639ce31">03121</a>   RwReg PIO_ABCDSR[2]; <span class="comment">/**&lt; \brief (Pio Offset: 0x0070) Peripheral Select Register */</span>
<a name="l03122"></a>03122   RoReg Reserved6[2];
<a name="l03123"></a><a class="code" href="struct_pio.html#a3438bfb79277732799598c448608e62e">03123</a>   WoReg PIO_IFSCDR;    <span class="comment">/**&lt; \brief (Pio Offset: 0x0080) Input Filter Slow Clock Disable Register */</span>
<a name="l03124"></a><a class="code" href="struct_pio.html#adf50765ef5ad7fd3a434e8a809c5fc80">03124</a>   WoReg PIO_IFSCER;    <span class="comment">/**&lt; \brief (Pio Offset: 0x0084) Input Filter Slow Clock Enable Register */</span>
<a name="l03125"></a><a class="code" href="struct_pio.html#aa92ff7a338fa9c2c4d92f03f9f8f3938">03125</a>   RoReg PIO_IFSCSR;    <span class="comment">/**&lt; \brief (Pio Offset: 0x0088) Input Filter Slow Clock Status Register */</span>
<a name="l03126"></a><a class="code" href="struct_pio.html#a57308223f45a9d5e20ed5192ad4fa99b">03126</a>   RwReg PIO_SCDR;      <span class="comment">/**&lt; \brief (Pio Offset: 0x008C) Slow Clock Divider Debouncing Register */</span>
<a name="l03127"></a><a class="code" href="struct_pio.html#ae0f814fb11fd143e1fa93747f43d8709">03127</a>   WoReg PIO_PPDDR;     <span class="comment">/**&lt; \brief (Pio Offset: 0x0090) Pad Pull-down Disable Register */</span>
<a name="l03128"></a><a class="code" href="struct_pio.html#a79677ad84a24073920c5ea477aee7dca">03128</a>   WoReg PIO_PPDER;     <span class="comment">/**&lt; \brief (Pio Offset: 0x0094) Pad Pull-down Enable Register */</span>
<a name="l03129"></a><a class="code" href="struct_pio.html#a6ffd4f6953cedc1acc35f8fda20240fe">03129</a>   RoReg PIO_PPDSR;     <span class="comment">/**&lt; \brief (Pio Offset: 0x0098) Pad Pull-down Status Register */</span>
<a name="l03130"></a>03130   RoReg Reserved7[1];
<a name="l03131"></a><a class="code" href="struct_pio.html#a6322e55fd17a3c5db970c3dbc173b27e">03131</a>   WoReg PIO_OWER;      <span class="comment">/**&lt; \brief (Pio Offset: 0x00A0) Output Write Enable */</span>
<a name="l03132"></a><a class="code" href="struct_pio.html#a42c5ad7358e7ebf04e0673803ce0c4ad">03132</a>   WoReg PIO_OWDR;      <span class="comment">/**&lt; \brief (Pio Offset: 0x00A4) Output Write Disable */</span>
<a name="l03133"></a><a class="code" href="struct_pio.html#a073814a60116b683003439e1229c67b2">03133</a>   RoReg PIO_OWSR;      <span class="comment">/**&lt; \brief (Pio Offset: 0x00A8) Output Write Status Register */</span>
<a name="l03134"></a>03134   RoReg Reserved8[1];
<a name="l03135"></a><a class="code" href="struct_pio.html#a2520da2c697c5fa2d42af60ffc1038c0">03135</a>   WoReg PIO_AIMER;     <span class="comment">/**&lt; \brief (Pio Offset: 0x00B0) Additional Interrupt Modes Enable Register */</span>
<a name="l03136"></a><a class="code" href="struct_pio.html#a858178a0f7daddd7931852adb5baa667">03136</a>   WoReg PIO_AIMDR;     <span class="comment">/**&lt; \brief (Pio Offset: 0x00B4) Additional Interrupt Modes Disables Register */</span>
<a name="l03137"></a><a class="code" href="struct_pio.html#a708bee475908e41a7de67d414ec78747">03137</a>   RoReg PIO_AIMMR;     <span class="comment">/**&lt; \brief (Pio Offset: 0x00B8) Additional Interrupt Modes Mask Register */</span>
<a name="l03138"></a>03138   RoReg Reserved9[1];
<a name="l03139"></a><a class="code" href="struct_pio.html#ab9c25aacaa83bdb1cda9f32920a67e8e">03139</a>   WoReg PIO_ESR;       <span class="comment">/**&lt; \brief (Pio Offset: 0x00C0) Edge Select Register */</span>
<a name="l03140"></a><a class="code" href="struct_pio.html#a979a603e21fb417c67e11af6eaf4b7b1">03140</a>   WoReg PIO_LSR;       <span class="comment">/**&lt; \brief (Pio Offset: 0x00C4) Level Select Register */</span>
<a name="l03141"></a><a class="code" href="struct_pio.html#a43c05d9a7c23ded25b64bb8ef1004762">03141</a>   RoReg PIO_ELSR;      <span class="comment">/**&lt; \brief (Pio Offset: 0x00C8) Edge/Level Status Register */</span>
<a name="l03142"></a>03142   RoReg Reserved10[1];
<a name="l03143"></a><a class="code" href="struct_pio.html#a1b33e7dd2ad00c1fbe2619bb21a29959">03143</a>   WoReg PIO_FELLSR;    <span class="comment">/**&lt; \brief (Pio Offset: 0x00D0) Falling Edge/Low Level Select Register */</span>
<a name="l03144"></a><a class="code" href="struct_pio.html#a4a4d418bd6e2cb69f60afa40cf69b80a">03144</a>   WoReg PIO_REHLSR;    <span class="comment">/**&lt; \brief (Pio Offset: 0x00D4) Rising Edge/ High Level Select Register */</span>
<a name="l03145"></a><a class="code" href="struct_pio.html#adf54632d84096c76ed10ebb50b640f6b">03145</a>   RoReg PIO_FRLHSR;    <span class="comment">/**&lt; \brief (Pio Offset: 0x00D8) Fall/Rise - Low/High Status Register */</span>
<a name="l03146"></a>03146   RoReg Reserved11[1];
<a name="l03147"></a><a class="code" href="struct_pio.html#a39946df28013ae15e2285d7ead5f64af">03147</a>   RoReg PIO_LOCKSR;    <span class="comment">/**&lt; \brief (Pio Offset: 0x00E0) Lock Status */</span>
<a name="l03148"></a><a class="code" href="struct_pio.html#a804f3cda209fca8b1d642b4d319d3798">03148</a>   RwReg PIO_WPMR;      <span class="comment">/**&lt; \brief (Pio Offset: 0x00E4) Write Protect Mode Register */</span>
<a name="l03149"></a><a class="code" href="struct_pio.html#a1ba30d54ba0bd0e34fbb0da9d7911996">03149</a>   RoReg PIO_WPSR;      <span class="comment">/**&lt; \brief (Pio Offset: 0x00E8) Write Protect Status Register */</span>
<a name="l03150"></a>03150   RoReg Reserved12[5];
<a name="l03151"></a><a class="code" href="struct_pio.html#a3e9e6f3ec5264a2bce5ffab69a71e043">03151</a>   RwReg PIO_SCHMITT;   <span class="comment">/**&lt; \brief (Pio Offset: 0x0100) Schmitt Trigger Register */</span>
<a name="l03152"></a>03152   RoReg Reserved13[3];
<a name="l03153"></a><a class="code" href="struct_pio.html#a1cd8f2d76adf498e00c903152c0894d5">03153</a>   RwReg PIO_DELAYR;    <span class="comment">/**&lt; \brief (Pio Offset: 0x0110) IO Delay Register */</span>
<a name="l03154"></a><a class="code" href="struct_pio.html#adec27373049b37e2aef7dcf2bfadad98">03154</a>   RwReg PIO_DRIVER1;   <span class="comment">/**&lt; \brief (Pio Offset: 0x0114) I/O Drive Register 1 */</span>
<a name="l03155"></a><a class="code" href="struct_pio.html#a2e63ae14b8b878652731730640e337bb">03155</a>   RwReg PIO_DRIVER2;   <span class="comment">/**&lt; \brief (Pio Offset: 0x0118) I/O Drive Register 2 */</span>
<a name="l03156"></a>03156 } <a class="code" href="struct_pio.html" title="Pio hardware registers.">Pio</a>;
<a name="l03157"></a>03157 <span class="preprocessor">#endif </span><span class="comment">/* __ASSEMBLY__ */</span>
<a name="l03158"></a>03158 <span class="comment">/* -------- PIO_PER : (PIO Offset: 0x0000) PIO Enable Register -------- */</span>
<a name="l03159"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gacef73da8ddbeb78a9acb4e7f0b8ee5db">03159</a> <span class="preprocessor">#define PIO_PER_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_PER) PIO Enable */</span>
<a name="l03160"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga97df402dc35163654220faa5a744aef1">03160</a> <span class="preprocessor">#define PIO_PER_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_PER) PIO Enable */</span>
<a name="l03161"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga1db4e6946c40ae270c8fcb089b8ba938">03161</a> <span class="preprocessor">#define PIO_PER_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_PER) PIO Enable */</span>
<a name="l03162"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gafccfa87da5d3801222ff9dbacdc3ad63">03162</a> <span class="preprocessor">#define PIO_PER_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_PER) PIO Enable */</span>
<a name="l03163"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gad03c3cd72d1608433822b972c5515ecd">03163</a> <span class="preprocessor">#define PIO_PER_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_PER) PIO Enable */</span>
<a name="l03164"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga7abaa3bfeb23004c610992053e5a3b17">03164</a> <span class="preprocessor">#define PIO_PER_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_PER) PIO Enable */</span>
<a name="l03165"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga06dffbdf8ceea5707284db6d6c35a0ed">03165</a> <span class="preprocessor">#define PIO_PER_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_PER) PIO Enable */</span>
<a name="l03166"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaf1b8b43c7cea11120a6cd285443c3a50">03166</a> <span class="preprocessor">#define PIO_PER_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_PER) PIO Enable */</span>
<a name="l03167"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga835efa6d03a293bce5575c8607dd318c">03167</a> <span class="preprocessor">#define PIO_PER_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_PER) PIO Enable */</span>
<a name="l03168"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gafa41985a54ba8e97c5965ab8ad9599e2">03168</a> <span class="preprocessor">#define PIO_PER_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_PER) PIO Enable */</span>
<a name="l03169"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaaa7778b07c305d915f81853c6e3465b3">03169</a> <span class="preprocessor">#define PIO_PER_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_PER) PIO Enable */</span>
<a name="l03170"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga744bcc92ad9a8c214399e9d1653a5151">03170</a> <span class="preprocessor">#define PIO_PER_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_PER) PIO Enable */</span>
<a name="l03171"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga1b9958476c188840813d554c31c155aa">03171</a> <span class="preprocessor">#define PIO_PER_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_PER) PIO Enable */</span>
<a name="l03172"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga6294dfa460084946f958e89991cf68e5">03172</a> <span class="preprocessor">#define PIO_PER_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_PER) PIO Enable */</span>
<a name="l03173"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga9566db573286e329e2654f077bba96a2">03173</a> <span class="preprocessor">#define PIO_PER_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_PER) PIO Enable */</span>
<a name="l03174"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaaf8e7e62628bdb7b4e80a2c1e0fef94a">03174</a> <span class="preprocessor">#define PIO_PER_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_PER) PIO Enable */</span>
<a name="l03175"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga8c10e7085e3a23bd2b7c9df0ac6af255">03175</a> <span class="preprocessor">#define PIO_PER_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_PER) PIO Enable */</span>
<a name="l03176"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga2d2dc3beb57804a08fdab8c7f9a8c2f2">03176</a> <span class="preprocessor">#define PIO_PER_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_PER) PIO Enable */</span>
<a name="l03177"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gad18fd34f0c2fb306c12b92ae640c7844">03177</a> <span class="preprocessor">#define PIO_PER_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_PER) PIO Enable */</span>
<a name="l03178"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga994f133df6dcda4de5ef5f246d02a960">03178</a> <span class="preprocessor">#define PIO_PER_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_PER) PIO Enable */</span>
<a name="l03179"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga1a387d9fd0b398c800585377a2434e24">03179</a> <span class="preprocessor">#define PIO_PER_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_PER) PIO Enable */</span>
<a name="l03180"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga7190d4deaaf4f62e3964fd1d6f23987e">03180</a> <span class="preprocessor">#define PIO_PER_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_PER) PIO Enable */</span>
<a name="l03181"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga4b6395699ce9d540f807c743527b8f31">03181</a> <span class="preprocessor">#define PIO_PER_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_PER) PIO Enable */</span>
<a name="l03182"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga15f531bf43f90f367f01e9c34a86b311">03182</a> <span class="preprocessor">#define PIO_PER_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_PER) PIO Enable */</span>
<a name="l03183"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gabf054a2096bd42b510ca59479b7cb733">03183</a> <span class="preprocessor">#define PIO_PER_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_PER) PIO Enable */</span>
<a name="l03184"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga8db02cfe6b6ba12ce8d1004bf72cd4b6">03184</a> <span class="preprocessor">#define PIO_PER_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_PER) PIO Enable */</span>
<a name="l03185"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gad747d731d34f001e8f35e4bfd8ba5e36">03185</a> <span class="preprocessor">#define PIO_PER_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_PER) PIO Enable */</span>
<a name="l03186"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gada534fde8debad2ce94e0c324f65627e">03186</a> <span class="preprocessor">#define PIO_PER_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_PER) PIO Enable */</span>
<a name="l03187"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga605c950b22c249ceb66affeee2fd33f7">03187</a> <span class="preprocessor">#define PIO_PER_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_PER) PIO Enable */</span>
<a name="l03188"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga5cad1a32f1dbd10e0bc2d3cf02fd69b9">03188</a> <span class="preprocessor">#define PIO_PER_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_PER) PIO Enable */</span>
<a name="l03189"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaa262c8151c8586af7fe1f0dd2dffc01a">03189</a> <span class="preprocessor">#define PIO_PER_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_PER) PIO Enable */</span>
<a name="l03190"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaed63134dde307db0bd438b16fb9b0513">03190</a> <span class="preprocessor">#define PIO_PER_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_PER) PIO Enable */</span>
<a name="l03191"></a>03191 <span class="comment">/* -------- PIO_PDR : (PIO Offset: 0x0004) PIO Disable Register -------- */</span>
<a name="l03192"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga49aec10da90db0a6c8064e44bb0909c2">03192</a> <span class="preprocessor">#define PIO_PDR_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_PDR) PIO Disable */</span>
<a name="l03193"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaa17b688fb3a6a41704cbcf27ff092766">03193</a> <span class="preprocessor">#define PIO_PDR_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_PDR) PIO Disable */</span>
<a name="l03194"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gac774f54f4c7893e0637744d3c97bda77">03194</a> <span class="preprocessor">#define PIO_PDR_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_PDR) PIO Disable */</span>
<a name="l03195"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaf4c693f20fcbd944ffc1d31b7fcd9689">03195</a> <span class="preprocessor">#define PIO_PDR_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_PDR) PIO Disable */</span>
<a name="l03196"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga2cede5ac5f39fa91d45686dcf2cc241e">03196</a> <span class="preprocessor">#define PIO_PDR_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_PDR) PIO Disable */</span>
<a name="l03197"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga391656759af29d5879627d88eb404ee5">03197</a> <span class="preprocessor">#define PIO_PDR_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_PDR) PIO Disable */</span>
<a name="l03198"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gae2530483d58d1cfc3df34138659817e6">03198</a> <span class="preprocessor">#define PIO_PDR_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_PDR) PIO Disable */</span>
<a name="l03199"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga94be189807703f86d8cff384ac290348">03199</a> <span class="preprocessor">#define PIO_PDR_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_PDR) PIO Disable */</span>
<a name="l03200"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gad73531894662de7898b75d9e19cb2256">03200</a> <span class="preprocessor">#define PIO_PDR_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_PDR) PIO Disable */</span>
<a name="l03201"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga6dd07d637888e4ddb4b8648d79eb924a">03201</a> <span class="preprocessor">#define PIO_PDR_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_PDR) PIO Disable */</span>
<a name="l03202"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gab71409afc4195c449804ca1e254ad709">03202</a> <span class="preprocessor">#define PIO_PDR_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_PDR) PIO Disable */</span>
<a name="l03203"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga815b27f31ac4819da84930b81bde79c1">03203</a> <span class="preprocessor">#define PIO_PDR_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_PDR) PIO Disable */</span>
<a name="l03204"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga77e2c19129f3b570ae5d8685c80078c2">03204</a> <span class="preprocessor">#define PIO_PDR_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_PDR) PIO Disable */</span>
<a name="l03205"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaf9ca4e5bece2dcf67015985b9d9a8903">03205</a> <span class="preprocessor">#define PIO_PDR_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_PDR) PIO Disable */</span>
<a name="l03206"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga20ad4b5efbf5d07dd8748800f92f8c0d">03206</a> <span class="preprocessor">#define PIO_PDR_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_PDR) PIO Disable */</span>
<a name="l03207"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga1e6240244ccf8dbf4ec3f22db995f0be">03207</a> <span class="preprocessor">#define PIO_PDR_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_PDR) PIO Disable */</span>
<a name="l03208"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga62ea50d98c6e9d8f4e321c8a02fd16f8">03208</a> <span class="preprocessor">#define PIO_PDR_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_PDR) PIO Disable */</span>
<a name="l03209"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gafb4586134c9d14dd2f0e0aceaa8f43f4">03209</a> <span class="preprocessor">#define PIO_PDR_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_PDR) PIO Disable */</span>
<a name="l03210"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaec03b92831aeb2f8936174213f1fbce1">03210</a> <span class="preprocessor">#define PIO_PDR_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_PDR) PIO Disable */</span>
<a name="l03211"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga231cae8f078ec19304831f2e84e35c5a">03211</a> <span class="preprocessor">#define PIO_PDR_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_PDR) PIO Disable */</span>
<a name="l03212"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaa8a5d29c2a7e7206692a76d29fa85601">03212</a> <span class="preprocessor">#define PIO_PDR_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_PDR) PIO Disable */</span>
<a name="l03213"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga744b1b06bbdeb830b7c6c92e84bc702d">03213</a> <span class="preprocessor">#define PIO_PDR_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_PDR) PIO Disable */</span>
<a name="l03214"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga1e8203aad2cfb809fbfcf6461b8658db">03214</a> <span class="preprocessor">#define PIO_PDR_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_PDR) PIO Disable */</span>
<a name="l03215"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga46b39fdfc4c4660edd8a80c26eb83a27">03215</a> <span class="preprocessor">#define PIO_PDR_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_PDR) PIO Disable */</span>
<a name="l03216"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga17b168448619c89eccc40071881650dd">03216</a> <span class="preprocessor">#define PIO_PDR_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_PDR) PIO Disable */</span>
<a name="l03217"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga29a79edc7ff85588a8ea272ff7e76e08">03217</a> <span class="preprocessor">#define PIO_PDR_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_PDR) PIO Disable */</span>
<a name="l03218"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga5e2194d334d55c539ff88221787894e5">03218</a> <span class="preprocessor">#define PIO_PDR_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_PDR) PIO Disable */</span>
<a name="l03219"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga0cf28d352eaa24eb9df0554221e4ad64">03219</a> <span class="preprocessor">#define PIO_PDR_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_PDR) PIO Disable */</span>
<a name="l03220"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaed0fef852bf59eb0f0aac3cd019204e0">03220</a> <span class="preprocessor">#define PIO_PDR_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_PDR) PIO Disable */</span>
<a name="l03221"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga886e30a64f553a215a3e126c0ee4e18d">03221</a> <span class="preprocessor">#define PIO_PDR_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_PDR) PIO Disable */</span>
<a name="l03222"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gabe309b275e1fecc7500c7389266304bd">03222</a> <span class="preprocessor">#define PIO_PDR_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_PDR) PIO Disable */</span>
<a name="l03223"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gad3e0eccc95bce8d91ffed28b8d587834">03223</a> <span class="preprocessor">#define PIO_PDR_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_PDR) PIO Disable */</span>
<a name="l03224"></a>03224 <span class="comment">/* -------- PIO_PSR : (PIO Offset: 0x0008) PIO Status Register -------- */</span>
<a name="l03225"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga052ffb20a622beb1c7f217c99e1f833c">03225</a> <span class="preprocessor">#define PIO_PSR_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_PSR) PIO Status */</span>
<a name="l03226"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga73e90f945e9c8576111062cc16575633">03226</a> <span class="preprocessor">#define PIO_PSR_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_PSR) PIO Status */</span>
<a name="l03227"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaee0cdf62585e42257b7e2cc60d7a5cf8">03227</a> <span class="preprocessor">#define PIO_PSR_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_PSR) PIO Status */</span>
<a name="l03228"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga93bb48fce0c63c52435b83f9f9cb79cc">03228</a> <span class="preprocessor">#define PIO_PSR_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_PSR) PIO Status */</span>
<a name="l03229"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gadc972e5ed3888fbbda8fb196d8fc64a9">03229</a> <span class="preprocessor">#define PIO_PSR_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_PSR) PIO Status */</span>
<a name="l03230"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga2d75f73fa3d0a217eaa3fc7c12709d19">03230</a> <span class="preprocessor">#define PIO_PSR_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_PSR) PIO Status */</span>
<a name="l03231"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gae4c9b483f6c538ce632dd9705da6d9f2">03231</a> <span class="preprocessor">#define PIO_PSR_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_PSR) PIO Status */</span>
<a name="l03232"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gab571495b5b6496c18947b1f4a629e6c4">03232</a> <span class="preprocessor">#define PIO_PSR_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_PSR) PIO Status */</span>
<a name="l03233"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga02169827613a17c6eb5e1478af9365db">03233</a> <span class="preprocessor">#define PIO_PSR_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_PSR) PIO Status */</span>
<a name="l03234"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaa1b6ae05d17f492d7e3e162426a2004a">03234</a> <span class="preprocessor">#define PIO_PSR_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_PSR) PIO Status */</span>
<a name="l03235"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga32c59481e8a6c8ce8ddececfae2cfe87">03235</a> <span class="preprocessor">#define PIO_PSR_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_PSR) PIO Status */</span>
<a name="l03236"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga087fb2ff5690ab6bc7293c26687372a7">03236</a> <span class="preprocessor">#define PIO_PSR_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_PSR) PIO Status */</span>
<a name="l03237"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gab07367db67c33bd12f6e2f89c5e3e9f8">03237</a> <span class="preprocessor">#define PIO_PSR_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_PSR) PIO Status */</span>
<a name="l03238"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga53ba54df3dc20a6eac3180dd28fcb5bb">03238</a> <span class="preprocessor">#define PIO_PSR_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_PSR) PIO Status */</span>
<a name="l03239"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaa93f3a2d66f1148cf4237ce479a2a860">03239</a> <span class="preprocessor">#define PIO_PSR_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_PSR) PIO Status */</span>
<a name="l03240"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga95f625cf972eee1dad130e54185a355f">03240</a> <span class="preprocessor">#define PIO_PSR_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_PSR) PIO Status */</span>
<a name="l03241"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga41ee20c8ebaefaa22ceb5660d16da67b">03241</a> <span class="preprocessor">#define PIO_PSR_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_PSR) PIO Status */</span>
<a name="l03242"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga34fcd321df1aec92f98846943797029b">03242</a> <span class="preprocessor">#define PIO_PSR_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_PSR) PIO Status */</span>
<a name="l03243"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga73ea05c2367d315934fb85651a1e5bf4">03243</a> <span class="preprocessor">#define PIO_PSR_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_PSR) PIO Status */</span>
<a name="l03244"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga3a651fa4bfdbd4320fdf93a28cd52499">03244</a> <span class="preprocessor">#define PIO_PSR_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_PSR) PIO Status */</span>
<a name="l03245"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga2ae863e6c25d047ef1bf34c3855a59a0">03245</a> <span class="preprocessor">#define PIO_PSR_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_PSR) PIO Status */</span>
<a name="l03246"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga655c13fb4f79d6a1b1ca060023c356e9">03246</a> <span class="preprocessor">#define PIO_PSR_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_PSR) PIO Status */</span>
<a name="l03247"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga11c8721f03f2dc8c9fedee87c597d780">03247</a> <span class="preprocessor">#define PIO_PSR_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_PSR) PIO Status */</span>
<a name="l03248"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gac962d5b5cf303f89a671cb3aaed2c628">03248</a> <span class="preprocessor">#define PIO_PSR_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_PSR) PIO Status */</span>
<a name="l03249"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaefd6d1e1d331c33b356d0b64dce662c3">03249</a> <span class="preprocessor">#define PIO_PSR_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_PSR) PIO Status */</span>
<a name="l03250"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga2b371922a2bfc4087bd7a559185d43cc">03250</a> <span class="preprocessor">#define PIO_PSR_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_PSR) PIO Status */</span>
<a name="l03251"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga2ec665657319b59f0360950a4cf013f4">03251</a> <span class="preprocessor">#define PIO_PSR_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_PSR) PIO Status */</span>
<a name="l03252"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga711bd8b69a8a73c8246f709601bf9b7c">03252</a> <span class="preprocessor">#define PIO_PSR_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_PSR) PIO Status */</span>
<a name="l03253"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga59552dd3ef63dbeee3de4a974e004e76">03253</a> <span class="preprocessor">#define PIO_PSR_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_PSR) PIO Status */</span>
<a name="l03254"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga35ec47c4b2ba800249d517b9f73f709b">03254</a> <span class="preprocessor">#define PIO_PSR_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_PSR) PIO Status */</span>
<a name="l03255"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gacdcdf6bef850ec4b51320f13b1b6adee">03255</a> <span class="preprocessor">#define PIO_PSR_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_PSR) PIO Status */</span>
<a name="l03256"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga2bc102ff5c43ea12bf3260fbe2efd411">03256</a> <span class="preprocessor">#define PIO_PSR_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_PSR) PIO Status */</span>
<a name="l03257"></a>03257 <span class="comment">/* -------- PIO_OER : (PIO Offset: 0x0010) Output Enable Register -------- */</span>
<a name="l03258"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga857e1020e3696af1665250ff8e75621d">03258</a> <span class="preprocessor">#define PIO_OER_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_OER) Output Enable */</span>
<a name="l03259"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga76a53cb5e211ed87275bc532d52e8339">03259</a> <span class="preprocessor">#define PIO_OER_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_OER) Output Enable */</span>
<a name="l03260"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gab8cfec917c4a318c39b50c0c8e37db20">03260</a> <span class="preprocessor">#define PIO_OER_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_OER) Output Enable */</span>
<a name="l03261"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga980430b426eb8788de60d3ff52165568">03261</a> <span class="preprocessor">#define PIO_OER_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_OER) Output Enable */</span>
<a name="l03262"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga736bc42020c4f9fba9fdaf93f7d05a1a">03262</a> <span class="preprocessor">#define PIO_OER_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_OER) Output Enable */</span>
<a name="l03263"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga6e4e86c0e251d0ef4b11eeae917c0a6a">03263</a> <span class="preprocessor">#define PIO_OER_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_OER) Output Enable */</span>
<a name="l03264"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga0952ff0aaddf008f17a43109462c4aaa">03264</a> <span class="preprocessor">#define PIO_OER_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_OER) Output Enable */</span>
<a name="l03265"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga69036fa4d23a062e28350c8c5793c8d9">03265</a> <span class="preprocessor">#define PIO_OER_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_OER) Output Enable */</span>
<a name="l03266"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga91a3de1bce4ea9460809e721e55101d8">03266</a> <span class="preprocessor">#define PIO_OER_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_OER) Output Enable */</span>
<a name="l03267"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga7448bc8626325216c507550839476644">03267</a> <span class="preprocessor">#define PIO_OER_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_OER) Output Enable */</span>
<a name="l03268"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gabf5014dafd7d89cb989e0d9a82c3f1b0">03268</a> <span class="preprocessor">#define PIO_OER_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_OER) Output Enable */</span>
<a name="l03269"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga26d7c371418b4be2367afa8cea2aaa63">03269</a> <span class="preprocessor">#define PIO_OER_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_OER) Output Enable */</span>
<a name="l03270"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gac44803a88d7f8174fe48b5283bf17663">03270</a> <span class="preprocessor">#define PIO_OER_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_OER) Output Enable */</span>
<a name="l03271"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga6215b841c009362e9d7e34b9ce4374fc">03271</a> <span class="preprocessor">#define PIO_OER_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_OER) Output Enable */</span>
<a name="l03272"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga0287062fa8fd23331c8f247e77e67e39">03272</a> <span class="preprocessor">#define PIO_OER_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_OER) Output Enable */</span>
<a name="l03273"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gafe607141d19ad430d6859ed984fff3c7">03273</a> <span class="preprocessor">#define PIO_OER_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_OER) Output Enable */</span>
<a name="l03274"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga57178783cc5100df5c7ad923c7433e75">03274</a> <span class="preprocessor">#define PIO_OER_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_OER) Output Enable */</span>
<a name="l03275"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga2f36ae03abdd796ff5d8f41dd871da2f">03275</a> <span class="preprocessor">#define PIO_OER_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_OER) Output Enable */</span>
<a name="l03276"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gacb684c81c9e20e40b37949d8869d7298">03276</a> <span class="preprocessor">#define PIO_OER_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_OER) Output Enable */</span>
<a name="l03277"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga2a38ca84717340fe02b94cffff2a43ea">03277</a> <span class="preprocessor">#define PIO_OER_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_OER) Output Enable */</span>
<a name="l03278"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga6238bc77a5c8034f3e212195cd3c77bb">03278</a> <span class="preprocessor">#define PIO_OER_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_OER) Output Enable */</span>
<a name="l03279"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga7bcae42277e39601b260044252a31576">03279</a> <span class="preprocessor">#define PIO_OER_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_OER) Output Enable */</span>
<a name="l03280"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga62f666d60b9d242e2f2efa9140e4690f">03280</a> <span class="preprocessor">#define PIO_OER_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_OER) Output Enable */</span>
<a name="l03281"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga8ac854dd4dd0fb5cb45e726284bd67ac">03281</a> <span class="preprocessor">#define PIO_OER_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_OER) Output Enable */</span>
<a name="l03282"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gafe118a69d1ef3896cc30964a69882762">03282</a> <span class="preprocessor">#define PIO_OER_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_OER) Output Enable */</span>
<a name="l03283"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga8cb0f384163693c17269aec6b6130c15">03283</a> <span class="preprocessor">#define PIO_OER_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_OER) Output Enable */</span>
<a name="l03284"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga907e57687e7831e5edc3c909baa26dc4">03284</a> <span class="preprocessor">#define PIO_OER_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_OER) Output Enable */</span>
<a name="l03285"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gafd9d4c1323a4c56f51807712e19c1326">03285</a> <span class="preprocessor">#define PIO_OER_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_OER) Output Enable */</span>
<a name="l03286"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga06a642936cd14493dda4b7fcc187af4a">03286</a> <span class="preprocessor">#define PIO_OER_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_OER) Output Enable */</span>
<a name="l03287"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga75ef900c77f546e3a6d8f6f1b3ed3db0">03287</a> <span class="preprocessor">#define PIO_OER_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_OER) Output Enable */</span>
<a name="l03288"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga3a3c97f3e5c767a18bb933db12ab40b0">03288</a> <span class="preprocessor">#define PIO_OER_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_OER) Output Enable */</span>
<a name="l03289"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga0adb8022aee18c3b9ac7bdc70a12b2a9">03289</a> <span class="preprocessor">#define PIO_OER_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_OER) Output Enable */</span>
<a name="l03290"></a>03290 <span class="comment">/* -------- PIO_ODR : (PIO Offset: 0x0014) Output Disable Register -------- */</span>
<a name="l03291"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaac42337317db68b341d9374388641cef">03291</a> <span class="preprocessor">#define PIO_ODR_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_ODR) Output Disable */</span>
<a name="l03292"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gab72b35837ff9007bc7213852dfe40243">03292</a> <span class="preprocessor">#define PIO_ODR_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_ODR) Output Disable */</span>
<a name="l03293"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gab140a99570ff433e0eb1af73eb1d9f8d">03293</a> <span class="preprocessor">#define PIO_ODR_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_ODR) Output Disable */</span>
<a name="l03294"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga80c4f92ebc3d1afed7887290cc2b86a2">03294</a> <span class="preprocessor">#define PIO_ODR_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_ODR) Output Disable */</span>
<a name="l03295"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga7dc7948fab4161b38757d7aa053cb87f">03295</a> <span class="preprocessor">#define PIO_ODR_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_ODR) Output Disable */</span>
<a name="l03296"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga72fbba2d720fb5acf6239cb9e31a67ff">03296</a> <span class="preprocessor">#define PIO_ODR_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_ODR) Output Disable */</span>
<a name="l03297"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga08d422a3f6b8d7b40619d2a9bcd69f52">03297</a> <span class="preprocessor">#define PIO_ODR_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_ODR) Output Disable */</span>
<a name="l03298"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga70808c8a68231019eaf2a8f0365dee97">03298</a> <span class="preprocessor">#define PIO_ODR_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_ODR) Output Disable */</span>
<a name="l03299"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga3bf6b252fddc3b51a49f25e597567206">03299</a> <span class="preprocessor">#define PIO_ODR_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_ODR) Output Disable */</span>
<a name="l03300"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaed8150732df9493712e5092042d2d7af">03300</a> <span class="preprocessor">#define PIO_ODR_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_ODR) Output Disable */</span>
<a name="l03301"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga9e538ab878ecd661833ae96dfc92223b">03301</a> <span class="preprocessor">#define PIO_ODR_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_ODR) Output Disable */</span>
<a name="l03302"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga2419d1cde400510a2573a076c8925552">03302</a> <span class="preprocessor">#define PIO_ODR_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_ODR) Output Disable */</span>
<a name="l03303"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga032f8795e285b8c130a81b22bd66ef36">03303</a> <span class="preprocessor">#define PIO_ODR_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_ODR) Output Disable */</span>
<a name="l03304"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaa7d605d5cfd10cc9f1f96b7c3a3ecefc">03304</a> <span class="preprocessor">#define PIO_ODR_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_ODR) Output Disable */</span>
<a name="l03305"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gadb50542634f91f61a9217c0d8088cbdb">03305</a> <span class="preprocessor">#define PIO_ODR_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_ODR) Output Disable */</span>
<a name="l03306"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaf00643ce9c90b1878deae649831864e1">03306</a> <span class="preprocessor">#define PIO_ODR_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_ODR) Output Disable */</span>
<a name="l03307"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga6f96cc51e7baac54f83a71d4373703ab">03307</a> <span class="preprocessor">#define PIO_ODR_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_ODR) Output Disable */</span>
<a name="l03308"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga506c40ff1aa99be10a192489b4570cda">03308</a> <span class="preprocessor">#define PIO_ODR_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_ODR) Output Disable */</span>
<a name="l03309"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga382294f907413596dbb3229a68df7d4b">03309</a> <span class="preprocessor">#define PIO_ODR_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_ODR) Output Disable */</span>
<a name="l03310"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga68148c3f1e45b8c3801fa435fb09cea6">03310</a> <span class="preprocessor">#define PIO_ODR_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_ODR) Output Disable */</span>
<a name="l03311"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga71eeb39cd24de25d254bca2233524a5d">03311</a> <span class="preprocessor">#define PIO_ODR_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_ODR) Output Disable */</span>
<a name="l03312"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaa37a1ef2a8297e107df96ac4725b3573">03312</a> <span class="preprocessor">#define PIO_ODR_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_ODR) Output Disable */</span>
<a name="l03313"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gac435f94316ce3c8bf315ebcb4ad21efa">03313</a> <span class="preprocessor">#define PIO_ODR_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_ODR) Output Disable */</span>
<a name="l03314"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga1b81e4e1f1765bf7b3559d8bfa37b146">03314</a> <span class="preprocessor">#define PIO_ODR_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_ODR) Output Disable */</span>
<a name="l03315"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gacf6cf5b75fffc2416dcfd446a413664f">03315</a> <span class="preprocessor">#define PIO_ODR_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_ODR) Output Disable */</span>
<a name="l03316"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga7a67890ac10b3de81ed8756ae6c18e02">03316</a> <span class="preprocessor">#define PIO_ODR_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_ODR) Output Disable */</span>
<a name="l03317"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gad7bdf3e3bb1d22f159a0a900d60d80ae">03317</a> <span class="preprocessor">#define PIO_ODR_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_ODR) Output Disable */</span>
<a name="l03318"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga71fd30db35cf308495bc3c29be407d93">03318</a> <span class="preprocessor">#define PIO_ODR_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_ODR) Output Disable */</span>
<a name="l03319"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gadd935ae2afc97fc21b72a07111dc7f06">03319</a> <span class="preprocessor">#define PIO_ODR_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_ODR) Output Disable */</span>
<a name="l03320"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gacc64e6bb390bd5a8546f368a90bcf175">03320</a> <span class="preprocessor">#define PIO_ODR_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_ODR) Output Disable */</span>
<a name="l03321"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga680f09d28c46fa8c0dfbcb4789997ad4">03321</a> <span class="preprocessor">#define PIO_ODR_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_ODR) Output Disable */</span>
<a name="l03322"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga1299f7313d1535aff501cd8cf8677bd4">03322</a> <span class="preprocessor">#define PIO_ODR_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_ODR) Output Disable */</span>
<a name="l03323"></a>03323 <span class="comment">/* -------- PIO_OSR : (PIO Offset: 0x0018) Output Status Register -------- */</span>
<a name="l03324"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga323671d7afe4d0c7e093067fb75ff74f">03324</a> <span class="preprocessor">#define PIO_OSR_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_OSR) Output Status */</span>
<a name="l03325"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaf1e7c82f4c2120991d24222a752e9198">03325</a> <span class="preprocessor">#define PIO_OSR_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_OSR) Output Status */</span>
<a name="l03326"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga615490e5ccb66eef8f9f4b966b65bcff">03326</a> <span class="preprocessor">#define PIO_OSR_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_OSR) Output Status */</span>
<a name="l03327"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga4d48f4a1098aaf4d12c52fd9101f9069">03327</a> <span class="preprocessor">#define PIO_OSR_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_OSR) Output Status */</span>
<a name="l03328"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga7c322a2d457d50322c8270fdc9779f42">03328</a> <span class="preprocessor">#define PIO_OSR_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_OSR) Output Status */</span>
<a name="l03329"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaaf9f969a386bce5e436f4086550a7981">03329</a> <span class="preprocessor">#define PIO_OSR_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_OSR) Output Status */</span>
<a name="l03330"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga1d0a3b6b3101bdab257884f82bb42ee7">03330</a> <span class="preprocessor">#define PIO_OSR_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_OSR) Output Status */</span>
<a name="l03331"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga8b460cf8f20cf1a5be754e483a50ab5a">03331</a> <span class="preprocessor">#define PIO_OSR_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_OSR) Output Status */</span>
<a name="l03332"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga8cff73d4a7cd187f5046778fc2ec3cd6">03332</a> <span class="preprocessor">#define PIO_OSR_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_OSR) Output Status */</span>
<a name="l03333"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga336493c86f35c0b90a97e561d0c4275e">03333</a> <span class="preprocessor">#define PIO_OSR_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_OSR) Output Status */</span>
<a name="l03334"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaa8119f5a82155cfd71e678b92db3e73c">03334</a> <span class="preprocessor">#define PIO_OSR_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_OSR) Output Status */</span>
<a name="l03335"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga87c99394d136fc6edf2337fa37f3dd78">03335</a> <span class="preprocessor">#define PIO_OSR_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_OSR) Output Status */</span>
<a name="l03336"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gac1eb9ffcf71f024c678d32f143f6e491">03336</a> <span class="preprocessor">#define PIO_OSR_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_OSR) Output Status */</span>
<a name="l03337"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga516ff05330a4e86f133210651cc8d624">03337</a> <span class="preprocessor">#define PIO_OSR_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_OSR) Output Status */</span>
<a name="l03338"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga690426013c44714872273dc649a4e9b0">03338</a> <span class="preprocessor">#define PIO_OSR_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_OSR) Output Status */</span>
<a name="l03339"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gac33873c81713d749ed34c0068bdb2a1d">03339</a> <span class="preprocessor">#define PIO_OSR_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_OSR) Output Status */</span>
<a name="l03340"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga59b097cb1d451eb860f77a2087a13016">03340</a> <span class="preprocessor">#define PIO_OSR_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_OSR) Output Status */</span>
<a name="l03341"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaa404c0ded5d5097afa0916da9ac161b7">03341</a> <span class="preprocessor">#define PIO_OSR_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_OSR) Output Status */</span>
<a name="l03342"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gafb42b13cb048345f2048574786767804">03342</a> <span class="preprocessor">#define PIO_OSR_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_OSR) Output Status */</span>
<a name="l03343"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gacffb6d1fe62cc1c3d0f0e941df0e5445">03343</a> <span class="preprocessor">#define PIO_OSR_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_OSR) Output Status */</span>
<a name="l03344"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga8e005293d7abdf1c6cd75bc203fb78e0">03344</a> <span class="preprocessor">#define PIO_OSR_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_OSR) Output Status */</span>
<a name="l03345"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaadd3f6fd491c153168ba8f615552e5b1">03345</a> <span class="preprocessor">#define PIO_OSR_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_OSR) Output Status */</span>
<a name="l03346"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga9d93fd548b1c8baba4ef8dea1264e375">03346</a> <span class="preprocessor">#define PIO_OSR_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_OSR) Output Status */</span>
<a name="l03347"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaf6830e85aeb0d25d984872cfdeb137b5">03347</a> <span class="preprocessor">#define PIO_OSR_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_OSR) Output Status */</span>
<a name="l03348"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gabc39d86db4199da4a74776352ddccb9f">03348</a> <span class="preprocessor">#define PIO_OSR_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_OSR) Output Status */</span>
<a name="l03349"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gacb42723eb89338ef422f29f5c8815f7d">03349</a> <span class="preprocessor">#define PIO_OSR_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_OSR) Output Status */</span>
<a name="l03350"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga615a9e81cfb914c6f08f7c759dabdceb">03350</a> <span class="preprocessor">#define PIO_OSR_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_OSR) Output Status */</span>
<a name="l03351"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gad2e1a31805b3ca67da0b7879916dfc1d">03351</a> <span class="preprocessor">#define PIO_OSR_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_OSR) Output Status */</span>
<a name="l03352"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaa46126ab2d95102e0f19ec07ab23a70b">03352</a> <span class="preprocessor">#define PIO_OSR_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_OSR) Output Status */</span>
<a name="l03353"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga5f99e49b5dccc8602996f9f4e66eaaff">03353</a> <span class="preprocessor">#define PIO_OSR_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_OSR) Output Status */</span>
<a name="l03354"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gae614dfaa3fdc98adecc17bbe1cbc1421">03354</a> <span class="preprocessor">#define PIO_OSR_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_OSR) Output Status */</span>
<a name="l03355"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaf6eb6019ef14ea54817f5d0ab0439143">03355</a> <span class="preprocessor">#define PIO_OSR_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_OSR) Output Status */</span>
<a name="l03356"></a>03356 <span class="comment">/* -------- PIO_IFER : (PIO Offset: 0x0020) Glitch Input Filter Enable Register -------- */</span>
<a name="l03357"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga93a12f358c9da9af832f3356ccc88ef8">03357</a> <span class="preprocessor">#define PIO_IFER_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_IFER) Input Filter Enable */</span>
<a name="l03358"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaaaccfd469e8ad1c9b2d58b534f394f96">03358</a> <span class="preprocessor">#define PIO_IFER_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_IFER) Input Filter Enable */</span>
<a name="l03359"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga80d1dc9acba07da4dc162ce1cb63c9d9">03359</a> <span class="preprocessor">#define PIO_IFER_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_IFER) Input Filter Enable */</span>
<a name="l03360"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga243a0249b552cfe40b5d2f72360a9e6a">03360</a> <span class="preprocessor">#define PIO_IFER_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_IFER) Input Filter Enable */</span>
<a name="l03361"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga5c0115ba53dc7ace74294a8c6ab99056">03361</a> <span class="preprocessor">#define PIO_IFER_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_IFER) Input Filter Enable */</span>
<a name="l03362"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gadb2d6d8787f1ef8b63ac1abdb861f8d8">03362</a> <span class="preprocessor">#define PIO_IFER_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_IFER) Input Filter Enable */</span>
<a name="l03363"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga1eb794add07ef4d9bde59edaa2ada108">03363</a> <span class="preprocessor">#define PIO_IFER_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_IFER) Input Filter Enable */</span>
<a name="l03364"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gacd82c87845f54264d217bcb9aefe4878">03364</a> <span class="preprocessor">#define PIO_IFER_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_IFER) Input Filter Enable */</span>
<a name="l03365"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga96808184e00b254dc6fb8ee6427f1355">03365</a> <span class="preprocessor">#define PIO_IFER_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_IFER) Input Filter Enable */</span>
<a name="l03366"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga20f9d7b5dc4b1f9a411963445c0e0821">03366</a> <span class="preprocessor">#define PIO_IFER_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_IFER) Input Filter Enable */</span>
<a name="l03367"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga38fd383f95c9a9bfafbf804bbcde619a">03367</a> <span class="preprocessor">#define PIO_IFER_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_IFER) Input Filter Enable */</span>
<a name="l03368"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga76a7fe3703088b2fb5df6aefde4ba8b0">03368</a> <span class="preprocessor">#define PIO_IFER_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_IFER) Input Filter Enable */</span>
<a name="l03369"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaa23dd8b1b273b74d956cee4a47bed382">03369</a> <span class="preprocessor">#define PIO_IFER_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_IFER) Input Filter Enable */</span>
<a name="l03370"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga7f52abe002cb0079f65c299ff0584e82">03370</a> <span class="preprocessor">#define PIO_IFER_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_IFER) Input Filter Enable */</span>
<a name="l03371"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga9a004f13b3c657ed010bba30c97d46ac">03371</a> <span class="preprocessor">#define PIO_IFER_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_IFER) Input Filter Enable */</span>
<a name="l03372"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga7b7b06376e66dd2e1e55453914332fcc">03372</a> <span class="preprocessor">#define PIO_IFER_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_IFER) Input Filter Enable */</span>
<a name="l03373"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga9a8272b2f6a095e2722170bc6768659b">03373</a> <span class="preprocessor">#define PIO_IFER_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_IFER) Input Filter Enable */</span>
<a name="l03374"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga5f0b7c4332d54dfcc31d2122b86a0e54">03374</a> <span class="preprocessor">#define PIO_IFER_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_IFER) Input Filter Enable */</span>
<a name="l03375"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga6cf36df3d62d13a433a82b4f72441bd2">03375</a> <span class="preprocessor">#define PIO_IFER_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_IFER) Input Filter Enable */</span>
<a name="l03376"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga5162d7d1797a704265a16605fcbe72cd">03376</a> <span class="preprocessor">#define PIO_IFER_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_IFER) Input Filter Enable */</span>
<a name="l03377"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga65c1d7e0da79004a43d10db5a2205cb9">03377</a> <span class="preprocessor">#define PIO_IFER_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_IFER) Input Filter Enable */</span>
<a name="l03378"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga1d3e5aa2d3e417fef6e5a8541c6dbdb1">03378</a> <span class="preprocessor">#define PIO_IFER_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_IFER) Input Filter Enable */</span>
<a name="l03379"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga780dbc39c629a82f02579981ec0260e0">03379</a> <span class="preprocessor">#define PIO_IFER_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_IFER) Input Filter Enable */</span>
<a name="l03380"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga939f3d3bad3148738307d8fb63437c68">03380</a> <span class="preprocessor">#define PIO_IFER_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_IFER) Input Filter Enable */</span>
<a name="l03381"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga597f5adefae526cbab2c89b2a60ffc8b">03381</a> <span class="preprocessor">#define PIO_IFER_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_IFER) Input Filter Enable */</span>
<a name="l03382"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga34696c89cf5d8a9a9b6b9877bf8de0fc">03382</a> <span class="preprocessor">#define PIO_IFER_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_IFER) Input Filter Enable */</span>
<a name="l03383"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga17858b25b6e20a33c6386903ea80afbf">03383</a> <span class="preprocessor">#define PIO_IFER_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_IFER) Input Filter Enable */</span>
<a name="l03384"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaad442872ae0bb1896a99b143bcb6ea6c">03384</a> <span class="preprocessor">#define PIO_IFER_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_IFER) Input Filter Enable */</span>
<a name="l03385"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga4a914c6dfa5b34b94cb13af74a44116b">03385</a> <span class="preprocessor">#define PIO_IFER_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_IFER) Input Filter Enable */</span>
<a name="l03386"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gadabad5772bafe33dfa68ae204cce96e1">03386</a> <span class="preprocessor">#define PIO_IFER_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_IFER) Input Filter Enable */</span>
<a name="l03387"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga581177ba63c834991e0f358d3b0530d6">03387</a> <span class="preprocessor">#define PIO_IFER_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_IFER) Input Filter Enable */</span>
<a name="l03388"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga5f020f0eff4f1fab204916c31dd1a80b">03388</a> <span class="preprocessor">#define PIO_IFER_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_IFER) Input Filter Enable */</span>
<a name="l03389"></a>03389 <span class="comment">/* -------- PIO_IFDR : (PIO Offset: 0x0024) Glitch Input Filter Disable Register -------- */</span>
<a name="l03390"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gab7a351da692b6ef973a691b002ed2392">03390</a> <span class="preprocessor">#define PIO_IFDR_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_IFDR) Input Filter Disable */</span>
<a name="l03391"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gae91fddbf0816b27058c637cdd0520e9b">03391</a> <span class="preprocessor">#define PIO_IFDR_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_IFDR) Input Filter Disable */</span>
<a name="l03392"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga49febaa27cb7b18c6bd729f535a632d2">03392</a> <span class="preprocessor">#define PIO_IFDR_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_IFDR) Input Filter Disable */</span>
<a name="l03393"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gab4c0b6d4e7ddaf0c7d50d131187fe8ce">03393</a> <span class="preprocessor">#define PIO_IFDR_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_IFDR) Input Filter Disable */</span>
<a name="l03394"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga66d97e722515f99b3b4ab6b58a542ffe">03394</a> <span class="preprocessor">#define PIO_IFDR_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_IFDR) Input Filter Disable */</span>
<a name="l03395"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga69fdd85a4b02fb3d1b739b6cbc9afd6f">03395</a> <span class="preprocessor">#define PIO_IFDR_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_IFDR) Input Filter Disable */</span>
<a name="l03396"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga2a0e872eab49215996b98e6de0c1acf2">03396</a> <span class="preprocessor">#define PIO_IFDR_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_IFDR) Input Filter Disable */</span>
<a name="l03397"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga28a8e318e9936e43251fda5e7aa87f64">03397</a> <span class="preprocessor">#define PIO_IFDR_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_IFDR) Input Filter Disable */</span>
<a name="l03398"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga7e17fdcff29fc43c93baa48daeb1df0d">03398</a> <span class="preprocessor">#define PIO_IFDR_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_IFDR) Input Filter Disable */</span>
<a name="l03399"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga8c7d424c07a4b18c07e927a430657bee">03399</a> <span class="preprocessor">#define PIO_IFDR_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_IFDR) Input Filter Disable */</span>
<a name="l03400"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga58604ba4f6f154263ad7e636702dbe12">03400</a> <span class="preprocessor">#define PIO_IFDR_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_IFDR) Input Filter Disable */</span>
<a name="l03401"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga84736f2d710184e53f0358f6257725a9">03401</a> <span class="preprocessor">#define PIO_IFDR_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_IFDR) Input Filter Disable */</span>
<a name="l03402"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga67a3ef1a6d3fcf3216b90cfef1fb8f61">03402</a> <span class="preprocessor">#define PIO_IFDR_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_IFDR) Input Filter Disable */</span>
<a name="l03403"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga4fa05db9129738f311602daac94daf3a">03403</a> <span class="preprocessor">#define PIO_IFDR_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_IFDR) Input Filter Disable */</span>
<a name="l03404"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gac49d8ddf7dd26b60daaea8647b51bac2">03404</a> <span class="preprocessor">#define PIO_IFDR_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_IFDR) Input Filter Disable */</span>
<a name="l03405"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga433c5ef0da1beda0f2e1a2ac55aecaf2">03405</a> <span class="preprocessor">#define PIO_IFDR_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_IFDR) Input Filter Disable */</span>
<a name="l03406"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga51eb1d4a216770a980c12ae14c0ffc26">03406</a> <span class="preprocessor">#define PIO_IFDR_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_IFDR) Input Filter Disable */</span>
<a name="l03407"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga649c002623b04d1a8731a663cc266286">03407</a> <span class="preprocessor">#define PIO_IFDR_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_IFDR) Input Filter Disable */</span>
<a name="l03408"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga86133a814bb7d881b26b1eb70926a995">03408</a> <span class="preprocessor">#define PIO_IFDR_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_IFDR) Input Filter Disable */</span>
<a name="l03409"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gad51da1c44e86703d99bf2f46a56e8f9b">03409</a> <span class="preprocessor">#define PIO_IFDR_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_IFDR) Input Filter Disable */</span>
<a name="l03410"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga3bf69e578354d699bc44c1ecb78e3c7e">03410</a> <span class="preprocessor">#define PIO_IFDR_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_IFDR) Input Filter Disable */</span>
<a name="l03411"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gacd1f94969658d9f2c357c5042cb45fcd">03411</a> <span class="preprocessor">#define PIO_IFDR_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_IFDR) Input Filter Disable */</span>
<a name="l03412"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga1716c3ef3bfbe1488a4dd64efddf9cc0">03412</a> <span class="preprocessor">#define PIO_IFDR_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_IFDR) Input Filter Disable */</span>
<a name="l03413"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga52419576b3006e6c522fcbe8efb63159">03413</a> <span class="preprocessor">#define PIO_IFDR_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_IFDR) Input Filter Disable */</span>
<a name="l03414"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gae25931e7cb42849325a0530e9471b3c4">03414</a> <span class="preprocessor">#define PIO_IFDR_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_IFDR) Input Filter Disable */</span>
<a name="l03415"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga52ff85410575e0f3b7d5f722c986549f">03415</a> <span class="preprocessor">#define PIO_IFDR_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_IFDR) Input Filter Disable */</span>
<a name="l03416"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga92136c66c4c3b840bcee30819cabe495">03416</a> <span class="preprocessor">#define PIO_IFDR_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_IFDR) Input Filter Disable */</span>
<a name="l03417"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga94bd4e5c283c7f8a2b6b6d18b84dd44f">03417</a> <span class="preprocessor">#define PIO_IFDR_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_IFDR) Input Filter Disable */</span>
<a name="l03418"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga497755098003e31ed7a735103531447c">03418</a> <span class="preprocessor">#define PIO_IFDR_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_IFDR) Input Filter Disable */</span>
<a name="l03419"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gadfaea39c29c0dd0ad2905ed8b1a77a33">03419</a> <span class="preprocessor">#define PIO_IFDR_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_IFDR) Input Filter Disable */</span>
<a name="l03420"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga0dd3e0df0e0b3e15e4b502a8e87be100">03420</a> <span class="preprocessor">#define PIO_IFDR_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_IFDR) Input Filter Disable */</span>
<a name="l03421"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga8fca9cf4feee93756cff70797af66f6e">03421</a> <span class="preprocessor">#define PIO_IFDR_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_IFDR) Input Filter Disable */</span>
<a name="l03422"></a>03422 <span class="comment">/* -------- PIO_IFSR : (PIO Offset: 0x0028) Glitch Input Filter Status Register -------- */</span>
<a name="l03423"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga212eb887efb941086f5902ea65620e81">03423</a> <span class="preprocessor">#define PIO_IFSR_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_IFSR) Input Filer Status */</span>
<a name="l03424"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gac282a907e69fa221bd169ce920279417">03424</a> <span class="preprocessor">#define PIO_IFSR_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_IFSR) Input Filer Status */</span>
<a name="l03425"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga9402ea2c23597a887dd8893e443be174">03425</a> <span class="preprocessor">#define PIO_IFSR_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_IFSR) Input Filer Status */</span>
<a name="l03426"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga08379f7297a380ae1c5a7b5056d3a17d">03426</a> <span class="preprocessor">#define PIO_IFSR_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_IFSR) Input Filer Status */</span>
<a name="l03427"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga55165be535d336ff75ae68254a93a4f1">03427</a> <span class="preprocessor">#define PIO_IFSR_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_IFSR) Input Filer Status */</span>
<a name="l03428"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaca52769f46ee477e9392c37e5f5a4eac">03428</a> <span class="preprocessor">#define PIO_IFSR_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_IFSR) Input Filer Status */</span>
<a name="l03429"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gabb1bd20f49d8f75c2171007bc58550ae">03429</a> <span class="preprocessor">#define PIO_IFSR_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_IFSR) Input Filer Status */</span>
<a name="l03430"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga204a4d1dc4f6aea006038350f56dcf35">03430</a> <span class="preprocessor">#define PIO_IFSR_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_IFSR) Input Filer Status */</span>
<a name="l03431"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga7847beb1fc14abc623a07397b3ba49ff">03431</a> <span class="preprocessor">#define PIO_IFSR_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_IFSR) Input Filer Status */</span>
<a name="l03432"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga2f6441dd10a84a93d7b33749fe1e6b76">03432</a> <span class="preprocessor">#define PIO_IFSR_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_IFSR) Input Filer Status */</span>
<a name="l03433"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gac2d65b5ab5b8912cc5c3f892acdc0b7c">03433</a> <span class="preprocessor">#define PIO_IFSR_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_IFSR) Input Filer Status */</span>
<a name="l03434"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga2e195db67bacdf242f63398b598039e2">03434</a> <span class="preprocessor">#define PIO_IFSR_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_IFSR) Input Filer Status */</span>
<a name="l03435"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaee75d98c1c3c2c8961f8dab2af0eadeb">03435</a> <span class="preprocessor">#define PIO_IFSR_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_IFSR) Input Filer Status */</span>
<a name="l03436"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gacd894bf2e0e4874df2c9bc7b0bb5377a">03436</a> <span class="preprocessor">#define PIO_IFSR_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_IFSR) Input Filer Status */</span>
<a name="l03437"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga9069bcab705d2c871e9ea39cb6752bfe">03437</a> <span class="preprocessor">#define PIO_IFSR_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_IFSR) Input Filer Status */</span>
<a name="l03438"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gae02543e5bedc37e59e75c5840f46094f">03438</a> <span class="preprocessor">#define PIO_IFSR_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_IFSR) Input Filer Status */</span>
<a name="l03439"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga711982e72f3ccf007970d2cb40cfcb2d">03439</a> <span class="preprocessor">#define PIO_IFSR_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_IFSR) Input Filer Status */</span>
<a name="l03440"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gabf311fd74a43eb846808b50618174a2b">03440</a> <span class="preprocessor">#define PIO_IFSR_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_IFSR) Input Filer Status */</span>
<a name="l03441"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga6282bf134bf75198a36e5fa3d3e5e90c">03441</a> <span class="preprocessor">#define PIO_IFSR_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_IFSR) Input Filer Status */</span>
<a name="l03442"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gace90b28ef0cfdc0e1c12a62d4c9b0456">03442</a> <span class="preprocessor">#define PIO_IFSR_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_IFSR) Input Filer Status */</span>
<a name="l03443"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaf036b78132e3170b980833132ea409a4">03443</a> <span class="preprocessor">#define PIO_IFSR_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_IFSR) Input Filer Status */</span>
<a name="l03444"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga464dffba79f1d6100f4808fc5aa9f353">03444</a> <span class="preprocessor">#define PIO_IFSR_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_IFSR) Input Filer Status */</span>
<a name="l03445"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gac5bfafb24982d85b35f00e773d4c1033">03445</a> <span class="preprocessor">#define PIO_IFSR_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_IFSR) Input Filer Status */</span>
<a name="l03446"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga0b5f822fae11f38127da7104d8f29e73">03446</a> <span class="preprocessor">#define PIO_IFSR_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_IFSR) Input Filer Status */</span>
<a name="l03447"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga0c56437e9903c66585099cf7803b4882">03447</a> <span class="preprocessor">#define PIO_IFSR_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_IFSR) Input Filer Status */</span>
<a name="l03448"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaaf416b5bf4a583e6723d239bc7ddf00c">03448</a> <span class="preprocessor">#define PIO_IFSR_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_IFSR) Input Filer Status */</span>
<a name="l03449"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga1444c5d9d324736b2a3fc2a2822dda52">03449</a> <span class="preprocessor">#define PIO_IFSR_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_IFSR) Input Filer Status */</span>
<a name="l03450"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga7265d102187e3cc87b8ed351c9ff183a">03450</a> <span class="preprocessor">#define PIO_IFSR_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_IFSR) Input Filer Status */</span>
<a name="l03451"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga18e4c403d9f6369a6283188a95351b9e">03451</a> <span class="preprocessor">#define PIO_IFSR_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_IFSR) Input Filer Status */</span>
<a name="l03452"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga74b4201dc2162587d998ba7891b4e510">03452</a> <span class="preprocessor">#define PIO_IFSR_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_IFSR) Input Filer Status */</span>
<a name="l03453"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga4eff989cf651db897e300b17cb34bc59">03453</a> <span class="preprocessor">#define PIO_IFSR_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_IFSR) Input Filer Status */</span>
<a name="l03454"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga7a6dba8cc43654d014b6c17f757224ab">03454</a> <span class="preprocessor">#define PIO_IFSR_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_IFSR) Input Filer Status */</span>
<a name="l03455"></a>03455 <span class="comment">/* -------- PIO_SODR : (PIO Offset: 0x0030) Set Output Data Register -------- */</span>
<a name="l03456"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gadbb29ae0470782d6896822b99a7441dc">03456</a> <span class="preprocessor">#define PIO_SODR_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_SODR) Set Output Data */</span>
<a name="l03457"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gad62c3dee1d17303d16f660ba5361a7f1">03457</a> <span class="preprocessor">#define PIO_SODR_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_SODR) Set Output Data */</span>
<a name="l03458"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga3c68cac83629b92604222b808d673062">03458</a> <span class="preprocessor">#define PIO_SODR_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_SODR) Set Output Data */</span>
<a name="l03459"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga7891e36c153747b1bdcc554ad9f4c757">03459</a> <span class="preprocessor">#define PIO_SODR_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_SODR) Set Output Data */</span>
<a name="l03460"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga4fd0d390b48ebd6014d3acec5d285447">03460</a> <span class="preprocessor">#define PIO_SODR_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_SODR) Set Output Data */</span>
<a name="l03461"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga3c7d72760ab626d52abb7eda8d9e0ec4">03461</a> <span class="preprocessor">#define PIO_SODR_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_SODR) Set Output Data */</span>
<a name="l03462"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gab66bf0df313ada701ee01a5901fab38e">03462</a> <span class="preprocessor">#define PIO_SODR_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_SODR) Set Output Data */</span>
<a name="l03463"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaa83f16661a45eb767da028605312ce2e">03463</a> <span class="preprocessor">#define PIO_SODR_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_SODR) Set Output Data */</span>
<a name="l03464"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gae93f11784d773edf8f26aacd7ab58c94">03464</a> <span class="preprocessor">#define PIO_SODR_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_SODR) Set Output Data */</span>
<a name="l03465"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga35fbeb5dbea422730a75212e5c80bc86">03465</a> <span class="preprocessor">#define PIO_SODR_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_SODR) Set Output Data */</span>
<a name="l03466"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gac20ea381cd174b794ea7585a034ed0d8">03466</a> <span class="preprocessor">#define PIO_SODR_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_SODR) Set Output Data */</span>
<a name="l03467"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga65d1b253bdec201ed00f0e7a14444af4">03467</a> <span class="preprocessor">#define PIO_SODR_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_SODR) Set Output Data */</span>
<a name="l03468"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga6b43aa351cc3b6f7ab3316b611846861">03468</a> <span class="preprocessor">#define PIO_SODR_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_SODR) Set Output Data */</span>
<a name="l03469"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gada019fb0e21687eda672a3329a362086">03469</a> <span class="preprocessor">#define PIO_SODR_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_SODR) Set Output Data */</span>
<a name="l03470"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaaf2883ec4279a7c1dfe18035b3b41d82">03470</a> <span class="preprocessor">#define PIO_SODR_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_SODR) Set Output Data */</span>
<a name="l03471"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga9dc36cfeb25789dbb5d8867c70f3a6d8">03471</a> <span class="preprocessor">#define PIO_SODR_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_SODR) Set Output Data */</span>
<a name="l03472"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga2bbf60f3103b53085a35fd41e3101a84">03472</a> <span class="preprocessor">#define PIO_SODR_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_SODR) Set Output Data */</span>
<a name="l03473"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga380d0500d7c33629a3f0a16d53ced24f">03473</a> <span class="preprocessor">#define PIO_SODR_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_SODR) Set Output Data */</span>
<a name="l03474"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga3da61da9e2d16bebd869616116190f26">03474</a> <span class="preprocessor">#define PIO_SODR_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_SODR) Set Output Data */</span>
<a name="l03475"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga46b26c816572d5928ffd36e6c5faf6eb">03475</a> <span class="preprocessor">#define PIO_SODR_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_SODR) Set Output Data */</span>
<a name="l03476"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gafe73741d2b419335680dacdc34cfe4e8">03476</a> <span class="preprocessor">#define PIO_SODR_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_SODR) Set Output Data */</span>
<a name="l03477"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gad8a392f3c478df9cb63fb964ae9e2a8e">03477</a> <span class="preprocessor">#define PIO_SODR_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_SODR) Set Output Data */</span>
<a name="l03478"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga11fe477588bcb015ef84197af9273ece">03478</a> <span class="preprocessor">#define PIO_SODR_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_SODR) Set Output Data */</span>
<a name="l03479"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga3cdbab7575021ab0dbaada6eb0a9e87e">03479</a> <span class="preprocessor">#define PIO_SODR_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_SODR) Set Output Data */</span>
<a name="l03480"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga9d211b42ea17d22ef6065797c3a68694">03480</a> <span class="preprocessor">#define PIO_SODR_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_SODR) Set Output Data */</span>
<a name="l03481"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga40ea24d3641849de92baa299abaa3968">03481</a> <span class="preprocessor">#define PIO_SODR_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_SODR) Set Output Data */</span>
<a name="l03482"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gac126718d7b33ba8f6ec7d6dc6789d497">03482</a> <span class="preprocessor">#define PIO_SODR_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_SODR) Set Output Data */</span>
<a name="l03483"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaad8e4fc90d1c8a408366ba946f837457">03483</a> <span class="preprocessor">#define PIO_SODR_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_SODR) Set Output Data */</span>
<a name="l03484"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga24cb4e57bd78868af033e1d718dc1ebf">03484</a> <span class="preprocessor">#define PIO_SODR_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_SODR) Set Output Data */</span>
<a name="l03485"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga25cab133d3d34b53c64d086dd34a507a">03485</a> <span class="preprocessor">#define PIO_SODR_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_SODR) Set Output Data */</span>
<a name="l03486"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaccf7719c70fca0b9a3f942019751924b">03486</a> <span class="preprocessor">#define PIO_SODR_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_SODR) Set Output Data */</span>
<a name="l03487"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga60389b09ccf634979ad3a62f58d857c7">03487</a> <span class="preprocessor">#define PIO_SODR_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_SODR) Set Output Data */</span>
<a name="l03488"></a>03488 <span class="comment">/* -------- PIO_CODR : (PIO Offset: 0x0034) Clear Output Data Register -------- */</span>
<a name="l03489"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga632a4bb87140dd129a2574b828e2c462">03489</a> <span class="preprocessor">#define PIO_CODR_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_CODR) Clear Output Data */</span>
<a name="l03490"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga88ab5ac485573b210c6a4813b3a2f5bb">03490</a> <span class="preprocessor">#define PIO_CODR_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_CODR) Clear Output Data */</span>
<a name="l03491"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gac57c1f4d7601ed54ad207bba2a559993">03491</a> <span class="preprocessor">#define PIO_CODR_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_CODR) Clear Output Data */</span>
<a name="l03492"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga42f4ec5cd6607a6c28d88bb3c4294aad">03492</a> <span class="preprocessor">#define PIO_CODR_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_CODR) Clear Output Data */</span>
<a name="l03493"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga58fc6b199de5f2915159df0ca2179882">03493</a> <span class="preprocessor">#define PIO_CODR_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_CODR) Clear Output Data */</span>
<a name="l03494"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gac8ad2a6680c2113d4c58cc60cb4ed311">03494</a> <span class="preprocessor">#define PIO_CODR_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_CODR) Clear Output Data */</span>
<a name="l03495"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gadb14c3475033571faa77d170650e3a04">03495</a> <span class="preprocessor">#define PIO_CODR_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_CODR) Clear Output Data */</span>
<a name="l03496"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga9e8ac1516e5d3206bbc2e4d3bf34b8f5">03496</a> <span class="preprocessor">#define PIO_CODR_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_CODR) Clear Output Data */</span>
<a name="l03497"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gadb12a2c0a23ae08e4a62949d5aec36ab">03497</a> <span class="preprocessor">#define PIO_CODR_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_CODR) Clear Output Data */</span>
<a name="l03498"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga491427504b5ddde0d6f2914c4ec7c908">03498</a> <span class="preprocessor">#define PIO_CODR_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_CODR) Clear Output Data */</span>
<a name="l03499"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gac6c4a452d25fef06b800e7b5f696c2ea">03499</a> <span class="preprocessor">#define PIO_CODR_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_CODR) Clear Output Data */</span>
<a name="l03500"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga5b5ca00735aea95297373ceadba540b6">03500</a> <span class="preprocessor">#define PIO_CODR_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_CODR) Clear Output Data */</span>
<a name="l03501"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga1ea6a7531f38d9da0787bc2445374fb1">03501</a> <span class="preprocessor">#define PIO_CODR_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_CODR) Clear Output Data */</span>
<a name="l03502"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga395494eee2bc96c5d64e4e1f40a6603b">03502</a> <span class="preprocessor">#define PIO_CODR_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_CODR) Clear Output Data */</span>
<a name="l03503"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga665385ef6beed221dd96f51e8de58d6f">03503</a> <span class="preprocessor">#define PIO_CODR_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_CODR) Clear Output Data */</span>
<a name="l03504"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga632126a11015c036adb37ef69d17792f">03504</a> <span class="preprocessor">#define PIO_CODR_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_CODR) Clear Output Data */</span>
<a name="l03505"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaa78b57130f712cdac9e58d4a852e8046">03505</a> <span class="preprocessor">#define PIO_CODR_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_CODR) Clear Output Data */</span>
<a name="l03506"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga08ad4c215b6a50be24414ac26d0c6957">03506</a> <span class="preprocessor">#define PIO_CODR_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_CODR) Clear Output Data */</span>
<a name="l03507"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga0e70f26b6f5d605aeb4b6a4e9ded49d5">03507</a> <span class="preprocessor">#define PIO_CODR_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_CODR) Clear Output Data */</span>
<a name="l03508"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga703ac530ba5ac81bc58afece5defb40e">03508</a> <span class="preprocessor">#define PIO_CODR_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_CODR) Clear Output Data */</span>
<a name="l03509"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaa21989caf70032431325d9b572510055">03509</a> <span class="preprocessor">#define PIO_CODR_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_CODR) Clear Output Data */</span>
<a name="l03510"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga5fd342089b05c711a212977e2704f95f">03510</a> <span class="preprocessor">#define PIO_CODR_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_CODR) Clear Output Data */</span>
<a name="l03511"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga8e529e874e7f4d89ce139b03e02c1572">03511</a> <span class="preprocessor">#define PIO_CODR_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_CODR) Clear Output Data */</span>
<a name="l03512"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga93a9b275623f89094211005585c39137">03512</a> <span class="preprocessor">#define PIO_CODR_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_CODR) Clear Output Data */</span>
<a name="l03513"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaf88eb1a17fa8e2e3afd76cc50c593b18">03513</a> <span class="preprocessor">#define PIO_CODR_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_CODR) Clear Output Data */</span>
<a name="l03514"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga8bc1fcdce9592b5ccc1c6c8ce039c163">03514</a> <span class="preprocessor">#define PIO_CODR_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_CODR) Clear Output Data */</span>
<a name="l03515"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gac0a4c3d7d5f2b0da8e77ae0c2119e766">03515</a> <span class="preprocessor">#define PIO_CODR_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_CODR) Clear Output Data */</span>
<a name="l03516"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga6d9afb9b5e8e39f5a2d96231cdd8e690">03516</a> <span class="preprocessor">#define PIO_CODR_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_CODR) Clear Output Data */</span>
<a name="l03517"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gad91e23a41d898b1c1b5f4d8115b3b389">03517</a> <span class="preprocessor">#define PIO_CODR_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_CODR) Clear Output Data */</span>
<a name="l03518"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga9885e1740c1b603725f79e9e21af54d8">03518</a> <span class="preprocessor">#define PIO_CODR_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_CODR) Clear Output Data */</span>
<a name="l03519"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaf39f0be51b6484f44362c54fac2418b1">03519</a> <span class="preprocessor">#define PIO_CODR_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_CODR) Clear Output Data */</span>
<a name="l03520"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaa5554f6fecc213c63a7c9b4f6449e8b8">03520</a> <span class="preprocessor">#define PIO_CODR_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_CODR) Clear Output Data */</span>
<a name="l03521"></a>03521 <span class="comment">/* -------- PIO_ODSR : (PIO Offset: 0x0038) Output Data Status Register -------- */</span>
<a name="l03522"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga325fef2b27b83443cba302e91f9f521c">03522</a> <span class="preprocessor">#define PIO_ODSR_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_ODSR) Output Data Status */</span>
<a name="l03523"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga5e9ba98347e0693cc1168f4e12676a26">03523</a> <span class="preprocessor">#define PIO_ODSR_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_ODSR) Output Data Status */</span>
<a name="l03524"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gae304d48f5bcbf8c559df158c6a3263d6">03524</a> <span class="preprocessor">#define PIO_ODSR_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_ODSR) Output Data Status */</span>
<a name="l03525"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaee8fda4199154b9c37574df6cf661e5a">03525</a> <span class="preprocessor">#define PIO_ODSR_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_ODSR) Output Data Status */</span>
<a name="l03526"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga9307b7132a347c3e44b04760b6a1b027">03526</a> <span class="preprocessor">#define PIO_ODSR_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_ODSR) Output Data Status */</span>
<a name="l03527"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaf556b35ff4eaac96d1638fbbb0f795c4">03527</a> <span class="preprocessor">#define PIO_ODSR_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_ODSR) Output Data Status */</span>
<a name="l03528"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga035db61219f746f8892ebaf2b3cf9953">03528</a> <span class="preprocessor">#define PIO_ODSR_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_ODSR) Output Data Status */</span>
<a name="l03529"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaed0a9dfb015c6b0a40797842b76ad793">03529</a> <span class="preprocessor">#define PIO_ODSR_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_ODSR) Output Data Status */</span>
<a name="l03530"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga7090c0793f97ef457ac2358c52c2126c">03530</a> <span class="preprocessor">#define PIO_ODSR_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_ODSR) Output Data Status */</span>
<a name="l03531"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga7de65d2dd2bdac4af79538d8cbaf6546">03531</a> <span class="preprocessor">#define PIO_ODSR_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_ODSR) Output Data Status */</span>
<a name="l03532"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gab112371b6cd967a846f0b0f519037343">03532</a> <span class="preprocessor">#define PIO_ODSR_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_ODSR) Output Data Status */</span>
<a name="l03533"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga8130ce4673912ced3cf46fd687128765">03533</a> <span class="preprocessor">#define PIO_ODSR_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_ODSR) Output Data Status */</span>
<a name="l03534"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga373659a3ded86987950366c5bcdbb782">03534</a> <span class="preprocessor">#define PIO_ODSR_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_ODSR) Output Data Status */</span>
<a name="l03535"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gada26ea1c29c45b3bf30e9c462e25fc74">03535</a> <span class="preprocessor">#define PIO_ODSR_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_ODSR) Output Data Status */</span>
<a name="l03536"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga3a0a78e0993e4327a5c1a996afb15b8a">03536</a> <span class="preprocessor">#define PIO_ODSR_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_ODSR) Output Data Status */</span>
<a name="l03537"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga85501380e4ec602a461691bb2a5fa971">03537</a> <span class="preprocessor">#define PIO_ODSR_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_ODSR) Output Data Status */</span>
<a name="l03538"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga56390ec0e57002360a7ce5ff736d4cc8">03538</a> <span class="preprocessor">#define PIO_ODSR_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_ODSR) Output Data Status */</span>
<a name="l03539"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gab8cedd40efc738fde63db2e498a95b35">03539</a> <span class="preprocessor">#define PIO_ODSR_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_ODSR) Output Data Status */</span>
<a name="l03540"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga702a1ce679495a7c4c6ada85fc8bb838">03540</a> <span class="preprocessor">#define PIO_ODSR_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_ODSR) Output Data Status */</span>
<a name="l03541"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga39214d422cda944cfec790ddea4b86be">03541</a> <span class="preprocessor">#define PIO_ODSR_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_ODSR) Output Data Status */</span>
<a name="l03542"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gac8ca5646f850193ec0a0b1e7482e0b53">03542</a> <span class="preprocessor">#define PIO_ODSR_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_ODSR) Output Data Status */</span>
<a name="l03543"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gad1b994d2b0a46c2d4eb1bed87dbdc6d8">03543</a> <span class="preprocessor">#define PIO_ODSR_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_ODSR) Output Data Status */</span>
<a name="l03544"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga69fe1b0ebb70a72c8b2f70988761ef4d">03544</a> <span class="preprocessor">#define PIO_ODSR_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_ODSR) Output Data Status */</span>
<a name="l03545"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga685dbca93da8fb5e5bee45739ca5b3e2">03545</a> <span class="preprocessor">#define PIO_ODSR_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_ODSR) Output Data Status */</span>
<a name="l03546"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaaf0b024ab777a5316124a51a998561ce">03546</a> <span class="preprocessor">#define PIO_ODSR_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_ODSR) Output Data Status */</span>
<a name="l03547"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaadeb706f2b6f3384c6c4eb1243f7458a">03547</a> <span class="preprocessor">#define PIO_ODSR_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_ODSR) Output Data Status */</span>
<a name="l03548"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga1cc5e2a86bd80b090100bc2e27514360">03548</a> <span class="preprocessor">#define PIO_ODSR_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_ODSR) Output Data Status */</span>
<a name="l03549"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga97cfc2d0ac2de84535c944f7d83b6b8a">03549</a> <span class="preprocessor">#define PIO_ODSR_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_ODSR) Output Data Status */</span>
<a name="l03550"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga36e41a21f3660df1195fbc9b83411cfd">03550</a> <span class="preprocessor">#define PIO_ODSR_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_ODSR) Output Data Status */</span>
<a name="l03551"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga092757ae44a2d9891b3504f7698411c7">03551</a> <span class="preprocessor">#define PIO_ODSR_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_ODSR) Output Data Status */</span>
<a name="l03552"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga1c4b72d92d5f8d27c1b46973ffbf4505">03552</a> <span class="preprocessor">#define PIO_ODSR_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_ODSR) Output Data Status */</span>
<a name="l03553"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gab6059d18e2250c25a6f98b62b6cc7864">03553</a> <span class="preprocessor">#define PIO_ODSR_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_ODSR) Output Data Status */</span>
<a name="l03554"></a>03554 <span class="comment">/* -------- PIO_PDSR : (PIO Offset: 0x003C) Pin Data Status Register -------- */</span>
<a name="l03555"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gad8d32bf57919fcd666b2f3824f8999c3">03555</a> <span class="preprocessor">#define PIO_PDSR_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_PDSR) Output Data Status */</span>
<a name="l03556"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga26539230818248973654769e7a7c491e">03556</a> <span class="preprocessor">#define PIO_PDSR_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_PDSR) Output Data Status */</span>
<a name="l03557"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga7e21f2cbc3d2de529ce2a9a3df45026a">03557</a> <span class="preprocessor">#define PIO_PDSR_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_PDSR) Output Data Status */</span>
<a name="l03558"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga178a8b3886f94061309ccfa03bcd6f27">03558</a> <span class="preprocessor">#define PIO_PDSR_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_PDSR) Output Data Status */</span>
<a name="l03559"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga606a1bf31b50fdaefdebd886d3a0a1f6">03559</a> <span class="preprocessor">#define PIO_PDSR_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_PDSR) Output Data Status */</span>
<a name="l03560"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga95ad5068a7803cb68852640b6d216ebc">03560</a> <span class="preprocessor">#define PIO_PDSR_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_PDSR) Output Data Status */</span>
<a name="l03561"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga3c85323cf215083c3792966defc3c82d">03561</a> <span class="preprocessor">#define PIO_PDSR_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_PDSR) Output Data Status */</span>
<a name="l03562"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaef5ec1db19514ea2e1aa072d665bbaa7">03562</a> <span class="preprocessor">#define PIO_PDSR_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_PDSR) Output Data Status */</span>
<a name="l03563"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga60fc35fc67baf841cb6d7eb99ecfe229">03563</a> <span class="preprocessor">#define PIO_PDSR_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_PDSR) Output Data Status */</span>
<a name="l03564"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga419de7964596608a30658b53422a997b">03564</a> <span class="preprocessor">#define PIO_PDSR_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_PDSR) Output Data Status */</span>
<a name="l03565"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gae3422794d5051bb2a7dc7ab920a9188e">03565</a> <span class="preprocessor">#define PIO_PDSR_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_PDSR) Output Data Status */</span>
<a name="l03566"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gab20dc5aa82a27b78a2626dfc8cae8919">03566</a> <span class="preprocessor">#define PIO_PDSR_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_PDSR) Output Data Status */</span>
<a name="l03567"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga9e6a1c2cb5b2550c46688f55cfcea88f">03567</a> <span class="preprocessor">#define PIO_PDSR_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_PDSR) Output Data Status */</span>
<a name="l03568"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga580f7393b93c3bab7566dcac22504940">03568</a> <span class="preprocessor">#define PIO_PDSR_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_PDSR) Output Data Status */</span>
<a name="l03569"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga6f709c13a6e1d5d570907ca34714e277">03569</a> <span class="preprocessor">#define PIO_PDSR_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_PDSR) Output Data Status */</span>
<a name="l03570"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga5517cee1e1ac95444830ca0e12135dbf">03570</a> <span class="preprocessor">#define PIO_PDSR_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_PDSR) Output Data Status */</span>
<a name="l03571"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga166fee2690656d6b2aa649efe031264c">03571</a> <span class="preprocessor">#define PIO_PDSR_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_PDSR) Output Data Status */</span>
<a name="l03572"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaa9c72cd893b815b6cbe15368f98cbfa4">03572</a> <span class="preprocessor">#define PIO_PDSR_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_PDSR) Output Data Status */</span>
<a name="l03573"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaac8b5b611b5fe071aeac88f4b8608838">03573</a> <span class="preprocessor">#define PIO_PDSR_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_PDSR) Output Data Status */</span>
<a name="l03574"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga810c7c21acfd8bd6b820988a6e5345e2">03574</a> <span class="preprocessor">#define PIO_PDSR_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_PDSR) Output Data Status */</span>
<a name="l03575"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga1c4ba7b065a8fa38be620b3e6ef19783">03575</a> <span class="preprocessor">#define PIO_PDSR_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_PDSR) Output Data Status */</span>
<a name="l03576"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga3fb4b0afd4c8a1af12e8732dceb5a404">03576</a> <span class="preprocessor">#define PIO_PDSR_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_PDSR) Output Data Status */</span>
<a name="l03577"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga6da00f9d4e507309d155798cfabbaae7">03577</a> <span class="preprocessor">#define PIO_PDSR_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_PDSR) Output Data Status */</span>
<a name="l03578"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga3b5c15bebe13975f116766e514d371fa">03578</a> <span class="preprocessor">#define PIO_PDSR_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_PDSR) Output Data Status */</span>
<a name="l03579"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaa3a6457e2f0a9df5851b4a8876f74fbc">03579</a> <span class="preprocessor">#define PIO_PDSR_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_PDSR) Output Data Status */</span>
<a name="l03580"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga8a90409dd0d74c0e37a4f3ba70ca338d">03580</a> <span class="preprocessor">#define PIO_PDSR_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_PDSR) Output Data Status */</span>
<a name="l03581"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga80cd3e9ff67e0d69d28d7322aef3a952">03581</a> <span class="preprocessor">#define PIO_PDSR_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_PDSR) Output Data Status */</span>
<a name="l03582"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga4a43a3e7b67483fb6107bf0b14b32982">03582</a> <span class="preprocessor">#define PIO_PDSR_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_PDSR) Output Data Status */</span>
<a name="l03583"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gafc44599b72a32ca003a3aad3c8453c46">03583</a> <span class="preprocessor">#define PIO_PDSR_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_PDSR) Output Data Status */</span>
<a name="l03584"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga2fa2d103d3a483e46cb7be05dddbde99">03584</a> <span class="preprocessor">#define PIO_PDSR_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_PDSR) Output Data Status */</span>
<a name="l03585"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaaf3fa1cf3d5d04b82e253e738ba7ebd4">03585</a> <span class="preprocessor">#define PIO_PDSR_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_PDSR) Output Data Status */</span>
<a name="l03586"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga5f0c796621fe8547c6b468c3f6f00abd">03586</a> <span class="preprocessor">#define PIO_PDSR_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_PDSR) Output Data Status */</span>
<a name="l03587"></a>03587 <span class="comment">/* -------- PIO_IER : (PIO Offset: 0x0040) Interrupt Enable Register -------- */</span>
<a name="l03588"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga193fcd63b4be7853ae3bc2b7a3bd2a6d">03588</a> <span class="preprocessor">#define PIO_IER_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_IER) Input Change Interrupt Enable */</span>
<a name="l03589"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaa7d8b10cf5d73e5c34927765bb4ff302">03589</a> <span class="preprocessor">#define PIO_IER_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_IER) Input Change Interrupt Enable */</span>
<a name="l03590"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga3f553b9547ca08cd952c4794e881d533">03590</a> <span class="preprocessor">#define PIO_IER_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_IER) Input Change Interrupt Enable */</span>
<a name="l03591"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga6466a352d0598f6ab692a5012fc70da8">03591</a> <span class="preprocessor">#define PIO_IER_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_IER) Input Change Interrupt Enable */</span>
<a name="l03592"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga26cb6a3d48d4e0f1d357af30f5357893">03592</a> <span class="preprocessor">#define PIO_IER_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_IER) Input Change Interrupt Enable */</span>
<a name="l03593"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga622241fc83420026ef901ed3d13d8ace">03593</a> <span class="preprocessor">#define PIO_IER_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_IER) Input Change Interrupt Enable */</span>
<a name="l03594"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga53c353ada2fa0efcbdd5debfffa8e107">03594</a> <span class="preprocessor">#define PIO_IER_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_IER) Input Change Interrupt Enable */</span>
<a name="l03595"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaf4fb380a01e9b37fb2a3bb4c54e4e8d3">03595</a> <span class="preprocessor">#define PIO_IER_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_IER) Input Change Interrupt Enable */</span>
<a name="l03596"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga491a7666b4971a0d625e1f0c31353165">03596</a> <span class="preprocessor">#define PIO_IER_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_IER) Input Change Interrupt Enable */</span>
<a name="l03597"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga341231ade83e7d8e9b347325842f83b4">03597</a> <span class="preprocessor">#define PIO_IER_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_IER) Input Change Interrupt Enable */</span>
<a name="l03598"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gafa4e0ec207a06f5265e7568b9b055cad">03598</a> <span class="preprocessor">#define PIO_IER_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_IER) Input Change Interrupt Enable */</span>
<a name="l03599"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga9ffaa4e0de4b97cdc4fbc84702470c36">03599</a> <span class="preprocessor">#define PIO_IER_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_IER) Input Change Interrupt Enable */</span>
<a name="l03600"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gabc06c785a706989e94f5bfa743a14f0f">03600</a> <span class="preprocessor">#define PIO_IER_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_IER) Input Change Interrupt Enable */</span>
<a name="l03601"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga9da2bdd26e0a4d81dd589ff4a1d9e1f7">03601</a> <span class="preprocessor">#define PIO_IER_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_IER) Input Change Interrupt Enable */</span>
<a name="l03602"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaa7f500ff909baf42e4d8605dd942a5cc">03602</a> <span class="preprocessor">#define PIO_IER_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_IER) Input Change Interrupt Enable */</span>
<a name="l03603"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaf57419fc7374b2d7486b2a6d8de66d0f">03603</a> <span class="preprocessor">#define PIO_IER_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_IER) Input Change Interrupt Enable */</span>
<a name="l03604"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaef515873f08ce5a694aec91ed8e7ae44">03604</a> <span class="preprocessor">#define PIO_IER_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_IER) Input Change Interrupt Enable */</span>
<a name="l03605"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga38ef705f3751fcf3f03fda8b8493456e">03605</a> <span class="preprocessor">#define PIO_IER_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_IER) Input Change Interrupt Enable */</span>
<a name="l03606"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga5cb54dc35c94b035c526436270cd1c7e">03606</a> <span class="preprocessor">#define PIO_IER_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_IER) Input Change Interrupt Enable */</span>
<a name="l03607"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga22bd1945786332333b7fbd7933db5636">03607</a> <span class="preprocessor">#define PIO_IER_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_IER) Input Change Interrupt Enable */</span>
<a name="l03608"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga6e3f41947ad96e9a62b2d876cb5b5245">03608</a> <span class="preprocessor">#define PIO_IER_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_IER) Input Change Interrupt Enable */</span>
<a name="l03609"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gac360409d5aa5cd67531a83abb0dfa025">03609</a> <span class="preprocessor">#define PIO_IER_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_IER) Input Change Interrupt Enable */</span>
<a name="l03610"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gac630e6a779fc590c7a5631cdb2f7fb54">03610</a> <span class="preprocessor">#define PIO_IER_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_IER) Input Change Interrupt Enable */</span>
<a name="l03611"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga78eb2dfed6a4b4fea97d9b80db99c953">03611</a> <span class="preprocessor">#define PIO_IER_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_IER) Input Change Interrupt Enable */</span>
<a name="l03612"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga7c55dae4b240dbd3a8c3a006e25a57ec">03612</a> <span class="preprocessor">#define PIO_IER_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_IER) Input Change Interrupt Enable */</span>
<a name="l03613"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga4fa9aab3d6e38d1115d699b4b103fc36">03613</a> <span class="preprocessor">#define PIO_IER_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_IER) Input Change Interrupt Enable */</span>
<a name="l03614"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gade49d1294cee1d70b8f6c370b537d154">03614</a> <span class="preprocessor">#define PIO_IER_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_IER) Input Change Interrupt Enable */</span>
<a name="l03615"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga1efe38418dbb5ebc87211cbb46cb3215">03615</a> <span class="preprocessor">#define PIO_IER_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_IER) Input Change Interrupt Enable */</span>
<a name="l03616"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga8ec5c04285e2fb10fe421cdb28c2edfd">03616</a> <span class="preprocessor">#define PIO_IER_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_IER) Input Change Interrupt Enable */</span>
<a name="l03617"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga4e4e4ac9bb93aa5da8e74b6ca744d18f">03617</a> <span class="preprocessor">#define PIO_IER_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_IER) Input Change Interrupt Enable */</span>
<a name="l03618"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga79dd31d4a17668ab8dc281a70e053fc5">03618</a> <span class="preprocessor">#define PIO_IER_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_IER) Input Change Interrupt Enable */</span>
<a name="l03619"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gafde51f65ccd0b3c24c782d5ae2015de7">03619</a> <span class="preprocessor">#define PIO_IER_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_IER) Input Change Interrupt Enable */</span>
<a name="l03620"></a>03620 <span class="comment">/* -------- PIO_IDR : (PIO Offset: 0x0044) Interrupt Disable Register -------- */</span>
<a name="l03621"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga757698ec0cfbb3ff01b3da8c90d98128">03621</a> <span class="preprocessor">#define PIO_IDR_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_IDR) Input Change Interrupt Disable */</span>
<a name="l03622"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga9dbede6ae4f1dec41f9bc7d1fcc9562a">03622</a> <span class="preprocessor">#define PIO_IDR_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_IDR) Input Change Interrupt Disable */</span>
<a name="l03623"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gade844d81ae69551d484c2ff236c17b6d">03623</a> <span class="preprocessor">#define PIO_IDR_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_IDR) Input Change Interrupt Disable */</span>
<a name="l03624"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gad5fc37374173f9c98d706f402f9338a7">03624</a> <span class="preprocessor">#define PIO_IDR_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_IDR) Input Change Interrupt Disable */</span>
<a name="l03625"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga1b32b9df2dc9f7b8cb68fbc005e44b3b">03625</a> <span class="preprocessor">#define PIO_IDR_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_IDR) Input Change Interrupt Disable */</span>
<a name="l03626"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga2690193f65714dbe09925d1302caed8c">03626</a> <span class="preprocessor">#define PIO_IDR_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_IDR) Input Change Interrupt Disable */</span>
<a name="l03627"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga2ee94dd95afe4d06969d6ca9c0c0155b">03627</a> <span class="preprocessor">#define PIO_IDR_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_IDR) Input Change Interrupt Disable */</span>
<a name="l03628"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gabafd0b4a607255deca0c0c06ec2759b2">03628</a> <span class="preprocessor">#define PIO_IDR_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_IDR) Input Change Interrupt Disable */</span>
<a name="l03629"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga2c76d597262a6b21983bf95b90900ffd">03629</a> <span class="preprocessor">#define PIO_IDR_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_IDR) Input Change Interrupt Disable */</span>
<a name="l03630"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga1d145063cb21db2d38526d5a088e750c">03630</a> <span class="preprocessor">#define PIO_IDR_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_IDR) Input Change Interrupt Disable */</span>
<a name="l03631"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaa72f972619c7361aa532e61f398f196d">03631</a> <span class="preprocessor">#define PIO_IDR_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_IDR) Input Change Interrupt Disable */</span>
<a name="l03632"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gad7e2613d2265e9b440d0b324cd37d379">03632</a> <span class="preprocessor">#define PIO_IDR_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_IDR) Input Change Interrupt Disable */</span>
<a name="l03633"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gad31597dcc868fbeefa5f2d6bfdeb5c5c">03633</a> <span class="preprocessor">#define PIO_IDR_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_IDR) Input Change Interrupt Disable */</span>
<a name="l03634"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gae4ea150e13a7a9bdacedd1bff111d669">03634</a> <span class="preprocessor">#define PIO_IDR_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_IDR) Input Change Interrupt Disable */</span>
<a name="l03635"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gac1e4bb8b2ec1f3266dfb344e2af1223c">03635</a> <span class="preprocessor">#define PIO_IDR_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_IDR) Input Change Interrupt Disable */</span>
<a name="l03636"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga7c25a9aedc1015738b832084503b3a67">03636</a> <span class="preprocessor">#define PIO_IDR_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_IDR) Input Change Interrupt Disable */</span>
<a name="l03637"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga6489d4ab2421efb1a98c591956ceccfd">03637</a> <span class="preprocessor">#define PIO_IDR_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_IDR) Input Change Interrupt Disable */</span>
<a name="l03638"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga0cf786502754fa7a09f4b7829f670cdd">03638</a> <span class="preprocessor">#define PIO_IDR_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_IDR) Input Change Interrupt Disable */</span>
<a name="l03639"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga9076aec5ee798e48b223be4bcb410217">03639</a> <span class="preprocessor">#define PIO_IDR_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_IDR) Input Change Interrupt Disable */</span>
<a name="l03640"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga059755ad6b7977b7bc2f3b09ead9e624">03640</a> <span class="preprocessor">#define PIO_IDR_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_IDR) Input Change Interrupt Disable */</span>
<a name="l03641"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gacab21b85ab74abdec1b0f59f81d2fe68">03641</a> <span class="preprocessor">#define PIO_IDR_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_IDR) Input Change Interrupt Disable */</span>
<a name="l03642"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaa34fa08acf55dee8f1a0b970ecbc8259">03642</a> <span class="preprocessor">#define PIO_IDR_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_IDR) Input Change Interrupt Disable */</span>
<a name="l03643"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga11d495432026a4465336a1be2d23553b">03643</a> <span class="preprocessor">#define PIO_IDR_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_IDR) Input Change Interrupt Disable */</span>
<a name="l03644"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gac470cc408fef0a39ef1e4eb512a805d3">03644</a> <span class="preprocessor">#define PIO_IDR_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_IDR) Input Change Interrupt Disable */</span>
<a name="l03645"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gad4d896b138e723c7e49a3419d9a6b8e6">03645</a> <span class="preprocessor">#define PIO_IDR_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_IDR) Input Change Interrupt Disable */</span>
<a name="l03646"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga6afe8549eea967aeb64ebb565e3bcc75">03646</a> <span class="preprocessor">#define PIO_IDR_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_IDR) Input Change Interrupt Disable */</span>
<a name="l03647"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaa7c51493d9d40e9e130c33cc89dee8ed">03647</a> <span class="preprocessor">#define PIO_IDR_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_IDR) Input Change Interrupt Disable */</span>
<a name="l03648"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaaf278670bc5b00f5f992ae1a8a68fc8b">03648</a> <span class="preprocessor">#define PIO_IDR_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_IDR) Input Change Interrupt Disable */</span>
<a name="l03649"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga6da60120ec7345ea5cd0a6a488d686fc">03649</a> <span class="preprocessor">#define PIO_IDR_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_IDR) Input Change Interrupt Disable */</span>
<a name="l03650"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga9df67af7664d2f547a1a6c7b8e4ef35b">03650</a> <span class="preprocessor">#define PIO_IDR_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_IDR) Input Change Interrupt Disable */</span>
<a name="l03651"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gacb62fb9b9b5fdcddc5b5e83aa87e8a63">03651</a> <span class="preprocessor">#define PIO_IDR_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_IDR) Input Change Interrupt Disable */</span>
<a name="l03652"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaf29b921760f3634cac2a6d1fd8cd328e">03652</a> <span class="preprocessor">#define PIO_IDR_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_IDR) Input Change Interrupt Disable */</span>
<a name="l03653"></a>03653 <span class="comment">/* -------- PIO_IMR : (PIO Offset: 0x0048) Interrupt Mask Register -------- */</span>
<a name="l03654"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga0ee89cd2267cc04cb06789b141f171b5">03654</a> <span class="preprocessor">#define PIO_IMR_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_IMR) Input Change Interrupt Mask */</span>
<a name="l03655"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga4eebd03ea0535d373170886bfe2d0c2e">03655</a> <span class="preprocessor">#define PIO_IMR_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_IMR) Input Change Interrupt Mask */</span>
<a name="l03656"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga43d2e89edee06052c5c775c0b4ca54fb">03656</a> <span class="preprocessor">#define PIO_IMR_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_IMR) Input Change Interrupt Mask */</span>
<a name="l03657"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga66acf6fb901a03e3e43096e61124b51a">03657</a> <span class="preprocessor">#define PIO_IMR_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_IMR) Input Change Interrupt Mask */</span>
<a name="l03658"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga8bd7d927ea15913edae8d75d5950ab89">03658</a> <span class="preprocessor">#define PIO_IMR_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_IMR) Input Change Interrupt Mask */</span>
<a name="l03659"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga0177394512cf254195e2f9af51e376ad">03659</a> <span class="preprocessor">#define PIO_IMR_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_IMR) Input Change Interrupt Mask */</span>
<a name="l03660"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gac731e6683ac52511b939aac78ed4d572">03660</a> <span class="preprocessor">#define PIO_IMR_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_IMR) Input Change Interrupt Mask */</span>
<a name="l03661"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga1103af7d5d10379f8866394fa49e5f9a">03661</a> <span class="preprocessor">#define PIO_IMR_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_IMR) Input Change Interrupt Mask */</span>
<a name="l03662"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaa32d2faec5ef3a345b4968e86ec03b3d">03662</a> <span class="preprocessor">#define PIO_IMR_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_IMR) Input Change Interrupt Mask */</span>
<a name="l03663"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gac2e89f73ec131b880dcae98a8fd5bb14">03663</a> <span class="preprocessor">#define PIO_IMR_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_IMR) Input Change Interrupt Mask */</span>
<a name="l03664"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga447256f1d4cb6f813f9b007800a3d92f">03664</a> <span class="preprocessor">#define PIO_IMR_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_IMR) Input Change Interrupt Mask */</span>
<a name="l03665"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga33f373caececadcb2ad80992ce44f0e2">03665</a> <span class="preprocessor">#define PIO_IMR_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_IMR) Input Change Interrupt Mask */</span>
<a name="l03666"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaca2fa1a44930dd49d38a1b1c0df82cd6">03666</a> <span class="preprocessor">#define PIO_IMR_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_IMR) Input Change Interrupt Mask */</span>
<a name="l03667"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga9f491f2da21525e0340f8d05e62206ae">03667</a> <span class="preprocessor">#define PIO_IMR_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_IMR) Input Change Interrupt Mask */</span>
<a name="l03668"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga2943a54fc2071ce9b6f568bb992aa046">03668</a> <span class="preprocessor">#define PIO_IMR_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_IMR) Input Change Interrupt Mask */</span>
<a name="l03669"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaf69d4e0131ba5eedba1a8dafcf204317">03669</a> <span class="preprocessor">#define PIO_IMR_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_IMR) Input Change Interrupt Mask */</span>
<a name="l03670"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gab5dce91141b675b24a2d4ce769e6370d">03670</a> <span class="preprocessor">#define PIO_IMR_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_IMR) Input Change Interrupt Mask */</span>
<a name="l03671"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga50bf14b41ccc53ec8cb2320ae1733724">03671</a> <span class="preprocessor">#define PIO_IMR_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_IMR) Input Change Interrupt Mask */</span>
<a name="l03672"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gafbad5ec2eee25c51bdb6ae5ce82caab3">03672</a> <span class="preprocessor">#define PIO_IMR_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_IMR) Input Change Interrupt Mask */</span>
<a name="l03673"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga98fe2c1598ad2c09287f54168a23fb6a">03673</a> <span class="preprocessor">#define PIO_IMR_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_IMR) Input Change Interrupt Mask */</span>
<a name="l03674"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga98166d2b0e87c675ffb5a0c0d7004477">03674</a> <span class="preprocessor">#define PIO_IMR_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_IMR) Input Change Interrupt Mask */</span>
<a name="l03675"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga7c121268c8e29c2da1d17e1def34c31a">03675</a> <span class="preprocessor">#define PIO_IMR_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_IMR) Input Change Interrupt Mask */</span>
<a name="l03676"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga548c4b602d66a7250b6edc10e6e69b35">03676</a> <span class="preprocessor">#define PIO_IMR_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_IMR) Input Change Interrupt Mask */</span>
<a name="l03677"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga8fba5137aff73d4105a5bb745384f8b5">03677</a> <span class="preprocessor">#define PIO_IMR_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_IMR) Input Change Interrupt Mask */</span>
<a name="l03678"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga8d33b8b93bf6d643ed76e58ddb0a3723">03678</a> <span class="preprocessor">#define PIO_IMR_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_IMR) Input Change Interrupt Mask */</span>
<a name="l03679"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga07d30992446dc459295d31202c13e3af">03679</a> <span class="preprocessor">#define PIO_IMR_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_IMR) Input Change Interrupt Mask */</span>
<a name="l03680"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga01a010f588d4d5b53f35e054fbb120a7">03680</a> <span class="preprocessor">#define PIO_IMR_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_IMR) Input Change Interrupt Mask */</span>
<a name="l03681"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga3a75d995c2609091a4bc2f9d9b5b103a">03681</a> <span class="preprocessor">#define PIO_IMR_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_IMR) Input Change Interrupt Mask */</span>
<a name="l03682"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gad196df4a2a7f461206bf0de26e956a91">03682</a> <span class="preprocessor">#define PIO_IMR_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_IMR) Input Change Interrupt Mask */</span>
<a name="l03683"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga3543070163bb47f12af946b269203417">03683</a> <span class="preprocessor">#define PIO_IMR_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_IMR) Input Change Interrupt Mask */</span>
<a name="l03684"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaa9e73d76e9df3db7cad7a806cc2b7efd">03684</a> <span class="preprocessor">#define PIO_IMR_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_IMR) Input Change Interrupt Mask */</span>
<a name="l03685"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga9fb089091c0dc167f3f4aaa941688ba6">03685</a> <span class="preprocessor">#define PIO_IMR_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_IMR) Input Change Interrupt Mask */</span>
<a name="l03686"></a>03686 <span class="comment">/* -------- PIO_ISR : (PIO Offset: 0x004C) Interrupt Status Register -------- */</span>
<a name="l03687"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga58963d9b41043861f9ec7afa49276531">03687</a> <span class="preprocessor">#define PIO_ISR_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_ISR) Input Change Interrupt Status */</span>
<a name="l03688"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga11ae0638856b4068b09506f4a8a106c0">03688</a> <span class="preprocessor">#define PIO_ISR_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_ISR) Input Change Interrupt Status */</span>
<a name="l03689"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gadfe04d69cb94a0e06a8e751a1a98a17e">03689</a> <span class="preprocessor">#define PIO_ISR_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_ISR) Input Change Interrupt Status */</span>
<a name="l03690"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gab699facd950c061455d14030e9c9253a">03690</a> <span class="preprocessor">#define PIO_ISR_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_ISR) Input Change Interrupt Status */</span>
<a name="l03691"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga736c12b1dff1c02f43aa287f07fc0e8f">03691</a> <span class="preprocessor">#define PIO_ISR_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_ISR) Input Change Interrupt Status */</span>
<a name="l03692"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga5e4365a323032685575ad31e4f2f47c9">03692</a> <span class="preprocessor">#define PIO_ISR_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_ISR) Input Change Interrupt Status */</span>
<a name="l03693"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga8d60e35265516dc0b94e68d17b152e61">03693</a> <span class="preprocessor">#define PIO_ISR_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_ISR) Input Change Interrupt Status */</span>
<a name="l03694"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga1eb9b1f61badfe00f8dcdf466bb82184">03694</a> <span class="preprocessor">#define PIO_ISR_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_ISR) Input Change Interrupt Status */</span>
<a name="l03695"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gabc7b9e53f5cc25e58ea8a2fbd461abed">03695</a> <span class="preprocessor">#define PIO_ISR_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_ISR) Input Change Interrupt Status */</span>
<a name="l03696"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga86e1c2371767d8c6afd3d146466f578b">03696</a> <span class="preprocessor">#define PIO_ISR_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_ISR) Input Change Interrupt Status */</span>
<a name="l03697"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga6237254619e023f7ba8988dad263d85b">03697</a> <span class="preprocessor">#define PIO_ISR_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_ISR) Input Change Interrupt Status */</span>
<a name="l03698"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga6944aa52e65ea6b2d24f8fb593d14e91">03698</a> <span class="preprocessor">#define PIO_ISR_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_ISR) Input Change Interrupt Status */</span>
<a name="l03699"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga96b3d1a733625c9de3771a4d2aa2760a">03699</a> <span class="preprocessor">#define PIO_ISR_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_ISR) Input Change Interrupt Status */</span>
<a name="l03700"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga846df703a8acfa9d486aae6b7910128c">03700</a> <span class="preprocessor">#define PIO_ISR_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_ISR) Input Change Interrupt Status */</span>
<a name="l03701"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga6496036672a332b9b91e0be16cc74e86">03701</a> <span class="preprocessor">#define PIO_ISR_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_ISR) Input Change Interrupt Status */</span>
<a name="l03702"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga9ddf72ddf9ca7d0d164f750dcb6d51d7">03702</a> <span class="preprocessor">#define PIO_ISR_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_ISR) Input Change Interrupt Status */</span>
<a name="l03703"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gac14c67bf51ecc7050ab8121e74767471">03703</a> <span class="preprocessor">#define PIO_ISR_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_ISR) Input Change Interrupt Status */</span>
<a name="l03704"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gae521ae08704f092efb39bbddd13546a0">03704</a> <span class="preprocessor">#define PIO_ISR_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_ISR) Input Change Interrupt Status */</span>
<a name="l03705"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga6bee1c8bc92605ce2f043f09c3b3de5b">03705</a> <span class="preprocessor">#define PIO_ISR_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_ISR) Input Change Interrupt Status */</span>
<a name="l03706"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gafc0ae1efcd1cad5147c474cd4f98409e">03706</a> <span class="preprocessor">#define PIO_ISR_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_ISR) Input Change Interrupt Status */</span>
<a name="l03707"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga4aa769a324b1bc6cb8a0b323023e777a">03707</a> <span class="preprocessor">#define PIO_ISR_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_ISR) Input Change Interrupt Status */</span>
<a name="l03708"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga78253b7ab54e95d7551942053787d0dc">03708</a> <span class="preprocessor">#define PIO_ISR_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_ISR) Input Change Interrupt Status */</span>
<a name="l03709"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga170a2f184d0bdfa2f2472020682287d1">03709</a> <span class="preprocessor">#define PIO_ISR_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_ISR) Input Change Interrupt Status */</span>
<a name="l03710"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga6adc79098f2b4527678c7d087f3e6269">03710</a> <span class="preprocessor">#define PIO_ISR_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_ISR) Input Change Interrupt Status */</span>
<a name="l03711"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga3035fe7d772c431d54105ed75b529d1d">03711</a> <span class="preprocessor">#define PIO_ISR_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_ISR) Input Change Interrupt Status */</span>
<a name="l03712"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gac0d1988f530d36be5988be85058da048">03712</a> <span class="preprocessor">#define PIO_ISR_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_ISR) Input Change Interrupt Status */</span>
<a name="l03713"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gab40608bb46cc57865fe870fae3f5cdcc">03713</a> <span class="preprocessor">#define PIO_ISR_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_ISR) Input Change Interrupt Status */</span>
<a name="l03714"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gadc70a92c2a58f94efea974a120f6b66f">03714</a> <span class="preprocessor">#define PIO_ISR_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_ISR) Input Change Interrupt Status */</span>
<a name="l03715"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga4d953f77a49bd60572c8fe953380da6f">03715</a> <span class="preprocessor">#define PIO_ISR_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_ISR) Input Change Interrupt Status */</span>
<a name="l03716"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga18d9b7004f7ca11ce4c8e07dde20716e">03716</a> <span class="preprocessor">#define PIO_ISR_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_ISR) Input Change Interrupt Status */</span>
<a name="l03717"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga7f0bd03a7915516e0fea00640d0de306">03717</a> <span class="preprocessor">#define PIO_ISR_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_ISR) Input Change Interrupt Status */</span>
<a name="l03718"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga09ec7dc82f7b8ef64dfe26a32ea911dd">03718</a> <span class="preprocessor">#define PIO_ISR_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_ISR) Input Change Interrupt Status */</span>
<a name="l03719"></a>03719 <span class="comment">/* -------- PIO_MDER : (PIO Offset: 0x0050) Multi-driver Enable Register -------- */</span>
<a name="l03720"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga0f8ac37ce47a9ec56054010bcb6a0829">03720</a> <span class="preprocessor">#define PIO_MDER_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_MDER) Multi Drive Enable. */</span>
<a name="l03721"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaa62b273f36a33d4fb0bf7ec432c9017f">03721</a> <span class="preprocessor">#define PIO_MDER_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_MDER) Multi Drive Enable. */</span>
<a name="l03722"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga081d66a1e60a336f57f04701bd0bc38f">03722</a> <span class="preprocessor">#define PIO_MDER_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_MDER) Multi Drive Enable. */</span>
<a name="l03723"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaeb0336bdc5fd2103461b3509fe558156">03723</a> <span class="preprocessor">#define PIO_MDER_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_MDER) Multi Drive Enable. */</span>
<a name="l03724"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga72bf58b9d4c8f935ec96d5e258b02fee">03724</a> <span class="preprocessor">#define PIO_MDER_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_MDER) Multi Drive Enable. */</span>
<a name="l03725"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga2fe18e69c2874bf8d3bf41628244122d">03725</a> <span class="preprocessor">#define PIO_MDER_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_MDER) Multi Drive Enable. */</span>
<a name="l03726"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaf51ee8cc1297e57c07b21c91045836a5">03726</a> <span class="preprocessor">#define PIO_MDER_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_MDER) Multi Drive Enable. */</span>
<a name="l03727"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga43b37b136ae1e191f9cb8a2d56cb6902">03727</a> <span class="preprocessor">#define PIO_MDER_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_MDER) Multi Drive Enable. */</span>
<a name="l03728"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gabc7278003c6dc938c737ef035e20a2ad">03728</a> <span class="preprocessor">#define PIO_MDER_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_MDER) Multi Drive Enable. */</span>
<a name="l03729"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga5acb47f5881de297551685f576049eb0">03729</a> <span class="preprocessor">#define PIO_MDER_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_MDER) Multi Drive Enable. */</span>
<a name="l03730"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga0372242feefceca05815488240179359">03730</a> <span class="preprocessor">#define PIO_MDER_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_MDER) Multi Drive Enable. */</span>
<a name="l03731"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga7aac9d10908957b87dc63fd12f027b34">03731</a> <span class="preprocessor">#define PIO_MDER_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_MDER) Multi Drive Enable. */</span>
<a name="l03732"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga307d77140b956b127713bf91d522364d">03732</a> <span class="preprocessor">#define PIO_MDER_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_MDER) Multi Drive Enable. */</span>
<a name="l03733"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga10bea4c4bb9a604aefe00ce07152afd3">03733</a> <span class="preprocessor">#define PIO_MDER_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_MDER) Multi Drive Enable. */</span>
<a name="l03734"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga34668c2635c70c40ba320553fb291b80">03734</a> <span class="preprocessor">#define PIO_MDER_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_MDER) Multi Drive Enable. */</span>
<a name="l03735"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga0623916e14db44d2b481f6ede6148c7b">03735</a> <span class="preprocessor">#define PIO_MDER_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_MDER) Multi Drive Enable. */</span>
<a name="l03736"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gac3585cf6539ac633e5cbd68b745a6631">03736</a> <span class="preprocessor">#define PIO_MDER_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_MDER) Multi Drive Enable. */</span>
<a name="l03737"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gacca446aff3c767beea1b0386e495e4af">03737</a> <span class="preprocessor">#define PIO_MDER_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_MDER) Multi Drive Enable. */</span>
<a name="l03738"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga5475f25f9fffa307ec8cb0d274085729">03738</a> <span class="preprocessor">#define PIO_MDER_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_MDER) Multi Drive Enable. */</span>
<a name="l03739"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gad59a9d6341d8dedbb43389c3b8eb740b">03739</a> <span class="preprocessor">#define PIO_MDER_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_MDER) Multi Drive Enable. */</span>
<a name="l03740"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gafa2cca1ed117d6bf44594b45a5ae3172">03740</a> <span class="preprocessor">#define PIO_MDER_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_MDER) Multi Drive Enable. */</span>
<a name="l03741"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gae2f43b2da738cf709ad597e7fbda75e1">03741</a> <span class="preprocessor">#define PIO_MDER_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_MDER) Multi Drive Enable. */</span>
<a name="l03742"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gab9813eb6647f44e1b30b8639cb7c6893">03742</a> <span class="preprocessor">#define PIO_MDER_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_MDER) Multi Drive Enable. */</span>
<a name="l03743"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gad0f26fa7f37c1ba01bb62ec52da6cb3a">03743</a> <span class="preprocessor">#define PIO_MDER_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_MDER) Multi Drive Enable. */</span>
<a name="l03744"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga40595c94427a8d6bc874976def7c4c9b">03744</a> <span class="preprocessor">#define PIO_MDER_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_MDER) Multi Drive Enable. */</span>
<a name="l03745"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga4cf4284ec07c591904f5d335527b3925">03745</a> <span class="preprocessor">#define PIO_MDER_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_MDER) Multi Drive Enable. */</span>
<a name="l03746"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaee6c42aa3bb8f40c2264699a591c55af">03746</a> <span class="preprocessor">#define PIO_MDER_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_MDER) Multi Drive Enable. */</span>
<a name="l03747"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gad6f9346c85a7d01ebde998632b316ea7">03747</a> <span class="preprocessor">#define PIO_MDER_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_MDER) Multi Drive Enable. */</span>
<a name="l03748"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga59c876e770ec92efa0a6a308ad04b294">03748</a> <span class="preprocessor">#define PIO_MDER_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_MDER) Multi Drive Enable. */</span>
<a name="l03749"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gab5730033813703a8715ca1bd7891d72e">03749</a> <span class="preprocessor">#define PIO_MDER_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_MDER) Multi Drive Enable. */</span>
<a name="l03750"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gadb82c316af6c61ed3bb4d9d2b5f123e8">03750</a> <span class="preprocessor">#define PIO_MDER_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_MDER) Multi Drive Enable. */</span>
<a name="l03751"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gab72c75e0ba841a45af95a498c80d0468">03751</a> <span class="preprocessor">#define PIO_MDER_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_MDER) Multi Drive Enable. */</span>
<a name="l03752"></a>03752 <span class="comment">/* -------- PIO_MDDR : (PIO Offset: 0x0054) Multi-driver Disable Register -------- */</span>
<a name="l03753"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga9c7c5a60e1551c8e2a626482b3b5749f">03753</a> <span class="preprocessor">#define PIO_MDDR_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_MDDR) Multi Drive Disable. */</span>
<a name="l03754"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga51f99e31073f64be577001360fb96045">03754</a> <span class="preprocessor">#define PIO_MDDR_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_MDDR) Multi Drive Disable. */</span>
<a name="l03755"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga7e202d2358f49b2d1fef887bf98b986d">03755</a> <span class="preprocessor">#define PIO_MDDR_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_MDDR) Multi Drive Disable. */</span>
<a name="l03756"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga56fa06a9be7dd508c8af7d136f0672f7">03756</a> <span class="preprocessor">#define PIO_MDDR_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_MDDR) Multi Drive Disable. */</span>
<a name="l03757"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaab6f5f9c12ce5061a75b1949ed1f52e4">03757</a> <span class="preprocessor">#define PIO_MDDR_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_MDDR) Multi Drive Disable. */</span>
<a name="l03758"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga60e73ffbed6ecabb6e89d033c3e09cc9">03758</a> <span class="preprocessor">#define PIO_MDDR_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_MDDR) Multi Drive Disable. */</span>
<a name="l03759"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga6acacf357b4a5fa4a3f48cdef047b210">03759</a> <span class="preprocessor">#define PIO_MDDR_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_MDDR) Multi Drive Disable. */</span>
<a name="l03760"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaceb438d2abc7ca72543422d6d60936c8">03760</a> <span class="preprocessor">#define PIO_MDDR_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_MDDR) Multi Drive Disable. */</span>
<a name="l03761"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gabf9498cc17f6ff8d9c105667e58bce0f">03761</a> <span class="preprocessor">#define PIO_MDDR_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_MDDR) Multi Drive Disable. */</span>
<a name="l03762"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga5e9be6cf7cc92ce87a17bbb40fda5f07">03762</a> <span class="preprocessor">#define PIO_MDDR_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_MDDR) Multi Drive Disable. */</span>
<a name="l03763"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga1e226e4cb7422ad93aa2bcd6b8ad1015">03763</a> <span class="preprocessor">#define PIO_MDDR_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_MDDR) Multi Drive Disable. */</span>
<a name="l03764"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaeb7a49f943975470e87b4e0ca4ae919a">03764</a> <span class="preprocessor">#define PIO_MDDR_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_MDDR) Multi Drive Disable. */</span>
<a name="l03765"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga86c354b18b1d9b71b8eed1cb0c99a7da">03765</a> <span class="preprocessor">#define PIO_MDDR_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_MDDR) Multi Drive Disable. */</span>
<a name="l03766"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga8985bc111622b40c007f9965cb567ad0">03766</a> <span class="preprocessor">#define PIO_MDDR_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_MDDR) Multi Drive Disable. */</span>
<a name="l03767"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga8bb31e6f9adda971194bb6084ad4b779">03767</a> <span class="preprocessor">#define PIO_MDDR_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_MDDR) Multi Drive Disable. */</span>
<a name="l03768"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga4850b34062d45d994f44bd25be2be90d">03768</a> <span class="preprocessor">#define PIO_MDDR_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_MDDR) Multi Drive Disable. */</span>
<a name="l03769"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga30bfd5ee8571d8267943e69a64f767ed">03769</a> <span class="preprocessor">#define PIO_MDDR_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_MDDR) Multi Drive Disable. */</span>
<a name="l03770"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga5fd0e48e82468f22c6a3a83a476f6497">03770</a> <span class="preprocessor">#define PIO_MDDR_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_MDDR) Multi Drive Disable. */</span>
<a name="l03771"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gab4e4daeadf2385cd54db1a90bd876a6c">03771</a> <span class="preprocessor">#define PIO_MDDR_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_MDDR) Multi Drive Disable. */</span>
<a name="l03772"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gab846edfea60f778c73e7211817448aab">03772</a> <span class="preprocessor">#define PIO_MDDR_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_MDDR) Multi Drive Disable. */</span>
<a name="l03773"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga73a690e3a8a03942270beb084fca0ca0">03773</a> <span class="preprocessor">#define PIO_MDDR_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_MDDR) Multi Drive Disable. */</span>
<a name="l03774"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gae1cef5d0693a8cd2ecd67d578adb9bce">03774</a> <span class="preprocessor">#define PIO_MDDR_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_MDDR) Multi Drive Disable. */</span>
<a name="l03775"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gad640061b09ca7eb30cd4ec738d1166cb">03775</a> <span class="preprocessor">#define PIO_MDDR_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_MDDR) Multi Drive Disable. */</span>
<a name="l03776"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga3c8809499eab1891ec5b4ce4d6ed2e6d">03776</a> <span class="preprocessor">#define PIO_MDDR_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_MDDR) Multi Drive Disable. */</span>
<a name="l03777"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga773e2b3add9bf496ab5e9007d9853a9a">03777</a> <span class="preprocessor">#define PIO_MDDR_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_MDDR) Multi Drive Disable. */</span>
<a name="l03778"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga486618c328bbce94d685bca2cc7f808b">03778</a> <span class="preprocessor">#define PIO_MDDR_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_MDDR) Multi Drive Disable. */</span>
<a name="l03779"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gab3dd83d3f3c7771be5c7ddce24ce3514">03779</a> <span class="preprocessor">#define PIO_MDDR_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_MDDR) Multi Drive Disable. */</span>
<a name="l03780"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gadcf86998e739b12ffb75eea86cc56890">03780</a> <span class="preprocessor">#define PIO_MDDR_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_MDDR) Multi Drive Disable. */</span>
<a name="l03781"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gad0d39af743d505d74ce0411251b719cd">03781</a> <span class="preprocessor">#define PIO_MDDR_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_MDDR) Multi Drive Disable. */</span>
<a name="l03782"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaa96eb3636ab721ae5d359943f998573c">03782</a> <span class="preprocessor">#define PIO_MDDR_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_MDDR) Multi Drive Disable. */</span>
<a name="l03783"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gad9ca68590a32ce14e3ad1b60f99cc42c">03783</a> <span class="preprocessor">#define PIO_MDDR_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_MDDR) Multi Drive Disable. */</span>
<a name="l03784"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gae1152611976f64819aff358fe17054d4">03784</a> <span class="preprocessor">#define PIO_MDDR_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_MDDR) Multi Drive Disable. */</span>
<a name="l03785"></a>03785 <span class="comment">/* -------- PIO_MDSR : (PIO Offset: 0x0058) Multi-driver Status Register -------- */</span>
<a name="l03786"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga5ab6d81fb1e65e30e521b156fba2f110">03786</a> <span class="preprocessor">#define PIO_MDSR_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_MDSR) Multi Drive Status. */</span>
<a name="l03787"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gac1b2bd0f68d89023fff172ff75c615a1">03787</a> <span class="preprocessor">#define PIO_MDSR_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_MDSR) Multi Drive Status. */</span>
<a name="l03788"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gadc6c0d85acba8d6d0a98e80686cf5118">03788</a> <span class="preprocessor">#define PIO_MDSR_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_MDSR) Multi Drive Status. */</span>
<a name="l03789"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga1d6a065e1e243d02bdcde52226c28b35">03789</a> <span class="preprocessor">#define PIO_MDSR_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_MDSR) Multi Drive Status. */</span>
<a name="l03790"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga8b86be569b7fa2d1604bcb36a4f37ced">03790</a> <span class="preprocessor">#define PIO_MDSR_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_MDSR) Multi Drive Status. */</span>
<a name="l03791"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga6fc28e70573c8e25e84bb9b8481f8396">03791</a> <span class="preprocessor">#define PIO_MDSR_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_MDSR) Multi Drive Status. */</span>
<a name="l03792"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaeacfe5de9730fbe6b926f3d3c1c57f48">03792</a> <span class="preprocessor">#define PIO_MDSR_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_MDSR) Multi Drive Status. */</span>
<a name="l03793"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga6bd5f9fb1ae7b318c3c55641a2069466">03793</a> <span class="preprocessor">#define PIO_MDSR_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_MDSR) Multi Drive Status. */</span>
<a name="l03794"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaae97a4788a8ce2ff1f0b7c536a5541bf">03794</a> <span class="preprocessor">#define PIO_MDSR_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_MDSR) Multi Drive Status. */</span>
<a name="l03795"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga2fff93f2766799d17ccaff2a7e5dff02">03795</a> <span class="preprocessor">#define PIO_MDSR_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_MDSR) Multi Drive Status. */</span>
<a name="l03796"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gabc5b6e42d51cbc096bad9ee4bcd9c54e">03796</a> <span class="preprocessor">#define PIO_MDSR_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_MDSR) Multi Drive Status. */</span>
<a name="l03797"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga784a3275b805848bf78add1f1be5af81">03797</a> <span class="preprocessor">#define PIO_MDSR_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_MDSR) Multi Drive Status. */</span>
<a name="l03798"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga9b456eeead524bf443bc05c6aacf8809">03798</a> <span class="preprocessor">#define PIO_MDSR_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_MDSR) Multi Drive Status. */</span>
<a name="l03799"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gab9675e6d2ed3933e74dbd02cc4eb31be">03799</a> <span class="preprocessor">#define PIO_MDSR_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_MDSR) Multi Drive Status. */</span>
<a name="l03800"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gafcff2c27b55567a1754454552b1a86c4">03800</a> <span class="preprocessor">#define PIO_MDSR_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_MDSR) Multi Drive Status. */</span>
<a name="l03801"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga1e8d723801ccab58df5978d015d6d700">03801</a> <span class="preprocessor">#define PIO_MDSR_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_MDSR) Multi Drive Status. */</span>
<a name="l03802"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga0ef13e3bbdbcee8ffd148bdf28bf014f">03802</a> <span class="preprocessor">#define PIO_MDSR_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_MDSR) Multi Drive Status. */</span>
<a name="l03803"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga80ebc447498baeac2b448499b572975f">03803</a> <span class="preprocessor">#define PIO_MDSR_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_MDSR) Multi Drive Status. */</span>
<a name="l03804"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaf6766a66fc45764341b78dfdb1137ba2">03804</a> <span class="preprocessor">#define PIO_MDSR_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_MDSR) Multi Drive Status. */</span>
<a name="l03805"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga77f8ce1300d7d6f50c83c3b8be819220">03805</a> <span class="preprocessor">#define PIO_MDSR_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_MDSR) Multi Drive Status. */</span>
<a name="l03806"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gabe50d773a6ccf7f62a89415cc4f3450c">03806</a> <span class="preprocessor">#define PIO_MDSR_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_MDSR) Multi Drive Status. */</span>
<a name="l03807"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga311eaf8b403609f67f1620058c29a683">03807</a> <span class="preprocessor">#define PIO_MDSR_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_MDSR) Multi Drive Status. */</span>
<a name="l03808"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga89b7476584139bc3bfd3b28a5eb97623">03808</a> <span class="preprocessor">#define PIO_MDSR_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_MDSR) Multi Drive Status. */</span>
<a name="l03809"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga4dfa6175c7d804e282b883e5ec03de92">03809</a> <span class="preprocessor">#define PIO_MDSR_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_MDSR) Multi Drive Status. */</span>
<a name="l03810"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga37cb3f3ee02131d9b510f86bab606b10">03810</a> <span class="preprocessor">#define PIO_MDSR_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_MDSR) Multi Drive Status. */</span>
<a name="l03811"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gac16ff067c27e7d8fd8e69df595c06009">03811</a> <span class="preprocessor">#define PIO_MDSR_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_MDSR) Multi Drive Status. */</span>
<a name="l03812"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga8abaf81bb9d3d3a71fab2117631d66d6">03812</a> <span class="preprocessor">#define PIO_MDSR_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_MDSR) Multi Drive Status. */</span>
<a name="l03813"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaddce42e4c27cc2ccf82d9ade2c9140be">03813</a> <span class="preprocessor">#define PIO_MDSR_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_MDSR) Multi Drive Status. */</span>
<a name="l03814"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga8511a2dfeb63b377bf8d6db6f99ba33a">03814</a> <span class="preprocessor">#define PIO_MDSR_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_MDSR) Multi Drive Status. */</span>
<a name="l03815"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gac49ce486990656880252e40bcb665d50">03815</a> <span class="preprocessor">#define PIO_MDSR_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_MDSR) Multi Drive Status. */</span>
<a name="l03816"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga47cfe113143c21abe2155681b340e6c6">03816</a> <span class="preprocessor">#define PIO_MDSR_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_MDSR) Multi Drive Status. */</span>
<a name="l03817"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga74fb27d6928292cb04b94f85fd0e2ec7">03817</a> <span class="preprocessor">#define PIO_MDSR_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_MDSR) Multi Drive Status. */</span>
<a name="l03818"></a>03818 <span class="comment">/* -------- PIO_PUDR : (PIO Offset: 0x0060) Pull-up Disable Register -------- */</span>
<a name="l03819"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga4b992013ca29a412ad8cfe3dbc241140">03819</a> <span class="preprocessor">#define PIO_PUDR_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_PUDR) Pull Up Disable. */</span>
<a name="l03820"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga96ffb68e37c42daf9d099d966db9e17c">03820</a> <span class="preprocessor">#define PIO_PUDR_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_PUDR) Pull Up Disable. */</span>
<a name="l03821"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaa8f14cd231e10bac2ab822c3a856e782">03821</a> <span class="preprocessor">#define PIO_PUDR_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_PUDR) Pull Up Disable. */</span>
<a name="l03822"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaab1ca5d2d50beda4a0a7aa1bf861c430">03822</a> <span class="preprocessor">#define PIO_PUDR_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_PUDR) Pull Up Disable. */</span>
<a name="l03823"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga88cd6502bd9b5f928a9b2ed0868a56b0">03823</a> <span class="preprocessor">#define PIO_PUDR_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_PUDR) Pull Up Disable. */</span>
<a name="l03824"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga8965ee0d6c0e3fc0203e0cc648b9fc55">03824</a> <span class="preprocessor">#define PIO_PUDR_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_PUDR) Pull Up Disable. */</span>
<a name="l03825"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gac40afdda0c56e631fe4c468968b12898">03825</a> <span class="preprocessor">#define PIO_PUDR_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_PUDR) Pull Up Disable. */</span>
<a name="l03826"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga2c564560bb2d2c297e5a75689d70f8b8">03826</a> <span class="preprocessor">#define PIO_PUDR_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_PUDR) Pull Up Disable. */</span>
<a name="l03827"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga6220526886d34369211248bfd85da3ac">03827</a> <span class="preprocessor">#define PIO_PUDR_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_PUDR) Pull Up Disable. */</span>
<a name="l03828"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga0f37fd2798b36ac64e3823e4bcce64e7">03828</a> <span class="preprocessor">#define PIO_PUDR_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_PUDR) Pull Up Disable. */</span>
<a name="l03829"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga85adbaa6a58b00ca6642f5bb0658cb82">03829</a> <span class="preprocessor">#define PIO_PUDR_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_PUDR) Pull Up Disable. */</span>
<a name="l03830"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gadb146f30314cbfc5cbcac1841d4fd1a8">03830</a> <span class="preprocessor">#define PIO_PUDR_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_PUDR) Pull Up Disable. */</span>
<a name="l03831"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga7f9b22c36ce7dba7dbd46e28c590d60b">03831</a> <span class="preprocessor">#define PIO_PUDR_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_PUDR) Pull Up Disable. */</span>
<a name="l03832"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga2a6997001db722f3acd6fa2110acefd1">03832</a> <span class="preprocessor">#define PIO_PUDR_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_PUDR) Pull Up Disable. */</span>
<a name="l03833"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga37ccbfdddcaba5eb3ce1d39307ecf7ec">03833</a> <span class="preprocessor">#define PIO_PUDR_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_PUDR) Pull Up Disable. */</span>
<a name="l03834"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga0c71c6653312f272b36904c628eef104">03834</a> <span class="preprocessor">#define PIO_PUDR_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_PUDR) Pull Up Disable. */</span>
<a name="l03835"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaa491244a34d553b18a4e3fbd22d9a4e1">03835</a> <span class="preprocessor">#define PIO_PUDR_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_PUDR) Pull Up Disable. */</span>
<a name="l03836"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gafe3b84f38712a283f3bef8f6500aac18">03836</a> <span class="preprocessor">#define PIO_PUDR_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_PUDR) Pull Up Disable. */</span>
<a name="l03837"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga9d4ec8e98362e1ec4ec9f8bf07ff70a2">03837</a> <span class="preprocessor">#define PIO_PUDR_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_PUDR) Pull Up Disable. */</span>
<a name="l03838"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaeec7ef11eb7df0431d865d34086038fd">03838</a> <span class="preprocessor">#define PIO_PUDR_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_PUDR) Pull Up Disable. */</span>
<a name="l03839"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga5b745be7edcbbd3b8dbce7c0dd2977cf">03839</a> <span class="preprocessor">#define PIO_PUDR_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_PUDR) Pull Up Disable. */</span>
<a name="l03840"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gae3d214596f4c7e69ceb5e2b0b3623fe0">03840</a> <span class="preprocessor">#define PIO_PUDR_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_PUDR) Pull Up Disable. */</span>
<a name="l03841"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga1b811409becf279c2a5a001bdc4edda4">03841</a> <span class="preprocessor">#define PIO_PUDR_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_PUDR) Pull Up Disable. */</span>
<a name="l03842"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga46018c4ba5d650d26ad7048afc5d0afe">03842</a> <span class="preprocessor">#define PIO_PUDR_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_PUDR) Pull Up Disable. */</span>
<a name="l03843"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaab1bef3a6d744e9065a26afc6d8e09a1">03843</a> <span class="preprocessor">#define PIO_PUDR_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_PUDR) Pull Up Disable. */</span>
<a name="l03844"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaa9fa8a7e2d95fec54d75d7d096278888">03844</a> <span class="preprocessor">#define PIO_PUDR_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_PUDR) Pull Up Disable. */</span>
<a name="l03845"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga672fc7cd6ec6b9fc005819a705215ed0">03845</a> <span class="preprocessor">#define PIO_PUDR_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_PUDR) Pull Up Disable. */</span>
<a name="l03846"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga478b2b166f3e9cd2599b84494f8ba7f6">03846</a> <span class="preprocessor">#define PIO_PUDR_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_PUDR) Pull Up Disable. */</span>
<a name="l03847"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gac178c3b1819e7d6da0ff9125c39473a7">03847</a> <span class="preprocessor">#define PIO_PUDR_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_PUDR) Pull Up Disable. */</span>
<a name="l03848"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gab1810f251ff473d1a637ee3321414bbc">03848</a> <span class="preprocessor">#define PIO_PUDR_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_PUDR) Pull Up Disable. */</span>
<a name="l03849"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga2188e192c092201140b8fed1a4e96aa4">03849</a> <span class="preprocessor">#define PIO_PUDR_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_PUDR) Pull Up Disable. */</span>
<a name="l03850"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga038aa0cfc913293de2a994f378ee0e67">03850</a> <span class="preprocessor">#define PIO_PUDR_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_PUDR) Pull Up Disable. */</span>
<a name="l03851"></a>03851 <span class="comment">/* -------- PIO_PUER : (PIO Offset: 0x0064) Pull-up Enable Register -------- */</span>
<a name="l03852"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga075624a835745d1845002c2014a4a1b9">03852</a> <span class="preprocessor">#define PIO_PUER_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_PUER) Pull Up Enable. */</span>
<a name="l03853"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga3e6022e11794afcb02b6311e8689a96c">03853</a> <span class="preprocessor">#define PIO_PUER_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_PUER) Pull Up Enable. */</span>
<a name="l03854"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga2f819f508162b7d89431aeedf67d13be">03854</a> <span class="preprocessor">#define PIO_PUER_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_PUER) Pull Up Enable. */</span>
<a name="l03855"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga9358e480ffb74b5cf16e66a92e4ff7b9">03855</a> <span class="preprocessor">#define PIO_PUER_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_PUER) Pull Up Enable. */</span>
<a name="l03856"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga868a1702abed7fc4a7af78c89a58dff0">03856</a> <span class="preprocessor">#define PIO_PUER_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_PUER) Pull Up Enable. */</span>
<a name="l03857"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga1c6f53e50ebe8f468d88ed3da3abdaf3">03857</a> <span class="preprocessor">#define PIO_PUER_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_PUER) Pull Up Enable. */</span>
<a name="l03858"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga455427dfc1bba964a8d4c297fc59be4f">03858</a> <span class="preprocessor">#define PIO_PUER_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_PUER) Pull Up Enable. */</span>
<a name="l03859"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gabd98b7aa95de6cb40f4db927eb6bea5c">03859</a> <span class="preprocessor">#define PIO_PUER_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_PUER) Pull Up Enable. */</span>
<a name="l03860"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga48857903eb4566479c0c8c87e66f5da8">03860</a> <span class="preprocessor">#define PIO_PUER_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_PUER) Pull Up Enable. */</span>
<a name="l03861"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga2253a96754d931ddd2ff0c98b52892d0">03861</a> <span class="preprocessor">#define PIO_PUER_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_PUER) Pull Up Enable. */</span>
<a name="l03862"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gabd86ce5293b8d8502a04fdab71b00afe">03862</a> <span class="preprocessor">#define PIO_PUER_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_PUER) Pull Up Enable. */</span>
<a name="l03863"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gae09e550e15d08eaac268a36048829a47">03863</a> <span class="preprocessor">#define PIO_PUER_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_PUER) Pull Up Enable. */</span>
<a name="l03864"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gafc14321925da1ef660a7245eeb554934">03864</a> <span class="preprocessor">#define PIO_PUER_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_PUER) Pull Up Enable. */</span>
<a name="l03865"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga6feb275621bea98c7073c86a0cd66eae">03865</a> <span class="preprocessor">#define PIO_PUER_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_PUER) Pull Up Enable. */</span>
<a name="l03866"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga0c6da1516f2200d44ecc85c0f55d76bf">03866</a> <span class="preprocessor">#define PIO_PUER_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_PUER) Pull Up Enable. */</span>
<a name="l03867"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga1af71e565ba7157208d7a6b7eb3ba258">03867</a> <span class="preprocessor">#define PIO_PUER_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_PUER) Pull Up Enable. */</span>
<a name="l03868"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga0b98d386491f4be303d13f40420c799d">03868</a> <span class="preprocessor">#define PIO_PUER_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_PUER) Pull Up Enable. */</span>
<a name="l03869"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga2ae59d24a96707b99db453f569b2e8eb">03869</a> <span class="preprocessor">#define PIO_PUER_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_PUER) Pull Up Enable. */</span>
<a name="l03870"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga7990e3b04b7baf1bc6f252147e5548cf">03870</a> <span class="preprocessor">#define PIO_PUER_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_PUER) Pull Up Enable. */</span>
<a name="l03871"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gad42c1067648aed2f13f0079fe411843f">03871</a> <span class="preprocessor">#define PIO_PUER_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_PUER) Pull Up Enable. */</span>
<a name="l03872"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga55454483e383e133332408218f427d6a">03872</a> <span class="preprocessor">#define PIO_PUER_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_PUER) Pull Up Enable. */</span>
<a name="l03873"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga723edafa47352ea613bb879d75fb9c2c">03873</a> <span class="preprocessor">#define PIO_PUER_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_PUER) Pull Up Enable. */</span>
<a name="l03874"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gae0b50603919dabf8ed0941e2379f2b71">03874</a> <span class="preprocessor">#define PIO_PUER_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_PUER) Pull Up Enable. */</span>
<a name="l03875"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga9ce24190c10b72bfa39a08d704b40e06">03875</a> <span class="preprocessor">#define PIO_PUER_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_PUER) Pull Up Enable. */</span>
<a name="l03876"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga47c30d63b99afecbece9796effbe7639">03876</a> <span class="preprocessor">#define PIO_PUER_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_PUER) Pull Up Enable. */</span>
<a name="l03877"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gacb4ced5eeaff8de7607b80e35e39a048">03877</a> <span class="preprocessor">#define PIO_PUER_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_PUER) Pull Up Enable. */</span>
<a name="l03878"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga0ff3b24c2595283f0518c2b874dd9d11">03878</a> <span class="preprocessor">#define PIO_PUER_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_PUER) Pull Up Enable. */</span>
<a name="l03879"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga68bf5dd44fbe81d7544ebee3961224ab">03879</a> <span class="preprocessor">#define PIO_PUER_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_PUER) Pull Up Enable. */</span>
<a name="l03880"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga6c220cef8229ed764e0b423b40eb1494">03880</a> <span class="preprocessor">#define PIO_PUER_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_PUER) Pull Up Enable. */</span>
<a name="l03881"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga91df72a64c0ce96037931fd616270ada">03881</a> <span class="preprocessor">#define PIO_PUER_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_PUER) Pull Up Enable. */</span>
<a name="l03882"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga48d021cd3b47fc1e7491cd4a664177d8">03882</a> <span class="preprocessor">#define PIO_PUER_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_PUER) Pull Up Enable. */</span>
<a name="l03883"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaf4415a3fc3ed3b182c119ae356523abf">03883</a> <span class="preprocessor">#define PIO_PUER_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_PUER) Pull Up Enable. */</span>
<a name="l03884"></a>03884 <span class="comment">/* -------- PIO_PUSR : (PIO Offset: 0x0068) Pad Pull-up Status Register -------- */</span>
<a name="l03885"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga718005501d5c9c8f7c607c350346cbb8">03885</a> <span class="preprocessor">#define PIO_PUSR_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_PUSR) Pull Up Status. */</span>
<a name="l03886"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga784b446eeda0be98447ee2758661eb7a">03886</a> <span class="preprocessor">#define PIO_PUSR_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_PUSR) Pull Up Status. */</span>
<a name="l03887"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga54b8049ba4351ae8975f326fd1317ee5">03887</a> <span class="preprocessor">#define PIO_PUSR_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_PUSR) Pull Up Status. */</span>
<a name="l03888"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga0e39514404e74d33959e54c83e4842b6">03888</a> <span class="preprocessor">#define PIO_PUSR_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_PUSR) Pull Up Status. */</span>
<a name="l03889"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga55a6821c0737be31cd03a2cef47163f6">03889</a> <span class="preprocessor">#define PIO_PUSR_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_PUSR) Pull Up Status. */</span>
<a name="l03890"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga953380681da6854d319f9e716089879a">03890</a> <span class="preprocessor">#define PIO_PUSR_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_PUSR) Pull Up Status. */</span>
<a name="l03891"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaf9b52703691cf442f915f59e6d6a8f4c">03891</a> <span class="preprocessor">#define PIO_PUSR_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_PUSR) Pull Up Status. */</span>
<a name="l03892"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga1e48a2325d36cdd7b371d9f085aaed3e">03892</a> <span class="preprocessor">#define PIO_PUSR_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_PUSR) Pull Up Status. */</span>
<a name="l03893"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gabcf0a2fa3fd53a14ad2ff91b5534f0d8">03893</a> <span class="preprocessor">#define PIO_PUSR_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_PUSR) Pull Up Status. */</span>
<a name="l03894"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga058c2942f9816e15fdf21c9429366226">03894</a> <span class="preprocessor">#define PIO_PUSR_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_PUSR) Pull Up Status. */</span>
<a name="l03895"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga0ee319bc09d6ba598cca87dbef1c4861">03895</a> <span class="preprocessor">#define PIO_PUSR_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_PUSR) Pull Up Status. */</span>
<a name="l03896"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga687409b285b70a8da84859273cdf544e">03896</a> <span class="preprocessor">#define PIO_PUSR_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_PUSR) Pull Up Status. */</span>
<a name="l03897"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga3d1c08d3d844f6f7a71594c5a6079997">03897</a> <span class="preprocessor">#define PIO_PUSR_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_PUSR) Pull Up Status. */</span>
<a name="l03898"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga41676f8628ffc4c34274a7b5983204c9">03898</a> <span class="preprocessor">#define PIO_PUSR_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_PUSR) Pull Up Status. */</span>
<a name="l03899"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaac58c31ae67369bdd09399e83d35d356">03899</a> <span class="preprocessor">#define PIO_PUSR_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_PUSR) Pull Up Status. */</span>
<a name="l03900"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga76d9cce27c5a7b09c50bf56c1bdcf041">03900</a> <span class="preprocessor">#define PIO_PUSR_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_PUSR) Pull Up Status. */</span>
<a name="l03901"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga9e9b6ce9d27357da185513f1bdc7f358">03901</a> <span class="preprocessor">#define PIO_PUSR_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_PUSR) Pull Up Status. */</span>
<a name="l03902"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga28ec2dabd336fedefc5d3951b1b9342a">03902</a> <span class="preprocessor">#define PIO_PUSR_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_PUSR) Pull Up Status. */</span>
<a name="l03903"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gae9a64ae3ba45aa59b79edf562382a800">03903</a> <span class="preprocessor">#define PIO_PUSR_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_PUSR) Pull Up Status. */</span>
<a name="l03904"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga27c86932158f867e1c80d5bb34885fa4">03904</a> <span class="preprocessor">#define PIO_PUSR_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_PUSR) Pull Up Status. */</span>
<a name="l03905"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga3d71782018f85db7aafac65834f9a626">03905</a> <span class="preprocessor">#define PIO_PUSR_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_PUSR) Pull Up Status. */</span>
<a name="l03906"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaea0e4aa9f1db6e66fd8bec3ac61851f9">03906</a> <span class="preprocessor">#define PIO_PUSR_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_PUSR) Pull Up Status. */</span>
<a name="l03907"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaf25c24de1ffb5f0e43e6d6d3f68f434f">03907</a> <span class="preprocessor">#define PIO_PUSR_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_PUSR) Pull Up Status. */</span>
<a name="l03908"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga5fb1ea79c74d5570b0805330995dd023">03908</a> <span class="preprocessor">#define PIO_PUSR_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_PUSR) Pull Up Status. */</span>
<a name="l03909"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga0ee1554299392b311431b65934f3f73b">03909</a> <span class="preprocessor">#define PIO_PUSR_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_PUSR) Pull Up Status. */</span>
<a name="l03910"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga3d9884c579945460001430ff75924d20">03910</a> <span class="preprocessor">#define PIO_PUSR_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_PUSR) Pull Up Status. */</span>
<a name="l03911"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga8c72e3337811fb6784840a928f4b69bf">03911</a> <span class="preprocessor">#define PIO_PUSR_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_PUSR) Pull Up Status. */</span>
<a name="l03912"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaecc4f5ee0ebc578935024b969757dc1f">03912</a> <span class="preprocessor">#define PIO_PUSR_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_PUSR) Pull Up Status. */</span>
<a name="l03913"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaa1ba2f53e5062b424e031c646277ce00">03913</a> <span class="preprocessor">#define PIO_PUSR_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_PUSR) Pull Up Status. */</span>
<a name="l03914"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaa981c1a64ece517294aa789d7451c464">03914</a> <span class="preprocessor">#define PIO_PUSR_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_PUSR) Pull Up Status. */</span>
<a name="l03915"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga8a4252e1a647453eff867cad54414f10">03915</a> <span class="preprocessor">#define PIO_PUSR_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_PUSR) Pull Up Status. */</span>
<a name="l03916"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga6adab9f4528bec3d763b806c50d74043">03916</a> <span class="preprocessor">#define PIO_PUSR_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_PUSR) Pull Up Status. */</span>
<a name="l03917"></a>03917 <span class="comment">/* -------- PIO_ABCDSR[2] : (PIO Offset: 0x0070) Peripheral Select Register -------- */</span>
<a name="l03918"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga6964f384a155faa4a73ce5d519294555">03918</a> <span class="preprocessor">#define PIO_ABCDSR_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_ABCDSR[2]) Peripheral Select. */</span>
<a name="l03919"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga13a7b3ccfbab7c2844c53162ee6ce662">03919</a> <span class="preprocessor">#define PIO_ABCDSR_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_ABCDSR[2]) Peripheral Select. */</span>
<a name="l03920"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga1290d02739f2f3f92349db7e0f194a53">03920</a> <span class="preprocessor">#define PIO_ABCDSR_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_ABCDSR[2]) Peripheral Select. */</span>
<a name="l03921"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga1367a213c5ea2aff1958e3c456cb5074">03921</a> <span class="preprocessor">#define PIO_ABCDSR_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_ABCDSR[2]) Peripheral Select. */</span>
<a name="l03922"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga79dd52d4b90a0aa94f1f2e996dd02db3">03922</a> <span class="preprocessor">#define PIO_ABCDSR_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_ABCDSR[2]) Peripheral Select. */</span>
<a name="l03923"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga7affa7b907050782bd35e078a86a84bd">03923</a> <span class="preprocessor">#define PIO_ABCDSR_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_ABCDSR[2]) Peripheral Select. */</span>
<a name="l03924"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga9400955d7c5f594f0d0c1b6d7f4b9a78">03924</a> <span class="preprocessor">#define PIO_ABCDSR_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_ABCDSR[2]) Peripheral Select. */</span>
<a name="l03925"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga70940c93d0233efe6fc83aea67274a98">03925</a> <span class="preprocessor">#define PIO_ABCDSR_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_ABCDSR[2]) Peripheral Select. */</span>
<a name="l03926"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga9c3322a2992bb4d0847e56c14ca99449">03926</a> <span class="preprocessor">#define PIO_ABCDSR_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_ABCDSR[2]) Peripheral Select. */</span>
<a name="l03927"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gab3c9334cf312299eb7e41b551ae0092c">03927</a> <span class="preprocessor">#define PIO_ABCDSR_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_ABCDSR[2]) Peripheral Select. */</span>
<a name="l03928"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga51c6b4a73ade30d0ca2e3386990409b4">03928</a> <span class="preprocessor">#define PIO_ABCDSR_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_ABCDSR[2]) Peripheral Select. */</span>
<a name="l03929"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gafed904e4fcd85ed2af4b66bf5751eaaf">03929</a> <span class="preprocessor">#define PIO_ABCDSR_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_ABCDSR[2]) Peripheral Select. */</span>
<a name="l03930"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gabf5f36df3e54c4a4548ca8382d0b55d0">03930</a> <span class="preprocessor">#define PIO_ABCDSR_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_ABCDSR[2]) Peripheral Select. */</span>
<a name="l03931"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gad7c58d006ca536c3fae9e4ea7b0a385a">03931</a> <span class="preprocessor">#define PIO_ABCDSR_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_ABCDSR[2]) Peripheral Select. */</span>
<a name="l03932"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga454af78643d155d515df541a643f5c74">03932</a> <span class="preprocessor">#define PIO_ABCDSR_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_ABCDSR[2]) Peripheral Select. */</span>
<a name="l03933"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga8381a2f5f1028f159ec71e91493c4653">03933</a> <span class="preprocessor">#define PIO_ABCDSR_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_ABCDSR[2]) Peripheral Select. */</span>
<a name="l03934"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gacbd735b285932986393d00dafa87c514">03934</a> <span class="preprocessor">#define PIO_ABCDSR_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_ABCDSR[2]) Peripheral Select. */</span>
<a name="l03935"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaa724a046e41608c14affbe6405a4a563">03935</a> <span class="preprocessor">#define PIO_ABCDSR_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_ABCDSR[2]) Peripheral Select. */</span>
<a name="l03936"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga08146fed782b421abb021e68ceac6714">03936</a> <span class="preprocessor">#define PIO_ABCDSR_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_ABCDSR[2]) Peripheral Select. */</span>
<a name="l03937"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga2d7536bd989b144b047b1a170d931bd0">03937</a> <span class="preprocessor">#define PIO_ABCDSR_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_ABCDSR[2]) Peripheral Select. */</span>
<a name="l03938"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga96a98452ac3f41ed99da686d5d5200f3">03938</a> <span class="preprocessor">#define PIO_ABCDSR_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_ABCDSR[2]) Peripheral Select. */</span>
<a name="l03939"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga9495179d26eb3ea52998e2acdeedaabe">03939</a> <span class="preprocessor">#define PIO_ABCDSR_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_ABCDSR[2]) Peripheral Select. */</span>
<a name="l03940"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gae0b40d6ade89c0a487931b3f6e349b07">03940</a> <span class="preprocessor">#define PIO_ABCDSR_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_ABCDSR[2]) Peripheral Select. */</span>
<a name="l03941"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gadc3366809aa143944ee2d632f1abf619">03941</a> <span class="preprocessor">#define PIO_ABCDSR_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_ABCDSR[2]) Peripheral Select. */</span>
<a name="l03942"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaf1732484d42b734f43c8d0e6c6451705">03942</a> <span class="preprocessor">#define PIO_ABCDSR_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_ABCDSR[2]) Peripheral Select. */</span>
<a name="l03943"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga3ffcbf6a057fd74bee9361bcec9ea0e2">03943</a> <span class="preprocessor">#define PIO_ABCDSR_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_ABCDSR[2]) Peripheral Select. */</span>
<a name="l03944"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaebf732f6aa6f520d9cd90b84efd7c0c8">03944</a> <span class="preprocessor">#define PIO_ABCDSR_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_ABCDSR[2]) Peripheral Select. */</span>
<a name="l03945"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gafb6281a1787ce991423053505b45cfc7">03945</a> <span class="preprocessor">#define PIO_ABCDSR_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_ABCDSR[2]) Peripheral Select. */</span>
<a name="l03946"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gafa452948e1e78f82e63a03772d484a4e">03946</a> <span class="preprocessor">#define PIO_ABCDSR_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_ABCDSR[2]) Peripheral Select. */</span>
<a name="l03947"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga4896d038b40c64f5366a3e71613fb93c">03947</a> <span class="preprocessor">#define PIO_ABCDSR_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_ABCDSR[2]) Peripheral Select. */</span>
<a name="l03948"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga793d9be17489af9cd62416725664d33a">03948</a> <span class="preprocessor">#define PIO_ABCDSR_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_ABCDSR[2]) Peripheral Select. */</span>
<a name="l03949"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gafb05826dc043e87d4b38ff292e254f6d">03949</a> <span class="preprocessor">#define PIO_ABCDSR_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_ABCDSR[2]) Peripheral Select. */</span>
<a name="l03950"></a>03950 <span class="comment">/* -------- PIO_IFSCDR : (PIO Offset: 0x0080) Input Filter Slow Clock Disable Register -------- */</span>
<a name="l03951"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gacfeb52055274e692c3eb5f8830919cca">03951</a> <span class="preprocessor">#define PIO_IFSCDR_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */</span>
<a name="l03952"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gababe4719f73701d15f08410dfae0dcd5">03952</a> <span class="preprocessor">#define PIO_IFSCDR_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */</span>
<a name="l03953"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga18461e75582028f90e6be48c7b8650b9">03953</a> <span class="preprocessor">#define PIO_IFSCDR_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */</span>
<a name="l03954"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga9232c82d09d72f7ff3e5106b992267f1">03954</a> <span class="preprocessor">#define PIO_IFSCDR_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */</span>
<a name="l03955"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga934746460e17e4b3f596e62a0b5c98a8">03955</a> <span class="preprocessor">#define PIO_IFSCDR_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */</span>
<a name="l03956"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga7b71661159f9712cf04472066f29eae4">03956</a> <span class="preprocessor">#define PIO_IFSCDR_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */</span>
<a name="l03957"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga4ce37d219fc145e462c16f6003ce6ad4">03957</a> <span class="preprocessor">#define PIO_IFSCDR_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */</span>
<a name="l03958"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga79c67dfd017fe9f26d9cb73a3b732a81">03958</a> <span class="preprocessor">#define PIO_IFSCDR_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */</span>
<a name="l03959"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga0577b53fb7e11c2d057f531a8eb22729">03959</a> <span class="preprocessor">#define PIO_IFSCDR_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */</span>
<a name="l03960"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga177428e6478ee84a4bf93a45e0c6cf9a">03960</a> <span class="preprocessor">#define PIO_IFSCDR_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */</span>
<a name="l03961"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga7b1f837fc810d2532767e801a9e04839">03961</a> <span class="preprocessor">#define PIO_IFSCDR_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */</span>
<a name="l03962"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gab44945c5e2ec7365ab375fa89a620162">03962</a> <span class="preprocessor">#define PIO_IFSCDR_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */</span>
<a name="l03963"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gafd526c7da7d3ac258d5a3ba4e1a1033f">03963</a> <span class="preprocessor">#define PIO_IFSCDR_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */</span>
<a name="l03964"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga8732e95efe7e111b25427d9845a4f4c0">03964</a> <span class="preprocessor">#define PIO_IFSCDR_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */</span>
<a name="l03965"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga7b6334a203e292748dd260dbb51951ef">03965</a> <span class="preprocessor">#define PIO_IFSCDR_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */</span>
<a name="l03966"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga49fe6b9ba4ba06de5ac8a5d9caa10f7f">03966</a> <span class="preprocessor">#define PIO_IFSCDR_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */</span>
<a name="l03967"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga77a75ffc6a6aabed99bc95b799ca9860">03967</a> <span class="preprocessor">#define PIO_IFSCDR_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */</span>
<a name="l03968"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga4e6df49522f6b5b4f0f3db2eda5b8cf8">03968</a> <span class="preprocessor">#define PIO_IFSCDR_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */</span>
<a name="l03969"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gae818a77742539fa7ee402586863a6948">03969</a> <span class="preprocessor">#define PIO_IFSCDR_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */</span>
<a name="l03970"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga53d8763233b3dd6d648dd593b5fc5088">03970</a> <span class="preprocessor">#define PIO_IFSCDR_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */</span>
<a name="l03971"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga78c5a554da89f7c23d2c2635a5e165ba">03971</a> <span class="preprocessor">#define PIO_IFSCDR_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */</span>
<a name="l03972"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga668842379a10eedd1d9f9a7ba8d97bd6">03972</a> <span class="preprocessor">#define PIO_IFSCDR_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */</span>
<a name="l03973"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga8bff5aadea9a2adeaa84447b4b125ad7">03973</a> <span class="preprocessor">#define PIO_IFSCDR_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */</span>
<a name="l03974"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gae0aaceec8687cd5634f53c12c3204446">03974</a> <span class="preprocessor">#define PIO_IFSCDR_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */</span>
<a name="l03975"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga15247a2d8a28c465dc076134fbce6987">03975</a> <span class="preprocessor">#define PIO_IFSCDR_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */</span>
<a name="l03976"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga8dc7c5236174e5fc30c4eff534d3ce72">03976</a> <span class="preprocessor">#define PIO_IFSCDR_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */</span>
<a name="l03977"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga52a02587f68f888f0ff7b0d432d38149">03977</a> <span class="preprocessor">#define PIO_IFSCDR_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */</span>
<a name="l03978"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaf3c5929d92932283ab94a5271b03d46b">03978</a> <span class="preprocessor">#define PIO_IFSCDR_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */</span>
<a name="l03979"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaed943bd2530aa0f9ebd5f34672adb647">03979</a> <span class="preprocessor">#define PIO_IFSCDR_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */</span>
<a name="l03980"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga69d08cf5f7498e2cdc0f2d8ca9702e2b">03980</a> <span class="preprocessor">#define PIO_IFSCDR_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */</span>
<a name="l03981"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga6b27be017321a39edb1590053cb635fb">03981</a> <span class="preprocessor">#define PIO_IFSCDR_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */</span>
<a name="l03982"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gac84c7169cd53649b70183dbef75cb33a">03982</a> <span class="preprocessor">#define PIO_IFSCDR_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */</span>
<a name="l03983"></a>03983 <span class="comment">/* -------- PIO_IFSCER : (PIO Offset: 0x0084) Input Filter Slow Clock Enable Register -------- */</span>
<a name="l03984"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga9cff22950266b77998269415520ae830">03984</a> <span class="preprocessor">#define PIO_IFSCER_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_IFSCER) Debouncing Filtering Select. */</span>
<a name="l03985"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaa09aa5c81910bac14eb09a8f6bc7a0d1">03985</a> <span class="preprocessor">#define PIO_IFSCER_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_IFSCER) Debouncing Filtering Select. */</span>
<a name="l03986"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga803a6fc9318361f57f97c375e672c04f">03986</a> <span class="preprocessor">#define PIO_IFSCER_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_IFSCER) Debouncing Filtering Select. */</span>
<a name="l03987"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga50a63ae223a4800c35277ca0f1c4e70d">03987</a> <span class="preprocessor">#define PIO_IFSCER_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_IFSCER) Debouncing Filtering Select. */</span>
<a name="l03988"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga616f1a9a129a7a9bbf1c0ff77a9a053f">03988</a> <span class="preprocessor">#define PIO_IFSCER_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_IFSCER) Debouncing Filtering Select. */</span>
<a name="l03989"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga44ba8391e82b46493bd0383352bc18fa">03989</a> <span class="preprocessor">#define PIO_IFSCER_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_IFSCER) Debouncing Filtering Select. */</span>
<a name="l03990"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga15bc67456270e096419cc15766325b52">03990</a> <span class="preprocessor">#define PIO_IFSCER_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_IFSCER) Debouncing Filtering Select. */</span>
<a name="l03991"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gab8205d6ce6533670eedcd2ad5e665df4">03991</a> <span class="preprocessor">#define PIO_IFSCER_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_IFSCER) Debouncing Filtering Select. */</span>
<a name="l03992"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga1e184c5cf9cae6cee00fb029ea983237">03992</a> <span class="preprocessor">#define PIO_IFSCER_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_IFSCER) Debouncing Filtering Select. */</span>
<a name="l03993"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gadc5594735941530da7bd637bb9f02cb0">03993</a> <span class="preprocessor">#define PIO_IFSCER_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_IFSCER) Debouncing Filtering Select. */</span>
<a name="l03994"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga2a26b6d934a0debd1fecd748d4939cf6">03994</a> <span class="preprocessor">#define PIO_IFSCER_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_IFSCER) Debouncing Filtering Select. */</span>
<a name="l03995"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gad184e668dfd227e14a8760ccb3b32219">03995</a> <span class="preprocessor">#define PIO_IFSCER_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_IFSCER) Debouncing Filtering Select. */</span>
<a name="l03996"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga4cca75bf867d11bb6909b75f035687ba">03996</a> <span class="preprocessor">#define PIO_IFSCER_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_IFSCER) Debouncing Filtering Select. */</span>
<a name="l03997"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga0956e116685e51a2d24ad48aaccb06cd">03997</a> <span class="preprocessor">#define PIO_IFSCER_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_IFSCER) Debouncing Filtering Select. */</span>
<a name="l03998"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaff30a21b7a3c2288625cc8c4cd87cbf2">03998</a> <span class="preprocessor">#define PIO_IFSCER_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_IFSCER) Debouncing Filtering Select. */</span>
<a name="l03999"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gad2bc294cea6af5f86a3a3277ceafd8ca">03999</a> <span class="preprocessor">#define PIO_IFSCER_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_IFSCER) Debouncing Filtering Select. */</span>
<a name="l04000"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gac926113585bbdd6c79fe03884fbe30b7">04000</a> <span class="preprocessor">#define PIO_IFSCER_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_IFSCER) Debouncing Filtering Select. */</span>
<a name="l04001"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gad9a240cfeb07b256ee7a6bbb25da2e2d">04001</a> <span class="preprocessor">#define PIO_IFSCER_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_IFSCER) Debouncing Filtering Select. */</span>
<a name="l04002"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gae1f84826c5f30c3f392359776e5f2c12">04002</a> <span class="preprocessor">#define PIO_IFSCER_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_IFSCER) Debouncing Filtering Select. */</span>
<a name="l04003"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gadc1a0ad6f3d2fb0ab353055967dcc522">04003</a> <span class="preprocessor">#define PIO_IFSCER_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_IFSCER) Debouncing Filtering Select. */</span>
<a name="l04004"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gae223bb1c5968a2093a46b8afb92a74dc">04004</a> <span class="preprocessor">#define PIO_IFSCER_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_IFSCER) Debouncing Filtering Select. */</span>
<a name="l04005"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga3b2ceecbcded991e390176c93dbfa62d">04005</a> <span class="preprocessor">#define PIO_IFSCER_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_IFSCER) Debouncing Filtering Select. */</span>
<a name="l04006"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga3bb380cc5d4984da0d70556da8e8c977">04006</a> <span class="preprocessor">#define PIO_IFSCER_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_IFSCER) Debouncing Filtering Select. */</span>
<a name="l04007"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga252eab9da1ac0f66701f665396dcb1e5">04007</a> <span class="preprocessor">#define PIO_IFSCER_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_IFSCER) Debouncing Filtering Select. */</span>
<a name="l04008"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gab5e93d27272eaeecec6ba6902011cd69">04008</a> <span class="preprocessor">#define PIO_IFSCER_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_IFSCER) Debouncing Filtering Select. */</span>
<a name="l04009"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaabc82829d3665345fa6164a2a65ae606">04009</a> <span class="preprocessor">#define PIO_IFSCER_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_IFSCER) Debouncing Filtering Select. */</span>
<a name="l04010"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gacc812d024603572d9e1c2f028ad0ed78">04010</a> <span class="preprocessor">#define PIO_IFSCER_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_IFSCER) Debouncing Filtering Select. */</span>
<a name="l04011"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaf4f5accfd46fcf095e4f3e54803300fe">04011</a> <span class="preprocessor">#define PIO_IFSCER_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_IFSCER) Debouncing Filtering Select. */</span>
<a name="l04012"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga198325556c40a167cb7c3301ca659e70">04012</a> <span class="preprocessor">#define PIO_IFSCER_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_IFSCER) Debouncing Filtering Select. */</span>
<a name="l04013"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga42b21aced0b736af547291331502df77">04013</a> <span class="preprocessor">#define PIO_IFSCER_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_IFSCER) Debouncing Filtering Select. */</span>
<a name="l04014"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga71f816084547abcb9d9318a985dcad56">04014</a> <span class="preprocessor">#define PIO_IFSCER_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_IFSCER) Debouncing Filtering Select. */</span>
<a name="l04015"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga5c9068bf5bb291c55bce5e12cbbd5978">04015</a> <span class="preprocessor">#define PIO_IFSCER_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_IFSCER) Debouncing Filtering Select. */</span>
<a name="l04016"></a>04016 <span class="comment">/* -------- PIO_IFSCSR : (PIO Offset: 0x0088) Input Filter Slow Clock Status Register -------- */</span>
<a name="l04017"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gac9fac575e40f458587908baf1a27d8f3">04017</a> <span class="preprocessor">#define PIO_IFSCSR_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */</span>
<a name="l04018"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gad8ded552cfab0cc4c2e2778d97d0d299">04018</a> <span class="preprocessor">#define PIO_IFSCSR_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */</span>
<a name="l04019"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga65b8c9bdbb50f5ea5e3e94968cb48322">04019</a> <span class="preprocessor">#define PIO_IFSCSR_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */</span>
<a name="l04020"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga7c2d09b7e42693bb027188d695ae1228">04020</a> <span class="preprocessor">#define PIO_IFSCSR_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */</span>
<a name="l04021"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga6ef755716a8337b66378bd0d58d455ac">04021</a> <span class="preprocessor">#define PIO_IFSCSR_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */</span>
<a name="l04022"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga3ccd65c60280e55f9d21991b63de2b54">04022</a> <span class="preprocessor">#define PIO_IFSCSR_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */</span>
<a name="l04023"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga31e19c01f6b1a039a9c4d25818f0d3a4">04023</a> <span class="preprocessor">#define PIO_IFSCSR_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */</span>
<a name="l04024"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga61ae73fa05436c3aa368c286d7a9543b">04024</a> <span class="preprocessor">#define PIO_IFSCSR_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */</span>
<a name="l04025"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gacfb4f275375aeed6e92420f6b1910a79">04025</a> <span class="preprocessor">#define PIO_IFSCSR_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */</span>
<a name="l04026"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga271aeb55af1e91b6d02014c228ed5e2b">04026</a> <span class="preprocessor">#define PIO_IFSCSR_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */</span>
<a name="l04027"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaa6bacf2f377203b9786fd8ce80f7d8c5">04027</a> <span class="preprocessor">#define PIO_IFSCSR_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */</span>
<a name="l04028"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga220a39bbca69ee9a20ca9c8386a2b989">04028</a> <span class="preprocessor">#define PIO_IFSCSR_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */</span>
<a name="l04029"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga31d66fd09e77c86f7d985537b239411b">04029</a> <span class="preprocessor">#define PIO_IFSCSR_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */</span>
<a name="l04030"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaf0256c62e592a9d68029eed77023316b">04030</a> <span class="preprocessor">#define PIO_IFSCSR_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */</span>
<a name="l04031"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga2426ea3e5d8c1f5672a859c63c1ef50a">04031</a> <span class="preprocessor">#define PIO_IFSCSR_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */</span>
<a name="l04032"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga69be0050c385c789497fbd4b30e95a22">04032</a> <span class="preprocessor">#define PIO_IFSCSR_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */</span>
<a name="l04033"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga35a4dccda416f65f5ec97bcfdb437ff9">04033</a> <span class="preprocessor">#define PIO_IFSCSR_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */</span>
<a name="l04034"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga5587cd3e62c63afb73dcda7a3a23b85f">04034</a> <span class="preprocessor">#define PIO_IFSCSR_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */</span>
<a name="l04035"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga9626f0c663dc1683cbd635f5bb791c42">04035</a> <span class="preprocessor">#define PIO_IFSCSR_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */</span>
<a name="l04036"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga7cae5f0d0d4841527f76e38b9d4c5cf9">04036</a> <span class="preprocessor">#define PIO_IFSCSR_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */</span>
<a name="l04037"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaea32dbceaa24f82a108aaca4a1094b09">04037</a> <span class="preprocessor">#define PIO_IFSCSR_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */</span>
<a name="l04038"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga6159ff9f0058da95852c4d7adfa86977">04038</a> <span class="preprocessor">#define PIO_IFSCSR_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */</span>
<a name="l04039"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gad8215c9d4b9855a0defa695232bd4a96">04039</a> <span class="preprocessor">#define PIO_IFSCSR_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */</span>
<a name="l04040"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga56bbc46d79a87a5428fb1f212c953e40">04040</a> <span class="preprocessor">#define PIO_IFSCSR_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */</span>
<a name="l04041"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaec85024d67dee504ab26a95c3badfa58">04041</a> <span class="preprocessor">#define PIO_IFSCSR_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */</span>
<a name="l04042"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga161c1813b850bfa77a7bb448ee247abc">04042</a> <span class="preprocessor">#define PIO_IFSCSR_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */</span>
<a name="l04043"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga4718f089e923958cdac9344f4cf96fac">04043</a> <span class="preprocessor">#define PIO_IFSCSR_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */</span>
<a name="l04044"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga1c39449ca3cda03c733b927e0fd4518b">04044</a> <span class="preprocessor">#define PIO_IFSCSR_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */</span>
<a name="l04045"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga8624dba4e0d164b2a5a16f8383cf859a">04045</a> <span class="preprocessor">#define PIO_IFSCSR_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */</span>
<a name="l04046"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga1648bc0f4b79674fa4816578ffbbdc5f">04046</a> <span class="preprocessor">#define PIO_IFSCSR_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */</span>
<a name="l04047"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga62a8859f894411f4c32fb5fbe1488d71">04047</a> <span class="preprocessor">#define PIO_IFSCSR_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */</span>
<a name="l04048"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga0495f37d2ff6deccbd8ff4d24ec15a98">04048</a> <span class="preprocessor">#define PIO_IFSCSR_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */</span>
<a name="l04049"></a>04049 <span class="comment">/* -------- PIO_SCDR : (PIO Offset: 0x008C) Slow Clock Divider Debouncing Register -------- */</span>
<a name="l04050"></a>04050 <span class="preprocessor">#define PIO_SCDR_DIV_Pos 0</span>
<a name="l04051"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga17c2168348c9f7acb1152efa7e53e642">04051</a> <span class="preprocessor"></span><span class="preprocessor">#define PIO_SCDR_DIV_Msk (0x3fffu &lt;&lt; PIO_SCDR_DIV_Pos) </span><span class="comment">/**&lt; \brief (PIO_SCDR)  */</span>
<a name="l04052"></a>04052 <span class="preprocessor">#define PIO_SCDR_DIV(value) ((PIO_SCDR_DIV_Msk &amp; ((value) &lt;&lt; PIO_SCDR_DIV_Pos)))</span>
<a name="l04053"></a>04053 <span class="preprocessor"></span><span class="comment">/* -------- PIO_PPDDR : (PIO Offset: 0x0090) Pad Pull-down Disable Register -------- */</span>
<a name="l04054"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gafb612a979289bf9edc67e4fc80b31205">04054</a> <span class="preprocessor">#define PIO_PPDDR_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_PPDDR) Pull Down Disable. */</span>
<a name="l04055"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gab8f5fe0206cc6f02947e683911e92dbc">04055</a> <span class="preprocessor">#define PIO_PPDDR_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_PPDDR) Pull Down Disable. */</span>
<a name="l04056"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga84f2173fc9c1cc223bb656fa7d61781c">04056</a> <span class="preprocessor">#define PIO_PPDDR_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_PPDDR) Pull Down Disable. */</span>
<a name="l04057"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga63eccb18cac7f6f008d3289e982e9dae">04057</a> <span class="preprocessor">#define PIO_PPDDR_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_PPDDR) Pull Down Disable. */</span>
<a name="l04058"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga6f8988e4610f2f98af62e0ee56669654">04058</a> <span class="preprocessor">#define PIO_PPDDR_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_PPDDR) Pull Down Disable. */</span>
<a name="l04059"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gacb376d51f7dd87e9d21fb929b6111812">04059</a> <span class="preprocessor">#define PIO_PPDDR_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_PPDDR) Pull Down Disable. */</span>
<a name="l04060"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga75b07aea93da14ff244a0457954130a0">04060</a> <span class="preprocessor">#define PIO_PPDDR_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_PPDDR) Pull Down Disable. */</span>
<a name="l04061"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaed1b454cc98010ce6fd1a67a93a94105">04061</a> <span class="preprocessor">#define PIO_PPDDR_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_PPDDR) Pull Down Disable. */</span>
<a name="l04062"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga5fb62032e9d591dfe8f2808ee27849a4">04062</a> <span class="preprocessor">#define PIO_PPDDR_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_PPDDR) Pull Down Disable. */</span>
<a name="l04063"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaa88354db08c6e4654d4001e352934d0a">04063</a> <span class="preprocessor">#define PIO_PPDDR_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_PPDDR) Pull Down Disable. */</span>
<a name="l04064"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gae58a3c6a4440571f3ca654872b308a6a">04064</a> <span class="preprocessor">#define PIO_PPDDR_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_PPDDR) Pull Down Disable. */</span>
<a name="l04065"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaaeb0bc97a574dac33791af1173b28f9d">04065</a> <span class="preprocessor">#define PIO_PPDDR_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_PPDDR) Pull Down Disable. */</span>
<a name="l04066"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga0ae8960ab7843fc6d1f501a3b82c6fbb">04066</a> <span class="preprocessor">#define PIO_PPDDR_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_PPDDR) Pull Down Disable. */</span>
<a name="l04067"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gac7aa26f3f1d17a4c80b9a41130fcc2a6">04067</a> <span class="preprocessor">#define PIO_PPDDR_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_PPDDR) Pull Down Disable. */</span>
<a name="l04068"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga78d988cd3f89df7c1809456f2e0582b1">04068</a> <span class="preprocessor">#define PIO_PPDDR_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_PPDDR) Pull Down Disable. */</span>
<a name="l04069"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gadfbce2983419620ae8da73f08a1bdc71">04069</a> <span class="preprocessor">#define PIO_PPDDR_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_PPDDR) Pull Down Disable. */</span>
<a name="l04070"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gab3ebfc20beca27b830a5bda8cf11ba7f">04070</a> <span class="preprocessor">#define PIO_PPDDR_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_PPDDR) Pull Down Disable. */</span>
<a name="l04071"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga3ba879ecfc9eb145e9b8a1652f84f170">04071</a> <span class="preprocessor">#define PIO_PPDDR_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_PPDDR) Pull Down Disable. */</span>
<a name="l04072"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gac3517d602d9a6638f0c2d15553515530">04072</a> <span class="preprocessor">#define PIO_PPDDR_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_PPDDR) Pull Down Disable. */</span>
<a name="l04073"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga7b40b0b181346224d55d0f862e75f338">04073</a> <span class="preprocessor">#define PIO_PPDDR_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_PPDDR) Pull Down Disable. */</span>
<a name="l04074"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaf910c38739f8d5a8f6bf635403c92df5">04074</a> <span class="preprocessor">#define PIO_PPDDR_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_PPDDR) Pull Down Disable. */</span>
<a name="l04075"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga005841f1720f7e37b19d5d2fe1edd4aa">04075</a> <span class="preprocessor">#define PIO_PPDDR_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_PPDDR) Pull Down Disable. */</span>
<a name="l04076"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga7c771a1049e3e700c95ba5375d0d3451">04076</a> <span class="preprocessor">#define PIO_PPDDR_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_PPDDR) Pull Down Disable. */</span>
<a name="l04077"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga82ff1bd6a5b213181e32f325b01a7025">04077</a> <span class="preprocessor">#define PIO_PPDDR_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_PPDDR) Pull Down Disable. */</span>
<a name="l04078"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gae00ea6f0bac42c676aab83560667e15e">04078</a> <span class="preprocessor">#define PIO_PPDDR_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_PPDDR) Pull Down Disable. */</span>
<a name="l04079"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga0057fb134a90fb5d49e9a061cf21db0a">04079</a> <span class="preprocessor">#define PIO_PPDDR_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_PPDDR) Pull Down Disable. */</span>
<a name="l04080"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaf33029320ad4fed6a66f5ae01822807e">04080</a> <span class="preprocessor">#define PIO_PPDDR_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_PPDDR) Pull Down Disable. */</span>
<a name="l04081"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga756abc7826d739f22a868d31c5925196">04081</a> <span class="preprocessor">#define PIO_PPDDR_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_PPDDR) Pull Down Disable. */</span>
<a name="l04082"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gacb0c79db3374ba7bd397f28ffc19e542">04082</a> <span class="preprocessor">#define PIO_PPDDR_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_PPDDR) Pull Down Disable. */</span>
<a name="l04083"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga731fbd1f5964b994e04cf646059d606c">04083</a> <span class="preprocessor">#define PIO_PPDDR_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_PPDDR) Pull Down Disable. */</span>
<a name="l04084"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga454ea61db593399ba5da3efdbd2d1b10">04084</a> <span class="preprocessor">#define PIO_PPDDR_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_PPDDR) Pull Down Disable. */</span>
<a name="l04085"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gad60323af0392d7526b74861e890708ae">04085</a> <span class="preprocessor">#define PIO_PPDDR_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_PPDDR) Pull Down Disable. */</span>
<a name="l04086"></a>04086 <span class="comment">/* -------- PIO_PPDER : (PIO Offset: 0x0094) Pad Pull-down Enable Register -------- */</span>
<a name="l04087"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gad115a44024a530349f305b12a908687c">04087</a> <span class="preprocessor">#define PIO_PPDER_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_PPDER) Pull Down Enable. */</span>
<a name="l04088"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gacbbb96c550f514d08664ad4d60366a7e">04088</a> <span class="preprocessor">#define PIO_PPDER_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_PPDER) Pull Down Enable. */</span>
<a name="l04089"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga0f599fecd123b2da057d03dd31771291">04089</a> <span class="preprocessor">#define PIO_PPDER_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_PPDER) Pull Down Enable. */</span>
<a name="l04090"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga672afd61a6577511d074e39d056574f4">04090</a> <span class="preprocessor">#define PIO_PPDER_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_PPDER) Pull Down Enable. */</span>
<a name="l04091"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga47b5fb0ed832853b4debf0b87baf69f6">04091</a> <span class="preprocessor">#define PIO_PPDER_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_PPDER) Pull Down Enable. */</span>
<a name="l04092"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gabb443e0b2187393b9cd453ea001aa947">04092</a> <span class="preprocessor">#define PIO_PPDER_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_PPDER) Pull Down Enable. */</span>
<a name="l04093"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaa1bd63c0b830002e5332bc7c29eafc7c">04093</a> <span class="preprocessor">#define PIO_PPDER_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_PPDER) Pull Down Enable. */</span>
<a name="l04094"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaf648ae8ccd5de5adbba734cdf4df0344">04094</a> <span class="preprocessor">#define PIO_PPDER_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_PPDER) Pull Down Enable. */</span>
<a name="l04095"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gab9cc0646e7848af14426581c78bb9abe">04095</a> <span class="preprocessor">#define PIO_PPDER_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_PPDER) Pull Down Enable. */</span>
<a name="l04096"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga9dcaa8c5f4e70224711f6554dda7cf37">04096</a> <span class="preprocessor">#define PIO_PPDER_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_PPDER) Pull Down Enable. */</span>
<a name="l04097"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gae21e04fc2783d0ad0cb38a1e706c4598">04097</a> <span class="preprocessor">#define PIO_PPDER_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_PPDER) Pull Down Enable. */</span>
<a name="l04098"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga25b785b5d031087f7e37b2709c104a36">04098</a> <span class="preprocessor">#define PIO_PPDER_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_PPDER) Pull Down Enable. */</span>
<a name="l04099"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga620ecb6ebf411c56c7a30085ef950131">04099</a> <span class="preprocessor">#define PIO_PPDER_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_PPDER) Pull Down Enable. */</span>
<a name="l04100"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga3802074b76bd9c5a384ee4cbf7859fc3">04100</a> <span class="preprocessor">#define PIO_PPDER_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_PPDER) Pull Down Enable. */</span>
<a name="l04101"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga5df8f5cdf5a892ee051002a2bd6509f7">04101</a> <span class="preprocessor">#define PIO_PPDER_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_PPDER) Pull Down Enable. */</span>
<a name="l04102"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga74e11d3fa7eb99b89f5e9e9272f84b0f">04102</a> <span class="preprocessor">#define PIO_PPDER_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_PPDER) Pull Down Enable. */</span>
<a name="l04103"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga5a9d3f035eea3d5ce8ac635bb17cb5f0">04103</a> <span class="preprocessor">#define PIO_PPDER_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_PPDER) Pull Down Enable. */</span>
<a name="l04104"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaa2467fa46d21e9f174361ac026c4a6e9">04104</a> <span class="preprocessor">#define PIO_PPDER_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_PPDER) Pull Down Enable. */</span>
<a name="l04105"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gac895d7da6d844ee9fbe3de2405b7097a">04105</a> <span class="preprocessor">#define PIO_PPDER_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_PPDER) Pull Down Enable. */</span>
<a name="l04106"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga9531878681d547720b9dfbedf4d733ab">04106</a> <span class="preprocessor">#define PIO_PPDER_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_PPDER) Pull Down Enable. */</span>
<a name="l04107"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga228226d1a3d9727b300e263119b056ac">04107</a> <span class="preprocessor">#define PIO_PPDER_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_PPDER) Pull Down Enable. */</span>
<a name="l04108"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaec91c073350f6a3fa5a930ae688657a7">04108</a> <span class="preprocessor">#define PIO_PPDER_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_PPDER) Pull Down Enable. */</span>
<a name="l04109"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gad0e7a0f6bdcc502f50484485692b2ba9">04109</a> <span class="preprocessor">#define PIO_PPDER_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_PPDER) Pull Down Enable. */</span>
<a name="l04110"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga0c1b514d51081f46445bcd81cd0d5dfb">04110</a> <span class="preprocessor">#define PIO_PPDER_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_PPDER) Pull Down Enable. */</span>
<a name="l04111"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga344d14d50f4b2d6fe4aa24fb37a27e33">04111</a> <span class="preprocessor">#define PIO_PPDER_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_PPDER) Pull Down Enable. */</span>
<a name="l04112"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga6b01f2019241157c88b941033f71f9b9">04112</a> <span class="preprocessor">#define PIO_PPDER_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_PPDER) Pull Down Enable. */</span>
<a name="l04113"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gabc5be090ef1eeb929e91fa5eb9a5b125">04113</a> <span class="preprocessor">#define PIO_PPDER_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_PPDER) Pull Down Enable. */</span>
<a name="l04114"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaa4b5086503e2ab0c33a5f88d59a53dcc">04114</a> <span class="preprocessor">#define PIO_PPDER_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_PPDER) Pull Down Enable. */</span>
<a name="l04115"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga1008b615469d9f8605d428b2328416ec">04115</a> <span class="preprocessor">#define PIO_PPDER_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_PPDER) Pull Down Enable. */</span>
<a name="l04116"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga39e77acd8af94c1162624ce42c6d5563">04116</a> <span class="preprocessor">#define PIO_PPDER_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_PPDER) Pull Down Enable. */</span>
<a name="l04117"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gab4ed8c09ca674fc22a1c6daea505ce04">04117</a> <span class="preprocessor">#define PIO_PPDER_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_PPDER) Pull Down Enable. */</span>
<a name="l04118"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga649a27619cfb8fb63aca26c7bab0c0ce">04118</a> <span class="preprocessor">#define PIO_PPDER_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_PPDER) Pull Down Enable. */</span>
<a name="l04119"></a>04119 <span class="comment">/* -------- PIO_PPDSR : (PIO Offset: 0x0098) Pad Pull-down Status Register -------- */</span>
<a name="l04120"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga31cf8235be5a74fc726db875ad89dfe2">04120</a> <span class="preprocessor">#define PIO_PPDSR_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_PPDSR) Pull Down Status. */</span>
<a name="l04121"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga0b0d375ac7e78323c641860c43b6e5d7">04121</a> <span class="preprocessor">#define PIO_PPDSR_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_PPDSR) Pull Down Status. */</span>
<a name="l04122"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga730cc1c26261f4a51776df2c562e1771">04122</a> <span class="preprocessor">#define PIO_PPDSR_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_PPDSR) Pull Down Status. */</span>
<a name="l04123"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga6740631cb10d1b4f1af63216d5876bbb">04123</a> <span class="preprocessor">#define PIO_PPDSR_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_PPDSR) Pull Down Status. */</span>
<a name="l04124"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaa862fd1af0e3b1aeaa3b94e72f55abf4">04124</a> <span class="preprocessor">#define PIO_PPDSR_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_PPDSR) Pull Down Status. */</span>
<a name="l04125"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga3f8bda7b40ad5eb798d727d2e009ec4f">04125</a> <span class="preprocessor">#define PIO_PPDSR_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_PPDSR) Pull Down Status. */</span>
<a name="l04126"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gae77c6900852626347fa3d4fd14aeffec">04126</a> <span class="preprocessor">#define PIO_PPDSR_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_PPDSR) Pull Down Status. */</span>
<a name="l04127"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga51a5c19cd4ccc11f49718573b025d0c2">04127</a> <span class="preprocessor">#define PIO_PPDSR_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_PPDSR) Pull Down Status. */</span>
<a name="l04128"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga374ef681ca3c1da3b22d4673836effbc">04128</a> <span class="preprocessor">#define PIO_PPDSR_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_PPDSR) Pull Down Status. */</span>
<a name="l04129"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga35448f2c108f12884852f08ed5f95784">04129</a> <span class="preprocessor">#define PIO_PPDSR_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_PPDSR) Pull Down Status. */</span>
<a name="l04130"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga373ab849cf8abafa408416bdaf7ebc8b">04130</a> <span class="preprocessor">#define PIO_PPDSR_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_PPDSR) Pull Down Status. */</span>
<a name="l04131"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gafed405e8178e52cd37fd3caae92c51d9">04131</a> <span class="preprocessor">#define PIO_PPDSR_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_PPDSR) Pull Down Status. */</span>
<a name="l04132"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga54eb5574f591827cf9fc0556469013cc">04132</a> <span class="preprocessor">#define PIO_PPDSR_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_PPDSR) Pull Down Status. */</span>
<a name="l04133"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaa0478a63856c784a97daff2407bce313">04133</a> <span class="preprocessor">#define PIO_PPDSR_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_PPDSR) Pull Down Status. */</span>
<a name="l04134"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga33ed18ecb82ecb7f3106bab8903cc691">04134</a> <span class="preprocessor">#define PIO_PPDSR_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_PPDSR) Pull Down Status. */</span>
<a name="l04135"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gab0fa0c9f09a953b9792655e648edb882">04135</a> <span class="preprocessor">#define PIO_PPDSR_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_PPDSR) Pull Down Status. */</span>
<a name="l04136"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga805d8ca915cda71e1dc7d2774dfc4f24">04136</a> <span class="preprocessor">#define PIO_PPDSR_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_PPDSR) Pull Down Status. */</span>
<a name="l04137"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga626a891b9e1e755218d64c8e3771484c">04137</a> <span class="preprocessor">#define PIO_PPDSR_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_PPDSR) Pull Down Status. */</span>
<a name="l04138"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga762a6d9278d86b672d2ebf509e648df0">04138</a> <span class="preprocessor">#define PIO_PPDSR_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_PPDSR) Pull Down Status. */</span>
<a name="l04139"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaaa44f9257e052b285aaef9fd9fb40704">04139</a> <span class="preprocessor">#define PIO_PPDSR_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_PPDSR) Pull Down Status. */</span>
<a name="l04140"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga3c3a4011d65d4022a49a58da36902860">04140</a> <span class="preprocessor">#define PIO_PPDSR_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_PPDSR) Pull Down Status. */</span>
<a name="l04141"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gad5c5ecd8518c47b4a375fe3a202e59ef">04141</a> <span class="preprocessor">#define PIO_PPDSR_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_PPDSR) Pull Down Status. */</span>
<a name="l04142"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga7982a1dd031465738c7590409938536f">04142</a> <span class="preprocessor">#define PIO_PPDSR_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_PPDSR) Pull Down Status. */</span>
<a name="l04143"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga5406a966115da55064a27dae68fe03de">04143</a> <span class="preprocessor">#define PIO_PPDSR_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_PPDSR) Pull Down Status. */</span>
<a name="l04144"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gad087884c35d428ed97d74b47e8b30dfa">04144</a> <span class="preprocessor">#define PIO_PPDSR_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_PPDSR) Pull Down Status. */</span>
<a name="l04145"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gafc642f9de8c59917a038b3bc987ea909">04145</a> <span class="preprocessor">#define PIO_PPDSR_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_PPDSR) Pull Down Status. */</span>
<a name="l04146"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaf477af35d966899081333192cdf87e22">04146</a> <span class="preprocessor">#define PIO_PPDSR_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_PPDSR) Pull Down Status. */</span>
<a name="l04147"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga2da7ee93c128ee116c1fdf029c95c041">04147</a> <span class="preprocessor">#define PIO_PPDSR_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_PPDSR) Pull Down Status. */</span>
<a name="l04148"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga73420debd675ff1ad2fa6d9cb0b19889">04148</a> <span class="preprocessor">#define PIO_PPDSR_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_PPDSR) Pull Down Status. */</span>
<a name="l04149"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gad630560e56a8c69c8d375bbe3f09bc93">04149</a> <span class="preprocessor">#define PIO_PPDSR_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_PPDSR) Pull Down Status. */</span>
<a name="l04150"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gae59df17a4a77dfa71a0bcd6bd7988a06">04150</a> <span class="preprocessor">#define PIO_PPDSR_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_PPDSR) Pull Down Status. */</span>
<a name="l04151"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gad3ebc135aedd54bd2d4cef63542fab23">04151</a> <span class="preprocessor">#define PIO_PPDSR_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_PPDSR) Pull Down Status. */</span>
<a name="l04152"></a>04152 <span class="comment">/* -------- PIO_OWER : (PIO Offset: 0x00A0) Output Write Enable -------- */</span>
<a name="l04153"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga86df106db4ffb1da3ac1e1868d245df0">04153</a> <span class="preprocessor">#define PIO_OWER_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_OWER) Output Write Enable. */</span>
<a name="l04154"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga3f6353586ef35f339a903aa5cd5ece5c">04154</a> <span class="preprocessor">#define PIO_OWER_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_OWER) Output Write Enable. */</span>
<a name="l04155"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga6a3b27274cdab56524b8dcbbcf2d5b39">04155</a> <span class="preprocessor">#define PIO_OWER_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_OWER) Output Write Enable. */</span>
<a name="l04156"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gad894e5a5e02ff000ccdfa654a736ccdb">04156</a> <span class="preprocessor">#define PIO_OWER_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_OWER) Output Write Enable. */</span>
<a name="l04157"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gac135fdfd635412d830374db97eac1806">04157</a> <span class="preprocessor">#define PIO_OWER_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_OWER) Output Write Enable. */</span>
<a name="l04158"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga99cc45ecaee99a04535e9d60c9d5d471">04158</a> <span class="preprocessor">#define PIO_OWER_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_OWER) Output Write Enable. */</span>
<a name="l04159"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga799e162b89b80d74845df282dd49ab0d">04159</a> <span class="preprocessor">#define PIO_OWER_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_OWER) Output Write Enable. */</span>
<a name="l04160"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gac742c4150ec3d448bfe64db40088b1fc">04160</a> <span class="preprocessor">#define PIO_OWER_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_OWER) Output Write Enable. */</span>
<a name="l04161"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga29c4b851a9b09ca560b87101d62c78e3">04161</a> <span class="preprocessor">#define PIO_OWER_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_OWER) Output Write Enable. */</span>
<a name="l04162"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gac1e21a28ae5bdda901609bb975b91282">04162</a> <span class="preprocessor">#define PIO_OWER_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_OWER) Output Write Enable. */</span>
<a name="l04163"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga4fca67bd3f7e31f2ae3df658b1e20fa6">04163</a> <span class="preprocessor">#define PIO_OWER_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_OWER) Output Write Enable. */</span>
<a name="l04164"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga8a28dc85dba96ab22fc7e580c7abe1c7">04164</a> <span class="preprocessor">#define PIO_OWER_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_OWER) Output Write Enable. */</span>
<a name="l04165"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaa6f0d21ebcee43ef13ee677e0769ad6c">04165</a> <span class="preprocessor">#define PIO_OWER_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_OWER) Output Write Enable. */</span>
<a name="l04166"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga4ad5314d9ad709f2b3a83cb72e2f5d5e">04166</a> <span class="preprocessor">#define PIO_OWER_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_OWER) Output Write Enable. */</span>
<a name="l04167"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaba983af8237c3b1da5b639e3b9eec9fc">04167</a> <span class="preprocessor">#define PIO_OWER_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_OWER) Output Write Enable. */</span>
<a name="l04168"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga9c0e293157301793da8e5ccd60febdfc">04168</a> <span class="preprocessor">#define PIO_OWER_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_OWER) Output Write Enable. */</span>
<a name="l04169"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga41452f8216f2f64dd493333e247314d4">04169</a> <span class="preprocessor">#define PIO_OWER_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_OWER) Output Write Enable. */</span>
<a name="l04170"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga8b6a5005dc726bdb39dda4d022479b44">04170</a> <span class="preprocessor">#define PIO_OWER_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_OWER) Output Write Enable. */</span>
<a name="l04171"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaeaeeae335e4975333e3b061a6b0eb458">04171</a> <span class="preprocessor">#define PIO_OWER_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_OWER) Output Write Enable. */</span>
<a name="l04172"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga5959bfa4d072aea291adc0b5078ef38b">04172</a> <span class="preprocessor">#define PIO_OWER_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_OWER) Output Write Enable. */</span>
<a name="l04173"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gad3015d1b3e20e8e0ff9a32971afc61bc">04173</a> <span class="preprocessor">#define PIO_OWER_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_OWER) Output Write Enable. */</span>
<a name="l04174"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gae1c32399d2dc8114171597dc7d095a31">04174</a> <span class="preprocessor">#define PIO_OWER_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_OWER) Output Write Enable. */</span>
<a name="l04175"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gabfd36cc32e150eab09e0a0943ea0867d">04175</a> <span class="preprocessor">#define PIO_OWER_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_OWER) Output Write Enable. */</span>
<a name="l04176"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gafba4e3222d592e0f3ecd3aee85045629">04176</a> <span class="preprocessor">#define PIO_OWER_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_OWER) Output Write Enable. */</span>
<a name="l04177"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gae4262772c10adb1764eec26522647cfb">04177</a> <span class="preprocessor">#define PIO_OWER_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_OWER) Output Write Enable. */</span>
<a name="l04178"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaf610924161ffc53aebda4c305dcf146d">04178</a> <span class="preprocessor">#define PIO_OWER_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_OWER) Output Write Enable. */</span>
<a name="l04179"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga8b953632129508611449c04a7588bc3d">04179</a> <span class="preprocessor">#define PIO_OWER_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_OWER) Output Write Enable. */</span>
<a name="l04180"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga02e0812a2d17001a90c69d2579ff28fd">04180</a> <span class="preprocessor">#define PIO_OWER_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_OWER) Output Write Enable. */</span>
<a name="l04181"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga65f7224fbdd18d6a7f23460565d4afda">04181</a> <span class="preprocessor">#define PIO_OWER_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_OWER) Output Write Enable. */</span>
<a name="l04182"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga83a8269b031ad475321a2ea98c108b2a">04182</a> <span class="preprocessor">#define PIO_OWER_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_OWER) Output Write Enable. */</span>
<a name="l04183"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga252e401ee7465a3b018dc8a8c6cd9ded">04183</a> <span class="preprocessor">#define PIO_OWER_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_OWER) Output Write Enable. */</span>
<a name="l04184"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaa6a4c66e3acecb80e3c94fa2f0d17dde">04184</a> <span class="preprocessor">#define PIO_OWER_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_OWER) Output Write Enable. */</span>
<a name="l04185"></a>04185 <span class="comment">/* -------- PIO_OWDR : (PIO Offset: 0x00A4) Output Write Disable -------- */</span>
<a name="l04186"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga0160fc4726c32b7a8eb768ea8426de5a">04186</a> <span class="preprocessor">#define PIO_OWDR_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_OWDR) Output Write Disable. */</span>
<a name="l04187"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga9fa9bb1f3f32b0540213165dab3738cb">04187</a> <span class="preprocessor">#define PIO_OWDR_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_OWDR) Output Write Disable. */</span>
<a name="l04188"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga93d9ef264f89bf988cfe9429ca119590">04188</a> <span class="preprocessor">#define PIO_OWDR_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_OWDR) Output Write Disable. */</span>
<a name="l04189"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga406f4c72287500cacbd2703b548b510f">04189</a> <span class="preprocessor">#define PIO_OWDR_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_OWDR) Output Write Disable. */</span>
<a name="l04190"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga0f1bc3516b427d922b375d68b57647eb">04190</a> <span class="preprocessor">#define PIO_OWDR_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_OWDR) Output Write Disable. */</span>
<a name="l04191"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga40aca95159d80b0beb21962144fe51e8">04191</a> <span class="preprocessor">#define PIO_OWDR_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_OWDR) Output Write Disable. */</span>
<a name="l04192"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga4dda76098041544239188eb03ff68e22">04192</a> <span class="preprocessor">#define PIO_OWDR_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_OWDR) Output Write Disable. */</span>
<a name="l04193"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga02b00b53d8c6164a810bb1bac42d89dd">04193</a> <span class="preprocessor">#define PIO_OWDR_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_OWDR) Output Write Disable. */</span>
<a name="l04194"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga1087916533535568266d8a5f178942c3">04194</a> <span class="preprocessor">#define PIO_OWDR_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_OWDR) Output Write Disable. */</span>
<a name="l04195"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaaa3e56e5e89596d3e4df563ccbe09228">04195</a> <span class="preprocessor">#define PIO_OWDR_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_OWDR) Output Write Disable. */</span>
<a name="l04196"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga6c471947b00851538c14a26a4266e2c9">04196</a> <span class="preprocessor">#define PIO_OWDR_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_OWDR) Output Write Disable. */</span>
<a name="l04197"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga9b034a3b1f5bd220a5a387763ad59f23">04197</a> <span class="preprocessor">#define PIO_OWDR_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_OWDR) Output Write Disable. */</span>
<a name="l04198"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga4b9e1ceff7378de9513c559141ab9dd3">04198</a> <span class="preprocessor">#define PIO_OWDR_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_OWDR) Output Write Disable. */</span>
<a name="l04199"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga1830c496dfa99e494652a133a6b06256">04199</a> <span class="preprocessor">#define PIO_OWDR_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_OWDR) Output Write Disable. */</span>
<a name="l04200"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga4be7edb9a8eb23d25daf372a87b3bf50">04200</a> <span class="preprocessor">#define PIO_OWDR_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_OWDR) Output Write Disable. */</span>
<a name="l04201"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaaad57c40c22c8b4cd7ad115ed67dc250">04201</a> <span class="preprocessor">#define PIO_OWDR_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_OWDR) Output Write Disable. */</span>
<a name="l04202"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaaa5fa02823c699f0b25e0a342006e727">04202</a> <span class="preprocessor">#define PIO_OWDR_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_OWDR) Output Write Disable. */</span>
<a name="l04203"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gab41d43dd76368e3a94f750b2ceced7d6">04203</a> <span class="preprocessor">#define PIO_OWDR_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_OWDR) Output Write Disable. */</span>
<a name="l04204"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gacab8a2854249b87cd0ba153817eb3aca">04204</a> <span class="preprocessor">#define PIO_OWDR_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_OWDR) Output Write Disable. */</span>
<a name="l04205"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga9d0fadb732bebe8a2563af7737336ebb">04205</a> <span class="preprocessor">#define PIO_OWDR_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_OWDR) Output Write Disable. */</span>
<a name="l04206"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga6df74ca13e570ece47b152ca34a7487c">04206</a> <span class="preprocessor">#define PIO_OWDR_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_OWDR) Output Write Disable. */</span>
<a name="l04207"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga6f0081e9551e48727fc8d1ac64d66353">04207</a> <span class="preprocessor">#define PIO_OWDR_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_OWDR) Output Write Disable. */</span>
<a name="l04208"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga583144ada605928b47b5b5a1a49b4f05">04208</a> <span class="preprocessor">#define PIO_OWDR_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_OWDR) Output Write Disable. */</span>
<a name="l04209"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga8b993738f3fc59fbce2d2d080220ef77">04209</a> <span class="preprocessor">#define PIO_OWDR_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_OWDR) Output Write Disable. */</span>
<a name="l04210"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gacc351ff712535c5a69112db59d4d6a58">04210</a> <span class="preprocessor">#define PIO_OWDR_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_OWDR) Output Write Disable. */</span>
<a name="l04211"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga86c42b000309ef16d995d7f6e497646b">04211</a> <span class="preprocessor">#define PIO_OWDR_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_OWDR) Output Write Disable. */</span>
<a name="l04212"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga31b75d6136fdcb071295d13d389f9e9d">04212</a> <span class="preprocessor">#define PIO_OWDR_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_OWDR) Output Write Disable. */</span>
<a name="l04213"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga1d1967d27c63df476115ed0a24422b60">04213</a> <span class="preprocessor">#define PIO_OWDR_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_OWDR) Output Write Disable. */</span>
<a name="l04214"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gae30640420977903a5c09d9bd904bb299">04214</a> <span class="preprocessor">#define PIO_OWDR_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_OWDR) Output Write Disable. */</span>
<a name="l04215"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga272a614429f0bf91ea7c288006d6b854">04215</a> <span class="preprocessor">#define PIO_OWDR_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_OWDR) Output Write Disable. */</span>
<a name="l04216"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga3e58d9167fa71361272e024bd63e76eb">04216</a> <span class="preprocessor">#define PIO_OWDR_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_OWDR) Output Write Disable. */</span>
<a name="l04217"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga74c9059fe75eb0959947876c7dcbf417">04217</a> <span class="preprocessor">#define PIO_OWDR_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_OWDR) Output Write Disable. */</span>
<a name="l04218"></a>04218 <span class="comment">/* -------- PIO_OWSR : (PIO Offset: 0x00A8) Output Write Status Register -------- */</span>
<a name="l04219"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gae0f6d812362f560105c62821d6350373">04219</a> <span class="preprocessor">#define PIO_OWSR_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_OWSR) Output Write Status. */</span>
<a name="l04220"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gad4c23daf12b05986c62a04bda357fd3a">04220</a> <span class="preprocessor">#define PIO_OWSR_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_OWSR) Output Write Status. */</span>
<a name="l04221"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gacf32ae1e46068fa332f9d52b133c4850">04221</a> <span class="preprocessor">#define PIO_OWSR_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_OWSR) Output Write Status. */</span>
<a name="l04222"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaa70a8f23d1963b4ca30629aac8dfcfbe">04222</a> <span class="preprocessor">#define PIO_OWSR_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_OWSR) Output Write Status. */</span>
<a name="l04223"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga73381e7f496a0483e63ae899b883a475">04223</a> <span class="preprocessor">#define PIO_OWSR_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_OWSR) Output Write Status. */</span>
<a name="l04224"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga6fa8b4fd3d13ed3f76569319e1ed0f79">04224</a> <span class="preprocessor">#define PIO_OWSR_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_OWSR) Output Write Status. */</span>
<a name="l04225"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga04c560f49b4b7132cf6fd3638d2e688f">04225</a> <span class="preprocessor">#define PIO_OWSR_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_OWSR) Output Write Status. */</span>
<a name="l04226"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga9254d5e26b37dd52efbaa5b89d9fbdaf">04226</a> <span class="preprocessor">#define PIO_OWSR_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_OWSR) Output Write Status. */</span>
<a name="l04227"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gabbeaf7598d451efa891af7d8382e78d0">04227</a> <span class="preprocessor">#define PIO_OWSR_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_OWSR) Output Write Status. */</span>
<a name="l04228"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga2c5992139690ce26d5f07f002c8e0f81">04228</a> <span class="preprocessor">#define PIO_OWSR_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_OWSR) Output Write Status. */</span>
<a name="l04229"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gac82c4a1b9b6ea21d4f629782491544a4">04229</a> <span class="preprocessor">#define PIO_OWSR_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_OWSR) Output Write Status. */</span>
<a name="l04230"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga9a8830bc4b3ad46dc94079e595f8fc66">04230</a> <span class="preprocessor">#define PIO_OWSR_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_OWSR) Output Write Status. */</span>
<a name="l04231"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga46fb0a0beb75f61f378ca344cc9dade9">04231</a> <span class="preprocessor">#define PIO_OWSR_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_OWSR) Output Write Status. */</span>
<a name="l04232"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga4a2ce1a95b25c64a21270fb7ca13441e">04232</a> <span class="preprocessor">#define PIO_OWSR_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_OWSR) Output Write Status. */</span>
<a name="l04233"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gafb7822f025f03dc37796702dde11e365">04233</a> <span class="preprocessor">#define PIO_OWSR_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_OWSR) Output Write Status. */</span>
<a name="l04234"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gab7456908226c113f887c29e987e20021">04234</a> <span class="preprocessor">#define PIO_OWSR_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_OWSR) Output Write Status. */</span>
<a name="l04235"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga8736a630be00cff0fe47c7f7a37ce1cc">04235</a> <span class="preprocessor">#define PIO_OWSR_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_OWSR) Output Write Status. */</span>
<a name="l04236"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga0f90c664a48e4dac042e24127bdb5f71">04236</a> <span class="preprocessor">#define PIO_OWSR_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_OWSR) Output Write Status. */</span>
<a name="l04237"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gada7103901a57e6501007119b1af2006a">04237</a> <span class="preprocessor">#define PIO_OWSR_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_OWSR) Output Write Status. */</span>
<a name="l04238"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga73780ec20f882b45ff396ab8e18b8092">04238</a> <span class="preprocessor">#define PIO_OWSR_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_OWSR) Output Write Status. */</span>
<a name="l04239"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga1c24d0aebdb4444074890a524c4feba1">04239</a> <span class="preprocessor">#define PIO_OWSR_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_OWSR) Output Write Status. */</span>
<a name="l04240"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga4ab8ffd2cc3be4772f43f317413c10aa">04240</a> <span class="preprocessor">#define PIO_OWSR_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_OWSR) Output Write Status. */</span>
<a name="l04241"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaae06f1cbcb48dccf836499b14dc65961">04241</a> <span class="preprocessor">#define PIO_OWSR_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_OWSR) Output Write Status. */</span>
<a name="l04242"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga8d6d0a651f629469456f8cc819962c71">04242</a> <span class="preprocessor">#define PIO_OWSR_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_OWSR) Output Write Status. */</span>
<a name="l04243"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaf0bd0eb18a4d51a53af8c6fd824a9e06">04243</a> <span class="preprocessor">#define PIO_OWSR_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_OWSR) Output Write Status. */</span>
<a name="l04244"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga60613c082dca4277574ae5844356a263">04244</a> <span class="preprocessor">#define PIO_OWSR_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_OWSR) Output Write Status. */</span>
<a name="l04245"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gafdb4e1c0834e5b4ef30c8f83b0660188">04245</a> <span class="preprocessor">#define PIO_OWSR_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_OWSR) Output Write Status. */</span>
<a name="l04246"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga107ef2a7314e32f154a4898d418c8750">04246</a> <span class="preprocessor">#define PIO_OWSR_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_OWSR) Output Write Status. */</span>
<a name="l04247"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga0db55222c86bea3fc5da0cb98b39cffd">04247</a> <span class="preprocessor">#define PIO_OWSR_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_OWSR) Output Write Status. */</span>
<a name="l04248"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga1c46836af53503e6798c4c2ea804656d">04248</a> <span class="preprocessor">#define PIO_OWSR_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_OWSR) Output Write Status. */</span>
<a name="l04249"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gabcda385558e8d35fbb49e1403910aaf3">04249</a> <span class="preprocessor">#define PIO_OWSR_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_OWSR) Output Write Status. */</span>
<a name="l04250"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga828861587bf8c04670cdbd5a2f996050">04250</a> <span class="preprocessor">#define PIO_OWSR_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_OWSR) Output Write Status. */</span>
<a name="l04251"></a>04251 <span class="comment">/* -------- PIO_AIMER : (PIO Offset: 0x00B0) Additional Interrupt Modes Enable Register -------- */</span>
<a name="l04252"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga1553269f26edae4005a03c3a78617c32">04252</a> <span class="preprocessor">#define PIO_AIMER_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_AIMER) Additional Interrupt Modes Enable. */</span>
<a name="l04253"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga5b567d29d9e4b0d1c001570775f6a89c">04253</a> <span class="preprocessor">#define PIO_AIMER_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_AIMER) Additional Interrupt Modes Enable. */</span>
<a name="l04254"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gab488739d214306188f7c8b6301c77dc2">04254</a> <span class="preprocessor">#define PIO_AIMER_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_AIMER) Additional Interrupt Modes Enable. */</span>
<a name="l04255"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gae16668db84ac0d4367a12f5b249e457c">04255</a> <span class="preprocessor">#define PIO_AIMER_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_AIMER) Additional Interrupt Modes Enable. */</span>
<a name="l04256"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaa809400f2078e86e7823b5294cb1672a">04256</a> <span class="preprocessor">#define PIO_AIMER_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_AIMER) Additional Interrupt Modes Enable. */</span>
<a name="l04257"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga0255deabad68a6750bd5745556252ef4">04257</a> <span class="preprocessor">#define PIO_AIMER_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_AIMER) Additional Interrupt Modes Enable. */</span>
<a name="l04258"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gabe17f7fbd525d673cba71f3ea8b9c39b">04258</a> <span class="preprocessor">#define PIO_AIMER_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_AIMER) Additional Interrupt Modes Enable. */</span>
<a name="l04259"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga81d0f5752000a302a891a532117e57fa">04259</a> <span class="preprocessor">#define PIO_AIMER_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_AIMER) Additional Interrupt Modes Enable. */</span>
<a name="l04260"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga6db0c2c815fac6cb9aa799b4be985fd8">04260</a> <span class="preprocessor">#define PIO_AIMER_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_AIMER) Additional Interrupt Modes Enable. */</span>
<a name="l04261"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaf9a529aacdfde205fe46e12999514a43">04261</a> <span class="preprocessor">#define PIO_AIMER_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_AIMER) Additional Interrupt Modes Enable. */</span>
<a name="l04262"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga7da2ebf5b511190dfe750084505fe2a9">04262</a> <span class="preprocessor">#define PIO_AIMER_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_AIMER) Additional Interrupt Modes Enable. */</span>
<a name="l04263"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga176796ec914e239c8d327a281adc24ce">04263</a> <span class="preprocessor">#define PIO_AIMER_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_AIMER) Additional Interrupt Modes Enable. */</span>
<a name="l04264"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga486499e80babcba35e5453013297a2e9">04264</a> <span class="preprocessor">#define PIO_AIMER_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_AIMER) Additional Interrupt Modes Enable. */</span>
<a name="l04265"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga94c776e58cf5192d495cba141a6a3994">04265</a> <span class="preprocessor">#define PIO_AIMER_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_AIMER) Additional Interrupt Modes Enable. */</span>
<a name="l04266"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga4a41a8f113214be0c20cf587c9845b6c">04266</a> <span class="preprocessor">#define PIO_AIMER_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_AIMER) Additional Interrupt Modes Enable. */</span>
<a name="l04267"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga2ab724f0c91d8776fb914476b0c8aec4">04267</a> <span class="preprocessor">#define PIO_AIMER_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_AIMER) Additional Interrupt Modes Enable. */</span>
<a name="l04268"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga005af007825dbc4309bd9b99e1f14b5b">04268</a> <span class="preprocessor">#define PIO_AIMER_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_AIMER) Additional Interrupt Modes Enable. */</span>
<a name="l04269"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga21df8241bf1867e501a9322626180645">04269</a> <span class="preprocessor">#define PIO_AIMER_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_AIMER) Additional Interrupt Modes Enable. */</span>
<a name="l04270"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga6c0488f7efa1fb198c36f0bc305c85a2">04270</a> <span class="preprocessor">#define PIO_AIMER_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_AIMER) Additional Interrupt Modes Enable. */</span>
<a name="l04271"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaaef5c196fd707a63fcdecfff4fa86575">04271</a> <span class="preprocessor">#define PIO_AIMER_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_AIMER) Additional Interrupt Modes Enable. */</span>
<a name="l04272"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga2e0cfb77da5d4ccac012d447f51c6c82">04272</a> <span class="preprocessor">#define PIO_AIMER_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_AIMER) Additional Interrupt Modes Enable. */</span>
<a name="l04273"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga762acec2f60336df016798bb517af80d">04273</a> <span class="preprocessor">#define PIO_AIMER_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_AIMER) Additional Interrupt Modes Enable. */</span>
<a name="l04274"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga36e7fd497de1aefcd6371661f94c2a3f">04274</a> <span class="preprocessor">#define PIO_AIMER_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_AIMER) Additional Interrupt Modes Enable. */</span>
<a name="l04275"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga9ba73818c259488d69bdae97c095d1ff">04275</a> <span class="preprocessor">#define PIO_AIMER_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_AIMER) Additional Interrupt Modes Enable. */</span>
<a name="l04276"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga6051bb792a528cf50850e107eee5b0a9">04276</a> <span class="preprocessor">#define PIO_AIMER_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_AIMER) Additional Interrupt Modes Enable. */</span>
<a name="l04277"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gab4d81de87cd813ae1f0e4d9d834277a8">04277</a> <span class="preprocessor">#define PIO_AIMER_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_AIMER) Additional Interrupt Modes Enable. */</span>
<a name="l04278"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga7e9fd6f70b2b03918af7a11a16172073">04278</a> <span class="preprocessor">#define PIO_AIMER_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_AIMER) Additional Interrupt Modes Enable. */</span>
<a name="l04279"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga30e96e63ab08b5a19690d20439970495">04279</a> <span class="preprocessor">#define PIO_AIMER_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_AIMER) Additional Interrupt Modes Enable. */</span>
<a name="l04280"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga09827854c34cb77d966bbf6bdcac5524">04280</a> <span class="preprocessor">#define PIO_AIMER_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_AIMER) Additional Interrupt Modes Enable. */</span>
<a name="l04281"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga35cc9ba8fd818376671a58750f844a0d">04281</a> <span class="preprocessor">#define PIO_AIMER_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_AIMER) Additional Interrupt Modes Enable. */</span>
<a name="l04282"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga522158b383009e96c866de32abd4f46f">04282</a> <span class="preprocessor">#define PIO_AIMER_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_AIMER) Additional Interrupt Modes Enable. */</span>
<a name="l04283"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga7e33aec232a0ae87075b8f4bc11c236c">04283</a> <span class="preprocessor">#define PIO_AIMER_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_AIMER) Additional Interrupt Modes Enable. */</span>
<a name="l04284"></a>04284 <span class="comment">/* -------- PIO_AIMDR : (PIO Offset: 0x00B4) Additional Interrupt Modes Disables Register -------- */</span>
<a name="l04285"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaa7b68ca27e0ce23102580f6b83246089">04285</a> <span class="preprocessor">#define PIO_AIMDR_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_AIMDR) Additional Interrupt Modes Disable. */</span>
<a name="l04286"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga932d98c55f9b4d1c65834240c51c6173">04286</a> <span class="preprocessor">#define PIO_AIMDR_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_AIMDR) Additional Interrupt Modes Disable. */</span>
<a name="l04287"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaa0309d248f15e643faae7ae690008d3d">04287</a> <span class="preprocessor">#define PIO_AIMDR_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_AIMDR) Additional Interrupt Modes Disable. */</span>
<a name="l04288"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gac8c8cb9baa0fe9d5471db34c75976094">04288</a> <span class="preprocessor">#define PIO_AIMDR_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_AIMDR) Additional Interrupt Modes Disable. */</span>
<a name="l04289"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga7c8dba4cdaffad8a025d18d10d793675">04289</a> <span class="preprocessor">#define PIO_AIMDR_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_AIMDR) Additional Interrupt Modes Disable. */</span>
<a name="l04290"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gab0768cc1f9c0e78f022c47acd6352cf7">04290</a> <span class="preprocessor">#define PIO_AIMDR_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_AIMDR) Additional Interrupt Modes Disable. */</span>
<a name="l04291"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gae008ff95c060b173deb95c5051583b73">04291</a> <span class="preprocessor">#define PIO_AIMDR_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_AIMDR) Additional Interrupt Modes Disable. */</span>
<a name="l04292"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga284a03f5c26816d10f5d0e197eb6b378">04292</a> <span class="preprocessor">#define PIO_AIMDR_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_AIMDR) Additional Interrupt Modes Disable. */</span>
<a name="l04293"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga7c5a47336a1b2e0825dfbb09d3c61e24">04293</a> <span class="preprocessor">#define PIO_AIMDR_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_AIMDR) Additional Interrupt Modes Disable. */</span>
<a name="l04294"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga6db1e7bc94776ab1da595c5f9312ca02">04294</a> <span class="preprocessor">#define PIO_AIMDR_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_AIMDR) Additional Interrupt Modes Disable. */</span>
<a name="l04295"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga7ce5fee327370ab09cd0f63f2a14d6da">04295</a> <span class="preprocessor">#define PIO_AIMDR_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_AIMDR) Additional Interrupt Modes Disable. */</span>
<a name="l04296"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga2559663f2917d0f658b4377b56ac0583">04296</a> <span class="preprocessor">#define PIO_AIMDR_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_AIMDR) Additional Interrupt Modes Disable. */</span>
<a name="l04297"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gad866b4fa8f780731f0b775e0e6a77c89">04297</a> <span class="preprocessor">#define PIO_AIMDR_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_AIMDR) Additional Interrupt Modes Disable. */</span>
<a name="l04298"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga13517b9a2f98f051c39b512674f3337f">04298</a> <span class="preprocessor">#define PIO_AIMDR_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_AIMDR) Additional Interrupt Modes Disable. */</span>
<a name="l04299"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga5c701a73d70847376072968ff23c7933">04299</a> <span class="preprocessor">#define PIO_AIMDR_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_AIMDR) Additional Interrupt Modes Disable. */</span>
<a name="l04300"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gafa490f446b5cbf1614984378e16b110e">04300</a> <span class="preprocessor">#define PIO_AIMDR_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_AIMDR) Additional Interrupt Modes Disable. */</span>
<a name="l04301"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga7a8826f763d8e702956ab5e8ae7679db">04301</a> <span class="preprocessor">#define PIO_AIMDR_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_AIMDR) Additional Interrupt Modes Disable. */</span>
<a name="l04302"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga902933a1b536e4baeff70bc914a3a5bf">04302</a> <span class="preprocessor">#define PIO_AIMDR_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_AIMDR) Additional Interrupt Modes Disable. */</span>
<a name="l04303"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga0d002e4e38620d7f43b6489579d88c7a">04303</a> <span class="preprocessor">#define PIO_AIMDR_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_AIMDR) Additional Interrupt Modes Disable. */</span>
<a name="l04304"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gab037e2c85b4eb4158d64eeac5a2891da">04304</a> <span class="preprocessor">#define PIO_AIMDR_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_AIMDR) Additional Interrupt Modes Disable. */</span>
<a name="l04305"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga9d527dac8f09533a0a92c5787b2d5e45">04305</a> <span class="preprocessor">#define PIO_AIMDR_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_AIMDR) Additional Interrupt Modes Disable. */</span>
<a name="l04306"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga4ab8cd97725d43977240c19b1fdd9bdc">04306</a> <span class="preprocessor">#define PIO_AIMDR_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_AIMDR) Additional Interrupt Modes Disable. */</span>
<a name="l04307"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga1dbbd2eb3f9b46d4a365762dc6a8e414">04307</a> <span class="preprocessor">#define PIO_AIMDR_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_AIMDR) Additional Interrupt Modes Disable. */</span>
<a name="l04308"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gad5bffe8187932fee32d834208a1f7893">04308</a> <span class="preprocessor">#define PIO_AIMDR_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_AIMDR) Additional Interrupt Modes Disable. */</span>
<a name="l04309"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaefb07b2bb8520824cdb6637601bd09a5">04309</a> <span class="preprocessor">#define PIO_AIMDR_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_AIMDR) Additional Interrupt Modes Disable. */</span>
<a name="l04310"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gadbf3994b569ef82f9dea4084feb5e60b">04310</a> <span class="preprocessor">#define PIO_AIMDR_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_AIMDR) Additional Interrupt Modes Disable. */</span>
<a name="l04311"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga8f949bf23a48e7a630dfeb991db9db9f">04311</a> <span class="preprocessor">#define PIO_AIMDR_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_AIMDR) Additional Interrupt Modes Disable. */</span>
<a name="l04312"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga867d923d8748935c6ac4d62a974a12f8">04312</a> <span class="preprocessor">#define PIO_AIMDR_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_AIMDR) Additional Interrupt Modes Disable. */</span>
<a name="l04313"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga059f9c03dc20edcef71eb9a3a8e9d02d">04313</a> <span class="preprocessor">#define PIO_AIMDR_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_AIMDR) Additional Interrupt Modes Disable. */</span>
<a name="l04314"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga471ddc70180d69534c5b45f296f4a3ff">04314</a> <span class="preprocessor">#define PIO_AIMDR_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_AIMDR) Additional Interrupt Modes Disable. */</span>
<a name="l04315"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga3ec86647e20801230dff4e75f537825b">04315</a> <span class="preprocessor">#define PIO_AIMDR_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_AIMDR) Additional Interrupt Modes Disable. */</span>
<a name="l04316"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga5bd2bfcbc8b12a9a91a0e7ef43b452c2">04316</a> <span class="preprocessor">#define PIO_AIMDR_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_AIMDR) Additional Interrupt Modes Disable. */</span>
<a name="l04317"></a>04317 <span class="comment">/* -------- PIO_AIMMR : (PIO Offset: 0x00B8) Additional Interrupt Modes Mask Register -------- */</span>
<a name="l04318"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gab29fd40251d022dd2e401ce2bdb654f1">04318</a> <span class="preprocessor">#define PIO_AIMMR_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_AIMMR) Peripheral CD Status. */</span>
<a name="l04319"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga5ab1ab938ae5dbd1e7dcff08efef5ecd">04319</a> <span class="preprocessor">#define PIO_AIMMR_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_AIMMR) Peripheral CD Status. */</span>
<a name="l04320"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga00e0cd0f00b5d60f7ccac820046f5b03">04320</a> <span class="preprocessor">#define PIO_AIMMR_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_AIMMR) Peripheral CD Status. */</span>
<a name="l04321"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gab8ce8554bf2988359a26552ee7ff423f">04321</a> <span class="preprocessor">#define PIO_AIMMR_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_AIMMR) Peripheral CD Status. */</span>
<a name="l04322"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga5dcd79c79f473d82fe49ea134773923a">04322</a> <span class="preprocessor">#define PIO_AIMMR_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_AIMMR) Peripheral CD Status. */</span>
<a name="l04323"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga3f856f774dd310c9c5226f69a574fbcc">04323</a> <span class="preprocessor">#define PIO_AIMMR_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_AIMMR) Peripheral CD Status. */</span>
<a name="l04324"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga1266e0ed7d3fb46b27a91a05941db54b">04324</a> <span class="preprocessor">#define PIO_AIMMR_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_AIMMR) Peripheral CD Status. */</span>
<a name="l04325"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaef14ffc546b997d865c6c8564a865bd3">04325</a> <span class="preprocessor">#define PIO_AIMMR_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_AIMMR) Peripheral CD Status. */</span>
<a name="l04326"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga88f4f2cc3c2b85e0d98a94a39e9f2016">04326</a> <span class="preprocessor">#define PIO_AIMMR_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_AIMMR) Peripheral CD Status. */</span>
<a name="l04327"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga842356cbfded13b3f74d57911bf8634d">04327</a> <span class="preprocessor">#define PIO_AIMMR_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_AIMMR) Peripheral CD Status. */</span>
<a name="l04328"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gabf3d62d6c2f9878015c27eccde1b0522">04328</a> <span class="preprocessor">#define PIO_AIMMR_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_AIMMR) Peripheral CD Status. */</span>
<a name="l04329"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga9d62657b6ee6472bc541981d9a3d6313">04329</a> <span class="preprocessor">#define PIO_AIMMR_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_AIMMR) Peripheral CD Status. */</span>
<a name="l04330"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gabecfb0e779f35ff6f441b253aa837779">04330</a> <span class="preprocessor">#define PIO_AIMMR_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_AIMMR) Peripheral CD Status. */</span>
<a name="l04331"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gab2d8d18685a45b7705f26e9239ae9940">04331</a> <span class="preprocessor">#define PIO_AIMMR_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_AIMMR) Peripheral CD Status. */</span>
<a name="l04332"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga8bb98980343de6197b3888b163af8575">04332</a> <span class="preprocessor">#define PIO_AIMMR_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_AIMMR) Peripheral CD Status. */</span>
<a name="l04333"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaba2fd8d99aee99e7b05ac8bb8a9be914">04333</a> <span class="preprocessor">#define PIO_AIMMR_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_AIMMR) Peripheral CD Status. */</span>
<a name="l04334"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga964688c521092e560255bece8832bef4">04334</a> <span class="preprocessor">#define PIO_AIMMR_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_AIMMR) Peripheral CD Status. */</span>
<a name="l04335"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga4d174b6b4e98a5ca08a845c2c1f5dbbd">04335</a> <span class="preprocessor">#define PIO_AIMMR_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_AIMMR) Peripheral CD Status. */</span>
<a name="l04336"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga2dbe83d6091c40279f6f03d857f2726d">04336</a> <span class="preprocessor">#define PIO_AIMMR_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_AIMMR) Peripheral CD Status. */</span>
<a name="l04337"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gabd87543ed946ce4e5111eb7f07cabc25">04337</a> <span class="preprocessor">#define PIO_AIMMR_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_AIMMR) Peripheral CD Status. */</span>
<a name="l04338"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gac4443d719ef091bcb0f64063ebde5895">04338</a> <span class="preprocessor">#define PIO_AIMMR_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_AIMMR) Peripheral CD Status. */</span>
<a name="l04339"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga1fb4a38654f034eafe201ed911727795">04339</a> <span class="preprocessor">#define PIO_AIMMR_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_AIMMR) Peripheral CD Status. */</span>
<a name="l04340"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gae6d952f7285ed65faafe6b93c7c851ed">04340</a> <span class="preprocessor">#define PIO_AIMMR_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_AIMMR) Peripheral CD Status. */</span>
<a name="l04341"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga4d44a9393b538933ba018c72d7db4f71">04341</a> <span class="preprocessor">#define PIO_AIMMR_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_AIMMR) Peripheral CD Status. */</span>
<a name="l04342"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gac1af0b370e8c00a5749cab62e6e6ce1c">04342</a> <span class="preprocessor">#define PIO_AIMMR_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_AIMMR) Peripheral CD Status. */</span>
<a name="l04343"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga2a5d7d44bd0ca9e53d3fa8a667b2d862">04343</a> <span class="preprocessor">#define PIO_AIMMR_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_AIMMR) Peripheral CD Status. */</span>
<a name="l04344"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gabb76e2db5831f58ff019397ae8d08287">04344</a> <span class="preprocessor">#define PIO_AIMMR_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_AIMMR) Peripheral CD Status. */</span>
<a name="l04345"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga1a17a7776f881f75d19d264419252965">04345</a> <span class="preprocessor">#define PIO_AIMMR_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_AIMMR) Peripheral CD Status. */</span>
<a name="l04346"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga2fffc1a6fd589079be7fc3d6c8050c5e">04346</a> <span class="preprocessor">#define PIO_AIMMR_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_AIMMR) Peripheral CD Status. */</span>
<a name="l04347"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaaaafa528a3622f12605f8a6285f7ff7b">04347</a> <span class="preprocessor">#define PIO_AIMMR_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_AIMMR) Peripheral CD Status. */</span>
<a name="l04348"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga411185a678bbe74e7e3d4e27b89f88e4">04348</a> <span class="preprocessor">#define PIO_AIMMR_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_AIMMR) Peripheral CD Status. */</span>
<a name="l04349"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga8322a0d5136a5f6a7658e5e3399f32e5">04349</a> <span class="preprocessor">#define PIO_AIMMR_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_AIMMR) Peripheral CD Status. */</span>
<a name="l04350"></a>04350 <span class="comment">/* -------- PIO_ESR : (PIO Offset: 0x00C0) Edge Select Register -------- */</span>
<a name="l04351"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga5e6aeb8f980b5839faa2dccc823b1251">04351</a> <span class="preprocessor">#define PIO_ESR_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_ESR) Edge Interrupt Selection. */</span>
<a name="l04352"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga2ae915e19de395d828b3babb2dcfcbc4">04352</a> <span class="preprocessor">#define PIO_ESR_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_ESR) Edge Interrupt Selection. */</span>
<a name="l04353"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga891c98e50e53931f34b487ae3fe31f3a">04353</a> <span class="preprocessor">#define PIO_ESR_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_ESR) Edge Interrupt Selection. */</span>
<a name="l04354"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga8e33fa72bddcfe74d84b98f18dd6e29f">04354</a> <span class="preprocessor">#define PIO_ESR_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_ESR) Edge Interrupt Selection. */</span>
<a name="l04355"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga4f305c4da17a1614fed06031bc31a701">04355</a> <span class="preprocessor">#define PIO_ESR_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_ESR) Edge Interrupt Selection. */</span>
<a name="l04356"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga384733ce54f6a39ff099bedca22f6ab8">04356</a> <span class="preprocessor">#define PIO_ESR_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_ESR) Edge Interrupt Selection. */</span>
<a name="l04357"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga6a88ab291ddf666a31c257c0e31a7cd3">04357</a> <span class="preprocessor">#define PIO_ESR_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_ESR) Edge Interrupt Selection. */</span>
<a name="l04358"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gae8f0d06ac541934a66e2049c3104aa8e">04358</a> <span class="preprocessor">#define PIO_ESR_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_ESR) Edge Interrupt Selection. */</span>
<a name="l04359"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaef6624e7e26756f4cdde754fa0175ee0">04359</a> <span class="preprocessor">#define PIO_ESR_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_ESR) Edge Interrupt Selection. */</span>
<a name="l04360"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga6d4cb2e034b2813715bd1939f16ecb5a">04360</a> <span class="preprocessor">#define PIO_ESR_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_ESR) Edge Interrupt Selection. */</span>
<a name="l04361"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaa5b82093e11ed2edd1f955a7f9e24ac9">04361</a> <span class="preprocessor">#define PIO_ESR_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_ESR) Edge Interrupt Selection. */</span>
<a name="l04362"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaf9702215193057efb5a81efa0a6d2557">04362</a> <span class="preprocessor">#define PIO_ESR_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_ESR) Edge Interrupt Selection. */</span>
<a name="l04363"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gacfb5cefa35cee6471a7b1eb042bfe0f4">04363</a> <span class="preprocessor">#define PIO_ESR_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_ESR) Edge Interrupt Selection. */</span>
<a name="l04364"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gae5600efaa500ec7f84366f719e591cf8">04364</a> <span class="preprocessor">#define PIO_ESR_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_ESR) Edge Interrupt Selection. */</span>
<a name="l04365"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaa818590a9a6ded350d9ae11b27791155">04365</a> <span class="preprocessor">#define PIO_ESR_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_ESR) Edge Interrupt Selection. */</span>
<a name="l04366"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga3ba15c9514def229379712fd6d10c65d">04366</a> <span class="preprocessor">#define PIO_ESR_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_ESR) Edge Interrupt Selection. */</span>
<a name="l04367"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga96a0b524e56cddf66227e9eb798e603b">04367</a> <span class="preprocessor">#define PIO_ESR_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_ESR) Edge Interrupt Selection. */</span>
<a name="l04368"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga2b0cc4de9d7a6b0e5973751f351f6115">04368</a> <span class="preprocessor">#define PIO_ESR_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_ESR) Edge Interrupt Selection. */</span>
<a name="l04369"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga56028fadf47fcac2dd2c000177b38636">04369</a> <span class="preprocessor">#define PIO_ESR_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_ESR) Edge Interrupt Selection. */</span>
<a name="l04370"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga9a5daa93367f994f124ff7576336723b">04370</a> <span class="preprocessor">#define PIO_ESR_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_ESR) Edge Interrupt Selection. */</span>
<a name="l04371"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga6fc7b8a7c92504e089ca4c0ebdbfc59c">04371</a> <span class="preprocessor">#define PIO_ESR_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_ESR) Edge Interrupt Selection. */</span>
<a name="l04372"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga76e91734265d2f829d672dcea22ed7ef">04372</a> <span class="preprocessor">#define PIO_ESR_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_ESR) Edge Interrupt Selection. */</span>
<a name="l04373"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gae51336f9b461656e26639753c5300a31">04373</a> <span class="preprocessor">#define PIO_ESR_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_ESR) Edge Interrupt Selection. */</span>
<a name="l04374"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga040ba249834f9bcf9e6736a4113151c8">04374</a> <span class="preprocessor">#define PIO_ESR_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_ESR) Edge Interrupt Selection. */</span>
<a name="l04375"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga062fa733b9cfe9aafd37a67bf3fe04a5">04375</a> <span class="preprocessor">#define PIO_ESR_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_ESR) Edge Interrupt Selection. */</span>
<a name="l04376"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga2277a6d5640350e54a21f1bbe1f7cfc7">04376</a> <span class="preprocessor">#define PIO_ESR_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_ESR) Edge Interrupt Selection. */</span>
<a name="l04377"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaa001a6f30e76ee8b6903e1343d41764b">04377</a> <span class="preprocessor">#define PIO_ESR_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_ESR) Edge Interrupt Selection. */</span>
<a name="l04378"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga348e088d7f0ec7ee8cbc203c5ddeb4f4">04378</a> <span class="preprocessor">#define PIO_ESR_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_ESR) Edge Interrupt Selection. */</span>
<a name="l04379"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga9279ab041e1d57a55051fbeca706a210">04379</a> <span class="preprocessor">#define PIO_ESR_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_ESR) Edge Interrupt Selection. */</span>
<a name="l04380"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gad2e71a4d5ad7a2cd16a079b42df1a9e5">04380</a> <span class="preprocessor">#define PIO_ESR_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_ESR) Edge Interrupt Selection. */</span>
<a name="l04381"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gacb52ff45199cbe3143399353b9d28382">04381</a> <span class="preprocessor">#define PIO_ESR_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_ESR) Edge Interrupt Selection. */</span>
<a name="l04382"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga9a9a00dd89d6bcd67a7d05d856e825ba">04382</a> <span class="preprocessor">#define PIO_ESR_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_ESR) Edge Interrupt Selection. */</span>
<a name="l04383"></a>04383 <span class="comment">/* -------- PIO_LSR : (PIO Offset: 0x00C4) Level Select Register -------- */</span>
<a name="l04384"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaf74ac39cb4352c99b452cc6e6fefddf2">04384</a> <span class="preprocessor">#define PIO_LSR_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_LSR) Level Interrupt Selection. */</span>
<a name="l04385"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaf56ae273ab7ef0ef10dcd7570df40a6b">04385</a> <span class="preprocessor">#define PIO_LSR_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_LSR) Level Interrupt Selection. */</span>
<a name="l04386"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gae647cca1e76edc287906613e99b730fd">04386</a> <span class="preprocessor">#define PIO_LSR_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_LSR) Level Interrupt Selection. */</span>
<a name="l04387"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga2609ca3abaecf6f621e9cf8938d21f59">04387</a> <span class="preprocessor">#define PIO_LSR_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_LSR) Level Interrupt Selection. */</span>
<a name="l04388"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga7350985d9f19905d9577f71e049a0406">04388</a> <span class="preprocessor">#define PIO_LSR_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_LSR) Level Interrupt Selection. */</span>
<a name="l04389"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga938c49dce168c828bd3fcaa88e191bf6">04389</a> <span class="preprocessor">#define PIO_LSR_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_LSR) Level Interrupt Selection. */</span>
<a name="l04390"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gae7c756b0e57180c58eaa97cc3b9e1dd7">04390</a> <span class="preprocessor">#define PIO_LSR_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_LSR) Level Interrupt Selection. */</span>
<a name="l04391"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gafccfd3e26748621210711600ab554c03">04391</a> <span class="preprocessor">#define PIO_LSR_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_LSR) Level Interrupt Selection. */</span>
<a name="l04392"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga5df9d29f9ab5ece8dbb3e9bbf03e41a4">04392</a> <span class="preprocessor">#define PIO_LSR_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_LSR) Level Interrupt Selection. */</span>
<a name="l04393"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gacde36ec3c7677d9ec172ce07450d4144">04393</a> <span class="preprocessor">#define PIO_LSR_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_LSR) Level Interrupt Selection. */</span>
<a name="l04394"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga578c0c750b04004b172b693e892577c0">04394</a> <span class="preprocessor">#define PIO_LSR_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_LSR) Level Interrupt Selection. */</span>
<a name="l04395"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga91d60aa30f078fd4283370cc34c51fd9">04395</a> <span class="preprocessor">#define PIO_LSR_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_LSR) Level Interrupt Selection. */</span>
<a name="l04396"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga480ea77266508d05227906a67af0aadd">04396</a> <span class="preprocessor">#define PIO_LSR_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_LSR) Level Interrupt Selection. */</span>
<a name="l04397"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga51c865b6e0d39e6d1e2795b8d6223810">04397</a> <span class="preprocessor">#define PIO_LSR_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_LSR) Level Interrupt Selection. */</span>
<a name="l04398"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga7a8554d6e9e3f327f248729d891e5344">04398</a> <span class="preprocessor">#define PIO_LSR_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_LSR) Level Interrupt Selection. */</span>
<a name="l04399"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gadbcc768759c1b97a12e99c3e2f3c8d1a">04399</a> <span class="preprocessor">#define PIO_LSR_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_LSR) Level Interrupt Selection. */</span>
<a name="l04400"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga98899388f7b29c2cd2e1d612553e14bb">04400</a> <span class="preprocessor">#define PIO_LSR_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_LSR) Level Interrupt Selection. */</span>
<a name="l04401"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga8f4b86de1a2253b0234f5ef7a29713f8">04401</a> <span class="preprocessor">#define PIO_LSR_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_LSR) Level Interrupt Selection. */</span>
<a name="l04402"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gafcb085214f32e0fb7666ac9c56727cec">04402</a> <span class="preprocessor">#define PIO_LSR_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_LSR) Level Interrupt Selection. */</span>
<a name="l04403"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gae3cb5b94edaf858841b278f3042d0f6b">04403</a> <span class="preprocessor">#define PIO_LSR_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_LSR) Level Interrupt Selection. */</span>
<a name="l04404"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gadc4ffc2c3c93afb5a42e57c94aa404cc">04404</a> <span class="preprocessor">#define PIO_LSR_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_LSR) Level Interrupt Selection. */</span>
<a name="l04405"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaf209d2461d80a01cdf5e0c028fc3d050">04405</a> <span class="preprocessor">#define PIO_LSR_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_LSR) Level Interrupt Selection. */</span>
<a name="l04406"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga116024b031ffe48278eecb77941c1423">04406</a> <span class="preprocessor">#define PIO_LSR_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_LSR) Level Interrupt Selection. */</span>
<a name="l04407"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga871fadaf1cd93787f2e82a93eb663ac3">04407</a> <span class="preprocessor">#define PIO_LSR_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_LSR) Level Interrupt Selection. */</span>
<a name="l04408"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gacc8c31a1d32ab8aafc6f2bbd7fc76cd1">04408</a> <span class="preprocessor">#define PIO_LSR_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_LSR) Level Interrupt Selection. */</span>
<a name="l04409"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga23dbefe2590b64586f10bef4384c3327">04409</a> <span class="preprocessor">#define PIO_LSR_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_LSR) Level Interrupt Selection. */</span>
<a name="l04410"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga77c9ebfcfef7b06398fdd688d17ec6ab">04410</a> <span class="preprocessor">#define PIO_LSR_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_LSR) Level Interrupt Selection. */</span>
<a name="l04411"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaddca5d3af4ba022ca9b05c045d25867a">04411</a> <span class="preprocessor">#define PIO_LSR_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_LSR) Level Interrupt Selection. */</span>
<a name="l04412"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gabf2ccf1c6a73eed85551556869d346fc">04412</a> <span class="preprocessor">#define PIO_LSR_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_LSR) Level Interrupt Selection. */</span>
<a name="l04413"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga2485381cd7ff3ab476f10392223f9f3c">04413</a> <span class="preprocessor">#define PIO_LSR_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_LSR) Level Interrupt Selection. */</span>
<a name="l04414"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga06bd46e8d25b8bebad2db67a3580be8d">04414</a> <span class="preprocessor">#define PIO_LSR_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_LSR) Level Interrupt Selection. */</span>
<a name="l04415"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaa80cc7f2ba94b3dacc4439f4d5c1db56">04415</a> <span class="preprocessor">#define PIO_LSR_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_LSR) Level Interrupt Selection. */</span>
<a name="l04416"></a>04416 <span class="comment">/* -------- PIO_ELSR : (PIO Offset: 0x00C8) Edge/Level Status Register -------- */</span>
<a name="l04417"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gade9708f03f6f06a31f221b40477a89d1">04417</a> <span class="preprocessor">#define PIO_ELSR_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_ELSR) Edge/Level Interrupt source selection. */</span>
<a name="l04418"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga36498f3128bbc505aa6438db13a7eb78">04418</a> <span class="preprocessor">#define PIO_ELSR_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_ELSR) Edge/Level Interrupt source selection. */</span>
<a name="l04419"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga202af24f1935591d184f4a090f5eb28e">04419</a> <span class="preprocessor">#define PIO_ELSR_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_ELSR) Edge/Level Interrupt source selection. */</span>
<a name="l04420"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga42d9a0975fc41ff4b9d8ae8d88472420">04420</a> <span class="preprocessor">#define PIO_ELSR_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_ELSR) Edge/Level Interrupt source selection. */</span>
<a name="l04421"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga482cbea0b520ef18312ff7140ba04991">04421</a> <span class="preprocessor">#define PIO_ELSR_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_ELSR) Edge/Level Interrupt source selection. */</span>
<a name="l04422"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gab7bc7a03f1466d426035d21237f4a8ef">04422</a> <span class="preprocessor">#define PIO_ELSR_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_ELSR) Edge/Level Interrupt source selection. */</span>
<a name="l04423"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gac1161de8c4edc02b9109e6657755228f">04423</a> <span class="preprocessor">#define PIO_ELSR_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_ELSR) Edge/Level Interrupt source selection. */</span>
<a name="l04424"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gab293699d5017b3962ee7e7c454326cdf">04424</a> <span class="preprocessor">#define PIO_ELSR_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_ELSR) Edge/Level Interrupt source selection. */</span>
<a name="l04425"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaf4908b03f08dc4a1e54d83f96b551959">04425</a> <span class="preprocessor">#define PIO_ELSR_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_ELSR) Edge/Level Interrupt source selection. */</span>
<a name="l04426"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gab13208135a287ff1f8736b48e56ba805">04426</a> <span class="preprocessor">#define PIO_ELSR_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_ELSR) Edge/Level Interrupt source selection. */</span>
<a name="l04427"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gab534ebfdacf95d413e406178c2fd6274">04427</a> <span class="preprocessor">#define PIO_ELSR_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_ELSR) Edge/Level Interrupt source selection. */</span>
<a name="l04428"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga9865919484ac17829718854134cf3e67">04428</a> <span class="preprocessor">#define PIO_ELSR_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_ELSR) Edge/Level Interrupt source selection. */</span>
<a name="l04429"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gac390094a2382c9a6b67592ac53fef949">04429</a> <span class="preprocessor">#define PIO_ELSR_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_ELSR) Edge/Level Interrupt source selection. */</span>
<a name="l04430"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga5f18bee02fa38d8a0c8884f482e86690">04430</a> <span class="preprocessor">#define PIO_ELSR_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_ELSR) Edge/Level Interrupt source selection. */</span>
<a name="l04431"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gade7ed2e696da6962cb0105a5336a3798">04431</a> <span class="preprocessor">#define PIO_ELSR_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_ELSR) Edge/Level Interrupt source selection. */</span>
<a name="l04432"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga3e8bedaadbacdece8238aa53beaef97b">04432</a> <span class="preprocessor">#define PIO_ELSR_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_ELSR) Edge/Level Interrupt source selection. */</span>
<a name="l04433"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gabb519550df4aed3995738e0c53f5a505">04433</a> <span class="preprocessor">#define PIO_ELSR_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_ELSR) Edge/Level Interrupt source selection. */</span>
<a name="l04434"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga490fe9631a28c73d35974816d1e9a849">04434</a> <span class="preprocessor">#define PIO_ELSR_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_ELSR) Edge/Level Interrupt source selection. */</span>
<a name="l04435"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gacd0879260a268408d82cf57c1a0c628f">04435</a> <span class="preprocessor">#define PIO_ELSR_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_ELSR) Edge/Level Interrupt source selection. */</span>
<a name="l04436"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gabd729dd73cb13c584f53a26c40c2d509">04436</a> <span class="preprocessor">#define PIO_ELSR_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_ELSR) Edge/Level Interrupt source selection. */</span>
<a name="l04437"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga3098a4b90672e8cda832ce6815d7a7a6">04437</a> <span class="preprocessor">#define PIO_ELSR_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_ELSR) Edge/Level Interrupt source selection. */</span>
<a name="l04438"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga084acdfd807d40982ddb71ccc3236e7c">04438</a> <span class="preprocessor">#define PIO_ELSR_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_ELSR) Edge/Level Interrupt source selection. */</span>
<a name="l04439"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga7fbb9ed361477282113d1d49e85d1c5d">04439</a> <span class="preprocessor">#define PIO_ELSR_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_ELSR) Edge/Level Interrupt source selection. */</span>
<a name="l04440"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaf6511fa112c1301abb1a002230cdd9c6">04440</a> <span class="preprocessor">#define PIO_ELSR_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_ELSR) Edge/Level Interrupt source selection. */</span>
<a name="l04441"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaafd7580e2e481a49974412e25514e41d">04441</a> <span class="preprocessor">#define PIO_ELSR_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_ELSR) Edge/Level Interrupt source selection. */</span>
<a name="l04442"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga19237216e0a288c7b0ffb93c4cdd56bb">04442</a> <span class="preprocessor">#define PIO_ELSR_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_ELSR) Edge/Level Interrupt source selection. */</span>
<a name="l04443"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga1ef8605eacfc38ecd19a1ffaaabfebf4">04443</a> <span class="preprocessor">#define PIO_ELSR_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_ELSR) Edge/Level Interrupt source selection. */</span>
<a name="l04444"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaa3eeefcca181758b84252d8eb95897de">04444</a> <span class="preprocessor">#define PIO_ELSR_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_ELSR) Edge/Level Interrupt source selection. */</span>
<a name="l04445"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga87c612b08cb1997ddc1637e8dcbc759b">04445</a> <span class="preprocessor">#define PIO_ELSR_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_ELSR) Edge/Level Interrupt source selection. */</span>
<a name="l04446"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga6dad5ad911e4862071f180ba0e19cd96">04446</a> <span class="preprocessor">#define PIO_ELSR_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_ELSR) Edge/Level Interrupt source selection. */</span>
<a name="l04447"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gab7a1813eba65221142cd985d43fbeae2">04447</a> <span class="preprocessor">#define PIO_ELSR_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_ELSR) Edge/Level Interrupt source selection. */</span>
<a name="l04448"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga0b5a541ed59b34e09b1f87cd1fed8d37">04448</a> <span class="preprocessor">#define PIO_ELSR_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_ELSR) Edge/Level Interrupt source selection. */</span>
<a name="l04449"></a>04449 <span class="comment">/* -------- PIO_FELLSR : (PIO Offset: 0x00D0) Falling Edge/Low Level Select Register -------- */</span>
<a name="l04450"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga7d7b0961f1793f923ca3f5c56311a976">04450</a> <span class="preprocessor">#define PIO_FELLSR_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection. */</span>
<a name="l04451"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gabc3f5896fc262f17e5e3ac4adcf70bf7">04451</a> <span class="preprocessor">#define PIO_FELLSR_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection. */</span>
<a name="l04452"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gab1bf659ad0310c9811d67d77686f378c">04452</a> <span class="preprocessor">#define PIO_FELLSR_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection. */</span>
<a name="l04453"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga8adb220a78d68d067af01dcfe2d431aa">04453</a> <span class="preprocessor">#define PIO_FELLSR_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection. */</span>
<a name="l04454"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga534b6ecc019439e03825c1a77182a3b1">04454</a> <span class="preprocessor">#define PIO_FELLSR_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection. */</span>
<a name="l04455"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga19ece2624cfca61ba630dfc02258d23b">04455</a> <span class="preprocessor">#define PIO_FELLSR_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection. */</span>
<a name="l04456"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gada53a23d81fac73a5db59550225de046">04456</a> <span class="preprocessor">#define PIO_FELLSR_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection. */</span>
<a name="l04457"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gada8d4a6b5d99d46f3efa226a48db0f2a">04457</a> <span class="preprocessor">#define PIO_FELLSR_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection. */</span>
<a name="l04458"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga6faf8829bcc667412732199687626c6b">04458</a> <span class="preprocessor">#define PIO_FELLSR_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection. */</span>
<a name="l04459"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gafdf10891af0a013207c511ba944a648c">04459</a> <span class="preprocessor">#define PIO_FELLSR_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection. */</span>
<a name="l04460"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gac687a333321f676a7211a9508847f4e8">04460</a> <span class="preprocessor">#define PIO_FELLSR_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection. */</span>
<a name="l04461"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga118ab2667dc428a8ae60c0395028d179">04461</a> <span class="preprocessor">#define PIO_FELLSR_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection. */</span>
<a name="l04462"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaf15e599879f6c220d6cf92b2e336095b">04462</a> <span class="preprocessor">#define PIO_FELLSR_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection. */</span>
<a name="l04463"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gab84e3281e911ea973a29d1f390ca9e86">04463</a> <span class="preprocessor">#define PIO_FELLSR_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection. */</span>
<a name="l04464"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaffa8e506a3472b0c1721d344fae9afbe">04464</a> <span class="preprocessor">#define PIO_FELLSR_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection. */</span>
<a name="l04465"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gace3b10930d0fcc9ca9e875e93918171e">04465</a> <span class="preprocessor">#define PIO_FELLSR_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection. */</span>
<a name="l04466"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga0110b6d73a955926657da62d783a7367">04466</a> <span class="preprocessor">#define PIO_FELLSR_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection. */</span>
<a name="l04467"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga14332b1dab1cfad2fc31717695bb75fe">04467</a> <span class="preprocessor">#define PIO_FELLSR_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection. */</span>
<a name="l04468"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga02b901915217929a7a1589a1767bb9c2">04468</a> <span class="preprocessor">#define PIO_FELLSR_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection. */</span>
<a name="l04469"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga9049e4153683e11ad431ac14531d9c4f">04469</a> <span class="preprocessor">#define PIO_FELLSR_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection. */</span>
<a name="l04470"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gad1fe7c833f24efa0c6fd82e2d383fee1">04470</a> <span class="preprocessor">#define PIO_FELLSR_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection. */</span>
<a name="l04471"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga2697e53a9626e9cc47f91d9409a58424">04471</a> <span class="preprocessor">#define PIO_FELLSR_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection. */</span>
<a name="l04472"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga9a552283fb1f63288139d8f92ce4abe3">04472</a> <span class="preprocessor">#define PIO_FELLSR_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection. */</span>
<a name="l04473"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga478e33ffc14f01578f7ceae13d092c43">04473</a> <span class="preprocessor">#define PIO_FELLSR_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection. */</span>
<a name="l04474"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga8baf7a70811bb9089b4ca45d95650b26">04474</a> <span class="preprocessor">#define PIO_FELLSR_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection. */</span>
<a name="l04475"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga0ef7c3975d835540eb68ba05f0028c46">04475</a> <span class="preprocessor">#define PIO_FELLSR_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection. */</span>
<a name="l04476"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gabb7cc70f88e561da80879fce24f040d7">04476</a> <span class="preprocessor">#define PIO_FELLSR_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection. */</span>
<a name="l04477"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga69ae5761ecb5b5655ab919cf4b5c1667">04477</a> <span class="preprocessor">#define PIO_FELLSR_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection. */</span>
<a name="l04478"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga25c9e43be1959577bd42b2c3e6203c48">04478</a> <span class="preprocessor">#define PIO_FELLSR_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection. */</span>
<a name="l04479"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga20862697f795a0e2dd8239bdd0b4194d">04479</a> <span class="preprocessor">#define PIO_FELLSR_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection. */</span>
<a name="l04480"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga1486a2ab2fe0498253ed14f27a1b0113">04480</a> <span class="preprocessor">#define PIO_FELLSR_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection. */</span>
<a name="l04481"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga2eca6ae360f9a5cfb109aa2b615146b5">04481</a> <span class="preprocessor">#define PIO_FELLSR_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection. */</span>
<a name="l04482"></a>04482 <span class="comment">/* -------- PIO_REHLSR : (PIO Offset: 0x00D4) Rising Edge/ High Level Select Register -------- */</span>
<a name="l04483"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga49221726726f97761b01add7a4060143">04483</a> <span class="preprocessor">#define PIO_REHLSR_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection. */</span>
<a name="l04484"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaf11c23bd3dc58f5e908ad7439f328ae3">04484</a> <span class="preprocessor">#define PIO_REHLSR_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection. */</span>
<a name="l04485"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga10412c25b4388bc83f7aadc59bfd8fbe">04485</a> <span class="preprocessor">#define PIO_REHLSR_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection. */</span>
<a name="l04486"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaba111866380cdb05a692ab11cdad0fa2">04486</a> <span class="preprocessor">#define PIO_REHLSR_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection. */</span>
<a name="l04487"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga54e14bdb2b3ed49309e63d35774b5d99">04487</a> <span class="preprocessor">#define PIO_REHLSR_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection. */</span>
<a name="l04488"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga8a3842c517e8d233e185772978bc1588">04488</a> <span class="preprocessor">#define PIO_REHLSR_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection. */</span>
<a name="l04489"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga1cf9b6cf6a624939a8660d4d8008c6cf">04489</a> <span class="preprocessor">#define PIO_REHLSR_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection. */</span>
<a name="l04490"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gab2fd6b59e5ea19e06d0f0002163d0f65">04490</a> <span class="preprocessor">#define PIO_REHLSR_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection. */</span>
<a name="l04491"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga9a258e6f06ced81f72057d6c84b1cb30">04491</a> <span class="preprocessor">#define PIO_REHLSR_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection. */</span>
<a name="l04492"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga518d3c4c34ccdea46e7fb6fc1fc0c8d0">04492</a> <span class="preprocessor">#define PIO_REHLSR_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection. */</span>
<a name="l04493"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga8ac0c028cd29d969f9bd446061b11e0e">04493</a> <span class="preprocessor">#define PIO_REHLSR_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection. */</span>
<a name="l04494"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga80668b0a448edef6094da0de75703943">04494</a> <span class="preprocessor">#define PIO_REHLSR_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection. */</span>
<a name="l04495"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga73e064ac895b7f041dcbeecbc1132005">04495</a> <span class="preprocessor">#define PIO_REHLSR_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection. */</span>
<a name="l04496"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gad370644bda80e73dad0c1b05dd2f3bd3">04496</a> <span class="preprocessor">#define PIO_REHLSR_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection. */</span>
<a name="l04497"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga12767c4f91dcd6f92a07dc9aa5c7f7a1">04497</a> <span class="preprocessor">#define PIO_REHLSR_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection. */</span>
<a name="l04498"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga7928520fac19ffc1f737433f031cb7a0">04498</a> <span class="preprocessor">#define PIO_REHLSR_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection. */</span>
<a name="l04499"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga63d040b181d15808f271a983f8ddfbc6">04499</a> <span class="preprocessor">#define PIO_REHLSR_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection. */</span>
<a name="l04500"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga362b6aff8eb650cc6e3e3a1038e1f6dd">04500</a> <span class="preprocessor">#define PIO_REHLSR_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection. */</span>
<a name="l04501"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga63d6c89a6dc7d0fcab410bbfd1c7b02d">04501</a> <span class="preprocessor">#define PIO_REHLSR_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection. */</span>
<a name="l04502"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gae9fc1c65d5afc2634683dd29ae365a24">04502</a> <span class="preprocessor">#define PIO_REHLSR_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection. */</span>
<a name="l04503"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gab6a6887a603ad3f1b23cf198e651983b">04503</a> <span class="preprocessor">#define PIO_REHLSR_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection. */</span>
<a name="l04504"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaa6c0b0bb04cbb9fd93dd7d4168c2e66e">04504</a> <span class="preprocessor">#define PIO_REHLSR_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection. */</span>
<a name="l04505"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga4e85e4d62f1eb4da9ecef8226da4af03">04505</a> <span class="preprocessor">#define PIO_REHLSR_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection. */</span>
<a name="l04506"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gab9f5e463e7984ba1069c7c777387176b">04506</a> <span class="preprocessor">#define PIO_REHLSR_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection. */</span>
<a name="l04507"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga9e4bf8730a54bfc1e3c6e0c3a2f8e24f">04507</a> <span class="preprocessor">#define PIO_REHLSR_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection. */</span>
<a name="l04508"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaf123db5d7a5ab1748bf13615a51009e0">04508</a> <span class="preprocessor">#define PIO_REHLSR_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection. */</span>
<a name="l04509"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga4a6bae096b3bad0cfe1da2da4ad5ecc8">04509</a> <span class="preprocessor">#define PIO_REHLSR_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection. */</span>
<a name="l04510"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gafc93e6cf8daa41c52874433adbea4c82">04510</a> <span class="preprocessor">#define PIO_REHLSR_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection. */</span>
<a name="l04511"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga35dba8934189cb71122c163290126a84">04511</a> <span class="preprocessor">#define PIO_REHLSR_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection. */</span>
<a name="l04512"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga4f71514bdcb0e4be59ac7e5892b154f4">04512</a> <span class="preprocessor">#define PIO_REHLSR_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection. */</span>
<a name="l04513"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga34dacf74f8a459b54beb3fdb2e5fe48a">04513</a> <span class="preprocessor">#define PIO_REHLSR_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection. */</span>
<a name="l04514"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga07e3aed95dc181e7e63a9c251b8e513a">04514</a> <span class="preprocessor">#define PIO_REHLSR_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection. */</span>
<a name="l04515"></a>04515 <span class="comment">/* -------- PIO_FRLHSR : (PIO Offset: 0x00D8) Fall/Rise - Low/High Status Register -------- */</span>
<a name="l04516"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gae4c247f1e557afcd7ca6e0c8d4047eec">04516</a> <span class="preprocessor">#define PIO_FRLHSR_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection. */</span>
<a name="l04517"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gad634a559111446df85f002d85a17eb96">04517</a> <span class="preprocessor">#define PIO_FRLHSR_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection. */</span>
<a name="l04518"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaddc386f80fea08290ad2658ba3e212e9">04518</a> <span class="preprocessor">#define PIO_FRLHSR_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection. */</span>
<a name="l04519"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga73b660c9cf8aec37eee1e10535edf771">04519</a> <span class="preprocessor">#define PIO_FRLHSR_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection. */</span>
<a name="l04520"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga5904ae8438ce1031a55b3a6d983f9061">04520</a> <span class="preprocessor">#define PIO_FRLHSR_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection. */</span>
<a name="l04521"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaf577c848f5ccbb9804aadf8a6055b58c">04521</a> <span class="preprocessor">#define PIO_FRLHSR_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection. */</span>
<a name="l04522"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga142f9225379aa3b9a290e0d5885047d2">04522</a> <span class="preprocessor">#define PIO_FRLHSR_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection. */</span>
<a name="l04523"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga59939b03cc4045d34f0728a35b07846b">04523</a> <span class="preprocessor">#define PIO_FRLHSR_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection. */</span>
<a name="l04524"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga668d1e615e25047c3c27aa224cfb9d77">04524</a> <span class="preprocessor">#define PIO_FRLHSR_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection. */</span>
<a name="l04525"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gabd97f0483bf8e29cd3e1bb6558c1c1f2">04525</a> <span class="preprocessor">#define PIO_FRLHSR_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection. */</span>
<a name="l04526"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga47f8039b71bad736978e9caf6d4b0ef5">04526</a> <span class="preprocessor">#define PIO_FRLHSR_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection. */</span>
<a name="l04527"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gad3b18edc71fc77673487a9c163bb7213">04527</a> <span class="preprocessor">#define PIO_FRLHSR_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection. */</span>
<a name="l04528"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga0279337338ad57ec24cdd6eb9746300e">04528</a> <span class="preprocessor">#define PIO_FRLHSR_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection. */</span>
<a name="l04529"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaf07945167b8ffff9b55ad1140a79cbd9">04529</a> <span class="preprocessor">#define PIO_FRLHSR_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection. */</span>
<a name="l04530"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga8f94c91e67068b185532893fbcb17c91">04530</a> <span class="preprocessor">#define PIO_FRLHSR_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection. */</span>
<a name="l04531"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga9fc569edfbd507dfdff8501559abfb9f">04531</a> <span class="preprocessor">#define PIO_FRLHSR_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection. */</span>
<a name="l04532"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gac19ac26567e6ef9b90d272eed9b4cb36">04532</a> <span class="preprocessor">#define PIO_FRLHSR_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection. */</span>
<a name="l04533"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga6a66049796cba56e98bc2f04e4a10644">04533</a> <span class="preprocessor">#define PIO_FRLHSR_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection. */</span>
<a name="l04534"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaebb387e2a962a60301db3e62875b3c3b">04534</a> <span class="preprocessor">#define PIO_FRLHSR_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection. */</span>
<a name="l04535"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaae3a3cf74e456352c9859216a8658012">04535</a> <span class="preprocessor">#define PIO_FRLHSR_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection. */</span>
<a name="l04536"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gae29e52c216a9251a7b43a93e9b6b1d91">04536</a> <span class="preprocessor">#define PIO_FRLHSR_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection. */</span>
<a name="l04537"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gae84abf6f154aa4081c12034c86d6cbec">04537</a> <span class="preprocessor">#define PIO_FRLHSR_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection. */</span>
<a name="l04538"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga258500b22a9bbf06729ef11a5b1f7fd9">04538</a> <span class="preprocessor">#define PIO_FRLHSR_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection. */</span>
<a name="l04539"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga265aa22aa342dffac2c8ad00fe968ec6">04539</a> <span class="preprocessor">#define PIO_FRLHSR_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection. */</span>
<a name="l04540"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga175c6ac556e683a2e9c3b44fc3e6e27b">04540</a> <span class="preprocessor">#define PIO_FRLHSR_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection. */</span>
<a name="l04541"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga2b4fa5dee849d2c11f91b8505124fd37">04541</a> <span class="preprocessor">#define PIO_FRLHSR_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection. */</span>
<a name="l04542"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaf29057c246f3b30ee508d6c4bf8aaf5e">04542</a> <span class="preprocessor">#define PIO_FRLHSR_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection. */</span>
<a name="l04543"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga5f78ebada9ee76dce984c5c8656c42e2">04543</a> <span class="preprocessor">#define PIO_FRLHSR_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection. */</span>
<a name="l04544"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gac2561f91af54fa947010e6b0bfe3ff8e">04544</a> <span class="preprocessor">#define PIO_FRLHSR_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection. */</span>
<a name="l04545"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gad50281ae5e9047e9f3a52055f7f3cbc2">04545</a> <span class="preprocessor">#define PIO_FRLHSR_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection. */</span>
<a name="l04546"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga67dd2412217e84c230d83ac048f43647">04546</a> <span class="preprocessor">#define PIO_FRLHSR_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection. */</span>
<a name="l04547"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga0bd21b950c4b3b92f586b9502ee99fc2">04547</a> <span class="preprocessor">#define PIO_FRLHSR_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection. */</span>
<a name="l04548"></a>04548 <span class="comment">/* -------- PIO_LOCKSR : (PIO Offset: 0x00E0) Lock Status -------- */</span>
<a name="l04549"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga5ffaae9e4c2f7eb3c98c7208a113b76f">04549</a> <span class="preprocessor">#define PIO_LOCKSR_P0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_LOCKSR) Lock Status. */</span>
<a name="l04550"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga0b4bcbc563ef258b2520cbf90bb71436">04550</a> <span class="preprocessor">#define PIO_LOCKSR_P1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_LOCKSR) Lock Status. */</span>
<a name="l04551"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gadf4c3ac00f23e7c3de7c3ce4258845df">04551</a> <span class="preprocessor">#define PIO_LOCKSR_P2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_LOCKSR) Lock Status. */</span>
<a name="l04552"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gade8450d1d0606178e260b02b58a6af08">04552</a> <span class="preprocessor">#define PIO_LOCKSR_P3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_LOCKSR) Lock Status. */</span>
<a name="l04553"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gad17f2c2143b3a334ca1a9f0f3a4f4697">04553</a> <span class="preprocessor">#define PIO_LOCKSR_P4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_LOCKSR) Lock Status. */</span>
<a name="l04554"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gab9803ba0956b089adbdccd862aa64d94">04554</a> <span class="preprocessor">#define PIO_LOCKSR_P5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_LOCKSR) Lock Status. */</span>
<a name="l04555"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaf14effc50d852c9bef9189f2c6e997f4">04555</a> <span class="preprocessor">#define PIO_LOCKSR_P6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_LOCKSR) Lock Status. */</span>
<a name="l04556"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga328992ee93f8905e05e76c00b6edfd8d">04556</a> <span class="preprocessor">#define PIO_LOCKSR_P7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_LOCKSR) Lock Status. */</span>
<a name="l04557"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga0db68e9897efb060cf8897700a361c69">04557</a> <span class="preprocessor">#define PIO_LOCKSR_P8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_LOCKSR) Lock Status. */</span>
<a name="l04558"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga50a8607c933b89d4d40b5fe092771c5c">04558</a> <span class="preprocessor">#define PIO_LOCKSR_P9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_LOCKSR) Lock Status. */</span>
<a name="l04559"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga7fef2576d9dd1ce43319a72ff36fa6b3">04559</a> <span class="preprocessor">#define PIO_LOCKSR_P10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_LOCKSR) Lock Status. */</span>
<a name="l04560"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga6af8cf050be48970bb1cf9fbb3093563">04560</a> <span class="preprocessor">#define PIO_LOCKSR_P11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_LOCKSR) Lock Status. */</span>
<a name="l04561"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gafc5e3fd4dd2131e2617c3671df52a3a1">04561</a> <span class="preprocessor">#define PIO_LOCKSR_P12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_LOCKSR) Lock Status. */</span>
<a name="l04562"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaba4e7dba360f940282ccec78f6b60f74">04562</a> <span class="preprocessor">#define PIO_LOCKSR_P13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_LOCKSR) Lock Status. */</span>
<a name="l04563"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga241510d3128cf8a2b7fae9ecaa502355">04563</a> <span class="preprocessor">#define PIO_LOCKSR_P14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_LOCKSR) Lock Status. */</span>
<a name="l04564"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gac3c4de6aed8f56b7865732fef4093eba">04564</a> <span class="preprocessor">#define PIO_LOCKSR_P15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_LOCKSR) Lock Status. */</span>
<a name="l04565"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga9a6f32d43d841885502e1e080b554746">04565</a> <span class="preprocessor">#define PIO_LOCKSR_P16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_LOCKSR) Lock Status. */</span>
<a name="l04566"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga92f57bbc821d7ca3acc8edf7bfd1c78e">04566</a> <span class="preprocessor">#define PIO_LOCKSR_P17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_LOCKSR) Lock Status. */</span>
<a name="l04567"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga58d309d0c77034f49ab212cfc9f02a8d">04567</a> <span class="preprocessor">#define PIO_LOCKSR_P18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_LOCKSR) Lock Status. */</span>
<a name="l04568"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga86c57dcbd5fef71be0852768a39fb9da">04568</a> <span class="preprocessor">#define PIO_LOCKSR_P19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_LOCKSR) Lock Status. */</span>
<a name="l04569"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gab96ca2f60f9e6c41d3abfc2017d40868">04569</a> <span class="preprocessor">#define PIO_LOCKSR_P20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_LOCKSR) Lock Status. */</span>
<a name="l04570"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga3868094bcd15eafa39c60c1d7ea8e24f">04570</a> <span class="preprocessor">#define PIO_LOCKSR_P21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_LOCKSR) Lock Status. */</span>
<a name="l04571"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaa511a1ae0cec3a6a074e989bad0d3674">04571</a> <span class="preprocessor">#define PIO_LOCKSR_P22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_LOCKSR) Lock Status. */</span>
<a name="l04572"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga198f0fdc5df6c9fd83e639380e6a7c86">04572</a> <span class="preprocessor">#define PIO_LOCKSR_P23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_LOCKSR) Lock Status. */</span>
<a name="l04573"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga7e093953e689e18431fa6cc0d87673e9">04573</a> <span class="preprocessor">#define PIO_LOCKSR_P24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_LOCKSR) Lock Status. */</span>
<a name="l04574"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gac0a9eb14c43f7c13fcf88981f137730c">04574</a> <span class="preprocessor">#define PIO_LOCKSR_P25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_LOCKSR) Lock Status. */</span>
<a name="l04575"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gabd04de507379fcc35e3796ca2bb579b7">04575</a> <span class="preprocessor">#define PIO_LOCKSR_P26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_LOCKSR) Lock Status. */</span>
<a name="l04576"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaa8232c92e70162a5bff84ab9ccf6de96">04576</a> <span class="preprocessor">#define PIO_LOCKSR_P27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_LOCKSR) Lock Status. */</span>
<a name="l04577"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga9a083981bd1511a6efe88bad967e3a2e">04577</a> <span class="preprocessor">#define PIO_LOCKSR_P28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_LOCKSR) Lock Status. */</span>
<a name="l04578"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga6109e414120b9cbe694f228ba36dd139">04578</a> <span class="preprocessor">#define PIO_LOCKSR_P29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_LOCKSR) Lock Status. */</span>
<a name="l04579"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaf0ac673ff7550408e77eabc32d2b3e17">04579</a> <span class="preprocessor">#define PIO_LOCKSR_P30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_LOCKSR) Lock Status. */</span>
<a name="l04580"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga3e45aee69d739e40fdc3b58fc95d5a4f">04580</a> <span class="preprocessor">#define PIO_LOCKSR_P31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_LOCKSR) Lock Status. */</span>
<a name="l04581"></a>04581 <span class="comment">/* -------- PIO_WPMR : (PIO Offset: 0x00E4) Write Protect Mode Register -------- */</span>
<a name="l04582"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga162b4e3a098fc5fd2b624377ec3a3ba1">04582</a> <span class="preprocessor">#define PIO_WPMR_WPEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_WPMR) Write Protect Enable */</span>
<a name="l04583"></a>04583 <span class="preprocessor">#define PIO_WPMR_WPKEY_Pos 8</span>
<a name="l04584"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga1adda00a8f2c7e0be341ea6ea6c93834">04584</a> <span class="preprocessor"></span><span class="preprocessor">#define PIO_WPMR_WPKEY_Msk (0xffffffu &lt;&lt; PIO_WPMR_WPKEY_Pos) </span><span class="comment">/**&lt; \brief (PIO_WPMR) Write Protect KEY */</span>
<a name="l04585"></a>04585 <span class="preprocessor">#define PIO_WPMR_WPKEY(value) ((PIO_WPMR_WPKEY_Msk &amp; ((value) &lt;&lt; PIO_WPMR_WPKEY_Pos)))</span>
<a name="l04586"></a>04586 <span class="preprocessor"></span><span class="comment">/* -------- PIO_WPSR : (PIO Offset: 0x00E8) Write Protect Status Register -------- */</span>
<a name="l04587"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gab2743f8c6f0577c266f990cdd41b1c47">04587</a> <span class="preprocessor">#define PIO_WPSR_WPVS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_WPSR) Write Protect Violation Status */</span>
<a name="l04588"></a>04588 <span class="preprocessor">#define PIO_WPSR_WPVSRC_Pos 8</span>
<a name="l04589"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gacc9b2ff45ba388215533d56205d5357a">04589</a> <span class="preprocessor"></span><span class="preprocessor">#define PIO_WPSR_WPVSRC_Msk (0xffffu &lt;&lt; PIO_WPSR_WPVSRC_Pos) </span><span class="comment">/**&lt; \brief (PIO_WPSR) Write Protect Violation Source */</span>
<a name="l04590"></a>04590 <span class="comment">/* -------- PIO_SCHMITT : (PIO Offset: 0x0100) Schmitt Trigger Register -------- */</span>
<a name="l04591"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaab5c0e749fba5a69a23b982d0df495a8">04591</a> <span class="preprocessor">#define PIO_SCHMITT_SCHMITT0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIO_SCHMITT)  */</span>
<a name="l04592"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga801925c1df838dbcd14c6bd6cc2858c3">04592</a> <span class="preprocessor">#define PIO_SCHMITT_SCHMITT1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PIO_SCHMITT)  */</span>
<a name="l04593"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gad694f48d35253a97f0130c266a3ef205">04593</a> <span class="preprocessor">#define PIO_SCHMITT_SCHMITT2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PIO_SCHMITT)  */</span>
<a name="l04594"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga053f84ed45ae60fe148f33d85d353b60">04594</a> <span class="preprocessor">#define PIO_SCHMITT_SCHMITT3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PIO_SCHMITT)  */</span>
<a name="l04595"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga1cbd90a2be60ddd28c33fd41b310fb03">04595</a> <span class="preprocessor">#define PIO_SCHMITT_SCHMITT4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PIO_SCHMITT)  */</span>
<a name="l04596"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga980ce945c4767dd4b1d1b10c521fff97">04596</a> <span class="preprocessor">#define PIO_SCHMITT_SCHMITT5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PIO_SCHMITT)  */</span>
<a name="l04597"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga9cf918b651ea14e01b8ddf8408c44eb0">04597</a> <span class="preprocessor">#define PIO_SCHMITT_SCHMITT6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PIO_SCHMITT)  */</span>
<a name="l04598"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga603f0712ca9cb5554986818f0bbf8c22">04598</a> <span class="preprocessor">#define PIO_SCHMITT_SCHMITT7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PIO_SCHMITT)  */</span>
<a name="l04599"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga5537053689e62c10e64c9b9c226076a9">04599</a> <span class="preprocessor">#define PIO_SCHMITT_SCHMITT8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PIO_SCHMITT)  */</span>
<a name="l04600"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gad7fb66d59514f1fb6f21316405b450bc">04600</a> <span class="preprocessor">#define PIO_SCHMITT_SCHMITT9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PIO_SCHMITT)  */</span>
<a name="l04601"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga30f673c5d1384890d32ae3ab17aa40f7">04601</a> <span class="preprocessor">#define PIO_SCHMITT_SCHMITT10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PIO_SCHMITT)  */</span>
<a name="l04602"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gafbd959bcbb0aee25f77889ed7a41ce9d">04602</a> <span class="preprocessor">#define PIO_SCHMITT_SCHMITT11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PIO_SCHMITT)  */</span>
<a name="l04603"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga72e6308c136721a1fce4c02a21b932e6">04603</a> <span class="preprocessor">#define PIO_SCHMITT_SCHMITT12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PIO_SCHMITT)  */</span>
<a name="l04604"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga37fbc7434be639e20c71808b24d68bbd">04604</a> <span class="preprocessor">#define PIO_SCHMITT_SCHMITT13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PIO_SCHMITT)  */</span>
<a name="l04605"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga0711afb394626f9801d9a145f77af2c5">04605</a> <span class="preprocessor">#define PIO_SCHMITT_SCHMITT14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PIO_SCHMITT)  */</span>
<a name="l04606"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga592235d8c45c3a4b59aa0b56a68c8252">04606</a> <span class="preprocessor">#define PIO_SCHMITT_SCHMITT15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PIO_SCHMITT)  */</span>
<a name="l04607"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga5c4cb6edb45581d38eab0468b8905b9c">04607</a> <span class="preprocessor">#define PIO_SCHMITT_SCHMITT16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PIO_SCHMITT)  */</span>
<a name="l04608"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga138be05893f9b96844d973de41e6de55">04608</a> <span class="preprocessor">#define PIO_SCHMITT_SCHMITT17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PIO_SCHMITT)  */</span>
<a name="l04609"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga2bca8d372d1159da7b064b5c0681a2de">04609</a> <span class="preprocessor">#define PIO_SCHMITT_SCHMITT18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PIO_SCHMITT)  */</span>
<a name="l04610"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaff116da2e1b27c50e008c0ae9cf4b0c2">04610</a> <span class="preprocessor">#define PIO_SCHMITT_SCHMITT19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PIO_SCHMITT)  */</span>
<a name="l04611"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga71d786a7318afe2c205cf874da861f95">04611</a> <span class="preprocessor">#define PIO_SCHMITT_SCHMITT20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PIO_SCHMITT)  */</span>
<a name="l04612"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga086b5bb562dd90a69287bd199432f5fb">04612</a> <span class="preprocessor">#define PIO_SCHMITT_SCHMITT21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PIO_SCHMITT)  */</span>
<a name="l04613"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga99286856509c81e95e5c8aa67da05a90">04613</a> <span class="preprocessor">#define PIO_SCHMITT_SCHMITT22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PIO_SCHMITT)  */</span>
<a name="l04614"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga3ab1c99271fd2a45cec6273b82aa5f95">04614</a> <span class="preprocessor">#define PIO_SCHMITT_SCHMITT23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PIO_SCHMITT)  */</span>
<a name="l04615"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga317c9d464daf0b5d9824de46a3fa4ccf">04615</a> <span class="preprocessor">#define PIO_SCHMITT_SCHMITT24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIO_SCHMITT)  */</span>
<a name="l04616"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga2892b01219795e6620c7111d0db75a6d">04616</a> <span class="preprocessor">#define PIO_SCHMITT_SCHMITT25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIO_SCHMITT)  */</span>
<a name="l04617"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gad7e0e4914fa8ce1894da65df2a3864c6">04617</a> <span class="preprocessor">#define PIO_SCHMITT_SCHMITT26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PIO_SCHMITT)  */</span>
<a name="l04618"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gacc343f84ea60678cb0339b56c6080ad2">04618</a> <span class="preprocessor">#define PIO_SCHMITT_SCHMITT27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PIO_SCHMITT)  */</span>
<a name="l04619"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gac9dbaa02497eea3f670437156fd2c916">04619</a> <span class="preprocessor">#define PIO_SCHMITT_SCHMITT28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PIO_SCHMITT)  */</span>
<a name="l04620"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaf80e25dab7f7cd63b0539a0e5a012a98">04620</a> <span class="preprocessor">#define PIO_SCHMITT_SCHMITT29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PIO_SCHMITT)  */</span>
<a name="l04621"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaf2bb44849b6f31453b677ff9b6cc8378">04621</a> <span class="preprocessor">#define PIO_SCHMITT_SCHMITT30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PIO_SCHMITT)  */</span>
<a name="l04622"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga6e090e0abaa4744c63b94001aa7f59af">04622</a> <span class="preprocessor">#define PIO_SCHMITT_SCHMITT31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PIO_SCHMITT)  */</span>
<a name="l04623"></a>04623 <span class="comment">/* -------- PIO_DELAYR : (PIO Offset: 0x0110) IO Delay Register -------- */</span>
<a name="l04624"></a>04624 <span class="preprocessor">#define PIO_DELAYR_Delay0_Pos 0</span>
<a name="l04625"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga29908505edcae7e6fab5b1345430214a">04625</a> <span class="preprocessor"></span><span class="preprocessor">#define PIO_DELAYR_Delay0_Msk (0xfu &lt;&lt; PIO_DELAYR_Delay0_Pos) </span><span class="comment">/**&lt; \brief (PIO_DELAYR)  */</span>
<a name="l04626"></a>04626 <span class="preprocessor">#define PIO_DELAYR_Delay0(value) ((PIO_DELAYR_Delay0_Msk &amp; ((value) &lt;&lt; PIO_DELAYR_Delay0_Pos)))</span>
<a name="l04627"></a>04627 <span class="preprocessor"></span><span class="preprocessor">#define PIO_DELAYR_Delay1_Pos 4</span>
<a name="l04628"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga8c1c9bfe8267b96c07cf037fbf3e0bb3">04628</a> <span class="preprocessor"></span><span class="preprocessor">#define PIO_DELAYR_Delay1_Msk (0xfu &lt;&lt; PIO_DELAYR_Delay1_Pos) </span><span class="comment">/**&lt; \brief (PIO_DELAYR)  */</span>
<a name="l04629"></a>04629 <span class="preprocessor">#define PIO_DELAYR_Delay1(value) ((PIO_DELAYR_Delay1_Msk &amp; ((value) &lt;&lt; PIO_DELAYR_Delay1_Pos)))</span>
<a name="l04630"></a>04630 <span class="preprocessor"></span><span class="preprocessor">#define PIO_DELAYR_Delay2_Pos 8</span>
<a name="l04631"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga0be2bbc8076bf26f971fe884036fa215">04631</a> <span class="preprocessor"></span><span class="preprocessor">#define PIO_DELAYR_Delay2_Msk (0xfu &lt;&lt; PIO_DELAYR_Delay2_Pos) </span><span class="comment">/**&lt; \brief (PIO_DELAYR)  */</span>
<a name="l04632"></a>04632 <span class="preprocessor">#define PIO_DELAYR_Delay2(value) ((PIO_DELAYR_Delay2_Msk &amp; ((value) &lt;&lt; PIO_DELAYR_Delay2_Pos)))</span>
<a name="l04633"></a>04633 <span class="preprocessor"></span><span class="preprocessor">#define PIO_DELAYR_Delay3_Pos 12</span>
<a name="l04634"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gac1bf7a70057d8ae911078c346822fb51">04634</a> <span class="preprocessor"></span><span class="preprocessor">#define PIO_DELAYR_Delay3_Msk (0xfu &lt;&lt; PIO_DELAYR_Delay3_Pos) </span><span class="comment">/**&lt; \brief (PIO_DELAYR)  */</span>
<a name="l04635"></a>04635 <span class="preprocessor">#define PIO_DELAYR_Delay3(value) ((PIO_DELAYR_Delay3_Msk &amp; ((value) &lt;&lt; PIO_DELAYR_Delay3_Pos)))</span>
<a name="l04636"></a>04636 <span class="preprocessor"></span><span class="preprocessor">#define PIO_DELAYR_Delay4_Pos 16</span>
<a name="l04637"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga220359672c5259daa45108d2da95ca8e">04637</a> <span class="preprocessor"></span><span class="preprocessor">#define PIO_DELAYR_Delay4_Msk (0xfu &lt;&lt; PIO_DELAYR_Delay4_Pos) </span><span class="comment">/**&lt; \brief (PIO_DELAYR)  */</span>
<a name="l04638"></a>04638 <span class="preprocessor">#define PIO_DELAYR_Delay4(value) ((PIO_DELAYR_Delay4_Msk &amp; ((value) &lt;&lt; PIO_DELAYR_Delay4_Pos)))</span>
<a name="l04639"></a>04639 <span class="preprocessor"></span><span class="preprocessor">#define PIO_DELAYR_Delay5_Pos 20</span>
<a name="l04640"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga2314da755a40508c2461817887852c9e">04640</a> <span class="preprocessor"></span><span class="preprocessor">#define PIO_DELAYR_Delay5_Msk (0xfu &lt;&lt; PIO_DELAYR_Delay5_Pos) </span><span class="comment">/**&lt; \brief (PIO_DELAYR)  */</span>
<a name="l04641"></a>04641 <span class="preprocessor">#define PIO_DELAYR_Delay5(value) ((PIO_DELAYR_Delay5_Msk &amp; ((value) &lt;&lt; PIO_DELAYR_Delay5_Pos)))</span>
<a name="l04642"></a>04642 <span class="preprocessor"></span><span class="preprocessor">#define PIO_DELAYR_Delay6_Pos 24</span>
<a name="l04643"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga8acbdde650f582f0cce9b0386c0fd4e6">04643</a> <span class="preprocessor"></span><span class="preprocessor">#define PIO_DELAYR_Delay6_Msk (0xfu &lt;&lt; PIO_DELAYR_Delay6_Pos) </span><span class="comment">/**&lt; \brief (PIO_DELAYR)  */</span>
<a name="l04644"></a>04644 <span class="preprocessor">#define PIO_DELAYR_Delay6(value) ((PIO_DELAYR_Delay6_Msk &amp; ((value) &lt;&lt; PIO_DELAYR_Delay6_Pos)))</span>
<a name="l04645"></a>04645 <span class="preprocessor"></span><span class="preprocessor">#define PIO_DELAYR_Delay7_Pos 28</span>
<a name="l04646"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga486ef48902326ed81387a2f23ba197c4">04646</a> <span class="preprocessor"></span><span class="preprocessor">#define PIO_DELAYR_Delay7_Msk (0xfu &lt;&lt; PIO_DELAYR_Delay7_Pos) </span><span class="comment">/**&lt; \brief (PIO_DELAYR)  */</span>
<a name="l04647"></a>04647 <span class="preprocessor">#define PIO_DELAYR_Delay7(value) ((PIO_DELAYR_Delay7_Msk &amp; ((value) &lt;&lt; PIO_DELAYR_Delay7_Pos)))</span>
<a name="l04648"></a>04648 <span class="preprocessor"></span><span class="comment">/* -------- PIO_DRIVER1 : (PIO Offset: 0x0114) I/O Drive Register 1 -------- */</span>
<a name="l04649"></a>04649 <span class="preprocessor">#define PIO_DRIVER1_LINE0_Pos 0</span>
<a name="l04650"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gad4f3138db1185b48d148b602ca26dbe3">04650</a> <span class="preprocessor"></span><span class="preprocessor">#define PIO_DRIVER1_LINE0_Msk (0x3u &lt;&lt; PIO_DRIVER1_LINE0_Pos) </span><span class="comment">/**&lt; \brief (PIO_DRIVER1) Drive of PIO line 0 */</span>
<a name="l04651"></a>04651 <span class="preprocessor">#define PIO_DRIVER1_LINE0(value) ((PIO_DRIVER1_LINE0_Msk &amp; ((value) &lt;&lt; PIO_DRIVER1_LINE0_Pos)))</span>
<a name="l04652"></a>04652 <span class="preprocessor"></span><span class="preprocessor">#define PIO_DRIVER1_LINE1_Pos 2</span>
<a name="l04653"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga5e7efca94d70e1de7f9ebc2f0e5ef968">04653</a> <span class="preprocessor"></span><span class="preprocessor">#define PIO_DRIVER1_LINE1_Msk (0x3u &lt;&lt; PIO_DRIVER1_LINE1_Pos) </span><span class="comment">/**&lt; \brief (PIO_DRIVER1) Drive of PIO line 1 */</span>
<a name="l04654"></a>04654 <span class="preprocessor">#define PIO_DRIVER1_LINE1(value) ((PIO_DRIVER1_LINE1_Msk &amp; ((value) &lt;&lt; PIO_DRIVER1_LINE1_Pos)))</span>
<a name="l04655"></a>04655 <span class="preprocessor"></span><span class="preprocessor">#define PIO_DRIVER1_LINE2_Pos 4</span>
<a name="l04656"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga38ab5ed1c1b4edfc99235490373bcd3c">04656</a> <span class="preprocessor"></span><span class="preprocessor">#define PIO_DRIVER1_LINE2_Msk (0x3u &lt;&lt; PIO_DRIVER1_LINE2_Pos) </span><span class="comment">/**&lt; \brief (PIO_DRIVER1) Drive of PIO line 2 */</span>
<a name="l04657"></a>04657 <span class="preprocessor">#define PIO_DRIVER1_LINE2(value) ((PIO_DRIVER1_LINE2_Msk &amp; ((value) &lt;&lt; PIO_DRIVER1_LINE2_Pos)))</span>
<a name="l04658"></a>04658 <span class="preprocessor"></span><span class="preprocessor">#define PIO_DRIVER1_LINE3_Pos 6</span>
<a name="l04659"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga3b21e335f7a463f64eae647e6889d2df">04659</a> <span class="preprocessor"></span><span class="preprocessor">#define PIO_DRIVER1_LINE3_Msk (0x3u &lt;&lt; PIO_DRIVER1_LINE3_Pos) </span><span class="comment">/**&lt; \brief (PIO_DRIVER1) Drive of PIO line 3 */</span>
<a name="l04660"></a>04660 <span class="preprocessor">#define PIO_DRIVER1_LINE3(value) ((PIO_DRIVER1_LINE3_Msk &amp; ((value) &lt;&lt; PIO_DRIVER1_LINE3_Pos)))</span>
<a name="l04661"></a>04661 <span class="preprocessor"></span><span class="preprocessor">#define PIO_DRIVER1_LINE4_Pos 8</span>
<a name="l04662"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaeeb0c453611554350b20b0b8495acd00">04662</a> <span class="preprocessor"></span><span class="preprocessor">#define PIO_DRIVER1_LINE4_Msk (0x3u &lt;&lt; PIO_DRIVER1_LINE4_Pos) </span><span class="comment">/**&lt; \brief (PIO_DRIVER1) Drive of PIO line 4 */</span>
<a name="l04663"></a>04663 <span class="preprocessor">#define PIO_DRIVER1_LINE4(value) ((PIO_DRIVER1_LINE4_Msk &amp; ((value) &lt;&lt; PIO_DRIVER1_LINE4_Pos)))</span>
<a name="l04664"></a>04664 <span class="preprocessor"></span><span class="preprocessor">#define PIO_DRIVER1_LINE5_Pos 10</span>
<a name="l04665"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaad76a33eed8f3ee06a90a56e067dc2d8">04665</a> <span class="preprocessor"></span><span class="preprocessor">#define PIO_DRIVER1_LINE5_Msk (0x3u &lt;&lt; PIO_DRIVER1_LINE5_Pos) </span><span class="comment">/**&lt; \brief (PIO_DRIVER1) Drive of PIO line 5 */</span>
<a name="l04666"></a>04666 <span class="preprocessor">#define PIO_DRIVER1_LINE5(value) ((PIO_DRIVER1_LINE5_Msk &amp; ((value) &lt;&lt; PIO_DRIVER1_LINE5_Pos)))</span>
<a name="l04667"></a>04667 <span class="preprocessor"></span><span class="preprocessor">#define PIO_DRIVER1_LINE6_Pos 12</span>
<a name="l04668"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga5e7b07fe682627071e1b6e1417d12927">04668</a> <span class="preprocessor"></span><span class="preprocessor">#define PIO_DRIVER1_LINE6_Msk (0x3u &lt;&lt; PIO_DRIVER1_LINE6_Pos) </span><span class="comment">/**&lt; \brief (PIO_DRIVER1) Drive of PIO line 6 */</span>
<a name="l04669"></a>04669 <span class="preprocessor">#define PIO_DRIVER1_LINE6(value) ((PIO_DRIVER1_LINE6_Msk &amp; ((value) &lt;&lt; PIO_DRIVER1_LINE6_Pos)))</span>
<a name="l04670"></a>04670 <span class="preprocessor"></span><span class="preprocessor">#define PIO_DRIVER1_LINE7_Pos 14</span>
<a name="l04671"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga104f16d3ef1251852825af1212b83cb8">04671</a> <span class="preprocessor"></span><span class="preprocessor">#define PIO_DRIVER1_LINE7_Msk (0x3u &lt;&lt; PIO_DRIVER1_LINE7_Pos) </span><span class="comment">/**&lt; \brief (PIO_DRIVER1) Drive of PIO line 7 */</span>
<a name="l04672"></a>04672 <span class="preprocessor">#define PIO_DRIVER1_LINE7(value) ((PIO_DRIVER1_LINE7_Msk &amp; ((value) &lt;&lt; PIO_DRIVER1_LINE7_Pos)))</span>
<a name="l04673"></a>04673 <span class="preprocessor"></span><span class="preprocessor">#define PIO_DRIVER1_LINE8_Pos 16</span>
<a name="l04674"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gae8da43358e06b4902554d5eeb9a1619d">04674</a> <span class="preprocessor"></span><span class="preprocessor">#define PIO_DRIVER1_LINE8_Msk (0x3u &lt;&lt; PIO_DRIVER1_LINE8_Pos) </span><span class="comment">/**&lt; \brief (PIO_DRIVER1) Drive of PIO line 8 */</span>
<a name="l04675"></a>04675 <span class="preprocessor">#define PIO_DRIVER1_LINE8(value) ((PIO_DRIVER1_LINE8_Msk &amp; ((value) &lt;&lt; PIO_DRIVER1_LINE8_Pos)))</span>
<a name="l04676"></a>04676 <span class="preprocessor"></span><span class="preprocessor">#define PIO_DRIVER1_LINE9_Pos 18</span>
<a name="l04677"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga0b791ccf63d2b679487e95414b795c1f">04677</a> <span class="preprocessor"></span><span class="preprocessor">#define PIO_DRIVER1_LINE9_Msk (0x3u &lt;&lt; PIO_DRIVER1_LINE9_Pos) </span><span class="comment">/**&lt; \brief (PIO_DRIVER1) Drive of PIO line 9 */</span>
<a name="l04678"></a>04678 <span class="preprocessor">#define PIO_DRIVER1_LINE9(value) ((PIO_DRIVER1_LINE9_Msk &amp; ((value) &lt;&lt; PIO_DRIVER1_LINE9_Pos)))</span>
<a name="l04679"></a>04679 <span class="preprocessor"></span><span class="preprocessor">#define PIO_DRIVER1_LINE10_Pos 20</span>
<a name="l04680"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gae4264a37c49972b74c167722e4c2a88c">04680</a> <span class="preprocessor"></span><span class="preprocessor">#define PIO_DRIVER1_LINE10_Msk (0x3u &lt;&lt; PIO_DRIVER1_LINE10_Pos) </span><span class="comment">/**&lt; \brief (PIO_DRIVER1) Drive of PIO line 10 */</span>
<a name="l04681"></a>04681 <span class="preprocessor">#define PIO_DRIVER1_LINE10(value) ((PIO_DRIVER1_LINE10_Msk &amp; ((value) &lt;&lt; PIO_DRIVER1_LINE10_Pos)))</span>
<a name="l04682"></a>04682 <span class="preprocessor"></span><span class="preprocessor">#define PIO_DRIVER1_LINE11_Pos 22</span>
<a name="l04683"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga2ba32c9116d90ed264233e2ff37a8003">04683</a> <span class="preprocessor"></span><span class="preprocessor">#define PIO_DRIVER1_LINE11_Msk (0x3u &lt;&lt; PIO_DRIVER1_LINE11_Pos) </span><span class="comment">/**&lt; \brief (PIO_DRIVER1) Drive of PIO line 11 */</span>
<a name="l04684"></a>04684 <span class="preprocessor">#define PIO_DRIVER1_LINE11(value) ((PIO_DRIVER1_LINE11_Msk &amp; ((value) &lt;&lt; PIO_DRIVER1_LINE11_Pos)))</span>
<a name="l04685"></a>04685 <span class="preprocessor"></span><span class="preprocessor">#define PIO_DRIVER1_LINE12_Pos 24</span>
<a name="l04686"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gad524c712a3a951c9a7ca54b53fe4d174">04686</a> <span class="preprocessor"></span><span class="preprocessor">#define PIO_DRIVER1_LINE12_Msk (0x3u &lt;&lt; PIO_DRIVER1_LINE12_Pos) </span><span class="comment">/**&lt; \brief (PIO_DRIVER1) Drive of PIO line 12 */</span>
<a name="l04687"></a>04687 <span class="preprocessor">#define PIO_DRIVER1_LINE12(value) ((PIO_DRIVER1_LINE12_Msk &amp; ((value) &lt;&lt; PIO_DRIVER1_LINE12_Pos)))</span>
<a name="l04688"></a>04688 <span class="preprocessor"></span><span class="preprocessor">#define PIO_DRIVER1_LINE13_Pos 26</span>
<a name="l04689"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga156ba1b2863c3311a370213261956181">04689</a> <span class="preprocessor"></span><span class="preprocessor">#define PIO_DRIVER1_LINE13_Msk (0x3u &lt;&lt; PIO_DRIVER1_LINE13_Pos) </span><span class="comment">/**&lt; \brief (PIO_DRIVER1) Drive of PIO line 13 */</span>
<a name="l04690"></a>04690 <span class="preprocessor">#define PIO_DRIVER1_LINE13(value) ((PIO_DRIVER1_LINE13_Msk &amp; ((value) &lt;&lt; PIO_DRIVER1_LINE13_Pos)))</span>
<a name="l04691"></a>04691 <span class="preprocessor"></span><span class="preprocessor">#define PIO_DRIVER1_LINE14_Pos 28</span>
<a name="l04692"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gad623f83ae2eab65e1fd68205d8ecb55d">04692</a> <span class="preprocessor"></span><span class="preprocessor">#define PIO_DRIVER1_LINE14_Msk (0x3u &lt;&lt; PIO_DRIVER1_LINE14_Pos) </span><span class="comment">/**&lt; \brief (PIO_DRIVER1) Drive of PIO line 14 */</span>
<a name="l04693"></a>04693 <span class="preprocessor">#define PIO_DRIVER1_LINE14(value) ((PIO_DRIVER1_LINE14_Msk &amp; ((value) &lt;&lt; PIO_DRIVER1_LINE14_Pos)))</span>
<a name="l04694"></a>04694 <span class="preprocessor"></span><span class="preprocessor">#define PIO_DRIVER1_LINE15_Pos 30</span>
<a name="l04695"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaf58cd9b23f74423a7bc4c45bf377d540">04695</a> <span class="preprocessor"></span><span class="preprocessor">#define PIO_DRIVER1_LINE15_Msk (0x3u &lt;&lt; PIO_DRIVER1_LINE15_Pos) </span><span class="comment">/**&lt; \brief (PIO_DRIVER1) Drive of PIO line 15 */</span>
<a name="l04696"></a>04696 <span class="preprocessor">#define PIO_DRIVER1_LINE15(value) ((PIO_DRIVER1_LINE15_Msk &amp; ((value) &lt;&lt; PIO_DRIVER1_LINE15_Pos)))</span>
<a name="l04697"></a>04697 <span class="preprocessor"></span><span class="comment">/* -------- PIO_DRIVER2 : (PIO Offset: 0x0118) I/O Drive Register 2 -------- */</span>
<a name="l04698"></a>04698 <span class="preprocessor">#define PIO_DRIVER2_LINE16_Pos 0</span>
<a name="l04699"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gadfd6ab2b993fd91cf7afb8e8bfade0b9">04699</a> <span class="preprocessor"></span><span class="preprocessor">#define PIO_DRIVER2_LINE16_Msk (0x3u &lt;&lt; PIO_DRIVER2_LINE16_Pos) </span><span class="comment">/**&lt; \brief (PIO_DRIVER2) Drive of PIO line 16 */</span>
<a name="l04700"></a>04700 <span class="preprocessor">#define PIO_DRIVER2_LINE16(value) ((PIO_DRIVER2_LINE16_Msk &amp; ((value) &lt;&lt; PIO_DRIVER2_LINE16_Pos)))</span>
<a name="l04701"></a>04701 <span class="preprocessor"></span><span class="preprocessor">#define PIO_DRIVER2_LINE17_Pos 2</span>
<a name="l04702"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaa23bf8693041a71cbb8bdfd0c6c864c2">04702</a> <span class="preprocessor"></span><span class="preprocessor">#define PIO_DRIVER2_LINE17_Msk (0x3u &lt;&lt; PIO_DRIVER2_LINE17_Pos) </span><span class="comment">/**&lt; \brief (PIO_DRIVER2) Drive of PIO line 17 */</span>
<a name="l04703"></a>04703 <span class="preprocessor">#define PIO_DRIVER2_LINE17(value) ((PIO_DRIVER2_LINE17_Msk &amp; ((value) &lt;&lt; PIO_DRIVER2_LINE17_Pos)))</span>
<a name="l04704"></a>04704 <span class="preprocessor"></span><span class="preprocessor">#define PIO_DRIVER2_LINE18_Pos 4</span>
<a name="l04705"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gadd4cb7046647e5dfd8deb725a9b3feb5">04705</a> <span class="preprocessor"></span><span class="preprocessor">#define PIO_DRIVER2_LINE18_Msk (0x3u &lt;&lt; PIO_DRIVER2_LINE18_Pos) </span><span class="comment">/**&lt; \brief (PIO_DRIVER2) Drive of PIO line 18 */</span>
<a name="l04706"></a>04706 <span class="preprocessor">#define PIO_DRIVER2_LINE18(value) ((PIO_DRIVER2_LINE18_Msk &amp; ((value) &lt;&lt; PIO_DRIVER2_LINE18_Pos)))</span>
<a name="l04707"></a>04707 <span class="preprocessor"></span><span class="preprocessor">#define PIO_DRIVER2_LINE19_Pos 6</span>
<a name="l04708"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga0e9fe120a6b5df87798e28731d38d87d">04708</a> <span class="preprocessor"></span><span class="preprocessor">#define PIO_DRIVER2_LINE19_Msk (0x3u &lt;&lt; PIO_DRIVER2_LINE19_Pos) </span><span class="comment">/**&lt; \brief (PIO_DRIVER2) Drive of PIO line 19 */</span>
<a name="l04709"></a>04709 <span class="preprocessor">#define PIO_DRIVER2_LINE19(value) ((PIO_DRIVER2_LINE19_Msk &amp; ((value) &lt;&lt; PIO_DRIVER2_LINE19_Pos)))</span>
<a name="l04710"></a>04710 <span class="preprocessor"></span><span class="preprocessor">#define PIO_DRIVER2_LINE20_Pos 8</span>
<a name="l04711"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga0bc1104533a64c875110412878659c06">04711</a> <span class="preprocessor"></span><span class="preprocessor">#define PIO_DRIVER2_LINE20_Msk (0x3u &lt;&lt; PIO_DRIVER2_LINE20_Pos) </span><span class="comment">/**&lt; \brief (PIO_DRIVER2) Drive of PIO line 20 */</span>
<a name="l04712"></a>04712 <span class="preprocessor">#define PIO_DRIVER2_LINE20(value) ((PIO_DRIVER2_LINE20_Msk &amp; ((value) &lt;&lt; PIO_DRIVER2_LINE20_Pos)))</span>
<a name="l04713"></a>04713 <span class="preprocessor"></span><span class="preprocessor">#define PIO_DRIVER2_LINE21_Pos 10</span>
<a name="l04714"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga50de334c494a194379c49f3362940f41">04714</a> <span class="preprocessor"></span><span class="preprocessor">#define PIO_DRIVER2_LINE21_Msk (0x3u &lt;&lt; PIO_DRIVER2_LINE21_Pos) </span><span class="comment">/**&lt; \brief (PIO_DRIVER2) Drive of PIO line 21 */</span>
<a name="l04715"></a>04715 <span class="preprocessor">#define PIO_DRIVER2_LINE21(value) ((PIO_DRIVER2_LINE21_Msk &amp; ((value) &lt;&lt; PIO_DRIVER2_LINE21_Pos)))</span>
<a name="l04716"></a>04716 <span class="preprocessor"></span><span class="preprocessor">#define PIO_DRIVER2_LINE22_Pos 12</span>
<a name="l04717"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga6d123d37cd8d2dffe752151f2dcc5308">04717</a> <span class="preprocessor"></span><span class="preprocessor">#define PIO_DRIVER2_LINE22_Msk (0x3u &lt;&lt; PIO_DRIVER2_LINE22_Pos) </span><span class="comment">/**&lt; \brief (PIO_DRIVER2) Drive of PIO line 22 */</span>
<a name="l04718"></a>04718 <span class="preprocessor">#define PIO_DRIVER2_LINE22(value) ((PIO_DRIVER2_LINE22_Msk &amp; ((value) &lt;&lt; PIO_DRIVER2_LINE22_Pos)))</span>
<a name="l04719"></a>04719 <span class="preprocessor"></span><span class="preprocessor">#define PIO_DRIVER2_LINE23_Pos 14</span>
<a name="l04720"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaea35fd23e79e7315a4a92e329039d1aa">04720</a> <span class="preprocessor"></span><span class="preprocessor">#define PIO_DRIVER2_LINE23_Msk (0x3u &lt;&lt; PIO_DRIVER2_LINE23_Pos) </span><span class="comment">/**&lt; \brief (PIO_DRIVER2) Drive of PIO line 23 */</span>
<a name="l04721"></a>04721 <span class="preprocessor">#define PIO_DRIVER2_LINE23(value) ((PIO_DRIVER2_LINE23_Msk &amp; ((value) &lt;&lt; PIO_DRIVER2_LINE23_Pos)))</span>
<a name="l04722"></a>04722 <span class="preprocessor"></span><span class="preprocessor">#define PIO_DRIVER2_LINE24_Pos 16</span>
<a name="l04723"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga1d4e7d15231351452b39a11b2a2bd8a7">04723</a> <span class="preprocessor"></span><span class="preprocessor">#define PIO_DRIVER2_LINE24_Msk (0x3u &lt;&lt; PIO_DRIVER2_LINE24_Pos) </span><span class="comment">/**&lt; \brief (PIO_DRIVER2) Drive of PIO line 24 */</span>
<a name="l04724"></a>04724 <span class="preprocessor">#define PIO_DRIVER2_LINE24(value) ((PIO_DRIVER2_LINE24_Msk &amp; ((value) &lt;&lt; PIO_DRIVER2_LINE24_Pos)))</span>
<a name="l04725"></a>04725 <span class="preprocessor"></span><span class="preprocessor">#define PIO_DRIVER2_LINE25_Pos 18</span>
<a name="l04726"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga4d5be1c253dadb3a7e7f9c4836f19532">04726</a> <span class="preprocessor"></span><span class="preprocessor">#define PIO_DRIVER2_LINE25_Msk (0x3u &lt;&lt; PIO_DRIVER2_LINE25_Pos) </span><span class="comment">/**&lt; \brief (PIO_DRIVER2) Drive of PIO line 25 */</span>
<a name="l04727"></a>04727 <span class="preprocessor">#define PIO_DRIVER2_LINE25(value) ((PIO_DRIVER2_LINE25_Msk &amp; ((value) &lt;&lt; PIO_DRIVER2_LINE25_Pos)))</span>
<a name="l04728"></a>04728 <span class="preprocessor"></span><span class="preprocessor">#define PIO_DRIVER2_LINE26_Pos 20</span>
<a name="l04729"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga8540a948810361f28d90c9f44ceb2e44">04729</a> <span class="preprocessor"></span><span class="preprocessor">#define PIO_DRIVER2_LINE26_Msk (0x3u &lt;&lt; PIO_DRIVER2_LINE26_Pos) </span><span class="comment">/**&lt; \brief (PIO_DRIVER2) Drive of PIO line 26 */</span>
<a name="l04730"></a>04730 <span class="preprocessor">#define PIO_DRIVER2_LINE26(value) ((PIO_DRIVER2_LINE26_Msk &amp; ((value) &lt;&lt; PIO_DRIVER2_LINE26_Pos)))</span>
<a name="l04731"></a>04731 <span class="preprocessor"></span><span class="preprocessor">#define PIO_DRIVER2_LINE27_Pos 22</span>
<a name="l04732"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gade8214132bedce58e4a46f93ebdcb89f">04732</a> <span class="preprocessor"></span><span class="preprocessor">#define PIO_DRIVER2_LINE27_Msk (0x3u &lt;&lt; PIO_DRIVER2_LINE27_Pos) </span><span class="comment">/**&lt; \brief (PIO_DRIVER2) Drive of PIO line 27 */</span>
<a name="l04733"></a>04733 <span class="preprocessor">#define PIO_DRIVER2_LINE27(value) ((PIO_DRIVER2_LINE27_Msk &amp; ((value) &lt;&lt; PIO_DRIVER2_LINE27_Pos)))</span>
<a name="l04734"></a>04734 <span class="preprocessor"></span><span class="preprocessor">#define PIO_DRIVER2_LINE28_Pos 24</span>
<a name="l04735"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga2ceb8bf415af3d9e1e48c2b54bb16185">04735</a> <span class="preprocessor"></span><span class="preprocessor">#define PIO_DRIVER2_LINE28_Msk (0x3u &lt;&lt; PIO_DRIVER2_LINE28_Pos) </span><span class="comment">/**&lt; \brief (PIO_DRIVER2) Drive of PIO line 28 */</span>
<a name="l04736"></a>04736 <span class="preprocessor">#define PIO_DRIVER2_LINE28(value) ((PIO_DRIVER2_LINE28_Msk &amp; ((value) &lt;&lt; PIO_DRIVER2_LINE28_Pos)))</span>
<a name="l04737"></a>04737 <span class="preprocessor"></span><span class="preprocessor">#define PIO_DRIVER2_LINE29_Pos 26</span>
<a name="l04738"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#ga1e81a5bda7bef77e275001b49ef87c08">04738</a> <span class="preprocessor"></span><span class="preprocessor">#define PIO_DRIVER2_LINE29_Msk (0x3u &lt;&lt; PIO_DRIVER2_LINE29_Pos) </span><span class="comment">/**&lt; \brief (PIO_DRIVER2) Drive of PIO line 29 */</span>
<a name="l04739"></a>04739 <span class="preprocessor">#define PIO_DRIVER2_LINE29(value) ((PIO_DRIVER2_LINE29_Msk &amp; ((value) &lt;&lt; PIO_DRIVER2_LINE29_Pos)))</span>
<a name="l04740"></a>04740 <span class="preprocessor"></span><span class="preprocessor">#define PIO_DRIVER2_LINE30_Pos 28</span>
<a name="l04741"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gaecdcad5394aa170350a9865df89b5ef2">04741</a> <span class="preprocessor"></span><span class="preprocessor">#define PIO_DRIVER2_LINE30_Msk (0x3u &lt;&lt; PIO_DRIVER2_LINE30_Pos) </span><span class="comment">/**&lt; \brief (PIO_DRIVER2) Drive of PIO line 30 */</span>
<a name="l04742"></a>04742 <span class="preprocessor">#define PIO_DRIVER2_LINE30(value) ((PIO_DRIVER2_LINE30_Msk &amp; ((value) &lt;&lt; PIO_DRIVER2_LINE30_Pos)))</span>
<a name="l04743"></a>04743 <span class="preprocessor"></span><span class="preprocessor">#define PIO_DRIVER2_LINE31_Pos 30</span>
<a name="l04744"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_o.html#gad6530559719ae9ccaf60d370815bd187">04744</a> <span class="preprocessor"></span><span class="preprocessor">#define PIO_DRIVER2_LINE31_Msk (0x3u &lt;&lt; PIO_DRIVER2_LINE31_Pos) </span><span class="comment">/**&lt; \brief (PIO_DRIVER2) Drive of PIO line 31 */</span>
<a name="l04745"></a>04745 <span class="preprocessor">#define PIO_DRIVER2_LINE31(value) ((PIO_DRIVER2_LINE31_Msk &amp; ((value) &lt;&lt; PIO_DRIVER2_LINE31_Pos)))</span>
<a name="l04746"></a>04746 <span class="preprocessor"></span><span class="comment"></span>
<a name="l04747"></a>04747 <span class="comment">/*@}*/</span>
<a name="l04748"></a>04748 
<a name="l04749"></a>04749 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l04750"></a>04750 <span class="comment">/**  SOFTWARE API DEFINITION FOR Periodic Interval Timer */</span>
<a name="l04751"></a>04751 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l04752"></a>04752 <span class="comment">/** \addtogroup AT91SAM9G15_PIT Periodic Interval Timer */</span><span class="comment"></span>
<a name="l04753"></a>04753 <span class="comment">/*@{*/</span>
<a name="l04754"></a>04754 
<a name="l04755"></a>04755 <span class="preprocessor">#ifndef __ASSEMBLY__</span>
<a name="l04756"></a>04756 <span class="preprocessor"></span><span class="comment">/** \brief Pit hardware registers */</span>
<a name="l04757"></a><a class="code" href="struct_pit.html">04757</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l04758"></a><a class="code" href="struct_pit.html#aeab646611040dd65af526327971a2371">04758</a>   RwReg PIT_MR;   <span class="comment">/**&lt; \brief (Pit Offset: 0x00) Mode Register */</span>
<a name="l04759"></a><a class="code" href="struct_pit.html#a06d31a78b5ac7d7bbd0020a275c11492">04759</a>   RoReg PIT_SR;   <span class="comment">/**&lt; \brief (Pit Offset: 0x04) Status Register */</span>
<a name="l04760"></a><a class="code" href="struct_pit.html#a7c5aa164bce0c6b177979d2cad0e8b2a">04760</a>   RoReg PIT_PIVR; <span class="comment">/**&lt; \brief (Pit Offset: 0x08) Periodic Interval Value Register */</span>
<a name="l04761"></a><a class="code" href="struct_pit.html#a5ccf474c030c317f87750590e4e714d8">04761</a>   RoReg PIT_PIIR; <span class="comment">/**&lt; \brief (Pit Offset: 0x0C) Periodic Interval Image Register */</span>
<a name="l04762"></a>04762 } <a class="code" href="struct_pit.html" title="Pit hardware registers.">Pit</a>;
<a name="l04763"></a>04763 <span class="preprocessor">#endif </span><span class="comment">/* __ASSEMBLY__ */</span>
<a name="l04764"></a>04764 <span class="comment">/* -------- PIT_MR : (PIT Offset: 0x00) Mode Register -------- */</span>
<a name="l04765"></a>04765 <span class="preprocessor">#define PIT_MR_PIV_Pos 0</span>
<a name="l04766"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_t.html#gae57f0cb7647a1171a40be29749ca00dc">04766</a> <span class="preprocessor"></span><span class="preprocessor">#define PIT_MR_PIV_Msk (0xfffffu &lt;&lt; PIT_MR_PIV_Pos) </span><span class="comment">/**&lt; \brief (PIT_MR) Periodic Interval Value */</span>
<a name="l04767"></a>04767 <span class="preprocessor">#define PIT_MR_PIV(value) ((PIT_MR_PIV_Msk &amp; ((value) &lt;&lt; PIT_MR_PIV_Pos)))</span>
<a name="l04768"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_t.html#ga60007feca4014f2a87e96417263e761c">04768</a> <span class="preprocessor"></span><span class="preprocessor">#define PIT_MR_PITEN (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PIT_MR) Period Interval Timer Enabled */</span>
<a name="l04769"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_t.html#gad3af415e9c3e9094464966691ae12829">04769</a> <span class="preprocessor">#define PIT_MR_PITIEN (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PIT_MR) Periodic Interval Timer Interrupt Enable */</span>
<a name="l04770"></a>04770 <span class="comment">/* -------- PIT_SR : (PIT Offset: 0x04) Status Register -------- */</span>
<a name="l04771"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_t.html#gad755dfee6abf9ec90c6165fcbcc75914">04771</a> <span class="preprocessor">#define PIT_SR_PITS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PIT_SR) Periodic Interval Timer Status */</span>
<a name="l04772"></a>04772 <span class="comment">/* -------- PIT_PIVR : (PIT Offset: 0x08) Periodic Interval Value Register -------- */</span>
<a name="l04773"></a>04773 <span class="preprocessor">#define PIT_PIVR_CPIV_Pos 0</span>
<a name="l04774"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_t.html#gaf8efe76325502628acc5d7be98d38503">04774</a> <span class="preprocessor"></span><span class="preprocessor">#define PIT_PIVR_CPIV_Msk (0xfffffu &lt;&lt; PIT_PIVR_CPIV_Pos) </span><span class="comment">/**&lt; \brief (PIT_PIVR) Current Periodic Interval Value */</span>
<a name="l04775"></a>04775 <span class="preprocessor">#define PIT_PIVR_PICNT_Pos 20</span>
<a name="l04776"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_t.html#ga18b7bafe7dce38579d743b4a6110e6b3">04776</a> <span class="preprocessor"></span><span class="preprocessor">#define PIT_PIVR_PICNT_Msk (0xfffu &lt;&lt; PIT_PIVR_PICNT_Pos) </span><span class="comment">/**&lt; \brief (PIT_PIVR) Periodic Interval Counter */</span>
<a name="l04777"></a>04777 <span class="comment">/* -------- PIT_PIIR : (PIT Offset: 0x0C) Periodic Interval Image Register -------- */</span>
<a name="l04778"></a>04778 <span class="preprocessor">#define PIT_PIIR_CPIV_Pos 0</span>
<a name="l04779"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_t.html#gad97c455ea3f92798e1a52ab93aa39139">04779</a> <span class="preprocessor"></span><span class="preprocessor">#define PIT_PIIR_CPIV_Msk (0xfffffu &lt;&lt; PIT_PIIR_CPIV_Pos) </span><span class="comment">/**&lt; \brief (PIT_PIIR) Current Periodic Interval Value */</span>
<a name="l04780"></a>04780 <span class="preprocessor">#define PIT_PIIR_PICNT_Pos 20</span>
<a name="l04781"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_i_t.html#gabffeaac4fbee59f31aacf1d8ca61a54e">04781</a> <span class="preprocessor"></span><span class="preprocessor">#define PIT_PIIR_PICNT_Msk (0xfffu &lt;&lt; PIT_PIIR_PICNT_Pos) </span><span class="comment">/**&lt; \brief (PIT_PIIR) Periodic Interval Counter */</span>
<a name="l04782"></a>04782 <span class="comment"></span>
<a name="l04783"></a>04783 <span class="comment">/*@}*/</span>
<a name="l04784"></a>04784 
<a name="l04785"></a>04785 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l04786"></a>04786 <span class="comment">/**  SOFTWARE API DEFINITION FOR Power Management Controller */</span>
<a name="l04787"></a>04787 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l04788"></a>04788 <span class="comment">/** \addtogroup AT91SAM9G15_PMC Power Management Controller */</span><span class="comment"></span>
<a name="l04789"></a>04789 <span class="comment">/*@{*/</span>
<a name="l04790"></a>04790 
<a name="l04791"></a>04791 <span class="preprocessor">#ifndef __ASSEMBLY__</span>
<a name="l04792"></a>04792 <span class="preprocessor"></span><span class="comment">/** \brief Pmc hardware registers */</span>
<a name="l04793"></a><a class="code" href="struct_pmc.html">04793</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l04794"></a><a class="code" href="struct_pmc.html#af59260b96ef1bf4d4b6cde2aebad46ef">04794</a>   WoReg PMC_SCER;      <span class="comment">/**&lt; \brief (Pmc Offset: 0x0000) System Clock Enable Register */</span>
<a name="l04795"></a><a class="code" href="struct_pmc.html#ad17a3e977f9b7951fca8853f4ff69e93">04795</a>   WoReg PMC_SCDR;      <span class="comment">/**&lt; \brief (Pmc Offset: 0x0004) System Clock Disable Register */</span>
<a name="l04796"></a><a class="code" href="struct_pmc.html#ad59e4c9e5d413923039e51ac00b02c6e">04796</a>   RoReg PMC_SCSR;      <span class="comment">/**&lt; \brief (Pmc Offset: 0x0008) System Clock Status Register */</span>
<a name="l04797"></a>04797   RoReg Reserved1[1];
<a name="l04798"></a><a class="code" href="struct_pmc.html#a92c7a27bb8337b717af9324be28bbe0d">04798</a>   WoReg PMC_PCER;      <span class="comment">/**&lt; \brief (Pmc Offset: 0x0010) Peripheral Clock Enable Register */</span>
<a name="l04799"></a><a class="code" href="struct_pmc.html#a90bf1f4939f967fac891f9b3dcdfbe92">04799</a>   WoReg PMC_PCDR;      <span class="comment">/**&lt; \brief (Pmc Offset: 0x0014) Peripheral Clock Disable Register */</span>
<a name="l04800"></a><a class="code" href="struct_pmc.html#affbe6ae2bc96720bde1be86c76ba55dc">04800</a>   RoReg PMC_PCSR;      <span class="comment">/**&lt; \brief (Pmc Offset: 0x0018) Peripheral Clock Status Register */</span>
<a name="l04801"></a><a class="code" href="struct_pmc.html#ad53c9cb6539dfb191a5c7637c9668a4a">04801</a>   RwReg CKGR_UCKR;     <span class="comment">/**&lt; \brief (Pmc Offset: 0x001C) UTMI Clock Register */</span>
<a name="l04802"></a><a class="code" href="struct_pmc.html#ad26aa972eea1fee6c4f472961c7b4460">04802</a>   RwReg CKGR_MOR;      <span class="comment">/**&lt; \brief (Pmc Offset: 0x0020) Main Oscillator Register */</span>
<a name="l04803"></a><a class="code" href="struct_pmc.html#a409abc2b4f808222bec1f33a7fbc16bb">04803</a>   RoReg CKGR_MCFR;     <span class="comment">/**&lt; \brief (Pmc Offset: 0x0024) Main Clock Frequency Register */</span>
<a name="l04804"></a><a class="code" href="struct_pmc.html#a4b9b3aaa6f96dfafb76bbc4966177f1a">04804</a>   RwReg CKGR_PLLAR;    <span class="comment">/**&lt; \brief (Pmc Offset: 0x0028) PLLA Register */</span>
<a name="l04805"></a>04805   RoReg Reserved2[1];
<a name="l04806"></a><a class="code" href="struct_pmc.html#ab39260cbca9aae44b696c33f60e5265b">04806</a>   RwReg PMC_MCKR;      <span class="comment">/**&lt; \brief (Pmc Offset: 0x0030) Master Clock Register */</span>
<a name="l04807"></a>04807   RoReg Reserved3[1];
<a name="l04808"></a><a class="code" href="struct_pmc.html#affe588cbde95f756d4a557bdeca3ee28">04808</a>   RwReg PMC_USB;       <span class="comment">/**&lt; \brief (Pmc Offset: 0x0038) USB Clock Register */</span>
<a name="l04809"></a><a class="code" href="struct_pmc.html#a669a7e68b048c410dd62c4eeb2929bde">04809</a>   RwReg PMC_SMD;       <span class="comment">/**&lt; \brief (Pmc Offset: 0x003C) Soft Modem Clock Register */</span>
<a name="l04810"></a><a class="code" href="struct_pmc.html#abf8f705166f35ce61aa1a1728ad09457">04810</a>   RwReg PMC_PCK[2];    <span class="comment">/**&lt; \brief (Pmc Offset: 0x0040) Programmable Clock 0 Register */</span>
<a name="l04811"></a>04811   RoReg Reserved4[6];
<a name="l04812"></a><a class="code" href="struct_pmc.html#a910776c2566f6360135951c283d66d72">04812</a>   WoReg PMC_IER;       <span class="comment">/**&lt; \brief (Pmc Offset: 0x0060) Interrupt Enable Register */</span>
<a name="l04813"></a><a class="code" href="struct_pmc.html#a9f99d230ad69a8a3f9bb4de2fda3b059">04813</a>   WoReg PMC_IDR;       <span class="comment">/**&lt; \brief (Pmc Offset: 0x0064) Interrupt Disable Register */</span>
<a name="l04814"></a><a class="code" href="struct_pmc.html#ae1b94da28310af10887a6a9cae3c0d92">04814</a>   RoReg PMC_SR;        <span class="comment">/**&lt; \brief (Pmc Offset: 0x0068) Status Register */</span>
<a name="l04815"></a><a class="code" href="struct_pmc.html#a8c38811246734d833c828fdc6657b013">04815</a>   RoReg PMC_IMR;       <span class="comment">/**&lt; \brief (Pmc Offset: 0x006C) Interrupt Mask Register */</span>
<a name="l04816"></a>04816   RoReg Reserved5[4];
<a name="l04817"></a><a class="code" href="struct_pmc.html#a3851f88c18b79bf0fee05aab7edd5e6a">04817</a>   WoReg PMC_PLLICPR;   <span class="comment">/**&lt; \brief (Pmc Offset: 0x0080) PLL Charge Pump Current Register */</span>
<a name="l04818"></a>04818   RoReg Reserved6[24];
<a name="l04819"></a><a class="code" href="struct_pmc.html#a3d02dacfaac1d2f168fbc2ec6489199b">04819</a>   RwReg PMC_WPMR;      <span class="comment">/**&lt; \brief (Pmc Offset: 0x00E4) Write Protect Mode Register */</span>
<a name="l04820"></a><a class="code" href="struct_pmc.html#ab2262d223c060a7b6992e5b108e5cbb5">04820</a>   RoReg PMC_WPSR;      <span class="comment">/**&lt; \brief (Pmc Offset: 0x00E8) Write Protect Status Register */</span>
<a name="l04821"></a>04821   RoReg Reserved7[8];
<a name="l04822"></a><a class="code" href="struct_pmc.html#abdb37690edcc2658331a2c931623d573">04822</a>   RwReg PMC_PCR;       <span class="comment">/**&lt; \brief (Pmc Offset: 0x010C) Peripheral Control Register */</span>
<a name="l04823"></a>04823 } <a class="code" href="struct_pmc.html" title="Pmc hardware registers.">Pmc</a>;
<a name="l04824"></a>04824 <span class="preprocessor">#endif </span><span class="comment">/* __ASSEMBLY__ */</span>
<a name="l04825"></a>04825 <span class="comment">/* -------- PMC_SCER : (PMC Offset: 0x0000) System Clock Enable Register -------- */</span>
<a name="l04826"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gade22a96a2636b5d0011d5054bea28c40">04826</a> <span class="preprocessor">#define PMC_SCER_DDRCK (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PMC_SCER) DDR Clock Enable */</span>
<a name="l04827"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga050ad4977976b7f68b1c9347dc43ce43">04827</a> <span class="preprocessor">#define PMC_SCER_LCDCK (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PMC_SCER) LCD Clock Enable */</span>
<a name="l04828"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga42bb11af9a82c1acc301ff43d5b81e27">04828</a> <span class="preprocessor">#define PMC_SCER_SMDCK (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PMC_SCER) SMD Clock Enable */</span>
<a name="l04829"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga6fdac530eacb76f2736fd5169b20ec86">04829</a> <span class="preprocessor">#define PMC_SCER_UHP (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PMC_SCER) USB Host OHCI Clocks Enable */</span>
<a name="l04830"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga8e1346ca6a094e864b093c69bae03121">04830</a> <span class="preprocessor">#define PMC_SCER_UDP (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PMC_SCER) USB Device Clock Enable */</span>
<a name="l04831"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gae45b5a1bc47f5ae6c583a28e0abbf008">04831</a> <span class="preprocessor">#define PMC_SCER_PCK0 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PMC_SCER) Programmable Clock 0 Output Enable */</span>
<a name="l04832"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga7e4fb5bfac14f33c79cd9c544b615a24">04832</a> <span class="preprocessor">#define PMC_SCER_PCK1 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PMC_SCER) Programmable Clock 1 Output Enable */</span>
<a name="l04833"></a>04833 <span class="comment">/* -------- PMC_SCDR : (PMC Offset: 0x0004) System Clock Disable Register -------- */</span>
<a name="l04834"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga569a52cc74c776a1f83822ab431440be">04834</a> <span class="preprocessor">#define PMC_SCDR_PCK (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMC_SCDR) Processor Clock Disable */</span>
<a name="l04835"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga1cc18e36fb1495c37f9358d9b77dec1a">04835</a> <span class="preprocessor">#define PMC_SCDR_DDRCK (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PMC_SCDR) DDR Clock Disable */</span>
<a name="l04836"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga4addc9ef77a764af7db1643e23f88823">04836</a> <span class="preprocessor">#define PMC_SCDR_LCDCK (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PMC_SCDR) LCD Clock Disable */</span>
<a name="l04837"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gaed4faef6d0c281c879c873e1adde1973">04837</a> <span class="preprocessor">#define PMC_SCDR_SMDCK (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PMC_SCDR) SMD Clock Disable */</span>
<a name="l04838"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga8e85210408b7cabaa4699963ffdf6da7">04838</a> <span class="preprocessor">#define PMC_SCDR_UHP (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PMC_SCDR) USB Host OHCI Clock Disable */</span>
<a name="l04839"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga5d63e4d42a2f652906f125934c69f9f8">04839</a> <span class="preprocessor">#define PMC_SCDR_UDP (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PMC_SCDR) USB Device Clock Enable */</span>
<a name="l04840"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga9369a0afa9e84879986ef3520e5c336f">04840</a> <span class="preprocessor">#define PMC_SCDR_PCK0 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PMC_SCDR) Programmable Clock 0 Output Disable */</span>
<a name="l04841"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga6e56788de94ca08e9da777cc2a1c325d">04841</a> <span class="preprocessor">#define PMC_SCDR_PCK1 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PMC_SCDR) Programmable Clock 1 Output Disable */</span>
<a name="l04842"></a>04842 <span class="comment">/* -------- PMC_SCSR : (PMC Offset: 0x0008) System Clock Status Register -------- */</span>
<a name="l04843"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gaad3519cf493852cf6d633978cefa79e7">04843</a> <span class="preprocessor">#define PMC_SCSR_PCK (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMC_SCSR) Processor Clock Status */</span>
<a name="l04844"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga701fcf34e5b053ad6d2a35c7aa0e9231">04844</a> <span class="preprocessor">#define PMC_SCSR_DDRCK (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PMC_SCSR) DDR Clock Status */</span>
<a name="l04845"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gacbf96c693d7282423c937e8287a6f5df">04845</a> <span class="preprocessor">#define PMC_SCSR_LCDCK (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PMC_SCSR) LCD Clock Status */</span>
<a name="l04846"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga1779d3e40fabaddb414f8b7bb63ecae7">04846</a> <span class="preprocessor">#define PMC_SCSR_SMDCK (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PMC_SCSR) SMD Clock Status */</span>
<a name="l04847"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga79702e30c53fe82ca03eafdd522dceb3">04847</a> <span class="preprocessor">#define PMC_SCSR_UHP (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PMC_SCSR) USB Host Port Clock Status */</span>
<a name="l04848"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga492b95e403bf37a48315d4d5f23f1d05">04848</a> <span class="preprocessor">#define PMC_SCSR_UDP (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PMC_SCSR) USB Device Port Clock Status */</span>
<a name="l04849"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga6eabb3e97d15e03c3d972905170d971c">04849</a> <span class="preprocessor">#define PMC_SCSR_PCK0 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PMC_SCSR) Programmable Clock 0 Output Status */</span>
<a name="l04850"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gaeb9d3d3ebc60d5e7c5770b2ff71c6279">04850</a> <span class="preprocessor">#define PMC_SCSR_PCK1 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PMC_SCSR) Programmable Clock 1 Output Status */</span>
<a name="l04851"></a>04851 <span class="comment">/* -------- PMC_PCER : (PMC Offset: 0x0010) Peripheral Clock Enable Register -------- */</span>
<a name="l04852"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gac0aa1229e50a4da686e2014197101f07">04852</a> <span class="preprocessor">#define PMC_PCER_PID2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PMC_PCER) Peripheral Clock 2 Enable */</span>
<a name="l04853"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga23f13520cc7f9b581f3b2a0129a084b2">04853</a> <span class="preprocessor">#define PMC_PCER_PID3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PMC_PCER) Peripheral Clock 3 Enable */</span>
<a name="l04854"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga5f6395cba5b6bc0bc883dc7c512cb264">04854</a> <span class="preprocessor">#define PMC_PCER_PID4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PMC_PCER) Peripheral Clock 4 Enable */</span>
<a name="l04855"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga24a26904b693a5099b949d27de559a85">04855</a> <span class="preprocessor">#define PMC_PCER_PID5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PMC_PCER) Peripheral Clock 5 Enable */</span>
<a name="l04856"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gad896eb03863c6502f5dad241781d3a9d">04856</a> <span class="preprocessor">#define PMC_PCER_PID6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PMC_PCER) Peripheral Clock 6 Enable */</span>
<a name="l04857"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gaa1b16f18b0580b13d8b30905c97c3531">04857</a> <span class="preprocessor">#define PMC_PCER_PID7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PMC_PCER) Peripheral Clock 7 Enable */</span>
<a name="l04858"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga5a9cdda7616e58846cec2f49b7b9bc79">04858</a> <span class="preprocessor">#define PMC_PCER_PID8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PMC_PCER) Peripheral Clock 8 Enable */</span>
<a name="l04859"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga78413dabea99fe4dc0b341b27ba9778f">04859</a> <span class="preprocessor">#define PMC_PCER_PID9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PMC_PCER) Peripheral Clock 9 Enable */</span>
<a name="l04860"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gaf759f72edf499dc3d1fc141067120e17">04860</a> <span class="preprocessor">#define PMC_PCER_PID10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PMC_PCER) Peripheral Clock 10 Enable */</span>
<a name="l04861"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gaa45a7633d83691dc89378731eedd3963">04861</a> <span class="preprocessor">#define PMC_PCER_PID11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PMC_PCER) Peripheral Clock 11 Enable */</span>
<a name="l04862"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gad00341953eed58d757b0f4a9ab24121d">04862</a> <span class="preprocessor">#define PMC_PCER_PID12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PMC_PCER) Peripheral Clock 12 Enable */</span>
<a name="l04863"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga6162cb4b6a090a3b487f07c8d53170f0">04863</a> <span class="preprocessor">#define PMC_PCER_PID13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PMC_PCER) Peripheral Clock 13 Enable */</span>
<a name="l04864"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga0f24b99bc1d6e0e8ee0dc4e63d19ef53">04864</a> <span class="preprocessor">#define PMC_PCER_PID14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PMC_PCER) Peripheral Clock 14 Enable */</span>
<a name="l04865"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga565b81b374671499e120deed53463837">04865</a> <span class="preprocessor">#define PMC_PCER_PID15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PMC_PCER) Peripheral Clock 15 Enable */</span>
<a name="l04866"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gaaaddb7f7190f803dbd9bebf7c3202925">04866</a> <span class="preprocessor">#define PMC_PCER_PID16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PMC_PCER) Peripheral Clock 16 Enable */</span>
<a name="l04867"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gac2cd40369808098007f711f8d8eeb5ad">04867</a> <span class="preprocessor">#define PMC_PCER_PID17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PMC_PCER) Peripheral Clock 17 Enable */</span>
<a name="l04868"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga01eb8bcea8329513c410a4ae36a57ae9">04868</a> <span class="preprocessor">#define PMC_PCER_PID18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PMC_PCER) Peripheral Clock 18 Enable */</span>
<a name="l04869"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga3208aaeab8bee0e0ac731b9d1a6ee96b">04869</a> <span class="preprocessor">#define PMC_PCER_PID19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PMC_PCER) Peripheral Clock 19 Enable */</span>
<a name="l04870"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga1454e773ea4821622aec7e38f9a5e72e">04870</a> <span class="preprocessor">#define PMC_PCER_PID20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PMC_PCER) Peripheral Clock 20 Enable */</span>
<a name="l04871"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gacd5154f048e0dc864b1c305999c77c68">04871</a> <span class="preprocessor">#define PMC_PCER_PID21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PMC_PCER) Peripheral Clock 21 Enable */</span>
<a name="l04872"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gac3f6fa9d0852a32fe79597bc7282a59b">04872</a> <span class="preprocessor">#define PMC_PCER_PID22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PMC_PCER) Peripheral Clock 22 Enable */</span>
<a name="l04873"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga6e33ddb5d66a0d44a0378296587ed8c8">04873</a> <span class="preprocessor">#define PMC_PCER_PID23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PMC_PCER) Peripheral Clock 23 Enable */</span>
<a name="l04874"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gac9ae94d3a331b798cf31255ce0073cdf">04874</a> <span class="preprocessor">#define PMC_PCER_PID24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PMC_PCER) Peripheral Clock 24 Enable */</span>
<a name="l04875"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga224c7cab42dd2db09c7e6a82f30d0dce">04875</a> <span class="preprocessor">#define PMC_PCER_PID25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PMC_PCER) Peripheral Clock 25 Enable */</span>
<a name="l04876"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga23024a03df0658f0fa080c863f692004">04876</a> <span class="preprocessor">#define PMC_PCER_PID26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PMC_PCER) Peripheral Clock 26 Enable */</span>
<a name="l04877"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga18bbef89531745b2e809f866f9acf549">04877</a> <span class="preprocessor">#define PMC_PCER_PID27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PMC_PCER) Peripheral Clock 27 Enable */</span>
<a name="l04878"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga668239ac0807784d680dba4ba05c8e5b">04878</a> <span class="preprocessor">#define PMC_PCER_PID28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PMC_PCER) Peripheral Clock 28 Enable */</span>
<a name="l04879"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga11216991b4fd1009745e0756bb03d902">04879</a> <span class="preprocessor">#define PMC_PCER_PID29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PMC_PCER) Peripheral Clock 29 Enable */</span>
<a name="l04880"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gaa93e4be3966d01cec6ad3c4ae457581c">04880</a> <span class="preprocessor">#define PMC_PCER_PID30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PMC_PCER) Peripheral Clock 30 Enable */</span>
<a name="l04881"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga748717e8bb0e4245d675956fc363a731">04881</a> <span class="preprocessor">#define PMC_PCER_PID31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PMC_PCER) Peripheral Clock 31 Enable */</span>
<a name="l04882"></a>04882 <span class="comment">/* -------- PMC_PCDR : (PMC Offset: 0x0014) Peripheral Clock Disable Register -------- */</span>
<a name="l04883"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gab4f0c348b6bc3c7f64a43b2fb42ff97a">04883</a> <span class="preprocessor">#define PMC_PCDR_PID2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PMC_PCDR) Peripheral Clock 2 Disable */</span>
<a name="l04884"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gaff91bcdedb44cf299a1f79503716d3f0">04884</a> <span class="preprocessor">#define PMC_PCDR_PID3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PMC_PCDR) Peripheral Clock 3 Disable */</span>
<a name="l04885"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga475eb7220c7ee15c17947b4859fc16a8">04885</a> <span class="preprocessor">#define PMC_PCDR_PID4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PMC_PCDR) Peripheral Clock 4 Disable */</span>
<a name="l04886"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gad688a835e02bc52bcfb249bed6ddd538">04886</a> <span class="preprocessor">#define PMC_PCDR_PID5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PMC_PCDR) Peripheral Clock 5 Disable */</span>
<a name="l04887"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gaac31eba8a8471956341fed653ce87889">04887</a> <span class="preprocessor">#define PMC_PCDR_PID6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PMC_PCDR) Peripheral Clock 6 Disable */</span>
<a name="l04888"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gaacdca58df5ea5b2d024d0885fb48dd52">04888</a> <span class="preprocessor">#define PMC_PCDR_PID7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PMC_PCDR) Peripheral Clock 7 Disable */</span>
<a name="l04889"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga8a76ef789e571892f35be416af7dfb35">04889</a> <span class="preprocessor">#define PMC_PCDR_PID8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PMC_PCDR) Peripheral Clock 8 Disable */</span>
<a name="l04890"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga01018af9b1b0f93de073cbefe711ac13">04890</a> <span class="preprocessor">#define PMC_PCDR_PID9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PMC_PCDR) Peripheral Clock 9 Disable */</span>
<a name="l04891"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gadbd4e6b0b49ffa6797ef7a5cc6d10a4e">04891</a> <span class="preprocessor">#define PMC_PCDR_PID10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PMC_PCDR) Peripheral Clock 10 Disable */</span>
<a name="l04892"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gae269626b89141024c42fbc195bc444dd">04892</a> <span class="preprocessor">#define PMC_PCDR_PID11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PMC_PCDR) Peripheral Clock 11 Disable */</span>
<a name="l04893"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga98a195383ef6292db373d01bedeada12">04893</a> <span class="preprocessor">#define PMC_PCDR_PID12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PMC_PCDR) Peripheral Clock 12 Disable */</span>
<a name="l04894"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gaa5babeeb03390e5d1fa526217bef6a08">04894</a> <span class="preprocessor">#define PMC_PCDR_PID13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PMC_PCDR) Peripheral Clock 13 Disable */</span>
<a name="l04895"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga67a494806165a183bbe6f64f26436480">04895</a> <span class="preprocessor">#define PMC_PCDR_PID14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PMC_PCDR) Peripheral Clock 14 Disable */</span>
<a name="l04896"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gaa53a1593ce5c8e8459d565f9a258f0ef">04896</a> <span class="preprocessor">#define PMC_PCDR_PID15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PMC_PCDR) Peripheral Clock 15 Disable */</span>
<a name="l04897"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga7328a5384e74ca39b3bbc8e33d735df2">04897</a> <span class="preprocessor">#define PMC_PCDR_PID16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PMC_PCDR) Peripheral Clock 16 Disable */</span>
<a name="l04898"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga7c2f63c82391d54d9f74328c45a2c0cf">04898</a> <span class="preprocessor">#define PMC_PCDR_PID17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PMC_PCDR) Peripheral Clock 17 Disable */</span>
<a name="l04899"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gabb215c337098426f502efcea483fcb36">04899</a> <span class="preprocessor">#define PMC_PCDR_PID18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PMC_PCDR) Peripheral Clock 18 Disable */</span>
<a name="l04900"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gabde126afc8b677827444b49c8ccf716a">04900</a> <span class="preprocessor">#define PMC_PCDR_PID19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PMC_PCDR) Peripheral Clock 19 Disable */</span>
<a name="l04901"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga6b218ee5301e85fd3c509603c09db7f6">04901</a> <span class="preprocessor">#define PMC_PCDR_PID20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PMC_PCDR) Peripheral Clock 20 Disable */</span>
<a name="l04902"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga8107c373f1a8011401b2dded802ee3ab">04902</a> <span class="preprocessor">#define PMC_PCDR_PID21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PMC_PCDR) Peripheral Clock 21 Disable */</span>
<a name="l04903"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga8aedbd3ce24075482c83877fcb16e7f7">04903</a> <span class="preprocessor">#define PMC_PCDR_PID22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PMC_PCDR) Peripheral Clock 22 Disable */</span>
<a name="l04904"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gafec69f7f5377fe6e08aba8759ca17df9">04904</a> <span class="preprocessor">#define PMC_PCDR_PID23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PMC_PCDR) Peripheral Clock 23 Disable */</span>
<a name="l04905"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga148f3c9566d053212e23ecca0c48fddc">04905</a> <span class="preprocessor">#define PMC_PCDR_PID24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PMC_PCDR) Peripheral Clock 24 Disable */</span>
<a name="l04906"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga3523f807dc1781fb470ba49b4d5eac04">04906</a> <span class="preprocessor">#define PMC_PCDR_PID25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PMC_PCDR) Peripheral Clock 25 Disable */</span>
<a name="l04907"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga51c310fecf45226ce1038d7d751e69ac">04907</a> <span class="preprocessor">#define PMC_PCDR_PID26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PMC_PCDR) Peripheral Clock 26 Disable */</span>
<a name="l04908"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga1d1f4e65f3fe76a1bd0e08e5bdf8b4d9">04908</a> <span class="preprocessor">#define PMC_PCDR_PID27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PMC_PCDR) Peripheral Clock 27 Disable */</span>
<a name="l04909"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga52a4343b80d8bba4425f5542b97a2149">04909</a> <span class="preprocessor">#define PMC_PCDR_PID28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PMC_PCDR) Peripheral Clock 28 Disable */</span>
<a name="l04910"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga5b1e160f4cc1486520f52d6f06b3e2ea">04910</a> <span class="preprocessor">#define PMC_PCDR_PID29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PMC_PCDR) Peripheral Clock 29 Disable */</span>
<a name="l04911"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga67a6288043def9b8e688ee64be700cba">04911</a> <span class="preprocessor">#define PMC_PCDR_PID30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PMC_PCDR) Peripheral Clock 30 Disable */</span>
<a name="l04912"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gac4c70fe86aaf55ffe0603cc516770263">04912</a> <span class="preprocessor">#define PMC_PCDR_PID31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PMC_PCDR) Peripheral Clock 31 Disable */</span>
<a name="l04913"></a>04913 <span class="comment">/* -------- PMC_PCSR : (PMC Offset: 0x0018) Peripheral Clock Status Register -------- */</span>
<a name="l04914"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga4122ebcda0231aecfc2d6973fc3998c0">04914</a> <span class="preprocessor">#define PMC_PCSR_PID2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PMC_PCSR) Peripheral Clock 2 Status */</span>
<a name="l04915"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gaead5a9c2f16a5e6b389ef4e7ff19fb58">04915</a> <span class="preprocessor">#define PMC_PCSR_PID3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PMC_PCSR) Peripheral Clock 3 Status */</span>
<a name="l04916"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga37f6fb59af6f4075b2fb6671c8457c1f">04916</a> <span class="preprocessor">#define PMC_PCSR_PID4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PMC_PCSR) Peripheral Clock 4 Status */</span>
<a name="l04917"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga59c52c4540e3536fa973df6d47b147e9">04917</a> <span class="preprocessor">#define PMC_PCSR_PID5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PMC_PCSR) Peripheral Clock 5 Status */</span>
<a name="l04918"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga0385c636d3095df4d684e2c387231419">04918</a> <span class="preprocessor">#define PMC_PCSR_PID6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PMC_PCSR) Peripheral Clock 6 Status */</span>
<a name="l04919"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga98d34c9aa2abf895add67a0cf0a78d70">04919</a> <span class="preprocessor">#define PMC_PCSR_PID7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PMC_PCSR) Peripheral Clock 7 Status */</span>
<a name="l04920"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga3161f667309e2bc1d3ef5e9f4f4013d9">04920</a> <span class="preprocessor">#define PMC_PCSR_PID8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PMC_PCSR) Peripheral Clock 8 Status */</span>
<a name="l04921"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gaa5c3ee375803bddd72352c2092fe6bab">04921</a> <span class="preprocessor">#define PMC_PCSR_PID9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PMC_PCSR) Peripheral Clock 9 Status */</span>
<a name="l04922"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga221a7bda82e11bcdf85e464640851480">04922</a> <span class="preprocessor">#define PMC_PCSR_PID10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PMC_PCSR) Peripheral Clock 10 Status */</span>
<a name="l04923"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gafcfb72c88782bbfd71a7116358768435">04923</a> <span class="preprocessor">#define PMC_PCSR_PID11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (PMC_PCSR) Peripheral Clock 11 Status */</span>
<a name="l04924"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga28d026566385b0e576ed1e3a5f8cc373">04924</a> <span class="preprocessor">#define PMC_PCSR_PID12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PMC_PCSR) Peripheral Clock 12 Status */</span>
<a name="l04925"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga2d8a5c3a934e3f9b150a59f2b56f3dc6">04925</a> <span class="preprocessor">#define PMC_PCSR_PID13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (PMC_PCSR) Peripheral Clock 13 Status */</span>
<a name="l04926"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga5daa204199ce0cd92f64f2bc4ad92ca5">04926</a> <span class="preprocessor">#define PMC_PCSR_PID14 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (PMC_PCSR) Peripheral Clock 14 Status */</span>
<a name="l04927"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gae90de6431d9c7a92d58f8868825fb6a7">04927</a> <span class="preprocessor">#define PMC_PCSR_PID15 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (PMC_PCSR) Peripheral Clock 15 Status */</span>
<a name="l04928"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gae4c6849cd1af19023c84683e8a03d4ad">04928</a> <span class="preprocessor">#define PMC_PCSR_PID16 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PMC_PCSR) Peripheral Clock 16 Status */</span>
<a name="l04929"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga6adbdd76296ae1b1e5c2ab162b7ddce8">04929</a> <span class="preprocessor">#define PMC_PCSR_PID17 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PMC_PCSR) Peripheral Clock 17 Status */</span>
<a name="l04930"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga62288e1e2c1bde6c2c195132c1a25505">04930</a> <span class="preprocessor">#define PMC_PCSR_PID18 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PMC_PCSR) Peripheral Clock 18 Status */</span>
<a name="l04931"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gada489af0a09a2297ed8d24eb25d85cd4">04931</a> <span class="preprocessor">#define PMC_PCSR_PID19 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PMC_PCSR) Peripheral Clock 19 Status */</span>
<a name="l04932"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga0f3ba9ba3887b92c3b93d6bb51930357">04932</a> <span class="preprocessor">#define PMC_PCSR_PID20 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PMC_PCSR) Peripheral Clock 20 Status */</span>
<a name="l04933"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gaea4ecb77d4a105ae8c2724de21689e84">04933</a> <span class="preprocessor">#define PMC_PCSR_PID21 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (PMC_PCSR) Peripheral Clock 21 Status */</span>
<a name="l04934"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga0b8d03d2ffdd8901113e5a09714d2653">04934</a> <span class="preprocessor">#define PMC_PCSR_PID22 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (PMC_PCSR) Peripheral Clock 22 Status */</span>
<a name="l04935"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gaa0acb8795039654c2bb47d0e3e0f43e2">04935</a> <span class="preprocessor">#define PMC_PCSR_PID23 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (PMC_PCSR) Peripheral Clock 23 Status */</span>
<a name="l04936"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gacb82980af87d86d6fd47a7968a8c6593">04936</a> <span class="preprocessor">#define PMC_PCSR_PID24 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PMC_PCSR) Peripheral Clock 24 Status */</span>
<a name="l04937"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga5bafc827037096d7d58c52e34f7de267">04937</a> <span class="preprocessor">#define PMC_PCSR_PID25 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (PMC_PCSR) Peripheral Clock 25 Status */</span>
<a name="l04938"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gafd544b8ca5baf69745b0e03cf03a28d9">04938</a> <span class="preprocessor">#define PMC_PCSR_PID26 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (PMC_PCSR) Peripheral Clock 26 Status */</span>
<a name="l04939"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga624444ed03a03ba0c7a1cab74f0a1f61">04939</a> <span class="preprocessor">#define PMC_PCSR_PID27 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (PMC_PCSR) Peripheral Clock 27 Status */</span>
<a name="l04940"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gaa1a5e205ea0986180d62c0bcef6eec79">04940</a> <span class="preprocessor">#define PMC_PCSR_PID28 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PMC_PCSR) Peripheral Clock 28 Status */</span>
<a name="l04941"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gab6637d4854729f99cdb536b4f0c51fd9">04941</a> <span class="preprocessor">#define PMC_PCSR_PID29 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (PMC_PCSR) Peripheral Clock 29 Status */</span>
<a name="l04942"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga1486feba9babe3f833698845ac0df10d">04942</a> <span class="preprocessor">#define PMC_PCSR_PID30 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (PMC_PCSR) Peripheral Clock 30 Status */</span>
<a name="l04943"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gafebe877b8bbda45619249317d33b36d8">04943</a> <span class="preprocessor">#define PMC_PCSR_PID31 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (PMC_PCSR) Peripheral Clock 31 Status */</span>
<a name="l04944"></a>04944 <span class="comment">/* -------- CKGR_UCKR : (PMC Offset: 0x001C) UTMI Clock Register -------- */</span>
<a name="l04945"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gac7013a00c3320706c12c78df0f4ff60b">04945</a> <span class="preprocessor">#define CKGR_UCKR_UPLLEN (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (CKGR_UCKR) UTMI PLL Enable */</span>
<a name="l04946"></a>04946 <span class="preprocessor">#define CKGR_UCKR_UPLLCOUNT_Pos 20</span>
<a name="l04947"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga61f75d9c80b8106bfab1d3a066decf1f">04947</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_UCKR_UPLLCOUNT_Msk (0xfu &lt;&lt; CKGR_UCKR_UPLLCOUNT_Pos) </span><span class="comment">/**&lt; \brief (CKGR_UCKR) UTMI PLL Start-up Time */</span>
<a name="l04948"></a>04948 <span class="preprocessor">#define CKGR_UCKR_UPLLCOUNT(value) ((CKGR_UCKR_UPLLCOUNT_Msk &amp; ((value) &lt;&lt; CKGR_UCKR_UPLLCOUNT_Pos)))</span>
<a name="l04949"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga47c9584d70d0e799b057af10edb08e66">04949</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_UCKR_BIASEN (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (CKGR_UCKR) UTMI BIAS Enable */</span>
<a name="l04950"></a>04950 <span class="preprocessor">#define CKGR_UCKR_BIASCOUNT_Pos 28</span>
<a name="l04951"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga7e59047014ec2afe2442a6d9270ec8c6">04951</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_UCKR_BIASCOUNT_Msk (0xfu &lt;&lt; CKGR_UCKR_BIASCOUNT_Pos) </span><span class="comment">/**&lt; \brief (CKGR_UCKR) UTMI BIAS Start-up Time */</span>
<a name="l04952"></a>04952 <span class="preprocessor">#define CKGR_UCKR_BIASCOUNT(value) ((CKGR_UCKR_BIASCOUNT_Msk &amp; ((value) &lt;&lt; CKGR_UCKR_BIASCOUNT_Pos)))</span>
<a name="l04953"></a>04953 <span class="preprocessor"></span><span class="comment">/* -------- CKGR_MOR : (PMC Offset: 0x0020) Main Oscillator Register -------- */</span>
<a name="l04954"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gab26d4c9e71b22e36955d8cf672d2b5ce">04954</a> <span class="preprocessor">#define CKGR_MOR_MOSCXTEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (CKGR_MOR) Main Crystal Oscillator Enable */</span>
<a name="l04955"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gae14b847f323d0724a35baa93f5ed7933">04955</a> <span class="preprocessor">#define CKGR_MOR_MOSCXTBY (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (CKGR_MOR) Main Crystal Oscillator Bypass */</span>
<a name="l04956"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gaf83c14c0c2fc1939f462489c9e7ff28c">04956</a> <span class="preprocessor">#define CKGR_MOR_MOSCRCEN (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (CKGR_MOR) Main On-Chip RC Oscillator Enable */</span>
<a name="l04957"></a>04957 <span class="preprocessor">#define CKGR_MOR_MOSCXTST_Pos 8</span>
<a name="l04958"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga5ff66bbd6a365c48d29c17698727d42b">04958</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_MOR_MOSCXTST_Msk (0xffu &lt;&lt; CKGR_MOR_MOSCXTST_Pos) </span><span class="comment">/**&lt; \brief (CKGR_MOR) Main Crystal Oscillator Start-up Time */</span>
<a name="l04959"></a>04959 <span class="preprocessor">#define CKGR_MOR_MOSCXTST(value) ((CKGR_MOR_MOSCXTST_Msk &amp; ((value) &lt;&lt; CKGR_MOR_MOSCXTST_Pos)))</span>
<a name="l04960"></a>04960 <span class="preprocessor"></span><span class="preprocessor">#define CKGR_MOR_KEY_Pos 16</span>
<a name="l04961"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga026bbc782ee33799a044b54036d1cecc">04961</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_MOR_KEY_Msk (0xffu &lt;&lt; CKGR_MOR_KEY_Pos) </span><span class="comment">/**&lt; \brief (CKGR_MOR) Password */</span>
<a name="l04962"></a>04962 <span class="preprocessor">#define CKGR_MOR_KEY(value) ((CKGR_MOR_KEY_Msk &amp; ((value) &lt;&lt; CKGR_MOR_KEY_Pos)))</span>
<a name="l04963"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gaa1d09a0e1aea4606def1a71287833035">04963</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_MOR_MOSCSEL (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (CKGR_MOR) Main Oscillator Selection */</span>
<a name="l04964"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gadb0661f3af5679f457c07a3a3ace4af4">04964</a> <span class="preprocessor">#define CKGR_MOR_CFDEN (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (CKGR_MOR) Clock Failure Detector Enable */</span>
<a name="l04965"></a>04965 <span class="comment">/* -------- CKGR_MCFR : (PMC Offset: 0x0024) Main Clock Frequency Register -------- */</span>
<a name="l04966"></a>04966 <span class="preprocessor">#define CKGR_MCFR_MAINF_Pos 0</span>
<a name="l04967"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga57b367ae43ea4e0e406c54672607eaf8">04967</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_MCFR_MAINF_Msk (0xffffu &lt;&lt; CKGR_MCFR_MAINF_Pos) </span><span class="comment">/**&lt; \brief (CKGR_MCFR) Main Clock Frequency */</span>
<a name="l04968"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga7e1266d112bc784de35e25c613f827eb">04968</a> <span class="preprocessor">#define CKGR_MCFR_MAINFRDY (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (CKGR_MCFR) Main Clock Ready */</span>
<a name="l04969"></a>04969 <span class="comment">/* -------- CKGR_PLLAR : (PMC Offset: 0x0028) PLLA Register -------- */</span>
<a name="l04970"></a>04970 <span class="preprocessor">#define CKGR_PLLAR_DIVA_Pos 0</span>
<a name="l04971"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gab28dc8be7b52a0a8eb5031a21f1991d0">04971</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_PLLAR_DIVA_Msk (0xffu &lt;&lt; CKGR_PLLAR_DIVA_Pos) </span><span class="comment">/**&lt; \brief (CKGR_PLLAR) Divider A */</span>
<a name="l04972"></a>04972 <span class="preprocessor">#define CKGR_PLLAR_DIVA(value) ((CKGR_PLLAR_DIVA_Msk &amp; ((value) &lt;&lt; CKGR_PLLAR_DIVA_Pos)))</span>
<a name="l04973"></a>04973 <span class="preprocessor"></span><span class="preprocessor">#define CKGR_PLLAR_PLLACOUNT_Pos 8</span>
<a name="l04974"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga1f07433c2360f33bb966516a27e485f1">04974</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_PLLAR_PLLACOUNT_Msk (0x3fu &lt;&lt; CKGR_PLLAR_PLLACOUNT_Pos) </span><span class="comment">/**&lt; \brief (CKGR_PLLAR) PLLA Counter */</span>
<a name="l04975"></a>04975 <span class="preprocessor">#define CKGR_PLLAR_PLLACOUNT(value) ((CKGR_PLLAR_PLLACOUNT_Msk &amp; ((value) &lt;&lt; CKGR_PLLAR_PLLACOUNT_Pos)))</span>
<a name="l04976"></a>04976 <span class="preprocessor"></span><span class="preprocessor">#define CKGR_PLLAR_OUTA_Pos 14</span>
<a name="l04977"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gaf34fa147a348bee0426da637a91383e3">04977</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_PLLAR_OUTA_Msk (0x3u &lt;&lt; CKGR_PLLAR_OUTA_Pos) </span><span class="comment">/**&lt; \brief (CKGR_PLLAR) PLLA Clock Frequency Range */</span>
<a name="l04978"></a>04978 <span class="preprocessor">#define CKGR_PLLAR_OUTA(value) ((CKGR_PLLAR_OUTA_Msk &amp; ((value) &lt;&lt; CKGR_PLLAR_OUTA_Pos)))</span>
<a name="l04979"></a>04979 <span class="preprocessor"></span><span class="preprocessor">#define CKGR_PLLAR_MULA_Pos 16</span>
<a name="l04980"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gac720bcb52bfadc5d76f43d76acce85c7">04980</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_PLLAR_MULA_Msk (0x7ffu &lt;&lt; CKGR_PLLAR_MULA_Pos) </span><span class="comment">/**&lt; \brief (CKGR_PLLAR) PLLA Multiplier */</span>
<a name="l04981"></a>04981 <span class="preprocessor">#define CKGR_PLLAR_MULA(value) ((CKGR_PLLAR_MULA_Msk &amp; ((value) &lt;&lt; CKGR_PLLAR_MULA_Pos)))</span>
<a name="l04982"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga5d9f318c845479a65b3937d54b9a96c3">04982</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_PLLAR_STUCKTO1 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (CKGR_PLLAR)  */</span>
<a name="l04983"></a>04983 <span class="comment">/* -------- PMC_MCKR : (PMC Offset: 0x0030) Master Clock Register -------- */</span>
<a name="l04984"></a>04984 <span class="preprocessor">#define PMC_MCKR_CSS_Pos 0</span>
<a name="l04985"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gaf5490e2702410b788902efcf7fc1876c">04985</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_MCKR_CSS_Msk (0x3u &lt;&lt; PMC_MCKR_CSS_Pos) </span><span class="comment">/**&lt; \brief (PMC_MCKR) Master/Processor Clock Source Selection */</span>
<a name="l04986"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gac30f30d82aa0a8e6ffd94e278d561b84">04986</a> <span class="preprocessor">#define   PMC_MCKR_CSS_SLOW_CLK (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMC_MCKR) Slow Clock is selected */</span>
<a name="l04987"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga1083253fbc37fcfcc9aa078dbc35f067">04987</a> <span class="preprocessor">#define   PMC_MCKR_CSS_MAIN_CLK (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMC_MCKR) Main Clock is selected */</span>
<a name="l04988"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga87abdef35a28f8c1adc1167682ad875f">04988</a> <span class="preprocessor">#define   PMC_MCKR_CSS_PLLA_CLK (0x2u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMC_MCKR) PLLACK/PLLADIV2 is selected */</span>
<a name="l04989"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga53f178db8b1b9ca8eaac6e2475ff1ec2">04989</a> <span class="preprocessor">#define   PMC_MCKR_CSS_UPLL_CLK (0x3u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMC_MCKR) UPLL Clock is selected */</span>
<a name="l04990"></a>04990 <span class="preprocessor">#define PMC_MCKR_PRES_Pos 4</span>
<a name="l04991"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gadc14167dbb6ea635a41df3b41c8b9e84">04991</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_MCKR_PRES_Msk (0x7u &lt;&lt; PMC_MCKR_PRES_Pos) </span><span class="comment">/**&lt; \brief (PMC_MCKR) Master/Processor Clock Prescaler */</span>
<a name="l04992"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga1cc110ee64783d4d648dae9e0fa03714">04992</a> <span class="preprocessor">#define   PMC_MCKR_PRES_CLOCK (0x0u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PMC_MCKR) Selected clock */</span>
<a name="l04993"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga0760dbca0bfd4bdf8d0312637bb54163">04993</a> <span class="preprocessor">#define   PMC_MCKR_PRES_CLOCK_DIV2 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PMC_MCKR) Selected clock divided by 2 */</span>
<a name="l04994"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gac7ca8b584dab7ee724048a306b2d5f37">04994</a> <span class="preprocessor">#define   PMC_MCKR_PRES_CLOCK_DIV4 (0x2u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PMC_MCKR) Selected clock divided by 4 */</span>
<a name="l04995"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga8e4b251f3eb9b736dda7900ecf9826fd">04995</a> <span class="preprocessor">#define   PMC_MCKR_PRES_CLOCK_DIV8 (0x3u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PMC_MCKR) Selected clock divided by 8 */</span>
<a name="l04996"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga47dbb05de229ae1362e21ae076e08b65">04996</a> <span class="preprocessor">#define   PMC_MCKR_PRES_CLOCK_DIV16 (0x4u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PMC_MCKR) Selected clock divided by 16 */</span>
<a name="l04997"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga75c61ae6597c48d72f8d4217c4508a78">04997</a> <span class="preprocessor">#define   PMC_MCKR_PRES_CLOCK_DIV32 (0x5u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PMC_MCKR) Selected clock divided by 32 */</span>
<a name="l04998"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gaed4593de86eb0db262e1c76604bdcaba">04998</a> <span class="preprocessor">#define   PMC_MCKR_PRES_CLOCK_DIV64 (0x6u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PMC_MCKR) Selected clock divided by 64 */</span>
<a name="l04999"></a>04999 <span class="preprocessor">#define PMC_MCKR_MDIV_Pos 8</span>
<a name="l05000"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga26ddee9ede0a35704832ea79e0390de8">05000</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_MCKR_MDIV_Msk (0x3u &lt;&lt; PMC_MCKR_MDIV_Pos) </span><span class="comment">/**&lt; \brief (PMC_MCKR) Master Clock Division */</span>
<a name="l05001"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga42b6cb019bd36310f8ed4838902914b1">05001</a> <span class="preprocessor">#define   PMC_MCKR_MDIV_EQ_PCK (0x0u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PMC_MCKR) Master Clock is Prescaler Output Clock divided by 1.Warning: SysClk DDR and DDRCK are not available. */</span>
<a name="l05002"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gab35c4e98c54074212c4532403ab1b7d1">05002</a> <span class="preprocessor">#define   PMC_MCKR_MDIV_PCK_DIV2 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PMC_MCKR) Master Clock is Prescaler Output Clock divided by 2.SysClk DDR is equal to 2 x MCK. DDRCK is equal to MCK. */</span>
<a name="l05003"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga4ed8e742c769b58b5f38b3f675c64bee">05003</a> <span class="preprocessor">#define   PMC_MCKR_MDIV_PCK_DIV4 (0x2u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PMC_MCKR) Master Clock is Prescaler Output Clock divided by 4.SysClk DDR is equal to 2 x MCK. DDRCK is equal to MCK. */</span>
<a name="l05004"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga146ebfb5b80c79b85bb42a912d95801f">05004</a> <span class="preprocessor">#define   PMC_MCKR_MDIV_PCK_DIV3 (0x3u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PMC_MCKR) Master Clock is Prescaler Output Clock divided by 3.SysClk DDR is equal to 2 x MCK. DDRCK is equal to MCK. */</span>
<a name="l05005"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gaac1ee9749d74badd777b828712e78d81">05005</a> <span class="preprocessor">#define PMC_MCKR_PLLADIV2 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PMC_MCKR) PLLA divisor by 2 */</span>
<a name="l05006"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga987eb698ac717974c6bb49e6f86fe2b2">05006</a> <span class="preprocessor">#define   PMC_MCKR_PLLADIV2_NOT_DIV2 (0x0u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PMC_MCKR) PLLA clock frequency is divided by 1. */</span>
<a name="l05007"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga2bf3ad7ab6e1a226f0fa0a3ab9d19114">05007</a> <span class="preprocessor">#define   PMC_MCKR_PLLADIV2_DIV2 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PMC_MCKR) PLLA clock frequency is divided by 2. */</span>
<a name="l05008"></a>05008 <span class="comment">/* -------- PMC_USB : (PMC Offset: 0x0038) USB Clock Register -------- */</span>
<a name="l05009"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga0c8663e766b5d400fbd2e36964217aba">05009</a> <span class="preprocessor">#define PMC_USB_USBS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMC_USB) USB OHCI Input Clock Selection */</span>
<a name="l05010"></a>05010 <span class="preprocessor">#define PMC_USB_USBDIV_Pos 8</span>
<a name="l05011"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gabb062c3f15ab096e8ea86a30d4ba7293">05011</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_USB_USBDIV_Msk (0xfu &lt;&lt; PMC_USB_USBDIV_Pos) </span><span class="comment">/**&lt; \brief (PMC_USB) Divider for USB OHCI Clock. */</span>
<a name="l05012"></a>05012 <span class="preprocessor">#define PMC_USB_USBDIV(value) ((PMC_USB_USBDIV_Msk &amp; ((value) &lt;&lt; PMC_USB_USBDIV_Pos)))</span>
<a name="l05013"></a>05013 <span class="preprocessor"></span><span class="comment">/* -------- PMC_SMD : (PMC Offset: 0x003C) Soft Modem Clock Register -------- */</span>
<a name="l05014"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga7411525398077efb7268a120c54a722c">05014</a> <span class="preprocessor">#define PMC_SMD_SMDS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMC_SMD) SMD input clock selection */</span>
<a name="l05015"></a>05015 <span class="preprocessor">#define PMC_SMD_SMDDIV_Pos 8</span>
<a name="l05016"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gafff9f479dc2e325e9f5f6b35d2d1c4b0">05016</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_SMD_SMDDIV_Msk (0x1fu &lt;&lt; PMC_SMD_SMDDIV_Pos) </span><span class="comment">/**&lt; \brief (PMC_SMD) Divider for SMD Clock. */</span>
<a name="l05017"></a>05017 <span class="preprocessor">#define PMC_SMD_SMDDIV(value) ((PMC_SMD_SMDDIV_Msk &amp; ((value) &lt;&lt; PMC_SMD_SMDDIV_Pos)))</span>
<a name="l05018"></a>05018 <span class="preprocessor"></span><span class="comment">/* -------- PMC_PCK[2] : (PMC Offset: 0x0040) Programmable Clock 0 Register -------- */</span>
<a name="l05019"></a>05019 <span class="preprocessor">#define PMC_PCK_CSS_Pos 0</span>
<a name="l05020"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga674cfaca042723467fab0808cc17fa46">05020</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_PCK_CSS_Msk (0x7u &lt;&lt; PMC_PCK_CSS_Pos) </span><span class="comment">/**&lt; \brief (PMC_PCK[2]) Master Clock Source Selection */</span>
<a name="l05021"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga82909c82066c3acdf728698a4136265c">05021</a> <span class="preprocessor">#define   PMC_PCK_CSS_SLOW_CLK (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMC_PCK[2]) Slow Clock is selected */</span>
<a name="l05022"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga9d28f7ac2092e8157abf6e51a2b4dd8d">05022</a> <span class="preprocessor">#define   PMC_PCK_CSS_MAIN_CLK (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMC_PCK[2]) Main Clock is selected */</span>
<a name="l05023"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gac5e3d2765373040015ea301e7b0fee2b">05023</a> <span class="preprocessor">#define   PMC_PCK_CSS_PLLA_CLK (0x2u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMC_PCK[2]) PLLACK/PLLADIV2 is selected */</span>
<a name="l05024"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gaeb21991bf625a3dad555154dcec09e5f">05024</a> <span class="preprocessor">#define   PMC_PCK_CSS_UPLL_CLK (0x3u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMC_PCK[2]) UPLL Clock is selected */</span>
<a name="l05025"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga78d32636fd7509c0ab80f4301075b3b3">05025</a> <span class="preprocessor">#define   PMC_PCK_CSS_MCK_CLK (0x4u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMC_PCK[2]) Master Clock is selected */</span>
<a name="l05026"></a>05026 <span class="preprocessor">#define PMC_PCK_PRES_Pos 4</span>
<a name="l05027"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga439054fdd388062e467306a8eb85f3b4">05027</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_PCK_PRES_Msk (0x7u &lt;&lt; PMC_PCK_PRES_Pos) </span><span class="comment">/**&lt; \brief (PMC_PCK[2]) Programmable Clock Prescaler */</span>
<a name="l05028"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga40785cb16e273c3fea95174fa4ebf61e">05028</a> <span class="preprocessor">#define   PMC_PCK_PRES_CLOCK (0x0u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PMC_PCK[2]) Selected clock */</span>
<a name="l05029"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga00abee78e77bbcdd8ba5355364b3520e">05029</a> <span class="preprocessor">#define   PMC_PCK_PRES_CLOCK_DIV2 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PMC_PCK[2]) Selected clock divided by 2 */</span>
<a name="l05030"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga02136030397c09a4835fde82fb34f491">05030</a> <span class="preprocessor">#define   PMC_PCK_PRES_CLOCK_DIV4 (0x2u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PMC_PCK[2]) Selected clock divided by 4 */</span>
<a name="l05031"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga21825cd6946e759e3450e1539611bd38">05031</a> <span class="preprocessor">#define   PMC_PCK_PRES_CLOCK_DIV8 (0x3u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PMC_PCK[2]) Selected clock divided by 8 */</span>
<a name="l05032"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga7ea2f408a321680aef21c8442dbcece5">05032</a> <span class="preprocessor">#define   PMC_PCK_PRES_CLOCK_DIV16 (0x4u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PMC_PCK[2]) Selected clock divided by 16 */</span>
<a name="l05033"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga717d1d578ed75a667261bfcdb1342053">05033</a> <span class="preprocessor">#define   PMC_PCK_PRES_CLOCK_DIV32 (0x5u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PMC_PCK[2]) Selected clock divided by 32 */</span>
<a name="l05034"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga49ee44f09d2ca928fbd5c09a2f380dd6">05034</a> <span class="preprocessor">#define   PMC_PCK_PRES_CLOCK_DIV64 (0x6u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PMC_PCK[2]) Selected clock divided by 64 */</span>
<a name="l05035"></a>05035 <span class="comment">/* -------- PMC_IER : (PMC Offset: 0x0060) Interrupt Enable Register -------- */</span>
<a name="l05036"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga335fb6de7476031032d6ed677216309a">05036</a> <span class="preprocessor">#define PMC_IER_MOSCXTS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMC_IER) Main Crystal Oscillator Status Interrupt Enable */</span>
<a name="l05037"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga1da390828a1550403f3d5e2024d32907">05037</a> <span class="preprocessor">#define PMC_IER_LOCKA (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PMC_IER) PLLA Lock Interrupt Enable */</span>
<a name="l05038"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga253504df313ab46d981bfb0658fce97b">05038</a> <span class="preprocessor">#define PMC_IER_MCKRDY (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PMC_IER) Master Clock Ready Interrupt Enable */</span>
<a name="l05039"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gabf9d65e372bbce8affd7f28278d3e2d4">05039</a> <span class="preprocessor">#define PMC_IER_LOCKU (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PMC_IER) UTMI PLL Lock Interrupt Enable */</span>
<a name="l05040"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gaf4dc63611af547b0f83ab274c2d4752e">05040</a> <span class="preprocessor">#define PMC_IER_PCKRDY0 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PMC_IER) Programmable Clock Ready 0 Interrupt Enable */</span>
<a name="l05041"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gaeeab0f98979c5b8f870eeee57982c244">05041</a> <span class="preprocessor">#define PMC_IER_PCKRDY1 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PMC_IER) Programmable Clock Ready 1 Interrupt Enable */</span>
<a name="l05042"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga49fddd4922d096f93940f1315798b2f0">05042</a> <span class="preprocessor">#define PMC_IER_MOSCSELS (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PMC_IER) Main Oscillator Selection Status Interrupt Enable */</span>
<a name="l05043"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga7be59432ed75edc559d72c9c76105086">05043</a> <span class="preprocessor">#define PMC_IER_MOSCRCS (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PMC_IER) Main On-Chip RC Status Interrupt Enable */</span>
<a name="l05044"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gaa104b6a188d4891de1fab952412f6493">05044</a> <span class="preprocessor">#define PMC_IER_CFDEV (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PMC_IER) Clock Failure Detector Event Interrupt Enable */</span>
<a name="l05045"></a>05045 <span class="comment">/* -------- PMC_IDR : (PMC Offset: 0x0064) Interrupt Disable Register -------- */</span>
<a name="l05046"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga091e3936658c1e6f5c29d7b58c956b85">05046</a> <span class="preprocessor">#define PMC_IDR_MOSCXTS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMC_IDR) Main Crystal Oscillator Status Interrupt Disable */</span>
<a name="l05047"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga0379bad346c549e83793fb36f3705cd1">05047</a> <span class="preprocessor">#define PMC_IDR_LOCKA (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PMC_IDR) PLLA Lock Interrupt Disable */</span>
<a name="l05048"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gad923488932cac3d9d6f156b7ccc78e52">05048</a> <span class="preprocessor">#define PMC_IDR_MCKRDY (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PMC_IDR) Master Clock Ready Interrupt Disable */</span>
<a name="l05049"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga313fb194776f6a326f91150df714f990">05049</a> <span class="preprocessor">#define PMC_IDR_LOCKU (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PMC_IDR) UTMI PLL Lock Interrupt Enable */</span>
<a name="l05050"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gac6c95ab23e8b9ad179d3db96fa6c5d7b">05050</a> <span class="preprocessor">#define PMC_IDR_PCKRDY0 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PMC_IDR) Programmable Clock Ready 0 Interrupt Disable */</span>
<a name="l05051"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga41d50baa84ca59665f79584f6c769f54">05051</a> <span class="preprocessor">#define PMC_IDR_PCKRDY1 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PMC_IDR) Programmable Clock Ready 1 Interrupt Disable */</span>
<a name="l05052"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga4b8f0026fb52e9ef54f6fa9711251a47">05052</a> <span class="preprocessor">#define PMC_IDR_MOSCSELS (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PMC_IDR) Main Oscillator Selection Status Interrupt Disable */</span>
<a name="l05053"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga0f474ee8ee020e8615af78dc15a94f4f">05053</a> <span class="preprocessor">#define PMC_IDR_MOSCRCS (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PMC_IDR) Main On-Chip RC Status Interrupt Disable */</span>
<a name="l05054"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gad5c4de338e4ef9731b57b234acc8aec2">05054</a> <span class="preprocessor">#define PMC_IDR_CFDEV (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PMC_IDR) Clock Failure Detector Event Interrupt Disable */</span>
<a name="l05055"></a>05055 <span class="comment">/* -------- PMC_SR : (PMC Offset: 0x0068) Status Register -------- */</span>
<a name="l05056"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga8fc9ea4663e676dba2f1ce4025589743">05056</a> <span class="preprocessor">#define PMC_SR_MOSCXTS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMC_SR) Main XTAL Oscillator Status */</span>
<a name="l05057"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga67cebbfa3dfaf290083553d717b48101">05057</a> <span class="preprocessor">#define PMC_SR_LOCKA (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PMC_SR) PLLA Lock Status */</span>
<a name="l05058"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gae742c07d37e3011571a705ca768a5fee">05058</a> <span class="preprocessor">#define PMC_SR_MCKRDY (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PMC_SR) Master Clock Status */</span>
<a name="l05059"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gad6d4d9511d87b4e9375d3773c2bf6715">05059</a> <span class="preprocessor">#define PMC_SR_LOCKU (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (PMC_SR) UPLL Clock Status */</span>
<a name="l05060"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga3457d80fc8da68f5e954ab338f49fa22">05060</a> <span class="preprocessor">#define PMC_SR_OSCSELS (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (PMC_SR) Slow Clock Oscillator Selection */</span>
<a name="l05061"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga93e796516593a50d41d0aed02d2f0a27">05061</a> <span class="preprocessor">#define PMC_SR_PCKRDY0 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PMC_SR) Programmable Clock Ready Status */</span>
<a name="l05062"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga02a40065bfafdb6c76cb8618e00091c1">05062</a> <span class="preprocessor">#define PMC_SR_PCKRDY1 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PMC_SR) Programmable Clock Ready Status */</span>
<a name="l05063"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gac975de9eb7b93e8ad0b11e7cd6241c4e">05063</a> <span class="preprocessor">#define PMC_SR_MOSCSELS (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PMC_SR) Main Oscillator Selection Status */</span>
<a name="l05064"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gae3934311ed8c252aa3a4e4efe277988a">05064</a> <span class="preprocessor">#define PMC_SR_MOSCRCS (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PMC_SR) Main On-Chip RC Oscillator Status */</span>
<a name="l05065"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga3adcbc5d4ac14b059a8fa1bdc190b0b0">05065</a> <span class="preprocessor">#define PMC_SR_CFDEV (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PMC_SR) Clock Failure Detector Event */</span>
<a name="l05066"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga76baf0ac10e0387d96168f44b4580dff">05066</a> <span class="preprocessor">#define PMC_SR_CFDS (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (PMC_SR) Clock Failure Detector Status */</span>
<a name="l05067"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga643598dc51cd165a73738e4de195df0e">05067</a> <span class="preprocessor">#define PMC_SR_FOS (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PMC_SR) Clock Failure Detector Fault Output Status */</span>
<a name="l05068"></a>05068 <span class="comment">/* -------- PMC_IMR : (PMC Offset: 0x006C) Interrupt Mask Register -------- */</span>
<a name="l05069"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gafb541277a0491ee6609499bd2ad386a5">05069</a> <span class="preprocessor">#define PMC_IMR_MOSCXTS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMC_IMR) Main Crystal Oscillator Status Interrupt Mask */</span>
<a name="l05070"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga9e55e86c417c7f7886ba379e13bde6e9">05070</a> <span class="preprocessor">#define PMC_IMR_LOCKA (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PMC_IMR) PLLA Lock Interrupt Mask */</span>
<a name="l05071"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga10cbc612871c8036495de27989a24a82">05071</a> <span class="preprocessor">#define PMC_IMR_MCKRDY (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PMC_IMR) Master Clock Ready Interrupt Mask */</span>
<a name="l05072"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga31f003d970a773e7eb1649c26aed0a68">05072</a> <span class="preprocessor">#define PMC_IMR_PCKRDY0 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PMC_IMR) Programmable Clock Ready 0 Interrupt Mask */</span>
<a name="l05073"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gac34959a795514620271d158871cf835d">05073</a> <span class="preprocessor">#define PMC_IMR_PCKRDY1 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PMC_IMR) Programmable Clock Ready 1 Interrupt Mask */</span>
<a name="l05074"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga42aecdc82c4cbec841e4d8a23fdc8bcb">05074</a> <span class="preprocessor">#define PMC_IMR_MOSCSELS (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PMC_IMR) Main Oscillator Selection Status Interrupt Mask */</span>
<a name="l05075"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga3af16d5749c9d5fccbd0a6f736b1b431">05075</a> <span class="preprocessor">#define PMC_IMR_MOSCRCS (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (PMC_IMR) Main On-Chip RC Status Interrupt Mask */</span>
<a name="l05076"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gabc35a7393eef5393b500fc89a154cafc">05076</a> <span class="preprocessor">#define PMC_IMR_CFDEV (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (PMC_IMR) Clock Failure Detector Event Interrupt Mask */</span>
<a name="l05077"></a>05077 <span class="comment">/* -------- PMC_PLLICPR : (PMC Offset: 0x0080) PLL Charge Pump Current Register -------- */</span>
<a name="l05078"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga696d6f83bd6e233a8f4f65b0660591d7">05078</a> <span class="preprocessor">#define PMC_PLLICPR_ICPLLA (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMC_PLLICPR) Charge Pump Current */</span>
<a name="l05079"></a>05079 <span class="comment">/* -------- PMC_WPMR : (PMC Offset: 0x00E4) Write Protect Mode Register -------- */</span>
<a name="l05080"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga48aab300f7348660f60362ea150d8785">05080</a> <span class="preprocessor">#define PMC_WPMR_WPEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMC_WPMR) Write Protect Enable */</span>
<a name="l05081"></a>05081 <span class="preprocessor">#define PMC_WPMR_WPKEY_Pos 8</span>
<a name="l05082"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga7993dd58082347fe479bc9f11305dd0d">05082</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_WPMR_WPKEY_Msk (0xffffffu &lt;&lt; PMC_WPMR_WPKEY_Pos) </span><span class="comment">/**&lt; \brief (PMC_WPMR) Write Protect KEY */</span>
<a name="l05083"></a>05083 <span class="preprocessor">#define PMC_WPMR_WPKEY(value) ((PMC_WPMR_WPKEY_Msk &amp; ((value) &lt;&lt; PMC_WPMR_WPKEY_Pos)))</span>
<a name="l05084"></a>05084 <span class="preprocessor"></span><span class="comment">/* -------- PMC_WPSR : (PMC Offset: 0x00E8) Write Protect Status Register -------- */</span>
<a name="l05085"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga4eb4746cafdee36e702df0223bb3c640">05085</a> <span class="preprocessor">#define PMC_WPSR_WPVS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMC_WPSR) Write Protect Violation Status */</span>
<a name="l05086"></a>05086 <span class="preprocessor">#define PMC_WPSR_WPVSRC_Pos 8</span>
<a name="l05087"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gaa6e7c3d8111b1ec2f9a121a57567cb3d">05087</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_WPSR_WPVSRC_Msk (0xffffu &lt;&lt; PMC_WPSR_WPVSRC_Pos) </span><span class="comment">/**&lt; \brief (PMC_WPSR) Write Protect Violation Source */</span>
<a name="l05088"></a>05088 <span class="comment">/* -------- PMC_PCR : (PMC Offset: 0x010C) Peripheral Control Register -------- */</span>
<a name="l05089"></a>05089 <span class="preprocessor">#define PMC_PCR_PID_Pos 0</span>
<a name="l05090"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gaf039e52fe45d6ab29e9d68282bf9f46b">05090</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_PCR_PID_Msk (0x3fu &lt;&lt; PMC_PCR_PID_Pos) </span><span class="comment">/**&lt; \brief (PMC_PCR) Peripheral ID */</span>
<a name="l05091"></a>05091 <span class="preprocessor">#define PMC_PCR_PID(value) ((PMC_PCR_PID_Msk &amp; ((value) &lt;&lt; PMC_PCR_PID_Pos)))</span>
<a name="l05092"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gadf6b73be6a88b6a8351569abe3d56b14">05092</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_PCR_CMD (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PMC_PCR) Command */</span>
<a name="l05093"></a>05093 <span class="preprocessor">#define PMC_PCR_DIV_Pos 16</span>
<a name="l05094"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gac7578cd299bbf94b2d6e5f972eb8164e">05094</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_PCR_DIV_Msk (0x3u &lt;&lt; PMC_PCR_DIV_Pos) </span><span class="comment">/**&lt; \brief (PMC_PCR) Divisor Value */</span>
<a name="l05095"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga67e38cb1540e7e4caecf0b3af845c371">05095</a> <span class="preprocessor">#define   PMC_PCR_DIV_PERIPH_DIV_MCK (0x0u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PMC_PCR) Peripheral clock is MCK */</span>
<a name="l05096"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gadfdf671d020f6d5b7191639bff08b815">05096</a> <span class="preprocessor">#define   PMC_PCR_DIV_PERIPH_DIV2_MCK (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PMC_PCR) Peripheral clock is MCK/2 */</span>
<a name="l05097"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga04148dd7077407c8fe14f4f0d0c26339">05097</a> <span class="preprocessor">#define   PMC_PCR_DIV_PERIPH_DIV4_MCK (0x2u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PMC_PCR) Peripheral clock is MCK/4 */</span>
<a name="l05098"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#ga6c8062dc4a2f0c35d5162fa17ecd67f3">05098</a> <span class="preprocessor">#define   PMC_PCR_DIV_PERIPH_DIV8_MCK (0x3u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PMC_PCR) Peripheral clock is MCK/8 */</span>
<a name="l05099"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_c.html#gaad56a2b89ddb060b1438188ededa22f6">05099</a> <span class="preprocessor">#define PMC_PCR_EN (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (PMC_PCR) Enable */</span>
<a name="l05100"></a>05100 <span class="comment"></span>
<a name="l05101"></a>05101 <span class="comment">/*@}*/</span>
<a name="l05102"></a>05102 
<a name="l05103"></a>05103 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l05104"></a>05104 <span class="comment">/**  SOFTWARE API DEFINITION FOR Error Corrected Code Controller */</span>
<a name="l05105"></a>05105 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l05106"></a>05106 <span class="comment">/** \addtogroup AT91SAM9G15_PMECC Error Corrected Code Controller */</span><span class="comment"></span>
<a name="l05107"></a>05107 <span class="comment">/*@{*/</span>
<a name="l05108"></a>05108 
<a name="l05109"></a>05109 <span class="preprocessor">#ifndef __ASSEMBLY__</span>
<a name="l05110"></a>05110 <span class="preprocessor"></span><span class="comment">/** \brief PmeccEcc hardware registers */</span>
<a name="l05111"></a><a class="code" href="struct_pmecc_ecc.html">05111</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l05112"></a><a class="code" href="struct_pmecc_ecc.html#a67d50d030b9ebf9d2b99f5eaf48f4a27">05112</a>   RwReg     PMECC_ECC[11]; <span class="comment">/**&lt; \brief (PmeccEcc Offset: 0x0) PMECC ECC x Register */</span>
<a name="l05113"></a>05113   RoReg     Reserved1[5];
<a name="l05114"></a>05114 } <a class="code" href="struct_pmecc_ecc.html" title="PmeccEcc hardware registers.">PmeccEcc</a>;<span class="comment"></span>
<a name="l05115"></a>05115 <span class="comment">/** \brief PmeccRem hardware registers */</span>
<a name="l05116"></a><a class="code" href="struct_pmecc_rem.html">05116</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l05117"></a><a class="code" href="struct_pmecc_rem.html#af1892f52e48e627a9d6df19f851def0c">05117</a>   RwReg     PMECC_REM[12]; <span class="comment">/**&lt; \brief (PmeccRem Offset: 0x0) PMECC REM x Register */</span>
<a name="l05118"></a>05118   RoReg     Reserved2[4];
<a name="l05119"></a>05119 } <a class="code" href="struct_pmecc_rem.html" title="PmeccRem hardware registers.">PmeccRem</a>;<span class="comment"></span>
<a name="l05120"></a>05120 <span class="comment">/** \brief Pmecc hardware registers */</span>
<a name="l05121"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_e_c_c.html#ga86567b29ed9bab179c9a1be794e4a657">05121</a> <span class="preprocessor">#define PMECCECC_NUMBER 8</span>
<a name="l05122"></a>05122 <span class="preprocessor"></span><span class="preprocessor">#define PMECCREM_NUMBER 8</span>
<a name="l05123"></a><a class="code" href="struct_pmecc.html">05123</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l05124"></a><a class="code" href="struct_pmecc.html#a8aa85ae02484cfd22ab23a2be4b0bcc5">05124</a>   RwReg     PMECC_CFG;    <span class="comment">/**&lt; \brief (Pmecc Offset: 0x00000000) PMECC Configuration Register */</span>
<a name="l05125"></a><a class="code" href="struct_pmecc.html#a3d93166a87977a2e72b5c3eeb7751cd9">05125</a>   RwReg     PMECC_SAREA;  <span class="comment">/**&lt; \brief (Pmecc Offset: 0x00000004) PMECC Spare Area Size Register */</span>
<a name="l05126"></a><a class="code" href="struct_pmecc.html#aec035c1cd5e40888d73444c4981b493c">05126</a>   RwReg     PMECC_SADDR;  <span class="comment">/**&lt; \brief (Pmecc Offset: 0x00000008) PMECC Start Address Register */</span>
<a name="l05127"></a><a class="code" href="struct_pmecc.html#aff701e30fc3084ce8ffd7c22379cb186">05127</a>   RwReg     PMECC_EADDR;  <span class="comment">/**&lt; \brief (Pmecc Offset: 0x0000000C) PMECC End Address Register */</span>
<a name="l05128"></a><a class="code" href="struct_pmecc.html#af6965b2271c080edfe60e59e59033606">05128</a>   RwReg     PMECC_CLK;    <span class="comment">/**&lt; \brief (Pmecc Offset: 0x00000010) PMECC Clock Control Register */</span>
<a name="l05129"></a><a class="code" href="struct_pmecc.html#ae87584afe2466c5ccc9baae2e316287a">05129</a>   WoReg     PMECC_CTRL;   <span class="comment">/**&lt; \brief (Pmecc Offset: 0x00000014) PMECC Control Register */</span>
<a name="l05130"></a><a class="code" href="struct_pmecc.html#a3bfe43b1bd5f4426ad9c9efd9d0af8b4">05130</a>   RoReg     PMECC_SR;     <span class="comment">/**&lt; \brief (Pmecc Offset: 0x00000018) PMECC Status Register */</span>
<a name="l05131"></a><a class="code" href="struct_pmecc.html#ada3d3c3e65b3f3b68bb8726ac5d5f76c">05131</a>   WoReg     PMECC_IER;    <span class="comment">/**&lt; \brief (Pmecc Offset: 0x0000001C) PMECC Interrupt Enable register */</span>
<a name="l05132"></a><a class="code" href="struct_pmecc.html#ac185f6e10797a6c86b806ac1085534e4">05132</a>   WoReg     PMECC_IDR;    <span class="comment">/**&lt; \brief (Pmecc Offset: 0x00000020) PMECC Interrupt Disable Register */</span>
<a name="l05133"></a><a class="code" href="struct_pmecc.html#a53a8938462f8c1279043036faee913f9">05133</a>   RoReg     PMECC_IMR;    <span class="comment">/**&lt; \brief (Pmecc Offset: 0x00000024) PMECC Interrupt Mask Register */</span>
<a name="l05134"></a><a class="code" href="struct_pmecc.html#ad4919d3fb0941782ee2b7e9662167067">05134</a>   RoReg     PMECC_ISR;    <span class="comment">/**&lt; \brief (Pmecc Offset: 0x00000028) PMECC Interrupt Status Register */</span>
<a name="l05135"></a>05135   RoReg     Reserved1[5];
<a name="l05136"></a><a class="code" href="struct_pmecc.html#a27e7a041c4f42da95ff60f745ca03e62">05136</a>   <a class="code" href="struct_pmecc_ecc.html" title="PmeccEcc hardware registers.">PmeccEcc</a>  PMECC_ECC[PMECCECC_NUMBER]; <span class="comment">/**&lt; \brief (Pmecc Offset: 0x40) sec_num = 0 .. 7 */</span>
<a name="l05137"></a><a class="code" href="struct_pmecc.html#a9b542a48bacbfd00a2d9b64af02ff86a">05137</a>   <a class="code" href="struct_pmecc_rem.html" title="PmeccRem hardware registers.">PmeccRem</a>  PMECC_REM[PMECCREM_NUMBER]; <span class="comment">/**&lt; \brief (Pmecc Offset: 0x240) sec_num = 0 .. 7 */</span>
<a name="l05138"></a>05138 } <a class="code" href="struct_pmecc.html">Pmecc</a>;
<a name="l05139"></a>05139 <span class="preprocessor">#endif </span><span class="comment">/* __ASSEMBLY__ */</span>
<a name="l05140"></a>05140 <span class="comment">/* -------- PMECC_CFG : (PMECC Offset: 0x00000000) PMECC Configuration Register -------- */</span>
<a name="l05141"></a>05141 <span class="preprocessor">#define PMECC_CFG_BCH_ERR_Pos 0</span>
<a name="l05142"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_e_c_c.html#gaf483b45656406de3f95c0ee3f4bb53e4">05142</a> <span class="preprocessor"></span><span class="preprocessor">#define PMECC_CFG_BCH_ERR_Msk (0x7u &lt;&lt; PMECC_CFG_BCH_ERR_Pos) </span><span class="comment">/**&lt; \brief (PMECC_CFG) Error Correct Capability */</span>
<a name="l05143"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_e_c_c.html#ga83f826266adb476c803ab7f4e69c09db">05143</a> <span class="preprocessor">#define   PMECC_CFG_BCH_ERR_BCH_ERR2 (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMECC_CFG) 2 errors */</span>
<a name="l05144"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_e_c_c.html#gab428ff64fb5fc2bb49dc37ace2f9b2a6">05144</a> <span class="preprocessor">#define   PMECC_CFG_BCH_ERR_BCH_ERR4 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMECC_CFG) 4 errors */</span>
<a name="l05145"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_e_c_c.html#ga0ae5d4e1a5af6aa81f897f2a3c01a62d">05145</a> <span class="preprocessor">#define   PMECC_CFG_BCH_ERR_BCH_ERR8 (0x2u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMECC_CFG) 8 errors */</span>
<a name="l05146"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_e_c_c.html#ga5beb2088a7ba0111f7af80686550420f">05146</a> <span class="preprocessor">#define   PMECC_CFG_BCH_ERR_BCH_ERR12 (0x3u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMECC_CFG) 12 errors */</span>
<a name="l05147"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_e_c_c.html#ga9ab12279abe158b92666b6e3a519d07a">05147</a> <span class="preprocessor">#define   PMECC_CFG_BCH_ERR_BCH_ERR24 (0x4u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMECC_CFG) 24 errors */</span>
<a name="l05148"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_e_c_c.html#ga18e43e7574acb9becaf873abbd3cc8f0">05148</a> <span class="preprocessor">#define PMECC_CFG_SECTORSZ (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PMECC_CFG) Sector Size */</span>
<a name="l05149"></a>05149 <span class="preprocessor">#define PMECC_CFG_PAGESIZE_Pos 8</span>
<a name="l05150"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_e_c_c.html#ga3e9e7b6136211861427ebe6cc440ae84">05150</a> <span class="preprocessor"></span><span class="preprocessor">#define PMECC_CFG_PAGESIZE_Msk (0x3u &lt;&lt; PMECC_CFG_PAGESIZE_Pos) </span><span class="comment">/**&lt; \brief (PMECC_CFG) Number of Sectors in the Page */</span>
<a name="l05151"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_e_c_c.html#ga8ffb4689f8bd3cfa13e484096fd107ab">05151</a> <span class="preprocessor">#define   PMECC_CFG_PAGESIZE_PAGESIZE_1SEC (0x0u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PMECC_CFG) 1 sector for main area (512 or 1024 bytes) */</span>
<a name="l05152"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_e_c_c.html#ga6fe24d8674105a3c88d8e96c311f38d8">05152</a> <span class="preprocessor">#define   PMECC_CFG_PAGESIZE_PAGESIZE_2SEC (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PMECC_CFG) 2 sectors for main area (1024 or 2048 bytes) */</span>
<a name="l05153"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_e_c_c.html#gacf51cc4bf57da11a5e15455486a0b5d8">05153</a> <span class="preprocessor">#define   PMECC_CFG_PAGESIZE_PAGESIZE_4SEC (0x2u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PMECC_CFG) 4 sectors for main area (2048 or 4096 bytes) */</span>
<a name="l05154"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_e_c_c.html#ga53a56cc83cd093069a0f5fd9e03036c1">05154</a> <span class="preprocessor">#define   PMECC_CFG_PAGESIZE_PAGESIZE_8SEC (0x3u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PMECC_CFG) 8 errors for main area (4096 or 8192 bytes) */</span>
<a name="l05155"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_e_c_c.html#gabe36b66cdf694726a5042b2ef2679cc3">05155</a> <span class="preprocessor">#define PMECC_CFG_NANDWR (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (PMECC_CFG) NAND Write Access */</span>
<a name="l05156"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_e_c_c.html#gabdccce1cd9693bed8378f671c29ba7c8">05156</a> <span class="preprocessor">#define PMECC_CFG_SPAREEN (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PMECC_CFG) Spare Enable */</span>
<a name="l05157"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_e_c_c.html#gac776560105cfacbfd7cbc1acb7843e6a">05157</a> <span class="preprocessor">#define PMECC_CFG_AUTO (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (PMECC_CFG) Automatic Mode Enable */</span>
<a name="l05158"></a>05158 <span class="comment">/* -------- PMECC_SAREA : (PMECC Offset: 0x00000004) PMECC Spare Area Size Register -------- */</span>
<a name="l05159"></a>05159 <span class="preprocessor">#define PMECC_SAREA_SPARESIZE_Pos 0</span>
<a name="l05160"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_e_c_c.html#ga812589c5651f564ae78571c2343ce965">05160</a> <span class="preprocessor"></span><span class="preprocessor">#define PMECC_SAREA_SPARESIZE_Msk (0x1ffu &lt;&lt; PMECC_SAREA_SPARESIZE_Pos) </span><span class="comment">/**&lt; \brief (PMECC_SAREA) Spare Area Size */</span>
<a name="l05161"></a>05161 <span class="preprocessor">#define PMECC_SAREA_SPARESIZE(value) ((PMECC_SAREA_SPARESIZE_Msk &amp; ((value) &lt;&lt; PMECC_SAREA_SPARESIZE_Pos)))</span>
<a name="l05162"></a>05162 <span class="preprocessor"></span><span class="comment">/* -------- PMECC_SADDR : (PMECC Offset: 0x00000008) PMECC Start Address Register -------- */</span>
<a name="l05163"></a>05163 <span class="preprocessor">#define PMECC_SADDR_STARTADDR_Pos 0</span>
<a name="l05164"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_e_c_c.html#gac5720200b45a409ffad5a97696e854ce">05164</a> <span class="preprocessor"></span><span class="preprocessor">#define PMECC_SADDR_STARTADDR_Msk (0x1ffu &lt;&lt; PMECC_SADDR_STARTADDR_Pos) </span><span class="comment">/**&lt; \brief (PMECC_SADDR) ECC Area Start Address (byte oriented address) */</span>
<a name="l05165"></a>05165 <span class="preprocessor">#define PMECC_SADDR_STARTADDR(value) ((PMECC_SADDR_STARTADDR_Msk &amp; ((value) &lt;&lt; PMECC_SADDR_STARTADDR_Pos)))</span>
<a name="l05166"></a>05166 <span class="preprocessor"></span><span class="comment">/* -------- PMECC_EADDR : (PMECC Offset: 0x0000000C) PMECC End Address Register -------- */</span>
<a name="l05167"></a>05167 <span class="preprocessor">#define PMECC_EADDR_ENDADDR_Pos 0</span>
<a name="l05168"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_e_c_c.html#gaf73c6f4cd2915d23ef0bb7a9dfcf7b4b">05168</a> <span class="preprocessor"></span><span class="preprocessor">#define PMECC_EADDR_ENDADDR_Msk (0x1ffu &lt;&lt; PMECC_EADDR_ENDADDR_Pos) </span><span class="comment">/**&lt; \brief (PMECC_EADDR) ECC Area End Address (byte oriented address) */</span>
<a name="l05169"></a>05169 <span class="preprocessor">#define PMECC_EADDR_ENDADDR(value) ((PMECC_EADDR_ENDADDR_Msk &amp; ((value) &lt;&lt; PMECC_EADDR_ENDADDR_Pos)))</span>
<a name="l05170"></a>05170 <span class="preprocessor"></span><span class="comment">/* -------- PMECC_CLK : (PMECC Offset: 0x00000010) PMECC Clock Control Register -------- */</span>
<a name="l05171"></a>05171 <span class="preprocessor">#define PMECC_CLK_CLKCTRL_Pos 0</span>
<a name="l05172"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_e_c_c.html#gaa12c4f41eb03ad803a58a0980bc1420b">05172</a> <span class="preprocessor"></span><span class="preprocessor">#define PMECC_CLK_CLKCTRL_Msk (0x7u &lt;&lt; PMECC_CLK_CLKCTRL_Pos) </span><span class="comment">/**&lt; \brief (PMECC_CLK) Clock Control Register */</span>
<a name="l05173"></a>05173 <span class="preprocessor">#define PMECC_CLK_CLKCTRL(value) ((PMECC_CLK_CLKCTRL_Msk &amp; ((value) &lt;&lt; PMECC_CLK_CLKCTRL_Pos)))</span>
<a name="l05174"></a>05174 <span class="preprocessor"></span><span class="comment">/* -------- PMECC_CTRL : (PMECC Offset: 0x00000014) PMECC Control Register -------- */</span>
<a name="l05175"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_e_c_c.html#ga57f54d4869ef67f876b162e0e04a1765">05175</a> <span class="preprocessor">#define PMECC_CTRL_RST (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMECC_CTRL) Reset the PMECC Module */</span>
<a name="l05176"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_e_c_c.html#ga05525d07a3b3ee9021af4934e4261416">05176</a> <span class="preprocessor">#define PMECC_CTRL_DATA (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PMECC_CTRL) Start a Data Phase */</span>
<a name="l05177"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_e_c_c.html#ga638b00a8029e7c4f06abb47d22e3e922">05177</a> <span class="preprocessor">#define PMECC_CTRL_USER (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PMECC_CTRL) Start a User Mode Phase */</span>
<a name="l05178"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_e_c_c.html#gaf9541cd3d6daf7c3a8af2ea0b6988899">05178</a> <span class="preprocessor">#define PMECC_CTRL_ENABLE (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PMECC_CTRL) PMECC Module Enable */</span>
<a name="l05179"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_e_c_c.html#gab90a6dcdf2e115c8b5a6fd99c8c069ab">05179</a> <span class="preprocessor">#define PMECC_CTRL_DISABLE (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (PMECC_CTRL) PMECC Module Disable */</span>
<a name="l05180"></a>05180 <span class="comment">/* -------- PMECC_SR : (PMECC Offset: 0x00000018) PMECC Status Register -------- */</span>
<a name="l05181"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_e_c_c.html#ga8c53fb1dbfd63f9605d6639f6eb021ce">05181</a> <span class="preprocessor">#define PMECC_SR_BUSY (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMECC_SR) The Kernel of the PMECC is Busy */</span>
<a name="l05182"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_e_c_c.html#ga73b49d58577c3750ae755eebb6c65658">05182</a> <span class="preprocessor">#define PMECC_SR_ENABLE (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (PMECC_SR) PMECC Module Status */</span>
<a name="l05183"></a>05183 <span class="comment">/* -------- PMECC_IER : (PMECC Offset: 0x0000001C) PMECC Interrupt Enable register -------- */</span>
<a name="l05184"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_e_c_c.html#ga3d9ee54ec6266d5656e1142110254f80">05184</a> <span class="preprocessor">#define PMECC_IER_ERRIE (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMECC_IER) Error Interrupt Enable */</span>
<a name="l05185"></a>05185 <span class="comment">/* -------- PMECC_IDR : (PMECC Offset: 0x00000020) PMECC Interrupt Disable Register -------- */</span>
<a name="l05186"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_e_c_c.html#gaebf647edbd6dac1e4a9a1b4c8e7fc66b">05186</a> <span class="preprocessor">#define PMECC_IDR_ERRID (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMECC_IDR) Error Interrupt Disable */</span>
<a name="l05187"></a>05187 <span class="comment">/* -------- PMECC_IMR : (PMECC Offset: 0x00000024) PMECC Interrupt Mask Register -------- */</span>
<a name="l05188"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_e_c_c.html#gadba6f47c5851ca0a95bd1fb0b60c4544">05188</a> <span class="preprocessor">#define PMECC_IMR_ERRIM (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMECC_IMR) Error Interrupt Enable */</span>
<a name="l05189"></a>05189 <span class="comment">/* -------- PMECC_ISR : (PMECC Offset: 0x00000028) PMECC Interrupt Status Register -------- */</span>
<a name="l05190"></a>05190 <span class="preprocessor">#define PMECC_ISR_ERRIS_Pos 0</span>
<a name="l05191"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_e_c_c.html#gabda25e0a7682c5d11599c196ac51ae22">05191</a> <span class="preprocessor"></span><span class="preprocessor">#define PMECC_ISR_ERRIS_Msk (0xffu &lt;&lt; PMECC_ISR_ERRIS_Pos) </span><span class="comment">/**&lt; \brief (PMECC_ISR) Error Interrupt Status Register */</span>
<a name="l05192"></a>05192 <span class="comment">/* -------- PMECC_ECC[11] : (PMECC Offset: N/A) PMECC ECC x Register -------- */</span>
<a name="l05193"></a>05193 <span class="preprocessor">#define PMECC_ECC_ECC_Pos 0</span>
<a name="l05194"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_e_c_c.html#ga1523740a2f7b68173f93621d40b5388d">05194</a> <span class="preprocessor"></span><span class="preprocessor">#define PMECC_ECC_ECC_Msk (0xffffffffu &lt;&lt; PMECC_ECC_ECC_Pos) </span><span class="comment">/**&lt; \brief (PMECC_ECC[11]) BCH Redundancy */</span>
<a name="l05195"></a>05195 <span class="comment">/* -------- PMECC_REM[12] : (PMECC Offset: N/A) PMECC REM x Register -------- */</span>
<a name="l05196"></a>05196 <span class="preprocessor">#define PMECC_REM_REM2NP1_Pos 0</span>
<a name="l05197"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_e_c_c.html#gaf1a540785494f4204d3dbb8bda304ba8">05197</a> <span class="preprocessor"></span><span class="preprocessor">#define PMECC_REM_REM2NP1_Msk (0x3fffu &lt;&lt; PMECC_REM_REM2NP1_Pos) </span><span class="comment">/**&lt; \brief (PMECC_REM[12]) BCH Remainder 2 * N + 1 */</span>
<a name="l05198"></a>05198 <span class="preprocessor">#define PMECC_REM_REM2NP3_Pos 16</span>
<a name="l05199"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_e_c_c.html#gaa47a5fba2a846980ba7f8d3abfb0dc7a">05199</a> <span class="preprocessor"></span><span class="preprocessor">#define PMECC_REM_REM2NP3_Msk (0x3fffu &lt;&lt; PMECC_REM_REM2NP3_Pos) </span><span class="comment">/**&lt; \brief (PMECC_REM[12]) BCH Remainder 2 * N + 3 */</span>
<a name="l05200"></a>05200 <span class="comment"></span>
<a name="l05201"></a>05201 <span class="comment">/*@}*/</span>
<a name="l05202"></a>05202 
<a name="l05203"></a>05203 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l05204"></a>05204 <span class="comment">/**  SOFTWARE API DEFINITION FOR Programmable Multibit ECC Error Location */</span>
<a name="l05205"></a>05205 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l05206"></a>05206 <span class="comment">/** \addtogroup AT91SAM9G15_PMERRLOC Programmable Multibit ECC Error Location */</span><span class="comment"></span>
<a name="l05207"></a>05207 <span class="comment">/*@{*/</span>
<a name="l05208"></a>05208 
<a name="l05209"></a>05209 <span class="preprocessor">#ifndef __ASSEMBLY__</span>
<a name="l05210"></a>05210 <span class="preprocessor"></span><span class="comment">/** \brief Pmerrloc hardware registers */</span>
<a name="l05211"></a><a class="code" href="struct_pmerrloc.html">05211</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l05212"></a><a class="code" href="struct_pmerrloc.html#a93fb75e3e20ed6e2d23bbad3cd80e169">05212</a>   RwReg PMERRLOC_ELCFG;     <span class="comment">/**&lt; \brief (Pmerrloc Offset: 0x000) Error Location Configuration Register */</span>
<a name="l05213"></a><a class="code" href="struct_pmerrloc.html#a1b313194c2f18a8d44168a8a10f2d280">05213</a>   RoReg PMERRLOC_ELPRIM;    <span class="comment">/**&lt; \brief (Pmerrloc Offset: 0x004) Error Location Primitive Register */</span>
<a name="l05214"></a><a class="code" href="struct_pmerrloc.html#a07644771725ac5939f881cc5e259ffcf">05214</a>   RwReg PMERRLOC_ELEN;      <span class="comment">/**&lt; \brief (Pmerrloc Offset: 0x008) Error Location Enable Register */</span>
<a name="l05215"></a><a class="code" href="struct_pmerrloc.html#ac9ddd30e62dfed560355bdccd2120da3">05215</a>   RwReg PMERRLOC_ELDIS;     <span class="comment">/**&lt; \brief (Pmerrloc Offset: 0x00C) Error Location Disable Register */</span>
<a name="l05216"></a><a class="code" href="struct_pmerrloc.html#a484be5cdf84c040e1ea3463f348fd39c">05216</a>   RwReg PMERRLOC_ELSR;      <span class="comment">/**&lt; \brief (Pmerrloc Offset: 0x010) Error Location Status Register */</span>
<a name="l05217"></a><a class="code" href="struct_pmerrloc.html#a2f41a592b7a81b6f8ad3991288bcd618">05217</a>   RoReg PMERRLOC_ELIER;     <span class="comment">/**&lt; \brief (Pmerrloc Offset: 0x014) Error Location Interrupt Enable register */</span>
<a name="l05218"></a><a class="code" href="struct_pmerrloc.html#adcb541c37f7b3e3c8f09971fedf976c5">05218</a>   RoReg PMERRLOC_ELIDR;     <span class="comment">/**&lt; \brief (Pmerrloc Offset: 0x018) Error Location Interrupt Disable Register */</span>
<a name="l05219"></a><a class="code" href="struct_pmerrloc.html#a89f2fd815494e12c69895a53c0cca2a7">05219</a>   RoReg PMERRLOC_ELIMR;     <span class="comment">/**&lt; \brief (Pmerrloc Offset: 0x01C) Error Location Interrupt Mask Register */</span>
<a name="l05220"></a><a class="code" href="struct_pmerrloc.html#aa1a9fec536665ad22ba4d78804e3a5e1">05220</a>   RoReg PMERRLOC_ELISR;     <span class="comment">/**&lt; \brief (Pmerrloc Offset: 0x020) Error Location Interrupt Status Register */</span>
<a name="l05221"></a>05221   RoReg Reserved1[1];
<a name="l05222"></a><a class="code" href="struct_pmerrloc.html#a13a8a1b8f9b436a55a0e5011dde7fe2c">05222</a>   RwReg PMERRLOC_SIGMA[25]; <span class="comment">/**&lt; \brief (Pmerrloc Offset: 0x028) PMECC SIGMA 0 Register */</span>
<a name="l05223"></a><a class="code" href="struct_pmerrloc.html#a81bfd932ea760e1ad7ca09de642e4707">05223</a>   RoReg PMERRLOC_EL[24];    <span class="comment">/**&lt; \brief (Pmerrloc Offset: 0x08C) PMECC Error Location 0 Register */</span>
<a name="l05224"></a>05224 } <a class="code" href="struct_pmerrloc.html" title="Pmerrloc hardware registers.">Pmerrloc</a>;
<a name="l05225"></a>05225 <span class="preprocessor">#endif </span><span class="comment">/* __ASSEMBLY__ */</span>
<a name="l05226"></a>05226 <span class="comment">/* -------- PMERRLOC_ELCFG : (PMERRLOC Offset: 0x000) Error Location Configuration Register -------- */</span>
<a name="l05227"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_e_r_r_l_o_c.html#gaa7df036b0b114c609dc2b1783de5b0f4">05227</a> <span class="preprocessor">#define PMERRLOC_ELCFG_SECTORSZ (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMERRLOC_ELCFG) Sector Size */</span>
<a name="l05228"></a>05228 <span class="preprocessor">#define PMERRLOC_ELCFG_ERRNUM_Pos 16</span>
<a name="l05229"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_e_r_r_l_o_c.html#ga3f9ecf9eebd695386b62130439eee0e8">05229</a> <span class="preprocessor"></span><span class="preprocessor">#define PMERRLOC_ELCFG_ERRNUM_Msk (0x1fu &lt;&lt; PMERRLOC_ELCFG_ERRNUM_Pos) </span><span class="comment">/**&lt; \brief (PMERRLOC_ELCFG) Number of Errors */</span>
<a name="l05230"></a>05230 <span class="preprocessor">#define PMERRLOC_ELCFG_ERRNUM(value) ((PMERRLOC_ELCFG_ERRNUM_Msk &amp; ((value) &lt;&lt; PMERRLOC_ELCFG_ERRNUM_Pos)))</span>
<a name="l05231"></a>05231 <span class="preprocessor"></span><span class="comment">/* -------- PMERRLOC_ELPRIM : (PMERRLOC Offset: 0x004) Error Location Primitive Register -------- */</span>
<a name="l05232"></a>05232 <span class="preprocessor">#define PMERRLOC_ELPRIM_PRIMITIV_Pos 0</span>
<a name="l05233"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_e_r_r_l_o_c.html#gae40d257c3fec5ecdfdfc34312284119c">05233</a> <span class="preprocessor"></span><span class="preprocessor">#define PMERRLOC_ELPRIM_PRIMITIV_Msk (0xffffu &lt;&lt; PMERRLOC_ELPRIM_PRIMITIV_Pos) </span><span class="comment">/**&lt; \brief (PMERRLOC_ELPRIM) Primitive Polynomial */</span>
<a name="l05234"></a>05234 <span class="comment">/* -------- PMERRLOC_ELEN : (PMERRLOC Offset: 0x008) Error Location Enable Register -------- */</span>
<a name="l05235"></a>05235 <span class="preprocessor">#define PMERRLOC_ELEN_ENINIT_Pos 0</span>
<a name="l05236"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_e_r_r_l_o_c.html#ga100ce1deea6540a090a79dc0ffa9c2c5">05236</a> <span class="preprocessor"></span><span class="preprocessor">#define PMERRLOC_ELEN_ENINIT_Msk (0x3fffu &lt;&lt; PMERRLOC_ELEN_ENINIT_Pos) </span><span class="comment">/**&lt; \brief (PMERRLOC_ELEN) Initial Number of Bits in the Codeword */</span>
<a name="l05237"></a>05237 <span class="preprocessor">#define PMERRLOC_ELEN_ENINIT(value) ((PMERRLOC_ELEN_ENINIT_Msk &amp; ((value) &lt;&lt; PMERRLOC_ELEN_ENINIT_Pos)))</span>
<a name="l05238"></a>05238 <span class="preprocessor"></span><span class="comment">/* -------- PMERRLOC_ELDIS : (PMERRLOC Offset: 0x00C) Error Location Disable Register -------- */</span>
<a name="l05239"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_e_r_r_l_o_c.html#gaa0e1f1d22df588959086f840e0dc16cb">05239</a> <span class="preprocessor">#define PMERRLOC_ELDIS_DIS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMERRLOC_ELDIS) Disable Error Location Engine */</span>
<a name="l05240"></a>05240 <span class="comment">/* -------- PMERRLOC_ELSR : (PMERRLOC Offset: 0x010) Error Location Status Register -------- */</span>
<a name="l05241"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_e_r_r_l_o_c.html#ga3af81b4220beb2d2c631b67981055935">05241</a> <span class="preprocessor">#define PMERRLOC_ELSR_BUSY (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMERRLOC_ELSR) Error Location Engine Busy */</span>
<a name="l05242"></a>05242 <span class="comment">/* -------- PMERRLOC_ELIER : (PMERRLOC Offset: 0x014) Error Location Interrupt Enable register -------- */</span>
<a name="l05243"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_e_r_r_l_o_c.html#ga918d50993d9e6040da68532bd157201d">05243</a> <span class="preprocessor">#define PMERRLOC_ELIER_DONE (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMERRLOC_ELIER) Computation Terminated Interrupt Enable */</span>
<a name="l05244"></a>05244 <span class="comment">/* -------- PMERRLOC_ELIDR : (PMERRLOC Offset: 0x018) Error Location Interrupt Disable Register -------- */</span>
<a name="l05245"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_e_r_r_l_o_c.html#ga590e8b956fe658aa7f85669a0e614eef">05245</a> <span class="preprocessor">#define PMERRLOC_ELIDR_DONE (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMERRLOC_ELIDR) Computation Terminated Interrupt Disable */</span>
<a name="l05246"></a>05246 <span class="comment">/* -------- PMERRLOC_ELIMR : (PMERRLOC Offset: 0x01C) Error Location Interrupt Mask Register -------- */</span>
<a name="l05247"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_e_r_r_l_o_c.html#ga89f623d0645069f59988b9740e087cde">05247</a> <span class="preprocessor">#define PMERRLOC_ELIMR_DONE (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMERRLOC_ELIMR) Computation Terminated Interrupt Mask */</span>
<a name="l05248"></a>05248 <span class="comment">/* -------- PMERRLOC_ELISR : (PMERRLOC Offset: 0x020) Error Location Interrupt Status Register -------- */</span>
<a name="l05249"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_e_r_r_l_o_c.html#ga276f8b32caed0d5f73228d63ac813732">05249</a> <span class="preprocessor">#define PMERRLOC_ELISR_DONE (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PMERRLOC_ELISR) Computation Terminated Interrupt Status */</span>
<a name="l05250"></a>05250 <span class="preprocessor">#define PMERRLOC_ELISR_ERR_CNT_Pos 8</span>
<a name="l05251"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_e_r_r_l_o_c.html#ga289e740f2c79660eb5763fecab47842d">05251</a> <span class="preprocessor"></span><span class="preprocessor">#define PMERRLOC_ELISR_ERR_CNT_Msk (0x1fu &lt;&lt; PMERRLOC_ELISR_ERR_CNT_Pos) </span><span class="comment">/**&lt; \brief (PMERRLOC_ELISR) Error Counter value */</span>
<a name="l05252"></a>05252 <span class="comment">/* -------- PMERRLOC_SIGMA[25] : (PMERRLOC Offset: 0x028) PMECC SIGMA 0 Register -------- */</span>
<a name="l05253"></a>05253 <span class="preprocessor">#define PMERRLOC_SIGMA_SIGMAN_Pos 0</span>
<a name="l05254"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_e_r_r_l_o_c.html#ga959846b971373add029c902b92a29f33">05254</a> <span class="preprocessor"></span><span class="preprocessor">#define PMERRLOC_SIGMA_SIGMAN_Msk (0x3fffu &lt;&lt; PMERRLOC_SIGMA_SIGMAN_Pos) </span><span class="comment">/**&lt; \brief (PMERRLOC_SIGMA[25])  */</span>
<a name="l05255"></a>05255 <span class="preprocessor">#define PMERRLOC_SIGMA_SIGMAN(value) ((PMERRLOC_SIGMA_SIGMAN_Msk &amp; ((value) &lt;&lt; PMERRLOC_SIGMA_SIGMAN_Pos)))</span>
<a name="l05256"></a>05256 <span class="preprocessor"></span><span class="comment">/* -------- PMERRLOC_EL[24] : (PMERRLOC Offset: 0x08C) PMECC Error Location 0 Register -------- */</span>
<a name="l05257"></a>05257 <span class="preprocessor">#define PMERRLOC_EL_ERRLOCN_Pos 0</span>
<a name="l05258"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_m_e_r_r_l_o_c.html#ga313a95542f183434ffe0c45311429967">05258</a> <span class="preprocessor"></span><span class="preprocessor">#define PMERRLOC_EL_ERRLOCN_Msk (0x3fffu &lt;&lt; PMERRLOC_EL_ERRLOCN_Pos) </span><span class="comment">/**&lt; \brief (PMERRLOC_EL[24]) Error Position within the set {sector area, spare area}. */</span>
<a name="l05259"></a>05259 <span class="comment"></span>
<a name="l05260"></a>05260 <span class="comment">/*@}*/</span>
<a name="l05261"></a>05261 
<a name="l05262"></a>05262 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l05263"></a>05263 <span class="comment">/**  SOFTWARE API DEFINITION FOR Pulse Width Modulation Controller */</span>
<a name="l05264"></a>05264 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l05265"></a>05265 <span class="comment">/** \addtogroup AT91SAM9G15_PWM Pulse Width Modulation Controller */</span><span class="comment"></span>
<a name="l05266"></a>05266 <span class="comment">/*@{*/</span>
<a name="l05267"></a>05267 
<a name="l05268"></a>05268 <span class="preprocessor">#ifndef __ASSEMBLY__</span>
<a name="l05269"></a>05269 <span class="preprocessor"></span><span class="comment">/** \brief PwmCh_num hardware registers */</span>
<a name="l05270"></a><a class="code" href="struct_pwm_ch__num.html">05270</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l05271"></a><a class="code" href="struct_pwm_ch__num.html#a4d35cbac348c8713da4907fa942e64c0">05271</a>   RwReg      PWM_CMR;        <span class="comment">/**&lt; \brief (PwmCh_num Offset: 0x0) PWM Channel Mode Register */</span>
<a name="l05272"></a><a class="code" href="struct_pwm_ch__num.html#ac273ec89329d10421df9d24f40330765">05272</a>   RwReg      PWM_CDTY;       <span class="comment">/**&lt; \brief (PwmCh_num Offset: 0x4) PWM Channel Duty Cycle Register */</span>
<a name="l05273"></a><a class="code" href="struct_pwm_ch__num.html#a124fe4384023f1deff04d666fc1b037d">05273</a>   RwReg      PWM_CPRD;       <span class="comment">/**&lt; \brief (PwmCh_num Offset: 0x8) PWM Channel Period Register */</span>
<a name="l05274"></a><a class="code" href="struct_pwm_ch__num.html#a793a427d248704d770f52640a2fdbce8">05274</a>   RwReg      PWM_CCNT;       <span class="comment">/**&lt; \brief (PwmCh_num Offset: 0xC) PWM Channel Counter Register */</span>
<a name="l05275"></a><a class="code" href="struct_pwm_ch__num.html#a2254ba07b271028483b9a1fe6086b6e2">05275</a>   RwReg      PWM_CUPD;       <span class="comment">/**&lt; \brief (PwmCh_num Offset: 0x10) PWM Channel Update Register */</span>
<a name="l05276"></a>05276   RoReg      Reserved1[3];
<a name="l05277"></a>05277 } <a class="code" href="struct_pwm_ch__num.html" title="PwmCh_num hardware registers.">PwmCh_num</a>;<span class="comment"></span>
<a name="l05278"></a>05278 <span class="comment">/** \brief Pwm hardware registers */</span>
<a name="l05279"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#gaac490ccca2dabf7952b692754e13ef7a">05279</a> <span class="preprocessor">#define PWMCH_NUM_NUMBER 4</span>
<a name="l05280"></a><a class="code" href="struct_pwm.html">05280</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l05281"></a><a class="code" href="struct_pwm.html#a8dde2dff9889a266bb72c809ff3c8c18">05281</a>   RwReg      PWM_MR;         <span class="comment">/**&lt; \brief (Pwm Offset: 0x00) PWM Mode Register */</span>
<a name="l05282"></a><a class="code" href="struct_pwm.html#add5f167e529f9176d58f0c47eded4947">05282</a>   WoReg      PWM_ENA;        <span class="comment">/**&lt; \brief (Pwm Offset: 0x04) PWM Enable Register */</span>
<a name="l05283"></a><a class="code" href="struct_pwm.html#acbd277d492483316e344a42028b9938f">05283</a>   WoReg      PWM_DIS;        <span class="comment">/**&lt; \brief (Pwm Offset: 0x08) PWM Disable Register */</span>
<a name="l05284"></a><a class="code" href="struct_pwm.html#a5d868ac21b9698704e8c73abe32c37a2">05284</a>   RoReg      PWM_SR;         <span class="comment">/**&lt; \brief (Pwm Offset: 0x0C) PWM Status Register */</span>
<a name="l05285"></a><a class="code" href="struct_pwm.html#aef17d9521c78dc1b454487634bbbc60a">05285</a>   WoReg      PWM_IER;        <span class="comment">/**&lt; \brief (Pwm Offset: 0x10) PWM Interrupt Enable Register */</span>
<a name="l05286"></a><a class="code" href="struct_pwm.html#a2f069d04fb73fbc57c6e9c0e00e4fec8">05286</a>   WoReg      PWM_IDR;        <span class="comment">/**&lt; \brief (Pwm Offset: 0x14) PWM Interrupt Disable Register */</span>
<a name="l05287"></a><a class="code" href="struct_pwm.html#a2b7aa40eb07b27857b1523c83eaa817e">05287</a>   RoReg      PWM_IMR;        <span class="comment">/**&lt; \brief (Pwm Offset: 0x18) PWM Interrupt Mask Register */</span>
<a name="l05288"></a><a class="code" href="struct_pwm.html#a5133fd77719cbc21fa1ba32e1715f42f">05288</a>   RoReg      PWM_ISR;        <span class="comment">/**&lt; \brief (Pwm Offset: 0x1C) PWM Interrupt Status Register */</span>
<a name="l05289"></a>05289   RoReg      Reserved1[120];
<a name="l05290"></a><a class="code" href="struct_pwm.html#afb3c758a801d888de5d24e8b4ccf12cc">05290</a>   <a class="code" href="struct_pwm_ch__num.html" title="PwmCh_num hardware registers.">PwmCh_num</a>  PWM_CH_NUM[PWMCH_NUM_NUMBER]; <span class="comment">/**&lt; \brief (Pwm Offset: 0x200) ch_num = 0 .. 3 */</span>
<a name="l05291"></a>05291 } <a class="code" href="struct_pwm.html">Pwm</a>;
<a name="l05292"></a>05292 <span class="preprocessor">#endif </span><span class="comment">/* __ASSEMBLY__ */</span>
<a name="l05293"></a>05293 <span class="comment">/* -------- PWM_MR : (PWM Offset: 0x00) PWM Mode Register -------- */</span>
<a name="l05294"></a>05294 <span class="preprocessor">#define PWM_MR_DIVA_Pos 0</span>
<a name="l05295"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#ga7b17d89a3b3b473040d5d3b3a25cee22">05295</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_MR_DIVA_Msk (0xffu &lt;&lt; PWM_MR_DIVA_Pos) </span><span class="comment">/**&lt; \brief (PWM_MR) CLKA, CLKB Divide Factor */</span>
<a name="l05296"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#ga50760de9177c73c28296e5962acb593e">05296</a> <span class="preprocessor">#define   PWM_MR_DIVA_CLK_OFF (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_MR) CLKA, CLKB clock is turned off */</span>
<a name="l05297"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#ga1a4f2f2fb7efa6e585ef190eba6d282a">05297</a> <span class="preprocessor">#define   PWM_MR_DIVA_CLK_DIV1 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_MR) CLKA, CLKB clock is clock selected by PREA, PREB */</span>
<a name="l05298"></a>05298 <span class="preprocessor">#define PWM_MR_PREA_Pos 8</span>
<a name="l05299"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#gab29c544170145c96583af5030d3eabc1">05299</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_MR_PREA_Msk (0xfu &lt;&lt; PWM_MR_PREA_Pos) </span><span class="comment">/**&lt; \brief (PWM_MR)  */</span>
<a name="l05300"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#ga6137bdba6b667a3a36a239a9542733f2">05300</a> <span class="preprocessor">#define   PWM_MR_PREA_MCK (0x0u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PWM_MR) Master Clock */</span>
<a name="l05301"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#gacaf40953d7b09b68652cbb7e08d9a7fb">05301</a> <span class="preprocessor">#define   PWM_MR_PREA_MCKDIV2 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PWM_MR) Master Clock divided by 2 */</span>
<a name="l05302"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#ga6017f093505d42abafb202a978971fa1">05302</a> <span class="preprocessor">#define   PWM_MR_PREA_MCKDIV4 (0x2u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PWM_MR) Master Clock divided by 4 */</span>
<a name="l05303"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#ga080ee3279eb10166fae49306d99036b3">05303</a> <span class="preprocessor">#define   PWM_MR_PREA_MCKDIV8 (0x3u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PWM_MR) Master Clock divided by 8 */</span>
<a name="l05304"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#ga7092cb71c31eddfcfa0446b2f289b7ee">05304</a> <span class="preprocessor">#define   PWM_MR_PREA_MCKDIV16 (0x4u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PWM_MR) Master Clock divided by 16 */</span>
<a name="l05305"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#ga49d9cb19b1fb1b4e353988d1518afcb7">05305</a> <span class="preprocessor">#define   PWM_MR_PREA_MCKDIV32 (0x5u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PWM_MR) Master Clock divided by 32 */</span>
<a name="l05306"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#ga27eda988dbfc410b1ef30c7e399825b1">05306</a> <span class="preprocessor">#define   PWM_MR_PREA_MCKDIV64 (0x6u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PWM_MR) Master Clock divided by 64 */</span>
<a name="l05307"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#ga3f883b9ae6c23077234c5a748a509a27">05307</a> <span class="preprocessor">#define   PWM_MR_PREA_MCKDIV128 (0x7u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PWM_MR) Master Clock divided by 128 */</span>
<a name="l05308"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#ga656b0174cca7929297cd7038f0045de3">05308</a> <span class="preprocessor">#define   PWM_MR_PREA_MCKDIV256 (0x8u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PWM_MR) Master Clock divided by 256 */</span>
<a name="l05309"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#gaf287480e6cd5a9e0be196e4be4feaa3d">05309</a> <span class="preprocessor">#define   PWM_MR_PREA_MCKDIV512 (0x9u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PWM_MR) Master Clock divided by 512 */</span>
<a name="l05310"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#gad91467761b03468ec7442c9db8aeb58f">05310</a> <span class="preprocessor">#define   PWM_MR_PREA_MCKDIV1024 (0xAu &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PWM_MR) Master Clock divided by 1024 */</span>
<a name="l05311"></a>05311 <span class="preprocessor">#define PWM_MR_DIVB_Pos 16</span>
<a name="l05312"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#ga90c837a8df2572f1cdd02f173320a9cd">05312</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_MR_DIVB_Msk (0xffu &lt;&lt; PWM_MR_DIVB_Pos) </span><span class="comment">/**&lt; \brief (PWM_MR) CLKA, CLKB Divide Factor */</span>
<a name="l05313"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#gac3967293d4f8925153479c099869b4a8">05313</a> <span class="preprocessor">#define   PWM_MR_DIVB_CLK_OFF (0x0u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PWM_MR) CLKA, CLKB clock is turned off */</span>
<a name="l05314"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#ga6ca6a61faef6cf58a0a73d6a28a02200">05314</a> <span class="preprocessor">#define   PWM_MR_DIVB_CLK_DIV1 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (PWM_MR) CLKA, CLKB clock is clock selected by PREA, PREB */</span>
<a name="l05315"></a>05315 <span class="preprocessor">#define PWM_MR_PREB_Pos 24</span>
<a name="l05316"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#gab9acdd49f0b10a5442109669e9ebec5c">05316</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_MR_PREB_Msk (0xfu &lt;&lt; PWM_MR_PREB_Pos) </span><span class="comment">/**&lt; \brief (PWM_MR)  */</span>
<a name="l05317"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#gad7e94229856c050cfaf236bf69d8f32c">05317</a> <span class="preprocessor">#define   PWM_MR_PREB_MCK (0x0u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PWM_MR) Master Clock */</span>
<a name="l05318"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#gae1a865ae0375556cfb098555d97ad3cc">05318</a> <span class="preprocessor">#define   PWM_MR_PREB_MCKDIV2 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PWM_MR) Master Clock divided by 2 */</span>
<a name="l05319"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#gae9d009c4e59aea7feefa3d3657479cbc">05319</a> <span class="preprocessor">#define   PWM_MR_PREB_MCKDIV4 (0x2u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PWM_MR) Master Clock divided by 4 */</span>
<a name="l05320"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#gaaaf0593cc47ac81ebe959f4b565d5703">05320</a> <span class="preprocessor">#define   PWM_MR_PREB_MCKDIV8 (0x3u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PWM_MR) Master Clock divided by 8 */</span>
<a name="l05321"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#ga6a374f33cdb5816e57f9a9d72d96b859">05321</a> <span class="preprocessor">#define   PWM_MR_PREB_MCKDIV16 (0x4u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PWM_MR) Master Clock divided by 16 */</span>
<a name="l05322"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#ga5ecb2a882deb2e11e23104428e05dc16">05322</a> <span class="preprocessor">#define   PWM_MR_PREB_MCKDIV32 (0x5u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PWM_MR) Master Clock divided by 32 */</span>
<a name="l05323"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#ga40b1887d61f57d9829bb556dd7547b47">05323</a> <span class="preprocessor">#define   PWM_MR_PREB_MCKDIV64 (0x6u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PWM_MR) Master Clock divided by 64 */</span>
<a name="l05324"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#ga89b23abb8cc7f558c1dd5cfdcf2168a7">05324</a> <span class="preprocessor">#define   PWM_MR_PREB_MCKDIV128 (0x7u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PWM_MR) Master Clock divided by 128 */</span>
<a name="l05325"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#gaab0882481137dc22d06c9d2af7b017cd">05325</a> <span class="preprocessor">#define   PWM_MR_PREB_MCKDIV256 (0x8u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PWM_MR) Master Clock divided by 256 */</span>
<a name="l05326"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#ga159db39a68b3cb996ffd42ff71d336be">05326</a> <span class="preprocessor">#define   PWM_MR_PREB_MCKDIV512 (0x9u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PWM_MR) Master Clock divided by 512 */</span>
<a name="l05327"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#gabfe2208b000df16cf0c7fcb1605ca6d6">05327</a> <span class="preprocessor">#define   PWM_MR_PREB_MCKDIV1024 (0xAu &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (PWM_MR) Master Clock divided by 1024 */</span>
<a name="l05328"></a>05328 <span class="comment">/* -------- PWM_ENA : (PWM Offset: 0x04) PWM Enable Register -------- */</span>
<a name="l05329"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#ga77c0afa3572c801d2b6cd0290b28aa4b">05329</a> <span class="preprocessor">#define PWM_ENA_CHID0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_ENA) Channel ID */</span>
<a name="l05330"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#ga0a4948f507b7d676ab5b011710d94d5a">05330</a> <span class="preprocessor">#define PWM_ENA_CHID1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PWM_ENA) Channel ID */</span>
<a name="l05331"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#ga8de33fe21d0568c5af66072ea224b374">05331</a> <span class="preprocessor">#define PWM_ENA_CHID2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PWM_ENA) Channel ID */</span>
<a name="l05332"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#gaa51ecf03f17443c907a60d29f7e63ffb">05332</a> <span class="preprocessor">#define PWM_ENA_CHID3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PWM_ENA) Channel ID */</span>
<a name="l05333"></a>05333 <span class="comment">/* -------- PWM_DIS : (PWM Offset: 0x08) PWM Disable Register -------- */</span>
<a name="l05334"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#ga4091417cf1ab606fbb4763bb93ba4740">05334</a> <span class="preprocessor">#define PWM_DIS_CHID0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_DIS) Channel ID */</span>
<a name="l05335"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#ga018c7471f812f9bbbfb758e7d1d95a35">05335</a> <span class="preprocessor">#define PWM_DIS_CHID1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PWM_DIS) Channel ID */</span>
<a name="l05336"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#ga74c86b68ac70aee9bb151eae80a19190">05336</a> <span class="preprocessor">#define PWM_DIS_CHID2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PWM_DIS) Channel ID */</span>
<a name="l05337"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#ga036f740d5b634027628c0f87918132d1">05337</a> <span class="preprocessor">#define PWM_DIS_CHID3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PWM_DIS) Channel ID */</span>
<a name="l05338"></a>05338 <span class="comment">/* -------- PWM_SR : (PWM Offset: 0x0C) PWM Status Register -------- */</span>
<a name="l05339"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#ga8a0feb323f0888fcc4eb26f8475021e8">05339</a> <span class="preprocessor">#define PWM_SR_CHID0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_SR) Channel ID */</span>
<a name="l05340"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#ga02d055995397c049308dbbbc862d2b3c">05340</a> <span class="preprocessor">#define PWM_SR_CHID1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PWM_SR) Channel ID */</span>
<a name="l05341"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#gad0340aa3419df5dd39b9cd56c4b98862">05341</a> <span class="preprocessor">#define PWM_SR_CHID2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PWM_SR) Channel ID */</span>
<a name="l05342"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#gab8c704ff17cd4890571f8794c0ae0ecc">05342</a> <span class="preprocessor">#define PWM_SR_CHID3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PWM_SR) Channel ID */</span>
<a name="l05343"></a>05343 <span class="comment">/* -------- PWM_IER : (PWM Offset: 0x10) PWM Interrupt Enable Register -------- */</span>
<a name="l05344"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#ga3c552c7d823ea5044263526f162578bb">05344</a> <span class="preprocessor">#define PWM_IER_CHID0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_IER) Channel ID. */</span>
<a name="l05345"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#ga8befc7e24ceb123f2cae51fe2bfc80cc">05345</a> <span class="preprocessor">#define PWM_IER_CHID1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PWM_IER) Channel ID. */</span>
<a name="l05346"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#ga469fdbaec80d6b47f362592218ac67a5">05346</a> <span class="preprocessor">#define PWM_IER_CHID2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PWM_IER) Channel ID. */</span>
<a name="l05347"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#ga447f6dadfd4338c10ec76b8ae092ced1">05347</a> <span class="preprocessor">#define PWM_IER_CHID3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PWM_IER) Channel ID. */</span>
<a name="l05348"></a>05348 <span class="comment">/* -------- PWM_IDR : (PWM Offset: 0x14) PWM Interrupt Disable Register -------- */</span>
<a name="l05349"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#gad60a5ff899afbdb2ccd3806bd3c87101">05349</a> <span class="preprocessor">#define PWM_IDR_CHID0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_IDR) Channel ID. */</span>
<a name="l05350"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#gae56d33b455bb26b69a86af6b177daa01">05350</a> <span class="preprocessor">#define PWM_IDR_CHID1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PWM_IDR) Channel ID. */</span>
<a name="l05351"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#ga8667a70ed92086c738330c45c8ab72f0">05351</a> <span class="preprocessor">#define PWM_IDR_CHID2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PWM_IDR) Channel ID. */</span>
<a name="l05352"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#ga710e7cdde336dd4dc1ddf22a6ab18571">05352</a> <span class="preprocessor">#define PWM_IDR_CHID3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PWM_IDR) Channel ID. */</span>
<a name="l05353"></a>05353 <span class="comment">/* -------- PWM_IMR : (PWM Offset: 0x18) PWM Interrupt Mask Register -------- */</span>
<a name="l05354"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#ga0bfca9dd84b6520ca716013e09dabaae">05354</a> <span class="preprocessor">#define PWM_IMR_CHID0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_IMR) Channel ID. */</span>
<a name="l05355"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#ga1a461487e6b01aae74cd8afde9459931">05355</a> <span class="preprocessor">#define PWM_IMR_CHID1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PWM_IMR) Channel ID. */</span>
<a name="l05356"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#ga7c63743054ed976718be486d3bdf1cbe">05356</a> <span class="preprocessor">#define PWM_IMR_CHID2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PWM_IMR) Channel ID. */</span>
<a name="l05357"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#gaa7058a608ec400183bc636a54a1f58a0">05357</a> <span class="preprocessor">#define PWM_IMR_CHID3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PWM_IMR) Channel ID. */</span>
<a name="l05358"></a>05358 <span class="comment">/* -------- PWM_ISR : (PWM Offset: 0x1C) PWM Interrupt Status Register -------- */</span>
<a name="l05359"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#gaeacdda0494f449b948a7683ea3ec64ae">05359</a> <span class="preprocessor">#define PWM_ISR_CHID0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_ISR) Channel ID */</span>
<a name="l05360"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#ga37268604b6fe6ed08f7cd207ad2ea134">05360</a> <span class="preprocessor">#define PWM_ISR_CHID1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (PWM_ISR) Channel ID */</span>
<a name="l05361"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#gab2bee9360ca3321659c5b1ad5f4e93c7">05361</a> <span class="preprocessor">#define PWM_ISR_CHID2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (PWM_ISR) Channel ID */</span>
<a name="l05362"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#ga649b41295104276a2e12149f6a66b09d">05362</a> <span class="preprocessor">#define PWM_ISR_CHID3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (PWM_ISR) Channel ID */</span>
<a name="l05363"></a>05363 <span class="comment">/* -------- PWM_CMR : (PWM Offset: N/A) PWM Channel Mode Register -------- */</span>
<a name="l05364"></a>05364 <span class="preprocessor">#define PWM_CMR_CPRE_Pos 0</span>
<a name="l05365"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#gaa7cd448e4b8d4338768b6d3c01087a35">05365</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CMR_CPRE_Msk (0xfu &lt;&lt; PWM_CMR_CPRE_Pos) </span><span class="comment">/**&lt; \brief (PWM_CMR) Channel Pre-scaler */</span>
<a name="l05366"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#ga5d3f3920d928ba2aa52de186a445d0f4">05366</a> <span class="preprocessor">#define   PWM_CMR_CPRE_MCK (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_CMR) Master Clock */</span>
<a name="l05367"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#ga1882b6d875a20217e481ecec4dcaef4b">05367</a> <span class="preprocessor">#define   PWM_CMR_CPRE_MCKDIV2 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_CMR) Master Clock divided by 2 */</span>
<a name="l05368"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#gace69f06ede8bb49bbd3f3f73efb0d915">05368</a> <span class="preprocessor">#define   PWM_CMR_CPRE_MCKDIV4 (0x2u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_CMR) Master Clock divided by 4 */</span>
<a name="l05369"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#ga3c2e048350ad275e99fc77e717e1f76c">05369</a> <span class="preprocessor">#define   PWM_CMR_CPRE_MCKDIV8 (0x3u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_CMR) Master Clock divided by 8 */</span>
<a name="l05370"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#ga8e576b890fd3c6a6f1aa2f9f01b12667">05370</a> <span class="preprocessor">#define   PWM_CMR_CPRE_MCKDIV16 (0x4u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_CMR) Master Clock divided by 16 */</span>
<a name="l05371"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#ga31588f4dd7bff93aded9862960d5025a">05371</a> <span class="preprocessor">#define   PWM_CMR_CPRE_MCKDIV32 (0x5u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_CMR) Master Clock divided by 32 */</span>
<a name="l05372"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#ga8e48ba5554fc788f80e5ad31306dd999">05372</a> <span class="preprocessor">#define   PWM_CMR_CPRE_MCKDIV64 (0x6u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_CMR) Master Clock divided by 64 */</span>
<a name="l05373"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#gaf6c831fef61286261a0203a071ef9830">05373</a> <span class="preprocessor">#define   PWM_CMR_CPRE_MCKDIV128 (0x7u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_CMR) Master Clock divided by 128 */</span>
<a name="l05374"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#gae2724a0049296378d336363ad33ae127">05374</a> <span class="preprocessor">#define   PWM_CMR_CPRE_MCKDIV256 (0x8u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_CMR) Master Clock divided by 256 */</span>
<a name="l05375"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#ga4e6583839e40b54b122a40f09822c99b">05375</a> <span class="preprocessor">#define   PWM_CMR_CPRE_MCKDIV512 (0x9u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_CMR) Master Clock divided by 512 */</span>
<a name="l05376"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#ga3442bf1ebad7d15c8e6af87e294cf946">05376</a> <span class="preprocessor">#define   PWM_CMR_CPRE_MCKDIV1024 (0xAu &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_CMR) Master Clock divided by 1024 */</span>
<a name="l05377"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#ga8bc71e46b25f8e3523370fac72f5d033">05377</a> <span class="preprocessor">#define   PWM_CMR_CPRE_CLKA (0xBu &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_CMR) Clock A */</span>
<a name="l05378"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#ga61f75d57082c66e697b6e9a0d1c7a871">05378</a> <span class="preprocessor">#define   PWM_CMR_CPRE_CLKB (0xCu &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (PWM_CMR) Clock B */</span>
<a name="l05379"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#ga389acb2fd3cb962a815dc9bebf0d8c3b">05379</a> <span class="preprocessor">#define PWM_CMR_CALG (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (PWM_CMR) Channel Alignment */</span>
<a name="l05380"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#gaaf63b55ca5a5fca06ef63e14542b6d80">05380</a> <span class="preprocessor">#define PWM_CMR_CPOL (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (PWM_CMR) Channel Polarity */</span>
<a name="l05381"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#ga6b049ece9bd0de27c096e687c464006a">05381</a> <span class="preprocessor">#define PWM_CMR_CPD (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (PWM_CMR) Channel Update Period */</span>
<a name="l05382"></a>05382 <span class="comment">/* -------- PWM_CDTY : (PWM Offset: N/A) PWM Channel Duty Cycle Register -------- */</span>
<a name="l05383"></a>05383 <span class="preprocessor">#define PWM_CDTY_CDTY_Pos 0</span>
<a name="l05384"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#gaed15d16af3f59ccddcf4f629ea3c5852">05384</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CDTY_CDTY_Msk (0xffffffffu &lt;&lt; PWM_CDTY_CDTY_Pos) </span><span class="comment">/**&lt; \brief (PWM_CDTY) Channel Duty Cycle */</span>
<a name="l05385"></a>05385 <span class="preprocessor">#define PWM_CDTY_CDTY(value) ((PWM_CDTY_CDTY_Msk &amp; ((value) &lt;&lt; PWM_CDTY_CDTY_Pos)))</span>
<a name="l05386"></a>05386 <span class="preprocessor"></span><span class="comment">/* -------- PWM_CPRD : (PWM Offset: N/A) PWM Channel Period Register -------- */</span>
<a name="l05387"></a>05387 <span class="preprocessor">#define PWM_CPRD_CPRD_Pos 0</span>
<a name="l05388"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#gae5af6b617a5d5e4da51ade21024e340d">05388</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CPRD_CPRD_Msk (0xffffffffu &lt;&lt; PWM_CPRD_CPRD_Pos) </span><span class="comment">/**&lt; \brief (PWM_CPRD) Channel Period */</span>
<a name="l05389"></a>05389 <span class="preprocessor">#define PWM_CPRD_CPRD(value) ((PWM_CPRD_CPRD_Msk &amp; ((value) &lt;&lt; PWM_CPRD_CPRD_Pos)))</span>
<a name="l05390"></a>05390 <span class="preprocessor"></span><span class="comment">/* -------- PWM_CCNT : (PWM Offset: N/A) PWM Channel Counter Register -------- */</span>
<a name="l05391"></a>05391 <span class="preprocessor">#define PWM_CCNT_CNT_Pos 0</span>
<a name="l05392"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#ga50ad77e55d2813cbaa887a2c3c3dac77">05392</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CCNT_CNT_Msk (0xffffffffu &lt;&lt; PWM_CCNT_CNT_Pos) </span><span class="comment">/**&lt; \brief (PWM_CCNT) Channel Counter Register */</span>
<a name="l05393"></a>05393 <span class="comment">/* -------- PWM_CUPD : (PWM Offset: N/A) PWM Channel Update Register -------- */</span>
<a name="l05394"></a>05394 <span class="preprocessor">#define PWM_CUPD_CUPD_Pos 0</span>
<a name="l05395"></a><a class="code" href="group___a_t91_s_a_m9_g15___p_w_m.html#gab2c051a22b8008a6b18ec297806b675a">05395</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CUPD_CUPD_Msk (0xffffffffu &lt;&lt; PWM_CUPD_CUPD_Pos) </span><span class="comment">/**&lt; \brief (PWM_CUPD)  */</span>
<a name="l05396"></a>05396 <span class="preprocessor">#define PWM_CUPD_CUPD(value) ((PWM_CUPD_CUPD_Msk &amp; ((value) &lt;&lt; PWM_CUPD_CUPD_Pos)))</span>
<a name="l05397"></a>05397 <span class="preprocessor"></span><span class="comment"></span>
<a name="l05398"></a>05398 <span class="comment">/*@}*/</span>
<a name="l05399"></a>05399 
<a name="l05400"></a>05400 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l05401"></a>05401 <span class="comment">/**  SOFTWARE API DEFINITION FOR Reset Controller */</span>
<a name="l05402"></a>05402 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l05403"></a>05403 <span class="comment">/** \addtogroup AT91SAM9G15_RSTC Reset Controller */</span><span class="comment"></span>
<a name="l05404"></a>05404 <span class="comment">/*@{*/</span>
<a name="l05405"></a>05405 
<a name="l05406"></a>05406 <span class="preprocessor">#ifndef __ASSEMBLY__</span>
<a name="l05407"></a>05407 <span class="preprocessor"></span><span class="comment">/** \brief Rstc hardware registers */</span>
<a name="l05408"></a><a class="code" href="struct_rstc.html">05408</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l05409"></a><a class="code" href="struct_rstc.html#a4279bfd396337265adfff02f886e890e">05409</a>   WoReg RSTC_CR; <span class="comment">/**&lt; \brief (Rstc Offset: 0x00) Control Register */</span>
<a name="l05410"></a><a class="code" href="struct_rstc.html#acf2e649797009d7c286672e04ece6339">05410</a>   RoReg RSTC_SR; <span class="comment">/**&lt; \brief (Rstc Offset: 0x04) Status Register */</span>
<a name="l05411"></a><a class="code" href="struct_rstc.html#ab8260e67a4954c22ed2b061355d1558c">05411</a>   RwReg RSTC_MR; <span class="comment">/**&lt; \brief (Rstc Offset: 0x08) Mode Register */</span>
<a name="l05412"></a>05412 } <a class="code" href="struct_rstc.html" title="Rstc hardware registers.">Rstc</a>;
<a name="l05413"></a>05413 <span class="preprocessor">#endif </span><span class="comment">/* __ASSEMBLY__ */</span>
<a name="l05414"></a>05414 <span class="comment">/* -------- RSTC_CR : (RSTC Offset: 0x00) Control Register -------- */</span>
<a name="l05415"></a><a class="code" href="group___a_t91_s_a_m9_g15___r_s_t_c.html#ga37208a4a7a421db4a5cebb9f256a56af">05415</a> <span class="preprocessor">#define RSTC_CR_PROCRST (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (RSTC_CR) Processor Reset */</span>
<a name="l05416"></a><a class="code" href="group___a_t91_s_a_m9_g15___r_s_t_c.html#gaa237b7ffacfcdcbcf46b82cae5e3c725">05416</a> <span class="preprocessor">#define RSTC_CR_PERRST (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (RSTC_CR) Peripheral Reset */</span>
<a name="l05417"></a><a class="code" href="group___a_t91_s_a_m9_g15___r_s_t_c.html#gac7bc64228e30520c5fbffc0ad8069c90">05417</a> <span class="preprocessor">#define RSTC_CR_EXTRST (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (RSTC_CR) External Reset */</span>
<a name="l05418"></a>05418 <span class="preprocessor">#define RSTC_CR_KEY_Pos 24</span>
<a name="l05419"></a><a class="code" href="group___a_t91_s_a_m9_g15___r_s_t_c.html#gaab608e71c0fb3b4cde64b81355c83013">05419</a> <span class="preprocessor"></span><span class="preprocessor">#define RSTC_CR_KEY_Msk (0xffu &lt;&lt; RSTC_CR_KEY_Pos) </span><span class="comment">/**&lt; \brief (RSTC_CR) Password */</span>
<a name="l05420"></a>05420 <span class="preprocessor">#define RSTC_CR_KEY(value) ((RSTC_CR_KEY_Msk &amp; ((value) &lt;&lt; RSTC_CR_KEY_Pos)))</span>
<a name="l05421"></a>05421 <span class="preprocessor"></span><span class="comment">/* -------- RSTC_SR : (RSTC Offset: 0x04) Status Register -------- */</span>
<a name="l05422"></a><a class="code" href="group___a_t91_s_a_m9_g15___r_s_t_c.html#gaa99d06bb610c2ef78ff8c7fc03c67c20">05422</a> <span class="preprocessor">#define RSTC_SR_URSTS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (RSTC_SR) User Reset Status */</span>
<a name="l05423"></a>05423 <span class="preprocessor">#define RSTC_SR_RSTTYP_Pos 8</span>
<a name="l05424"></a><a class="code" href="group___a_t91_s_a_m9_g15___r_s_t_c.html#gac180bb18f181de10f0f235c14288d9a5">05424</a> <span class="preprocessor"></span><span class="preprocessor">#define RSTC_SR_RSTTYP_Msk (0x7u &lt;&lt; RSTC_SR_RSTTYP_Pos) </span><span class="comment">/**&lt; \brief (RSTC_SR) Reset Type */</span>
<a name="l05425"></a><a class="code" href="group___a_t91_s_a_m9_g15___r_s_t_c.html#ga791295340c9c371953e8f9536d9e6da5">05425</a> <span class="preprocessor">#define RSTC_SR_NRSTL (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (RSTC_SR) NRST Pin Level */</span>
<a name="l05426"></a><a class="code" href="group___a_t91_s_a_m9_g15___r_s_t_c.html#gaafacff8f3434d699399335e4b6599f2e">05426</a> <span class="preprocessor">#define RSTC_SR_SRCMP (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (RSTC_SR) Software Reset Command in Progress */</span>
<a name="l05427"></a>05427 <span class="comment">/* -------- RSTC_MR : (RSTC Offset: 0x08) Mode Register -------- */</span>
<a name="l05428"></a>05428 <span class="preprocessor">#define RSTC_MR_ERSTL_Pos 8</span>
<a name="l05429"></a><a class="code" href="group___a_t91_s_a_m9_g15___r_s_t_c.html#gad5a3762a7655d1b41170979bb63f4edc">05429</a> <span class="preprocessor"></span><span class="preprocessor">#define RSTC_MR_ERSTL_Msk (0xfu &lt;&lt; RSTC_MR_ERSTL_Pos) </span><span class="comment">/**&lt; \brief (RSTC_MR) External Reset Length */</span>
<a name="l05430"></a>05430 <span class="preprocessor">#define RSTC_MR_ERSTL(value) ((RSTC_MR_ERSTL_Msk &amp; ((value) &lt;&lt; RSTC_MR_ERSTL_Pos)))</span>
<a name="l05431"></a>05431 <span class="preprocessor"></span><span class="preprocessor">#define RSTC_MR_KEY_Pos 24</span>
<a name="l05432"></a><a class="code" href="group___a_t91_s_a_m9_g15___r_s_t_c.html#gac5e5771325516ac6e56378302387b4c0">05432</a> <span class="preprocessor"></span><span class="preprocessor">#define RSTC_MR_KEY_Msk (0xffu &lt;&lt; RSTC_MR_KEY_Pos) </span><span class="comment">/**&lt; \brief (RSTC_MR) Password */</span>
<a name="l05433"></a>05433 <span class="preprocessor">#define RSTC_MR_KEY(value) ((RSTC_MR_KEY_Msk &amp; ((value) &lt;&lt; RSTC_MR_KEY_Pos)))</span>
<a name="l05434"></a>05434 <span class="preprocessor"></span><span class="comment"></span>
<a name="l05435"></a>05435 <span class="comment">/*@}*/</span>
<a name="l05436"></a>05436 
<a name="l05437"></a>05437 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l05438"></a>05438 <span class="comment">/**  SOFTWARE API DEFINITION FOR Real-time Clock */</span>
<a name="l05439"></a>05439 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l05440"></a>05440 <span class="comment">/** \addtogroup AT91SAM9G15_RTC Real-time Clock */</span><span class="comment"></span>
<a name="l05441"></a>05441 <span class="comment">/*@{*/</span>
<a name="l05442"></a>05442 
<a name="l05443"></a>05443 <span class="preprocessor">#ifndef __ASSEMBLY__</span>
<a name="l05444"></a>05444 <span class="preprocessor"></span><span class="comment">/** \brief Rtc hardware registers */</span>
<a name="l05445"></a><a class="code" href="struct_rtc.html">05445</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l05446"></a><a class="code" href="struct_rtc.html#a3e3b4f296787ca2952d384e2b1c3e8e5">05446</a>   RwReg RTC_CR;     <span class="comment">/**&lt; \brief (Rtc Offset: 0x00) Control Register */</span>
<a name="l05447"></a><a class="code" href="struct_rtc.html#a72cc0f110b4a290b8cda93d6bdf8fa8c">05447</a>   RwReg RTC_MR;     <span class="comment">/**&lt; \brief (Rtc Offset: 0x04) Mode Register */</span>
<a name="l05448"></a><a class="code" href="struct_rtc.html#a9e0e79a6c2e9e68fca519a91452975f0">05448</a>   RwReg RTC_TIMR;   <span class="comment">/**&lt; \brief (Rtc Offset: 0x08) Time Register */</span>
<a name="l05449"></a><a class="code" href="struct_rtc.html#a7c26adcac101eb9c612e678182f83a2d">05449</a>   RwReg RTC_CALR;   <span class="comment">/**&lt; \brief (Rtc Offset: 0x0C) Calendar Register */</span>
<a name="l05450"></a><a class="code" href="struct_rtc.html#af2d524e423564793e185a781f6b399f3">05450</a>   RwReg RTC_TIMALR; <span class="comment">/**&lt; \brief (Rtc Offset: 0x10) Time Alarm Register */</span>
<a name="l05451"></a><a class="code" href="struct_rtc.html#a8d4db3cf7ea2ecbed154e62cc950a7c3">05451</a>   RwReg RTC_CALALR; <span class="comment">/**&lt; \brief (Rtc Offset: 0x14) Calendar Alarm Register */</span>
<a name="l05452"></a><a class="code" href="struct_rtc.html#ab18a4d074a08ebececb4118373bc796b">05452</a>   RoReg RTC_SR;     <span class="comment">/**&lt; \brief (Rtc Offset: 0x18) Status Register */</span>
<a name="l05453"></a><a class="code" href="struct_rtc.html#a4605ec246d51f35caa8663bb44aeb24d">05453</a>   WoReg RTC_SCCR;   <span class="comment">/**&lt; \brief (Rtc Offset: 0x1C) Status Clear Command Register */</span>
<a name="l05454"></a><a class="code" href="struct_rtc.html#adcd76ec1af43b3358f8415986b923590">05454</a>   WoReg RTC_IER;    <span class="comment">/**&lt; \brief (Rtc Offset: 0x20) Interrupt Enable Register */</span>
<a name="l05455"></a><a class="code" href="struct_rtc.html#a6b14fe30cbedd3dd8b9f37ed0c6807f2">05455</a>   WoReg RTC_IDR;    <span class="comment">/**&lt; \brief (Rtc Offset: 0x24) Interrupt Disable Register */</span>
<a name="l05456"></a><a class="code" href="struct_rtc.html#a53201408770ba11b7eb43098508f7289">05456</a>   RoReg RTC_IMR;    <span class="comment">/**&lt; \brief (Rtc Offset: 0x28) Interrupt Mask Register */</span>
<a name="l05457"></a><a class="code" href="struct_rtc.html#aa9787f4e4e9d752e5612ce3d91d147b4">05457</a>   RoReg RTC_VER;    <span class="comment">/**&lt; \brief (Rtc Offset: 0x2C) Valid Entry Register */</span>
<a name="l05458"></a>05458 } <a class="code" href="struct_rtc.html" title="Rtc hardware registers.">Rtc</a>;
<a name="l05459"></a>05459 <span class="preprocessor">#endif </span><span class="comment">/* __ASSEMBLY__ */</span>
<a name="l05460"></a>05460 <span class="comment">/* -------- RTC_CR : (RTC Offset: 0x00) Control Register -------- */</span>
<a name="l05461"></a><a class="code" href="group___a_t91_s_a_m9_g15___r_t_c.html#ga12415d9c54194f14fa07603cf93ba86c">05461</a> <span class="preprocessor">#define RTC_CR_UPDTIM (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (RTC_CR) Update Request Time Register */</span>
<a name="l05462"></a><a class="code" href="group___a_t91_s_a_m9_g15___r_t_c.html#ga4c3b8c3f5d87e20d0de1e872598f2ad3">05462</a> <span class="preprocessor">#define RTC_CR_UPDCAL (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (RTC_CR) Update Request Calendar Register */</span>
<a name="l05463"></a>05463 <span class="preprocessor">#define RTC_CR_TIMEVSEL_Pos 8</span>
<a name="l05464"></a><a class="code" href="group___a_t91_s_a_m9_g15___r_t_c.html#gaf30626f53a17b5514bef340b6de6a467">05464</a> <span class="preprocessor"></span><span class="preprocessor">#define RTC_CR_TIMEVSEL_Msk (0x3u &lt;&lt; RTC_CR_TIMEVSEL_Pos) </span><span class="comment">/**&lt; \brief (RTC_CR) Time Event Selection */</span>
<a name="l05465"></a><a class="code" href="group___a_t91_s_a_m9_g15___r_t_c.html#ga62e89faa032321229280fffefa8d69dd">05465</a> <span class="preprocessor">#define   RTC_CR_TIMEVSEL_MINUTE (0x0u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (RTC_CR) Minute change */</span>
<a name="l05466"></a><a class="code" href="group___a_t91_s_a_m9_g15___r_t_c.html#ga4879ac1763a927d9f346d0cc37438e8b">05466</a> <span class="preprocessor">#define   RTC_CR_TIMEVSEL_HOUR (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (RTC_CR) Hour change */</span>
<a name="l05467"></a><a class="code" href="group___a_t91_s_a_m9_g15___r_t_c.html#ga6592b94a06e0ee8fe40042df80787ab6">05467</a> <span class="preprocessor">#define   RTC_CR_TIMEVSEL_MIDNIGHT (0x2u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (RTC_CR) Every day at midnight */</span>
<a name="l05468"></a><a class="code" href="group___a_t91_s_a_m9_g15___r_t_c.html#ga5b39494f964e93e79ba0962cba69f3f3">05468</a> <span class="preprocessor">#define   RTC_CR_TIMEVSEL_NOON (0x3u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (RTC_CR) Every day at noon */</span>
<a name="l05469"></a>05469 <span class="preprocessor">#define RTC_CR_CALEVSEL_Pos 16</span>
<a name="l05470"></a><a class="code" href="group___a_t91_s_a_m9_g15___r_t_c.html#ga121842db54f275664c59bc0e2b2da0f2">05470</a> <span class="preprocessor"></span><span class="preprocessor">#define RTC_CR_CALEVSEL_Msk (0x3u &lt;&lt; RTC_CR_CALEVSEL_Pos) </span><span class="comment">/**&lt; \brief (RTC_CR) Calendar Event Selection */</span>
<a name="l05471"></a><a class="code" href="group___a_t91_s_a_m9_g15___r_t_c.html#gaa92a90bf66f5413f050eddfc14da56ec">05471</a> <span class="preprocessor">#define   RTC_CR_CALEVSEL_WEEK (0x0u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (RTC_CR) Week change (every Monday at time 00:00:00) */</span>
<a name="l05472"></a><a class="code" href="group___a_t91_s_a_m9_g15___r_t_c.html#ga2cdedf5920ae68202defe61b75a0a042">05472</a> <span class="preprocessor">#define   RTC_CR_CALEVSEL_MONTH (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (RTC_CR) Month change (every 01 of each month at time 00:00:00) */</span>
<a name="l05473"></a><a class="code" href="group___a_t91_s_a_m9_g15___r_t_c.html#gaa46283550308d073462ae7b9d376fb9c">05473</a> <span class="preprocessor">#define   RTC_CR_CALEVSEL_YEAR (0x2u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (RTC_CR) Year change (every January 1 at time 00:00:00) */</span>
<a name="l05474"></a>05474 <span class="comment">/* -------- RTC_MR : (RTC Offset: 0x04) Mode Register -------- */</span>
<a name="l05475"></a><a class="code" href="group___a_t91_s_a_m9_g15___r_t_c.html#ga520a55444dbf97ca29aec89e2378f3b6">05475</a> <span class="preprocessor">#define RTC_MR_HRMOD (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (RTC_MR) 12-/24-hour Mode */</span>
<a name="l05476"></a>05476 <span class="comment">/* -------- RTC_TIMR : (RTC Offset: 0x08) Time Register -------- */</span>
<a name="l05477"></a>05477 <span class="preprocessor">#define RTC_TIMR_SEC_Pos 0</span>
<a name="l05478"></a><a class="code" href="group___a_t91_s_a_m9_g15___r_t_c.html#gae69bb211308a1305800e23d78ed1b34c">05478</a> <span class="preprocessor"></span><span class="preprocessor">#define RTC_TIMR_SEC_Msk (0x7fu &lt;&lt; RTC_TIMR_SEC_Pos) </span><span class="comment">/**&lt; \brief (RTC_TIMR) Current Second */</span>
<a name="l05479"></a>05479 <span class="preprocessor">#define RTC_TIMR_SEC(value) ((RTC_TIMR_SEC_Msk &amp; ((value) &lt;&lt; RTC_TIMR_SEC_Pos)))</span>
<a name="l05480"></a>05480 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TIMR_MIN_Pos 8</span>
<a name="l05481"></a><a class="code" href="group___a_t91_s_a_m9_g15___r_t_c.html#ga71ae3719bc2e9b4422d34c4f83977b64">05481</a> <span class="preprocessor"></span><span class="preprocessor">#define RTC_TIMR_MIN_Msk (0x7fu &lt;&lt; RTC_TIMR_MIN_Pos) </span><span class="comment">/**&lt; \brief (RTC_TIMR) Current Minute */</span>
<a name="l05482"></a>05482 <span class="preprocessor">#define RTC_TIMR_MIN(value) ((RTC_TIMR_MIN_Msk &amp; ((value) &lt;&lt; RTC_TIMR_MIN_Pos)))</span>
<a name="l05483"></a>05483 <span class="preprocessor"></span><span class="preprocessor">#define RTC_TIMR_HOUR_Pos 16</span>
<a name="l05484"></a><a class="code" href="group___a_t91_s_a_m9_g15___r_t_c.html#gab7df6661043d147e8baa6b0a16ec66f5">05484</a> <span class="preprocessor"></span><span class="preprocessor">#define RTC_TIMR_HOUR_Msk (0x3fu &lt;&lt; RTC_TIMR_HOUR_Pos) </span><span class="comment">/**&lt; \brief (RTC_TIMR) Current Hour */</span>
<a name="l05485"></a>05485 <span class="preprocessor">#define RTC_TIMR_HOUR(value) ((RTC_TIMR_HOUR_Msk &amp; ((value) &lt;&lt; RTC_TIMR_HOUR_Pos)))</span>
<a name="l05486"></a><a class="code" href="group___a_t91_s_a_m9_g15___r_t_c.html#ga4706b30b1d4af257f6ea563217f11204">05486</a> <span class="preprocessor"></span><span class="preprocessor">#define RTC_TIMR_AMPM (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (RTC_TIMR) Ante Meridiem Post Meridiem Indicator */</span>
<a name="l05487"></a>05487 <span class="comment">/* -------- RTC_CALR : (RTC Offset: 0x0C) Calendar Register -------- */</span>
<a name="l05488"></a>05488 <span class="preprocessor">#define RTC_CALR_CENT_Pos 0</span>
<a name="l05489"></a><a class="code" href="group___a_t91_s_a_m9_g15___r_t_c.html#ga668e24a2eedc1f8f62e3315de9b46ee4">05489</a> <span class="preprocessor"></span><span class="preprocessor">#define RTC_CALR_CENT_Msk (0x7fu &lt;&lt; RTC_CALR_CENT_Pos) </span><span class="comment">/**&lt; \brief (RTC_CALR) Current Century */</span>
<a name="l05490"></a>05490 <span class="preprocessor">#define RTC_CALR_CENT(value) ((RTC_CALR_CENT_Msk &amp; ((value) &lt;&lt; RTC_CALR_CENT_Pos)))</span>
<a name="l05491"></a>05491 <span class="preprocessor"></span><span class="preprocessor">#define RTC_CALR_YEAR_Pos 8</span>
<a name="l05492"></a><a class="code" href="group___a_t91_s_a_m9_g15___r_t_c.html#gad07be116feae1fd3c1b9c446e2302341">05492</a> <span class="preprocessor"></span><span class="preprocessor">#define RTC_CALR_YEAR_Msk (0xffu &lt;&lt; RTC_CALR_YEAR_Pos) </span><span class="comment">/**&lt; \brief (RTC_CALR) Current Year */</span>
<a name="l05493"></a>05493 <span class="preprocessor">#define RTC_CALR_YEAR(value) ((RTC_CALR_YEAR_Msk &amp; ((value) &lt;&lt; RTC_CALR_YEAR_Pos)))</span>
<a name="l05494"></a>05494 <span class="preprocessor"></span><span class="preprocessor">#define RTC_CALR_MONTH_Pos 16</span>
<a name="l05495"></a><a class="code" href="group___a_t91_s_a_m9_g15___r_t_c.html#ga210c2afc72777080a611ed9789e98cca">05495</a> <span class="preprocessor"></span><span class="preprocessor">#define RTC_CALR_MONTH_Msk (0x1fu &lt;&lt; RTC_CALR_MONTH_Pos) </span><span class="comment">/**&lt; \brief (RTC_CALR) Current Month */</span>
<a name="l05496"></a>05496 <span class="preprocessor">#define RTC_CALR_MONTH(value) ((RTC_CALR_MONTH_Msk &amp; ((value) &lt;&lt; RTC_CALR_MONTH_Pos)))</span>
<a name="l05497"></a>05497 <span class="preprocessor"></span><span class="preprocessor">#define RTC_CALR_DAY_Pos 21</span>
<a name="l05498"></a><a class="code" href="group___a_t91_s_a_m9_g15___r_t_c.html#ga059656d52a04640f48e55cbf1ca3d057">05498</a> <span class="preprocessor"></span><span class="preprocessor">#define RTC_CALR_DAY_Msk (0x7u &lt;&lt; RTC_CALR_DAY_Pos) </span><span class="comment">/**&lt; \brief (RTC_CALR) Current Day in Current Week */</span>
<a name="l05499"></a>05499 <span class="preprocessor">#define RTC_CALR_DAY(value) ((RTC_CALR_DAY_Msk &amp; ((value) &lt;&lt; RTC_CALR_DAY_Pos)))</span>
<a name="l05500"></a>05500 <span class="preprocessor"></span><span class="preprocessor">#define RTC_CALR_DATE_Pos 24</span>
<a name="l05501"></a><a class="code" href="group___a_t91_s_a_m9_g15___r_t_c.html#ga71c04754dd77afc67e2fc357b09112c6">05501</a> <span class="preprocessor"></span><span class="preprocessor">#define RTC_CALR_DATE_Msk (0x3fu &lt;&lt; RTC_CALR_DATE_Pos) </span><span class="comment">/**&lt; \brief (RTC_CALR) Current Day in Current Month */</span>
<a name="l05502"></a>05502 <span class="preprocessor">#define RTC_CALR_DATE(value) ((RTC_CALR_DATE_Msk &amp; ((value) &lt;&lt; RTC_CALR_DATE_Pos)))</span>
<a name="l05503"></a>05503 <span class="preprocessor"></span><span class="comment">/* -------- RTC_TIMALR : (RTC Offset: 0x10) Time Alarm Register -------- */</span>
<a name="l05504"></a>05504 <span class="preprocessor">#define RTC_TIMALR_SEC_Pos 0</span>
<a name="l05505"></a><a class="code" href="group___a_t91_s_a_m9_g15___r_t_c.html#gab085ece8cb906bd22fbf85343d99fad3">05505</a> <span class="preprocessor"></span><span class="preprocessor">#define RTC_TIMALR_SEC_Msk (0x7fu &lt;&lt; RTC_TIMALR_SEC_Pos) </span><span class="comment">/**&lt; \brief (RTC_TIMALR) Second Alarm */</span>
<a name="l05506"></a>05506 <span class="preprocessor">#define RTC_TIMALR_SEC(value) ((RTC_TIMALR_SEC_Msk &amp; ((value) &lt;&lt; RTC_TIMALR_SEC_Pos)))</span>
<a name="l05507"></a><a class="code" href="group___a_t91_s_a_m9_g15___r_t_c.html#gaf38cd20938d0d9e5ab90f2424d0f2d8e">05507</a> <span class="preprocessor"></span><span class="preprocessor">#define RTC_TIMALR_SECEN (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (RTC_TIMALR) Second Alarm Enable */</span>
<a name="l05508"></a>05508 <span class="preprocessor">#define RTC_TIMALR_MIN_Pos 8</span>
<a name="l05509"></a><a class="code" href="group___a_t91_s_a_m9_g15___r_t_c.html#ga6158cbda3959c4383ad6b11a88740c68">05509</a> <span class="preprocessor"></span><span class="preprocessor">#define RTC_TIMALR_MIN_Msk (0x7fu &lt;&lt; RTC_TIMALR_MIN_Pos) </span><span class="comment">/**&lt; \brief (RTC_TIMALR) Minute Alarm */</span>
<a name="l05510"></a>05510 <span class="preprocessor">#define RTC_TIMALR_MIN(value) ((RTC_TIMALR_MIN_Msk &amp; ((value) &lt;&lt; RTC_TIMALR_MIN_Pos)))</span>
<a name="l05511"></a><a class="code" href="group___a_t91_s_a_m9_g15___r_t_c.html#gac3f6c1e591497c303a124eef26a0aff4">05511</a> <span class="preprocessor"></span><span class="preprocessor">#define RTC_TIMALR_MINEN (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (RTC_TIMALR) Minute Alarm Enable */</span>
<a name="l05512"></a>05512 <span class="preprocessor">#define RTC_TIMALR_HOUR_Pos 16</span>
<a name="l05513"></a><a class="code" href="group___a_t91_s_a_m9_g15___r_t_c.html#ga41c6c25b686abc7c75ae1b09538bfecb">05513</a> <span class="preprocessor"></span><span class="preprocessor">#define RTC_TIMALR_HOUR_Msk (0x3fu &lt;&lt; RTC_TIMALR_HOUR_Pos) </span><span class="comment">/**&lt; \brief (RTC_TIMALR) Hour Alarm */</span>
<a name="l05514"></a>05514 <span class="preprocessor">#define RTC_TIMALR_HOUR(value) ((RTC_TIMALR_HOUR_Msk &amp; ((value) &lt;&lt; RTC_TIMALR_HOUR_Pos)))</span>
<a name="l05515"></a><a class="code" href="group___a_t91_s_a_m9_g15___r_t_c.html#gade12a6abb81dd6a32693be560f1acb43">05515</a> <span class="preprocessor"></span><span class="preprocessor">#define RTC_TIMALR_AMPM (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (RTC_TIMALR) AM/PM Indicator */</span>
<a name="l05516"></a><a class="code" href="group___a_t91_s_a_m9_g15___r_t_c.html#ga3c250b751512cc6d462b98549b71e398">05516</a> <span class="preprocessor">#define RTC_TIMALR_HOUREN (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (RTC_TIMALR) Hour Alarm Enable */</span>
<a name="l05517"></a>05517 <span class="comment">/* -------- RTC_CALALR : (RTC Offset: 0x14) Calendar Alarm Register -------- */</span>
<a name="l05518"></a>05518 <span class="preprocessor">#define RTC_CALALR_MONTH_Pos 16</span>
<a name="l05519"></a><a class="code" href="group___a_t91_s_a_m9_g15___r_t_c.html#ga1c19fd84333d85e1a8e24fca1d039060">05519</a> <span class="preprocessor"></span><span class="preprocessor">#define RTC_CALALR_MONTH_Msk (0x1fu &lt;&lt; RTC_CALALR_MONTH_Pos) </span><span class="comment">/**&lt; \brief (RTC_CALALR) Month Alarm */</span>
<a name="l05520"></a>05520 <span class="preprocessor">#define RTC_CALALR_MONTH(value) ((RTC_CALALR_MONTH_Msk &amp; ((value) &lt;&lt; RTC_CALALR_MONTH_Pos)))</span>
<a name="l05521"></a><a class="code" href="group___a_t91_s_a_m9_g15___r_t_c.html#gac62684d061c03d7be59b61b9e3a6347a">05521</a> <span class="preprocessor"></span><span class="preprocessor">#define RTC_CALALR_MTHEN (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (RTC_CALALR) Month Alarm Enable */</span>
<a name="l05522"></a>05522 <span class="preprocessor">#define RTC_CALALR_DATE_Pos 24</span>
<a name="l05523"></a><a class="code" href="group___a_t91_s_a_m9_g15___r_t_c.html#ga5e3f08201a982a1f02e3e12537fc76bc">05523</a> <span class="preprocessor"></span><span class="preprocessor">#define RTC_CALALR_DATE_Msk (0x3fu &lt;&lt; RTC_CALALR_DATE_Pos) </span><span class="comment">/**&lt; \brief (RTC_CALALR) Date Alarm */</span>
<a name="l05524"></a>05524 <span class="preprocessor">#define RTC_CALALR_DATE(value) ((RTC_CALALR_DATE_Msk &amp; ((value) &lt;&lt; RTC_CALALR_DATE_Pos)))</span>
<a name="l05525"></a><a class="code" href="group___a_t91_s_a_m9_g15___r_t_c.html#ga7333d0d14f5bd227931d3f0fef950196">05525</a> <span class="preprocessor"></span><span class="preprocessor">#define RTC_CALALR_DATEEN (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (RTC_CALALR) Date Alarm Enable */</span>
<a name="l05526"></a>05526 <span class="comment">/* -------- RTC_SR : (RTC Offset: 0x18) Status Register -------- */</span>
<a name="l05527"></a><a class="code" href="group___a_t91_s_a_m9_g15___r_t_c.html#gab198902c065ea0da172e333a056a485e">05527</a> <span class="preprocessor">#define RTC_SR_ACKUPD (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (RTC_SR) Acknowledge for Update */</span>
<a name="l05528"></a><a class="code" href="group___a_t91_s_a_m9_g15___r_t_c.html#gab948f660ce8c8a05917509ec7ffb8540">05528</a> <span class="preprocessor">#define RTC_SR_ALARM (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (RTC_SR) Alarm Flag */</span>
<a name="l05529"></a><a class="code" href="group___a_t91_s_a_m9_g15___r_t_c.html#gaf3bd7ed4c37d01d728ea5ab95a95df79">05529</a> <span class="preprocessor">#define RTC_SR_SEC (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (RTC_SR) Second Event */</span>
<a name="l05530"></a><a class="code" href="group___a_t91_s_a_m9_g15___r_t_c.html#ga289be85930483751012a4eac2ba6b70c">05530</a> <span class="preprocessor">#define RTC_SR_TIMEV (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (RTC_SR) Time Event */</span>
<a name="l05531"></a><a class="code" href="group___a_t91_s_a_m9_g15___r_t_c.html#gab9c906ba367842bb59c120968a8bf2d1">05531</a> <span class="preprocessor">#define RTC_SR_CALEV (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (RTC_SR) Calendar Event */</span>
<a name="l05532"></a>05532 <span class="comment">/* -------- RTC_SCCR : (RTC Offset: 0x1C) Status Clear Command Register -------- */</span>
<a name="l05533"></a><a class="code" href="group___a_t91_s_a_m9_g15___r_t_c.html#ga279ec87f3ea89689da716d62cbfaa8b5">05533</a> <span class="preprocessor">#define RTC_SCCR_ACKCLR (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (RTC_SCCR) Acknowledge Clear */</span>
<a name="l05534"></a><a class="code" href="group___a_t91_s_a_m9_g15___r_t_c.html#gad8a06c6e4dca965f8b9ab9367da00a57">05534</a> <span class="preprocessor">#define RTC_SCCR_ALRCLR (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (RTC_SCCR) Alarm Clear */</span>
<a name="l05535"></a><a class="code" href="group___a_t91_s_a_m9_g15___r_t_c.html#ga0a260965276eb1c3759c47990030ff44">05535</a> <span class="preprocessor">#define RTC_SCCR_SECCLR (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (RTC_SCCR) Second Clear */</span>
<a name="l05536"></a><a class="code" href="group___a_t91_s_a_m9_g15___r_t_c.html#ga3fbb7b17cd37c736358b08a2afbda193">05536</a> <span class="preprocessor">#define RTC_SCCR_TIMCLR (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (RTC_SCCR) Time Clear */</span>
<a name="l05537"></a><a class="code" href="group___a_t91_s_a_m9_g15___r_t_c.html#gae82d3b81c1183c432c0b9705e7eadf4d">05537</a> <span class="preprocessor">#define RTC_SCCR_CALCLR (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (RTC_SCCR) Calendar Clear */</span>
<a name="l05538"></a>05538 <span class="comment">/* -------- RTC_IER : (RTC Offset: 0x20) Interrupt Enable Register -------- */</span>
<a name="l05539"></a><a class="code" href="group___a_t91_s_a_m9_g15___r_t_c.html#ga86168c9c1979b7e231641814d6b97f24">05539</a> <span class="preprocessor">#define RTC_IER_ACKEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (RTC_IER) Acknowledge Update Interrupt Enable */</span>
<a name="l05540"></a><a class="code" href="group___a_t91_s_a_m9_g15___r_t_c.html#gab5e79a8e9a47f7307c7fa490bf861916">05540</a> <span class="preprocessor">#define RTC_IER_ALREN (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (RTC_IER) Alarm Interrupt Enable */</span>
<a name="l05541"></a><a class="code" href="group___a_t91_s_a_m9_g15___r_t_c.html#ga88a9faa0997c741fb9d180f988ac61f8">05541</a> <span class="preprocessor">#define RTC_IER_SECEN (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (RTC_IER) Second Event Interrupt Enable */</span>
<a name="l05542"></a><a class="code" href="group___a_t91_s_a_m9_g15___r_t_c.html#ga15d5afdac63669213ed498efee07dc5d">05542</a> <span class="preprocessor">#define RTC_IER_TIMEN (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (RTC_IER) Time Event Interrupt Enable */</span>
<a name="l05543"></a><a class="code" href="group___a_t91_s_a_m9_g15___r_t_c.html#ga76390e4645e6cb7722d270037eb43882">05543</a> <span class="preprocessor">#define RTC_IER_CALEN (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (RTC_IER) Calendar Event Interrupt Enable */</span>
<a name="l05544"></a>05544 <span class="comment">/* -------- RTC_IDR : (RTC Offset: 0x24) Interrupt Disable Register -------- */</span>
<a name="l05545"></a><a class="code" href="group___a_t91_s_a_m9_g15___r_t_c.html#ga48c74c1acebe989b6d870a559f9c0e51">05545</a> <span class="preprocessor">#define RTC_IDR_ACKDIS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (RTC_IDR) Acknowledge Update Interrupt Disable */</span>
<a name="l05546"></a><a class="code" href="group___a_t91_s_a_m9_g15___r_t_c.html#gaee81c1d787a72637aa0c0bc616b00949">05546</a> <span class="preprocessor">#define RTC_IDR_ALRDIS (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (RTC_IDR) Alarm Interrupt Disable */</span>
<a name="l05547"></a><a class="code" href="group___a_t91_s_a_m9_g15___r_t_c.html#ga8bcce27e52e30cc70994e3c12a3e5080">05547</a> <span class="preprocessor">#define RTC_IDR_SECDIS (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (RTC_IDR) Second Event Interrupt Disable */</span>
<a name="l05548"></a><a class="code" href="group___a_t91_s_a_m9_g15___r_t_c.html#ga966661422c839d007d53d11ac88a59ec">05548</a> <span class="preprocessor">#define RTC_IDR_TIMDIS (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (RTC_IDR) Time Event Interrupt Disable */</span>
<a name="l05549"></a><a class="code" href="group___a_t91_s_a_m9_g15___r_t_c.html#gabd97761ebacd2524fe6a72c3eb8a5a16">05549</a> <span class="preprocessor">#define RTC_IDR_CALDIS (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (RTC_IDR) Calendar Event Interrupt Disable */</span>
<a name="l05550"></a>05550 <span class="comment">/* -------- RTC_IMR : (RTC Offset: 0x28) Interrupt Mask Register -------- */</span>
<a name="l05551"></a><a class="code" href="group___a_t91_s_a_m9_g15___r_t_c.html#gaa52153d9ab99967b471af2d014598e68">05551</a> <span class="preprocessor">#define RTC_IMR_ACK (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (RTC_IMR) Acknowledge Update Interrupt Mask */</span>
<a name="l05552"></a><a class="code" href="group___a_t91_s_a_m9_g15___r_t_c.html#gaf50610689da937fdbc076ddb4315e32f">05552</a> <span class="preprocessor">#define RTC_IMR_ALR (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (RTC_IMR) Alarm Interrupt Mask */</span>
<a name="l05553"></a><a class="code" href="group___a_t91_s_a_m9_g15___r_t_c.html#ga7d28b526c38c8e69d6fc91aa3b5ec1dd">05553</a> <span class="preprocessor">#define RTC_IMR_SEC (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (RTC_IMR) Second Event Interrupt Mask */</span>
<a name="l05554"></a><a class="code" href="group___a_t91_s_a_m9_g15___r_t_c.html#ga8c5c649b651d0f45f83dd61c9bcac6b0">05554</a> <span class="preprocessor">#define RTC_IMR_TIM (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (RTC_IMR) Time Event Interrupt Mask */</span>
<a name="l05555"></a><a class="code" href="group___a_t91_s_a_m9_g15___r_t_c.html#ga153b89c96464f728d45aa03ea11098ec">05555</a> <span class="preprocessor">#define RTC_IMR_CAL (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (RTC_IMR) Calendar Event Interrupt Mask */</span>
<a name="l05556"></a>05556 <span class="comment">/* -------- RTC_VER : (RTC Offset: 0x2C) Valid Entry Register -------- */</span>
<a name="l05557"></a><a class="code" href="group___a_t91_s_a_m9_g15___r_t_c.html#gacb0c8fee42527edbadd8cd69ae670df3">05557</a> <span class="preprocessor">#define RTC_VER_NVTIM (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (RTC_VER) Non-valid Time */</span>
<a name="l05558"></a><a class="code" href="group___a_t91_s_a_m9_g15___r_t_c.html#ga3122f0145e2280b4335f63ef6ad5e9d0">05558</a> <span class="preprocessor">#define RTC_VER_NVCAL (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (RTC_VER) Non-valid Calendar */</span>
<a name="l05559"></a><a class="code" href="group___a_t91_s_a_m9_g15___r_t_c.html#gaa285a002b0fa4323013522d2d9a53ac8">05559</a> <span class="preprocessor">#define RTC_VER_NVTIMALR (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (RTC_VER) Non-valid Time Alarm */</span>
<a name="l05560"></a><a class="code" href="group___a_t91_s_a_m9_g15___r_t_c.html#ga45f188161416910bd42661a97a8cdecf">05560</a> <span class="preprocessor">#define RTC_VER_NVCALALR (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (RTC_VER) Non-valid Calendar Alarm */</span>
<a name="l05561"></a>05561 <span class="comment"></span>
<a name="l05562"></a>05562 <span class="comment">/*@}*/</span>
<a name="l05563"></a>05563 
<a name="l05564"></a>05564 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l05565"></a>05565 <span class="comment">/**  SOFTWARE API DEFINITION FOR Shutdown Controller */</span>
<a name="l05566"></a>05566 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l05567"></a>05567 <span class="comment">/** \addtogroup AT91SAM9G15_SHDWC Shutdown Controller */</span><span class="comment"></span>
<a name="l05568"></a>05568 <span class="comment">/*@{*/</span>
<a name="l05569"></a>05569 
<a name="l05570"></a>05570 <span class="preprocessor">#ifndef __ASSEMBLY__</span>
<a name="l05571"></a>05571 <span class="preprocessor"></span><span class="comment">/** \brief Shdwc hardware registers */</span>
<a name="l05572"></a><a class="code" href="struct_shdwc.html">05572</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l05573"></a><a class="code" href="struct_shdwc.html#aa0136c641a413cca58009278f30ff56f">05573</a>   WoReg SHDW_CR; <span class="comment">/**&lt; \brief (Shdwc Offset: 0x00) Shutdown Control Register */</span>
<a name="l05574"></a><a class="code" href="struct_shdwc.html#ac5df5eb7cd769a52b5bef5f1636173e3">05574</a>   RwReg SHDW_MR; <span class="comment">/**&lt; \brief (Shdwc Offset: 0x04) Shutdown Mode Register */</span>
<a name="l05575"></a><a class="code" href="struct_shdwc.html#aa3fb33c2cd8053c6ef78bcb224deec44">05575</a>   RoReg SHDW_SR; <span class="comment">/**&lt; \brief (Shdwc Offset: 0x08) Shutdown Status Register */</span>
<a name="l05576"></a>05576 } <a class="code" href="struct_shdwc.html" title="Shdwc hardware registers.">Shdwc</a>;
<a name="l05577"></a>05577 <span class="preprocessor">#endif </span><span class="comment">/* __ASSEMBLY__ */</span>
<a name="l05578"></a>05578 <span class="comment">/* -------- SHDW_CR : (SHDWC Offset: 0x00) Shutdown Control Register -------- */</span>
<a name="l05579"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_h_d_w_c.html#ga4c8df5b64e965f6a864010c82d715a6f">05579</a> <span class="preprocessor">#define SHDW_CR_SHDW (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SHDW_CR) Shutdown Command */</span>
<a name="l05580"></a>05580 <span class="preprocessor">#define SHDW_CR_KEY_Pos 24</span>
<a name="l05581"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_h_d_w_c.html#ga883ee53a91d3491cb810140d9e89bdd6">05581</a> <span class="preprocessor"></span><span class="preprocessor">#define SHDW_CR_KEY_Msk (0xffu &lt;&lt; SHDW_CR_KEY_Pos) </span><span class="comment">/**&lt; \brief (SHDW_CR) Password */</span>
<a name="l05582"></a>05582 <span class="preprocessor">#define SHDW_CR_KEY(value) ((SHDW_CR_KEY_Msk &amp; ((value) &lt;&lt; SHDW_CR_KEY_Pos)))</span>
<a name="l05583"></a>05583 <span class="preprocessor"></span><span class="comment">/* -------- SHDW_MR : (SHDWC Offset: 0x04) Shutdown Mode Register -------- */</span>
<a name="l05584"></a>05584 <span class="preprocessor">#define SHDW_MR_WKMODE0_Pos 0</span>
<a name="l05585"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_h_d_w_c.html#gad152de9f0def37423a0367a1593a1320">05585</a> <span class="preprocessor"></span><span class="preprocessor">#define SHDW_MR_WKMODE0_Msk (0x3u &lt;&lt; SHDW_MR_WKMODE0_Pos) </span><span class="comment">/**&lt; \brief (SHDW_MR) Wake-up Mode 0 */</span>
<a name="l05586"></a>05586 <span class="preprocessor">#define SHDW_MR_WKMODE0(value) ((SHDW_MR_WKMODE0_Msk &amp; ((value) &lt;&lt; SHDW_MR_WKMODE0_Pos)))</span>
<a name="l05587"></a>05587 <span class="preprocessor"></span><span class="preprocessor">#define SHDW_MR_CPTWK0_Pos 4</span>
<a name="l05588"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_h_d_w_c.html#ga9e5b1326b4fc5f0a72f42e8c76716f7e">05588</a> <span class="preprocessor"></span><span class="preprocessor">#define SHDW_MR_CPTWK0_Msk (0xfu &lt;&lt; SHDW_MR_CPTWK0_Pos) </span><span class="comment">/**&lt; \brief (SHDW_MR) Counter on Wake-up 0 */</span>
<a name="l05589"></a>05589 <span class="preprocessor">#define SHDW_MR_CPTWK0(value) ((SHDW_MR_CPTWK0_Msk &amp; ((value) &lt;&lt; SHDW_MR_CPTWK0_Pos)))</span>
<a name="l05590"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_h_d_w_c.html#ga151f3c941158d62d72e89b7a61675d74">05590</a> <span class="preprocessor"></span><span class="preprocessor">#define SHDW_MR_RTCWKEN (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (SHDW_MR) Real-time Clock Wake-up Enable */</span>
<a name="l05591"></a>05591 <span class="comment">/* -------- SHDW_SR : (SHDWC Offset: 0x08) Shutdown Status Register -------- */</span>
<a name="l05592"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_h_d_w_c.html#gae2e3737369c9bd35804a208d660e68f8">05592</a> <span class="preprocessor">#define SHDW_SR_WAKEUP0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SHDW_SR) Wake-up 0 Status */</span>
<a name="l05593"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_h_d_w_c.html#ga24eb4aabc4b47fd37723ad1527bb30fc">05593</a> <span class="preprocessor">#define SHDW_SR_RTCWK (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (SHDW_SR) Real-time Clock Wake-up */</span>
<a name="l05594"></a>05594 <span class="comment"></span>
<a name="l05595"></a>05595 <span class="comment">/*@}*/</span>
<a name="l05596"></a>05596 
<a name="l05597"></a>05597 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l05598"></a>05598 <span class="comment">/**  SOFTWARE API DEFINITION FOR Static Memory Controller */</span>
<a name="l05599"></a>05599 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l05600"></a>05600 <span class="comment">/** \addtogroup AT91SAM9G15_SMC Static Memory Controller */</span><span class="comment"></span>
<a name="l05601"></a>05601 <span class="comment">/*@{*/</span>
<a name="l05602"></a>05602 
<a name="l05603"></a>05603 <span class="preprocessor">#ifndef __ASSEMBLY__</span>
<a name="l05604"></a>05604 <span class="preprocessor"></span><span class="comment">/** \brief SmcCs_number hardware registers */</span>
<a name="l05605"></a><a class="code" href="struct_smc_cs__number.html">05605</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l05606"></a><a class="code" href="struct_smc_cs__number.html#a4e7ff3840562573c4f18281c010ac306">05606</a>   RwReg         SMC_SETUP;        <span class="comment">/**&lt; \brief (SmcCs_number Offset: 0x0) SMC Setup Register */</span>
<a name="l05607"></a><a class="code" href="struct_smc_cs__number.html#ad61bbae114f893fedaaafe0d7efc3b2b">05607</a>   RwReg         SMC_PULSE;        <span class="comment">/**&lt; \brief (SmcCs_number Offset: 0x4) SMC Pulse Register */</span>
<a name="l05608"></a><a class="code" href="struct_smc_cs__number.html#af9d5c27bbe663a37bcb6de33d429fb34">05608</a>   RwReg         SMC_CYCLE;        <span class="comment">/**&lt; \brief (SmcCs_number Offset: 0x8) SMC Cycle Register */</span>
<a name="l05609"></a><a class="code" href="struct_smc_cs__number.html#a57d808ef288b440ce827e1be00121e46">05609</a>   RwReg         SMC_MODE;         <span class="comment">/**&lt; \brief (SmcCs_number Offset: 0xC) SMC Mode Register */</span>
<a name="l05610"></a>05610 } <a class="code" href="struct_smc_cs__number.html" title="SmcCs_number hardware registers.">SmcCs_number</a>;<span class="comment"></span>
<a name="l05611"></a>05611 <span class="comment">/** \brief Smc hardware registers */</span>
<a name="l05612"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_m_c.html#ga365537e223971275e3101dcdac64ace2">05612</a> <span class="preprocessor">#define SMCCS_NUMBER_NUMBER 6</span>
<a name="l05613"></a><a class="code" href="struct_smc.html">05613</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l05614"></a><a class="code" href="struct_smc.html#a1cd9dee81e56d86f363f637e02aca848">05614</a>   <a class="code" href="struct_smc_cs__number.html" title="SmcCs_number hardware registers.">SmcCs_number</a>  SMC_CS_NUMBER[SMCCS_NUMBER_NUMBER]; <span class="comment">/**&lt; \brief (Smc Offset: 0x0) CS_number = 0 .. 5 */</span>
<a name="l05615"></a>05615   RoReg         Reserved1[24];
<a name="l05616"></a><a class="code" href="struct_smc.html#ae5d6c589dd9672262bb54739020b3165">05616</a>   RwReg         SMC_DELAY1;       <span class="comment">/**&lt; \brief (Smc Offset: 0xC0) SMC Delay on I/O */</span>
<a name="l05617"></a><a class="code" href="struct_smc.html#a64db8df3e4e0c1339e587329712b0a36">05617</a>   RwReg         SMC_DELAY2;       <span class="comment">/**&lt; \brief (Smc Offset: 0xC4) SMC Delay on I/O */</span>
<a name="l05618"></a><a class="code" href="struct_smc.html#a3677eead336ccc4a7a844951cc5deb54">05618</a>   RwReg         SMC_DELAY3;       <span class="comment">/**&lt; \brief (Smc Offset: 0xC8) SMC Delay on I/O */</span>
<a name="l05619"></a><a class="code" href="struct_smc.html#a0aa0c0d42a46499d76d2501fbe6b6ec4">05619</a>   RwReg         SMC_DELAY4;       <span class="comment">/**&lt; \brief (Smc Offset: 0xCC) SMC Delay on I/O */</span>
<a name="l05620"></a><a class="code" href="struct_smc.html#a1f7c98e9f07f0d42deed8d9ad68ae9c1">05620</a>   RwReg         SMC_DELAY5;       <span class="comment">/**&lt; \brief (Smc Offset: 0xD0) SMC Delay on I/O */</span>
<a name="l05621"></a><a class="code" href="struct_smc.html#abcbd66bc1adc6e3bbca5121f661b23f3">05621</a>   RwReg         SMC_DELAY6;       <span class="comment">/**&lt; \brief (Smc Offset: 0xD4) SMC Delay on I/O */</span>
<a name="l05622"></a><a class="code" href="struct_smc.html#a0735b1b8a85d0ece5ae79903726f36de">05622</a>   RwReg         SMC_DELAY7;       <span class="comment">/**&lt; \brief (Smc Offset: 0xD8) SMC Delay on I/O */</span>
<a name="l05623"></a><a class="code" href="struct_smc.html#a9ee77951f99e60527213046e3f24e4b6">05623</a>   RwReg         SMC_DELAY8;       <span class="comment">/**&lt; \brief (Smc Offset: 0xDC) SMC Delay on I/O */</span>
<a name="l05624"></a>05624   RoReg         Reserved2[1];
<a name="l05625"></a><a class="code" href="struct_smc.html#afaa544e5b21f76594d11e053859239ab">05625</a>   RwReg         SMC_WPMR;         <span class="comment">/**&lt; \brief (Smc Offset: 0xE4) SMC Write Protect Mode Register */</span>
<a name="l05626"></a><a class="code" href="struct_smc.html#aa1a58fb850872edd13fba02ede3face3">05626</a>   RoReg         SMC_WPSR;         <span class="comment">/**&lt; \brief (Smc Offset: 0xE8) SMC Write Protect Status Register */</span>
<a name="l05627"></a>05627 } <a class="code" href="struct_smc.html">Smc</a>;
<a name="l05628"></a>05628 <span class="preprocessor">#endif </span><span class="comment">/* __ASSEMBLY__ */</span>
<a name="l05629"></a>05629 <span class="comment">/* -------- SMC_SETUP : (SMC Offset: N/A) SMC Setup Register -------- */</span>
<a name="l05630"></a>05630 <span class="preprocessor">#define SMC_SETUP_NWE_SETUP_Pos 0</span>
<a name="l05631"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_m_c.html#gac131254167a70e2494337a8b77dc9725">05631</a> <span class="preprocessor"></span><span class="preprocessor">#define SMC_SETUP_NWE_SETUP_Msk (0x3fu &lt;&lt; SMC_SETUP_NWE_SETUP_Pos) </span><span class="comment">/**&lt; \brief (SMC_SETUP) NWE Setup Length */</span>
<a name="l05632"></a>05632 <span class="preprocessor">#define SMC_SETUP_NWE_SETUP(value) ((SMC_SETUP_NWE_SETUP_Msk &amp; ((value) &lt;&lt; SMC_SETUP_NWE_SETUP_Pos)))</span>
<a name="l05633"></a>05633 <span class="preprocessor"></span><span class="preprocessor">#define SMC_SETUP_NCS_WR_SETUP_Pos 8</span>
<a name="l05634"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_m_c.html#gaad063fa0983304b1c2316f2f63cdc9a4">05634</a> <span class="preprocessor"></span><span class="preprocessor">#define SMC_SETUP_NCS_WR_SETUP_Msk (0x3fu &lt;&lt; SMC_SETUP_NCS_WR_SETUP_Pos) </span><span class="comment">/**&lt; \brief (SMC_SETUP) NCS Setup Length in WRITE Access */</span>
<a name="l05635"></a>05635 <span class="preprocessor">#define SMC_SETUP_NCS_WR_SETUP(value) ((SMC_SETUP_NCS_WR_SETUP_Msk &amp; ((value) &lt;&lt; SMC_SETUP_NCS_WR_SETUP_Pos)))</span>
<a name="l05636"></a>05636 <span class="preprocessor"></span><span class="preprocessor">#define SMC_SETUP_NRD_SETUP_Pos 16</span>
<a name="l05637"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_m_c.html#ga8e6d741a34c2d745b3d94464d7a5db31">05637</a> <span class="preprocessor"></span><span class="preprocessor">#define SMC_SETUP_NRD_SETUP_Msk (0x3fu &lt;&lt; SMC_SETUP_NRD_SETUP_Pos) </span><span class="comment">/**&lt; \brief (SMC_SETUP) NRD Setup Length */</span>
<a name="l05638"></a>05638 <span class="preprocessor">#define SMC_SETUP_NRD_SETUP(value) ((SMC_SETUP_NRD_SETUP_Msk &amp; ((value) &lt;&lt; SMC_SETUP_NRD_SETUP_Pos)))</span>
<a name="l05639"></a>05639 <span class="preprocessor"></span><span class="preprocessor">#define SMC_SETUP_NCS_RD_SETUP_Pos 24</span>
<a name="l05640"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_m_c.html#gab562506f5d90ea9051fb2dd416aaec9d">05640</a> <span class="preprocessor"></span><span class="preprocessor">#define SMC_SETUP_NCS_RD_SETUP_Msk (0x3fu &lt;&lt; SMC_SETUP_NCS_RD_SETUP_Pos) </span><span class="comment">/**&lt; \brief (SMC_SETUP) NCS Setup Length in READ Access */</span>
<a name="l05641"></a>05641 <span class="preprocessor">#define SMC_SETUP_NCS_RD_SETUP(value) ((SMC_SETUP_NCS_RD_SETUP_Msk &amp; ((value) &lt;&lt; SMC_SETUP_NCS_RD_SETUP_Pos)))</span>
<a name="l05642"></a>05642 <span class="preprocessor"></span><span class="comment">/* -------- SMC_PULSE : (SMC Offset: N/A) SMC Pulse Register -------- */</span>
<a name="l05643"></a>05643 <span class="preprocessor">#define SMC_PULSE_NWE_PULSE_Pos 0</span>
<a name="l05644"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_m_c.html#ga6caeceb6c5fe819ca5d1cd284d7bb256">05644</a> <span class="preprocessor"></span><span class="preprocessor">#define SMC_PULSE_NWE_PULSE_Msk (0x7fu &lt;&lt; SMC_PULSE_NWE_PULSE_Pos) </span><span class="comment">/**&lt; \brief (SMC_PULSE) NWE Pulse Length */</span>
<a name="l05645"></a>05645 <span class="preprocessor">#define SMC_PULSE_NWE_PULSE(value) ((SMC_PULSE_NWE_PULSE_Msk &amp; ((value) &lt;&lt; SMC_PULSE_NWE_PULSE_Pos)))</span>
<a name="l05646"></a>05646 <span class="preprocessor"></span><span class="preprocessor">#define SMC_PULSE_NCS_WR_PULSE_Pos 8</span>
<a name="l05647"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_m_c.html#ga189b41152e2517b5004c50dcdfa973c7">05647</a> <span class="preprocessor"></span><span class="preprocessor">#define SMC_PULSE_NCS_WR_PULSE_Msk (0x7fu &lt;&lt; SMC_PULSE_NCS_WR_PULSE_Pos) </span><span class="comment">/**&lt; \brief (SMC_PULSE) NCS Pulse Length in WRITE Access */</span>
<a name="l05648"></a>05648 <span class="preprocessor">#define SMC_PULSE_NCS_WR_PULSE(value) ((SMC_PULSE_NCS_WR_PULSE_Msk &amp; ((value) &lt;&lt; SMC_PULSE_NCS_WR_PULSE_Pos)))</span>
<a name="l05649"></a>05649 <span class="preprocessor"></span><span class="preprocessor">#define SMC_PULSE_NRD_PULSE_Pos 16</span>
<a name="l05650"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_m_c.html#ga5077a6b2ed446d9bd1e525c8dc7392e4">05650</a> <span class="preprocessor"></span><span class="preprocessor">#define SMC_PULSE_NRD_PULSE_Msk (0x7fu &lt;&lt; SMC_PULSE_NRD_PULSE_Pos) </span><span class="comment">/**&lt; \brief (SMC_PULSE) NRD Pulse Length */</span>
<a name="l05651"></a>05651 <span class="preprocessor">#define SMC_PULSE_NRD_PULSE(value) ((SMC_PULSE_NRD_PULSE_Msk &amp; ((value) &lt;&lt; SMC_PULSE_NRD_PULSE_Pos)))</span>
<a name="l05652"></a>05652 <span class="preprocessor"></span><span class="preprocessor">#define SMC_PULSE_NCS_RD_PULSE_Pos 24</span>
<a name="l05653"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_m_c.html#ga8d696728827a40cabdf29500a713a393">05653</a> <span class="preprocessor"></span><span class="preprocessor">#define SMC_PULSE_NCS_RD_PULSE_Msk (0x7fu &lt;&lt; SMC_PULSE_NCS_RD_PULSE_Pos) </span><span class="comment">/**&lt; \brief (SMC_PULSE) NCS Pulse Length in READ Access */</span>
<a name="l05654"></a>05654 <span class="preprocessor">#define SMC_PULSE_NCS_RD_PULSE(value) ((SMC_PULSE_NCS_RD_PULSE_Msk &amp; ((value) &lt;&lt; SMC_PULSE_NCS_RD_PULSE_Pos)))</span>
<a name="l05655"></a>05655 <span class="preprocessor"></span><span class="comment">/* -------- SMC_CYCLE : (SMC Offset: N/A) SMC Cycle Register -------- */</span>
<a name="l05656"></a>05656 <span class="preprocessor">#define SMC_CYCLE_NWE_CYCLE_Pos 0</span>
<a name="l05657"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_m_c.html#gac10d9b2c221d21130195d4a9f26d66d9">05657</a> <span class="preprocessor"></span><span class="preprocessor">#define SMC_CYCLE_NWE_CYCLE_Msk (0x1ffu &lt;&lt; SMC_CYCLE_NWE_CYCLE_Pos) </span><span class="comment">/**&lt; \brief (SMC_CYCLE) Total Write Cycle Length */</span>
<a name="l05658"></a>05658 <span class="preprocessor">#define SMC_CYCLE_NWE_CYCLE(value) ((SMC_CYCLE_NWE_CYCLE_Msk &amp; ((value) &lt;&lt; SMC_CYCLE_NWE_CYCLE_Pos)))</span>
<a name="l05659"></a>05659 <span class="preprocessor"></span><span class="preprocessor">#define SMC_CYCLE_NRD_CYCLE_Pos 16</span>
<a name="l05660"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_m_c.html#ga750023db900bacef984343867f2d29d0">05660</a> <span class="preprocessor"></span><span class="preprocessor">#define SMC_CYCLE_NRD_CYCLE_Msk (0x1ffu &lt;&lt; SMC_CYCLE_NRD_CYCLE_Pos) </span><span class="comment">/**&lt; \brief (SMC_CYCLE) Total Read Cycle Length */</span>
<a name="l05661"></a>05661 <span class="preprocessor">#define SMC_CYCLE_NRD_CYCLE(value) ((SMC_CYCLE_NRD_CYCLE_Msk &amp; ((value) &lt;&lt; SMC_CYCLE_NRD_CYCLE_Pos)))</span>
<a name="l05662"></a>05662 <span class="preprocessor"></span><span class="comment">/* -------- SMC_MODE : (SMC Offset: N/A) SMC Mode Register -------- */</span>
<a name="l05663"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_m_c.html#ga9e8fd115f70eb14517933967763c259f">05663</a> <span class="preprocessor">#define SMC_MODE_READ_MODE (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SMC_MODE)  */</span>
<a name="l05664"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_m_c.html#gaa20e11672c3c90ffcc3799675b5b9b31">05664</a> <span class="preprocessor">#define SMC_MODE_WRITE_MODE (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (SMC_MODE)  */</span>
<a name="l05665"></a>05665 <span class="preprocessor">#define SMC_MODE_EXNW_MODE_Pos 4</span>
<a name="l05666"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_m_c.html#ga7c7c32b5e19975d3893aef24e38f628f">05666</a> <span class="preprocessor"></span><span class="preprocessor">#define SMC_MODE_EXNW_MODE_Msk (0x3u &lt;&lt; SMC_MODE_EXNW_MODE_Pos) </span><span class="comment">/**&lt; \brief (SMC_MODE) NWAIT Mode */</span>
<a name="l05667"></a>05667 <span class="preprocessor">#define SMC_MODE_EXNW_MODE(value) ((SMC_MODE_EXNW_MODE_Msk &amp; ((value) &lt;&lt; SMC_MODE_EXNW_MODE_Pos)))</span>
<a name="l05668"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_m_c.html#gaab253311f66d589235dae139fd09060d">05668</a> <span class="preprocessor"></span><span class="preprocessor">#define SMC_MODE_BAT (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SMC_MODE) Byte Access Type */</span>
<a name="l05669"></a>05669 <span class="preprocessor">#define SMC_MODE_DBW_Pos 12</span>
<a name="l05670"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_m_c.html#ga933c7498628dd5b2092507e6729c3fd6">05670</a> <span class="preprocessor"></span><span class="preprocessor">#define SMC_MODE_DBW_Msk (0x3u &lt;&lt; SMC_MODE_DBW_Pos) </span><span class="comment">/**&lt; \brief (SMC_MODE) Data Bus Width */</span>
<a name="l05671"></a>05671 <span class="preprocessor">#define SMC_MODE_DBW(value) ((SMC_MODE_DBW_Msk &amp; ((value) &lt;&lt; SMC_MODE_DBW_Pos)))</span>
<a name="l05672"></a>05672 <span class="preprocessor"></span><span class="preprocessor">#define SMC_MODE_TDF_CYCLES_Pos 16</span>
<a name="l05673"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_m_c.html#ga04c5771bee1a8180e38064aab29e2b38">05673</a> <span class="preprocessor"></span><span class="preprocessor">#define SMC_MODE_TDF_CYCLES_Msk (0xfu &lt;&lt; SMC_MODE_TDF_CYCLES_Pos) </span><span class="comment">/**&lt; \brief (SMC_MODE) Data Float Time */</span>
<a name="l05674"></a>05674 <span class="preprocessor">#define SMC_MODE_TDF_CYCLES(value) ((SMC_MODE_TDF_CYCLES_Msk &amp; ((value) &lt;&lt; SMC_MODE_TDF_CYCLES_Pos)))</span>
<a name="l05675"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_m_c.html#gaca493ab588f5b120ea493c4f497a91d8">05675</a> <span class="preprocessor"></span><span class="preprocessor">#define SMC_MODE_TDF_MODE (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (SMC_MODE) TDF Optimization */</span>
<a name="l05676"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_m_c.html#ga10f47505f64422dae4842abb6c46a781">05676</a> <span class="preprocessor">#define SMC_MODE_PMEN (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (SMC_MODE) Page Mode Enabled */</span>
<a name="l05677"></a>05677 <span class="preprocessor">#define SMC_MODE_PS_Pos 28</span>
<a name="l05678"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_m_c.html#ga9c9390bf5d82526837feb6d947968a65">05678</a> <span class="preprocessor"></span><span class="preprocessor">#define SMC_MODE_PS_Msk (0x3u &lt;&lt; SMC_MODE_PS_Pos) </span><span class="comment">/**&lt; \brief (SMC_MODE) Page Size */</span>
<a name="l05679"></a>05679 <span class="preprocessor">#define SMC_MODE_PS(value) ((SMC_MODE_PS_Msk &amp; ((value) &lt;&lt; SMC_MODE_PS_Pos)))</span>
<a name="l05680"></a>05680 <span class="preprocessor"></span><span class="comment">/* -------- SMC_DELAY1 : (SMC Offset: 0xC0) SMC Delay on I/O -------- */</span>
<a name="l05681"></a>05681 <span class="preprocessor">#define SMC_DELAY1_Delay1_Pos 0</span>
<a name="l05682"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_m_c.html#gace096e0d8acb4777e3004126d9d08f61">05682</a> <span class="preprocessor"></span><span class="preprocessor">#define SMC_DELAY1_Delay1_Msk (0xfu &lt;&lt; SMC_DELAY1_Delay1_Pos) </span><span class="comment">/**&lt; \brief (SMC_DELAY1)  */</span>
<a name="l05683"></a>05683 <span class="preprocessor">#define SMC_DELAY1_Delay1(value) ((SMC_DELAY1_Delay1_Msk &amp; ((value) &lt;&lt; SMC_DELAY1_Delay1_Pos)))</span>
<a name="l05684"></a>05684 <span class="preprocessor"></span><span class="preprocessor">#define SMC_DELAY1_Delay2_Pos 4</span>
<a name="l05685"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_m_c.html#gad433e3e1e366c4f89a1086d29867e3e5">05685</a> <span class="preprocessor"></span><span class="preprocessor">#define SMC_DELAY1_Delay2_Msk (0xfu &lt;&lt; SMC_DELAY1_Delay2_Pos) </span><span class="comment">/**&lt; \brief (SMC_DELAY1)  */</span>
<a name="l05686"></a>05686 <span class="preprocessor">#define SMC_DELAY1_Delay2(value) ((SMC_DELAY1_Delay2_Msk &amp; ((value) &lt;&lt; SMC_DELAY1_Delay2_Pos)))</span>
<a name="l05687"></a>05687 <span class="preprocessor"></span><span class="preprocessor">#define SMC_DELAY1_Delay3_Pos 8</span>
<a name="l05688"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_m_c.html#ga142af479e666476ab11828e93a617300">05688</a> <span class="preprocessor"></span><span class="preprocessor">#define SMC_DELAY1_Delay3_Msk (0xfu &lt;&lt; SMC_DELAY1_Delay3_Pos) </span><span class="comment">/**&lt; \brief (SMC_DELAY1)  */</span>
<a name="l05689"></a>05689 <span class="preprocessor">#define SMC_DELAY1_Delay3(value) ((SMC_DELAY1_Delay3_Msk &amp; ((value) &lt;&lt; SMC_DELAY1_Delay3_Pos)))</span>
<a name="l05690"></a>05690 <span class="preprocessor"></span><span class="preprocessor">#define SMC_DELAY1_Delay4_Pos 12</span>
<a name="l05691"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_m_c.html#gaa6ade8ae54d37ebd726d4ab4d36cabb5">05691</a> <span class="preprocessor"></span><span class="preprocessor">#define SMC_DELAY1_Delay4_Msk (0xfu &lt;&lt; SMC_DELAY1_Delay4_Pos) </span><span class="comment">/**&lt; \brief (SMC_DELAY1)  */</span>
<a name="l05692"></a>05692 <span class="preprocessor">#define SMC_DELAY1_Delay4(value) ((SMC_DELAY1_Delay4_Msk &amp; ((value) &lt;&lt; SMC_DELAY1_Delay4_Pos)))</span>
<a name="l05693"></a>05693 <span class="preprocessor"></span><span class="preprocessor">#define SMC_DELAY1_Delay5_Pos 16</span>
<a name="l05694"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_m_c.html#ga0acfd30704b5bec5b9c652cd620b2764">05694</a> <span class="preprocessor"></span><span class="preprocessor">#define SMC_DELAY1_Delay5_Msk (0xfu &lt;&lt; SMC_DELAY1_Delay5_Pos) </span><span class="comment">/**&lt; \brief (SMC_DELAY1)  */</span>
<a name="l05695"></a>05695 <span class="preprocessor">#define SMC_DELAY1_Delay5(value) ((SMC_DELAY1_Delay5_Msk &amp; ((value) &lt;&lt; SMC_DELAY1_Delay5_Pos)))</span>
<a name="l05696"></a>05696 <span class="preprocessor"></span><span class="preprocessor">#define SMC_DELAY1_Delay6_Pos 20</span>
<a name="l05697"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_m_c.html#ga15b64d673d89ef459999f2856164fa34">05697</a> <span class="preprocessor"></span><span class="preprocessor">#define SMC_DELAY1_Delay6_Msk (0xfu &lt;&lt; SMC_DELAY1_Delay6_Pos) </span><span class="comment">/**&lt; \brief (SMC_DELAY1)  */</span>
<a name="l05698"></a>05698 <span class="preprocessor">#define SMC_DELAY1_Delay6(value) ((SMC_DELAY1_Delay6_Msk &amp; ((value) &lt;&lt; SMC_DELAY1_Delay6_Pos)))</span>
<a name="l05699"></a>05699 <span class="preprocessor"></span><span class="preprocessor">#define SMC_DELAY1_Delay7_Pos 24</span>
<a name="l05700"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_m_c.html#gae8987c7f3b89a648d42109b12ece6929">05700</a> <span class="preprocessor"></span><span class="preprocessor">#define SMC_DELAY1_Delay7_Msk (0xfu &lt;&lt; SMC_DELAY1_Delay7_Pos) </span><span class="comment">/**&lt; \brief (SMC_DELAY1)  */</span>
<a name="l05701"></a>05701 <span class="preprocessor">#define SMC_DELAY1_Delay7(value) ((SMC_DELAY1_Delay7_Msk &amp; ((value) &lt;&lt; SMC_DELAY1_Delay7_Pos)))</span>
<a name="l05702"></a>05702 <span class="preprocessor"></span><span class="preprocessor">#define SMC_DELAY1_Delay8_Pos 28</span>
<a name="l05703"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_m_c.html#gaa7193cafba347290e85097587cbec677">05703</a> <span class="preprocessor"></span><span class="preprocessor">#define SMC_DELAY1_Delay8_Msk (0xfu &lt;&lt; SMC_DELAY1_Delay8_Pos) </span><span class="comment">/**&lt; \brief (SMC_DELAY1)  */</span>
<a name="l05704"></a>05704 <span class="preprocessor">#define SMC_DELAY1_Delay8(value) ((SMC_DELAY1_Delay8_Msk &amp; ((value) &lt;&lt; SMC_DELAY1_Delay8_Pos)))</span>
<a name="l05705"></a>05705 <span class="preprocessor"></span><span class="comment">/* -------- SMC_DELAY2 : (SMC Offset: 0xC4) SMC Delay on I/O -------- */</span>
<a name="l05706"></a>05706 <span class="comment">/* -------- SMC_DELAY3 : (SMC Offset: 0xC8) SMC Delay on I/O -------- */</span>
<a name="l05707"></a>05707 <span class="comment">/* -------- SMC_DELAY4 : (SMC Offset: 0xCC) SMC Delay on I/O -------- */</span>
<a name="l05708"></a>05708 <span class="comment">/* -------- SMC_DELAY5 : (SMC Offset: 0xD0) SMC Delay on I/O -------- */</span>
<a name="l05709"></a>05709 <span class="comment">/* -------- SMC_DELAY6 : (SMC Offset: 0xD4) SMC Delay on I/O -------- */</span>
<a name="l05710"></a>05710 <span class="comment">/* -------- SMC_DELAY7 : (SMC Offset: 0xD8) SMC Delay on I/O -------- */</span>
<a name="l05711"></a>05711 <span class="comment">/* -------- SMC_DELAY8 : (SMC Offset: 0xDC) SMC Delay on I/O -------- */</span>
<a name="l05712"></a>05712 <span class="comment">/* -------- SMC_WPMR : (SMC Offset: 0xE4) SMC Write Protect Mode Register -------- */</span>
<a name="l05713"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_m_c.html#gaa5cb9c18315267563e952a7cd0cd8b42">05713</a> <span class="preprocessor">#define SMC_WPMR_WPEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SMC_WPMR) Write Protect Enable */</span>
<a name="l05714"></a>05714 <span class="preprocessor">#define SMC_WPMR_WPKEY_Pos 8</span>
<a name="l05715"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_m_c.html#ga588e57ce3327f3036091fae414adc054">05715</a> <span class="preprocessor"></span><span class="preprocessor">#define SMC_WPMR_WPKEY_Msk (0xffffffu &lt;&lt; SMC_WPMR_WPKEY_Pos) </span><span class="comment">/**&lt; \brief (SMC_WPMR) Write Protect KEY */</span>
<a name="l05716"></a>05716 <span class="preprocessor">#define SMC_WPMR_WPKEY(value) ((SMC_WPMR_WPKEY_Msk &amp; ((value) &lt;&lt; SMC_WPMR_WPKEY_Pos)))</span>
<a name="l05717"></a>05717 <span class="preprocessor"></span><span class="comment">/* -------- SMC_WPSR : (SMC Offset: 0xE8) SMC Write Protect Status Register -------- */</span>
<a name="l05718"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_m_c.html#ga03b1d62fbf36357cc008315104a140c4">05718</a> <span class="preprocessor">#define SMC_WPSR_WPVS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SMC_WPSR) Write Protect Enable */</span>
<a name="l05719"></a>05719 <span class="preprocessor">#define SMC_WPSR_WPVSRC_Pos 8</span>
<a name="l05720"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_m_c.html#ga48efdac8353b5b525f55005c016e8548">05720</a> <span class="preprocessor"></span><span class="preprocessor">#define SMC_WPSR_WPVSRC_Msk (0xffffu &lt;&lt; SMC_WPSR_WPVSRC_Pos) </span><span class="comment">/**&lt; \brief (SMC_WPSR) Write Protect Violation Source */</span>
<a name="l05721"></a>05721 <span class="comment"></span>
<a name="l05722"></a>05722 <span class="comment">/*@}*/</span>
<a name="l05723"></a>05723 
<a name="l05724"></a>05724 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l05725"></a>05725 <span class="comment">/**  SOFTWARE API DEFINITION FOR Serial Peripheral Interface */</span>
<a name="l05726"></a>05726 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l05727"></a>05727 <span class="comment">/** \addtogroup AT91SAM9G15_SPI Serial Peripheral Interface */</span><span class="comment"></span>
<a name="l05728"></a>05728 <span class="comment">/*@{*/</span>
<a name="l05729"></a>05729 
<a name="l05730"></a>05730 <span class="preprocessor">#ifndef __ASSEMBLY__</span>
<a name="l05731"></a>05731 <span class="preprocessor"></span><span class="comment">/** \brief Spi hardware registers */</span>
<a name="l05732"></a><a class="code" href="struct_spi.html">05732</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l05733"></a><a class="code" href="struct_spi.html#a33afd67999ab9780c43ddc5554f24339">05733</a>   WoReg SPI_CR;        <span class="comment">/**&lt; \brief (Spi Offset: 0x00) Control Register */</span>
<a name="l05734"></a><a class="code" href="struct_spi.html#abbd1f7b8d39b7925c04eb2650643a336">05734</a>   RwReg SPI_MR;        <span class="comment">/**&lt; \brief (Spi Offset: 0x04) Mode Register */</span>
<a name="l05735"></a><a class="code" href="struct_spi.html#ad33d4ea48990c13075466d3a2e7b20ec">05735</a>   RoReg SPI_RDR;       <span class="comment">/**&lt; \brief (Spi Offset: 0x08) Receive Data Register */</span>
<a name="l05736"></a><a class="code" href="struct_spi.html#a5b4d85228f4b448f0f87c05400b498f1">05736</a>   WoReg SPI_TDR;       <span class="comment">/**&lt; \brief (Spi Offset: 0x0C) Transmit Data Register */</span>
<a name="l05737"></a><a class="code" href="struct_spi.html#af82dd3b5169fa132ae6148156091cb50">05737</a>   RoReg SPI_SR;        <span class="comment">/**&lt; \brief (Spi Offset: 0x10) Status Register */</span>
<a name="l05738"></a><a class="code" href="struct_spi.html#ae2dbb8279a678d6f2f3a0e1a0e5deeae">05738</a>   WoReg SPI_IER;       <span class="comment">/**&lt; \brief (Spi Offset: 0x14) Interrupt Enable Register */</span>
<a name="l05739"></a><a class="code" href="struct_spi.html#a95455aa2a1ea3de9b17655ef2ce52d0a">05739</a>   WoReg SPI_IDR;       <span class="comment">/**&lt; \brief (Spi Offset: 0x18) Interrupt Disable Register */</span>
<a name="l05740"></a><a class="code" href="struct_spi.html#aa2ca314316009921c37e12dae6f5fdfe">05740</a>   RoReg SPI_IMR;       <span class="comment">/**&lt; \brief (Spi Offset: 0x1C) Interrupt Mask Register */</span>
<a name="l05741"></a>05741   RoReg Reserved1[4];
<a name="l05742"></a><a class="code" href="struct_spi.html#aa4d8b60401718b185b421a1f0a847f2e">05742</a>   RwReg SPI_CSR[4];    <span class="comment">/**&lt; \brief (Spi Offset: 0x30) Chip Select Register */</span>
<a name="l05743"></a>05743   RoReg Reserved2[41];
<a name="l05744"></a><a class="code" href="struct_spi.html#a92bee9e98ca5c06850242f0c9fa3e3e8">05744</a>   RwReg SPI_WPMR;      <span class="comment">/**&lt; \brief (Spi Offset: 0xE4) Write Protection Control Register */</span>
<a name="l05745"></a><a class="code" href="struct_spi.html#a43712c3c1a37a40deaf5c39a3da2a51c">05745</a>   RoReg SPI_WPSR;      <span class="comment">/**&lt; \brief (Spi Offset: 0xE8) Write Protection Status Register */</span>
<a name="l05746"></a>05746 } <a class="code" href="struct_spi.html" title="Spi hardware registers.">Spi</a>;
<a name="l05747"></a>05747 <span class="preprocessor">#endif </span><span class="comment">/* __ASSEMBLY__ */</span>
<a name="l05748"></a>05748 <span class="comment">/* -------- SPI_CR : (SPI Offset: 0x00) Control Register -------- */</span>
<a name="l05749"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_p_i.html#ga18e49c9e57711f924dfedfd2f0ed649c">05749</a> <span class="preprocessor">#define SPI_CR_SPIEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SPI_CR) SPI Enable */</span>
<a name="l05750"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_p_i.html#ga6033c504d035c6742001457c4af46117">05750</a> <span class="preprocessor">#define SPI_CR_SPIDIS (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (SPI_CR) SPI Disable */</span>
<a name="l05751"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_p_i.html#gae38a67df1f3efd301c202f553c2731b3">05751</a> <span class="preprocessor">#define SPI_CR_SWRST (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (SPI_CR) SPI Software Reset */</span>
<a name="l05752"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_p_i.html#gaee7187afaf8a064de2b4386d5ca386b2">05752</a> <span class="preprocessor">#define SPI_CR_LASTXFER (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (SPI_CR) Last Transfer */</span>
<a name="l05753"></a>05753 <span class="comment">/* -------- SPI_MR : (SPI Offset: 0x04) Mode Register -------- */</span>
<a name="l05754"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_p_i.html#ga6cb9df56f1ed31b09bb13f2cb667b7b0">05754</a> <span class="preprocessor">#define SPI_MR_MSTR (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SPI_MR) Master/Slave Mode */</span>
<a name="l05755"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_p_i.html#ga9ca9841edc87c230a7133e73225eace4">05755</a> <span class="preprocessor">#define SPI_MR_PS (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (SPI_MR) Peripheral Select */</span>
<a name="l05756"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_p_i.html#gaabed13bbc11a6de9dd4973503c65efb1">05756</a> <span class="preprocessor">#define SPI_MR_PCSDEC (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (SPI_MR) Chip Select Decode */</span>
<a name="l05757"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_p_i.html#gad83d639a5fcafd4e97017d4cc9fb8975">05757</a> <span class="preprocessor">#define SPI_MR_MODFDIS (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (SPI_MR) Mode Fault Detection */</span>
<a name="l05758"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_p_i.html#gab353dbc5ae459b9babad4a2b3cc1be97">05758</a> <span class="preprocessor">#define SPI_MR_WDRBT (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (SPI_MR) Wait Data Read Before Transfer */</span>
<a name="l05759"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_p_i.html#gab385ebbd203f156ff46a39ea17755452">05759</a> <span class="preprocessor">#define SPI_MR_LLB (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (SPI_MR) Local Loopback Enable */</span>
<a name="l05760"></a>05760 <span class="preprocessor">#define SPI_MR_PCS_Pos 16</span>
<a name="l05761"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_p_i.html#ga204505b639ffd30a0b3fe42cdaf5754c">05761</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_MR_PCS_Msk (0xfu &lt;&lt; SPI_MR_PCS_Pos) </span><span class="comment">/**&lt; \brief (SPI_MR) Peripheral Chip Select */</span>
<a name="l05762"></a>05762 <span class="preprocessor">#define SPI_MR_PCS(value) ((SPI_MR_PCS_Msk &amp; ((value) &lt;&lt; SPI_MR_PCS_Pos)))</span>
<a name="l05763"></a>05763 <span class="preprocessor"></span><span class="preprocessor">#define SPI_MR_DLYBCS_Pos 24</span>
<a name="l05764"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_p_i.html#ga9ba686c6d3aba29bfa363b65ddd16877">05764</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_MR_DLYBCS_Msk (0xffu &lt;&lt; SPI_MR_DLYBCS_Pos) </span><span class="comment">/**&lt; \brief (SPI_MR) Delay Between Chip Selects */</span>
<a name="l05765"></a>05765 <span class="preprocessor">#define SPI_MR_DLYBCS(value) ((SPI_MR_DLYBCS_Msk &amp; ((value) &lt;&lt; SPI_MR_DLYBCS_Pos)))</span>
<a name="l05766"></a>05766 <span class="preprocessor"></span><span class="comment">/* -------- SPI_RDR : (SPI Offset: 0x08) Receive Data Register -------- */</span>
<a name="l05767"></a>05767 <span class="preprocessor">#define SPI_RDR_RD_Pos 0</span>
<a name="l05768"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_p_i.html#ga09e45fbff420a0436869160ea3e96b4b">05768</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_RDR_RD_Msk (0xffffu &lt;&lt; SPI_RDR_RD_Pos) </span><span class="comment">/**&lt; \brief (SPI_RDR) Receive Data */</span>
<a name="l05769"></a>05769 <span class="preprocessor">#define SPI_RDR_PCS_Pos 16</span>
<a name="l05770"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_p_i.html#ga2dd5820a581e24546853af787e511dbd">05770</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_RDR_PCS_Msk (0xfu &lt;&lt; SPI_RDR_PCS_Pos) </span><span class="comment">/**&lt; \brief (SPI_RDR) Peripheral Chip Select */</span>
<a name="l05771"></a>05771 <span class="comment">/* -------- SPI_TDR : (SPI Offset: 0x0C) Transmit Data Register -------- */</span>
<a name="l05772"></a>05772 <span class="preprocessor">#define SPI_TDR_TD_Pos 0</span>
<a name="l05773"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_p_i.html#gabbaac983bfec5d0d9a48192c549e2581">05773</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_TDR_TD_Msk (0xffffu &lt;&lt; SPI_TDR_TD_Pos) </span><span class="comment">/**&lt; \brief (SPI_TDR) Transmit Data */</span>
<a name="l05774"></a>05774 <span class="preprocessor">#define SPI_TDR_TD(value) ((SPI_TDR_TD_Msk &amp; ((value) &lt;&lt; SPI_TDR_TD_Pos)))</span>
<a name="l05775"></a>05775 <span class="preprocessor"></span><span class="preprocessor">#define SPI_TDR_PCS_Pos 16</span>
<a name="l05776"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_p_i.html#ga0b195ce01bdd06c5f0eb6c892108f1fc">05776</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_TDR_PCS_Msk (0xfu &lt;&lt; SPI_TDR_PCS_Pos) </span><span class="comment">/**&lt; \brief (SPI_TDR) Peripheral Chip Select */</span>
<a name="l05777"></a>05777 <span class="preprocessor">#define SPI_TDR_PCS(value) ((SPI_TDR_PCS_Msk &amp; ((value) &lt;&lt; SPI_TDR_PCS_Pos)))</span>
<a name="l05778"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_p_i.html#ga6cafe9086ebb0a0b39ada838a98528bc">05778</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_TDR_LASTXFER (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (SPI_TDR) Last Transfer */</span>
<a name="l05779"></a>05779 <span class="comment">/* -------- SPI_SR : (SPI Offset: 0x10) Status Register -------- */</span>
<a name="l05780"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_p_i.html#gab1016447bf7e9804ded0679d3acceb6c">05780</a> <span class="preprocessor">#define SPI_SR_RDRF (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SPI_SR) Receive Data Register Full */</span>
<a name="l05781"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_p_i.html#ga83c040f5551321ce4d005ed71ae179ad">05781</a> <span class="preprocessor">#define SPI_SR_TDRE (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (SPI_SR) Transmit Data Register Empty */</span>
<a name="l05782"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_p_i.html#gabaa043349833dc7b8138969c64f63adf">05782</a> <span class="preprocessor">#define SPI_SR_MODF (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (SPI_SR) Mode Fault Error */</span>
<a name="l05783"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_p_i.html#gaf26d14d58b00dde1fc4e9b6ee306f187">05783</a> <span class="preprocessor">#define SPI_SR_OVRES (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (SPI_SR) Overrun Error Status */</span>
<a name="l05784"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_p_i.html#gabeda016ebc9ea6b515755cd56e78a8fe">05784</a> <span class="preprocessor">#define SPI_SR_NSSR (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SPI_SR) NSS Rising */</span>
<a name="l05785"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_p_i.html#ga84407cd4d97c87ff79ddf135427ecfe4">05785</a> <span class="preprocessor">#define SPI_SR_TXEMPTY (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (SPI_SR) Transmission Registers Empty */</span>
<a name="l05786"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_p_i.html#gae7580fa93c7e03c5bb5538abc0dfc152">05786</a> <span class="preprocessor">#define SPI_SR_SPIENS (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (SPI_SR) SPI Enable Status */</span>
<a name="l05787"></a>05787 <span class="comment">/* -------- SPI_IER : (SPI Offset: 0x14) Interrupt Enable Register -------- */</span>
<a name="l05788"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_p_i.html#ga1105f94156b60c5ee82de84925b30178">05788</a> <span class="preprocessor">#define SPI_IER_RDRF (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SPI_IER) Receive Data Register Full Interrupt Enable */</span>
<a name="l05789"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_p_i.html#ga04e042ee66fcf2a93c27921abca640e4">05789</a> <span class="preprocessor">#define SPI_IER_TDRE (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (SPI_IER) SPI Transmit Data Register Empty Interrupt Enable */</span>
<a name="l05790"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_p_i.html#ga052ed154bfbc9fa3aa97e3a3aa619687">05790</a> <span class="preprocessor">#define SPI_IER_MODF (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (SPI_IER) Mode Fault Error Interrupt Enable */</span>
<a name="l05791"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_p_i.html#ga34a22f2529e88361ef639e93eb318659">05791</a> <span class="preprocessor">#define SPI_IER_OVRES (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (SPI_IER) Overrun Error Interrupt Enable */</span>
<a name="l05792"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_p_i.html#gaccb704204fcb7d07ca807b608c3e19ca">05792</a> <span class="preprocessor">#define SPI_IER_NSSR (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SPI_IER) NSS Rising Interrupt Enable */</span>
<a name="l05793"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_p_i.html#ga0113a457347e793c91055a4edb98e5a3">05793</a> <span class="preprocessor">#define SPI_IER_TXEMPTY (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (SPI_IER) Transmission Registers Empty Enable */</span>
<a name="l05794"></a>05794 <span class="comment">/* -------- SPI_IDR : (SPI Offset: 0x18) Interrupt Disable Register -------- */</span>
<a name="l05795"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_p_i.html#gabdb3e78af146a108e460424053a9db92">05795</a> <span class="preprocessor">#define SPI_IDR_RDRF (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SPI_IDR) Receive Data Register Full Interrupt Disable */</span>
<a name="l05796"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_p_i.html#ga87757165dbe02f10c128f465eec220ba">05796</a> <span class="preprocessor">#define SPI_IDR_TDRE (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (SPI_IDR) SPI Transmit Data Register Empty Interrupt Disable */</span>
<a name="l05797"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_p_i.html#ga30165a04bb5f28d0b4868be8474acf1c">05797</a> <span class="preprocessor">#define SPI_IDR_MODF (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (SPI_IDR) Mode Fault Error Interrupt Disable */</span>
<a name="l05798"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_p_i.html#ga2d169c1bd619fe85b3387b374f580b09">05798</a> <span class="preprocessor">#define SPI_IDR_OVRES (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (SPI_IDR) Overrun Error Interrupt Disable */</span>
<a name="l05799"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_p_i.html#ga728d5a8cad7c29250360f0157b5e8f79">05799</a> <span class="preprocessor">#define SPI_IDR_NSSR (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SPI_IDR) NSS Rising Interrupt Disable */</span>
<a name="l05800"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_p_i.html#gaddf4b26c2541629e1997132e50178b4f">05800</a> <span class="preprocessor">#define SPI_IDR_TXEMPTY (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (SPI_IDR) Transmission Registers Empty Disable */</span>
<a name="l05801"></a>05801 <span class="comment">/* -------- SPI_IMR : (SPI Offset: 0x1C) Interrupt Mask Register -------- */</span>
<a name="l05802"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_p_i.html#gacba1530f6c28a001ec4c36c25d391cdf">05802</a> <span class="preprocessor">#define SPI_IMR_RDRF (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SPI_IMR) Receive Data Register Full Interrupt Mask */</span>
<a name="l05803"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_p_i.html#ga1ae4f282e180509cbb5e8b19598243b9">05803</a> <span class="preprocessor">#define SPI_IMR_TDRE (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (SPI_IMR) SPI Transmit Data Register Empty Interrupt Mask */</span>
<a name="l05804"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_p_i.html#ga8a2186d7a3469d20ed526dd3678bcbf2">05804</a> <span class="preprocessor">#define SPI_IMR_MODF (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (SPI_IMR) Mode Fault Error Interrupt Mask */</span>
<a name="l05805"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_p_i.html#gac07260e5ce36c6a0b6911ffe0a8b0a63">05805</a> <span class="preprocessor">#define SPI_IMR_OVRES (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (SPI_IMR) Overrun Error Interrupt Mask */</span>
<a name="l05806"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_p_i.html#ga19e20161f498a459839b5b2b1e45be4b">05806</a> <span class="preprocessor">#define SPI_IMR_NSSR (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SPI_IMR) NSS Rising Interrupt Mask */</span>
<a name="l05807"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_p_i.html#gad4614e5714a116d626d45bb98fabac74">05807</a> <span class="preprocessor">#define SPI_IMR_TXEMPTY (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (SPI_IMR) Transmission Registers Empty Mask */</span>
<a name="l05808"></a>05808 <span class="comment">/* -------- SPI_CSR[4] : (SPI Offset: 0x30) Chip Select Register -------- */</span>
<a name="l05809"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_p_i.html#gaa32540a52ce9bec344c733e63578c1e5">05809</a> <span class="preprocessor">#define SPI_CSR_CPOL (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SPI_CSR[4]) Clock Polarity */</span>
<a name="l05810"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_p_i.html#gab1ac2d1468b0bcaf5699b4f7ca338278">05810</a> <span class="preprocessor">#define SPI_CSR_NCPHA (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (SPI_CSR[4]) Clock Phase */</span>
<a name="l05811"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_p_i.html#gaa80e81d8dc4efe289e56e31f04896bb1">05811</a> <span class="preprocessor">#define SPI_CSR_CSAAT (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (SPI_CSR[4]) Chip Select Active After Transfer */</span>
<a name="l05812"></a>05812 <span class="preprocessor">#define SPI_CSR_BITS_Pos 4</span>
<a name="l05813"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_p_i.html#ga9f4c680f57d1ded5c34993cffc91bd94">05813</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_CSR_BITS_Msk (0xfu &lt;&lt; SPI_CSR_BITS_Pos) </span><span class="comment">/**&lt; \brief (SPI_CSR[4]) Bits Per Transfer */</span>
<a name="l05814"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_p_i.html#ga8549c361b375d157602dee315513c150">05814</a> <span class="preprocessor">#define   SPI_CSR_BITS_8_BIT (0x0u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (SPI_CSR[4]) 8 bits for transfer */</span>
<a name="l05815"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_p_i.html#gab02437662c1d559ea485ac7d39e88dba">05815</a> <span class="preprocessor">#define   SPI_CSR_BITS_9_BIT (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (SPI_CSR[4]) 9 bits for transfer */</span>
<a name="l05816"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_p_i.html#ga6fc81b52de5354cd3b92615ad1b55496">05816</a> <span class="preprocessor">#define   SPI_CSR_BITS_10_BIT (0x2u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (SPI_CSR[4]) 10 bits for transfer */</span>
<a name="l05817"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_p_i.html#ga0cb17f459512707bd7d1dd718a3abe6e">05817</a> <span class="preprocessor">#define   SPI_CSR_BITS_11_BIT (0x3u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (SPI_CSR[4]) 11 bits for transfer */</span>
<a name="l05818"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_p_i.html#ga4d7b32df6f855f2dddf62b27a61c167f">05818</a> <span class="preprocessor">#define   SPI_CSR_BITS_12_BIT (0x4u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (SPI_CSR[4]) 12 bits for transfer */</span>
<a name="l05819"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_p_i.html#ga73c6f8ce576ea59ae84a0745bde2fcf9">05819</a> <span class="preprocessor">#define   SPI_CSR_BITS_13_BIT (0x5u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (SPI_CSR[4]) 13 bits for transfer */</span>
<a name="l05820"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_p_i.html#ga9f50944da65963d4e710e798eb1b4ffb">05820</a> <span class="preprocessor">#define   SPI_CSR_BITS_14_BIT (0x6u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (SPI_CSR[4]) 14 bits for transfer */</span>
<a name="l05821"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_p_i.html#ga421d68bc73d5065443e29cdd9f3fc2d8">05821</a> <span class="preprocessor">#define   SPI_CSR_BITS_15_BIT (0x7u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (SPI_CSR[4]) 15 bits for transfer */</span>
<a name="l05822"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_p_i.html#ga04ecfd6c12d345ef631c6e8cfc29df6c">05822</a> <span class="preprocessor">#define   SPI_CSR_BITS_16_BIT (0x8u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (SPI_CSR[4]) 16 bits for transfer */</span>
<a name="l05823"></a>05823 <span class="preprocessor">#define SPI_CSR_SCBR_Pos 8</span>
<a name="l05824"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_p_i.html#ga2f43c4d328adbac6ce40e5cfbf489c3d">05824</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_CSR_SCBR_Msk (0xffu &lt;&lt; SPI_CSR_SCBR_Pos) </span><span class="comment">/**&lt; \brief (SPI_CSR[4]) Serial Clock Baud Rate */</span>
<a name="l05825"></a>05825 <span class="preprocessor">#define SPI_CSR_SCBR(value) ((SPI_CSR_SCBR_Msk &amp; ((value) &lt;&lt; SPI_CSR_SCBR_Pos)))</span>
<a name="l05826"></a>05826 <span class="preprocessor"></span><span class="preprocessor">#define SPI_CSR_DLYBS_Pos 16</span>
<a name="l05827"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_p_i.html#gaa09d39f94f35fb03298dc0fd811d86b5">05827</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_CSR_DLYBS_Msk (0xffu &lt;&lt; SPI_CSR_DLYBS_Pos) </span><span class="comment">/**&lt; \brief (SPI_CSR[4]) Delay Before SPCK */</span>
<a name="l05828"></a>05828 <span class="preprocessor">#define SPI_CSR_DLYBS(value) ((SPI_CSR_DLYBS_Msk &amp; ((value) &lt;&lt; SPI_CSR_DLYBS_Pos)))</span>
<a name="l05829"></a>05829 <span class="preprocessor"></span><span class="preprocessor">#define SPI_CSR_DLYBCT_Pos 24</span>
<a name="l05830"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_p_i.html#gacfa9a89f587873cca6797fb1a3a1f76d">05830</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_CSR_DLYBCT_Msk (0xffu &lt;&lt; SPI_CSR_DLYBCT_Pos) </span><span class="comment">/**&lt; \brief (SPI_CSR[4]) Delay Between Consecutive Transfers */</span>
<a name="l05831"></a>05831 <span class="preprocessor">#define SPI_CSR_DLYBCT(value) ((SPI_CSR_DLYBCT_Msk &amp; ((value) &lt;&lt; SPI_CSR_DLYBCT_Pos)))</span>
<a name="l05832"></a>05832 <span class="preprocessor"></span><span class="comment">/* -------- SPI_WPMR : (SPI Offset: 0xE4) Write Protection Control Register -------- */</span>
<a name="l05833"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_p_i.html#gaf3aa09958193ef1e8e4dd06fd39587ef">05833</a> <span class="preprocessor">#define SPI_WPMR_SPIWPEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SPI_WPMR) SPI Write Protection Enable */</span>
<a name="l05834"></a>05834 <span class="preprocessor">#define SPI_WPMR_SPIWPKEY_Pos 8</span>
<a name="l05835"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_p_i.html#gad17619f462365cd5ad38e4111cc12045">05835</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_WPMR_SPIWPKEY_Msk (0xffffffu &lt;&lt; SPI_WPMR_SPIWPKEY_Pos) </span><span class="comment">/**&lt; \brief (SPI_WPMR) SPI Write Protection Key Password */</span>
<a name="l05836"></a>05836 <span class="preprocessor">#define SPI_WPMR_SPIWPKEY(value) ((SPI_WPMR_SPIWPKEY_Msk &amp; ((value) &lt;&lt; SPI_WPMR_SPIWPKEY_Pos)))</span>
<a name="l05837"></a>05837 <span class="preprocessor"></span><span class="comment">/* -------- SPI_WPSR : (SPI Offset: 0xE8) Write Protection Status Register -------- */</span>
<a name="l05838"></a>05838 <span class="preprocessor">#define SPI_WPSR_SPIWPVS_Pos 0</span>
<a name="l05839"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_p_i.html#gaa1786f521683257117bdb22f8c836673">05839</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_WPSR_SPIWPVS_Msk (0x7u &lt;&lt; SPI_WPSR_SPIWPVS_Pos) </span><span class="comment">/**&lt; \brief (SPI_WPSR) SPI Write Protection Violation Status */</span>
<a name="l05840"></a>05840 <span class="preprocessor">#define SPI_WPSR_SPIWPVSRC_Pos 8</span>
<a name="l05841"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_p_i.html#ga2a4c65a3706f0b525f53fb833d5e3d1b">05841</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_WPSR_SPIWPVSRC_Msk (0xffu &lt;&lt; SPI_WPSR_SPIWPVSRC_Pos) </span><span class="comment">/**&lt; \brief (SPI_WPSR) SPI Write Protection Violation Source */</span>
<a name="l05842"></a>05842 <span class="comment"></span>
<a name="l05843"></a>05843 <span class="comment">/*@}*/</span>
<a name="l05844"></a>05844 
<a name="l05845"></a>05845 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l05846"></a>05846 <span class="comment">/**  SOFTWARE API DEFINITION FOR Synchronous Serial Controller */</span>
<a name="l05847"></a>05847 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l05848"></a>05848 <span class="comment">/** \addtogroup AT91SAM9G15_SSC Synchronous Serial Controller */</span><span class="comment"></span>
<a name="l05849"></a>05849 <span class="comment">/*@{*/</span>
<a name="l05850"></a>05850 
<a name="l05851"></a>05851 <span class="preprocessor">#ifndef __ASSEMBLY__</span>
<a name="l05852"></a>05852 <span class="preprocessor"></span><span class="comment">/** \brief Ssc hardware registers */</span>
<a name="l05853"></a><a class="code" href="struct_ssc.html">05853</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l05854"></a><a class="code" href="struct_ssc.html#a174b20793961d33311ace4cdb09c595f">05854</a>   WoReg SSC_CR;        <span class="comment">/**&lt; \brief (Ssc Offset: 0x0) Control Register */</span>
<a name="l05855"></a><a class="code" href="struct_ssc.html#a78bccfe8e563cdb7d5a879a3bc156ef2">05855</a>   RwReg SSC_CMR;       <span class="comment">/**&lt; \brief (Ssc Offset: 0x4) Clock Mode Register */</span>
<a name="l05856"></a>05856   RoReg Reserved1[2];
<a name="l05857"></a><a class="code" href="struct_ssc.html#a99482615a87b2f07105144a9fffaa265">05857</a>   RwReg SSC_RCMR;      <span class="comment">/**&lt; \brief (Ssc Offset: 0x10) Receive Clock Mode Register */</span>
<a name="l05858"></a><a class="code" href="struct_ssc.html#ab70dce6c953955713adf39be8a0286fc">05858</a>   RwReg SSC_RFMR;      <span class="comment">/**&lt; \brief (Ssc Offset: 0x14) Receive Frame Mode Register */</span>
<a name="l05859"></a><a class="code" href="struct_ssc.html#a37c718b3d18534f6e036651708f7db31">05859</a>   RwReg SSC_TCMR;      <span class="comment">/**&lt; \brief (Ssc Offset: 0x18) Transmit Clock Mode Register */</span>
<a name="l05860"></a><a class="code" href="struct_ssc.html#afa6017b7a1af60684cb6ff482c81a12f">05860</a>   RwReg SSC_TFMR;      <span class="comment">/**&lt; \brief (Ssc Offset: 0x1C) Transmit Frame Mode Register */</span>
<a name="l05861"></a><a class="code" href="struct_ssc.html#a3b9af1b4b515fbf97b106a5ede2c11d6">05861</a>   RoReg SSC_RHR;       <span class="comment">/**&lt; \brief (Ssc Offset: 0x20) Receive Holding Register */</span>
<a name="l05862"></a><a class="code" href="struct_ssc.html#a97b76eeb03c2bd003776071560632a2f">05862</a>   WoReg SSC_THR;       <span class="comment">/**&lt; \brief (Ssc Offset: 0x24) Transmit Holding Register */</span>
<a name="l05863"></a>05863   RoReg Reserved2[2];
<a name="l05864"></a><a class="code" href="struct_ssc.html#a770ff693574aa0a12d378611b7b089e7">05864</a>   RoReg SSC_RSHR;      <span class="comment">/**&lt; \brief (Ssc Offset: 0x30) Receive Sync. Holding Register */</span>
<a name="l05865"></a><a class="code" href="struct_ssc.html#a622dee4b5cc63dea055e72fda69297fc">05865</a>   RwReg SSC_TSHR;      <span class="comment">/**&lt; \brief (Ssc Offset: 0x34) Transmit Sync. Holding Register */</span>
<a name="l05866"></a><a class="code" href="struct_ssc.html#a42a26ea7e137ebfe1c7b3c4bc598266b">05866</a>   RwReg SSC_RC0R;      <span class="comment">/**&lt; \brief (Ssc Offset: 0x38) Receive Compare 0 Register */</span>
<a name="l05867"></a><a class="code" href="struct_ssc.html#a48a9479104c9c551beec2ebf76d48a11">05867</a>   RwReg SSC_RC1R;      <span class="comment">/**&lt; \brief (Ssc Offset: 0x3C) Receive Compare 1 Register */</span>
<a name="l05868"></a><a class="code" href="struct_ssc.html#ab75f5d2ba3ee448da73735d180b71d92">05868</a>   RoReg SSC_SR;        <span class="comment">/**&lt; \brief (Ssc Offset: 0x40) Status Register */</span>
<a name="l05869"></a><a class="code" href="struct_ssc.html#ac691523da44ca9096ae749418d3548f0">05869</a>   WoReg SSC_IER;       <span class="comment">/**&lt; \brief (Ssc Offset: 0x44) Interrupt Enable Register */</span>
<a name="l05870"></a><a class="code" href="struct_ssc.html#ad47835ec1aeab5dc5e14209764af0553">05870</a>   WoReg SSC_IDR;       <span class="comment">/**&lt; \brief (Ssc Offset: 0x48) Interrupt Disable Register */</span>
<a name="l05871"></a><a class="code" href="struct_ssc.html#a771f5111fc1d5d83a3950a920ebf04ec">05871</a>   RoReg SSC_IMR;       <span class="comment">/**&lt; \brief (Ssc Offset: 0x4C) Interrupt Mask Register */</span>
<a name="l05872"></a>05872   RoReg Reserved3[37];
<a name="l05873"></a><a class="code" href="struct_ssc.html#af1390946ae2693f50092fce3a73086a2">05873</a>   RwReg SSC_WPMR;      <span class="comment">/**&lt; \brief (Ssc Offset: 0xE4) Write Protect Mode Register */</span>
<a name="l05874"></a><a class="code" href="struct_ssc.html#a4c2d233c343a218f1f23e0a6840e1c7c">05874</a>   RoReg SSC_WPSR;      <span class="comment">/**&lt; \brief (Ssc Offset: 0xE8) Write Protect Status Register */</span>
<a name="l05875"></a>05875 } <a class="code" href="struct_ssc.html" title="Ssc hardware registers.">Ssc</a>;
<a name="l05876"></a>05876 <span class="preprocessor">#endif </span><span class="comment">/* __ASSEMBLY__ */</span>
<a name="l05877"></a>05877 <span class="comment">/* -------- SSC_CR : (SSC Offset: 0x0) Control Register -------- */</span>
<a name="l05878"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga7595acb1cdb3449a180ce73a5cad6ae1">05878</a> <span class="preprocessor">#define SSC_CR_RXEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SSC_CR) Receive Enable */</span>
<a name="l05879"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga9ec4d8d9af2fb7f26577a6ab092f0204">05879</a> <span class="preprocessor">#define SSC_CR_RXDIS (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (SSC_CR) Receive Disable */</span>
<a name="l05880"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga6a7f20128838dd3df608890cc38606a4">05880</a> <span class="preprocessor">#define SSC_CR_TXEN (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SSC_CR) Transmit Enable */</span>
<a name="l05881"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga05497659a49b097a3d51cfde04251256">05881</a> <span class="preprocessor">#define SSC_CR_TXDIS (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (SSC_CR) Transmit Disable */</span>
<a name="l05882"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga0d1132493efe8596cb3daa6ea549b7d5">05882</a> <span class="preprocessor">#define SSC_CR_SWRST (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (SSC_CR) Software Reset */</span>
<a name="l05883"></a>05883 <span class="comment">/* -------- SSC_CMR : (SSC Offset: 0x4) Clock Mode Register -------- */</span>
<a name="l05884"></a>05884 <span class="preprocessor">#define SSC_CMR_DIV_Pos 0</span>
<a name="l05885"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga8f5ed60052bac141f2a1851fd8824347">05885</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_CMR_DIV_Msk (0xfffu &lt;&lt; SSC_CMR_DIV_Pos) </span><span class="comment">/**&lt; \brief (SSC_CMR) Clock Divider */</span>
<a name="l05886"></a>05886 <span class="preprocessor">#define SSC_CMR_DIV(value) ((SSC_CMR_DIV_Msk &amp; ((value) &lt;&lt; SSC_CMR_DIV_Pos)))</span>
<a name="l05887"></a>05887 <span class="preprocessor"></span><span class="comment">/* -------- SSC_RCMR : (SSC Offset: 0x10) Receive Clock Mode Register -------- */</span>
<a name="l05888"></a>05888 <span class="preprocessor">#define SSC_RCMR_CKS_Pos 0</span>
<a name="l05889"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga69d2e07e3536ac3c7135edbbdce044ee">05889</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_RCMR_CKS_Msk (0x3u &lt;&lt; SSC_RCMR_CKS_Pos) </span><span class="comment">/**&lt; \brief (SSC_RCMR) Receive Clock Selection */</span>
<a name="l05890"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#gac8dcd77b8afc60511c8a0b93f949ce4b">05890</a> <span class="preprocessor">#define   SSC_RCMR_CKS_MCK (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SSC_RCMR) Divided Clock */</span>
<a name="l05891"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga6a35bb440481e72a4cdb5f258e73f81a">05891</a> <span class="preprocessor">#define   SSC_RCMR_CKS_TK (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SSC_RCMR) TK Clock signal */</span>
<a name="l05892"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga6a6a03020179bb03b544e2d00f7fe791">05892</a> <span class="preprocessor">#define   SSC_RCMR_CKS_RK (0x2u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SSC_RCMR) RK pin */</span>
<a name="l05893"></a>05893 <span class="preprocessor">#define SSC_RCMR_CKO_Pos 2</span>
<a name="l05894"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga35f3467254bf5f94f0d32fe49ea1ecee">05894</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_RCMR_CKO_Msk (0x7u &lt;&lt; SSC_RCMR_CKO_Pos) </span><span class="comment">/**&lt; \brief (SSC_RCMR) Receive Clock Output Mode Selection */</span>
<a name="l05895"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#gaf1af78d764d64d5273c400c732626e6a">05895</a> <span class="preprocessor">#define   SSC_RCMR_CKO_NONE (0x0u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (SSC_RCMR) None */</span>
<a name="l05896"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#gaa3136fb5b9bcceacf6762c4bd96d7c17">05896</a> <span class="preprocessor">#define   SSC_RCMR_CKO_CONTINUOUS (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (SSC_RCMR) Continuous Receive Clock */</span>
<a name="l05897"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga20dc6012a427587bd9f416252e8199bd">05897</a> <span class="preprocessor">#define   SSC_RCMR_CKO_TRANSFER (0x2u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (SSC_RCMR) Receive Clock only during data transfers */</span>
<a name="l05898"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#gaf195476c7a084158753562b8c7530c13">05898</a> <span class="preprocessor">#define SSC_RCMR_CKI (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (SSC_RCMR) Receive Clock Inversion */</span>
<a name="l05899"></a>05899 <span class="preprocessor">#define SSC_RCMR_CKG_Pos 6</span>
<a name="l05900"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga0eba5966f4847bb3e4f29c36e74ce36c">05900</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_RCMR_CKG_Msk (0x3u &lt;&lt; SSC_RCMR_CKG_Pos) </span><span class="comment">/**&lt; \brief (SSC_RCMR) Receive Clock Gating Selection */</span>
<a name="l05901"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#gab266fb5211685699fbeba572e3125436">05901</a> <span class="preprocessor">#define   SSC_RCMR_CKG_NONE (0x0u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (SSC_RCMR) None */</span>
<a name="l05902"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga3b2c52c765635833ac74c6d21363faf2">05902</a> <span class="preprocessor">#define   SSC_RCMR_CKG_CONTINUOUS (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (SSC_RCMR) Continuous Receive Clock */</span>
<a name="l05903"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga99ddc83d5703ae785defd9ae105c524c">05903</a> <span class="preprocessor">#define   SSC_RCMR_CKG_TRANSFER (0x2u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (SSC_RCMR) Receive Clock only during data transfers */</span>
<a name="l05904"></a>05904 <span class="preprocessor">#define SSC_RCMR_START_Pos 8</span>
<a name="l05905"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga83543244871dd9ab8b42ede8e4042da9">05905</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_RCMR_START_Msk (0xfu &lt;&lt; SSC_RCMR_START_Pos) </span><span class="comment">/**&lt; \brief (SSC_RCMR) Receive Start Selection */</span>
<a name="l05906"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga024593dd8ba4a9a2356f024a8a40153d">05906</a> <span class="preprocessor">#define   SSC_RCMR_START_CONTINUOUS (0x0u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SSC_RCMR) Continuous, as soon as the receiver is enabled, and immediately after the end of transfer of the previous data. */</span>
<a name="l05907"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#gae77138b37e3bada4e5964fba65b5b098">05907</a> <span class="preprocessor">#define   SSC_RCMR_START_TRANSMIT (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SSC_RCMR) Transmit start */</span>
<a name="l05908"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga75df2e66841b6f684566c25ba0dcb79e">05908</a> <span class="preprocessor">#define   SSC_RCMR_START_RF_LOW (0x2u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SSC_RCMR) Detection of a low level on RF signal */</span>
<a name="l05909"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga2197b595919575f3b3e6ca23a6c50619">05909</a> <span class="preprocessor">#define   SSC_RCMR_START_RF_HIGH (0x3u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SSC_RCMR) Detection of a high level on RF signal */</span>
<a name="l05910"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga127822d8f0cea0ac4f11f5c2335ffe0d">05910</a> <span class="preprocessor">#define   SSC_RCMR_START_RF_FALLING (0x4u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SSC_RCMR) Detection of a falling edge on RF signal */</span>
<a name="l05911"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga56ab9cb07f582301ac0ef5e5376b7c2a">05911</a> <span class="preprocessor">#define   SSC_RCMR_START_RF_RISING (0x5u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SSC_RCMR) Detection of a rising edge on RF signal */</span>
<a name="l05912"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga16de2d677f3754151b9b5a7c2f38a4d2">05912</a> <span class="preprocessor">#define   SSC_RCMR_START_RF_LEVEL (0x6u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SSC_RCMR) Detection of any level change on RF signal */</span>
<a name="l05913"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#gaa39c295e25b98a0d1d5fe116bf9d520b">05913</a> <span class="preprocessor">#define   SSC_RCMR_START_RF_EDGE (0x7u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SSC_RCMR) Detection of any edge on RF signal */</span>
<a name="l05914"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga77bdaf11b447e8b2b646087a6b882734">05914</a> <span class="preprocessor">#define   SSC_RCMR_START_CMP_0 (0x8u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SSC_RCMR) Compare 0 */</span>
<a name="l05915"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga587fbbb6211fb02a95b11cb8e0b3b9c8">05915</a> <span class="preprocessor">#define SSC_RCMR_STOP (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (SSC_RCMR) Receive Stop Selection */</span>
<a name="l05916"></a>05916 <span class="preprocessor">#define SSC_RCMR_STTDLY_Pos 16</span>
<a name="l05917"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#gae24b9f6b8fefe1a474d92d0a1f32f03e">05917</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_RCMR_STTDLY_Msk (0xffu &lt;&lt; SSC_RCMR_STTDLY_Pos) </span><span class="comment">/**&lt; \brief (SSC_RCMR) Receive Start Delay */</span>
<a name="l05918"></a>05918 <span class="preprocessor">#define SSC_RCMR_STTDLY(value) ((SSC_RCMR_STTDLY_Msk &amp; ((value) &lt;&lt; SSC_RCMR_STTDLY_Pos)))</span>
<a name="l05919"></a>05919 <span class="preprocessor"></span><span class="preprocessor">#define SSC_RCMR_PERIOD_Pos 24</span>
<a name="l05920"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga4625d0dbb12b0c706acd0dcc46662775">05920</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_RCMR_PERIOD_Msk (0xffu &lt;&lt; SSC_RCMR_PERIOD_Pos) </span><span class="comment">/**&lt; \brief (SSC_RCMR) Receive Period Divider Selection */</span>
<a name="l05921"></a>05921 <span class="preprocessor">#define SSC_RCMR_PERIOD(value) ((SSC_RCMR_PERIOD_Msk &amp; ((value) &lt;&lt; SSC_RCMR_PERIOD_Pos)))</span>
<a name="l05922"></a>05922 <span class="preprocessor"></span><span class="comment">/* -------- SSC_RFMR : (SSC Offset: 0x14) Receive Frame Mode Register -------- */</span>
<a name="l05923"></a>05923 <span class="preprocessor">#define SSC_RFMR_DATLEN_Pos 0</span>
<a name="l05924"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#gaca434251b9cf5c95de7599b5ba446bbe">05924</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_RFMR_DATLEN_Msk (0x1fu &lt;&lt; SSC_RFMR_DATLEN_Pos) </span><span class="comment">/**&lt; \brief (SSC_RFMR) Data Length */</span>
<a name="l05925"></a>05925 <span class="preprocessor">#define SSC_RFMR_DATLEN(value) ((SSC_RFMR_DATLEN_Msk &amp; ((value) &lt;&lt; SSC_RFMR_DATLEN_Pos)))</span>
<a name="l05926"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga31b89142343ee680b1037f62b463e956">05926</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_RFMR_LOOP (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (SSC_RFMR) Loop Mode */</span>
<a name="l05927"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga05ac3810bff08514bdda4a6d1fdb4a88">05927</a> <span class="preprocessor">#define SSC_RFMR_MSBF (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (SSC_RFMR) Most Significant Bit First */</span>
<a name="l05928"></a>05928 <span class="preprocessor">#define SSC_RFMR_DATNB_Pos 8</span>
<a name="l05929"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga60d42f9379abbda72d81b4ff83b18db0">05929</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_RFMR_DATNB_Msk (0xfu &lt;&lt; SSC_RFMR_DATNB_Pos) </span><span class="comment">/**&lt; \brief (SSC_RFMR) Data Number per Frame */</span>
<a name="l05930"></a>05930 <span class="preprocessor">#define SSC_RFMR_DATNB(value) ((SSC_RFMR_DATNB_Msk &amp; ((value) &lt;&lt; SSC_RFMR_DATNB_Pos)))</span>
<a name="l05931"></a>05931 <span class="preprocessor"></span><span class="preprocessor">#define SSC_RFMR_FSLEN_Pos 16</span>
<a name="l05932"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#gaa95a0040d6a32aa485a1e33acb302226">05932</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_RFMR_FSLEN_Msk (0xfu &lt;&lt; SSC_RFMR_FSLEN_Pos) </span><span class="comment">/**&lt; \brief (SSC_RFMR) Receive Frame Sync Length */</span>
<a name="l05933"></a>05933 <span class="preprocessor">#define SSC_RFMR_FSLEN(value) ((SSC_RFMR_FSLEN_Msk &amp; ((value) &lt;&lt; SSC_RFMR_FSLEN_Pos)))</span>
<a name="l05934"></a>05934 <span class="preprocessor"></span><span class="preprocessor">#define SSC_RFMR_FSOS_Pos 20</span>
<a name="l05935"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga9ff89e2c177a09e39b66ef0ebaab0910">05935</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_RFMR_FSOS_Msk (0x7u &lt;&lt; SSC_RFMR_FSOS_Pos) </span><span class="comment">/**&lt; \brief (SSC_RFMR) Receive Frame Sync Output Selection */</span>
<a name="l05936"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#gacec7c9fa9f9ec25f1d1b5c7543b7ae6f">05936</a> <span class="preprocessor">#define   SSC_RFMR_FSOS_NONE (0x0u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (SSC_RFMR) None */</span>
<a name="l05937"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga1438db9598857f32f171d12c81a9ffe7">05937</a> <span class="preprocessor">#define   SSC_RFMR_FSOS_NEGATIVE (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (SSC_RFMR) Negative Pulse */</span>
<a name="l05938"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga59bcd626cbbd3e14d7c7959c1db8a7a0">05938</a> <span class="preprocessor">#define   SSC_RFMR_FSOS_POSITIVE (0x2u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (SSC_RFMR) Positive Pulse */</span>
<a name="l05939"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga7402d73234db4c6a5b8d0563e9fdd08b">05939</a> <span class="preprocessor">#define   SSC_RFMR_FSOS_LOW (0x3u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (SSC_RFMR) Driven Low during data transfer */</span>
<a name="l05940"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga0159c546b9cee5796ec298b4d03518d3">05940</a> <span class="preprocessor">#define   SSC_RFMR_FSOS_HIGH (0x4u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (SSC_RFMR) Driven High during data transfer */</span>
<a name="l05941"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga86615ceba54258c4af3b70f6fb4c9482">05941</a> <span class="preprocessor">#define   SSC_RFMR_FSOS_TOGGLING (0x5u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (SSC_RFMR) Toggling at each start of data transfer */</span>
<a name="l05942"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#gabbcbdd0b91ca49ab447e3eef096011ea">05942</a> <span class="preprocessor">#define SSC_RFMR_FSEDGE (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (SSC_RFMR) Frame Sync Edge Detection */</span>
<a name="l05943"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga26cfd35fe040177701bc4013792a456c">05943</a> <span class="preprocessor">#define   SSC_RFMR_FSEDGE_POSITIVE (0x0u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (SSC_RFMR) Positive Edge Detection */</span>
<a name="l05944"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga8f398d082b3c84407ea304185059614f">05944</a> <span class="preprocessor">#define   SSC_RFMR_FSEDGE_NEGATIVE (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (SSC_RFMR) Negative Edge Detection */</span>
<a name="l05945"></a>05945 <span class="preprocessor">#define SSC_RFMR_FSLEN_EXT_Pos 28</span>
<a name="l05946"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga570b34d865acc703b40380921b776136">05946</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_RFMR_FSLEN_EXT_Msk (0xfu &lt;&lt; SSC_RFMR_FSLEN_EXT_Pos) </span><span class="comment">/**&lt; \brief (SSC_RFMR) FSLEN Field Extension */</span>
<a name="l05947"></a>05947 <span class="preprocessor">#define SSC_RFMR_FSLEN_EXT(value) ((SSC_RFMR_FSLEN_EXT_Msk &amp; ((value) &lt;&lt; SSC_RFMR_FSLEN_EXT_Pos)))</span>
<a name="l05948"></a>05948 <span class="preprocessor"></span><span class="comment">/* -------- SSC_TCMR : (SSC Offset: 0x18) Transmit Clock Mode Register -------- */</span>
<a name="l05949"></a>05949 <span class="preprocessor">#define SSC_TCMR_CKS_Pos 0</span>
<a name="l05950"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#gae089b90796e49eebab2e04ea3e38a7ac">05950</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_TCMR_CKS_Msk (0x3u &lt;&lt; SSC_TCMR_CKS_Pos) </span><span class="comment">/**&lt; \brief (SSC_TCMR) Transmit Clock Selection */</span>
<a name="l05951"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga9fc4c9b6861d3a09197e40b9d9bed722">05951</a> <span class="preprocessor">#define   SSC_TCMR_CKS_MCK (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SSC_TCMR) Divided Clock */</span>
<a name="l05952"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#gaabba655f85505e698732175260a509de">05952</a> <span class="preprocessor">#define   SSC_TCMR_CKS_TK (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SSC_TCMR) TK Clock signal */</span>
<a name="l05953"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga591c367f8f47aafe313b9024687ee2bc">05953</a> <span class="preprocessor">#define   SSC_TCMR_CKS_RK (0x2u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SSC_TCMR) RK pin */</span>
<a name="l05954"></a>05954 <span class="preprocessor">#define SSC_TCMR_CKO_Pos 2</span>
<a name="l05955"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#gaf1db19aa9bbf6b92eefc4dc1a94332ef">05955</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_TCMR_CKO_Msk (0x7u &lt;&lt; SSC_TCMR_CKO_Pos) </span><span class="comment">/**&lt; \brief (SSC_TCMR) Transmit Clock Output Mode Selection */</span>
<a name="l05956"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga0e50ef2ad6415badf2fa6092bacfc877">05956</a> <span class="preprocessor">#define   SSC_TCMR_CKO_NONE (0x0u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (SSC_TCMR) None */</span>
<a name="l05957"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga6fb9e67ed110c6508c752d1141cf0604">05957</a> <span class="preprocessor">#define   SSC_TCMR_CKO_CONTINUOUS (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (SSC_TCMR) Continuous Receive Clock */</span>
<a name="l05958"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#gaf4b3bc09db36b00f20543365c665189e">05958</a> <span class="preprocessor">#define   SSC_TCMR_CKO_TRANSFER (0x2u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (SSC_TCMR) Transmit Clock only during data transfers */</span>
<a name="l05959"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga4679388624809de4234de3dd62b8314b">05959</a> <span class="preprocessor">#define SSC_TCMR_CKI (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (SSC_TCMR) Transmit Clock Inversion */</span>
<a name="l05960"></a>05960 <span class="preprocessor">#define SSC_TCMR_CKG_Pos 6</span>
<a name="l05961"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga264bf18e5a5c5aa262b5de484879d5a5">05961</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_TCMR_CKG_Msk (0x3u &lt;&lt; SSC_TCMR_CKG_Pos) </span><span class="comment">/**&lt; \brief (SSC_TCMR) Transmit Clock Gating Selection */</span>
<a name="l05962"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga9ca6665a2c2e9bb45eab46faa5bbcc7b">05962</a> <span class="preprocessor">#define   SSC_TCMR_CKG_NONE (0x0u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (SSC_TCMR) None */</span>
<a name="l05963"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga40dee35fdbff46890c1127c8e0f34993">05963</a> <span class="preprocessor">#define   SSC_TCMR_CKG_CONTINUOUS (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (SSC_TCMR) Transmit Clock enabled only if TF Low */</span>
<a name="l05964"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga3da4c111fdf184b9a24d847005e7f245">05964</a> <span class="preprocessor">#define   SSC_TCMR_CKG_TRANSFER (0x2u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (SSC_TCMR) Transmit Clock enabled only if TF High */</span>
<a name="l05965"></a>05965 <span class="preprocessor">#define SSC_TCMR_START_Pos 8</span>
<a name="l05966"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga98e970b3c9086ca47652dff2c6617622">05966</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_TCMR_START_Msk (0xfu &lt;&lt; SSC_TCMR_START_Pos) </span><span class="comment">/**&lt; \brief (SSC_TCMR) Transmit Start Selection */</span>
<a name="l05967"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#gab12d647f18d0f194c02984a30a82f254">05967</a> <span class="preprocessor">#define   SSC_TCMR_START_CONTINUOUS (0x0u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SSC_TCMR) Continuous, as soon as a word is written in the SSC_THR Register (if Transmit is enabled), and immediately after the end of transfer of the previous data. */</span>
<a name="l05968"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#gac536853e5f98db75be32c91d8d7e1f6c">05968</a> <span class="preprocessor">#define   SSC_TCMR_START_RECEIVE (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SSC_TCMR) Receive start */</span>
<a name="l05969"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga9935ddf22e666fea0ed58b7fccfbd7b3">05969</a> <span class="preprocessor">#define   SSC_TCMR_START_RF_LOW (0x2u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SSC_TCMR) Detection of a low level on TF signal */</span>
<a name="l05970"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#gaaad5f5263ea238b669e3e311fd456190">05970</a> <span class="preprocessor">#define   SSC_TCMR_START_RF_HIGH (0x3u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SSC_TCMR) Detection of a high level on TF signal */</span>
<a name="l05971"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#gab4a4301ff903a36dee078cf8e6604cf2">05971</a> <span class="preprocessor">#define   SSC_TCMR_START_RF_FALLING (0x4u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SSC_TCMR) Detection of a falling edge on TF signal */</span>
<a name="l05972"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#gad9801f67312d1546d6e2e396bf0f33df">05972</a> <span class="preprocessor">#define   SSC_TCMR_START_RF_RISING (0x5u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SSC_TCMR) Detection of a rising edge on TF signal */</span>
<a name="l05973"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#gada291bc4f9af2a8ed7231b480b60c953">05973</a> <span class="preprocessor">#define   SSC_TCMR_START_RF_LEVEL (0x6u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SSC_TCMR) Detection of any level change on TF signal */</span>
<a name="l05974"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#gad34358ab8a764783649d0799812a6860">05974</a> <span class="preprocessor">#define   SSC_TCMR_START_RF_EDGE (0x7u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SSC_TCMR) Detection of any edge on TF signal */</span>
<a name="l05975"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#gac2a97e86c3fef424debab53b2033d89f">05975</a> <span class="preprocessor">#define   SSC_TCMR_START_CMP_0 (0x8u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SSC_TCMR) Compare 0 */</span>
<a name="l05976"></a>05976 <span class="preprocessor">#define SSC_TCMR_STTDLY_Pos 16</span>
<a name="l05977"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga386d8a3fd0fba70a103f9bf198a9a873">05977</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_TCMR_STTDLY_Msk (0xffu &lt;&lt; SSC_TCMR_STTDLY_Pos) </span><span class="comment">/**&lt; \brief (SSC_TCMR) Transmit Start Delay */</span>
<a name="l05978"></a>05978 <span class="preprocessor">#define SSC_TCMR_STTDLY(value) ((SSC_TCMR_STTDLY_Msk &amp; ((value) &lt;&lt; SSC_TCMR_STTDLY_Pos)))</span>
<a name="l05979"></a>05979 <span class="preprocessor"></span><span class="preprocessor">#define SSC_TCMR_PERIOD_Pos 24</span>
<a name="l05980"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga986b8749bbe20060ceabb9d29e2e0b58">05980</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_TCMR_PERIOD_Msk (0xffu &lt;&lt; SSC_TCMR_PERIOD_Pos) </span><span class="comment">/**&lt; \brief (SSC_TCMR) Transmit Period Divider Selection */</span>
<a name="l05981"></a>05981 <span class="preprocessor">#define SSC_TCMR_PERIOD(value) ((SSC_TCMR_PERIOD_Msk &amp; ((value) &lt;&lt; SSC_TCMR_PERIOD_Pos)))</span>
<a name="l05982"></a>05982 <span class="preprocessor"></span><span class="comment">/* -------- SSC_TFMR : (SSC Offset: 0x1C) Transmit Frame Mode Register -------- */</span>
<a name="l05983"></a>05983 <span class="preprocessor">#define SSC_TFMR_DATLEN_Pos 0</span>
<a name="l05984"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga1bda5c854310d5ce9d2c6eccdd9f0a0d">05984</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_TFMR_DATLEN_Msk (0x1fu &lt;&lt; SSC_TFMR_DATLEN_Pos) </span><span class="comment">/**&lt; \brief (SSC_TFMR) Data Length */</span>
<a name="l05985"></a>05985 <span class="preprocessor">#define SSC_TFMR_DATLEN(value) ((SSC_TFMR_DATLEN_Msk &amp; ((value) &lt;&lt; SSC_TFMR_DATLEN_Pos)))</span>
<a name="l05986"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga3b2e5a43351537bdeff72b97a187764b">05986</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_TFMR_DATDEF (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (SSC_TFMR) Data Default Value */</span>
<a name="l05987"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga3116a071a03980bd37c37b17638e7e39">05987</a> <span class="preprocessor">#define SSC_TFMR_MSBF (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (SSC_TFMR) Most Significant Bit First */</span>
<a name="l05988"></a>05988 <span class="preprocessor">#define SSC_TFMR_DATNB_Pos 8</span>
<a name="l05989"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga4c790138df7ce44ea5f2228cb8d73aa4">05989</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_TFMR_DATNB_Msk (0xfu &lt;&lt; SSC_TFMR_DATNB_Pos) </span><span class="comment">/**&lt; \brief (SSC_TFMR) Data Number per frame */</span>
<a name="l05990"></a>05990 <span class="preprocessor">#define SSC_TFMR_DATNB(value) ((SSC_TFMR_DATNB_Msk &amp; ((value) &lt;&lt; SSC_TFMR_DATNB_Pos)))</span>
<a name="l05991"></a>05991 <span class="preprocessor"></span><span class="preprocessor">#define SSC_TFMR_FSLEN_Pos 16</span>
<a name="l05992"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga2f1301642ac21f7002625a41bf8afd5e">05992</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_TFMR_FSLEN_Msk (0xfu &lt;&lt; SSC_TFMR_FSLEN_Pos) </span><span class="comment">/**&lt; \brief (SSC_TFMR) Transmit Frame Sync Length */</span>
<a name="l05993"></a>05993 <span class="preprocessor">#define SSC_TFMR_FSLEN(value) ((SSC_TFMR_FSLEN_Msk &amp; ((value) &lt;&lt; SSC_TFMR_FSLEN_Pos)))</span>
<a name="l05994"></a>05994 <span class="preprocessor"></span><span class="preprocessor">#define SSC_TFMR_FSOS_Pos 20</span>
<a name="l05995"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga006a6f6e3b4d58e7e09b7b0a40bb508b">05995</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_TFMR_FSOS_Msk (0x7u &lt;&lt; SSC_TFMR_FSOS_Pos) </span><span class="comment">/**&lt; \brief (SSC_TFMR) Transmit Frame Sync Output Selection */</span>
<a name="l05996"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#gaed68a856afde49933672c19a153af79f">05996</a> <span class="preprocessor">#define   SSC_TFMR_FSOS_NONE (0x0u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (SSC_TFMR) None */</span>
<a name="l05997"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga2e3272011e178adc13110c27f3c1aba2">05997</a> <span class="preprocessor">#define   SSC_TFMR_FSOS_NEGATIVE (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (SSC_TFMR) Negative Pulse */</span>
<a name="l05998"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga29db224088bb339b20c9e2d0dc3de969">05998</a> <span class="preprocessor">#define   SSC_TFMR_FSOS_POSITIVE (0x2u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (SSC_TFMR) Positive Pulse */</span>
<a name="l05999"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga06c9b6ae7c4622bac258807c3950ab66">05999</a> <span class="preprocessor">#define   SSC_TFMR_FSOS_LOW (0x3u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (SSC_TFMR) Driven Low during data transfer */</span>
<a name="l06000"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga8f5606bcb77d8ee259746f2b7f30fcda">06000</a> <span class="preprocessor">#define   SSC_TFMR_FSOS_HIGH (0x4u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (SSC_TFMR) Driven High during data transfer */</span>
<a name="l06001"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#gaaf74cf512f28da61731c3adbafcff26f">06001</a> <span class="preprocessor">#define   SSC_TFMR_FSOS_TOGGLING (0x5u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (SSC_TFMR) Toggling at each start of data transfer */</span>
<a name="l06002"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga3a0ed6a4edcacf98e080e8a8550216ed">06002</a> <span class="preprocessor">#define SSC_TFMR_FSDEN (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (SSC_TFMR) Frame Sync Data Enable */</span>
<a name="l06003"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#gac769e710998fa8eeb877643ec9afd551">06003</a> <span class="preprocessor">#define SSC_TFMR_FSEDGE (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (SSC_TFMR) Frame Sync Edge Detection */</span>
<a name="l06004"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga81f00f85f623b0a2791f8c79fa857078">06004</a> <span class="preprocessor">#define   SSC_TFMR_FSEDGE_POSITIVE (0x0u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (SSC_TFMR) Positive Edge Detection */</span>
<a name="l06005"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga276008f5edffc356e8990a20272c3cbc">06005</a> <span class="preprocessor">#define   SSC_TFMR_FSEDGE_NEGATIVE (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (SSC_TFMR) Negative Edge Detection */</span>
<a name="l06006"></a>06006 <span class="preprocessor">#define SSC_TFMR_FSLEN_EXT_Pos 28</span>
<a name="l06007"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga2466e43895155ced65596e40c86ea1fc">06007</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_TFMR_FSLEN_EXT_Msk (0xfu &lt;&lt; SSC_TFMR_FSLEN_EXT_Pos) </span><span class="comment">/**&lt; \brief (SSC_TFMR) FSLEN Field Extension */</span>
<a name="l06008"></a>06008 <span class="preprocessor">#define SSC_TFMR_FSLEN_EXT(value) ((SSC_TFMR_FSLEN_EXT_Msk &amp; ((value) &lt;&lt; SSC_TFMR_FSLEN_EXT_Pos)))</span>
<a name="l06009"></a>06009 <span class="preprocessor"></span><span class="comment">/* -------- SSC_RHR : (SSC Offset: 0x20) Receive Holding Register -------- */</span>
<a name="l06010"></a>06010 <span class="preprocessor">#define SSC_RHR_RDAT_Pos 0</span>
<a name="l06011"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga864ae9935bdca4a85399ff3049a7c37f">06011</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_RHR_RDAT_Msk (0xffffffffu &lt;&lt; SSC_RHR_RDAT_Pos) </span><span class="comment">/**&lt; \brief (SSC_RHR) Receive Data */</span>
<a name="l06012"></a>06012 <span class="comment">/* -------- SSC_THR : (SSC Offset: 0x24) Transmit Holding Register -------- */</span>
<a name="l06013"></a>06013 <span class="preprocessor">#define SSC_THR_TDAT_Pos 0</span>
<a name="l06014"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga8a8b999d53d8c64c5c07c4d358e50a72">06014</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_THR_TDAT_Msk (0xffffffffu &lt;&lt; SSC_THR_TDAT_Pos) </span><span class="comment">/**&lt; \brief (SSC_THR) Transmit Data */</span>
<a name="l06015"></a>06015 <span class="preprocessor">#define SSC_THR_TDAT(value) ((SSC_THR_TDAT_Msk &amp; ((value) &lt;&lt; SSC_THR_TDAT_Pos)))</span>
<a name="l06016"></a>06016 <span class="preprocessor"></span><span class="comment">/* -------- SSC_RSHR : (SSC Offset: 0x30) Receive Sync. Holding Register -------- */</span>
<a name="l06017"></a>06017 <span class="preprocessor">#define SSC_RSHR_RSDAT_Pos 0</span>
<a name="l06018"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#gab4558ba00369529a19a522bd5c24dfdf">06018</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_RSHR_RSDAT_Msk (0xffffu &lt;&lt; SSC_RSHR_RSDAT_Pos) </span><span class="comment">/**&lt; \brief (SSC_RSHR) Receive Synchronization Data */</span>
<a name="l06019"></a>06019 <span class="comment">/* -------- SSC_TSHR : (SSC Offset: 0x34) Transmit Sync. Holding Register -------- */</span>
<a name="l06020"></a>06020 <span class="preprocessor">#define SSC_TSHR_TSDAT_Pos 0</span>
<a name="l06021"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#gaeb5dd76f4c46359c292c845739e597af">06021</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_TSHR_TSDAT_Msk (0xffffu &lt;&lt; SSC_TSHR_TSDAT_Pos) </span><span class="comment">/**&lt; \brief (SSC_TSHR) Transmit Synchronization Data */</span>
<a name="l06022"></a>06022 <span class="preprocessor">#define SSC_TSHR_TSDAT(value) ((SSC_TSHR_TSDAT_Msk &amp; ((value) &lt;&lt; SSC_TSHR_TSDAT_Pos)))</span>
<a name="l06023"></a>06023 <span class="preprocessor"></span><span class="comment">/* -------- SSC_RC0R : (SSC Offset: 0x38) Receive Compare 0 Register -------- */</span>
<a name="l06024"></a>06024 <span class="preprocessor">#define SSC_RC0R_CP0_Pos 0</span>
<a name="l06025"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga64aabafb8ac205832de9b681d0639e57">06025</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_RC0R_CP0_Msk (0xffffu &lt;&lt; SSC_RC0R_CP0_Pos) </span><span class="comment">/**&lt; \brief (SSC_RC0R) Receive Compare Data 0 */</span>
<a name="l06026"></a>06026 <span class="preprocessor">#define SSC_RC0R_CP0(value) ((SSC_RC0R_CP0_Msk &amp; ((value) &lt;&lt; SSC_RC0R_CP0_Pos)))</span>
<a name="l06027"></a>06027 <span class="preprocessor"></span><span class="comment">/* -------- SSC_RC1R : (SSC Offset: 0x3C) Receive Compare 1 Register -------- */</span>
<a name="l06028"></a>06028 <span class="preprocessor">#define SSC_RC1R_CP1_Pos 0</span>
<a name="l06029"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga519e1be06b4771463b6ec39a2bb34aa3">06029</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_RC1R_CP1_Msk (0xffffu &lt;&lt; SSC_RC1R_CP1_Pos) </span><span class="comment">/**&lt; \brief (SSC_RC1R) Receive Compare Data 1 */</span>
<a name="l06030"></a>06030 <span class="preprocessor">#define SSC_RC1R_CP1(value) ((SSC_RC1R_CP1_Msk &amp; ((value) &lt;&lt; SSC_RC1R_CP1_Pos)))</span>
<a name="l06031"></a>06031 <span class="preprocessor"></span><span class="comment">/* -------- SSC_SR : (SSC Offset: 0x40) Status Register -------- */</span>
<a name="l06032"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga794117122a72c63dbb8c60d46e661ecd">06032</a> <span class="preprocessor">#define SSC_SR_TXRDY (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SSC_SR) Transmit Ready */</span>
<a name="l06033"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga63eb031c1926ba0fd237b26ca3df6827">06033</a> <span class="preprocessor">#define SSC_SR_TXEMPTY (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (SSC_SR) Transmit Empty */</span>
<a name="l06034"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga4afbe5c8232b909f4f120eeab42e44b0">06034</a> <span class="preprocessor">#define SSC_SR_RXRDY (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (SSC_SR) Receive Ready */</span>
<a name="l06035"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga86a15f406f24a01ccb3eac6a1181e57a">06035</a> <span class="preprocessor">#define SSC_SR_OVRUN (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (SSC_SR) Receive Overrun */</span>
<a name="l06036"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga5dbd90c3dc6c1d19f563f5f40907d11b">06036</a> <span class="preprocessor">#define SSC_SR_CP0 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SSC_SR) Compare 0 */</span>
<a name="l06037"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga480ed11e0f38842d931e8ae048dabbda">06037</a> <span class="preprocessor">#define SSC_SR_CP1 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (SSC_SR) Compare 1 */</span>
<a name="l06038"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga3664f10ee97ffcec4ab5ba6ee3d1ee58">06038</a> <span class="preprocessor">#define SSC_SR_TXSYN (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (SSC_SR) Transmit Sync */</span>
<a name="l06039"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#gaf4aded90315eed01d0444ff6c4db20e5">06039</a> <span class="preprocessor">#define SSC_SR_RXSYN (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (SSC_SR) Receive Sync */</span>
<a name="l06040"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga01655b9556a9ca0d8ae74c1b92fc2883">06040</a> <span class="preprocessor">#define SSC_SR_TXEN (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (SSC_SR) Transmit Enable */</span>
<a name="l06041"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#gacdc9dc326bc747260c8c8ea35fb2653c">06041</a> <span class="preprocessor">#define SSC_SR_RXEN (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (SSC_SR) Receive Enable */</span>
<a name="l06042"></a>06042 <span class="comment">/* -------- SSC_IER : (SSC Offset: 0x44) Interrupt Enable Register -------- */</span>
<a name="l06043"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga9ea2a67733fc84f756a99a37b44c9b4b">06043</a> <span class="preprocessor">#define SSC_IER_TXRDY (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SSC_IER) Transmit Ready Interrupt Enable */</span>
<a name="l06044"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#gaeb7c8a6fb7ccd67620db9af5b60d4b61">06044</a> <span class="preprocessor">#define SSC_IER_TXEMPTY (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (SSC_IER) Transmit Empty Interrupt Enable */</span>
<a name="l06045"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga74605365152872946dd199bffcf36132">06045</a> <span class="preprocessor">#define SSC_IER_RXRDY (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (SSC_IER) Receive Ready Interrupt Enable */</span>
<a name="l06046"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga597c0c2b920b8a7570140904336ad553">06046</a> <span class="preprocessor">#define SSC_IER_OVRUN (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (SSC_IER) Receive Overrun Interrupt Enable */</span>
<a name="l06047"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga2cd1af90ccc4eba863a22e6d49fc59ea">06047</a> <span class="preprocessor">#define SSC_IER_CP0 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SSC_IER) Compare 0 Interrupt Enable */</span>
<a name="l06048"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga514cf159e3a3f4d869c39d025a64133c">06048</a> <span class="preprocessor">#define SSC_IER_CP1 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (SSC_IER) Compare 1 Interrupt Enable */</span>
<a name="l06049"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#gadad56d3168fa39685836acfe1efcb455">06049</a> <span class="preprocessor">#define SSC_IER_TXSYN (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (SSC_IER) Tx Sync Interrupt Enable */</span>
<a name="l06050"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#gab4e404d443294ff6f5643c498658acf7">06050</a> <span class="preprocessor">#define SSC_IER_RXSYN (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (SSC_IER) Rx Sync Interrupt Enable */</span>
<a name="l06051"></a>06051 <span class="comment">/* -------- SSC_IDR : (SSC Offset: 0x48) Interrupt Disable Register -------- */</span>
<a name="l06052"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga9b76b95f6e3e699b1cf99e774ab8ac2a">06052</a> <span class="preprocessor">#define SSC_IDR_TXRDY (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SSC_IDR) Transmit Ready Interrupt Disable */</span>
<a name="l06053"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga5288b0edd0ca2738a040748643bb54c2">06053</a> <span class="preprocessor">#define SSC_IDR_TXEMPTY (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (SSC_IDR) Transmit Empty Interrupt Disable */</span>
<a name="l06054"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga299356039a863855c7ad6e021bed4dd7">06054</a> <span class="preprocessor">#define SSC_IDR_RXRDY (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (SSC_IDR) Receive Ready Interrupt Disable */</span>
<a name="l06055"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga0a37f2a51c3b766afc8b5e6e10e5bfcc">06055</a> <span class="preprocessor">#define SSC_IDR_OVRUN (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (SSC_IDR) Receive Overrun Interrupt Disable */</span>
<a name="l06056"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga812b0dafef18cd516155a29f119fbf16">06056</a> <span class="preprocessor">#define SSC_IDR_CP0 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SSC_IDR) Compare 0 Interrupt Disable */</span>
<a name="l06057"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#gae8d3514143d21b01497b70e82ff92910">06057</a> <span class="preprocessor">#define SSC_IDR_CP1 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (SSC_IDR) Compare 1 Interrupt Disable */</span>
<a name="l06058"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#gaf7f2c2b638652bc48c3bc6e27928c707">06058</a> <span class="preprocessor">#define SSC_IDR_TXSYN (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (SSC_IDR) Tx Sync Interrupt Enable */</span>
<a name="l06059"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga6f17f73d70f75d5c1fb5da7a514becd8">06059</a> <span class="preprocessor">#define SSC_IDR_RXSYN (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (SSC_IDR) Rx Sync Interrupt Enable */</span>
<a name="l06060"></a>06060 <span class="comment">/* -------- SSC_IMR : (SSC Offset: 0x4C) Interrupt Mask Register -------- */</span>
<a name="l06061"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga9657890cef5ac456158d2164b089322e">06061</a> <span class="preprocessor">#define SSC_IMR_TXRDY (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SSC_IMR) Transmit Ready Interrupt Mask */</span>
<a name="l06062"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga5f579fa94af7339bf90e1041b1b257d2">06062</a> <span class="preprocessor">#define SSC_IMR_TXEMPTY (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (SSC_IMR) Transmit Empty Interrupt Mask */</span>
<a name="l06063"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#gabcbf15a70b2dd93442fa113b1a7e972d">06063</a> <span class="preprocessor">#define SSC_IMR_RXRDY (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (SSC_IMR) Receive Ready Interrupt Mask */</span>
<a name="l06064"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga14c42e0f5a65ab4e0978525e57379d0b">06064</a> <span class="preprocessor">#define SSC_IMR_OVRUN (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (SSC_IMR) Receive Overrun Interrupt Mask */</span>
<a name="l06065"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#gaf74d990edb2c956b987e236b5d1f0bf9">06065</a> <span class="preprocessor">#define SSC_IMR_CP0 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SSC_IMR) Compare 0 Interrupt Mask */</span>
<a name="l06066"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga82b039173ca9b44601e8eb45f6818184">06066</a> <span class="preprocessor">#define SSC_IMR_CP1 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (SSC_IMR) Compare 1 Interrupt Mask */</span>
<a name="l06067"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#gacd6813a6fc4437c251835addc5885a05">06067</a> <span class="preprocessor">#define SSC_IMR_TXSYN (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (SSC_IMR) Tx Sync Interrupt Mask */</span>
<a name="l06068"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga758afe23a9b6e09d00cc2adb58cb68d3">06068</a> <span class="preprocessor">#define SSC_IMR_RXSYN (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (SSC_IMR) Rx Sync Interrupt Mask */</span>
<a name="l06069"></a>06069 <span class="comment">/* -------- SSC_WPMR : (SSC Offset: 0xE4) Write Protect Mode Register -------- */</span>
<a name="l06070"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga7e0e980d697f7407f79c73c9555a1a1a">06070</a> <span class="preprocessor">#define SSC_WPMR_WPEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SSC_WPMR) Write Protect Enable */</span>
<a name="l06071"></a>06071 <span class="preprocessor">#define SSC_WPMR_WPKEY_Pos 8</span>
<a name="l06072"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga7be187a275ddfe23b8a1858da272aacc">06072</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_WPMR_WPKEY_Msk (0xffffffu &lt;&lt; SSC_WPMR_WPKEY_Pos) </span><span class="comment">/**&lt; \brief (SSC_WPMR) Write Protect KEY */</span>
<a name="l06073"></a>06073 <span class="preprocessor">#define SSC_WPMR_WPKEY(value) ((SSC_WPMR_WPKEY_Msk &amp; ((value) &lt;&lt; SSC_WPMR_WPKEY_Pos)))</span>
<a name="l06074"></a>06074 <span class="preprocessor"></span><span class="comment">/* -------- SSC_WPSR : (SSC Offset: 0xE8) Write Protect Status Register -------- */</span>
<a name="l06075"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga842b1f6249a5c171786a2ae3881db56c">06075</a> <span class="preprocessor">#define SSC_WPSR_WPVS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SSC_WPSR) Write Protect Violation Status */</span>
<a name="l06076"></a>06076 <span class="preprocessor">#define SSC_WPSR_WPVSRC_Pos 8</span>
<a name="l06077"></a><a class="code" href="group___a_t91_s_a_m9_g15___s_s_c.html#ga6dbf65973e943e7e2653cc10687ae629">06077</a> <span class="preprocessor"></span><span class="preprocessor">#define SSC_WPSR_WPVSRC_Msk (0xffffu &lt;&lt; SSC_WPSR_WPVSRC_Pos) </span><span class="comment">/**&lt; \brief (SSC_WPSR) Write Protect Violation Source */</span>
<a name="l06078"></a>06078 <span class="comment"></span>
<a name="l06079"></a>06079 <span class="comment">/*@}*/</span>
<a name="l06080"></a>06080 
<a name="l06081"></a>06081 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l06082"></a>06082 <span class="comment">/**  SOFTWARE API DEFINITION FOR Timer Counter */</span>
<a name="l06083"></a>06083 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l06084"></a>06084 <span class="comment">/** \addtogroup AT91SAM9G15_TC Timer Counter */</span><span class="comment"></span>
<a name="l06085"></a>06085 <span class="comment">/*@{*/</span>
<a name="l06086"></a>06086 
<a name="l06087"></a>06087 <span class="preprocessor">#ifndef __ASSEMBLY__</span>
<a name="l06088"></a>06088 <span class="preprocessor"></span><span class="comment">/** \brief TcChannel hardware registers */</span>
<a name="l06089"></a><a class="code" href="struct_tc_channel.html">06089</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l06090"></a><a class="code" href="struct_tc_channel.html#ab204fbf4a5553c5ebc48330aaa1d1044">06090</a>   RwReg      TC_CCR;        <span class="comment">/**&lt; \brief (TcChannel Offset: 0x0) Channel Control Register */</span>
<a name="l06091"></a><a class="code" href="struct_tc_channel.html#a8bdba8f49692c64c1e384792db4b77f2">06091</a>   RwReg      TC_CMR;        <span class="comment">/**&lt; \brief (TcChannel Offset: 0x4) Channel Mode Register */</span>
<a name="l06092"></a>06092   RoReg      Reserved1[2];
<a name="l06093"></a><a class="code" href="struct_tc_channel.html#a8f4d29c1ac1aee6096b0d158797a0c85">06093</a>   RwReg      TC_CV;         <span class="comment">/**&lt; \brief (TcChannel Offset: 0x10) Counter Value */</span>
<a name="l06094"></a><a class="code" href="struct_tc_channel.html#a624ea9d7eebeb63612c18bb498a089eb">06094</a>   RwReg      TC_RA;         <span class="comment">/**&lt; \brief (TcChannel Offset: 0x14) Register A */</span>
<a name="l06095"></a><a class="code" href="struct_tc_channel.html#afdbbfe8409cb5144d4ea6dbd37505c22">06095</a>   RwReg      TC_RB;         <span class="comment">/**&lt; \brief (TcChannel Offset: 0x18) Register B */</span>
<a name="l06096"></a><a class="code" href="struct_tc_channel.html#a0a9b3da4c4541a50d9b80553d74eaa41">06096</a>   RwReg      TC_RC;         <span class="comment">/**&lt; \brief (TcChannel Offset: 0x1C) Register C */</span>
<a name="l06097"></a><a class="code" href="struct_tc_channel.html#a75a4abb44f4981ad0ced45d190850220">06097</a>   RwReg      TC_SR;         <span class="comment">/**&lt; \brief (TcChannel Offset: 0x20) Status Register */</span>
<a name="l06098"></a><a class="code" href="struct_tc_channel.html#a80bd48dde6e68770be7aff357bdb5e43">06098</a>   RwReg      TC_IER;        <span class="comment">/**&lt; \brief (TcChannel Offset: 0x24) Interrupt Enable Register */</span>
<a name="l06099"></a><a class="code" href="struct_tc_channel.html#a6eb5a6aa02a39c37759c4d43ccb7367c">06099</a>   RwReg      TC_IDR;        <span class="comment">/**&lt; \brief (TcChannel Offset: 0x28) Interrupt Disable Register */</span>
<a name="l06100"></a><a class="code" href="struct_tc_channel.html#a2732aaaa71f487538729959ab677f951">06100</a>   RwReg      TC_IMR;        <span class="comment">/**&lt; \brief (TcChannel Offset: 0x2C) Interrupt Mask Register */</span>
<a name="l06101"></a>06101   RoReg      Reserved2[4];
<a name="l06102"></a>06102 } <a class="code" href="struct_tc_channel.html" title="TcChannel hardware registers.">TcChannel</a>;<span class="comment"></span>
<a name="l06103"></a>06103 <span class="comment">/** \brief Tc hardware registers */</span>
<a name="l06104"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#gade643c68c03a7a68a7a0795255b7873b">06104</a> <span class="preprocessor">#define TCCHANNEL_NUMBER 3</span>
<a name="l06105"></a><a class="code" href="struct_tc.html">06105</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l06106"></a><a class="code" href="struct_tc.html#a2c949f9914bdf329bda2a6a34f839886">06106</a>   <a class="code" href="struct_tc_channel.html" title="TcChannel hardware registers.">TcChannel</a>  TC_CHANNEL[TCCHANNEL_NUMBER]; <span class="comment">/**&lt; \brief (Tc Offset: 0x0) channel = 0 .. 2 */</span>
<a name="l06107"></a><a class="code" href="struct_tc.html#a0acff6637dbf5310870a6caf6f5aa704">06107</a>   WoReg      TC_BCR;        <span class="comment">/**&lt; \brief (Tc Offset: 0xC0) Block Control Register */</span>
<a name="l06108"></a><a class="code" href="struct_tc.html#acf8798bac7cfdf7e5c902eaa5c863ba7">06108</a>   RwReg      TC_BMR;        <span class="comment">/**&lt; \brief (Tc Offset: 0xC4) Block Mode Register */</span>
<a name="l06109"></a>06109 } <a class="code" href="struct_tc.html">Tc</a>;
<a name="l06110"></a>06110 <span class="preprocessor">#endif </span><span class="comment">/* __ASSEMBLY__ */</span>
<a name="l06111"></a>06111 <span class="comment">/* -------- TC_CCR : (TC Offset: N/A) Channel Control Register -------- */</span>
<a name="l06112"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#gab20727db0578cb99fdb3b2af243109ab">06112</a> <span class="preprocessor">#define TC_CCR_CLKEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TC_CCR) Counter Clock Enable Command */</span>
<a name="l06113"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#gaebf4140b1d7e2e4775a7963b772349e4">06113</a> <span class="preprocessor">#define TC_CCR_CLKDIS (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (TC_CCR) Counter Clock Disable Command */</span>
<a name="l06114"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga6d55ead13b821b6678a495bf6b3f5bdf">06114</a> <span class="preprocessor">#define TC_CCR_SWTRG (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (TC_CCR) Software Trigger Command */</span>
<a name="l06115"></a>06115 <span class="comment">/* -------- TC_CMR : (TC Offset: N/A) Channel Mode Register -------- */</span>
<a name="l06116"></a>06116 <span class="preprocessor">#define TC_CMR_TCCLKS_Pos 0</span>
<a name="l06117"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga5c93a07bfad31349d453b82f798f5fd6">06117</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CMR_TCCLKS_Msk (0x7u &lt;&lt; TC_CMR_TCCLKS_Pos) </span><span class="comment">/**&lt; \brief (TC_CMR) Clock Selection */</span>
<a name="l06118"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#gaa20ae12804af3120d803d3269867d561">06118</a> <span class="preprocessor">#define   TC_CMR_TCCLKS_TIMER_CLOCK1 (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TC_CMR) Clock selected: TCLK1 */</span>
<a name="l06119"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga058c1de0849964c1d7c13f6c00b25e8c">06119</a> <span class="preprocessor">#define   TC_CMR_TCCLKS_TIMER_CLOCK2 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TC_CMR) Clock selected: TCLK2 */</span>
<a name="l06120"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga477fa50d9440f3a5c828fbd28aee3060">06120</a> <span class="preprocessor">#define   TC_CMR_TCCLKS_TIMER_CLOCK3 (0x2u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TC_CMR) Clock selected: TCLK3 */</span>
<a name="l06121"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga5487b4d5de0bbbad6a0e74ae8ba883fa">06121</a> <span class="preprocessor">#define   TC_CMR_TCCLKS_TIMER_CLOCK4 (0x3u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TC_CMR) Clock selected: TCLK4 */</span>
<a name="l06122"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga0cf686109f878cd3a8ae5a9146b6663c">06122</a> <span class="preprocessor">#define   TC_CMR_TCCLKS_TIMER_CLOCK5 (0x4u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TC_CMR) Clock selected: TCLK5 */</span>
<a name="l06123"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga5ed946830e057bcaf72891bc198b3748">06123</a> <span class="preprocessor">#define   TC_CMR_TCCLKS_XC0 (0x5u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TC_CMR) Clock selected: XC0 */</span>
<a name="l06124"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga6e145d82344a05367f86ccb866e1222f">06124</a> <span class="preprocessor">#define   TC_CMR_TCCLKS_XC1 (0x6u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TC_CMR) Clock selected: XC1 */</span>
<a name="l06125"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga6886aa85bcce9192d21781b498badace">06125</a> <span class="preprocessor">#define   TC_CMR_TCCLKS_XC2 (0x7u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TC_CMR) Clock selected: XC2 */</span>
<a name="l06126"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga566fe9c1e1e304d37a49e139af0238d2">06126</a> <span class="preprocessor">#define TC_CMR_CLKI (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (TC_CMR) Clock Invert */</span>
<a name="l06127"></a>06127 <span class="preprocessor">#define TC_CMR_BURST_Pos 4</span>
<a name="l06128"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#gae9f25567c70a297edf3c3085c0566c2a">06128</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CMR_BURST_Msk (0x3u &lt;&lt; TC_CMR_BURST_Pos) </span><span class="comment">/**&lt; \brief (TC_CMR) Burst Signal Selection */</span>
<a name="l06129"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga45ce5ab86640efc53f822357ae1a1acc">06129</a> <span class="preprocessor">#define   TC_CMR_BURST_NONE (0x0u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (TC_CMR) The clock is not gated by an external signal. */</span>
<a name="l06130"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga608eefd36fd57274714e03ad34c16b20">06130</a> <span class="preprocessor">#define   TC_CMR_BURST_XC0 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (TC_CMR) XC0 is ANDed with the selected clock. */</span>
<a name="l06131"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga1d5177f3d18b1393922599cae384d2f4">06131</a> <span class="preprocessor">#define   TC_CMR_BURST_XC1 (0x2u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (TC_CMR) XC1 is ANDed with the selected clock. */</span>
<a name="l06132"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga79728610424236f5d6ab40606fdedefd">06132</a> <span class="preprocessor">#define   TC_CMR_BURST_XC2 (0x3u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (TC_CMR) XC2 is ANDed with the selected clock. */</span>
<a name="l06133"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga834ac21dd981879ea174a9da8896d1f7">06133</a> <span class="preprocessor">#define TC_CMR_LDBSTOP (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (TC_CMR) Counter Clock Stopped with RB Loading */</span>
<a name="l06134"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga9999cb53fab48adde6f28a5bea1911fe">06134</a> <span class="preprocessor">#define TC_CMR_LDBDIS (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (TC_CMR) Counter Clock Disable with RB Loading */</span>
<a name="l06135"></a>06135 <span class="preprocessor">#define TC_CMR_ETRGEDG_Pos 8</span>
<a name="l06136"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#gad0e38906848c6e791acdfc15362a2135">06136</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CMR_ETRGEDG_Msk (0x3u &lt;&lt; TC_CMR_ETRGEDG_Pos) </span><span class="comment">/**&lt; \brief (TC_CMR) External Trigger Edge Selection */</span>
<a name="l06137"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#gaa5168e94f5f277ca14c9a5fa10e9ca8b">06137</a> <span class="preprocessor">#define   TC_CMR_ETRGEDG_NONE (0x0u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (TC_CMR) The clock is not gated by an external signal. */</span>
<a name="l06138"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#gacfe4af403a5b168d7d9c60979e1633d1">06138</a> <span class="preprocessor">#define   TC_CMR_ETRGEDG_RISING (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (TC_CMR) Rising edge */</span>
<a name="l06139"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga04a2da7b4b06328aa85cb18d98e4f1f8">06139</a> <span class="preprocessor">#define   TC_CMR_ETRGEDG_FALLING (0x2u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (TC_CMR) Falling edge */</span>
<a name="l06140"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga66fc03947cb4daf662c365e32227e846">06140</a> <span class="preprocessor">#define   TC_CMR_ETRGEDG_EDGE (0x3u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (TC_CMR) Each edge */</span>
<a name="l06141"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga27b61c6dc88e6850cb04d38213c2be36">06141</a> <span class="preprocessor">#define TC_CMR_ABETRG (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (TC_CMR) TIOA or TIOB External Trigger Selection */</span>
<a name="l06142"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga6eb59260da5394bac8aff6edbcb67341">06142</a> <span class="preprocessor">#define TC_CMR_CPCTRG (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (TC_CMR) RC Compare Trigger Enable */</span>
<a name="l06143"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#gaeb92866fb982814f6e7afbb19052842a">06143</a> <span class="preprocessor">#define TC_CMR_WAVE (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (TC_CMR)  */</span>
<a name="l06144"></a>06144 <span class="preprocessor">#define TC_CMR_LDRA_Pos 16</span>
<a name="l06145"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#gaa711ed05964f48c157e72aa64f8e2f33">06145</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CMR_LDRA_Msk (0x3u &lt;&lt; TC_CMR_LDRA_Pos) </span><span class="comment">/**&lt; \brief (TC_CMR) RA Loading Selection */</span>
<a name="l06146"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#gafa85a3cabbfc01d82ed90958e4c5e6ea">06146</a> <span class="preprocessor">#define   TC_CMR_LDRA_NONE (0x0u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (TC_CMR) None */</span>
<a name="l06147"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#gaa8b20c4fd96e0c68bbbdcea8365d3fd6">06147</a> <span class="preprocessor">#define   TC_CMR_LDRA_RISING (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (TC_CMR) Rising edge of TIOA */</span>
<a name="l06148"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#gaf914b342afdc9c88e7c6b91290ffabdd">06148</a> <span class="preprocessor">#define   TC_CMR_LDRA_FALLING (0x2u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (TC_CMR) Falling edge of TIOA */</span>
<a name="l06149"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga4f9aabcd8c29ae931d47b7a4245e8fd0">06149</a> <span class="preprocessor">#define   TC_CMR_LDRA_EDGE (0x3u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (TC_CMR) Each edge of TIOA */</span>
<a name="l06150"></a>06150 <span class="preprocessor">#define TC_CMR_LDRB_Pos 18</span>
<a name="l06151"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga88ad079f140d34117dfd15caf59f7bf8">06151</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CMR_LDRB_Msk (0x3u &lt;&lt; TC_CMR_LDRB_Pos) </span><span class="comment">/**&lt; \brief (TC_CMR) RB Loading Selection */</span>
<a name="l06152"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga66d0ba44c90ff39a9bb5e15955289a17">06152</a> <span class="preprocessor">#define   TC_CMR_LDRB_NONE (0x0u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (TC_CMR) None */</span>
<a name="l06153"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#gac94821ea3c2fe6b0d11a6cc53ce004aa">06153</a> <span class="preprocessor">#define   TC_CMR_LDRB_RISING (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (TC_CMR) Rising edge of TIOA */</span>
<a name="l06154"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#gac7b5415fed6b8c1eca81ac603621867f">06154</a> <span class="preprocessor">#define   TC_CMR_LDRB_FALLING (0x2u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (TC_CMR) Falling edge of TIOA */</span>
<a name="l06155"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#gab1498231f3f687a566738cfaad033498">06155</a> <span class="preprocessor">#define   TC_CMR_LDRB_EDGE (0x3u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (TC_CMR) Each edge of TIOA */</span>
<a name="l06156"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga6afe8de98bbf78cefd198d4118073201">06156</a> <span class="preprocessor">#define TC_CMR_CPCSTOP (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (TC_CMR) Counter Clock Stopped with RC Compare */</span>
<a name="l06157"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga9081309b6d3f6fdb863564f10cd7fd11">06157</a> <span class="preprocessor">#define TC_CMR_CPCDIS (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (TC_CMR) Counter Clock Disable with RC Compare */</span>
<a name="l06158"></a>06158 <span class="preprocessor">#define TC_CMR_EEVTEDG_Pos 8</span>
<a name="l06159"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga96c76272ca0e4282e71b00fa216fa424">06159</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CMR_EEVTEDG_Msk (0x3u &lt;&lt; TC_CMR_EEVTEDG_Pos) </span><span class="comment">/**&lt; \brief (TC_CMR) External Event Edge Selection */</span>
<a name="l06160"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga5e25882704e565a062a05cfa2fd0651b">06160</a> <span class="preprocessor">#define   TC_CMR_EEVTEDG_NONE (0x0u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (TC_CMR) None */</span>
<a name="l06161"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#gaa31b8ac257304cc20c5897e4deae63e6">06161</a> <span class="preprocessor">#define   TC_CMR_EEVTEDG_RISING (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (TC_CMR) Rising edge */</span>
<a name="l06162"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga732bfa025c1fe58b7a8e908e0f3d556f">06162</a> <span class="preprocessor">#define   TC_CMR_EEVTEDG_FALLING (0x2u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (TC_CMR) Falling edge */</span>
<a name="l06163"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga5ec06efb1d2022e79f495d5fb89d8e2a">06163</a> <span class="preprocessor">#define   TC_CMR_EEVTEDG_EDGE (0x3u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (TC_CMR) Each edge */</span>
<a name="l06164"></a>06164 <span class="preprocessor">#define TC_CMR_EEVT_Pos 10</span>
<a name="l06165"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#gac71a3a280b86be01ab10dd368710fcac">06165</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CMR_EEVT_Msk (0x3u &lt;&lt; TC_CMR_EEVT_Pos) </span><span class="comment">/**&lt; \brief (TC_CMR) External Event Selection */</span>
<a name="l06166"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#gac8946e6dbb448bb71e1a164b077d46c1">06166</a> <span class="preprocessor">#define   TC_CMR_EEVT_TIOB (0x0u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (TC_CMR) TIOB */</span>
<a name="l06167"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#gace3ee404e3346d14cc959a39ff6ebc86">06167</a> <span class="preprocessor">#define   TC_CMR_EEVT_XC0 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (TC_CMR) XC0 */</span>
<a name="l06168"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga6feabe21a0a8ca42f39e49fee3f812a0">06168</a> <span class="preprocessor">#define   TC_CMR_EEVT_XC1 (0x2u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (TC_CMR) XC1 */</span>
<a name="l06169"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga01d03717c807e7d3b0fa284ed5492440">06169</a> <span class="preprocessor">#define   TC_CMR_EEVT_XC2 (0x3u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (TC_CMR) XC2 */</span>
<a name="l06170"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#gaafd0852edf24d6ca6fb83347155ba3bb">06170</a> <span class="preprocessor">#define TC_CMR_ENETRG (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (TC_CMR) External Event Trigger Enable */</span>
<a name="l06171"></a>06171 <span class="preprocessor">#define TC_CMR_WAVSEL_Pos 13</span>
<a name="l06172"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga476ec4a77e55ed189b1374f5f4372aa6">06172</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CMR_WAVSEL_Msk (0x3u &lt;&lt; TC_CMR_WAVSEL_Pos) </span><span class="comment">/**&lt; \brief (TC_CMR) Waveform Selection */</span>
<a name="l06173"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga8178a31417df2948633be06b0769d876">06173</a> <span class="preprocessor">#define   TC_CMR_WAVSEL_UP (0x0u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (TC_CMR) UP mode without automatic trigger on RC Compare */</span>
<a name="l06174"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#gac02b02420f7421491c1576b51c33f31b">06174</a> <span class="preprocessor">#define   TC_CMR_WAVSEL_UPDOWN (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (TC_CMR) UPDOWN mode without automatic trigger on RC Compare */</span>
<a name="l06175"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga9a1a224dcd2cefaccb15c9e9881085e0">06175</a> <span class="preprocessor">#define   TC_CMR_WAVSEL_UP_RC (0x2u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (TC_CMR) UP mode with automatic trigger on RC Compare */</span>
<a name="l06176"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#gaaa3f08ce3933bf3ebb193e50603ad965">06176</a> <span class="preprocessor">#define   TC_CMR_WAVSEL_UPDOWN_RC (0x3u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (TC_CMR) UPDOWN mode with automatic trigger on RC Compare */</span>
<a name="l06177"></a>06177 <span class="preprocessor">#define TC_CMR_ACPA_Pos 16</span>
<a name="l06178"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga807c9daff8d2ad683e2ce7c377980462">06178</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CMR_ACPA_Msk (0x3u &lt;&lt; TC_CMR_ACPA_Pos) </span><span class="comment">/**&lt; \brief (TC_CMR) RA Compare Effect on TIOA */</span>
<a name="l06179"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#gaaaf76c0a728d7c7769d2616479a1d603">06179</a> <span class="preprocessor">#define   TC_CMR_ACPA_NONE (0x0u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (TC_CMR) None */</span>
<a name="l06180"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#gaaf831f5e7fec82eed59ff2d98f15fe42">06180</a> <span class="preprocessor">#define   TC_CMR_ACPA_SET (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (TC_CMR) Set */</span>
<a name="l06181"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#gae47a31d50d6009c29e0ddb24c68d09e6">06181</a> <span class="preprocessor">#define   TC_CMR_ACPA_CLEAR (0x2u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (TC_CMR) Clear */</span>
<a name="l06182"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#gace43ac7e1cec91485ca6af3f2f8dd624">06182</a> <span class="preprocessor">#define   TC_CMR_ACPA_TOGGLE (0x3u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (TC_CMR) Toggle */</span>
<a name="l06183"></a>06183 <span class="preprocessor">#define TC_CMR_ACPC_Pos 18</span>
<a name="l06184"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#gaf037c4c59477c41a4b6cbb48107e245f">06184</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CMR_ACPC_Msk (0x3u &lt;&lt; TC_CMR_ACPC_Pos) </span><span class="comment">/**&lt; \brief (TC_CMR) RC Compare Effect on TIOA */</span>
<a name="l06185"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#gaa65d96e653812383a08cc934d1a11527">06185</a> <span class="preprocessor">#define   TC_CMR_ACPC_NONE (0x0u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (TC_CMR) None */</span>
<a name="l06186"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#gaef371013758c5e3400fb9eb4aca3ad97">06186</a> <span class="preprocessor">#define   TC_CMR_ACPC_SET (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (TC_CMR) Set */</span>
<a name="l06187"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#gaf00a75a731e29f46379af2acd9bdb592">06187</a> <span class="preprocessor">#define   TC_CMR_ACPC_CLEAR (0x2u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (TC_CMR) Clear */</span>
<a name="l06188"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga5e3cd053d80c1b5ca6ffd222fb6092fa">06188</a> <span class="preprocessor">#define   TC_CMR_ACPC_TOGGLE (0x3u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (TC_CMR) Toggle */</span>
<a name="l06189"></a>06189 <span class="preprocessor">#define TC_CMR_AEEVT_Pos 20</span>
<a name="l06190"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga559f5db6eb493e1919b14734f5478d45">06190</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CMR_AEEVT_Msk (0x3u &lt;&lt; TC_CMR_AEEVT_Pos) </span><span class="comment">/**&lt; \brief (TC_CMR) External Event Effect on TIOA */</span>
<a name="l06191"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#gab5a798975f4258ceb5453e867cd6650d">06191</a> <span class="preprocessor">#define   TC_CMR_AEEVT_NONE (0x0u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (TC_CMR) None */</span>
<a name="l06192"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#gacc31ed1092507fd220056f70b3f1494d">06192</a> <span class="preprocessor">#define   TC_CMR_AEEVT_SET (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (TC_CMR) Set */</span>
<a name="l06193"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga468f5862a8b0493776dc268690b2b99f">06193</a> <span class="preprocessor">#define   TC_CMR_AEEVT_CLEAR (0x2u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (TC_CMR) Clear */</span>
<a name="l06194"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga9405fa091e05084990fbcfed24c20578">06194</a> <span class="preprocessor">#define   TC_CMR_AEEVT_TOGGLE (0x3u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (TC_CMR) Toggle */</span>
<a name="l06195"></a>06195 <span class="preprocessor">#define TC_CMR_ASWTRG_Pos 22</span>
<a name="l06196"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#gabf5059d23a8c75c2c1be1cac4d5729ed">06196</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CMR_ASWTRG_Msk (0x3u &lt;&lt; TC_CMR_ASWTRG_Pos) </span><span class="comment">/**&lt; \brief (TC_CMR) Software Trigger Effect on TIOA */</span>
<a name="l06197"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga4ca7e002aea13a1e115f763d46d42d02">06197</a> <span class="preprocessor">#define   TC_CMR_ASWTRG_NONE (0x0u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (TC_CMR) None */</span>
<a name="l06198"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga36f7d5cdd760d72c16ab1b0a815d5c1f">06198</a> <span class="preprocessor">#define   TC_CMR_ASWTRG_SET (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (TC_CMR) Set */</span>
<a name="l06199"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#gab0d7085eb8309c3bf73a7ffec0f3c1e3">06199</a> <span class="preprocessor">#define   TC_CMR_ASWTRG_CLEAR (0x2u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (TC_CMR) Clear */</span>
<a name="l06200"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga6229d28a08794c88f171d9148e10bf1b">06200</a> <span class="preprocessor">#define   TC_CMR_ASWTRG_TOGGLE (0x3u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (TC_CMR) Toggle */</span>
<a name="l06201"></a>06201 <span class="preprocessor">#define TC_CMR_BCPB_Pos 24</span>
<a name="l06202"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga85630009935cadebe9e293732146e536">06202</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CMR_BCPB_Msk (0x3u &lt;&lt; TC_CMR_BCPB_Pos) </span><span class="comment">/**&lt; \brief (TC_CMR) RB Compare Effect on TIOB */</span>
<a name="l06203"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga9c2b62d08ae033f7719522139e410828">06203</a> <span class="preprocessor">#define   TC_CMR_BCPB_NONE (0x0u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (TC_CMR) None */</span>
<a name="l06204"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga429569bee903b4e16a7c82c0aea8f670">06204</a> <span class="preprocessor">#define   TC_CMR_BCPB_SET (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (TC_CMR) Set */</span>
<a name="l06205"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#gacbc61824219cedf8f7c3918ff057fc98">06205</a> <span class="preprocessor">#define   TC_CMR_BCPB_CLEAR (0x2u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (TC_CMR) Clear */</span>
<a name="l06206"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#gaca4bdee52b48e6b85cdba78d73b9e91c">06206</a> <span class="preprocessor">#define   TC_CMR_BCPB_TOGGLE (0x3u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (TC_CMR) Toggle */</span>
<a name="l06207"></a>06207 <span class="preprocessor">#define TC_CMR_BCPC_Pos 26</span>
<a name="l06208"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga628d44d10b35c77f56d78d7185420b9f">06208</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CMR_BCPC_Msk (0x3u &lt;&lt; TC_CMR_BCPC_Pos) </span><span class="comment">/**&lt; \brief (TC_CMR) RC Compare Effect on TIOB */</span>
<a name="l06209"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga82f41a965cd613a41f8a128547181be6">06209</a> <span class="preprocessor">#define   TC_CMR_BCPC_NONE (0x0u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (TC_CMR) None */</span>
<a name="l06210"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga399185b7641d68748be40a4398b7f248">06210</a> <span class="preprocessor">#define   TC_CMR_BCPC_SET (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (TC_CMR) Set */</span>
<a name="l06211"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#gaf6f687f330fe4ce8eb8ad1b1cdf3f570">06211</a> <span class="preprocessor">#define   TC_CMR_BCPC_CLEAR (0x2u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (TC_CMR) Clear */</span>
<a name="l06212"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga38bc089486a8f1688b9cfb7503f19acb">06212</a> <span class="preprocessor">#define   TC_CMR_BCPC_TOGGLE (0x3u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (TC_CMR) Toggle */</span>
<a name="l06213"></a>06213 <span class="preprocessor">#define TC_CMR_BEEVT_Pos 28</span>
<a name="l06214"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga9e6c61f7a9e5698bafc4f808a8c4b0c2">06214</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CMR_BEEVT_Msk (0x3u &lt;&lt; TC_CMR_BEEVT_Pos) </span><span class="comment">/**&lt; \brief (TC_CMR) External Event Effect on TIOB */</span>
<a name="l06215"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#gabc892e661a7d6eba31c2037e26a21dc4">06215</a> <span class="preprocessor">#define   TC_CMR_BEEVT_NONE (0x0u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (TC_CMR) None */</span>
<a name="l06216"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#gaab92ac9dfdbf878cc02020917cc6c456">06216</a> <span class="preprocessor">#define   TC_CMR_BEEVT_SET (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (TC_CMR) Set */</span>
<a name="l06217"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga8be31b117bebadab9c443c8192334195">06217</a> <span class="preprocessor">#define   TC_CMR_BEEVT_CLEAR (0x2u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (TC_CMR) Clear */</span>
<a name="l06218"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#gaa031ce71f4f448f11e5453b501f1ef3f">06218</a> <span class="preprocessor">#define   TC_CMR_BEEVT_TOGGLE (0x3u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (TC_CMR) Toggle */</span>
<a name="l06219"></a>06219 <span class="preprocessor">#define TC_CMR_BSWTRG_Pos 30</span>
<a name="l06220"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga07c73f0785e7a2f99dce331673437d13">06220</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CMR_BSWTRG_Msk (0x3u &lt;&lt; TC_CMR_BSWTRG_Pos) </span><span class="comment">/**&lt; \brief (TC_CMR) Software Trigger Effect on TIOB */</span>
<a name="l06221"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga930d796e90c97c8ffa754fbe41e96f92">06221</a> <span class="preprocessor">#define   TC_CMR_BSWTRG_NONE (0x0u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (TC_CMR) None */</span>
<a name="l06222"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga079787982f83a5dfa9c6597a48ceccee">06222</a> <span class="preprocessor">#define   TC_CMR_BSWTRG_SET (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (TC_CMR) Set */</span>
<a name="l06223"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#gaeaf07cca9a20045d081dadf8375ebea3">06223</a> <span class="preprocessor">#define   TC_CMR_BSWTRG_CLEAR (0x2u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (TC_CMR) Clear */</span>
<a name="l06224"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga023831ff86ad82a1f5870865421a45a2">06224</a> <span class="preprocessor">#define   TC_CMR_BSWTRG_TOGGLE (0x3u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (TC_CMR) Toggle */</span>
<a name="l06225"></a>06225 <span class="comment">/* -------- TC_CV : (TC Offset: N/A) Counter Value -------- */</span>
<a name="l06226"></a>06226 <span class="preprocessor">#define TC_CV_CV_Pos 0</span>
<a name="l06227"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#gaab5ff8c35bbd12e98605d42976ff13de">06227</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CV_CV_Msk (0xffffffffu &lt;&lt; TC_CV_CV_Pos) </span><span class="comment">/**&lt; \brief (TC_CV) Counter Value */</span>
<a name="l06228"></a>06228 <span class="comment">/* -------- TC_RA : (TC Offset: N/A) Register A -------- */</span>
<a name="l06229"></a>06229 <span class="preprocessor">#define TC_RA_RA_Pos 0</span>
<a name="l06230"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga0dfbc7c0139d4f0032f7998ae5108fe7">06230</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_RA_RA_Msk (0xffffffffu &lt;&lt; TC_RA_RA_Pos) </span><span class="comment">/**&lt; \brief (TC_RA) Register A */</span>
<a name="l06231"></a>06231 <span class="preprocessor">#define TC_RA_RA(value) ((TC_RA_RA_Msk &amp; ((value) &lt;&lt; TC_RA_RA_Pos)))</span>
<a name="l06232"></a>06232 <span class="preprocessor"></span><span class="comment">/* -------- TC_RB : (TC Offset: N/A) Register B -------- */</span>
<a name="l06233"></a>06233 <span class="preprocessor">#define TC_RB_RB_Pos 0</span>
<a name="l06234"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga7a84de251a30eb169a039fa7f2c681f5">06234</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_RB_RB_Msk (0xffffffffu &lt;&lt; TC_RB_RB_Pos) </span><span class="comment">/**&lt; \brief (TC_RB) Register B */</span>
<a name="l06235"></a>06235 <span class="preprocessor">#define TC_RB_RB(value) ((TC_RB_RB_Msk &amp; ((value) &lt;&lt; TC_RB_RB_Pos)))</span>
<a name="l06236"></a>06236 <span class="preprocessor"></span><span class="comment">/* -------- TC_RC : (TC Offset: N/A) Register C -------- */</span>
<a name="l06237"></a>06237 <span class="preprocessor">#define TC_RC_RC_Pos 0</span>
<a name="l06238"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#gaacd93777f7f14af1f74e35c086882396">06238</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_RC_RC_Msk (0xffffffffu &lt;&lt; TC_RC_RC_Pos) </span><span class="comment">/**&lt; \brief (TC_RC) Register C */</span>
<a name="l06239"></a>06239 <span class="preprocessor">#define TC_RC_RC(value) ((TC_RC_RC_Msk &amp; ((value) &lt;&lt; TC_RC_RC_Pos)))</span>
<a name="l06240"></a>06240 <span class="preprocessor"></span><span class="comment">/* -------- TC_SR : (TC Offset: N/A) Status Register -------- */</span>
<a name="l06241"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga595373c366b63e6ae96ac90a25e64189">06241</a> <span class="preprocessor">#define TC_SR_COVFS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TC_SR) Counter Overflow Status */</span>
<a name="l06242"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga95e4999de3691ac1db52958c3b5bf546">06242</a> <span class="preprocessor">#define TC_SR_LOVRS (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (TC_SR) Load Overrun Status */</span>
<a name="l06243"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga77b91c0ea7209805827c525b4e55c0e8">06243</a> <span class="preprocessor">#define TC_SR_CPAS (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (TC_SR) RA Compare Status */</span>
<a name="l06244"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga3604aa8fdb7794a0ee6216e935ca9ac1">06244</a> <span class="preprocessor">#define TC_SR_CPBS (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (TC_SR) RB Compare Status */</span>
<a name="l06245"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga941e48bbe586a4b1a126790c212e6792">06245</a> <span class="preprocessor">#define TC_SR_CPCS (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (TC_SR) RC Compare Status */</span>
<a name="l06246"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#gaa63acfa051ed6a0082f6f4ff1ca2031c">06246</a> <span class="preprocessor">#define TC_SR_LDRAS (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (TC_SR) RA Loading Status */</span>
<a name="l06247"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga61a912956de4da77ae6d6c154bc1d27b">06247</a> <span class="preprocessor">#define TC_SR_LDRBS (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (TC_SR) RB Loading Status */</span>
<a name="l06248"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga5da7294166967f6c9ac3a00d50830e00">06248</a> <span class="preprocessor">#define TC_SR_ETRGS (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (TC_SR) External Trigger Status */</span>
<a name="l06249"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#gadf3559e378a4a0fe9745038f811aea5b">06249</a> <span class="preprocessor">#define TC_SR_CLKSTA (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (TC_SR) Clock Enabling Status */</span>
<a name="l06250"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga9e21e00d626ca663a12445b1b506adb9">06250</a> <span class="preprocessor">#define TC_SR_MTIOA (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (TC_SR) TIOA Mirror */</span>
<a name="l06251"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga20761ebe7f4325c8b8d10a4930402bfc">06251</a> <span class="preprocessor">#define TC_SR_MTIOB (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (TC_SR) TIOB Mirror */</span>
<a name="l06252"></a>06252 <span class="comment">/* -------- TC_IER : (TC Offset: N/A) Interrupt Enable Register -------- */</span>
<a name="l06253"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga7e1a5b31a964cff48c0c3aef86320ab9">06253</a> <span class="preprocessor">#define TC_IER_COVFS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TC_IER) Counter Overflow */</span>
<a name="l06254"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga9f3791ca8d5fab5d6108905ccac09234">06254</a> <span class="preprocessor">#define TC_IER_LOVRS (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (TC_IER) Load Overrun */</span>
<a name="l06255"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#gaadf49248f793d7ebc0566d1097410ca6">06255</a> <span class="preprocessor">#define TC_IER_CPAS (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (TC_IER) RA Compare */</span>
<a name="l06256"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#gaeb33745d635e727b18d71671139b24cb">06256</a> <span class="preprocessor">#define TC_IER_CPBS (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (TC_IER) RB Compare */</span>
<a name="l06257"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga6b0e5b25ddd28d50f17e0091555ae706">06257</a> <span class="preprocessor">#define TC_IER_CPCS (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (TC_IER) RC Compare */</span>
<a name="l06258"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga9766afc1f46f9197286a900ce50391b0">06258</a> <span class="preprocessor">#define TC_IER_LDRAS (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (TC_IER) RA Loading */</span>
<a name="l06259"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga9ee67358235d5c933f801b1509c3d9e2">06259</a> <span class="preprocessor">#define TC_IER_LDRBS (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (TC_IER) RB Loading */</span>
<a name="l06260"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#gaa2b4756e419adce8a3e402aafea949d6">06260</a> <span class="preprocessor">#define TC_IER_ETRGS (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (TC_IER) External Trigger */</span>
<a name="l06261"></a>06261 <span class="comment">/* -------- TC_IDR : (TC Offset: N/A) Interrupt Disable Register -------- */</span>
<a name="l06262"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga28a0274445eca660b450247ceb098bfe">06262</a> <span class="preprocessor">#define TC_IDR_COVFS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TC_IDR) Counter Overflow */</span>
<a name="l06263"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga614177266d4b582ea94d2246acdf8604">06263</a> <span class="preprocessor">#define TC_IDR_LOVRS (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (TC_IDR) Load Overrun */</span>
<a name="l06264"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#gac39fafb442ff460faf85154b41e80a62">06264</a> <span class="preprocessor">#define TC_IDR_CPAS (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (TC_IDR) RA Compare */</span>
<a name="l06265"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga4143d5ca6d497795208668c5061fdf04">06265</a> <span class="preprocessor">#define TC_IDR_CPBS (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (TC_IDR) RB Compare */</span>
<a name="l06266"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga0b1c7a4c94e1d57653779f1beedbc007">06266</a> <span class="preprocessor">#define TC_IDR_CPCS (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (TC_IDR) RC Compare */</span>
<a name="l06267"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga6a7b6d5abf091f07b068c12beac5b476">06267</a> <span class="preprocessor">#define TC_IDR_LDRAS (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (TC_IDR) RA Loading */</span>
<a name="l06268"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga06fbc472268a129c3657961ecbd5010d">06268</a> <span class="preprocessor">#define TC_IDR_LDRBS (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (TC_IDR) RB Loading */</span>
<a name="l06269"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#gabde4f7bc7f912c64cb04e6a42e2d3b70">06269</a> <span class="preprocessor">#define TC_IDR_ETRGS (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (TC_IDR) External Trigger */</span>
<a name="l06270"></a>06270 <span class="comment">/* -------- TC_IMR : (TC Offset: N/A) Interrupt Mask Register -------- */</span>
<a name="l06271"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#gabab742c68eea1b3f7ea52bf95449b64e">06271</a> <span class="preprocessor">#define TC_IMR_COVFS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TC_IMR) Counter Overflow */</span>
<a name="l06272"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga17540460961a2680cd60f9eca711102d">06272</a> <span class="preprocessor">#define TC_IMR_LOVRS (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (TC_IMR) Load Overrun */</span>
<a name="l06273"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga7b0228550d8039b92d1a1c35d949fa34">06273</a> <span class="preprocessor">#define TC_IMR_CPAS (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (TC_IMR) RA Compare */</span>
<a name="l06274"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#gae43afe1a70c098ea34f8674ac8e2783e">06274</a> <span class="preprocessor">#define TC_IMR_CPBS (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (TC_IMR) RB Compare */</span>
<a name="l06275"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#gaf28ab62a2e18525c76c03616a7e10f6c">06275</a> <span class="preprocessor">#define TC_IMR_CPCS (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (TC_IMR) RC Compare */</span>
<a name="l06276"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga8a8e4498622e5d83b592c0cc3f973333">06276</a> <span class="preprocessor">#define TC_IMR_LDRAS (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (TC_IMR) RA Loading */</span>
<a name="l06277"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#gad8c20ca187e7fee05e44df4c5c47c64d">06277</a> <span class="preprocessor">#define TC_IMR_LDRBS (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (TC_IMR) RB Loading */</span>
<a name="l06278"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga74568f224b88cb57e35917c2162cd751">06278</a> <span class="preprocessor">#define TC_IMR_ETRGS (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (TC_IMR) External Trigger */</span>
<a name="l06279"></a>06279 <span class="comment">/* -------- TC_BCR : (TC Offset: 0xC0) Block Control Register -------- */</span>
<a name="l06280"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga0c28d6cd2d4a6fd70394ff217fbae47c">06280</a> <span class="preprocessor">#define TC_BCR_SYNC (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TC_BCR) Synchro Command */</span>
<a name="l06281"></a>06281 <span class="comment">/* -------- TC_BMR : (TC Offset: 0xC4) Block Mode Register -------- */</span>
<a name="l06282"></a>06282 <span class="preprocessor">#define TC_BMR_TC0XC0S_Pos 0</span>
<a name="l06283"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga0281e7b1ca7116631768dab0b6fe934c">06283</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_BMR_TC0XC0S_Msk (0x3u &lt;&lt; TC_BMR_TC0XC0S_Pos) </span><span class="comment">/**&lt; \brief (TC_BMR) External Clock Signal 0 Selection */</span>
<a name="l06284"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga408b658b31224f9ef58c0d395158444d">06284</a> <span class="preprocessor">#define   TC_BMR_TC0XC0S_TCLK0 (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TC_BMR) Signal connected to XC0: TCLK0 */</span>
<a name="l06285"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga89257bbe18736a3963153214f9d2030e">06285</a> <span class="preprocessor">#define   TC_BMR_TC0XC0S_TIOA1 (0x2u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TC_BMR) Signal connected to XC0: TIOA1 */</span>
<a name="l06286"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#gaf07b197028dcc26de2dd8ef72b6504df">06286</a> <span class="preprocessor">#define   TC_BMR_TC0XC0S_TIOA2 (0x3u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TC_BMR) Signal connected to XC0: TIOA2 */</span>
<a name="l06287"></a>06287 <span class="preprocessor">#define TC_BMR_TC1XC1S_Pos 2</span>
<a name="l06288"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga2e1b91e8b76dce9f3a8d515f363f53d7">06288</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_BMR_TC1XC1S_Msk (0x3u &lt;&lt; TC_BMR_TC1XC1S_Pos) </span><span class="comment">/**&lt; \brief (TC_BMR) External Clock Signal 1 Selection */</span>
<a name="l06289"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#gaaf0cc25bb918a14a4d8cbfcac63f8eee">06289</a> <span class="preprocessor">#define   TC_BMR_TC1XC1S_TCLK1 (0x0u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (TC_BMR) Signal connected to XC1: TCLK1 */</span>
<a name="l06290"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#gaf2ac309750f5db4c3e48cef5d8b067a9">06290</a> <span class="preprocessor">#define   TC_BMR_TC1XC1S_TIOA0 (0x2u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (TC_BMR) Signal connected to XC1: TIOA0 */</span>
<a name="l06291"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga61759178d717d33562bd7d4ebe582a23">06291</a> <span class="preprocessor">#define   TC_BMR_TC1XC1S_TIOA2 (0x3u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (TC_BMR) Signal connected to XC1: TIOA2 */</span>
<a name="l06292"></a>06292 <span class="preprocessor">#define TC_BMR_TC2XC2S_Pos 4</span>
<a name="l06293"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga0386aecbaee10f0c4319f822757839fa">06293</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_BMR_TC2XC2S_Msk (0x3u &lt;&lt; TC_BMR_TC2XC2S_Pos) </span><span class="comment">/**&lt; \brief (TC_BMR) External Clock Signal 2 Selection */</span>
<a name="l06294"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#gad074f4d31095d48a9c881a63d7a7853b">06294</a> <span class="preprocessor">#define   TC_BMR_TC2XC2S_TCLK2 (0x0u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (TC_BMR) Signal connected to XC2: TCLK2 */</span>
<a name="l06295"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#ga8accbedb62b88681355f687685fb1666">06295</a> <span class="preprocessor">#define   TC_BMR_TC2XC2S_TIOA1 (0x2u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (TC_BMR) Signal connected to XC2: TIOA1 */</span>
<a name="l06296"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_c.html#gab7243e0446eab8ebefbb6b7c181761f7">06296</a> <span class="preprocessor">#define   TC_BMR_TC2XC2S_TIOA2 (0x3u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (TC_BMR) Signal connected to XC2: TIOA2 */</span>
<a name="l06297"></a>06297 <span class="comment"></span>
<a name="l06298"></a>06298 <span class="comment">/*@}*/</span>
<a name="l06299"></a>06299 
<a name="l06300"></a>06300 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l06301"></a>06301 <span class="comment">/**  SOFTWARE API DEFINITION FOR Two-wire Interface */</span>
<a name="l06302"></a>06302 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l06303"></a>06303 <span class="comment">/** \addtogroup AT91SAM9G15_TWI Two-wire Interface */</span><span class="comment"></span>
<a name="l06304"></a>06304 <span class="comment">/*@{*/</span>
<a name="l06305"></a>06305 
<a name="l06306"></a>06306 <span class="preprocessor">#ifndef __ASSEMBLY__</span>
<a name="l06307"></a>06307 <span class="preprocessor"></span><span class="comment">/** \brief Twi hardware registers */</span>
<a name="l06308"></a><a class="code" href="struct_twi.html">06308</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l06309"></a><a class="code" href="struct_twi.html#a4ef8e83d4b48d843d1e8e39d79dd1d04">06309</a>   WoReg TWI_CR;       <span class="comment">/**&lt; \brief (Twi Offset: 0x00) Control Register */</span>
<a name="l06310"></a><a class="code" href="struct_twi.html#a53c8c1c75d4a91e999650cfdd6be7366">06310</a>   RwReg TWI_MMR;      <span class="comment">/**&lt; \brief (Twi Offset: 0x04) Master Mode Register */</span>
<a name="l06311"></a><a class="code" href="struct_twi.html#a7e7df8b05687736d316c6431d7f87dd4">06311</a>   RwReg TWI_SMR;      <span class="comment">/**&lt; \brief (Twi Offset: 0x08) Slave Mode Register */</span>
<a name="l06312"></a><a class="code" href="struct_twi.html#a6d93669c648543d5e282c488041533d6">06312</a>   RwReg TWI_IADR;     <span class="comment">/**&lt; \brief (Twi Offset: 0x0C) Internal Address Register */</span>
<a name="l06313"></a><a class="code" href="struct_twi.html#aa6fe18f5c1772ed888db8647258c25be">06313</a>   RwReg TWI_CWGR;     <span class="comment">/**&lt; \brief (Twi Offset: 0x10) Clock Waveform Generator Register */</span>
<a name="l06314"></a>06314   RoReg Reserved1[3];
<a name="l06315"></a><a class="code" href="struct_twi.html#af63138d37114599e65e9fbdcda9a9584">06315</a>   RoReg TWI_SR;       <span class="comment">/**&lt; \brief (Twi Offset: 0x20) Status Register */</span>
<a name="l06316"></a><a class="code" href="struct_twi.html#a255c3885e14854c2f43aeb01b0004f7d">06316</a>   WoReg TWI_IER;      <span class="comment">/**&lt; \brief (Twi Offset: 0x24) Interrupt Enable Register */</span>
<a name="l06317"></a><a class="code" href="struct_twi.html#ad4d348a4c7274b49801f9ebed4a19ea2">06317</a>   WoReg TWI_IDR;      <span class="comment">/**&lt; \brief (Twi Offset: 0x28) Interrupt Disable Register */</span>
<a name="l06318"></a><a class="code" href="struct_twi.html#af1288375de2bbdabc87b9664b435ca98">06318</a>   RoReg TWI_IMR;      <span class="comment">/**&lt; \brief (Twi Offset: 0x2C) Interrupt Mask Register */</span>
<a name="l06319"></a><a class="code" href="struct_twi.html#a150bf26aa1195abd31ef45fb9786aeb1">06319</a>   RoReg TWI_RHR;      <span class="comment">/**&lt; \brief (Twi Offset: 0x30) Receive Holding Register */</span>
<a name="l06320"></a><a class="code" href="struct_twi.html#a5dc8b413154123e605947c2690d8b04f">06320</a>   WoReg TWI_THR;      <span class="comment">/**&lt; \brief (Twi Offset: 0x34) Transmit Holding Register */</span>
<a name="l06321"></a>06321 } <a class="code" href="struct_twi.html" title="Twi hardware registers.">Twi</a>;
<a name="l06322"></a>06322 <span class="preprocessor">#endif </span><span class="comment">/* __ASSEMBLY__ */</span>
<a name="l06323"></a>06323 <span class="comment">/* -------- TWI_CR : (TWI Offset: 0x00) Control Register -------- */</span>
<a name="l06324"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_w_i.html#ga328d3bc5d5f0e7932b7c032cbfd0e5d7">06324</a> <span class="preprocessor">#define TWI_CR_START (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TWI_CR) Send a START Condition */</span>
<a name="l06325"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_w_i.html#ga7813f2f3303fcc31ea40f2f740e7619c">06325</a> <span class="preprocessor">#define TWI_CR_STOP (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (TWI_CR) Send a STOP Condition */</span>
<a name="l06326"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_w_i.html#gafcd9b4ac6f2a1a947bfef8ee6ed23ec1">06326</a> <span class="preprocessor">#define TWI_CR_MSEN (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (TWI_CR) TWI Master Mode Enabled */</span>
<a name="l06327"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_w_i.html#ga4d1edde727ae2f2fb8af47bb1fa79f29">06327</a> <span class="preprocessor">#define TWI_CR_MSDIS (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (TWI_CR) TWI Master Mode Disabled */</span>
<a name="l06328"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_w_i.html#ga5e1d0134643e33cbf772c1ea49506844">06328</a> <span class="preprocessor">#define TWI_CR_SVEN (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (TWI_CR) TWI Slave Mode Enabled */</span>
<a name="l06329"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_w_i.html#gae016ecef7f10bdcac8de258529b7c0e2">06329</a> <span class="preprocessor">#define TWI_CR_SVDIS (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (TWI_CR) TWI Slave Mode Disabled */</span>
<a name="l06330"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_w_i.html#gaa1085b452d089e822261beef0a9a7401">06330</a> <span class="preprocessor">#define TWI_CR_QUICK (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (TWI_CR) SMBUS Quick Command */</span>
<a name="l06331"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_w_i.html#ga3d30ed9d14e20f72a7c6d48b30a955d7">06331</a> <span class="preprocessor">#define TWI_CR_SWRST (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (TWI_CR) Software Reset */</span>
<a name="l06332"></a>06332 <span class="comment">/* -------- TWI_MMR : (TWI Offset: 0x04) Master Mode Register -------- */</span>
<a name="l06333"></a>06333 <span class="preprocessor">#define TWI_MMR_IADRSZ_Pos 8</span>
<a name="l06334"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_w_i.html#ga6c919fb57f076c83b045d50bab01bd70">06334</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_MMR_IADRSZ_Msk (0x3u &lt;&lt; TWI_MMR_IADRSZ_Pos) </span><span class="comment">/**&lt; \brief (TWI_MMR) Internal Device Address Size */</span>
<a name="l06335"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_w_i.html#ga6c0250ea7d21a43e241f069064b26956">06335</a> <span class="preprocessor">#define   TWI_MMR_IADRSZ_NONE (0x0u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (TWI_MMR) No internal device address */</span>
<a name="l06336"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_w_i.html#ga6cd79dde0b74cc7032dfc5b70c5f1752">06336</a> <span class="preprocessor">#define   TWI_MMR_IADRSZ_1_BYTE (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (TWI_MMR) One-byte internal device address */</span>
<a name="l06337"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_w_i.html#ga77948985298db0560a8e5da8ae253bce">06337</a> <span class="preprocessor">#define   TWI_MMR_IADRSZ_2_BYTE (0x2u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (TWI_MMR) Two-byte internal device address */</span>
<a name="l06338"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_w_i.html#gaae7da5793118e71b189e0c4b5ddc2b64">06338</a> <span class="preprocessor">#define   TWI_MMR_IADRSZ_3_BYTE (0x3u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (TWI_MMR) Three-byte internal device address */</span>
<a name="l06339"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_w_i.html#ga152f8f340bea789e835e659e1bc8c40c">06339</a> <span class="preprocessor">#define TWI_MMR_MREAD (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (TWI_MMR) Master Read Direction */</span>
<a name="l06340"></a>06340 <span class="preprocessor">#define TWI_MMR_DADR_Pos 16</span>
<a name="l06341"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_w_i.html#ga88f13eb71ef9f54331a541243f165107">06341</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_MMR_DADR_Msk (0x7fu &lt;&lt; TWI_MMR_DADR_Pos) </span><span class="comment">/**&lt; \brief (TWI_MMR) Device Address */</span>
<a name="l06342"></a>06342 <span class="preprocessor">#define TWI_MMR_DADR(value) ((TWI_MMR_DADR_Msk &amp; ((value) &lt;&lt; TWI_MMR_DADR_Pos)))</span>
<a name="l06343"></a>06343 <span class="preprocessor"></span><span class="comment">/* -------- TWI_SMR : (TWI Offset: 0x08) Slave Mode Register -------- */</span>
<a name="l06344"></a>06344 <span class="preprocessor">#define TWI_SMR_SADR_Pos 16</span>
<a name="l06345"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_w_i.html#gaa4dc3b219e287d8c3599a0cc84ac436a">06345</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_SMR_SADR_Msk (0x7fu &lt;&lt; TWI_SMR_SADR_Pos) </span><span class="comment">/**&lt; \brief (TWI_SMR) Slave Address */</span>
<a name="l06346"></a>06346 <span class="preprocessor">#define TWI_SMR_SADR(value) ((TWI_SMR_SADR_Msk &amp; ((value) &lt;&lt; TWI_SMR_SADR_Pos)))</span>
<a name="l06347"></a>06347 <span class="preprocessor"></span><span class="comment">/* -------- TWI_IADR : (TWI Offset: 0x0C) Internal Address Register -------- */</span>
<a name="l06348"></a>06348 <span class="preprocessor">#define TWI_IADR_IADR_Pos 0</span>
<a name="l06349"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_w_i.html#ga789e6603396f527deb766cde44fdccda">06349</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_IADR_IADR_Msk (0xffffffu &lt;&lt; TWI_IADR_IADR_Pos) </span><span class="comment">/**&lt; \brief (TWI_IADR) Internal Address */</span>
<a name="l06350"></a>06350 <span class="preprocessor">#define TWI_IADR_IADR(value) ((TWI_IADR_IADR_Msk &amp; ((value) &lt;&lt; TWI_IADR_IADR_Pos)))</span>
<a name="l06351"></a>06351 <span class="preprocessor"></span><span class="comment">/* -------- TWI_CWGR : (TWI Offset: 0x10) Clock Waveform Generator Register -------- */</span>
<a name="l06352"></a>06352 <span class="preprocessor">#define TWI_CWGR_CLDIV_Pos 0</span>
<a name="l06353"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_w_i.html#ga3b9ec780afa7fda9fa4034c5a5a37eed">06353</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_CWGR_CLDIV_Msk (0xffu &lt;&lt; TWI_CWGR_CLDIV_Pos) </span><span class="comment">/**&lt; \brief (TWI_CWGR) Clock Low Divider */</span>
<a name="l06354"></a>06354 <span class="preprocessor">#define TWI_CWGR_CLDIV(value) ((TWI_CWGR_CLDIV_Msk &amp; ((value) &lt;&lt; TWI_CWGR_CLDIV_Pos)))</span>
<a name="l06355"></a>06355 <span class="preprocessor"></span><span class="preprocessor">#define TWI_CWGR_CHDIV_Pos 8</span>
<a name="l06356"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_w_i.html#gad635b7873689729ee3664db3ac3ed6cc">06356</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_CWGR_CHDIV_Msk (0xffu &lt;&lt; TWI_CWGR_CHDIV_Pos) </span><span class="comment">/**&lt; \brief (TWI_CWGR) Clock High Divider */</span>
<a name="l06357"></a>06357 <span class="preprocessor">#define TWI_CWGR_CHDIV(value) ((TWI_CWGR_CHDIV_Msk &amp; ((value) &lt;&lt; TWI_CWGR_CHDIV_Pos)))</span>
<a name="l06358"></a>06358 <span class="preprocessor"></span><span class="preprocessor">#define TWI_CWGR_CKDIV_Pos 16</span>
<a name="l06359"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_w_i.html#ga4788bc8f57fd4de8720e5995622ea6f2">06359</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_CWGR_CKDIV_Msk (0x7u &lt;&lt; TWI_CWGR_CKDIV_Pos) </span><span class="comment">/**&lt; \brief (TWI_CWGR) Clock Divider */</span>
<a name="l06360"></a>06360 <span class="preprocessor">#define TWI_CWGR_CKDIV(value) ((TWI_CWGR_CKDIV_Msk &amp; ((value) &lt;&lt; TWI_CWGR_CKDIV_Pos)))</span>
<a name="l06361"></a>06361 <span class="preprocessor"></span><span class="comment">/* -------- TWI_SR : (TWI Offset: 0x20) Status Register -------- */</span>
<a name="l06362"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_w_i.html#ga22a19ea7376d60d8e2623b4615446d46">06362</a> <span class="preprocessor">#define TWI_SR_TXCOMP (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TWI_SR) Transmission Completed (automatically set / reset) */</span>
<a name="l06363"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_w_i.html#ga24bcf32b00d0cf9a5b599bbb09f30d41">06363</a> <span class="preprocessor">#define TWI_SR_RXRDY (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (TWI_SR) Receive Holding Register Ready (automatically set / reset) */</span>
<a name="l06364"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_w_i.html#ga4d5780bb4ff0377fe6d248a48059ec1a">06364</a> <span class="preprocessor">#define TWI_SR_TXRDY (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (TWI_SR) Transmit Holding Register Ready (automatically set / reset) */</span>
<a name="l06365"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_w_i.html#ga900dd1401405038764f92239a17555ed">06365</a> <span class="preprocessor">#define TWI_SR_SVREAD (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (TWI_SR) Slave Read (automatically set / reset) */</span>
<a name="l06366"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_w_i.html#gab17b163d91a251db9eaad6f382a400bb">06366</a> <span class="preprocessor">#define TWI_SR_SVACC (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (TWI_SR) Slave Access (automatically set / reset) */</span>
<a name="l06367"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_w_i.html#ga40ea0eb279f1eeb0dc9ee66ea31969a6">06367</a> <span class="preprocessor">#define TWI_SR_GACC (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (TWI_SR) General Call Access (clear on read) */</span>
<a name="l06368"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_w_i.html#gae99ccfffb2b606f829047c03928d680d">06368</a> <span class="preprocessor">#define TWI_SR_OVRE (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (TWI_SR) Overrun Error (clear on read) */</span>
<a name="l06369"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_w_i.html#ga52a8fd87b6a50a887672358c1abd5e29">06369</a> <span class="preprocessor">#define TWI_SR_NACK (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (TWI_SR) Not Acknowledged (clear on read) */</span>
<a name="l06370"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_w_i.html#gad1f7da921bc96eba15f148fe0112742b">06370</a> <span class="preprocessor">#define TWI_SR_ARBLST (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (TWI_SR) Arbitration Lost (clear on read) */</span>
<a name="l06371"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_w_i.html#ga6643e03253b90419c10d561ea86b057b">06371</a> <span class="preprocessor">#define TWI_SR_SCLWS (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (TWI_SR) Clock Wait State (automatically set / reset) */</span>
<a name="l06372"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_w_i.html#ga6c992458ee07ab39ec7a1e70f5735d30">06372</a> <span class="preprocessor">#define TWI_SR_EOSACC (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (TWI_SR) End Of Slave Access (clear on read) */</span>
<a name="l06373"></a>06373 <span class="comment">/* -------- TWI_IER : (TWI Offset: 0x24) Interrupt Enable Register -------- */</span>
<a name="l06374"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_w_i.html#gabe91bd63eabf3d0442e69b6e278f71cf">06374</a> <span class="preprocessor">#define TWI_IER_TXCOMP (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TWI_IER) Transmission Completed Interrupt Enable */</span>
<a name="l06375"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_w_i.html#ga4ff57ed06330643201152f6e004a8f7b">06375</a> <span class="preprocessor">#define TWI_IER_RXRDY (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (TWI_IER) Receive Holding Register Ready Interrupt Enable */</span>
<a name="l06376"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_w_i.html#gac2d04ec4cb7382f83bfed81885e3561c">06376</a> <span class="preprocessor">#define TWI_IER_TXRDY (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (TWI_IER) Transmit Holding Register Ready Interrupt Enable */</span>
<a name="l06377"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_w_i.html#gad2b4f2bb27d0fbce74de17018968b905">06377</a> <span class="preprocessor">#define TWI_IER_SVACC (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (TWI_IER) Slave Access Interrupt Enable */</span>
<a name="l06378"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_w_i.html#ga1a9167b52a89c9b7799e76bbbf6e9bba">06378</a> <span class="preprocessor">#define TWI_IER_GACC (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (TWI_IER) General Call Access Interrupt Enable */</span>
<a name="l06379"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_w_i.html#ga84481db6f9940ae8e19212b3e99d28da">06379</a> <span class="preprocessor">#define TWI_IER_OVRE (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (TWI_IER) Overrun Error Interrupt Enable */</span>
<a name="l06380"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_w_i.html#gafa50ff0480e16b88a9777045297008b3">06380</a> <span class="preprocessor">#define TWI_IER_NACK (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (TWI_IER) Not Acknowledge Interrupt Enable */</span>
<a name="l06381"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_w_i.html#gab5474b90b502445492351944210a3775">06381</a> <span class="preprocessor">#define TWI_IER_ARBLST (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (TWI_IER) Arbitration Lost Interrupt Enable */</span>
<a name="l06382"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_w_i.html#ga38c6e3b71accb584497615f144ed93f1">06382</a> <span class="preprocessor">#define TWI_IER_SCL_WS (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (TWI_IER) Clock Wait State Interrupt Enable */</span>
<a name="l06383"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_w_i.html#ga927f7d303ac1be5383f7d9e391e8ab82">06383</a> <span class="preprocessor">#define TWI_IER_EOSACC (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (TWI_IER) End Of Slave Access Interrupt Enable */</span>
<a name="l06384"></a>06384 <span class="comment">/* -------- TWI_IDR : (TWI Offset: 0x28) Interrupt Disable Register -------- */</span>
<a name="l06385"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_w_i.html#ga79586ee38590062cba4857f00f1ad216">06385</a> <span class="preprocessor">#define TWI_IDR_TXCOMP (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TWI_IDR) Transmission Completed Interrupt Disable */</span>
<a name="l06386"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_w_i.html#ga33fdfa247ae24f54da97d51279e293d3">06386</a> <span class="preprocessor">#define TWI_IDR_RXRDY (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (TWI_IDR) Receive Holding Register Ready Interrupt Disable */</span>
<a name="l06387"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_w_i.html#ga4ebf50bae652d149c7b0b544fa73c355">06387</a> <span class="preprocessor">#define TWI_IDR_TXRDY (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (TWI_IDR) Transmit Holding Register Ready Interrupt Disable */</span>
<a name="l06388"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_w_i.html#ga80ac7874c6815e8356543300efe5c0a5">06388</a> <span class="preprocessor">#define TWI_IDR_SVACC (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (TWI_IDR) Slave Access Interrupt Disable */</span>
<a name="l06389"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_w_i.html#gaadce83eba76e1561be28d132aefb99dd">06389</a> <span class="preprocessor">#define TWI_IDR_GACC (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (TWI_IDR) General Call Access Interrupt Disable */</span>
<a name="l06390"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_w_i.html#gac6da1ba52ba0e4a19122ef6fcb6b98f6">06390</a> <span class="preprocessor">#define TWI_IDR_OVRE (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (TWI_IDR) Overrun Error Interrupt Disable */</span>
<a name="l06391"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_w_i.html#gada8fbe2c14f56d7c2853dfa87872bbf3">06391</a> <span class="preprocessor">#define TWI_IDR_NACK (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (TWI_IDR) Not Acknowledge Interrupt Disable */</span>
<a name="l06392"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_w_i.html#ga1628dd81b7f7a5dcc902df6a92805d40">06392</a> <span class="preprocessor">#define TWI_IDR_ARBLST (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (TWI_IDR) Arbitration Lost Interrupt Disable */</span>
<a name="l06393"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_w_i.html#ga79792170e450f5e30207153e0b8636aa">06393</a> <span class="preprocessor">#define TWI_IDR_SCL_WS (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (TWI_IDR) Clock Wait State Interrupt Disable */</span>
<a name="l06394"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_w_i.html#ga216e1727564bec1dcb9cf1f822b7a424">06394</a> <span class="preprocessor">#define TWI_IDR_EOSACC (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (TWI_IDR) End Of Slave Access Interrupt Disable */</span>
<a name="l06395"></a>06395 <span class="comment">/* -------- TWI_IMR : (TWI Offset: 0x2C) Interrupt Mask Register -------- */</span>
<a name="l06396"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_w_i.html#ga638e11531b0f15082fc105d3fbd84e1f">06396</a> <span class="preprocessor">#define TWI_IMR_TXCOMP (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TWI_IMR) Transmission Completed Interrupt Mask */</span>
<a name="l06397"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_w_i.html#gaace20cc7ecf71d1bc98542cd10a79182">06397</a> <span class="preprocessor">#define TWI_IMR_RXRDY (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (TWI_IMR) Receive Holding Register Ready Interrupt Mask */</span>
<a name="l06398"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_w_i.html#ga05ec56e70f339d9f36c34ff49396706a">06398</a> <span class="preprocessor">#define TWI_IMR_TXRDY (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (TWI_IMR) Transmit Holding Register Ready Interrupt Mask */</span>
<a name="l06399"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_w_i.html#ga3e420e622256d29006015a54fc39930d">06399</a> <span class="preprocessor">#define TWI_IMR_SVACC (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (TWI_IMR) Slave Access Interrupt Mask */</span>
<a name="l06400"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_w_i.html#ga57cff31c9bf6f8803351e75449737f83">06400</a> <span class="preprocessor">#define TWI_IMR_GACC (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (TWI_IMR) General Call Access Interrupt Mask */</span>
<a name="l06401"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_w_i.html#ga90c16d0fd8417245251cbeb133d9a7f3">06401</a> <span class="preprocessor">#define TWI_IMR_OVRE (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (TWI_IMR) Overrun Error Interrupt Mask */</span>
<a name="l06402"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_w_i.html#ga6feab98a39516f4faeba24399ef23a33">06402</a> <span class="preprocessor">#define TWI_IMR_NACK (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (TWI_IMR) Not Acknowledge Interrupt Mask */</span>
<a name="l06403"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_w_i.html#ga470590d5320c6d9eb130af3f39a91507">06403</a> <span class="preprocessor">#define TWI_IMR_ARBLST (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (TWI_IMR) Arbitration Lost Interrupt Mask */</span>
<a name="l06404"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_w_i.html#ga44d90c37d610d9eccf7593c5ac5acad4">06404</a> <span class="preprocessor">#define TWI_IMR_SCL_WS (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (TWI_IMR) Clock Wait State Interrupt Mask */</span>
<a name="l06405"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_w_i.html#gae411ee03985c4ce1bbd0fb33e28d8fc8">06405</a> <span class="preprocessor">#define TWI_IMR_EOSACC (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (TWI_IMR) End Of Slave Access Interrupt Mask */</span>
<a name="l06406"></a>06406 <span class="comment">/* -------- TWI_RHR : (TWI Offset: 0x30) Receive Holding Register -------- */</span>
<a name="l06407"></a>06407 <span class="preprocessor">#define TWI_RHR_RXDATA_Pos 0</span>
<a name="l06408"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_w_i.html#ga65f25d9a497aa138600ee37bc9ca42be">06408</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_RHR_RXDATA_Msk (0xffu &lt;&lt; TWI_RHR_RXDATA_Pos) </span><span class="comment">/**&lt; \brief (TWI_RHR) Master or Slave Receive Holding Data */</span>
<a name="l06409"></a>06409 <span class="comment">/* -------- TWI_THR : (TWI Offset: 0x34) Transmit Holding Register -------- */</span>
<a name="l06410"></a>06410 <span class="preprocessor">#define TWI_THR_TXDATA_Pos 0</span>
<a name="l06411"></a><a class="code" href="group___a_t91_s_a_m9_g15___t_w_i.html#ga9de59c0aeb870d3d6cfe7e5ceea46289">06411</a> <span class="preprocessor"></span><span class="preprocessor">#define TWI_THR_TXDATA_Msk (0xffu &lt;&lt; TWI_THR_TXDATA_Pos) </span><span class="comment">/**&lt; \brief (TWI_THR) Master or Slave Transmit Holding Data */</span>
<a name="l06412"></a>06412 <span class="preprocessor">#define TWI_THR_TXDATA(value) ((TWI_THR_TXDATA_Msk &amp; ((value) &lt;&lt; TWI_THR_TXDATA_Pos)))</span>
<a name="l06413"></a>06413 <span class="preprocessor"></span><span class="comment"></span>
<a name="l06414"></a>06414 <span class="comment">/*@}*/</span>
<a name="l06415"></a>06415 
<a name="l06416"></a>06416 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l06417"></a>06417 <span class="comment">/**  SOFTWARE API DEFINITION FOR Universal Asynchronous Receiver Transmitter */</span>
<a name="l06418"></a>06418 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l06419"></a>06419 <span class="comment">/** \addtogroup AT91SAM9G15_UART Universal Asynchronous Receiver Transmitter */</span><span class="comment"></span>
<a name="l06420"></a>06420 <span class="comment">/*@{*/</span>
<a name="l06421"></a>06421 
<a name="l06422"></a>06422 <span class="preprocessor">#ifndef __ASSEMBLY__</span>
<a name="l06423"></a>06423 <span class="preprocessor"></span><span class="comment">/** \brief Uart hardware registers */</span>
<a name="l06424"></a><a class="code" href="struct_uart.html">06424</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l06425"></a><a class="code" href="struct_uart.html#ad59c1e13d82be2c5fed43cf02256b808">06425</a>   WoReg UART_CR;   <span class="comment">/**&lt; \brief (Uart Offset: 0x0000) Control Register */</span>
<a name="l06426"></a><a class="code" href="struct_uart.html#a953f482107f8e513473f571f8e1554e0">06426</a>   RwReg UART_MR;   <span class="comment">/**&lt; \brief (Uart Offset: 0x0004) Mode Register */</span>
<a name="l06427"></a><a class="code" href="struct_uart.html#a110b53fb1fc1f95e9a1747c4e288bab2">06427</a>   WoReg UART_IER;  <span class="comment">/**&lt; \brief (Uart Offset: 0x0008) Interrupt Enable Register */</span>
<a name="l06428"></a><a class="code" href="struct_uart.html#aebecfdd83273f9795222b12747270a82">06428</a>   WoReg UART_IDR;  <span class="comment">/**&lt; \brief (Uart Offset: 0x000C) Interrupt Disable Register */</span>
<a name="l06429"></a><a class="code" href="struct_uart.html#ab6e56a4c853c49f0efec2658c411f129">06429</a>   RoReg UART_IMR;  <span class="comment">/**&lt; \brief (Uart Offset: 0x0010) Interrupt Mask Register */</span>
<a name="l06430"></a><a class="code" href="struct_uart.html#ab095298c1eb9a173b845c4be8b539b38">06430</a>   RoReg UART_SR;   <span class="comment">/**&lt; \brief (Uart Offset: 0x0014) Status Register */</span>
<a name="l06431"></a><a class="code" href="struct_uart.html#a90b6f17ef1d3e9c80373c563a9ff317d">06431</a>   RoReg UART_RHR;  <span class="comment">/**&lt; \brief (Uart Offset: 0x0018) Receive Holding Register */</span>
<a name="l06432"></a><a class="code" href="struct_uart.html#ac057ab87a97718a8744ad5dc639baa75">06432</a>   WoReg UART_THR;  <span class="comment">/**&lt; \brief (Uart Offset: 0x001C) Transmit Holding Register */</span>
<a name="l06433"></a><a class="code" href="struct_uart.html#a12e04abd90cb7eaaecb3450253fcc4f0">06433</a>   RwReg UART_BRGR; <span class="comment">/**&lt; \brief (Uart Offset: 0x0020) Baud Rate Generator Register */</span>
<a name="l06434"></a>06434 } <a class="code" href="struct_uart.html" title="Uart hardware registers.">Uart</a>;
<a name="l06435"></a>06435 <span class="preprocessor">#endif </span><span class="comment">/* __ASSEMBLY__ */</span>
<a name="l06436"></a>06436 <span class="comment">/* -------- UART_CR : (UART Offset: 0x0000) Control Register -------- */</span>
<a name="l06437"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_a_r_t.html#gab2193c2bb327b5df1c99da7956a07031">06437</a> <span class="preprocessor">#define UART_CR_RSTRX (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (UART_CR) Reset Receiver */</span>
<a name="l06438"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_a_r_t.html#gadb048d2ffec0172e0845678f564a1b4a">06438</a> <span class="preprocessor">#define UART_CR_RSTTX (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (UART_CR) Reset Transmitter */</span>
<a name="l06439"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_a_r_t.html#ga5c00b17618413c54bda1d45350afb693">06439</a> <span class="preprocessor">#define UART_CR_RXEN (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (UART_CR) Receiver Enable */</span>
<a name="l06440"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_a_r_t.html#ga8fc6e9b08440c7c0c79312f16b66b5a8">06440</a> <span class="preprocessor">#define UART_CR_RXDIS (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (UART_CR) Receiver Disable */</span>
<a name="l06441"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_a_r_t.html#ga8a305762b980c740221e6ead8d8aee87">06441</a> <span class="preprocessor">#define UART_CR_TXEN (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (UART_CR) Transmitter Enable */</span>
<a name="l06442"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_a_r_t.html#gab822b68f656ad659006963366cd63ce1">06442</a> <span class="preprocessor">#define UART_CR_TXDIS (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (UART_CR) Transmitter Disable */</span>
<a name="l06443"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_a_r_t.html#gac3208ecbd03dcec5be5637b0b4e117ab">06443</a> <span class="preprocessor">#define UART_CR_RSTSTA (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (UART_CR) Reset Status Bits */</span>
<a name="l06444"></a>06444 <span class="comment">/* -------- UART_MR : (UART Offset: 0x0004) Mode Register -------- */</span>
<a name="l06445"></a>06445 <span class="preprocessor">#define UART_MR_PAR_Pos 9</span>
<a name="l06446"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_a_r_t.html#ga6472604aeb31778a318a83233c4d8608">06446</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_MR_PAR_Msk (0x7u &lt;&lt; UART_MR_PAR_Pos) </span><span class="comment">/**&lt; \brief (UART_MR) Parity Type */</span>
<a name="l06447"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_a_r_t.html#ga58e1dbcc23c373c5f04c6ab379358667">06447</a> <span class="preprocessor">#define   UART_MR_PAR_EVEN (0x0u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (UART_MR) Even parity */</span>
<a name="l06448"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_a_r_t.html#ga8c07ddf3d0b3b5ff6a5da3deb16305c1">06448</a> <span class="preprocessor">#define   UART_MR_PAR_ODD (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (UART_MR) Odd parity */</span>
<a name="l06449"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_a_r_t.html#ga317b78316846e62f55091f9efd658ba7">06449</a> <span class="preprocessor">#define   UART_MR_PAR_SPACE (0x2u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (UART_MR) Space: parity forced to 0 */</span>
<a name="l06450"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_a_r_t.html#gad544c514b6bd05c616ea9d470b96a72f">06450</a> <span class="preprocessor">#define   UART_MR_PAR_MARK (0x3u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (UART_MR) Mark: parity forced to 1 */</span>
<a name="l06451"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_a_r_t.html#gaf355d1f016ec0085bc24f4ad2b31bd30">06451</a> <span class="preprocessor">#define   UART_MR_PAR_NO (0x4u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (UART_MR) No parity */</span>
<a name="l06452"></a>06452 <span class="preprocessor">#define UART_MR_CHMODE_Pos 14</span>
<a name="l06453"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_a_r_t.html#gaae4c24ca9b88ad0fcc45c6525705d23c">06453</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_MR_CHMODE_Msk (0x3u &lt;&lt; UART_MR_CHMODE_Pos) </span><span class="comment">/**&lt; \brief (UART_MR) Channel Mode */</span>
<a name="l06454"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_a_r_t.html#ga2761793c6a7ac89444965deb9147b9c7">06454</a> <span class="preprocessor">#define   UART_MR_CHMODE_NORMAL (0x0u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (UART_MR) Normal Mode */</span>
<a name="l06455"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_a_r_t.html#ga3e7e86c1dbd250fe7a0edd0a0bf712d1">06455</a> <span class="preprocessor">#define   UART_MR_CHMODE_AUTOMATIC (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (UART_MR) Automatic Echo */</span>
<a name="l06456"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_a_r_t.html#gaccdee7be5b1c4193e9b5db7a4470af3d">06456</a> <span class="preprocessor">#define   UART_MR_CHMODE_LOCAL_LOOPBACK (0x2u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (UART_MR) Local Loopback */</span>
<a name="l06457"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_a_r_t.html#ga8418adfee235ea37e74a0d9222724c13">06457</a> <span class="preprocessor">#define   UART_MR_CHMODE_REMOTE_LOOPBACK (0x3u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (UART_MR) Remote Loopback */</span>
<a name="l06458"></a>06458 <span class="comment">/* -------- UART_IER : (UART Offset: 0x0008) Interrupt Enable Register -------- */</span>
<a name="l06459"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_a_r_t.html#gae91205d0a3bd44a7b29497c1035725f5">06459</a> <span class="preprocessor">#define UART_IER_RXRDY (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (UART_IER) Enable RXRDY Interrupt */</span>
<a name="l06460"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_a_r_t.html#ga7442c681ca6f58db5bfa79fa74942bc1">06460</a> <span class="preprocessor">#define UART_IER_TXRDY (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (UART_IER) Enable TXRDY Interrupt */</span>
<a name="l06461"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_a_r_t.html#ga173a502ba67a72b18825ac86c9d4ab2d">06461</a> <span class="preprocessor">#define UART_IER_OVRE (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (UART_IER) Enable Overrun Error Interrupt */</span>
<a name="l06462"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_a_r_t.html#ga7b48d18e45d9044a4b3f05a4cafa2f47">06462</a> <span class="preprocessor">#define UART_IER_FRAME (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (UART_IER) Enable Framing Error Interrupt */</span>
<a name="l06463"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_a_r_t.html#gacc9ba611c50f7b0bfe1cc1ce07abdbc7">06463</a> <span class="preprocessor">#define UART_IER_PARE (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (UART_IER) Enable Parity Error Interrupt */</span>
<a name="l06464"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_a_r_t.html#gafb01f4aeae498bfbf583c41acfbd778a">06464</a> <span class="preprocessor">#define UART_IER_TXEMPTY (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (UART_IER) Enable TXEMPTY Interrupt */</span>
<a name="l06465"></a>06465 <span class="comment">/* -------- UART_IDR : (UART Offset: 0x000C) Interrupt Disable Register -------- */</span>
<a name="l06466"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_a_r_t.html#ga444de2ead3afe527844d4f09a5f261d7">06466</a> <span class="preprocessor">#define UART_IDR_RXRDY (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (UART_IDR) Disable RXRDY Interrupt */</span>
<a name="l06467"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_a_r_t.html#gab9d2b444a3c078333a81dc83eb3858fa">06467</a> <span class="preprocessor">#define UART_IDR_TXRDY (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (UART_IDR) Disable TXRDY Interrupt */</span>
<a name="l06468"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_a_r_t.html#ga7a2a8e703f4c639df2f6f9dce347f75d">06468</a> <span class="preprocessor">#define UART_IDR_OVRE (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (UART_IDR) Disable Overrun Error Interrupt */</span>
<a name="l06469"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_a_r_t.html#gad215eb6408b38155430ac6698bfb52ff">06469</a> <span class="preprocessor">#define UART_IDR_FRAME (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (UART_IDR) Disable Framing Error Interrupt */</span>
<a name="l06470"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_a_r_t.html#ga57ea9f957abb40e20caf13095c4b76fe">06470</a> <span class="preprocessor">#define UART_IDR_PARE (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (UART_IDR) Disable Parity Error Interrupt */</span>
<a name="l06471"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_a_r_t.html#ga94ed1f29d4531264d6986ed673b09445">06471</a> <span class="preprocessor">#define UART_IDR_TXEMPTY (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (UART_IDR) Disable TXEMPTY Interrupt */</span>
<a name="l06472"></a>06472 <span class="comment">/* -------- UART_IMR : (UART Offset: 0x0010) Interrupt Mask Register -------- */</span>
<a name="l06473"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_a_r_t.html#gadd034049fe946b9f5c0621371cb3d679">06473</a> <span class="preprocessor">#define UART_IMR_RXRDY (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (UART_IMR) Mask RXRDY Interrupt */</span>
<a name="l06474"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_a_r_t.html#gaa2e5fea302bac49877aec951e51e9b0c">06474</a> <span class="preprocessor">#define UART_IMR_TXRDY (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (UART_IMR) Disable TXRDY Interrupt */</span>
<a name="l06475"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_a_r_t.html#gaa82ecc6b26ab61b19a3429c3c6e5db9d">06475</a> <span class="preprocessor">#define UART_IMR_OVRE (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (UART_IMR) Mask Overrun Error Interrupt */</span>
<a name="l06476"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_a_r_t.html#ga8e344ba0f5ba7b6260231fd76e930139">06476</a> <span class="preprocessor">#define UART_IMR_FRAME (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (UART_IMR) Mask Framing Error Interrupt */</span>
<a name="l06477"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_a_r_t.html#gaa0e99651b173e6d5068be7926e28f446">06477</a> <span class="preprocessor">#define UART_IMR_PARE (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (UART_IMR) Mask Parity Error Interrupt */</span>
<a name="l06478"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_a_r_t.html#gab691d22dc36d8eb128e61dd8fbc10bd4">06478</a> <span class="preprocessor">#define UART_IMR_TXEMPTY (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (UART_IMR) Mask TXEMPTY Interrupt */</span>
<a name="l06479"></a>06479 <span class="comment">/* -------- UART_SR : (UART Offset: 0x0014) Status Register -------- */</span>
<a name="l06480"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_a_r_t.html#ga144517d950871c354322cafadf8a656e">06480</a> <span class="preprocessor">#define UART_SR_RXRDY (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (UART_SR) Receiver Ready */</span>
<a name="l06481"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_a_r_t.html#ga3ce32ca7b40e0f97c1c9893069aeba09">06481</a> <span class="preprocessor">#define UART_SR_TXRDY (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (UART_SR) Transmitter Ready */</span>
<a name="l06482"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_a_r_t.html#ga0dea3a99cae075ae43e33867451246f3">06482</a> <span class="preprocessor">#define UART_SR_OVRE (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (UART_SR) Overrun Error */</span>
<a name="l06483"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_a_r_t.html#gad41ad9c2fa5c5be16c53b845917b48e0">06483</a> <span class="preprocessor">#define UART_SR_FRAME (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (UART_SR) Framing Error */</span>
<a name="l06484"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_a_r_t.html#ga937c55851deda799bb2f2ee96e6fd81b">06484</a> <span class="preprocessor">#define UART_SR_PARE (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (UART_SR) Parity Error */</span>
<a name="l06485"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_a_r_t.html#gab3c2d147ce2624a3f11c45d2051828af">06485</a> <span class="preprocessor">#define UART_SR_TXEMPTY (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (UART_SR) Transmitter Empty */</span>
<a name="l06486"></a>06486 <span class="comment">/* -------- UART_RHR : (UART Offset: 0x0018) Receive Holding Register -------- */</span>
<a name="l06487"></a>06487 <span class="preprocessor">#define UART_RHR_RXCHR_Pos 0</span>
<a name="l06488"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_a_r_t.html#gaba17d1d8d32862be836e832b08b8a269">06488</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_RHR_RXCHR_Msk (0xffu &lt;&lt; UART_RHR_RXCHR_Pos) </span><span class="comment">/**&lt; \brief (UART_RHR) Received Character */</span>
<a name="l06489"></a>06489 <span class="comment">/* -------- UART_THR : (UART Offset: 0x001C) Transmit Holding Register -------- */</span>
<a name="l06490"></a>06490 <span class="preprocessor">#define UART_THR_TXCHR_Pos 0</span>
<a name="l06491"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_a_r_t.html#ga81879da01aac4e5cf429e9707ab48983">06491</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_THR_TXCHR_Msk (0xffu &lt;&lt; UART_THR_TXCHR_Pos) </span><span class="comment">/**&lt; \brief (UART_THR) Character to be Transmitted */</span>
<a name="l06492"></a>06492 <span class="preprocessor">#define UART_THR_TXCHR(value) ((UART_THR_TXCHR_Msk &amp; ((value) &lt;&lt; UART_THR_TXCHR_Pos)))</span>
<a name="l06493"></a>06493 <span class="preprocessor"></span><span class="comment">/* -------- UART_BRGR : (UART Offset: 0x0020) Baud Rate Generator Register -------- */</span>
<a name="l06494"></a>06494 <span class="preprocessor">#define UART_BRGR_CD_Pos 0</span>
<a name="l06495"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_a_r_t.html#ga73b3dd57455736468a4feb1ac356ccf5">06495</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_BRGR_CD_Msk (0xffffu &lt;&lt; UART_BRGR_CD_Pos) </span><span class="comment">/**&lt; \brief (UART_BRGR) Clock Divisor */</span>
<a name="l06496"></a>06496 <span class="preprocessor">#define UART_BRGR_CD(value) ((UART_BRGR_CD_Msk &amp; ((value) &lt;&lt; UART_BRGR_CD_Pos)))</span>
<a name="l06497"></a>06497 <span class="preprocessor"></span><span class="comment"></span>
<a name="l06498"></a>06498 <span class="comment">/*@}*/</span>
<a name="l06499"></a>06499 
<a name="l06500"></a>06500 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l06501"></a>06501 <span class="comment">/**  SOFTWARE API DEFINITION FOR USB High Speed Device Port */</span>
<a name="l06502"></a>06502 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l06503"></a>06503 <span class="comment">/** \addtogroup AT91SAM9G15_UDPHS USB High Speed Device Port */</span><span class="comment"></span>
<a name="l06504"></a>06504 <span class="comment">/*@{*/</span>
<a name="l06505"></a>06505 
<a name="l06506"></a>06506 <span class="preprocessor">#ifndef __ASSEMBLY__</span>
<a name="l06507"></a>06507 <span class="preprocessor"></span><span class="comment">/** \brief UdphsDma hardware registers */</span>
<a name="l06508"></a><a class="code" href="struct_udphs_dma.html">06508</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l06509"></a><a class="code" href="struct_udphs_dma.html#a01169797d3706f1f3531d350ecb7db35">06509</a>   RwReg     UDPHS_DMANXTDSC;  <span class="comment">/**&lt; \brief (UdphsDma Offset: 0x0) UDPHS DMA Next Descriptor Address Register */</span>
<a name="l06510"></a><a class="code" href="struct_udphs_dma.html#af4b6dbfafb7f30f12acc310f360fd7fb">06510</a>   RwReg     UDPHS_DMAADDRESS; <span class="comment">/**&lt; \brief (UdphsDma Offset: 0x4) UDPHS DMA Channel Address Register */</span>
<a name="l06511"></a><a class="code" href="struct_udphs_dma.html#ac7132750270bc11c42912b869cc8b53c">06511</a>   RwReg     UDPHS_DMACONTROL; <span class="comment">/**&lt; \brief (UdphsDma Offset: 0x8) UDPHS DMA Channel Control Register */</span>
<a name="l06512"></a><a class="code" href="struct_udphs_dma.html#a8ceb4023e5ae8754b805324d058ca310">06512</a>   RwReg     UDPHS_DMASTATUS;  <span class="comment">/**&lt; \brief (UdphsDma Offset: 0xC) UDPHS DMA Channel Status Register */</span>
<a name="l06513"></a>06513 } <a class="code" href="struct_udphs_dma.html" title="UdphsDma hardware registers.">UdphsDma</a>;<span class="comment"></span>
<a name="l06514"></a>06514 <span class="comment">/** \brief UdphsEpt hardware registers */</span>
<a name="l06515"></a><a class="code" href="struct_udphs_ept.html">06515</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l06516"></a><a class="code" href="struct_udphs_ept.html#a5ae1fccea3f2a9623c1a4f814f5f8720">06516</a>   RwReg     UDPHS_EPTCFG;     <span class="comment">/**&lt; \brief (UdphsEpt Offset: 0x0) UDPHS Endpoint Configuration Register */</span>
<a name="l06517"></a><a class="code" href="struct_udphs_ept.html#a8c333f65f36c8dfcb3325287e4f9d354">06517</a>   RwReg     UDPHS_EPTCTLENB;  <span class="comment">/**&lt; \brief (UdphsEpt Offset: 0x4) UDPHS Endpoint Control Enable Register */</span>
<a name="l06518"></a><a class="code" href="struct_udphs_ept.html#ace57db3210c692390af29b352d551d73">06518</a>   RwReg     UDPHS_EPTCTLDIS;  <span class="comment">/**&lt; \brief (UdphsEpt Offset: 0x8) UDPHS Endpoint Control Disable Register */</span>
<a name="l06519"></a><a class="code" href="struct_udphs_ept.html#add80e220e784c1bf57c94d15603f95b4">06519</a>   RwReg     UDPHS_EPTCTL;     <span class="comment">/**&lt; \brief (UdphsEpt Offset: 0xC) UDPHS Endpoint Control Register */</span>
<a name="l06520"></a>06520   RoReg     Reserved1[1];
<a name="l06521"></a><a class="code" href="struct_udphs_ept.html#a3d32dd5f277b65719fd5af3f7511b4bf">06521</a>   RwReg     UDPHS_EPTSETSTA;  <span class="comment">/**&lt; \brief (UdphsEpt Offset: 0x14) UDPHS Endpoint Set Status Register */</span>
<a name="l06522"></a><a class="code" href="struct_udphs_ept.html#a477b7c1821eed34215d76b5f2b04f329">06522</a>   RwReg     UDPHS_EPTCLRSTA;  <span class="comment">/**&lt; \brief (UdphsEpt Offset: 0x18) UDPHS Endpoint Clear Status Register */</span>
<a name="l06523"></a><a class="code" href="struct_udphs_ept.html#abd2db15d1e3ae8ef749f4867fb6bcbc0">06523</a>   RwReg     UDPHS_EPTSTA;     <span class="comment">/**&lt; \brief (UdphsEpt Offset: 0x1C) UDPHS Endpoint Status Register */</span>
<a name="l06524"></a>06524 } <a class="code" href="struct_udphs_ept.html" title="UdphsEpt hardware registers.">UdphsEpt</a>;<span class="comment"></span>
<a name="l06525"></a>06525 <span class="comment">/** \brief Udphs hardware registers */</span>
<a name="l06526"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga545f86ed8bc5124192df7f67360f1cc4">06526</a> <span class="preprocessor">#define UDPHSEPT_NUMBER 7</span>
<a name="l06527"></a>06527 <span class="preprocessor"></span><span class="preprocessor">#define UDPHSDMA_NUMBER 6</span>
<a name="l06528"></a><a class="code" href="struct_udphs.html">06528</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l06529"></a><a class="code" href="struct_udphs.html#a3b110029e6309bfa31e23ddf9f89c450">06529</a>   RwReg     UDPHS_CTRL;       <span class="comment">/**&lt; \brief (Udphs Offset: 0x00) UDPHS Control Register */</span>
<a name="l06530"></a><a class="code" href="struct_udphs.html#a74ec995ab2f6121a59708e7f83d7e09b">06530</a>   RoReg     UDPHS_FNUM;       <span class="comment">/**&lt; \brief (Udphs Offset: 0x04) UDPHS Frame Number Register */</span>
<a name="l06531"></a>06531   RoReg     Reserved1[2];
<a name="l06532"></a><a class="code" href="struct_udphs.html#a8e9d9308ed213d7222b7b982fe62a089">06532</a>   RwReg     UDPHS_IEN;        <span class="comment">/**&lt; \brief (Udphs Offset: 0x10) UDPHS Interrupt Enable Register */</span>
<a name="l06533"></a><a class="code" href="struct_udphs.html#a86212bda942fc988f186564b7643c240">06533</a>   RoReg     UDPHS_INTSTA;     <span class="comment">/**&lt; \brief (Udphs Offset: 0x14) UDPHS Interrupt Status Register */</span>
<a name="l06534"></a><a class="code" href="struct_udphs.html#ae53038baa65ffe4f8b59b1e5b6c6a824">06534</a>   WoReg     UDPHS_CLRINT;     <span class="comment">/**&lt; \brief (Udphs Offset: 0x18) UDPHS Clear Interrupt Register */</span>
<a name="l06535"></a><a class="code" href="struct_udphs.html#ae1287b7bbec9215282328c0877b9e60d">06535</a>   WoReg     UDPHS_EPTRST;     <span class="comment">/**&lt; \brief (Udphs Offset: 0x1C) UDPHS Endpoints Reset Register */</span>
<a name="l06536"></a>06536   RoReg     Reserved2[48];
<a name="l06537"></a><a class="code" href="struct_udphs.html#a737e6bab8ed034c9e25d669bd781df2a">06537</a>   RwReg     UDPHS_TST;        <span class="comment">/**&lt; \brief (Udphs Offset: 0xE0) UDPHS Test Register */</span>
<a name="l06538"></a>06538   RoReg     Reserved3[3];
<a name="l06539"></a><a class="code" href="struct_udphs.html#a12bdfb36031f62815bd1093d79ab6e68">06539</a>   RoReg     UDPHS_IPNAME1;    <span class="comment">/**&lt; \brief (Udphs Offset: 0xF0) UDPHS Name1 Register */</span>
<a name="l06540"></a><a class="code" href="struct_udphs.html#a7f3ce50fb47214b2b2e08204df3cb014">06540</a>   RoReg     UDPHS_IPNAME2;    <span class="comment">/**&lt; \brief (Udphs Offset: 0xF4) UDPHS Name2 Register */</span>
<a name="l06541"></a><a class="code" href="struct_udphs.html#aa9f6890cd72850fae4ccdfe6ee0f02ad">06541</a>   RoReg     UDPHS_IPFEATURES; <span class="comment">/**&lt; \brief (Udphs Offset: 0xF8) UDPHS Features Register */</span>
<a name="l06542"></a>06542   RoReg     Reserved4[1];
<a name="l06543"></a><a class="code" href="struct_udphs.html#a835541daeb4c03e5b36dbb24a42e16df">06543</a>   <a class="code" href="struct_udphs_ept.html" title="UdphsEpt hardware registers.">UdphsEpt</a>  UDPHS_EPT[UDPHSEPT_NUMBER]; <span class="comment">/**&lt; \brief (Udphs Offset: 0x100) endpoint = 0 .. 6 */</span>
<a name="l06544"></a>06544   RoReg     Reserved5[72];
<a name="l06545"></a><a class="code" href="struct_udphs.html#ab435eecd8e953609728f0512b976354e">06545</a>   <a class="code" href="struct_udphs_dma.html" title="UdphsDma hardware registers.">UdphsDma</a>  UDPHS_DMA[UDPHSDMA_NUMBER]; <span class="comment">/**&lt; \brief (Udphs Offset: 0x300) channel = 0 .. 5 */</span>
<a name="l06546"></a>06546 } <a class="code" href="struct_udphs.html">Udphs</a>;
<a name="l06547"></a>06547 <span class="preprocessor">#endif </span><span class="comment">/* __ASSEMBLY__ */</span>
<a name="l06548"></a>06548 <span class="comment">/* -------- UDPHS_CTRL : (UDPHS Offset: 0x00) UDPHS Control Register -------- */</span>
<a name="l06549"></a>06549 <span class="preprocessor">#define UDPHS_CTRL_DEV_ADDR_Pos 0</span>
<a name="l06550"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gafda1cbc538a1128cd115cf880eff1f02">06550</a> <span class="preprocessor"></span><span class="preprocessor">#define UDPHS_CTRL_DEV_ADDR_Msk (0x7fu &lt;&lt; UDPHS_CTRL_DEV_ADDR_Pos) </span><span class="comment">/**&lt; \brief (UDPHS_CTRL) UDPHS Address */</span>
<a name="l06551"></a>06551 <span class="preprocessor">#define UDPHS_CTRL_DEV_ADDR(value) ((UDPHS_CTRL_DEV_ADDR_Msk &amp; ((value) &lt;&lt; UDPHS_CTRL_DEV_ADDR_Pos)))</span>
<a name="l06552"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga272cba4108a1e6c0cb604d7829e64315">06552</a> <span class="preprocessor"></span><span class="preprocessor">#define UDPHS_CTRL_FADDR_EN (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (UDPHS_CTRL) Function Address Enable */</span>
<a name="l06553"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga86f5ae2085e7dea702996bab02831c78">06553</a> <span class="preprocessor">#define UDPHS_CTRL_EN_UDPHS (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (UDPHS_CTRL) UDPHS Enable */</span>
<a name="l06554"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gad5953d77fe09df2cbbfaafa0466d430f">06554</a> <span class="preprocessor">#define UDPHS_CTRL_DETACH (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (UDPHS_CTRL) Detach Command */</span>
<a name="l06555"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga03b6d1032b7203a49f0b95be9d258c09">06555</a> <span class="preprocessor">#define UDPHS_CTRL_REWAKEUP (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (UDPHS_CTRL) Send Remote Wake Up */</span>
<a name="l06556"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gac69a744fd91340294b5bcabe1b64c842">06556</a> <span class="preprocessor">#define UDPHS_CTRL_PULLD_DIS (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (UDPHS_CTRL) Pull-Down Disable */</span>
<a name="l06557"></a>06557 <span class="comment">/* -------- UDPHS_FNUM : (UDPHS Offset: 0x04) UDPHS Frame Number Register -------- */</span>
<a name="l06558"></a>06558 <span class="preprocessor">#define UDPHS_FNUM_MICRO_FRAME_NUM_Pos 0</span>
<a name="l06559"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gaf8443afa3ae2a9a324264ed7da54e90d">06559</a> <span class="preprocessor"></span><span class="preprocessor">#define UDPHS_FNUM_MICRO_FRAME_NUM_Msk (0x7u &lt;&lt; UDPHS_FNUM_MICRO_FRAME_NUM_Pos) </span><span class="comment">/**&lt; \brief (UDPHS_FNUM) Microframe Number */</span>
<a name="l06560"></a>06560 <span class="preprocessor">#define UDPHS_FNUM_FRAME_NUMBER_Pos 3</span>
<a name="l06561"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga1faa62d01b48fc86ba4f23fee2b7ac36">06561</a> <span class="preprocessor"></span><span class="preprocessor">#define UDPHS_FNUM_FRAME_NUMBER_Msk (0x7ffu &lt;&lt; UDPHS_FNUM_FRAME_NUMBER_Pos) </span><span class="comment">/**&lt; \brief (UDPHS_FNUM) Frame Number as defined in the Packet Field Formats */</span>
<a name="l06562"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga9ddfbf82feeead1878b74433dbcc79da">06562</a> <span class="preprocessor">#define UDPHS_FNUM_FNUM_ERR (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (UDPHS_FNUM) Frame Number CRC Error */</span>
<a name="l06563"></a>06563 <span class="comment">/* -------- UDPHS_IEN : (UDPHS Offset: 0x10) UDPHS Interrupt Enable Register -------- */</span>
<a name="l06564"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga1c529c960bf8d02b0c26ff81b69dceed">06564</a> <span class="preprocessor">#define UDPHS_IEN_DET_SUSPD (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (UDPHS_IEN) Suspend Interrupt Enable */</span>
<a name="l06565"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga31b7e70bf0f5af1d93b71649465794ef">06565</a> <span class="preprocessor">#define UDPHS_IEN_MICRO_SOF (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (UDPHS_IEN) Micro-SOF Interrupt Enable */</span>
<a name="l06566"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga4d6c9be46202e7eceee6c0932b2c4c54">06566</a> <span class="preprocessor">#define UDPHS_IEN_INT_SOF (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (UDPHS_IEN) SOF Interrupt Enable */</span>
<a name="l06567"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gab288f1c5cda91b8d1d051f3becd23971">06567</a> <span class="preprocessor">#define UDPHS_IEN_ENDRESET (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (UDPHS_IEN) End Of Reset Interrupt Enable */</span>
<a name="l06568"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga59321b41be467090820892740e865071">06568</a> <span class="preprocessor">#define UDPHS_IEN_WAKE_UP (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (UDPHS_IEN) Wake Up CPU Interrupt Enable */</span>
<a name="l06569"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga70de975c5927ed8f442012bc16f45580">06569</a> <span class="preprocessor">#define UDPHS_IEN_ENDOFRSM (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (UDPHS_IEN) End Of Resume Interrupt Enable */</span>
<a name="l06570"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga7ad5a736ddbd122d52879e1ad4f44924">06570</a> <span class="preprocessor">#define UDPHS_IEN_UPSTR_RES (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (UDPHS_IEN) Upstream Resume Interrupt Enable */</span>
<a name="l06571"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gad3948e76268f71fe477cf87d17e914c8">06571</a> <span class="preprocessor">#define UDPHS_IEN_EPT_0 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (UDPHS_IEN) Endpoint 0 Interrupt Enable */</span>
<a name="l06572"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gad94facb9e8c987593ee3297a998ed593">06572</a> <span class="preprocessor">#define UDPHS_IEN_EPT_1 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (UDPHS_IEN) Endpoint 1 Interrupt Enable */</span>
<a name="l06573"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga6ece0679034bcd6bcc3575feac8a8c67">06573</a> <span class="preprocessor">#define UDPHS_IEN_EPT_2 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (UDPHS_IEN) Endpoint 2 Interrupt Enable */</span>
<a name="l06574"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga4afd525b4012e593a3a5002e46eeb398">06574</a> <span class="preprocessor">#define UDPHS_IEN_EPT_3 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (UDPHS_IEN) Endpoint 3 Interrupt Enable */</span>
<a name="l06575"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga08a6789398efa81deb22ef28a7762b1d">06575</a> <span class="preprocessor">#define UDPHS_IEN_EPT_4 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (UDPHS_IEN) Endpoint 4 Interrupt Enable */</span>
<a name="l06576"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gac7dc6162f4d28ae2afa1ab08e02b745d">06576</a> <span class="preprocessor">#define UDPHS_IEN_EPT_5 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (UDPHS_IEN) Endpoint 5 Interrupt Enable */</span>
<a name="l06577"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga59b190d970adcb20f0ad1e81cafcc6a8">06577</a> <span class="preprocessor">#define UDPHS_IEN_EPT_6 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (UDPHS_IEN) Endpoint 6 Interrupt Enable */</span>
<a name="l06578"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga7b9a1db031581d4fb0c2dc6a1b516a2d">06578</a> <span class="preprocessor">#define UDPHS_IEN_DMA_1 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (UDPHS_IEN) DMA Channel 1 Interrupt Enable */</span>
<a name="l06579"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gacffa92937e436cad59557893a422c892">06579</a> <span class="preprocessor">#define UDPHS_IEN_DMA_2 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (UDPHS_IEN) DMA Channel 2 Interrupt Enable */</span>
<a name="l06580"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga4a550457381a82f1cbcf3d9ef50c3b74">06580</a> <span class="preprocessor">#define UDPHS_IEN_DMA_3 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (UDPHS_IEN) DMA Channel 3 Interrupt Enable */</span>
<a name="l06581"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga7c26cb0abd585bf57231c7c7f8970c0c">06581</a> <span class="preprocessor">#define UDPHS_IEN_DMA_4 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (UDPHS_IEN) DMA Channel 4 Interrupt Enable */</span>
<a name="l06582"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gac7701db82706b2f909fb1bbe3a0618c5">06582</a> <span class="preprocessor">#define UDPHS_IEN_DMA_5 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (UDPHS_IEN) DMA Channel 5 Interrupt Enable */</span>
<a name="l06583"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gac329dbe9b0cad8de4d1067090a4db110">06583</a> <span class="preprocessor">#define UDPHS_IEN_DMA_6 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (UDPHS_IEN) DMA Channel 6 Interrupt Enable */</span>
<a name="l06584"></a>06584 <span class="comment">/* -------- UDPHS_INTSTA : (UDPHS Offset: 0x14) UDPHS Interrupt Status Register -------- */</span>
<a name="l06585"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga2c935fd7b12dfed562cbef835b99a168">06585</a> <span class="preprocessor">#define UDPHS_INTSTA_SPEED (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (UDPHS_INTSTA) Speed Status */</span>
<a name="l06586"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gad5ec9f31092969e95432da724db92e98">06586</a> <span class="preprocessor">#define UDPHS_INTSTA_DET_SUSPD (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (UDPHS_INTSTA) Suspend Interrupt */</span>
<a name="l06587"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga526c2290170c88f96f33cb2de97f023c">06587</a> <span class="preprocessor">#define UDPHS_INTSTA_MICRO_SOF (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (UDPHS_INTSTA) Micro Start Of Frame Interrupt */</span>
<a name="l06588"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga2961671979869c5f744ac16b456eeb05">06588</a> <span class="preprocessor">#define UDPHS_INTSTA_INT_SOF (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (UDPHS_INTSTA) Start Of Frame Interrupt */</span>
<a name="l06589"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga94facb004761b80610ce90d16c778dcf">06589</a> <span class="preprocessor">#define UDPHS_INTSTA_ENDRESET (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (UDPHS_INTSTA) End Of Reset Interrupt */</span>
<a name="l06590"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga086d2108ee214ecbe66ba40a5c97e8e8">06590</a> <span class="preprocessor">#define UDPHS_INTSTA_WAKE_UP (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (UDPHS_INTSTA) Wake Up CPU Interrupt */</span>
<a name="l06591"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gaf28a3244679aba74c3fbe730187bc622">06591</a> <span class="preprocessor">#define UDPHS_INTSTA_ENDOFRSM (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (UDPHS_INTSTA) End Of Resume Interrupt */</span>
<a name="l06592"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gafc3cee899984ad7929c259c52ff1be06">06592</a> <span class="preprocessor">#define UDPHS_INTSTA_UPSTR_RES (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (UDPHS_INTSTA) Upstream Resume Interrupt */</span>
<a name="l06593"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga38d0ef64a3b76603c9a012092bba67e6">06593</a> <span class="preprocessor">#define UDPHS_INTSTA_EPT_0 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (UDPHS_INTSTA) Endpoint 0 Interrupt */</span>
<a name="l06594"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga36d5c54f8f1d20ea19ae46804ed7facd">06594</a> <span class="preprocessor">#define UDPHS_INTSTA_EPT_1 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (UDPHS_INTSTA) Endpoint 1 Interrupt */</span>
<a name="l06595"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga743c065e76e7f72549b254f2e0c7a93a">06595</a> <span class="preprocessor">#define UDPHS_INTSTA_EPT_2 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (UDPHS_INTSTA) Endpoint 2 Interrupt */</span>
<a name="l06596"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga77ebd6fe9ecf60eb9149251481bf0b59">06596</a> <span class="preprocessor">#define UDPHS_INTSTA_EPT_3 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (UDPHS_INTSTA) Endpoint 3 Interrupt */</span>
<a name="l06597"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga672467270815a414fd67280344afae99">06597</a> <span class="preprocessor">#define UDPHS_INTSTA_EPT_4 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (UDPHS_INTSTA) Endpoint 4 Interrupt */</span>
<a name="l06598"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gab85de18a11566b3728225d33f95c5dc8">06598</a> <span class="preprocessor">#define UDPHS_INTSTA_EPT_5 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (UDPHS_INTSTA) Endpoint 5 Interrupt */</span>
<a name="l06599"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gaf1e66dce73659b6bbc69b582e49cab31">06599</a> <span class="preprocessor">#define UDPHS_INTSTA_EPT_6 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (UDPHS_INTSTA) Endpoint 6 Interrupt */</span>
<a name="l06600"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga552a9f08ed19c01678c8d5b87b3cbc23">06600</a> <span class="preprocessor">#define UDPHS_INTSTA_DMA_1 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (UDPHS_INTSTA) DMA Channel 1 Interrupt */</span>
<a name="l06601"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga6d2c8e668c06adf024ad1c23a2af9b37">06601</a> <span class="preprocessor">#define UDPHS_INTSTA_DMA_2 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (UDPHS_INTSTA) DMA Channel 2 Interrupt */</span>
<a name="l06602"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gab19dabd91dd6f4edd7377976e89d6dcf">06602</a> <span class="preprocessor">#define UDPHS_INTSTA_DMA_3 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (UDPHS_INTSTA) DMA Channel 3 Interrupt */</span>
<a name="l06603"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga91729140a9c2bf5660c3e95b86c5661d">06603</a> <span class="preprocessor">#define UDPHS_INTSTA_DMA_4 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (UDPHS_INTSTA) DMA Channel 4 Interrupt */</span>
<a name="l06604"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga18c5a533e079098ff791aa69b91aaf30">06604</a> <span class="preprocessor">#define UDPHS_INTSTA_DMA_5 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (UDPHS_INTSTA) DMA Channel 5 Interrupt */</span>
<a name="l06605"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga2b3794336b544fd12349bdd4b6525bd6">06605</a> <span class="preprocessor">#define UDPHS_INTSTA_DMA_6 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (UDPHS_INTSTA) DMA Channel 6 Interrupt */</span>
<a name="l06606"></a>06606 <span class="comment">/* -------- UDPHS_CLRINT : (UDPHS Offset: 0x18) UDPHS Clear Interrupt Register -------- */</span>
<a name="l06607"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga121313ae6d6c9fa22a43cb833a3e52d3">06607</a> <span class="preprocessor">#define UDPHS_CLRINT_DET_SUSPD (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (UDPHS_CLRINT) Suspend Interrupt Clear */</span>
<a name="l06608"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga8c2079de421eb65e8fa26e4edd40b055">06608</a> <span class="preprocessor">#define UDPHS_CLRINT_MICRO_SOF (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (UDPHS_CLRINT) Micro Start Of Frame Interrupt Clear */</span>
<a name="l06609"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gada66f64194566ee1904c9d648874bcef">06609</a> <span class="preprocessor">#define UDPHS_CLRINT_INT_SOF (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (UDPHS_CLRINT) Start Of Frame Interrupt Clear */</span>
<a name="l06610"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gae2ed1e6297c9b7127e803f256195902d">06610</a> <span class="preprocessor">#define UDPHS_CLRINT_ENDRESET (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (UDPHS_CLRINT) End Of Reset Interrupt Clear */</span>
<a name="l06611"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gaa0e89c507768e2807af83a344b3e81a6">06611</a> <span class="preprocessor">#define UDPHS_CLRINT_WAKE_UP (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (UDPHS_CLRINT) Wake Up CPU Interrupt Clear */</span>
<a name="l06612"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gaecbdb97fb98279ff2c429308d5852d12">06612</a> <span class="preprocessor">#define UDPHS_CLRINT_ENDOFRSM (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (UDPHS_CLRINT) End Of Resume Interrupt Clear */</span>
<a name="l06613"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga9729537368ade7dd77a45715557f0cff">06613</a> <span class="preprocessor">#define UDPHS_CLRINT_UPSTR_RES (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (UDPHS_CLRINT) Upstream Resume Interrupt Clear */</span>
<a name="l06614"></a>06614 <span class="comment">/* -------- UDPHS_EPTRST : (UDPHS Offset: 0x1C) UDPHS Endpoints Reset Register -------- */</span>
<a name="l06615"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga60ab0e4286088a350e982d9f16f2ba82">06615</a> <span class="preprocessor">#define UDPHS_EPTRST_EPT_0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (UDPHS_EPTRST) Endpoint 0 Reset */</span>
<a name="l06616"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga65bf95a70b5eec23998be63dfad5c9a0">06616</a> <span class="preprocessor">#define UDPHS_EPTRST_EPT_1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (UDPHS_EPTRST) Endpoint 1 Reset */</span>
<a name="l06617"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga78a456cb435f8663b10c262446dd7e79">06617</a> <span class="preprocessor">#define UDPHS_EPTRST_EPT_2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (UDPHS_EPTRST) Endpoint 2 Reset */</span>
<a name="l06618"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga226275d626aaefb6b68f8f5298ebc528">06618</a> <span class="preprocessor">#define UDPHS_EPTRST_EPT_3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (UDPHS_EPTRST) Endpoint 3 Reset */</span>
<a name="l06619"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gad159463249ab22fa52b3f4b1c55025b9">06619</a> <span class="preprocessor">#define UDPHS_EPTRST_EPT_4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (UDPHS_EPTRST) Endpoint 4 Reset */</span>
<a name="l06620"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gadb54bf82c80abe83fcb05f7c6694cce2">06620</a> <span class="preprocessor">#define UDPHS_EPTRST_EPT_5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (UDPHS_EPTRST) Endpoint 5 Reset */</span>
<a name="l06621"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga67a3d53a2659ce4769f6af51b70bdae3">06621</a> <span class="preprocessor">#define UDPHS_EPTRST_EPT_6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (UDPHS_EPTRST) Endpoint 6 Reset */</span>
<a name="l06622"></a>06622 <span class="comment">/* -------- UDPHS_TST : (UDPHS Offset: 0xE0) UDPHS Test Register -------- */</span>
<a name="l06623"></a>06623 <span class="preprocessor">#define UDPHS_TST_SPEED_CFG_Pos 0</span>
<a name="l06624"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga953c99e3f1017b0b2fe8f0b7a80be963">06624</a> <span class="preprocessor"></span><span class="preprocessor">#define UDPHS_TST_SPEED_CFG_Msk (0x3u &lt;&lt; UDPHS_TST_SPEED_CFG_Pos) </span><span class="comment">/**&lt; \brief (UDPHS_TST) Speed Configuration */</span>
<a name="l06625"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga8f22e454d8e1004ecb08b60aa6346da7">06625</a> <span class="preprocessor">#define   UDPHS_TST_SPEED_CFG_NORMAL (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (UDPHS_TST) Normal Mode: The macro is in Full Speed mode, ready to make a High Speed identification, if the host supports it and then to automatically switch to High Speed mode */</span>
<a name="l06626"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga51cb9ba70655204b76292175fd8ea32c">06626</a> <span class="preprocessor">#define   UDPHS_TST_SPEED_CFG_HIGH_SPEED (0x2u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (UDPHS_TST) Force High Speed: Set this value to force the hardware to work in High Speed mode. Only for debug or test purpose. */</span>
<a name="l06627"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gae46621c222fea6c4bad92a136d322eb3">06627</a> <span class="preprocessor">#define   UDPHS_TST_SPEED_CFG_FULL_SPEED (0x3u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (UDPHS_TST) Force Full Speed: Set this value to force the hardware to work only in Full Speed mode. In this configuration, the macro will not respond to a High Speed reset handshake. */</span>
<a name="l06628"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gad15f299b7aedd0dfd4055c798ed13e85">06628</a> <span class="preprocessor">#define UDPHS_TST_TST_J (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (UDPHS_TST) Test J Mode */</span>
<a name="l06629"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga5b5b838157ccd6788ef3c59d61e74168">06629</a> <span class="preprocessor">#define UDPHS_TST_TST_K (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (UDPHS_TST) Test K Mode */</span>
<a name="l06630"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gaf27be0f59ee8002d7d386d24705228e4">06630</a> <span class="preprocessor">#define UDPHS_TST_TST_PKT (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (UDPHS_TST) Test Packet Mode */</span>
<a name="l06631"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gafe212ced01af1ae2526c0633914a7f15">06631</a> <span class="preprocessor">#define UDPHS_TST_OPMODE2 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (UDPHS_TST) OpMode2 */</span>
<a name="l06632"></a>06632 <span class="comment">/* -------- UDPHS_IPNAME1 : (UDPHS Offset: 0xF0) UDPHS Name1 Register -------- */</span>
<a name="l06633"></a>06633 <span class="preprocessor">#define UDPHS_IPNAME1_IP_NAME1_Pos 0</span>
<a name="l06634"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gace72b8f66c5510ecd05682c1d54e8cbc">06634</a> <span class="preprocessor"></span><span class="preprocessor">#define UDPHS_IPNAME1_IP_NAME1_Msk (0xffffffffu &lt;&lt; UDPHS_IPNAME1_IP_NAME1_Pos) </span><span class="comment">/**&lt; \brief (UDPHS_IPNAME1)  */</span>
<a name="l06635"></a>06635 <span class="comment">/* -------- UDPHS_IPNAME2 : (UDPHS Offset: 0xF4) UDPHS Name2 Register -------- */</span>
<a name="l06636"></a>06636 <span class="preprocessor">#define UDPHS_IPNAME2_IP_NAME2_Pos 0</span>
<a name="l06637"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga4ef91b8db0e4841b626e7fe37f58418e">06637</a> <span class="preprocessor"></span><span class="preprocessor">#define UDPHS_IPNAME2_IP_NAME2_Msk (0xffffffffu &lt;&lt; UDPHS_IPNAME2_IP_NAME2_Pos) </span><span class="comment">/**&lt; \brief (UDPHS_IPNAME2)  */</span>
<a name="l06638"></a>06638 <span class="comment">/* -------- UDPHS_IPFEATURES : (UDPHS Offset: 0xF8) UDPHS Features Register -------- */</span>
<a name="l06639"></a>06639 <span class="preprocessor">#define UDPHS_IPFEATURES_EPT_NBR_MAX_Pos 0</span>
<a name="l06640"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga14ae80a3fda7c7dbcbf7d4c9ea9d8de5">06640</a> <span class="preprocessor"></span><span class="preprocessor">#define UDPHS_IPFEATURES_EPT_NBR_MAX_Msk (0xfu &lt;&lt; UDPHS_IPFEATURES_EPT_NBR_MAX_Pos) </span><span class="comment">/**&lt; \brief (UDPHS_IPFEATURES) Max Number of Endpoints */</span>
<a name="l06641"></a>06641 <span class="preprocessor">#define UDPHS_IPFEATURES_DMA_CHANNEL_NBR_Pos 4</span>
<a name="l06642"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga3e954591e216430531b20e2972e8d0e4">06642</a> <span class="preprocessor"></span><span class="preprocessor">#define UDPHS_IPFEATURES_DMA_CHANNEL_NBR_Msk (0x7u &lt;&lt; UDPHS_IPFEATURES_DMA_CHANNEL_NBR_Pos) </span><span class="comment">/**&lt; \brief (UDPHS_IPFEATURES) Number of DMA Channels */</span>
<a name="l06643"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gaff4be3eec009dba3dfa2754e4ebfe10a">06643</a> <span class="preprocessor">#define UDPHS_IPFEATURES_DMA_B_SIZ (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (UDPHS_IPFEATURES) DMA Buffer Size */</span>
<a name="l06644"></a>06644 <span class="preprocessor">#define UDPHS_IPFEATURES_DMA_FIFO_WORD_DEPTH_Pos 8</span>
<a name="l06645"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga0f738bc35cdd602ad4a4d4443876e276">06645</a> <span class="preprocessor"></span><span class="preprocessor">#define UDPHS_IPFEATURES_DMA_FIFO_WORD_DEPTH_Msk (0xfu &lt;&lt; UDPHS_IPFEATURES_DMA_FIFO_WORD_DEPTH_Pos) </span><span class="comment">/**&lt; \brief (UDPHS_IPFEATURES) DMA FIFO Depth in Words */</span>
<a name="l06646"></a>06646 <span class="preprocessor">#define UDPHS_IPFEATURES_FIFO_MAX_SIZE_Pos 12</span>
<a name="l06647"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga3f454bd0407ddfe3f6695c5bc102d8f1">06647</a> <span class="preprocessor"></span><span class="preprocessor">#define UDPHS_IPFEATURES_FIFO_MAX_SIZE_Msk (0x7u &lt;&lt; UDPHS_IPFEATURES_FIFO_MAX_SIZE_Pos) </span><span class="comment">/**&lt; \brief (UDPHS_IPFEATURES) DPRAM Size */</span>
<a name="l06648"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gad39ca9a0cb742addeb8d2d96d3ac0451">06648</a> <span class="preprocessor">#define UDPHS_IPFEATURES_BW_DPRAM (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (UDPHS_IPFEATURES) DPRAM Byte Write Capability */</span>
<a name="l06649"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga862d4ed1b5a02be04e33e07ec5b0551c">06649</a> <span class="preprocessor">#define UDPHS_IPFEATURES_DATAB16_8 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (UDPHS_IPFEATURES) UTMI DataBus16_8 */</span>
<a name="l06650"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gaadb52b77cbf53c6986bc280beb0f6a26">06650</a> <span class="preprocessor">#define UDPHS_IPFEATURES_ISO_EPT_1 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (UDPHS_IPFEATURES) Endpointx High Bandwidth Isochronous Capability */</span>
<a name="l06651"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga05adfa94c902369fc3be1fb25b31bc3c">06651</a> <span class="preprocessor">#define UDPHS_IPFEATURES_ISO_EPT_2 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (UDPHS_IPFEATURES) Endpointx High Bandwidth Isochronous Capability */</span>
<a name="l06652"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gabfe15b86741ff8ee6b295cdc1244bed8">06652</a> <span class="preprocessor">#define UDPHS_IPFEATURES_ISO_EPT_3 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (UDPHS_IPFEATURES) Endpointx High Bandwidth Isochronous Capability */</span>
<a name="l06653"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga0c12b07cc68441dc2ecd1169221c7e1e">06653</a> <span class="preprocessor">#define UDPHS_IPFEATURES_ISO_EPT_4 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (UDPHS_IPFEATURES) Endpointx High Bandwidth Isochronous Capability */</span>
<a name="l06654"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga71a119f6b074cfd665bc1fddebff433e">06654</a> <span class="preprocessor">#define UDPHS_IPFEATURES_ISO_EPT_5 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (UDPHS_IPFEATURES) Endpointx High Bandwidth Isochronous Capability */</span>
<a name="l06655"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga8bfed692a215a4d1e700cdb001b39808">06655</a> <span class="preprocessor">#define UDPHS_IPFEATURES_ISO_EPT_6 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (UDPHS_IPFEATURES) Endpointx High Bandwidth Isochronous Capability */</span>
<a name="l06656"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga92bad80160a7592bedf2a09f157ac14e">06656</a> <span class="preprocessor">#define UDPHS_IPFEATURES_ISO_EPT_7 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (UDPHS_IPFEATURES) Endpointx High Bandwidth Isochronous Capability */</span>
<a name="l06657"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga0ad42a9084f3a873f504a10943b29a15">06657</a> <span class="preprocessor">#define UDPHS_IPFEATURES_ISO_EPT_8 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (UDPHS_IPFEATURES) Endpointx High Bandwidth Isochronous Capability */</span>
<a name="l06658"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga681bdf4cbef36709d17dc3849dabf0f9">06658</a> <span class="preprocessor">#define UDPHS_IPFEATURES_ISO_EPT_9 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (UDPHS_IPFEATURES) Endpointx High Bandwidth Isochronous Capability */</span>
<a name="l06659"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga8fbb6368cd04c8db4ba802bc7a88cb76">06659</a> <span class="preprocessor">#define UDPHS_IPFEATURES_ISO_EPT_10 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (UDPHS_IPFEATURES) Endpointx High Bandwidth Isochronous Capability */</span>
<a name="l06660"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga2ef9de60ade9996e587c0fae37a9c61f">06660</a> <span class="preprocessor">#define UDPHS_IPFEATURES_ISO_EPT_11 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (UDPHS_IPFEATURES) Endpointx High Bandwidth Isochronous Capability */</span>
<a name="l06661"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga46bdb1ae0cf60d06a5e5ea78cd87a113">06661</a> <span class="preprocessor">#define UDPHS_IPFEATURES_ISO_EPT_12 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (UDPHS_IPFEATURES) Endpointx High Bandwidth Isochronous Capability */</span>
<a name="l06662"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga104e663ccda5130bbfb19bfa7ed90e09">06662</a> <span class="preprocessor">#define UDPHS_IPFEATURES_ISO_EPT_13 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (UDPHS_IPFEATURES) Endpointx High Bandwidth Isochronous Capability */</span>
<a name="l06663"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gadd3ebd2550f6e604b25e42bd660adc5a">06663</a> <span class="preprocessor">#define UDPHS_IPFEATURES_ISO_EPT_14 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (UDPHS_IPFEATURES) Endpointx High Bandwidth Isochronous Capability */</span>
<a name="l06664"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga1ad0eda4ac4dc360c362b13c81a63ada">06664</a> <span class="preprocessor">#define UDPHS_IPFEATURES_ISO_EPT_15 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (UDPHS_IPFEATURES) Endpointx High Bandwidth Isochronous Capability */</span>
<a name="l06665"></a>06665 <span class="comment">/* -------- UDPHS_EPTCFG : (UDPHS Offset: N/A) UDPHS Endpoint Configuration Register -------- */</span>
<a name="l06666"></a>06666 <span class="preprocessor">#define UDPHS_EPTCFG_EPT_SIZE_Pos 0</span>
<a name="l06667"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gaba28268c640a2f23cf878a9996d2d963">06667</a> <span class="preprocessor"></span><span class="preprocessor">#define UDPHS_EPTCFG_EPT_SIZE_Msk (0x7u &lt;&lt; UDPHS_EPTCFG_EPT_SIZE_Pos) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCFG) Endpoint Size */</span>
<a name="l06668"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga8457e15d1b67e1d75c889b5136d8ff80">06668</a> <span class="preprocessor">#define   UDPHS_EPTCFG_EPT_SIZE_8 (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCFG) 8 bytes */</span>
<a name="l06669"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gaba218dfba57e1172e2855734dd39d712">06669</a> <span class="preprocessor">#define   UDPHS_EPTCFG_EPT_SIZE_16 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCFG) 16 bytes */</span>
<a name="l06670"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga439ce6ff24d779ef22e0ba60160d71c4">06670</a> <span class="preprocessor">#define   UDPHS_EPTCFG_EPT_SIZE_32 (0x2u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCFG) 32 bytes */</span>
<a name="l06671"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga3d0e78a7c0ce6523cd98d364a12adde9">06671</a> <span class="preprocessor">#define   UDPHS_EPTCFG_EPT_SIZE_64 (0x3u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCFG) 64 bytes */</span>
<a name="l06672"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga25504c2d86babbf99578c874c39d1aba">06672</a> <span class="preprocessor">#define   UDPHS_EPTCFG_EPT_SIZE_128 (0x4u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCFG) 128 bytes */</span>
<a name="l06673"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gad2a02b52275347500f867893670baab6">06673</a> <span class="preprocessor">#define   UDPHS_EPTCFG_EPT_SIZE_256 (0x5u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCFG) 256 bytes */</span>
<a name="l06674"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga497e9d9619439846206de9aabe66c23d">06674</a> <span class="preprocessor">#define   UDPHS_EPTCFG_EPT_SIZE_512 (0x6u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCFG) 512 bytes */</span>
<a name="l06675"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gabb5b02876cbfb14154e594f4fd151c68">06675</a> <span class="preprocessor">#define   UDPHS_EPTCFG_EPT_SIZE_1024 (0x7u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCFG) 1024 bytes */</span>
<a name="l06676"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga7e4b5c6d03ff8ec15da0145f8c711c5b">06676</a> <span class="preprocessor">#define UDPHS_EPTCFG_EPT_DIR (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCFG) Endpoint Direction */</span>
<a name="l06677"></a>06677 <span class="preprocessor">#define UDPHS_EPTCFG_EPT_TYPE_Pos 4</span>
<a name="l06678"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gabfeb7c08e3606ba67e62b6da0654e8ae">06678</a> <span class="preprocessor"></span><span class="preprocessor">#define UDPHS_EPTCFG_EPT_TYPE_Msk (0x3u &lt;&lt; UDPHS_EPTCFG_EPT_TYPE_Pos) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCFG) Endpoint Type */</span>
<a name="l06679"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gae9614fccc6072b749cbc34646777293e">06679</a> <span class="preprocessor">#define   UDPHS_EPTCFG_EPT_TYPE_CTRL8 (0x0u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCFG) Control endpoint */</span>
<a name="l06680"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga4a45ec98250a33575ccd1302913389ce">06680</a> <span class="preprocessor">#define   UDPHS_EPTCFG_EPT_TYPE_ISO (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCFG) Isochronous endpoint */</span>
<a name="l06681"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gabcc572edbc3a52797eb1e1c6f0381fe2">06681</a> <span class="preprocessor">#define   UDPHS_EPTCFG_EPT_TYPE_BULK (0x2u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCFG) Bulk endpoint */</span>
<a name="l06682"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga267cfe7b09e7f62e67799a6a09df8f39">06682</a> <span class="preprocessor">#define   UDPHS_EPTCFG_EPT_TYPE_INT (0x3u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCFG) Interrupt endpoint */</span>
<a name="l06683"></a>06683 <span class="preprocessor">#define UDPHS_EPTCFG_BK_NUMBER_Pos 6</span>
<a name="l06684"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gafe4a400b0105ba94ef2c3e11dda89de4">06684</a> <span class="preprocessor"></span><span class="preprocessor">#define UDPHS_EPTCFG_BK_NUMBER_Msk (0x3u &lt;&lt; UDPHS_EPTCFG_BK_NUMBER_Pos) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCFG) Number of Banks */</span>
<a name="l06685"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gabeb528f2af68f499974dfe0d3436a100">06685</a> <span class="preprocessor">#define   UDPHS_EPTCFG_BK_NUMBER_0 (0x0u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCFG) Zero bank, the endpoint is not mapped in memory */</span>
<a name="l06686"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga9e536eae852aa674e1cc9a5507da65b9">06686</a> <span class="preprocessor">#define   UDPHS_EPTCFG_BK_NUMBER_1 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCFG) One bank (bank 0) */</span>
<a name="l06687"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gae957d1a1b65c347fdccc9e28da918fee">06687</a> <span class="preprocessor">#define   UDPHS_EPTCFG_BK_NUMBER_2 (0x2u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCFG) Double bank (Ping-Pong: bank0/bank1) */</span>
<a name="l06688"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga6c23b5b4bf8851d6e06da3fb411137c2">06688</a> <span class="preprocessor">#define   UDPHS_EPTCFG_BK_NUMBER_3 (0x3u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCFG) Triple bank (bank0/bank1/bank2) */</span>
<a name="l06689"></a>06689 <span class="preprocessor">#define UDPHS_EPTCFG_NB_TRANS_Pos 8</span>
<a name="l06690"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gacde19bc2c0178092e3ad8fe6fdc9e5ae">06690</a> <span class="preprocessor"></span><span class="preprocessor">#define UDPHS_EPTCFG_NB_TRANS_Msk (0x3u &lt;&lt; UDPHS_EPTCFG_NB_TRANS_Pos) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCFG) Number Of Transaction per Microframe */</span>
<a name="l06691"></a>06691 <span class="preprocessor">#define UDPHS_EPTCFG_NB_TRANS(value) ((UDPHS_EPTCFG_NB_TRANS_Msk &amp; ((value) &lt;&lt; UDPHS_EPTCFG_NB_TRANS_Pos)))</span>
<a name="l06692"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga25f5850a5c01c34c42a7f45e765feea9">06692</a> <span class="preprocessor"></span><span class="preprocessor">#define UDPHS_EPTCFG_EPT_MAPD (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCFG) Endpoint Mapped */</span>
<a name="l06693"></a>06693 <span class="comment">/* -------- UDPHS_EPTCTLENB : (UDPHS Offset: N/A) UDPHS Endpoint Control Enable Register -------- */</span>
<a name="l06694"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga70cfa9f91040e340523dbd838501842a">06694</a> <span class="preprocessor">#define UDPHS_EPTCTLENB_EPT_ENABL (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCTLENB) Endpoint Enable */</span>
<a name="l06695"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga9e0b10440475afd44fe634d91b091f8b">06695</a> <span class="preprocessor">#define UDPHS_EPTCTLENB_AUTO_VALID (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCTLENB) Packet Auto-Valid Enable */</span>
<a name="l06696"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gaeb8d707ea272130f6fc20d5a91279c9c">06696</a> <span class="preprocessor">#define UDPHS_EPTCTLENB_INTDIS_DMA (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCTLENB) Interrupts Disable DMA */</span>
<a name="l06697"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga1f25e724781ef38f2bfee34efa66050e">06697</a> <span class="preprocessor">#define UDPHS_EPTCTLENB_NYET_DIS (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCTLENB) NYET Disable (Only for High Speed Bulk OUT endpoints) */</span>
<a name="l06698"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gad4ddb2ef6b9a580f755873181cb928df">06698</a> <span class="preprocessor">#define UDPHS_EPTCTLENB_DATAX_RX (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCTLENB) DATAx Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints) */</span>
<a name="l06699"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga6caaeeec77b8f7bf3ca3b133ecf43cf4">06699</a> <span class="preprocessor">#define UDPHS_EPTCTLENB_MDATA_RX (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCTLENB) MDATA Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints) */</span>
<a name="l06700"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga8fd91131258b949be46e55798d690f5a">06700</a> <span class="preprocessor">#define UDPHS_EPTCTLENB_ERR_OVFLW (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCTLENB) Overflow Error Interrupt Enable */</span>
<a name="l06701"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gaa55048228b009c973e7bfdf2b1b2db9a">06701</a> <span class="preprocessor">#define UDPHS_EPTCTLENB_RX_BK_RDY (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCTLENB) Received OUT Data Interrupt Enable */</span>
<a name="l06702"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga3097f4e3d58f5559356bb4d425bf211d">06702</a> <span class="preprocessor">#define UDPHS_EPTCTLENB_TX_COMPLT (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCTLENB) Transmitted IN Data Complete Interrupt Enable */</span>
<a name="l06703"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga3f2e8d6161de2e7f308763ed9faec9cf">06703</a> <span class="preprocessor">#define UDPHS_EPTCTLENB_TX_PK_RDY (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCTLENB) TX Packet Ready/Transaction Error Interrupt Enable */</span>
<a name="l06704"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gabb2b635efd2c1cb2ea4b5296a0f02088">06704</a> <span class="preprocessor">#define UDPHS_EPTCTLENB_ERR_TRANS (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCTLENB) TX Packet Ready/Transaction Error Interrupt Enable */</span>
<a name="l06705"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gaea19e55f3078d904b1bda9f558ba6a3b">06705</a> <span class="preprocessor">#define UDPHS_EPTCTLENB_RX_SETUP (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCTLENB) Received SETUP/Error Flow Interrupt Enable */</span>
<a name="l06706"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga14feae2d5b8951b427d3bfc845108fe5">06706</a> <span class="preprocessor">#define UDPHS_EPTCTLENB_ERR_FL_ISO (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCTLENB) Received SETUP/Error Flow Interrupt Enable */</span>
<a name="l06707"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga891b210648715763b6e51deb9b96e5fb">06707</a> <span class="preprocessor">#define UDPHS_EPTCTLENB_STALL_SNT (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCTLENB) Stall Sent /ISO CRC Error/Number of Transaction Error Interrupt Enable */</span>
<a name="l06708"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gab59bf4924ac7439ab73fef5ca8cb811a">06708</a> <span class="preprocessor">#define UDPHS_EPTCTLENB_ERR_CRISO (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCTLENB) Stall Sent /ISO CRC Error/Number of Transaction Error Interrupt Enable */</span>
<a name="l06709"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gac78c24822ba06cd23c2123d86ee3d3ad">06709</a> <span class="preprocessor">#define UDPHS_EPTCTLENB_ERR_NBTRA (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCTLENB) Stall Sent /ISO CRC Error/Number of Transaction Error Interrupt Enable */</span>
<a name="l06710"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gacd05ae6243ec335ca2199697f3020c9b">06710</a> <span class="preprocessor">#define UDPHS_EPTCTLENB_NAK_IN (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCTLENB) NAKIN/Bank Flush Error Interrupt Enable */</span>
<a name="l06711"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga993227f772cb81675a78b492af4d2646">06711</a> <span class="preprocessor">#define UDPHS_EPTCTLENB_ERR_FLUSH (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCTLENB) NAKIN/Bank Flush Error Interrupt Enable */</span>
<a name="l06712"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gaa658bbd41dba0acb8077e2dfb1560a83">06712</a> <span class="preprocessor">#define UDPHS_EPTCTLENB_NAK_OUT (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCTLENB) NAKOUT Interrupt Enable */</span>
<a name="l06713"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga8eeadbb0dd5c7263ee5e95cc13525264">06713</a> <span class="preprocessor">#define UDPHS_EPTCTLENB_BUSY_BANK (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCTLENB) Busy Bank Interrupt Enable */</span>
<a name="l06714"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga43247e4058ff9c3903e18cda0a5dccfc">06714</a> <span class="preprocessor">#define UDPHS_EPTCTLENB_SHRT_PCKT (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCTLENB) Short Packet Send/Short Packet Interrupt Enable */</span>
<a name="l06715"></a>06715 <span class="comment">/* -------- UDPHS_EPTCTLDIS : (UDPHS Offset: N/A) UDPHS Endpoint Control Disable Register -------- */</span>
<a name="l06716"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga0599fe956c07883f36bb7c3603708de2">06716</a> <span class="preprocessor">#define UDPHS_EPTCTLDIS_EPT_DISABL (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCTLDIS) Endpoint Disable */</span>
<a name="l06717"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga7beafb5e0dd8d788aa999be55b87522b">06717</a> <span class="preprocessor">#define UDPHS_EPTCTLDIS_AUTO_VALID (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCTLDIS) Packet Auto-Valid Disable */</span>
<a name="l06718"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga5a3b155de4825dc4a3c8a07817e06c2f">06718</a> <span class="preprocessor">#define UDPHS_EPTCTLDIS_INTDIS_DMA (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCTLDIS) Interrupts Disable DMA */</span>
<a name="l06719"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gaf67bdc5b1415c28ce5b2bb4ab1e206eb">06719</a> <span class="preprocessor">#define UDPHS_EPTCTLDIS_NYET_DIS (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCTLDIS) NYET Enable (Only for High Speed Bulk OUT endpoints) */</span>
<a name="l06720"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gab4cb3c0844a5f9018d033a09fed25688">06720</a> <span class="preprocessor">#define UDPHS_EPTCTLDIS_DATAX_RX (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCTLDIS) DATAx Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints) */</span>
<a name="l06721"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga6cf611b06ade835f44dda373f017f9e1">06721</a> <span class="preprocessor">#define UDPHS_EPTCTLDIS_MDATA_RX (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCTLDIS) MDATA Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints) */</span>
<a name="l06722"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga6f169cc971b59e6a9b6c3bf5a347d639">06722</a> <span class="preprocessor">#define UDPHS_EPTCTLDIS_ERR_OVFLW (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCTLDIS) Overflow Error Interrupt Disable */</span>
<a name="l06723"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga222acecba1600563330a90b3b217e472">06723</a> <span class="preprocessor">#define UDPHS_EPTCTLDIS_RX_BK_RDY (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCTLDIS) Received OUT Data Interrupt Disable */</span>
<a name="l06724"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga631c12c0fcf1623963331e8c103e4333">06724</a> <span class="preprocessor">#define UDPHS_EPTCTLDIS_TX_COMPLT (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCTLDIS) Transmitted IN Data Complete Interrupt Disable */</span>
<a name="l06725"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gaf1e3a8d68092e7a205bc954a3a7e8087">06725</a> <span class="preprocessor">#define UDPHS_EPTCTLDIS_TX_PK_RDY (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCTLDIS) TX Packet Ready/Transaction Error Interrupt Disable */</span>
<a name="l06726"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gaf1362daf8781624504fb39299397e051">06726</a> <span class="preprocessor">#define UDPHS_EPTCTLDIS_ERR_TRANS (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCTLDIS) TX Packet Ready/Transaction Error Interrupt Disable */</span>
<a name="l06727"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gad15787fbe8971275f9bcd2c3dadeff12">06727</a> <span class="preprocessor">#define UDPHS_EPTCTLDIS_RX_SETUP (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCTLDIS) Received SETUP/Error Flow Interrupt Disable */</span>
<a name="l06728"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gad8ca7d87c17f4e38b58ded4c794525b8">06728</a> <span class="preprocessor">#define UDPHS_EPTCTLDIS_ERR_FL_ISO (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCTLDIS) Received SETUP/Error Flow Interrupt Disable */</span>
<a name="l06729"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga5493cea2f752cb1ac68e677bc4098cd5">06729</a> <span class="preprocessor">#define UDPHS_EPTCTLDIS_STALL_SNT (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCTLDIS) Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Disable */</span>
<a name="l06730"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga3bb2d2015fedc16dbd3b9749851cd505">06730</a> <span class="preprocessor">#define UDPHS_EPTCTLDIS_ERR_CRISO (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCTLDIS) Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Disable */</span>
<a name="l06731"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gaa685a58398aef298569459d9b1eb4e07">06731</a> <span class="preprocessor">#define UDPHS_EPTCTLDIS_ERR_NBTRA (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCTLDIS) Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Disable */</span>
<a name="l06732"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gaa83bf9046b424ffdc1c5828e06ad5a5e">06732</a> <span class="preprocessor">#define UDPHS_EPTCTLDIS_NAK_IN (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCTLDIS) NAKIN/bank flush error Interrupt Disable */</span>
<a name="l06733"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga7bfc6cf0ce9ff8b70aec90380d6bfe70">06733</a> <span class="preprocessor">#define UDPHS_EPTCTLDIS_ERR_FLUSH (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCTLDIS) NAKIN/bank flush error Interrupt Disable */</span>
<a name="l06734"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga58860f2dc35b5cce03aca6bbb390d08f">06734</a> <span class="preprocessor">#define UDPHS_EPTCTLDIS_NAK_OUT (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCTLDIS) NAKOUT Interrupt Disable */</span>
<a name="l06735"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gaca9965ce393b42e67711c01e53857c9e">06735</a> <span class="preprocessor">#define UDPHS_EPTCTLDIS_BUSY_BANK (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCTLDIS) Busy Bank Interrupt Disable */</span>
<a name="l06736"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga2aa91797c86574189395241b98f18433">06736</a> <span class="preprocessor">#define UDPHS_EPTCTLDIS_SHRT_PCKT (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCTLDIS) Short Packet Interrupt Disable */</span>
<a name="l06737"></a>06737 <span class="comment">/* -------- UDPHS_EPTCTL : (UDPHS Offset: N/A) UDPHS Endpoint Control Register -------- */</span>
<a name="l06738"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga2714df29e0ad49d373362e5cf825feea">06738</a> <span class="preprocessor">#define UDPHS_EPTCTL_EPT_ENABL (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCTL) Endpoint Enable */</span>
<a name="l06739"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga4302477db2c1c33ca04e6e010563b8cd">06739</a> <span class="preprocessor">#define UDPHS_EPTCTL_AUTO_VALID (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCTL) Packet Auto-Valid Enabled (Not for CONTROL Endpoints) */</span>
<a name="l06740"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gaa54c08b80e9458570eb10615de907231">06740</a> <span class="preprocessor">#define UDPHS_EPTCTL_INTDIS_DMA (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCTL) Interrupt Disables DMA */</span>
<a name="l06741"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga462320befd384a758a76eb5d00459a74">06741</a> <span class="preprocessor">#define UDPHS_EPTCTL_NYET_DIS (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCTL) NYET Disable (Only for High Speed Bulk OUT endpoints) */</span>
<a name="l06742"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gad4c4d4dab75f1762662bac9f684fb43c">06742</a> <span class="preprocessor">#define UDPHS_EPTCTL_DATAX_RX (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCTL) DATAx Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints) */</span>
<a name="l06743"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga62a277cc352a7c23fc263ef838646f23">06743</a> <span class="preprocessor">#define UDPHS_EPTCTL_MDATA_RX (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCTL) MDATA Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints) */</span>
<a name="l06744"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gad00bb683562885cea3014cb1d229dfd8">06744</a> <span class="preprocessor">#define UDPHS_EPTCTL_ERR_OVFLW (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCTL) Overflow Error Interrupt Enabled */</span>
<a name="l06745"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga644297f62531f4fec5ea56b4ffb88c36">06745</a> <span class="preprocessor">#define UDPHS_EPTCTL_RX_BK_RDY (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCTL) Received OUT Data Interrupt Enabled */</span>
<a name="l06746"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga3efd13b131f996c0e1196daf3b2a49db">06746</a> <span class="preprocessor">#define UDPHS_EPTCTL_TX_COMPLT (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCTL) Transmitted IN Data Complete Interrupt Enabled */</span>
<a name="l06747"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga5872d678fb9f751c8675a41e1f3896ed">06747</a> <span class="preprocessor">#define UDPHS_EPTCTL_TX_PK_RDY (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCTL) TX Packet Ready/Transaction Error Interrupt Enabled */</span>
<a name="l06748"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gab193cc2eb653f8e4de6127cd089bec1b">06748</a> <span class="preprocessor">#define UDPHS_EPTCTL_ERR_TRANS (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCTL) TX Packet Ready/Transaction Error Interrupt Enabled */</span>
<a name="l06749"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga82fc05f7b963abd73f0b253cfa471662">06749</a> <span class="preprocessor">#define UDPHS_EPTCTL_RX_SETUP (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCTL) Received SETUP/Error Flow Interrupt Enabled */</span>
<a name="l06750"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga0567e1b65b4167c9675b3214d3c801b8">06750</a> <span class="preprocessor">#define UDPHS_EPTCTL_ERR_FL_ISO (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCTL) Received SETUP/Error Flow Interrupt Enabled */</span>
<a name="l06751"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gaf3c8e9cc3c4482795bf3c85115445985">06751</a> <span class="preprocessor">#define UDPHS_EPTCTL_STALL_SNT (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCTL) Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Enabled */</span>
<a name="l06752"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gad36265495de0dfcfd26fd19e43270bc9">06752</a> <span class="preprocessor">#define UDPHS_EPTCTL_ERR_CRISO (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCTL) Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Enabled */</span>
<a name="l06753"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gac949c6419ca9143fcc630d15fa298cff">06753</a> <span class="preprocessor">#define UDPHS_EPTCTL_ERR_NBTRA (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCTL) Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Enabled */</span>
<a name="l06754"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga1d7718aad7d03b1d22facf3e38d1bcef">06754</a> <span class="preprocessor">#define UDPHS_EPTCTL_NAK_IN (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCTL) NAKIN/Bank Flush Error Interrupt Enabled */</span>
<a name="l06755"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga80144402f18649c9101476a3ce9515f4">06755</a> <span class="preprocessor">#define UDPHS_EPTCTL_ERR_FLUSH (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCTL) NAKIN/Bank Flush Error Interrupt Enabled */</span>
<a name="l06756"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gaa499ee2d3e80db45ade76bfed1ba95dd">06756</a> <span class="preprocessor">#define UDPHS_EPTCTL_NAK_OUT (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCTL) NAKOUT Interrupt Enabled */</span>
<a name="l06757"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga37ba0ae1ab1027b24cf76b7b9fc04f86">06757</a> <span class="preprocessor">#define UDPHS_EPTCTL_BUSY_BANK (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCTL) Busy Bank Interrupt Enabled */</span>
<a name="l06758"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga3415a5ada4fb1a33fb757735a31104f0">06758</a> <span class="preprocessor">#define UDPHS_EPTCTL_SHRT_PCKT (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCTL) Short Packet Interrupt Enabled */</span>
<a name="l06759"></a>06759 <span class="comment">/* -------- UDPHS_EPTSETSTA : (UDPHS Offset: N/A) UDPHS Endpoint Set Status Register -------- */</span>
<a name="l06760"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga385989a5b251bc11161abedf0c71c926">06760</a> <span class="preprocessor">#define UDPHS_EPTSETSTA_FRCESTALL (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (UDPHS_EPTSETSTA) Stall Handshake Request Set */</span>
<a name="l06761"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga08222949d5a6bceb9d3ad6981fe2a168">06761</a> <span class="preprocessor">#define UDPHS_EPTSETSTA_KILL_BANK (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (UDPHS_EPTSETSTA) KILL Bank Set (for IN Endpoint) */</span>
<a name="l06762"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga2e0443d3a039619825f4467fc21eabaf">06762</a> <span class="preprocessor">#define UDPHS_EPTSETSTA_TX_PK_RDY (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (UDPHS_EPTSETSTA) TX Packet Ready Set */</span>
<a name="l06763"></a>06763 <span class="comment">/* -------- UDPHS_EPTCLRSTA : (UDPHS Offset: N/A) UDPHS Endpoint Clear Status Register -------- */</span>
<a name="l06764"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga1f680a69d58f0d838c599c20017c50d5">06764</a> <span class="preprocessor">#define UDPHS_EPTCLRSTA_FRCESTALL (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCLRSTA) Stall Handshake Request Clear */</span>
<a name="l06765"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga2de3e8cf451bce85f8e25d238cf64b1f">06765</a> <span class="preprocessor">#define UDPHS_EPTCLRSTA_TOGGLESQ (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCLRSTA) Data Toggle Clear */</span>
<a name="l06766"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gad3324f0b8e727b6c74eff08521a8ca07">06766</a> <span class="preprocessor">#define UDPHS_EPTCLRSTA_RX_BK_RDY (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCLRSTA) Received OUT Data Clear */</span>
<a name="l06767"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gaa132e7c596847d74124ad539683e19d5">06767</a> <span class="preprocessor">#define UDPHS_EPTCLRSTA_TX_COMPLT (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCLRSTA) Transmitted IN Data Complete Clear */</span>
<a name="l06768"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gae500004599a32dad108fe2cb082cbc42">06768</a> <span class="preprocessor">#define UDPHS_EPTCLRSTA_RX_SETUP (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCLRSTA) Received SETUP/Error Flow Clear */</span>
<a name="l06769"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga028249f1bd99b83e895252fdb295c4a5">06769</a> <span class="preprocessor">#define UDPHS_EPTCLRSTA_ERR_FL_ISO (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCLRSTA) Received SETUP/Error Flow Clear */</span>
<a name="l06770"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga1d61be4c78e586c10416cf7df04d7b25">06770</a> <span class="preprocessor">#define UDPHS_EPTCLRSTA_STALL_SNT (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCLRSTA) Stall Sent/Number of Transaction Error Clear */</span>
<a name="l06771"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga1ecb89e47c81de270526bb3fdbac764f">06771</a> <span class="preprocessor">#define UDPHS_EPTCLRSTA_ERR_NBTRA (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCLRSTA) Stall Sent/Number of Transaction Error Clear */</span>
<a name="l06772"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga85644217eb28970400d4063436b5e1a2">06772</a> <span class="preprocessor">#define UDPHS_EPTCLRSTA_NAK_IN (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCLRSTA) NAKIN/Bank Flush Error Clear */</span>
<a name="l06773"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga56691d0849499004dfcd40a21a24669b">06773</a> <span class="preprocessor">#define UDPHS_EPTCLRSTA_ERR_FLUSH (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCLRSTA) NAKIN/Bank Flush Error Clear */</span>
<a name="l06774"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga3ee27b3e1d6dcaadb5b5b394d564ebc7">06774</a> <span class="preprocessor">#define UDPHS_EPTCLRSTA_NAK_OUT (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (UDPHS_EPTCLRSTA) NAKOUT Clear */</span>
<a name="l06775"></a>06775 <span class="comment">/* -------- UDPHS_EPTSTA : (UDPHS Offset: N/A) UDPHS Endpoint Status Register -------- */</span>
<a name="l06776"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga9b7c363b49458bbbcf800a72eb0af4cc">06776</a> <span class="preprocessor">#define UDPHS_EPTSTA_FRCESTALL (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (UDPHS_EPTSTA) Stall Handshake Request */</span>
<a name="l06777"></a>06777 <span class="preprocessor">#define UDPHS_EPTSTA_TOGGLESQ_STA_Pos 6</span>
<a name="l06778"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga00a02b6cdf60bbc49ccd7be75369d7d1">06778</a> <span class="preprocessor"></span><span class="preprocessor">#define UDPHS_EPTSTA_TOGGLESQ_STA_Msk (0x3u &lt;&lt; UDPHS_EPTSTA_TOGGLESQ_STA_Pos) </span><span class="comment">/**&lt; \brief (UDPHS_EPTSTA) Toggle Sequencing */</span>
<a name="l06779"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga2464ae19d11e05b043119428ecff829e">06779</a> <span class="preprocessor">#define   UDPHS_EPTSTA_TOGGLESQ_STA_DATA0 (0x0u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (UDPHS_EPTSTA) DATA0 */</span>
<a name="l06780"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga893092fd83f07c62648f8b5053dfbc39">06780</a> <span class="preprocessor">#define   UDPHS_EPTSTA_TOGGLESQ_STA_DATA1 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (UDPHS_EPTSTA) DATA1 */</span>
<a name="l06781"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga186dfbf8af0ebd56148c420afe88db73">06781</a> <span class="preprocessor">#define   UDPHS_EPTSTA_TOGGLESQ_STA_DATA2 (0x2u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (UDPHS_EPTSTA) Data2 (only for High Bandwidth Isochronous Endpoint) */</span>
<a name="l06782"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gabe15f71bc654f35b7fef08efb8caebd2">06782</a> <span class="preprocessor">#define   UDPHS_EPTSTA_TOGGLESQ_STA_MDATA (0x3u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (UDPHS_EPTSTA) MData (only for High Bandwidth Isochronous Endpoint) */</span>
<a name="l06783"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gaa18384544063694643ee5e0b30a73940">06783</a> <span class="preprocessor">#define UDPHS_EPTSTA_ERR_OVFLW (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (UDPHS_EPTSTA) Overflow Error */</span>
<a name="l06784"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga8ca05a3e20a15da7ab2ebdaf01f0caeb">06784</a> <span class="preprocessor">#define UDPHS_EPTSTA_RX_BK_RDY (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (UDPHS_EPTSTA) Received OUT Data/KILL Bank */</span>
<a name="l06785"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gaabac307fa241359ee046d89ae51ac7ad">06785</a> <span class="preprocessor">#define UDPHS_EPTSTA_KILL_BANK (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (UDPHS_EPTSTA) Received OUT Data/KILL Bank */</span>
<a name="l06786"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga0d614454b608753ac94a393f59d01eab">06786</a> <span class="preprocessor">#define UDPHS_EPTSTA_TX_COMPLT (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (UDPHS_EPTSTA) Transmitted IN Data Complete */</span>
<a name="l06787"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gaecb6f1d7abeb7cb49faaee4e3293f655">06787</a> <span class="preprocessor">#define UDPHS_EPTSTA_TX_PK_RDY (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (UDPHS_EPTSTA) TX Packet Ready/Transaction Error */</span>
<a name="l06788"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gae942fe6d6b1c89f721d79f3ea899b2b6">06788</a> <span class="preprocessor">#define UDPHS_EPTSTA_ERR_TRANS (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (UDPHS_EPTSTA) TX Packet Ready/Transaction Error */</span>
<a name="l06789"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga774fb9c9da96b9d552c54e7edd75298c">06789</a> <span class="preprocessor">#define UDPHS_EPTSTA_RX_SETUP (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (UDPHS_EPTSTA) Received SETUP/Error Flow */</span>
<a name="l06790"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga85228dbbd8c544aa062e2284019726a1">06790</a> <span class="preprocessor">#define UDPHS_EPTSTA_ERR_FL_ISO (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (UDPHS_EPTSTA) Received SETUP/Error Flow */</span>
<a name="l06791"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gae42409ed1faaa3ec28f681339fe44e1d">06791</a> <span class="preprocessor">#define UDPHS_EPTSTA_STALL_SNT (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (UDPHS_EPTSTA) Stall Sent/CRC ISO Error/Number of Transaction Error */</span>
<a name="l06792"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga8c6aaca677538242df658fb7a85db4ca">06792</a> <span class="preprocessor">#define UDPHS_EPTSTA_ERR_CRISO (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (UDPHS_EPTSTA) Stall Sent/CRC ISO Error/Number of Transaction Error */</span>
<a name="l06793"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga1e59d1e3b8642925824e7b9dbfdec7b7">06793</a> <span class="preprocessor">#define UDPHS_EPTSTA_ERR_NBTRA (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (UDPHS_EPTSTA) Stall Sent/CRC ISO Error/Number of Transaction Error */</span>
<a name="l06794"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gab733435ba0291dfe73dfa4667f36990c">06794</a> <span class="preprocessor">#define UDPHS_EPTSTA_NAK_IN (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (UDPHS_EPTSTA) NAK IN/Bank Flush Error */</span>
<a name="l06795"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga5c54b245b080b523b1519e0208e7cc58">06795</a> <span class="preprocessor">#define UDPHS_EPTSTA_ERR_FLUSH (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (UDPHS_EPTSTA) NAK IN/Bank Flush Error */</span>
<a name="l06796"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga5a453248da935c7cd0349f387bb52dd4">06796</a> <span class="preprocessor">#define UDPHS_EPTSTA_NAK_OUT (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (UDPHS_EPTSTA) NAK OUT */</span>
<a name="l06797"></a>06797 <span class="preprocessor">#define UDPHS_EPTSTA_CURRENT_BANK_Pos 16</span>
<a name="l06798"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gad5a7a1f83b0b1a67faaf3e305c24c762">06798</a> <span class="preprocessor"></span><span class="preprocessor">#define UDPHS_EPTSTA_CURRENT_BANK_Msk (0x3u &lt;&lt; UDPHS_EPTSTA_CURRENT_BANK_Pos) </span><span class="comment">/**&lt; \brief (UDPHS_EPTSTA) Current Bank/Control Direction */</span>
<a name="l06799"></a>06799 <span class="preprocessor">#define UDPHS_EPTSTA_CONTROL_DIR_Pos 16</span>
<a name="l06800"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga5265315f9492789c14cad0a09667e19d">06800</a> <span class="preprocessor"></span><span class="preprocessor">#define UDPHS_EPTSTA_CONTROL_DIR_Msk (0x3u &lt;&lt; UDPHS_EPTSTA_CONTROL_DIR_Pos) </span><span class="comment">/**&lt; \brief (UDPHS_EPTSTA) Current Bank/Control Direction */</span>
<a name="l06801"></a>06801 <span class="preprocessor">#define UDPHS_EPTSTA_BUSY_BANK_STA_Pos 18</span>
<a name="l06802"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gaa05f69a84c19388e01e7cb48aaf960f8">06802</a> <span class="preprocessor"></span><span class="preprocessor">#define UDPHS_EPTSTA_BUSY_BANK_STA_Msk (0x3u &lt;&lt; UDPHS_EPTSTA_BUSY_BANK_STA_Pos) </span><span class="comment">/**&lt; \brief (UDPHS_EPTSTA) Busy Bank Number */</span>
<a name="l06803"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gaf1df6a25bed964f476ccec0d89640514">06803</a> <span class="preprocessor">#define   UDPHS_EPTSTA_BUSY_BANK_STA_1BUSYBANK (0x0u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (UDPHS_EPTSTA) 1 busy bank */</span>
<a name="l06804"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gaf07e079e0dff593fc3d8d074b4391497">06804</a> <span class="preprocessor">#define   UDPHS_EPTSTA_BUSY_BANK_STA_2BUSYBANKS (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (UDPHS_EPTSTA) 2 busy banks */</span>
<a name="l06805"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga401d798464c7066c0cbf5a42f161107d">06805</a> <span class="preprocessor">#define   UDPHS_EPTSTA_BUSY_BANK_STA_3BUSYBANKS (0x2u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (UDPHS_EPTSTA) 3 busy banks */</span>
<a name="l06806"></a>06806 <span class="preprocessor">#define UDPHS_EPTSTA_BYTE_COUNT_Pos 20</span>
<a name="l06807"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga731fa18a610726a9029841a930d47b5e">06807</a> <span class="preprocessor"></span><span class="preprocessor">#define UDPHS_EPTSTA_BYTE_COUNT_Msk (0x7ffu &lt;&lt; UDPHS_EPTSTA_BYTE_COUNT_Pos) </span><span class="comment">/**&lt; \brief (UDPHS_EPTSTA) UDPHS Byte Count */</span>
<a name="l06808"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga7f54b70ab6cee2671622cb95ee5f66ee">06808</a> <span class="preprocessor">#define UDPHS_EPTSTA_SHRT_PCKT (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (UDPHS_EPTSTA) Short Packet */</span>
<a name="l06809"></a>06809 <span class="comment">/* -------- UDPHS_DMANXTDSC : (UDPHS Offset: N/A) UDPHS DMA Next Descriptor Address Register -------- */</span>
<a name="l06810"></a>06810 <span class="preprocessor">#define UDPHS_DMANXTDSC_NXT_DSC_ADD_Pos 0</span>
<a name="l06811"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga740a10533712478c86c20329cba1175e">06811</a> <span class="preprocessor"></span><span class="preprocessor">#define UDPHS_DMANXTDSC_NXT_DSC_ADD_Msk (0xffffffffu &lt;&lt; UDPHS_DMANXTDSC_NXT_DSC_ADD_Pos) </span><span class="comment">/**&lt; \brief (UDPHS_DMANXTDSC)  */</span>
<a name="l06812"></a>06812 <span class="preprocessor">#define UDPHS_DMANXTDSC_NXT_DSC_ADD(value) ((UDPHS_DMANXTDSC_NXT_DSC_ADD_Msk &amp; ((value) &lt;&lt; UDPHS_DMANXTDSC_NXT_DSC_ADD_Pos)))</span>
<a name="l06813"></a>06813 <span class="preprocessor"></span><span class="comment">/* -------- UDPHS_DMAADDRESS : (UDPHS Offset: N/A) UDPHS DMA Channel Address Register -------- */</span>
<a name="l06814"></a>06814 <span class="preprocessor">#define UDPHS_DMAADDRESS_BUFF_ADD_Pos 0</span>
<a name="l06815"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga0d62d8abd6df0525575842dd46f5b1b7">06815</a> <span class="preprocessor"></span><span class="preprocessor">#define UDPHS_DMAADDRESS_BUFF_ADD_Msk (0xffffffffu &lt;&lt; UDPHS_DMAADDRESS_BUFF_ADD_Pos) </span><span class="comment">/**&lt; \brief (UDPHS_DMAADDRESS)  */</span>
<a name="l06816"></a>06816 <span class="preprocessor">#define UDPHS_DMAADDRESS_BUFF_ADD(value) ((UDPHS_DMAADDRESS_BUFF_ADD_Msk &amp; ((value) &lt;&lt; UDPHS_DMAADDRESS_BUFF_ADD_Pos)))</span>
<a name="l06817"></a>06817 <span class="preprocessor"></span><span class="comment">/* -------- UDPHS_DMACONTROL : (UDPHS Offset: N/A) UDPHS DMA Channel Control Register -------- */</span>
<a name="l06818"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga3062a4fb418d8b50b6546d7e21765b16">06818</a> <span class="preprocessor">#define UDPHS_DMACONTROL_CHANN_ENB (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (UDPHS_DMACONTROL)  */</span>
<a name="l06819"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga0927a6cd1fa02a6e1340f4991430ce62">06819</a> <span class="preprocessor">#define UDPHS_DMACONTROL_LDNXT_DSC (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (UDPHS_DMACONTROL) Load Next Channel Transfer Descriptor Enable (Command) */</span>
<a name="l06820"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga222a5244594816c0dedae7cdc6a241de">06820</a> <span class="preprocessor">#define UDPHS_DMACONTROL_END_TR_EN (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (UDPHS_DMACONTROL) End of Transfer Enable (Control) */</span>
<a name="l06821"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga6a494ec1a1314497924e97697735e1f4">06821</a> <span class="preprocessor">#define UDPHS_DMACONTROL_END_B_EN (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (UDPHS_DMACONTROL) End of Buffer Enable (Control) */</span>
<a name="l06822"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga7f6402e29428565b109d488718e9ac5e">06822</a> <span class="preprocessor">#define UDPHS_DMACONTROL_END_TR_IT (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (UDPHS_DMACONTROL) End of Transfer Interrupt Enable */</span>
<a name="l06823"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga00817e405e0531474f9a5e16b136563c">06823</a> <span class="preprocessor">#define UDPHS_DMACONTROL_END_BUFFIT (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (UDPHS_DMACONTROL) End of Buffer Interrupt Enable */</span>
<a name="l06824"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gaecb3aa7229e4e1f5f9a4f391a2da4a84">06824</a> <span class="preprocessor">#define UDPHS_DMACONTROL_DESC_LD_IT (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (UDPHS_DMACONTROL) Descriptor Loaded Interrupt Enable */</span>
<a name="l06825"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga4221c58b7aaa6a7e684c0ba0705c8a25">06825</a> <span class="preprocessor">#define UDPHS_DMACONTROL_BURST_LCK (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (UDPHS_DMACONTROL) Burst Lock Enable */</span>
<a name="l06826"></a>06826 <span class="preprocessor">#define UDPHS_DMACONTROL_BUFF_LENGTH_Pos 16</span>
<a name="l06827"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga678884a71d195e6c9a7124f8343856de">06827</a> <span class="preprocessor"></span><span class="preprocessor">#define UDPHS_DMACONTROL_BUFF_LENGTH_Msk (0xffffu &lt;&lt; UDPHS_DMACONTROL_BUFF_LENGTH_Pos) </span><span class="comment">/**&lt; \brief (UDPHS_DMACONTROL) Buffer Byte Length (Write-only) */</span>
<a name="l06828"></a>06828 <span class="preprocessor">#define UDPHS_DMACONTROL_BUFF_LENGTH(value) ((UDPHS_DMACONTROL_BUFF_LENGTH_Msk &amp; ((value) &lt;&lt; UDPHS_DMACONTROL_BUFF_LENGTH_Pos)))</span>
<a name="l06829"></a>06829 <span class="preprocessor"></span><span class="comment">/* -------- UDPHS_DMASTATUS : (UDPHS Offset: N/A) UDPHS DMA Channel Status Register -------- */</span>
<a name="l06830"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gac97548bf70b5c38b851c351e373f16f7">06830</a> <span class="preprocessor">#define UDPHS_DMASTATUS_CHANN_ENB (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (UDPHS_DMASTATUS) Channel Enable Status */</span>
<a name="l06831"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga8af17f3bebf7feccfbf5999d1a1d1692">06831</a> <span class="preprocessor">#define UDPHS_DMASTATUS_CHANN_ACT (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (UDPHS_DMASTATUS) Channel Active Status */</span>
<a name="l06832"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#gaa89a21e944b6a854df8e967a47b3b09a">06832</a> <span class="preprocessor">#define UDPHS_DMASTATUS_END_TR_ST (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (UDPHS_DMASTATUS) End of Channel Transfer Status */</span>
<a name="l06833"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga0e7114357b90b179493f7702e2499a83">06833</a> <span class="preprocessor">#define UDPHS_DMASTATUS_END_BF_ST (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (UDPHS_DMASTATUS) End of Channel Buffer Status */</span>
<a name="l06834"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga5a99ca9deac1497930f5f6fc7d5069cf">06834</a> <span class="preprocessor">#define UDPHS_DMASTATUS_DESC_LDST (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (UDPHS_DMASTATUS) Descriptor Loaded Status */</span>
<a name="l06835"></a>06835 <span class="preprocessor">#define UDPHS_DMASTATUS_BUFF_COUNT_Pos 16</span>
<a name="l06836"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_d_p_h_s.html#ga7d7e2446503860dcaacfa9781dcdd1c9">06836</a> <span class="preprocessor"></span><span class="preprocessor">#define UDPHS_DMASTATUS_BUFF_COUNT_Msk (0xffffu &lt;&lt; UDPHS_DMASTATUS_BUFF_COUNT_Pos) </span><span class="comment">/**&lt; \brief (UDPHS_DMASTATUS) Buffer Byte Count */</span>
<a name="l06837"></a>06837 <span class="preprocessor">#define UDPHS_DMASTATUS_BUFF_COUNT(value) ((UDPHS_DMASTATUS_BUFF_COUNT_Msk &amp; ((value) &lt;&lt; UDPHS_DMASTATUS_BUFF_COUNT_Pos)))</span>
<a name="l06838"></a>06838 <span class="preprocessor"></span><span class="comment"></span>
<a name="l06839"></a>06839 <span class="comment">/*@}*/</span>
<a name="l06840"></a>06840 
<a name="l06841"></a>06841 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l06842"></a>06842 <span class="comment">/**  SOFTWARE API DEFINITION FOR Universal Synchronous Asynchronous Receiver Transmitter */</span>
<a name="l06843"></a>06843 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l06844"></a>06844 <span class="comment">/** \addtogroup AT91SAM9G15_USART Universal Synchronous Asynchronous Receiver Transmitter */</span><span class="comment"></span>
<a name="l06845"></a>06845 <span class="comment">/*@{*/</span>
<a name="l06846"></a>06846 
<a name="l06847"></a>06847 <span class="preprocessor">#ifndef __ASSEMBLY__</span>
<a name="l06848"></a>06848 <span class="preprocessor"></span><span class="comment">/** \brief Usart hardware registers */</span>
<a name="l06849"></a><a class="code" href="struct_usart.html">06849</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l06850"></a><a class="code" href="struct_usart.html#a534028b2fbd55aaf039cfa1c169aabc8">06850</a>   WoReg US_CR;         <span class="comment">/**&lt; \brief (Usart Offset: 0x0000) Control Register */</span>
<a name="l06851"></a><a class="code" href="struct_usart.html#ab8447c7321412808af27df1026d7bce1">06851</a>   RwReg US_MR;         <span class="comment">/**&lt; \brief (Usart Offset: 0x0004) Mode Register */</span>
<a name="l06852"></a><a class="code" href="struct_usart.html#a7e299d539d1f03f175d1e7362ff2418c">06852</a>   WoReg US_IER;        <span class="comment">/**&lt; \brief (Usart Offset: 0x0008) Interrupt Enable Register */</span>
<a name="l06853"></a><a class="code" href="struct_usart.html#a770815361a78b542dd88542a9cc4e5d8">06853</a>   WoReg US_IDR;        <span class="comment">/**&lt; \brief (Usart Offset: 0x000C) Interrupt Disable Register */</span>
<a name="l06854"></a><a class="code" href="struct_usart.html#a4748ada5905c8b64a624a2c69957a43e">06854</a>   RoReg US_IMR;        <span class="comment">/**&lt; \brief (Usart Offset: 0x0010) Interrupt Mask Register */</span>
<a name="l06855"></a><a class="code" href="struct_usart.html#a0dd110bc2de00ec2a73a46f4a9b5b78a">06855</a>   RoReg US_CSR;        <span class="comment">/**&lt; \brief (Usart Offset: 0x0014) Channel Status Register */</span>
<a name="l06856"></a><a class="code" href="struct_usart.html#a9c3321a0293a6c459484ca66ba228cc4">06856</a>   RoReg US_RHR;        <span class="comment">/**&lt; \brief (Usart Offset: 0x0018) Receiver Holding Register */</span>
<a name="l06857"></a><a class="code" href="struct_usart.html#ad9c54d443ebe5baea80b5c20cb654133">06857</a>   WoReg US_THR;        <span class="comment">/**&lt; \brief (Usart Offset: 0x001C) Transmitter Holding Register */</span>
<a name="l06858"></a><a class="code" href="struct_usart.html#a7b1d08922e3a878861d99d2b112099a3">06858</a>   RwReg US_BRGR;       <span class="comment">/**&lt; \brief (Usart Offset: 0x0020) Baud Rate Generator Register */</span>
<a name="l06859"></a><a class="code" href="struct_usart.html#a0d99f887d7cb4af6db0fc583f9278f70">06859</a>   RwReg US_RTOR;       <span class="comment">/**&lt; \brief (Usart Offset: 0x0024) Receiver Time-out Register */</span>
<a name="l06860"></a><a class="code" href="struct_usart.html#ac85d1daafb66c2b35598149bc00e88af">06860</a>   RwReg US_TTGR;       <span class="comment">/**&lt; \brief (Usart Offset: 0x0028) Transmitter Timeguard Register */</span>
<a name="l06861"></a>06861   RoReg Reserved1[5];
<a name="l06862"></a><a class="code" href="struct_usart.html#a6fc7930abedaac1441e00b8db1e964e4">06862</a>   RwReg US_FIDI;       <span class="comment">/**&lt; \brief (Usart Offset: 0x0040) FI DI Ratio Register */</span>
<a name="l06863"></a><a class="code" href="struct_usart.html#a15f4c0923320b7937f64829abd28102e">06863</a>   RoReg US_NER;        <span class="comment">/**&lt; \brief (Usart Offset: 0x0044) Number of Errors Register */</span>
<a name="l06864"></a>06864   RoReg Reserved2[1];
<a name="l06865"></a><a class="code" href="struct_usart.html#a56d2321476e8018f12962a330ad4f532">06865</a>   RwReg US_IF;         <span class="comment">/**&lt; \brief (Usart Offset: 0x004C) IrDA Filter Register */</span>
<a name="l06866"></a><a class="code" href="struct_usart.html#ae66ede11855cbe5faaf9569a7b71811f">06866</a>   RwReg US_MAN;        <span class="comment">/**&lt; \brief (Usart Offset: 0x0050) Manchester Encoder Decoder Register */</span>
<a name="l06867"></a><a class="code" href="struct_usart.html#af8856dff7507ca21a94d1f7e4878565f">06867</a>   RwReg US_LINMR;      <span class="comment">/**&lt; \brief (Usart Offset: 0x0054) LIN Mode Register */</span>
<a name="l06868"></a><a class="code" href="struct_usart.html#af23f4b7f9e1adc3f1bd08bd8960b95b8">06868</a>   RwReg US_LINIR;      <span class="comment">/**&lt; \brief (Usart Offset: 0x0058) LIN Identifier Register */</span>
<a name="l06869"></a>06869   RoReg Reserved3[34];
<a name="l06870"></a><a class="code" href="struct_usart.html#a0478dae567029ddf86a90682b4eb795a">06870</a>   RwReg US_WPMR;       <span class="comment">/**&lt; \brief (Usart Offset: 0xE4) Write Protect Mode Register */</span>
<a name="l06871"></a><a class="code" href="struct_usart.html#a6c8d9689c58e2e552af25b50e78e3743">06871</a>   RoReg US_WPSR;       <span class="comment">/**&lt; \brief (Usart Offset: 0xE8) Write Protect Status Register */</span>
<a name="l06872"></a>06872 } <a class="code" href="struct_usart.html" title="Usart hardware registers.">Usart</a>;
<a name="l06873"></a>06873 <span class="preprocessor">#endif </span><span class="comment">/* __ASSEMBLY__ */</span>
<a name="l06874"></a>06874 <span class="comment">/* -------- US_CR : (USART Offset: 0x0000) Control Register -------- */</span>
<a name="l06875"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga289015c89f844f43f1be6c29833d356e">06875</a> <span class="preprocessor">#define US_CR_RSTRX (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (US_CR) Reset Receiver */</span>
<a name="l06876"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#gaa07f6e4568ce71892cfb8c1a1a313a04">06876</a> <span class="preprocessor">#define US_CR_RSTTX (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (US_CR) Reset Transmitter */</span>
<a name="l06877"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#gac12ad99304bacf5e2b8c0da6ec3f4f36">06877</a> <span class="preprocessor">#define US_CR_RXEN (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (US_CR) Receiver Enable */</span>
<a name="l06878"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga51a36c4766a595e9d869932ac42abe17">06878</a> <span class="preprocessor">#define US_CR_RXDIS (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (US_CR) Receiver Disable */</span>
<a name="l06879"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga633f8a52c37664add6f179677ed747f8">06879</a> <span class="preprocessor">#define US_CR_TXEN (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (US_CR) Transmitter Enable */</span>
<a name="l06880"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga6a84fef45605c27ae80196c239337222">06880</a> <span class="preprocessor">#define US_CR_TXDIS (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (US_CR) Transmitter Disable */</span>
<a name="l06881"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga87fef988175697a83a1668452804858a">06881</a> <span class="preprocessor">#define US_CR_RSTSTA (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (US_CR) Reset Status Bits */</span>
<a name="l06882"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga38fd9dd2978d5f71f0a13cd12b54a51b">06882</a> <span class="preprocessor">#define US_CR_STTBRK (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (US_CR) Start Break */</span>
<a name="l06883"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#gab301e4d5c1654197d0bae12f4cbf859d">06883</a> <span class="preprocessor">#define US_CR_STPBRK (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (US_CR) Stop Break */</span>
<a name="l06884"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga9537e0455ba8c2f60aa564096671bdfa">06884</a> <span class="preprocessor">#define US_CR_STTTO (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (US_CR) Start Time-out */</span>
<a name="l06885"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga7ed059b63de79497dcf0488650540df9">06885</a> <span class="preprocessor">#define US_CR_SENDA (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (US_CR) Send Address */</span>
<a name="l06886"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga6b36503b13b7a6b0e156ad264b2bd6b2">06886</a> <span class="preprocessor">#define US_CR_RSTIT (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (US_CR) Reset Iterations */</span>
<a name="l06887"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#gab1c6fd111495dbe134b378a7101cd341">06887</a> <span class="preprocessor">#define US_CR_RSTNACK (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (US_CR) Reset Non Acknowledge */</span>
<a name="l06888"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga2c3ab23df2c3d1c0ac1d1e9aa9bc4a91">06888</a> <span class="preprocessor">#define US_CR_RETTO (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (US_CR) Rearm Time-out */</span>
<a name="l06889"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga1e0a263a9247861720ed730f23f4fee1">06889</a> <span class="preprocessor">#define US_CR_RTSEN (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (US_CR) Request to Send Enable */</span>
<a name="l06890"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#gae78f80fc64e7dd43cdb8b05ec5c1cfec">06890</a> <span class="preprocessor">#define US_CR_FCS (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (US_CR) Force SPI Chip Select */</span>
<a name="l06891"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga2942e9a6d89edc090f35e916edabf00a">06891</a> <span class="preprocessor">#define US_CR_RTSDIS (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (US_CR) Request to Send Disable */</span>
<a name="l06892"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#gad3773dfe792a68f513c2e124130cdbdc">06892</a> <span class="preprocessor">#define US_CR_RCS (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (US_CR) Release SPI Chip Select */</span>
<a name="l06893"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga416e7a151e6871309b23b98dfda258ec">06893</a> <span class="preprocessor">#define US_CR_LINABT (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (US_CR) Abort LIN Transmission */</span>
<a name="l06894"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga889eca179a64756fb623766210079b13">06894</a> <span class="preprocessor">#define US_CR_LINWKUP (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (US_CR) Send LIN Wakeup Signal */</span>
<a name="l06895"></a>06895 <span class="comment">/* -------- US_MR : (USART Offset: 0x0004) Mode Register -------- */</span>
<a name="l06896"></a>06896 <span class="preprocessor">#define US_MR_USART_MODE_Pos 0</span>
<a name="l06897"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga391f9579ecccc9b7443bcd6b97a641f6">06897</a> <span class="preprocessor"></span><span class="preprocessor">#define US_MR_USART_MODE_Msk (0xfu &lt;&lt; US_MR_USART_MODE_Pos) </span><span class="comment">/**&lt; \brief (US_MR)  */</span>
<a name="l06898"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#gadf759179d18a5c09c135067302cb6c49">06898</a> <span class="preprocessor">#define   US_MR_USART_MODE_NORMAL (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (US_MR) Normal mode */</span>
<a name="l06899"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga0214bd1dae36f06951cd00ea2d7acca4">06899</a> <span class="preprocessor">#define   US_MR_USART_MODE_RS485 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (US_MR) RS485 */</span>
<a name="l06900"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#gad91fe03d2558a3a53282014fec996d0f">06900</a> <span class="preprocessor">#define   US_MR_USART_MODE_HW_HANDSHAKING (0x2u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (US_MR) Hardware Handshaking */</span>
<a name="l06901"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga8fb6b8259bdeba5c81950a0a6ac640ff">06901</a> <span class="preprocessor">#define   US_MR_USART_MODE_IS07816_T_0 (0x4u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (US_MR) IS07816 Protocol: T = 0 */</span>
<a name="l06902"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga561f83e0e3aa887d206ba3cb0f665283">06902</a> <span class="preprocessor">#define   US_MR_USART_MODE_IS07816_T_1 (0x6u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (US_MR) IS07816 Protocol: T = 1 */</span>
<a name="l06903"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga31a11a75994d88501dc4130e7a86d731">06903</a> <span class="preprocessor">#define   US_MR_USART_MODE_IRDA (0x8u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (US_MR) IrDA */</span>
<a name="l06904"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga2b5328a285c4083ae7e9d2c6be7f6fe5">06904</a> <span class="preprocessor">#define   US_MR_USART_MODE_LIN_MASTER (0xAu &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (US_MR) LIN Master */</span>
<a name="l06905"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga9f108f11d89cd36a74be7a3bd333b33c">06905</a> <span class="preprocessor">#define   US_MR_USART_MODE_LIN_SLAVE (0xBu &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (US_MR) LIN Slave */</span>
<a name="l06906"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga67e5f2a65c10ff49f192f553cdd28c6c">06906</a> <span class="preprocessor">#define   US_MR_USART_MODE_SPI_MASTER (0xEu &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (US_MR) SPI Master */</span>
<a name="l06907"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#gae309c5e0f300b7b975794109ee299c06">06907</a> <span class="preprocessor">#define   US_MR_USART_MODE_SPI_SLAVE (0xFu &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (US_MR) SPI Slave */</span>
<a name="l06908"></a>06908 <span class="preprocessor">#define US_MR_USCLKS_Pos 4</span>
<a name="l06909"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#gaee59364806aa47527898f4224f566c26">06909</a> <span class="preprocessor"></span><span class="preprocessor">#define US_MR_USCLKS_Msk (0x3u &lt;&lt; US_MR_USCLKS_Pos) </span><span class="comment">/**&lt; \brief (US_MR) Clock Selection */</span>
<a name="l06910"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga7733911b186e511a30653235075fd92e">06910</a> <span class="preprocessor">#define   US_MR_USCLKS_MCK (0x0u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (US_MR) Master Clock MCK is selected */</span>
<a name="l06911"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga004a4afefc5fb8b6d940b1bab06be3d5">06911</a> <span class="preprocessor">#define   US_MR_USCLKS_DIV (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (US_MR) Internal Clock Divided MCK/DIV (DIV=8) is selected */</span>
<a name="l06912"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#gad6d80cc136e170cfd806d62bdcf1f90b">06912</a> <span class="preprocessor">#define   US_MR_USCLKS_SCK (0x3u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (US_MR) Serial Clock SLK is selected */</span>
<a name="l06913"></a>06913 <span class="preprocessor">#define US_MR_CHRL_Pos 6</span>
<a name="l06914"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga43c3d69dae2e65898f6e04255eb569eb">06914</a> <span class="preprocessor"></span><span class="preprocessor">#define US_MR_CHRL_Msk (0x3u &lt;&lt; US_MR_CHRL_Pos) </span><span class="comment">/**&lt; \brief (US_MR) Character Length. */</span>
<a name="l06915"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga069469109ace33ba48d7fb82131082ac">06915</a> <span class="preprocessor">#define   US_MR_CHRL_5_BIT (0x0u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (US_MR) Character length is 5 bits */</span>
<a name="l06916"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga78cbcdb3e14aeb019b921b935eb5555d">06916</a> <span class="preprocessor">#define   US_MR_CHRL_6_BIT (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (US_MR) Character length is 6 bits */</span>
<a name="l06917"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga91a3ac6e5428ca9f13ba77f6ed65b672">06917</a> <span class="preprocessor">#define   US_MR_CHRL_7_BIT (0x2u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (US_MR) Character length is 7 bits */</span>
<a name="l06918"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga89f742aa35c144273e5dd30e957fd25e">06918</a> <span class="preprocessor">#define   US_MR_CHRL_8_BIT (0x3u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (US_MR) Character length is 8 bits */</span>
<a name="l06919"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#gabaa2196c67d72cd07afe92bb2332d590">06919</a> <span class="preprocessor">#define US_MR_SYNC (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (US_MR) Synchronous Mode Select */</span>
<a name="l06920"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#gaaaa6a132061fd60383577289dd8382c1">06920</a> <span class="preprocessor">#define US_MR_CPHA (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (US_MR) SPI Clock Phase */</span>
<a name="l06921"></a>06921 <span class="preprocessor">#define US_MR_PAR_Pos 9</span>
<a name="l06922"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga747ea04f1cfc173edab9b1437dcb7ce1">06922</a> <span class="preprocessor"></span><span class="preprocessor">#define US_MR_PAR_Msk (0x7u &lt;&lt; US_MR_PAR_Pos) </span><span class="comment">/**&lt; \brief (US_MR) Parity Type */</span>
<a name="l06923"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#gafb5cfcf9f8a7e9993d7c6e79227e47f4">06923</a> <span class="preprocessor">#define   US_MR_PAR_EVEN (0x0u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (US_MR) Even parity */</span>
<a name="l06924"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga3dda7092d66b6ccf31f95b20b1fb7d63">06924</a> <span class="preprocessor">#define   US_MR_PAR_ODD (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (US_MR) Odd parity */</span>
<a name="l06925"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga6c2dfe7ff8193cc373f48a31870f3f7e">06925</a> <span class="preprocessor">#define   US_MR_PAR_SPACE (0x2u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (US_MR) Parity forced to 0 (Space) */</span>
<a name="l06926"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga5f4ac88c5acd2a096733867b9e4ca201">06926</a> <span class="preprocessor">#define   US_MR_PAR_MARK (0x3u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (US_MR) Parity forced to 1 (Mark) */</span>
<a name="l06927"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga46dab6c5f7c5e581d55ee038e2e9de7f">06927</a> <span class="preprocessor">#define   US_MR_PAR_NO (0x4u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (US_MR) No parity */</span>
<a name="l06928"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#gacdc45965ead02f56f2777d984e3e456f">06928</a> <span class="preprocessor">#define   US_MR_PAR_MULTIDROP (0x6u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (US_MR) Multidrop mode */</span>
<a name="l06929"></a>06929 <span class="preprocessor">#define US_MR_NBSTOP_Pos 12</span>
<a name="l06930"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga594dda49a1880663607221e3699c01f0">06930</a> <span class="preprocessor"></span><span class="preprocessor">#define US_MR_NBSTOP_Msk (0x3u &lt;&lt; US_MR_NBSTOP_Pos) </span><span class="comment">/**&lt; \brief (US_MR) Number of Stop Bits */</span>
<a name="l06931"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga8355916969a4df4881c757a72e2e8f49">06931</a> <span class="preprocessor">#define   US_MR_NBSTOP_1_BIT (0x0u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (US_MR) 1 stop bit */</span>
<a name="l06932"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#gabc926898e96d94d605220f5e7d4547bf">06932</a> <span class="preprocessor">#define   US_MR_NBSTOP_1_5_BIT (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (US_MR) 1.5 stop bit (SYNC = 0) or reserved (SYNC = 1) */</span>
<a name="l06933"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga9b79484af4f9388a4af6374f355b683c">06933</a> <span class="preprocessor">#define   US_MR_NBSTOP_2_BIT (0x2u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (US_MR) 2 stop bits */</span>
<a name="l06934"></a>06934 <span class="preprocessor">#define US_MR_CHMODE_Pos 14</span>
<a name="l06935"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga2512d10851d28c2088958c74252a95e2">06935</a> <span class="preprocessor"></span><span class="preprocessor">#define US_MR_CHMODE_Msk (0x3u &lt;&lt; US_MR_CHMODE_Pos) </span><span class="comment">/**&lt; \brief (US_MR) Channel Mode */</span>
<a name="l06936"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga6af970a54b2e8f3a1867c7f216fbe4d3">06936</a> <span class="preprocessor">#define   US_MR_CHMODE_NORMAL (0x0u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (US_MR) Normal Mode */</span>
<a name="l06937"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga057ee9f1e6f3a41375befc125b901b02">06937</a> <span class="preprocessor">#define   US_MR_CHMODE_AUTOMATIC (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (US_MR) Automatic Echo. Receiver input is connected to the TXD pin. */</span>
<a name="l06938"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga296783db11c3b81ded2ba40aea8ca881">06938</a> <span class="preprocessor">#define   US_MR_CHMODE_LOCAL_LOOPBACK (0x2u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (US_MR) Local Loopback. Transmitter output is connected to the Receiver Input. */</span>
<a name="l06939"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga14eba40ea16b23ba00883a4c1312a559">06939</a> <span class="preprocessor">#define   US_MR_CHMODE_REMOTE_LOOPBACK (0x3u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (US_MR) Remote Loopback. RXD pin is internally connected to the TXD pin. */</span>
<a name="l06940"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga469db6fceea00e7836f01e6be31d7d4e">06940</a> <span class="preprocessor">#define US_MR_MSBF (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (US_MR) Bit Order */</span>
<a name="l06941"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga9371c744be8c58e82876f1c4b9f7fac1">06941</a> <span class="preprocessor">#define US_MR_CPOL (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (US_MR) SPI Clock Polarity */</span>
<a name="l06942"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#gab519a1f3353ca3654d5750a371c59781">06942</a> <span class="preprocessor">#define US_MR_MODE9 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (US_MR) 9-bit Character Length */</span>
<a name="l06943"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga1add06cd0911361c6ee44a68b35b8e32">06943</a> <span class="preprocessor">#define US_MR_CLKO (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (US_MR) Clock Output Select */</span>
<a name="l06944"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#gaedaa2023c626f194078a901f54319391">06944</a> <span class="preprocessor">#define US_MR_OVER (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (US_MR) Oversampling Mode */</span>
<a name="l06945"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#gaea75d07588599553140243d921ba9cb8">06945</a> <span class="preprocessor">#define US_MR_INACK (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (US_MR) Inhibit Non Acknowledge */</span>
<a name="l06946"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga23cf4e529dee20b6133714966e3c7849">06946</a> <span class="preprocessor">#define US_MR_DSNACK (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (US_MR) Disable Successive NACK */</span>
<a name="l06947"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#gaa2a6ab3c4110c938bb6bebb41574e577">06947</a> <span class="preprocessor">#define US_MR_VAR_SYNC (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (US_MR) Variable Synchronization of Command/Data Sync Start Frame Delimiter */</span>
<a name="l06948"></a>06948 <span class="preprocessor">#define US_MR_MAX_ITERATION_Pos 24</span>
<a name="l06949"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga4680acd338dba9d030568721e575938f">06949</a> <span class="preprocessor"></span><span class="preprocessor">#define US_MR_MAX_ITERATION_Msk (0x7u &lt;&lt; US_MR_MAX_ITERATION_Pos) </span><span class="comment">/**&lt; \brief (US_MR)  */</span>
<a name="l06950"></a>06950 <span class="preprocessor">#define US_MR_MAX_ITERATION(value) ((US_MR_MAX_ITERATION_Msk &amp; ((value) &lt;&lt; US_MR_MAX_ITERATION_Pos)))</span>
<a name="l06951"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga1b72ab69619b27bc382a63ef45b3ace9">06951</a> <span class="preprocessor"></span><span class="preprocessor">#define US_MR_FILTER (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (US_MR) Infrared Receive Line Filter */</span>
<a name="l06952"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga5bae820d4630b71850526c8631b05630">06952</a> <span class="preprocessor">#define US_MR_MAN (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (US_MR) Manchester Encoder/Decoder Enable */</span>
<a name="l06953"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga737c1c04c0c789958976cd2e7567575b">06953</a> <span class="preprocessor">#define US_MR_MODSYNC (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (US_MR) Manchester Synchronization Mode */</span>
<a name="l06954"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#gaa3daf73fd54bb938dc60bca32b15b316">06954</a> <span class="preprocessor">#define US_MR_ONEBIT (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (US_MR) Start Frame Delimiter Selector */</span>
<a name="l06955"></a>06955 <span class="comment">/* -------- US_IER : (USART Offset: 0x0008) Interrupt Enable Register -------- */</span>
<a name="l06956"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga69f7e8a9cc096027f7357c97810837f8">06956</a> <span class="preprocessor">#define US_IER_RXRDY (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (US_IER) RXRDY Interrupt Enable */</span>
<a name="l06957"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga7febb9688526233aa9694685c3e8c76f">06957</a> <span class="preprocessor">#define US_IER_TXRDY (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (US_IER) TXRDY Interrupt Enable */</span>
<a name="l06958"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#gaf8788ac377bf4815a9d1e87ac09dddea">06958</a> <span class="preprocessor">#define US_IER_RXBRK (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (US_IER) Receiver Break Interrupt Enable */</span>
<a name="l06959"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga10a7e10c1a09d3c3db88a85fe5d4a6f3">06959</a> <span class="preprocessor">#define US_IER_OVRE (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (US_IER) Overrun Error Interrupt Enable */</span>
<a name="l06960"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga783b1334f6b7b22633ff845b918388cb">06960</a> <span class="preprocessor">#define US_IER_FRAME (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (US_IER) Framing Error Interrupt Enable */</span>
<a name="l06961"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga4fea2a8cb7efc17f8a1c477ea9e5f824">06961</a> <span class="preprocessor">#define US_IER_PARE (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (US_IER) Parity Error Interrupt Enable */</span>
<a name="l06962"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#gae7166a0a562b66d69d270e41b26c8f87">06962</a> <span class="preprocessor">#define US_IER_TIMEOUT (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (US_IER) Time-out Interrupt Enable */</span>
<a name="l06963"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga250eb27df8772dda77f009ee0dda603f">06963</a> <span class="preprocessor">#define US_IER_TXEMPTY (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (US_IER) TXEMPTY Interrupt Enable */</span>
<a name="l06964"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga94c1b46fbf6fab653b7e78ed94800bd6">06964</a> <span class="preprocessor">#define US_IER_ITER (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (US_IER) Max number of Repetitions Reached */</span>
<a name="l06965"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga8c123db487d35e3ded13fef368871b63">06965</a> <span class="preprocessor">#define US_IER_UNRE (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (US_IER) SPI Underrun Error */</span>
<a name="l06966"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga576697ae726b020ab568c2eae2b641d3">06966</a> <span class="preprocessor">#define US_IER_NACK (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (US_IER) Non Acknowledge Interrupt Enable */</span>
<a name="l06967"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga2cbb0707c0f4837e88d6731e5be5b92c">06967</a> <span class="preprocessor">#define US_IER_LINBK (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (US_IER) LIN Break Sent or LIN Break Received Interrupt Enable */</span>
<a name="l06968"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga3e6eb023d8a41986aec77e66b36c5703">06968</a> <span class="preprocessor">#define US_IER_LINID (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (US_IER) LIN Identifier Sent or LIN Identifier Received Interrupt Enable */</span>
<a name="l06969"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#gaa63180f20c79e0aaf11b1cbbc3880d96">06969</a> <span class="preprocessor">#define US_IER_LINTC (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (US_IER) LIN Transfer Completed Interrupt Enable */</span>
<a name="l06970"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga101e48a8626ce087edd6d00eef4bae53">06970</a> <span class="preprocessor">#define US_IER_CTSIC (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (US_IER) Clear to Send Input Change Interrupt Enable */</span>
<a name="l06971"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga3b48a60f353ccee7317ab3863dbdfc12">06971</a> <span class="preprocessor">#define US_IER_MANE (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (US_IER) Manchester Error Interrupt Enable */</span>
<a name="l06972"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#gaa88bb8c4708f614dcc589235b8148392">06972</a> <span class="preprocessor">#define US_IER_LINBE (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (US_IER) LIN Bus Error Interrupt Enable */</span>
<a name="l06973"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga845bbcf5240edb57d96be130b2cb72b0">06973</a> <span class="preprocessor">#define US_IER_LINISFE (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (US_IER) LIN Inconsistent Synch Field Error Interrupt Enable */</span>
<a name="l06974"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#gaaf3f9e47263be170c5d061dff2f04fee">06974</a> <span class="preprocessor">#define US_IER_LINIPE (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (US_IER) LIN Identifier Parity Interrupt Enable */</span>
<a name="l06975"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga7aab7c83c46712174888484c1434265d">06975</a> <span class="preprocessor">#define US_IER_LINCE (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (US_IER) LIN Checksum Error Interrupt Enable */</span>
<a name="l06976"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#gac8f74cecedbf0b0de3f2ca971becc597">06976</a> <span class="preprocessor">#define US_IER_LINSNRE (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (US_IER) LIN Slave Not Responding Error Interrupt Enable */</span>
<a name="l06977"></a>06977 <span class="comment">/* -------- US_IDR : (USART Offset: 0x000C) Interrupt Disable Register -------- */</span>
<a name="l06978"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga58bb5dfeb9579c7d06c21438430e4bea">06978</a> <span class="preprocessor">#define US_IDR_RXRDY (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (US_IDR) RXRDY Interrupt Disable */</span>
<a name="l06979"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#gaef923cfe741e3e0989e9ca0beb1abf53">06979</a> <span class="preprocessor">#define US_IDR_TXRDY (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (US_IDR) TXRDY Interrupt Disable */</span>
<a name="l06980"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#gaf0f32efb9cf2a1cd92d86c905662f389">06980</a> <span class="preprocessor">#define US_IDR_RXBRK (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (US_IDR) Receiver Break Interrupt Disable */</span>
<a name="l06981"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga1d7b182c47282447de1a5d0e346ddb85">06981</a> <span class="preprocessor">#define US_IDR_OVRE (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (US_IDR) Overrun Error Interrupt Disable */</span>
<a name="l06982"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga96dd0f0ad80f2e4b77a0597b6d415e5e">06982</a> <span class="preprocessor">#define US_IDR_FRAME (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (US_IDR) Framing Error Interrupt Disable */</span>
<a name="l06983"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga8201459971f233b74a5d65b424dfd40a">06983</a> <span class="preprocessor">#define US_IDR_PARE (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (US_IDR) Parity Error Interrupt Disable */</span>
<a name="l06984"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga1646fd9bdbcb810a1b3f1538683f5d20">06984</a> <span class="preprocessor">#define US_IDR_TIMEOUT (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (US_IDR) Time-out Interrupt Disable */</span>
<a name="l06985"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#gaae7da827f74444f5d35f49c17f9a379f">06985</a> <span class="preprocessor">#define US_IDR_TXEMPTY (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (US_IDR) TXEMPTY Interrupt Disable */</span>
<a name="l06986"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#gaf4a1beffcea3e9d3c9f48e23935df935">06986</a> <span class="preprocessor">#define US_IDR_ITER (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (US_IDR) Max number of Repetitions Reached Disable */</span>
<a name="l06987"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga8359697b6006ec9a807eb7799e274844">06987</a> <span class="preprocessor">#define US_IDR_UNRE (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (US_IDR) SPI Underrun Error Disable */</span>
<a name="l06988"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga05dd653448acc9f4ad9994fa5c814951">06988</a> <span class="preprocessor">#define US_IDR_NACK (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (US_IDR) Non Acknowledge Interrupt Disable */</span>
<a name="l06989"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#gaa9926f90451d155e064fd30d5c71adf6">06989</a> <span class="preprocessor">#define US_IDR_LINBK (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (US_IDR) LIN Break Sent or LIN Break Received Interrupt Disable */</span>
<a name="l06990"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga37d305c7c8a2be06b94c20b24f332491">06990</a> <span class="preprocessor">#define US_IDR_LINID (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (US_IDR) LIN Identifier Sent or LIN Identifier Received Interrupt Disable */</span>
<a name="l06991"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#gad0ed2910f9630f57e71526602048ddf3">06991</a> <span class="preprocessor">#define US_IDR_LINTC (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (US_IDR) LIN Transfer Completed Interrupt Disable */</span>
<a name="l06992"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga70a3bc6e3b8db0e7c2a9f9a446c9060b">06992</a> <span class="preprocessor">#define US_IDR_CTSIC (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (US_IDR) Clear to Send Input Change Interrupt Disable */</span>
<a name="l06993"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#gaeff7ea7514fb8a6769028d282830f386">06993</a> <span class="preprocessor">#define US_IDR_MANE (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (US_IDR) Manchester Error Interrupt Disable */</span>
<a name="l06994"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#gae109102b34ea227a55a9a4ea03d19168">06994</a> <span class="preprocessor">#define US_IDR_LINBE (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (US_IDR) LIN Bus Error Interrupt Disable */</span>
<a name="l06995"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga85b1c257e035b4009ae8ea879ab293cd">06995</a> <span class="preprocessor">#define US_IDR_LINISFE (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (US_IDR) LIN Inconsistent Synch Field Error Interrupt Disable */</span>
<a name="l06996"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga77b15db6bd36f2b6c70f6db33a2527ab">06996</a> <span class="preprocessor">#define US_IDR_LINIPE (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (US_IDR) LIN Identifier Parity Interrupt Disable */</span>
<a name="l06997"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga25b74ce0655697f934d38eb034b5ce72">06997</a> <span class="preprocessor">#define US_IDR_LINCE (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (US_IDR) LIN Checksum Error Interrupt Disable */</span>
<a name="l06998"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#gac17cfb1b438ae95b0701630182bf6b87">06998</a> <span class="preprocessor">#define US_IDR_LINSNRE (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (US_IDR) LIN Slave Not Responding Error Interrupt Disable */</span>
<a name="l06999"></a>06999 <span class="comment">/* -------- US_IMR : (USART Offset: 0x0010) Interrupt Mask Register -------- */</span>
<a name="l07000"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga16219bddb2458da5950d31843045baaf">07000</a> <span class="preprocessor">#define US_IMR_RXRDY (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (US_IMR) RXRDY Interrupt Mask */</span>
<a name="l07001"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga602b2667efb3699cace42e9016315692">07001</a> <span class="preprocessor">#define US_IMR_TXRDY (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (US_IMR) TXRDY Interrupt Mask */</span>
<a name="l07002"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga32f426d52088e2d3de553a02b782f52f">07002</a> <span class="preprocessor">#define US_IMR_RXBRK (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (US_IMR) Receiver Break Interrupt Mask */</span>
<a name="l07003"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga1649c088824223149b740643fae6c44a">07003</a> <span class="preprocessor">#define US_IMR_OVRE (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (US_IMR) Overrun Error Interrupt Mask */</span>
<a name="l07004"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#gaf33d643a9bb4ba4da69709b5aee8699e">07004</a> <span class="preprocessor">#define US_IMR_FRAME (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (US_IMR) Framing Error Interrupt Mask */</span>
<a name="l07005"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga37609544c98340a2607180e910166c6d">07005</a> <span class="preprocessor">#define US_IMR_PARE (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (US_IMR) Parity Error Interrupt Mask */</span>
<a name="l07006"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga19ed0c724bb8095d45bda1211cecaf08">07006</a> <span class="preprocessor">#define US_IMR_TIMEOUT (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (US_IMR) Time-out Interrupt Mask */</span>
<a name="l07007"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#gaaf4a2c62f7d904dc8113e746ef55e514">07007</a> <span class="preprocessor">#define US_IMR_TXEMPTY (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (US_IMR) TXEMPTY Interrupt Mask */</span>
<a name="l07008"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga9120c66961ca8132a21daf3d304e0190">07008</a> <span class="preprocessor">#define US_IMR_ITER (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (US_IMR) Max number of Repetitions Reached Mask */</span>
<a name="l07009"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#gacebd5ec83984d6b1d61f754cee5cd6ef">07009</a> <span class="preprocessor">#define US_IMR_UNRE (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (US_IMR) SPI Underrun Error Mask */</span>
<a name="l07010"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#gac5ce462de3ae34351bc1da33e5a3a8d3">07010</a> <span class="preprocessor">#define US_IMR_NACK (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (US_IMR) Non Acknowledge Interrupt Mask */</span>
<a name="l07011"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga933dce85c1725203078c43f90f46dfb7">07011</a> <span class="preprocessor">#define US_IMR_LINBK (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (US_IMR) LIN Break Sent or LIN Break Received Interrupt Mask */</span>
<a name="l07012"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga3cea5831c8e54e4ee59bb24791d11b62">07012</a> <span class="preprocessor">#define US_IMR_LINID (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (US_IMR) LIN Identifier Sent or LIN Identifier Received Interrupt Mask */</span>
<a name="l07013"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga5ffa5b161f4c12c100ed7acfac2bfdb2">07013</a> <span class="preprocessor">#define US_IMR_LINTC (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (US_IMR) LIN Transfer Completed Interrupt Mask */</span>
<a name="l07014"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#gaf6072a01dd41460ed440131f209abce0">07014</a> <span class="preprocessor">#define US_IMR_CTSIC (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (US_IMR) Clear to Send Input Change Interrupt Mask */</span>
<a name="l07015"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga3608c9957c38751ccd18e7b8d5ba0732">07015</a> <span class="preprocessor">#define US_IMR_MANE (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (US_IMR) Manchester Error Interrupt Mask */</span>
<a name="l07016"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#gaffea6dacfa2580bbbe4f72ad0bb78a27">07016</a> <span class="preprocessor">#define US_IMR_LINBE (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (US_IMR) LIN Bus Error Interrupt Mask */</span>
<a name="l07017"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#gad5510ebb0c25bfb31993545871c7f49a">07017</a> <span class="preprocessor">#define US_IMR_LINISFE (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (US_IMR) LIN Inconsistent Synch Field Error Interrupt Mask */</span>
<a name="l07018"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#gae3f225ca4bb1901aa79fd3457cd8142c">07018</a> <span class="preprocessor">#define US_IMR_LINIPE (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (US_IMR) LIN Identifier Parity Interrupt Mask */</span>
<a name="l07019"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#gaf2f48f675fff05c1261374b5881cac27">07019</a> <span class="preprocessor">#define US_IMR_LINCE (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (US_IMR) LIN Checksum Error Interrupt Mask */</span>
<a name="l07020"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga0013400c33226fcebbefc705c1135fd0">07020</a> <span class="preprocessor">#define US_IMR_LINSNRE (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (US_IMR) LIN Slave Not Responding Error Interrupt Mask */</span>
<a name="l07021"></a>07021 <span class="comment">/* -------- US_CSR : (USART Offset: 0x0014) Channel Status Register -------- */</span>
<a name="l07022"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga7621104c8da6f6ed914db2c659fd799b">07022</a> <span class="preprocessor">#define US_CSR_RXRDY (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (US_CSR) Receiver Ready */</span>
<a name="l07023"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga9b5dedc9d37df7ce85a1541463de7adc">07023</a> <span class="preprocessor">#define US_CSR_TXRDY (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (US_CSR) Transmitter Ready */</span>
<a name="l07024"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#gaaf13a0e45aff03e12076e11c580b595a">07024</a> <span class="preprocessor">#define US_CSR_RXBRK (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (US_CSR) Break Received/End of Break */</span>
<a name="l07025"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#gad3f3d7b8d7385d2c7d1d8711e3e11e80">07025</a> <span class="preprocessor">#define US_CSR_OVRE (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (US_CSR) Overrun Error */</span>
<a name="l07026"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga8cf5208403cfa404ed9bdf78d6ba58e6">07026</a> <span class="preprocessor">#define US_CSR_FRAME (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (US_CSR) Framing Error */</span>
<a name="l07027"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga98a00944d7ef8740735f4f338bf3655e">07027</a> <span class="preprocessor">#define US_CSR_PARE (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (US_CSR) Parity Error */</span>
<a name="l07028"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga25bdb22091df2bb86bd19344b7db5111">07028</a> <span class="preprocessor">#define US_CSR_TIMEOUT (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (US_CSR) Receiver Time-out */</span>
<a name="l07029"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga963036529afc1d52a24e2b44a3293fae">07029</a> <span class="preprocessor">#define US_CSR_TXEMPTY (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (US_CSR) Transmitter Empty */</span>
<a name="l07030"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga77c857302ed051433c00015e142acdef">07030</a> <span class="preprocessor">#define US_CSR_ITER (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (US_CSR) Max number of Repetitions Reached */</span>
<a name="l07031"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#gafcec58a022e7dc1cf53431b547d1aec7">07031</a> <span class="preprocessor">#define US_CSR_UNRE (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (US_CSR) SPI Underrun Error */</span>
<a name="l07032"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga7c77bea39fba86fdf890e5716d3f4884">07032</a> <span class="preprocessor">#define US_CSR_NACK (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (US_CSR) Non Acknowledge Interrupt */</span>
<a name="l07033"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga8fbff719f434e39b8e27048f4d81cf63">07033</a> <span class="preprocessor">#define US_CSR_LINBK (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (US_CSR) LIN Break Sent or LIN Break Received */</span>
<a name="l07034"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga606357407615049ca14a0d6f85451402">07034</a> <span class="preprocessor">#define US_CSR_LINID (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (US_CSR) LIN Identifier Sent or LIN Identifier Received */</span>
<a name="l07035"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#gaa9e4d7571cb3bd336ebf1eaf27acbaa6">07035</a> <span class="preprocessor">#define US_CSR_LINTC (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (US_CSR) LIN Transfer Completed */</span>
<a name="l07036"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga04e6782273af0cae94739e11d4b092e3">07036</a> <span class="preprocessor">#define US_CSR_CTSIC (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (US_CSR) Clear to Send Input Change Flag */</span>
<a name="l07037"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#gad4107dfc2b86dee4a36b6e0dc41fe73b">07037</a> <span class="preprocessor">#define US_CSR_CTS (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (US_CSR) Image of CTS Input */</span>
<a name="l07038"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga054aedb45a086282cb27b2de6045a13f">07038</a> <span class="preprocessor">#define US_CSR_LINBLS (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (US_CSR) LIN Bus Line Status */</span>
<a name="l07039"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#gae320c0de2fbc0bb089d222bcfb44c186">07039</a> <span class="preprocessor">#define US_CSR_MANERR (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (US_CSR) Manchester Error */</span>
<a name="l07040"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga3740885109635cf0b194123cf9d908ec">07040</a> <span class="preprocessor">#define US_CSR_LINBE (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (US_CSR) LIN Bit Error */</span>
<a name="l07041"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga6704f66e42921130c66e0fcc17cafb2c">07041</a> <span class="preprocessor">#define US_CSR_LINISFE (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (US_CSR) LIN Inconsistent Synch Field Error */</span>
<a name="l07042"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#gacfa55207a0e8d39a4701264944d1473e">07042</a> <span class="preprocessor">#define US_CSR_LINIPE (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (US_CSR) LIN Identifier Parity Error */</span>
<a name="l07043"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga4da9e06333150c3141323694add3ceb3">07043</a> <span class="preprocessor">#define US_CSR_LINCE (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (US_CSR) LIN Checksum Error */</span>
<a name="l07044"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#gaeca02ab975030ec58c52de7c49f3b89a">07044</a> <span class="preprocessor">#define US_CSR_LINSNRE (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (US_CSR) LIN Slave Not Responding Error */</span>
<a name="l07045"></a>07045 <span class="comment">/* -------- US_RHR : (USART Offset: 0x0018) Receiver Holding Register -------- */</span>
<a name="l07046"></a>07046 <span class="preprocessor">#define US_RHR_RXCHR_Pos 0</span>
<a name="l07047"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#gaffa6b5dfcafbc38df8072b70afb43494">07047</a> <span class="preprocessor"></span><span class="preprocessor">#define US_RHR_RXCHR_Msk (0x1ffu &lt;&lt; US_RHR_RXCHR_Pos) </span><span class="comment">/**&lt; \brief (US_RHR) Received Character */</span>
<a name="l07048"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#gaf5ab8f8994ad8836c2a6b1fd4025ef74">07048</a> <span class="preprocessor">#define US_RHR_RXSYNH (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (US_RHR) Received Sync */</span>
<a name="l07049"></a>07049 <span class="comment">/* -------- US_THR : (USART Offset: 0x001C) Transmitter Holding Register -------- */</span>
<a name="l07050"></a>07050 <span class="preprocessor">#define US_THR_TXCHR_Pos 0</span>
<a name="l07051"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga576c7f2329de91e8e2489ded0f3cca59">07051</a> <span class="preprocessor"></span><span class="preprocessor">#define US_THR_TXCHR_Msk (0x1ffu &lt;&lt; US_THR_TXCHR_Pos) </span><span class="comment">/**&lt; \brief (US_THR) Character to be Transmitted */</span>
<a name="l07052"></a>07052 <span class="preprocessor">#define US_THR_TXCHR(value) ((US_THR_TXCHR_Msk &amp; ((value) &lt;&lt; US_THR_TXCHR_Pos)))</span>
<a name="l07053"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga26c2a6b7a0c0710beaf41a8ea875df9b">07053</a> <span class="preprocessor"></span><span class="preprocessor">#define US_THR_TXSYNH (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (US_THR) Sync Field to be transmitted */</span>
<a name="l07054"></a>07054 <span class="comment">/* -------- US_BRGR : (USART Offset: 0x0020) Baud Rate Generator Register -------- */</span>
<a name="l07055"></a>07055 <span class="preprocessor">#define US_BRGR_CD_Pos 0</span>
<a name="l07056"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga0b17f9efd8463ee64487114c44cf06dd">07056</a> <span class="preprocessor"></span><span class="preprocessor">#define US_BRGR_CD_Msk (0xffffu &lt;&lt; US_BRGR_CD_Pos) </span><span class="comment">/**&lt; \brief (US_BRGR) Clock Divider */</span>
<a name="l07057"></a>07057 <span class="preprocessor">#define US_BRGR_CD(value) ((US_BRGR_CD_Msk &amp; ((value) &lt;&lt; US_BRGR_CD_Pos)))</span>
<a name="l07058"></a>07058 <span class="preprocessor"></span><span class="preprocessor">#define US_BRGR_FP_Pos 16</span>
<a name="l07059"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#gac5996fae48e9e7a0ccf6dfa18f8cfc21">07059</a> <span class="preprocessor"></span><span class="preprocessor">#define US_BRGR_FP_Msk (0x7u &lt;&lt; US_BRGR_FP_Pos) </span><span class="comment">/**&lt; \brief (US_BRGR) Fractional Part */</span>
<a name="l07060"></a>07060 <span class="preprocessor">#define US_BRGR_FP(value) ((US_BRGR_FP_Msk &amp; ((value) &lt;&lt; US_BRGR_FP_Pos)))</span>
<a name="l07061"></a>07061 <span class="preprocessor"></span><span class="comment">/* -------- US_RTOR : (USART Offset: 0x0024) Receiver Time-out Register -------- */</span>
<a name="l07062"></a>07062 <span class="preprocessor">#define US_RTOR_TO_Pos 0</span>
<a name="l07063"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#gab482f9730cf521fcdedc56d3b26dbbb8">07063</a> <span class="preprocessor"></span><span class="preprocessor">#define US_RTOR_TO_Msk (0x1ffffu &lt;&lt; US_RTOR_TO_Pos) </span><span class="comment">/**&lt; \brief (US_RTOR) Time-out Value */</span>
<a name="l07064"></a>07064 <span class="preprocessor">#define US_RTOR_TO(value) ((US_RTOR_TO_Msk &amp; ((value) &lt;&lt; US_RTOR_TO_Pos)))</span>
<a name="l07065"></a>07065 <span class="preprocessor"></span><span class="comment">/* -------- US_TTGR : (USART Offset: 0x0028) Transmitter Timeguard Register -------- */</span>
<a name="l07066"></a>07066 <span class="preprocessor">#define US_TTGR_TG_Pos 0</span>
<a name="l07067"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#gaa008f1e11bc961b0f56ca7f6a6def9cf">07067</a> <span class="preprocessor"></span><span class="preprocessor">#define US_TTGR_TG_Msk (0xffu &lt;&lt; US_TTGR_TG_Pos) </span><span class="comment">/**&lt; \brief (US_TTGR) Timeguard Value */</span>
<a name="l07068"></a>07068 <span class="preprocessor">#define US_TTGR_TG(value) ((US_TTGR_TG_Msk &amp; ((value) &lt;&lt; US_TTGR_TG_Pos)))</span>
<a name="l07069"></a>07069 <span class="preprocessor"></span><span class="comment">/* -------- US_FIDI : (USART Offset: 0x0040) FI DI Ratio Register -------- */</span>
<a name="l07070"></a>07070 <span class="preprocessor">#define US_FIDI_FI_DI_RATIO_Pos 0</span>
<a name="l07071"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#gae26f1bc9f0944d6085531976862d9026">07071</a> <span class="preprocessor"></span><span class="preprocessor">#define US_FIDI_FI_DI_RATIO_Msk (0x7ffu &lt;&lt; US_FIDI_FI_DI_RATIO_Pos) </span><span class="comment">/**&lt; \brief (US_FIDI) FI Over DI Ratio Value */</span>
<a name="l07072"></a>07072 <span class="preprocessor">#define US_FIDI_FI_DI_RATIO(value) ((US_FIDI_FI_DI_RATIO_Msk &amp; ((value) &lt;&lt; US_FIDI_FI_DI_RATIO_Pos)))</span>
<a name="l07073"></a>07073 <span class="preprocessor"></span><span class="comment">/* -------- US_NER : (USART Offset: 0x0044) Number of Errors Register -------- */</span>
<a name="l07074"></a>07074 <span class="preprocessor">#define US_NER_NB_ERRORS_Pos 0</span>
<a name="l07075"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga4780877d1a0e5f649a7f4adb27f5bb0a">07075</a> <span class="preprocessor"></span><span class="preprocessor">#define US_NER_NB_ERRORS_Msk (0xffu &lt;&lt; US_NER_NB_ERRORS_Pos) </span><span class="comment">/**&lt; \brief (US_NER) Number of Errors */</span>
<a name="l07076"></a>07076 <span class="comment">/* -------- US_IF : (USART Offset: 0x004C) IrDA Filter Register -------- */</span>
<a name="l07077"></a>07077 <span class="preprocessor">#define US_IF_IRDA_FILTER_Pos 0</span>
<a name="l07078"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#gae378ad83a08252423e3fff0a6947e516">07078</a> <span class="preprocessor"></span><span class="preprocessor">#define US_IF_IRDA_FILTER_Msk (0xffu &lt;&lt; US_IF_IRDA_FILTER_Pos) </span><span class="comment">/**&lt; \brief (US_IF) IrDA Filter */</span>
<a name="l07079"></a>07079 <span class="preprocessor">#define US_IF_IRDA_FILTER(value) ((US_IF_IRDA_FILTER_Msk &amp; ((value) &lt;&lt; US_IF_IRDA_FILTER_Pos)))</span>
<a name="l07080"></a>07080 <span class="preprocessor"></span><span class="comment">/* -------- US_MAN : (USART Offset: 0x0050) Manchester Encoder Decoder Register -------- */</span>
<a name="l07081"></a>07081 <span class="preprocessor">#define US_MAN_TX_PL_Pos 0</span>
<a name="l07082"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga2886463962c53e2423a526032539fe72">07082</a> <span class="preprocessor"></span><span class="preprocessor">#define US_MAN_TX_PL_Msk (0xfu &lt;&lt; US_MAN_TX_PL_Pos) </span><span class="comment">/**&lt; \brief (US_MAN) Transmitter Preamble Length */</span>
<a name="l07083"></a>07083 <span class="preprocessor">#define US_MAN_TX_PL(value) ((US_MAN_TX_PL_Msk &amp; ((value) &lt;&lt; US_MAN_TX_PL_Pos)))</span>
<a name="l07084"></a>07084 <span class="preprocessor"></span><span class="preprocessor">#define US_MAN_TX_PP_Pos 8</span>
<a name="l07085"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga8f75c922efbdc164583d7c306ebd3597">07085</a> <span class="preprocessor"></span><span class="preprocessor">#define US_MAN_TX_PP_Msk (0x3u &lt;&lt; US_MAN_TX_PP_Pos) </span><span class="comment">/**&lt; \brief (US_MAN) Transmitter Preamble Pattern */</span>
<a name="l07086"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga2061c4d45406bbf130db3779a74cae9a">07086</a> <span class="preprocessor">#define   US_MAN_TX_PP_ALL_ONE (0x0u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (US_MAN) The preamble is composed of &#39;1&#39;s */</span>
<a name="l07087"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#gac0b2e5adeea5ff17d642b90c1791e777">07087</a> <span class="preprocessor">#define   US_MAN_TX_PP_ALL_ZERO (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (US_MAN) The preamble is composed of &#39;0&#39;s */</span>
<a name="l07088"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga900f4d32de1a9064102fcb856cdd3afe">07088</a> <span class="preprocessor">#define   US_MAN_TX_PP_ZERO_ONE (0x2u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (US_MAN) The preamble is composed of &#39;01&#39;s */</span>
<a name="l07089"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#gae15249ab227567cf22469dca61ea15ee">07089</a> <span class="preprocessor">#define   US_MAN_TX_PP_ONE_ZERO (0x3u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (US_MAN) The preamble is composed of &#39;10&#39;s */</span>
<a name="l07090"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga9545db2f59fcbb89e74b721d7e984849">07090</a> <span class="preprocessor">#define US_MAN_TX_MPOL (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (US_MAN) Transmitter Manchester Polarity */</span>
<a name="l07091"></a>07091 <span class="preprocessor">#define US_MAN_RX_PL_Pos 16</span>
<a name="l07092"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga0e71a73f21a408e324dcc9040cc4410c">07092</a> <span class="preprocessor"></span><span class="preprocessor">#define US_MAN_RX_PL_Msk (0xfu &lt;&lt; US_MAN_RX_PL_Pos) </span><span class="comment">/**&lt; \brief (US_MAN) Receiver Preamble Length */</span>
<a name="l07093"></a>07093 <span class="preprocessor">#define US_MAN_RX_PL(value) ((US_MAN_RX_PL_Msk &amp; ((value) &lt;&lt; US_MAN_RX_PL_Pos)))</span>
<a name="l07094"></a>07094 <span class="preprocessor"></span><span class="preprocessor">#define US_MAN_RX_PP_Pos 24</span>
<a name="l07095"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#gab5d4bb7462a390a15c2fe6b61ec5f8e2">07095</a> <span class="preprocessor"></span><span class="preprocessor">#define US_MAN_RX_PP_Msk (0x3u &lt;&lt; US_MAN_RX_PP_Pos) </span><span class="comment">/**&lt; \brief (US_MAN) Receiver Preamble Pattern detected */</span>
<a name="l07096"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga3e222f5aef50ece6194eea0f6ead2c9a">07096</a> <span class="preprocessor">#define   US_MAN_RX_PP_ALL_ONE (0x0u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (US_MAN) The preamble is composed of &#39;1&#39;s */</span>
<a name="l07097"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#gad860d4aa311569818cac083627818511">07097</a> <span class="preprocessor">#define   US_MAN_RX_PP_ALL_ZERO (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (US_MAN) The preamble is composed of &#39;0&#39;s */</span>
<a name="l07098"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga666173cfd8ca665002fc730b28ea60b2">07098</a> <span class="preprocessor">#define   US_MAN_RX_PP_ZERO_ONE (0x2u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (US_MAN) The preamble is composed of &#39;01&#39;s */</span>
<a name="l07099"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga32d7fe33a64a17eba00cf73bb318a136">07099</a> <span class="preprocessor">#define   US_MAN_RX_PP_ONE_ZERO (0x3u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (US_MAN) The preamble is composed of &#39;10&#39;s */</span>
<a name="l07100"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#gaf57138925229331781456483e799baa2">07100</a> <span class="preprocessor">#define US_MAN_RX_MPOL (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (US_MAN) Receiver Manchester Polarity */</span>
<a name="l07101"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga1a1cd3970748eb9067591e2a2ab2a635">07101</a> <span class="preprocessor">#define US_MAN_STUCKTO1 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (US_MAN)  */</span>
<a name="l07102"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga5eecdaf6057642b346f5d3afdeeb5124">07102</a> <span class="preprocessor">#define US_MAN_DRIFT (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (US_MAN) Drift compensation */</span>
<a name="l07103"></a>07103 <span class="comment">/* -------- US_LINMR : (USART Offset: 0x0054) LIN Mode Register -------- */</span>
<a name="l07104"></a>07104 <span class="preprocessor">#define US_LINMR_NACT_Pos 0</span>
<a name="l07105"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga5f6e8c5607c9dc9c63062a8408ec41b5">07105</a> <span class="preprocessor"></span><span class="preprocessor">#define US_LINMR_NACT_Msk (0x3u &lt;&lt; US_LINMR_NACT_Pos) </span><span class="comment">/**&lt; \brief (US_LINMR) LIN Node Action */</span>
<a name="l07106"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#gaaba3b5a9dd898a4ef377cb1de0d24b48">07106</a> <span class="preprocessor">#define   US_LINMR_NACT_PUBLISH (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (US_LINMR) The USART transmits the response. */</span>
<a name="l07107"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#gab35ef94024511b727a0963b295b7f7e5">07107</a> <span class="preprocessor">#define   US_LINMR_NACT_SUBSCRIBE (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (US_LINMR) The USART receives the response. */</span>
<a name="l07108"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga7711a59f6885f2360b187f592dd7a886">07108</a> <span class="preprocessor">#define   US_LINMR_NACT_IGNORE (0x2u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (US_LINMR) The USART does not transmit and does not receive the response. */</span>
<a name="l07109"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga50ad8a71a97bec3ea70622f5518bb4c3">07109</a> <span class="preprocessor">#define US_LINMR_PARDIS (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (US_LINMR) Parity Disable */</span>
<a name="l07110"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#gae3a60ed9f4d89741595c000fb2a7ce87">07110</a> <span class="preprocessor">#define US_LINMR_CHKDIS (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (US_LINMR) Checksum Disable */</span>
<a name="l07111"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga3489cdbe4a255161778ed7d78bdeb28d">07111</a> <span class="preprocessor">#define US_LINMR_CHKTYP (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (US_LINMR) Checksum Type */</span>
<a name="l07112"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga5a1006aad29b6459b0aa1f054f9d695f">07112</a> <span class="preprocessor">#define US_LINMR_DLM (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (US_LINMR) Data Length Mode */</span>
<a name="l07113"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga243314b91ca039d4ae2c60d4130e33c6">07113</a> <span class="preprocessor">#define US_LINMR_FSDIS (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (US_LINMR) Frame Slot Mode Disable */</span>
<a name="l07114"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#gab6106d2485a35fbdcaca89aca41bd308">07114</a> <span class="preprocessor">#define US_LINMR_WKUPTYP (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (US_LINMR) Wakeup Signal Type */</span>
<a name="l07115"></a>07115 <span class="preprocessor">#define US_LINMR_DLC_Pos 8</span>
<a name="l07116"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#gae13035d9e076fa7607f1c2c94a684b19">07116</a> <span class="preprocessor"></span><span class="preprocessor">#define US_LINMR_DLC_Msk (0xffu &lt;&lt; US_LINMR_DLC_Pos) </span><span class="comment">/**&lt; \brief (US_LINMR) Data Length Control */</span>
<a name="l07117"></a>07117 <span class="preprocessor">#define US_LINMR_DLC(value) ((US_LINMR_DLC_Msk &amp; ((value) &lt;&lt; US_LINMR_DLC_Pos)))</span>
<a name="l07118"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#gaa629f7b5269a09b4d3b456bed2f34c35">07118</a> <span class="preprocessor"></span><span class="preprocessor">#define US_LINMR_PDCM (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (US_LINMR) DMAC Mode */</span>
<a name="l07119"></a>07119 <span class="comment">/* -------- US_LINIR : (USART Offset: 0x0058) LIN Identifier Register -------- */</span>
<a name="l07120"></a>07120 <span class="preprocessor">#define US_LINIR_IDCHR_Pos 0</span>
<a name="l07121"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga6a36f296810cf989e72c9fd46f9e8253">07121</a> <span class="preprocessor"></span><span class="preprocessor">#define US_LINIR_IDCHR_Msk (0xffu &lt;&lt; US_LINIR_IDCHR_Pos) </span><span class="comment">/**&lt; \brief (US_LINIR) Identifier Character */</span>
<a name="l07122"></a>07122 <span class="preprocessor">#define US_LINIR_IDCHR(value) ((US_LINIR_IDCHR_Msk &amp; ((value) &lt;&lt; US_LINIR_IDCHR_Pos)))</span>
<a name="l07123"></a>07123 <span class="preprocessor"></span><span class="comment">/* -------- US_WPMR : (USART Offset: 0xE4) Write Protect Mode Register -------- */</span>
<a name="l07124"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#gaafe843516c5c2b970682b5219b7b03b1">07124</a> <span class="preprocessor">#define US_WPMR_WPEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (US_WPMR) Write Protect Enable */</span>
<a name="l07125"></a>07125 <span class="preprocessor">#define US_WPMR_WPKEY_Pos 8</span>
<a name="l07126"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga68e18606d5ce0c902f7078f5e84a95b8">07126</a> <span class="preprocessor"></span><span class="preprocessor">#define US_WPMR_WPKEY_Msk (0xffffffu &lt;&lt; US_WPMR_WPKEY_Pos) </span><span class="comment">/**&lt; \brief (US_WPMR) Write Protect KEY */</span>
<a name="l07127"></a>07127 <span class="preprocessor">#define US_WPMR_WPKEY(value) ((US_WPMR_WPKEY_Msk &amp; ((value) &lt;&lt; US_WPMR_WPKEY_Pos)))</span>
<a name="l07128"></a>07128 <span class="preprocessor"></span><span class="comment">/* -------- US_WPSR : (USART Offset: 0xE8) Write Protect Status Register -------- */</span>
<a name="l07129"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#gacf130470a00a755e30a2bf46a9ccbbbd">07129</a> <span class="preprocessor">#define US_WPSR_WPVS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (US_WPSR) Write Protect Violation Status */</span>
<a name="l07130"></a>07130 <span class="preprocessor">#define US_WPSR_WPVSRC_Pos 8</span>
<a name="l07131"></a><a class="code" href="group___a_t91_s_a_m9_g15___u_s_a_r_t.html#ga4241a13f49c2c191c0080cce67d4aa90">07131</a> <span class="preprocessor"></span><span class="preprocessor">#define US_WPSR_WPVSRC_Msk (0xffffu &lt;&lt; US_WPSR_WPVSRC_Pos) </span><span class="comment">/**&lt; \brief (US_WPSR) Write Protect Violation Source */</span>
<a name="l07132"></a>07132 <span class="comment"></span>
<a name="l07133"></a>07133 <span class="comment">/*@}*/</span>
<a name="l07134"></a>07134 
<a name="l07135"></a>07135 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l07136"></a>07136 <span class="comment">/**  SOFTWARE API DEFINITION FOR Watchdog Timer */</span>
<a name="l07137"></a>07137 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l07138"></a>07138 <span class="comment">/** \addtogroup AT91SAM9G15_WDT Watchdog Timer */</span><span class="comment"></span>
<a name="l07139"></a>07139 <span class="comment">/*@{*/</span>
<a name="l07140"></a>07140 
<a name="l07141"></a>07141 <span class="preprocessor">#ifndef __ASSEMBLY__</span>
<a name="l07142"></a>07142 <span class="preprocessor"></span><span class="comment">/** \brief Wdt hardware registers */</span>
<a name="l07143"></a><a class="code" href="struct_wdt.html">07143</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l07144"></a><a class="code" href="struct_wdt.html#a21aaa904d404bcaea72f7638defe4f7e">07144</a>   WoReg WDT_CR; <span class="comment">/**&lt; \brief (Wdt Offset: 0x00) Control Register */</span>
<a name="l07145"></a><a class="code" href="struct_wdt.html#a6f09b4d6f98356923f45c9bb90487c3d">07145</a>   RwReg WDT_MR; <span class="comment">/**&lt; \brief (Wdt Offset: 0x04) Mode Register */</span>
<a name="l07146"></a><a class="code" href="struct_wdt.html#a26ae291f618e8bb6de1d54f772f8859c">07146</a>   RoReg WDT_SR; <span class="comment">/**&lt; \brief (Wdt Offset: 0x08) Status Register */</span>
<a name="l07147"></a>07147 } <a class="code" href="struct_wdt.html" title="Wdt hardware registers.">Wdt</a>;
<a name="l07148"></a>07148 <span class="preprocessor">#endif </span><span class="comment">/* __ASSEMBLY__ */</span>
<a name="l07149"></a>07149 <span class="comment">/* -------- WDT_CR : (WDT Offset: 0x00) Control Register -------- */</span>
<a name="l07150"></a><a class="code" href="group___a_t91_s_a_m9_g15___w_d_t.html#gafd3a06ccb932e41cb00e1c5b75e38158">07150</a> <span class="preprocessor">#define WDT_CR_WDRSTT (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (WDT_CR) Watchdog Restart */</span>
<a name="l07151"></a>07151 <span class="preprocessor">#define WDT_CR_KEY_Pos 24</span>
<a name="l07152"></a><a class="code" href="group___a_t91_s_a_m9_g15___w_d_t.html#ga00e88b0c550ef295eb815ac0f1526731">07152</a> <span class="preprocessor"></span><span class="preprocessor">#define WDT_CR_KEY_Msk (0xffu &lt;&lt; WDT_CR_KEY_Pos) </span><span class="comment">/**&lt; \brief (WDT_CR) Password */</span>
<a name="l07153"></a>07153 <span class="preprocessor">#define WDT_CR_KEY(value) ((WDT_CR_KEY_Msk &amp; ((value) &lt;&lt; WDT_CR_KEY_Pos)))</span>
<a name="l07154"></a>07154 <span class="preprocessor"></span><span class="comment">/* -------- WDT_MR : (WDT Offset: 0x04) Mode Register -------- */</span>
<a name="l07155"></a>07155 <span class="preprocessor">#define WDT_MR_WDV_Pos 0</span>
<a name="l07156"></a><a class="code" href="group___a_t91_s_a_m9_g15___w_d_t.html#gad4cf133e199be11d6b9fbeb5666f7f9d">07156</a> <span class="preprocessor"></span><span class="preprocessor">#define WDT_MR_WDV_Msk (0xfffu &lt;&lt; WDT_MR_WDV_Pos) </span><span class="comment">/**&lt; \brief (WDT_MR) Watchdog Counter Value */</span>
<a name="l07157"></a>07157 <span class="preprocessor">#define WDT_MR_WDV(value) ((WDT_MR_WDV_Msk &amp; ((value) &lt;&lt; WDT_MR_WDV_Pos)))</span>
<a name="l07158"></a><a class="code" href="group___a_t91_s_a_m9_g15___w_d_t.html#ga8980676258c1e50fc151bc617183cbdd">07158</a> <span class="preprocessor"></span><span class="preprocessor">#define WDT_MR_WDFIEN (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (WDT_MR) Watchdog Fault Interrupt Enable */</span>
<a name="l07159"></a><a class="code" href="group___a_t91_s_a_m9_g15___w_d_t.html#ga3f6a499be9a0c911b2125bb4331f5a41">07159</a> <span class="preprocessor">#define WDT_MR_WDRSTEN (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (WDT_MR) Watchdog Reset Enable */</span>
<a name="l07160"></a><a class="code" href="group___a_t91_s_a_m9_g15___w_d_t.html#ga013c8e7b13bdcf0724ccd478c202be73">07160</a> <span class="preprocessor">#define WDT_MR_WDRPROC (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (WDT_MR) Watchdog Reset Processor */</span>
<a name="l07161"></a><a class="code" href="group___a_t91_s_a_m9_g15___w_d_t.html#ga1a68ee489085428a9e7f7abb596f1966">07161</a> <span class="preprocessor">#define WDT_MR_WDDIS (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (WDT_MR) Watchdog Disable */</span>
<a name="l07162"></a>07162 <span class="preprocessor">#define WDT_MR_WDD_Pos 16</span>
<a name="l07163"></a><a class="code" href="group___a_t91_s_a_m9_g15___w_d_t.html#ga56e71ca61c282f06f86ad073d12ed44a">07163</a> <span class="preprocessor"></span><span class="preprocessor">#define WDT_MR_WDD_Msk (0xfffu &lt;&lt; WDT_MR_WDD_Pos) </span><span class="comment">/**&lt; \brief (WDT_MR) Watchdog Delta Value */</span>
<a name="l07164"></a>07164 <span class="preprocessor">#define WDT_MR_WDD(value) ((WDT_MR_WDD_Msk &amp; ((value) &lt;&lt; WDT_MR_WDD_Pos)))</span>
<a name="l07165"></a><a class="code" href="group___a_t91_s_a_m9_g15___w_d_t.html#gad01d33e23af100f19f03dc23b0700143">07165</a> <span class="preprocessor"></span><span class="preprocessor">#define WDT_MR_WDDBGHLT (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (WDT_MR) Watchdog Debug Halt */</span>
<a name="l07166"></a><a class="code" href="group___a_t91_s_a_m9_g15___w_d_t.html#ga6f2c98642c4dde1afd454d6a9587cc2d">07166</a> <span class="preprocessor">#define WDT_MR_WDIDLEHLT (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (WDT_MR) Watchdog Idle Halt */</span>
<a name="l07167"></a>07167 <span class="comment">/* -------- WDT_SR : (WDT Offset: 0x08) Status Register -------- */</span>
<a name="l07168"></a><a class="code" href="group___a_t91_s_a_m9_g15___w_d_t.html#ga7cbf9957ee89eb54bed0dc6c2c450281">07168</a> <span class="preprocessor">#define WDT_SR_WDUNF (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (WDT_SR) Watchdog Underflow */</span>
<a name="l07169"></a><a class="code" href="group___a_t91_s_a_m9_g15___w_d_t.html#ga6156742fda8581a465861fcef3022e7f">07169</a> <span class="preprocessor">#define WDT_SR_WDERR (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (WDT_SR) Watchdog Error */</span>
<a name="l07170"></a>07170 <span class="comment"></span>
<a name="l07171"></a>07171 <span class="comment">/*@}*/</span>
<a name="l07172"></a>07172 <span class="comment"></span>
<a name="l07173"></a>07173 <span class="comment">/*@}*/</span>
<a name="l07174"></a>07174 
<a name="l07175"></a>07175 <span class="comment">/* ************************************************************************** */</span>
<a name="l07176"></a>07176 <span class="comment">/*   REGISTER ACCESS DEFINITIONS FOR AT91SAM9G15 */</span>
<a name="l07177"></a>07177 <span class="comment">/* ************************************************************************** */</span><span class="comment"></span>
<a name="l07178"></a>07178 <span class="comment">/** \addtogroup AT91SAM9G15_reg Registers Access Definitions */</span><span class="comment"></span>
<a name="l07179"></a>07179 <span class="comment">/*@{*/</span>
<a name="l07180"></a>07180 
<a name="l07181"></a>07181 <span class="comment">/* ========== Register definition for SMD peripheral ========== */</span>
<a name="l07182"></a>07182 <span class="comment">/* ========== Register definition for SPI0 peripheral ========== */</span>
<a name="l07183"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga4c23a31623e4760313bbd0a179c96d72">07183</a> <span class="preprocessor">#define REG_SPI0_CR            REG_ACCESS(WoReg, 0xF0000000U) </span><span class="comment">/**&lt; \brief (SPI0) Control Register */</span>
<a name="l07184"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga863ceb9295e1405e15a107a72c9c4347">07184</a> <span class="preprocessor">#define REG_SPI0_MR            REG_ACCESS(RwReg, 0xF0000004U) </span><span class="comment">/**&lt; \brief (SPI0) Mode Register */</span>
<a name="l07185"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga94214b156727642b5a60beaac0ee4db1">07185</a> <span class="preprocessor">#define REG_SPI0_RDR           REG_ACCESS(RoReg, 0xF0000008U) </span><span class="comment">/**&lt; \brief (SPI0) Receive Data Register */</span>
<a name="l07186"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gadd3490dc52cec00d4580cf1d9df36ff6">07186</a> <span class="preprocessor">#define REG_SPI0_TDR           REG_ACCESS(WoReg, 0xF000000CU) </span><span class="comment">/**&lt; \brief (SPI0) Transmit Data Register */</span>
<a name="l07187"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga2652909e853d7069c4b280913342c59c">07187</a> <span class="preprocessor">#define REG_SPI0_SR            REG_ACCESS(RoReg, 0xF0000010U) </span><span class="comment">/**&lt; \brief (SPI0) Status Register */</span>
<a name="l07188"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga741b0490e044a55a14a25845a49426b8">07188</a> <span class="preprocessor">#define REG_SPI0_IER           REG_ACCESS(WoReg, 0xF0000014U) </span><span class="comment">/**&lt; \brief (SPI0) Interrupt Enable Register */</span>
<a name="l07189"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga1a3770961d20c96356666936141551b6">07189</a> <span class="preprocessor">#define REG_SPI0_IDR           REG_ACCESS(WoReg, 0xF0000018U) </span><span class="comment">/**&lt; \brief (SPI0) Interrupt Disable Register */</span>
<a name="l07190"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaf6d227900208d7fab5786968e659fea0">07190</a> <span class="preprocessor">#define REG_SPI0_IMR           REG_ACCESS(RoReg, 0xF000001CU) </span><span class="comment">/**&lt; \brief (SPI0) Interrupt Mask Register */</span>
<a name="l07191"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gadf738822f5e6867c87d4dcaa20b0fdf0">07191</a> <span class="preprocessor">#define REG_SPI0_CSR           REG_ACCESS(RwReg, 0xF0000030U) </span><span class="comment">/**&lt; \brief (SPI0) Chip Select Register */</span>
<a name="l07192"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga5516012e8db197f5d8db403797e7874e">07192</a> <span class="preprocessor">#define REG_SPI0_WPMR          REG_ACCESS(RwReg, 0xF00000E4U) </span><span class="comment">/**&lt; \brief (SPI0) Write Protection Control Register */</span>
<a name="l07193"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga899b3d61d281d478b3f31d3bdf2940a3">07193</a> <span class="preprocessor">#define REG_SPI0_WPSR          REG_ACCESS(RoReg, 0xF00000E8U) </span><span class="comment">/**&lt; \brief (SPI0) Write Protection Status Register */</span>
<a name="l07194"></a>07194 <span class="comment">/* ========== Register definition for SPI1 peripheral ========== */</span>
<a name="l07195"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga6439c8de62b5bd4ecb4ddf526fdc4cd1">07195</a> <span class="preprocessor">#define REG_SPI1_CR            REG_ACCESS(WoReg, 0xF0004000U) </span><span class="comment">/**&lt; \brief (SPI1) Control Register */</span>
<a name="l07196"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga1bb60625c5d59cc5c887b0a41e202091">07196</a> <span class="preprocessor">#define REG_SPI1_MR            REG_ACCESS(RwReg, 0xF0004004U) </span><span class="comment">/**&lt; \brief (SPI1) Mode Register */</span>
<a name="l07197"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaf686748b4a06fc57d4ae22c4313937bc">07197</a> <span class="preprocessor">#define REG_SPI1_RDR           REG_ACCESS(RoReg, 0xF0004008U) </span><span class="comment">/**&lt; \brief (SPI1) Receive Data Register */</span>
<a name="l07198"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga43d3e3c1d9486cfd8c8d5969e2a9cb15">07198</a> <span class="preprocessor">#define REG_SPI1_TDR           REG_ACCESS(WoReg, 0xF000400CU) </span><span class="comment">/**&lt; \brief (SPI1) Transmit Data Register */</span>
<a name="l07199"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gab5a12dfc8186c12991c654ae11e2f492">07199</a> <span class="preprocessor">#define REG_SPI1_SR            REG_ACCESS(RoReg, 0xF0004010U) </span><span class="comment">/**&lt; \brief (SPI1) Status Register */</span>
<a name="l07200"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga0225a0343eb6ab94fcaa19751bd15a86">07200</a> <span class="preprocessor">#define REG_SPI1_IER           REG_ACCESS(WoReg, 0xF0004014U) </span><span class="comment">/**&lt; \brief (SPI1) Interrupt Enable Register */</span>
<a name="l07201"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga17f5efb712d7b32aa53a89a0ac725fac">07201</a> <span class="preprocessor">#define REG_SPI1_IDR           REG_ACCESS(WoReg, 0xF0004018U) </span><span class="comment">/**&lt; \brief (SPI1) Interrupt Disable Register */</span>
<a name="l07202"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga0681541d80924bb278847e20c7e9173e">07202</a> <span class="preprocessor">#define REG_SPI1_IMR           REG_ACCESS(RoReg, 0xF000401CU) </span><span class="comment">/**&lt; \brief (SPI1) Interrupt Mask Register */</span>
<a name="l07203"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaddebe0b1e0e3d0b2288f31876165c8f6">07203</a> <span class="preprocessor">#define REG_SPI1_CSR           REG_ACCESS(RwReg, 0xF0004030U) </span><span class="comment">/**&lt; \brief (SPI1) Chip Select Register */</span>
<a name="l07204"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga1aaa9427693d8b47b885f276f1b6f51b">07204</a> <span class="preprocessor">#define REG_SPI1_WPMR          REG_ACCESS(RwReg, 0xF00040E4U) </span><span class="comment">/**&lt; \brief (SPI1) Write Protection Control Register */</span>
<a name="l07205"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gac4bcbf9234846090093b920cb6b90364">07205</a> <span class="preprocessor">#define REG_SPI1_WPSR          REG_ACCESS(RoReg, 0xF00040E8U) </span><span class="comment">/**&lt; \brief (SPI1) Write Protection Status Register */</span>
<a name="l07206"></a>07206 <span class="comment">/* ========== Register definition for HSMCI0 peripheral ========== */</span>
<a name="l07207"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaf0fea620f73a5acc636f5455d5078b5d">07207</a> <span class="preprocessor">#define REG_HSMCI0_CR          REG_ACCESS(WoReg, 0xF0008000U) </span><span class="comment">/**&lt; \brief (HSMCI0) Control Register */</span>
<a name="l07208"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga32756000c18a93dbfd461bd62866d713">07208</a> <span class="preprocessor">#define REG_HSMCI0_MR          REG_ACCESS(RwReg, 0xF0008004U) </span><span class="comment">/**&lt; \brief (HSMCI0) Mode Register */</span>
<a name="l07209"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gacebd4b03ac7e05e209e65db208b78881">07209</a> <span class="preprocessor">#define REG_HSMCI0_DTOR        REG_ACCESS(RwReg, 0xF0008008U) </span><span class="comment">/**&lt; \brief (HSMCI0) Data Timeout Register */</span>
<a name="l07210"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gae54a8a88db8c46bff7f65085da190a4a">07210</a> <span class="preprocessor">#define REG_HSMCI0_SDCR        REG_ACCESS(RwReg, 0xF000800CU) </span><span class="comment">/**&lt; \brief (HSMCI0) SD/SDIO Card Register */</span>
<a name="l07211"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga87a82cb3d801728c473b2391d0ec28d4">07211</a> <span class="preprocessor">#define REG_HSMCI0_ARGR        REG_ACCESS(RwReg, 0xF0008010U) </span><span class="comment">/**&lt; \brief (HSMCI0) Argument Register */</span>
<a name="l07212"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga32be655f240cc114d5ce6fc6882bf1e6">07212</a> <span class="preprocessor">#define REG_HSMCI0_CMDR        REG_ACCESS(WoReg, 0xF0008014U) </span><span class="comment">/**&lt; \brief (HSMCI0) Command Register */</span>
<a name="l07213"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga998629a5c761dfb63df68431a698d042">07213</a> <span class="preprocessor">#define REG_HSMCI0_BLKR        REG_ACCESS(RwReg, 0xF0008018U) </span><span class="comment">/**&lt; \brief (HSMCI0) Block Register */</span>
<a name="l07214"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga26927365004cd1a58cf7434b588fcb2a">07214</a> <span class="preprocessor">#define REG_HSMCI0_CSTOR       REG_ACCESS(RwReg, 0xF000801CU) </span><span class="comment">/**&lt; \brief (HSMCI0) Completion Signal Timeout Register */</span>
<a name="l07215"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga990711c7db206cea3c7e0e4dfe485800">07215</a> <span class="preprocessor">#define REG_HSMCI0_RSPR        REG_ACCESS(RoReg, 0xF0008020U) </span><span class="comment">/**&lt; \brief (HSMCI0) Response Register */</span>
<a name="l07216"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga244a5b11b13509bb1a8b73701f6d47a0">07216</a> <span class="preprocessor">#define REG_HSMCI0_RDR         REG_ACCESS(RoReg, 0xF0008030U) </span><span class="comment">/**&lt; \brief (HSMCI0) Receive Data Register */</span>
<a name="l07217"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga346109ef343dae3ac19ec43f0b577b91">07217</a> <span class="preprocessor">#define REG_HSMCI0_TDR         REG_ACCESS(WoReg, 0xF0008034U) </span><span class="comment">/**&lt; \brief (HSMCI0) Transmit Data Register */</span>
<a name="l07218"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaff2966a3107cda16da5691f1fda1a50b">07218</a> <span class="preprocessor">#define REG_HSMCI0_SR          REG_ACCESS(RoReg, 0xF0008040U) </span><span class="comment">/**&lt; \brief (HSMCI0) Status Register */</span>
<a name="l07219"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gac57aa890577e1cd50a453e2f6be45713">07219</a> <span class="preprocessor">#define REG_HSMCI0_IER         REG_ACCESS(WoReg, 0xF0008044U) </span><span class="comment">/**&lt; \brief (HSMCI0) Interrupt Enable Register */</span>
<a name="l07220"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga587c451fe59e49d43e0938e691033f42">07220</a> <span class="preprocessor">#define REG_HSMCI0_IDR         REG_ACCESS(WoReg, 0xF0008048U) </span><span class="comment">/**&lt; \brief (HSMCI0) Interrupt Disable Register */</span>
<a name="l07221"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga450f8593f63ae36eb55f04ed80674ef1">07221</a> <span class="preprocessor">#define REG_HSMCI0_IMR         REG_ACCESS(RoReg, 0xF000804CU) </span><span class="comment">/**&lt; \brief (HSMCI0) Interrupt Mask Register */</span>
<a name="l07222"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga95f1094100dc59ba8fc64c1c8178e529">07222</a> <span class="preprocessor">#define REG_HSMCI0_DMA         REG_ACCESS(RwReg, 0xF0008050U) </span><span class="comment">/**&lt; \brief (HSMCI0) DMA Configuration Register */</span>
<a name="l07223"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga6c456cf3f8786c4788c68563dccca70d">07223</a> <span class="preprocessor">#define REG_HSMCI0_CFG         REG_ACCESS(RwReg, 0xF0008054U) </span><span class="comment">/**&lt; \brief (HSMCI0) Configuration Register */</span>
<a name="l07224"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gad4bcde4e6d97b9cfc53ab7e18dfe3206">07224</a> <span class="preprocessor">#define REG_HSMCI0_WPMR        REG_ACCESS(RwReg, 0xF00080E4U) </span><span class="comment">/**&lt; \brief (HSMCI0) Write Protection Mode Register */</span>
<a name="l07225"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaa885250de0ab7a8be9ea96b27dc0e52d">07225</a> <span class="preprocessor">#define REG_HSMCI0_WPSR        REG_ACCESS(RoReg, 0xF00080E8U) </span><span class="comment">/**&lt; \brief (HSMCI0) Write Protection Status Register */</span>
<a name="l07226"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga37ba08f5998bce569464dbf2d81e7b42">07226</a> <span class="preprocessor">#define REG_HSMCI0_FIFO        REG_ACCESS(RwReg, 0xF0008200U) </span><span class="comment">/**&lt; \brief (HSMCI0) FIFO Memory Aperture0 */</span>
<a name="l07227"></a>07227 <span class="comment">/* ========== Register definition for HSMCI1 peripheral ========== */</span>
<a name="l07228"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga10cd3f5edda6dec3a42792f83ba5a40c">07228</a> <span class="preprocessor">#define REG_HSMCI1_CR          REG_ACCESS(WoReg, 0xF000C000U) </span><span class="comment">/**&lt; \brief (HSMCI1) Control Register */</span>
<a name="l07229"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga2badfeee1d4c8b04d858c757e0561d7e">07229</a> <span class="preprocessor">#define REG_HSMCI1_MR          REG_ACCESS(RwReg, 0xF000C004U) </span><span class="comment">/**&lt; \brief (HSMCI1) Mode Register */</span>
<a name="l07230"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga092a9e422d623ffff73e208ebfb21614">07230</a> <span class="preprocessor">#define REG_HSMCI1_DTOR        REG_ACCESS(RwReg, 0xF000C008U) </span><span class="comment">/**&lt; \brief (HSMCI1) Data Timeout Register */</span>
<a name="l07231"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gab65bf74a7a386e3f19bc53b17898007c">07231</a> <span class="preprocessor">#define REG_HSMCI1_SDCR        REG_ACCESS(RwReg, 0xF000C00CU) </span><span class="comment">/**&lt; \brief (HSMCI1) SD/SDIO Card Register */</span>
<a name="l07232"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga1b28eb35c58edb418c06ece457660565">07232</a> <span class="preprocessor">#define REG_HSMCI1_ARGR        REG_ACCESS(RwReg, 0xF000C010U) </span><span class="comment">/**&lt; \brief (HSMCI1) Argument Register */</span>
<a name="l07233"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga3424a412ea387aeb0e588910d40d407c">07233</a> <span class="preprocessor">#define REG_HSMCI1_CMDR        REG_ACCESS(WoReg, 0xF000C014U) </span><span class="comment">/**&lt; \brief (HSMCI1) Command Register */</span>
<a name="l07234"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga8c6b20ff0ede6de34751b26afa5035f8">07234</a> <span class="preprocessor">#define REG_HSMCI1_BLKR        REG_ACCESS(RwReg, 0xF000C018U) </span><span class="comment">/**&lt; \brief (HSMCI1) Block Register */</span>
<a name="l07235"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gace5b008ac9c0227e7f80f46d0c08b2b0">07235</a> <span class="preprocessor">#define REG_HSMCI1_CSTOR       REG_ACCESS(RwReg, 0xF000C01CU) </span><span class="comment">/**&lt; \brief (HSMCI1) Completion Signal Timeout Register */</span>
<a name="l07236"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gae6669c0b6490c7f5887b5d96f94f973f">07236</a> <span class="preprocessor">#define REG_HSMCI1_RSPR        REG_ACCESS(RoReg, 0xF000C020U) </span><span class="comment">/**&lt; \brief (HSMCI1) Response Register */</span>
<a name="l07237"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga7e1b6d097011fa9e10d72ba84934eff0">07237</a> <span class="preprocessor">#define REG_HSMCI1_RDR         REG_ACCESS(RoReg, 0xF000C030U) </span><span class="comment">/**&lt; \brief (HSMCI1) Receive Data Register */</span>
<a name="l07238"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gadafe7c7b1661314a3e7503ef531361ab">07238</a> <span class="preprocessor">#define REG_HSMCI1_TDR         REG_ACCESS(WoReg, 0xF000C034U) </span><span class="comment">/**&lt; \brief (HSMCI1) Transmit Data Register */</span>
<a name="l07239"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga68079be019ca4bf8d4e3b60b2bcca24d">07239</a> <span class="preprocessor">#define REG_HSMCI1_SR          REG_ACCESS(RoReg, 0xF000C040U) </span><span class="comment">/**&lt; \brief (HSMCI1) Status Register */</span>
<a name="l07240"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga5da1343c62c7a516484a802852ea36ab">07240</a> <span class="preprocessor">#define REG_HSMCI1_IER         REG_ACCESS(WoReg, 0xF000C044U) </span><span class="comment">/**&lt; \brief (HSMCI1) Interrupt Enable Register */</span>
<a name="l07241"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaaa7e10d62220a79e638933bf59b5dd50">07241</a> <span class="preprocessor">#define REG_HSMCI1_IDR         REG_ACCESS(WoReg, 0xF000C048U) </span><span class="comment">/**&lt; \brief (HSMCI1) Interrupt Disable Register */</span>
<a name="l07242"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga0fcbd57d5fa2187238725f6f8c6bd941">07242</a> <span class="preprocessor">#define REG_HSMCI1_IMR         REG_ACCESS(RoReg, 0xF000C04CU) </span><span class="comment">/**&lt; \brief (HSMCI1) Interrupt Mask Register */</span>
<a name="l07243"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaf42eafcd9dbf13c9b88bfc5a47bd3bd8">07243</a> <span class="preprocessor">#define REG_HSMCI1_DMA         REG_ACCESS(RwReg, 0xF000C050U) </span><span class="comment">/**&lt; \brief (HSMCI1) DMA Configuration Register */</span>
<a name="l07244"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gabbd5ea2da85823310ff1599eabe1a429">07244</a> <span class="preprocessor">#define REG_HSMCI1_CFG         REG_ACCESS(RwReg, 0xF000C054U) </span><span class="comment">/**&lt; \brief (HSMCI1) Configuration Register */</span>
<a name="l07245"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga07ab47acefe56270c6305e51be3866a7">07245</a> <span class="preprocessor">#define REG_HSMCI1_WPMR        REG_ACCESS(RwReg, 0xF000C0E4U) </span><span class="comment">/**&lt; \brief (HSMCI1) Write Protection Mode Register */</span>
<a name="l07246"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaf8754f1e4e71499dd3bea4910012e46c">07246</a> <span class="preprocessor">#define REG_HSMCI1_WPSR        REG_ACCESS(RoReg, 0xF000C0E8U) </span><span class="comment">/**&lt; \brief (HSMCI1) Write Protection Status Register */</span>
<a name="l07247"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaa886ab7c0c8f2ad2a6efdbd033d1dac3">07247</a> <span class="preprocessor">#define REG_HSMCI1_FIFO        REG_ACCESS(RwReg, 0xF000C200U) </span><span class="comment">/**&lt; \brief (HSMCI1) FIFO Memory Aperture0 */</span>
<a name="l07248"></a>07248 <span class="comment">/* ========== Register definition for SSC peripheral ========== */</span>
<a name="l07249"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga6b41044069b18dbaece9c26a2651f8f1">07249</a> <span class="preprocessor">#define REG_SSC_CR             REG_ACCESS(WoReg, 0xF0010000U) </span><span class="comment">/**&lt; \brief (SSC) Control Register */</span>
<a name="l07250"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga1285d7f9962cccdfd5abcd2a995f3164">07250</a> <span class="preprocessor">#define REG_SSC_CMR            REG_ACCESS(RwReg, 0xF0010004U) </span><span class="comment">/**&lt; \brief (SSC) Clock Mode Register */</span>
<a name="l07251"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gadb459d10663171ae24df3af9edae51ab">07251</a> <span class="preprocessor">#define REG_SSC_RCMR           REG_ACCESS(RwReg, 0xF0010010U) </span><span class="comment">/**&lt; \brief (SSC) Receive Clock Mode Register */</span>
<a name="l07252"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga0785e2f47504baede1a5cc833a4fd695">07252</a> <span class="preprocessor">#define REG_SSC_RFMR           REG_ACCESS(RwReg, 0xF0010014U) </span><span class="comment">/**&lt; \brief (SSC) Receive Frame Mode Register */</span>
<a name="l07253"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga4b9f2eb9687700c0b0d141e42d5ebe41">07253</a> <span class="preprocessor">#define REG_SSC_TCMR           REG_ACCESS(RwReg, 0xF0010018U) </span><span class="comment">/**&lt; \brief (SSC) Transmit Clock Mode Register */</span>
<a name="l07254"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gab3f4ab406848c1a963a56649ebd0b95b">07254</a> <span class="preprocessor">#define REG_SSC_TFMR           REG_ACCESS(RwReg, 0xF001001CU) </span><span class="comment">/**&lt; \brief (SSC) Transmit Frame Mode Register */</span>
<a name="l07255"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga8df5028a8d0c76896683ddee97f1ed51">07255</a> <span class="preprocessor">#define REG_SSC_RHR            REG_ACCESS(RoReg, 0xF0010020U) </span><span class="comment">/**&lt; \brief (SSC) Receive Holding Register */</span>
<a name="l07256"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga61092875b49382e1625a47e1d4bb8d89">07256</a> <span class="preprocessor">#define REG_SSC_THR            REG_ACCESS(WoReg, 0xF0010024U) </span><span class="comment">/**&lt; \brief (SSC) Transmit Holding Register */</span>
<a name="l07257"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga7a151c28c382a383e9d39a65eb565482">07257</a> <span class="preprocessor">#define REG_SSC_RSHR           REG_ACCESS(RoReg, 0xF0010030U) </span><span class="comment">/**&lt; \brief (SSC) Receive Sync. Holding Register */</span>
<a name="l07258"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga6eb4864e34440120d2be1bf0697af0ac">07258</a> <span class="preprocessor">#define REG_SSC_TSHR           REG_ACCESS(RwReg, 0xF0010034U) </span><span class="comment">/**&lt; \brief (SSC) Transmit Sync. Holding Register */</span>
<a name="l07259"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga74c9599c84ff65f48b28c3e982b6826f">07259</a> <span class="preprocessor">#define REG_SSC_RC0R           REG_ACCESS(RwReg, 0xF0010038U) </span><span class="comment">/**&lt; \brief (SSC) Receive Compare 0 Register */</span>
<a name="l07260"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gab3a10fc72352b60216d2513fe26260f4">07260</a> <span class="preprocessor">#define REG_SSC_RC1R           REG_ACCESS(RwReg, 0xF001003CU) </span><span class="comment">/**&lt; \brief (SSC) Receive Compare 1 Register */</span>
<a name="l07261"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gadadc1255877d3331f775ad3560fea001">07261</a> <span class="preprocessor">#define REG_SSC_SR             REG_ACCESS(RoReg, 0xF0010040U) </span><span class="comment">/**&lt; \brief (SSC) Status Register */</span>
<a name="l07262"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga491e34460b474d117bdeaa8cd321137c">07262</a> <span class="preprocessor">#define REG_SSC_IER            REG_ACCESS(WoReg, 0xF0010044U) </span><span class="comment">/**&lt; \brief (SSC) Interrupt Enable Register */</span>
<a name="l07263"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaad73d6b717fd15bf7ef261e533b6a412">07263</a> <span class="preprocessor">#define REG_SSC_IDR            REG_ACCESS(WoReg, 0xF0010048U) </span><span class="comment">/**&lt; \brief (SSC) Interrupt Disable Register */</span>
<a name="l07264"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gad4297e02770aa47a094f3a55f9a7293f">07264</a> <span class="preprocessor">#define REG_SSC_IMR            REG_ACCESS(RoReg, 0xF001004CU) </span><span class="comment">/**&lt; \brief (SSC) Interrupt Mask Register */</span>
<a name="l07265"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga7b2aa2beb4e232b2cdb22c1951d67c29">07265</a> <span class="preprocessor">#define REG_SSC_WPMR           REG_ACCESS(RwReg, 0xF00100E4U) </span><span class="comment">/**&lt; \brief (SSC) Write Protect Mode Register */</span>
<a name="l07266"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga3ef35aa64df86a3420e8fd9d09ea1c2d">07266</a> <span class="preprocessor">#define REG_SSC_WPSR           REG_ACCESS(RoReg, 0xF00100E8U) </span><span class="comment">/**&lt; \brief (SSC) Write Protect Status Register */</span>
<a name="l07267"></a>07267 <span class="comment">/* ========== Register definition for TC0 peripheral ========== */</span>
<a name="l07268"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gafd77da2a7fe53873029d604f2bce750f">07268</a> <span class="preprocessor">#define REG_TC0_CCR0           REG_ACCESS(WoReg, 0xF8008000U) </span><span class="comment">/**&lt; \brief (TC0) Channel Control Register (channel = 0) */</span>
<a name="l07269"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga6097c49c51989e4006fea9db06c77d43">07269</a> <span class="preprocessor">#define REG_TC0_CMR0           REG_ACCESS(RwReg, 0xF8008004U) </span><span class="comment">/**&lt; \brief (TC0) Channel Mode Register (channel = 0) */</span>
<a name="l07270"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaba93fe0a91746d0ec97e6c1679d301ae">07270</a> <span class="preprocessor">#define REG_TC0_CV0            REG_ACCESS(RoReg, 0xF8008010U) </span><span class="comment">/**&lt; \brief (TC0) Counter Value (channel = 0) */</span>
<a name="l07271"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gafd0383e08e1f5bc43aa4552caf14fb6d">07271</a> <span class="preprocessor">#define REG_TC0_RA0            REG_ACCESS(RwReg, 0xF8008014U) </span><span class="comment">/**&lt; \brief (TC0) Register A (channel = 0) */</span>
<a name="l07272"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga2e91f2a08eeec3c0c50925efb9f36287">07272</a> <span class="preprocessor">#define REG_TC0_RB0            REG_ACCESS(RwReg, 0xF8008018U) </span><span class="comment">/**&lt; \brief (TC0) Register B (channel = 0) */</span>
<a name="l07273"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gad705c1a1bd6a595d6499e018b32d5872">07273</a> <span class="preprocessor">#define REG_TC0_RC0            REG_ACCESS(RwReg, 0xF800801CU) </span><span class="comment">/**&lt; \brief (TC0) Register C (channel = 0) */</span>
<a name="l07274"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga3525b72ad9cd473c4ad5284755af937a">07274</a> <span class="preprocessor">#define REG_TC0_SR0            REG_ACCESS(RoReg, 0xF8008020U) </span><span class="comment">/**&lt; \brief (TC0) Status Register (channel = 0) */</span>
<a name="l07275"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga87df9a1ef7999299d3447e7d47db2840">07275</a> <span class="preprocessor">#define REG_TC0_IER0           REG_ACCESS(WoReg, 0xF8008024U) </span><span class="comment">/**&lt; \brief (TC0) Interrupt Enable Register (channel = 0) */</span>
<a name="l07276"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga4b658605e9b79b26189054daecf64d34">07276</a> <span class="preprocessor">#define REG_TC0_IDR0           REG_ACCESS(WoReg, 0xF8008028U) </span><span class="comment">/**&lt; \brief (TC0) Interrupt Disable Register (channel = 0) */</span>
<a name="l07277"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga32c790cdec966a9844b6812eb5e4a70d">07277</a> <span class="preprocessor">#define REG_TC0_IMR0           REG_ACCESS(RoReg, 0xF800802CU) </span><span class="comment">/**&lt; \brief (TC0) Interrupt Mask Register (channel = 0) */</span>
<a name="l07278"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga570541fc30f4a018a21c43b635f25aed">07278</a> <span class="preprocessor">#define REG_TC0_CCR1           REG_ACCESS(WoReg, 0xF8008040U) </span><span class="comment">/**&lt; \brief (TC0) Channel Control Register (channel = 1) */</span>
<a name="l07279"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga90c7936ccd72c85a08b753e5933f7371">07279</a> <span class="preprocessor">#define REG_TC0_CMR1           REG_ACCESS(RwReg, 0xF8008044U) </span><span class="comment">/**&lt; \brief (TC0) Channel Mode Register (channel = 1) */</span>
<a name="l07280"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga2ba2a9ac7c0692e915bf376caf4d8df0">07280</a> <span class="preprocessor">#define REG_TC0_CV1            REG_ACCESS(RoReg, 0xF8008050U) </span><span class="comment">/**&lt; \brief (TC0) Counter Value (channel = 1) */</span>
<a name="l07281"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gabd01690a3873f91858f3383753bddd3a">07281</a> <span class="preprocessor">#define REG_TC0_RA1            REG_ACCESS(RwReg, 0xF8008054U) </span><span class="comment">/**&lt; \brief (TC0) Register A (channel = 1) */</span>
<a name="l07282"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga5074b14e0bb997bb4461cb1af7137137">07282</a> <span class="preprocessor">#define REG_TC0_RB1            REG_ACCESS(RwReg, 0xF8008058U) </span><span class="comment">/**&lt; \brief (TC0) Register B (channel = 1) */</span>
<a name="l07283"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga1553cce384fdcc7c77807dc08190f3a0">07283</a> <span class="preprocessor">#define REG_TC0_RC1            REG_ACCESS(RwReg, 0xF800805CU) </span><span class="comment">/**&lt; \brief (TC0) Register C (channel = 1) */</span>
<a name="l07284"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gab30834e48b04d22ce3572c8ffd64ab58">07284</a> <span class="preprocessor">#define REG_TC0_SR1            REG_ACCESS(RoReg, 0xF8008060U) </span><span class="comment">/**&lt; \brief (TC0) Status Register (channel = 1) */</span>
<a name="l07285"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gacbfe2cf8ce8b47ee0878f08c39407d89">07285</a> <span class="preprocessor">#define REG_TC0_IER1           REG_ACCESS(WoReg, 0xF8008064U) </span><span class="comment">/**&lt; \brief (TC0) Interrupt Enable Register (channel = 1) */</span>
<a name="l07286"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga9ff1121136dbff5ad2183eee1962c59f">07286</a> <span class="preprocessor">#define REG_TC0_IDR1           REG_ACCESS(WoReg, 0xF8008068U) </span><span class="comment">/**&lt; \brief (TC0) Interrupt Disable Register (channel = 1) */</span>
<a name="l07287"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga10a5a1a6ab961618f78bf6310efebc56">07287</a> <span class="preprocessor">#define REG_TC0_IMR1           REG_ACCESS(RoReg, 0xF800806CU) </span><span class="comment">/**&lt; \brief (TC0) Interrupt Mask Register (channel = 1) */</span>
<a name="l07288"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga20ac375d4bbd9ccbd7dfba8b92e8abf3">07288</a> <span class="preprocessor">#define REG_TC0_CCR2           REG_ACCESS(WoReg, 0xF8008080U) </span><span class="comment">/**&lt; \brief (TC0) Channel Control Register (channel = 2) */</span>
<a name="l07289"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga395faad4889d75ac19567ecbea27b99b">07289</a> <span class="preprocessor">#define REG_TC0_CMR2           REG_ACCESS(RwReg, 0xF8008084U) </span><span class="comment">/**&lt; \brief (TC0) Channel Mode Register (channel = 2) */</span>
<a name="l07290"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga23bd9b928da08edc64a5525eb350730a">07290</a> <span class="preprocessor">#define REG_TC0_CV2            REG_ACCESS(RoReg, 0xF8008090U) </span><span class="comment">/**&lt; \brief (TC0) Counter Value (channel = 2) */</span>
<a name="l07291"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga469cbc924a77485694872c178b8c32c3">07291</a> <span class="preprocessor">#define REG_TC0_RA2            REG_ACCESS(RwReg, 0xF8008094U) </span><span class="comment">/**&lt; \brief (TC0) Register A (channel = 2) */</span>
<a name="l07292"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gab78067296969a5d0d7c02cf287873890">07292</a> <span class="preprocessor">#define REG_TC0_RB2            REG_ACCESS(RwReg, 0xF8008098U) </span><span class="comment">/**&lt; \brief (TC0) Register B (channel = 2) */</span>
<a name="l07293"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga3abfcdfcc1430b84a83dd3b57cb91040">07293</a> <span class="preprocessor">#define REG_TC0_RC2            REG_ACCESS(RwReg, 0xF800809CU) </span><span class="comment">/**&lt; \brief (TC0) Register C (channel = 2) */</span>
<a name="l07294"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga1556c20cf09830000cd9efca327850bf">07294</a> <span class="preprocessor">#define REG_TC0_SR2            REG_ACCESS(RoReg, 0xF80080A0U) </span><span class="comment">/**&lt; \brief (TC0) Status Register (channel = 2) */</span>
<a name="l07295"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga77a933171746e6d262f68b559379619a">07295</a> <span class="preprocessor">#define REG_TC0_IER2           REG_ACCESS(WoReg, 0xF80080A4U) </span><span class="comment">/**&lt; \brief (TC0) Interrupt Enable Register (channel = 2) */</span>
<a name="l07296"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga2f779a5cd4b66111d5b096438173a3d0">07296</a> <span class="preprocessor">#define REG_TC0_IDR2           REG_ACCESS(WoReg, 0xF80080A8U) </span><span class="comment">/**&lt; \brief (TC0) Interrupt Disable Register (channel = 2) */</span>
<a name="l07297"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga75f2d365547ede943662ed5a001cede3">07297</a> <span class="preprocessor">#define REG_TC0_IMR2           REG_ACCESS(RoReg, 0xF80080ACU) </span><span class="comment">/**&lt; \brief (TC0) Interrupt Mask Register (channel = 2) */</span>
<a name="l07298"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaf096caa1d4bec9dbcd766f11cf6c0e8b">07298</a> <span class="preprocessor">#define REG_TC0_BCR            REG_ACCESS(WoReg, 0xF80080C0U) </span><span class="comment">/**&lt; \brief (TC0) Block Control Register */</span>
<a name="l07299"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga3fb353a6df3727703a168f2dbca0f58a">07299</a> <span class="preprocessor">#define REG_TC0_BMR            REG_ACCESS(RwReg, 0xF80080C4U) </span><span class="comment">/**&lt; \brief (TC0) Block Mode Register */</span>
<a name="l07300"></a>07300 <span class="comment">/* ========== Register definition for TC1 peripheral ========== */</span>
<a name="l07301"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga1a93729d5a56e338ea1bebb720feec99">07301</a> <span class="preprocessor">#define REG_TC1_CCR0           REG_ACCESS(WoReg, 0xF800C000U) </span><span class="comment">/**&lt; \brief (TC1) Channel Control Register (channel = 0) */</span>
<a name="l07302"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gae1019d4d033bd3ad6de9c0e9b8c2e523">07302</a> <span class="preprocessor">#define REG_TC1_CMR0           REG_ACCESS(RwReg, 0xF800C004U) </span><span class="comment">/**&lt; \brief (TC1) Channel Mode Register (channel = 0) */</span>
<a name="l07303"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gac1ab1cd5289852c841f0722504faacb7">07303</a> <span class="preprocessor">#define REG_TC1_CV0            REG_ACCESS(RoReg, 0xF800C010U) </span><span class="comment">/**&lt; \brief (TC1) Counter Value (channel = 0) */</span>
<a name="l07304"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga848465d4f679356adb292eb0987e760e">07304</a> <span class="preprocessor">#define REG_TC1_RA0            REG_ACCESS(RwReg, 0xF800C014U) </span><span class="comment">/**&lt; \brief (TC1) Register A (channel = 0) */</span>
<a name="l07305"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga193b187323c5089397b8ad158f7e4ad8">07305</a> <span class="preprocessor">#define REG_TC1_RB0            REG_ACCESS(RwReg, 0xF800C018U) </span><span class="comment">/**&lt; \brief (TC1) Register B (channel = 0) */</span>
<a name="l07306"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gae0997e0a0c6757a4a7cc9fa37bbea9cf">07306</a> <span class="preprocessor">#define REG_TC1_RC0            REG_ACCESS(RwReg, 0xF800C01CU) </span><span class="comment">/**&lt; \brief (TC1) Register C (channel = 0) */</span>
<a name="l07307"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga935eb8f87892a1104b47550cd90f869a">07307</a> <span class="preprocessor">#define REG_TC1_SR0            REG_ACCESS(RoReg, 0xF800C020U) </span><span class="comment">/**&lt; \brief (TC1) Status Register (channel = 0) */</span>
<a name="l07308"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga03dd33773f32104f2e0cf249cb9f5bb2">07308</a> <span class="preprocessor">#define REG_TC1_IER0           REG_ACCESS(WoReg, 0xF800C024U) </span><span class="comment">/**&lt; \brief (TC1) Interrupt Enable Register (channel = 0) */</span>
<a name="l07309"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga24348251ba37c9dd47c36969895ac2ed">07309</a> <span class="preprocessor">#define REG_TC1_IDR0           REG_ACCESS(WoReg, 0xF800C028U) </span><span class="comment">/**&lt; \brief (TC1) Interrupt Disable Register (channel = 0) */</span>
<a name="l07310"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gac7d093ed8b165524aac10b595fd3f533">07310</a> <span class="preprocessor">#define REG_TC1_IMR0           REG_ACCESS(RoReg, 0xF800C02CU) </span><span class="comment">/**&lt; \brief (TC1) Interrupt Mask Register (channel = 0) */</span>
<a name="l07311"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gab2e8743b8b7da57f9025043100ff759f">07311</a> <span class="preprocessor">#define REG_TC1_CCR1           REG_ACCESS(WoReg, 0xF800C040U) </span><span class="comment">/**&lt; \brief (TC1) Channel Control Register (channel = 1) */</span>
<a name="l07312"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga9f2d5eff2d32fb28e5698c8317d704dc">07312</a> <span class="preprocessor">#define REG_TC1_CMR1           REG_ACCESS(RwReg, 0xF800C044U) </span><span class="comment">/**&lt; \brief (TC1) Channel Mode Register (channel = 1) */</span>
<a name="l07313"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga888be47a2921b9f8630354fb70c517d6">07313</a> <span class="preprocessor">#define REG_TC1_CV1            REG_ACCESS(RoReg, 0xF800C050U) </span><span class="comment">/**&lt; \brief (TC1) Counter Value (channel = 1) */</span>
<a name="l07314"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga1de01fc17117df52d13686240bce5548">07314</a> <span class="preprocessor">#define REG_TC1_RA1            REG_ACCESS(RwReg, 0xF800C054U) </span><span class="comment">/**&lt; \brief (TC1) Register A (channel = 1) */</span>
<a name="l07315"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga8f79416d7d5c0cbbf227e081f576bd43">07315</a> <span class="preprocessor">#define REG_TC1_RB1            REG_ACCESS(RwReg, 0xF800C058U) </span><span class="comment">/**&lt; \brief (TC1) Register B (channel = 1) */</span>
<a name="l07316"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaafe30889d4a6bfc70eafd8483e1afe28">07316</a> <span class="preprocessor">#define REG_TC1_RC1            REG_ACCESS(RwReg, 0xF800C05CU) </span><span class="comment">/**&lt; \brief (TC1) Register C (channel = 1) */</span>
<a name="l07317"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaeca34baaced2078bf2fa0992c76f8d37">07317</a> <span class="preprocessor">#define REG_TC1_SR1            REG_ACCESS(RoReg, 0xF800C060U) </span><span class="comment">/**&lt; \brief (TC1) Status Register (channel = 1) */</span>
<a name="l07318"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gac5f9be56aa41be407aa7a2ce374acd15">07318</a> <span class="preprocessor">#define REG_TC1_IER1           REG_ACCESS(WoReg, 0xF800C064U) </span><span class="comment">/**&lt; \brief (TC1) Interrupt Enable Register (channel = 1) */</span>
<a name="l07319"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gad5a2058863d10887d4a3630c29d3c434">07319</a> <span class="preprocessor">#define REG_TC1_IDR1           REG_ACCESS(WoReg, 0xF800C068U) </span><span class="comment">/**&lt; \brief (TC1) Interrupt Disable Register (channel = 1) */</span>
<a name="l07320"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga96952d44f697f9d2a9e45595a447f624">07320</a> <span class="preprocessor">#define REG_TC1_IMR1           REG_ACCESS(RoReg, 0xF800C06CU) </span><span class="comment">/**&lt; \brief (TC1) Interrupt Mask Register (channel = 1) */</span>
<a name="l07321"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga77f89550ca23289c16f20cf1399d0501">07321</a> <span class="preprocessor">#define REG_TC1_CCR2           REG_ACCESS(WoReg, 0xF800C080U) </span><span class="comment">/**&lt; \brief (TC1) Channel Control Register (channel = 2) */</span>
<a name="l07322"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaa654ced5d4436a03a3c010d42ba35f82">07322</a> <span class="preprocessor">#define REG_TC1_CMR2           REG_ACCESS(RwReg, 0xF800C084U) </span><span class="comment">/**&lt; \brief (TC1) Channel Mode Register (channel = 2) */</span>
<a name="l07323"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga4ad2dc55a122e8ee76d5ff1d0f454bac">07323</a> <span class="preprocessor">#define REG_TC1_CV2            REG_ACCESS(RoReg, 0xF800C090U) </span><span class="comment">/**&lt; \brief (TC1) Counter Value (channel = 2) */</span>
<a name="l07324"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga78f4f20030ee0084744dcfa455bf65dc">07324</a> <span class="preprocessor">#define REG_TC1_RA2            REG_ACCESS(RwReg, 0xF800C094U) </span><span class="comment">/**&lt; \brief (TC1) Register A (channel = 2) */</span>
<a name="l07325"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gad548bb344ae81930954c2ff1dc84e567">07325</a> <span class="preprocessor">#define REG_TC1_RB2            REG_ACCESS(RwReg, 0xF800C098U) </span><span class="comment">/**&lt; \brief (TC1) Register B (channel = 2) */</span>
<a name="l07326"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga4d375e430df9b27a2ee47c4e70a244a1">07326</a> <span class="preprocessor">#define REG_TC1_RC2            REG_ACCESS(RwReg, 0xF800C09CU) </span><span class="comment">/**&lt; \brief (TC1) Register C (channel = 2) */</span>
<a name="l07327"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga62a161c34345cbc0e78f040d3c83948a">07327</a> <span class="preprocessor">#define REG_TC1_SR2            REG_ACCESS(RoReg, 0xF800C0A0U) </span><span class="comment">/**&lt; \brief (TC1) Status Register (channel = 2) */</span>
<a name="l07328"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga22a818b2b4f2f72bd6493503bfda7c51">07328</a> <span class="preprocessor">#define REG_TC1_IER2           REG_ACCESS(WoReg, 0xF800C0A4U) </span><span class="comment">/**&lt; \brief (TC1) Interrupt Enable Register (channel = 2) */</span>
<a name="l07329"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaae2f161243b82761caa3188ef33c9a9c">07329</a> <span class="preprocessor">#define REG_TC1_IDR2           REG_ACCESS(WoReg, 0xF800C0A8U) </span><span class="comment">/**&lt; \brief (TC1) Interrupt Disable Register (channel = 2) */</span>
<a name="l07330"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga87b6f07f63b6475d07aa28ea3a743aa6">07330</a> <span class="preprocessor">#define REG_TC1_IMR2           REG_ACCESS(RoReg, 0xF800C0ACU) </span><span class="comment">/**&lt; \brief (TC1) Interrupt Mask Register (channel = 2) */</span>
<a name="l07331"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga92a5a9db00bee43f20f84c1394eb43c8">07331</a> <span class="preprocessor">#define REG_TC1_BCR            REG_ACCESS(WoReg, 0xF800C0C0U) </span><span class="comment">/**&lt; \brief (TC1) Block Control Register */</span>
<a name="l07332"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaadf331041d336e4e8e376ab2ae53a58a">07332</a> <span class="preprocessor">#define REG_TC1_BMR            REG_ACCESS(RwReg, 0xF800C0C4U) </span><span class="comment">/**&lt; \brief (TC1) Block Mode Register */</span>
<a name="l07333"></a>07333 <span class="comment">/* ========== Register definition for TWI0 peripheral ========== */</span>
<a name="l07334"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga4a8a36dd894b71eacb7f38dabe11d5da">07334</a> <span class="preprocessor">#define REG_TWI0_CR            REG_ACCESS(WoReg, 0xF8010000U) </span><span class="comment">/**&lt; \brief (TWI0) Control Register */</span>
<a name="l07335"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gae85e9f3548443e6a79a50f15fc4c14b5">07335</a> <span class="preprocessor">#define REG_TWI0_MMR           REG_ACCESS(RwReg, 0xF8010004U) </span><span class="comment">/**&lt; \brief (TWI0) Master Mode Register */</span>
<a name="l07336"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaef483338ad187e52acfde26325ebaf8e">07336</a> <span class="preprocessor">#define REG_TWI0_SMR           REG_ACCESS(RwReg, 0xF8010008U) </span><span class="comment">/**&lt; \brief (TWI0) Slave Mode Register */</span>
<a name="l07337"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gab165be18221cdd37b629635d1f007098">07337</a> <span class="preprocessor">#define REG_TWI0_IADR          REG_ACCESS(RwReg, 0xF801000CU) </span><span class="comment">/**&lt; \brief (TWI0) Internal Address Register */</span>
<a name="l07338"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gac6f19258673e46756b64c956704b6f17">07338</a> <span class="preprocessor">#define REG_TWI0_CWGR          REG_ACCESS(RwReg, 0xF8010010U) </span><span class="comment">/**&lt; \brief (TWI0) Clock Waveform Generator Register */</span>
<a name="l07339"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga1aab1f5188ce55040b5c92f274b47246">07339</a> <span class="preprocessor">#define REG_TWI0_SR            REG_ACCESS(RoReg, 0xF8010020U) </span><span class="comment">/**&lt; \brief (TWI0) Status Register */</span>
<a name="l07340"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga22e39292e4e71f86d8dbb549d0ff6012">07340</a> <span class="preprocessor">#define REG_TWI0_IER           REG_ACCESS(WoReg, 0xF8010024U) </span><span class="comment">/**&lt; \brief (TWI0) Interrupt Enable Register */</span>
<a name="l07341"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga5439137e6dfddbe77c0e49c9f08048cb">07341</a> <span class="preprocessor">#define REG_TWI0_IDR           REG_ACCESS(WoReg, 0xF8010028U) </span><span class="comment">/**&lt; \brief (TWI0) Interrupt Disable Register */</span>
<a name="l07342"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga98147c6587d672dc10d7bd94235bbb9a">07342</a> <span class="preprocessor">#define REG_TWI0_IMR           REG_ACCESS(RoReg, 0xF801002CU) </span><span class="comment">/**&lt; \brief (TWI0) Interrupt Mask Register */</span>
<a name="l07343"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga72d2b3048d3cee96e38d48f0b8778ef1">07343</a> <span class="preprocessor">#define REG_TWI0_RHR           REG_ACCESS(RoReg, 0xF8010030U) </span><span class="comment">/**&lt; \brief (TWI0) Receive Holding Register */</span>
<a name="l07344"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaa5b72380b81f52fb444a2382f7edfa42">07344</a> <span class="preprocessor">#define REG_TWI0_THR           REG_ACCESS(WoReg, 0xF8010034U) </span><span class="comment">/**&lt; \brief (TWI0) Transmit Holding Register */</span>
<a name="l07345"></a>07345 <span class="comment">/* ========== Register definition for TWI1 peripheral ========== */</span>
<a name="l07346"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga42b84aaceceeff8042d49a1f46806a1b">07346</a> <span class="preprocessor">#define REG_TWI1_CR            REG_ACCESS(WoReg, 0xF8014000U) </span><span class="comment">/**&lt; \brief (TWI1) Control Register */</span>
<a name="l07347"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga62534651ce9cafed5c8b54b877a09b82">07347</a> <span class="preprocessor">#define REG_TWI1_MMR           REG_ACCESS(RwReg, 0xF8014004U) </span><span class="comment">/**&lt; \brief (TWI1) Master Mode Register */</span>
<a name="l07348"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaae11aa107a517dce0a8525648ef266af">07348</a> <span class="preprocessor">#define REG_TWI1_SMR           REG_ACCESS(RwReg, 0xF8014008U) </span><span class="comment">/**&lt; \brief (TWI1) Slave Mode Register */</span>
<a name="l07349"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga9fbb5a1b146444101673bc6f30f23261">07349</a> <span class="preprocessor">#define REG_TWI1_IADR          REG_ACCESS(RwReg, 0xF801400CU) </span><span class="comment">/**&lt; \brief (TWI1) Internal Address Register */</span>
<a name="l07350"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gab4880f55806a4cd191afe519deb2e4f1">07350</a> <span class="preprocessor">#define REG_TWI1_CWGR          REG_ACCESS(RwReg, 0xF8014010U) </span><span class="comment">/**&lt; \brief (TWI1) Clock Waveform Generator Register */</span>
<a name="l07351"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaaa96e6430df4a8db7b65dd810d2f1668">07351</a> <span class="preprocessor">#define REG_TWI1_SR            REG_ACCESS(RoReg, 0xF8014020U) </span><span class="comment">/**&lt; \brief (TWI1) Status Register */</span>
<a name="l07352"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga668b2c8284d862be929546fbad8227c4">07352</a> <span class="preprocessor">#define REG_TWI1_IER           REG_ACCESS(WoReg, 0xF8014024U) </span><span class="comment">/**&lt; \brief (TWI1) Interrupt Enable Register */</span>
<a name="l07353"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gac844e7f41e25d464af9d07e0d158a73a">07353</a> <span class="preprocessor">#define REG_TWI1_IDR           REG_ACCESS(WoReg, 0xF8014028U) </span><span class="comment">/**&lt; \brief (TWI1) Interrupt Disable Register */</span>
<a name="l07354"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaf3f93eab6ba3d9309b23d086da11674f">07354</a> <span class="preprocessor">#define REG_TWI1_IMR           REG_ACCESS(RoReg, 0xF801402CU) </span><span class="comment">/**&lt; \brief (TWI1) Interrupt Mask Register */</span>
<a name="l07355"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga5421293151077ae9b7f70b27fa03a386">07355</a> <span class="preprocessor">#define REG_TWI1_RHR           REG_ACCESS(RoReg, 0xF8014030U) </span><span class="comment">/**&lt; \brief (TWI1) Receive Holding Register */</span>
<a name="l07356"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gab3d37b092caf36757cb324de80310bd0">07356</a> <span class="preprocessor">#define REG_TWI1_THR           REG_ACCESS(WoReg, 0xF8014034U) </span><span class="comment">/**&lt; \brief (TWI1) Transmit Holding Register */</span>
<a name="l07357"></a>07357 <span class="comment">/* ========== Register definition for TWI2 peripheral ========== */</span>
<a name="l07358"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gac353b7a75ed977889bc95ab95bbdfbb8">07358</a> <span class="preprocessor">#define REG_TWI2_CR            REG_ACCESS(WoReg, 0xF8018000U) </span><span class="comment">/**&lt; \brief (TWI2) Control Register */</span>
<a name="l07359"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga579326f7ac4e0333b172811f818638ea">07359</a> <span class="preprocessor">#define REG_TWI2_MMR           REG_ACCESS(RwReg, 0xF8018004U) </span><span class="comment">/**&lt; \brief (TWI2) Master Mode Register */</span>
<a name="l07360"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga73c65ab7662d9e584b16f2ba679aaa97">07360</a> <span class="preprocessor">#define REG_TWI2_SMR           REG_ACCESS(RwReg, 0xF8018008U) </span><span class="comment">/**&lt; \brief (TWI2) Slave Mode Register */</span>
<a name="l07361"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga2d3856727ea75ed8745df7bd5cd97a4f">07361</a> <span class="preprocessor">#define REG_TWI2_IADR          REG_ACCESS(RwReg, 0xF801800CU) </span><span class="comment">/**&lt; \brief (TWI2) Internal Address Register */</span>
<a name="l07362"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga3cefa22ba94eff2e63d598fc4599bce5">07362</a> <span class="preprocessor">#define REG_TWI2_CWGR          REG_ACCESS(RwReg, 0xF8018010U) </span><span class="comment">/**&lt; \brief (TWI2) Clock Waveform Generator Register */</span>
<a name="l07363"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga15c34c21846b1d2681d7e213ef9a005c">07363</a> <span class="preprocessor">#define REG_TWI2_SR            REG_ACCESS(RoReg, 0xF8018020U) </span><span class="comment">/**&lt; \brief (TWI2) Status Register */</span>
<a name="l07364"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gad85ed58e49666256afb6cda3b133d5d9">07364</a> <span class="preprocessor">#define REG_TWI2_IER           REG_ACCESS(WoReg, 0xF8018024U) </span><span class="comment">/**&lt; \brief (TWI2) Interrupt Enable Register */</span>
<a name="l07365"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga445384145221d47a9c11818c4a4fd9ea">07365</a> <span class="preprocessor">#define REG_TWI2_IDR           REG_ACCESS(WoReg, 0xF8018028U) </span><span class="comment">/**&lt; \brief (TWI2) Interrupt Disable Register */</span>
<a name="l07366"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga6ca92fd1565be6093bd028279fc520ce">07366</a> <span class="preprocessor">#define REG_TWI2_IMR           REG_ACCESS(RoReg, 0xF801802CU) </span><span class="comment">/**&lt; \brief (TWI2) Interrupt Mask Register */</span>
<a name="l07367"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gab95270b147ba9189209f28ce50050a15">07367</a> <span class="preprocessor">#define REG_TWI2_RHR           REG_ACCESS(RoReg, 0xF8018030U) </span><span class="comment">/**&lt; \brief (TWI2) Receive Holding Register */</span>
<a name="l07368"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gafa3b6bd8cb31bd0551c70cf452b578c9">07368</a> <span class="preprocessor">#define REG_TWI2_THR           REG_ACCESS(WoReg, 0xF8018034U) </span><span class="comment">/**&lt; \brief (TWI2) Transmit Holding Register */</span>
<a name="l07369"></a>07369 <span class="comment">/* ========== Register definition for USART0 peripheral ========== */</span>
<a name="l07370"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gada147ade37266f9a0fc9f84e6c3b5df5">07370</a> <span class="preprocessor">#define REG_USART0_CR          REG_ACCESS(WoReg, 0xF801C000U) </span><span class="comment">/**&lt; \brief (USART0) Control Register */</span>
<a name="l07371"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gacd12dedbcc2b20a6c17d4eccbcc8b915">07371</a> <span class="preprocessor">#define REG_USART0_MR          REG_ACCESS(RwReg, 0xF801C004U) </span><span class="comment">/**&lt; \brief (USART0) Mode Register */</span>
<a name="l07372"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gab0d103319b8e7cb97109fabf6e74a64d">07372</a> <span class="preprocessor">#define REG_USART0_IER         REG_ACCESS(WoReg, 0xF801C008U) </span><span class="comment">/**&lt; \brief (USART0) Interrupt Enable Register */</span>
<a name="l07373"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga9a2891d797c3626b5eae492aa34cf07b">07373</a> <span class="preprocessor">#define REG_USART0_IDR         REG_ACCESS(WoReg, 0xF801C00CU) </span><span class="comment">/**&lt; \brief (USART0) Interrupt Disable Register */</span>
<a name="l07374"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga1281c2157839ae280b1687dd8f3d7924">07374</a> <span class="preprocessor">#define REG_USART0_IMR         REG_ACCESS(RoReg, 0xF801C010U) </span><span class="comment">/**&lt; \brief (USART0) Interrupt Mask Register */</span>
<a name="l07375"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga3afd1d3c8c37c11e4258ce915e8d5c22">07375</a> <span class="preprocessor">#define REG_USART0_CSR         REG_ACCESS(RoReg, 0xF801C014U) </span><span class="comment">/**&lt; \brief (USART0) Channel Status Register */</span>
<a name="l07376"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gae3074301be31119b62dfd4cb69aa46a3">07376</a> <span class="preprocessor">#define REG_USART0_RHR         REG_ACCESS(RoReg, 0xF801C018U) </span><span class="comment">/**&lt; \brief (USART0) Receiver Holding Register */</span>
<a name="l07377"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gae8ee15e0c2bfef889c6913896aa955c3">07377</a> <span class="preprocessor">#define REG_USART0_THR         REG_ACCESS(WoReg, 0xF801C01CU) </span><span class="comment">/**&lt; \brief (USART0) Transmitter Holding Register */</span>
<a name="l07378"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga55df9019f1745aff84d2383b186769f3">07378</a> <span class="preprocessor">#define REG_USART0_BRGR        REG_ACCESS(RwReg, 0xF801C020U) </span><span class="comment">/**&lt; \brief (USART0) Baud Rate Generator Register */</span>
<a name="l07379"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga46a123e8a7713d61aae093502ee0a20e">07379</a> <span class="preprocessor">#define REG_USART0_RTOR        REG_ACCESS(RwReg, 0xF801C024U) </span><span class="comment">/**&lt; \brief (USART0) Receiver Time-out Register */</span>
<a name="l07380"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga43d4805521b8c4f73fd73ad56466d880">07380</a> <span class="preprocessor">#define REG_USART0_TTGR        REG_ACCESS(RwReg, 0xF801C028U) </span><span class="comment">/**&lt; \brief (USART0) Transmitter Timeguard Register */</span>
<a name="l07381"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gae20a137cd812296cd1e756dd50c5c96c">07381</a> <span class="preprocessor">#define REG_USART0_FIDI        REG_ACCESS(RwReg, 0xF801C040U) </span><span class="comment">/**&lt; \brief (USART0) FI DI Ratio Register */</span>
<a name="l07382"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gab94791baa16bbff4d08c2d2699b04151">07382</a> <span class="preprocessor">#define REG_USART0_NER         REG_ACCESS(RoReg, 0xF801C044U) </span><span class="comment">/**&lt; \brief (USART0) Number of Errors Register */</span>
<a name="l07383"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga710b6bb7e6130b8dc234c2eda47ccbdd">07383</a> <span class="preprocessor">#define REG_USART0_IF          REG_ACCESS(RwReg, 0xF801C04CU) </span><span class="comment">/**&lt; \brief (USART0) IrDA Filter Register */</span>
<a name="l07384"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga27a0113a18f5cac55899128b8b21de75">07384</a> <span class="preprocessor">#define REG_USART0_MAN         REG_ACCESS(RwReg, 0xF801C050U) </span><span class="comment">/**&lt; \brief (USART0) Manchester Encoder Decoder Register */</span>
<a name="l07385"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaabdaccd1da350007ed2be6138c059170">07385</a> <span class="preprocessor">#define REG_USART0_LINMR       REG_ACCESS(RwReg, 0xF801C054U) </span><span class="comment">/**&lt; \brief (USART0) LIN Mode Register */</span>
<a name="l07386"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga2c1878765172146f916a4a42b187e4a8">07386</a> <span class="preprocessor">#define REG_USART0_LINIR       REG_ACCESS(RwReg, 0xF801C058U) </span><span class="comment">/**&lt; \brief (USART0) LIN Identifier Register */</span>
<a name="l07387"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga33523548f4bce97d9e57df7cd8e8c7da">07387</a> <span class="preprocessor">#define REG_USART0_WPMR        REG_ACCESS(RwReg, 0xF801C0E4U) </span><span class="comment">/**&lt; \brief (USART0) Write Protect Mode Register */</span>
<a name="l07388"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaad2810357a88537d91063a73000efb30">07388</a> <span class="preprocessor">#define REG_USART0_WPSR        REG_ACCESS(RoReg, 0xF801C0E8U) </span><span class="comment">/**&lt; \brief (USART0) Write Protect Status Register */</span>
<a name="l07389"></a>07389 <span class="comment">/* ========== Register definition for USART1 peripheral ========== */</span>
<a name="l07390"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gad285b4117cba43b601bb3a6f5acb6847">07390</a> <span class="preprocessor">#define REG_USART1_CR          REG_ACCESS(WoReg, 0xF8020000U) </span><span class="comment">/**&lt; \brief (USART1) Control Register */</span>
<a name="l07391"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga11cf3c4d9367e3dbc4527eb24e0d2627">07391</a> <span class="preprocessor">#define REG_USART1_MR          REG_ACCESS(RwReg, 0xF8020004U) </span><span class="comment">/**&lt; \brief (USART1) Mode Register */</span>
<a name="l07392"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gadce9e0fff7bec58a6574fb559b9b7995">07392</a> <span class="preprocessor">#define REG_USART1_IER         REG_ACCESS(WoReg, 0xF8020008U) </span><span class="comment">/**&lt; \brief (USART1) Interrupt Enable Register */</span>
<a name="l07393"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga19f162611f7b590c6ff4f6b96f61a044">07393</a> <span class="preprocessor">#define REG_USART1_IDR         REG_ACCESS(WoReg, 0xF802000CU) </span><span class="comment">/**&lt; \brief (USART1) Interrupt Disable Register */</span>
<a name="l07394"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaf2f0c27f08424d32da7023c9d0ce3a32">07394</a> <span class="preprocessor">#define REG_USART1_IMR         REG_ACCESS(RoReg, 0xF8020010U) </span><span class="comment">/**&lt; \brief (USART1) Interrupt Mask Register */</span>
<a name="l07395"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga5346076f114b8cc662433fef7874ed02">07395</a> <span class="preprocessor">#define REG_USART1_CSR         REG_ACCESS(RoReg, 0xF8020014U) </span><span class="comment">/**&lt; \brief (USART1) Channel Status Register */</span>
<a name="l07396"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gabe2995d1f65294acdeffa4f009c435c9">07396</a> <span class="preprocessor">#define REG_USART1_RHR         REG_ACCESS(RoReg, 0xF8020018U) </span><span class="comment">/**&lt; \brief (USART1) Receiver Holding Register */</span>
<a name="l07397"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga84a1b062b199991247602ad2677abdd4">07397</a> <span class="preprocessor">#define REG_USART1_THR         REG_ACCESS(WoReg, 0xF802001CU) </span><span class="comment">/**&lt; \brief (USART1) Transmitter Holding Register */</span>
<a name="l07398"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga0885aca4709a3a630bbd5a88c45ace6f">07398</a> <span class="preprocessor">#define REG_USART1_BRGR        REG_ACCESS(RwReg, 0xF8020020U) </span><span class="comment">/**&lt; \brief (USART1) Baud Rate Generator Register */</span>
<a name="l07399"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga355bac1d7f9ccc64cc91eeb5045b3068">07399</a> <span class="preprocessor">#define REG_USART1_RTOR        REG_ACCESS(RwReg, 0xF8020024U) </span><span class="comment">/**&lt; \brief (USART1) Receiver Time-out Register */</span>
<a name="l07400"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga58fe05f4dc068815edf64f8486254694">07400</a> <span class="preprocessor">#define REG_USART1_TTGR        REG_ACCESS(RwReg, 0xF8020028U) </span><span class="comment">/**&lt; \brief (USART1) Transmitter Timeguard Register */</span>
<a name="l07401"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga5dbd2aef30d4bcd9d3093ff8d4e3bf84">07401</a> <span class="preprocessor">#define REG_USART1_FIDI        REG_ACCESS(RwReg, 0xF8020040U) </span><span class="comment">/**&lt; \brief (USART1) FI DI Ratio Register */</span>
<a name="l07402"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gac1a65cc0273800916de6e7139b04ae66">07402</a> <span class="preprocessor">#define REG_USART1_NER         REG_ACCESS(RoReg, 0xF8020044U) </span><span class="comment">/**&lt; \brief (USART1) Number of Errors Register */</span>
<a name="l07403"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga60e00cf3ee5a171720d1c7a118c0afa1">07403</a> <span class="preprocessor">#define REG_USART1_IF          REG_ACCESS(RwReg, 0xF802004CU) </span><span class="comment">/**&lt; \brief (USART1) IrDA Filter Register */</span>
<a name="l07404"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga190a7ce19c5c92efaf1a0260792c3ff9">07404</a> <span class="preprocessor">#define REG_USART1_MAN         REG_ACCESS(RwReg, 0xF8020050U) </span><span class="comment">/**&lt; \brief (USART1) Manchester Encoder Decoder Register */</span>
<a name="l07405"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga5d5326578be5d8cd63ed55432f18dd77">07405</a> <span class="preprocessor">#define REG_USART1_LINMR       REG_ACCESS(RwReg, 0xF8020054U) </span><span class="comment">/**&lt; \brief (USART1) LIN Mode Register */</span>
<a name="l07406"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga59f7e5fbb0c957cae754fda44d935acf">07406</a> <span class="preprocessor">#define REG_USART1_LINIR       REG_ACCESS(RwReg, 0xF8020058U) </span><span class="comment">/**&lt; \brief (USART1) LIN Identifier Register */</span>
<a name="l07407"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaddb1c5dd3dc1cdfefd14aa585964e216">07407</a> <span class="preprocessor">#define REG_USART1_WPMR        REG_ACCESS(RwReg, 0xF80200E4U) </span><span class="comment">/**&lt; \brief (USART1) Write Protect Mode Register */</span>
<a name="l07408"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga2e11ef8628ae303ba8a8157c0b614b1b">07408</a> <span class="preprocessor">#define REG_USART1_WPSR        REG_ACCESS(RoReg, 0xF80200E8U) </span><span class="comment">/**&lt; \brief (USART1) Write Protect Status Register */</span>
<a name="l07409"></a>07409 <span class="comment">/* ========== Register definition for USART2 peripheral ========== */</span>
<a name="l07410"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga18195803a810940d88411b18bb83a1eb">07410</a> <span class="preprocessor">#define REG_USART2_CR          REG_ACCESS(WoReg, 0xF8024000U) </span><span class="comment">/**&lt; \brief (USART2) Control Register */</span>
<a name="l07411"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga0375443b7f68224ebf72c9ec8069acd2">07411</a> <span class="preprocessor">#define REG_USART2_MR          REG_ACCESS(RwReg, 0xF8024004U) </span><span class="comment">/**&lt; \brief (USART2) Mode Register */</span>
<a name="l07412"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gabfafddd2c7ebb266f0723b5374f4e697">07412</a> <span class="preprocessor">#define REG_USART2_IER         REG_ACCESS(WoReg, 0xF8024008U) </span><span class="comment">/**&lt; \brief (USART2) Interrupt Enable Register */</span>
<a name="l07413"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga850ee6dc1187f8ca20f1c725d1998fb2">07413</a> <span class="preprocessor">#define REG_USART2_IDR         REG_ACCESS(WoReg, 0xF802400CU) </span><span class="comment">/**&lt; \brief (USART2) Interrupt Disable Register */</span>
<a name="l07414"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga219807de9ea90f0aa9976d4b19de22e4">07414</a> <span class="preprocessor">#define REG_USART2_IMR         REG_ACCESS(RoReg, 0xF8024010U) </span><span class="comment">/**&lt; \brief (USART2) Interrupt Mask Register */</span>
<a name="l07415"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga7552b043ad8aa56d8d78011936345a72">07415</a> <span class="preprocessor">#define REG_USART2_CSR         REG_ACCESS(RoReg, 0xF8024014U) </span><span class="comment">/**&lt; \brief (USART2) Channel Status Register */</span>
<a name="l07416"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga2afd5d9258c77eb14e2bb1e5971b0535">07416</a> <span class="preprocessor">#define REG_USART2_RHR         REG_ACCESS(RoReg, 0xF8024018U) </span><span class="comment">/**&lt; \brief (USART2) Receiver Holding Register */</span>
<a name="l07417"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gafcedf7e841314bb65a475675c0b25005">07417</a> <span class="preprocessor">#define REG_USART2_THR         REG_ACCESS(WoReg, 0xF802401CU) </span><span class="comment">/**&lt; \brief (USART2) Transmitter Holding Register */</span>
<a name="l07418"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga1c2fb876aa7f3e8e2c8a30c633de7ecf">07418</a> <span class="preprocessor">#define REG_USART2_BRGR        REG_ACCESS(RwReg, 0xF8024020U) </span><span class="comment">/**&lt; \brief (USART2) Baud Rate Generator Register */</span>
<a name="l07419"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaf9e322f22b625513f69adf7fdc4ac8ee">07419</a> <span class="preprocessor">#define REG_USART2_RTOR        REG_ACCESS(RwReg, 0xF8024024U) </span><span class="comment">/**&lt; \brief (USART2) Receiver Time-out Register */</span>
<a name="l07420"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga4dc6717043d286ae9cf9f7d58b7ee5f7">07420</a> <span class="preprocessor">#define REG_USART2_TTGR        REG_ACCESS(RwReg, 0xF8024028U) </span><span class="comment">/**&lt; \brief (USART2) Transmitter Timeguard Register */</span>
<a name="l07421"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaffda364bb1c955c29d560c7a25bce768">07421</a> <span class="preprocessor">#define REG_USART2_FIDI        REG_ACCESS(RwReg, 0xF8024040U) </span><span class="comment">/**&lt; \brief (USART2) FI DI Ratio Register */</span>
<a name="l07422"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gad76bee2677a1b9b4f22b54eca25100aa">07422</a> <span class="preprocessor">#define REG_USART2_NER         REG_ACCESS(RoReg, 0xF8024044U) </span><span class="comment">/**&lt; \brief (USART2) Number of Errors Register */</span>
<a name="l07423"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaaae0cef1f5054b19bb725856564d7400">07423</a> <span class="preprocessor">#define REG_USART2_IF          REG_ACCESS(RwReg, 0xF802404CU) </span><span class="comment">/**&lt; \brief (USART2) IrDA Filter Register */</span>
<a name="l07424"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga1e04f92ba486b41cd621b4a26fd24dec">07424</a> <span class="preprocessor">#define REG_USART2_MAN         REG_ACCESS(RwReg, 0xF8024050U) </span><span class="comment">/**&lt; \brief (USART2) Manchester Encoder Decoder Register */</span>
<a name="l07425"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaede45d4a00fe55b5d460e81eea4ed02d">07425</a> <span class="preprocessor">#define REG_USART2_LINMR       REG_ACCESS(RwReg, 0xF8024054U) </span><span class="comment">/**&lt; \brief (USART2) LIN Mode Register */</span>
<a name="l07426"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gab88be5717573cc7b59e809bbb32190dc">07426</a> <span class="preprocessor">#define REG_USART2_LINIR       REG_ACCESS(RwReg, 0xF8024058U) </span><span class="comment">/**&lt; \brief (USART2) LIN Identifier Register */</span>
<a name="l07427"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaaa5019020fbdc089d156291eac8e7c63">07427</a> <span class="preprocessor">#define REG_USART2_WPMR        REG_ACCESS(RwReg, 0xF80240E4U) </span><span class="comment">/**&lt; \brief (USART2) Write Protect Mode Register */</span>
<a name="l07428"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga4241b43edde7317a8e692e23310a1f92">07428</a> <span class="preprocessor">#define REG_USART2_WPSR        REG_ACCESS(RoReg, 0xF80240E8U) </span><span class="comment">/**&lt; \brief (USART2) Write Protect Status Register */</span>
<a name="l07429"></a>07429 <span class="comment">/* ========== Register definition for PWM peripheral ========== */</span>
<a name="l07430"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gafda13f1cfb5142d0d15a41cd91ae956c">07430</a> <span class="preprocessor">#define REG_PWM_MR             REG_ACCESS(RwReg, 0xF8034000U) </span><span class="comment">/**&lt; \brief (PWM) PWM Mode Register */</span>
<a name="l07431"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga489e33fea31d81ddeb9c85e3e689889b">07431</a> <span class="preprocessor">#define REG_PWM_ENA            REG_ACCESS(WoReg, 0xF8034004U) </span><span class="comment">/**&lt; \brief (PWM) PWM Enable Register */</span>
<a name="l07432"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga5356507920b8aea9acffe1fdd3af29fd">07432</a> <span class="preprocessor">#define REG_PWM_DIS            REG_ACCESS(WoReg, 0xF8034008U) </span><span class="comment">/**&lt; \brief (PWM) PWM Disable Register */</span>
<a name="l07433"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga96509d1b92209a9fcbce185dc0000b1a">07433</a> <span class="preprocessor">#define REG_PWM_SR             REG_ACCESS(RoReg, 0xF803400CU) </span><span class="comment">/**&lt; \brief (PWM) PWM Status Register */</span>
<a name="l07434"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga0c90a8aa851c15bc9f4c83a15dba1153">07434</a> <span class="preprocessor">#define REG_PWM_IER            REG_ACCESS(WoReg, 0xF8034010U) </span><span class="comment">/**&lt; \brief (PWM) PWM Interrupt Enable Register */</span>
<a name="l07435"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gafb4c082d57ab7defe1aca2a6b2904b0f">07435</a> <span class="preprocessor">#define REG_PWM_IDR            REG_ACCESS(WoReg, 0xF8034014U) </span><span class="comment">/**&lt; \brief (PWM) PWM Interrupt Disable Register */</span>
<a name="l07436"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga0dff124846da8295249822b1bb16d787">07436</a> <span class="preprocessor">#define REG_PWM_IMR            REG_ACCESS(RoReg, 0xF8034018U) </span><span class="comment">/**&lt; \brief (PWM) PWM Interrupt Mask Register */</span>
<a name="l07437"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga44b9ebb36a1e4c819f3d4de82d3cd6de">07437</a> <span class="preprocessor">#define REG_PWM_ISR            REG_ACCESS(RoReg, 0xF803401CU) </span><span class="comment">/**&lt; \brief (PWM) PWM Interrupt Status Register */</span>
<a name="l07438"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga7aaa552c64a470947c22322a1597fc34">07438</a> <span class="preprocessor">#define REG_PWM_CMR0           REG_ACCESS(RwReg, 0xF8034200U) </span><span class="comment">/**&lt; \brief (PWM) PWM Channel Mode Register (ch_num = 0) */</span>
<a name="l07439"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaef3f5dda35dcfc437e250680fbfa5991">07439</a> <span class="preprocessor">#define REG_PWM_CDTY0          REG_ACCESS(RwReg, 0xF8034204U) </span><span class="comment">/**&lt; \brief (PWM) PWM Channel Duty Cycle Register (ch_num = 0) */</span>
<a name="l07440"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gad214b38dd1be3d1540b71bf61b5e5ecd">07440</a> <span class="preprocessor">#define REG_PWM_CPRD0          REG_ACCESS(RwReg, 0xF8034208U) </span><span class="comment">/**&lt; \brief (PWM) PWM Channel Period Register (ch_num = 0) */</span>
<a name="l07441"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga295a485173f14b96fc38d638a35b145f">07441</a> <span class="preprocessor">#define REG_PWM_CCNT0          REG_ACCESS(RoReg, 0xF803420CU) </span><span class="comment">/**&lt; \brief (PWM) PWM Channel Counter Register (ch_num = 0) */</span>
<a name="l07442"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga49614019c2284bf3a205eb4ba7aa67b5">07442</a> <span class="preprocessor">#define REG_PWM_CUPD0          REG_ACCESS(WoReg, 0xF8034210U) </span><span class="comment">/**&lt; \brief (PWM) PWM Channel Update Register (ch_num = 0) */</span>
<a name="l07443"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga5a631749a0ab2532f2994a07d792455c">07443</a> <span class="preprocessor">#define REG_PWM_CMR1           REG_ACCESS(RwReg, 0xF8034220U) </span><span class="comment">/**&lt; \brief (PWM) PWM Channel Mode Register (ch_num = 1) */</span>
<a name="l07444"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga29325b797c9f6efa7d8d991a536e60f6">07444</a> <span class="preprocessor">#define REG_PWM_CDTY1          REG_ACCESS(RwReg, 0xF8034224U) </span><span class="comment">/**&lt; \brief (PWM) PWM Channel Duty Cycle Register (ch_num = 1) */</span>
<a name="l07445"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga71e4cf068ba0800bf7698d298c145690">07445</a> <span class="preprocessor">#define REG_PWM_CPRD1          REG_ACCESS(RwReg, 0xF8034228U) </span><span class="comment">/**&lt; \brief (PWM) PWM Channel Period Register (ch_num = 1) */</span>
<a name="l07446"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga283ac3b7795e8b56d1d280be8fe16ffb">07446</a> <span class="preprocessor">#define REG_PWM_CCNT1          REG_ACCESS(RoReg, 0xF803422CU) </span><span class="comment">/**&lt; \brief (PWM) PWM Channel Counter Register (ch_num = 1) */</span>
<a name="l07447"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gabe53f155525cbe9ec278ce24aa554bfa">07447</a> <span class="preprocessor">#define REG_PWM_CUPD1          REG_ACCESS(WoReg, 0xF8034230U) </span><span class="comment">/**&lt; \brief (PWM) PWM Channel Update Register (ch_num = 1) */</span>
<a name="l07448"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga6c4b25de7f588597245bf3f3288da2f9">07448</a> <span class="preprocessor">#define REG_PWM_CMR2           REG_ACCESS(RwReg, 0xF8034240U) </span><span class="comment">/**&lt; \brief (PWM) PWM Channel Mode Register (ch_num = 2) */</span>
<a name="l07449"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gafb2e8483d8431d091f02435ba1baab40">07449</a> <span class="preprocessor">#define REG_PWM_CDTY2          REG_ACCESS(RwReg, 0xF8034244U) </span><span class="comment">/**&lt; \brief (PWM) PWM Channel Duty Cycle Register (ch_num = 2) */</span>
<a name="l07450"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga6012eed5d06bbfc77b469fa8b18f944a">07450</a> <span class="preprocessor">#define REG_PWM_CPRD2          REG_ACCESS(RwReg, 0xF8034248U) </span><span class="comment">/**&lt; \brief (PWM) PWM Channel Period Register (ch_num = 2) */</span>
<a name="l07451"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga7f05970ca555b4875c2bc213cc2b5e65">07451</a> <span class="preprocessor">#define REG_PWM_CCNT2          REG_ACCESS(RoReg, 0xF803424CU) </span><span class="comment">/**&lt; \brief (PWM) PWM Channel Counter Register (ch_num = 2) */</span>
<a name="l07452"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga0bf70a855c14724b4510da6429fc5b46">07452</a> <span class="preprocessor">#define REG_PWM_CUPD2          REG_ACCESS(WoReg, 0xF8034250U) </span><span class="comment">/**&lt; \brief (PWM) PWM Channel Update Register (ch_num = 2) */</span>
<a name="l07453"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga80b2c7fa544ce41a4725922908f52226">07453</a> <span class="preprocessor">#define REG_PWM_CMR3           REG_ACCESS(RwReg, 0xF8034260U) </span><span class="comment">/**&lt; \brief (PWM) PWM Channel Mode Register (ch_num = 3) */</span>
<a name="l07454"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga08e319f831c5096eea585e9bc099764d">07454</a> <span class="preprocessor">#define REG_PWM_CDTY3          REG_ACCESS(RwReg, 0xF8034264U) </span><span class="comment">/**&lt; \brief (PWM) PWM Channel Duty Cycle Register (ch_num = 3) */</span>
<a name="l07455"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga8305b3987b3b505f1ea590490e30c92d">07455</a> <span class="preprocessor">#define REG_PWM_CPRD3          REG_ACCESS(RwReg, 0xF8034268U) </span><span class="comment">/**&lt; \brief (PWM) PWM Channel Period Register (ch_num = 3) */</span>
<a name="l07456"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaa5aca346e704ef25a251f5dc775b7fc7">07456</a> <span class="preprocessor">#define REG_PWM_CCNT3          REG_ACCESS(RoReg, 0xF803426CU) </span><span class="comment">/**&lt; \brief (PWM) PWM Channel Counter Register (ch_num = 3) */</span>
<a name="l07457"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga7e6f5129806d74299f8f0791018c47e5">07457</a> <span class="preprocessor">#define REG_PWM_CUPD3          REG_ACCESS(WoReg, 0xF8034270U) </span><span class="comment">/**&lt; \brief (PWM) PWM Channel Update Register (ch_num = 3) */</span>
<a name="l07458"></a>07458 <span class="comment">/* ========== Register definition for LCDC peripheral ========== */</span>
<a name="l07459"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga0bbaf5181ceb78cab916c3df31d50d2d">07459</a> <span class="preprocessor">#define REG_LCDC_LCDCFG0       REG_ACCESS(RwReg, 0xF8038000U) </span><span class="comment">/**&lt; \brief (LCDC) LCD Controller Configuration Register 0 */</span>
<a name="l07460"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaf3e704a4a52d5d36ad977ad943464baf">07460</a> <span class="preprocessor">#define REG_LCDC_LCDCFG1       REG_ACCESS(RwReg, 0xF8038004U) </span><span class="comment">/**&lt; \brief (LCDC) LCD Controller Configuration Register 1 */</span>
<a name="l07461"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga613ec450a18194914dd44460430ad088">07461</a> <span class="preprocessor">#define REG_LCDC_LCDCFG2       REG_ACCESS(RwReg, 0xF8038008U) </span><span class="comment">/**&lt; \brief (LCDC) LCD Controller Configuration Register 2 */</span>
<a name="l07462"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaa9772c74a848b79787725b51578d5c09">07462</a> <span class="preprocessor">#define REG_LCDC_LCDCFG3       REG_ACCESS(RwReg, 0xF803800CU) </span><span class="comment">/**&lt; \brief (LCDC) LCD Controller Configuration Register 3 */</span>
<a name="l07463"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga17f0fed1bb5a9c795a0d7908e132ae28">07463</a> <span class="preprocessor">#define REG_LCDC_LCDCFG4       REG_ACCESS(RwReg, 0xF8038010U) </span><span class="comment">/**&lt; \brief (LCDC) LCD Controller Configuration Register 4 */</span>
<a name="l07464"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga03056a7ee76586091a479de727f0a6c6">07464</a> <span class="preprocessor">#define REG_LCDC_LCDCFG5       REG_ACCESS(RwReg, 0xF8038014U) </span><span class="comment">/**&lt; \brief (LCDC) LCD Controller Configuration Register 5 */</span>
<a name="l07465"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga4a7ca24b407f51f7c403b56907196606">07465</a> <span class="preprocessor">#define REG_LCDC_LCDCFG6       REG_ACCESS(RwReg, 0xF8038018U) </span><span class="comment">/**&lt; \brief (LCDC) LCD Controller Configuration Register 6 */</span>
<a name="l07466"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaea7864b0c07f78b6e206e46968b60014">07466</a> <span class="preprocessor">#define REG_LCDC_LCDEN         REG_ACCESS(WoReg, 0xF8038020U) </span><span class="comment">/**&lt; \brief (LCDC) LCD Controller Enable Register */</span>
<a name="l07467"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gad4a9ce934c079618f64b76a9d51a86f1">07467</a> <span class="preprocessor">#define REG_LCDC_LCDDIS        REG_ACCESS(WoReg, 0xF8038024U) </span><span class="comment">/**&lt; \brief (LCDC) LCD Controller Disable Register */</span>
<a name="l07468"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga918d204f5515068afbbde0b57d2ac4d4">07468</a> <span class="preprocessor">#define REG_LCDC_LCDSR         REG_ACCESS(RoReg, 0xF8038028U) </span><span class="comment">/**&lt; \brief (LCDC) LCD Controller Status Register */</span>
<a name="l07469"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga9506c38c15ff84b5e7e796b74b108560">07469</a> <span class="preprocessor">#define REG_LCDC_LCDIER        REG_ACCESS(WoReg, 0xF803802CU) </span><span class="comment">/**&lt; \brief (LCDC) LCD Controller Interrupt Enable Register */</span>
<a name="l07470"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga725a519e77d4c7e45a7118c37bb3afd7">07470</a> <span class="preprocessor">#define REG_LCDC_LCDIDR        REG_ACCESS(WoReg, 0xF8038030U) </span><span class="comment">/**&lt; \brief (LCDC) LCD Controller Interrupt Disable Register */</span>
<a name="l07471"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga8a29398680f8056accb7afc2f5079f28">07471</a> <span class="preprocessor">#define REG_LCDC_LCDIMR        REG_ACCESS(RoReg, 0xF8038034U) </span><span class="comment">/**&lt; \brief (LCDC) LCD Controller Interrupt Mask Register */</span>
<a name="l07472"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga12c7fbc5bef28f1310c7b1d983db199d">07472</a> <span class="preprocessor">#define REG_LCDC_LCDISR        REG_ACCESS(RoReg, 0xF8038038U) </span><span class="comment">/**&lt; \brief (LCDC) LCD Controller Interrupt Status Register */</span>
<a name="l07473"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga0426524124e00f714e74b5b4e41b36fc">07473</a> <span class="preprocessor">#define REG_LCDC_BASECHER      REG_ACCESS(WoReg, 0xF8038040U) </span><span class="comment">/**&lt; \brief (LCDC) Base Layer Channel Enable Register */</span>
<a name="l07474"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaf61f38133de697915cc09bc319091f73">07474</a> <span class="preprocessor">#define REG_LCDC_BASECHDR      REG_ACCESS(WoReg, 0xF8038044U) </span><span class="comment">/**&lt; \brief (LCDC) Base Layer Channel Disable Register */</span>
<a name="l07475"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga0982234b7172323edabfe1fc8798a5fd">07475</a> <span class="preprocessor">#define REG_LCDC_BASECHSR      REG_ACCESS(RoReg, 0xF8038048U) </span><span class="comment">/**&lt; \brief (LCDC) Base Layer Channel Status Register */</span>
<a name="l07476"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga16abe405d0558219070b40e7015d12e7">07476</a> <span class="preprocessor">#define REG_LCDC_BASEIER       REG_ACCESS(WoReg, 0xF803804CU) </span><span class="comment">/**&lt; \brief (LCDC) Base Layer Interrupt Enable Register */</span>
<a name="l07477"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gac0a42256f97809815c11cdcf01207e56">07477</a> <span class="preprocessor">#define REG_LCDC_BASEIDR       REG_ACCESS(WoReg, 0xF8038050U) </span><span class="comment">/**&lt; \brief (LCDC) Base Layer Interrupt Disabled Register */</span>
<a name="l07478"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaefe6314f2bd409192e158a3ef8b56394">07478</a> <span class="preprocessor">#define REG_LCDC_BASEIMR       REG_ACCESS(RoReg, 0xF8038054U) </span><span class="comment">/**&lt; \brief (LCDC) Base Layer Interrupt Mask Register */</span>
<a name="l07479"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga15d6b7a375665f729d913b80c39a8aaa">07479</a> <span class="preprocessor">#define REG_LCDC_BASEISR       REG_ACCESS(RoReg, 0xF8038058U) </span><span class="comment">/**&lt; \brief (LCDC) Base Layer Interrupt status Register */</span>
<a name="l07480"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga0e68cb41a49bfa4ce26632463562a3e6">07480</a> <span class="preprocessor">#define REG_LCDC_BASEHEAD      REG_ACCESS(RwReg, 0xF803805CU) </span><span class="comment">/**&lt; \brief (LCDC) Base Layer DMA Head Register */</span>
<a name="l07481"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga6a6623eca7ac7dcbb683b95ec39c3683">07481</a> <span class="preprocessor">#define REG_LCDC_BASEADDR      REG_ACCESS(RwReg, 0xF8038060U) </span><span class="comment">/**&lt; \brief (LCDC) Base Layer DMA Address Register */</span>
<a name="l07482"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga706e443861971e8ae15ab65c702a71cc">07482</a> <span class="preprocessor">#define REG_LCDC_BASECTRL      REG_ACCESS(RwReg, 0xF8038064U) </span><span class="comment">/**&lt; \brief (LCDC) Base Layer DMA Control Register */</span>
<a name="l07483"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga18f0f78cac24f52ca4654574c5d685a0">07483</a> <span class="preprocessor">#define REG_LCDC_BASENEXT      REG_ACCESS(RwReg, 0xF8038068U) </span><span class="comment">/**&lt; \brief (LCDC) Base Layer DMA Next Register */</span>
<a name="l07484"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga998c9029c53852c8a70b2cdb87c4b40f">07484</a> <span class="preprocessor">#define REG_LCDC_BASECFG0      REG_ACCESS(RwReg, 0xF803806CU) </span><span class="comment">/**&lt; \brief (LCDC) Base Layer Configuration Register 0 */</span>
<a name="l07485"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaf8043dfb018aad83d8867e48741c4c9e">07485</a> <span class="preprocessor">#define REG_LCDC_BASECFG1      REG_ACCESS(RwReg, 0xF8038070U) </span><span class="comment">/**&lt; \brief (LCDC) Base Layer Configuration Register 1 */</span>
<a name="l07486"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaae4e238f9df71c4fbb8591b82dd91cfb">07486</a> <span class="preprocessor">#define REG_LCDC_BASECFG2      REG_ACCESS(RwReg, 0xF8038074U) </span><span class="comment">/**&lt; \brief (LCDC) Base Layer Configuration Register 2 */</span>
<a name="l07487"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga2aaee997d017d21a23bbc330276e2800">07487</a> <span class="preprocessor">#define REG_LCDC_BASECFG3      REG_ACCESS(RwReg, 0xF8038078U) </span><span class="comment">/**&lt; \brief (LCDC) Base Layer Configuration Register 3 */</span>
<a name="l07488"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gad795c16a94a3e7e53b4e9e88ca847f77">07488</a> <span class="preprocessor">#define REG_LCDC_BASECFG4      REG_ACCESS(RwReg, 0xF803807CU) </span><span class="comment">/**&lt; \brief (LCDC) Base Layer Configuration Register 4 */</span>
<a name="l07489"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga1b85ff89942d6786913f2eaafe058c6e">07489</a> <span class="preprocessor">#define REG_LCDC_OVRCHER1      REG_ACCESS(WoReg, 0xF8038100U) </span><span class="comment">/**&lt; \brief (LCDC) Overlay 1 Channel Enable Register */</span>
<a name="l07490"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga304938c7cc7985932c6e560481b60537">07490</a> <span class="preprocessor">#define REG_LCDC_OVRCHDR1      REG_ACCESS(WoReg, 0xF8038104U) </span><span class="comment">/**&lt; \brief (LCDC) Overlay 1 Channel Disable Register */</span>
<a name="l07491"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga8c1ea8e68b188bafefe682e399cb952f">07491</a> <span class="preprocessor">#define REG_LCDC_OVRCHSR1      REG_ACCESS(RoReg, 0xF8038108U) </span><span class="comment">/**&lt; \brief (LCDC) Overlay 1 Channel Status Register */</span>
<a name="l07492"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gab0cfeef8f1d254c941f16e9445777107">07492</a> <span class="preprocessor">#define REG_LCDC_OVRIER1       REG_ACCESS(WoReg, 0xF803810CU) </span><span class="comment">/**&lt; \brief (LCDC) Overlay 1 Interrupt Enable Register */</span>
<a name="l07493"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga8717f557b0cae3430b2039253ecef318">07493</a> <span class="preprocessor">#define REG_LCDC_OVRIDR1       REG_ACCESS(WoReg, 0xF8038110U) </span><span class="comment">/**&lt; \brief (LCDC) Overlay 1 Interrupt Disable Register */</span>
<a name="l07494"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gab5974fd6dca838d29e0e021c42b81b16">07494</a> <span class="preprocessor">#define REG_LCDC_OVRIMR1       REG_ACCESS(RoReg, 0xF8038114U) </span><span class="comment">/**&lt; \brief (LCDC) Overlay 1 Interrupt Mask Register */</span>
<a name="l07495"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga06f439c6c643ff852f2ab8d34753bcd0">07495</a> <span class="preprocessor">#define REG_LCDC_OVRISR1       REG_ACCESS(RoReg, 0xF8038118U) </span><span class="comment">/**&lt; \brief (LCDC) Overlay 1 Interrupt Status Register */</span>
<a name="l07496"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaefa602f82833f231025cda7ee8bdbef4">07496</a> <span class="preprocessor">#define REG_LCDC_OVRHEAD1      REG_ACCESS(RwReg, 0xF803811CU) </span><span class="comment">/**&lt; \brief (LCDC) Overlay 1 DMA Head Register */</span>
<a name="l07497"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga00fe2533e85bffa5b102dec001eef2f1">07497</a> <span class="preprocessor">#define REG_LCDC_OVRADDR1      REG_ACCESS(RwReg, 0xF8038120U) </span><span class="comment">/**&lt; \brief (LCDC) Overlay 1 DMA Address Register */</span>
<a name="l07498"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga32c7595a3e4ece56d5d79ac1dc39ea6a">07498</a> <span class="preprocessor">#define REG_LCDC_OVRCTRL1      REG_ACCESS(RwReg, 0xF8038124U) </span><span class="comment">/**&lt; \brief (LCDC) Overlay1 DMA Control Register */</span>
<a name="l07499"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga8ede84fc5ac63dfa6e617215e3955b98">07499</a> <span class="preprocessor">#define REG_LCDC_OVRNEXT1      REG_ACCESS(RwReg, 0xF8038128U) </span><span class="comment">/**&lt; \brief (LCDC) Overlay1 DMA Next Register */</span>
<a name="l07500"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga5a7312cf9fe07ec53a02157e5119a251">07500</a> <span class="preprocessor">#define REG_LCDC_OVR1CFG0      REG_ACCESS(RwReg, 0xF803812CU) </span><span class="comment">/**&lt; \brief (LCDC) Overlay 1 Configuration 0 Register */</span>
<a name="l07501"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga3963a1065660151077efee005eac7a59">07501</a> <span class="preprocessor">#define REG_LCDC_OVR1CFG1      REG_ACCESS(RwReg, 0xF8038130U) </span><span class="comment">/**&lt; \brief (LCDC) Overlay 1 Configuration 1 Register */</span>
<a name="l07502"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga4fe7cec7231fb603ef28cc282d8d0216">07502</a> <span class="preprocessor">#define REG_LCDC_OVR1CFG2      REG_ACCESS(RwReg, 0xF8038134U) </span><span class="comment">/**&lt; \brief (LCDC) Overlay 1 Configuration 2 Register */</span>
<a name="l07503"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaf04c63807a9b9cd320e2ca624338f83d">07503</a> <span class="preprocessor">#define REG_LCDC_OVR1CFG3      REG_ACCESS(RwReg, 0xF8038138U) </span><span class="comment">/**&lt; \brief (LCDC) Overlay 1 Configuration 3 Register */</span>
<a name="l07504"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga0e01a2cb5cfeb5e21478cdb1118cb55c">07504</a> <span class="preprocessor">#define REG_LCDC_OVR1CFG4      REG_ACCESS(RwReg, 0xF803813CU) </span><span class="comment">/**&lt; \brief (LCDC) Overlay 1 Configuration 4 Register */</span>
<a name="l07505"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga0d8cbee1df33d349e8726f546a0d32c4">07505</a> <span class="preprocessor">#define REG_LCDC_OVR1CFG5      REG_ACCESS(RwReg, 0xF8038140U) </span><span class="comment">/**&lt; \brief (LCDC) Overlay 1 Configuration 5 Register */</span>
<a name="l07506"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga9ed6f12657a3533ca9586caebfb48b10">07506</a> <span class="preprocessor">#define REG_LCDC_OVR1CFG6      REG_ACCESS(RwReg, 0xF8038144U) </span><span class="comment">/**&lt; \brief (LCDC) Overlay 1 Configuration 6 Register */</span>
<a name="l07507"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gad04a6bb13f5c64161ad6f9a9d941b68f">07507</a> <span class="preprocessor">#define REG_LCDC_OVR1CFG7      REG_ACCESS(RwReg, 0xF8038148U) </span><span class="comment">/**&lt; \brief (LCDC) Overlay 1 Configuration 7 Register */</span>
<a name="l07508"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga30d28178c1d5e5d8c58ea6c109a627be">07508</a> <span class="preprocessor">#define REG_LCDC_OVR1CFG8      REG_ACCESS(RwReg, 0xF803814CU) </span><span class="comment">/**&lt; \brief (LCDC) Overlay 1 Configuration 8 Register */</span>
<a name="l07509"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga892a46684932bf2407004407352215dc">07509</a> <span class="preprocessor">#define REG_LCDC_OVR1CFG9      REG_ACCESS(RwReg, 0xF8038150U) </span><span class="comment">/**&lt; \brief (LCDC) Overlay 1 Configuration 9 Register */</span>
<a name="l07510"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gada574924e643a2ce82d7f4a570049362">07510</a> <span class="preprocessor">#define REG_LCDC_HEOCHER       REG_ACCESS(WoReg, 0xF8038280U) </span><span class="comment">/**&lt; \brief (LCDC) High End Overlay Channel Enable Register */</span>
<a name="l07511"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga7bbaa49506560208340ded9d3c791a7e">07511</a> <span class="preprocessor">#define REG_LCDC_HEOCHDR       REG_ACCESS(WoReg, 0xF8038284U) </span><span class="comment">/**&lt; \brief (LCDC) High End Overlay Channel Disable Register */</span>
<a name="l07512"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gafe69876e6f80db26e3aa30378bd2e77e">07512</a> <span class="preprocessor">#define REG_LCDC_HEOCHSR       REG_ACCESS(RoReg, 0xF8038288U) </span><span class="comment">/**&lt; \brief (LCDC) High End Overlay Channel Status Register */</span>
<a name="l07513"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga786c9142d73fb002df1bf363c4d409d1">07513</a> <span class="preprocessor">#define REG_LCDC_HEOIER        REG_ACCESS(WoReg, 0xF803828CU) </span><span class="comment">/**&lt; \brief (LCDC) High End Overlay Interrupt Enable Register */</span>
<a name="l07514"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga58bc39bb4a03b95e5213574e05c582be">07514</a> <span class="preprocessor">#define REG_LCDC_HEOIDR        REG_ACCESS(WoReg, 0xF8038290U) </span><span class="comment">/**&lt; \brief (LCDC) High End Overlay Interrupt Disable Register */</span>
<a name="l07515"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga5e19b11b0ff5673fa7563ce678714b87">07515</a> <span class="preprocessor">#define REG_LCDC_HEOIMR        REG_ACCESS(RoReg, 0xF8038294U) </span><span class="comment">/**&lt; \brief (LCDC) High End Overlay Interrupt Mask Register */</span>
<a name="l07516"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga2f09c2bcf1ef766d2216e70022d6ee28">07516</a> <span class="preprocessor">#define REG_LCDC_HEOISR        REG_ACCESS(RoReg, 0xF8038298U) </span><span class="comment">/**&lt; \brief (LCDC) High End Overlay Interrupt Status Register */</span>
<a name="l07517"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaf993ac973fdf495583da23421af02d82">07517</a> <span class="preprocessor">#define REG_LCDC_HEOHEAD       REG_ACCESS(RwReg, 0xF803829CU) </span><span class="comment">/**&lt; \brief (LCDC) High End Overlay DMA Head Register */</span>
<a name="l07518"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga07bb1c78c4e8a00dcd66d972c998ae22">07518</a> <span class="preprocessor">#define REG_LCDC_HEOADDR       REG_ACCESS(RwReg, 0xF80382A0U) </span><span class="comment">/**&lt; \brief (LCDC) High End Overlay DMA Address Register */</span>
<a name="l07519"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga5471a7761da63ce241f054fc1998bfc2">07519</a> <span class="preprocessor">#define REG_LCDC_HEOCTRL       REG_ACCESS(RwReg, 0xF80382A4U) </span><span class="comment">/**&lt; \brief (LCDC) High End Overlay DMA Control Register */</span>
<a name="l07520"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga34d74e32c01930bc2f469b6e83a04846">07520</a> <span class="preprocessor">#define REG_LCDC_HEONEXT       REG_ACCESS(RwReg, 0xF80382A8U) </span><span class="comment">/**&lt; \brief (LCDC) High End Overlay DMA Next Register */</span>
<a name="l07521"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gae9c8da5ae0aea9d163d3ad8494d2ece4">07521</a> <span class="preprocessor">#define REG_LCDC_HEOUHEAD      REG_ACCESS(RwReg, 0xF80382ACU) </span><span class="comment">/**&lt; \brief (LCDC) High End Overlay U DMA Head Register */</span>
<a name="l07522"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaf8f54af834676ba59aeb6382e16165a5">07522</a> <span class="preprocessor">#define REG_LCDC_HEOUADDR      REG_ACCESS(RwReg, 0xF80382B0U) </span><span class="comment">/**&lt; \brief (LCDC) High End Overlay U DMA Address Register */</span>
<a name="l07523"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga30485c0a15c8e6db3bd0ae44a2afedb2">07523</a> <span class="preprocessor">#define REG_LCDC_HEOUCTRL      REG_ACCESS(RwReg, 0xF80382B4U) </span><span class="comment">/**&lt; \brief (LCDC) High End Overlay U DMA Control Register */</span>
<a name="l07524"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaf4550c753e25841fbb065aa864896abf">07524</a> <span class="preprocessor">#define REG_LCDC_HEOUNEXT      REG_ACCESS(RwReg, 0xF80382B8U) </span><span class="comment">/**&lt; \brief (LCDC) High End Overlay U DMA Next Register */</span>
<a name="l07525"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga2b9d7df6cabb32d22f443444689510d0">07525</a> <span class="preprocessor">#define REG_LCDC_HEOVHEAD      REG_ACCESS(RwReg, 0xF80382BCU) </span><span class="comment">/**&lt; \brief (LCDC) High End Overlay V DMA Head Register */</span>
<a name="l07526"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaef456393415f4205f9114ea06a002f7d">07526</a> <span class="preprocessor">#define REG_LCDC_HEOVADDR      REG_ACCESS(RwReg, 0xF80382C0U) </span><span class="comment">/**&lt; \brief (LCDC) High End Overlay V DMA Address Register */</span>
<a name="l07527"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga6d94b5ad34e921038ad05c8182b231d6">07527</a> <span class="preprocessor">#define REG_LCDC_HEOVCTRL      REG_ACCESS(RwReg, 0xF80382C4U) </span><span class="comment">/**&lt; \brief (LCDC) High End Overlay V DMA Control Register */</span>
<a name="l07528"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga1d13cad25eb96f835c01995aa3ac927b">07528</a> <span class="preprocessor">#define REG_LCDC_HEOVNEXT      REG_ACCESS(RwReg, 0xF80382C8U) </span><span class="comment">/**&lt; \brief (LCDC) High End Overlay VDMA Next Register */</span>
<a name="l07529"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gae0b48898de33c24673788575ce98edc5">07529</a> <span class="preprocessor">#define REG_LCDC_HEOCFG0       REG_ACCESS(RwReg, 0xF80382CCU) </span><span class="comment">/**&lt; \brief (LCDC) High End Overlay Configuration Register 0 */</span>
<a name="l07530"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga9cb9efc34403cb1b71f3f86227523b35">07530</a> <span class="preprocessor">#define REG_LCDC_HEOCFG1       REG_ACCESS(RwReg, 0xF80382D0U) </span><span class="comment">/**&lt; \brief (LCDC) High End Overlay Configuration Register 1 */</span>
<a name="l07531"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga91d58a7f29d7faa96d7fb85098e949c4">07531</a> <span class="preprocessor">#define REG_LCDC_HEOCFG2       REG_ACCESS(RwReg, 0xF80382D4U) </span><span class="comment">/**&lt; \brief (LCDC) High End Overlay Configuration Register 2 */</span>
<a name="l07532"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga6549e04e45b29e69d1d670dd8788c48e">07532</a> <span class="preprocessor">#define REG_LCDC_HEOCFG3       REG_ACCESS(RwReg, 0xF80382D8U) </span><span class="comment">/**&lt; \brief (LCDC) High End Overlay Configuration Register 3 */</span>
<a name="l07533"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga055ea2e3ba0aabe81e956815d55181f0">07533</a> <span class="preprocessor">#define REG_LCDC_HEOCFG4       REG_ACCESS(RwReg, 0xF80382DCU) </span><span class="comment">/**&lt; \brief (LCDC) High End Overlay Configuration Register 4 */</span>
<a name="l07534"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gac35f92f33ec489b70aed7ab7ea961e08">07534</a> <span class="preprocessor">#define REG_LCDC_HEOCFG5       REG_ACCESS(RwReg, 0xF80382E0U) </span><span class="comment">/**&lt; \brief (LCDC) High End Overlay Configuration Register 5 */</span>
<a name="l07535"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga0a1d34a465b9b8b14da6c536eaa74991">07535</a> <span class="preprocessor">#define REG_LCDC_HEOCFG6       REG_ACCESS(RwReg, 0xF80382E4U) </span><span class="comment">/**&lt; \brief (LCDC) High End Overlay Configuration Register 6 */</span>
<a name="l07536"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga4357765233af9dfa4709469501d1af16">07536</a> <span class="preprocessor">#define REG_LCDC_HEOCFG7       REG_ACCESS(RwReg, 0xF80382E8U) </span><span class="comment">/**&lt; \brief (LCDC) High End Overlay Configuration Register 7 */</span>
<a name="l07537"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gab5eb447f7808a5a2868b294bb541e698">07537</a> <span class="preprocessor">#define REG_LCDC_HEOCFG8       REG_ACCESS(RwReg, 0xF80382ECU) </span><span class="comment">/**&lt; \brief (LCDC) High End Overlay Configuration Register 8 */</span>
<a name="l07538"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga97c4bb99c1c5a7186f8e27da0a5a24fd">07538</a> <span class="preprocessor">#define REG_LCDC_HEOCFG9       REG_ACCESS(RwReg, 0xF80382F0U) </span><span class="comment">/**&lt; \brief (LCDC) High End Overlay Configuration Register 9 */</span>
<a name="l07539"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gac8e3f63da5c6472b5227036fb0c07475">07539</a> <span class="preprocessor">#define REG_LCDC_HEOCFG10      REG_ACCESS(RwReg, 0xF80382F4U) </span><span class="comment">/**&lt; \brief (LCDC) High End Overlay Configuration Register 10 */</span>
<a name="l07540"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga5472103dfac2d76520a8239bd264c456">07540</a> <span class="preprocessor">#define REG_LCDC_HEOCFG11      REG_ACCESS(RwReg, 0xF80382F8U) </span><span class="comment">/**&lt; \brief (LCDC) High End Overlay Configuration Register 11 */</span>
<a name="l07541"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gabef75f7c57cab2f77a40dfe7507800fe">07541</a> <span class="preprocessor">#define REG_LCDC_HEOCFG12      REG_ACCESS(RwReg, 0xF80382FCU) </span><span class="comment">/**&lt; \brief (LCDC) High End Overlay Configuration Register 12 */</span>
<a name="l07542"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga863a9b7acc5c6da06b31495be88538b7">07542</a> <span class="preprocessor">#define REG_LCDC_HEOCFG13      REG_ACCESS(RwReg, 0xF8038300U) </span><span class="comment">/**&lt; \brief (LCDC) High End Overlay Configuration Register 13 */</span>
<a name="l07543"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gab8e7c5790719ca24164d5ec2535357b2">07543</a> <span class="preprocessor">#define REG_LCDC_HEOCFG14      REG_ACCESS(RwReg, 0xF8038304U) </span><span class="comment">/**&lt; \brief (LCDC) High End Overlay Configuration Register 14 */</span>
<a name="l07544"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gabca1a1e569ae647dd8c5c37f2d77b540">07544</a> <span class="preprocessor">#define REG_LCDC_HEOCFG15      REG_ACCESS(RwReg, 0xF8038308U) </span><span class="comment">/**&lt; \brief (LCDC) High End Overlay Configuration Register 15 */</span>
<a name="l07545"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga863f75118bb29859b2807a6df7c4ca05">07545</a> <span class="preprocessor">#define REG_LCDC_HEOCFG16      REG_ACCESS(RwReg, 0xF803830CU) </span><span class="comment">/**&lt; \brief (LCDC) High End Overlay Configuration Register 16 */</span>
<a name="l07546"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga869585727366addd91999d57d1c23e0b">07546</a> <span class="preprocessor">#define REG_LCDC_HCRCHER       REG_ACCESS(WoReg, 0xF8038340U) </span><span class="comment">/**&lt; \brief (LCDC) Hardware Cursor Channel Enable Register */</span>
<a name="l07547"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga588f261fdf0381b58c3b1281a2d7af93">07547</a> <span class="preprocessor">#define REG_LCDC_HCRCHDR       REG_ACCESS(WoReg, 0xF8038344U) </span><span class="comment">/**&lt; \brief (LCDC) Hardware Cursor Channel Disable Register */</span>
<a name="l07548"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaadbeeb2dbdf06014a4c5314ee378fee4">07548</a> <span class="preprocessor">#define REG_LCDC_HCRCHSR       REG_ACCESS(RoReg, 0xF8038348U) </span><span class="comment">/**&lt; \brief (LCDC) Hardware Cursor Channel Status Register */</span>
<a name="l07549"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga7312c9509ddd99e6a4e6f0978d30f842">07549</a> <span class="preprocessor">#define REG_LCDC_HCRIER        REG_ACCESS(WoReg, 0xF803834CU) </span><span class="comment">/**&lt; \brief (LCDC) Hardware Cursor Interrupt Enable Register */</span>
<a name="l07550"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaf63fc8158c6fee76f86345c09628dff7">07550</a> <span class="preprocessor">#define REG_LCDC_HCRIDR        REG_ACCESS(WoReg, 0xF8038350U) </span><span class="comment">/**&lt; \brief (LCDC) Hardware Cursor Interrupt Disable Register */</span>
<a name="l07551"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga9b2603c1b55a01a04ead65d1266d5b9e">07551</a> <span class="preprocessor">#define REG_LCDC_HCRIMR        REG_ACCESS(RoReg, 0xF8038354U) </span><span class="comment">/**&lt; \brief (LCDC) Hardware Cursor Interrupt Mask Register */</span>
<a name="l07552"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gac26734f30ba58570670d9e35816e03a8">07552</a> <span class="preprocessor">#define REG_LCDC_HCRISR        REG_ACCESS(RoReg, 0xF8038358U) </span><span class="comment">/**&lt; \brief (LCDC) Hardware Cursor Interrupt Status Register */</span>
<a name="l07553"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga911bbe51d3eefe6a3409e0efd32d4961">07553</a> <span class="preprocessor">#define REG_LCDC_HCRHEAD       REG_ACCESS(RwReg, 0xF803835CU) </span><span class="comment">/**&lt; \brief (LCDC) Hardware Cursor DMA Head Register */</span>
<a name="l07554"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gae4b1282840ef81b808d6a80faa68a194">07554</a> <span class="preprocessor">#define REG_LCDC_HCRADDR       REG_ACCESS(RwReg, 0xF8038360U) </span><span class="comment">/**&lt; \brief (LCDC) Hardware cursor DMA Address Register */</span>
<a name="l07555"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga3d3a6cc23d69c659461f5e4626708a42">07555</a> <span class="preprocessor">#define REG_LCDC_HCRCTRL       REG_ACCESS(RwReg, 0xF8038364U) </span><span class="comment">/**&lt; \brief (LCDC) Hardware Cursor DMA Control Register */</span>
<a name="l07556"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gae9b57ddda18bc531ee550304ee7a43d2">07556</a> <span class="preprocessor">#define REG_LCDC_HCRNEXT       REG_ACCESS(RwReg, 0xF8038368U) </span><span class="comment">/**&lt; \brief (LCDC) Hardware Cursor DMA NExt Register */</span>
<a name="l07557"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaecb5d30092e44066cba2e42fdb616348">07557</a> <span class="preprocessor">#define REG_LCDC_HCRCFG0       REG_ACCESS(RwReg, 0xF803836CU) </span><span class="comment">/**&lt; \brief (LCDC) Hardware Cursor Configuration 0 Register */</span>
<a name="l07558"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga6560d7a919de90d5c99d0fa1e86c24b7">07558</a> <span class="preprocessor">#define REG_LCDC_HCRCFG1       REG_ACCESS(RwReg, 0xF8038370U) </span><span class="comment">/**&lt; \brief (LCDC) Hardware Cursor Configuration 1 Register */</span>
<a name="l07559"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga834dcea532977293859e6010f4c7a2b1">07559</a> <span class="preprocessor">#define REG_LCDC_HCRCFG2       REG_ACCESS(RwReg, 0xF8038374U) </span><span class="comment">/**&lt; \brief (LCDC) Hardware Cursor Configuration 2 Register */</span>
<a name="l07560"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaedcdd71141e73e746e8178b91bd55555">07560</a> <span class="preprocessor">#define REG_LCDC_HCRCFG3       REG_ACCESS(RwReg, 0xF8038378U) </span><span class="comment">/**&lt; \brief (LCDC) Hardware Cursor Configuration 3 Register */</span>
<a name="l07561"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gae6f679bea50b167e8c8c32183d1c21af">07561</a> <span class="preprocessor">#define REG_LCDC_HCRCFG4       REG_ACCESS(RwReg, 0xF803837CU) </span><span class="comment">/**&lt; \brief (LCDC) Hardware Cursor Configuration 4 Register */</span>
<a name="l07562"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaf36654c74e123b75403f02ccae80f86e">07562</a> <span class="preprocessor">#define REG_LCDC_HCRCFG6       REG_ACCESS(RwReg, 0xF8038384U) </span><span class="comment">/**&lt; \brief (LCDC) Hardware Cursor Configuration 6 Register */</span>
<a name="l07563"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga03cab99e3c66a6bb46988a3590d0451a">07563</a> <span class="preprocessor">#define REG_LCDC_HCRCFG7       REG_ACCESS(RwReg, 0xF8038388U) </span><span class="comment">/**&lt; \brief (LCDC) Hardware Cursor Configuration 7 Register */</span>
<a name="l07564"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga3ce2587b8a736aaa559cd459df0b53a1">07564</a> <span class="preprocessor">#define REG_LCDC_HCRCFG8       REG_ACCESS(RwReg, 0xF803838CU) </span><span class="comment">/**&lt; \brief (LCDC) Hardware Cursor Configuration 8 Register */</span>
<a name="l07565"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaef4070b82bfbd5c0c9f94bf115e72cec">07565</a> <span class="preprocessor">#define REG_LCDC_HCRCFG9       REG_ACCESS(RwReg, 0xF8038390U) </span><span class="comment">/**&lt; \brief (LCDC) Hardware Cursor Configuration 9 Register */</span>
<a name="l07566"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaf432eccab1be76a2d99e64921298607e">07566</a> <span class="preprocessor">#define REG_LCDC_BASECLUT      REG_ACCESS(RwReg, 0xF8038400U) </span><span class="comment">/**&lt; \brief (LCDC) Base CLUT Register */</span>
<a name="l07567"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gad87b82626db1d39b7c068579580061ba">07567</a> <span class="preprocessor">#define REG_LCDC_OVR1CLUT      REG_ACCESS(RwReg, 0xF8038800U) </span><span class="comment">/**&lt; \brief (LCDC) Overlay 1 CLUT Register */</span>
<a name="l07568"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaddbc8ebb20102bdaa1e7488b8f293fe4">07568</a> <span class="preprocessor">#define REG_LCDC_HEOCLUT       REG_ACCESS(RwReg, 0xF8039000U) </span><span class="comment">/**&lt; \brief (LCDC) High End Overlay CLUT Register */</span>
<a name="l07569"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga381cf6807d15134f6d018b87d8727e89">07569</a> <span class="preprocessor">#define REG_LCDC_HCRCLUT       REG_ACCESS(RwReg, 0xF8039400U) </span><span class="comment">/**&lt; \brief (LCDC) Hardware Cursor CLUT Register */</span>
<a name="l07570"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gae2cd48ce2042ada96f6f67bb056d23bb">07570</a> <span class="preprocessor">#define REG_LCDC_ADDRSIZE      REG_ACCESS(RoReg, 0xF8039FECU) </span><span class="comment">/**&lt; \brief (LCDC) Address Size Register */</span>
<a name="l07571"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga486939a5c86fd167292860167199247c">07571</a> <span class="preprocessor">#define REG_LCDC_IPNAME        REG_ACCESS(RoReg, 0xF8039FF0U) </span><span class="comment">/**&lt; \brief (LCDC) IP Name1 Register */</span>
<a name="l07572"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gacea7978ba298968189aa33a69e98c965">07572</a> <span class="preprocessor">#define REG_LCDC_FEATURES      REG_ACCESS(RoReg, 0xF8039FF8U) </span><span class="comment">/**&lt; \brief (LCDC) Features Register */</span>
<a name="l07573"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga7f5c62baa1c1cb73fdeb00606da710ab">07573</a> <span class="preprocessor">#define REG_LCDC_VERSION       REG_ACCESS(RoReg, 0xF8039FFCU) </span><span class="comment">/**&lt; \brief (LCDC) Version Register */</span>
<a name="l07574"></a>07574 <span class="comment">/* ========== Register definition for UDPHS peripheral ========== */</span>
<a name="l07575"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga103486bda469f828b380b68f335819ea">07575</a> <span class="preprocessor">#define REG_UDPHS_CTRL         REG_ACCESS(RwReg, 0xF803C000U) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS Control Register */</span>
<a name="l07576"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gac7d4da9578d64c1815562803cc9c3d35">07576</a> <span class="preprocessor">#define REG_UDPHS_FNUM         REG_ACCESS(RoReg, 0xF803C004U) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS Frame Number Register */</span>
<a name="l07577"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaaa0196870404ae21fabab0fe9aca6acb">07577</a> <span class="preprocessor">#define REG_UDPHS_IEN          REG_ACCESS(RwReg, 0xF803C010U) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS Interrupt Enable Register */</span>
<a name="l07578"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga785174c0dddfe18a5674209206468063">07578</a> <span class="preprocessor">#define REG_UDPHS_INTSTA       REG_ACCESS(RoReg, 0xF803C014U) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS Interrupt Status Register */</span>
<a name="l07579"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga2a9c9b0587f850bd47646a8dbd29ab28">07579</a> <span class="preprocessor">#define REG_UDPHS_CLRINT       REG_ACCESS(WoReg, 0xF803C018U) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS Clear Interrupt Register */</span>
<a name="l07580"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga08451337db73181a9b7a99f8ad4d69b4">07580</a> <span class="preprocessor">#define REG_UDPHS_EPTRST       REG_ACCESS(WoReg, 0xF803C01CU) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS Endpoints Reset Register */</span>
<a name="l07581"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga416a662d49e89c37fe8fe7b086f25e4a">07581</a> <span class="preprocessor">#define REG_UDPHS_TST          REG_ACCESS(RwReg, 0xF803C0E0U) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS Test Register */</span>
<a name="l07582"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaeeafa19c87aa759db0165137a2276f10">07582</a> <span class="preprocessor">#define REG_UDPHS_IPNAME1      REG_ACCESS(RoReg, 0xF803C0F0U) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS Name1 Register */</span>
<a name="l07583"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga6bb130f79197d5e2609a919e2cc72b73">07583</a> <span class="preprocessor">#define REG_UDPHS_IPNAME2      REG_ACCESS(RoReg, 0xF803C0F4U) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS Name2 Register */</span>
<a name="l07584"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga4ba14a2d59b1ef72ed99a6bd87c47102">07584</a> <span class="preprocessor">#define REG_UDPHS_IPFEATURES   REG_ACCESS(RoReg, 0xF803C0F8U) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS Features Register */</span>
<a name="l07585"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga73d3098889aa28e788438c6b7c198d14">07585</a> <span class="preprocessor">#define REG_UDPHS_EPTCFG0      REG_ACCESS(RwReg, 0xF803C100U) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS Endpoint Configuration Register (endpoint = 0) */</span>
<a name="l07586"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga88e79d5f53e4e8a043dcedf8e9b9414f">07586</a> <span class="preprocessor">#define REG_UDPHS_EPTCTLENB0   REG_ACCESS(WoReg, 0xF803C104U) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS Endpoint Control Enable Register (endpoint = 0) */</span>
<a name="l07587"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaa7ea997db49b137f35f2f3db91f2c934">07587</a> <span class="preprocessor">#define REG_UDPHS_EPTCTLDIS0   REG_ACCESS(WoReg, 0xF803C108U) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS Endpoint Control Disable Register (endpoint = 0) */</span>
<a name="l07588"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gad2a7ac2c50ac65dc93fc6260a6a08655">07588</a> <span class="preprocessor">#define REG_UDPHS_EPTCTL0      REG_ACCESS(RoReg, 0xF803C10CU) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS Endpoint Control Register (endpoint = 0) */</span>
<a name="l07589"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga88ebcff3263f4b548235ac093fad4015">07589</a> <span class="preprocessor">#define REG_UDPHS_EPTSETSTA0   REG_ACCESS(WoReg, 0xF803C114U) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS Endpoint Set Status Register (endpoint = 0) */</span>
<a name="l07590"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga4c56079be4152265d2f6e558ab0a9a60">07590</a> <span class="preprocessor">#define REG_UDPHS_EPTCLRSTA0   REG_ACCESS(WoReg, 0xF803C118U) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS Endpoint Clear Status Register (endpoint = 0) */</span>
<a name="l07591"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga73e26b9137524ea9b3100bc6adf47117">07591</a> <span class="preprocessor">#define REG_UDPHS_EPTSTA0      REG_ACCESS(RoReg, 0xF803C11CU) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS Endpoint Status Register (endpoint = 0) */</span>
<a name="l07592"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga60aa9437dc9bbc953cc4fa9add884e53">07592</a> <span class="preprocessor">#define REG_UDPHS_EPTCFG1      REG_ACCESS(RwReg, 0xF803C120U) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS Endpoint Configuration Register (endpoint = 1) */</span>
<a name="l07593"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gabb0b3247b685d5cbe4201b5d7023bedb">07593</a> <span class="preprocessor">#define REG_UDPHS_EPTCTLENB1   REG_ACCESS(WoReg, 0xF803C124U) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS Endpoint Control Enable Register (endpoint = 1) */</span>
<a name="l07594"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga18e12f8ffa9b5c216e58a2490c5b1e13">07594</a> <span class="preprocessor">#define REG_UDPHS_EPTCTLDIS1   REG_ACCESS(WoReg, 0xF803C128U) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS Endpoint Control Disable Register (endpoint = 1) */</span>
<a name="l07595"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga8a7c9068aa1077f605041b8ade24e5dc">07595</a> <span class="preprocessor">#define REG_UDPHS_EPTCTL1      REG_ACCESS(RoReg, 0xF803C12CU) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS Endpoint Control Register (endpoint = 1) */</span>
<a name="l07596"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaa62c3d549a922b8aa9e327b27256d992">07596</a> <span class="preprocessor">#define REG_UDPHS_EPTSETSTA1   REG_ACCESS(WoReg, 0xF803C134U) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS Endpoint Set Status Register (endpoint = 1) */</span>
<a name="l07597"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga1426a9d592239a5403eace9d67fbf9a8">07597</a> <span class="preprocessor">#define REG_UDPHS_EPTCLRSTA1   REG_ACCESS(WoReg, 0xF803C138U) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS Endpoint Clear Status Register (endpoint = 1) */</span>
<a name="l07598"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gab25fb8dff91004dda31bab267ebc8c8a">07598</a> <span class="preprocessor">#define REG_UDPHS_EPTSTA1      REG_ACCESS(RoReg, 0xF803C13CU) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS Endpoint Status Register (endpoint = 1) */</span>
<a name="l07599"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga9878080853659382674e84319c900e3d">07599</a> <span class="preprocessor">#define REG_UDPHS_EPTCFG2      REG_ACCESS(RwReg, 0xF803C140U) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS Endpoint Configuration Register (endpoint = 2) */</span>
<a name="l07600"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gadb1caebdda9bbadb3b1470a5967429f4">07600</a> <span class="preprocessor">#define REG_UDPHS_EPTCTLENB2   REG_ACCESS(WoReg, 0xF803C144U) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS Endpoint Control Enable Register (endpoint = 2) */</span>
<a name="l07601"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga4ea91029fa1a1a5c032783b06a3d1677">07601</a> <span class="preprocessor">#define REG_UDPHS_EPTCTLDIS2   REG_ACCESS(WoReg, 0xF803C148U) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS Endpoint Control Disable Register (endpoint = 2) */</span>
<a name="l07602"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga596a0b4516fa390fdddfa268dbdd2c0c">07602</a> <span class="preprocessor">#define REG_UDPHS_EPTCTL2      REG_ACCESS(RoReg, 0xF803C14CU) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS Endpoint Control Register (endpoint = 2) */</span>
<a name="l07603"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gae71ffb85c7464332858384491636ab7a">07603</a> <span class="preprocessor">#define REG_UDPHS_EPTSETSTA2   REG_ACCESS(WoReg, 0xF803C154U) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS Endpoint Set Status Register (endpoint = 2) */</span>
<a name="l07604"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga0274590af4edc936547a427c5a51ef0a">07604</a> <span class="preprocessor">#define REG_UDPHS_EPTCLRSTA2   REG_ACCESS(WoReg, 0xF803C158U) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS Endpoint Clear Status Register (endpoint = 2) */</span>
<a name="l07605"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga9ded201754e898ed496d2b038e216385">07605</a> <span class="preprocessor">#define REG_UDPHS_EPTSTA2      REG_ACCESS(RoReg, 0xF803C15CU) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS Endpoint Status Register (endpoint = 2) */</span>
<a name="l07606"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga69869782a98952b2b999c327fc804d0d">07606</a> <span class="preprocessor">#define REG_UDPHS_EPTCFG3      REG_ACCESS(RwReg, 0xF803C160U) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS Endpoint Configuration Register (endpoint = 3) */</span>
<a name="l07607"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga1660ffeff75165e73916558c756d1d25">07607</a> <span class="preprocessor">#define REG_UDPHS_EPTCTLENB3   REG_ACCESS(WoReg, 0xF803C164U) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS Endpoint Control Enable Register (endpoint = 3) */</span>
<a name="l07608"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gab4601da0375e80aa1ac2bf0d845cf834">07608</a> <span class="preprocessor">#define REG_UDPHS_EPTCTLDIS3   REG_ACCESS(WoReg, 0xF803C168U) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS Endpoint Control Disable Register (endpoint = 3) */</span>
<a name="l07609"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga6fd2450e7c05fa2f7eee889a4fd954f2">07609</a> <span class="preprocessor">#define REG_UDPHS_EPTCTL3      REG_ACCESS(RoReg, 0xF803C16CU) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS Endpoint Control Register (endpoint = 3) */</span>
<a name="l07610"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga04120256cbca80a72788c59d3f609d8b">07610</a> <span class="preprocessor">#define REG_UDPHS_EPTSETSTA3   REG_ACCESS(WoReg, 0xF803C174U) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS Endpoint Set Status Register (endpoint = 3) */</span>
<a name="l07611"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga8cb9c5018f65321cb21bd386b8e2df87">07611</a> <span class="preprocessor">#define REG_UDPHS_EPTCLRSTA3   REG_ACCESS(WoReg, 0xF803C178U) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS Endpoint Clear Status Register (endpoint = 3) */</span>
<a name="l07612"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga5d32688f1f4458d6ed17d7e765db942c">07612</a> <span class="preprocessor">#define REG_UDPHS_EPTSTA3      REG_ACCESS(RoReg, 0xF803C17CU) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS Endpoint Status Register (endpoint = 3) */</span>
<a name="l07613"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga79970134e403d572a41acd13afdc2990">07613</a> <span class="preprocessor">#define REG_UDPHS_EPTCFG4      REG_ACCESS(RwReg, 0xF803C180U) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS Endpoint Configuration Register (endpoint = 4) */</span>
<a name="l07614"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga1b8cd5fa27b79db84db7fa04d9af14d3">07614</a> <span class="preprocessor">#define REG_UDPHS_EPTCTLENB4   REG_ACCESS(WoReg, 0xF803C184U) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS Endpoint Control Enable Register (endpoint = 4) */</span>
<a name="l07615"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga96b18521c0069295ffc2c10c82eaa8dd">07615</a> <span class="preprocessor">#define REG_UDPHS_EPTCTLDIS4   REG_ACCESS(WoReg, 0xF803C188U) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS Endpoint Control Disable Register (endpoint = 4) */</span>
<a name="l07616"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaaf1294b6a5242bef50cd5a320d0229e6">07616</a> <span class="preprocessor">#define REG_UDPHS_EPTCTL4      REG_ACCESS(RoReg, 0xF803C18CU) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS Endpoint Control Register (endpoint = 4) */</span>
<a name="l07617"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gab2bf6887ceac99618cd5875d081ad5c0">07617</a> <span class="preprocessor">#define REG_UDPHS_EPTSETSTA4   REG_ACCESS(WoReg, 0xF803C194U) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS Endpoint Set Status Register (endpoint = 4) */</span>
<a name="l07618"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga8791b3c0424eead620340dba66936cd4">07618</a> <span class="preprocessor">#define REG_UDPHS_EPTCLRSTA4   REG_ACCESS(WoReg, 0xF803C198U) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS Endpoint Clear Status Register (endpoint = 4) */</span>
<a name="l07619"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gac97d21b9e9cdc1bb1b010a501a45a550">07619</a> <span class="preprocessor">#define REG_UDPHS_EPTSTA4      REG_ACCESS(RoReg, 0xF803C19CU) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS Endpoint Status Register (endpoint = 4) */</span>
<a name="l07620"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga97bc8851625d349ec711a406f35a7d3e">07620</a> <span class="preprocessor">#define REG_UDPHS_EPTCFG5      REG_ACCESS(RwReg, 0xF803C1A0U) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS Endpoint Configuration Register (endpoint = 5) */</span>
<a name="l07621"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gac978e1c2b02c14c434a19bc8cc0baa49">07621</a> <span class="preprocessor">#define REG_UDPHS_EPTCTLENB5   REG_ACCESS(WoReg, 0xF803C1A4U) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS Endpoint Control Enable Register (endpoint = 5) */</span>
<a name="l07622"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga81ed4d25dfbed77b2909568cf7c13d87">07622</a> <span class="preprocessor">#define REG_UDPHS_EPTCTLDIS5   REG_ACCESS(WoReg, 0xF803C1A8U) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS Endpoint Control Disable Register (endpoint = 5) */</span>
<a name="l07623"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga07f7ea48e9dff97c7a8022d436db100d">07623</a> <span class="preprocessor">#define REG_UDPHS_EPTCTL5      REG_ACCESS(RoReg, 0xF803C1ACU) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS Endpoint Control Register (endpoint = 5) */</span>
<a name="l07624"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga407be51a77cc1bf4a65fd9d45e347baa">07624</a> <span class="preprocessor">#define REG_UDPHS_EPTSETSTA5   REG_ACCESS(WoReg, 0xF803C1B4U) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS Endpoint Set Status Register (endpoint = 5) */</span>
<a name="l07625"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga24ed2911dc34ee1e759397eedbfa6d2f">07625</a> <span class="preprocessor">#define REG_UDPHS_EPTCLRSTA5   REG_ACCESS(WoReg, 0xF803C1B8U) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS Endpoint Clear Status Register (endpoint = 5) */</span>
<a name="l07626"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaab8ca7f708629ff4fc1bc56c9835e736">07626</a> <span class="preprocessor">#define REG_UDPHS_EPTSTA5      REG_ACCESS(RoReg, 0xF803C1BCU) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS Endpoint Status Register (endpoint = 5) */</span>
<a name="l07627"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gae22bb133aa7de0454162ec329d0569db">07627</a> <span class="preprocessor">#define REG_UDPHS_EPTCFG6      REG_ACCESS(RwReg, 0xF803C1C0U) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS Endpoint Configuration Register (endpoint = 6) */</span>
<a name="l07628"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga1075549eb6d5271cf4bbdd9a5668376c">07628</a> <span class="preprocessor">#define REG_UDPHS_EPTCTLENB6   REG_ACCESS(WoReg, 0xF803C1C4U) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS Endpoint Control Enable Register (endpoint = 6) */</span>
<a name="l07629"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga5db5f2ff1f176779a9feaf9e7710277b">07629</a> <span class="preprocessor">#define REG_UDPHS_EPTCTLDIS6   REG_ACCESS(WoReg, 0xF803C1C8U) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS Endpoint Control Disable Register (endpoint = 6) */</span>
<a name="l07630"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga5cce07b6988a742fb98bdaf7c1cbca90">07630</a> <span class="preprocessor">#define REG_UDPHS_EPTCTL6      REG_ACCESS(RoReg, 0xF803C1CCU) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS Endpoint Control Register (endpoint = 6) */</span>
<a name="l07631"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gae092acf0d754533f4230d559ff077c6f">07631</a> <span class="preprocessor">#define REG_UDPHS_EPTSETSTA6   REG_ACCESS(WoReg, 0xF803C1D4U) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS Endpoint Set Status Register (endpoint = 6) */</span>
<a name="l07632"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga746d33b0364da03ade37de048a0d91fa">07632</a> <span class="preprocessor">#define REG_UDPHS_EPTCLRSTA6   REG_ACCESS(WoReg, 0xF803C1D8U) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS Endpoint Clear Status Register (endpoint = 6) */</span>
<a name="l07633"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga3ff334c56ef3da2f5efa0f94f7064e95">07633</a> <span class="preprocessor">#define REG_UDPHS_EPTSTA6      REG_ACCESS(RoReg, 0xF803C1DCU) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS Endpoint Status Register (endpoint = 6) */</span>
<a name="l07634"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gac0ecffd0622b75a3f98b1087e99c87cf">07634</a> <span class="preprocessor">#define REG_UDPHS_DMANXTDSC0   REG_ACCESS(RwReg, 0xF803C300U) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS DMA Next Descriptor Address Register (channel = 0) */</span>
<a name="l07635"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga11f358f4d1e570d63bb35e77dddb9353">07635</a> <span class="preprocessor">#define REG_UDPHS_DMAADDRESS0  REG_ACCESS(RwReg, 0xF803C304U) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS DMA Channel Address Register (channel = 0) */</span>
<a name="l07636"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga1204eb81688838eb6e627d1a61ee20bd">07636</a> <span class="preprocessor">#define REG_UDPHS_DMACONTROL0  REG_ACCESS(RwReg, 0xF803C308U) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS DMA Channel Control Register (channel = 0) */</span>
<a name="l07637"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga3ee61659ed2f9e276cee64b031779f5e">07637</a> <span class="preprocessor">#define REG_UDPHS_DMASTATUS0   REG_ACCESS(RwReg, 0xF803C30CU) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS DMA Channel Status Register (channel = 0) */</span>
<a name="l07638"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga265c29b9ecb8042685aedb2a7df320cb">07638</a> <span class="preprocessor">#define REG_UDPHS_DMANXTDSC1   REG_ACCESS(RwReg, 0xF803C310U) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS DMA Next Descriptor Address Register (channel = 1) */</span>
<a name="l07639"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gacbd4ba63374cddadd98667de3c4e5ef1">07639</a> <span class="preprocessor">#define REG_UDPHS_DMAADDRESS1  REG_ACCESS(RwReg, 0xF803C314U) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS DMA Channel Address Register (channel = 1) */</span>
<a name="l07640"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga09f1063d80cfe47f226b1a9ca15401ee">07640</a> <span class="preprocessor">#define REG_UDPHS_DMACONTROL1  REG_ACCESS(RwReg, 0xF803C318U) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS DMA Channel Control Register (channel = 1) */</span>
<a name="l07641"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gae713f650d747cd499a0a21ff5d809c88">07641</a> <span class="preprocessor">#define REG_UDPHS_DMASTATUS1   REG_ACCESS(RwReg, 0xF803C31CU) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS DMA Channel Status Register (channel = 1) */</span>
<a name="l07642"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaa1cebb8cadcb74d07f6fe5ba6b2b0627">07642</a> <span class="preprocessor">#define REG_UDPHS_DMANXTDSC2   REG_ACCESS(RwReg, 0xF803C320U) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS DMA Next Descriptor Address Register (channel = 2) */</span>
<a name="l07643"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga58598e84971815b3dbcdd05bffd0e7fd">07643</a> <span class="preprocessor">#define REG_UDPHS_DMAADDRESS2  REG_ACCESS(RwReg, 0xF803C324U) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS DMA Channel Address Register (channel = 2) */</span>
<a name="l07644"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga1dd265a5c5cf1624b8972d2cfdc65f89">07644</a> <span class="preprocessor">#define REG_UDPHS_DMACONTROL2  REG_ACCESS(RwReg, 0xF803C328U) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS DMA Channel Control Register (channel = 2) */</span>
<a name="l07645"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaa14b282b41fe6eda7d21f544ea7b3026">07645</a> <span class="preprocessor">#define REG_UDPHS_DMASTATUS2   REG_ACCESS(RwReg, 0xF803C32CU) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS DMA Channel Status Register (channel = 2) */</span>
<a name="l07646"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gab66e0dcf05a4994869fe052c4c00def2">07646</a> <span class="preprocessor">#define REG_UDPHS_DMANXTDSC3   REG_ACCESS(RwReg, 0xF803C330U) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS DMA Next Descriptor Address Register (channel = 3) */</span>
<a name="l07647"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga1da1eaf6d73109dc818de52ec47f14d4">07647</a> <span class="preprocessor">#define REG_UDPHS_DMAADDRESS3  REG_ACCESS(RwReg, 0xF803C334U) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS DMA Channel Address Register (channel = 3) */</span>
<a name="l07648"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga020f7a4d35f85fd460074aab3f43bff7">07648</a> <span class="preprocessor">#define REG_UDPHS_DMACONTROL3  REG_ACCESS(RwReg, 0xF803C338U) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS DMA Channel Control Register (channel = 3) */</span>
<a name="l07649"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga30937789a1b18535c82dfd42821adb9e">07649</a> <span class="preprocessor">#define REG_UDPHS_DMASTATUS3   REG_ACCESS(RwReg, 0xF803C33CU) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS DMA Channel Status Register (channel = 3) */</span>
<a name="l07650"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaedfd5b64e61f2d20c51c2fa9f477836e">07650</a> <span class="preprocessor">#define REG_UDPHS_DMANXTDSC4   REG_ACCESS(RwReg, 0xF803C340U) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS DMA Next Descriptor Address Register (channel = 4) */</span>
<a name="l07651"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaad2c2947d7a34054be42efe6713ecf4f">07651</a> <span class="preprocessor">#define REG_UDPHS_DMAADDRESS4  REG_ACCESS(RwReg, 0xF803C344U) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS DMA Channel Address Register (channel = 4) */</span>
<a name="l07652"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaf2a9a851fda42cc86c40b2c7c8350fb6">07652</a> <span class="preprocessor">#define REG_UDPHS_DMACONTROL4  REG_ACCESS(RwReg, 0xF803C348U) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS DMA Channel Control Register (channel = 4) */</span>
<a name="l07653"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga11bf8f24fb59c6fccd98302366f34973">07653</a> <span class="preprocessor">#define REG_UDPHS_DMASTATUS4   REG_ACCESS(RwReg, 0xF803C34CU) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS DMA Channel Status Register (channel = 4) */</span>
<a name="l07654"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gae371360d0b05a93a43eef2a12d1e1e55">07654</a> <span class="preprocessor">#define REG_UDPHS_DMANXTDSC5   REG_ACCESS(RwReg, 0xF803C350U) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS DMA Next Descriptor Address Register (channel = 5) */</span>
<a name="l07655"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaf3aa0662bd21d81704102941bebb8e76">07655</a> <span class="preprocessor">#define REG_UDPHS_DMAADDRESS5  REG_ACCESS(RwReg, 0xF803C354U) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS DMA Channel Address Register (channel = 5) */</span>
<a name="l07656"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga4b488bea557767ffe36de5f1b1f81212">07656</a> <span class="preprocessor">#define REG_UDPHS_DMACONTROL5  REG_ACCESS(RwReg, 0xF803C358U) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS DMA Channel Control Register (channel = 5) */</span>
<a name="l07657"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gafa4f3ce2cddaec22b885f229bb331e22">07657</a> <span class="preprocessor">#define REG_UDPHS_DMASTATUS5   REG_ACCESS(RwReg, 0xF803C35CU) </span><span class="comment">/**&lt; \brief (UDPHS) UDPHS DMA Channel Status Register (channel = 5) */</span>
<a name="l07658"></a>07658 <span class="comment">/* ========== Register definition for UART0 peripheral ========== */</span>
<a name="l07659"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga71e10fa083d51fc0b46758c4238bd19a">07659</a> <span class="preprocessor">#define REG_UART0_CR           REG_ACCESS(WoReg, 0xF8040000U) </span><span class="comment">/**&lt; \brief (UART0) Control Register */</span>
<a name="l07660"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaa5b8d2e113232b2248e9b3818a0d4cf4">07660</a> <span class="preprocessor">#define REG_UART0_MR           REG_ACCESS(RwReg, 0xF8040004U) </span><span class="comment">/**&lt; \brief (UART0) Mode Register */</span>
<a name="l07661"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gae20f576d1cdc68cd1237a29d112d0429">07661</a> <span class="preprocessor">#define REG_UART0_IER          REG_ACCESS(WoReg, 0xF8040008U) </span><span class="comment">/**&lt; \brief (UART0) Interrupt Enable Register */</span>
<a name="l07662"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gabed421a2cc6012cde64ff5e078504344">07662</a> <span class="preprocessor">#define REG_UART0_IDR          REG_ACCESS(WoReg, 0xF804000CU) </span><span class="comment">/**&lt; \brief (UART0) Interrupt Disable Register */</span>
<a name="l07663"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gad4472667a40bef2541fff2362a8ef586">07663</a> <span class="preprocessor">#define REG_UART0_IMR          REG_ACCESS(RoReg, 0xF8040010U) </span><span class="comment">/**&lt; \brief (UART0) Interrupt Mask Register */</span>
<a name="l07664"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gab906cfaf383a08e24d40032282addd9d">07664</a> <span class="preprocessor">#define REG_UART0_SR           REG_ACCESS(RoReg, 0xF8040014U) </span><span class="comment">/**&lt; \brief (UART0) Status Register */</span>
<a name="l07665"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga21c9af3ce7efb48026e4ac98220551c3">07665</a> <span class="preprocessor">#define REG_UART0_RHR          REG_ACCESS(RoReg, 0xF8040018U) </span><span class="comment">/**&lt; \brief (UART0) Receive Holding Register */</span>
<a name="l07666"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga6f77835e201e8286aca21475f67af17e">07666</a> <span class="preprocessor">#define REG_UART0_THR          REG_ACCESS(WoReg, 0xF804001CU) </span><span class="comment">/**&lt; \brief (UART0) Transmit Holding Register */</span>
<a name="l07667"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga61c37295696b5145a1d477a3ea68157c">07667</a> <span class="preprocessor">#define REG_UART0_BRGR         REG_ACCESS(RwReg, 0xF8040020U) </span><span class="comment">/**&lt; \brief (UART0) Baud Rate Generator Register */</span>
<a name="l07668"></a>07668 <span class="comment">/* ========== Register definition for UART1 peripheral ========== */</span>
<a name="l07669"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga2ecd346e3a81d8d023fd85248fe065b8">07669</a> <span class="preprocessor">#define REG_UART1_CR           REG_ACCESS(WoReg, 0xF8044000U) </span><span class="comment">/**&lt; \brief (UART1) Control Register */</span>
<a name="l07670"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga989c937631583599cf74ec5459c0a221">07670</a> <span class="preprocessor">#define REG_UART1_MR           REG_ACCESS(RwReg, 0xF8044004U) </span><span class="comment">/**&lt; \brief (UART1) Mode Register */</span>
<a name="l07671"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga7e9a596dc3c096cedc93092f4118b4ef">07671</a> <span class="preprocessor">#define REG_UART1_IER          REG_ACCESS(WoReg, 0xF8044008U) </span><span class="comment">/**&lt; \brief (UART1) Interrupt Enable Register */</span>
<a name="l07672"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga1170b1012543e53a6c17a552aa2692d4">07672</a> <span class="preprocessor">#define REG_UART1_IDR          REG_ACCESS(WoReg, 0xF804400CU) </span><span class="comment">/**&lt; \brief (UART1) Interrupt Disable Register */</span>
<a name="l07673"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga497b50becf052e59f61443a990ece1b6">07673</a> <span class="preprocessor">#define REG_UART1_IMR          REG_ACCESS(RoReg, 0xF8044010U) </span><span class="comment">/**&lt; \brief (UART1) Interrupt Mask Register */</span>
<a name="l07674"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gabcc8eae986c2f41bddf7417f7a807a70">07674</a> <span class="preprocessor">#define REG_UART1_SR           REG_ACCESS(RoReg, 0xF8044014U) </span><span class="comment">/**&lt; \brief (UART1) Status Register */</span>
<a name="l07675"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga734bf64b8edfe0ec0768f09841bd8b48">07675</a> <span class="preprocessor">#define REG_UART1_RHR          REG_ACCESS(RoReg, 0xF8044018U) </span><span class="comment">/**&lt; \brief (UART1) Receive Holding Register */</span>
<a name="l07676"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga9e91fb793e33b7c996c0e9ae81612fea">07676</a> <span class="preprocessor">#define REG_UART1_THR          REG_ACCESS(WoReg, 0xF804401CU) </span><span class="comment">/**&lt; \brief (UART1) Transmit Holding Register */</span>
<a name="l07677"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaa56cab56ec44777642f596f2c82e331d">07677</a> <span class="preprocessor">#define REG_UART1_BRGR         REG_ACCESS(RwReg, 0xF8044020U) </span><span class="comment">/**&lt; \brief (UART1) Baud Rate Generator Register */</span>
<a name="l07678"></a>07678 <span class="comment">/* ========== Register definition for ADC peripheral ========== */</span>
<a name="l07679"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga06132fc9629bcf0ac46cec661b73452f">07679</a> <span class="preprocessor">#define REG_ADC_CR             REG_ACCESS(WoReg, 0xF804C000U) </span><span class="comment">/**&lt; \brief (ADC) Control Register */</span>
<a name="l07680"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga3eda1acb468833b43216b7807d13d002">07680</a> <span class="preprocessor">#define REG_ADC_MR             REG_ACCESS(RwReg, 0xF804C004U) </span><span class="comment">/**&lt; \brief (ADC) Mode Register */</span>
<a name="l07681"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga30f97cb19ae9d98d1e778c3ba9790b0a">07681</a> <span class="preprocessor">#define REG_ADC_SEQR1          REG_ACCESS(RwReg, 0xF804C008U) </span><span class="comment">/**&lt; \brief (ADC) Channel Sequence Register 1 */</span>
<a name="l07682"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaa090c56a05ef43e7b02c5461687d493e">07682</a> <span class="preprocessor">#define REG_ADC_SEQR2          REG_ACCESS(RwReg, 0xF804C00CU) </span><span class="comment">/**&lt; \brief (ADC) Channel Sequence Register 2 */</span>
<a name="l07683"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaea677c7b67347f68f831f073f20a5bb9">07683</a> <span class="preprocessor">#define REG_ADC_CHER           REG_ACCESS(WoReg, 0xF804C010U) </span><span class="comment">/**&lt; \brief (ADC) Channel Enable Register */</span>
<a name="l07684"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga1e391d8cd7f912683342b25e8046ac2e">07684</a> <span class="preprocessor">#define REG_ADC_CHDR           REG_ACCESS(WoReg, 0xF804C014U) </span><span class="comment">/**&lt; \brief (ADC) Channel Disable Register */</span>
<a name="l07685"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga82e4f794f9f6e785001fa7c69d014836">07685</a> <span class="preprocessor">#define REG_ADC_CHSR           REG_ACCESS(RoReg, 0xF804C018U) </span><span class="comment">/**&lt; \brief (ADC) Channel Status Register */</span>
<a name="l07686"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gab150e82eb2768a7c68ba9536c578f145">07686</a> <span class="preprocessor">#define REG_ADC_LCDR           REG_ACCESS(RoReg, 0xF804C020U) </span><span class="comment">/**&lt; \brief (ADC) Last Converted Data Register */</span>
<a name="l07687"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaef0b0b74969367efb94cbab6a80b482d">07687</a> <span class="preprocessor">#define REG_ADC_IER            REG_ACCESS(WoReg, 0xF804C024U) </span><span class="comment">/**&lt; \brief (ADC) Interrupt Enable Register */</span>
<a name="l07688"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga04c7e6bf1812cbd101b23bc597620563">07688</a> <span class="preprocessor">#define REG_ADC_IDR            REG_ACCESS(WoReg, 0xF804C028U) </span><span class="comment">/**&lt; \brief (ADC) Interrupt Disable Register */</span>
<a name="l07689"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gab190f8e7b96510d26e088e3404ca4bea">07689</a> <span class="preprocessor">#define REG_ADC_IMR            REG_ACCESS(RoReg, 0xF804C02CU) </span><span class="comment">/**&lt; \brief (ADC) Interrupt Mask Register */</span>
<a name="l07690"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga7d52326ec7d2085a6d8063b30652a9f4">07690</a> <span class="preprocessor">#define REG_ADC_ISR            REG_ACCESS(RoReg, 0xF804C030U) </span><span class="comment">/**&lt; \brief (ADC) Interrupt Status Register */</span>
<a name="l07691"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaf15f8aec99da3b304f680ccfaf6fff5b">07691</a> <span class="preprocessor">#define REG_ADC_OVER           REG_ACCESS(RoReg, 0xF804C03CU) </span><span class="comment">/**&lt; \brief (ADC) Overrun Status Register */</span>
<a name="l07692"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaed228f47a47183bd8477145a59fbb96f">07692</a> <span class="preprocessor">#define REG_ADC_EMR            REG_ACCESS(RwReg, 0xF804C040U) </span><span class="comment">/**&lt; \brief (ADC) Extended Mode Register */</span>
<a name="l07693"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga5259af8c25e4a85dbeea5bd5a187f132">07693</a> <span class="preprocessor">#define REG_ADC_CWR            REG_ACCESS(RwReg, 0xF804C044U) </span><span class="comment">/**&lt; \brief (ADC) Compare Window Register */</span>
<a name="l07694"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gabf05d788c19721d4d00c3d11f27fa79c">07694</a> <span class="preprocessor">#define REG_ADC_CDR            REG_ACCESS(RoReg, 0xF804C050U) </span><span class="comment">/**&lt; \brief (ADC) Channel Data Register */</span>
<a name="l07695"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga69b9df8e43bb4792ad057b61c4d8d97d">07695</a> <span class="preprocessor">#define REG_ADC_TSMR           REG_ACCESS(RwReg, 0xF804C0B0U) </span><span class="comment">/**&lt; \brief (ADC) Touchscreen Mode Register */</span>
<a name="l07696"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga7342857f024cdec2f653c14f0773cd1e">07696</a> <span class="preprocessor">#define REG_ADC_XPOSR          REG_ACCESS(RoReg, 0xF804C0B4U) </span><span class="comment">/**&lt; \brief (ADC) Touchscreen X Position Register */</span>
<a name="l07697"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga3805b64071cce567142d469c9de4b0c5">07697</a> <span class="preprocessor">#define REG_ADC_YPOSR          REG_ACCESS(RoReg, 0xF804C0B8U) </span><span class="comment">/**&lt; \brief (ADC) Touchscreen Y Position Register */</span>
<a name="l07698"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga730ef1174b1341ffd472a815befbe159">07698</a> <span class="preprocessor">#define REG_ADC_PRESSR         REG_ACCESS(RoReg, 0xF804C0BCU) </span><span class="comment">/**&lt; \brief (ADC) Touchscreen Pressure Register */</span>
<a name="l07699"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaa431b4114bce45e93361151f77204591">07699</a> <span class="preprocessor">#define REG_ADC_TRGR           REG_ACCESS(RwReg, 0xF804C0C0U) </span><span class="comment">/**&lt; \brief (ADC) Trigger Register */</span>
<a name="l07700"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga374fbf1755c652e2c94b8bcdcd401f29">07700</a> <span class="preprocessor">#define REG_ADC_WPMR           REG_ACCESS(RwReg, 0xF804C0E4U) </span><span class="comment">/**&lt; \brief (ADC) Write Protect Mode Register */</span>
<a name="l07701"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga40f1758ed47fa56380250b7acad5c20c">07701</a> <span class="preprocessor">#define REG_ADC_WPSR           REG_ACCESS(RoReg, 0xF804C0E8U) </span><span class="comment">/**&lt; \brief (ADC) Write Protect Status Register */</span>
<a name="l07702"></a>07702 <span class="comment">/* ========== Register definition for MATRIX peripheral ========== */</span>
<a name="l07703"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga7977d29b6e71f36c98a85ee1154d7a9e">07703</a> <span class="preprocessor">#define REG_MATRIX_MCFG        REG_ACCESS(RwReg, 0xFFFFDE00U) </span><span class="comment">/**&lt; \brief (MATRIX) Master Configuration Register */</span>
<a name="l07704"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga440d3b98390d06df9c5f2ced0d73d2db">07704</a> <span class="preprocessor">#define REG_MATRIX_SCFG        REG_ACCESS(RwReg, 0xFFFFDE40U) </span><span class="comment">/**&lt; \brief (MATRIX) Slave Configuration Register */</span>
<a name="l07705"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga71bd6850f2ca692fb04d2c67978aac62">07705</a> <span class="preprocessor">#define REG_MATRIX_PRAS0       REG_ACCESS(RwReg, 0xFFFFDE80U) </span><span class="comment">/**&lt; \brief (MATRIX) Priority Register A for Slave 0 */</span>
<a name="l07706"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaa182ef98c9b959617f40801395c9b5bf">07706</a> <span class="preprocessor">#define REG_MATRIX_PRBS0       REG_ACCESS(RwReg, 0xFFFFDE84U) </span><span class="comment">/**&lt; \brief (MATRIX) Priority Register B for Slave 0 */</span>
<a name="l07707"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gadde2fd365885e62ab277d12b33dffe96">07707</a> <span class="preprocessor">#define REG_MATRIX_PRAS1       REG_ACCESS(RwReg, 0xFFFFDE88U) </span><span class="comment">/**&lt; \brief (MATRIX) Priority Register A for Slave 1 */</span>
<a name="l07708"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga745f724e757114db7920475205557085">07708</a> <span class="preprocessor">#define REG_MATRIX_PRBS1       REG_ACCESS(RwReg, 0xFFFFDE8CU) </span><span class="comment">/**&lt; \brief (MATRIX) Priority Register B for Slave 1 */</span>
<a name="l07709"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga942eae58779e2b1117344a2dc78080c2">07709</a> <span class="preprocessor">#define REG_MATRIX_PRAS2       REG_ACCESS(RwReg, 0xFFFFDE90U) </span><span class="comment">/**&lt; \brief (MATRIX) Priority Register A for Slave 2 */</span>
<a name="l07710"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gacf22698ef69da376cc519ba05d34cb5f">07710</a> <span class="preprocessor">#define REG_MATRIX_PRBS2       REG_ACCESS(RwReg, 0xFFFFDE94U) </span><span class="comment">/**&lt; \brief (MATRIX) Priority Register B for Slave 2 */</span>
<a name="l07711"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga3d048d1fc7aa9b531bd9e7f9a1612b03">07711</a> <span class="preprocessor">#define REG_MATRIX_PRAS3       REG_ACCESS(RwReg, 0xFFFFDE98U) </span><span class="comment">/**&lt; \brief (MATRIX) Priority Register A for Slave 3 */</span>
<a name="l07712"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaf8510882ee03754151f3184eb14da5f5">07712</a> <span class="preprocessor">#define REG_MATRIX_PRBS3       REG_ACCESS(RwReg, 0xFFFFDE9CU) </span><span class="comment">/**&lt; \brief (MATRIX) Priority Register B for Slave 3 */</span>
<a name="l07713"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gab12765c576e368bc63997e84498eee8d">07713</a> <span class="preprocessor">#define REG_MATRIX_PRAS4       REG_ACCESS(RwReg, 0xFFFFDEA0U) </span><span class="comment">/**&lt; \brief (MATRIX) Priority Register A for Slave 4 */</span>
<a name="l07714"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga378f9ab5615625dd97932ddc84e3fe86">07714</a> <span class="preprocessor">#define REG_MATRIX_PRBS4       REG_ACCESS(RwReg, 0xFFFFDEA4U) </span><span class="comment">/**&lt; \brief (MATRIX) Priority Register B for Slave 4 */</span>
<a name="l07715"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gac4cc4ab94877b82a073eca2d68ba525b">07715</a> <span class="preprocessor">#define REG_MATRIX_PRAS5       REG_ACCESS(RwReg, 0xFFFFDEA8U) </span><span class="comment">/**&lt; \brief (MATRIX) Priority Register A for Slave 5 */</span>
<a name="l07716"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga26c5221f6950cfb745b3ecc145003c47">07716</a> <span class="preprocessor">#define REG_MATRIX_PRBS5       REG_ACCESS(RwReg, 0xFFFFDEACU) </span><span class="comment">/**&lt; \brief (MATRIX) Priority Register B for Slave 5 */</span>
<a name="l07717"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga5bc9ed1c5ba287a307c3333f686dccee">07717</a> <span class="preprocessor">#define REG_MATRIX_PRAS6       REG_ACCESS(RwReg, 0xFFFFDEB0U) </span><span class="comment">/**&lt; \brief (MATRIX) Priority Register A for Slave 6 */</span>
<a name="l07718"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga0f6faceaaad74f01a02e3665f9898e15">07718</a> <span class="preprocessor">#define REG_MATRIX_PRBS6       REG_ACCESS(RwReg, 0xFFFFDEB4U) </span><span class="comment">/**&lt; \brief (MATRIX) Priority Register B for Slave 6 */</span>
<a name="l07719"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gad0f438dd591366a56df06ed92f0189e8">07719</a> <span class="preprocessor">#define REG_MATRIX_PRAS7       REG_ACCESS(RwReg, 0xFFFFDEB8U) </span><span class="comment">/**&lt; \brief (MATRIX) Priority Register A for Slave 7 */</span>
<a name="l07720"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gad72da2bb937bedd39be304382e18b54b">07720</a> <span class="preprocessor">#define REG_MATRIX_PRBS7       REG_ACCESS(RwReg, 0xFFFFDEBCU) </span><span class="comment">/**&lt; \brief (MATRIX) Priority Register B for Slave 7 */</span>
<a name="l07721"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga5bdeef4313edf094baaaacbb45eb6fca">07721</a> <span class="preprocessor">#define REG_MATRIX_PRAS8       REG_ACCESS(RwReg, 0xFFFFDEC0U) </span><span class="comment">/**&lt; \brief (MATRIX) Priority Register A for Slave 8 */</span>
<a name="l07722"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga57121756a93300a0cb8e0d8cc94e0749">07722</a> <span class="preprocessor">#define REG_MATRIX_PRBS8       REG_ACCESS(RwReg, 0xFFFFDEC4U) </span><span class="comment">/**&lt; \brief (MATRIX) Priority Register B for Slave 8 */</span>
<a name="l07723"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gabd300bd305c87e72aae1c1c8c9c4a07b">07723</a> <span class="preprocessor">#define REG_MATRIX_PRAS9       REG_ACCESS(RwReg, 0xFFFFDEC8U) </span><span class="comment">/**&lt; \brief (MATRIX) Priority Register A for Slave 9 */</span>
<a name="l07724"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga05721cdfb611a6e1d4f1048e8c78b181">07724</a> <span class="preprocessor">#define REG_MATRIX_PRBS9       REG_ACCESS(RwReg, 0xFFFFDECCU) </span><span class="comment">/**&lt; \brief (MATRIX) Priority Register B for Slave 9 */</span>
<a name="l07725"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga03bfdb0743bf36b2acac9b0354a33557">07725</a> <span class="preprocessor">#define REG_MATRIX_MRCR        REG_ACCESS(RwReg, 0xFFFFDF00U) </span><span class="comment">/**&lt; \brief (MATRIX) Master Remap Control Register */</span>
<a name="l07726"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga44a30c0a211fcb06c9c4e198751d2434">07726</a> <span class="preprocessor">#define REG_MATRIX_WPMR        REG_ACCESS(RwReg, 0xFFFFDFE4U) </span><span class="comment">/**&lt; \brief (MATRIX) Write Protect Mode Register */</span>
<a name="l07727"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga44109d2990d45960d8cdd7fb93d763a2">07727</a> <span class="preprocessor">#define REG_MATRIX_WPSR        REG_ACCESS(RoReg, 0xFFFFDFE8U) </span><span class="comment">/**&lt; \brief (MATRIX) Write Protect Status Register */</span>
<a name="l07728"></a>07728 <span class="comment">/* ========== Register definition for PMECC peripheral ========== */</span>
<a name="l07729"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gafaba47a6ec22135a60ba540cd5c3ef75">07729</a> <span class="preprocessor">#define REG_PMECC_CFG          REG_ACCESS(RwReg, 0xFFFFE000U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC Configuration Register */</span>
<a name="l07730"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaf0ce7deb9d479eed99f375aed8318a8b">07730</a> <span class="preprocessor">#define REG_PMECC_SAREA        REG_ACCESS(RwReg, 0xFFFFE004U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC Spare Area Size Register */</span>
<a name="l07731"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga04e2d9d518db5dd2797b310460b64387">07731</a> <span class="preprocessor">#define REG_PMECC_SADDR        REG_ACCESS(RwReg, 0xFFFFE008U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC Start Address Register */</span>
<a name="l07732"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga2c8d2c6477691d4cc1b698fee501d56b">07732</a> <span class="preprocessor">#define REG_PMECC_EADDR        REG_ACCESS(RwReg, 0xFFFFE00CU) </span><span class="comment">/**&lt; \brief (PMECC) PMECC End Address Register */</span>
<a name="l07733"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gae2ba42f46e753b99609dc4065f3a9cc4">07733</a> <span class="preprocessor">#define REG_PMECC_CLK          REG_ACCESS(RwReg, 0xFFFFE010U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC Clock Control Register */</span>
<a name="l07734"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga575d03eb0cf458ab7398b8e90f9f41f3">07734</a> <span class="preprocessor">#define REG_PMECC_CTRL         REG_ACCESS(WoReg, 0xFFFFE014U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC Control Register */</span>
<a name="l07735"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga7c9798f475fcc8e0d1bf6be75b7bb48f">07735</a> <span class="preprocessor">#define REG_PMECC_SR           REG_ACCESS(RoReg, 0xFFFFE018U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC Status Register */</span>
<a name="l07736"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga9f7990fc175839afc2f9a08891d5bdd7">07736</a> <span class="preprocessor">#define REG_PMECC_IER          REG_ACCESS(WoReg, 0xFFFFE01CU) </span><span class="comment">/**&lt; \brief (PMECC) PMECC Interrupt Enable register */</span>
<a name="l07737"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaf309acdb416ec30681aa4dc5a1062369">07737</a> <span class="preprocessor">#define REG_PMECC_IDR          REG_ACCESS(WoReg, 0xFFFFE020U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC Interrupt Disable Register */</span>
<a name="l07738"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga7dba0a8bf35b7c82c36e0c80374b5a56">07738</a> <span class="preprocessor">#define REG_PMECC_IMR          REG_ACCESS(RoReg, 0xFFFFE024U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC Interrupt Mask Register */</span>
<a name="l07739"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaa9e6175085d9f115d9e2c9dbb6244b26">07739</a> <span class="preprocessor">#define REG_PMECC_ISR          REG_ACCESS(RoReg, 0xFFFFE028U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC Interrupt Status Register */</span>
<a name="l07740"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga12d25f72ad550686aa59048a9abe8768">07740</a> <span class="preprocessor">#define REG_PMECC_ECC0_0       REG_ACCESS(RoReg, 0xFFFFE040U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 0 Register (sec_num = 0) */</span>
<a name="l07741"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gad0b05e99d0629401996165c0ed63f0df">07741</a> <span class="preprocessor">#define REG_PMECC_ECC1_0       REG_ACCESS(RoReg, 0xFFFFE044U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 1 Register (sec_num = 0) */</span>
<a name="l07742"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaadf1e6ede2600ae2b83f1ac65641922d">07742</a> <span class="preprocessor">#define REG_PMECC_ECC2_0       REG_ACCESS(RoReg, 0xFFFFE048U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 2 Register (sec_num = 0) */</span>
<a name="l07743"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga2df98f4cf22a74619ce47878641068dd">07743</a> <span class="preprocessor">#define REG_PMECC_ECC3_0       REG_ACCESS(RoReg, 0xFFFFE04CU) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 3 Register (sec_num = 0) */</span>
<a name="l07744"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaf6935ebd2cfa797003ae73a960e9f702">07744</a> <span class="preprocessor">#define REG_PMECC_ECC4_0       REG_ACCESS(RoReg, 0xFFFFE050U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 4 Register (sec_num = 0) */</span>
<a name="l07745"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga9230ae74b1f561ebf784003a7d545c63">07745</a> <span class="preprocessor">#define REG_PMECC_ECC5_0       REG_ACCESS(RoReg, 0xFFFFE054U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 5 Register (sec_num = 0) */</span>
<a name="l07746"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga061be3e50b8e79f40050f7214ca54d85">07746</a> <span class="preprocessor">#define REG_PMECC_ECC6_0       REG_ACCESS(RoReg, 0xFFFFE058U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 6 Register (sec_num = 0) */</span>
<a name="l07747"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga5d02165b3e548d5ff22cd808fbb6331c">07747</a> <span class="preprocessor">#define REG_PMECC_ECC7_0       REG_ACCESS(RoReg, 0xFFFFE05CU) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 7 Register (sec_num = 0) */</span>
<a name="l07748"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga7c3842b950ce29b05efd70e0b4c30d89">07748</a> <span class="preprocessor">#define REG_PMECC_ECC8_0       REG_ACCESS(RoReg, 0xFFFFE060U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 8 Register (sec_num = 0) */</span>
<a name="l07749"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaebdeb264a85ba286c6a4ced0a45da70c">07749</a> <span class="preprocessor">#define REG_PMECC_ECC9_0       REG_ACCESS(RoReg, 0xFFFFE064U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 9 Register (sec_num = 0) */</span>
<a name="l07750"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gab6648d7fd391009a879a6452821e78b0">07750</a> <span class="preprocessor">#define REG_PMECC_ECC10_0      REG_ACCESS(RoReg, 0xFFFFE068U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 10 Register (sec_num = 0) */</span>
<a name="l07751"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga5df2e60045e05017f94773cae0a2f39e">07751</a> <span class="preprocessor">#define REG_PMECC_ECC0_1       REG_ACCESS(RoReg, 0xFFFFE080U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 0 Register (sec_num = 1) */</span>
<a name="l07752"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gae1ba8e01390e07a63b521084e7b3a504">07752</a> <span class="preprocessor">#define REG_PMECC_ECC1_1       REG_ACCESS(RoReg, 0xFFFFE084U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 1 Register (sec_num = 1) */</span>
<a name="l07753"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga37209263bfdec55f53902aeb5a8acc89">07753</a> <span class="preprocessor">#define REG_PMECC_ECC2_1       REG_ACCESS(RoReg, 0xFFFFE088U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 2 Register (sec_num = 1) */</span>
<a name="l07754"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gab1515d6379c6d5ecef602db21d6d34be">07754</a> <span class="preprocessor">#define REG_PMECC_ECC3_1       REG_ACCESS(RoReg, 0xFFFFE08CU) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 3 Register (sec_num = 1) */</span>
<a name="l07755"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga2a0bfa810137dfe18d04bd85f5c05523">07755</a> <span class="preprocessor">#define REG_PMECC_ECC4_1       REG_ACCESS(RoReg, 0xFFFFE090U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 4 Register (sec_num = 1) */</span>
<a name="l07756"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga24a385863b8b3d234197fb98e2d233a3">07756</a> <span class="preprocessor">#define REG_PMECC_ECC5_1       REG_ACCESS(RoReg, 0xFFFFE094U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 5 Register (sec_num = 1) */</span>
<a name="l07757"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga37de2ec50377655fabf5414b714f54b7">07757</a> <span class="preprocessor">#define REG_PMECC_ECC6_1       REG_ACCESS(RoReg, 0xFFFFE098U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 6 Register (sec_num = 1) */</span>
<a name="l07758"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gae385f64919a2ada9cb14ce325f34befc">07758</a> <span class="preprocessor">#define REG_PMECC_ECC7_1       REG_ACCESS(RoReg, 0xFFFFE09CU) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 7 Register (sec_num = 1) */</span>
<a name="l07759"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaba3f6b0d6afccca26a6c51c992e705a5">07759</a> <span class="preprocessor">#define REG_PMECC_ECC8_1       REG_ACCESS(RoReg, 0xFFFFE0A0U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 8 Register (sec_num = 1) */</span>
<a name="l07760"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaac38f433caa30b3e7808e892637d70a1">07760</a> <span class="preprocessor">#define REG_PMECC_ECC9_1       REG_ACCESS(RoReg, 0xFFFFE0A4U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 9 Register (sec_num = 1) */</span>
<a name="l07761"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga9572e6fb4c15fc1b4b75126e2c3d45d9">07761</a> <span class="preprocessor">#define REG_PMECC_ECC10_1      REG_ACCESS(RoReg, 0xFFFFE0A8U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 10 Register (sec_num = 1) */</span>
<a name="l07762"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga75b5a6407432e40253d6fd18a290df2b">07762</a> <span class="preprocessor">#define REG_PMECC_ECC0_2       REG_ACCESS(RoReg, 0xFFFFE0C0U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 0 Register (sec_num = 2) */</span>
<a name="l07763"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gac8aeb320256f520845641dd3888cf6a6">07763</a> <span class="preprocessor">#define REG_PMECC_ECC1_2       REG_ACCESS(RoReg, 0xFFFFE0C4U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 1 Register (sec_num = 2) */</span>
<a name="l07764"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga64174771083c8eaf324eada1c3c66d52">07764</a> <span class="preprocessor">#define REG_PMECC_ECC2_2       REG_ACCESS(RoReg, 0xFFFFE0C8U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 2 Register (sec_num = 2) */</span>
<a name="l07765"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga3c2180c3bc36afee257783197b34229c">07765</a> <span class="preprocessor">#define REG_PMECC_ECC3_2       REG_ACCESS(RoReg, 0xFFFFE0CCU) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 3 Register (sec_num = 2) */</span>
<a name="l07766"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaaef45509d82a69cf25801e08008f8a18">07766</a> <span class="preprocessor">#define REG_PMECC_ECC4_2       REG_ACCESS(RoReg, 0xFFFFE0D0U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 4 Register (sec_num = 2) */</span>
<a name="l07767"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gae8273d94a8e9021dbbcc739aa8057de2">07767</a> <span class="preprocessor">#define REG_PMECC_ECC5_2       REG_ACCESS(RoReg, 0xFFFFE0D4U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 5 Register (sec_num = 2) */</span>
<a name="l07768"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gad95c761403c2f3ee4164591a69af0964">07768</a> <span class="preprocessor">#define REG_PMECC_ECC6_2       REG_ACCESS(RoReg, 0xFFFFE0D8U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 6 Register (sec_num = 2) */</span>
<a name="l07769"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga24eebd8673814929435b3483c02e3645">07769</a> <span class="preprocessor">#define REG_PMECC_ECC7_2       REG_ACCESS(RoReg, 0xFFFFE0DCU) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 7 Register (sec_num = 2) */</span>
<a name="l07770"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gae61450a16ddf9ef78782d748c48b9679">07770</a> <span class="preprocessor">#define REG_PMECC_ECC8_2       REG_ACCESS(RoReg, 0xFFFFE0E0U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 8 Register (sec_num = 2) */</span>
<a name="l07771"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gad3e026858060ed96e580fd8ca0e3878d">07771</a> <span class="preprocessor">#define REG_PMECC_ECC9_2       REG_ACCESS(RoReg, 0xFFFFE0E4U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 9 Register (sec_num = 2) */</span>
<a name="l07772"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga67b65ede44f7c87072e583cf8638587e">07772</a> <span class="preprocessor">#define REG_PMECC_ECC10_2      REG_ACCESS(RoReg, 0xFFFFE0E8U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 10 Register (sec_num = 2) */</span>
<a name="l07773"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga895ba227792029b06ac04ed05fcc4865">07773</a> <span class="preprocessor">#define REG_PMECC_ECC0_3       REG_ACCESS(RoReg, 0xFFFFE100U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 0 Register (sec_num = 3) */</span>
<a name="l07774"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gad378e8ee257ea9c9f3af3ef89f3624c6">07774</a> <span class="preprocessor">#define REG_PMECC_ECC1_3       REG_ACCESS(RoReg, 0xFFFFE104U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 1 Register (sec_num = 3) */</span>
<a name="l07775"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga0ed4b51c99ad23180822e90fa477dd01">07775</a> <span class="preprocessor">#define REG_PMECC_ECC2_3       REG_ACCESS(RoReg, 0xFFFFE108U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 2 Register (sec_num = 3) */</span>
<a name="l07776"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaf83b6220352dc8a66ef8476e3838c674">07776</a> <span class="preprocessor">#define REG_PMECC_ECC3_3       REG_ACCESS(RoReg, 0xFFFFE10CU) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 3 Register (sec_num = 3) */</span>
<a name="l07777"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gafa96fb174f984cc8d046ea982de1f670">07777</a> <span class="preprocessor">#define REG_PMECC_ECC4_3       REG_ACCESS(RoReg, 0xFFFFE110U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 4 Register (sec_num = 3) */</span>
<a name="l07778"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga8c25d24682d5c729c30b82479bce7a2d">07778</a> <span class="preprocessor">#define REG_PMECC_ECC5_3       REG_ACCESS(RoReg, 0xFFFFE114U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 5 Register (sec_num = 3) */</span>
<a name="l07779"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gac1ef8e000dd9857874be0c5914527175">07779</a> <span class="preprocessor">#define REG_PMECC_ECC6_3       REG_ACCESS(RoReg, 0xFFFFE118U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 6 Register (sec_num = 3) */</span>
<a name="l07780"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gae51c4619529b5f72a04b0028b98c24c7">07780</a> <span class="preprocessor">#define REG_PMECC_ECC7_3       REG_ACCESS(RoReg, 0xFFFFE11CU) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 7 Register (sec_num = 3) */</span>
<a name="l07781"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gafbddbb7b53dda6065483163227f1e3d3">07781</a> <span class="preprocessor">#define REG_PMECC_ECC8_3       REG_ACCESS(RoReg, 0xFFFFE120U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 8 Register (sec_num = 3) */</span>
<a name="l07782"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaf526b2e03f61f25f32a6929a019dd10e">07782</a> <span class="preprocessor">#define REG_PMECC_ECC9_3       REG_ACCESS(RoReg, 0xFFFFE124U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 9 Register (sec_num = 3) */</span>
<a name="l07783"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga397901591530ed56b49d28b08f6d1da8">07783</a> <span class="preprocessor">#define REG_PMECC_ECC10_3      REG_ACCESS(RoReg, 0xFFFFE128U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 10 Register (sec_num = 3) */</span>
<a name="l07784"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gad965b5250666adf06db668127c1dd84f">07784</a> <span class="preprocessor">#define REG_PMECC_ECC0_4       REG_ACCESS(RoReg, 0xFFFFE140U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 0 Register (sec_num = 4) */</span>
<a name="l07785"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaf2aed122292e5db6b4f699bfb45954bd">07785</a> <span class="preprocessor">#define REG_PMECC_ECC1_4       REG_ACCESS(RoReg, 0xFFFFE144U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 1 Register (sec_num = 4) */</span>
<a name="l07786"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga7a9b821888fc36694d4f87bb47a4dbf5">07786</a> <span class="preprocessor">#define REG_PMECC_ECC2_4       REG_ACCESS(RoReg, 0xFFFFE148U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 2 Register (sec_num = 4) */</span>
<a name="l07787"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga7d4132fe8e6485639a8ae0164f51f7be">07787</a> <span class="preprocessor">#define REG_PMECC_ECC3_4       REG_ACCESS(RoReg, 0xFFFFE14CU) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 3 Register (sec_num = 4) */</span>
<a name="l07788"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gab87d4cef51c13226692da2b5dd23284d">07788</a> <span class="preprocessor">#define REG_PMECC_ECC4_4       REG_ACCESS(RoReg, 0xFFFFE150U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 4 Register (sec_num = 4) */</span>
<a name="l07789"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga67f12cad16207d745ed70e366f1cdbbf">07789</a> <span class="preprocessor">#define REG_PMECC_ECC5_4       REG_ACCESS(RoReg, 0xFFFFE154U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 5 Register (sec_num = 4) */</span>
<a name="l07790"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaa117533268f3ea2bdfbb15c39bf7f52a">07790</a> <span class="preprocessor">#define REG_PMECC_ECC6_4       REG_ACCESS(RoReg, 0xFFFFE158U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 6 Register (sec_num = 4) */</span>
<a name="l07791"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga59d35198def8bd1f70cc2c162c8cd17f">07791</a> <span class="preprocessor">#define REG_PMECC_ECC7_4       REG_ACCESS(RoReg, 0xFFFFE15CU) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 7 Register (sec_num = 4) */</span>
<a name="l07792"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gab909f465c936962ecb55a813ab3b17a7">07792</a> <span class="preprocessor">#define REG_PMECC_ECC8_4       REG_ACCESS(RoReg, 0xFFFFE160U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 8 Register (sec_num = 4) */</span>
<a name="l07793"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga755a03a4b07b972f6175ca4b1ebfd059">07793</a> <span class="preprocessor">#define REG_PMECC_ECC9_4       REG_ACCESS(RoReg, 0xFFFFE164U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 9 Register (sec_num = 4) */</span>
<a name="l07794"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gae3446103e58521105949e7b1d79460b1">07794</a> <span class="preprocessor">#define REG_PMECC_ECC10_4      REG_ACCESS(RoReg, 0xFFFFE168U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 10 Register (sec_num = 4) */</span>
<a name="l07795"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga191d7c3c30d398be15a1bdd88ad2eabf">07795</a> <span class="preprocessor">#define REG_PMECC_ECC0_5       REG_ACCESS(RoReg, 0xFFFFE180U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 0 Register (sec_num = 5) */</span>
<a name="l07796"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gac2d07fde85ae7f6e82cd908fcafa128d">07796</a> <span class="preprocessor">#define REG_PMECC_ECC1_5       REG_ACCESS(RoReg, 0xFFFFE184U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 1 Register (sec_num = 5) */</span>
<a name="l07797"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga441037598fe2e6ace19f28a08a5505c4">07797</a> <span class="preprocessor">#define REG_PMECC_ECC2_5       REG_ACCESS(RoReg, 0xFFFFE188U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 2 Register (sec_num = 5) */</span>
<a name="l07798"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga56a83d2d833468762f42dbefa89870a7">07798</a> <span class="preprocessor">#define REG_PMECC_ECC3_5       REG_ACCESS(RoReg, 0xFFFFE18CU) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 3 Register (sec_num = 5) */</span>
<a name="l07799"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga59110f1cf104040b57f2160be318cfef">07799</a> <span class="preprocessor">#define REG_PMECC_ECC4_5       REG_ACCESS(RoReg, 0xFFFFE190U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 4 Register (sec_num = 5) */</span>
<a name="l07800"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gad1b0e6a70ef3f5e72a2c7664f486781e">07800</a> <span class="preprocessor">#define REG_PMECC_ECC5_5       REG_ACCESS(RoReg, 0xFFFFE194U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 5 Register (sec_num = 5) */</span>
<a name="l07801"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga2983a807ef31f6ff9c75444d50072770">07801</a> <span class="preprocessor">#define REG_PMECC_ECC6_5       REG_ACCESS(RoReg, 0xFFFFE198U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 6 Register (sec_num = 5) */</span>
<a name="l07802"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gad877c1e84be241f2118041d270e0f5ea">07802</a> <span class="preprocessor">#define REG_PMECC_ECC7_5       REG_ACCESS(RoReg, 0xFFFFE19CU) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 7 Register (sec_num = 5) */</span>
<a name="l07803"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaf65ca48b05a989967be28dde119f1907">07803</a> <span class="preprocessor">#define REG_PMECC_ECC8_5       REG_ACCESS(RoReg, 0xFFFFE1A0U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 8 Register (sec_num = 5) */</span>
<a name="l07804"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaecd94cfc5ee44b5384cb4df8c4009689">07804</a> <span class="preprocessor">#define REG_PMECC_ECC9_5       REG_ACCESS(RoReg, 0xFFFFE1A4U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 9 Register (sec_num = 5) */</span>
<a name="l07805"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga963c2dbe8bb27f43e849d2804a8ac8f0">07805</a> <span class="preprocessor">#define REG_PMECC_ECC10_5      REG_ACCESS(RoReg, 0xFFFFE1A8U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 10 Register (sec_num = 5) */</span>
<a name="l07806"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga4fe51c3f2dfa329fe5d1aa286a803ff6">07806</a> <span class="preprocessor">#define REG_PMECC_ECC0_6       REG_ACCESS(RoReg, 0xFFFFE1C0U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 0 Register (sec_num = 6) */</span>
<a name="l07807"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga6e5a38219b69efa384325130d8853b17">07807</a> <span class="preprocessor">#define REG_PMECC_ECC1_6       REG_ACCESS(RoReg, 0xFFFFE1C4U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 1 Register (sec_num = 6) */</span>
<a name="l07808"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga2ca8ad95d0539487c727ac2d82172e5e">07808</a> <span class="preprocessor">#define REG_PMECC_ECC2_6       REG_ACCESS(RoReg, 0xFFFFE1C8U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 2 Register (sec_num = 6) */</span>
<a name="l07809"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gacdf167bcc346b87218791e3dcbbe0caf">07809</a> <span class="preprocessor">#define REG_PMECC_ECC3_6       REG_ACCESS(RoReg, 0xFFFFE1CCU) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 3 Register (sec_num = 6) */</span>
<a name="l07810"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga217a398cbc98c6b524da1b8d5f400a7c">07810</a> <span class="preprocessor">#define REG_PMECC_ECC4_6       REG_ACCESS(RoReg, 0xFFFFE1D0U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 4 Register (sec_num = 6) */</span>
<a name="l07811"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga3d0323940adc5391b2a278c0ebbb04d6">07811</a> <span class="preprocessor">#define REG_PMECC_ECC5_6       REG_ACCESS(RoReg, 0xFFFFE1D4U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 5 Register (sec_num = 6) */</span>
<a name="l07812"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga7432dba4212256ef42b24a3f2e3e0d53">07812</a> <span class="preprocessor">#define REG_PMECC_ECC6_6       REG_ACCESS(RoReg, 0xFFFFE1D8U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 6 Register (sec_num = 6) */</span>
<a name="l07813"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga75949d2e9c29aa9b4527f3ff4bfa814a">07813</a> <span class="preprocessor">#define REG_PMECC_ECC7_6       REG_ACCESS(RoReg, 0xFFFFE1DCU) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 7 Register (sec_num = 6) */</span>
<a name="l07814"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaca668938051b3eef3d7cca1d9d068c5d">07814</a> <span class="preprocessor">#define REG_PMECC_ECC8_6       REG_ACCESS(RoReg, 0xFFFFE1E0U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 8 Register (sec_num = 6) */</span>
<a name="l07815"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaa3e8ede1a1679cc1936e1dbff9011cb0">07815</a> <span class="preprocessor">#define REG_PMECC_ECC9_6       REG_ACCESS(RoReg, 0xFFFFE1E4U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 9 Register (sec_num = 6) */</span>
<a name="l07816"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga4a1344f6a8d034e638033ca08984ddc8">07816</a> <span class="preprocessor">#define REG_PMECC_ECC10_6      REG_ACCESS(RoReg, 0xFFFFE1E8U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 10 Register (sec_num = 6) */</span>
<a name="l07817"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gadef1e43720db3ca2cac8f019d69a322b">07817</a> <span class="preprocessor">#define REG_PMECC_ECC0_7       REG_ACCESS(RoReg, 0xFFFFE200U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 0 Register (sec_num = 7) */</span>
<a name="l07818"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga2a22b6f4594f21ff25658a9b1315124a">07818</a> <span class="preprocessor">#define REG_PMECC_ECC1_7       REG_ACCESS(RoReg, 0xFFFFE204U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 1 Register (sec_num = 7) */</span>
<a name="l07819"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga71205c45b48ad0afdb928030b149fbd7">07819</a> <span class="preprocessor">#define REG_PMECC_ECC2_7       REG_ACCESS(RoReg, 0xFFFFE208U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 2 Register (sec_num = 7) */</span>
<a name="l07820"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gab58f33ba5a2d8f3ae207b16f936f2ff4">07820</a> <span class="preprocessor">#define REG_PMECC_ECC3_7       REG_ACCESS(RoReg, 0xFFFFE20CU) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 3 Register (sec_num = 7) */</span>
<a name="l07821"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gad84f774340011ae8e68be3fa3e244bdd">07821</a> <span class="preprocessor">#define REG_PMECC_ECC4_7       REG_ACCESS(RoReg, 0xFFFFE210U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 4 Register (sec_num = 7) */</span>
<a name="l07822"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaefe7711961b1d836cd1e37fe5702619a">07822</a> <span class="preprocessor">#define REG_PMECC_ECC5_7       REG_ACCESS(RoReg, 0xFFFFE214U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 5 Register (sec_num = 7) */</span>
<a name="l07823"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga8d5d4935bd877eb1669d02fe3a9fb2e1">07823</a> <span class="preprocessor">#define REG_PMECC_ECC6_7       REG_ACCESS(RoReg, 0xFFFFE218U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 6 Register (sec_num = 7) */</span>
<a name="l07824"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga47b5d59bd25d56742af87aa25ab8cd2d">07824</a> <span class="preprocessor">#define REG_PMECC_ECC7_7       REG_ACCESS(RoReg, 0xFFFFE21CU) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 7 Register (sec_num = 7) */</span>
<a name="l07825"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga6738635346e4b6b872014e6339e95a72">07825</a> <span class="preprocessor">#define REG_PMECC_ECC8_7       REG_ACCESS(RoReg, 0xFFFFE220U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 8 Register (sec_num = 7) */</span>
<a name="l07826"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga644accf90e07dabd3374df297d9b9c8f">07826</a> <span class="preprocessor">#define REG_PMECC_ECC9_7       REG_ACCESS(RoReg, 0xFFFFE224U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 9 Register (sec_num = 7) */</span>
<a name="l07827"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga7c64b9d7604077c13e796eba871f14e3">07827</a> <span class="preprocessor">#define REG_PMECC_ECC10_7      REG_ACCESS(RoReg, 0xFFFFE228U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC ECC 10 Register (sec_num = 7) */</span>
<a name="l07828"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga41b740b56c87524977e2a769575ec24f">07828</a> <span class="preprocessor">#define REG_PMECC_REM0_0       REG_ACCESS(RoReg, 0xFFFFE240U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 0 Register (sec_num = 0) */</span>
<a name="l07829"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gabb9f05936300e32f9774e111d3c5a81d">07829</a> <span class="preprocessor">#define REG_PMECC_REM1_0       REG_ACCESS(RoReg, 0xFFFFE244U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 1 Register (sec_num = 0) */</span>
<a name="l07830"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga87698678cf2807b41c399d5da031232e">07830</a> <span class="preprocessor">#define REG_PMECC_REM2_0       REG_ACCESS(RoReg, 0xFFFFE248U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 2 Register (sec_num = 0) */</span>
<a name="l07831"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaf476b0b438cbb3ff532611581b23af23">07831</a> <span class="preprocessor">#define REG_PMECC_REM3_0       REG_ACCESS(RoReg, 0xFFFFE24CU) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 3 Register (sec_num = 0) */</span>
<a name="l07832"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga407ed783c5316ec0e4b1d387079907a9">07832</a> <span class="preprocessor">#define REG_PMECC_REM4_0       REG_ACCESS(RoReg, 0xFFFFE250U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 4 Register (sec_num = 0) */</span>
<a name="l07833"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga3c73a202f595fea5a855ff71ffa49b60">07833</a> <span class="preprocessor">#define REG_PMECC_REM5_0       REG_ACCESS(RoReg, 0xFFFFE254U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 5 Register (sec_num = 0) */</span>
<a name="l07834"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga239f619744611b50e300fc2e31f79167">07834</a> <span class="preprocessor">#define REG_PMECC_REM6_0       REG_ACCESS(RoReg, 0xFFFFE258U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 6 Register (sec_num = 0) */</span>
<a name="l07835"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga44058301c08eef6c66be659543daf55f">07835</a> <span class="preprocessor">#define REG_PMECC_REM7_0       REG_ACCESS(RoReg, 0xFFFFE25CU) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 7 Register (sec_num = 0) */</span>
<a name="l07836"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gae83cdbe53f49ca7cfadfcbd48976d12c">07836</a> <span class="preprocessor">#define REG_PMECC_REM8_0       REG_ACCESS(RoReg, 0xFFFFE260U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 8 Register (sec_num = 0) */</span>
<a name="l07837"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga6fdd60f9c8e998b20a94ef646771d591">07837</a> <span class="preprocessor">#define REG_PMECC_REM9_0       REG_ACCESS(RoReg, 0xFFFFE264U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 9 Register (sec_num = 0) */</span>
<a name="l07838"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gab14d01f674d7e1932a6b7854ae361e48">07838</a> <span class="preprocessor">#define REG_PMECC_REM10_0      REG_ACCESS(RoReg, 0xFFFFE268U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 10 Register (sec_num = 0) */</span>
<a name="l07839"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gabe4202006cdf3163b79d5546c6155216">07839</a> <span class="preprocessor">#define REG_PMECC_REM11_0      REG_ACCESS(RoReg, 0xFFFFE26CU) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 11 Register (sec_num = 0) */</span>
<a name="l07840"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gace9434d88a0c36612760a3f8aea8d3cc">07840</a> <span class="preprocessor">#define REG_PMECC_REM0_1       REG_ACCESS(RoReg, 0xFFFFE280U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 0 Register (sec_num = 1) */</span>
<a name="l07841"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga04cfd56c02e038c67620ad5cc0298f3d">07841</a> <span class="preprocessor">#define REG_PMECC_REM1_1       REG_ACCESS(RoReg, 0xFFFFE284U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 1 Register (sec_num = 1) */</span>
<a name="l07842"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gae19b72686d7c82549fe3aa6048388e86">07842</a> <span class="preprocessor">#define REG_PMECC_REM2_1       REG_ACCESS(RoReg, 0xFFFFE288U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 2 Register (sec_num = 1) */</span>
<a name="l07843"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga399b72328b4055bc5f83032f4db0ce24">07843</a> <span class="preprocessor">#define REG_PMECC_REM3_1       REG_ACCESS(RoReg, 0xFFFFE28CU) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 3 Register (sec_num = 1) */</span>
<a name="l07844"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga2b80daf53a9ede2ecdae6b7f6b296d4a">07844</a> <span class="preprocessor">#define REG_PMECC_REM4_1       REG_ACCESS(RoReg, 0xFFFFE290U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 4 Register (sec_num = 1) */</span>
<a name="l07845"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga500325a331aea3dafbbcf44fb923df90">07845</a> <span class="preprocessor">#define REG_PMECC_REM5_1       REG_ACCESS(RoReg, 0xFFFFE294U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 5 Register (sec_num = 1) */</span>
<a name="l07846"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaf8fd7d5be9301b950936841b16b5c772">07846</a> <span class="preprocessor">#define REG_PMECC_REM6_1       REG_ACCESS(RoReg, 0xFFFFE298U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 6 Register (sec_num = 1) */</span>
<a name="l07847"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga0512d160bbc1e15844922c757958d5c6">07847</a> <span class="preprocessor">#define REG_PMECC_REM7_1       REG_ACCESS(RoReg, 0xFFFFE29CU) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 7 Register (sec_num = 1) */</span>
<a name="l07848"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaf5c9386180decea9ffc406655c56483e">07848</a> <span class="preprocessor">#define REG_PMECC_REM8_1       REG_ACCESS(RoReg, 0xFFFFE2A0U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 8 Register (sec_num = 1) */</span>
<a name="l07849"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga3f25f749370b4a63e1231433eceacb4d">07849</a> <span class="preprocessor">#define REG_PMECC_REM9_1       REG_ACCESS(RoReg, 0xFFFFE2A4U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 9 Register (sec_num = 1) */</span>
<a name="l07850"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga3efef919e315b8d56cd07a58f5c3646b">07850</a> <span class="preprocessor">#define REG_PMECC_REM10_1      REG_ACCESS(RoReg, 0xFFFFE2A8U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 10 Register (sec_num = 1) */</span>
<a name="l07851"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gac51454be3546027f29141ee1bc929357">07851</a> <span class="preprocessor">#define REG_PMECC_REM11_1      REG_ACCESS(RoReg, 0xFFFFE2ACU) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 11 Register (sec_num = 1) */</span>
<a name="l07852"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga3d6347b9fcf10cc1c518f41b2037422e">07852</a> <span class="preprocessor">#define REG_PMECC_REM0_2       REG_ACCESS(RoReg, 0xFFFFE2C0U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 0 Register (sec_num = 2) */</span>
<a name="l07853"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga837a78b79eb300083b75761c491963ed">07853</a> <span class="preprocessor">#define REG_PMECC_REM1_2       REG_ACCESS(RoReg, 0xFFFFE2C4U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 1 Register (sec_num = 2) */</span>
<a name="l07854"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga0541f0a3cf095a0be16c58b29e66817e">07854</a> <span class="preprocessor">#define REG_PMECC_REM2_2       REG_ACCESS(RoReg, 0xFFFFE2C8U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 2 Register (sec_num = 2) */</span>
<a name="l07855"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga6877835bc0a16e1cb7f3489ea02a5e84">07855</a> <span class="preprocessor">#define REG_PMECC_REM3_2       REG_ACCESS(RoReg, 0xFFFFE2CCU) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 3 Register (sec_num = 2) */</span>
<a name="l07856"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gabbfb96ad32f42177732b7d5e1ee662dc">07856</a> <span class="preprocessor">#define REG_PMECC_REM4_2       REG_ACCESS(RoReg, 0xFFFFE2D0U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 4 Register (sec_num = 2) */</span>
<a name="l07857"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga742fadca51505b80116576f288cd8e2d">07857</a> <span class="preprocessor">#define REG_PMECC_REM5_2       REG_ACCESS(RoReg, 0xFFFFE2D4U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 5 Register (sec_num = 2) */</span>
<a name="l07858"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga035c0c83b02ec24f37c95cadf863b7c7">07858</a> <span class="preprocessor">#define REG_PMECC_REM6_2       REG_ACCESS(RoReg, 0xFFFFE2D8U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 6 Register (sec_num = 2) */</span>
<a name="l07859"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gae05624cdb50c091b9eb1100c86fe86b7">07859</a> <span class="preprocessor">#define REG_PMECC_REM7_2       REG_ACCESS(RoReg, 0xFFFFE2DCU) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 7 Register (sec_num = 2) */</span>
<a name="l07860"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga1af64fc88b0e3dabea664f52efc50d8f">07860</a> <span class="preprocessor">#define REG_PMECC_REM8_2       REG_ACCESS(RoReg, 0xFFFFE2E0U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 8 Register (sec_num = 2) */</span>
<a name="l07861"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga6f1f63261cd18ee0b279cf9381d04777">07861</a> <span class="preprocessor">#define REG_PMECC_REM9_2       REG_ACCESS(RoReg, 0xFFFFE2E4U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 9 Register (sec_num = 2) */</span>
<a name="l07862"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga22f39699011c0e059e9f474eaa74afcb">07862</a> <span class="preprocessor">#define REG_PMECC_REM10_2      REG_ACCESS(RoReg, 0xFFFFE2E8U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 10 Register (sec_num = 2) */</span>
<a name="l07863"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga3d650f9a171725164e50f827b2eeaf8a">07863</a> <span class="preprocessor">#define REG_PMECC_REM11_2      REG_ACCESS(RoReg, 0xFFFFE2ECU) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 11 Register (sec_num = 2) */</span>
<a name="l07864"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaa7bad3e4183329c7ac54d9bab76912e9">07864</a> <span class="preprocessor">#define REG_PMECC_REM0_3       REG_ACCESS(RoReg, 0xFFFFE300U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 0 Register (sec_num = 3) */</span>
<a name="l07865"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gafcbc17b88457ea483f964abb23458cb0">07865</a> <span class="preprocessor">#define REG_PMECC_REM1_3       REG_ACCESS(RoReg, 0xFFFFE304U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 1 Register (sec_num = 3) */</span>
<a name="l07866"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga08dea0b77f5ef1646c0549700cecf761">07866</a> <span class="preprocessor">#define REG_PMECC_REM2_3       REG_ACCESS(RoReg, 0xFFFFE308U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 2 Register (sec_num = 3) */</span>
<a name="l07867"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga855d5e975f0042ab5b9b7877b502687f">07867</a> <span class="preprocessor">#define REG_PMECC_REM3_3       REG_ACCESS(RoReg, 0xFFFFE30CU) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 3 Register (sec_num = 3) */</span>
<a name="l07868"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaf4d59675e970bb06d3effa8044f04e55">07868</a> <span class="preprocessor">#define REG_PMECC_REM4_3       REG_ACCESS(RoReg, 0xFFFFE310U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 4 Register (sec_num = 3) */</span>
<a name="l07869"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga77338ccdb8b2f69ea88efacaf8aadb83">07869</a> <span class="preprocessor">#define REG_PMECC_REM5_3       REG_ACCESS(RoReg, 0xFFFFE314U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 5 Register (sec_num = 3) */</span>
<a name="l07870"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaf8a693fb1d591d576717325ae7bdac37">07870</a> <span class="preprocessor">#define REG_PMECC_REM6_3       REG_ACCESS(RoReg, 0xFFFFE318U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 6 Register (sec_num = 3) */</span>
<a name="l07871"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gae33311695c574059c9316e73aaa936d3">07871</a> <span class="preprocessor">#define REG_PMECC_REM7_3       REG_ACCESS(RoReg, 0xFFFFE31CU) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 7 Register (sec_num = 3) */</span>
<a name="l07872"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gad7480147bfcc6ba84075d13c21d4bfba">07872</a> <span class="preprocessor">#define REG_PMECC_REM8_3       REG_ACCESS(RoReg, 0xFFFFE320U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 8 Register (sec_num = 3) */</span>
<a name="l07873"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaa52b28fce9bfe9a8a48267cc7102577f">07873</a> <span class="preprocessor">#define REG_PMECC_REM9_3       REG_ACCESS(RoReg, 0xFFFFE324U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 9 Register (sec_num = 3) */</span>
<a name="l07874"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga4222a4968f2350eef8395826e5081592">07874</a> <span class="preprocessor">#define REG_PMECC_REM10_3      REG_ACCESS(RoReg, 0xFFFFE328U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 10 Register (sec_num = 3) */</span>
<a name="l07875"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gae4a8f0e1c337038c0a2ab86cbb395049">07875</a> <span class="preprocessor">#define REG_PMECC_REM11_3      REG_ACCESS(RoReg, 0xFFFFE32CU) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 11 Register (sec_num = 3) */</span>
<a name="l07876"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga98d0e50c83a3eeba99fb7da5aa0869b3">07876</a> <span class="preprocessor">#define REG_PMECC_REM0_4       REG_ACCESS(RoReg, 0xFFFFE340U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 0 Register (sec_num = 4) */</span>
<a name="l07877"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga3eac213d39d5ccc195762f727a3f3b69">07877</a> <span class="preprocessor">#define REG_PMECC_REM1_4       REG_ACCESS(RoReg, 0xFFFFE344U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 1 Register (sec_num = 4) */</span>
<a name="l07878"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gad05281e2a4848bb546511868559091f6">07878</a> <span class="preprocessor">#define REG_PMECC_REM2_4       REG_ACCESS(RoReg, 0xFFFFE348U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 2 Register (sec_num = 4) */</span>
<a name="l07879"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga3f2f53ae47efc2ff1d0467cc3ca72b08">07879</a> <span class="preprocessor">#define REG_PMECC_REM3_4       REG_ACCESS(RoReg, 0xFFFFE34CU) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 3 Register (sec_num = 4) */</span>
<a name="l07880"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga0329caeb4243cbd47ea9f3da8f252240">07880</a> <span class="preprocessor">#define REG_PMECC_REM4_4       REG_ACCESS(RoReg, 0xFFFFE350U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 4 Register (sec_num = 4) */</span>
<a name="l07881"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga3b5246054582eb40ddc04b1a1e237028">07881</a> <span class="preprocessor">#define REG_PMECC_REM5_4       REG_ACCESS(RoReg, 0xFFFFE354U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 5 Register (sec_num = 4) */</span>
<a name="l07882"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gae4200a112ed3f6068f5ac111e6702b42">07882</a> <span class="preprocessor">#define REG_PMECC_REM6_4       REG_ACCESS(RoReg, 0xFFFFE358U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 6 Register (sec_num = 4) */</span>
<a name="l07883"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga15272546a8213fdce46d74d3131d2287">07883</a> <span class="preprocessor">#define REG_PMECC_REM7_4       REG_ACCESS(RoReg, 0xFFFFE35CU) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 7 Register (sec_num = 4) */</span>
<a name="l07884"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga7a5b00fa4194429d23b419c53de76420">07884</a> <span class="preprocessor">#define REG_PMECC_REM8_4       REG_ACCESS(RoReg, 0xFFFFE360U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 8 Register (sec_num = 4) */</span>
<a name="l07885"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gacb94c59b15016fb420e4b6e3473caca1">07885</a> <span class="preprocessor">#define REG_PMECC_REM9_4       REG_ACCESS(RoReg, 0xFFFFE364U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 9 Register (sec_num = 4) */</span>
<a name="l07886"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga85e9036671c93b8beeabe06d3d596237">07886</a> <span class="preprocessor">#define REG_PMECC_REM10_4      REG_ACCESS(RoReg, 0xFFFFE368U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 10 Register (sec_num = 4) */</span>
<a name="l07887"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaf22fe66c13b9ecc6bcb30b39ca464369">07887</a> <span class="preprocessor">#define REG_PMECC_REM11_4      REG_ACCESS(RoReg, 0xFFFFE36CU) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 11 Register (sec_num = 4) */</span>
<a name="l07888"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga500326b0a3fa8e5b21018eef835c1fda">07888</a> <span class="preprocessor">#define REG_PMECC_REM0_5       REG_ACCESS(RoReg, 0xFFFFE380U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 0 Register (sec_num = 5) */</span>
<a name="l07889"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga61095c1250b75d2167850315c7f80852">07889</a> <span class="preprocessor">#define REG_PMECC_REM1_5       REG_ACCESS(RoReg, 0xFFFFE384U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 1 Register (sec_num = 5) */</span>
<a name="l07890"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaa1e4a8f1c7d0655ecde8ddfb260c7a0c">07890</a> <span class="preprocessor">#define REG_PMECC_REM2_5       REG_ACCESS(RoReg, 0xFFFFE388U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 2 Register (sec_num = 5) */</span>
<a name="l07891"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga161ba9016be787a1af126adcfad5a372">07891</a> <span class="preprocessor">#define REG_PMECC_REM3_5       REG_ACCESS(RoReg, 0xFFFFE38CU) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 3 Register (sec_num = 5) */</span>
<a name="l07892"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaf3ee8b215df133e702e3271b451884c4">07892</a> <span class="preprocessor">#define REG_PMECC_REM4_5       REG_ACCESS(RoReg, 0xFFFFE390U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 4 Register (sec_num = 5) */</span>
<a name="l07893"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gad4a36d7c50e33cd699695df40847ff10">07893</a> <span class="preprocessor">#define REG_PMECC_REM5_5       REG_ACCESS(RoReg, 0xFFFFE394U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 5 Register (sec_num = 5) */</span>
<a name="l07894"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaa247f14b5bc701e35f0ee2edefed87f7">07894</a> <span class="preprocessor">#define REG_PMECC_REM6_5       REG_ACCESS(RoReg, 0xFFFFE398U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 6 Register (sec_num = 5) */</span>
<a name="l07895"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga303dbbef35010da31ffe7add8a46756c">07895</a> <span class="preprocessor">#define REG_PMECC_REM7_5       REG_ACCESS(RoReg, 0xFFFFE39CU) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 7 Register (sec_num = 5) */</span>
<a name="l07896"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga71ac98f8decdca8ec5e767e56c9ea087">07896</a> <span class="preprocessor">#define REG_PMECC_REM8_5       REG_ACCESS(RoReg, 0xFFFFE3A0U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 8 Register (sec_num = 5) */</span>
<a name="l07897"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gad901ca3533b9fbad8f52f196a3a6c567">07897</a> <span class="preprocessor">#define REG_PMECC_REM9_5       REG_ACCESS(RoReg, 0xFFFFE3A4U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 9 Register (sec_num = 5) */</span>
<a name="l07898"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga8c1edf28ce307b54dd2b065fdc8f781a">07898</a> <span class="preprocessor">#define REG_PMECC_REM10_5      REG_ACCESS(RoReg, 0xFFFFE3A8U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 10 Register (sec_num = 5) */</span>
<a name="l07899"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga837dc5023fcc177ab90ce08733932663">07899</a> <span class="preprocessor">#define REG_PMECC_REM11_5      REG_ACCESS(RoReg, 0xFFFFE3ACU) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 11 Register (sec_num = 5) */</span>
<a name="l07900"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga472e410c9c330c8c0357e7bc08fd38e1">07900</a> <span class="preprocessor">#define REG_PMECC_REM0_6       REG_ACCESS(RoReg, 0xFFFFE3C0U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 0 Register (sec_num = 6) */</span>
<a name="l07901"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga5bc42e81cb867081760ad761d2562f6f">07901</a> <span class="preprocessor">#define REG_PMECC_REM1_6       REG_ACCESS(RoReg, 0xFFFFE3C4U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 1 Register (sec_num = 6) */</span>
<a name="l07902"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga61ee54641115300b509fd90e294a3439">07902</a> <span class="preprocessor">#define REG_PMECC_REM2_6       REG_ACCESS(RoReg, 0xFFFFE3C8U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 2 Register (sec_num = 6) */</span>
<a name="l07903"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga414e98e9eb35ae653c790547b9227d50">07903</a> <span class="preprocessor">#define REG_PMECC_REM3_6       REG_ACCESS(RoReg, 0xFFFFE3CCU) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 3 Register (sec_num = 6) */</span>
<a name="l07904"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga6a1f95a4d9f494f36a12a97e1a5a2650">07904</a> <span class="preprocessor">#define REG_PMECC_REM4_6       REG_ACCESS(RoReg, 0xFFFFE3D0U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 4 Register (sec_num = 6) */</span>
<a name="l07905"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga03b432667e78ccd76e4dc8f2a76ec253">07905</a> <span class="preprocessor">#define REG_PMECC_REM5_6       REG_ACCESS(RoReg, 0xFFFFE3D4U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 5 Register (sec_num = 6) */</span>
<a name="l07906"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gab471c8de8a196d09b83ac57a1c92c53e">07906</a> <span class="preprocessor">#define REG_PMECC_REM6_6       REG_ACCESS(RoReg, 0xFFFFE3D8U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 6 Register (sec_num = 6) */</span>
<a name="l07907"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga830c2c2c48794ad64378d635460b5105">07907</a> <span class="preprocessor">#define REG_PMECC_REM7_6       REG_ACCESS(RoReg, 0xFFFFE3DCU) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 7 Register (sec_num = 6) */</span>
<a name="l07908"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga9b9cabd408cc982c1bd48eda22a49081">07908</a> <span class="preprocessor">#define REG_PMECC_REM8_6       REG_ACCESS(RoReg, 0xFFFFE3E0U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 8 Register (sec_num = 6) */</span>
<a name="l07909"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gafe53ce88054aae309d48904a3d9595ed">07909</a> <span class="preprocessor">#define REG_PMECC_REM9_6       REG_ACCESS(RoReg, 0xFFFFE3E4U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 9 Register (sec_num = 6) */</span>
<a name="l07910"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga03cf42e51ef437862bb0c1f8d2569064">07910</a> <span class="preprocessor">#define REG_PMECC_REM10_6      REG_ACCESS(RoReg, 0xFFFFE3E8U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 10 Register (sec_num = 6) */</span>
<a name="l07911"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga63388ac788f49d7e2b7573dee198703c">07911</a> <span class="preprocessor">#define REG_PMECC_REM11_6      REG_ACCESS(RoReg, 0xFFFFE3ECU) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 11 Register (sec_num = 6) */</span>
<a name="l07912"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga8a185207e95647684f19e3f491aa836f">07912</a> <span class="preprocessor">#define REG_PMECC_REM0_7       REG_ACCESS(RoReg, 0xFFFFE400U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 0 Register (sec_num = 7) */</span>
<a name="l07913"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gae59d03930146f571ea66f59d8011292d">07913</a> <span class="preprocessor">#define REG_PMECC_REM1_7       REG_ACCESS(RoReg, 0xFFFFE404U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 1 Register (sec_num = 7) */</span>
<a name="l07914"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gad2fafbf3f4ce597ec302e59e158b013d">07914</a> <span class="preprocessor">#define REG_PMECC_REM2_7       REG_ACCESS(RoReg, 0xFFFFE408U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 2 Register (sec_num = 7) */</span>
<a name="l07915"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga580b4a0f1f21f59d4a4eebc7843989a6">07915</a> <span class="preprocessor">#define REG_PMECC_REM3_7       REG_ACCESS(RoReg, 0xFFFFE40CU) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 3 Register (sec_num = 7) */</span>
<a name="l07916"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga13c6191902f64b6d8ca935c107b439f8">07916</a> <span class="preprocessor">#define REG_PMECC_REM4_7       REG_ACCESS(RoReg, 0xFFFFE410U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 4 Register (sec_num = 7) */</span>
<a name="l07917"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gadd5fb547aba564abe5429a58ec8bd74d">07917</a> <span class="preprocessor">#define REG_PMECC_REM5_7       REG_ACCESS(RoReg, 0xFFFFE414U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 5 Register (sec_num = 7) */</span>
<a name="l07918"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga32602aaf69dbcdbb4dea6b160b410e59">07918</a> <span class="preprocessor">#define REG_PMECC_REM6_7       REG_ACCESS(RoReg, 0xFFFFE418U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 6 Register (sec_num = 7) */</span>
<a name="l07919"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga48ec5bfdcf09912676ebd745df6b001c">07919</a> <span class="preprocessor">#define REG_PMECC_REM7_7       REG_ACCESS(RoReg, 0xFFFFE41CU) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 7 Register (sec_num = 7) */</span>
<a name="l07920"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga79edc363698c8e367050595266eecb86">07920</a> <span class="preprocessor">#define REG_PMECC_REM8_7       REG_ACCESS(RoReg, 0xFFFFE420U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 8 Register (sec_num = 7) */</span>
<a name="l07921"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaf7a7a98553ce742418afa163674cc590">07921</a> <span class="preprocessor">#define REG_PMECC_REM9_7       REG_ACCESS(RoReg, 0xFFFFE424U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 9 Register (sec_num = 7) */</span>
<a name="l07922"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga9ac6680125285181a1799c28e25e98fa">07922</a> <span class="preprocessor">#define REG_PMECC_REM10_7      REG_ACCESS(RoReg, 0xFFFFE428U) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 10 Register (sec_num = 7) */</span>
<a name="l07923"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga48d95b4252e904186a0038123816e957">07923</a> <span class="preprocessor">#define REG_PMECC_REM11_7      REG_ACCESS(RoReg, 0xFFFFE42CU) </span><span class="comment">/**&lt; \brief (PMECC) PMECC REM 11 Register (sec_num = 7) */</span>
<a name="l07924"></a>07924 <span class="comment">/* ========== Register definition for PMERRLOC peripheral ========== */</span>
<a name="l07925"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gade3f6dd18c066ed3a38fae75a8857343">07925</a> <span class="preprocessor">#define REG_PMERRLOC_ELCFG     REG_ACCESS(RwReg, 0xFFFFE600U) </span><span class="comment">/**&lt; \brief (PMERRLOC) Error Location Configuration Register */</span>
<a name="l07926"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga97a75cf1d0db6f3d6449a0bdc1552973">07926</a> <span class="preprocessor">#define REG_PMERRLOC_ELPRIM    REG_ACCESS(RoReg, 0xFFFFE604U) </span><span class="comment">/**&lt; \brief (PMERRLOC) Error Location Primitive Register */</span>
<a name="l07927"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga0cedbecc3a1b97632f386c8f258c9fd7">07927</a> <span class="preprocessor">#define REG_PMERRLOC_ELEN      REG_ACCESS(RwReg, 0xFFFFE608U) </span><span class="comment">/**&lt; \brief (PMERRLOC) Error Location Enable Register */</span>
<a name="l07928"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaf99c6607e76b7b9e8a8a827d267206f2">07928</a> <span class="preprocessor">#define REG_PMERRLOC_ELDIS     REG_ACCESS(RwReg, 0xFFFFE60CU) </span><span class="comment">/**&lt; \brief (PMERRLOC) Error Location Disable Register */</span>
<a name="l07929"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gafb5579b14d83702f35456fdcffc99152">07929</a> <span class="preprocessor">#define REG_PMERRLOC_ELSR      REG_ACCESS(RwReg, 0xFFFFE610U) </span><span class="comment">/**&lt; \brief (PMERRLOC) Error Location Status Register */</span>
<a name="l07930"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga499ccecbd13b8389c8c53087c97e9341">07930</a> <span class="preprocessor">#define REG_PMERRLOC_ELIER     REG_ACCESS(RoReg, 0xFFFFE614U) </span><span class="comment">/**&lt; \brief (PMERRLOC) Error Location Interrupt Enable register */</span>
<a name="l07931"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaa6ca4aba01acc006e60dab97b4aa62b0">07931</a> <span class="preprocessor">#define REG_PMERRLOC_ELIDR     REG_ACCESS(RoReg, 0xFFFFE618U) </span><span class="comment">/**&lt; \brief (PMERRLOC) Error Location Interrupt Disable Register */</span>
<a name="l07932"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gad4d208d675116e67e8b2565beda7beca">07932</a> <span class="preprocessor">#define REG_PMERRLOC_ELIMR     REG_ACCESS(RoReg, 0xFFFFE61CU) </span><span class="comment">/**&lt; \brief (PMERRLOC) Error Location Interrupt Mask Register */</span>
<a name="l07933"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga57301fb3eb629ae5754951fd35f00c7f">07933</a> <span class="preprocessor">#define REG_PMERRLOC_ELISR     REG_ACCESS(RoReg, 0xFFFFE620U) </span><span class="comment">/**&lt; \brief (PMERRLOC) Error Location Interrupt Status Register */</span>
<a name="l07934"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga385bb08dfe048d6626425c247eef1278">07934</a> <span class="preprocessor">#define REG_PMERRLOC_SIGMA     REG_ACCESS(RwReg, 0xFFFFE628U) </span><span class="comment">/**&lt; \brief (PMERRLOC) PMECC SIGMA 0 Register */</span>
<a name="l07935"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga3dd86875361bc13b738a8e2a0480f288">07935</a> <span class="preprocessor">#define REG_PMERRLOC_EL        REG_ACCESS(RoReg, 0xFFFFE68CU) </span><span class="comment">/**&lt; \brief (PMERRLOC) PMECC Error Location 0 Register */</span>
<a name="l07936"></a>07936 <span class="comment">/* ========== Register definition for DDRSDRC peripheral ========== */</span>
<a name="l07937"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gab02bd2b37994b732084cbbf49da2e977">07937</a> <span class="preprocessor">#define REG_DDRSDRC_MR         REG_ACCESS(RwReg, 0xFFFFE800U) </span><span class="comment">/**&lt; \brief (DDRSDRC) DDRSDRC Mode Register */</span>
<a name="l07938"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gafca8cf8bc9335a59a29cb500af57749d">07938</a> <span class="preprocessor">#define REG_DDRSDRC_RTR        REG_ACCESS(RwReg, 0xFFFFE804U) </span><span class="comment">/**&lt; \brief (DDRSDRC) DDRSDRC Refresh Timer Register */</span>
<a name="l07939"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga86512ce986e90d37389058d910928794">07939</a> <span class="preprocessor">#define REG_DDRSDRC_CR         REG_ACCESS(RwReg, 0xFFFFE808U) </span><span class="comment">/**&lt; \brief (DDRSDRC) DDRSDRC Configuration Register */</span>
<a name="l07940"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga5bfb363dc8f9a33a4c0d1f68a63aa9b5">07940</a> <span class="preprocessor">#define REG_DDRSDRC_TPR0       REG_ACCESS(RwReg, 0xFFFFE80CU) </span><span class="comment">/**&lt; \brief (DDRSDRC) DDRSDRC Timing Parameter 0 Register */</span>
<a name="l07941"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga0f2e8ca1a60cf3499c545852ab5a0c6b">07941</a> <span class="preprocessor">#define REG_DDRSDRC_TPR1       REG_ACCESS(RwReg, 0xFFFFE810U) </span><span class="comment">/**&lt; \brief (DDRSDRC) DDRSDRC Timing Parameter 1 Register */</span>
<a name="l07942"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga412dbabc611edbef44cc3beacf7c936b">07942</a> <span class="preprocessor">#define REG_DDRSDRC_TPR2       REG_ACCESS(RwReg, 0xFFFFE814U) </span><span class="comment">/**&lt; \brief (DDRSDRC) DDRSDRC Timing Parameter 2 Register */</span>
<a name="l07943"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga60baa03f7d99c219941d1ee91b00e31e">07943</a> <span class="preprocessor">#define REG_DDRSDRC_LPR        REG_ACCESS(RwReg, 0xFFFFE81CU) </span><span class="comment">/**&lt; \brief (DDRSDRC) DDRSDRC Low-power Register */</span>
<a name="l07944"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga4d2df04b19c48f769c665a7f19199116">07944</a> <span class="preprocessor">#define REG_DDRSDRC_MD         REG_ACCESS(RwReg, 0xFFFFE820U) </span><span class="comment">/**&lt; \brief (DDRSDRC) DDRSDRC Memory Device Register */</span>
<a name="l07945"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga5f29077ef700ec66461121b023652557">07945</a> <span class="preprocessor">#define REG_DDRSDRC_DLL        REG_ACCESS(RoReg, 0xFFFFE824U) </span><span class="comment">/**&lt; \brief (DDRSDRC) DDRSDRC DLL Information Register */</span>
<a name="l07946"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga2913fc45043580c1174f83a6831c24ac">07946</a> <span class="preprocessor">#define REG_DDRSDRC_HS         REG_ACCESS(RwReg, 0xFFFFE82CU) </span><span class="comment">/**&lt; \brief (DDRSDRC) DDRSDRC High Speed Register */</span>
<a name="l07947"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gabf7aa4c051b28c48c6dd6100fced82d4">07947</a> <span class="preprocessor">#define REG_DDRSDRC_WPMR       REG_ACCESS(RwReg, 0xFFFFE8E4U) </span><span class="comment">/**&lt; \brief (DDRSDRC) DDRSDRC Write Protect Mode Register */</span>
<a name="l07948"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gadaeeee926bf1a858ebb808afa8447c16">07948</a> <span class="preprocessor">#define REG_DDRSDRC_WPSR       REG_ACCESS(RoReg, 0xFFFFE8E8U) </span><span class="comment">/**&lt; \brief (DDRSDRC) DDRSDRC Write Protect Status Register */</span>
<a name="l07949"></a>07949 <span class="comment">/* ========== Register definition for SMC peripheral ========== */</span>
<a name="l07950"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaef0fcca631a62c4560459354372b7372">07950</a> <span class="preprocessor">#define REG_SMC_SETUP0         REG_ACCESS(RwReg, 0xFFFFEA00U) </span><span class="comment">/**&lt; \brief (SMC) SMC Setup Register (CS_number = 0) */</span>
<a name="l07951"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga14dc5cc49a30611132b53a8b4f7ce856">07951</a> <span class="preprocessor">#define REG_SMC_PULSE0         REG_ACCESS(RwReg, 0xFFFFEA04U) </span><span class="comment">/**&lt; \brief (SMC) SMC Pulse Register (CS_number = 0) */</span>
<a name="l07952"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga6dc4cb8414626d53e9363d5173a5011c">07952</a> <span class="preprocessor">#define REG_SMC_CYCLE0         REG_ACCESS(RwReg, 0xFFFFEA08U) </span><span class="comment">/**&lt; \brief (SMC) SMC Cycle Register (CS_number = 0) */</span>
<a name="l07953"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga46a0efcddbd445742a22bdea229d9508">07953</a> <span class="preprocessor">#define REG_SMC_MODE0          REG_ACCESS(RwReg, 0xFFFFEA0CU) </span><span class="comment">/**&lt; \brief (SMC) SMC Mode Register (CS_number = 0) */</span>
<a name="l07954"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga69959d343f602369d297e75e595685c8">07954</a> <span class="preprocessor">#define REG_SMC_SETUP1         REG_ACCESS(RwReg, 0xFFFFEA10U) </span><span class="comment">/**&lt; \brief (SMC) SMC Setup Register (CS_number = 1) */</span>
<a name="l07955"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga91479b248880a049fd5fef8259f038f2">07955</a> <span class="preprocessor">#define REG_SMC_PULSE1         REG_ACCESS(RwReg, 0xFFFFEA14U) </span><span class="comment">/**&lt; \brief (SMC) SMC Pulse Register (CS_number = 1) */</span>
<a name="l07956"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gade93e59127bcc42bb89fa6e155ba67a6">07956</a> <span class="preprocessor">#define REG_SMC_CYCLE1         REG_ACCESS(RwReg, 0xFFFFEA18U) </span><span class="comment">/**&lt; \brief (SMC) SMC Cycle Register (CS_number = 1) */</span>
<a name="l07957"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gac4f2062d159c92d609d309dedf0ba143">07957</a> <span class="preprocessor">#define REG_SMC_MODE1          REG_ACCESS(RwReg, 0xFFFFEA1CU) </span><span class="comment">/**&lt; \brief (SMC) SMC Mode Register (CS_number = 1) */</span>
<a name="l07958"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gad8e86dbf9e3b9934f151f91dd17195cc">07958</a> <span class="preprocessor">#define REG_SMC_SETUP2         REG_ACCESS(RwReg, 0xFFFFEA20U) </span><span class="comment">/**&lt; \brief (SMC) SMC Setup Register (CS_number = 2) */</span>
<a name="l07959"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga4603b3006c6fb4b2eb07092bd1f019d0">07959</a> <span class="preprocessor">#define REG_SMC_PULSE2         REG_ACCESS(RwReg, 0xFFFFEA24U) </span><span class="comment">/**&lt; \brief (SMC) SMC Pulse Register (CS_number = 2) */</span>
<a name="l07960"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga4686eb8107a5017cce8050c43a828e28">07960</a> <span class="preprocessor">#define REG_SMC_CYCLE2         REG_ACCESS(RwReg, 0xFFFFEA28U) </span><span class="comment">/**&lt; \brief (SMC) SMC Cycle Register (CS_number = 2) */</span>
<a name="l07961"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga7e16a158dccd635797b97e8c182b66e9">07961</a> <span class="preprocessor">#define REG_SMC_MODE2          REG_ACCESS(RwReg, 0xFFFFEA2CU) </span><span class="comment">/**&lt; \brief (SMC) SMC Mode Register (CS_number = 2) */</span>
<a name="l07962"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga00f31a57dceea892024aa12921088f6a">07962</a> <span class="preprocessor">#define REG_SMC_SETUP3         REG_ACCESS(RwReg, 0xFFFFEA30U) </span><span class="comment">/**&lt; \brief (SMC) SMC Setup Register (CS_number = 3) */</span>
<a name="l07963"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga9edf285da417eae7a57d8a15f47d2c92">07963</a> <span class="preprocessor">#define REG_SMC_PULSE3         REG_ACCESS(RwReg, 0xFFFFEA34U) </span><span class="comment">/**&lt; \brief (SMC) SMC Pulse Register (CS_number = 3) */</span>
<a name="l07964"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga72bf1f2ba872ccf5fc6b585144b03e87">07964</a> <span class="preprocessor">#define REG_SMC_CYCLE3         REG_ACCESS(RwReg, 0xFFFFEA38U) </span><span class="comment">/**&lt; \brief (SMC) SMC Cycle Register (CS_number = 3) */</span>
<a name="l07965"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gae5bdf0f49426a7fc69b0e3cd2fc554ae">07965</a> <span class="preprocessor">#define REG_SMC_MODE3          REG_ACCESS(RwReg, 0xFFFFEA3CU) </span><span class="comment">/**&lt; \brief (SMC) SMC Mode Register (CS_number = 3) */</span>
<a name="l07966"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga2ee230fe243eb7ffdcadf1b679adbf68">07966</a> <span class="preprocessor">#define REG_SMC_SETUP4         REG_ACCESS(RwReg, 0xFFFFEA40U) </span><span class="comment">/**&lt; \brief (SMC) SMC Setup Register (CS_number = 4) */</span>
<a name="l07967"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga2a6b45aa5318e24ebc094824736a7562">07967</a> <span class="preprocessor">#define REG_SMC_PULSE4         REG_ACCESS(RwReg, 0xFFFFEA44U) </span><span class="comment">/**&lt; \brief (SMC) SMC Pulse Register (CS_number = 4) */</span>
<a name="l07968"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gadbd08220a7716f14050c04cd47beb096">07968</a> <span class="preprocessor">#define REG_SMC_CYCLE4         REG_ACCESS(RwReg, 0xFFFFEA48U) </span><span class="comment">/**&lt; \brief (SMC) SMC Cycle Register (CS_number = 4) */</span>
<a name="l07969"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga7416c0f6c9d445538418d084d23e90ad">07969</a> <span class="preprocessor">#define REG_SMC_MODE4          REG_ACCESS(RwReg, 0xFFFFEA4CU) </span><span class="comment">/**&lt; \brief (SMC) SMC Mode Register (CS_number = 4) */</span>
<a name="l07970"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga01c016134304ddd96ef6a4e9adf7bcc9">07970</a> <span class="preprocessor">#define REG_SMC_SETUP5         REG_ACCESS(RwReg, 0xFFFFEA50U) </span><span class="comment">/**&lt; \brief (SMC) SMC Setup Register (CS_number = 5) */</span>
<a name="l07971"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gae2b0d4e024bcb01a6ea5f574dc25d1aa">07971</a> <span class="preprocessor">#define REG_SMC_PULSE5         REG_ACCESS(RwReg, 0xFFFFEA54U) </span><span class="comment">/**&lt; \brief (SMC) SMC Pulse Register (CS_number = 5) */</span>
<a name="l07972"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga72f7f70fc765e864513a81711ef0f3fd">07972</a> <span class="preprocessor">#define REG_SMC_CYCLE5         REG_ACCESS(RwReg, 0xFFFFEA58U) </span><span class="comment">/**&lt; \brief (SMC) SMC Cycle Register (CS_number = 5) */</span>
<a name="l07973"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gadafafa73b698857407a67d28d4845eeb">07973</a> <span class="preprocessor">#define REG_SMC_MODE5          REG_ACCESS(RwReg, 0xFFFFEA5CU) </span><span class="comment">/**&lt; \brief (SMC) SMC Mode Register (CS_number = 5) */</span>
<a name="l07974"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga159ddd552283843e1bae53a6328cb64e">07974</a> <span class="preprocessor">#define REG_SMC_DELAY1         REG_ACCESS(RwReg, 0xFFFFEAC0U) </span><span class="comment">/**&lt; \brief (SMC) SMC Delay on I/O */</span>
<a name="l07975"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga45b10225f5f59f3d48e6be27a008c541">07975</a> <span class="preprocessor">#define REG_SMC_DELAY2         REG_ACCESS(RwReg, 0xFFFFEAC4U) </span><span class="comment">/**&lt; \brief (SMC) SMC Delay on I/O */</span>
<a name="l07976"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga1f7b1f1b549e035763f574b29dfc6c72">07976</a> <span class="preprocessor">#define REG_SMC_DELAY3         REG_ACCESS(RwReg, 0xFFFFEAC8U) </span><span class="comment">/**&lt; \brief (SMC) SMC Delay on I/O */</span>
<a name="l07977"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga011dc025544672487b927a15801ddc7d">07977</a> <span class="preprocessor">#define REG_SMC_DELAY4         REG_ACCESS(RwReg, 0xFFFFEACCU) </span><span class="comment">/**&lt; \brief (SMC) SMC Delay on I/O */</span>
<a name="l07978"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga1eb285a621fb511483bda112d5047efe">07978</a> <span class="preprocessor">#define REG_SMC_DELAY5         REG_ACCESS(RwReg, 0xFFFFEAD0U) </span><span class="comment">/**&lt; \brief (SMC) SMC Delay on I/O */</span>
<a name="l07979"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaf3442e0eabaab0274aaaeca9281e19bc">07979</a> <span class="preprocessor">#define REG_SMC_DELAY6         REG_ACCESS(RwReg, 0xFFFFEAD4U) </span><span class="comment">/**&lt; \brief (SMC) SMC Delay on I/O */</span>
<a name="l07980"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gafadaf760c0b56525b212e175c25bcabc">07980</a> <span class="preprocessor">#define REG_SMC_DELAY7         REG_ACCESS(RwReg, 0xFFFFEAD8U) </span><span class="comment">/**&lt; \brief (SMC) SMC Delay on I/O */</span>
<a name="l07981"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gab9608bd799996e43cbb6f16935a2a9d8">07981</a> <span class="preprocessor">#define REG_SMC_DELAY8         REG_ACCESS(RwReg, 0xFFFFEADCU) </span><span class="comment">/**&lt; \brief (SMC) SMC Delay on I/O */</span>
<a name="l07982"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gab0d9a8ca640bf499938442f657b588f5">07982</a> <span class="preprocessor">#define REG_SMC_WPMR           REG_ACCESS(RwReg, 0xFFFFEAE4U) </span><span class="comment">/**&lt; \brief (SMC) SMC Write Protect Mode Register */</span>
<a name="l07983"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga4c2159504e2b295df553873848319206">07983</a> <span class="preprocessor">#define REG_SMC_WPSR           REG_ACCESS(RoReg, 0xFFFFEAE8U) </span><span class="comment">/**&lt; \brief (SMC) SMC Write Protect Status Register */</span>
<a name="l07984"></a>07984 <span class="comment">/* ========== Register definition for DMAC0 peripheral ========== */</span>
<a name="l07985"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga8eda83f4844609c38495d86de111943d">07985</a> <span class="preprocessor">#define REG_DMAC0_GCFG         REG_ACCESS(RwReg, 0xFFFFEC00U) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Global Configuration Register */</span>
<a name="l07986"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gae8f976a4406d512c3e94a0d8310f2f8e">07986</a> <span class="preprocessor">#define REG_DMAC0_EN           REG_ACCESS(RwReg, 0xFFFFEC04U) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Enable Register */</span>
<a name="l07987"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga56cf216c814a1f7e2940bd66bf6f27ef">07987</a> <span class="preprocessor">#define REG_DMAC0_SREQ         REG_ACCESS(RwReg, 0xFFFFEC08U) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Software Single Request Register */</span>
<a name="l07988"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga9ba515ea95bfccc9161e7fdd7a275f27">07988</a> <span class="preprocessor">#define REG_DMAC0_CREQ         REG_ACCESS(RwReg, 0xFFFFEC0CU) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Software Chunk Transfer Request Register */</span>
<a name="l07989"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gac73a445d1da7fe4731fc1931333ce09a">07989</a> <span class="preprocessor">#define REG_DMAC0_LAST         REG_ACCESS(RwReg, 0xFFFFEC10U) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Software Last Transfer Flag Register */</span>
<a name="l07990"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gac7d95082904eede25c4e1e920db117ec">07990</a> <span class="preprocessor">#define REG_DMAC0_EBCIER       REG_ACCESS(WoReg, 0xFFFFEC18U) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer Transfer Completed Interrupt Enable register. */</span>
<a name="l07991"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga4a57a5984f157c3a6fce19f54aa664f3">07991</a> <span class="preprocessor">#define REG_DMAC0_EBCIDR       REG_ACCESS(WoReg, 0xFFFFEC1CU) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer Transfer Completed Interrupt Disable register. */</span>
<a name="l07992"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gad81bde8d82a0a3d6b6d67b6199a4e47c">07992</a> <span class="preprocessor">#define REG_DMAC0_EBCIMR       REG_ACCESS(RoReg, 0xFFFFEC20U) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer transfer completed Mask Register. */</span>
<a name="l07993"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga51afe7113aee5bea5bae89dd89e73669">07993</a> <span class="preprocessor">#define REG_DMAC0_EBCISR       REG_ACCESS(RoReg, 0xFFFFEC24U) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer transfer completed Status Register. */</span>
<a name="l07994"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga251f6ce2c4c0c7e4df69821e096959fe">07994</a> <span class="preprocessor">#define REG_DMAC0_CHER         REG_ACCESS(WoReg, 0xFFFFEC28U) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Channel Handler Enable Register */</span>
<a name="l07995"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga9e39b28f0049545f5d04c485ef0fff46">07995</a> <span class="preprocessor">#define REG_DMAC0_CHDR         REG_ACCESS(WoReg, 0xFFFFEC2CU) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Channel Handler Disable Register */</span>
<a name="l07996"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga3139185dec955c8ddf8492fcff59a56b">07996</a> <span class="preprocessor">#define REG_DMAC0_CHSR         REG_ACCESS(RoReg, 0xFFFFEC30U) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Channel Handler Status Register */</span>
<a name="l07997"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga98797e23569cc4645a62e39422c8977f">07997</a> <span class="preprocessor">#define REG_DMAC0_SADDR0       REG_ACCESS(RwReg, 0xFFFFEC3CU) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Channel Source Address Register (ch_num = 0) */</span>
<a name="l07998"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga95e3858e9122034e514e3fb686a4098b">07998</a> <span class="preprocessor">#define REG_DMAC0_DADDR0       REG_ACCESS(RwReg, 0xFFFFEC40U) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Channel Destination Address Register (ch_num = 0) */</span>
<a name="l07999"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga8fcd08a491cc0885eb5dfbf49a9301af">07999</a> <span class="preprocessor">#define REG_DMAC0_DSCR0        REG_ACCESS(RwReg, 0xFFFFEC44U) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Channel Descriptor Address Register (ch_num = 0) */</span>
<a name="l08000"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gac922f7c448c040119aa61cbbbf82fedd">08000</a> <span class="preprocessor">#define REG_DMAC0_CTRLA0       REG_ACCESS(RwReg, 0xFFFFEC48U) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Channel Control A Register (ch_num = 0) */</span>
<a name="l08001"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaa9dd2b6517ecb41b47d812a4d28d8f84">08001</a> <span class="preprocessor">#define REG_DMAC0_CTRLB0       REG_ACCESS(RwReg, 0xFFFFEC4CU) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Channel Control B Register (ch_num = 0) */</span>
<a name="l08002"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gafffaed70e175f71892bb10eefea0b4d8">08002</a> <span class="preprocessor">#define REG_DMAC0_CFG0         REG_ACCESS(RwReg, 0xFFFFEC50U) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Channel Configuration Register (ch_num = 0) */</span>
<a name="l08003"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga56df4e91c2a2a1291df7b828e9bcda79">08003</a> <span class="preprocessor">#define REG_DMAC0_SPIP0        REG_ACCESS(RwReg, 0xFFFFEC54U) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Channel Source Picture-in-Picture Configuration Register (ch_num = 0) */</span>
<a name="l08004"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga4235266b0f149092ba1ad45289412faa">08004</a> <span class="preprocessor">#define REG_DMAC0_DPIP0        REG_ACCESS(RwReg, 0xFFFFEC58U) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Channel Destination Picture-in-Picture Configuration Register (ch_num = 0) */</span>
<a name="l08005"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga8b5e48fdeeac25e7a3c8deef27a0ea3d">08005</a> <span class="preprocessor">#define REG_DMAC0_SADDR1       REG_ACCESS(RwReg, 0xFFFFEC64U) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Channel Source Address Register (ch_num = 1) */</span>
<a name="l08006"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga75effa13a7c4f413699231094bf9c654">08006</a> <span class="preprocessor">#define REG_DMAC0_DADDR1       REG_ACCESS(RwReg, 0xFFFFEC68U) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Channel Destination Address Register (ch_num = 1) */</span>
<a name="l08007"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gae64c458e5dbec19eaf79f1e09fd50f99">08007</a> <span class="preprocessor">#define REG_DMAC0_DSCR1        REG_ACCESS(RwReg, 0xFFFFEC6CU) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Channel Descriptor Address Register (ch_num = 1) */</span>
<a name="l08008"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaa5896c4def41834321fa094cbcb5ecdb">08008</a> <span class="preprocessor">#define REG_DMAC0_CTRLA1       REG_ACCESS(RwReg, 0xFFFFEC70U) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Channel Control A Register (ch_num = 1) */</span>
<a name="l08009"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga19e8baf56e4b8c255c87400359034fa1">08009</a> <span class="preprocessor">#define REG_DMAC0_CTRLB1       REG_ACCESS(RwReg, 0xFFFFEC74U) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Channel Control B Register (ch_num = 1) */</span>
<a name="l08010"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga64245aaa562d188f1a9e6e00256f8277">08010</a> <span class="preprocessor">#define REG_DMAC0_CFG1         REG_ACCESS(RwReg, 0xFFFFEC78U) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Channel Configuration Register (ch_num = 1) */</span>
<a name="l08011"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga1bc74927f3b605db16889256013b94d3">08011</a> <span class="preprocessor">#define REG_DMAC0_SPIP1        REG_ACCESS(RwReg, 0xFFFFEC7CU) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Channel Source Picture-in-Picture Configuration Register (ch_num = 1) */</span>
<a name="l08012"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gabfb0a036b75f7a906b816d9559b91d96">08012</a> <span class="preprocessor">#define REG_DMAC0_DPIP1        REG_ACCESS(RwReg, 0xFFFFEC80U) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Channel Destination Picture-in-Picture Configuration Register (ch_num = 1) */</span>
<a name="l08013"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaa930436b3db4469f08add5821d78a061">08013</a> <span class="preprocessor">#define REG_DMAC0_SADDR2       REG_ACCESS(RwReg, 0xFFFFEC8CU) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Channel Source Address Register (ch_num = 2) */</span>
<a name="l08014"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gabf395759af474b5ed824bc2edb85d72c">08014</a> <span class="preprocessor">#define REG_DMAC0_DADDR2       REG_ACCESS(RwReg, 0xFFFFEC90U) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Channel Destination Address Register (ch_num = 2) */</span>
<a name="l08015"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga1353576c8aeb29ed67774677d05c4de2">08015</a> <span class="preprocessor">#define REG_DMAC0_DSCR2        REG_ACCESS(RwReg, 0xFFFFEC94U) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Channel Descriptor Address Register (ch_num = 2) */</span>
<a name="l08016"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga8a35babb24eb0abb0693b0c0f238a9e0">08016</a> <span class="preprocessor">#define REG_DMAC0_CTRLA2       REG_ACCESS(RwReg, 0xFFFFEC98U) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Channel Control A Register (ch_num = 2) */</span>
<a name="l08017"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga0322986b119452bf2866ced51a2d291b">08017</a> <span class="preprocessor">#define REG_DMAC0_CTRLB2       REG_ACCESS(RwReg, 0xFFFFEC9CU) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Channel Control B Register (ch_num = 2) */</span>
<a name="l08018"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gae06fe4dc5aabb6a74347fa9d45dd6b1c">08018</a> <span class="preprocessor">#define REG_DMAC0_CFG2         REG_ACCESS(RwReg, 0xFFFFECA0U) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Channel Configuration Register (ch_num = 2) */</span>
<a name="l08019"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga6e574868442eadaafa30f79632d51ad0">08019</a> <span class="preprocessor">#define REG_DMAC0_SPIP2        REG_ACCESS(RwReg, 0xFFFFECA4U) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Channel Source Picture-in-Picture Configuration Register (ch_num = 2) */</span>
<a name="l08020"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga5f774a17272d91571a79edbd4c9b45ea">08020</a> <span class="preprocessor">#define REG_DMAC0_DPIP2        REG_ACCESS(RwReg, 0xFFFFECA8U) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Channel Destination Picture-in-Picture Configuration Register (ch_num = 2) */</span>
<a name="l08021"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gac6be4b365455b60991d23f7099264051">08021</a> <span class="preprocessor">#define REG_DMAC0_SADDR3       REG_ACCESS(RwReg, 0xFFFFECB4U) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Channel Source Address Register (ch_num = 3) */</span>
<a name="l08022"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga5db743c520f9f30eeb09cfcb045be3ce">08022</a> <span class="preprocessor">#define REG_DMAC0_DADDR3       REG_ACCESS(RwReg, 0xFFFFECB8U) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Channel Destination Address Register (ch_num = 3) */</span>
<a name="l08023"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga34b46d50a5a23bf4703b3d4c6d2d5d3c">08023</a> <span class="preprocessor">#define REG_DMAC0_DSCR3        REG_ACCESS(RwReg, 0xFFFFECBCU) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Channel Descriptor Address Register (ch_num = 3) */</span>
<a name="l08024"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaeea8eb9de0f567173d603c3958eb724c">08024</a> <span class="preprocessor">#define REG_DMAC0_CTRLA3       REG_ACCESS(RwReg, 0xFFFFECC0U) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Channel Control A Register (ch_num = 3) */</span>
<a name="l08025"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga01e4e0f5aef833e774c5553707882a6d">08025</a> <span class="preprocessor">#define REG_DMAC0_CTRLB3       REG_ACCESS(RwReg, 0xFFFFECC4U) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Channel Control B Register (ch_num = 3) */</span>
<a name="l08026"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gabf8dec0140778c5f2bf70448affbd506">08026</a> <span class="preprocessor">#define REG_DMAC0_CFG3         REG_ACCESS(RwReg, 0xFFFFECC8U) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Channel Configuration Register (ch_num = 3) */</span>
<a name="l08027"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga17035844b7df4305312005d601b7a586">08027</a> <span class="preprocessor">#define REG_DMAC0_SPIP3        REG_ACCESS(RwReg, 0xFFFFECCCU) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Channel Source Picture-in-Picture Configuration Register (ch_num = 3) */</span>
<a name="l08028"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga79bd59b9889968915ec8ef7c0e5480e3">08028</a> <span class="preprocessor">#define REG_DMAC0_DPIP3        REG_ACCESS(RwReg, 0xFFFFECD0U) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Channel Destination Picture-in-Picture Configuration Register (ch_num = 3) */</span>
<a name="l08029"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaf5d0e306f7d1b09b7cba543eae9ff9f7">08029</a> <span class="preprocessor">#define REG_DMAC0_SADDR4       REG_ACCESS(RwReg, 0xFFFFECDCU) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Channel Source Address Register (ch_num = 4) */</span>
<a name="l08030"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga7a6fdd02bd1707fe0e8a3007101ccffd">08030</a> <span class="preprocessor">#define REG_DMAC0_DADDR4       REG_ACCESS(RwReg, 0xFFFFECE0U) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Channel Destination Address Register (ch_num = 4) */</span>
<a name="l08031"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaafe35364ca3f8d3c97419579de8d9a4c">08031</a> <span class="preprocessor">#define REG_DMAC0_DSCR4        REG_ACCESS(RwReg, 0xFFFFECE4U) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Channel Descriptor Address Register (ch_num = 4) */</span>
<a name="l08032"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga1097bce2da20f5d87d3598014a4fd078">08032</a> <span class="preprocessor">#define REG_DMAC0_CTRLA4       REG_ACCESS(RwReg, 0xFFFFECE8U) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Channel Control A Register (ch_num = 4) */</span>
<a name="l08033"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga4c2f9b18d4926ddf8d872b0afe1763ba">08033</a> <span class="preprocessor">#define REG_DMAC0_CTRLB4       REG_ACCESS(RwReg, 0xFFFFECECU) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Channel Control B Register (ch_num = 4) */</span>
<a name="l08034"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga83f0610404c66098473607991fc22c0f">08034</a> <span class="preprocessor">#define REG_DMAC0_CFG4         REG_ACCESS(RwReg, 0xFFFFECF0U) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Channel Configuration Register (ch_num = 4) */</span>
<a name="l08035"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gab54beea6d7ddebec38277c91b2e9d2a8">08035</a> <span class="preprocessor">#define REG_DMAC0_SPIP4        REG_ACCESS(RwReg, 0xFFFFECF4U) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Channel Source Picture-in-Picture Configuration Register (ch_num = 4) */</span>
<a name="l08036"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaacc1d97e3d60a4d1b9a33f5af289fd7b">08036</a> <span class="preprocessor">#define REG_DMAC0_DPIP4        REG_ACCESS(RwReg, 0xFFFFECF8U) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Channel Destination Picture-in-Picture Configuration Register (ch_num = 4) */</span>
<a name="l08037"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga0a7cb2cf8be296d25ee94f9636d61d74">08037</a> <span class="preprocessor">#define REG_DMAC0_SADDR5       REG_ACCESS(RwReg, 0xFFFFED04U) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Channel Source Address Register (ch_num = 5) */</span>
<a name="l08038"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gafb0d0fd75950b7ef170bba00941cc339">08038</a> <span class="preprocessor">#define REG_DMAC0_DADDR5       REG_ACCESS(RwReg, 0xFFFFED08U) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Channel Destination Address Register (ch_num = 5) */</span>
<a name="l08039"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga7bcbe04646555706698b652f9c2550d6">08039</a> <span class="preprocessor">#define REG_DMAC0_DSCR5        REG_ACCESS(RwReg, 0xFFFFED0CU) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Channel Descriptor Address Register (ch_num = 5) */</span>
<a name="l08040"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga35c67bba875d17cab565a3ef39922f71">08040</a> <span class="preprocessor">#define REG_DMAC0_CTRLA5       REG_ACCESS(RwReg, 0xFFFFED10U) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Channel Control A Register (ch_num = 5) */</span>
<a name="l08041"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga522ece7aa138468704df8b056d27054a">08041</a> <span class="preprocessor">#define REG_DMAC0_CTRLB5       REG_ACCESS(RwReg, 0xFFFFED14U) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Channel Control B Register (ch_num = 5) */</span>
<a name="l08042"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga29d42d2ac3c11e40f46da76e7c4f3441">08042</a> <span class="preprocessor">#define REG_DMAC0_CFG5         REG_ACCESS(RwReg, 0xFFFFED18U) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Channel Configuration Register (ch_num = 5) */</span>
<a name="l08043"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gafc7f4ca74c9c325d0e0b694e3943b6e7">08043</a> <span class="preprocessor">#define REG_DMAC0_SPIP5        REG_ACCESS(RwReg, 0xFFFFED1CU) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Channel Source Picture-in-Picture Configuration Register (ch_num = 5) */</span>
<a name="l08044"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga562340b26c483a3ffeb41bf08eb756ae">08044</a> <span class="preprocessor">#define REG_DMAC0_DPIP5        REG_ACCESS(RwReg, 0xFFFFED20U) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Channel Destination Picture-in-Picture Configuration Register (ch_num = 5) */</span>
<a name="l08045"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga76e9d0d5efc440468930e72250cb41eb">08045</a> <span class="preprocessor">#define REG_DMAC0_SADDR6       REG_ACCESS(RwReg, 0xFFFFED2CU) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Channel Source Address Register (ch_num = 6) */</span>
<a name="l08046"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga76ff287d6c5f04806713a0f827cbe4b3">08046</a> <span class="preprocessor">#define REG_DMAC0_DADDR6       REG_ACCESS(RwReg, 0xFFFFED30U) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Channel Destination Address Register (ch_num = 6) */</span>
<a name="l08047"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga9f6531e24b21522705fb1b45f101ed08">08047</a> <span class="preprocessor">#define REG_DMAC0_DSCR6        REG_ACCESS(RwReg, 0xFFFFED34U) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Channel Descriptor Address Register (ch_num = 6) */</span>
<a name="l08048"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gab600bc5f343539fc1e39e1e1e85758ee">08048</a> <span class="preprocessor">#define REG_DMAC0_CTRLA6       REG_ACCESS(RwReg, 0xFFFFED38U) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Channel Control A Register (ch_num = 6) */</span>
<a name="l08049"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga81d18f700ec0c4a334b43434e3c6abae">08049</a> <span class="preprocessor">#define REG_DMAC0_CTRLB6       REG_ACCESS(RwReg, 0xFFFFED3CU) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Channel Control B Register (ch_num = 6) */</span>
<a name="l08050"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaeddc1af0446141af00b20c4b997e4fdd">08050</a> <span class="preprocessor">#define REG_DMAC0_CFG6         REG_ACCESS(RwReg, 0xFFFFED40U) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Channel Configuration Register (ch_num = 6) */</span>
<a name="l08051"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga92fb94f33635b84c721e7c8fd81eda47">08051</a> <span class="preprocessor">#define REG_DMAC0_SPIP6        REG_ACCESS(RwReg, 0xFFFFED44U) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Channel Source Picture-in-Picture Configuration Register (ch_num = 6) */</span>
<a name="l08052"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga45b1658873f7668d2373292f1de603d2">08052</a> <span class="preprocessor">#define REG_DMAC0_DPIP6        REG_ACCESS(RwReg, 0xFFFFED48U) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Channel Destination Picture-in-Picture Configuration Register (ch_num = 6) */</span>
<a name="l08053"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga960af66272adefb7fc8e97da352ea0a3">08053</a> <span class="preprocessor">#define REG_DMAC0_SADDR7       REG_ACCESS(RwReg, 0xFFFFED54U) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Channel Source Address Register (ch_num = 7) */</span>
<a name="l08054"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaaabbb9f4e7ae11d4e00e784ff7fe81cb">08054</a> <span class="preprocessor">#define REG_DMAC0_DADDR7       REG_ACCESS(RwReg, 0xFFFFED58U) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Channel Destination Address Register (ch_num = 7) */</span>
<a name="l08055"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga71de2b3015c7f11c9369486ced945fa6">08055</a> <span class="preprocessor">#define REG_DMAC0_DSCR7        REG_ACCESS(RwReg, 0xFFFFED5CU) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Channel Descriptor Address Register (ch_num = 7) */</span>
<a name="l08056"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga089f44f62c3aab644fcd074e6ccb5aba">08056</a> <span class="preprocessor">#define REG_DMAC0_CTRLA7       REG_ACCESS(RwReg, 0xFFFFED60U) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Channel Control A Register (ch_num = 7) */</span>
<a name="l08057"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga7a21758f62bfb0a0d2688e154c68421e">08057</a> <span class="preprocessor">#define REG_DMAC0_CTRLB7       REG_ACCESS(RwReg, 0xFFFFED64U) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Channel Control B Register (ch_num = 7) */</span>
<a name="l08058"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga23f8206dde1fb389f014cf56d432d388">08058</a> <span class="preprocessor">#define REG_DMAC0_CFG7         REG_ACCESS(RwReg, 0xFFFFED68U) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Channel Configuration Register (ch_num = 7) */</span>
<a name="l08059"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga9562a3009959bcea3b4f8c6857b61cd3">08059</a> <span class="preprocessor">#define REG_DMAC0_SPIP7        REG_ACCESS(RwReg, 0xFFFFED6CU) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Channel Source Picture-in-Picture Configuration Register (ch_num = 7) */</span>
<a name="l08060"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga45d4518330365a4aa33b13b2ea3a5708">08060</a> <span class="preprocessor">#define REG_DMAC0_DPIP7        REG_ACCESS(RwReg, 0xFFFFED70U) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Channel Destination Picture-in-Picture Configuration Register (ch_num = 7) */</span>
<a name="l08061"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gab6ef609a9959b0d5c267d157c664312e">08061</a> <span class="preprocessor">#define REG_DMAC0_WPMR         REG_ACCESS(RwReg, 0xFFFFEDE4U) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Write Protect Mode Register */</span>
<a name="l08062"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga4b71ebc47daf9062009998aa2ce57790">08062</a> <span class="preprocessor">#define REG_DMAC0_WPSR         REG_ACCESS(RoReg, 0xFFFFEDE8U) </span><span class="comment">/**&lt; \brief (DMAC0) DMAC Write Protect Status Register */</span>
<a name="l08063"></a>08063 <span class="comment">/* ========== Register definition for DMAC1 peripheral ========== */</span>
<a name="l08064"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga9328d6c94c4ee36589feae9d484cd95b">08064</a> <span class="preprocessor">#define REG_DMAC1_GCFG         REG_ACCESS(RwReg, 0xFFFFEE00U) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Global Configuration Register */</span>
<a name="l08065"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga0d0f525d8731555dfd93d11a1eadb129">08065</a> <span class="preprocessor">#define REG_DMAC1_EN           REG_ACCESS(RwReg, 0xFFFFEE04U) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Enable Register */</span>
<a name="l08066"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gae23961c7265bc40f383ced19aacfd955">08066</a> <span class="preprocessor">#define REG_DMAC1_SREQ         REG_ACCESS(RwReg, 0xFFFFEE08U) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Software Single Request Register */</span>
<a name="l08067"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gafaa5147f74d66cd207167622e42f4b22">08067</a> <span class="preprocessor">#define REG_DMAC1_CREQ         REG_ACCESS(RwReg, 0xFFFFEE0CU) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Software Chunk Transfer Request Register */</span>
<a name="l08068"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga207fa2de4a8e74eb96d4165d54db9c85">08068</a> <span class="preprocessor">#define REG_DMAC1_LAST         REG_ACCESS(RwReg, 0xFFFFEE10U) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Software Last Transfer Flag Register */</span>
<a name="l08069"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga4347e2cc358f241d932c981a1478a42d">08069</a> <span class="preprocessor">#define REG_DMAC1_EBCIER       REG_ACCESS(WoReg, 0xFFFFEE18U) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer Transfer Completed Interrupt Enable register. */</span>
<a name="l08070"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gae13aa3e0a91a04b603d6346dcb57cb37">08070</a> <span class="preprocessor">#define REG_DMAC1_EBCIDR       REG_ACCESS(WoReg, 0xFFFFEE1CU) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer Transfer Completed Interrupt Disable register. */</span>
<a name="l08071"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga176dc6f61f5f1122a9cfa14925354420">08071</a> <span class="preprocessor">#define REG_DMAC1_EBCIMR       REG_ACCESS(RoReg, 0xFFFFEE20U) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer transfer completed Mask Register. */</span>
<a name="l08072"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga9350902c52089c09dac984cd774ec011">08072</a> <span class="preprocessor">#define REG_DMAC1_EBCISR       REG_ACCESS(RoReg, 0xFFFFEE24U) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer transfer completed Status Register. */</span>
<a name="l08073"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga602cce80255b7d2f2051d3d6b7e47d7a">08073</a> <span class="preprocessor">#define REG_DMAC1_CHER         REG_ACCESS(WoReg, 0xFFFFEE28U) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Channel Handler Enable Register */</span>
<a name="l08074"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaa72e634060c4bba848f77d4fc9d4dc65">08074</a> <span class="preprocessor">#define REG_DMAC1_CHDR         REG_ACCESS(WoReg, 0xFFFFEE2CU) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Channel Handler Disable Register */</span>
<a name="l08075"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga39429836f5a3a0dfe020e6d1529d2efd">08075</a> <span class="preprocessor">#define REG_DMAC1_CHSR         REG_ACCESS(RoReg, 0xFFFFEE30U) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Channel Handler Status Register */</span>
<a name="l08076"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga44d39f4362fe73c6c07abc3a7fdc037c">08076</a> <span class="preprocessor">#define REG_DMAC1_SADDR0       REG_ACCESS(RwReg, 0xFFFFEE3CU) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Channel Source Address Register (ch_num = 0) */</span>
<a name="l08077"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaf017e571aabbb3c286e96287e099f753">08077</a> <span class="preprocessor">#define REG_DMAC1_DADDR0       REG_ACCESS(RwReg, 0xFFFFEE40U) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Channel Destination Address Register (ch_num = 0) */</span>
<a name="l08078"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga3f5ba27d2a730762c4e9081173cb4da4">08078</a> <span class="preprocessor">#define REG_DMAC1_DSCR0        REG_ACCESS(RwReg, 0xFFFFEE44U) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Channel Descriptor Address Register (ch_num = 0) */</span>
<a name="l08079"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gac206848bd0af511bc84d82b5ba3bbe98">08079</a> <span class="preprocessor">#define REG_DMAC1_CTRLA0       REG_ACCESS(RwReg, 0xFFFFEE48U) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Channel Control A Register (ch_num = 0) */</span>
<a name="l08080"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gae068845debe40198e2eb92448c9cb423">08080</a> <span class="preprocessor">#define REG_DMAC1_CTRLB0       REG_ACCESS(RwReg, 0xFFFFEE4CU) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Channel Control B Register (ch_num = 0) */</span>
<a name="l08081"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga939027e765d957f78b3e3e266401f0fd">08081</a> <span class="preprocessor">#define REG_DMAC1_CFG0         REG_ACCESS(RwReg, 0xFFFFEE50U) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Channel Configuration Register (ch_num = 0) */</span>
<a name="l08082"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga6847a9cf04d1fb5c4f5527af133e8aef">08082</a> <span class="preprocessor">#define REG_DMAC1_SPIP0        REG_ACCESS(RwReg, 0xFFFFEE54U) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Channel Source Picture-in-Picture Configuration Register (ch_num = 0) */</span>
<a name="l08083"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaefbc9318d2b55b291f67804b847ed8b5">08083</a> <span class="preprocessor">#define REG_DMAC1_DPIP0        REG_ACCESS(RwReg, 0xFFFFEE58U) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Channel Destination Picture-in-Picture Configuration Register (ch_num = 0) */</span>
<a name="l08084"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga4dc797a6537f879e138d3d5c1e24b489">08084</a> <span class="preprocessor">#define REG_DMAC1_SADDR1       REG_ACCESS(RwReg, 0xFFFFEE64U) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Channel Source Address Register (ch_num = 1) */</span>
<a name="l08085"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga1ecf7931bf2b1ab718e5fb3a64cab9c0">08085</a> <span class="preprocessor">#define REG_DMAC1_DADDR1       REG_ACCESS(RwReg, 0xFFFFEE68U) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Channel Destination Address Register (ch_num = 1) */</span>
<a name="l08086"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gae753d1472c6d1d55f172ad77b2b2cc6d">08086</a> <span class="preprocessor">#define REG_DMAC1_DSCR1        REG_ACCESS(RwReg, 0xFFFFEE6CU) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Channel Descriptor Address Register (ch_num = 1) */</span>
<a name="l08087"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gac904ca978055208eedb3ca244c090882">08087</a> <span class="preprocessor">#define REG_DMAC1_CTRLA1       REG_ACCESS(RwReg, 0xFFFFEE70U) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Channel Control A Register (ch_num = 1) */</span>
<a name="l08088"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga188cda617afaedabf4af3a5a6ec3f6d6">08088</a> <span class="preprocessor">#define REG_DMAC1_CTRLB1       REG_ACCESS(RwReg, 0xFFFFEE74U) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Channel Control B Register (ch_num = 1) */</span>
<a name="l08089"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga768e9ee134b6ffb8feece0ee0d61bd4a">08089</a> <span class="preprocessor">#define REG_DMAC1_CFG1         REG_ACCESS(RwReg, 0xFFFFEE78U) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Channel Configuration Register (ch_num = 1) */</span>
<a name="l08090"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga4ebbbb34b46c6fdb7e5b0ff896322c60">08090</a> <span class="preprocessor">#define REG_DMAC1_SPIP1        REG_ACCESS(RwReg, 0xFFFFEE7CU) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Channel Source Picture-in-Picture Configuration Register (ch_num = 1) */</span>
<a name="l08091"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gab891b94f3c81895ef93f4aa4ad0c4ded">08091</a> <span class="preprocessor">#define REG_DMAC1_DPIP1        REG_ACCESS(RwReg, 0xFFFFEE80U) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Channel Destination Picture-in-Picture Configuration Register (ch_num = 1) */</span>
<a name="l08092"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga05f9e2273f630f01e800c8f7ebe78f45">08092</a> <span class="preprocessor">#define REG_DMAC1_SADDR2       REG_ACCESS(RwReg, 0xFFFFEE8CU) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Channel Source Address Register (ch_num = 2) */</span>
<a name="l08093"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga331d228a9970a1dc4f8bee9512c4090e">08093</a> <span class="preprocessor">#define REG_DMAC1_DADDR2       REG_ACCESS(RwReg, 0xFFFFEE90U) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Channel Destination Address Register (ch_num = 2) */</span>
<a name="l08094"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gabf3e3223711b1d4f06f02050028d25ae">08094</a> <span class="preprocessor">#define REG_DMAC1_DSCR2        REG_ACCESS(RwReg, 0xFFFFEE94U) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Channel Descriptor Address Register (ch_num = 2) */</span>
<a name="l08095"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga8a45e91cb7b1351d4d81fcda5709e16b">08095</a> <span class="preprocessor">#define REG_DMAC1_CTRLA2       REG_ACCESS(RwReg, 0xFFFFEE98U) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Channel Control A Register (ch_num = 2) */</span>
<a name="l08096"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga48ec961e76e9328ac3da5609707f6c0b">08096</a> <span class="preprocessor">#define REG_DMAC1_CTRLB2       REG_ACCESS(RwReg, 0xFFFFEE9CU) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Channel Control B Register (ch_num = 2) */</span>
<a name="l08097"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga1c2f19e979896647b0c008473c427fc1">08097</a> <span class="preprocessor">#define REG_DMAC1_CFG2         REG_ACCESS(RwReg, 0xFFFFEEA0U) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Channel Configuration Register (ch_num = 2) */</span>
<a name="l08098"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gadd89a9254afd4f77f23776081605b47c">08098</a> <span class="preprocessor">#define REG_DMAC1_SPIP2        REG_ACCESS(RwReg, 0xFFFFEEA4U) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Channel Source Picture-in-Picture Configuration Register (ch_num = 2) */</span>
<a name="l08099"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gada5b237bbf729a27e0e26410a43459af">08099</a> <span class="preprocessor">#define REG_DMAC1_DPIP2        REG_ACCESS(RwReg, 0xFFFFEEA8U) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Channel Destination Picture-in-Picture Configuration Register (ch_num = 2) */</span>
<a name="l08100"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gad17c645fd50c392ec1ea8abeacfb9e9f">08100</a> <span class="preprocessor">#define REG_DMAC1_SADDR3       REG_ACCESS(RwReg, 0xFFFFEEB4U) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Channel Source Address Register (ch_num = 3) */</span>
<a name="l08101"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga5888282c97192a774b6e058d701e1662">08101</a> <span class="preprocessor">#define REG_DMAC1_DADDR3       REG_ACCESS(RwReg, 0xFFFFEEB8U) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Channel Destination Address Register (ch_num = 3) */</span>
<a name="l08102"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga6a46a5b737c03aabdcaea0e23ed9367f">08102</a> <span class="preprocessor">#define REG_DMAC1_DSCR3        REG_ACCESS(RwReg, 0xFFFFEEBCU) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Channel Descriptor Address Register (ch_num = 3) */</span>
<a name="l08103"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga030ac0fb23efc162118d3bcd19406132">08103</a> <span class="preprocessor">#define REG_DMAC1_CTRLA3       REG_ACCESS(RwReg, 0xFFFFEEC0U) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Channel Control A Register (ch_num = 3) */</span>
<a name="l08104"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gab9a45fd6d41549db327df2620cf8a325">08104</a> <span class="preprocessor">#define REG_DMAC1_CTRLB3       REG_ACCESS(RwReg, 0xFFFFEEC4U) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Channel Control B Register (ch_num = 3) */</span>
<a name="l08105"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gadd4b2cfaad2b7cda77f48d2f8bf22395">08105</a> <span class="preprocessor">#define REG_DMAC1_CFG3         REG_ACCESS(RwReg, 0xFFFFEEC8U) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Channel Configuration Register (ch_num = 3) */</span>
<a name="l08106"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga4281c2aea56f57947ba074a8493dc305">08106</a> <span class="preprocessor">#define REG_DMAC1_SPIP3        REG_ACCESS(RwReg, 0xFFFFEECCU) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Channel Source Picture-in-Picture Configuration Register (ch_num = 3) */</span>
<a name="l08107"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga89492f6f15cae1ba675c17693d23d1d4">08107</a> <span class="preprocessor">#define REG_DMAC1_DPIP3        REG_ACCESS(RwReg, 0xFFFFEED0U) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Channel Destination Picture-in-Picture Configuration Register (ch_num = 3) */</span>
<a name="l08108"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga1c3a4efa21b159ae80250ff439cab52f">08108</a> <span class="preprocessor">#define REG_DMAC1_SADDR4       REG_ACCESS(RwReg, 0xFFFFEEDCU) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Channel Source Address Register (ch_num = 4) */</span>
<a name="l08109"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gabdd8d942650cd32838f509c55a9acf2b">08109</a> <span class="preprocessor">#define REG_DMAC1_DADDR4       REG_ACCESS(RwReg, 0xFFFFEEE0U) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Channel Destination Address Register (ch_num = 4) */</span>
<a name="l08110"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaf0a08c554ccd66cfe5c1a2fb212dc613">08110</a> <span class="preprocessor">#define REG_DMAC1_DSCR4        REG_ACCESS(RwReg, 0xFFFFEEE4U) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Channel Descriptor Address Register (ch_num = 4) */</span>
<a name="l08111"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gac5e9ea2930c9f0e4ce09f997aaa2281a">08111</a> <span class="preprocessor">#define REG_DMAC1_CTRLA4       REG_ACCESS(RwReg, 0xFFFFEEE8U) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Channel Control A Register (ch_num = 4) */</span>
<a name="l08112"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gada71479e753a6a7c3c02e3ff59cf6b56">08112</a> <span class="preprocessor">#define REG_DMAC1_CTRLB4       REG_ACCESS(RwReg, 0xFFFFEEECU) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Channel Control B Register (ch_num = 4) */</span>
<a name="l08113"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga3d75eef9bcd365eab3e99c507ce8819e">08113</a> <span class="preprocessor">#define REG_DMAC1_CFG4         REG_ACCESS(RwReg, 0xFFFFEEF0U) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Channel Configuration Register (ch_num = 4) */</span>
<a name="l08114"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga48dd43a7151cf6d44efeeac8c718e8cf">08114</a> <span class="preprocessor">#define REG_DMAC1_SPIP4        REG_ACCESS(RwReg, 0xFFFFEEF4U) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Channel Source Picture-in-Picture Configuration Register (ch_num = 4) */</span>
<a name="l08115"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaad5231f0289c2d2a2828b70eba0a2401">08115</a> <span class="preprocessor">#define REG_DMAC1_DPIP4        REG_ACCESS(RwReg, 0xFFFFEEF8U) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Channel Destination Picture-in-Picture Configuration Register (ch_num = 4) */</span>
<a name="l08116"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gadc176100ba427e34d56f8029afbf9e6e">08116</a> <span class="preprocessor">#define REG_DMAC1_SADDR5       REG_ACCESS(RwReg, 0xFFFFEF04U) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Channel Source Address Register (ch_num = 5) */</span>
<a name="l08117"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga3358587c7ee75d1c9d62304216dc85c3">08117</a> <span class="preprocessor">#define REG_DMAC1_DADDR5       REG_ACCESS(RwReg, 0xFFFFEF08U) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Channel Destination Address Register (ch_num = 5) */</span>
<a name="l08118"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga6cf73c56f2669c5a23c3fe75199210e6">08118</a> <span class="preprocessor">#define REG_DMAC1_DSCR5        REG_ACCESS(RwReg, 0xFFFFEF0CU) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Channel Descriptor Address Register (ch_num = 5) */</span>
<a name="l08119"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga0153c8be63882657cc563e70916ecf79">08119</a> <span class="preprocessor">#define REG_DMAC1_CTRLA5       REG_ACCESS(RwReg, 0xFFFFEF10U) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Channel Control A Register (ch_num = 5) */</span>
<a name="l08120"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga9ed2875f502834a263fe793e3ee70728">08120</a> <span class="preprocessor">#define REG_DMAC1_CTRLB5       REG_ACCESS(RwReg, 0xFFFFEF14U) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Channel Control B Register (ch_num = 5) */</span>
<a name="l08121"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gafdf8df4b70b9a9ad8ec65396806e6aec">08121</a> <span class="preprocessor">#define REG_DMAC1_CFG5         REG_ACCESS(RwReg, 0xFFFFEF18U) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Channel Configuration Register (ch_num = 5) */</span>
<a name="l08122"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga6793f7fa2cbe70793ed5282516532765">08122</a> <span class="preprocessor">#define REG_DMAC1_SPIP5        REG_ACCESS(RwReg, 0xFFFFEF1CU) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Channel Source Picture-in-Picture Configuration Register (ch_num = 5) */</span>
<a name="l08123"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga65bdef4b4d9726d6727013a6776b68a2">08123</a> <span class="preprocessor">#define REG_DMAC1_DPIP5        REG_ACCESS(RwReg, 0xFFFFEF20U) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Channel Destination Picture-in-Picture Configuration Register (ch_num = 5) */</span>
<a name="l08124"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga5ee35dc5769f41721cbafe472e451132">08124</a> <span class="preprocessor">#define REG_DMAC1_SADDR6       REG_ACCESS(RwReg, 0xFFFFEF2CU) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Channel Source Address Register (ch_num = 6) */</span>
<a name="l08125"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga84c6a9bc4e62bcd1e02741c50a7528c4">08125</a> <span class="preprocessor">#define REG_DMAC1_DADDR6       REG_ACCESS(RwReg, 0xFFFFEF30U) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Channel Destination Address Register (ch_num = 6) */</span>
<a name="l08126"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga9ed16e2e132042aae7954e906a4d9444">08126</a> <span class="preprocessor">#define REG_DMAC1_DSCR6        REG_ACCESS(RwReg, 0xFFFFEF34U) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Channel Descriptor Address Register (ch_num = 6) */</span>
<a name="l08127"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga9a1a3756a2c33197e76172ee050fea06">08127</a> <span class="preprocessor">#define REG_DMAC1_CTRLA6       REG_ACCESS(RwReg, 0xFFFFEF38U) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Channel Control A Register (ch_num = 6) */</span>
<a name="l08128"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaad8ac09d9e724427047343e28f5f615f">08128</a> <span class="preprocessor">#define REG_DMAC1_CTRLB6       REG_ACCESS(RwReg, 0xFFFFEF3CU) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Channel Control B Register (ch_num = 6) */</span>
<a name="l08129"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaa6540486af313e6b78e10eba06ed08c4">08129</a> <span class="preprocessor">#define REG_DMAC1_CFG6         REG_ACCESS(RwReg, 0xFFFFEF40U) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Channel Configuration Register (ch_num = 6) */</span>
<a name="l08130"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga35d291fe36f77059c49526a81a4dffa3">08130</a> <span class="preprocessor">#define REG_DMAC1_SPIP6        REG_ACCESS(RwReg, 0xFFFFEF44U) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Channel Source Picture-in-Picture Configuration Register (ch_num = 6) */</span>
<a name="l08131"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gad4328ca60f67fddd8e245ccb6b34c182">08131</a> <span class="preprocessor">#define REG_DMAC1_DPIP6        REG_ACCESS(RwReg, 0xFFFFEF48U) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Channel Destination Picture-in-Picture Configuration Register (ch_num = 6) */</span>
<a name="l08132"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gacb226a0849ac50c5d612d8417a668f52">08132</a> <span class="preprocessor">#define REG_DMAC1_SADDR7       REG_ACCESS(RwReg, 0xFFFFEF54U) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Channel Source Address Register (ch_num = 7) */</span>
<a name="l08133"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga380f11ac29aea52900e198df2c046745">08133</a> <span class="preprocessor">#define REG_DMAC1_DADDR7       REG_ACCESS(RwReg, 0xFFFFEF58U) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Channel Destination Address Register (ch_num = 7) */</span>
<a name="l08134"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaddb88194a93c17253a64a9fdb1f2ecb2">08134</a> <span class="preprocessor">#define REG_DMAC1_DSCR7        REG_ACCESS(RwReg, 0xFFFFEF5CU) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Channel Descriptor Address Register (ch_num = 7) */</span>
<a name="l08135"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga78e316d3fb6baf4273448e81aaa2dd94">08135</a> <span class="preprocessor">#define REG_DMAC1_CTRLA7       REG_ACCESS(RwReg, 0xFFFFEF60U) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Channel Control A Register (ch_num = 7) */</span>
<a name="l08136"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga94c96ef3237bc525697126ce946156e4">08136</a> <span class="preprocessor">#define REG_DMAC1_CTRLB7       REG_ACCESS(RwReg, 0xFFFFEF64U) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Channel Control B Register (ch_num = 7) */</span>
<a name="l08137"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga63760ef4874fbfd6087558eced0f24b4">08137</a> <span class="preprocessor">#define REG_DMAC1_CFG7         REG_ACCESS(RwReg, 0xFFFFEF68U) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Channel Configuration Register (ch_num = 7) */</span>
<a name="l08138"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga9356799dfccfb39e9f6e591fec1fdf19">08138</a> <span class="preprocessor">#define REG_DMAC1_SPIP7        REG_ACCESS(RwReg, 0xFFFFEF6CU) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Channel Source Picture-in-Picture Configuration Register (ch_num = 7) */</span>
<a name="l08139"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga262f377c9dde318f61f1b4d2d3e0eeb4">08139</a> <span class="preprocessor">#define REG_DMAC1_DPIP7        REG_ACCESS(RwReg, 0xFFFFEF70U) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Channel Destination Picture-in-Picture Configuration Register (ch_num = 7) */</span>
<a name="l08140"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga492a26a159cc59a7f83a3d13abe4e3ff">08140</a> <span class="preprocessor">#define REG_DMAC1_WPMR         REG_ACCESS(RwReg, 0xFFFFEFE4U) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Write Protect Mode Register */</span>
<a name="l08141"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga18f62e5cd430ff934b7d4a1ab2ad84ac">08141</a> <span class="preprocessor">#define REG_DMAC1_WPSR         REG_ACCESS(RoReg, 0xFFFFEFE8U) </span><span class="comment">/**&lt; \brief (DMAC1) DMAC Write Protect Status Register */</span>
<a name="l08142"></a>08142 <span class="comment">/* ========== Register definition for AIC peripheral ========== */</span>
<a name="l08143"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gabe694d63984d8c0f3e26e79531fca845">08143</a> <span class="preprocessor">#define REG_AIC_SMR            REG_ACCESS(RwReg, 0xFFFFF000U) </span><span class="comment">/**&lt; \brief (AIC) Source Mode Register */</span>
<a name="l08144"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga7e144ea341321d3670a0a2778509888c">08144</a> <span class="preprocessor">#define REG_AIC_SVR            REG_ACCESS(RwReg, 0xFFFFF080U) </span><span class="comment">/**&lt; \brief (AIC) Source Vector Register */</span>
<a name="l08145"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gadb27041479370f0a316324ca40ecef7c">08145</a> <span class="preprocessor">#define REG_AIC_IVR            REG_ACCESS(RoReg, 0xFFFFF100U) </span><span class="comment">/**&lt; \brief (AIC) Interrupt Vector Register */</span>
<a name="l08146"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaf8c2c5eb8e5747113d49b5ac7b28df4f">08146</a> <span class="preprocessor">#define REG_AIC_FVR            REG_ACCESS(RoReg, 0xFFFFF104U) </span><span class="comment">/**&lt; \brief (AIC) FIQ Interrupt Vector Register */</span>
<a name="l08147"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga10f868deb75ce820f8938c4dee925fa7">08147</a> <span class="preprocessor">#define REG_AIC_ISR            REG_ACCESS(RoReg, 0xFFFFF108U) </span><span class="comment">/**&lt; \brief (AIC) Interrupt Status Register */</span>
<a name="l08148"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga7c854ad1fed66e89ac1d4dc0ff25b111">08148</a> <span class="preprocessor">#define REG_AIC_IPR            REG_ACCESS(RoReg, 0xFFFFF10CU) </span><span class="comment">/**&lt; \brief (AIC) Interrupt Pending Register */</span>
<a name="l08149"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga8ee85e30a713a88fd5d02bb7ad0ebd6c">08149</a> <span class="preprocessor">#define REG_AIC_IMR            REG_ACCESS(RoReg, 0xFFFFF110U) </span><span class="comment">/**&lt; \brief (AIC) Interrupt Mask Register */</span>
<a name="l08150"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga548498b27fef43468ce82c024d51705b">08150</a> <span class="preprocessor">#define REG_AIC_CISR           REG_ACCESS(RoReg, 0xFFFFF114U) </span><span class="comment">/**&lt; \brief (AIC) Core Interrupt Status Register */</span>
<a name="l08151"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga075d876569643c4b543dde65f5050929">08151</a> <span class="preprocessor">#define REG_AIC_IECR           REG_ACCESS(WoReg, 0xFFFFF120U) </span><span class="comment">/**&lt; \brief (AIC) Interrupt Enable Command Register */</span>
<a name="l08152"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga9607e4ded339973484722115486bf803">08152</a> <span class="preprocessor">#define REG_AIC_IDCR           REG_ACCESS(WoReg, 0xFFFFF124U) </span><span class="comment">/**&lt; \brief (AIC) Interrupt Disable Command Register */</span>
<a name="l08153"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gabdc0808fee52294a3093c3df6ca278a5">08153</a> <span class="preprocessor">#define REG_AIC_ICCR           REG_ACCESS(WoReg, 0xFFFFF128U) </span><span class="comment">/**&lt; \brief (AIC) Interrupt Clear Command Register */</span>
<a name="l08154"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga262b5d38f71e012dafbe2b3820951ff8">08154</a> <span class="preprocessor">#define REG_AIC_ISCR           REG_ACCESS(WoReg, 0xFFFFF12CU) </span><span class="comment">/**&lt; \brief (AIC) Interrupt Set Command Register */</span>
<a name="l08155"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gabdb0c7e56f11ebd14f13440a91a0aa56">08155</a> <span class="preprocessor">#define REG_AIC_EOICR          REG_ACCESS(WoReg, 0xFFFFF130U) </span><span class="comment">/**&lt; \brief (AIC) End of Interrupt Command Register */</span>
<a name="l08156"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga48f37849aa7813ec0702c1171066c9dc">08156</a> <span class="preprocessor">#define REG_AIC_SPU            REG_ACCESS(RwReg, 0xFFFFF134U) </span><span class="comment">/**&lt; \brief (AIC) Spurious Interrupt Vector Register */</span>
<a name="l08157"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga6403b1e9307ecb1480688613384dfedb">08157</a> <span class="preprocessor">#define REG_AIC_DCR            REG_ACCESS(RwReg, 0xFFFFF138U) </span><span class="comment">/**&lt; \brief (AIC) Debug Control Register */</span>
<a name="l08158"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga3e9d9e9ea333d0b637f353ff20e762ea">08158</a> <span class="preprocessor">#define REG_AIC_FFER           REG_ACCESS(WoReg, 0xFFFFF140U) </span><span class="comment">/**&lt; \brief (AIC) Fast Forcing Enable Register */</span>
<a name="l08159"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga3eaeb47b1c4e95250b59d661895ac76c">08159</a> <span class="preprocessor">#define REG_AIC_FFDR           REG_ACCESS(WoReg, 0xFFFFF144U) </span><span class="comment">/**&lt; \brief (AIC) Fast Forcing Disable Register */</span>
<a name="l08160"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga3080a7a42f8653c2e88025428fb68585">08160</a> <span class="preprocessor">#define REG_AIC_FFSR           REG_ACCESS(RoReg, 0xFFFFF148U) </span><span class="comment">/**&lt; \brief (AIC) Fast Forcing Status Register */</span>
<a name="l08161"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga60323e21d1e6443aac54bbfd2c33c30b">08161</a> <span class="preprocessor">#define REG_AIC_WPMR           REG_ACCESS(RwReg, 0xFFFFF1E4U) </span><span class="comment">/**&lt; \brief (AIC) Write Protect Mode Register */</span>
<a name="l08162"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga188c0cb46daf22cc1e6335dc1b5c921a">08162</a> <span class="preprocessor">#define REG_AIC_WPSR           REG_ACCESS(RoReg, 0xFFFFF1E8U) </span><span class="comment">/**&lt; \brief (AIC) Write Protect Status Register */</span>
<a name="l08163"></a>08163 <span class="comment">/* ========== Register definition for DBGU peripheral ========== */</span>
<a name="l08164"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga145c4139fc682acae23b5d6120abf6c3">08164</a> <span class="preprocessor">#define REG_DBGU_CR            REG_ACCESS(WoReg, 0xFFFFF200U) </span><span class="comment">/**&lt; \brief (DBGU) Control Register */</span>
<a name="l08165"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga200b3f39f61f21997fa0d71c68851b70">08165</a> <span class="preprocessor">#define REG_DBGU_MR            REG_ACCESS(RwReg, 0xFFFFF204U) </span><span class="comment">/**&lt; \brief (DBGU) Mode Register */</span>
<a name="l08166"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gae5212e4fec40d372794cdf508c20b5da">08166</a> <span class="preprocessor">#define REG_DBGU_IER           REG_ACCESS(WoReg, 0xFFFFF208U) </span><span class="comment">/**&lt; \brief (DBGU) Interrupt Enable Register */</span>
<a name="l08167"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaca8a9bc175b29550afbb44d57377b8d0">08167</a> <span class="preprocessor">#define REG_DBGU_IDR           REG_ACCESS(WoReg, 0xFFFFF20CU) </span><span class="comment">/**&lt; \brief (DBGU) Interrupt Disable Register */</span>
<a name="l08168"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga02cf9caace6dbe68379267c7b8e79568">08168</a> <span class="preprocessor">#define REG_DBGU_IMR           REG_ACCESS(RoReg, 0xFFFFF210U) </span><span class="comment">/**&lt; \brief (DBGU) Interrupt Mask Register */</span>
<a name="l08169"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga4dc942f5254b3a969806ed24c334bcfe">08169</a> <span class="preprocessor">#define REG_DBGU_SR            REG_ACCESS(RoReg, 0xFFFFF214U) </span><span class="comment">/**&lt; \brief (DBGU) Status Register */</span>
<a name="l08170"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gad01cda0461b26dd7296c42991f7b19d7">08170</a> <span class="preprocessor">#define REG_DBGU_RHR           REG_ACCESS(RoReg, 0xFFFFF218U) </span><span class="comment">/**&lt; \brief (DBGU) Receive Holding Register */</span>
<a name="l08171"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga36be04ad8066edb500455d4a81ccb9b8">08171</a> <span class="preprocessor">#define REG_DBGU_THR           REG_ACCESS(WoReg, 0xFFFFF21CU) </span><span class="comment">/**&lt; \brief (DBGU) Transmit Holding Register */</span>
<a name="l08172"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga7b2129a6ca64e278858814ff18451220">08172</a> <span class="preprocessor">#define REG_DBGU_BRGR          REG_ACCESS(RwReg, 0xFFFFF220U) </span><span class="comment">/**&lt; \brief (DBGU) Baud Rate Generator Register */</span>
<a name="l08173"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga74f75d58841f11ad0b65b32b70311f27">08173</a> <span class="preprocessor">#define REG_DBGU_CIDR          REG_ACCESS(RoReg, 0xFFFFF240U) </span><span class="comment">/**&lt; \brief (DBGU) Chip ID Register */</span>
<a name="l08174"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga2f7584de69c38cfde208a117b41736cd">08174</a> <span class="preprocessor">#define REG_DBGU_EXID          REG_ACCESS(RoReg, 0xFFFFF244U) </span><span class="comment">/**&lt; \brief (DBGU) Chip ID Extension Register */</span>
<a name="l08175"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga3ba3854c142097c2b0003e9c02d8a15c">08175</a> <span class="preprocessor">#define REG_DBGU_FNR           REG_ACCESS(RwReg, 0xFFFFF248U) </span><span class="comment">/**&lt; \brief (DBGU) Force NTRST Register */</span>
<a name="l08176"></a>08176 <span class="comment">/* ========== Register definition for PIOA peripheral ========== */</span>
<a name="l08177"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga29df63fac008d6cdb307cc28ed139528">08177</a> <span class="preprocessor">#define REG_PIOA_PER           REG_ACCESS(WoReg, 0xFFFFF400U) </span><span class="comment">/**&lt; \brief (PIOA) PIO Enable Register */</span>
<a name="l08178"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga66dcd7866ff968a9ab33430466c5cb83">08178</a> <span class="preprocessor">#define REG_PIOA_PDR           REG_ACCESS(WoReg, 0xFFFFF404U) </span><span class="comment">/**&lt; \brief (PIOA) PIO Disable Register */</span>
<a name="l08179"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gad31f5cd07219c34f558e52745a7589a2">08179</a> <span class="preprocessor">#define REG_PIOA_PSR           REG_ACCESS(RoReg, 0xFFFFF408U) </span><span class="comment">/**&lt; \brief (PIOA) PIO Status Register */</span>
<a name="l08180"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga5b5951cd90c64ae28353b0920713e196">08180</a> <span class="preprocessor">#define REG_PIOA_OER           REG_ACCESS(WoReg, 0xFFFFF410U) </span><span class="comment">/**&lt; \brief (PIOA) Output Enable Register */</span>
<a name="l08181"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gac91aa98d8480fae9f9fe29afb170d66c">08181</a> <span class="preprocessor">#define REG_PIOA_ODR           REG_ACCESS(WoReg, 0xFFFFF414U) </span><span class="comment">/**&lt; \brief (PIOA) Output Disable Register */</span>
<a name="l08182"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga75e8d5648a4885ac8a564349ac005cff">08182</a> <span class="preprocessor">#define REG_PIOA_OSR           REG_ACCESS(RoReg, 0xFFFFF418U) </span><span class="comment">/**&lt; \brief (PIOA) Output Status Register */</span>
<a name="l08183"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga7ee51c6b95eac62a2a84ee3e3fce6d27">08183</a> <span class="preprocessor">#define REG_PIOA_IFER          REG_ACCESS(WoReg, 0xFFFFF420U) </span><span class="comment">/**&lt; \brief (PIOA) Glitch Input Filter Enable Register */</span>
<a name="l08184"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga86f55c6151be9dacd146e2d8f245e4ee">08184</a> <span class="preprocessor">#define REG_PIOA_IFDR          REG_ACCESS(WoReg, 0xFFFFF424U) </span><span class="comment">/**&lt; \brief (PIOA) Glitch Input Filter Disable Register */</span>
<a name="l08185"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaac700c87311ff554e5b2d2bc064eb91c">08185</a> <span class="preprocessor">#define REG_PIOA_IFSR          REG_ACCESS(RoReg, 0xFFFFF428U) </span><span class="comment">/**&lt; \brief (PIOA) Glitch Input Filter Status Register */</span>
<a name="l08186"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga1c0a446482ca2af3ef10ca6bdc386bcd">08186</a> <span class="preprocessor">#define REG_PIOA_SODR          REG_ACCESS(WoReg, 0xFFFFF430U) </span><span class="comment">/**&lt; \brief (PIOA) Set Output Data Register */</span>
<a name="l08187"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga19930949bc77b515e06b47725acc013f">08187</a> <span class="preprocessor">#define REG_PIOA_CODR          REG_ACCESS(WoReg, 0xFFFFF434U) </span><span class="comment">/**&lt; \brief (PIOA) Clear Output Data Register */</span>
<a name="l08188"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga5bc740572cfad38d3da44869c4a283bd">08188</a> <span class="preprocessor">#define REG_PIOA_ODSR          REG_ACCESS(RwReg, 0xFFFFF438U) </span><span class="comment">/**&lt; \brief (PIOA) Output Data Status Register */</span>
<a name="l08189"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga5e17ed745a781534f5c1eeda6f66c15c">08189</a> <span class="preprocessor">#define REG_PIOA_PDSR          REG_ACCESS(RoReg, 0xFFFFF43CU) </span><span class="comment">/**&lt; \brief (PIOA) Pin Data Status Register */</span>
<a name="l08190"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga93fe852122116839c9c042eddc4e27c3">08190</a> <span class="preprocessor">#define REG_PIOA_IER           REG_ACCESS(WoReg, 0xFFFFF440U) </span><span class="comment">/**&lt; \brief (PIOA) Interrupt Enable Register */</span>
<a name="l08191"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaf2b7d2db7ccf9b599a7291fa9db34c79">08191</a> <span class="preprocessor">#define REG_PIOA_IDR           REG_ACCESS(WoReg, 0xFFFFF444U) </span><span class="comment">/**&lt; \brief (PIOA) Interrupt Disable Register */</span>
<a name="l08192"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga0cc5c5c106299ca03ccefc81fd84afa3">08192</a> <span class="preprocessor">#define REG_PIOA_IMR           REG_ACCESS(RoReg, 0xFFFFF448U) </span><span class="comment">/**&lt; \brief (PIOA) Interrupt Mask Register */</span>
<a name="l08193"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga28cd43933d49c4bf14248a8877814519">08193</a> <span class="preprocessor">#define REG_PIOA_ISR           REG_ACCESS(RoReg, 0xFFFFF44CU) </span><span class="comment">/**&lt; \brief (PIOA) Interrupt Status Register */</span>
<a name="l08194"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gac8d7d76986e2248e808310623aa334d7">08194</a> <span class="preprocessor">#define REG_PIOA_MDER          REG_ACCESS(WoReg, 0xFFFFF450U) </span><span class="comment">/**&lt; \brief (PIOA) Multi-driver Enable Register */</span>
<a name="l08195"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga8e72e08bacc83333c883fa99c255d246">08195</a> <span class="preprocessor">#define REG_PIOA_MDDR          REG_ACCESS(WoReg, 0xFFFFF454U) </span><span class="comment">/**&lt; \brief (PIOA) Multi-driver Disable Register */</span>
<a name="l08196"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gacc6f97ae9d0315969732fade2354cf33">08196</a> <span class="preprocessor">#define REG_PIOA_MDSR          REG_ACCESS(RoReg, 0xFFFFF458U) </span><span class="comment">/**&lt; \brief (PIOA) Multi-driver Status Register */</span>
<a name="l08197"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga3072b876fdff5a77c1d0a66d985dc510">08197</a> <span class="preprocessor">#define REG_PIOA_PUDR          REG_ACCESS(WoReg, 0xFFFFF460U) </span><span class="comment">/**&lt; \brief (PIOA) Pull-up Disable Register */</span>
<a name="l08198"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gab3ba3478ec8e296589e528ce04b1931b">08198</a> <span class="preprocessor">#define REG_PIOA_PUER          REG_ACCESS(WoReg, 0xFFFFF464U) </span><span class="comment">/**&lt; \brief (PIOA) Pull-up Enable Register */</span>
<a name="l08199"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga5a29df2592d5c429f13be58837bcead3">08199</a> <span class="preprocessor">#define REG_PIOA_PUSR          REG_ACCESS(RoReg, 0xFFFFF468U) </span><span class="comment">/**&lt; \brief (PIOA) Pad Pull-up Status Register */</span>
<a name="l08200"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga7a9504706f1b9ee1424458bdf2c8a896">08200</a> <span class="preprocessor">#define REG_PIOA_ABCDSR        REG_ACCESS(RwReg, 0xFFFFF470U) </span><span class="comment">/**&lt; \brief (PIOA) Peripheral Select Register */</span>
<a name="l08201"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga021abf77f6853c10459d0bdd9766ec9b">08201</a> <span class="preprocessor">#define REG_PIOA_IFSCDR        REG_ACCESS(WoReg, 0xFFFFF480U) </span><span class="comment">/**&lt; \brief (PIOA) Input Filter Slow Clock Disable Register */</span>
<a name="l08202"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga9859afee8a0c8c14b0a5296e29c067f7">08202</a> <span class="preprocessor">#define REG_PIOA_IFSCER        REG_ACCESS(WoReg, 0xFFFFF484U) </span><span class="comment">/**&lt; \brief (PIOA) Input Filter Slow Clock Enable Register */</span>
<a name="l08203"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga2ace79592ef7ca795b3bf35929552cf1">08203</a> <span class="preprocessor">#define REG_PIOA_IFSCSR        REG_ACCESS(RoReg, 0xFFFFF488U) </span><span class="comment">/**&lt; \brief (PIOA) Input Filter Slow Clock Status Register */</span>
<a name="l08204"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga34e050dd5d50837ab98ddb904c77759b">08204</a> <span class="preprocessor">#define REG_PIOA_SCDR          REG_ACCESS(RwReg, 0xFFFFF48CU) </span><span class="comment">/**&lt; \brief (PIOA) Slow Clock Divider Debouncing Register */</span>
<a name="l08205"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga59147daa6fc700081dbe55f9eb4f82d7">08205</a> <span class="preprocessor">#define REG_PIOA_PPDDR         REG_ACCESS(WoReg, 0xFFFFF490U) </span><span class="comment">/**&lt; \brief (PIOA) Pad Pull-down Disable Register */</span>
<a name="l08206"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga5550080402814020ff6826913702459b">08206</a> <span class="preprocessor">#define REG_PIOA_PPDER         REG_ACCESS(WoReg, 0xFFFFF494U) </span><span class="comment">/**&lt; \brief (PIOA) Pad Pull-down Enable Register */</span>
<a name="l08207"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga55fa4be11e905875d78ea980ec2567c9">08207</a> <span class="preprocessor">#define REG_PIOA_PPDSR         REG_ACCESS(RoReg, 0xFFFFF498U) </span><span class="comment">/**&lt; \brief (PIOA) Pad Pull-down Status Register */</span>
<a name="l08208"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga2607db0912af611727ea85e5992c01a9">08208</a> <span class="preprocessor">#define REG_PIOA_OWER          REG_ACCESS(WoReg, 0xFFFFF4A0U) </span><span class="comment">/**&lt; \brief (PIOA) Output Write Enable */</span>
<a name="l08209"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga2bb21c50445379d98920979839745f5a">08209</a> <span class="preprocessor">#define REG_PIOA_OWDR          REG_ACCESS(WoReg, 0xFFFFF4A4U) </span><span class="comment">/**&lt; \brief (PIOA) Output Write Disable */</span>
<a name="l08210"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaf25cbaea551f8596ebd73e124ac74959">08210</a> <span class="preprocessor">#define REG_PIOA_OWSR          REG_ACCESS(RoReg, 0xFFFFF4A8U) </span><span class="comment">/**&lt; \brief (PIOA) Output Write Status Register */</span>
<a name="l08211"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga91b5d7b5152e3856b821f7599eb6809d">08211</a> <span class="preprocessor">#define REG_PIOA_AIMER         REG_ACCESS(WoReg, 0xFFFFF4B0U) </span><span class="comment">/**&lt; \brief (PIOA) Additional Interrupt Modes Enable Register */</span>
<a name="l08212"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga9abc3f3dea6f8e95ef88913d21687597">08212</a> <span class="preprocessor">#define REG_PIOA_AIMDR         REG_ACCESS(WoReg, 0xFFFFF4B4U) </span><span class="comment">/**&lt; \brief (PIOA) Additional Interrupt Modes Disables Register */</span>
<a name="l08213"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga8d33e18c3adffc9cc4720535402084b9">08213</a> <span class="preprocessor">#define REG_PIOA_AIMMR         REG_ACCESS(RoReg, 0xFFFFF4B8U) </span><span class="comment">/**&lt; \brief (PIOA) Additional Interrupt Modes Mask Register */</span>
<a name="l08214"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga1225463ab180d106f522872806940d7d">08214</a> <span class="preprocessor">#define REG_PIOA_ESR           REG_ACCESS(WoReg, 0xFFFFF4C0U) </span><span class="comment">/**&lt; \brief (PIOA) Edge Select Register */</span>
<a name="l08215"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga09b49b3e419d53b92ad39bbb3db96f49">08215</a> <span class="preprocessor">#define REG_PIOA_LSR           REG_ACCESS(WoReg, 0xFFFFF4C4U) </span><span class="comment">/**&lt; \brief (PIOA) Level Select Register */</span>
<a name="l08216"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gad6427b31190fd53f446fc7f5f4ccca31">08216</a> <span class="preprocessor">#define REG_PIOA_ELSR          REG_ACCESS(RoReg, 0xFFFFF4C8U) </span><span class="comment">/**&lt; \brief (PIOA) Edge/Level Status Register */</span>
<a name="l08217"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga44b976917eda8f93bf4bf04c328c76a6">08217</a> <span class="preprocessor">#define REG_PIOA_FELLSR        REG_ACCESS(WoReg, 0xFFFFF4D0U) </span><span class="comment">/**&lt; \brief (PIOA) Falling Edge/Low Level Select Register */</span>
<a name="l08218"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga06202ed035fd662cd9eb1c7644441ae0">08218</a> <span class="preprocessor">#define REG_PIOA_REHLSR        REG_ACCESS(WoReg, 0xFFFFF4D4U) </span><span class="comment">/**&lt; \brief (PIOA) Rising Edge/ High Level Select Register */</span>
<a name="l08219"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga6cacb1272ae7e33a833b754858a17177">08219</a> <span class="preprocessor">#define REG_PIOA_FRLHSR        REG_ACCESS(RoReg, 0xFFFFF4D8U) </span><span class="comment">/**&lt; \brief (PIOA) Fall/Rise - Low/High Status Register */</span>
<a name="l08220"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga442ce5057deac7ff3c36334d93ef94f6">08220</a> <span class="preprocessor">#define REG_PIOA_LOCKSR        REG_ACCESS(RoReg, 0xFFFFF4E0U) </span><span class="comment">/**&lt; \brief (PIOA) Lock Status */</span>
<a name="l08221"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga8144de5fb1de55a19e0f07de4cc5381f">08221</a> <span class="preprocessor">#define REG_PIOA_WPMR          REG_ACCESS(RwReg, 0xFFFFF4E4U) </span><span class="comment">/**&lt; \brief (PIOA) Write Protect Mode Register */</span>
<a name="l08222"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gafa1500e348876ad0f2f2f516e9acdf81">08222</a> <span class="preprocessor">#define REG_PIOA_WPSR          REG_ACCESS(RoReg, 0xFFFFF4E8U) </span><span class="comment">/**&lt; \brief (PIOA) Write Protect Status Register */</span>
<a name="l08223"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga6c3654158a7da558062ea1141a2dae2f">08223</a> <span class="preprocessor">#define REG_PIOA_SCHMITT       REG_ACCESS(RwReg, 0xFFFFF500U) </span><span class="comment">/**&lt; \brief (PIOA) Schmitt Trigger Register */</span>
<a name="l08224"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga91eedde4413cfa22f47c3574a1daced6">08224</a> <span class="preprocessor">#define REG_PIOA_DELAYR        REG_ACCESS(RwReg, 0xFFFFF510U) </span><span class="comment">/**&lt; \brief (PIOA) IO Delay Register */</span>
<a name="l08225"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gac50977d6168b6c88b9ae11d352699c65">08225</a> <span class="preprocessor">#define REG_PIOA_DRIVER1       REG_ACCESS(RwReg, 0xFFFFF514U) </span><span class="comment">/**&lt; \brief (PIOA) I/O Drive Register 1 */</span>
<a name="l08226"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga0236ee89c17350b119122ac133e7f461">08226</a> <span class="preprocessor">#define REG_PIOA_DRIVER2       REG_ACCESS(RwReg, 0xFFFFF518U) </span><span class="comment">/**&lt; \brief (PIOA) I/O Drive Register 2 */</span>
<a name="l08227"></a>08227 <span class="comment">/* ========== Register definition for PIOB peripheral ========== */</span>
<a name="l08228"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga7d57d2cbb3e647dbd20f5e50cd3f762e">08228</a> <span class="preprocessor">#define REG_PIOB_PER           REG_ACCESS(WoReg, 0xFFFFF600U) </span><span class="comment">/**&lt; \brief (PIOB) PIO Enable Register */</span>
<a name="l08229"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gadac717f63b590f3e1e52d857b265eafe">08229</a> <span class="preprocessor">#define REG_PIOB_PDR           REG_ACCESS(WoReg, 0xFFFFF604U) </span><span class="comment">/**&lt; \brief (PIOB) PIO Disable Register */</span>
<a name="l08230"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga4fb64fd011b55d679cbbba77029f4ef9">08230</a> <span class="preprocessor">#define REG_PIOB_PSR           REG_ACCESS(RoReg, 0xFFFFF608U) </span><span class="comment">/**&lt; \brief (PIOB) PIO Status Register */</span>
<a name="l08231"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga91dda095528075b967c200f458d448a1">08231</a> <span class="preprocessor">#define REG_PIOB_OER           REG_ACCESS(WoReg, 0xFFFFF610U) </span><span class="comment">/**&lt; \brief (PIOB) Output Enable Register */</span>
<a name="l08232"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga9e3471a28cbc902fb2136bbce8368a0b">08232</a> <span class="preprocessor">#define REG_PIOB_ODR           REG_ACCESS(WoReg, 0xFFFFF614U) </span><span class="comment">/**&lt; \brief (PIOB) Output Disable Register */</span>
<a name="l08233"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga298e33af749205d97dca0296c3092854">08233</a> <span class="preprocessor">#define REG_PIOB_OSR           REG_ACCESS(RoReg, 0xFFFFF618U) </span><span class="comment">/**&lt; \brief (PIOB) Output Status Register */</span>
<a name="l08234"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga677f0e07eabe6b81224d59b820da7d47">08234</a> <span class="preprocessor">#define REG_PIOB_IFER          REG_ACCESS(WoReg, 0xFFFFF620U) </span><span class="comment">/**&lt; \brief (PIOB) Glitch Input Filter Enable Register */</span>
<a name="l08235"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gac325b833920f13678285414db2780ff4">08235</a> <span class="preprocessor">#define REG_PIOB_IFDR          REG_ACCESS(WoReg, 0xFFFFF624U) </span><span class="comment">/**&lt; \brief (PIOB) Glitch Input Filter Disable Register */</span>
<a name="l08236"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaed84ee401d5c38f4a4541d769558a7b6">08236</a> <span class="preprocessor">#define REG_PIOB_IFSR          REG_ACCESS(RoReg, 0xFFFFF628U) </span><span class="comment">/**&lt; \brief (PIOB) Glitch Input Filter Status Register */</span>
<a name="l08237"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gabb405c4e2aed48ee487d03f7627af04b">08237</a> <span class="preprocessor">#define REG_PIOB_SODR          REG_ACCESS(WoReg, 0xFFFFF630U) </span><span class="comment">/**&lt; \brief (PIOB) Set Output Data Register */</span>
<a name="l08238"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaf12d1879d87b805c70fd38eecc8f3e0a">08238</a> <span class="preprocessor">#define REG_PIOB_CODR          REG_ACCESS(WoReg, 0xFFFFF634U) </span><span class="comment">/**&lt; \brief (PIOB) Clear Output Data Register */</span>
<a name="l08239"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gae85adf61b135f33ae3d812a854ea8b57">08239</a> <span class="preprocessor">#define REG_PIOB_ODSR          REG_ACCESS(RwReg, 0xFFFFF638U) </span><span class="comment">/**&lt; \brief (PIOB) Output Data Status Register */</span>
<a name="l08240"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga77c595f86452ac9c95b93aac6cd47dc6">08240</a> <span class="preprocessor">#define REG_PIOB_PDSR          REG_ACCESS(RoReg, 0xFFFFF63CU) </span><span class="comment">/**&lt; \brief (PIOB) Pin Data Status Register */</span>
<a name="l08241"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gafd8b4d8839775658da8ab487d1e070a0">08241</a> <span class="preprocessor">#define REG_PIOB_IER           REG_ACCESS(WoReg, 0xFFFFF640U) </span><span class="comment">/**&lt; \brief (PIOB) Interrupt Enable Register */</span>
<a name="l08242"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gad22c8170e0ffcf02fd2c439f84126b53">08242</a> <span class="preprocessor">#define REG_PIOB_IDR           REG_ACCESS(WoReg, 0xFFFFF644U) </span><span class="comment">/**&lt; \brief (PIOB) Interrupt Disable Register */</span>
<a name="l08243"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gadf29a2b7588831711555bf630f448c8c">08243</a> <span class="preprocessor">#define REG_PIOB_IMR           REG_ACCESS(RoReg, 0xFFFFF648U) </span><span class="comment">/**&lt; \brief (PIOB) Interrupt Mask Register */</span>
<a name="l08244"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga3e532becfdf72f7c052d33bd18c601c2">08244</a> <span class="preprocessor">#define REG_PIOB_ISR           REG_ACCESS(RoReg, 0xFFFFF64CU) </span><span class="comment">/**&lt; \brief (PIOB) Interrupt Status Register */</span>
<a name="l08245"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gac01e8d7306f06240470580e09dbe12da">08245</a> <span class="preprocessor">#define REG_PIOB_MDER          REG_ACCESS(WoReg, 0xFFFFF650U) </span><span class="comment">/**&lt; \brief (PIOB) Multi-driver Enable Register */</span>
<a name="l08246"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gad253e20bcf0b747fcee0b32b156de312">08246</a> <span class="preprocessor">#define REG_PIOB_MDDR          REG_ACCESS(WoReg, 0xFFFFF654U) </span><span class="comment">/**&lt; \brief (PIOB) Multi-driver Disable Register */</span>
<a name="l08247"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaa63dc0ebb690c0b410951baa315e735f">08247</a> <span class="preprocessor">#define REG_PIOB_MDSR          REG_ACCESS(RoReg, 0xFFFFF658U) </span><span class="comment">/**&lt; \brief (PIOB) Multi-driver Status Register */</span>
<a name="l08248"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga23165b73069bce8091b65fba2f11282f">08248</a> <span class="preprocessor">#define REG_PIOB_PUDR          REG_ACCESS(WoReg, 0xFFFFF660U) </span><span class="comment">/**&lt; \brief (PIOB) Pull-up Disable Register */</span>
<a name="l08249"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga7e153843e798be037df83a326bf8f2b4">08249</a> <span class="preprocessor">#define REG_PIOB_PUER          REG_ACCESS(WoReg, 0xFFFFF664U) </span><span class="comment">/**&lt; \brief (PIOB) Pull-up Enable Register */</span>
<a name="l08250"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga39a5f70c9bb70ffe8d9626c905c909a6">08250</a> <span class="preprocessor">#define REG_PIOB_PUSR          REG_ACCESS(RoReg, 0xFFFFF668U) </span><span class="comment">/**&lt; \brief (PIOB) Pad Pull-up Status Register */</span>
<a name="l08251"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga23117704d3d17c42f65053a9f546c72d">08251</a> <span class="preprocessor">#define REG_PIOB_ABCDSR        REG_ACCESS(RwReg, 0xFFFFF670U) </span><span class="comment">/**&lt; \brief (PIOB) Peripheral Select Register */</span>
<a name="l08252"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaaa48cd5f2e3c8554a2aebcda6d4a8ed7">08252</a> <span class="preprocessor">#define REG_PIOB_IFSCDR        REG_ACCESS(WoReg, 0xFFFFF680U) </span><span class="comment">/**&lt; \brief (PIOB) Input Filter Slow Clock Disable Register */</span>
<a name="l08253"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gac61982a74e9903041bf3f4a25dfb1cde">08253</a> <span class="preprocessor">#define REG_PIOB_IFSCER        REG_ACCESS(WoReg, 0xFFFFF684U) </span><span class="comment">/**&lt; \brief (PIOB) Input Filter Slow Clock Enable Register */</span>
<a name="l08254"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga1a181a1ae914b534cfe2e88ad7dd33ed">08254</a> <span class="preprocessor">#define REG_PIOB_IFSCSR        REG_ACCESS(RoReg, 0xFFFFF688U) </span><span class="comment">/**&lt; \brief (PIOB) Input Filter Slow Clock Status Register */</span>
<a name="l08255"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaf5e720eb6495373974a1f6b3142afdde">08255</a> <span class="preprocessor">#define REG_PIOB_SCDR          REG_ACCESS(RwReg, 0xFFFFF68CU) </span><span class="comment">/**&lt; \brief (PIOB) Slow Clock Divider Debouncing Register */</span>
<a name="l08256"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gafc5b44909f9fb2975a3448f6fa7dd59a">08256</a> <span class="preprocessor">#define REG_PIOB_PPDDR         REG_ACCESS(WoReg, 0xFFFFF690U) </span><span class="comment">/**&lt; \brief (PIOB) Pad Pull-down Disable Register */</span>
<a name="l08257"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga955bdb04b8ec81c66ae706d76a39f427">08257</a> <span class="preprocessor">#define REG_PIOB_PPDER         REG_ACCESS(WoReg, 0xFFFFF694U) </span><span class="comment">/**&lt; \brief (PIOB) Pad Pull-down Enable Register */</span>
<a name="l08258"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gad6aba267de346c39cff26fe6eac29a13">08258</a> <span class="preprocessor">#define REG_PIOB_PPDSR         REG_ACCESS(RoReg, 0xFFFFF698U) </span><span class="comment">/**&lt; \brief (PIOB) Pad Pull-down Status Register */</span>
<a name="l08259"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gac48cb652096be6a4e18388760b3f993f">08259</a> <span class="preprocessor">#define REG_PIOB_OWER          REG_ACCESS(WoReg, 0xFFFFF6A0U) </span><span class="comment">/**&lt; \brief (PIOB) Output Write Enable */</span>
<a name="l08260"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gabe95bbc2c91c7b2ee38134fe7991e1ce">08260</a> <span class="preprocessor">#define REG_PIOB_OWDR          REG_ACCESS(WoReg, 0xFFFFF6A4U) </span><span class="comment">/**&lt; \brief (PIOB) Output Write Disable */</span>
<a name="l08261"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga69153f7ef016e8fe1dc6a55d84d1b894">08261</a> <span class="preprocessor">#define REG_PIOB_OWSR          REG_ACCESS(RoReg, 0xFFFFF6A8U) </span><span class="comment">/**&lt; \brief (PIOB) Output Write Status Register */</span>
<a name="l08262"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga92152ebd62b3f0c83258deb7c58a40cd">08262</a> <span class="preprocessor">#define REG_PIOB_AIMER         REG_ACCESS(WoReg, 0xFFFFF6B0U) </span><span class="comment">/**&lt; \brief (PIOB) Additional Interrupt Modes Enable Register */</span>
<a name="l08263"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaa84bf996945cf2bd2ffbaa9c569f8ce2">08263</a> <span class="preprocessor">#define REG_PIOB_AIMDR         REG_ACCESS(WoReg, 0xFFFFF6B4U) </span><span class="comment">/**&lt; \brief (PIOB) Additional Interrupt Modes Disables Register */</span>
<a name="l08264"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaaa1df744f17f93885112540e1ff66f5a">08264</a> <span class="preprocessor">#define REG_PIOB_AIMMR         REG_ACCESS(RoReg, 0xFFFFF6B8U) </span><span class="comment">/**&lt; \brief (PIOB) Additional Interrupt Modes Mask Register */</span>
<a name="l08265"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga074702735630ed26262ccce84423192b">08265</a> <span class="preprocessor">#define REG_PIOB_ESR           REG_ACCESS(WoReg, 0xFFFFF6C0U) </span><span class="comment">/**&lt; \brief (PIOB) Edge Select Register */</span>
<a name="l08266"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga7d2365f3278126d19b8e9f4a5f934203">08266</a> <span class="preprocessor">#define REG_PIOB_LSR           REG_ACCESS(WoReg, 0xFFFFF6C4U) </span><span class="comment">/**&lt; \brief (PIOB) Level Select Register */</span>
<a name="l08267"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga151f48eb391f06055719bb5502253272">08267</a> <span class="preprocessor">#define REG_PIOB_ELSR          REG_ACCESS(RoReg, 0xFFFFF6C8U) </span><span class="comment">/**&lt; \brief (PIOB) Edge/Level Status Register */</span>
<a name="l08268"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga91e2ccd6995bd822abaa391c4ca80340">08268</a> <span class="preprocessor">#define REG_PIOB_FELLSR        REG_ACCESS(WoReg, 0xFFFFF6D0U) </span><span class="comment">/**&lt; \brief (PIOB) Falling Edge/Low Level Select Register */</span>
<a name="l08269"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gab66df35c0878a4d05b1e957f876dd4f3">08269</a> <span class="preprocessor">#define REG_PIOB_REHLSR        REG_ACCESS(WoReg, 0xFFFFF6D4U) </span><span class="comment">/**&lt; \brief (PIOB) Rising Edge/ High Level Select Register */</span>
<a name="l08270"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga55d7b2ff26d8cbaaecc61bd5a63619b9">08270</a> <span class="preprocessor">#define REG_PIOB_FRLHSR        REG_ACCESS(RoReg, 0xFFFFF6D8U) </span><span class="comment">/**&lt; \brief (PIOB) Fall/Rise - Low/High Status Register */</span>
<a name="l08271"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gab3728163a9e52258fe536bab6dda2716">08271</a> <span class="preprocessor">#define REG_PIOB_LOCKSR        REG_ACCESS(RoReg, 0xFFFFF6E0U) </span><span class="comment">/**&lt; \brief (PIOB) Lock Status */</span>
<a name="l08272"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaf54e97eed9decfbbced22bf7cd9d1305">08272</a> <span class="preprocessor">#define REG_PIOB_WPMR          REG_ACCESS(RwReg, 0xFFFFF6E4U) </span><span class="comment">/**&lt; \brief (PIOB) Write Protect Mode Register */</span>
<a name="l08273"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaf8798ca42299793280804ce8f2dfe32c">08273</a> <span class="preprocessor">#define REG_PIOB_WPSR          REG_ACCESS(RoReg, 0xFFFFF6E8U) </span><span class="comment">/**&lt; \brief (PIOB) Write Protect Status Register */</span>
<a name="l08274"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gab47d4f81029261dd2ccc151948562322">08274</a> <span class="preprocessor">#define REG_PIOB_SCHMITT       REG_ACCESS(RwReg, 0xFFFFF700U) </span><span class="comment">/**&lt; \brief (PIOB) Schmitt Trigger Register */</span>
<a name="l08275"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gab0d486f7f24eaa7d5f2f9a1de7c77b48">08275</a> <span class="preprocessor">#define REG_PIOB_DELAYR        REG_ACCESS(RwReg, 0xFFFFF710U) </span><span class="comment">/**&lt; \brief (PIOB) IO Delay Register */</span>
<a name="l08276"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga86dfa6d231d9f83003786996e0188925">08276</a> <span class="preprocessor">#define REG_PIOB_DRIVER1       REG_ACCESS(RwReg, 0xFFFFF714U) </span><span class="comment">/**&lt; \brief (PIOB) I/O Drive Register 1 */</span>
<a name="l08277"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaa03b3e387ef3e1c78c0f4f98402ee097">08277</a> <span class="preprocessor">#define REG_PIOB_DRIVER2       REG_ACCESS(RwReg, 0xFFFFF718U) </span><span class="comment">/**&lt; \brief (PIOB) I/O Drive Register 2 */</span>
<a name="l08278"></a>08278 <span class="comment">/* ========== Register definition for PIOC peripheral ========== */</span>
<a name="l08279"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga5e03248d744f70fd258f5e400af8114f">08279</a> <span class="preprocessor">#define REG_PIOC_PER           REG_ACCESS(WoReg, 0xFFFFF800U) </span><span class="comment">/**&lt; \brief (PIOC) PIO Enable Register */</span>
<a name="l08280"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga106aa363d1502ea19fb52f783b37bc2d">08280</a> <span class="preprocessor">#define REG_PIOC_PDR           REG_ACCESS(WoReg, 0xFFFFF804U) </span><span class="comment">/**&lt; \brief (PIOC) PIO Disable Register */</span>
<a name="l08281"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga5353f1ef343fc23335ace86a5b40bfdb">08281</a> <span class="preprocessor">#define REG_PIOC_PSR           REG_ACCESS(RoReg, 0xFFFFF808U) </span><span class="comment">/**&lt; \brief (PIOC) PIO Status Register */</span>
<a name="l08282"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gab15ce5a7b3a9bdb1fa2ce5e0c359a521">08282</a> <span class="preprocessor">#define REG_PIOC_OER           REG_ACCESS(WoReg, 0xFFFFF810U) </span><span class="comment">/**&lt; \brief (PIOC) Output Enable Register */</span>
<a name="l08283"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga529953892e8a52f64349378ffc6ca14b">08283</a> <span class="preprocessor">#define REG_PIOC_ODR           REG_ACCESS(WoReg, 0xFFFFF814U) </span><span class="comment">/**&lt; \brief (PIOC) Output Disable Register */</span>
<a name="l08284"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gada0a7710746db02bf01e02a233d1f721">08284</a> <span class="preprocessor">#define REG_PIOC_OSR           REG_ACCESS(RoReg, 0xFFFFF818U) </span><span class="comment">/**&lt; \brief (PIOC) Output Status Register */</span>
<a name="l08285"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaee5d14d56b5cb3e570ef5ee5fdab8137">08285</a> <span class="preprocessor">#define REG_PIOC_IFER          REG_ACCESS(WoReg, 0xFFFFF820U) </span><span class="comment">/**&lt; \brief (PIOC) Glitch Input Filter Enable Register */</span>
<a name="l08286"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga9366f7110327f74031369b7e01c796c8">08286</a> <span class="preprocessor">#define REG_PIOC_IFDR          REG_ACCESS(WoReg, 0xFFFFF824U) </span><span class="comment">/**&lt; \brief (PIOC) Glitch Input Filter Disable Register */</span>
<a name="l08287"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaa5ab746dcd90461d9925d26a7a05ee80">08287</a> <span class="preprocessor">#define REG_PIOC_IFSR          REG_ACCESS(RoReg, 0xFFFFF828U) </span><span class="comment">/**&lt; \brief (PIOC) Glitch Input Filter Status Register */</span>
<a name="l08288"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga82bcf64a297ea5a730c84a42e4ad1845">08288</a> <span class="preprocessor">#define REG_PIOC_SODR          REG_ACCESS(WoReg, 0xFFFFF830U) </span><span class="comment">/**&lt; \brief (PIOC) Set Output Data Register */</span>
<a name="l08289"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gabd334123b5fee715e62344825356debf">08289</a> <span class="preprocessor">#define REG_PIOC_CODR          REG_ACCESS(WoReg, 0xFFFFF834U) </span><span class="comment">/**&lt; \brief (PIOC) Clear Output Data Register */</span>
<a name="l08290"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaa29ae65141df48fd5f5139c90c182640">08290</a> <span class="preprocessor">#define REG_PIOC_ODSR          REG_ACCESS(RwReg, 0xFFFFF838U) </span><span class="comment">/**&lt; \brief (PIOC) Output Data Status Register */</span>
<a name="l08291"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga8de1ff31f5c725b802821d4e557874f2">08291</a> <span class="preprocessor">#define REG_PIOC_PDSR          REG_ACCESS(RoReg, 0xFFFFF83CU) </span><span class="comment">/**&lt; \brief (PIOC) Pin Data Status Register */</span>
<a name="l08292"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gada50d93680fe7a784dbedd07cf5fea34">08292</a> <span class="preprocessor">#define REG_PIOC_IER           REG_ACCESS(WoReg, 0xFFFFF840U) </span><span class="comment">/**&lt; \brief (PIOC) Interrupt Enable Register */</span>
<a name="l08293"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga841265b1a13349be829a98482fde2b14">08293</a> <span class="preprocessor">#define REG_PIOC_IDR           REG_ACCESS(WoReg, 0xFFFFF844U) </span><span class="comment">/**&lt; \brief (PIOC) Interrupt Disable Register */</span>
<a name="l08294"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga4c9c06e66665886b1830ac33b7a67aa3">08294</a> <span class="preprocessor">#define REG_PIOC_IMR           REG_ACCESS(RoReg, 0xFFFFF848U) </span><span class="comment">/**&lt; \brief (PIOC) Interrupt Mask Register */</span>
<a name="l08295"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga62e4a6456fd77ef639ca3273ac2289cb">08295</a> <span class="preprocessor">#define REG_PIOC_ISR           REG_ACCESS(RoReg, 0xFFFFF84CU) </span><span class="comment">/**&lt; \brief (PIOC) Interrupt Status Register */</span>
<a name="l08296"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga0ec442b232638fe54d6ee7df550e2e5c">08296</a> <span class="preprocessor">#define REG_PIOC_MDER          REG_ACCESS(WoReg, 0xFFFFF850U) </span><span class="comment">/**&lt; \brief (PIOC) Multi-driver Enable Register */</span>
<a name="l08297"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaa524ff4779d97e2f46ff4f2b4e295b9b">08297</a> <span class="preprocessor">#define REG_PIOC_MDDR          REG_ACCESS(WoReg, 0xFFFFF854U) </span><span class="comment">/**&lt; \brief (PIOC) Multi-driver Disable Register */</span>
<a name="l08298"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga31e7f4860896acca839c46d96b1e84ce">08298</a> <span class="preprocessor">#define REG_PIOC_MDSR          REG_ACCESS(RoReg, 0xFFFFF858U) </span><span class="comment">/**&lt; \brief (PIOC) Multi-driver Status Register */</span>
<a name="l08299"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga2652c1b03576a384c17724d7bd6bd2e3">08299</a> <span class="preprocessor">#define REG_PIOC_PUDR          REG_ACCESS(WoReg, 0xFFFFF860U) </span><span class="comment">/**&lt; \brief (PIOC) Pull-up Disable Register */</span>
<a name="l08300"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gae61805699bea48dc7a58bc95143666a1">08300</a> <span class="preprocessor">#define REG_PIOC_PUER          REG_ACCESS(WoReg, 0xFFFFF864U) </span><span class="comment">/**&lt; \brief (PIOC) Pull-up Enable Register */</span>
<a name="l08301"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga9e3546151af6c2db8d4d39896dbf4278">08301</a> <span class="preprocessor">#define REG_PIOC_PUSR          REG_ACCESS(RoReg, 0xFFFFF868U) </span><span class="comment">/**&lt; \brief (PIOC) Pad Pull-up Status Register */</span>
<a name="l08302"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga341f89466de3b4fe90da9378374d77de">08302</a> <span class="preprocessor">#define REG_PIOC_ABCDSR        REG_ACCESS(RwReg, 0xFFFFF870U) </span><span class="comment">/**&lt; \brief (PIOC) Peripheral Select Register */</span>
<a name="l08303"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga24a9b79f7dd015a1fe1ed487a1e86d80">08303</a> <span class="preprocessor">#define REG_PIOC_IFSCDR        REG_ACCESS(WoReg, 0xFFFFF880U) </span><span class="comment">/**&lt; \brief (PIOC) Input Filter Slow Clock Disable Register */</span>
<a name="l08304"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga5abea903d5813bc2d05a91a64ce7159a">08304</a> <span class="preprocessor">#define REG_PIOC_IFSCER        REG_ACCESS(WoReg, 0xFFFFF884U) </span><span class="comment">/**&lt; \brief (PIOC) Input Filter Slow Clock Enable Register */</span>
<a name="l08305"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga9821f5494169c5e56c7d4efc10c128ea">08305</a> <span class="preprocessor">#define REG_PIOC_IFSCSR        REG_ACCESS(RoReg, 0xFFFFF888U) </span><span class="comment">/**&lt; \brief (PIOC) Input Filter Slow Clock Status Register */</span>
<a name="l08306"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga59f215bd19a38b1cb9ce71e70885c0ba">08306</a> <span class="preprocessor">#define REG_PIOC_SCDR          REG_ACCESS(RwReg, 0xFFFFF88CU) </span><span class="comment">/**&lt; \brief (PIOC) Slow Clock Divider Debouncing Register */</span>
<a name="l08307"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga456bdcb08bd8c71633aef630c89655af">08307</a> <span class="preprocessor">#define REG_PIOC_PPDDR         REG_ACCESS(WoReg, 0xFFFFF890U) </span><span class="comment">/**&lt; \brief (PIOC) Pad Pull-down Disable Register */</span>
<a name="l08308"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga49130cb2b0fd2e1e249ff72783d6438e">08308</a> <span class="preprocessor">#define REG_PIOC_PPDER         REG_ACCESS(WoReg, 0xFFFFF894U) </span><span class="comment">/**&lt; \brief (PIOC) Pad Pull-down Enable Register */</span>
<a name="l08309"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga2143ad3cc140fc0bf5bca89f56182b73">08309</a> <span class="preprocessor">#define REG_PIOC_PPDSR         REG_ACCESS(RoReg, 0xFFFFF898U) </span><span class="comment">/**&lt; \brief (PIOC) Pad Pull-down Status Register */</span>
<a name="l08310"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga4ee065eabe774ee640006db04cd17421">08310</a> <span class="preprocessor">#define REG_PIOC_OWER          REG_ACCESS(WoReg, 0xFFFFF8A0U) </span><span class="comment">/**&lt; \brief (PIOC) Output Write Enable */</span>
<a name="l08311"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga39a0715d8034146c26be225c9c755bac">08311</a> <span class="preprocessor">#define REG_PIOC_OWDR          REG_ACCESS(WoReg, 0xFFFFF8A4U) </span><span class="comment">/**&lt; \brief (PIOC) Output Write Disable */</span>
<a name="l08312"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga477aa0fc6c24d1d8d597eb8fa272245b">08312</a> <span class="preprocessor">#define REG_PIOC_OWSR          REG_ACCESS(RoReg, 0xFFFFF8A8U) </span><span class="comment">/**&lt; \brief (PIOC) Output Write Status Register */</span>
<a name="l08313"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gae516a4b22ffe262b01f5fc09f688aad4">08313</a> <span class="preprocessor">#define REG_PIOC_AIMER         REG_ACCESS(WoReg, 0xFFFFF8B0U) </span><span class="comment">/**&lt; \brief (PIOC) Additional Interrupt Modes Enable Register */</span>
<a name="l08314"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga732d331101ed7852730002f350701f35">08314</a> <span class="preprocessor">#define REG_PIOC_AIMDR         REG_ACCESS(WoReg, 0xFFFFF8B4U) </span><span class="comment">/**&lt; \brief (PIOC) Additional Interrupt Modes Disables Register */</span>
<a name="l08315"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gac128989868cfefd6d7ca1ab4171584c1">08315</a> <span class="preprocessor">#define REG_PIOC_AIMMR         REG_ACCESS(RoReg, 0xFFFFF8B8U) </span><span class="comment">/**&lt; \brief (PIOC) Additional Interrupt Modes Mask Register */</span>
<a name="l08316"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga4acf3d55e48631bdfac0b134cf7962cf">08316</a> <span class="preprocessor">#define REG_PIOC_ESR           REG_ACCESS(WoReg, 0xFFFFF8C0U) </span><span class="comment">/**&lt; \brief (PIOC) Edge Select Register */</span>
<a name="l08317"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gacda8e08648e8d4791f6e29b3e9881c81">08317</a> <span class="preprocessor">#define REG_PIOC_LSR           REG_ACCESS(WoReg, 0xFFFFF8C4U) </span><span class="comment">/**&lt; \brief (PIOC) Level Select Register */</span>
<a name="l08318"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga5f305243b60fe50604f22b22734c9dab">08318</a> <span class="preprocessor">#define REG_PIOC_ELSR          REG_ACCESS(RoReg, 0xFFFFF8C8U) </span><span class="comment">/**&lt; \brief (PIOC) Edge/Level Status Register */</span>
<a name="l08319"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga82159dd9b522dcb883eb3b2c6f57a2b4">08319</a> <span class="preprocessor">#define REG_PIOC_FELLSR        REG_ACCESS(WoReg, 0xFFFFF8D0U) </span><span class="comment">/**&lt; \brief (PIOC) Falling Edge/Low Level Select Register */</span>
<a name="l08320"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gad255cdf0ec711823521b5b8199b93419">08320</a> <span class="preprocessor">#define REG_PIOC_REHLSR        REG_ACCESS(WoReg, 0xFFFFF8D4U) </span><span class="comment">/**&lt; \brief (PIOC) Rising Edge/ High Level Select Register */</span>
<a name="l08321"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gab45111f6ebfb1f4f149850019e8ea10a">08321</a> <span class="preprocessor">#define REG_PIOC_FRLHSR        REG_ACCESS(RoReg, 0xFFFFF8D8U) </span><span class="comment">/**&lt; \brief (PIOC) Fall/Rise - Low/High Status Register */</span>
<a name="l08322"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga615d15e41a1153512c48fedae5daf010">08322</a> <span class="preprocessor">#define REG_PIOC_LOCKSR        REG_ACCESS(RoReg, 0xFFFFF8E0U) </span><span class="comment">/**&lt; \brief (PIOC) Lock Status */</span>
<a name="l08323"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga96f9196378642d70eb0cc11a2a44eff1">08323</a> <span class="preprocessor">#define REG_PIOC_WPMR          REG_ACCESS(RwReg, 0xFFFFF8E4U) </span><span class="comment">/**&lt; \brief (PIOC) Write Protect Mode Register */</span>
<a name="l08324"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga4a16225380d6ccf758fab0d661ab577e">08324</a> <span class="preprocessor">#define REG_PIOC_WPSR          REG_ACCESS(RoReg, 0xFFFFF8E8U) </span><span class="comment">/**&lt; \brief (PIOC) Write Protect Status Register */</span>
<a name="l08325"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga4c25038b7888cbf18865a2be9098db82">08325</a> <span class="preprocessor">#define REG_PIOC_SCHMITT       REG_ACCESS(RwReg, 0xFFFFF900U) </span><span class="comment">/**&lt; \brief (PIOC) Schmitt Trigger Register */</span>
<a name="l08326"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gadc291308e5c1bfab330326f5b0647863">08326</a> <span class="preprocessor">#define REG_PIOC_DELAYR        REG_ACCESS(RwReg, 0xFFFFF910U) </span><span class="comment">/**&lt; \brief (PIOC) IO Delay Register */</span>
<a name="l08327"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaa3af24a5be2f769115e6cb2ab20f57b1">08327</a> <span class="preprocessor">#define REG_PIOC_DRIVER1       REG_ACCESS(RwReg, 0xFFFFF914U) </span><span class="comment">/**&lt; \brief (PIOC) I/O Drive Register 1 */</span>
<a name="l08328"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gadb5f280c1ff308e2c87786a312117e34">08328</a> <span class="preprocessor">#define REG_PIOC_DRIVER2       REG_ACCESS(RwReg, 0xFFFFF918U) </span><span class="comment">/**&lt; \brief (PIOC) I/O Drive Register 2 */</span>
<a name="l08329"></a>08329 <span class="comment">/* ========== Register definition for PIOD peripheral ========== */</span>
<a name="l08330"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga53d9f3b5b0b4272b3ba00cc8c8a70296">08330</a> <span class="preprocessor">#define REG_PIOD_PER           REG_ACCESS(WoReg, 0xFFFFFA00U) </span><span class="comment">/**&lt; \brief (PIOD) PIO Enable Register */</span>
<a name="l08331"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gabae09b0988c787c8d31f6804e31cbe41">08331</a> <span class="preprocessor">#define REG_PIOD_PDR           REG_ACCESS(WoReg, 0xFFFFFA04U) </span><span class="comment">/**&lt; \brief (PIOD) PIO Disable Register */</span>
<a name="l08332"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaff9d486fe4d9e636c677a3b63a1a81e6">08332</a> <span class="preprocessor">#define REG_PIOD_PSR           REG_ACCESS(RoReg, 0xFFFFFA08U) </span><span class="comment">/**&lt; \brief (PIOD) PIO Status Register */</span>
<a name="l08333"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga571f8aef162cd513582c70c45992f67d">08333</a> <span class="preprocessor">#define REG_PIOD_OER           REG_ACCESS(WoReg, 0xFFFFFA10U) </span><span class="comment">/**&lt; \brief (PIOD) Output Enable Register */</span>
<a name="l08334"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga582244bc632992107271cdb2046d92e1">08334</a> <span class="preprocessor">#define REG_PIOD_ODR           REG_ACCESS(WoReg, 0xFFFFFA14U) </span><span class="comment">/**&lt; \brief (PIOD) Output Disable Register */</span>
<a name="l08335"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gae4527343914a138d61631441c3f5f97a">08335</a> <span class="preprocessor">#define REG_PIOD_OSR           REG_ACCESS(RoReg, 0xFFFFFA18U) </span><span class="comment">/**&lt; \brief (PIOD) Output Status Register */</span>
<a name="l08336"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gacabeb11c45a94c127554c3d825ec9daf">08336</a> <span class="preprocessor">#define REG_PIOD_IFER          REG_ACCESS(WoReg, 0xFFFFFA20U) </span><span class="comment">/**&lt; \brief (PIOD) Glitch Input Filter Enable Register */</span>
<a name="l08337"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga891c686d3e10879faea674b299911ae9">08337</a> <span class="preprocessor">#define REG_PIOD_IFDR          REG_ACCESS(WoReg, 0xFFFFFA24U) </span><span class="comment">/**&lt; \brief (PIOD) Glitch Input Filter Disable Register */</span>
<a name="l08338"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga7a0cc90e08e427ae5ded8cea6fad821d">08338</a> <span class="preprocessor">#define REG_PIOD_IFSR          REG_ACCESS(RoReg, 0xFFFFFA28U) </span><span class="comment">/**&lt; \brief (PIOD) Glitch Input Filter Status Register */</span>
<a name="l08339"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gabf9a13c8b5631aa325fcb04d68df9803">08339</a> <span class="preprocessor">#define REG_PIOD_SODR          REG_ACCESS(WoReg, 0xFFFFFA30U) </span><span class="comment">/**&lt; \brief (PIOD) Set Output Data Register */</span>
<a name="l08340"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaa51e05d5162a403975978ace85766ee8">08340</a> <span class="preprocessor">#define REG_PIOD_CODR          REG_ACCESS(WoReg, 0xFFFFFA34U) </span><span class="comment">/**&lt; \brief (PIOD) Clear Output Data Register */</span>
<a name="l08341"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gae7143d8ae25a308468dfbf0db3eb3420">08341</a> <span class="preprocessor">#define REG_PIOD_ODSR          REG_ACCESS(RwReg, 0xFFFFFA38U) </span><span class="comment">/**&lt; \brief (PIOD) Output Data Status Register */</span>
<a name="l08342"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga915929959b31d98e8883751c54607481">08342</a> <span class="preprocessor">#define REG_PIOD_PDSR          REG_ACCESS(RoReg, 0xFFFFFA3CU) </span><span class="comment">/**&lt; \brief (PIOD) Pin Data Status Register */</span>
<a name="l08343"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga8c1a8cb912aa5ec8cd1a18f2f49d59f3">08343</a> <span class="preprocessor">#define REG_PIOD_IER           REG_ACCESS(WoReg, 0xFFFFFA40U) </span><span class="comment">/**&lt; \brief (PIOD) Interrupt Enable Register */</span>
<a name="l08344"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga09ea9e8d0b81eafab38061fe9e54c681">08344</a> <span class="preprocessor">#define REG_PIOD_IDR           REG_ACCESS(WoReg, 0xFFFFFA44U) </span><span class="comment">/**&lt; \brief (PIOD) Interrupt Disable Register */</span>
<a name="l08345"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gada02355264d011141f0570d40360071b">08345</a> <span class="preprocessor">#define REG_PIOD_IMR           REG_ACCESS(RoReg, 0xFFFFFA48U) </span><span class="comment">/**&lt; \brief (PIOD) Interrupt Mask Register */</span>
<a name="l08346"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga49be6b037a11bac1fd18ab98314fc4f1">08346</a> <span class="preprocessor">#define REG_PIOD_ISR           REG_ACCESS(RoReg, 0xFFFFFA4CU) </span><span class="comment">/**&lt; \brief (PIOD) Interrupt Status Register */</span>
<a name="l08347"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga8b5ceaf1e99debe41b5b837411d38035">08347</a> <span class="preprocessor">#define REG_PIOD_MDER          REG_ACCESS(WoReg, 0xFFFFFA50U) </span><span class="comment">/**&lt; \brief (PIOD) Multi-driver Enable Register */</span>
<a name="l08348"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gac44741699a1df85eaa586d51f3817cad">08348</a> <span class="preprocessor">#define REG_PIOD_MDDR          REG_ACCESS(WoReg, 0xFFFFFA54U) </span><span class="comment">/**&lt; \brief (PIOD) Multi-driver Disable Register */</span>
<a name="l08349"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga89adb2b30ed7aade10cba80d293cac7e">08349</a> <span class="preprocessor">#define REG_PIOD_MDSR          REG_ACCESS(RoReg, 0xFFFFFA58U) </span><span class="comment">/**&lt; \brief (PIOD) Multi-driver Status Register */</span>
<a name="l08350"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gafd35ac3dbd2bc511d0452b929c35937a">08350</a> <span class="preprocessor">#define REG_PIOD_PUDR          REG_ACCESS(WoReg, 0xFFFFFA60U) </span><span class="comment">/**&lt; \brief (PIOD) Pull-up Disable Register */</span>
<a name="l08351"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga709ff2f2fcdb6c49065a802bcaa3c985">08351</a> <span class="preprocessor">#define REG_PIOD_PUER          REG_ACCESS(WoReg, 0xFFFFFA64U) </span><span class="comment">/**&lt; \brief (PIOD) Pull-up Enable Register */</span>
<a name="l08352"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga5c8513f7cc588ca0a15b8f697e3133bf">08352</a> <span class="preprocessor">#define REG_PIOD_PUSR          REG_ACCESS(RoReg, 0xFFFFFA68U) </span><span class="comment">/**&lt; \brief (PIOD) Pad Pull-up Status Register */</span>
<a name="l08353"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gada829429fcac197294b30f51f8b79353">08353</a> <span class="preprocessor">#define REG_PIOD_ABCDSR        REG_ACCESS(RwReg, 0xFFFFFA70U) </span><span class="comment">/**&lt; \brief (PIOD) Peripheral Select Register */</span>
<a name="l08354"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga9205aeb4453c3b55dbc5b8730b217438">08354</a> <span class="preprocessor">#define REG_PIOD_IFSCDR        REG_ACCESS(WoReg, 0xFFFFFA80U) </span><span class="comment">/**&lt; \brief (PIOD) Input Filter Slow Clock Disable Register */</span>
<a name="l08355"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga18c78bee177ba080ebff69ad3fbe056b">08355</a> <span class="preprocessor">#define REG_PIOD_IFSCER        REG_ACCESS(WoReg, 0xFFFFFA84U) </span><span class="comment">/**&lt; \brief (PIOD) Input Filter Slow Clock Enable Register */</span>
<a name="l08356"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga0fa12d9f9613832d7d2e684e2ecdc67c">08356</a> <span class="preprocessor">#define REG_PIOD_IFSCSR        REG_ACCESS(RoReg, 0xFFFFFA88U) </span><span class="comment">/**&lt; \brief (PIOD) Input Filter Slow Clock Status Register */</span>
<a name="l08357"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga57dd04f29eb11846a239141e146d7439">08357</a> <span class="preprocessor">#define REG_PIOD_SCDR          REG_ACCESS(RwReg, 0xFFFFFA8CU) </span><span class="comment">/**&lt; \brief (PIOD) Slow Clock Divider Debouncing Register */</span>
<a name="l08358"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gac3b3b7581ddfa73a4d3e8ed6c4662da5">08358</a> <span class="preprocessor">#define REG_PIOD_PPDDR         REG_ACCESS(WoReg, 0xFFFFFA90U) </span><span class="comment">/**&lt; \brief (PIOD) Pad Pull-down Disable Register */</span>
<a name="l08359"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga3b8cf2aff9c6ededb0aae27d806275b2">08359</a> <span class="preprocessor">#define REG_PIOD_PPDER         REG_ACCESS(WoReg, 0xFFFFFA94U) </span><span class="comment">/**&lt; \brief (PIOD) Pad Pull-down Enable Register */</span>
<a name="l08360"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gac133096e3dbd81e8dbabe7dc23975d4c">08360</a> <span class="preprocessor">#define REG_PIOD_PPDSR         REG_ACCESS(RoReg, 0xFFFFFA98U) </span><span class="comment">/**&lt; \brief (PIOD) Pad Pull-down Status Register */</span>
<a name="l08361"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gad93356c2a84d243e36e191324afc45b8">08361</a> <span class="preprocessor">#define REG_PIOD_OWER          REG_ACCESS(WoReg, 0xFFFFFAA0U) </span><span class="comment">/**&lt; \brief (PIOD) Output Write Enable */</span>
<a name="l08362"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga1e9d2738d1d4de0882cc57a67de9c3b7">08362</a> <span class="preprocessor">#define REG_PIOD_OWDR          REG_ACCESS(WoReg, 0xFFFFFAA4U) </span><span class="comment">/**&lt; \brief (PIOD) Output Write Disable */</span>
<a name="l08363"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga9a12d11432a35f50567f0c271193dad9">08363</a> <span class="preprocessor">#define REG_PIOD_OWSR          REG_ACCESS(RoReg, 0xFFFFFAA8U) </span><span class="comment">/**&lt; \brief (PIOD) Output Write Status Register */</span>
<a name="l08364"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga3d7deeec145142b7381c3d5ca36f28da">08364</a> <span class="preprocessor">#define REG_PIOD_AIMER         REG_ACCESS(WoReg, 0xFFFFFAB0U) </span><span class="comment">/**&lt; \brief (PIOD) Additional Interrupt Modes Enable Register */</span>
<a name="l08365"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga6ba2c526aac3d1b60ab24dc6abddcfed">08365</a> <span class="preprocessor">#define REG_PIOD_AIMDR         REG_ACCESS(WoReg, 0xFFFFFAB4U) </span><span class="comment">/**&lt; \brief (PIOD) Additional Interrupt Modes Disables Register */</span>
<a name="l08366"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga91fe1002ccea5a2113b46a5d23b9e9a0">08366</a> <span class="preprocessor">#define REG_PIOD_AIMMR         REG_ACCESS(RoReg, 0xFFFFFAB8U) </span><span class="comment">/**&lt; \brief (PIOD) Additional Interrupt Modes Mask Register */</span>
<a name="l08367"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga2c3f6f456355bfcad43f864807a86664">08367</a> <span class="preprocessor">#define REG_PIOD_ESR           REG_ACCESS(WoReg, 0xFFFFFAC0U) </span><span class="comment">/**&lt; \brief (PIOD) Edge Select Register */</span>
<a name="l08368"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaffe589c349a23f55fb9daadbb1906096">08368</a> <span class="preprocessor">#define REG_PIOD_LSR           REG_ACCESS(WoReg, 0xFFFFFAC4U) </span><span class="comment">/**&lt; \brief (PIOD) Level Select Register */</span>
<a name="l08369"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gadb3373d21798d5ad8e5a022b0d0ddd0a">08369</a> <span class="preprocessor">#define REG_PIOD_ELSR          REG_ACCESS(RoReg, 0xFFFFFAC8U) </span><span class="comment">/**&lt; \brief (PIOD) Edge/Level Status Register */</span>
<a name="l08370"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga3947b6fa7b94ee71f49d75e30fae93aa">08370</a> <span class="preprocessor">#define REG_PIOD_FELLSR        REG_ACCESS(WoReg, 0xFFFFFAD0U) </span><span class="comment">/**&lt; \brief (PIOD) Falling Edge/Low Level Select Register */</span>
<a name="l08371"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga09e4d9ef2adafddbeeac2c70dd2e2531">08371</a> <span class="preprocessor">#define REG_PIOD_REHLSR        REG_ACCESS(WoReg, 0xFFFFFAD4U) </span><span class="comment">/**&lt; \brief (PIOD) Rising Edge/ High Level Select Register */</span>
<a name="l08372"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga995e408a60033f0f7fadde40c8d9b47f">08372</a> <span class="preprocessor">#define REG_PIOD_FRLHSR        REG_ACCESS(RoReg, 0xFFFFFAD8U) </span><span class="comment">/**&lt; \brief (PIOD) Fall/Rise - Low/High Status Register */</span>
<a name="l08373"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gabf43f0a924ee44260e3a86ed0555255f">08373</a> <span class="preprocessor">#define REG_PIOD_LOCKSR        REG_ACCESS(RoReg, 0xFFFFFAE0U) </span><span class="comment">/**&lt; \brief (PIOD) Lock Status */</span>
<a name="l08374"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga87a79716a04f186bd84c791c48804b61">08374</a> <span class="preprocessor">#define REG_PIOD_WPMR          REG_ACCESS(RwReg, 0xFFFFFAE4U) </span><span class="comment">/**&lt; \brief (PIOD) Write Protect Mode Register */</span>
<a name="l08375"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga3845e8aeb854d6b431e5aa263ca047cc">08375</a> <span class="preprocessor">#define REG_PIOD_WPSR          REG_ACCESS(RoReg, 0xFFFFFAE8U) </span><span class="comment">/**&lt; \brief (PIOD) Write Protect Status Register */</span>
<a name="l08376"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga8d972ed9f9db77c8112fa5e9d99cf08b">08376</a> <span class="preprocessor">#define REG_PIOD_SCHMITT       REG_ACCESS(RwReg, 0xFFFFFB00U) </span><span class="comment">/**&lt; \brief (PIOD) Schmitt Trigger Register */</span>
<a name="l08377"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gabdd01284f93eef62d6ed4ff884ea7532">08377</a> <span class="preprocessor">#define REG_PIOD_DELAYR        REG_ACCESS(RwReg, 0xFFFFFB10U) </span><span class="comment">/**&lt; \brief (PIOD) IO Delay Register */</span>
<a name="l08378"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga3e560c4b81501d5b2111ca84337af33e">08378</a> <span class="preprocessor">#define REG_PIOD_DRIVER1       REG_ACCESS(RwReg, 0xFFFFFB14U) </span><span class="comment">/**&lt; \brief (PIOD) I/O Drive Register 1 */</span>
<a name="l08379"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaadfa1c650bef455dc2f8b674cc5ae0a5">08379</a> <span class="preprocessor">#define REG_PIOD_DRIVER2       REG_ACCESS(RwReg, 0xFFFFFB18U) </span><span class="comment">/**&lt; \brief (PIOD) I/O Drive Register 2 */</span>
<a name="l08380"></a>08380 <span class="comment">/* ========== Register definition for PMC peripheral ========== */</span>
<a name="l08381"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaa0a1dcdc898d1f50f5df247c177b21fe">08381</a> <span class="preprocessor">#define REG_PMC_SCER           REG_ACCESS(WoReg, 0xFFFFFC00U) </span><span class="comment">/**&lt; \brief (PMC) System Clock Enable Register */</span>
<a name="l08382"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga42bf5f0dc7e1028a1af789741d00611b">08382</a> <span class="preprocessor">#define REG_PMC_SCDR           REG_ACCESS(WoReg, 0xFFFFFC04U) </span><span class="comment">/**&lt; \brief (PMC) System Clock Disable Register */</span>
<a name="l08383"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga3a1f253a89f0e5e66543006b0e5a1a14">08383</a> <span class="preprocessor">#define REG_PMC_SCSR           REG_ACCESS(RoReg, 0xFFFFFC08U) </span><span class="comment">/**&lt; \brief (PMC) System Clock Status Register */</span>
<a name="l08384"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga0ee2de5e1d03e83dfed17568431f4e65">08384</a> <span class="preprocessor">#define REG_PMC_PCER           REG_ACCESS(WoReg, 0xFFFFFC10U) </span><span class="comment">/**&lt; \brief (PMC) Peripheral Clock Enable Register */</span>
<a name="l08385"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga85fc5f7f37f3547211f32158c48e2237">08385</a> <span class="preprocessor">#define REG_PMC_PCDR           REG_ACCESS(WoReg, 0xFFFFFC14U) </span><span class="comment">/**&lt; \brief (PMC) Peripheral Clock Disable Register */</span>
<a name="l08386"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gad1532e06f80b681e499c445ab94beddb">08386</a> <span class="preprocessor">#define REG_PMC_PCSR           REG_ACCESS(RoReg, 0xFFFFFC18U) </span><span class="comment">/**&lt; \brief (PMC) Peripheral Clock Status Register */</span>
<a name="l08387"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga4dd32dc5030cfb35e61cccee53285e28">08387</a> <span class="preprocessor">#define REG_CKGR_UCKR          REG_ACCESS(RwReg, 0xFFFFFC1CU) </span><span class="comment">/**&lt; \brief (PMC) UTMI Clock Register */</span>
<a name="l08388"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaf765ff5c34ef36a0ec2aabafae9c4489">08388</a> <span class="preprocessor">#define REG_CKGR_MOR           REG_ACCESS(RwReg, 0xFFFFFC20U) </span><span class="comment">/**&lt; \brief (PMC) Main Oscillator Register */</span>
<a name="l08389"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gac9be303910927366f50ed3b211fd848d">08389</a> <span class="preprocessor">#define REG_CKGR_MCFR          REG_ACCESS(RoReg, 0xFFFFFC24U) </span><span class="comment">/**&lt; \brief (PMC) Main Clock Frequency Register */</span>
<a name="l08390"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga13c479062fe6dbb5b7b4702cccc5a128">08390</a> <span class="preprocessor">#define REG_CKGR_PLLAR         REG_ACCESS(RwReg, 0xFFFFFC28U) </span><span class="comment">/**&lt; \brief (PMC) PLLA Register */</span>
<a name="l08391"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaf05efed319a2a84bea5a0a57bfea2e69">08391</a> <span class="preprocessor">#define REG_PMC_MCKR           REG_ACCESS(RwReg, 0xFFFFFC30U) </span><span class="comment">/**&lt; \brief (PMC) Master Clock Register */</span>
<a name="l08392"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga1dccb339abf256077de56ff94df2290d">08392</a> <span class="preprocessor">#define REG_PMC_USB            REG_ACCESS(RwReg, 0xFFFFFC38U) </span><span class="comment">/**&lt; \brief (PMC) USB Clock Register */</span>
<a name="l08393"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga7c7e5c41fea4a42968b9bba9cf65f0eb">08393</a> <span class="preprocessor">#define REG_PMC_SMD            REG_ACCESS(RwReg, 0xFFFFFC3CU) </span><span class="comment">/**&lt; \brief (PMC) Soft Modem Clock Register */</span>
<a name="l08394"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga0d51b710f6bf094ef1395dd490d17965">08394</a> <span class="preprocessor">#define REG_PMC_PCK            REG_ACCESS(RwReg, 0xFFFFFC40U) </span><span class="comment">/**&lt; \brief (PMC) Programmable Clock 0 Register */</span>
<a name="l08395"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga1d870c6758de876e261b07465c340bac">08395</a> <span class="preprocessor">#define REG_PMC_IER            REG_ACCESS(WoReg, 0xFFFFFC60U) </span><span class="comment">/**&lt; \brief (PMC) Interrupt Enable Register */</span>
<a name="l08396"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gafa523bcba8136bd726bd850fe5e04e3b">08396</a> <span class="preprocessor">#define REG_PMC_IDR            REG_ACCESS(WoReg, 0xFFFFFC64U) </span><span class="comment">/**&lt; \brief (PMC) Interrupt Disable Register */</span>
<a name="l08397"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga9f151dd4ccf7e866a61f963e6bd5bef8">08397</a> <span class="preprocessor">#define REG_PMC_SR             REG_ACCESS(RoReg, 0xFFFFFC68U) </span><span class="comment">/**&lt; \brief (PMC) Status Register */</span>
<a name="l08398"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gad66bd047d35846ebd6c6589c7dda432d">08398</a> <span class="preprocessor">#define REG_PMC_IMR            REG_ACCESS(RoReg, 0xFFFFFC6CU) </span><span class="comment">/**&lt; \brief (PMC) Interrupt Mask Register */</span>
<a name="l08399"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga651b838c9fb799904f17df0ea8c35303">08399</a> <span class="preprocessor">#define REG_PMC_PLLICPR        REG_ACCESS(WoReg, 0xFFFFFC80U) </span><span class="comment">/**&lt; \brief (PMC) PLL Charge Pump Current Register */</span>
<a name="l08400"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga20b43473efe2ea5612bd0d1fc429b9b1">08400</a> <span class="preprocessor">#define REG_PMC_WPMR           REG_ACCESS(RwReg, 0xFFFFFCE4U) </span><span class="comment">/**&lt; \brief (PMC) Write Protect Mode Register */</span>
<a name="l08401"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga35c636f1957cde234e5aee236ebcd886">08401</a> <span class="preprocessor">#define REG_PMC_WPSR           REG_ACCESS(RoReg, 0xFFFFFCE8U) </span><span class="comment">/**&lt; \brief (PMC) Write Protect Status Register */</span>
<a name="l08402"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gabd5ee038a754f1ea86efd7230575d5a7">08402</a> <span class="preprocessor">#define REG_PMC_PCR            REG_ACCESS(RwReg, 0xFFFFFD0CU) </span><span class="comment">/**&lt; \brief (PMC) Peripheral Control Register */</span>
<a name="l08403"></a>08403 <span class="comment">/* ========== Register definition for RSTC peripheral ========== */</span>
<a name="l08404"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga66da09ed8ac4fa67884d73ef0cea5aa9">08404</a> <span class="preprocessor">#define REG_RSTC_CR            REG_ACCESS(WoReg, 0xFFFFFE00U) </span><span class="comment">/**&lt; \brief (RSTC) Control Register */</span>
<a name="l08405"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga51651e4026644d8ed656dd09a4cae7ad">08405</a> <span class="preprocessor">#define REG_RSTC_SR            REG_ACCESS(RoReg, 0xFFFFFE04U) </span><span class="comment">/**&lt; \brief (RSTC) Status Register */</span>
<a name="l08406"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga9aa67bec4bd5499051db9784e84d54fa">08406</a> <span class="preprocessor">#define REG_RSTC_MR            REG_ACCESS(RwReg, 0xFFFFFE08U) </span><span class="comment">/**&lt; \brief (RSTC) Mode Register */</span>
<a name="l08407"></a>08407 <span class="comment">/* ========== Register definition for SHDWC peripheral ========== */</span>
<a name="l08408"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga1f76207e6a3da8b36f64c2bace26d949">08408</a> <span class="preprocessor">#define REG_SHDWC_CR           REG_ACCESS(WoReg, 0xFFFFFE10U) </span><span class="comment">/**&lt; \brief (SHDWC) Shutdown Control Register */</span>
<a name="l08409"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga79fb439c7ced74a35aac8c6df5a645a3">08409</a> <span class="preprocessor">#define REG_SHDWC_MR           REG_ACCESS(RwReg, 0xFFFFFE14U) </span><span class="comment">/**&lt; \brief (SHDWC) Shutdown Mode Register */</span>
<a name="l08410"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaade9ade6d7ce9ba87b2a08ae6f981645">08410</a> <span class="preprocessor">#define REG_SHDWC_SR           REG_ACCESS(RoReg, 0xFFFFFE18U) </span><span class="comment">/**&lt; \brief (SHDWC) Shutdown Status Register */</span>
<a name="l08411"></a>08411 <span class="comment">/* ========== Register definition for PIT peripheral ========== */</span>
<a name="l08412"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga7e31cc6daf354e4914c7a548489375b1">08412</a> <span class="preprocessor">#define REG_PIT_MR             REG_ACCESS(RwReg, 0xFFFFFE30U) </span><span class="comment">/**&lt; \brief (PIT) Mode Register */</span>
<a name="l08413"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga7de175b9b68b5a905e3a65c4fccc5715">08413</a> <span class="preprocessor">#define REG_PIT_SR             REG_ACCESS(RoReg, 0xFFFFFE34U) </span><span class="comment">/**&lt; \brief (PIT) Status Register */</span>
<a name="l08414"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaa9c4f60bfd86eaaf9123b3e66fd3f274">08414</a> <span class="preprocessor">#define REG_PIT_PIVR           REG_ACCESS(RoReg, 0xFFFFFE38U) </span><span class="comment">/**&lt; \brief (PIT) Periodic Interval Value Register */</span>
<a name="l08415"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gadf2ad4a401c9a5bcb7c6bed0d84f067a">08415</a> <span class="preprocessor">#define REG_PIT_PIIR           REG_ACCESS(RoReg, 0xFFFFFE3CU) </span><span class="comment">/**&lt; \brief (PIT) Periodic Interval Image Register */</span>
<a name="l08416"></a>08416 <span class="comment">/* ========== Register definition for WDT peripheral ========== */</span>
<a name="l08417"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gad19bc71a0887f37359ba3f2dde29a45c">08417</a> <span class="preprocessor">#define REG_WDT_CR             REG_ACCESS(WoReg, 0xFFFFFE40U) </span><span class="comment">/**&lt; \brief (WDT) Control Register */</span>
<a name="l08418"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga3c70139e62ee4e8b42a1e303ff90573e">08418</a> <span class="preprocessor">#define REG_WDT_MR             REG_ACCESS(RwReg, 0xFFFFFE44U) </span><span class="comment">/**&lt; \brief (WDT) Mode Register */</span>
<a name="l08419"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gad54db5db1a04d234ee787c6f36bbc887">08419</a> <span class="preprocessor">#define REG_WDT_SR             REG_ACCESS(RoReg, 0xFFFFFE48U) </span><span class="comment">/**&lt; \brief (WDT) Status Register */</span>
<a name="l08420"></a>08420 <span class="comment">/* ========== Register definition for GPBR peripheral ========== */</span>
<a name="l08421"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga52cfee23b7dd7e3c9a6a36e0f2de0b75">08421</a> <span class="preprocessor">#define REG_GPBR_GPBR0         REG_ACCESS(RwReg, 0xFFFFFE60U) </span><span class="comment">/**&lt; \brief (GPBR) General Purpose Backup Register 0 */</span>
<a name="l08422"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga87ad7648b9633078b6155609c4430d47">08422</a> <span class="preprocessor">#define REG_GPBR_GPBR1         REG_ACCESS(RwReg, 0xFFFFFE64U) </span><span class="comment">/**&lt; \brief (GPBR) General Purpose Backup Register 1 */</span>
<a name="l08423"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaca78fff463b05f8a6b14ed5e74de6c15">08423</a> <span class="preprocessor">#define REG_GPBR_GPBR2         REG_ACCESS(RwReg, 0xFFFFFE68U) </span><span class="comment">/**&lt; \brief (GPBR) General Purpose Backup Register 2 */</span>
<a name="l08424"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gad6e4bab2cd2ccf4c54c9b44fdee15519">08424</a> <span class="preprocessor">#define REG_GPBR_GPBR3         REG_ACCESS(RwReg, 0xFFFFFE6CU) </span><span class="comment">/**&lt; \brief (GPBR) General Purpose Backup Register 3 */</span>
<a name="l08425"></a>08425 <span class="comment">/* ========== Register definition for RTC peripheral ========== */</span>
<a name="l08426"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaceb5ff1a3780e4d8bc887a0ea4f7bab0">08426</a> <span class="preprocessor">#define REG_RTC_CR             REG_ACCESS(RwReg, 0xFFFFFEB0U) </span><span class="comment">/**&lt; \brief (RTC) Control Register */</span>
<a name="l08427"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga855bd55d0acbc50051a73986ddb1e165">08427</a> <span class="preprocessor">#define REG_RTC_MR             REG_ACCESS(RwReg, 0xFFFFFEB4U) </span><span class="comment">/**&lt; \brief (RTC) Mode Register */</span>
<a name="l08428"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga2b199be6ef1042455336c08f3aa4d3e4">08428</a> <span class="preprocessor">#define REG_RTC_TIMR           REG_ACCESS(RwReg, 0xFFFFFEB8U) </span><span class="comment">/**&lt; \brief (RTC) Time Register */</span>
<a name="l08429"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga22b1efdf3c8a6eea40caf69024f744ec">08429</a> <span class="preprocessor">#define REG_RTC_CALR           REG_ACCESS(RwReg, 0xFFFFFEBCU) </span><span class="comment">/**&lt; \brief (RTC) Calendar Register */</span>
<a name="l08430"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga767f1ac344783bc1f3048c25815b9f7a">08430</a> <span class="preprocessor">#define REG_RTC_TIMALR         REG_ACCESS(RwReg, 0xFFFFFEC0U) </span><span class="comment">/**&lt; \brief (RTC) Time Alarm Register */</span>
<a name="l08431"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga95f9c3770f239cbf110090f91c9006f3">08431</a> <span class="preprocessor">#define REG_RTC_CALALR         REG_ACCESS(RwReg, 0xFFFFFEC4U) </span><span class="comment">/**&lt; \brief (RTC) Calendar Alarm Register */</span>
<a name="l08432"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga8f9ed85dcf00d0a4ae64c78a2053719c">08432</a> <span class="preprocessor">#define REG_RTC_SR             REG_ACCESS(RoReg, 0xFFFFFEC8U) </span><span class="comment">/**&lt; \brief (RTC) Status Register */</span>
<a name="l08433"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga0a82cb2152d2786c811b54597ff13f51">08433</a> <span class="preprocessor">#define REG_RTC_SCCR           REG_ACCESS(WoReg, 0xFFFFFECCU) </span><span class="comment">/**&lt; \brief (RTC) Status Clear Command Register */</span>
<a name="l08434"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#gaacd42ca3cfbfe1e72d769bf91c111e14">08434</a> <span class="preprocessor">#define REG_RTC_IER            REG_ACCESS(WoReg, 0xFFFFFED0U) </span><span class="comment">/**&lt; \brief (RTC) Interrupt Enable Register */</span>
<a name="l08435"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga3b0a549c53aad80a359e37f5f324fcfa">08435</a> <span class="preprocessor">#define REG_RTC_IDR            REG_ACCESS(WoReg, 0xFFFFFED4U) </span><span class="comment">/**&lt; \brief (RTC) Interrupt Disable Register */</span>
<a name="l08436"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga78b16ebd043d64a0847d7e47b5aabea4">08436</a> <span class="preprocessor">#define REG_RTC_IMR            REG_ACCESS(RoReg, 0xFFFFFED8U) </span><span class="comment">/**&lt; \brief (RTC) Interrupt Mask Register */</span>
<a name="l08437"></a><a class="code" href="group___a_t91_s_a_m9_g15__reg.html#ga0bde81532dc401beb2b41df9fdac48e1">08437</a> <span class="preprocessor">#define REG_RTC_VER            REG_ACCESS(RoReg, 0xFFFFFEDCU) </span><span class="comment">/**&lt; \brief (RTC) Valid Entry Register */</span>
<a name="l08438"></a>08438 <span class="comment">/*@}*/</span>
<a name="l08439"></a>08439 
<a name="l08440"></a>08440 <span class="comment">/* ************************************************************************** */</span>
<a name="l08441"></a>08441 <span class="comment">/*   PERIPHERAL ID DEFINITIONS FOR AT91SAM9G15 */</span>
<a name="l08442"></a>08442 <span class="comment">/* ************************************************************************** */</span><span class="comment"></span>
<a name="l08443"></a>08443 <span class="comment">/** \addtogroup AT91SAM9G15_id Peripheral Ids Definitions */</span><span class="comment"></span>
<a name="l08444"></a>08444 <span class="comment">/*@{*/</span>
<a name="l08445"></a>08445 
<a name="l08446"></a><a class="code" href="group___a_t91_s_a_m9_g15__id.html#gacafacdce2ef76a95702358e544f616c3">08446</a> <span class="preprocessor">#define ID_FIQ    ( 0) </span><span class="comment">/**&lt; \brief Advanced Interrupt Controller (FIQ) */</span>
<a name="l08447"></a><a class="code" href="group___a_t91_s_a_m9_g15__id.html#ga006015b88dea9a81648e08756e82c39f">08447</a> <span class="preprocessor">#define ID_SYS    ( 1) </span><span class="comment">/**&lt; \brief System Controller Interrupt (SYS) */</span>
<a name="l08448"></a><a class="code" href="group___a_t91_s_a_m9_g15__id.html#ga2981ffe400e0d14c59058b04bbe91860">08448</a> <span class="preprocessor">#define ID_PIOA   ( 2) </span><span class="comment">/**&lt; \brief Parallel I/O Controller A and B (PIOA) */</span>
<a name="l08449"></a><a class="code" href="group___a_t91_s_a_m9_g15__id.html#ga3cbfa681738adb66740eed42b28f8bd9">08449</a> <span class="preprocessor">#define ID_PIOB   ( 2) </span><span class="comment">/**&lt; \brief Parallel I/O Controller A and B (PIOB) */</span>
<a name="l08450"></a><a class="code" href="group___a_t91_s_a_m9_g15__id.html#gacc45cd654a3563da89d16c5903ad8718">08450</a> <span class="preprocessor">#define ID_PIOC   ( 3) </span><span class="comment">/**&lt; \brief Parallel I/O Controller C and D (PIOC) */</span>
<a name="l08451"></a><a class="code" href="group___a_t91_s_a_m9_g15__id.html#gaa0ed85ba1358b6eac63c2e482eb53fd4">08451</a> <span class="preprocessor">#define ID_PIOD   ( 3) </span><span class="comment">/**&lt; \brief Parallel I/O Controller C and D (PIOD) */</span>
<a name="l08452"></a><a class="code" href="group___a_t91_s_a_m9_g15__id.html#gad09dc95eddf3a06c04129c19aea9ac58">08452</a> <span class="preprocessor">#define ID_SMD    ( 4) </span><span class="comment">/**&lt; \brief SMD Soft Modem (SMD) */</span>
<a name="l08453"></a><a class="code" href="group___a_t91_s_a_m9_g15__id.html#ga8ea915e7bb3096b9b5387595e396465b">08453</a> <span class="preprocessor">#define ID_USART0 ( 5) </span><span class="comment">/**&lt; \brief USART 0 (USART0) */</span>
<a name="l08454"></a><a class="code" href="group___a_t91_s_a_m9_g15__id.html#ga0529c3636c76fd1086c486dd154a5d4d">08454</a> <span class="preprocessor">#define ID_USART1 ( 6) </span><span class="comment">/**&lt; \brief USART 1 (USART1) */</span>
<a name="l08455"></a><a class="code" href="group___a_t91_s_a_m9_g15__id.html#ga2f690c5866467f94a70ba651afee7f8f">08455</a> <span class="preprocessor">#define ID_USART2 ( 7) </span><span class="comment">/**&lt; \brief USART 2 (USART2) */</span>
<a name="l08456"></a><a class="code" href="group___a_t91_s_a_m9_g15__id.html#gaf5d50f84b668ecc034e9b8ac31537f0d">08456</a> <span class="preprocessor">#define ID_TWI0   ( 9) </span><span class="comment">/**&lt; \brief Two-Wire Interface 0 (TWI0) */</span>
<a name="l08457"></a><a class="code" href="group___a_t91_s_a_m9_g15__id.html#ga57adce80a500bc2c126a4b61efb0a94e">08457</a> <span class="preprocessor">#define ID_TWI1   (10) </span><span class="comment">/**&lt; \brief Two-Wire Interface 1 (TWI1) */</span>
<a name="l08458"></a><a class="code" href="group___a_t91_s_a_m9_g15__id.html#ga865f4acca59bf145139f5a7f4c7a7185">08458</a> <span class="preprocessor">#define ID_TWI2   (11) </span><span class="comment">/**&lt; \brief Two-Wire Interface 2 (TWI2) */</span>
<a name="l08459"></a><a class="code" href="group___a_t91_s_a_m9_g15__id.html#ga5f8cacab035e9cb038f3f15c9cd70f94">08459</a> <span class="preprocessor">#define ID_HSMCI0 (12) </span><span class="comment">/**&lt; \brief High Speed Multimedia Card Interface 0 (HSMCI0) */</span>
<a name="l08460"></a><a class="code" href="group___a_t91_s_a_m9_g15__id.html#ga174f880d5996e045378e9a77f8ee7121">08460</a> <span class="preprocessor">#define ID_SPI0   (13) </span><span class="comment">/**&lt; \brief Serial Peripheral Interface 0 (SPI0) */</span>
<a name="l08461"></a><a class="code" href="group___a_t91_s_a_m9_g15__id.html#ga5a2e708a2e4b2aab061a93b025092e93">08461</a> <span class="preprocessor">#define ID_SPI1   (14) </span><span class="comment">/**&lt; \brief Serial Peripheral Interface 1 (SPI1) */</span>
<a name="l08462"></a><a class="code" href="group___a_t91_s_a_m9_g15__id.html#ga7fe7c3bae102fb9b5e7b0f85c6c38efe">08462</a> <span class="preprocessor">#define ID_UART0  (15) </span><span class="comment">/**&lt; \brief UART 0 (UART0) */</span>
<a name="l08463"></a><a class="code" href="group___a_t91_s_a_m9_g15__id.html#gad1ee21f680c5d8395361c0f6a717db2e">08463</a> <span class="preprocessor">#define ID_UART1  (16) </span><span class="comment">/**&lt; \brief UART 1 (UART1) */</span>
<a name="l08464"></a><a class="code" href="group___a_t91_s_a_m9_g15__id.html#ga17a38517c59418d9ed3b113d2d99eb6b">08464</a> <span class="preprocessor">#define ID_TC0    (17) </span><span class="comment">/**&lt; \brief Timer Counter 0 (TC0) */</span>
<a name="l08465"></a><a class="code" href="group___a_t91_s_a_m9_g15__id.html#gad66f08edf02aeb734534bfd1a8bf1764">08465</a> <span class="preprocessor">#define ID_TC1    (17) </span><span class="comment">/**&lt; \brief 1 (TC1) */</span>
<a name="l08466"></a><a class="code" href="group___a_t91_s_a_m9_g15__id.html#ga639534fca3146483cca5f579c8f836cc">08466</a> <span class="preprocessor">#define ID_PWM    (18) </span><span class="comment">/**&lt; \brief Pulse Width Modulation Controller (PWM) */</span>
<a name="l08467"></a><a class="code" href="group___a_t91_s_a_m9_g15__id.html#gafb7efa537d1d64419483b97f642009fd">08467</a> <span class="preprocessor">#define ID_ADC    (19) </span><span class="comment">/**&lt; \brief ADC Controller (ADC) */</span>
<a name="l08468"></a><a class="code" href="group___a_t91_s_a_m9_g15__id.html#gad67c222c7aa19fcd0e559ef46924dc71">08468</a> <span class="preprocessor">#define ID_DMAC0  (20) </span><span class="comment">/**&lt; \brief DMA Controller 0 (DMAC0) */</span>
<a name="l08469"></a><a class="code" href="group___a_t91_s_a_m9_g15__id.html#ga338c14a9af96270b9edd0bd21ae2d019">08469</a> <span class="preprocessor">#define ID_DMAC1  (21) </span><span class="comment">/**&lt; \brief DMA Controller 1 (DMAC1) */</span>
<a name="l08470"></a><a class="code" href="group___a_t91_s_a_m9_g15__id.html#gad81fd779184ef72e83b252e51764d938">08470</a> <span class="preprocessor">#define ID_UHPHS  (22) </span><span class="comment">/**&lt; \brief USB Host High Speed (UHPHS) */</span>
<a name="l08471"></a><a class="code" href="group___a_t91_s_a_m9_g15__id.html#gad2d520a92c5c4303dee8efefc4d0c7d8">08471</a> <span class="preprocessor">#define ID_UDPHS  (23) </span><span class="comment">/**&lt; \brief USB Device High Speed (UDPHS) */</span>
<a name="l08472"></a><a class="code" href="group___a_t91_s_a_m9_g15__id.html#gad2b3fdb419786372de5e860a631f68f3">08472</a> <span class="preprocessor">#define ID_LCDC   (25) </span><span class="comment">/**&lt; \brief LCD Controller (LCDC) */</span>
<a name="l08473"></a><a class="code" href="group___a_t91_s_a_m9_g15__id.html#ga9f45cae7ed0c45fdeb4a965335e65d7f">08473</a> <span class="preprocessor">#define ID_HSMCI1 (26) </span><span class="comment">/**&lt; \brief High Speed Multimedia Card Interface 1 (HSMCI1) */</span>
<a name="l08474"></a><a class="code" href="group___a_t91_s_a_m9_g15__id.html#ga47012aab8286d34c97cf9dd293ef6ecb">08474</a> <span class="preprocessor">#define ID_SSC    (28) </span><span class="comment">/**&lt; \brief Synchronous Serial Controller (SSC) */</span>
<a name="l08475"></a><a class="code" href="group___a_t91_s_a_m9_g15__id.html#gac06a2d10311d929760071441c784a032">08475</a> <span class="preprocessor">#define ID_IRQ    (31) </span><span class="comment">/**&lt; \brief Advanced Interrupt Controller (IRQ) */</span>
<a name="l08476"></a>08476 <span class="comment">/*@}*/</span>
<a name="l08477"></a>08477 
<a name="l08478"></a>08478 <span class="comment">/* ************************************************************************** */</span>
<a name="l08479"></a>08479 <span class="comment">/*   BASE ADDRESS DEFINITIONS FOR AT91SAM9G15 */</span>
<a name="l08480"></a>08480 <span class="comment">/* ************************************************************************** */</span><span class="comment"></span>
<a name="l08481"></a>08481 <span class="comment">/** \addtogroup AT91SAM9G15_base Peripheral Base Address Definitions */</span><span class="comment"></span>
<a name="l08482"></a>08482 <span class="comment">/*@{*/</span>
<a name="l08483"></a>08483 
<a name="l08484"></a><a class="code" href="group___a_t91_s_a_m9_g15__base.html#ga068104c96256f9d20b1e007abf8ea16f">08484</a> <span class="preprocessor">#define SMD      CAST(Smd     , 0x00400000U) </span><span class="comment">/**&lt; \brief (SMD     ) Base Address */</span>
<a name="l08485"></a><a class="code" href="group___a_t91_s_a_m9_g15__base.html#gaf26e39c91b262cc480085abcc450d3d5">08485</a> <span class="preprocessor">#define SPI0     CAST(Spi     , 0xF0000000U) </span><span class="comment">/**&lt; \brief (SPI0    ) Base Address */</span>
<a name="l08486"></a><a class="code" href="group___a_t91_s_a_m9_g15__base.html#gad483be344a28ac800be8f03654a9612f">08486</a> <span class="preprocessor">#define SPI1     CAST(Spi     , 0xF0004000U) </span><span class="comment">/**&lt; \brief (SPI1    ) Base Address */</span>
<a name="l08487"></a><a class="code" href="group___a_t91_s_a_m9_g15__base.html#gabbd160e14726824fde811d4005c11c75">08487</a> <span class="preprocessor">#define HSMCI0   CAST(Hsmci   , 0xF0008000U) </span><span class="comment">/**&lt; \brief (HSMCI0  ) Base Address */</span>
<a name="l08488"></a><a class="code" href="group___a_t91_s_a_m9_g15__base.html#ga272fc9b6c61b88ccc719e8b89ca02508">08488</a> <span class="preprocessor">#define HSMCI1   CAST(Hsmci   , 0xF000C000U) </span><span class="comment">/**&lt; \brief (HSMCI1  ) Base Address */</span>
<a name="l08489"></a><a class="code" href="group___a_t91_s_a_m9_g15__base.html#ga576a041994d29953cdad012ee1b2acc9">08489</a> <span class="preprocessor">#define SSC      CAST(Ssc     , 0xF0010000U) </span><span class="comment">/**&lt; \brief (SSC     ) Base Address */</span>
<a name="l08490"></a><a class="code" href="group___a_t91_s_a_m9_g15__base.html#ga52e2ffca944a6935b5ac85cfa8157f34">08490</a> <span class="preprocessor">#define TC0      CAST(Tc      , 0xF8008000U) </span><span class="comment">/**&lt; \brief (TC0     ) Base Address */</span>
<a name="l08491"></a><a class="code" href="group___a_t91_s_a_m9_g15__base.html#ga0fa48608c8838f9d8af52a15c8322186">08491</a> <span class="preprocessor">#define TC1      CAST(Tc      , 0xF800C000U) </span><span class="comment">/**&lt; \brief (TC1     ) Base Address */</span>
<a name="l08492"></a><a class="code" href="group___a_t91_s_a_m9_g15__base.html#ga3a5bf6e5e8e4c28dea4c73d08aa4c869">08492</a> <span class="preprocessor">#define TWI0     CAST(Twi     , 0xF8010000U) </span><span class="comment">/**&lt; \brief (TWI0    ) Base Address */</span>
<a name="l08493"></a><a class="code" href="group___a_t91_s_a_m9_g15__base.html#ga5a44a78ed39c4a031de3f277efbc2891">08493</a> <span class="preprocessor">#define TWI1     CAST(Twi     , 0xF8014000U) </span><span class="comment">/**&lt; \brief (TWI1    ) Base Address */</span>
<a name="l08494"></a><a class="code" href="group___a_t91_s_a_m9_g15__base.html#ga002770e146477262eee324c89b81bf88">08494</a> <span class="preprocessor">#define TWI2     CAST(Twi     , 0xF8018000U) </span><span class="comment">/**&lt; \brief (TWI2    ) Base Address */</span>
<a name="l08495"></a><a class="code" href="group___a_t91_s_a_m9_g15__base.html#gaff8eb8989518e5d5bc5410d3fcba9138">08495</a> <span class="preprocessor">#define USART0   CAST(Usart   , 0xF801C000U) </span><span class="comment">/**&lt; \brief (USART0  ) Base Address */</span>
<a name="l08496"></a><a class="code" href="group___a_t91_s_a_m9_g15__base.html#ga92871691058ff7ccffd7635930cb08da">08496</a> <span class="preprocessor">#define USART1   CAST(Usart   , 0xF8020000U) </span><span class="comment">/**&lt; \brief (USART1  ) Base Address */</span>
<a name="l08497"></a><a class="code" href="group___a_t91_s_a_m9_g15__base.html#gaf114a9eab03ca08a6fb720e511595930">08497</a> <span class="preprocessor">#define USART2   CAST(Usart   , 0xF8024000U) </span><span class="comment">/**&lt; \brief (USART2  ) Base Address */</span>
<a name="l08498"></a><a class="code" href="group___a_t91_s_a_m9_g15__base.html#ga538e3ec60828cfabae7e3011d73d2093">08498</a> <span class="preprocessor">#define PWM      CAST(Pwm     , 0xF8034000U) </span><span class="comment">/**&lt; \brief (PWM     ) Base Address */</span>
<a name="l08499"></a><a class="code" href="group___a_t91_s_a_m9_g15__base.html#ga1f0ce0b89c9ae66f36610dd15e0610f2">08499</a> <span class="preprocessor">#define LCDC     CAST(Lcdc    , 0xF8038000U) </span><span class="comment">/**&lt; \brief (LCDC    ) Base Address */</span>
<a name="l08500"></a><a class="code" href="group___a_t91_s_a_m9_g15__base.html#ga2f46da6b552c7e644a1be9930deca653">08500</a> <span class="preprocessor">#define UDPHS    CAST(Udphs   , 0xF803C000U) </span><span class="comment">/**&lt; \brief (UDPHS   ) Base Address */</span>
<a name="l08501"></a><a class="code" href="group___a_t91_s_a_m9_g15__base.html#ga0508661f121639ffdee7de2353a0def2">08501</a> <span class="preprocessor">#define UART0    CAST(Uart    , 0xF8040000U) </span><span class="comment">/**&lt; \brief (UART0   ) Base Address */</span>
<a name="l08502"></a><a class="code" href="group___a_t91_s_a_m9_g15__base.html#ga8d69bf04d07af4fbbab5a8bd291f65ff">08502</a> <span class="preprocessor">#define UART1    CAST(Uart    , 0xF8044000U) </span><span class="comment">/**&lt; \brief (UART1   ) Base Address */</span>
<a name="l08503"></a><a class="code" href="group___a_t91_s_a_m9_g15__base.html#ga54d148b91f3d356713f7e367a2243bea">08503</a> <span class="preprocessor">#define ADC      CAST(Adc     , 0xF804C000U) </span><span class="comment">/**&lt; \brief (ADC     ) Base Address */</span>
<a name="l08504"></a><a class="code" href="group___a_t91_s_a_m9_g15__base.html#gaf1d98fb728b5c7300f80dd782702d1dd">08504</a> <span class="preprocessor">#define MATRIX   CAST(Matrix  , 0xFFFFDE00U) </span><span class="comment">/**&lt; \brief (MATRIX  ) Base Address */</span>
<a name="l08505"></a><a class="code" href="group___a_t91_s_a_m9_g15__base.html#ga3b655d97be7ee01b1ac743dfac0ee0bd">08505</a> <span class="preprocessor">#define PMECC    CAST(Pmecc   , 0xFFFFE000U) </span><span class="comment">/**&lt; \brief (PMECC   ) Base Address */</span>
<a name="l08506"></a><a class="code" href="group___a_t91_s_a_m9_g15__base.html#ga705bca3f64af932eecfe6a018f6759ae">08506</a> <span class="preprocessor">#define PMERRLOC CAST(Pmerrloc, 0xFFFFE600U) </span><span class="comment">/**&lt; \brief (PMERRLOC) Base Address */</span>
<a name="l08507"></a><a class="code" href="group___a_t91_s_a_m9_g15__base.html#gac8235c8028cc099567cd259826454954">08507</a> <span class="preprocessor">#define DDRSDRC  CAST(Ddrsdrc , 0xFFFFE800U) </span><span class="comment">/**&lt; \brief (DDRSDRC ) Base Address */</span>
<a name="l08508"></a><a class="code" href="group___a_t91_s_a_m9_g15__base.html#ga6667e81e5b32250febd3d46511d9309d">08508</a> <span class="preprocessor">#define SMC      CAST(Smc     , 0xFFFFEA00U) </span><span class="comment">/**&lt; \brief (SMC     ) Base Address */</span>
<a name="l08509"></a><a class="code" href="group___a_t91_s_a_m9_g15__base.html#ga915af22a3c58ddc9a72b32d31108348b">08509</a> <span class="preprocessor">#define DMAC0    CAST(Dmac    , 0xFFFFEC00U) </span><span class="comment">/**&lt; \brief (DMAC0   ) Base Address */</span>
<a name="l08510"></a><a class="code" href="group___a_t91_s_a_m9_g15__base.html#ga8b44de9c308c121c4dfdf281bde1798c">08510</a> <span class="preprocessor">#define DMAC1    CAST(Dmac    , 0xFFFFEE00U) </span><span class="comment">/**&lt; \brief (DMAC1   ) Base Address */</span>
<a name="l08511"></a><a class="code" href="group___a_t91_s_a_m9_g15__base.html#gaa98a08da0950ca87c7329faba4462201">08511</a> <span class="preprocessor">#define AIC      CAST(Aic     , 0xFFFFF000U) </span><span class="comment">/**&lt; \brief (AIC     ) Base Address */</span>
<a name="l08512"></a><a class="code" href="group___a_t91_s_a_m9_g15__base.html#ga5a67a443b53ff31a53e7f345ea838995">08512</a> <span class="preprocessor">#define DBGU     CAST(Dbgu    , 0xFFFFF200U) </span><span class="comment">/**&lt; \brief (DBGU    ) Base Address */</span>
<a name="l08513"></a><a class="code" href="group___a_t91_s_a_m9_g15__base.html#ga1692c0510a8ab56be133b9693ec14267">08513</a> <span class="preprocessor">#define PIOA     CAST(Pio     , 0xFFFFF400U) </span><span class="comment">/**&lt; \brief (PIOA    ) Base Address */</span>
<a name="l08514"></a><a class="code" href="group___a_t91_s_a_m9_g15__base.html#ga8c30b9a06527ef9a7890c25f24aa3769">08514</a> <span class="preprocessor">#define PIOB     CAST(Pio     , 0xFFFFF600U) </span><span class="comment">/**&lt; \brief (PIOB    ) Base Address */</span>
<a name="l08515"></a><a class="code" href="group___a_t91_s_a_m9_g15__base.html#gab16c4ae17bae09385cd6c2f6f265d37a">08515</a> <span class="preprocessor">#define PIOC     CAST(Pio     , 0xFFFFF800U) </span><span class="comment">/**&lt; \brief (PIOC    ) Base Address */</span>
<a name="l08516"></a><a class="code" href="group___a_t91_s_a_m9_g15__base.html#gac3785fb466409f7c108c3bf0b109c44b">08516</a> <span class="preprocessor">#define PIOD     CAST(Pio     , 0xFFFFFA00U) </span><span class="comment">/**&lt; \brief (PIOD    ) Base Address */</span>
<a name="l08517"></a><a class="code" href="group___a_t91_s_a_m9_g15__base.html#ga979c6d379c67bc2f3e8eb6efcb509f69">08517</a> <span class="preprocessor">#define PMC      CAST(Pmc     , 0xFFFFFC00U) </span><span class="comment">/**&lt; \brief (PMC     ) Base Address */</span>
<a name="l08518"></a><a class="code" href="group___a_t91_s_a_m9_g15__base.html#gaaf4420a3f45b147f964b2913313c2ead">08518</a> <span class="preprocessor">#define RSTC     CAST(Rstc    , 0xFFFFFE00U) </span><span class="comment">/**&lt; \brief (RSTC    ) Base Address */</span>
<a name="l08519"></a><a class="code" href="group___a_t91_s_a_m9_g15__base.html#gab5bd8da65ec0c61d58fc54988bd010ea">08519</a> <span class="preprocessor">#define SHDWC    CAST(Shdwc   , 0xFFFFFE10U) </span><span class="comment">/**&lt; \brief (SHDWC   ) Base Address */</span>
<a name="l08520"></a><a class="code" href="group___a_t91_s_a_m9_g15__base.html#gaf181c9e6602b6432a0bf1a9243808968">08520</a> <span class="preprocessor">#define PIT      CAST(Pit     , 0xFFFFFE30U) </span><span class="comment">/**&lt; \brief (PIT     ) Base Address */</span>
<a name="l08521"></a><a class="code" href="group___a_t91_s_a_m9_g15__base.html#ga9646f603341e1ee220bf5d9948f05cb0">08521</a> <span class="preprocessor">#define WDT      CAST(Wdt     , 0xFFFFFE40U) </span><span class="comment">/**&lt; \brief (WDT     ) Base Address */</span>
<a name="l08522"></a><a class="code" href="group___a_t91_s_a_m9_g15__base.html#ga5a1a653525bbbba1b545b920802d3169">08522</a> <span class="preprocessor">#define GPBR     CAST(Gpbr    , 0xFFFFFE60U) </span><span class="comment">/**&lt; \brief (GPBR    ) Base Address */</span>
<a name="l08523"></a><a class="code" href="group___a_t91_s_a_m9_g15__base.html#ga5359a088f5d8b20ce74d920e46059304">08523</a> <span class="preprocessor">#define RTC      CAST(Rtc     , 0xFFFFFEB0U) </span><span class="comment">/**&lt; \brief (RTC     ) Base Address */</span>
<a name="l08524"></a>08524 <span class="comment">/*@}*/</span>
<a name="l08525"></a>08525 
<a name="l08526"></a>08526 <span class="comment">/* ************************************************************************** */</span>
<a name="l08527"></a>08527 <span class="comment">/*   PIO DEFINITIONS FOR AT91SAM9G15 */</span>
<a name="l08528"></a>08528 <span class="comment">/* ************************************************************************** */</span><span class="comment"></span>
<a name="l08529"></a>08529 <span class="comment">/** \addtogroup AT91SAM9G15_pio Peripheral Pio Definitions */</span><span class="comment"></span>
<a name="l08530"></a>08530 <span class="comment">/*@{*/</span>
<a name="l08531"></a>08531 
<a name="l08532"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gaae021d29bbea7810c0fd2d7bd5433528">08532</a> <span class="preprocessor">#define PIO_PA0               (1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief Pin Controlled by PA0 */</span>
<a name="l08533"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga6ca895376d2aa9c3d7c3950e2ea7aa5a">08533</a> <span class="preprocessor">#define PIO_PA1               (1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief Pin Controlled by PA1 */</span>
<a name="l08534"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga5811fe3db7caf8a10094268d9ba61738">08534</a> <span class="preprocessor">#define PIO_PA2               (1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief Pin Controlled by PA2 */</span>
<a name="l08535"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gae78e53174a027d51107646de44ba6d4d">08535</a> <span class="preprocessor">#define PIO_PA3               (1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief Pin Controlled by PA3 */</span>
<a name="l08536"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gaec599ff6c9a88338133ee9ca8dc6ee6a">08536</a> <span class="preprocessor">#define PIO_PA4               (1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief Pin Controlled by PA4 */</span>
<a name="l08537"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gaf1c0b1c295430c3a57fbec62ad25e162">08537</a> <span class="preprocessor">#define PIO_PA5               (1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief Pin Controlled by PA5 */</span>
<a name="l08538"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gaf297f8f22989c8ef3f863c0730bf8edb">08538</a> <span class="preprocessor">#define PIO_PA6               (1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief Pin Controlled by PA6 */</span>
<a name="l08539"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga4fdcf2ec2f85e42fc07b7deacba307ed">08539</a> <span class="preprocessor">#define PIO_PA7               (1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief Pin Controlled by PA7 */</span>
<a name="l08540"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga8d3c2bba9a72eb43912988a2f73907fe">08540</a> <span class="preprocessor">#define PIO_PA8               (1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief Pin Controlled by PA8 */</span>
<a name="l08541"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga2bb6dd25a1245bbf898d1bf0fff95d82">08541</a> <span class="preprocessor">#define PIO_PA9               (1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief Pin Controlled by PA9 */</span>
<a name="l08542"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gaa4d0e2337cb10bde4c572bee6e6ec7e3">08542</a> <span class="preprocessor">#define PIO_PA10              (1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief Pin Controlled by PA10 */</span>
<a name="l08543"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga8d540eb2153e6dcfd12e603f7a756ba8">08543</a> <span class="preprocessor">#define PIO_PA11              (1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief Pin Controlled by PA11 */</span>
<a name="l08544"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga7d775992b8c0674d97742a0ecafbe27f">08544</a> <span class="preprocessor">#define PIO_PA12              (1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief Pin Controlled by PA12 */</span>
<a name="l08545"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga282b1546fea2c6d7a26adac48e072c55">08545</a> <span class="preprocessor">#define PIO_PA13              (1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief Pin Controlled by PA13 */</span>
<a name="l08546"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga764a752e2f75ef185a07176743be8b27">08546</a> <span class="preprocessor">#define PIO_PA14              (1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief Pin Controlled by PA14 */</span>
<a name="l08547"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gad8959ea405d0091e3f5acfe90a0d4ede">08547</a> <span class="preprocessor">#define PIO_PA15              (1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief Pin Controlled by PA15 */</span>
<a name="l08548"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga83a6bfe124c7cd98c53fb41cd734e39f">08548</a> <span class="preprocessor">#define PIO_PA16              (1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief Pin Controlled by PA16 */</span>
<a name="l08549"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gaeb58a6e8b1f949b134684df3a71ec371">08549</a> <span class="preprocessor">#define PIO_PA17              (1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief Pin Controlled by PA17 */</span>
<a name="l08550"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gac1f68c591b10e0b0798f63e6a1f1962f">08550</a> <span class="preprocessor">#define PIO_PA18              (1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief Pin Controlled by PA18 */</span>
<a name="l08551"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga8b3acae376a2befb6d252275f52a2cd4">08551</a> <span class="preprocessor">#define PIO_PA19              (1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief Pin Controlled by PA19 */</span>
<a name="l08552"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga074e46e2d8e387fd578323ea4f8bfc5f">08552</a> <span class="preprocessor">#define PIO_PA20              (1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief Pin Controlled by PA20 */</span>
<a name="l08553"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gafbb6583f0311630a42c85b7ab7de0f99">08553</a> <span class="preprocessor">#define PIO_PA21              (1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief Pin Controlled by PA21 */</span>
<a name="l08554"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gaaa2fe4358ff2bd7c0b09e7fda6feedf3">08554</a> <span class="preprocessor">#define PIO_PA22              (1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief Pin Controlled by PA22 */</span>
<a name="l08555"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gab18b8a513001ec1fc70e89e3c9c758ed">08555</a> <span class="preprocessor">#define PIO_PA23              (1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief Pin Controlled by PA23 */</span>
<a name="l08556"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga04fafc5c4f2e54e45c5714091e5a9867">08556</a> <span class="preprocessor">#define PIO_PA24              (1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief Pin Controlled by PA24 */</span>
<a name="l08557"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gac7aa1962b32e79bc21ac6eecf842ca61">08557</a> <span class="preprocessor">#define PIO_PA25              (1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief Pin Controlled by PA25 */</span>
<a name="l08558"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gaf349ccfca9ce0c5a2b465715368ba9df">08558</a> <span class="preprocessor">#define PIO_PA26              (1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief Pin Controlled by PA26 */</span>
<a name="l08559"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga606ffe85497a66875e2407de507c23ea">08559</a> <span class="preprocessor">#define PIO_PA27              (1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief Pin Controlled by PA27 */</span>
<a name="l08560"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga880d1b1bb80abce04e672ce2dd442cac">08560</a> <span class="preprocessor">#define PIO_PA28              (1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief Pin Controlled by PA28 */</span>
<a name="l08561"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga2e3383fd11b43d9af7d4a83b76c2f585">08561</a> <span class="preprocessor">#define PIO_PA29              (1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief Pin Controlled by PA29 */</span>
<a name="l08562"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gac393cf2ae8819d66a9ef69a2be73ab12">08562</a> <span class="preprocessor">#define PIO_PA30              (1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief Pin Controlled by PA30 */</span>
<a name="l08563"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga7dca6fbe1240b422cece9e122d999be9">08563</a> <span class="preprocessor">#define PIO_PA31              (1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief Pin Controlled by PA31 */</span>
<a name="l08564"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga84dcc05bb807ffd85fa7dea5136c1f9c">08564</a> <span class="preprocessor">#define PIO_PB0               (1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief Pin Controlled by PB0 */</span>
<a name="l08565"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga648f2a69d8fcc467eb800350dfcce17e">08565</a> <span class="preprocessor">#define PIO_PB1               (1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief Pin Controlled by PB1 */</span>
<a name="l08566"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga58f31b52edbaf9cff2892017bd6f3687">08566</a> <span class="preprocessor">#define PIO_PB2               (1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief Pin Controlled by PB2 */</span>
<a name="l08567"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga65e0ec6d1f2596358fd075134a24f49a">08567</a> <span class="preprocessor">#define PIO_PB3               (1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief Pin Controlled by PB3 */</span>
<a name="l08568"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gaf7054bf7576c9527d6b6829810f46e13">08568</a> <span class="preprocessor">#define PIO_PB4               (1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief Pin Controlled by PB4 */</span>
<a name="l08569"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gab193caad89df40c93fc3025eb51199a7">08569</a> <span class="preprocessor">#define PIO_PB5               (1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief Pin Controlled by PB5 */</span>
<a name="l08570"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga4a8e2d88d90c8f013d3ee52669a3bc98">08570</a> <span class="preprocessor">#define PIO_PB6               (1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief Pin Controlled by PB6 */</span>
<a name="l08571"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga3144e73dcbf5864419354f764eec928b">08571</a> <span class="preprocessor">#define PIO_PB7               (1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief Pin Controlled by PB7 */</span>
<a name="l08572"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga8672b3813f484996bcf8b1f4f8f7953c">08572</a> <span class="preprocessor">#define PIO_PB8               (1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief Pin Controlled by PB8 */</span>
<a name="l08573"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga417ff8c33e2c49e871cddd7c1204e75b">08573</a> <span class="preprocessor">#define PIO_PB9               (1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief Pin Controlled by PB9 */</span>
<a name="l08574"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gaefb4ded7e22fb0b4f6f2ae03420ee195">08574</a> <span class="preprocessor">#define PIO_PB10              (1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief Pin Controlled by PB10 */</span>
<a name="l08575"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga4735fc9852c2b038a8154c59b2d8dd64">08575</a> <span class="preprocessor">#define PIO_PB11              (1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief Pin Controlled by PB11 */</span>
<a name="l08576"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga612f62ae27113a0c98e336f433b8386b">08576</a> <span class="preprocessor">#define PIO_PB12              (1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief Pin Controlled by PB12 */</span>
<a name="l08577"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga7be77230260b2b439cc94f100d2cf4c8">08577</a> <span class="preprocessor">#define PIO_PB13              (1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief Pin Controlled by PB13 */</span>
<a name="l08578"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gab84e7ab27be78033be4e5a075b17ef46">08578</a> <span class="preprocessor">#define PIO_PB14              (1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief Pin Controlled by PB14 */</span>
<a name="l08579"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga07a95372cf81c5f09ebbca0d5db4a644">08579</a> <span class="preprocessor">#define PIO_PB15              (1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief Pin Controlled by PB15 */</span>
<a name="l08580"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga768901e665afa5a2ceacfde1d5f0b073">08580</a> <span class="preprocessor">#define PIO_PB16              (1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief Pin Controlled by PB16 */</span>
<a name="l08581"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga34ce0414d4ba5fdbb031f917ef7f0d00">08581</a> <span class="preprocessor">#define PIO_PB17              (1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief Pin Controlled by PB17 */</span>
<a name="l08582"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga4cfa23f106fda65b058ea530a1ad1ff9">08582</a> <span class="preprocessor">#define PIO_PB18              (1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief Pin Controlled by PB18 */</span>
<a name="l08583"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga413b37249f822b3e0f841e43a621341e">08583</a> <span class="preprocessor">#define PIO_PC0               (1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief Pin Controlled by PC0 */</span>
<a name="l08584"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gad4c379b0a41daab2da5fd1a8f02beb6c">08584</a> <span class="preprocessor">#define PIO_PC1               (1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief Pin Controlled by PC1 */</span>
<a name="l08585"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gaac4a38da184d7e6bde44d6cb257dcf95">08585</a> <span class="preprocessor">#define PIO_PC2               (1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief Pin Controlled by PC2 */</span>
<a name="l08586"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gae471ef9ba163dfce57c75ae33565eb4a">08586</a> <span class="preprocessor">#define PIO_PC3               (1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief Pin Controlled by PC3 */</span>
<a name="l08587"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gae06e9b0a99b1431fb58cb82ac8c6add1">08587</a> <span class="preprocessor">#define PIO_PC4               (1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief Pin Controlled by PC4 */</span>
<a name="l08588"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gac23c8c6753545fc628aa717384ef9447">08588</a> <span class="preprocessor">#define PIO_PC5               (1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief Pin Controlled by PC5 */</span>
<a name="l08589"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga0fa5f879cab94bb79c98eb137125e724">08589</a> <span class="preprocessor">#define PIO_PC6               (1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief Pin Controlled by PC6 */</span>
<a name="l08590"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gad25d9e29c93735004814cf6ffa1de756">08590</a> <span class="preprocessor">#define PIO_PC7               (1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief Pin Controlled by PC7 */</span>
<a name="l08591"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga59e38a052d0730f61a27852c0f5d38fb">08591</a> <span class="preprocessor">#define PIO_PC8               (1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief Pin Controlled by PC8 */</span>
<a name="l08592"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga2a49b94f7e81c77edb362ae7301d9f44">08592</a> <span class="preprocessor">#define PIO_PC9               (1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief Pin Controlled by PC9 */</span>
<a name="l08593"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga63ee3d085cb8ffded95779fc6ff66f65">08593</a> <span class="preprocessor">#define PIO_PC10              (1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief Pin Controlled by PC10 */</span>
<a name="l08594"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gae9573cd733e1b3a1686d6a1062f3a1ed">08594</a> <span class="preprocessor">#define PIO_PC11              (1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief Pin Controlled by PC11 */</span>
<a name="l08595"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gac9adfcb282836328c9cc683cfa4ec269">08595</a> <span class="preprocessor">#define PIO_PC12              (1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief Pin Controlled by PC12 */</span>
<a name="l08596"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga5071aedf87ea1c211e76ae77a1f24278">08596</a> <span class="preprocessor">#define PIO_PC13              (1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief Pin Controlled by PC13 */</span>
<a name="l08597"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga1c49497be3e454cf9872c02d07c4cd88">08597</a> <span class="preprocessor">#define PIO_PC14              (1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief Pin Controlled by PC14 */</span>
<a name="l08598"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gaf0df46e46387106dfe0d3e61db9a042a">08598</a> <span class="preprocessor">#define PIO_PC15              (1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief Pin Controlled by PC15 */</span>
<a name="l08599"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga2a20585894d8acc6caaca2de88991857">08599</a> <span class="preprocessor">#define PIO_PC16              (1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief Pin Controlled by PC16 */</span>
<a name="l08600"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga1f21b82a9e838c0f64d9c38ee027bf7f">08600</a> <span class="preprocessor">#define PIO_PC17              (1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief Pin Controlled by PC17 */</span>
<a name="l08601"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga68ef79a89ecec80f69a5f739b0d9904b">08601</a> <span class="preprocessor">#define PIO_PC18              (1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief Pin Controlled by PC18 */</span>
<a name="l08602"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga003032983f80e8f68d7eb7513ce7458b">08602</a> <span class="preprocessor">#define PIO_PC19              (1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief Pin Controlled by PC19 */</span>
<a name="l08603"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gab63a0a01d3916ef637f7b9b2d375c8a3">08603</a> <span class="preprocessor">#define PIO_PC20              (1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief Pin Controlled by PC20 */</span>
<a name="l08604"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga3b28f89ba9cebe810ef39d09f97d98f7">08604</a> <span class="preprocessor">#define PIO_PC21              (1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief Pin Controlled by PC21 */</span>
<a name="l08605"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga4544126ee0111a158a9d0d6f92fc8bc6">08605</a> <span class="preprocessor">#define PIO_PC22              (1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief Pin Controlled by PC22 */</span>
<a name="l08606"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga3a5364ecfc54a5d9f8288b6320c8fd23">08606</a> <span class="preprocessor">#define PIO_PC23              (1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief Pin Controlled by PC23 */</span>
<a name="l08607"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gac776ac59a54a5d5d80d6f34181d018e4">08607</a> <span class="preprocessor">#define PIO_PC24              (1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief Pin Controlled by PC24 */</span>
<a name="l08608"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gaf5e556248d283b6a277a701a8071d32d">08608</a> <span class="preprocessor">#define PIO_PC25              (1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief Pin Controlled by PC25 */</span>
<a name="l08609"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gadb7151b12dc301c5ac70da20c7b3cca4">08609</a> <span class="preprocessor">#define PIO_PC26              (1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief Pin Controlled by PC26 */</span>
<a name="l08610"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gabe018aafc62483b88b551c98f3e3e1a9">08610</a> <span class="preprocessor">#define PIO_PC27              (1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief Pin Controlled by PC27 */</span>
<a name="l08611"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga235f45904b31f11184e98973bff12c79">08611</a> <span class="preprocessor">#define PIO_PC28              (1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief Pin Controlled by PC28 */</span>
<a name="l08612"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga19df3d55d42362decbf8068902a34fe5">08612</a> <span class="preprocessor">#define PIO_PC29              (1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief Pin Controlled by PC29 */</span>
<a name="l08613"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gad062bb378c47c6978359cace4e472ec3">08613</a> <span class="preprocessor">#define PIO_PC30              (1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief Pin Controlled by PC30 */</span>
<a name="l08614"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gabbf1835239471b189e5c2e19017e4f0b">08614</a> <span class="preprocessor">#define PIO_PC31              (1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief Pin Controlled by PC31 */</span>
<a name="l08615"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga0a36f51d64773b7a2c2eb903efcab0ef">08615</a> <span class="preprocessor">#define PIO_PD0               (1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief Pin Controlled by PD0 */</span>
<a name="l08616"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga6d0217582a19e51d9e4b74649b6107bc">08616</a> <span class="preprocessor">#define PIO_PD1               (1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief Pin Controlled by PD1 */</span>
<a name="l08617"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gaf7f5ed1d9d9cd701ac0391fe890ab7c2">08617</a> <span class="preprocessor">#define PIO_PD2               (1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief Pin Controlled by PD2 */</span>
<a name="l08618"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga5c2349715040574460a8b7c74a31b4e6">08618</a> <span class="preprocessor">#define PIO_PD3               (1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief Pin Controlled by PD3 */</span>
<a name="l08619"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gac416cbb85e5c7ddb8bf86aee2b6663c4">08619</a> <span class="preprocessor">#define PIO_PD4               (1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief Pin Controlled by PD4 */</span>
<a name="l08620"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gac826de44296db2c773e6adb887006181">08620</a> <span class="preprocessor">#define PIO_PD5               (1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief Pin Controlled by PD5 */</span>
<a name="l08621"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga7cae518a7344f6335e2f40188c1914ee">08621</a> <span class="preprocessor">#define PIO_PD6               (1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief Pin Controlled by PD6 */</span>
<a name="l08622"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gafd790917acccad72cbef7ad12ddd7c77">08622</a> <span class="preprocessor">#define PIO_PD7               (1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief Pin Controlled by PD7 */</span>
<a name="l08623"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga6bece04997a49cdeb86c8103291548ad">08623</a> <span class="preprocessor">#define PIO_PD8               (1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief Pin Controlled by PD8 */</span>
<a name="l08624"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gac6a8c9243e64e2042caf827a77b90343">08624</a> <span class="preprocessor">#define PIO_PD9               (1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief Pin Controlled by PD9 */</span>
<a name="l08625"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gae02b679c544d8a3197a56ba9068d9511">08625</a> <span class="preprocessor">#define PIO_PD10              (1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief Pin Controlled by PD10 */</span>
<a name="l08626"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga4d90901bac3b08f9ddf05d8cb676062b">08626</a> <span class="preprocessor">#define PIO_PD11              (1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief Pin Controlled by PD11 */</span>
<a name="l08627"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gaae169f52e53c52fff4b6dde0a3c3f479">08627</a> <span class="preprocessor">#define PIO_PD12              (1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief Pin Controlled by PD12 */</span>
<a name="l08628"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga6dc29222941069df55b974feabd3ae52">08628</a> <span class="preprocessor">#define PIO_PD13              (1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief Pin Controlled by PD13 */</span>
<a name="l08629"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gab7b34ca5c777b55fe8107f66f9a865bc">08629</a> <span class="preprocessor">#define PIO_PD14              (1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief Pin Controlled by PD14 */</span>
<a name="l08630"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga3a0503a0cc17d4498e6253bdeb0b9399">08630</a> <span class="preprocessor">#define PIO_PD15              (1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief Pin Controlled by PD15 */</span>
<a name="l08631"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gaddca2eda135dca86421e1b844d06869f">08631</a> <span class="preprocessor">#define PIO_PD16              (1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief Pin Controlled by PD16 */</span>
<a name="l08632"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga27706adf840018cc0ca143f1906ec3d1">08632</a> <span class="preprocessor">#define PIO_PD17              (1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief Pin Controlled by PD17 */</span>
<a name="l08633"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga4d00d965c54f1c985e9e9c08dfa0f6b0">08633</a> <span class="preprocessor">#define PIO_PD18              (1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief Pin Controlled by PD18 */</span>
<a name="l08634"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga08ec9b13a6c7628ae558d626a250e257">08634</a> <span class="preprocessor">#define PIO_PD19              (1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief Pin Controlled by PD19 */</span>
<a name="l08635"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga052901a7bf8b8f3c0670bfaebc911235">08635</a> <span class="preprocessor">#define PIO_PD20              (1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief Pin Controlled by PD20 */</span>
<a name="l08636"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gae3c1da66f4c30673c2639c4479e0aea0">08636</a> <span class="preprocessor">#define PIO_PD21              (1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief Pin Controlled by PD21 */</span>
<a name="l08637"></a>08637 <span class="comment">/* ========== Pio definition for ADC peripheral ========== */</span>
<a name="l08638"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga9d169c499f7eb6583c2a1bed0ebffaa3">08638</a> <span class="preprocessor">#define PIO_PB11X1_AD0       (1u &lt;&lt; 11)  </span><span class="comment">/**&lt; \brief Adc signal: AD0 */</span>
<a name="l08639"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gac13a2dadfa7aca1adb8208dff5a179a0">08639</a> <span class="preprocessor">#define PIO_PB12X1_AD1       (1u &lt;&lt; 12)  </span><span class="comment">/**&lt; \brief Adc signal: AD1 */</span>
<a name="l08640"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga648794cf1807b99fddf74119d4c31b6f">08640</a> <span class="preprocessor">#define PIO_PB9X1_AD10       (1u &lt;&lt; 9)   </span><span class="comment">/**&lt; \brief Adc signal: AD10 */</span>
<a name="l08641"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga4c00e1701c75169ec2e66e7f36be1ade">08641</a> <span class="preprocessor">#define PIO_PB10X1_AD11      (1u &lt;&lt; 10)  </span><span class="comment">/**&lt; \brief Adc signal: AD11 */</span>
<a name="l08642"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gaa366abb839eb73d5250a61e7171f1c0f">08642</a> <span class="preprocessor">#define PIO_PB13X1_AD2       (1u &lt;&lt; 13)  </span><span class="comment">/**&lt; \brief Adc signal: AD2 */</span>
<a name="l08643"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gaed67e94792a084d06ead2083bddb40d7">08643</a> <span class="preprocessor">#define PIO_PB14X1_AD3       (1u &lt;&lt; 14)  </span><span class="comment">/**&lt; \brief Adc signal: AD3 */</span>
<a name="l08644"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga10ada977e180ff59adf7f1fd1f8b7610">08644</a> <span class="preprocessor">#define PIO_PB15X1_AD4       (1u &lt;&lt; 15)  </span><span class="comment">/**&lt; \brief Adc signal: AD4 */</span>
<a name="l08645"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gaae81b6b3737d4b9bf1aebd631110c8b1">08645</a> <span class="preprocessor">#define PIO_PB16X1_AD5       (1u &lt;&lt; 16)  </span><span class="comment">/**&lt; \brief Adc signal: AD5 */</span>
<a name="l08646"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gad26f12212ad6ca209efdce5ae7c4a2c8">08646</a> <span class="preprocessor">#define PIO_PB17X1_AD6       (1u &lt;&lt; 17)  </span><span class="comment">/**&lt; \brief Adc signal: AD6 */</span>
<a name="l08647"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga1bcf6b48d181cc6ac0bc42cd256ad088">08647</a> <span class="preprocessor">#define PIO_PB6X1_AD7        (1u &lt;&lt; 6)   </span><span class="comment">/**&lt; \brief Adc signal: AD7 */</span>
<a name="l08648"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga8ad3344e497f652567178097cbab296b">08648</a> <span class="preprocessor">#define PIO_PB7X1_AD8        (1u &lt;&lt; 7)   </span><span class="comment">/**&lt; \brief Adc signal: AD8 */</span>
<a name="l08649"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gacef2db1d94f8ec8d0c4e625097c6ac8d">08649</a> <span class="preprocessor">#define PIO_PB8X1_AD9        (1u &lt;&lt; 8)   </span><span class="comment">/**&lt; \brief Adc signal: AD9 */</span>
<a name="l08650"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga5de0f5e83b93e9bcc782e300cc990bbc">08650</a> <span class="preprocessor">#define PIO_PB18B_ADTRG      (1u &lt;&lt; 18)  </span><span class="comment">/**&lt; \brief Adc signal: ADTRG */</span>
<a name="l08651"></a>08651 <span class="comment">/* ========== Pio definition for AIC peripheral ========== */</span>
<a name="l08652"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga3c7eeee2173c7dd9bf30445037716841">08652</a> <span class="preprocessor">#define PIO_PC31A_FIQ        (1u &lt;&lt; 31)  </span><span class="comment">/**&lt; \brief Aic signal: FIQ */</span>
<a name="l08653"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga08f6fa405343cd0c10b35ea41877c890">08653</a> <span class="preprocessor">#define PIO_PB18A_IRQ        (1u &lt;&lt; 18)  </span><span class="comment">/**&lt; \brief Aic signal: IRQ */</span>
<a name="l08654"></a>08654 <span class="comment">/* ========== Pio definition for DBGU peripheral ========== */</span>
<a name="l08655"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gaf0f1428fdab67644de329c8ad1e2a2f9">08655</a> <span class="preprocessor">#define PIO_PA9A_DRXD        (1u &lt;&lt; 9)   </span><span class="comment">/**&lt; \brief Dbgu signal: DRXD */</span>
<a name="l08656"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga7e92ad99acffa82e94e9176bcb8caf69">08656</a> <span class="preprocessor">#define PIO_PA10A_DTXD       (1u &lt;&lt; 10)  </span><span class="comment">/**&lt; \brief Dbgu signal: DTXD */</span>
<a name="l08657"></a>08657 <span class="comment">/* ========== Pio definition for EBI peripheral ========== */</span>
<a name="l08658"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga5f1ba57de32ad13e100f817274845266">08658</a> <span class="preprocessor">#define PIO_PD15B_A20        (1u &lt;&lt; 15)  </span><span class="comment">/**&lt; \brief Ebi signal: A20 */</span>
<a name="l08659"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gaface3c836cdcdd8883dec468450fefc8">08659</a> <span class="preprocessor">#define PIO_PD2A_A21_NANDALE (1u &lt;&lt; 2)   </span><span class="comment">/**&lt; \brief Ebi signal: A21/NANDALE */</span>
<a name="l08660"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gac9163f70b6fcb34b4be563ca5ab598cc">08660</a> <span class="preprocessor">#define PIO_PD3A_A22_NANDCLE (1u &lt;&lt; 3)   </span><span class="comment">/**&lt; \brief Ebi signal: A22/NANDCLE */</span>
<a name="l08661"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga89028f8c3b8020916fe9495a9d7980bd">08661</a> <span class="preprocessor">#define PIO_PD16B_A23        (1u &lt;&lt; 16)  </span><span class="comment">/**&lt; \brief Ebi signal: A23 */</span>
<a name="l08662"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gaa367c9c848bf0aee008d382667c842ce">08662</a> <span class="preprocessor">#define PIO_PD17B_A24        (1u &lt;&lt; 17)  </span><span class="comment">/**&lt; \brief Ebi signal: A24 */</span>
<a name="l08663"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gacdcc526bcd0fefef26dde8e8fa464eda">08663</a> <span class="preprocessor">#define PIO_PD18B_A25        (1u &lt;&lt; 18)  </span><span class="comment">/**&lt; \brief Ebi signal: A25 */</span>
<a name="l08664"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga82fe0598c0bcb19b0c71148836fffdd4">08664</a> <span class="preprocessor">#define PIO_PD6A_D16         (1u &lt;&lt; 6)   </span><span class="comment">/**&lt; \brief Ebi signal: D16 */</span>
<a name="l08665"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga01d86a91b7ea0e7e70fe60182b97859b">08665</a> <span class="preprocessor">#define PIO_PD7A_D17         (1u &lt;&lt; 7)   </span><span class="comment">/**&lt; \brief Ebi signal: D17 */</span>
<a name="l08666"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gaa44c21bee60524e84a7f8b2994d5da61">08666</a> <span class="preprocessor">#define PIO_PD8A_D18         (1u &lt;&lt; 8)   </span><span class="comment">/**&lt; \brief Ebi signal: D18 */</span>
<a name="l08667"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga627ec4fc830e4dd18da20e3931ea1f3c">08667</a> <span class="preprocessor">#define PIO_PD9A_D19         (1u &lt;&lt; 9)   </span><span class="comment">/**&lt; \brief Ebi signal: D19 */</span>
<a name="l08668"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gab4866fe24c9b5f26c08a46c9ca33f2ec">08668</a> <span class="preprocessor">#define PIO_PD10A_D20        (1u &lt;&lt; 10)  </span><span class="comment">/**&lt; \brief Ebi signal: D20 */</span>
<a name="l08669"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gaa5d51684b77f6dc66c305b973a4eff87">08669</a> <span class="preprocessor">#define PIO_PD11A_D21        (1u &lt;&lt; 11)  </span><span class="comment">/**&lt; \brief Ebi signal: D21 */</span>
<a name="l08670"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gadf6a382dfc19731755910417bc754334">08670</a> <span class="preprocessor">#define PIO_PD12A_D22        (1u &lt;&lt; 12)  </span><span class="comment">/**&lt; \brief Ebi signal: D22 */</span>
<a name="l08671"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga29508d6d9a852961e13f1f0dac65a5b5">08671</a> <span class="preprocessor">#define PIO_PD13A_D23        (1u &lt;&lt; 13)  </span><span class="comment">/**&lt; \brief Ebi signal: D23 */</span>
<a name="l08672"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga6f9180a46001069744f866fa42cbdc72">08672</a> <span class="preprocessor">#define PIO_PD14A_D24        (1u &lt;&lt; 14)  </span><span class="comment">/**&lt; \brief Ebi signal: D24 */</span>
<a name="l08673"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga788c94b4b8c58f56ab6d12349df5ba0c">08673</a> <span class="preprocessor">#define PIO_PD15A_D25        (1u &lt;&lt; 15)  </span><span class="comment">/**&lt; \brief Ebi signal: D25 */</span>
<a name="l08674"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga04a30bed71746c4df129bcb0d0563faf">08674</a> <span class="preprocessor">#define PIO_PD16A_D26        (1u &lt;&lt; 16)  </span><span class="comment">/**&lt; \brief Ebi signal: D26 */</span>
<a name="l08675"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga1965d21707575f881f33d7d21460e0b4">08675</a> <span class="preprocessor">#define PIO_PD17A_D27        (1u &lt;&lt; 17)  </span><span class="comment">/**&lt; \brief Ebi signal: D27 */</span>
<a name="l08676"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga3bb01706728e01553c2716eaf43fc5f4">08676</a> <span class="preprocessor">#define PIO_PD18A_D28        (1u &lt;&lt; 18)  </span><span class="comment">/**&lt; \brief Ebi signal: D28 */</span>
<a name="l08677"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga5086cd51de6e3c1587e3288e315889c5">08677</a> <span class="preprocessor">#define PIO_PD19A_D29        (1u &lt;&lt; 19)  </span><span class="comment">/**&lt; \brief Ebi signal: D29 */</span>
<a name="l08678"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga22ef9609b3833df1731e9ba073bb6c63">08678</a> <span class="preprocessor">#define PIO_PD20A_D30        (1u &lt;&lt; 20)  </span><span class="comment">/**&lt; \brief Ebi signal: D30 */</span>
<a name="l08679"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga3638054eb2a7359b90b00673237c7503">08679</a> <span class="preprocessor">#define PIO_PD21A_D31        (1u &lt;&lt; 21)  </span><span class="comment">/**&lt; \brief Ebi signal: D31 */</span>
<a name="l08680"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga414720eaa569aaffbf1154237feed978">08680</a> <span class="preprocessor">#define PIO_PD0A_NANDOE      (1u &lt;&lt; 0)   </span><span class="comment">/**&lt; \brief Ebi signal: NANDOE */</span>
<a name="l08681"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gaf89cbf11a98450962eab063c365a00df">08681</a> <span class="preprocessor">#define PIO_PD1A_NANDWE      (1u &lt;&lt; 1)   </span><span class="comment">/**&lt; \brief Ebi signal: NANDWE */</span>
<a name="l08682"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gad5ac3c6e1998453c68850519f260a04a">08682</a> <span class="preprocessor">#define PIO_PD19B_NCS2       (1u &lt;&lt; 19)  </span><span class="comment">/**&lt; \brief Ebi signal: NCS2 */</span>
<a name="l08683"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga49371fa026a3f9207a638059fd685e7d">08683</a> <span class="preprocessor">#define PIO_PD4A_NCS3        (1u &lt;&lt; 4)   </span><span class="comment">/**&lt; \brief Ebi signal: NCS3 */</span>
<a name="l08684"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gaf5c8aeebe7db2dd2924bdbf52d4659f1">08684</a> <span class="preprocessor">#define PIO_PD20B_NCS4       (1u &lt;&lt; 20)  </span><span class="comment">/**&lt; \brief Ebi signal: NCS4 */</span>
<a name="l08685"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga6a77ba9c81796055b89999cecb2379d9">08685</a> <span class="preprocessor">#define PIO_PD21B_NCS5       (1u &lt;&lt; 21)  </span><span class="comment">/**&lt; \brief Ebi signal: NCS5 */</span>
<a name="l08686"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gad487a999de77f70865462ee395109c47">08686</a> <span class="preprocessor">#define PIO_PD5A_NWAIT       (1u &lt;&lt; 5)   </span><span class="comment">/**&lt; \brief Ebi signal: NWAIT */</span>
<a name="l08687"></a>08687 <span class="comment">/* ========== Pio definition for HSMCI0 peripheral ========== */</span>
<a name="l08688"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gaf2998104f07fe392058f87b5fa070f3d">08688</a> <span class="preprocessor">#define PIO_PA16A_MCI0_CDA   (1u &lt;&lt; 16)  </span><span class="comment">/**&lt; \brief Hsmci0 signal: MCI0_CDA */</span>
<a name="l08689"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gaf12ea418bc7c35430cebf040ac174d64">08689</a> <span class="preprocessor">#define PIO_PA17A_MCI0_CK    (1u &lt;&lt; 17)  </span><span class="comment">/**&lt; \brief Hsmci0 signal: MCI0_CK */</span>
<a name="l08690"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gac2217adb51f56e1af96eb033a3d2d0b8">08690</a> <span class="preprocessor">#define PIO_PA15A_MCI0_DA0   (1u &lt;&lt; 15)  </span><span class="comment">/**&lt; \brief Hsmci0 signal: MCI0_DA0 */</span>
<a name="l08691"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga634d3f45756e6aba7cc16d19fc33d5ea">08691</a> <span class="preprocessor">#define PIO_PA18A_MCI0_DA1   (1u &lt;&lt; 18)  </span><span class="comment">/**&lt; \brief Hsmci0 signal: MCI0_DA1 */</span>
<a name="l08692"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gaffa10994c2eb9ef4323f6ffec0d344e4">08692</a> <span class="preprocessor">#define PIO_PA19A_MCI0_DA2   (1u &lt;&lt; 19)  </span><span class="comment">/**&lt; \brief Hsmci0 signal: MCI0_DA2 */</span>
<a name="l08693"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga5f33f83ade338d9609398c915fc52f8f">08693</a> <span class="preprocessor">#define PIO_PA20A_MCI0_DA3   (1u &lt;&lt; 20)  </span><span class="comment">/**&lt; \brief Hsmci0 signal: MCI0_DA3 */</span>
<a name="l08694"></a>08694 <span class="comment">/* ========== Pio definition for HSMCI1 peripheral ========== */</span>
<a name="l08695"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga67547eedfc812b9d6d25bd5b26d3bb01">08695</a> <span class="preprocessor">#define PIO_PA12B_MCI1_CDA   (1u &lt;&lt; 12)  </span><span class="comment">/**&lt; \brief Hsmci1 signal: MCI1_CDA */</span>
<a name="l08696"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gab897ea5a288b2d860397b4dd5e4237d6">08696</a> <span class="preprocessor">#define PIO_PA13B_MCI1_CK    (1u &lt;&lt; 13)  </span><span class="comment">/**&lt; \brief Hsmci1 signal: MCI1_CK */</span>
<a name="l08697"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gaa6b5f64adcb87d78d6f76fb5cff44263">08697</a> <span class="preprocessor">#define PIO_PA11B_MCI1_DA0   (1u &lt;&lt; 11)  </span><span class="comment">/**&lt; \brief Hsmci1 signal: MCI1_DA0 */</span>
<a name="l08698"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gac49cf6f0f8dffd11354f9be6c0dc66ec">08698</a> <span class="preprocessor">#define PIO_PA2B_MCI1_DA1    (1u &lt;&lt; 2)   </span><span class="comment">/**&lt; \brief Hsmci1 signal: MCI1_DA1 */</span>
<a name="l08699"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga2125c1e3c6fce96edbe7e3764f786808">08699</a> <span class="preprocessor">#define PIO_PA3B_MCI1_DA2    (1u &lt;&lt; 3)   </span><span class="comment">/**&lt; \brief Hsmci1 signal: MCI1_DA2 */</span>
<a name="l08700"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gaf8f2351f25347863bebf0b95aefd0b4d">08700</a> <span class="preprocessor">#define PIO_PA4B_MCI1_DA3    (1u &lt;&lt; 4)   </span><span class="comment">/**&lt; \brief Hsmci1 signal: MCI1_DA3 */</span>
<a name="l08701"></a>08701 <span class="comment">/* ========== Pio definition for LCDC peripheral ========== */</span>
<a name="l08702"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga20323fe431fd0aa6a7dbc3367a376e3f">08702</a> <span class="preprocessor">#define PIO_PC0A_LCDDAT0     (1u &lt;&lt; 0)   </span><span class="comment">/**&lt; \brief Lcdc signal: LCDDAT0 */</span>
<a name="l08703"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gaa0cd6ba692edf7050a5a4a52933393ed">08703</a> <span class="preprocessor">#define PIO_PC1A_LCDDAT1     (1u &lt;&lt; 1)   </span><span class="comment">/**&lt; \brief Lcdc signal: LCDDAT1 */</span>
<a name="l08704"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gaaeefcd1f70a617423f7d1d1ffa3c5c79">08704</a> <span class="preprocessor">#define PIO_PC10A_LCDDAT10   (1u &lt;&lt; 10)  </span><span class="comment">/**&lt; \brief Lcdc signal: LCDDAT10 */</span>
<a name="l08705"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga1497086f815734430a275c3f517bffc6">08705</a> <span class="preprocessor">#define PIO_PC11A_LCDDAT11   (1u &lt;&lt; 11)  </span><span class="comment">/**&lt; \brief Lcdc signal: LCDDAT11 */</span>
<a name="l08706"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gaf63d7dc6433aa29c1a8b8891501990fd">08706</a> <span class="preprocessor">#define PIO_PC12A_LCDDAT12   (1u &lt;&lt; 12)  </span><span class="comment">/**&lt; \brief Lcdc signal: LCDDAT12 */</span>
<a name="l08707"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gabb8adcac11053945fcb667010c4e929d">08707</a> <span class="preprocessor">#define PIO_PC13A_LCDDAT13   (1u &lt;&lt; 13)  </span><span class="comment">/**&lt; \brief Lcdc signal: LCDDAT13 */</span>
<a name="l08708"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gafac1e2078b176629f5921be8317bb2d1">08708</a> <span class="preprocessor">#define PIO_PC14A_LCDDAT14   (1u &lt;&lt; 14)  </span><span class="comment">/**&lt; \brief Lcdc signal: LCDDAT14 */</span>
<a name="l08709"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga96299ab4fd5fa53bdec1987e7afa88c4">08709</a> <span class="preprocessor">#define PIO_PC15A_LCDDAT15   (1u &lt;&lt; 15)  </span><span class="comment">/**&lt; \brief Lcdc signal: LCDDAT15 */</span>
<a name="l08710"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga5bbc7a4a420123f6d0a7dae6f0648885">08710</a> <span class="preprocessor">#define PIO_PC16A_LCDDAT16   (1u &lt;&lt; 16)  </span><span class="comment">/**&lt; \brief Lcdc signal: LCDDAT16 */</span>
<a name="l08711"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gaa86114cccbab2e24f2ac41813598f55e">08711</a> <span class="preprocessor">#define PIO_PC17A_LCDDAT17   (1u &lt;&lt; 17)  </span><span class="comment">/**&lt; \brief Lcdc signal: LCDDAT17 */</span>
<a name="l08712"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gaacecc811f8fc053ef4f92856567609b9">08712</a> <span class="preprocessor">#define PIO_PC18A_LCDDAT18   (1u &lt;&lt; 18)  </span><span class="comment">/**&lt; \brief Lcdc signal: LCDDAT18 */</span>
<a name="l08713"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga15e32fc0d657465e11257870dcfd1d17">08713</a> <span class="preprocessor">#define PIO_PC19A_LCDDAT19   (1u &lt;&lt; 19)  </span><span class="comment">/**&lt; \brief Lcdc signal: LCDDAT19 */</span>
<a name="l08714"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gae5a444e531aff63087d0cf54aedc1d83">08714</a> <span class="preprocessor">#define PIO_PC2A_LCDDAT2     (1u &lt;&lt; 2)   </span><span class="comment">/**&lt; \brief Lcdc signal: LCDDAT2 */</span>
<a name="l08715"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga0fb7eeead8271ea9074912cc0075b727">08715</a> <span class="preprocessor">#define PIO_PC20A_LCDDAT20   (1u &lt;&lt; 20)  </span><span class="comment">/**&lt; \brief Lcdc signal: LCDDAT20 */</span>
<a name="l08716"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gae05abe29f7753ff1d07b79637768c519">08716</a> <span class="preprocessor">#define PIO_PC21A_LCDDAT21   (1u &lt;&lt; 21)  </span><span class="comment">/**&lt; \brief Lcdc signal: LCDDAT21 */</span>
<a name="l08717"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga2c4bd56e0804b381e30f1d8641f334da">08717</a> <span class="preprocessor">#define PIO_PC22A_LCDDAT22   (1u &lt;&lt; 22)  </span><span class="comment">/**&lt; \brief Lcdc signal: LCDDAT22 */</span>
<a name="l08718"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga973ec4716fd97860bf5a1aa84cda4c39">08718</a> <span class="preprocessor">#define PIO_PC23A_LCDDAT23   (1u &lt;&lt; 23)  </span><span class="comment">/**&lt; \brief Lcdc signal: LCDDAT23 */</span>
<a name="l08719"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga4c0d0a531248a09057d60174334aafa3">08719</a> <span class="preprocessor">#define PIO_PC3A_LCDDAT3     (1u &lt;&lt; 3)   </span><span class="comment">/**&lt; \brief Lcdc signal: LCDDAT3 */</span>
<a name="l08720"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gadacd45f106e94878009ecd6e45c24ce1">08720</a> <span class="preprocessor">#define PIO_PC4A_LCDDAT4     (1u &lt;&lt; 4)   </span><span class="comment">/**&lt; \brief Lcdc signal: LCDDAT4 */</span>
<a name="l08721"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga6ce4766a13c585f42ba02d8bb8c92660">08721</a> <span class="preprocessor">#define PIO_PC5A_LCDDAT5     (1u &lt;&lt; 5)   </span><span class="comment">/**&lt; \brief Lcdc signal: LCDDAT5 */</span>
<a name="l08722"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gaacc9e0115abd57cc9f1fed3a33a762fd">08722</a> <span class="preprocessor">#define PIO_PC6A_LCDDAT6     (1u &lt;&lt; 6)   </span><span class="comment">/**&lt; \brief Lcdc signal: LCDDAT6 */</span>
<a name="l08723"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gade2727a96ab51d577c1dce49db74f0d4">08723</a> <span class="preprocessor">#define PIO_PC7A_LCDDAT7     (1u &lt;&lt; 7)   </span><span class="comment">/**&lt; \brief Lcdc signal: LCDDAT7 */</span>
<a name="l08724"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gae431e45aca109565b404f7249e6c05b6">08724</a> <span class="preprocessor">#define PIO_PC8A_LCDDAT8     (1u &lt;&lt; 8)   </span><span class="comment">/**&lt; \brief Lcdc signal: LCDDAT8 */</span>
<a name="l08725"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gabeb9acb7907acd8bf16ebe96156290ae">08725</a> <span class="preprocessor">#define PIO_PC9A_LCDDAT9     (1u &lt;&lt; 9)   </span><span class="comment">/**&lt; \brief Lcdc signal: LCDDAT9 */</span>
<a name="l08726"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga6a935302e1a6f3eb2e6f6a71e813d99a">08726</a> <span class="preprocessor">#define PIO_PC29A_LCDDEN     (1u &lt;&lt; 29)  </span><span class="comment">/**&lt; \brief Lcdc signal: LCDDEN */</span>
<a name="l08727"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga7215bb2818895e4a9d00fe60bee0a091">08727</a> <span class="preprocessor">#define PIO_PC24A_LCDDISP    (1u &lt;&lt; 24)  </span><span class="comment">/**&lt; \brief Lcdc signal: LCDDISP */</span>
<a name="l08728"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gaf1f49b0a516e7dbb67c586588cb1a912">08728</a> <span class="preprocessor">#define PIO_PC28A_LCDHSYNC   (1u &lt;&lt; 28)  </span><span class="comment">/**&lt; \brief Lcdc signal: LCDHSYNC */</span>
<a name="l08729"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gabd838d9ab8f52741c9307a41496e3374">08729</a> <span class="preprocessor">#define PIO_PC30A_LCDPCK     (1u &lt;&lt; 30)  </span><span class="comment">/**&lt; \brief Lcdc signal: LCDPCK */</span>
<a name="l08730"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga8a336aec543104a09028befb7ab99101">08730</a> <span class="preprocessor">#define PIO_PC26A_LCDPWM     (1u &lt;&lt; 26)  </span><span class="comment">/**&lt; \brief Lcdc signal: LCDPWM */</span>
<a name="l08731"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga287246cd5efadae965794e6668f9f0bf">08731</a> <span class="preprocessor">#define PIO_PC27A_LCDVSYNC   (1u &lt;&lt; 27)  </span><span class="comment">/**&lt; \brief Lcdc signal: LCDVSYNC */</span>
<a name="l08732"></a>08732 <span class="comment">/* ========== Pio definition for PMC peripheral ========== */</span>
<a name="l08733"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga717a12220db79faeb2ad5047a485a855">08733</a> <span class="preprocessor">#define PIO_PB10B_PCK0       (1u &lt;&lt; 10)  </span><span class="comment">/**&lt; \brief Pmc signal: PCK0 */</span>
<a name="l08734"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga56c3630b6fe42efa0da13ffbc668a740">08734</a> <span class="preprocessor">#define PIO_PC15C_PCK0       (1u &lt;&lt; 15)  </span><span class="comment">/**&lt; \brief Pmc signal: PCK0 */</span>
<a name="l08735"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga4b59cbe4687a0d9d155b88134dd6b5fc">08735</a> <span class="preprocessor">#define PIO_PB9B_PCK1        (1u &lt;&lt; 9)   </span><span class="comment">/**&lt; \brief Pmc signal: PCK1 */</span>
<a name="l08736"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gadf5cab648ada59972d36b5e9c464c686">08736</a> <span class="preprocessor">#define PIO_PC31C_PCK1       (1u &lt;&lt; 31)  </span><span class="comment">/**&lt; \brief Pmc signal: PCK1 */</span>
<a name="l08737"></a>08737 <span class="comment">/* ========== Pio definition for PWM peripheral ========== */</span>
<a name="l08738"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gafca740b2b84d2c3e1b3e596e5a3a9c17">08738</a> <span class="preprocessor">#define PIO_PB11B_PWM0       (1u &lt;&lt; 11)  </span><span class="comment">/**&lt; \brief Pwm signal: PWM0 */</span>
<a name="l08739"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga09c04b351fca746ed989cb9a9d967c47">08739</a> <span class="preprocessor">#define PIO_PC10C_PWM0       (1u &lt;&lt; 10)  </span><span class="comment">/**&lt; \brief Pwm signal: PWM0 */</span>
<a name="l08740"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga659962f0051eb9dbc145928901fdd787">08740</a> <span class="preprocessor">#define PIO_PC18C_PWM0       (1u &lt;&lt; 18)  </span><span class="comment">/**&lt; \brief Pwm signal: PWM0 */</span>
<a name="l08741"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga9a722f88110a3fc2a61b9768b45bf31b">08741</a> <span class="preprocessor">#define PIO_PB12B_PWM1       (1u &lt;&lt; 12)  </span><span class="comment">/**&lt; \brief Pwm signal: PWM1 */</span>
<a name="l08742"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga3cc80897ce89ea23811d1b4c82b5d9a2">08742</a> <span class="preprocessor">#define PIO_PC11C_PWM1       (1u &lt;&lt; 11)  </span><span class="comment">/**&lt; \brief Pwm signal: PWM1 */</span>
<a name="l08743"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga3cbe9e280479743fd416da7cd8f118b9">08743</a> <span class="preprocessor">#define PIO_PC19C_PWM1       (1u &lt;&lt; 19)  </span><span class="comment">/**&lt; \brief Pwm signal: PWM1 */</span>
<a name="l08744"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gaa43bc6cc399deafc180436e34bba1bd4">08744</a> <span class="preprocessor">#define PIO_PB13B_PWM2       (1u &lt;&lt; 13)  </span><span class="comment">/**&lt; \brief Pwm signal: PWM2 */</span>
<a name="l08745"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga8effd18dfc109970e872d4f7bca556d7">08745</a> <span class="preprocessor">#define PIO_PC20C_PWM2       (1u &lt;&lt; 20)  </span><span class="comment">/**&lt; \brief Pwm signal: PWM2 */</span>
<a name="l08746"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gabb072140276b23e7e846fa31ce02aaad">08746</a> <span class="preprocessor">#define PIO_PB14B_PWM3       (1u &lt;&lt; 14)  </span><span class="comment">/**&lt; \brief Pwm signal: PWM3 */</span>
<a name="l08747"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga40039e9dfd8378b10712b91a0e241a38">08747</a> <span class="preprocessor">#define PIO_PC21C_PWM3       (1u &lt;&lt; 21)  </span><span class="comment">/**&lt; \brief Pwm signal: PWM3 */</span>
<a name="l08748"></a>08748 <span class="comment">/* ========== Pio definition for SPI0 peripheral ========== */</span>
<a name="l08749"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gae01f30b8d7c64e51f8cc1700360f2349">08749</a> <span class="preprocessor">#define PIO_PA11A_SPI0_MISO  (1u &lt;&lt; 11)  </span><span class="comment">/**&lt; \brief Spi0 signal: SPI0_MISO */</span>
<a name="l08750"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gac965e63ad99e156e79b39b4c8dafc2c2">08750</a> <span class="preprocessor">#define PIO_PA12A_SPI0_MOSI  (1u &lt;&lt; 12)  </span><span class="comment">/**&lt; \brief Spi0 signal: SPI0_MOSI */</span>
<a name="l08751"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga9ae432f281adb4d2660a2ff88e8ce12c">08751</a> <span class="preprocessor">#define PIO_PA14A_SPI0_NPCS0 (1u &lt;&lt; 14)  </span><span class="comment">/**&lt; \brief Spi0 signal: SPI0_NPCS0 */</span>
<a name="l08752"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga5f4d8fd0553ade54a52058768aab4ca8">08752</a> <span class="preprocessor">#define PIO_PA7B_SPI0_NPCS1  (1u &lt;&lt; 7)   </span><span class="comment">/**&lt; \brief Spi0 signal: SPI0_NPCS1 */</span>
<a name="l08753"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga602df2ed0207a74dd2d913f10f52b4bb">08753</a> <span class="preprocessor">#define PIO_PA1B_SPI0_NPCS2  (1u &lt;&lt; 1)   </span><span class="comment">/**&lt; \brief Spi0 signal: SPI0_NPCS2 */</span>
<a name="l08754"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga94aaa6146419c7e45f88a7db4424e75c">08754</a> <span class="preprocessor">#define PIO_PB3B_SPI0_NPCS3  (1u &lt;&lt; 3)   </span><span class="comment">/**&lt; \brief Spi0 signal: SPI0_NPCS3 */</span>
<a name="l08755"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga86034347b7d23cd9f424a83cf2a88d4e">08755</a> <span class="preprocessor">#define PIO_PA13A_SPI0_SPCK  (1u &lt;&lt; 13)  </span><span class="comment">/**&lt; \brief Spi0 signal: SPI0_SPCK */</span>
<a name="l08756"></a>08756 <span class="comment">/* ========== Pio definition for SPI1 peripheral ========== */</span>
<a name="l08757"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga5c0a30f3660796b5bd88bc107d8bf06e">08757</a> <span class="preprocessor">#define PIO_PA21B_SPI1_MISO  (1u &lt;&lt; 21)  </span><span class="comment">/**&lt; \brief Spi1 signal: SPI1_MISO */</span>
<a name="l08758"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga4838fb01cef69f0c2f235c4fd8f33731">08758</a> <span class="preprocessor">#define PIO_PA22B_SPI1_MOSI  (1u &lt;&lt; 22)  </span><span class="comment">/**&lt; \brief Spi1 signal: SPI1_MOSI */</span>
<a name="l08759"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga20e1c33e106ca98750851b7b6b31476f">08759</a> <span class="preprocessor">#define PIO_PA8B_SPI1_NPCS0  (1u &lt;&lt; 8)   </span><span class="comment">/**&lt; \brief Spi1 signal: SPI1_NPCS0 */</span>
<a name="l08760"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga48f9c6603ee49d6468d9f74bf5d932fc">08760</a> <span class="preprocessor">#define PIO_PA0B_SPI1_NPCS1  (1u &lt;&lt; 0)   </span><span class="comment">/**&lt; \brief Spi1 signal: SPI1_NPCS1 */</span>
<a name="l08761"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gab6c5c49778f6ceda2264841763b30c91">08761</a> <span class="preprocessor">#define PIO_PA31B_SPI1_NPCS2 (1u &lt;&lt; 31)  </span><span class="comment">/**&lt; \brief Spi1 signal: SPI1_NPCS2 */</span>
<a name="l08762"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga9c5796224c7abb43c889e701f759c070">08762</a> <span class="preprocessor">#define PIO_PA30B_SPI1_NPCS3 (1u &lt;&lt; 30)  </span><span class="comment">/**&lt; \brief Spi1 signal: SPI1_NPCS3 */</span>
<a name="l08763"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga4e18c4d142708051552068ab07012af1">08763</a> <span class="preprocessor">#define PIO_PA23B_SPI1_SPCK  (1u &lt;&lt; 23)  </span><span class="comment">/**&lt; \brief Spi1 signal: SPI1_SPCK */</span>
<a name="l08764"></a>08764 <span class="comment">/* ========== Pio definition for SSC peripheral ========== */</span>
<a name="l08765"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gad5961064b6e044d3d6d53ddbafeb872e">08765</a> <span class="preprocessor">#define PIO_PA27B_RD         (1u &lt;&lt; 27)  </span><span class="comment">/**&lt; \brief Ssc signal: RD */</span>
<a name="l08766"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga6f4fbc79f69b51f8f79d57ab0ec99ae4">08766</a> <span class="preprocessor">#define PIO_PA29B_RF         (1u &lt;&lt; 29)  </span><span class="comment">/**&lt; \brief Ssc signal: RF */</span>
<a name="l08767"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gaad022b46f8d660290a8507826caff78d">08767</a> <span class="preprocessor">#define PIO_PA28B_RK         (1u &lt;&lt; 28)  </span><span class="comment">/**&lt; \brief Ssc signal: RK */</span>
<a name="l08768"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gaec77219958f522b23d6ab2d3cd560aa9">08768</a> <span class="preprocessor">#define PIO_PA26B_TD         (1u &lt;&lt; 26)  </span><span class="comment">/**&lt; \brief Ssc signal: TD */</span>
<a name="l08769"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gade59540f418c62fcf4cfc93d8e2ba873">08769</a> <span class="preprocessor">#define PIO_PA25B_TF         (1u &lt;&lt; 25)  </span><span class="comment">/**&lt; \brief Ssc signal: TF */</span>
<a name="l08770"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga1b46a9676c91c3740e9a3c3abefdaf6c">08770</a> <span class="preprocessor">#define PIO_PA24B_TK         (1u &lt;&lt; 24)  </span><span class="comment">/**&lt; \brief Ssc signal: TK */</span>
<a name="l08771"></a>08771 <span class="comment">/* ========== Pio definition for TC0 peripheral ========== */</span>
<a name="l08772"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gae445b8046a9504fab92eac1b323daf97">08772</a> <span class="preprocessor">#define PIO_PA24A_TCLK0      (1u &lt;&lt; 24)  </span><span class="comment">/**&lt; \brief Tc0 signal: TCLK0 */</span>
<a name="l08773"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gae7325fb6894dddbeb031ffcb10d05067">08773</a> <span class="preprocessor">#define PIO_PA25A_TCLK1      (1u &lt;&lt; 25)  </span><span class="comment">/**&lt; \brief Tc0 signal: TCLK1 */</span>
<a name="l08774"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga15a7a35555f6d9c32c58145abe6f56f5">08774</a> <span class="preprocessor">#define PIO_PA26A_TCLK2      (1u &lt;&lt; 26)  </span><span class="comment">/**&lt; \brief Tc0 signal: TCLK2 */</span>
<a name="l08775"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga90e4c21d9d5a79fc65fbc7121d82e8b8">08775</a> <span class="preprocessor">#define PIO_PA21A_TIOA0      (1u &lt;&lt; 21)  </span><span class="comment">/**&lt; \brief Tc0 signal: TIOA0 */</span>
<a name="l08776"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gac8c2f33273b6b188a68d525ecff2f5f7">08776</a> <span class="preprocessor">#define PIO_PA22A_TIOA1      (1u &lt;&lt; 22)  </span><span class="comment">/**&lt; \brief Tc0 signal: TIOA1 */</span>
<a name="l08777"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga66eeced7bd057e228acf0f6185148f57">08777</a> <span class="preprocessor">#define PIO_PA23A_TIOA2      (1u &lt;&lt; 23)  </span><span class="comment">/**&lt; \brief Tc0 signal: TIOA2 */</span>
<a name="l08778"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gac88d54833e706d4f517ee80be09a4033">08778</a> <span class="preprocessor">#define PIO_PA27A_TIOB0      (1u &lt;&lt; 27)  </span><span class="comment">/**&lt; \brief Tc0 signal: TIOB0 */</span>
<a name="l08779"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gaa1719ddbb6024ffaf06400b426792eef">08779</a> <span class="preprocessor">#define PIO_PA28A_TIOB1      (1u &lt;&lt; 28)  </span><span class="comment">/**&lt; \brief Tc0 signal: TIOB1 */</span>
<a name="l08780"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga09f32a4583efd6cfba3be3d1a304b308">08780</a> <span class="preprocessor">#define PIO_PA29A_TIOB2      (1u &lt;&lt; 29)  </span><span class="comment">/**&lt; \brief Tc0 signal: TIOB2 */</span>
<a name="l08781"></a>08781 <span class="comment">/* ========== Pio definition for TC1 peripheral ========== */</span>
<a name="l08782"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gaec150efa245ecf33716fe95e66163342">08782</a> <span class="preprocessor">#define PIO_PC4C_TCLK3       (1u &lt;&lt; 4)   </span><span class="comment">/**&lt; \brief Tc1 signal: TCLK3 */</span>
<a name="l08783"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gad9126cb6b0041a5c691f0a7646df694f">08783</a> <span class="preprocessor">#define PIO_PC7C_TCLK4       (1u &lt;&lt; 7)   </span><span class="comment">/**&lt; \brief Tc1 signal: TCLK4 */</span>
<a name="l08784"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gad84fee5810cd617a67d8c4c72d26cf3b">08784</a> <span class="preprocessor">#define PIO_PC14C_TCLK5      (1u &lt;&lt; 14)  </span><span class="comment">/**&lt; \brief Tc1 signal: TCLK5 */</span>
<a name="l08785"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gad4058ceaea9578e3c0cb897be00acfc1">08785</a> <span class="preprocessor">#define PIO_PC2C_TIOA3       (1u &lt;&lt; 2)   </span><span class="comment">/**&lt; \brief Tc1 signal: TIOA3 */</span>
<a name="l08786"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga58219aee9742518dd7f7ab73f76dc1c8">08786</a> <span class="preprocessor">#define PIO_PC5C_TIOA4       (1u &lt;&lt; 5)   </span><span class="comment">/**&lt; \brief Tc1 signal: TIOA4 */</span>
<a name="l08787"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gabf97cd5b074783f53b825c23d33586ee">08787</a> <span class="preprocessor">#define PIO_PC12C_TIOA5      (1u &lt;&lt; 12)  </span><span class="comment">/**&lt; \brief Tc1 signal: TIOA5 */</span>
<a name="l08788"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga2d77074536126d1af722865fab573e03">08788</a> <span class="preprocessor">#define PIO_PC3C_TIOB3       (1u &lt;&lt; 3)   </span><span class="comment">/**&lt; \brief Tc1 signal: TIOB3 */</span>
<a name="l08789"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga993a30c9b8199181e3b4392283975e48">08789</a> <span class="preprocessor">#define PIO_PC6C_TIOB4       (1u &lt;&lt; 6)   </span><span class="comment">/**&lt; \brief Tc1 signal: TIOB4 */</span>
<a name="l08790"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gaf28578d3de91d00a9d8c3c42a0f2927d">08790</a> <span class="preprocessor">#define PIO_PC13C_TIOB5      (1u &lt;&lt; 13)  </span><span class="comment">/**&lt; \brief Tc1 signal: TIOB5 */</span>
<a name="l08791"></a>08791 <span class="comment">/* ========== Pio definition for TWI0 peripheral ========== */</span>
<a name="l08792"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga0b46627bb7cfdcde0f64c312b6d81791">08792</a> <span class="preprocessor">#define PIO_PA31A_TWCK0      (1u &lt;&lt; 31)  </span><span class="comment">/**&lt; \brief Twi0 signal: TWCK0 */</span>
<a name="l08793"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga4c497d73f57ccd8a9c34d389fd71487a">08793</a> <span class="preprocessor">#define PIO_PA30A_TWD0       (1u &lt;&lt; 30)  </span><span class="comment">/**&lt; \brief Twi0 signal: TWD0 */</span>
<a name="l08794"></a>08794 <span class="comment">/* ========== Pio definition for TWI1 peripheral ========== */</span>
<a name="l08795"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gafae6e1b640e1b5c9fceafe881fa8e16e">08795</a> <span class="preprocessor">#define PIO_PC1C_TWCK1       (1u &lt;&lt; 1)   </span><span class="comment">/**&lt; \brief Twi1 signal: TWCK1 */</span>
<a name="l08796"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga963c4264191511ba70039ddef8ba2b93">08796</a> <span class="preprocessor">#define PIO_PC0C_TWD1        (1u &lt;&lt; 0)   </span><span class="comment">/**&lt; \brief Twi1 signal: TWD1 */</span>
<a name="l08797"></a>08797 <span class="comment">/* ========== Pio definition for TWI2 peripheral ========== */</span>
<a name="l08798"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gaa1d272e5d5d83a114fd53415c7680ba6">08798</a> <span class="preprocessor">#define PIO_PB5B_TWCK2       (1u &lt;&lt; 5)   </span><span class="comment">/**&lt; \brief Twi2 signal: TWCK2 */</span>
<a name="l08799"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gaf2b3683703b9f5694478781a730fddae">08799</a> <span class="preprocessor">#define PIO_PB4B_TWD2        (1u &lt;&lt; 4)   </span><span class="comment">/**&lt; \brief Twi2 signal: TWD2 */</span>
<a name="l08800"></a>08800 <span class="comment">/* ========== Pio definition for UART0 peripheral ========== */</span>
<a name="l08801"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga2a1a2b0f332756966e5e47572e90d4f9">08801</a> <span class="preprocessor">#define PIO_PC9C_URXD0       (1u &lt;&lt; 9)   </span><span class="comment">/**&lt; \brief Uart0 signal: URXD0 */</span>
<a name="l08802"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gacc4d6bc2a83c04df1011b3f6c4a948ef">08802</a> <span class="preprocessor">#define PIO_PC8C_UTXD0       (1u &lt;&lt; 8)   </span><span class="comment">/**&lt; \brief Uart0 signal: UTXD0 */</span>
<a name="l08803"></a>08803 <span class="comment">/* ========== Pio definition for UART1 peripheral ========== */</span>
<a name="l08804"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga9006a75077283b2576d5efbb5f140d5b">08804</a> <span class="preprocessor">#define PIO_PC17C_URXD1      (1u &lt;&lt; 17)  </span><span class="comment">/**&lt; \brief Uart1 signal: URXD1 */</span>
<a name="l08805"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga034da53f311067f8557c65cdc29ff3ad">08805</a> <span class="preprocessor">#define PIO_PC16C_UTXD1      (1u &lt;&lt; 16)  </span><span class="comment">/**&lt; \brief Uart1 signal: UTXD1 */</span>
<a name="l08806"></a>08806 <span class="comment">/* ========== Pio definition for USART0 peripheral ========== */</span>
<a name="l08807"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gaa248b66fa40a9fcbfc52ab05eba3ce51">08807</a> <span class="preprocessor">#define PIO_PA3A_CTS0        (1u &lt;&lt; 3)   </span><span class="comment">/**&lt; \brief Usart0 signal: CTS0 */</span>
<a name="l08808"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga85863bfee9736d6d34ab9c23223dd2f5">08808</a> <span class="preprocessor">#define PIO_PA2A_RTS0        (1u &lt;&lt; 2)   </span><span class="comment">/**&lt; \brief Usart0 signal: RTS0 */</span>
<a name="l08809"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gaf722dbc140132d38fe8ede8d55235b14">08809</a> <span class="preprocessor">#define PIO_PA1A_RXD0        (1u &lt;&lt; 1)   </span><span class="comment">/**&lt; \brief Usart0 signal: RXD0 */</span>
<a name="l08810"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gad44d6a50eb409d13d6563627395cabc8">08810</a> <span class="preprocessor">#define PIO_PA4A_SCK0        (1u &lt;&lt; 4)   </span><span class="comment">/**&lt; \brief Usart0 signal: SCK0 */</span>
<a name="l08811"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga9bb7dc8c406b2d7276a0efda3871a7bc">08811</a> <span class="preprocessor">#define PIO_PA0A_TXD0        (1u &lt;&lt; 0)   </span><span class="comment">/**&lt; \brief Usart0 signal: TXD0 */</span>
<a name="l08812"></a>08812 <span class="comment">/* ========== Pio definition for USART1 peripheral ========== */</span>
<a name="l08813"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga93fd1908c3cae77fa843582718684f37">08813</a> <span class="preprocessor">#define PIO_PC28C_CTS1       (1u &lt;&lt; 28)  </span><span class="comment">/**&lt; \brief Usart1 signal: CTS1 */</span>
<a name="l08814"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga9876d4be54ee9bf71b2ff0266a171354">08814</a> <span class="preprocessor">#define PIO_PC27C_RTS1       (1u &lt;&lt; 27)  </span><span class="comment">/**&lt; \brief Usart1 signal: RTS1 */</span>
<a name="l08815"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga4f3c95393a55156806ff03ee8d267fbb">08815</a> <span class="preprocessor">#define PIO_PA6A_RXD1        (1u &lt;&lt; 6)   </span><span class="comment">/**&lt; \brief Usart1 signal: RXD1 */</span>
<a name="l08816"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga8a0c1db1bdedd049d9b8e998d2ba9f6b">08816</a> <span class="preprocessor">#define PIO_PC29C_SCK1       (1u &lt;&lt; 29)  </span><span class="comment">/**&lt; \brief Usart1 signal: SCK1 */</span>
<a name="l08817"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gaabb5c580546954d0861bbeea255713d5">08817</a> <span class="preprocessor">#define PIO_PA5A_TXD1        (1u &lt;&lt; 5)   </span><span class="comment">/**&lt; \brief Usart1 signal: TXD1 */</span>
<a name="l08818"></a>08818 <span class="comment">/* ========== Pio definition for USART2 peripheral ========== */</span>
<a name="l08819"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gaeaccd4c4be7876b6f7815ebe196e8ea3">08819</a> <span class="preprocessor">#define PIO_PB1B_CTS2        (1u &lt;&lt; 1)   </span><span class="comment">/**&lt; \brief Usart2 signal: CTS2 */</span>
<a name="l08820"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gac2c87d4ab5f2e4abfb788889f0c2a988">08820</a> <span class="preprocessor">#define PIO_PB0B_RTS2        (1u &lt;&lt; 0)   </span><span class="comment">/**&lt; \brief Usart2 signal: RTS2 */</span>
<a name="l08821"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga2fd3fa5b33ca91634a16ffb81f19d287">08821</a> <span class="preprocessor">#define PIO_PA8A_RXD2        (1u &lt;&lt; 8)   </span><span class="comment">/**&lt; \brief Usart2 signal: RXD2 */</span>
<a name="l08822"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#gabc3b07d8fac1660a4e04112126bc7451">08822</a> <span class="preprocessor">#define PIO_PB2B_SCK2        (1u &lt;&lt; 2)   </span><span class="comment">/**&lt; \brief Usart2 signal: SCK2 */</span>
<a name="l08823"></a><a class="code" href="group___a_t91_s_a_m9_g15__pio.html#ga6303a009cbc375f92731fbf9cb61ef0f">08823</a> <span class="preprocessor">#define PIO_PA7A_TXD2        (1u &lt;&lt; 7)   </span><span class="comment">/**&lt; \brief Usart2 signal: TXD2 */</span>
<a name="l08824"></a>08824 <span class="comment">/*@}*/</span>
<a name="l08825"></a>08825 
<a name="l08826"></a>08826 <span class="comment">/* ************************************************************************** */</span>
<a name="l08827"></a>08827 <span class="comment">/*   MEMORY MAPPING DEFINITIONS FOR AT91SAM9G15 */</span>
<a name="l08828"></a>08828 <span class="comment">/* ************************************************************************** */</span>
<a name="l08829"></a>08829 
<a name="l08830"></a><a class="code" href="group___a_t91_s_a_m9_g15__definitions.html#ga9bcbb97ddae3b2cc5e2c9613d33f66b4">08830</a> <span class="preprocessor">#define EBI_CS0_ADDR     (0x10000000u) </span><span class="comment">/**&lt; EBI Chip Select 0 base address */</span>
<a name="l08831"></a><a class="code" href="group___a_t91_s_a_m9_g15__definitions.html#gaaddd9fdbbc77c9aced5308819f502a26">08831</a> <span class="preprocessor">#define EBI_CS1_ADDR     (0x20000000u) </span><span class="comment">/**&lt; EBI Chip Select 1 base address */</span>
<a name="l08832"></a><a class="code" href="group___a_t91_s_a_m9_g15__definitions.html#gab69c6595da33615fbf71ef89100222a1">08832</a> <span class="preprocessor">#define EBI_DDRSDRC_ADDR (0x20000000u) </span><span class="comment">/**&lt; DDR SDRAM Controller on EBI Chip Select 1 base address */</span>
<a name="l08833"></a><a class="code" href="group___a_t91_s_a_m9_g15__definitions.html#ga058a35f9991487dc2dd12ada792d0730">08833</a> <span class="preprocessor">#define EBI_CS2_ADDR     (0x30000000u) </span><span class="comment">/**&lt; EBI Chip Select 2 base address */</span>
<a name="l08834"></a><a class="code" href="group___a_t91_s_a_m9_g15__definitions.html#gad66ebdd0fc33ec3cf85dbaa14bbf05d9">08834</a> <span class="preprocessor">#define EBI_CS3_ADDR     (0x40000000u) </span><span class="comment">/**&lt; EBI Chip Select 3 base address */</span>
<a name="l08835"></a><a class="code" href="group___a_t91_s_a_m9_g15__definitions.html#ga76a230886d0135ccbf6d73f84b3dd149">08835</a> <span class="preprocessor">#define EBI_NF_ADDR      (0x40000000u) </span><span class="comment">/**&lt; NAND Flash on EBI Chip Select 3 base address */</span>
<a name="l08836"></a><a class="code" href="group___a_t91_s_a_m9_g15__definitions.html#ga270e06f04d1419546725b02ba156b7e1">08836</a> <span class="preprocessor">#define EBI_CS4_ADDR     (0x50000000u) </span><span class="comment">/**&lt; EBI Chip Select 4 base address */</span>
<a name="l08837"></a><a class="code" href="group___a_t91_s_a_m9_g15__definitions.html#ga0e268f2a372341ea0fcf073127c047dc">08837</a> <span class="preprocessor">#define EBI_CS5_ADDR     (0x60000000u) </span><span class="comment">/**&lt; EBI Chip Select 5 base address */</span>
<a name="l08838"></a><a class="code" href="group___a_t91_s_a_m9_g15__definitions.html#ga694212ffb8c2786bacee3d0ad6020bda">08838</a> <span class="preprocessor">#define IROM_ADDR        (0x00100000u) </span><span class="comment">/**&lt; Internal ROM base address */</span>
<a name="l08839"></a><a class="code" href="group___a_t91_s_a_m9_g15__definitions.html#gaae45ac2ef16942159481c767ac4805cf">08839</a> <span class="preprocessor">#define IRAM_ADDR        (0x00300000u) </span><span class="comment">/**&lt; Internal RAM base address */</span>
<a name="l08840"></a><a class="code" href="group___a_t91_s_a_m9_g15__definitions.html#ga2c0811a73444a6af2a14c70609a983dc">08840</a> <span class="preprocessor">#define SMD_ADDR         (0x00400000u) </span><span class="comment">/**&lt; Software Modem Device base address */</span>
<a name="l08841"></a><a class="code" href="group___a_t91_s_a_m9_g15__definitions.html#ga8d226e221bd107ad7b957be1c5d7acaf">08841</a> <span class="preprocessor">#define UDPHS_RAM_ADDR   (0x00500000u) </span><span class="comment">/**&lt; USB High Speed Device Port RAM base address */</span>
<a name="l08842"></a>08842 
<a name="l08843"></a>08843 
<a name="l08844"></a>08844 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l08845"></a>08845 <span class="preprocessor"></span>}
<a name="l08846"></a>08846 <span class="preprocessor">#endif</span>
<a name="l08847"></a>08847 <span class="preprocessor"></span><span class="comment"></span>
<a name="l08848"></a>08848 <span class="comment">/*@}*/</span>
<a name="l08849"></a>08849 
<a name="l08850"></a>08850 <span class="preprocessor">#endif </span><span class="comment">/* AT91SAM9G15_H */</span>
</pre></div></div>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.1 </small></address>
</body>
</html>
