INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jing Ting.LENOVO-T14/Desktop/LAB 3.1/DSL_group_03-main/Lab_3/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.srcs/sources_1/new/clock_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jing Ting.LENOVO-T14/Desktop/LAB 3.1/DSL_group_03-main/Lab_3/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.srcs/sources_1/new/drv_mcp3202.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drv_mcp3202
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jing Ting.LENOVO-T14/Desktop/LAB 3.1/DSL_group_03-main/Lab_3/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.srcs/sources_1/new/drv_segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drv_segment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jing Ting.LENOVO-T14/Desktop/LAB 3.1/DSL_group_03-main/Lab_3/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.srcs/sources_1/new/drv_uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drv_uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jing Ting.LENOVO-T14/Desktop/LAB 3.1/DSL_group_03-main/Lab_3/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.srcs/sources_1/new/topmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jing Ting.LENOVO-T14/Desktop/LAB 3.1/DSL_group_03-main/Lab_3/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
