\hypertarget{group__UART__Peripheral__Access__Layer}{}\section{U\+A\+RT Peripheral Access Layer}
\label{group__UART__Peripheral__Access__Layer}\index{U\+A\+R\+T Peripheral Access Layer@{U\+A\+R\+T Peripheral Access Layer}}
\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group__UART__Register__Accessor__Macros}{U\+A\+R\+T -\/ Register accessor macros}
\item 
\hyperlink{group__UART__Register__Masks}{U\+A\+R\+T Register Masks}
\end{DoxyCompactItemize}
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{structUART__Type}{U\+A\+R\+T\+\_\+\+Type}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group__UART__Peripheral__Access__Layer_ga7a07348b4332ff6b88abf6092347deba}{U\+A\+R\+T0\+\_\+\+B\+A\+SE}~(0x4006\+A000u)
\item 
\#define \hyperlink{group__UART__Peripheral__Access__Layer_ga0508661f121639ffdee7de2353a0def2}{U\+A\+R\+T0}~((\hyperlink{structUART__Type}{U\+A\+R\+T\+\_\+\+Type} $\ast$)\hyperlink{group__UART__Peripheral__Access__Layer_ga7a07348b4332ff6b88abf6092347deba}{U\+A\+R\+T0\+\_\+\+B\+A\+SE})
\item 
\#define {\bfseries U\+A\+R\+T0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~(\hyperlink{group__UART__Peripheral__Access__Layer_ga0508661f121639ffdee7de2353a0def2}{U\+A\+R\+T0})\hypertarget{group__UART__Peripheral__Access__Layer_ga50a02c91ffbd11fa7b4f0c33fe585199}{}\label{group__UART__Peripheral__Access__Layer_ga50a02c91ffbd11fa7b4f0c33fe585199}

\item 
\#define \hyperlink{group__UART__Peripheral__Access__Layer_ga383bf0c4670c3a7fa72df80f66331a46}{U\+A\+R\+T1\+\_\+\+B\+A\+SE}~(0x4006\+B000u)
\item 
\#define \hyperlink{group__UART__Peripheral__Access__Layer_ga8d69bf04d07af4fbbab5a8bd291f65ff}{U\+A\+R\+T1}~((\hyperlink{structUART__Type}{U\+A\+R\+T\+\_\+\+Type} $\ast$)\hyperlink{group__UART__Peripheral__Access__Layer_ga383bf0c4670c3a7fa72df80f66331a46}{U\+A\+R\+T1\+\_\+\+B\+A\+SE})
\item 
\#define {\bfseries U\+A\+R\+T1\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~(\hyperlink{group__UART__Peripheral__Access__Layer_ga8d69bf04d07af4fbbab5a8bd291f65ff}{U\+A\+R\+T1})\hypertarget{group__UART__Peripheral__Access__Layer_gafb5b1236c1cdf2d9a6464251b791030c}{}\label{group__UART__Peripheral__Access__Layer_gafb5b1236c1cdf2d9a6464251b791030c}

\item 
\#define \hyperlink{group__UART__Peripheral__Access__Layer_gac9998d643534960b684d45a60b998421}{U\+A\+R\+T2\+\_\+\+B\+A\+SE}~(0x4006\+C000u)
\item 
\#define \hyperlink{group__UART__Peripheral__Access__Layer_ga7f6bd6eb89ae2eeae97af4207ebe3cde}{U\+A\+R\+T2}~((\hyperlink{structUART__Type}{U\+A\+R\+T\+\_\+\+Type} $\ast$)\hyperlink{group__UART__Peripheral__Access__Layer_gac9998d643534960b684d45a60b998421}{U\+A\+R\+T2\+\_\+\+B\+A\+SE})
\item 
\#define {\bfseries U\+A\+R\+T2\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~(\hyperlink{group__UART__Peripheral__Access__Layer_ga7f6bd6eb89ae2eeae97af4207ebe3cde}{U\+A\+R\+T2})\hypertarget{group__UART__Peripheral__Access__Layer_ga75ca2ea4e490b3c1c7aa55fc9c25cd37}{}\label{group__UART__Peripheral__Access__Layer_ga75ca2ea4e490b3c1c7aa55fc9c25cd37}

\item 
\#define \hyperlink{group__UART__Peripheral__Access__Layer_ga2eff3896840fdf741bd67d2d7fe99a34}{U\+A\+R\+T3\+\_\+\+B\+A\+SE}~(0x4006\+D000u)
\item 
\#define \hyperlink{group__UART__Peripheral__Access__Layer_ga961726a611b38bcaf61f3d598b0a59ec}{U\+A\+R\+T3}~((\hyperlink{structUART__Type}{U\+A\+R\+T\+\_\+\+Type} $\ast$)\hyperlink{group__UART__Peripheral__Access__Layer_ga2eff3896840fdf741bd67d2d7fe99a34}{U\+A\+R\+T3\+\_\+\+B\+A\+SE})
\item 
\#define {\bfseries U\+A\+R\+T3\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~(\hyperlink{group__UART__Peripheral__Access__Layer_ga961726a611b38bcaf61f3d598b0a59ec}{U\+A\+R\+T3})\hypertarget{group__UART__Peripheral__Access__Layer_gadf42d0466618b9209401839e1af9b3c4}{}\label{group__UART__Peripheral__Access__Layer_gadf42d0466618b9209401839e1af9b3c4}

\item 
\#define \hyperlink{group__UART__Peripheral__Access__Layer_ga94d92270bf587ccdc3a37a5bb5d20467}{U\+A\+R\+T4\+\_\+\+B\+A\+SE}~(0x400\+E\+A000u)
\item 
\#define \hyperlink{group__UART__Peripheral__Access__Layer_ga7c035f6f443c999fc043b2b7fb598800}{U\+A\+R\+T4}~((\hyperlink{structUART__Type}{U\+A\+R\+T\+\_\+\+Type} $\ast$)\hyperlink{group__UART__Peripheral__Access__Layer_ga94d92270bf587ccdc3a37a5bb5d20467}{U\+A\+R\+T4\+\_\+\+B\+A\+SE})
\item 
\#define {\bfseries U\+A\+R\+T4\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~(\hyperlink{group__UART__Peripheral__Access__Layer_ga7c035f6f443c999fc043b2b7fb598800}{U\+A\+R\+T4})\hypertarget{group__UART__Peripheral__Access__Layer_ga680f97e081544c697ee071702b2de587}{}\label{group__UART__Peripheral__Access__Layer_ga680f97e081544c697ee071702b2de587}

\item 
\#define \hyperlink{group__UART__Peripheral__Access__Layer_gaa155689c0e206e6994951dc3cf31052a}{U\+A\+R\+T5\+\_\+\+B\+A\+SE}~(0x400\+E\+B000u)
\item 
\#define \hyperlink{group__UART__Peripheral__Access__Layer_ga9274e37cf5e8a174fc5dd627b98ec0fe}{U\+A\+R\+T5}~((\hyperlink{structUART__Type}{U\+A\+R\+T\+\_\+\+Type} $\ast$)\hyperlink{group__UART__Peripheral__Access__Layer_gaa155689c0e206e6994951dc3cf31052a}{U\+A\+R\+T5\+\_\+\+B\+A\+SE})
\item 
\#define {\bfseries U\+A\+R\+T5\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~(\hyperlink{group__UART__Peripheral__Access__Layer_ga9274e37cf5e8a174fc5dd627b98ec0fe}{U\+A\+R\+T5})\hypertarget{group__UART__Peripheral__Access__Layer_gace0110558cde93abab79b033e3caf755}{}\label{group__UART__Peripheral__Access__Layer_gace0110558cde93abab79b033e3caf755}

\item 
\#define \hyperlink{group__UART__Peripheral__Access__Layer_gacc6561447356c229be264fa294e6cb79}{U\+A\+R\+T\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}~\{ \hyperlink{group__UART__Peripheral__Access__Layer_ga7a07348b4332ff6b88abf6092347deba}{U\+A\+R\+T0\+\_\+\+B\+A\+SE}, \hyperlink{group__UART__Peripheral__Access__Layer_ga383bf0c4670c3a7fa72df80f66331a46}{U\+A\+R\+T1\+\_\+\+B\+A\+SE}, \hyperlink{group__UART__Peripheral__Access__Layer_gac9998d643534960b684d45a60b998421}{U\+A\+R\+T2\+\_\+\+B\+A\+SE}, \hyperlink{group__UART__Peripheral__Access__Layer_ga2eff3896840fdf741bd67d2d7fe99a34}{U\+A\+R\+T3\+\_\+\+B\+A\+SE}, \hyperlink{group__UART__Peripheral__Access__Layer_ga94d92270bf587ccdc3a37a5bb5d20467}{U\+A\+R\+T4\+\_\+\+B\+A\+SE}, \hyperlink{group__UART__Peripheral__Access__Layer_gaa155689c0e206e6994951dc3cf31052a}{U\+A\+R\+T5\+\_\+\+B\+A\+SE} \}
\item 
\#define \hyperlink{group__UART__Peripheral__Access__Layer_ga7b34a38b9492a1e1007b2f66383aef17}{U\+A\+R\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}~\{ \hyperlink{group__UART__Peripheral__Access__Layer_ga0508661f121639ffdee7de2353a0def2}{U\+A\+R\+T0}, \hyperlink{group__UART__Peripheral__Access__Layer_ga8d69bf04d07af4fbbab5a8bd291f65ff}{U\+A\+R\+T1}, \hyperlink{group__UART__Peripheral__Access__Layer_ga7f6bd6eb89ae2eeae97af4207ebe3cde}{U\+A\+R\+T2}, \hyperlink{group__UART__Peripheral__Access__Layer_ga961726a611b38bcaf61f3d598b0a59ec}{U\+A\+R\+T3}, \hyperlink{group__UART__Peripheral__Access__Layer_ga7c035f6f443c999fc043b2b7fb598800}{U\+A\+R\+T4}, \hyperlink{group__UART__Peripheral__Access__Layer_ga9274e37cf5e8a174fc5dd627b98ec0fe}{U\+A\+R\+T5} \}
\item 
\#define \hyperlink{group__UART__Peripheral__Access__Layer_ga84932f7830684ae87059a8343f90095b}{U\+A\+R\+T\+\_\+\+R\+X\+\_\+\+T\+X\+\_\+\+I\+R\+QS}~\{ \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a5e59f8cf4e4dda4524d19e2b68cd507d}{U\+A\+R\+T0\+\_\+\+R\+X\+\_\+\+T\+X\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083ad82dcce81be3206a867229441d0cee6c}{U\+A\+R\+T1\+\_\+\+R\+X\+\_\+\+T\+X\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a8af92e91f40f1ef9414e3eee7e2b460f}{U\+A\+R\+T2\+\_\+\+R\+X\+\_\+\+T\+X\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083ab63f5f7123d93a354da1eb7c796aa864}{U\+A\+R\+T3\+\_\+\+R\+X\+\_\+\+T\+X\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a22e73eb4fb94ad49a5b277bbdea44b75}{U\+A\+R\+T4\+\_\+\+R\+X\+\_\+\+T\+X\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a70213b0fd9e3d512332c072062f99120}{U\+A\+R\+T5\+\_\+\+R\+X\+\_\+\+T\+X\+\_\+\+I\+R\+Qn} \}
\item 
\#define {\bfseries U\+A\+R\+T\+\_\+\+E\+R\+R\+\_\+\+I\+R\+QS}~\{ \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a729bb4f0f96b0982e5170578453d54df}{U\+A\+R\+T0\+\_\+\+E\+R\+R\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a91d077221d6b9f73176e96eeb9377f33}{U\+A\+R\+T1\+\_\+\+E\+R\+R\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083aaabbd86272ab26d87d346e39c4b2387b}{U\+A\+R\+T2\+\_\+\+E\+R\+R\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083ad1d0270f0c91c1114b84175fbffe931c}{U\+A\+R\+T3\+\_\+\+E\+R\+R\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a69555b075331b0e36047b76b8b2f811b}{U\+A\+R\+T4\+\_\+\+E\+R\+R\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a391800e7b06537a04ea6d34f0f64d7e8}{U\+A\+R\+T5\+\_\+\+E\+R\+R\+\_\+\+I\+R\+Qn} \}\hypertarget{group__UART__Peripheral__Access__Layer_ga0f41ca62f0d44fb9c422d8cb59e4b73d}{}\label{group__UART__Peripheral__Access__Layer_ga0f41ca62f0d44fb9c422d8cb59e4b73d}

\item 
\#define {\bfseries U\+A\+R\+T\+\_\+\+L\+O\+N\+\_\+\+I\+R\+QS}~\{ \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a30a8b8361f034bed0854379485fc95b8}{U\+A\+R\+T0\+\_\+\+L\+O\+N\+\_\+\+I\+R\+Qn}, 0, 0, 0, 0, 0 \}\hypertarget{group__UART__Peripheral__Access__Layer_ga7b216695d91eebd76957efbbf1abd00d}{}\label{group__UART__Peripheral__Access__Layer_ga7b216695d91eebd76957efbbf1abd00d}

\item 
\#define \hyperlink{group__UART__Peripheral__Access__Layer_ga7a07348b4332ff6b88abf6092347deba}{U\+A\+R\+T0\+\_\+\+B\+A\+SE}~(0x4006\+A000u)
\item 
\#define \hyperlink{group__UART__Peripheral__Access__Layer_ga0508661f121639ffdee7de2353a0def2}{U\+A\+R\+T0}~((\hyperlink{structUART__Type}{U\+A\+R\+T\+\_\+\+Type} $\ast$)\hyperlink{group__UART__Peripheral__Access__Layer_ga7a07348b4332ff6b88abf6092347deba}{U\+A\+R\+T0\+\_\+\+B\+A\+SE})
\item 
\#define {\bfseries U\+A\+R\+T0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~(\hyperlink{group__UART__Peripheral__Access__Layer_ga0508661f121639ffdee7de2353a0def2}{U\+A\+R\+T0})\hypertarget{group__UART__Peripheral__Access__Layer_ga50a02c91ffbd11fa7b4f0c33fe585199}{}\label{group__UART__Peripheral__Access__Layer_ga50a02c91ffbd11fa7b4f0c33fe585199}

\item 
\#define \hyperlink{group__UART__Peripheral__Access__Layer_ga383bf0c4670c3a7fa72df80f66331a46}{U\+A\+R\+T1\+\_\+\+B\+A\+SE}~(0x4006\+B000u)
\item 
\#define \hyperlink{group__UART__Peripheral__Access__Layer_ga8d69bf04d07af4fbbab5a8bd291f65ff}{U\+A\+R\+T1}~((\hyperlink{structUART__Type}{U\+A\+R\+T\+\_\+\+Type} $\ast$)\hyperlink{group__UART__Peripheral__Access__Layer_ga383bf0c4670c3a7fa72df80f66331a46}{U\+A\+R\+T1\+\_\+\+B\+A\+SE})
\item 
\#define {\bfseries U\+A\+R\+T1\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~(\hyperlink{group__UART__Peripheral__Access__Layer_ga8d69bf04d07af4fbbab5a8bd291f65ff}{U\+A\+R\+T1})\hypertarget{group__UART__Peripheral__Access__Layer_gafb5b1236c1cdf2d9a6464251b791030c}{}\label{group__UART__Peripheral__Access__Layer_gafb5b1236c1cdf2d9a6464251b791030c}

\item 
\#define \hyperlink{group__UART__Peripheral__Access__Layer_gac9998d643534960b684d45a60b998421}{U\+A\+R\+T2\+\_\+\+B\+A\+SE}~(0x4006\+C000u)
\item 
\#define \hyperlink{group__UART__Peripheral__Access__Layer_ga7f6bd6eb89ae2eeae97af4207ebe3cde}{U\+A\+R\+T2}~((\hyperlink{structUART__Type}{U\+A\+R\+T\+\_\+\+Type} $\ast$)\hyperlink{group__UART__Peripheral__Access__Layer_gac9998d643534960b684d45a60b998421}{U\+A\+R\+T2\+\_\+\+B\+A\+SE})
\item 
\#define {\bfseries U\+A\+R\+T2\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~(\hyperlink{group__UART__Peripheral__Access__Layer_ga7f6bd6eb89ae2eeae97af4207ebe3cde}{U\+A\+R\+T2})\hypertarget{group__UART__Peripheral__Access__Layer_ga75ca2ea4e490b3c1c7aa55fc9c25cd37}{}\label{group__UART__Peripheral__Access__Layer_ga75ca2ea4e490b3c1c7aa55fc9c25cd37}

\item 
\#define \hyperlink{group__UART__Peripheral__Access__Layer_ga2eff3896840fdf741bd67d2d7fe99a34}{U\+A\+R\+T3\+\_\+\+B\+A\+SE}~(0x4006\+D000u)
\item 
\#define \hyperlink{group__UART__Peripheral__Access__Layer_ga961726a611b38bcaf61f3d598b0a59ec}{U\+A\+R\+T3}~((\hyperlink{structUART__Type}{U\+A\+R\+T\+\_\+\+Type} $\ast$)\hyperlink{group__UART__Peripheral__Access__Layer_ga2eff3896840fdf741bd67d2d7fe99a34}{U\+A\+R\+T3\+\_\+\+B\+A\+SE})
\item 
\#define {\bfseries U\+A\+R\+T3\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~(\hyperlink{group__UART__Peripheral__Access__Layer_ga961726a611b38bcaf61f3d598b0a59ec}{U\+A\+R\+T3})\hypertarget{group__UART__Peripheral__Access__Layer_gadf42d0466618b9209401839e1af9b3c4}{}\label{group__UART__Peripheral__Access__Layer_gadf42d0466618b9209401839e1af9b3c4}

\item 
\#define \hyperlink{group__UART__Peripheral__Access__Layer_ga94d92270bf587ccdc3a37a5bb5d20467}{U\+A\+R\+T4\+\_\+\+B\+A\+SE}~(0x400\+E\+A000u)
\item 
\#define \hyperlink{group__UART__Peripheral__Access__Layer_ga7c035f6f443c999fc043b2b7fb598800}{U\+A\+R\+T4}~((\hyperlink{structUART__Type}{U\+A\+R\+T\+\_\+\+Type} $\ast$)\hyperlink{group__UART__Peripheral__Access__Layer_ga94d92270bf587ccdc3a37a5bb5d20467}{U\+A\+R\+T4\+\_\+\+B\+A\+SE})
\item 
\#define {\bfseries U\+A\+R\+T4\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~(\hyperlink{group__UART__Peripheral__Access__Layer_ga7c035f6f443c999fc043b2b7fb598800}{U\+A\+R\+T4})\hypertarget{group__UART__Peripheral__Access__Layer_ga680f97e081544c697ee071702b2de587}{}\label{group__UART__Peripheral__Access__Layer_ga680f97e081544c697ee071702b2de587}

\item 
\#define \hyperlink{group__UART__Peripheral__Access__Layer_gaa155689c0e206e6994951dc3cf31052a}{U\+A\+R\+T5\+\_\+\+B\+A\+SE}~(0x400\+E\+B000u)
\item 
\#define \hyperlink{group__UART__Peripheral__Access__Layer_ga9274e37cf5e8a174fc5dd627b98ec0fe}{U\+A\+R\+T5}~((\hyperlink{structUART__Type}{U\+A\+R\+T\+\_\+\+Type} $\ast$)\hyperlink{group__UART__Peripheral__Access__Layer_gaa155689c0e206e6994951dc3cf31052a}{U\+A\+R\+T5\+\_\+\+B\+A\+SE})
\item 
\#define {\bfseries U\+A\+R\+T5\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~(\hyperlink{group__UART__Peripheral__Access__Layer_ga9274e37cf5e8a174fc5dd627b98ec0fe}{U\+A\+R\+T5})\hypertarget{group__UART__Peripheral__Access__Layer_gace0110558cde93abab79b033e3caf755}{}\label{group__UART__Peripheral__Access__Layer_gace0110558cde93abab79b033e3caf755}

\item 
\#define \hyperlink{group__UART__Peripheral__Access__Layer_gacc6561447356c229be264fa294e6cb79}{U\+A\+R\+T\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}~\{ \hyperlink{group__UART__Peripheral__Access__Layer_ga7a07348b4332ff6b88abf6092347deba}{U\+A\+R\+T0\+\_\+\+B\+A\+SE}, \hyperlink{group__UART__Peripheral__Access__Layer_ga383bf0c4670c3a7fa72df80f66331a46}{U\+A\+R\+T1\+\_\+\+B\+A\+SE}, \hyperlink{group__UART__Peripheral__Access__Layer_gac9998d643534960b684d45a60b998421}{U\+A\+R\+T2\+\_\+\+B\+A\+SE}, \hyperlink{group__UART__Peripheral__Access__Layer_ga2eff3896840fdf741bd67d2d7fe99a34}{U\+A\+R\+T3\+\_\+\+B\+A\+SE}, \hyperlink{group__UART__Peripheral__Access__Layer_ga94d92270bf587ccdc3a37a5bb5d20467}{U\+A\+R\+T4\+\_\+\+B\+A\+SE}, \hyperlink{group__UART__Peripheral__Access__Layer_gaa155689c0e206e6994951dc3cf31052a}{U\+A\+R\+T5\+\_\+\+B\+A\+SE} \}
\item 
\#define \hyperlink{group__UART__Peripheral__Access__Layer_ga7b34a38b9492a1e1007b2f66383aef17}{U\+A\+R\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}~\{ \hyperlink{group__UART__Peripheral__Access__Layer_ga0508661f121639ffdee7de2353a0def2}{U\+A\+R\+T0}, \hyperlink{group__UART__Peripheral__Access__Layer_ga8d69bf04d07af4fbbab5a8bd291f65ff}{U\+A\+R\+T1}, \hyperlink{group__UART__Peripheral__Access__Layer_ga7f6bd6eb89ae2eeae97af4207ebe3cde}{U\+A\+R\+T2}, \hyperlink{group__UART__Peripheral__Access__Layer_ga961726a611b38bcaf61f3d598b0a59ec}{U\+A\+R\+T3}, \hyperlink{group__UART__Peripheral__Access__Layer_ga7c035f6f443c999fc043b2b7fb598800}{U\+A\+R\+T4}, \hyperlink{group__UART__Peripheral__Access__Layer_ga9274e37cf5e8a174fc5dd627b98ec0fe}{U\+A\+R\+T5} \}
\item 
\#define \hyperlink{group__UART__Peripheral__Access__Layer_ga84932f7830684ae87059a8343f90095b}{U\+A\+R\+T\+\_\+\+R\+X\+\_\+\+T\+X\+\_\+\+I\+R\+QS}~\{ \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a5e59f8cf4e4dda4524d19e2b68cd507d}{U\+A\+R\+T0\+\_\+\+R\+X\+\_\+\+T\+X\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083ad82dcce81be3206a867229441d0cee6c}{U\+A\+R\+T1\+\_\+\+R\+X\+\_\+\+T\+X\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a8af92e91f40f1ef9414e3eee7e2b460f}{U\+A\+R\+T2\+\_\+\+R\+X\+\_\+\+T\+X\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083ab63f5f7123d93a354da1eb7c796aa864}{U\+A\+R\+T3\+\_\+\+R\+X\+\_\+\+T\+X\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a22e73eb4fb94ad49a5b277bbdea44b75}{U\+A\+R\+T4\+\_\+\+R\+X\+\_\+\+T\+X\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a70213b0fd9e3d512332c072062f99120}{U\+A\+R\+T5\+\_\+\+R\+X\+\_\+\+T\+X\+\_\+\+I\+R\+Qn} \}
\item 
\#define {\bfseries U\+A\+R\+T\+\_\+\+E\+R\+R\+\_\+\+I\+R\+QS}~\{ \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a729bb4f0f96b0982e5170578453d54df}{U\+A\+R\+T0\+\_\+\+E\+R\+R\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a91d077221d6b9f73176e96eeb9377f33}{U\+A\+R\+T1\+\_\+\+E\+R\+R\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083aaabbd86272ab26d87d346e39c4b2387b}{U\+A\+R\+T2\+\_\+\+E\+R\+R\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083ad1d0270f0c91c1114b84175fbffe931c}{U\+A\+R\+T3\+\_\+\+E\+R\+R\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a69555b075331b0e36047b76b8b2f811b}{U\+A\+R\+T4\+\_\+\+E\+R\+R\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a391800e7b06537a04ea6d34f0f64d7e8}{U\+A\+R\+T5\+\_\+\+E\+R\+R\+\_\+\+I\+R\+Qn} \}\hypertarget{group__UART__Peripheral__Access__Layer_ga0f41ca62f0d44fb9c422d8cb59e4b73d}{}\label{group__UART__Peripheral__Access__Layer_ga0f41ca62f0d44fb9c422d8cb59e4b73d}

\item 
\#define {\bfseries U\+A\+R\+T\+\_\+\+L\+O\+N\+\_\+\+I\+R\+QS}~\{ \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a30a8b8361f034bed0854379485fc95b8}{U\+A\+R\+T0\+\_\+\+L\+O\+N\+\_\+\+I\+R\+Qn}, 0, 0, 0, 0, 0 \}\hypertarget{group__UART__Peripheral__Access__Layer_ga7b216695d91eebd76957efbbf1abd00d}{}\label{group__UART__Peripheral__Access__Layer_ga7b216695d91eebd76957efbbf1abd00d}

\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \hyperlink{structUART__Type}{U\+A\+R\+T\+\_\+\+Type} $\ast$ {\bfseries U\+A\+R\+T\+\_\+\+Mem\+Map\+Ptr}\hypertarget{group__UART__Peripheral__Access__Layer_ga24cbd8104c4451499cb16563e8b12b87}{}\label{group__UART__Peripheral__Access__Layer_ga24cbd8104c4451499cb16563e8b12b87}

\item 
typedef struct \hyperlink{structUART__Type}{U\+A\+R\+T\+\_\+\+Type} $\ast$ {\bfseries U\+A\+R\+T\+\_\+\+Mem\+Map\+Ptr}\hypertarget{group__UART__Peripheral__Access__Layer_ga24cbd8104c4451499cb16563e8b12b87}{}\label{group__UART__Peripheral__Access__Layer_ga24cbd8104c4451499cb16563e8b12b87}

\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\index{U\+A\+R\+T Peripheral Access Layer@{U\+A\+R\+T Peripheral Access Layer}!U\+A\+R\+T0@{U\+A\+R\+T0}}
\index{U\+A\+R\+T0@{U\+A\+R\+T0}!U\+A\+R\+T Peripheral Access Layer@{U\+A\+R\+T Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T0}{UART0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T0~(({\bf U\+A\+R\+T\+\_\+\+Type} $\ast$){\bf U\+A\+R\+T0\+\_\+\+B\+A\+SE})}\hypertarget{group__UART__Peripheral__Access__Layer_ga0508661f121639ffdee7de2353a0def2}{}\label{group__UART__Peripheral__Access__Layer_ga0508661f121639ffdee7de2353a0def2}
Peripheral U\+A\+R\+T0 base pointer \index{U\+A\+R\+T Peripheral Access Layer@{U\+A\+R\+T Peripheral Access Layer}!U\+A\+R\+T0@{U\+A\+R\+T0}}
\index{U\+A\+R\+T0@{U\+A\+R\+T0}!U\+A\+R\+T Peripheral Access Layer@{U\+A\+R\+T Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T0}{UART0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T0~(({\bf U\+A\+R\+T\+\_\+\+Type} $\ast$){\bf U\+A\+R\+T0\+\_\+\+B\+A\+SE})}\hypertarget{group__UART__Peripheral__Access__Layer_ga0508661f121639ffdee7de2353a0def2}{}\label{group__UART__Peripheral__Access__Layer_ga0508661f121639ffdee7de2353a0def2}
Peripheral U\+A\+R\+T0 base pointer \index{U\+A\+R\+T Peripheral Access Layer@{U\+A\+R\+T Peripheral Access Layer}!U\+A\+R\+T0\+\_\+\+B\+A\+SE@{U\+A\+R\+T0\+\_\+\+B\+A\+SE}}
\index{U\+A\+R\+T0\+\_\+\+B\+A\+SE@{U\+A\+R\+T0\+\_\+\+B\+A\+SE}!U\+A\+R\+T Peripheral Access Layer@{U\+A\+R\+T Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T0\+\_\+\+B\+A\+SE}{UART0_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T0\+\_\+\+B\+A\+SE~(0x4006\+A000u)}\hypertarget{group__UART__Peripheral__Access__Layer_ga7a07348b4332ff6b88abf6092347deba}{}\label{group__UART__Peripheral__Access__Layer_ga7a07348b4332ff6b88abf6092347deba}
Peripheral U\+A\+R\+T0 base address \index{U\+A\+R\+T Peripheral Access Layer@{U\+A\+R\+T Peripheral Access Layer}!U\+A\+R\+T0\+\_\+\+B\+A\+SE@{U\+A\+R\+T0\+\_\+\+B\+A\+SE}}
\index{U\+A\+R\+T0\+\_\+\+B\+A\+SE@{U\+A\+R\+T0\+\_\+\+B\+A\+SE}!U\+A\+R\+T Peripheral Access Layer@{U\+A\+R\+T Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T0\+\_\+\+B\+A\+SE}{UART0_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T0\+\_\+\+B\+A\+SE~(0x4006\+A000u)}\hypertarget{group__UART__Peripheral__Access__Layer_ga7a07348b4332ff6b88abf6092347deba}{}\label{group__UART__Peripheral__Access__Layer_ga7a07348b4332ff6b88abf6092347deba}
Peripheral U\+A\+R\+T0 base address \index{U\+A\+R\+T Peripheral Access Layer@{U\+A\+R\+T Peripheral Access Layer}!U\+A\+R\+T1@{U\+A\+R\+T1}}
\index{U\+A\+R\+T1@{U\+A\+R\+T1}!U\+A\+R\+T Peripheral Access Layer@{U\+A\+R\+T Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T1}{UART1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T1~(({\bf U\+A\+R\+T\+\_\+\+Type} $\ast$){\bf U\+A\+R\+T1\+\_\+\+B\+A\+SE})}\hypertarget{group__UART__Peripheral__Access__Layer_ga8d69bf04d07af4fbbab5a8bd291f65ff}{}\label{group__UART__Peripheral__Access__Layer_ga8d69bf04d07af4fbbab5a8bd291f65ff}
Peripheral U\+A\+R\+T1 base pointer \index{U\+A\+R\+T Peripheral Access Layer@{U\+A\+R\+T Peripheral Access Layer}!U\+A\+R\+T1@{U\+A\+R\+T1}}
\index{U\+A\+R\+T1@{U\+A\+R\+T1}!U\+A\+R\+T Peripheral Access Layer@{U\+A\+R\+T Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T1}{UART1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T1~(({\bf U\+A\+R\+T\+\_\+\+Type} $\ast$){\bf U\+A\+R\+T1\+\_\+\+B\+A\+SE})}\hypertarget{group__UART__Peripheral__Access__Layer_ga8d69bf04d07af4fbbab5a8bd291f65ff}{}\label{group__UART__Peripheral__Access__Layer_ga8d69bf04d07af4fbbab5a8bd291f65ff}
Peripheral U\+A\+R\+T1 base pointer \index{U\+A\+R\+T Peripheral Access Layer@{U\+A\+R\+T Peripheral Access Layer}!U\+A\+R\+T1\+\_\+\+B\+A\+SE@{U\+A\+R\+T1\+\_\+\+B\+A\+SE}}
\index{U\+A\+R\+T1\+\_\+\+B\+A\+SE@{U\+A\+R\+T1\+\_\+\+B\+A\+SE}!U\+A\+R\+T Peripheral Access Layer@{U\+A\+R\+T Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T1\+\_\+\+B\+A\+SE}{UART1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T1\+\_\+\+B\+A\+SE~(0x4006\+B000u)}\hypertarget{group__UART__Peripheral__Access__Layer_ga383bf0c4670c3a7fa72df80f66331a46}{}\label{group__UART__Peripheral__Access__Layer_ga383bf0c4670c3a7fa72df80f66331a46}
Peripheral U\+A\+R\+T1 base address \index{U\+A\+R\+T Peripheral Access Layer@{U\+A\+R\+T Peripheral Access Layer}!U\+A\+R\+T1\+\_\+\+B\+A\+SE@{U\+A\+R\+T1\+\_\+\+B\+A\+SE}}
\index{U\+A\+R\+T1\+\_\+\+B\+A\+SE@{U\+A\+R\+T1\+\_\+\+B\+A\+SE}!U\+A\+R\+T Peripheral Access Layer@{U\+A\+R\+T Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T1\+\_\+\+B\+A\+SE}{UART1_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T1\+\_\+\+B\+A\+SE~(0x4006\+B000u)}\hypertarget{group__UART__Peripheral__Access__Layer_ga383bf0c4670c3a7fa72df80f66331a46}{}\label{group__UART__Peripheral__Access__Layer_ga383bf0c4670c3a7fa72df80f66331a46}
Peripheral U\+A\+R\+T1 base address \index{U\+A\+R\+T Peripheral Access Layer@{U\+A\+R\+T Peripheral Access Layer}!U\+A\+R\+T2@{U\+A\+R\+T2}}
\index{U\+A\+R\+T2@{U\+A\+R\+T2}!U\+A\+R\+T Peripheral Access Layer@{U\+A\+R\+T Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T2}{UART2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T2~(({\bf U\+A\+R\+T\+\_\+\+Type} $\ast$){\bf U\+A\+R\+T2\+\_\+\+B\+A\+SE})}\hypertarget{group__UART__Peripheral__Access__Layer_ga7f6bd6eb89ae2eeae97af4207ebe3cde}{}\label{group__UART__Peripheral__Access__Layer_ga7f6bd6eb89ae2eeae97af4207ebe3cde}
Peripheral U\+A\+R\+T2 base pointer \index{U\+A\+R\+T Peripheral Access Layer@{U\+A\+R\+T Peripheral Access Layer}!U\+A\+R\+T2@{U\+A\+R\+T2}}
\index{U\+A\+R\+T2@{U\+A\+R\+T2}!U\+A\+R\+T Peripheral Access Layer@{U\+A\+R\+T Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T2}{UART2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T2~(({\bf U\+A\+R\+T\+\_\+\+Type} $\ast$){\bf U\+A\+R\+T2\+\_\+\+B\+A\+SE})}\hypertarget{group__UART__Peripheral__Access__Layer_ga7f6bd6eb89ae2eeae97af4207ebe3cde}{}\label{group__UART__Peripheral__Access__Layer_ga7f6bd6eb89ae2eeae97af4207ebe3cde}
Peripheral U\+A\+R\+T2 base pointer \index{U\+A\+R\+T Peripheral Access Layer@{U\+A\+R\+T Peripheral Access Layer}!U\+A\+R\+T2\+\_\+\+B\+A\+SE@{U\+A\+R\+T2\+\_\+\+B\+A\+SE}}
\index{U\+A\+R\+T2\+\_\+\+B\+A\+SE@{U\+A\+R\+T2\+\_\+\+B\+A\+SE}!U\+A\+R\+T Peripheral Access Layer@{U\+A\+R\+T Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T2\+\_\+\+B\+A\+SE}{UART2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T2\+\_\+\+B\+A\+SE~(0x4006\+C000u)}\hypertarget{group__UART__Peripheral__Access__Layer_gac9998d643534960b684d45a60b998421}{}\label{group__UART__Peripheral__Access__Layer_gac9998d643534960b684d45a60b998421}
Peripheral U\+A\+R\+T2 base address \index{U\+A\+R\+T Peripheral Access Layer@{U\+A\+R\+T Peripheral Access Layer}!U\+A\+R\+T2\+\_\+\+B\+A\+SE@{U\+A\+R\+T2\+\_\+\+B\+A\+SE}}
\index{U\+A\+R\+T2\+\_\+\+B\+A\+SE@{U\+A\+R\+T2\+\_\+\+B\+A\+SE}!U\+A\+R\+T Peripheral Access Layer@{U\+A\+R\+T Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T2\+\_\+\+B\+A\+SE}{UART2_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T2\+\_\+\+B\+A\+SE~(0x4006\+C000u)}\hypertarget{group__UART__Peripheral__Access__Layer_gac9998d643534960b684d45a60b998421}{}\label{group__UART__Peripheral__Access__Layer_gac9998d643534960b684d45a60b998421}
Peripheral U\+A\+R\+T2 base address \index{U\+A\+R\+T Peripheral Access Layer@{U\+A\+R\+T Peripheral Access Layer}!U\+A\+R\+T3@{U\+A\+R\+T3}}
\index{U\+A\+R\+T3@{U\+A\+R\+T3}!U\+A\+R\+T Peripheral Access Layer@{U\+A\+R\+T Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T3}{UART3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T3~(({\bf U\+A\+R\+T\+\_\+\+Type} $\ast$){\bf U\+A\+R\+T3\+\_\+\+B\+A\+SE})}\hypertarget{group__UART__Peripheral__Access__Layer_ga961726a611b38bcaf61f3d598b0a59ec}{}\label{group__UART__Peripheral__Access__Layer_ga961726a611b38bcaf61f3d598b0a59ec}
Peripheral U\+A\+R\+T3 base pointer \index{U\+A\+R\+T Peripheral Access Layer@{U\+A\+R\+T Peripheral Access Layer}!U\+A\+R\+T3@{U\+A\+R\+T3}}
\index{U\+A\+R\+T3@{U\+A\+R\+T3}!U\+A\+R\+T Peripheral Access Layer@{U\+A\+R\+T Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T3}{UART3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T3~(({\bf U\+A\+R\+T\+\_\+\+Type} $\ast$){\bf U\+A\+R\+T3\+\_\+\+B\+A\+SE})}\hypertarget{group__UART__Peripheral__Access__Layer_ga961726a611b38bcaf61f3d598b0a59ec}{}\label{group__UART__Peripheral__Access__Layer_ga961726a611b38bcaf61f3d598b0a59ec}
Peripheral U\+A\+R\+T3 base pointer \index{U\+A\+R\+T Peripheral Access Layer@{U\+A\+R\+T Peripheral Access Layer}!U\+A\+R\+T3\+\_\+\+B\+A\+SE@{U\+A\+R\+T3\+\_\+\+B\+A\+SE}}
\index{U\+A\+R\+T3\+\_\+\+B\+A\+SE@{U\+A\+R\+T3\+\_\+\+B\+A\+SE}!U\+A\+R\+T Peripheral Access Layer@{U\+A\+R\+T Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T3\+\_\+\+B\+A\+SE}{UART3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T3\+\_\+\+B\+A\+SE~(0x4006\+D000u)}\hypertarget{group__UART__Peripheral__Access__Layer_ga2eff3896840fdf741bd67d2d7fe99a34}{}\label{group__UART__Peripheral__Access__Layer_ga2eff3896840fdf741bd67d2d7fe99a34}
Peripheral U\+A\+R\+T3 base address \index{U\+A\+R\+T Peripheral Access Layer@{U\+A\+R\+T Peripheral Access Layer}!U\+A\+R\+T3\+\_\+\+B\+A\+SE@{U\+A\+R\+T3\+\_\+\+B\+A\+SE}}
\index{U\+A\+R\+T3\+\_\+\+B\+A\+SE@{U\+A\+R\+T3\+\_\+\+B\+A\+SE}!U\+A\+R\+T Peripheral Access Layer@{U\+A\+R\+T Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T3\+\_\+\+B\+A\+SE}{UART3_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T3\+\_\+\+B\+A\+SE~(0x4006\+D000u)}\hypertarget{group__UART__Peripheral__Access__Layer_ga2eff3896840fdf741bd67d2d7fe99a34}{}\label{group__UART__Peripheral__Access__Layer_ga2eff3896840fdf741bd67d2d7fe99a34}
Peripheral U\+A\+R\+T3 base address \index{U\+A\+R\+T Peripheral Access Layer@{U\+A\+R\+T Peripheral Access Layer}!U\+A\+R\+T4@{U\+A\+R\+T4}}
\index{U\+A\+R\+T4@{U\+A\+R\+T4}!U\+A\+R\+T Peripheral Access Layer@{U\+A\+R\+T Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T4}{UART4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T4~(({\bf U\+A\+R\+T\+\_\+\+Type} $\ast$){\bf U\+A\+R\+T4\+\_\+\+B\+A\+SE})}\hypertarget{group__UART__Peripheral__Access__Layer_ga7c035f6f443c999fc043b2b7fb598800}{}\label{group__UART__Peripheral__Access__Layer_ga7c035f6f443c999fc043b2b7fb598800}
Peripheral U\+A\+R\+T4 base pointer \index{U\+A\+R\+T Peripheral Access Layer@{U\+A\+R\+T Peripheral Access Layer}!U\+A\+R\+T4@{U\+A\+R\+T4}}
\index{U\+A\+R\+T4@{U\+A\+R\+T4}!U\+A\+R\+T Peripheral Access Layer@{U\+A\+R\+T Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T4}{UART4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T4~(({\bf U\+A\+R\+T\+\_\+\+Type} $\ast$){\bf U\+A\+R\+T4\+\_\+\+B\+A\+SE})}\hypertarget{group__UART__Peripheral__Access__Layer_ga7c035f6f443c999fc043b2b7fb598800}{}\label{group__UART__Peripheral__Access__Layer_ga7c035f6f443c999fc043b2b7fb598800}
Peripheral U\+A\+R\+T4 base pointer \index{U\+A\+R\+T Peripheral Access Layer@{U\+A\+R\+T Peripheral Access Layer}!U\+A\+R\+T4\+\_\+\+B\+A\+SE@{U\+A\+R\+T4\+\_\+\+B\+A\+SE}}
\index{U\+A\+R\+T4\+\_\+\+B\+A\+SE@{U\+A\+R\+T4\+\_\+\+B\+A\+SE}!U\+A\+R\+T Peripheral Access Layer@{U\+A\+R\+T Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T4\+\_\+\+B\+A\+SE}{UART4_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T4\+\_\+\+B\+A\+SE~(0x400\+E\+A000u)}\hypertarget{group__UART__Peripheral__Access__Layer_ga94d92270bf587ccdc3a37a5bb5d20467}{}\label{group__UART__Peripheral__Access__Layer_ga94d92270bf587ccdc3a37a5bb5d20467}
Peripheral U\+A\+R\+T4 base address \index{U\+A\+R\+T Peripheral Access Layer@{U\+A\+R\+T Peripheral Access Layer}!U\+A\+R\+T4\+\_\+\+B\+A\+SE@{U\+A\+R\+T4\+\_\+\+B\+A\+SE}}
\index{U\+A\+R\+T4\+\_\+\+B\+A\+SE@{U\+A\+R\+T4\+\_\+\+B\+A\+SE}!U\+A\+R\+T Peripheral Access Layer@{U\+A\+R\+T Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T4\+\_\+\+B\+A\+SE}{UART4_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T4\+\_\+\+B\+A\+SE~(0x400\+E\+A000u)}\hypertarget{group__UART__Peripheral__Access__Layer_ga94d92270bf587ccdc3a37a5bb5d20467}{}\label{group__UART__Peripheral__Access__Layer_ga94d92270bf587ccdc3a37a5bb5d20467}
Peripheral U\+A\+R\+T4 base address \index{U\+A\+R\+T Peripheral Access Layer@{U\+A\+R\+T Peripheral Access Layer}!U\+A\+R\+T5@{U\+A\+R\+T5}}
\index{U\+A\+R\+T5@{U\+A\+R\+T5}!U\+A\+R\+T Peripheral Access Layer@{U\+A\+R\+T Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T5}{UART5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T5~(({\bf U\+A\+R\+T\+\_\+\+Type} $\ast$){\bf U\+A\+R\+T5\+\_\+\+B\+A\+SE})}\hypertarget{group__UART__Peripheral__Access__Layer_ga9274e37cf5e8a174fc5dd627b98ec0fe}{}\label{group__UART__Peripheral__Access__Layer_ga9274e37cf5e8a174fc5dd627b98ec0fe}
Peripheral U\+A\+R\+T5 base pointer \index{U\+A\+R\+T Peripheral Access Layer@{U\+A\+R\+T Peripheral Access Layer}!U\+A\+R\+T5@{U\+A\+R\+T5}}
\index{U\+A\+R\+T5@{U\+A\+R\+T5}!U\+A\+R\+T Peripheral Access Layer@{U\+A\+R\+T Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T5}{UART5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T5~(({\bf U\+A\+R\+T\+\_\+\+Type} $\ast$){\bf U\+A\+R\+T5\+\_\+\+B\+A\+SE})}\hypertarget{group__UART__Peripheral__Access__Layer_ga9274e37cf5e8a174fc5dd627b98ec0fe}{}\label{group__UART__Peripheral__Access__Layer_ga9274e37cf5e8a174fc5dd627b98ec0fe}
Peripheral U\+A\+R\+T5 base pointer \index{U\+A\+R\+T Peripheral Access Layer@{U\+A\+R\+T Peripheral Access Layer}!U\+A\+R\+T5\+\_\+\+B\+A\+SE@{U\+A\+R\+T5\+\_\+\+B\+A\+SE}}
\index{U\+A\+R\+T5\+\_\+\+B\+A\+SE@{U\+A\+R\+T5\+\_\+\+B\+A\+SE}!U\+A\+R\+T Peripheral Access Layer@{U\+A\+R\+T Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T5\+\_\+\+B\+A\+SE}{UART5_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T5\+\_\+\+B\+A\+SE~(0x400\+E\+B000u)}\hypertarget{group__UART__Peripheral__Access__Layer_gaa155689c0e206e6994951dc3cf31052a}{}\label{group__UART__Peripheral__Access__Layer_gaa155689c0e206e6994951dc3cf31052a}
Peripheral U\+A\+R\+T5 base address \index{U\+A\+R\+T Peripheral Access Layer@{U\+A\+R\+T Peripheral Access Layer}!U\+A\+R\+T5\+\_\+\+B\+A\+SE@{U\+A\+R\+T5\+\_\+\+B\+A\+SE}}
\index{U\+A\+R\+T5\+\_\+\+B\+A\+SE@{U\+A\+R\+T5\+\_\+\+B\+A\+SE}!U\+A\+R\+T Peripheral Access Layer@{U\+A\+R\+T Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T5\+\_\+\+B\+A\+SE}{UART5_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T5\+\_\+\+B\+A\+SE~(0x400\+E\+B000u)}\hypertarget{group__UART__Peripheral__Access__Layer_gaa155689c0e206e6994951dc3cf31052a}{}\label{group__UART__Peripheral__Access__Layer_gaa155689c0e206e6994951dc3cf31052a}
Peripheral U\+A\+R\+T5 base address \index{U\+A\+R\+T Peripheral Access Layer@{U\+A\+R\+T Peripheral Access Layer}!U\+A\+R\+T\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS@{U\+A\+R\+T\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}}
\index{U\+A\+R\+T\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS@{U\+A\+R\+T\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}!U\+A\+R\+T Peripheral Access Layer@{U\+A\+R\+T Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}{UART_BASE_ADDRS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS~\{ {\bf U\+A\+R\+T0\+\_\+\+B\+A\+SE}, {\bf U\+A\+R\+T1\+\_\+\+B\+A\+SE}, {\bf U\+A\+R\+T2\+\_\+\+B\+A\+SE}, {\bf U\+A\+R\+T3\+\_\+\+B\+A\+SE}, {\bf U\+A\+R\+T4\+\_\+\+B\+A\+SE}, {\bf U\+A\+R\+T5\+\_\+\+B\+A\+SE} \}}\hypertarget{group__UART__Peripheral__Access__Layer_gacc6561447356c229be264fa294e6cb79}{}\label{group__UART__Peripheral__Access__Layer_gacc6561447356c229be264fa294e6cb79}
Array initializer of U\+A\+RT peripheral base addresses \index{U\+A\+R\+T Peripheral Access Layer@{U\+A\+R\+T Peripheral Access Layer}!U\+A\+R\+T\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS@{U\+A\+R\+T\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}}
\index{U\+A\+R\+T\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS@{U\+A\+R\+T\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}!U\+A\+R\+T Peripheral Access Layer@{U\+A\+R\+T Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}{UART_BASE_ADDRS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS~\{ {\bf U\+A\+R\+T0\+\_\+\+B\+A\+SE}, {\bf U\+A\+R\+T1\+\_\+\+B\+A\+SE}, {\bf U\+A\+R\+T2\+\_\+\+B\+A\+SE}, {\bf U\+A\+R\+T3\+\_\+\+B\+A\+SE}, {\bf U\+A\+R\+T4\+\_\+\+B\+A\+SE}, {\bf U\+A\+R\+T5\+\_\+\+B\+A\+SE} \}}\hypertarget{group__UART__Peripheral__Access__Layer_gacc6561447356c229be264fa294e6cb79}{}\label{group__UART__Peripheral__Access__Layer_gacc6561447356c229be264fa294e6cb79}
Array initializer of U\+A\+RT peripheral base addresses \index{U\+A\+R\+T Peripheral Access Layer@{U\+A\+R\+T Peripheral Access Layer}!U\+A\+R\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS@{U\+A\+R\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}}
\index{U\+A\+R\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS@{U\+A\+R\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}!U\+A\+R\+T Peripheral Access Layer@{U\+A\+R\+T Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}{UART_BASE_PTRS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS~\{ {\bf U\+A\+R\+T0}, {\bf U\+A\+R\+T1}, {\bf U\+A\+R\+T2}, {\bf U\+A\+R\+T3}, {\bf U\+A\+R\+T4}, {\bf U\+A\+R\+T5} \}}\hypertarget{group__UART__Peripheral__Access__Layer_ga7b34a38b9492a1e1007b2f66383aef17}{}\label{group__UART__Peripheral__Access__Layer_ga7b34a38b9492a1e1007b2f66383aef17}
Array initializer of U\+A\+RT peripheral base pointers \index{U\+A\+R\+T Peripheral Access Layer@{U\+A\+R\+T Peripheral Access Layer}!U\+A\+R\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS@{U\+A\+R\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}}
\index{U\+A\+R\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS@{U\+A\+R\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}!U\+A\+R\+T Peripheral Access Layer@{U\+A\+R\+T Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}{UART_BASE_PTRS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS~\{ {\bf U\+A\+R\+T0}, {\bf U\+A\+R\+T1}, {\bf U\+A\+R\+T2}, {\bf U\+A\+R\+T3}, {\bf U\+A\+R\+T4}, {\bf U\+A\+R\+T5} \}}\hypertarget{group__UART__Peripheral__Access__Layer_ga7b34a38b9492a1e1007b2f66383aef17}{}\label{group__UART__Peripheral__Access__Layer_ga7b34a38b9492a1e1007b2f66383aef17}
Array initializer of U\+A\+RT peripheral base pointers \index{U\+A\+R\+T Peripheral Access Layer@{U\+A\+R\+T Peripheral Access Layer}!U\+A\+R\+T\+\_\+\+R\+X\+\_\+\+T\+X\+\_\+\+I\+R\+QS@{U\+A\+R\+T\+\_\+\+R\+X\+\_\+\+T\+X\+\_\+\+I\+R\+QS}}
\index{U\+A\+R\+T\+\_\+\+R\+X\+\_\+\+T\+X\+\_\+\+I\+R\+QS@{U\+A\+R\+T\+\_\+\+R\+X\+\_\+\+T\+X\+\_\+\+I\+R\+QS}!U\+A\+R\+T Peripheral Access Layer@{U\+A\+R\+T Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+R\+X\+\_\+\+T\+X\+\_\+\+I\+R\+QS}{UART_RX_TX_IRQS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+R\+X\+\_\+\+T\+X\+\_\+\+I\+R\+QS~\{ {\bf U\+A\+R\+T0\+\_\+\+R\+X\+\_\+\+T\+X\+\_\+\+I\+R\+Qn}, {\bf U\+A\+R\+T1\+\_\+\+R\+X\+\_\+\+T\+X\+\_\+\+I\+R\+Qn}, {\bf U\+A\+R\+T2\+\_\+\+R\+X\+\_\+\+T\+X\+\_\+\+I\+R\+Qn}, {\bf U\+A\+R\+T3\+\_\+\+R\+X\+\_\+\+T\+X\+\_\+\+I\+R\+Qn}, {\bf U\+A\+R\+T4\+\_\+\+R\+X\+\_\+\+T\+X\+\_\+\+I\+R\+Qn}, {\bf U\+A\+R\+T5\+\_\+\+R\+X\+\_\+\+T\+X\+\_\+\+I\+R\+Qn} \}}\hypertarget{group__UART__Peripheral__Access__Layer_ga84932f7830684ae87059a8343f90095b}{}\label{group__UART__Peripheral__Access__Layer_ga84932f7830684ae87059a8343f90095b}
Interrupt vectors for the U\+A\+RT peripheral type \index{U\+A\+R\+T Peripheral Access Layer@{U\+A\+R\+T Peripheral Access Layer}!U\+A\+R\+T\+\_\+\+R\+X\+\_\+\+T\+X\+\_\+\+I\+R\+QS@{U\+A\+R\+T\+\_\+\+R\+X\+\_\+\+T\+X\+\_\+\+I\+R\+QS}}
\index{U\+A\+R\+T\+\_\+\+R\+X\+\_\+\+T\+X\+\_\+\+I\+R\+QS@{U\+A\+R\+T\+\_\+\+R\+X\+\_\+\+T\+X\+\_\+\+I\+R\+QS}!U\+A\+R\+T Peripheral Access Layer@{U\+A\+R\+T Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+R\+X\+\_\+\+T\+X\+\_\+\+I\+R\+QS}{UART_RX_TX_IRQS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+R\+X\+\_\+\+T\+X\+\_\+\+I\+R\+QS~\{ {\bf U\+A\+R\+T0\+\_\+\+R\+X\+\_\+\+T\+X\+\_\+\+I\+R\+Qn}, {\bf U\+A\+R\+T1\+\_\+\+R\+X\+\_\+\+T\+X\+\_\+\+I\+R\+Qn}, {\bf U\+A\+R\+T2\+\_\+\+R\+X\+\_\+\+T\+X\+\_\+\+I\+R\+Qn}, {\bf U\+A\+R\+T3\+\_\+\+R\+X\+\_\+\+T\+X\+\_\+\+I\+R\+Qn}, {\bf U\+A\+R\+T4\+\_\+\+R\+X\+\_\+\+T\+X\+\_\+\+I\+R\+Qn}, {\bf U\+A\+R\+T5\+\_\+\+R\+X\+\_\+\+T\+X\+\_\+\+I\+R\+Qn} \}}\hypertarget{group__UART__Peripheral__Access__Layer_ga84932f7830684ae87059a8343f90095b}{}\label{group__UART__Peripheral__Access__Layer_ga84932f7830684ae87059a8343f90095b}
Interrupt vectors for the U\+A\+RT peripheral type 