<!DOCTYPE html><html xmlns="http://www.w3.org/1999/xhtml" xmlns:svg="http://www.w3.org/2000/svg" xmlns:x86="http://www.felixcloutier.com/x86"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/><link rel="stylesheet" type="text/css" href="style.css"/><a class="dashingAutolink" name="autolink-119"></a><a class="dashAnchor" name="//apple_ref/cpp/Instruction/EADD"></a><title>EADD</title></head><body><header><nav><ul><li><a href="index.html">Index</a></li><li>April 2022</li></ul></nav></header><h1>EADD
		&mdash; Add a Page to an Uninitialized Enclave</h1>

<table>
<tbody><tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th></tr>
<tr>
<td>EAX = 01H ENCLS[EADD]</td>
<td>IR</td>
<td>V/V</td>
<td>SGX1</td>
<td>This leaf function adds a page to an uninitialized enclave.</td></tr></tbody></table>
<h2 id="instruction-operand-encoding">Instruction Operand Encoding<a class="anchor" href="EADD.html#instruction-operand-encoding">
			&para;
		</a></h2>
<table>
<tbody><tr>
<td>Op/En</td>
<td>EAX</td>
<td>RBX</td>
<td>RCX</td></tr>
<tr>
<td>IR</td>
<td>EADD (In)</td>
<td>Address of a PAGEINFO (In)</td>
<td>Address of the destination EPC page (In)</td></tr></tbody></table>
<h3 id="description">Description<a class="anchor" href="EADD.html#description">
			&para;
		</a></h3>
<p>This leaf function copies a source page from non-enclave memory into the EPC, associates the EPC page with an SECS page residing in the EPC, and stores the linear address and security attributes in EPCM. As part of the association, the enclave offset and the security attributes are measured and extended into the SECS.MRENCLAVE. This instruction can only be executed when current privilege level is 0.</p>
<p>RBX contains the effective address of a PAGEINFO structure while RCX contains the effective address of an EPC page. The table below provides additional information on the memory parameter of EADD leaf function.</p>
<h2 id="eadd-memory-parameter-semantics">EADD Memory Parameter Semantics<a class="anchor" href="EADD.html#eadd-memory-parameter-semantics">
			&para;
		</a></h2>
<table>
<tbody><tr>
<td>PAGEINFO</td>
<td>PAGEINFO.SECS</td>
<td>PAGEINFO.SRCPGE</td>
<td>PAGEINFO.SECINFO</td>
<td>EPCPAGE</td></tr>
<tr>
<td>Read access permitted by Non Enclave</td>
<td>Read/Write access permitted by Enclave</td>
<td>Read access permitted by Non Enclave</td>
<td>Read access permitted by Non Enclave</td>
<td>Write access permitted by Enclave</td></tr></tbody></table>
<p>The instruction faults if any of the following:</p>
<h2 id="eadd-faulting-conditions">EADD Faulting Conditions<a class="anchor" href="EADD.html#eadd-faulting-conditions">
			&para;
		</a></h2>
<table>
<tbody><tr>
<td>The operands are not properly aligned.</td>
<td>Unsupported security attributes are set.</td></tr>
<tr>
<td>Refers to an invalid SECS.</td>
<td>Reference is made to an SECS that is locked by another thread.</td></tr>
<tr>
<td>The EPC page is locked by another thread.</td>
<td>RCX does not contain an effective address of an EPC page.</td></tr>
<tr>
<td>The EPC page is already valid.</td>
<td>If security attributes specifies a TCS and the source page specifies unsupported TCS values or fields.</td></tr>
<tr>
<td>The SECS has been initialized.</td>
<td>The specified enclave offset is outside of the enclave address space.</td></tr></tbody></table>
<h3 id="concurrency-restrictions">Concurrency Restrictions<a class="anchor" href="EADD.html#concurrency-restrictions">
			&para;
		</a></h3>
<figure id="tbl-37-8">
<table>
<tbody><tr>
<th rowspan="2">Leaf</th>
<th rowspan="2">Parameter</th>
<th colspan="3">Base Concurrency Restrictions</th></tr>
<tr>
<th>Access</th>
<th>On Conflict</th>
<th>SGX_CONFLICT VM Exit Qualification</th></tr>
<tr>
<td rowspan="2">EADD</td>
<td>Target [DS:RCX]</td>
<td>Exclusive</td>
<td>#GP</td>
<td>EPC_PAGE_CONFLICT_EXCEPTION</td></tr>
<tr>
<td>SECS [DS:RBX]PAGEINFO.SECS</td>
<td>Shared</td>
<td>#GP</td>
<td></td></tr></tbody></table>
<figcaption><span class="not-imported">Table 37-8</span>. Base Concurrency Restrictions of EADD</figcaption></figure>
<figure id="tbl-37-9">
<table>
<tbody><tr>
<th rowspan="3">Leaf</th>
<th rowspan="3">Parameter</th>
<th colspan="6">Additional Concurrency Restrictions</th></tr>
<tr>
<th colspan="2">vs. EACCEPT, EACCEPTCOPY, EMODPE, EMODPR, EMODT</th>
<th colspan="2">vs. EADD, EEXTEND, EINIT</th>
<th colspan="2">vs. ETRACK, ETRACKC</th></tr>
<tr>
<th>Access</th>
<th>On Conflict</th>
<th>Access</th>
<th>On Conflict</th>
<th>Access</th>
<th>On Conflict</th></tr>
<tr>
<td rowspan="2">EADD</td>
<td>Target [DS:RCX]</td>
<td>Concurrent</td>
<td></td>
<td>Concurrent</td>
<td></td>
<td>Concurrent</td>
<td></td></tr>
<tr>
<td>SECS [DS:RBX]PAGEINFO.SECS</td>
<td>Concurrent</td>
<td></td>
<td>Exclusive</td>
<td>#GP</td>
<td>Concurrent</td>
<td></td></tr></tbody></table>
<figcaption><span class="not-imported">Table 37-9</span>. Additional Concurrency Restrictions of EADD</figcaption></figure>
<h3 id="operation">Operation<a class="anchor" href="EADD.html#operation">
			&para;
		</a></h3>
<h2 id="temp-variables-in-eadd-operational-flow">Temp Variables in EADD Operational Flow<a class="anchor" href="EADD.html#temp-variables-in-eadd-operational-flow">
			&para;
		</a></h2>
<table>
<tbody><tr>
<th>Name</th>
<th>Type</th>
<th>Size (bits)</th>
<th>Description</th></tr>
<tr>
<td>TMP_SRCPGE</td>
<td>Effective Address</td>
<td>32/64</td>
<td>Effective address of the source page.</td></tr>
<tr>
<td>TMP_SECS</td>
<td>Effective Address</td>
<td>32/64</td>
<td>Effective address of the SECS destination page.</td></tr>
<tr>
<td>TMP_SECINFO</td>
<td>Effective Address</td>
<td>32/64</td>
<td>Effective address of an SECINFO structure which contains security attributes of the page to be added.</td></tr>
<tr>
<td>SCRATCH_SECINFO</td>
<td>SECINFO</td>
<td>512</td>
<td>Scratch storage for holding the contents of DS:TMP_SECINFO.</td></tr>
<tr>
<td>TMP_LINADDR</td>
<td>Unsigned Integer</td>
<td>64</td>
<td>Holds the linear address to be stored in the EPCM and used to calculate TMP_ENCLAVEOFFSET.</td></tr>
<tr>
<td>TMP_ENCLAVEOFFSET</td>
<td>Enclave Offset</td>
<td>64</td>
<td>The page displacement from the enclave base address.</td></tr>
<tr>
<td>TMPUPDATEFIELD</td>
<td>SHA256 Buffer</td>
<td>512</td>
<td>Buffer used to hold data being added to TMP_SECS.MRENCLAVE.</td></tr></tbody></table>
<p>IF (DS:RBX is not 32Byte Aligned)</p>
<p>THEN #GP(0); FI;</p>
<p>IF (DS:RCX is not 4KByte Aligned)</p>
<p>THEN #GP(0); FI;</p>
<p>IF (DS:RCX does not resolve within an EPC)</p>
<p>THEN #PF(DS:RCX); FI;</p>
<p>TMP_SRCPGE := DS:RBX.SRCPGE;</p>
<p>TMP_SECS := DS:RBX.SECS;</p>
<p>TMP_SECINFO := DS:RBX.SECINFO;</p>
<p>TMP_LINADDR := DS:RBX.LINADDR;</p>
<p>IF (DS:TMP_SRCPGE is not 4KByte aligned or DS:TMP_SECS is not 4KByte aligned or</p>
<p>DS:TMP_SECINFO is not 64Byte aligned or TMP_LINADDR is not 4KByte aligned)</p>
<p>THEN #GP(0); FI;</p>
<p>IF (DS:TMP_SECS does not resolve within an EPC)</p>
<p>THEN #PF(DS:TMP_SECS); FI;</p>
<p>SCRATCH_SECINFO := DS:TMP_SECINFO;</p>
<p>(* Check for misconfigured SECINFO flags*)</p>
<p>IF (SCRATCH_SECINFO reserved fields are not zero or</p>
<p>! (SCRATCH_SECINFO.FLAGS.PT is PT_REG or SCRATCH_SECINFO.FLAGS.PT is PT_TCS or</p>
<p>(SCRATCH_SECINFO.FLAGS.PT is PT_SS_FIRST and CPUID.(EAX=12H, ECX=1):EAX[6] = 1) or</p>
<p>(SCRATCH_SECINFO.FLAGS.PT is PT_SS_REST and CPUID.(EAX=12H, ECX=1):EAX[6] = 1)) )</p>
<p>THEN #GP(0); FI;</p>
<p>(* If PT_SS_FIRST/PT_SS_REST page types are requested then CR4.CET must be 1 *)</p>
<p>IF ( (SCRATCH_SECINFO.FLAGS.PT is PT_SS_FIRST OR</p>
<p>SCRATCH_SECINFO.FLAGS.PT is PT_SS_REST) AND CR4.CET == 0)</p>
<p>THEN #GP(0); FI;</p>
<p>(* Check the EPC page for concurrency *)</p>
<p>IF (EPC page is not available for EADD)</p>
<p>THEN</p>
<p>IF (&lt;&lt;VMX non-root operation&gt;&gt; AND &lt;&lt;ENABLE_EPC_VIRTUALIZATION_EXTENSIONS&gt;&gt;)</p>
<p>THEN</p>
<p>VMCS.Exit_reason := SGX_CONFLICT;</p>
<p>VMCS.Exit_qualification.code := EPC_PAGE_CONFLICT_EXCEPTION;</p>
<p>VMCS.Exit_qualification.error := 0;</p>
<p>VMCS.Guest-physical_address := &lt;&lt; translation of DS:RCX produced by paging &gt;&gt;;</p>
<p>VMCS.Guest-linear_address := DS:RCX;</p>
<p>Deliver VMEXIT;</p>
<p>ELSE</p>
<p>#GP(0);</p>
<p>FI;</p>
<p>FI;</p>
<p>IF (EPCM(DS:RCX).VALID ≠ 0)</p>
<p>THEN #PF(DS:RCX); FI;</p>
<p>(* Check the SECS for concurrency *)</p>
<p>IF (SECS is not available for EADD)</p>
<p>THEN #GP(0); FI;</p>
<p>IF (EPCM(DS:TMP_SECS).VALID = 0 or EPCM(DS:TMP_SECS).PT ≠ PT_SECS)</p>
<p>THEN #PF(DS:TMP_SECS); FI;</p>
<p>(* Copy 4KBytes from source page to EPC page*)</p>
<p>DS:RCX[32767:0] := DS:TMP_SRCPGE[32767:0];</p>
<p>CASE (SCRATCH_SECINFO.FLAGS.PT)</p>
<p>PT_TCS:</p>
<p>IF (DS:RCX.RESERVED ≠ 0) #GP(0); FI;</p>
<p>IF ( (DS:TMP_SECS.ATTRIBUTES.MODE64BIT = 0) and</p>
<p>((DS:TCS.FSLIMIT &amp; 0FFFH ≠ 0FFFH) or (DS:TCS.GSLIMIT &amp; 0FFFH ≠ 0FFFH) )) #GP(0); FI;</p>
<p>(* Ensure TCS.PREVSSP is zero *)</p>
<p>IF (CPUID.(EAX=07H, ECX=00h):ECX[CET_SS] = 1) and (DS:RCX.PREVSSP != 0) #GP(0); FI;</p>
<p>BREAK;</p>
<p>PT_REG:</p>
<p>IF (SCRATCH_SECINFO.FLAGS.W = 1 and SCRATCH_SECINFO.FLAGS.R = 0) #GP(0); FI;</p>
<p>BREAK;</p>
<p>PT_SS_FIRST:</p>
<p>PT_SS_REST:</p>
<p>(* SS pages cannot created on first or last page of ELRANGE *)</p>
<p>IF ( TMP_LINADDR = DS:TMP_SECS.BASEADDR or TMP_LINADDR = (DS:TMP_SECS.BASEADDR + DS:TMP_SECS.SIZE - 0x1000) )</p>
<p>THEN #GP(0); FI;</p>
<p>IF ( DS:RCX[4087:0] != 0 ) #GP(0); FI;</p>
<p>IF (SCRATCH_SECINFO.FLAGS.PT == PT_SS_FIRST)</p>
<p>THEN</p>
<p>(* Check that valid RSTORSSP token exists *)</p>
<p>IF ( DS:RCX[4095:4088] != ((TMP_LINADDR + 0x1000) | DS:TMP_SECS.ATTRIBUTES.MODE64BIT) ) #GP(0); FI;</p>
<p>(* Check the 8 bytes are zero *)</p>
<p>IF ( DS:RCX[4095:4088] != 0 ) #GP(0); FI;</p>
<p>FI;</p>
<p>IF (SCRATCH_SECINFO.FLAGS.W = 0 OR SCRATCH_SECINFO.FLAGS.R = 0 OR</p>
<p>SCRATCH_SECINFO.FLAGS.X = 1) #GP(0); FI;</p>
<p>BREAK;</p>
<p>ESAC;</p>
<p>(* Check the enclave offset is within the enclave linear address space *) IF (TMP_LINADDR &lt; DS:TMP_SECS.BASEADDR or TMP_LINADDR &ge; DS:TMP_SECS.BASEADDR + DS:TMP_SECS.SIZE) THEN #GP(0); FI;</p>
<p>(* Check concurrency of measurement resource*)</p>
<p>IF (Measurement being updated)</p>
<p>THEN #GP(0); FI;</p>
<p>(* Check if the enclave to which the page will be added is already in Initialized state *)</p>
<p>IF (DS:TMP_SECS already initialized)</p>
<p>THEN #GP(0); FI;</p>
<p>(* For TCS pages, force EPCM.rwx bits to 0 and no debug access *)</p>
<p>IF (SCRATCH_SECINFO.FLAGS.PT = PT_TCS)</p>
<p>THEN</p>
<p>SCRATCH_SECINFO.FLAGS.R := 0;</p>
<p>SCRATCH_SECINFO.FLAGS.W := 0;</p>
<p>SCRATCH_SECINFO.FLAGS.X := 0;</p>
<p>(DS:RCX).FLAGS.DBGOPTIN := 0; // force TCS.FLAGS.DBGOPTIN off</p>
<p>DS:RCX.CSSA := 0;</p>
<p>DS:RCX.AEP := 0;</p>
<p>DS:RCX.STATE := 0;</p>
<p>FI;</p>
<p>(* Add enclave offset and security attributes to MRENCLAVE *)</p>
<p>TMP_ENCLAVEOFFSET := TMP_LINADDR - DS:TMP_SECS.BASEADDR;</p>
<p>TMPUPDATEFIELD[63:0] := 0000000044444145H; // &ldquo;EADD&rdquo;</p>
<p>TMPUPDATEFIELD[127:64] := TMP_ENCLAVEOFFSET;</p>
<p>TMPUPDATEFIELD[511:128] := SCRATCH_SECINFO[375:0]; // 48 bytes</p>
<p>DS:TMP_SECS.MRENCLAVE := SHA256UPDATE(DS:TMP_SECS.MRENCLAVE, TMPUPDATEFIELD)</p>
<p>INC enclave&rsquo;s MRENCLAVE update counter;</p>
<p>(* Add enclave offset and security attributes to MRENCLAVE *)</p>
<p>EPCM(DS:RCX).R := SCRATCH_SECINFO.FLAGS.R;</p>
<p>EPCM(DS:RCX).W := SCRATCH_SECINFO.FLAGS.W;</p>
<p>EPCM(DS:RCX).X := SCRATCH_SECINFO.FLAGS.X;</p>
<p>EPCM(DS:RCX).PT := SCRATCH_SECINFO.FLAGS.PT;</p>
<p>EPCM(DS:RCX).ENCLAVEADDRESS := TMP_LINADDR;</p>
<p>(* associate the EPCPAGE with the SECS by storing the SECS identifier of DS:TMP_SECS *)</p>
<p>Update EPCM(DS:RCX) SECS identifier to reference DS:TMP_SECS identifier;</p>
<p>(* Set EPCM entry fields *)</p>
<p>EPCM(DS:RCX).BLOCKED := 0;</p>
<p>EPCM(DS:RCX).PENDING := 0;</p>
<p>EPCM(DS:RCX).MODIFIED := 0;</p>
<p>EPCM(DS:RCX).VALID := 1;</p>
<h3 id="flags-affected">Flags Affected<a class="anchor" href="EADD.html#flags-affected">
			&para;
		</a></h3>
<p>None</p>
<h3 class="exceptions" id="protected-mode-exceptions">Protected Mode Exceptions<a class="anchor" href="EADD.html#protected-mode-exceptions">
			&para;
		</a></h3>
<table>
<tbody><tr>
<td rowspan="11">#GP(0)</td>
<td>If a memory operand effective address is outside the DS segment limit.</td></tr>
<tr>
<td>If a memory operand is not properly aligned.</td></tr>
<tr>
<td>If an enclave memory operand is outside of the EPC.</td></tr>
<tr>
<td>If an enclave memory operand is the wrong type.</td></tr>
<tr>
<td>If a memory operand is locked.</td></tr>
<tr>
<td>If the enclave is initialized.</td></tr>
<tr>
<td>If the enclave&#39;s MRENCLAVE is locked.</td></tr>
<tr>
<td>If the TCS page reserved bits are set.</td></tr>
<tr>
<td>If the TCS page PREVSSP field is not zero.</td></tr>
<tr>
<td>If the PT_SS_REST or PT_SS_REST page is the first or last page in the enclave.</td></tr>
<tr>
<td>If the PT_SS_FIRST or PT_SS_REST page is not initialized correctly.</td></tr>
<tr>
<td rowspan="2">#PF(error</td>
<td>code) If a page fault occurs in accessing memory operands.</td></tr>
<tr>
<td>If the EPC page is valid.</td></tr></tbody></table>
<h3 class="exceptions" id="64-bit-mode-exceptions">64-Bit Mode Exceptions<a class="anchor" href="EADD.html#64-bit-mode-exceptions">
			&para;
		</a></h3>
<table>
<tbody><tr>
<td rowspan="11">#GP(0)</td>
<td>If a memory operand is non-canonical form.</td></tr>
<tr>
<td>If a memory operand is not properly aligned.</td></tr>
<tr>
<td>If an enclave memory operand is outside of the EPC.</td></tr>
<tr>
<td>If an enclave memory operand is the wrong type.</td></tr>
<tr>
<td>If a memory operand is locked.</td></tr>
<tr>
<td>If the enclave is initialized.</td></tr>
<tr>
<td>If the enclave&#39;s MRENCLAVE is locked.</td></tr>
<tr>
<td>If the TCS page reserved bits are set.</td></tr>
<tr>
<td>If the TCS page PREVSSP field is not zero.</td></tr>
<tr>
<td>If the PT_SS_REST or PT_SS_REST page is the first or last page in the enclave.</td></tr>
<tr>
<td>If the PT_SS_FIRST or PT_SS_REST page is not initialized correctly.</td></tr>
<tr>
<td rowspan="2">#PF(error</td>
<td>code) If a page fault occurs in accessing memory operands.</td></tr>
<tr>
<td>If the EPC page is valid.</td></tr></tbody></table><footer><p>
		This UNOFFICIAL, mechanically-separated, non-verified reference is provided for convenience, but it may be
		inc<span style="opacity: 0.2">omp</span>lete or b<sub>r</sub>oke<sub>n</sub> in various obvious or non-obvious
		ways. Refer to <a href="https://software.intel.com/en-us/download/intel-64-and-ia-32-architectures-sdm-combined-volumes-1-2a-2b-2c-2d-3a-3b-3c-3d-and-4">Intel&reg; 64 and IA-32 Architectures Software Developer&rsquo;s Manual</a> for anything serious.
	</p></footer>
</body></html>