19:04:08 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\git_repos\mnist_neuralnet\fpga\milestone2\projects\DMA_test3\temp_xsdb_launch_script.tcl
19:04:10 INFO  : XSCT server has started successfully.
19:04:11 INFO  : Successfully done setting XSCT server connection channel  
19:04:11 INFO  : plnx-install-location is set to ''
19:04:11 INFO  : Successfully done query RDI_DATADIR 
19:04:11 INFO  : Successfully done setting workspace for the tool. 
19:04:12 INFO  : Registering command handlers for Vitis TCF services
19:08:23 INFO  : Successfully done sdx_reload_mss "C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss"
19:08:24 INFO  : Successfully done sdx_reload_mss "C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
19:11:46 INFO  : Checking for BSP changes to sync application flags for project 'DMA_test3_app'...
19:12:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:12:36 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
19:12:36 INFO  : 'jtag frequency' command is executed.
19:12:36 INFO  : Context for 'APU' is selected.
19:12:36 INFO  : System reset is completed.
19:12:39 INFO  : 'after 3000' command is executed.
19:12:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
19:12:41 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3_app/_ide/bitstream/design_1_wrapper.bit"
19:12:41 INFO  : Context for 'APU' is selected.
19:12:41 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/export/DMA_test3/hw/design_1_wrapper.xsa'.
19:12:41 INFO  : 'configparams force-mem-access 1' command is executed.
19:12:41 INFO  : Context for 'APU' is selected.
19:12:41 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3_app/_ide/psinit/ps7_init.tcl' is done.
19:12:41 INFO  : 'ps7_init' command is executed.
19:12:41 INFO  : 'ps7_post_config' command is executed.
19:12:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:12:41 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3_app/Debug/DMA_test3_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:12:42 INFO  : 'configparams force-mem-access 0' command is executed.
19:12:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/export/DMA_test3/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3_app/Debug/DMA_test3_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:12:42 INFO  : Memory regions updated for context APU
19:12:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:12:42 INFO  : 'con' command is executed.
19:12:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:12:42 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\milestone2\projects\DMA_test3\.sdk\launch_scripts\single_application_debug\systemdebugger_dma_test3_app_system_standalone.tcl'
19:24:33 INFO  : Hardware specification for platform project 'DMA_test3' is updated.
19:24:49 INFO  : Successfully done sdx_reload_mss "C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss"
19:24:49 INFO  : Successfully done sdx_reload_mss "C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
19:29:28 INFO  : Disconnected from the channel tcfchan#3.
19:30:05 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\git_repos\mnist_neuralnet\fpga\milestone2\projects\DMA_test3\temp_xsdb_launch_script.tcl
19:30:07 INFO  : XSCT server has started successfully.
19:30:12 INFO  : Registering command handlers for Vitis TCF services
19:30:17 INFO  : Successfully done setting XSCT server connection channel  
19:30:17 INFO  : plnx-install-location is set to ''
19:30:17 INFO  : Successfully done setting workspace for the tool. 
19:30:17 INFO  : Successfully done query RDI_DATADIR 
19:30:20 INFO  : Successfully done sdx_reload_mss "C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss"
19:30:21 INFO  : Successfully done sdx_reload_mss "C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
19:30:32 INFO  : Hardware specification for platform project 'DMA_test3' is updated.
19:30:37 INFO  : Successfully done sdx_reload_mss "C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss"
19:30:37 INFO  : Successfully done sdx_reload_mss "C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
19:31:40 INFO  : Hardware specification for platform project 'DMA_test3' is updated.
19:31:45 INFO  : Successfully done sdx_reload_mss "C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss"
19:31:45 INFO  : Successfully done sdx_reload_mss "C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
19:32:48 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\git_repos\mnist_neuralnet\fpga\milestone2\projects\DMA_test3\temp_xsdb_launch_script.tcl
19:32:52 INFO  : XSCT server has started successfully.
19:32:52 INFO  : plnx-install-location is set to ''
19:32:53 INFO  : Successfully done setting XSCT server connection channel  
19:32:53 INFO  : Successfully done setting workspace for the tool. 
19:32:55 INFO  : Successfully done query RDI_DATADIR 
19:32:55 INFO  : Registering command handlers for Vitis TCF services
19:33:28 INFO  : Successfully done sdx_reload_mss "C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss"
19:33:29 INFO  : Successfully done sdx_reload_mss "C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
19:33:54 INFO  : Hardware specification for platform project 'DMA_test3' is updated.
19:34:02 INFO  : Successfully done sdx_reload_mss "C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss"
19:34:02 INFO  : Successfully done sdx_reload_mss "C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
19:34:45 INFO  : Hardware specification for platform project 'DMA_test3' is updated.
19:34:53 INFO  : Successfully done sdx_reload_mss "C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss"
19:34:54 INFO  : Successfully done sdx_reload_mss "C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
19:35:16 INFO  : Hardware specification for platform project 'DMA_test3' is updated.
19:35:20 WARN  : Failed to closehw "C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::close_hw_design' failed due to earlier errors.

19:35:20 ERROR : Failed to execute command 'domain active {zynq_fsbl}'. Click on details for more information.
19:35:24 ERROR : Failed to read mss path for 'standalone_domain'.
19:35:56 ERROR : Failed to execute command 'platform read {C:\git_repos\mnist_neuralnet\fpga\milestone2\projects\DMA_test3\DMA_test3\platform.spr}'. Click on details for more information.
20:29:45 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\git_repos\mnist_neuralnet\fpga\milestone2\projects\DMA_test3\temp_xsdb_launch_script.tcl
20:29:47 INFO  : XSCT server has started successfully.
20:29:47 INFO  : plnx-install-location is set to ''
20:29:47 INFO  : Successfully done setting XSCT server connection channel  
20:29:51 INFO  : Registering command handlers for Vitis TCF services
20:30:00 INFO  : Successfully done setting workspace for the tool. 
20:30:00 INFO  : Successfully done query RDI_DATADIR 
20:30:03 ERROR : Failed to execute command 'platform read {C:\git_repos\mnist_neuralnet\fpga\milestone2\projects\DMA_test3\DMA_test3\platform.spr}'. Click on details for more information.
20:30:11 ERROR : Failed to execute command 'platform active {DMA_test3}'. Click on details for more information.
20:30:11 ERROR : Failed to read xsa path
20:31:20 ERROR : Failed to update hardware specification for project 'DMA_test3'.
Reason: Failed to execute command 'platform config -updatehw {C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/design_1_wrapper.xsa}'. Click on details for more information.
20:31:34 ERROR : Failed to execute command 'domain active {zynq_fsbl}'. Click on details for more information.
20:31:34 ERROR : Failed to read xsa path
20:31:38 ERROR : Failed to execute command 'platform read {C:\git_repos\mnist_neuralnet\fpga\milestone2\projects\DMA_test3\DMA_test3\platform.spr}'. Click on details for more information.
20:32:20 ERROR : Failed to update hardware specification for project 'DMA_test3'.
Reason: Failed to execute command 'platform config -updatehw {C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/design_1_wrapper.xsa}'. Click on details for more information.
20:32:40 ERROR : Failed to read platform from project 'DMA_test3'.
Reason: Failed to execute command 'platform read {C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/platform.spr}'. Click on details for more information.
20:32:51 ERROR : Failed to read platform from project 'DMA_test3'.
Reason: Failed to execute command 'platform read {C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/platform.spr}'. Click on details for more information.
20:33:49 ERROR : Failed to read platform from project 'DMA_test3'.
Reason: Failed to execute command 'platform read {C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/platform.spr}'. Click on details for more information.
20:34:11 WARN  : Failed to closehw "C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::close_hw_design' failed due to earlier errors.

20:34:11 INFO  : Removed 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/export/DMA_test3' from custom platform repositories.
20:35:03 INFO  : Successfully done sdx_reload_mss "C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss"
20:35:04 INFO  : Successfully done sdx_reload_mss "C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
20:36:09 INFO  : Hardware specification for platform project 'DMA_test3' is updated.
20:36:14 INFO  : Successfully done sdx_reload_mss "C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss"
20:36:14 INFO  : Successfully done sdx_reload_mss "C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
20:36:35 INFO  : Hardware specification for platform project 'DMA_test3' is updated.
20:36:39 INFO  : Successfully done sdx_reload_mss "C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss"
20:36:40 INFO  : Successfully done sdx_reload_mss "C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
20:37:24 ERROR : (XSDB Server)rm: cannot lstat `*.o': Invalid argument

20:37:24 ERROR : (XSDB Server)make: *** [Makefile:41: clean] Error 1

20:37:53 ERROR : (XSDB Server)rm: cannot lstat `*.o': Invalid argument

20:37:53 ERROR : (XSDB Server)make: *** [Makefile:41: clean] Error 1

20:38:27 INFO  : Hardware specification for platform project 'DMA_test3' is updated.
20:38:31 INFO  : Successfully done sdx_reload_mss "C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss"
20:38:32 INFO  : Successfully done sdx_reload_mss "C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
20:40:32 INFO  : Checking for BSP changes to sync application flags for project 'DMA_test3_app'...
20:41:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:41:25 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
20:41:25 INFO  : 'jtag frequency' command is executed.
20:41:25 INFO  : Context for 'APU' is selected.
20:41:25 INFO  : System reset is completed.
20:41:28 INFO  : 'after 3000' command is executed.
20:41:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
20:41:30 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3_app/_ide/bitstream/design_1_wrapper.bit"
20:41:30 INFO  : Context for 'APU' is selected.
20:41:30 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/export/DMA_test3/hw/design_1_wrapper.xsa'.
20:41:30 INFO  : 'configparams force-mem-access 1' command is executed.
20:41:30 INFO  : Context for 'APU' is selected.
20:41:30 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3_app/_ide/psinit/ps7_init.tcl' is done.
20:41:30 INFO  : 'ps7_init' command is executed.
20:41:31 INFO  : 'ps7_post_config' command is executed.
20:41:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:31 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3_app/Debug/DMA_test3_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:41:31 INFO  : 'configparams force-mem-access 0' command is executed.
20:41:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/export/DMA_test3/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3_app/Debug/DMA_test3_app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:41:31 INFO  : Memory regions updated for context APU
20:41:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:31 INFO  : 'con' command is executed.
20:41:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:41:31 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\milestone2\projects\DMA_test3\.sdk\launch_scripts\single_application_debug\systemdebugger_dma_test3_app_system_standalone.tcl'
20:49:31 INFO  : Checking for BSP changes to sync application flags for project 'DMA_test3_app'...
20:51:09 INFO  : Checking for BSP changes to sync application flags for project 'DMA_test3_app'...
20:51:55 INFO  : Checking for BSP changes to sync application flags for project 'DMA_test3_app'...
20:52:10 INFO  : Disconnected from the channel tcfchan#14.
20:52:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:52:10 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
20:52:10 INFO  : 'jtag frequency' command is executed.
20:52:10 INFO  : Context for 'APU' is selected.
20:52:10 INFO  : System reset is completed.
20:52:13 INFO  : 'after 3000' command is executed.
20:52:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
20:52:15 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3_app/_ide/bitstream/design_1_wrapper.bit"
20:52:15 INFO  : Context for 'APU' is selected.
20:52:15 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/export/DMA_test3/hw/design_1_wrapper.xsa'.
20:52:15 INFO  : 'configparams force-mem-access 1' command is executed.
20:52:15 INFO  : Context for 'APU' is selected.
20:52:15 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3_app/_ide/psinit/ps7_init.tcl' is done.
20:52:15 INFO  : 'ps7_init' command is executed.
20:52:15 INFO  : 'ps7_post_config' command is executed.
20:52:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:52:16 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3_app/Debug/DMA_test3_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:52:16 INFO  : 'configparams force-mem-access 0' command is executed.
20:52:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/export/DMA_test3/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3_app/Debug/DMA_test3_app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:52:16 INFO  : Memory regions updated for context APU
20:52:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:52:16 INFO  : 'con' command is executed.
20:52:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:52:16 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\milestone2\projects\DMA_test3\.sdk\launch_scripts\single_application_debug\systemdebugger_dma_test3_app_system_standalone.tcl'
20:55:30 INFO  : Checking for BSP changes to sync application flags for project 'DMA_test3_app'...
20:56:07 INFO  : Disconnected from the channel tcfchan#17.
20:56:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:56:07 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
20:56:07 INFO  : 'jtag frequency' command is executed.
20:56:07 INFO  : Context for 'APU' is selected.
20:56:07 INFO  : System reset is completed.
20:56:10 INFO  : 'after 3000' command is executed.
20:56:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
20:56:12 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3_app/_ide/bitstream/design_1_wrapper.bit"
20:56:12 INFO  : Context for 'APU' is selected.
20:56:12 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/export/DMA_test3/hw/design_1_wrapper.xsa'.
20:56:12 INFO  : 'configparams force-mem-access 1' command is executed.
20:56:12 INFO  : Context for 'APU' is selected.
20:56:12 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3_app/_ide/psinit/ps7_init.tcl' is done.
20:56:12 INFO  : 'ps7_init' command is executed.
20:56:12 INFO  : 'ps7_post_config' command is executed.
20:56:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:56:12 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3_app/Debug/DMA_test3_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:56:12 INFO  : 'configparams force-mem-access 0' command is executed.
20:56:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/export/DMA_test3/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3_app/Debug/DMA_test3_app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:56:12 INFO  : Memory regions updated for context APU
20:56:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:56:13 INFO  : 'con' command is executed.
20:56:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:56:13 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\milestone2\projects\DMA_test3\.sdk\launch_scripts\single_application_debug\systemdebugger_dma_test3_app_system_standalone.tcl'
20:59:00 INFO  : Checking for BSP changes to sync application flags for project 'DMA_test3_app'...
