
*** Running vivado
    with args -log main_system.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main_system.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source main_system.tcl -notrace
Command: synth_design -top main_system -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17383 
WARNING: [Synth 8-976] rst has already been declared [/home/jodalyst/vivado/spi_tester_b/spi_tester_b.srcs/sources_1/new/main_system.v:39]
WARNING: [Synth 8-2654] second declaration of rst ignored [/home/jodalyst/vivado/spi_tester_b/spi_tester_b.srcs/sources_1/new/main_system.v:39]
INFO: [Synth 8-994] rst is declared here [/home/jodalyst/vivado/spi_tester_b/spi_tester_b.srcs/sources_1/new/main_system.v:31]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1201.914 ; gain = 69.246 ; free physical = 3787 ; free virtual = 13775
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main_system' [/home/jodalyst/vivado/spi_tester_b/spi_tester_b.srcs/sources_1/new/main_system.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [/home/jodalyst/vivado/spi_tester_b/spi_tester_b.runs/synth_1/.Xil/Vivado-17376-ubuntu/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [/home/jodalyst/vivado/spi_tester_b/spi_tester_b.runs/synth_1/.Xil/Vivado-17376-ubuntu/realtime/clk_wiz_0_stub.v:5]
WARNING: [Synth 8-350] instance 'cw' of module 'clk_wiz_0' requires 4 connections, but only 3 given [/home/jodalyst/vivado/spi_tester_b/spi_tester_b.srcs/sources_1/new/main_system.v:41]
INFO: [Synth 8-638] synthesizing module 'spi_master' [/home/jodalyst/project_2/project_2.srcs/sources_1/new/spi_master.v:26]
	Parameter IDLE bound to: 4'b0000 
	Parameter PRERUN1 bound to: 4'b0001 
	Parameter PRERUN2 bound to: 4'b0010 
	Parameter RUN bound to: 4'b0011 
	Parameter FINISH bound to: 4'b0100 
INFO: [Synth 8-155] case statement is not full and has no default [/home/jodalyst/project_2/project_2.srcs/sources_1/new/spi_master.v:61]
INFO: [Synth 8-256] done synthesizing module 'spi_master' (2#1) [/home/jodalyst/project_2/project_2.srcs/sources_1/new/spi_master.v:26]
WARNING: [Synth 8-350] instance 'spm' of module 'spi_master' requires 14 connections, but only 11 given [/home/jodalyst/vivado/spi_tester_b/spi_tester_b.srcs/sources_1/new/main_system.v:91]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jodalyst/vivado/spi_tester_b/spi_tester_b.srcs/sources_1/new/main_system.v:101]
INFO: [Synth 8-638] synthesizing module 'ila_0' [/home/jodalyst/vivado/spi_tester_b/spi_tester_b.runs/synth_1/.Xil/Vivado-17376-ubuntu/realtime/ila_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ila_0' (3#1) [/home/jodalyst/vivado/spi_tester_b/spi_tester_b.runs/synth_1/.Xil/Vivado-17376-ubuntu/realtime/ila_0_stub.v:6]
WARNING: [Synth 8-3848] Net rst in module/entity main_system does not have driver. [/home/jodalyst/vivado/spi_tester_b/spi_tester_b.srcs/sources_1/new/main_system.v:31]
WARNING: [Synth 8-3848] Net trigger in module/entity main_system does not have driver. [/home/jodalyst/vivado/spi_tester_b/spi_tester_b.srcs/sources_1/new/main_system.v:81]
INFO: [Synth 8-256] done synthesizing module 'main_system' (4#1) [/home/jodalyst/vivado/spi_tester_b/spi_tester_b.srcs/sources_1/new/main_system.v:23]
WARNING: [Synth 8-3917] design main_system has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design main_system has port led0_g driven by constant 1
WARNING: [Synth 8-3917] design main_system has port led0_r driven by constant 1
WARNING: [Synth 8-3917] design main_system has port pio[2] driven by constant 1
WARNING: [Synth 8-3917] design main_system has port pio[0] driven by constant 0
WARNING: [Synth 8-3331] design main_system has unconnected port btn[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1229.164 ; gain = 96.496 ; free physical = 3801 ; free virtual = 13790
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin spm:trigger to constant 0 [/home/jodalyst/vivado/spi_tester_b/spi_tester_b.srcs/sources_1/new/main_system.v:91]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1229.164 ; gain = 96.496 ; free physical = 3802 ; free virtual = 13790
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jodalyst/vivado/spi_tester_b/spi_tester_b.runs/synth_1/.Xil/Vivado-17376-ubuntu/dcp5/clk_wiz_0_in_context.xdc] for cell 'cw'
Finished Parsing XDC File [/home/jodalyst/vivado/spi_tester_b/spi_tester_b.runs/synth_1/.Xil/Vivado-17376-ubuntu/dcp5/clk_wiz_0_in_context.xdc] for cell 'cw'
Parsing XDC File [/home/jodalyst/vivado/spi_tester_b/spi_tester_b.runs/synth_1/.Xil/Vivado-17376-ubuntu/dcp7/ila_0_in_context.xdc] for cell 'myila'
Finished Parsing XDC File [/home/jodalyst/vivado/spi_tester_b/spi_tester_b.runs/synth_1/.Xil/Vivado-17376-ubuntu/dcp7/ila_0_in_context.xdc] for cell 'myila'
Parsing XDC File [/home/jodalyst/project_2/project_2.srcs/constrs_1/imports/XDC/CmodA7_Master.xdc]
Finished Parsing XDC File [/home/jodalyst/project_2/project_2.srcs/constrs_1/imports/XDC/CmodA7_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jodalyst/project_2/project_2.srcs/constrs_1/imports/XDC/CmodA7_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_system_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_system_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1534.156 ; gain = 0.000 ; free physical = 3466 ; free virtual = 13455
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1534.156 ; gain = 401.488 ; free physical = 3639 ; free virtual = 13628
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1534.156 ; gain = 401.488 ; free physical = 3639 ; free virtual = 13628
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sysclk. (constraint file  /home/jodalyst/vivado/spi_tester_b/spi_tester_b.runs/synth_1/.Xil/Vivado-17376-ubuntu/dcp5/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysclk. (constraint file  /home/jodalyst/vivado/spi_tester_b/spi_tester_b.runs/synth_1/.Xil/Vivado-17376-ubuntu/dcp5/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for cw. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for myila. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1534.156 ; gain = 401.488 ; free physical = 3638 ; free virtual = 13627
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'spi_master'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/jodalyst/project_2/project_2.srcs/sources_1/new/spi_master.v:59]
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "busy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element r_reg was removed.  [/home/jodalyst/vivado/spi_tester_b/spi_tester_b.srcs/sources_1/new/main_system.v:53]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/jodalyst/project_2/project_2.srcs/sources_1/new/spi_master.v:59]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/jodalyst/project_2/project_2.srcs/sources_1/new/spi_master.v:59]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                            00000
                 PRERUN1 |                              001 |                            00001
                 PRERUN2 |                              010 |                            00010
                     RUN |                              011 |                            00011
                  FINISH |                              100 |                            00100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'spi_master'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/jodalyst/project_2/project_2.srcs/sources_1/new/spi_master.v:59]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1534.156 ; gain = 401.488 ; free physical = 3631 ; free virtual = 13619
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main_system 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module spi_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element r_reg was removed.  [/home/jodalyst/vivado/spi_tester_b/spi_tester_b.srcs/sources_1/new/main_system.v:53]
WARNING: [Synth 8-3917] design main_system has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design main_system has port led0_g driven by constant 1
WARNING: [Synth 8-3917] design main_system has port led0_r driven by constant 1
WARNING: [Synth 8-3917] design main_system has port pio[2] driven by constant 1
WARNING: [Synth 8-3917] design main_system has port pio[0] driven by constant 0
WARNING: [Synth 8-3331] design main_system has unconnected port btn[1]
WARNING: [Synth 8-3332] Sequential element (buffer_in_reg[0]) is unused and will be removed from module spi_master.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1534.156 ; gain = 401.488 ; free physical = 3622 ; free virtual = 13611
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'cw/clk_out1' to pin 'cw/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1534.156 ; gain = 401.488 ; free physical = 3498 ; free virtual = 13487
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1534.156 ; gain = 401.488 ; free physical = 3497 ; free virtual = 13486
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (clock_counter_reg[4]) is unused and will be removed from module main_system.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1534.156 ; gain = 401.488 ; free physical = 3497 ; free virtual = 13486
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1534.156 ; gain = 401.488 ; free physical = 3497 ; free virtual = 13486
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1534.156 ; gain = 401.488 ; free physical = 3497 ; free virtual = 13486
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1534.156 ; gain = 401.488 ; free physical = 3497 ; free virtual = 13486
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1534.156 ; gain = 401.488 ; free physical = 3497 ; free virtual = 13486
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1534.156 ; gain = 401.488 ; free physical = 3497 ; free virtual = 13486
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1534.156 ; gain = 401.488 ; free physical = 3497 ; free virtual = 13486
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |ila_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |ila_0     |     1|
|3     |CARRY4    |    12|
|4     |LUT1      |    41|
|5     |LUT2      |    31|
|6     |LUT3      |     3|
|7     |LUT4      |     5|
|8     |LUT5      |     5|
|9     |LUT6      |    36|
|10    |FDRE      |   103|
|11    |IBUF      |     3|
|12    |OBUF      |    11|
+------+----------+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |   252|
|2     |  spm    |spi_master |   172|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1534.156 ; gain = 401.488 ; free physical = 3497 ; free virtual = 13486
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1534.156 ; gain = 96.496 ; free physical = 3551 ; free virtual = 13540
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1534.164 ; gain = 401.488 ; free physical = 3551 ; free virtual = 13540
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

29 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1534.164 ; gain = 414.082 ; free physical = 3523 ; free virtual = 13512
INFO: [Common 17-1381] The checkpoint '/home/jodalyst/vivado/spi_tester_b/spi_tester_b.runs/synth_1/main_system.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1558.168 ; gain = 0.000 ; free physical = 3522 ; free virtual = 13511
INFO: [Common 17-206] Exiting Vivado at Tue Oct  3 15:45:30 2017...
