#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Mon Jun 24 19:13:43 2024
# Process ID: 6208
# Log file: C:/Users/PC/Documents/CSA/project/planAhead_run_1/planAhead.log
# Journal file: C:/Users/PC/Documents/CSA/project/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/PC/Documents/CSA/project/pa.fromNetlist.tcl
# create_project -name project -dir "C:/Users/PC/Documents/CSA/project/planAhead_run_1" -part xc6slx9csg324-2
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/PC/Documents/CSA/project/automatic_washing_machine.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/PC/Documents/CSA/project} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "automatic_washing_machine.ucf" [current_fileset -constrset]
Adding file 'C:/Users/PC/Documents/CSA/project/automatic_washing_machine.ucf' to fileset 'constrs_1'
# add_files [list {automatic_washing_machine.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx9csg324-2
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design automatic_washing_machine.ngc ...
WARNING:NetListWriters:298 - No output is written to
   automatic_washing_machine.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file automatic_washing_machine.edif ...
ngc2edif: Total memory usage is 4310408 kilobytes

Parsing EDIF File [./planAhead_run_1/project.data/cache/automatic_washing_machine_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/project.data/cache/automatic_washing_machine_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/csg324/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/Users/PC/Documents/CSA/project/automatic_washing_machine.ucf]
Finished Parsing UCF File [C:/Users/PC/Documents/CSA/project/automatic_washing_machine.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 1 instances

Phase 0 | Netlist Checksum: 8441e569
link_design: Time (s): elapsed = 00:00:18 . Memory (MB): peak = 590.219 ; gain = 138.223
startgroup
set_property package_pin V10 [get_ports clk]
endgroup
startgroup
set_property package_pin V10 [get_ports clk]
endgroup
startgroup
set_property package_pin F17 [get_ports cycle_timeout]
endgroup
startgroup
set_property package_pin F18 [get_ports detergent_added]
endgroup
startgroup
set_property package_pin F16 [get_ports door_close]
endgroup
startgroup
set_property package_pin E18 [get_ports drained]
endgroup
startgroup
set_property package_pin E16 [get_ports door_close]
endgroup
startgroup
set_property package_pin D18 [get_ports filled]
endgroup
set_property package_pin "" [get_ports [list  reset]]
set_property package_pin "" [get_ports [list  motor_on]]
set_property package_pin "" [get_ports [list  reset]]
startgroup
set_property package_pin D17 [get_ports reset]
endgroup
set_property package_pin "" [get_ports [list  spin_timeout]]
set_property package_pin "" [get_ports [list  soap_wash]]
startgroup
set_property package_pin C18 [get_ports spin_timeout]
endgroup
startgroup
set_property package_pin C17 [get_ports start]
endgroup
startgroup
set_property package_pin P15 [get_ports done]
endgroup
startgroup
set_property package_pin P16 [get_ports door_lock]
endgroup
startgroup
set_property package_pin N15 [get_ports drain_value_on]
endgroup
startgroup
set_property package_pin N16 [get_ports fill_value_on]
endgroup
startgroup
set_property package_pin U17 [get_ports motor_on]
endgroup
startgroup
set_property package_pin U18 [get_ports soap_wash]
endgroup
startgroup
set_property package_pin T17 [get_ports water_wash]
endgroup
save_constraints
