// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
//
// ===========================================================

`timescale 1 ns / 1 ps

module dot_alpha_dot_alpha_Pipeline_comp1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        sext_ln393,
        psum_7_address0,
        psum_7_ce0,
        psum_7_we0,
        psum_7_d0,
        psum_7_address1,
        psum_7_ce1,
        psum_7_q1,
        psum_6_address0,
        psum_6_ce0,
        psum_6_we0,
        psum_6_d0,
        psum_6_address1,
        psum_6_ce1,
        psum_6_q1,
        psum_5_address0,
        psum_5_ce0,
        psum_5_we0,
        psum_5_d0,
        psum_5_address1,
        psum_5_ce1,
        psum_5_q1,
        psum_4_address0,
        psum_4_ce0,
        psum_4_we0,
        psum_4_d0,
        psum_4_address1,
        psum_4_ce1,
        psum_4_q1,
        psum_3_address0,
        psum_3_ce0,
        psum_3_we0,
        psum_3_d0,
        psum_3_address1,
        psum_3_ce1,
        psum_3_q1,
        psum_2_address0,
        psum_2_ce0,
        psum_2_we0,
        psum_2_d0,
        psum_2_address1,
        psum_2_ce1,
        psum_2_q1,
        psum_1_address0,
        psum_1_ce0,
        psum_1_we0,
        psum_1_d0,
        psum_1_address1,
        psum_1_ce1,
        psum_1_q1,
        psum_address0,
        psum_ce0,
        psum_we0,
        psum_d0,
        psum_address1,
        psum_ce1,
        psum_q1,
        q1_s_dout,
        q1_s_empty_n,
        q1_s_read,
        q2_s_dout,
        q2_s_empty_n,
        q2_s_read,
        M,
        grp_fu_540_p_din0,
        grp_fu_540_p_din1,
        grp_fu_540_p_opcode,
        grp_fu_540_p_dout0,
        grp_fu_540_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [28:0] sext_ln393;
output  [2:0] psum_7_address0;
output   psum_7_ce0;
output   psum_7_we0;
output  [63:0] psum_7_d0;
output  [2:0] psum_7_address1;
output   psum_7_ce1;
input  [63:0] psum_7_q1;
output  [2:0] psum_6_address0;
output   psum_6_ce0;
output   psum_6_we0;
output  [63:0] psum_6_d0;
output  [2:0] psum_6_address1;
output   psum_6_ce1;
input  [63:0] psum_6_q1;
output  [2:0] psum_5_address0;
output   psum_5_ce0;
output   psum_5_we0;
output  [63:0] psum_5_d0;
output  [2:0] psum_5_address1;
output   psum_5_ce1;
input  [63:0] psum_5_q1;
output  [2:0] psum_4_address0;
output   psum_4_ce0;
output   psum_4_we0;
output  [63:0] psum_4_d0;
output  [2:0] psum_4_address1;
output   psum_4_ce1;
input  [63:0] psum_4_q1;
output  [2:0] psum_3_address0;
output   psum_3_ce0;
output   psum_3_we0;
output  [63:0] psum_3_d0;
output  [2:0] psum_3_address1;
output   psum_3_ce1;
input  [63:0] psum_3_q1;
output  [2:0] psum_2_address0;
output   psum_2_ce0;
output   psum_2_we0;
output  [63:0] psum_2_d0;
output  [2:0] psum_2_address1;
output   psum_2_ce1;
input  [63:0] psum_2_q1;
output  [2:0] psum_1_address0;
output   psum_1_ce0;
output   psum_1_we0;
output  [63:0] psum_1_d0;
output  [2:0] psum_1_address1;
output   psum_1_ce1;
input  [63:0] psum_1_q1;
output  [2:0] psum_address0;
output   psum_ce0;
output   psum_we0;
output  [63:0] psum_d0;
output  [2:0] psum_address1;
output   psum_ce1;
input  [63:0] psum_q1;
input  [512:0] q1_s_dout;
input   q1_s_empty_n;
output   q1_s_read;
input  [512:0] q2_s_dout;
input   q2_s_empty_n;
output   q2_s_read;
input  [31:0] M;
output  [63:0] grp_fu_540_p_din0;
output  [63:0] grp_fu_540_p_din1;
output  [1:0] grp_fu_540_p_opcode;
input  [63:0] grp_fu_540_p_dout0;
output   grp_fu_540_p_ce;

reg ap_idle;
reg psum_7_ce0;
reg psum_7_we0;
reg psum_7_ce1;
reg psum_6_ce0;
reg psum_6_we0;
reg psum_6_ce1;
reg psum_5_ce0;
reg psum_5_we0;
reg psum_5_ce1;
reg psum_4_ce0;
reg psum_4_we0;
reg psum_4_ce1;
reg psum_3_ce0;
reg psum_3_we0;
reg psum_3_ce1;
reg psum_2_ce0;
reg psum_2_we0;
reg psum_2_ce1;
reg psum_1_ce0;
reg psum_1_we0;
reg psum_1_ce1;
reg psum_ce0;
reg psum_we0;
reg psum_ce1;
reg q1_s_read;
reg q2_s_read;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln407_fu_369_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] and_ln413_fu_375_p2;
reg   [0:0] and_ln413_reg_822;
reg   [0:0] and_ln413_reg_822_pp0_iter1_reg;
reg   [0:0] and_ln413_reg_822_pp0_iter2_reg;
reg   [0:0] and_ln413_reg_822_pp0_iter3_reg;
reg   [0:0] and_ln413_reg_822_pp0_iter4_reg;
reg   [0:0] and_ln413_reg_822_pp0_iter5_reg;
reg   [0:0] and_ln413_reg_822_pp0_iter6_reg;
reg   [0:0] and_ln413_reg_822_pp0_iter7_reg;
reg   [0:0] and_ln413_reg_822_pp0_iter8_reg;
reg   [0:0] and_ln413_reg_822_pp0_iter9_reg;
reg   [0:0] and_ln413_reg_822_pp0_iter10_reg;
wire   [63:0] trunc_ln78_fu_385_p1;
reg   [63:0] trunc_ln78_reg_826;
reg   [63:0] tmp_4_reg_831;
reg   [63:0] tmp_5_reg_836;
reg   [63:0] tmp_6_reg_841;
reg   [63:0] tmp_7_reg_846;
reg   [63:0] trunc_ln_reg_851;
reg   [63:0] trunc_ln78_2_reg_856;
reg   [63:0] tmp_3_reg_861;
wire   [63:0] trunc_ln78_1_fu_463_p1;
reg   [63:0] trunc_ln78_1_reg_866;
reg   [63:0] tmp_8_reg_871;
reg   [63:0] tmp_9_reg_876;
reg   [63:0] tmp_s_reg_881;
reg   [63:0] tmp_2_reg_886;
reg   [63:0] trunc_ln78_3_reg_891;
reg   [63:0] trunc_ln78_4_reg_896;
reg   [63:0] tmp_10_reg_901;
wire   [0:0] icmp_ln417_fu_543_p2;
reg   [0:0] icmp_ln417_reg_906;
reg   [0:0] icmp_ln417_reg_906_pp0_iter1_reg;
reg   [0:0] icmp_ln417_reg_906_pp0_iter2_reg;
reg   [0:0] icmp_ln417_reg_906_pp0_iter3_reg;
reg   [0:0] icmp_ln417_reg_906_pp0_iter4_reg;
reg   [0:0] icmp_ln417_reg_906_pp0_iter5_reg;
reg   [0:0] icmp_ln417_reg_906_pp0_iter6_reg;
wire   [0:0] icmp_ln417_1_fu_555_p2;
reg   [0:0] icmp_ln417_1_reg_911;
reg   [0:0] icmp_ln417_1_reg_911_pp0_iter1_reg;
reg   [0:0] icmp_ln417_1_reg_911_pp0_iter2_reg;
reg   [0:0] icmp_ln417_1_reg_911_pp0_iter3_reg;
reg   [0:0] icmp_ln417_1_reg_911_pp0_iter4_reg;
reg   [0:0] icmp_ln417_1_reg_911_pp0_iter5_reg;
reg   [0:0] icmp_ln417_1_reg_911_pp0_iter6_reg;
wire   [0:0] icmp_ln417_2_fu_567_p2;
reg   [0:0] icmp_ln417_2_reg_916;
reg   [0:0] icmp_ln417_2_reg_916_pp0_iter1_reg;
reg   [0:0] icmp_ln417_2_reg_916_pp0_iter2_reg;
reg   [0:0] icmp_ln417_2_reg_916_pp0_iter3_reg;
reg   [0:0] icmp_ln417_2_reg_916_pp0_iter4_reg;
reg   [0:0] icmp_ln417_2_reg_916_pp0_iter5_reg;
reg   [0:0] icmp_ln417_2_reg_916_pp0_iter6_reg;
wire   [0:0] icmp_ln417_3_fu_579_p2;
reg   [0:0] icmp_ln417_3_reg_921;
reg   [0:0] icmp_ln417_3_reg_921_pp0_iter1_reg;
reg   [0:0] icmp_ln417_3_reg_921_pp0_iter2_reg;
reg   [0:0] icmp_ln417_3_reg_921_pp0_iter3_reg;
reg   [0:0] icmp_ln417_3_reg_921_pp0_iter4_reg;
reg   [0:0] icmp_ln417_3_reg_921_pp0_iter5_reg;
reg   [0:0] icmp_ln417_3_reg_921_pp0_iter6_reg;
wire   [0:0] icmp_ln417_4_fu_591_p2;
reg   [0:0] icmp_ln417_4_reg_926;
reg   [0:0] icmp_ln417_4_reg_926_pp0_iter1_reg;
reg   [0:0] icmp_ln417_4_reg_926_pp0_iter2_reg;
reg   [0:0] icmp_ln417_4_reg_926_pp0_iter3_reg;
reg   [0:0] icmp_ln417_4_reg_926_pp0_iter4_reg;
reg   [0:0] icmp_ln417_4_reg_926_pp0_iter5_reg;
reg   [0:0] icmp_ln417_4_reg_926_pp0_iter6_reg;
wire   [0:0] icmp_ln417_5_fu_603_p2;
reg   [0:0] icmp_ln417_5_reg_931;
reg   [0:0] icmp_ln417_5_reg_931_pp0_iter1_reg;
reg   [0:0] icmp_ln417_5_reg_931_pp0_iter2_reg;
reg   [0:0] icmp_ln417_5_reg_931_pp0_iter3_reg;
reg   [0:0] icmp_ln417_5_reg_931_pp0_iter4_reg;
reg   [0:0] icmp_ln417_5_reg_931_pp0_iter5_reg;
reg   [0:0] icmp_ln417_5_reg_931_pp0_iter6_reg;
wire   [0:0] icmp_ln417_6_fu_615_p2;
reg   [0:0] icmp_ln417_6_reg_936;
reg   [0:0] icmp_ln417_6_reg_936_pp0_iter1_reg;
reg   [0:0] icmp_ln417_6_reg_936_pp0_iter2_reg;
reg   [0:0] icmp_ln417_6_reg_936_pp0_iter3_reg;
reg   [0:0] icmp_ln417_6_reg_936_pp0_iter4_reg;
reg   [0:0] icmp_ln417_6_reg_936_pp0_iter5_reg;
reg   [0:0] icmp_ln417_6_reg_936_pp0_iter6_reg;
wire   [0:0] icmp_ln417_7_fu_627_p2;
reg   [0:0] icmp_ln417_7_reg_941;
reg   [0:0] icmp_ln417_7_reg_941_pp0_iter1_reg;
reg   [0:0] icmp_ln417_7_reg_941_pp0_iter2_reg;
reg   [0:0] icmp_ln417_7_reg_941_pp0_iter3_reg;
reg   [0:0] icmp_ln417_7_reg_941_pp0_iter4_reg;
reg   [0:0] icmp_ln417_7_reg_941_pp0_iter5_reg;
reg   [0:0] icmp_ln417_7_reg_941_pp0_iter6_reg;
reg   [2:0] psum_addr_reg_1026;
reg   [2:0] psum_addr_reg_1026_pp0_iter6_reg;
reg   [2:0] psum_addr_reg_1026_pp0_iter7_reg;
reg   [2:0] psum_addr_reg_1026_pp0_iter8_reg;
reg   [2:0] psum_addr_reg_1026_pp0_iter9_reg;
reg   [2:0] psum_addr_reg_1026_pp0_iter10_reg;
reg   [2:0] psum_1_addr_reg_1032;
reg   [2:0] psum_1_addr_reg_1032_pp0_iter6_reg;
reg   [2:0] psum_1_addr_reg_1032_pp0_iter7_reg;
reg   [2:0] psum_1_addr_reg_1032_pp0_iter8_reg;
reg   [2:0] psum_1_addr_reg_1032_pp0_iter9_reg;
reg   [2:0] psum_1_addr_reg_1032_pp0_iter10_reg;
reg   [2:0] psum_2_addr_reg_1038;
reg   [2:0] psum_2_addr_reg_1038_pp0_iter6_reg;
reg   [2:0] psum_2_addr_reg_1038_pp0_iter7_reg;
reg   [2:0] psum_2_addr_reg_1038_pp0_iter8_reg;
reg   [2:0] psum_2_addr_reg_1038_pp0_iter9_reg;
reg   [2:0] psum_2_addr_reg_1038_pp0_iter10_reg;
reg   [2:0] psum_3_addr_reg_1044;
reg   [2:0] psum_3_addr_reg_1044_pp0_iter6_reg;
reg   [2:0] psum_3_addr_reg_1044_pp0_iter7_reg;
reg   [2:0] psum_3_addr_reg_1044_pp0_iter8_reg;
reg   [2:0] psum_3_addr_reg_1044_pp0_iter9_reg;
reg   [2:0] psum_3_addr_reg_1044_pp0_iter10_reg;
reg   [2:0] psum_4_addr_reg_1050;
reg   [2:0] psum_4_addr_reg_1050_pp0_iter6_reg;
reg   [2:0] psum_4_addr_reg_1050_pp0_iter7_reg;
reg   [2:0] psum_4_addr_reg_1050_pp0_iter8_reg;
reg   [2:0] psum_4_addr_reg_1050_pp0_iter9_reg;
reg   [2:0] psum_4_addr_reg_1050_pp0_iter10_reg;
reg   [2:0] psum_5_addr_reg_1056;
reg   [2:0] psum_5_addr_reg_1056_pp0_iter6_reg;
reg   [2:0] psum_5_addr_reg_1056_pp0_iter7_reg;
reg   [2:0] psum_5_addr_reg_1056_pp0_iter8_reg;
reg   [2:0] psum_5_addr_reg_1056_pp0_iter9_reg;
reg   [2:0] psum_5_addr_reg_1056_pp0_iter10_reg;
reg   [2:0] psum_6_addr_reg_1062;
reg   [2:0] psum_6_addr_reg_1062_pp0_iter6_reg;
reg   [2:0] psum_6_addr_reg_1062_pp0_iter7_reg;
reg   [2:0] psum_6_addr_reg_1062_pp0_iter8_reg;
reg   [2:0] psum_6_addr_reg_1062_pp0_iter9_reg;
reg   [2:0] psum_6_addr_reg_1062_pp0_iter10_reg;
reg   [2:0] psum_7_addr_reg_1068;
reg   [2:0] psum_7_addr_reg_1068_pp0_iter6_reg;
reg   [2:0] psum_7_addr_reg_1068_pp0_iter7_reg;
reg   [2:0] psum_7_addr_reg_1068_pp0_iter8_reg;
reg   [2:0] psum_7_addr_reg_1068_pp0_iter9_reg;
reg   [2:0] psum_7_addr_reg_1068_pp0_iter10_reg;
wire   [63:0] grp_fu_320_p2;
reg   [63:0] mul1_reg_1074;
reg   [63:0] psum_load_1_reg_1079;
wire   [63:0] grp_fu_324_p2;
reg   [63:0] mul63_1_reg_1084;
wire   [63:0] grp_fu_328_p2;
reg   [63:0] mul63_2_reg_1089;
wire   [63:0] grp_fu_332_p2;
reg   [63:0] mul63_3_reg_1094;
wire   [63:0] grp_fu_336_p2;
reg   [63:0] mul63_4_reg_1099;
wire   [63:0] grp_fu_340_p2;
reg   [63:0] mul63_5_reg_1104;
wire   [63:0] grp_fu_344_p2;
reg   [63:0] mul63_6_reg_1109;
wire   [63:0] grp_fu_348_p2;
reg   [63:0] mul63_7_reg_1114;
wire   [63:0] select_ln417_fu_748_p3;
wire   [63:0] idxprom66_fu_711_p1;
wire    ap_block_pp0_stage0;
reg   [31:0] idx_fu_96;
wire   [31:0] idx_2_fu_735_p3;
wire    ap_loop_init;
reg   [31:0] i_1_fu_100;
wire   [31:0] i_4_fu_633_p2;
reg   [31:0] ap_sig_allocacmp_i;
wire   [0:0] grp_nbreadreq_fu_116_p3;
wire   [0:0] grp_nbreadreq_fu_124_p3;
wire   [63:0] grp_fu_278_p2;
wire   [63:0] grp_fu_284_p2;
wire   [63:0] grp_fu_290_p2;
wire   [63:0] grp_fu_296_p2;
wire   [63:0] grp_fu_302_p2;
wire   [63:0] grp_fu_308_p2;
wire   [63:0] grp_fu_314_p2;
wire   [63:0] grp_fu_278_p1;
wire   [63:0] grp_fu_284_p1;
wire   [63:0] grp_fu_290_p1;
wire   [63:0] grp_fu_296_p1;
wire   [63:0] grp_fu_302_p1;
wire   [63:0] grp_fu_308_p1;
wire   [63:0] grp_fu_314_p1;
wire   [63:0] grp_fu_320_p0;
wire   [63:0] grp_fu_320_p1;
wire   [63:0] grp_fu_324_p0;
wire   [63:0] grp_fu_324_p1;
wire   [63:0] grp_fu_328_p0;
wire   [63:0] grp_fu_328_p1;
wire   [63:0] grp_fu_332_p0;
wire   [63:0] grp_fu_332_p1;
wire   [63:0] grp_fu_336_p0;
wire   [63:0] grp_fu_336_p1;
wire   [63:0] grp_fu_340_p0;
wire   [63:0] grp_fu_340_p1;
wire   [63:0] grp_fu_344_p0;
wire   [63:0] grp_fu_344_p1;
wire   [63:0] grp_fu_348_p0;
wire   [63:0] grp_fu_348_p1;
wire  signed [31:0] sext_ln393_cast_fu_352_p1;
wire   [31:0] empty_21_fu_537_p2;
wire   [31:0] or_ln417_fu_549_p2;
wire   [31:0] or_ln417_1_fu_561_p2;
wire   [31:0] or_ln417_2_fu_573_p2;
wire   [31:0] or_ln417_3_fu_585_p2;
wire   [31:0] or_ln417_4_fu_597_p2;
wire   [31:0] or_ln417_5_fu_609_p2;
wire   [31:0] or_ln417_6_fu_621_p2;
wire   [31:0] idx_1_fu_723_p2;
wire   [0:0] icmp_ln421_fu_729_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg   [0:0] ap_NS_fsm;
reg    ap_block_pp0;
reg    ap_enable_operation_127;
reg    ap_enable_state6_pp0_iter5_stage0;
reg    ap_enable_operation_147;
reg    ap_enable_state7_pp0_iter6_stage0;
reg    ap_enable_operation_210;
reg    ap_enable_state12_pp0_iter11_stage0;
reg    ap_enable_operation_149;
reg    ap_enable_operation_165;
reg    ap_enable_state8_pp0_iter7_stage0;
reg    ap_enable_operation_212;
reg    ap_enable_operation_151;
reg    ap_enable_operation_168;
reg    ap_enable_operation_214;
reg    ap_enable_operation_153;
reg    ap_enable_operation_171;
reg    ap_enable_operation_216;
reg    ap_enable_operation_155;
reg    ap_enable_operation_174;
reg    ap_enable_operation_218;
reg    ap_enable_operation_157;
reg    ap_enable_operation_177;
reg    ap_enable_operation_220;
reg    ap_enable_operation_159;
reg    ap_enable_operation_180;
reg    ap_enable_operation_222;
reg    ap_enable_operation_161;
reg    ap_enable_operation_183;
reg    ap_enable_operation_224;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_block_pp0_stage0_00001;
reg    ap_condition_1135;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_done_reg = 1'b0;
end

dot_alpha_dadd_64ns_64ns_64_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_5_full_dsp_1_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(psum_1_q1),
    .din1(grp_fu_278_p1),
    .ce(1'b1),
    .dout(grp_fu_278_p2)
);

dot_alpha_dadd_64ns_64ns_64_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_5_full_dsp_1_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(psum_2_q1),
    .din1(grp_fu_284_p1),
    .ce(1'b1),
    .dout(grp_fu_284_p2)
);

dot_alpha_dadd_64ns_64ns_64_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_5_full_dsp_1_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(psum_3_q1),
    .din1(grp_fu_290_p1),
    .ce(1'b1),
    .dout(grp_fu_290_p2)
);

dot_alpha_dadd_64ns_64ns_64_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_5_full_dsp_1_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(psum_4_q1),
    .din1(grp_fu_296_p1),
    .ce(1'b1),
    .dout(grp_fu_296_p2)
);

dot_alpha_dadd_64ns_64ns_64_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_5_full_dsp_1_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(psum_5_q1),
    .din1(grp_fu_302_p1),
    .ce(1'b1),
    .dout(grp_fu_302_p2)
);

dot_alpha_dadd_64ns_64ns_64_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_5_full_dsp_1_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(psum_6_q1),
    .din1(grp_fu_308_p1),
    .ce(1'b1),
    .dout(grp_fu_308_p2)
);

dot_alpha_dadd_64ns_64ns_64_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_5_full_dsp_1_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(psum_7_q1),
    .din1(grp_fu_314_p1),
    .ce(1'b1),
    .dout(grp_fu_314_p2)
);

dot_alpha_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_320_p0),
    .din1(grp_fu_320_p1),
    .ce(1'b1),
    .dout(grp_fu_320_p2)
);

dot_alpha_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_324_p0),
    .din1(grp_fu_324_p1),
    .ce(1'b1),
    .dout(grp_fu_324_p2)
);

dot_alpha_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_328_p0),
    .din1(grp_fu_328_p1),
    .ce(1'b1),
    .dout(grp_fu_328_p2)
);

dot_alpha_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_332_p0),
    .din1(grp_fu_332_p1),
    .ce(1'b1),
    .dout(grp_fu_332_p2)
);

dot_alpha_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_336_p0),
    .din1(grp_fu_336_p1),
    .ce(1'b1),
    .dout(grp_fu_336_p2)
);

dot_alpha_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_340_p0),
    .din1(grp_fu_340_p1),
    .ce(1'b1),
    .dout(grp_fu_340_p2)
);

dot_alpha_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_344_p0),
    .din1(grp_fu_344_p1),
    .ce(1'b1),
    .dout(grp_fu_344_p2)
);

dot_alpha_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_348_p0),
    .din1(grp_fu_348_p1),
    .ce(1'b1),
    .dout(grp_fu_348_p2)
);

dot_alpha_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter10_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((1'b1 == ap_condition_1135)) begin
            i_1_fu_100 <= i_4_fu_633_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_1_fu_100 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            idx_fu_96 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'd1 == and_ln413_reg_822_pp0_iter4_reg))) begin
            idx_fu_96 <= idx_2_fu_735_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln407_fu_369_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln413_reg_822 <= and_ln413_fu_375_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        and_ln413_reg_822_pp0_iter10_reg <= and_ln413_reg_822_pp0_iter9_reg;
        and_ln413_reg_822_pp0_iter2_reg <= and_ln413_reg_822_pp0_iter1_reg;
        and_ln413_reg_822_pp0_iter3_reg <= and_ln413_reg_822_pp0_iter2_reg;
        and_ln413_reg_822_pp0_iter4_reg <= and_ln413_reg_822_pp0_iter3_reg;
        and_ln413_reg_822_pp0_iter5_reg <= and_ln413_reg_822_pp0_iter4_reg;
        and_ln413_reg_822_pp0_iter6_reg <= and_ln413_reg_822_pp0_iter5_reg;
        and_ln413_reg_822_pp0_iter7_reg <= and_ln413_reg_822_pp0_iter6_reg;
        and_ln413_reg_822_pp0_iter8_reg <= and_ln413_reg_822_pp0_iter7_reg;
        and_ln413_reg_822_pp0_iter9_reg <= and_ln413_reg_822_pp0_iter8_reg;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        icmp_ln417_1_reg_911_pp0_iter2_reg <= icmp_ln417_1_reg_911_pp0_iter1_reg;
        icmp_ln417_1_reg_911_pp0_iter3_reg <= icmp_ln417_1_reg_911_pp0_iter2_reg;
        icmp_ln417_1_reg_911_pp0_iter4_reg <= icmp_ln417_1_reg_911_pp0_iter3_reg;
        icmp_ln417_1_reg_911_pp0_iter5_reg <= icmp_ln417_1_reg_911_pp0_iter4_reg;
        icmp_ln417_1_reg_911_pp0_iter6_reg <= icmp_ln417_1_reg_911_pp0_iter5_reg;
        icmp_ln417_2_reg_916_pp0_iter2_reg <= icmp_ln417_2_reg_916_pp0_iter1_reg;
        icmp_ln417_2_reg_916_pp0_iter3_reg <= icmp_ln417_2_reg_916_pp0_iter2_reg;
        icmp_ln417_2_reg_916_pp0_iter4_reg <= icmp_ln417_2_reg_916_pp0_iter3_reg;
        icmp_ln417_2_reg_916_pp0_iter5_reg <= icmp_ln417_2_reg_916_pp0_iter4_reg;
        icmp_ln417_2_reg_916_pp0_iter6_reg <= icmp_ln417_2_reg_916_pp0_iter5_reg;
        icmp_ln417_3_reg_921_pp0_iter2_reg <= icmp_ln417_3_reg_921_pp0_iter1_reg;
        icmp_ln417_3_reg_921_pp0_iter3_reg <= icmp_ln417_3_reg_921_pp0_iter2_reg;
        icmp_ln417_3_reg_921_pp0_iter4_reg <= icmp_ln417_3_reg_921_pp0_iter3_reg;
        icmp_ln417_3_reg_921_pp0_iter5_reg <= icmp_ln417_3_reg_921_pp0_iter4_reg;
        icmp_ln417_3_reg_921_pp0_iter6_reg <= icmp_ln417_3_reg_921_pp0_iter5_reg;
        icmp_ln417_4_reg_926_pp0_iter2_reg <= icmp_ln417_4_reg_926_pp0_iter1_reg;
        icmp_ln417_4_reg_926_pp0_iter3_reg <= icmp_ln417_4_reg_926_pp0_iter2_reg;
        icmp_ln417_4_reg_926_pp0_iter4_reg <= icmp_ln417_4_reg_926_pp0_iter3_reg;
        icmp_ln417_4_reg_926_pp0_iter5_reg <= icmp_ln417_4_reg_926_pp0_iter4_reg;
        icmp_ln417_4_reg_926_pp0_iter6_reg <= icmp_ln417_4_reg_926_pp0_iter5_reg;
        icmp_ln417_5_reg_931_pp0_iter2_reg <= icmp_ln417_5_reg_931_pp0_iter1_reg;
        icmp_ln417_5_reg_931_pp0_iter3_reg <= icmp_ln417_5_reg_931_pp0_iter2_reg;
        icmp_ln417_5_reg_931_pp0_iter4_reg <= icmp_ln417_5_reg_931_pp0_iter3_reg;
        icmp_ln417_5_reg_931_pp0_iter5_reg <= icmp_ln417_5_reg_931_pp0_iter4_reg;
        icmp_ln417_5_reg_931_pp0_iter6_reg <= icmp_ln417_5_reg_931_pp0_iter5_reg;
        icmp_ln417_6_reg_936_pp0_iter2_reg <= icmp_ln417_6_reg_936_pp0_iter1_reg;
        icmp_ln417_6_reg_936_pp0_iter3_reg <= icmp_ln417_6_reg_936_pp0_iter2_reg;
        icmp_ln417_6_reg_936_pp0_iter4_reg <= icmp_ln417_6_reg_936_pp0_iter3_reg;
        icmp_ln417_6_reg_936_pp0_iter5_reg <= icmp_ln417_6_reg_936_pp0_iter4_reg;
        icmp_ln417_6_reg_936_pp0_iter6_reg <= icmp_ln417_6_reg_936_pp0_iter5_reg;
        icmp_ln417_7_reg_941_pp0_iter2_reg <= icmp_ln417_7_reg_941_pp0_iter1_reg;
        icmp_ln417_7_reg_941_pp0_iter3_reg <= icmp_ln417_7_reg_941_pp0_iter2_reg;
        icmp_ln417_7_reg_941_pp0_iter4_reg <= icmp_ln417_7_reg_941_pp0_iter3_reg;
        icmp_ln417_7_reg_941_pp0_iter5_reg <= icmp_ln417_7_reg_941_pp0_iter4_reg;
        icmp_ln417_7_reg_941_pp0_iter6_reg <= icmp_ln417_7_reg_941_pp0_iter5_reg;
        icmp_ln417_reg_906_pp0_iter2_reg <= icmp_ln417_reg_906_pp0_iter1_reg;
        icmp_ln417_reg_906_pp0_iter3_reg <= icmp_ln417_reg_906_pp0_iter2_reg;
        icmp_ln417_reg_906_pp0_iter4_reg <= icmp_ln417_reg_906_pp0_iter3_reg;
        icmp_ln417_reg_906_pp0_iter5_reg <= icmp_ln417_reg_906_pp0_iter4_reg;
        icmp_ln417_reg_906_pp0_iter6_reg <= icmp_ln417_reg_906_pp0_iter5_reg;
        psum_1_addr_reg_1032_pp0_iter10_reg <= psum_1_addr_reg_1032_pp0_iter9_reg;
        psum_1_addr_reg_1032_pp0_iter6_reg <= psum_1_addr_reg_1032;
        psum_1_addr_reg_1032_pp0_iter7_reg <= psum_1_addr_reg_1032_pp0_iter6_reg;
        psum_1_addr_reg_1032_pp0_iter8_reg <= psum_1_addr_reg_1032_pp0_iter7_reg;
        psum_1_addr_reg_1032_pp0_iter9_reg <= psum_1_addr_reg_1032_pp0_iter8_reg;
        psum_2_addr_reg_1038_pp0_iter10_reg <= psum_2_addr_reg_1038_pp0_iter9_reg;
        psum_2_addr_reg_1038_pp0_iter6_reg <= psum_2_addr_reg_1038;
        psum_2_addr_reg_1038_pp0_iter7_reg <= psum_2_addr_reg_1038_pp0_iter6_reg;
        psum_2_addr_reg_1038_pp0_iter8_reg <= psum_2_addr_reg_1038_pp0_iter7_reg;
        psum_2_addr_reg_1038_pp0_iter9_reg <= psum_2_addr_reg_1038_pp0_iter8_reg;
        psum_3_addr_reg_1044_pp0_iter10_reg <= psum_3_addr_reg_1044_pp0_iter9_reg;
        psum_3_addr_reg_1044_pp0_iter6_reg <= psum_3_addr_reg_1044;
        psum_3_addr_reg_1044_pp0_iter7_reg <= psum_3_addr_reg_1044_pp0_iter6_reg;
        psum_3_addr_reg_1044_pp0_iter8_reg <= psum_3_addr_reg_1044_pp0_iter7_reg;
        psum_3_addr_reg_1044_pp0_iter9_reg <= psum_3_addr_reg_1044_pp0_iter8_reg;
        psum_4_addr_reg_1050_pp0_iter10_reg <= psum_4_addr_reg_1050_pp0_iter9_reg;
        psum_4_addr_reg_1050_pp0_iter6_reg <= psum_4_addr_reg_1050;
        psum_4_addr_reg_1050_pp0_iter7_reg <= psum_4_addr_reg_1050_pp0_iter6_reg;
        psum_4_addr_reg_1050_pp0_iter8_reg <= psum_4_addr_reg_1050_pp0_iter7_reg;
        psum_4_addr_reg_1050_pp0_iter9_reg <= psum_4_addr_reg_1050_pp0_iter8_reg;
        psum_5_addr_reg_1056_pp0_iter10_reg <= psum_5_addr_reg_1056_pp0_iter9_reg;
        psum_5_addr_reg_1056_pp0_iter6_reg <= psum_5_addr_reg_1056;
        psum_5_addr_reg_1056_pp0_iter7_reg <= psum_5_addr_reg_1056_pp0_iter6_reg;
        psum_5_addr_reg_1056_pp0_iter8_reg <= psum_5_addr_reg_1056_pp0_iter7_reg;
        psum_5_addr_reg_1056_pp0_iter9_reg <= psum_5_addr_reg_1056_pp0_iter8_reg;
        psum_6_addr_reg_1062_pp0_iter10_reg <= psum_6_addr_reg_1062_pp0_iter9_reg;
        psum_6_addr_reg_1062_pp0_iter6_reg <= psum_6_addr_reg_1062;
        psum_6_addr_reg_1062_pp0_iter7_reg <= psum_6_addr_reg_1062_pp0_iter6_reg;
        psum_6_addr_reg_1062_pp0_iter8_reg <= psum_6_addr_reg_1062_pp0_iter7_reg;
        psum_6_addr_reg_1062_pp0_iter9_reg <= psum_6_addr_reg_1062_pp0_iter8_reg;
        psum_7_addr_reg_1068_pp0_iter10_reg <= psum_7_addr_reg_1068_pp0_iter9_reg;
        psum_7_addr_reg_1068_pp0_iter6_reg <= psum_7_addr_reg_1068;
        psum_7_addr_reg_1068_pp0_iter7_reg <= psum_7_addr_reg_1068_pp0_iter6_reg;
        psum_7_addr_reg_1068_pp0_iter8_reg <= psum_7_addr_reg_1068_pp0_iter7_reg;
        psum_7_addr_reg_1068_pp0_iter9_reg <= psum_7_addr_reg_1068_pp0_iter8_reg;
        psum_addr_reg_1026_pp0_iter10_reg <= psum_addr_reg_1026_pp0_iter9_reg;
        psum_addr_reg_1026_pp0_iter6_reg <= psum_addr_reg_1026;
        psum_addr_reg_1026_pp0_iter7_reg <= psum_addr_reg_1026_pp0_iter6_reg;
        psum_addr_reg_1026_pp0_iter8_reg <= psum_addr_reg_1026_pp0_iter7_reg;
        psum_addr_reg_1026_pp0_iter9_reg <= psum_addr_reg_1026_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln413_reg_822_pp0_iter1_reg <= and_ln413_reg_822;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln417_1_reg_911_pp0_iter1_reg <= icmp_ln417_1_reg_911;
        icmp_ln417_2_reg_916_pp0_iter1_reg <= icmp_ln417_2_reg_916;
        icmp_ln417_3_reg_921_pp0_iter1_reg <= icmp_ln417_3_reg_921;
        icmp_ln417_4_reg_926_pp0_iter1_reg <= icmp_ln417_4_reg_926;
        icmp_ln417_5_reg_931_pp0_iter1_reg <= icmp_ln417_5_reg_931;
        icmp_ln417_6_reg_936_pp0_iter1_reg <= icmp_ln417_6_reg_936;
        icmp_ln417_7_reg_941_pp0_iter1_reg <= icmp_ln417_7_reg_941;
        icmp_ln417_reg_906_pp0_iter1_reg <= icmp_ln417_reg_906;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln407_fu_369_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln413_fu_375_p2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln417_1_reg_911 <= icmp_ln417_1_fu_555_p2;
        icmp_ln417_2_reg_916 <= icmp_ln417_2_fu_567_p2;
        icmp_ln417_3_reg_921 <= icmp_ln417_3_fu_579_p2;
        icmp_ln417_4_reg_926 <= icmp_ln417_4_fu_591_p2;
        icmp_ln417_5_reg_931 <= icmp_ln417_5_fu_603_p2;
        icmp_ln417_6_reg_936 <= icmp_ln417_6_fu_615_p2;
        icmp_ln417_7_reg_941 <= icmp_ln417_7_fu_627_p2;
        icmp_ln417_reg_906 <= icmp_ln417_fu_543_p2;
        tmp_10_reg_901 <= {{q2_s_dout[127:64]}};
        tmp_2_reg_886 <= {{q2_s_dout[383:320]}};
        tmp_3_reg_861 <= {{q1_s_dout[127:64]}};
        tmp_4_reg_831 <= {{q1_s_dout[191:128]}};
        tmp_5_reg_836 <= {{q1_s_dout[255:192]}};
        tmp_6_reg_841 <= {{q1_s_dout[319:256]}};
        tmp_7_reg_846 <= {{q1_s_dout[383:320]}};
        tmp_8_reg_871 <= {{q2_s_dout[191:128]}};
        tmp_9_reg_876 <= {{q2_s_dout[255:192]}};
        tmp_s_reg_881 <= {{q2_s_dout[319:256]}};
        trunc_ln78_1_reg_866 <= trunc_ln78_1_fu_463_p1;
        trunc_ln78_2_reg_856 <= {{q1_s_dout[511:448]}};
        trunc_ln78_3_reg_891 <= {{q2_s_dout[447:384]}};
        trunc_ln78_4_reg_896 <= {{q2_s_dout[511:448]}};
        trunc_ln78_reg_826 <= trunc_ln78_fu_385_p1;
        trunc_ln_reg_851 <= {{q1_s_dout[447:384]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln417_reg_906_pp0_iter5_reg == 1'd1) & (1'd1 == and_ln413_reg_822_pp0_iter5_reg))) begin
        mul1_reg_1074 <= grp_fu_320_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln417_1_reg_911_pp0_iter5_reg == 1'd1) & (1'd1 == and_ln413_reg_822_pp0_iter5_reg))) begin
        mul63_1_reg_1084 <= grp_fu_324_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln417_2_reg_916_pp0_iter5_reg == 1'd1) & (1'd1 == and_ln413_reg_822_pp0_iter5_reg))) begin
        mul63_2_reg_1089 <= grp_fu_328_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln417_3_reg_921_pp0_iter5_reg == 1'd1) & (1'd1 == and_ln413_reg_822_pp0_iter5_reg))) begin
        mul63_3_reg_1094 <= grp_fu_332_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln417_4_reg_926_pp0_iter5_reg == 1'd1) & (1'd1 == and_ln413_reg_822_pp0_iter5_reg))) begin
        mul63_4_reg_1099 <= grp_fu_336_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln417_5_reg_931_pp0_iter5_reg == 1'd1) & (1'd1 == and_ln413_reg_822_pp0_iter5_reg))) begin
        mul63_5_reg_1104 <= grp_fu_340_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln417_6_reg_936_pp0_iter5_reg == 1'd1) & (1'd1 == and_ln413_reg_822_pp0_iter5_reg))) begin
        mul63_6_reg_1109 <= grp_fu_344_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln417_7_reg_941_pp0_iter5_reg == 1'd1) & (1'd1 == and_ln413_reg_822_pp0_iter5_reg))) begin
        mul63_7_reg_1114 <= grp_fu_348_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln413_reg_822_pp0_iter4_reg))) begin
        psum_1_addr_reg_1032 <= idxprom66_fu_711_p1;
        psum_2_addr_reg_1038 <= idxprom66_fu_711_p1;
        psum_3_addr_reg_1044 <= idxprom66_fu_711_p1;
        psum_4_addr_reg_1050 <= idxprom66_fu_711_p1;
        psum_5_addr_reg_1056 <= idxprom66_fu_711_p1;
        psum_6_addr_reg_1062 <= idxprom66_fu_711_p1;
        psum_7_addr_reg_1068 <= idxprom66_fu_711_p1;
        psum_addr_reg_1026 <= idxprom66_fu_711_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'd1 == and_ln413_reg_822_pp0_iter5_reg))) begin
        psum_load_1_reg_1079 <= psum_q1;
    end
end

always @ (*) begin
    if (((icmp_ln407_fu_369_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter10_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i = 32'd0;
    end else begin
        ap_sig_allocacmp_i = i_1_fu_100;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        psum_1_ce0 = 1'b1;
    end else begin
        psum_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        psum_1_ce1 = 1'b1;
    end else begin
        psum_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'd1 == and_ln413_reg_822_pp0_iter10_reg))) begin
        psum_1_we0 = 1'b1;
    end else begin
        psum_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        psum_2_ce0 = 1'b1;
    end else begin
        psum_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        psum_2_ce1 = 1'b1;
    end else begin
        psum_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'd1 == and_ln413_reg_822_pp0_iter10_reg))) begin
        psum_2_we0 = 1'b1;
    end else begin
        psum_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        psum_3_ce0 = 1'b1;
    end else begin
        psum_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        psum_3_ce1 = 1'b1;
    end else begin
        psum_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'd1 == and_ln413_reg_822_pp0_iter10_reg))) begin
        psum_3_we0 = 1'b1;
    end else begin
        psum_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        psum_4_ce0 = 1'b1;
    end else begin
        psum_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        psum_4_ce1 = 1'b1;
    end else begin
        psum_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'd1 == and_ln413_reg_822_pp0_iter10_reg))) begin
        psum_4_we0 = 1'b1;
    end else begin
        psum_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        psum_5_ce0 = 1'b1;
    end else begin
        psum_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        psum_5_ce1 = 1'b1;
    end else begin
        psum_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'd1 == and_ln413_reg_822_pp0_iter10_reg))) begin
        psum_5_we0 = 1'b1;
    end else begin
        psum_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        psum_6_ce0 = 1'b1;
    end else begin
        psum_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        psum_6_ce1 = 1'b1;
    end else begin
        psum_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'd1 == and_ln413_reg_822_pp0_iter10_reg))) begin
        psum_6_we0 = 1'b1;
    end else begin
        psum_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        psum_7_ce0 = 1'b1;
    end else begin
        psum_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        psum_7_ce1 = 1'b1;
    end else begin
        psum_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'd1 == and_ln413_reg_822_pp0_iter10_reg))) begin
        psum_7_we0 = 1'b1;
    end else begin
        psum_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        psum_ce0 = 1'b1;
    end else begin
        psum_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        psum_ce1 = 1'b1;
    end else begin
        psum_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'd1 == and_ln413_reg_822_pp0_iter10_reg))) begin
        psum_we0 = 1'b1;
    end else begin
        psum_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln407_fu_369_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln413_fu_375_p2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (q1_s_empty_n == 1'b1))) begin
        q1_s_read = 1'b1;
    end else begin
        q1_s_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln407_fu_369_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln413_fu_375_p2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (q2_s_empty_n == 1'b1))) begin
        q2_s_read = 1'b1;
    end else begin
        q2_s_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign and_ln413_fu_375_p2 = (grp_nbreadreq_fu_124_p3 & grp_nbreadreq_fu_116_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1135 = ((icmp_ln407_fu_369_p2 == 1'd1) & (1'd1 == and_ln413_fu_375_p2) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_enable_operation_127 = (1'd1 == and_ln413_reg_822_pp0_iter4_reg);
end

always @ (*) begin
    ap_enable_operation_147 = (1'd1 == and_ln413_reg_822_pp0_iter5_reg);
end

always @ (*) begin
    ap_enable_operation_149 = (1'd1 == and_ln413_reg_822_pp0_iter5_reg);
end

always @ (*) begin
    ap_enable_operation_151 = (1'd1 == and_ln413_reg_822_pp0_iter5_reg);
end

always @ (*) begin
    ap_enable_operation_153 = (1'd1 == and_ln413_reg_822_pp0_iter5_reg);
end

always @ (*) begin
    ap_enable_operation_155 = (1'd1 == and_ln413_reg_822_pp0_iter5_reg);
end

always @ (*) begin
    ap_enable_operation_157 = (1'd1 == and_ln413_reg_822_pp0_iter5_reg);
end

always @ (*) begin
    ap_enable_operation_159 = (1'd1 == and_ln413_reg_822_pp0_iter5_reg);
end

always @ (*) begin
    ap_enable_operation_161 = (1'd1 == and_ln413_reg_822_pp0_iter5_reg);
end

always @ (*) begin
    ap_enable_operation_165 = (1'd1 == and_ln413_reg_822_pp0_iter6_reg);
end

always @ (*) begin
    ap_enable_operation_168 = (1'd1 == and_ln413_reg_822_pp0_iter6_reg);
end

always @ (*) begin
    ap_enable_operation_171 = (1'd1 == and_ln413_reg_822_pp0_iter6_reg);
end

always @ (*) begin
    ap_enable_operation_174 = (1'd1 == and_ln413_reg_822_pp0_iter6_reg);
end

always @ (*) begin
    ap_enable_operation_177 = (1'd1 == and_ln413_reg_822_pp0_iter6_reg);
end

always @ (*) begin
    ap_enable_operation_180 = (1'd1 == and_ln413_reg_822_pp0_iter6_reg);
end

always @ (*) begin
    ap_enable_operation_183 = (1'd1 == and_ln413_reg_822_pp0_iter6_reg);
end

always @ (*) begin
    ap_enable_operation_210 = (1'd1 == and_ln413_reg_822_pp0_iter10_reg);
end

always @ (*) begin
    ap_enable_operation_212 = (1'd1 == and_ln413_reg_822_pp0_iter10_reg);
end

always @ (*) begin
    ap_enable_operation_214 = (1'd1 == and_ln413_reg_822_pp0_iter10_reg);
end

always @ (*) begin
    ap_enable_operation_216 = (1'd1 == and_ln413_reg_822_pp0_iter10_reg);
end

always @ (*) begin
    ap_enable_operation_218 = (1'd1 == and_ln413_reg_822_pp0_iter10_reg);
end

always @ (*) begin
    ap_enable_operation_220 = (1'd1 == and_ln413_reg_822_pp0_iter10_reg);
end

always @ (*) begin
    ap_enable_operation_222 = (1'd1 == and_ln413_reg_822_pp0_iter10_reg);
end

always @ (*) begin
    ap_enable_operation_224 = (1'd1 == and_ln413_reg_822_pp0_iter10_reg);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

always @ (*) begin
    ap_enable_state12_pp0_iter11_stage0 = ((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state6_pp0_iter5_stage0 = ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state7_pp0_iter6_stage0 = ((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state8_pp0_iter7_stage0 = ((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign empty_21_fu_537_p2 = ap_sig_allocacmp_i << 32'd3;

assign grp_fu_278_p1 = ((icmp_ln417_1_reg_911_pp0_iter6_reg[0:0] == 1'b1) ? mul63_1_reg_1084 : 64'd0);

assign grp_fu_284_p1 = ((icmp_ln417_2_reg_916_pp0_iter6_reg[0:0] == 1'b1) ? mul63_2_reg_1089 : 64'd0);

assign grp_fu_290_p1 = ((icmp_ln417_3_reg_921_pp0_iter6_reg[0:0] == 1'b1) ? mul63_3_reg_1094 : 64'd0);

assign grp_fu_296_p1 = ((icmp_ln417_4_reg_926_pp0_iter6_reg[0:0] == 1'b1) ? mul63_4_reg_1099 : 64'd0);

assign grp_fu_302_p1 = ((icmp_ln417_5_reg_931_pp0_iter6_reg[0:0] == 1'b1) ? mul63_5_reg_1104 : 64'd0);

assign grp_fu_308_p1 = ((icmp_ln417_6_reg_936_pp0_iter6_reg[0:0] == 1'b1) ? mul63_6_reg_1109 : 64'd0);

assign grp_fu_314_p1 = ((icmp_ln417_7_reg_941_pp0_iter6_reg[0:0] == 1'b1) ? mul63_7_reg_1114 : 64'd0);

assign grp_fu_320_p0 = trunc_ln78_reg_826;

assign grp_fu_320_p1 = trunc_ln78_1_reg_866;

assign grp_fu_324_p0 = tmp_3_reg_861;

assign grp_fu_324_p1 = tmp_10_reg_901;

assign grp_fu_328_p0 = tmp_4_reg_831;

assign grp_fu_328_p1 = tmp_8_reg_871;

assign grp_fu_332_p0 = tmp_5_reg_836;

assign grp_fu_332_p1 = tmp_9_reg_876;

assign grp_fu_336_p0 = tmp_6_reg_841;

assign grp_fu_336_p1 = tmp_s_reg_881;

assign grp_fu_340_p0 = tmp_7_reg_846;

assign grp_fu_340_p1 = tmp_2_reg_886;

assign grp_fu_344_p0 = trunc_ln_reg_851;

assign grp_fu_344_p1 = trunc_ln78_3_reg_891;

assign grp_fu_348_p0 = trunc_ln78_2_reg_856;

assign grp_fu_348_p1 = trunc_ln78_4_reg_896;

assign grp_fu_540_p_ce = 1'b1;

assign grp_fu_540_p_din0 = psum_load_1_reg_1079;

assign grp_fu_540_p_din1 = select_ln417_fu_748_p3;

assign grp_fu_540_p_opcode = 2'd0;

assign grp_nbreadreq_fu_116_p3 = q1_s_empty_n;

assign grp_nbreadreq_fu_124_p3 = q2_s_empty_n;

assign i_4_fu_633_p2 = (ap_sig_allocacmp_i + 32'd1);

assign icmp_ln407_fu_369_p2 = (($signed(ap_sig_allocacmp_i) < $signed(sext_ln393_cast_fu_352_p1)) ? 1'b1 : 1'b0);

assign icmp_ln417_1_fu_555_p2 = (($signed(or_ln417_fu_549_p2) < $signed(M)) ? 1'b1 : 1'b0);

assign icmp_ln417_2_fu_567_p2 = (($signed(or_ln417_1_fu_561_p2) < $signed(M)) ? 1'b1 : 1'b0);

assign icmp_ln417_3_fu_579_p2 = (($signed(or_ln417_2_fu_573_p2) < $signed(M)) ? 1'b1 : 1'b0);

assign icmp_ln417_4_fu_591_p2 = (($signed(or_ln417_3_fu_585_p2) < $signed(M)) ? 1'b1 : 1'b0);

assign icmp_ln417_5_fu_603_p2 = (($signed(or_ln417_4_fu_597_p2) < $signed(M)) ? 1'b1 : 1'b0);

assign icmp_ln417_6_fu_615_p2 = (($signed(or_ln417_5_fu_609_p2) < $signed(M)) ? 1'b1 : 1'b0);

assign icmp_ln417_7_fu_627_p2 = (($signed(or_ln417_6_fu_621_p2) < $signed(M)) ? 1'b1 : 1'b0);

assign icmp_ln417_fu_543_p2 = (($signed(empty_21_fu_537_p2) < $signed(M)) ? 1'b1 : 1'b0);

assign icmp_ln421_fu_729_p2 = ((idx_1_fu_723_p2 == 32'd7) ? 1'b1 : 1'b0);

assign idx_1_fu_723_p2 = (idx_fu_96 + 32'd1);

assign idx_2_fu_735_p3 = ((icmp_ln421_fu_729_p2[0:0] == 1'b1) ? 32'd0 : idx_1_fu_723_p2);

assign idxprom66_fu_711_p1 = idx_fu_96;

assign or_ln417_1_fu_561_p2 = (empty_21_fu_537_p2 | 32'd2);

assign or_ln417_2_fu_573_p2 = (empty_21_fu_537_p2 | 32'd3);

assign or_ln417_3_fu_585_p2 = (empty_21_fu_537_p2 | 32'd4);

assign or_ln417_4_fu_597_p2 = (empty_21_fu_537_p2 | 32'd5);

assign or_ln417_5_fu_609_p2 = (empty_21_fu_537_p2 | 32'd6);

assign or_ln417_6_fu_621_p2 = (empty_21_fu_537_p2 | 32'd7);

assign or_ln417_fu_549_p2 = (empty_21_fu_537_p2 | 32'd1);

assign psum_1_address0 = psum_1_addr_reg_1032_pp0_iter10_reg;

assign psum_1_address1 = psum_1_addr_reg_1032;

assign psum_1_d0 = grp_fu_278_p2;

assign psum_2_address0 = psum_2_addr_reg_1038_pp0_iter10_reg;

assign psum_2_address1 = psum_2_addr_reg_1038;

assign psum_2_d0 = grp_fu_284_p2;

assign psum_3_address0 = psum_3_addr_reg_1044_pp0_iter10_reg;

assign psum_3_address1 = psum_3_addr_reg_1044;

assign psum_3_d0 = grp_fu_290_p2;

assign psum_4_address0 = psum_4_addr_reg_1050_pp0_iter10_reg;

assign psum_4_address1 = psum_4_addr_reg_1050;

assign psum_4_d0 = grp_fu_296_p2;

assign psum_5_address0 = psum_5_addr_reg_1056_pp0_iter10_reg;

assign psum_5_address1 = psum_5_addr_reg_1056;

assign psum_5_d0 = grp_fu_302_p2;

assign psum_6_address0 = psum_6_addr_reg_1062_pp0_iter10_reg;

assign psum_6_address1 = psum_6_addr_reg_1062;

assign psum_6_d0 = grp_fu_308_p2;

assign psum_7_address0 = psum_7_addr_reg_1068_pp0_iter10_reg;

assign psum_7_address1 = psum_7_addr_reg_1068;

assign psum_7_d0 = grp_fu_314_p2;

assign psum_address0 = psum_addr_reg_1026_pp0_iter10_reg;

assign psum_address1 = idxprom66_fu_711_p1;

assign psum_d0 = grp_fu_540_p_dout0;

assign select_ln417_fu_748_p3 = ((icmp_ln417_reg_906_pp0_iter6_reg[0:0] == 1'b1) ? mul1_reg_1074 : 64'd0);

assign sext_ln393_cast_fu_352_p1 = $signed(sext_ln393);

assign trunc_ln78_1_fu_463_p1 = q2_s_dout[63:0];

assign trunc_ln78_fu_385_p1 = q1_s_dout[63:0];

endmodule //dot_alpha_dot_alpha_Pipeline_comp1
