// Seed: 3375515033
module module_0;
  always @(posedge (0) or posedge 1) begin
    if (1) begin
      id_1 <= 1'b0;
    end
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = 1'd0;
  module_0();
endmodule
