4:27:39 AM - ARM Physical IP, Inc.
4:27:39 AM - SunOS CC 5.9 Generic_117171-07 sun4u sparc SUNW,Ultra-Enterprise
4:27:39 AM - Version 2005Q3V1
4:27:39 AM - GUI version 4.58.20
4:27:39 AM - 
4:27:39 AM - CONFIDENTIAL AND PROPRIETARY SOFTWARE OF ARM PHYSICAL IP, INC.
4:27:39 AM - 
4:27:39 AM - Copyright (c) 1993 - 2002 ARM Physical IP, Inc.  All Rights Reserved.
4:27:39 AM - 
4:27:39 AM - Use of this Software is subject to the terms and conditions of the
4:27:39 AM - applicable license agreement with ARM Physical IP, Inc. 
4:27:39 AM - In addition, this Software is protected by patents, copyright law 
4:27:39 AM - and international treaties.
4:27:39 AM - 
4:27:39 AM - The copyright notice(s) in this Software does not indicate actual or
4:27:39 AM - intended publication of this Software.
4:27:39 AM - 
4:27:39 AM - High Speed/Density Single-Port SRAM, SMIC 0.18um Logic018 Process
4:27:39 AM - 
4:27:39 AM - Log file is ACI.log
4:27:39 AM - 
4:30:39 AM - ASCII Datatable updated
4:38:59 AM - command: /export/home/SMIC180nm_MC/MEM_IP_20MHz/RA1SHD8192X64/../../ra1shd/bin/ra1shd postscript -instname RA1SHD8192X64 -words 8192 -bits 64 -frequency 20 -ring_width 2 -mux 16 -drive 12 -write_mask on -wp_size 8 -top_layer met6 -power_type rings -horiz met3 -vert met4 -cust_comment "" -left_bus_delim "[" -right_bus_delim "]" -pwr_gnd_rename "VDD:VDD,GND:VSS" -prefix "" -pin_space 0.0 -name_case upper -check_instname on -diodes on -inside_ring_type GND -asvm on
4:39:01 AM - PostScript Datasheet generator succeeded, created:
4:39:01 AM -    RA1SHD8192X64.ps
4:39:01 AM - command: /export/home/SMIC180nm_MC/MEM_IP_20MHz/RA1SHD8192X64/../../ra1shd/bin/ra1shd ascii -instname RA1SHD8192X64 -words 8192 -bits 64 -frequency 20 -ring_width 2 -mux 16 -drive 12 -write_mask on -wp_size 8 -top_layer met6 -power_type rings -horiz met3 -vert met4 -cust_comment "" -left_bus_delim "[" -right_bus_delim "]" -pwr_gnd_rename "VDD:VDD,GND:VSS" -prefix "" -pin_space 0.0 -name_case upper -check_instname on -diodes on -inside_ring_type GND -asvm on
4:39:03 AM - ASCII Datatable generator succeeded, created:
4:39:03 AM -    RA1SHD8192X64.dat
4:39:03 AM - command: /export/home/SMIC180nm_MC/MEM_IP_20MHz/RA1SHD8192X64/../../ra1shd/bin/ra1shd verilog -instname RA1SHD8192X64 -words 8192 -bits 64 -frequency 20 -ring_width 2 -mux 16 -drive 12 -write_mask on -wp_size 8 -top_layer met6 -power_type rings -horiz met3 -vert met4 -cust_comment "" -left_bus_delim "[" -right_bus_delim "]" -pwr_gnd_rename "VDD:VDD,GND:VSS" -prefix "" -pin_space 0.0 -name_case upper -check_instname on -diodes on -inside_ring_type GND -asvm on
4:39:04 AM - Verilog Model generator succeeded, created:
4:39:04 AM -    RA1SHD8192X64.v
4:39:05 AM - command: /export/home/SMIC180nm_MC/MEM_IP_20MHz/RA1SHD8192X64/../../ra1shd/bin/ra1shd vhdl -instname RA1SHD8192X64 -words 8192 -bits 64 -frequency 20 -ring_width 2 -mux 16 -drive 12 -write_mask on -wp_size 8 -top_layer met6 -power_type rings -horiz met3 -vert met4 -cust_comment "" -left_bus_delim "[" -right_bus_delim "]" -pwr_gnd_rename "VDD:VDD,GND:VSS" -prefix "" -pin_space 0.0 -name_case upper -check_instname on -diodes on -inside_ring_type GND -asvm on
4:39:05 AM - VHDL Model generator succeeded, created:
4:39:05 AM -    RA1SHD8192X64.vhd
4:39:06 AM - command: /export/home/SMIC180nm_MC/MEM_IP_20MHz/RA1SHD8192X64/../../ra1shd/bin/ra1shd synopsys -instname RA1SHD8192X64 -words 8192 -bits 64 -frequency 20 -ring_width 2 -mux 16 -drive 12 -write_mask on -wp_size 8 -top_layer met6 -power_type rings -horiz met3 -vert met4 -cust_comment "" -left_bus_delim "[" -right_bus_delim "]" -pwr_gnd_rename "VDD:VDD,GND:VSS" -prefix "" -pin_space 0.0 -name_case upper -check_instname on -diodes on -inside_ring_type GND -asvm on -libname USERLIB
4:39:42 AM - Synopsys Model generator succeeded, created:
4:39:42 AM -    RA1SHD8192X64_fast@-40C_syn.lib
4:39:42 AM -    RA1SHD8192X64_fast@0C_syn.lib
4:39:42 AM -    RA1SHD8192X64_typical_syn.lib
4:39:42 AM -    RA1SHD8192X64_slow_syn.lib
4:39:42 AM - command: /export/home/SMIC180nm_MC/MEM_IP_20MHz/RA1SHD8192X64/../../ra1shd/bin/ra1shd primetime -instname RA1SHD8192X64 -words 8192 -bits 64 -frequency 20 -ring_width 2 -mux 16 -drive 12 -write_mask on -wp_size 8 -top_layer met6 -power_type rings -horiz met3 -vert met4 -cust_comment "" -left_bus_delim "[" -right_bus_delim "]" -pwr_gnd_rename "VDD:VDD,GND:VSS" -prefix "" -pin_space 0.0 -name_case upper -check_instname on -diodes on -inside_ring_type GND -asvm on
4:40:18 AM - PrimeTime Model generator succeeded, created:
4:40:18 AM -    RA1SHD8192X64_fast@-40C.data
4:40:18 AM -    RA1SHD8192X64_fast@0C.data
4:40:18 AM -    RA1SHD8192X64_typical.data
4:40:18 AM -    RA1SHD8192X64_slow.data
4:40:18 AM -    RA1SHD8192X64.mod
4:40:18 AM - command: /export/home/SMIC180nm_MC/MEM_IP_20MHz/RA1SHD8192X64/../../ra1shd/bin/ra1shd tlf -instname RA1SHD8192X64 -words 8192 -bits 64 -frequency 20 -ring_width 2 -mux 16 -drive 12 -write_mask on -wp_size 8 -top_layer met6 -power_type rings -horiz met3 -vert met4 -cust_comment "" -left_bus_delim "[" -right_bus_delim "]" -pwr_gnd_rename "VDD:VDD,GND:VSS" -prefix "" -pin_space 0.0 -name_case upper -check_instname on -diodes on -inside_ring_type GND -asvm on -libname USERLIB
4:41:46 AM - TLF Model generator succeeded, created:
4:41:46 AM -    RA1SHD8192X64_fast@-40C.tlf
4:41:46 AM -    RA1SHD8192X64_fast@0C.tlf
4:41:46 AM -    RA1SHD8192X64_typical.tlf
4:41:46 AM -    RA1SHD8192X64_slow.tlf
4:41:47 AM - command: /export/home/SMIC180nm_MC/MEM_IP_20MHz/RA1SHD8192X64/../../ra1shd/bin/ra1shd vclef-fp -instname RA1SHD8192X64 -words 8192 -bits 64 -frequency 20 -ring_width 2 -mux 16 -drive 12 -write_mask on -wp_size 8 -top_layer met6 -power_type rings -horiz met3 -vert met4 -cust_comment "" -left_bus_delim "[" -right_bus_delim "]" -pwr_gnd_rename "VDD:VDD,GND:VSS" -prefix "" -pin_space 0.0 -name_case upper -check_instname on -diodes on -inside_ring_type GND -asvm on -inst2ring blockages -site_def off
4:43:02 AM - VCLEF Footprint generator succeeded, created:
4:43:02 AM -    RA1SHD8192X64.vclef
4:43:02 AM - command: /export/home/SMIC180nm_MC/MEM_IP_20MHz/RA1SHD8192X64/../../ra1shd/bin/ra1shd gds2 -instname RA1SHD8192X64 -words 8192 -bits 64 -frequency 20 -ring_width 2 -mux 16 -drive 12 -write_mask on -wp_size 8 -top_layer met6 -power_type rings -horiz met3 -vert met4 -cust_comment "" -left_bus_delim "[" -right_bus_delim "]" -pwr_gnd_rename "VDD:VDD,GND:VSS" -prefix "" -pin_space 0.0 -name_case upper -check_instname on -diodes on -inside_ring_type GND -asvm on
4:45:02 AM - GDSII Layout generator succeeded, created:
4:45:02 AM -    RA1SHD8192X64.gds2
4:45:02 AM - command: /export/home/SMIC180nm_MC/MEM_IP_20MHz/RA1SHD8192X64/../../ra1shd/bin/ra1shd lvs -instname RA1SHD8192X64 -words 8192 -bits 64 -frequency 20 -ring_width 2 -mux 16 -drive 12 -write_mask on -wp_size 8 -top_layer met6 -power_type rings -horiz met3 -vert met4 -cust_comment "" -left_bus_delim "[" -right_bus_delim "]" -pwr_gnd_rename "VDD:VDD,GND:VSS" -prefix "" -pin_space 0.0 -name_case upper -check_instname on -diodes on -inside_ring_type GND -asvm on
4:45:35 AM - LVS Netlist generator succeeded, created:
4:45:35 AM -    RA1SHD8192X64.cdl
4:45:36 AM - command: /export/home/SMIC180nm_MC/MEM_IP_20MHz/RA1SHD8192X64/../../ra1shd/bin/ra1shd tmax -instname RA1SHD8192X64 -words 8192 -bits 64 -frequency 20 -ring_width 2 -mux 16 -drive 12 -write_mask on -wp_size 8 -top_layer met6 -power_type rings -horiz met3 -vert met4 -cust_comment "" -left_bus_delim "[" -right_bus_delim "]" -pwr_gnd_rename "VDD:VDD,GND:VSS" -prefix "" -pin_space 0.0 -name_case upper -check_instname on -diodes on -inside_ring_type GND -asvm on
4:45:37 AM - TetraMax Model generator succeeded, created:
4:45:37 AM -    RA1SHD8192X64.tv
