$date
	Fri Nov 03 02:31:54 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module frequency_divider_tb $end
$var wire 1 ! Clk_op $end
$var reg 1 " Clk $end
$var reg 4 # DivBy [3:0] $end
$var integer 32 $ i [31:0] $end
$scope module fqd $end
$var wire 1 " Clk $end
$var wire 4 % DivBy [3:0] $end
$var parameter 32 & BIT_IN_DIVIDE $end
$var reg 1 ! Clk_op $end
$var reg 4 ' count [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 &
$end
#0
$dumpvars
b0 '
b100 %
b0 $
b100 #
x"
0!
$end
#10
b1 '
0"
#20
b1 $
1"
#30
b10 '
0"
#40
b10 $
1"
#50
b11 '
0"
#60
b11 $
1"
#70
b0 '
1!
0"
#80
b100 $
1"
#90
b1 '
0"
#100
b101 $
1"
#110
b10 '
0"
#120
b110 $
1"
#130
b11 '
0"
#140
b111 $
1"
#150
b0 '
0!
0"
#160
b1000 $
1"
#170
b1 '
0"
#180
b1001 $
1"
#190
b10 '
0"
#200
b1010 $
1"
#210
b11 '
0"
#220
b1011 $
1"
#230
b0 '
1!
0"
#240
b1100 $
1"
#250
b1 '
0"
#260
b1101 $
1"
#270
b10 '
0"
#280
b1110 $
1"
#290
b11 '
0"
#300
b1111 $
1"
#310
b0 '
0!
0"
#320
b10000 $
1"
#330
b1 '
0"
#340
b10001 $
1"
#350
b10 '
0"
#360
b10010 $
1"
#370
b11 '
0"
#380
b10011 $
1"
#390
b0 '
1!
0"
#400
b10100 $
1"
#410
b1 '
0"
#420
b10101 $
1"
#430
b10 '
0"
#440
b10110 $
1"
#450
b11 '
0"
#460
b10111 $
1"
#470
b0 '
0!
0"
#480
b11000 $
1"
#490
b1 '
0"
#500
b11001 $
1"
#510
b10 '
0"
#520
b11010 $
1"
#530
b11 '
0"
#540
b11011 $
1"
#550
b0 '
1!
0"
#560
b11100 $
1"
#570
b1 '
0"
#580
b11101 $
1"
#590
b10 '
0"
#600
b11110 $
1"
#610
b11 '
0"
#620
b11111 $
1"
#630
b0 '
0!
0"
#640
b100000 $
1"
