

================================================================
== Vivado HLS Report for 'processImage'
================================================================
* Date:           Thu Dec 19 03:48:26 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        base1
* Solution:       solution5
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    10.283|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  786953|  786953|  786953|  786953|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |  786437|  786437|         9|          3|          1|  262144|    yes   |
        |- Loop 2  |     513|     513|         1|          -|          -|     513|    no    |
        +----------+--------+--------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 3, D = 9, States = { 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	11  / (exitcond2)
	3  / (!exitcond2)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	2  / true
11 --> 
	12  / true
12 --> 
	12  / (!exitcond)

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i6* %outStream_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecInterface(i5* %outStream_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecInterface(i1* %outStream_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecInterface(i2* %outStream_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecInterface(i1* %outStream_V_strb_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecInterface(i1* %outStream_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %outStream_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecInterface(i6* %inStream_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecInterface(i5* %inStream_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecInterface(i1* %inStream_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecInterface(i2* %inStream_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecInterface(i1* %inStream_V_strb_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecInterface(i1* %inStream_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %inStream_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %kernel_8), !map !103"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %kernel_7), !map !109"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %kernel_6), !map !115"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %kernel_5), !map !121"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %kernel_4), !map !127"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %kernel_3), !map !133"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %kernel_2), !map !139"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %kernel_1), !map !145"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %kernel_0), !map !151"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %inStream_V_data_V), !map !157"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_keep_V), !map !161"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_strb_V), !map !165"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %inStream_V_user_V), !map !169"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_last_V), !map !173"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %inStream_V_id_V), !map !177"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %inStream_V_dest_V), !map !181"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %outStream_V_data_V), !map !185"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_keep_V), !map !189"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_strb_V), !map !193"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %outStream_V_user_V), !map !197"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_last_V), !map !201"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %outStream_V_id_V), !map !205"   --->   Operation 48 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %outStream_V_dest_V), !map !209"   --->   Operation 49 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @processImage_str) nounwind"   --->   Operation 50 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%lineBuff_val_0 = alloca [512 x i8], align 1" [core_base.cpp:11]   --->   Operation 51 'alloca' 'lineBuff_val_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%lineBuff_val_1 = alloca [512 x i8], align 1" [core_base.cpp:11]   --->   Operation 52 'alloca' 'lineBuff_val_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%lineBuff_val_2 = alloca [512 x i8], align 1" [core_base.cpp:11]   --->   Operation 53 'alloca' 'lineBuff_val_2' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%rbegin_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([63 x i8]* @hls_KD_KD_LineBuffe) nounwind" [D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:627->core_base.cpp:11]   --->   Operation 54 'specregionbegin' 'rbegin_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%rend_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([63 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i) nounwind" [D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:627->core_base.cpp:11]   --->   Operation 55 'specregionend' 'rend_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (1.76ns)   --->   "br label %1" [core_base.cpp:30]   --->   Operation 56 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.44>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_id_V_1 = phi i5 [ undef, %0 ], [ %tmp_id_V, %._crit_edge3 ]"   --->   Operation 57 'phi' 'tmp_id_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_user_V_1 = phi i2 [ undef, %0 ], [ %tmp_user_V, %._crit_edge3 ]"   --->   Operation 58 'phi' 'tmp_user_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_strb_V_1 = phi i1 [ undef, %0 ], [ %tmp_strb_V, %._crit_edge3 ]"   --->   Operation 59 'phi' 'tmp_strb_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_keep_V_1 = phi i1 [ undef, %0 ], [ %tmp_keep_V, %._crit_edge3 ]"   --->   Operation 60 'phi' 'tmp_keep_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_dest_V_1 = phi i6 [ undef, %0 ], [ %tmp_dest_V, %._crit_edge3 ]"   --->   Operation 61 'phi' 'tmp_dest_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%idxRow = phi i32 [ 0, %0 ], [ %idxRow_1, %._crit_edge3 ]"   --->   Operation 62 'phi' 'idxRow' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%idxCol_assign = phi i32 [ 0, %0 ], [ %idxCol_1, %._crit_edge3 ]"   --->   Operation 63 'phi' 'idxCol_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%pixConvolved_assign = phi i32 [ 0, %0 ], [ %pixConvolved_2, %._crit_edge3 ]" [core_base.cpp:53]   --->   Operation 64 'phi' 'pixConvolved_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%countWait = phi i19 [ 1, %0 ], [ %phitmp, %._crit_edge3 ]" [core_base.cpp:30]   --->   Operation 65 'phi' 'countWait' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (2.43ns)   --->   "%exitcond2 = icmp eq i19 %countWait, -262143" [core_base.cpp:30]   --->   Operation 66 'icmp' 'exitcond2' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 262144, i64 262144, i64 262144)"   --->   Operation 67 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader.preheader, label %._crit_edge.i.i.i_ifconv" [core_base.cpp:30]   --->   Operation 68 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_s = zext i32 %idxCol_assign to i64" [D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:729->D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:863->core_base.cpp:80->core_base.cpp:38]   --->   Operation 69 'zext' 'tmp_s' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%lineBuff_val_1_addr = getelementptr [512 x i8]* %lineBuff_val_1, i64 0, i64 %tmp_s" [D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:729->D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:863->core_base.cpp:80->core_base.cpp:38]   --->   Operation 70 'getelementptr' 'lineBuff_val_1_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 71 [2/2] (3.25ns)   --->   "%lineBuff_val_1_load = load i8* %lineBuff_val_1_addr, align 1" [D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:729->D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:863->core_base.cpp:80->core_base.cpp:38]   --->   Operation 71 'load' 'lineBuff_val_1_load' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%lineBuff_val_2_addr = getelementptr [512 x i8]* %lineBuff_val_2, i64 0, i64 %tmp_s" [D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:729->D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:863->core_base.cpp:80->core_base.cpp:38]   --->   Operation 72 'getelementptr' 'lineBuff_val_2_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 73 [2/2] (3.25ns)   --->   "%lineBuff_val_2_load = load i8* %lineBuff_val_2_addr, align 1" [D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:729->D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:863->core_base.cpp:80->core_base.cpp:38]   --->   Operation 73 'load' 'lineBuff_val_2_load' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_2 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %idxRow, i32 1, i32 31)" [core_base.cpp:45]   --->   Operation 74 'partselect' 'tmp_2' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (2.47ns)   --->   "%icmp = icmp sgt i31 %tmp_2, 0" [core_base.cpp:45]   --->   Operation 75 'icmp' 'icmp' <Predicate = (!exitcond2)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_4 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %idxCol_assign, i32 1, i32 31)" [core_base.cpp:45]   --->   Operation 76 'partselect' 'tmp_4' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (2.47ns)   --->   "%icmp3 = icmp sgt i31 %tmp_4, 0" [core_base.cpp:45]   --->   Operation 77 'icmp' 'icmp3' <Predicate = (!exitcond2)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.97ns)   --->   "%or_cond = and i1 %icmp, %icmp3" [core_base.cpp:45]   --->   Operation 78 'and' 'or_cond' <Predicate = (!exitcond2)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (2.47ns)   --->   "%tmp_12 = icmp slt i32 %idxCol_assign, 511" [core_base.cpp:53]   --->   Operation 79 'icmp' 'tmp_12' <Predicate = (!exitcond2)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (2.55ns)   --->   "%idxCol = add nsw i32 1, %idxCol_assign" [core_base.cpp:54]   --->   Operation 80 'add' 'idxCol' <Predicate = (!exitcond2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (2.55ns)   --->   "%idxRow_2 = add nsw i32 1, %idxRow" [core_base.cpp:57]   --->   Operation 81 'add' 'idxRow_2' <Predicate = (!exitcond2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.69ns)   --->   "%idxRow_1 = select i1 %tmp_12, i32 %idxRow, i32 %idxRow_2" [core_base.cpp:53]   --->   Operation 82 'select' 'idxRow_1' <Predicate = (!exitcond2)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (2.43ns)   --->   "%tmp_13 = icmp ugt i19 %countWait, 513" [core_base.cpp:63]   --->   Operation 83 'icmp' 'tmp_13' <Predicate = (!exitcond2)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %tmp_13, label %2, label %._crit_edge3" [core_base.cpp:63]   --->   Operation 84 'br' <Predicate = (!exitcond2)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.88>
ST_3 : Operation 85 [1/1] (3.63ns)   --->   "%empty_28 = call { i8, i1, i1, i2, i1, i5, i6 } @_ssdm_op_Read.ap_fifo.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %inStream_V_data_V, i1* %inStream_V_keep_V, i1* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)" [core_base.cpp:34]   --->   Operation 85 'read' 'empty_28' <Predicate = (!exitcond2)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_28, 0" [core_base.cpp:34]   --->   Operation 86 'extractvalue' 'tmp_data_V_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_28, 1" [core_base.cpp:34]   --->   Operation 87 'extractvalue' 'tmp_keep_V' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_28, 2" [core_base.cpp:34]   --->   Operation 88 'extractvalue' 'tmp_strb_V' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_28, 3" [core_base.cpp:34]   --->   Operation 89 'extractvalue' 'tmp_user_V' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_28, 5" [core_base.cpp:34]   --->   Operation 90 'extractvalue' 'tmp_id_V' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_28, 6" [core_base.cpp:34]   --->   Operation 91 'extractvalue' 'tmp_dest_V' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 92 [1/2] (3.25ns)   --->   "%lineBuff_val_1_load = load i8* %lineBuff_val_1_addr, align 1" [D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:729->D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:863->core_base.cpp:80->core_base.cpp:38]   --->   Operation 92 'load' 'lineBuff_val_1_load' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%lineBuff_val_0_addr = getelementptr [512 x i8]* %lineBuff_val_0, i64 0, i64 %tmp_s" [D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:729->D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:863->core_base.cpp:80->core_base.cpp:38]   --->   Operation 93 'getelementptr' 'lineBuff_val_0_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (3.25ns)   --->   "store i8 %lineBuff_val_1_load, i8* %lineBuff_val_0_addr, align 1" [D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:729->D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:863->core_base.cpp:80->core_base.cpp:38]   --->   Operation 94 'store' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_3 : Operation 95 [1/2] (3.25ns)   --->   "%lineBuff_val_2_load = load i8* %lineBuff_val_2_addr, align 1" [D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:729->D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:863->core_base.cpp:80->core_base.cpp:38]   --->   Operation 95 'load' 'lineBuff_val_2_load' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_3 : Operation 96 [1/1] (3.25ns)   --->   "store i8 %lineBuff_val_2_load, i8* %lineBuff_val_1_addr, align 1" [D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:729->D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:863->core_base.cpp:80->core_base.cpp:38]   --->   Operation 96 'store' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_3 : Operation 97 [1/1] (3.25ns)   --->   "store i8 %tmp_data_V_1, i8* %lineBuff_val_2_addr, align 1" [D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:765->D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:883->core_base.cpp:81->core_base.cpp:38]   --->   Operation 97 'store' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 4 <SV = 3> <Delay = 5.80>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)" [core_base.cpp:30]   --->   Operation 98 'specregionbegin' 'tmp' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_3 = zext i32 %pixConvolved_assign to i64" [D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->core_base.cpp:92->core_base.cpp:41]   --->   Operation 99 'zext' 'tmp_3' <Predicate = (!exitcond2 & or_cond)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%lineBuff_val_0_addr_1 = getelementptr [512 x i8]* %lineBuff_val_0, i64 0, i64 %tmp_3" [D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->core_base.cpp:92->core_base.cpp:41]   --->   Operation 100 'getelementptr' 'lineBuff_val_0_addr_1' <Predicate = (!exitcond2 & or_cond)> <Delay = 0.00>
ST_4 : Operation 101 [2/2] (3.25ns)   --->   "%lineBuff_val_0_load = load i8* %lineBuff_val_0_addr_1, align 1" [core_base.cpp:92->core_base.cpp:41]   --->   Operation 101 'load' 'lineBuff_val_0_load' <Predicate = (!exitcond2 & or_cond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%kernel_0_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %kernel_0)" [core_base.cpp:93->core_base.cpp:41]   --->   Operation 102 'read' 'kernel_0_read' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (2.55ns)   --->   "%pixConvolved = add nsw i32 1, %pixConvolved_assign" [core_base.cpp:92->core_base.cpp:41]   --->   Operation 103 'add' 'pixConvolved' <Predicate = (!exitcond2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_19_0_1 = zext i32 %pixConvolved to i64" [D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->core_base.cpp:92->core_base.cpp:41]   --->   Operation 104 'zext' 'tmp_19_0_1' <Predicate = (!exitcond2 & or_cond)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%lineBuff_val_0_addr_2 = getelementptr [512 x i8]* %lineBuff_val_0, i64 0, i64 %tmp_19_0_1" [D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->core_base.cpp:92->core_base.cpp:41]   --->   Operation 105 'getelementptr' 'lineBuff_val_0_addr_2' <Predicate = (!exitcond2 & or_cond)> <Delay = 0.00>
ST_4 : Operation 106 [2/2] (3.25ns)   --->   "%lineBuff_val_0_load_1 = load i8* %lineBuff_val_0_addr_2, align 1" [core_base.cpp:92->core_base.cpp:41]   --->   Operation 106 'load' 'lineBuff_val_0_load_1' <Predicate = (!exitcond2 & or_cond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%kernel_1_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %kernel_1)" [core_base.cpp:93->core_base.cpp:41]   --->   Operation 107 'read' 'kernel_1_read' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (2.55ns)   --->   "%col_assign_1_0_2 = add nsw i32 2, %pixConvolved_assign" [core_base.cpp:92->core_base.cpp:41]   --->   Operation 108 'add' 'col_assign_1_0_2' <Predicate = (!exitcond2 & or_cond)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%kernel_2_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %kernel_2)" [core_base.cpp:93->core_base.cpp:41]   --->   Operation 109 'read' 'kernel_2_read' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%lineBuff_val_1_addr_1 = getelementptr [512 x i8]* %lineBuff_val_1, i64 0, i64 %tmp_3" [D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->core_base.cpp:92->core_base.cpp:41]   --->   Operation 110 'getelementptr' 'lineBuff_val_1_addr_1' <Predicate = (!exitcond2 & or_cond)> <Delay = 0.00>
ST_4 : Operation 111 [2/2] (3.25ns)   --->   "%lineBuff_val_1_load_1 = load i8* %lineBuff_val_1_addr_1, align 1" [core_base.cpp:92->core_base.cpp:41]   --->   Operation 111 'load' 'lineBuff_val_1_load_1' <Predicate = (!exitcond2 & or_cond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%kernel_3_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %kernel_3)" [core_base.cpp:93->core_base.cpp:41]   --->   Operation 112 'read' 'kernel_3_read' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%lineBuff_val_1_addr_2 = getelementptr [512 x i8]* %lineBuff_val_1, i64 0, i64 %tmp_19_0_1" [D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->core_base.cpp:92->core_base.cpp:41]   --->   Operation 113 'getelementptr' 'lineBuff_val_1_addr_2' <Predicate = (!exitcond2 & or_cond)> <Delay = 0.00>
ST_4 : Operation 114 [2/2] (3.25ns)   --->   "%lineBuff_val_1_load_2 = load i8* %lineBuff_val_1_addr_2, align 1" [core_base.cpp:92->core_base.cpp:41]   --->   Operation 114 'load' 'lineBuff_val_1_load_2' <Predicate = (!exitcond2 & or_cond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%kernel_4_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %kernel_4)" [core_base.cpp:93->core_base.cpp:41]   --->   Operation 115 'read' 'kernel_4_read' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%kernel_5_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %kernel_5)" [core_base.cpp:93->core_base.cpp:41]   --->   Operation 116 'read' 'kernel_5_read' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%lineBuff_val_2_addr_1 = getelementptr [512 x i8]* %lineBuff_val_2, i64 0, i64 %tmp_3" [D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->core_base.cpp:92->core_base.cpp:41]   --->   Operation 117 'getelementptr' 'lineBuff_val_2_addr_1' <Predicate = (!exitcond2 & or_cond)> <Delay = 0.00>
ST_4 : Operation 118 [2/2] (3.25ns)   --->   "%lineBuff_val_2_load_1 = load i8* %lineBuff_val_2_addr_1, align 1" [core_base.cpp:92->core_base.cpp:41]   --->   Operation 118 'load' 'lineBuff_val_2_load_1' <Predicate = (!exitcond2 & or_cond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%kernel_6_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %kernel_6)" [core_base.cpp:93->core_base.cpp:41]   --->   Operation 119 'read' 'kernel_6_read' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%lineBuff_val_2_addr_2 = getelementptr [512 x i8]* %lineBuff_val_2, i64 0, i64 %tmp_19_0_1" [D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->core_base.cpp:92->core_base.cpp:41]   --->   Operation 120 'getelementptr' 'lineBuff_val_2_addr_2' <Predicate = (!exitcond2 & or_cond)> <Delay = 0.00>
ST_4 : Operation 121 [2/2] (3.25ns)   --->   "%lineBuff_val_2_load_2 = load i8* %lineBuff_val_2_addr_2, align 1" [core_base.cpp:92->core_base.cpp:41]   --->   Operation 121 'load' 'lineBuff_val_2_load_2' <Predicate = (!exitcond2 & or_cond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%kernel_7_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %kernel_7)" [core_base.cpp:93->core_base.cpp:41]   --->   Operation 122 'read' 'kernel_7_read' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%kernel_8_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %kernel_8)" [core_base.cpp:93->core_base.cpp:41]   --->   Operation 123 'read' 'kernel_8_read' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node pixConvolved_2)   --->   "%pixConvolved_1 = select i1 %or_cond, i32 %pixConvolved, i32 %pixConvolved_assign" [core_base.cpp:45]   --->   Operation 124 'select' 'pixConvolved_1' <Predicate = (!exitcond2 & tmp_12)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.69ns)   --->   "%idxCol_1 = select i1 %tmp_12, i32 %idxCol, i32 0" [core_base.cpp:53]   --->   Operation 125 'select' 'idxCol_1' <Predicate = (!exitcond2)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.69ns) (out node of the LUT)   --->   "%pixConvolved_2 = select i1 %tmp_12, i32 %pixConvolved_1, i32 0" [core_base.cpp:53]   --->   Operation 126 'select' 'pixConvolved_2' <Predicate = (!exitcond2)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp)" [core_base.cpp:67]   --->   Operation 127 'specregionend' 'empty_29' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (2.16ns)   --->   "%phitmp = add i19 %countWait, 1" [core_base.cpp:30]   --->   Operation 128 'add' 'phitmp' <Predicate = (!exitcond2)> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "br label %1" [core_base.cpp:30]   --->   Operation 129 'br' <Predicate = (!exitcond2)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.42>
ST_5 : Operation 130 [1/2] (3.25ns)   --->   "%lineBuff_val_0_load = load i8* %lineBuff_val_0_addr_1, align 1" [core_base.cpp:92->core_base.cpp:41]   --->   Operation 130 'load' 'lineBuff_val_0_load' <Predicate = (!exitcond2 & or_cond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%val = zext i8 %lineBuff_val_0_load to i16" [core_base.cpp:92->core_base.cpp:41]   --->   Operation 131 'zext' 'val' <Predicate = (!exitcond2 & or_cond)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_1 = sext i8 %kernel_0_read to i16" [core_base.cpp:93->core_base.cpp:41]   --->   Operation 132 'sext' 'tmp_1' <Predicate = (!exitcond2 & or_cond)> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (4.17ns)   --->   "%window_val_0_0 = mul i16 %tmp_1, %val" [core_base.cpp:93->core_base.cpp:41]   --->   Operation 133 'mul' 'window_val_0_0' <Predicate = (!exitcond2 & or_cond)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/2] (3.25ns)   --->   "%lineBuff_val_0_load_1 = load i8* %lineBuff_val_0_addr_2, align 1" [core_base.cpp:92->core_base.cpp:41]   --->   Operation 134 'load' 'lineBuff_val_0_load_1' <Predicate = (!exitcond2 & or_cond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_19_0_2 = zext i32 %col_assign_1_0_2 to i64" [D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->core_base.cpp:92->core_base.cpp:41]   --->   Operation 135 'zext' 'tmp_19_0_2' <Predicate = (!exitcond2 & or_cond)> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%lineBuff_val_0_addr_3 = getelementptr [512 x i8]* %lineBuff_val_0, i64 0, i64 %tmp_19_0_2" [D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->core_base.cpp:92->core_base.cpp:41]   --->   Operation 136 'getelementptr' 'lineBuff_val_0_addr_3' <Predicate = (!exitcond2 & or_cond)> <Delay = 0.00>
ST_5 : Operation 137 [2/2] (3.25ns)   --->   "%lineBuff_val_0_load_2 = load i8* %lineBuff_val_0_addr_3, align 1" [core_base.cpp:92->core_base.cpp:41]   --->   Operation 137 'load' 'lineBuff_val_0_load_2' <Predicate = (!exitcond2 & or_cond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 138 [1/2] (3.25ns)   --->   "%lineBuff_val_1_load_1 = load i8* %lineBuff_val_1_addr_1, align 1" [core_base.cpp:92->core_base.cpp:41]   --->   Operation 138 'load' 'lineBuff_val_1_load_1' <Predicate = (!exitcond2 & or_cond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 139 [1/2] (3.25ns)   --->   "%lineBuff_val_1_load_2 = load i8* %lineBuff_val_1_addr_2, align 1" [core_base.cpp:92->core_base.cpp:41]   --->   Operation 139 'load' 'lineBuff_val_1_load_2' <Predicate = (!exitcond2 & or_cond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%val_1_1 = zext i8 %lineBuff_val_1_load_2 to i16" [core_base.cpp:92->core_base.cpp:41]   --->   Operation 140 'zext' 'val_1_1' <Predicate = (!exitcond2 & or_cond)> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_23_1_1 = sext i8 %kernel_4_read to i16" [core_base.cpp:93->core_base.cpp:41]   --->   Operation 141 'sext' 'tmp_23_1_1' <Predicate = (!exitcond2 & or_cond)> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (4.17ns)   --->   "%window_val_1_1 = mul i16 %tmp_23_1_1, %val_1_1" [core_base.cpp:93->core_base.cpp:41]   --->   Operation 142 'mul' 'window_val_1_1' <Predicate = (!exitcond2 & or_cond)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%lineBuff_val_1_addr_3 = getelementptr [512 x i8]* %lineBuff_val_1, i64 0, i64 %tmp_19_0_2" [D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->core_base.cpp:92->core_base.cpp:41]   --->   Operation 143 'getelementptr' 'lineBuff_val_1_addr_3' <Predicate = (!exitcond2 & or_cond)> <Delay = 0.00>
ST_5 : Operation 144 [2/2] (3.25ns)   --->   "%lineBuff_val_1_load_3 = load i8* %lineBuff_val_1_addr_3, align 1" [core_base.cpp:92->core_base.cpp:41]   --->   Operation 144 'load' 'lineBuff_val_1_load_3' <Predicate = (!exitcond2 & or_cond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 145 [1/2] (3.25ns)   --->   "%lineBuff_val_2_load_1 = load i8* %lineBuff_val_2_addr_1, align 1" [core_base.cpp:92->core_base.cpp:41]   --->   Operation 145 'load' 'lineBuff_val_2_load_1' <Predicate = (!exitcond2 & or_cond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 146 [1/2] (3.25ns)   --->   "%lineBuff_val_2_load_2 = load i8* %lineBuff_val_2_addr_2, align 1" [core_base.cpp:92->core_base.cpp:41]   --->   Operation 146 'load' 'lineBuff_val_2_load_2' <Predicate = (!exitcond2 & or_cond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%lineBuff_val_2_addr_3 = getelementptr [512 x i8]* %lineBuff_val_2, i64 0, i64 %tmp_19_0_2" [D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->core_base.cpp:92->core_base.cpp:41]   --->   Operation 147 'getelementptr' 'lineBuff_val_2_addr_3' <Predicate = (!exitcond2 & or_cond)> <Delay = 0.00>
ST_5 : Operation 148 [2/2] (3.25ns)   --->   "%lineBuff_val_2_load_3 = load i8* %lineBuff_val_2_addr_3, align 1" [core_base.cpp:92->core_base.cpp:41]   --->   Operation 148 'load' 'lineBuff_val_2_load_3' <Predicate = (!exitcond2 & or_cond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 6 <SV = 5> <Delay = 7.42>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%val_0_1 = zext i8 %lineBuff_val_0_load_1 to i16" [core_base.cpp:92->core_base.cpp:41]   --->   Operation 149 'zext' 'val_0_1' <Predicate = (!exitcond2 & or_cond)> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_23_0_1 = sext i8 %kernel_1_read to i16" [core_base.cpp:93->core_base.cpp:41]   --->   Operation 150 'sext' 'tmp_23_0_1' <Predicate = (!exitcond2 & or_cond)> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (3.36ns) (grouped into DSP with root node tmp1)   --->   "%window_val_0_1 = mul i16 %tmp_23_0_1, %val_0_1" [core_base.cpp:93->core_base.cpp:41]   --->   Operation 151 'mul' 'window_val_0_1' <Predicate = (!exitcond2 & or_cond)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 152 [1/2] (3.25ns)   --->   "%lineBuff_val_0_load_2 = load i8* %lineBuff_val_0_addr_3, align 1" [core_base.cpp:92->core_base.cpp:41]   --->   Operation 152 'load' 'lineBuff_val_0_load_2' <Predicate = (!exitcond2 & or_cond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 153 [1/2] (3.25ns)   --->   "%lineBuff_val_1_load_3 = load i8* %lineBuff_val_1_addr_3, align 1" [core_base.cpp:92->core_base.cpp:41]   --->   Operation 153 'load' 'lineBuff_val_1_load_3' <Predicate = (!exitcond2 & or_cond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%val_s = zext i8 %lineBuff_val_2_load_1 to i16" [core_base.cpp:92->core_base.cpp:41]   --->   Operation 154 'zext' 'val_s' <Predicate = (!exitcond2 & or_cond)> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_23_2 = sext i8 %kernel_6_read to i16" [core_base.cpp:93->core_base.cpp:41]   --->   Operation 155 'sext' 'tmp_23_2' <Predicate = (!exitcond2 & or_cond)> <Delay = 0.00>
ST_6 : Operation 156 [1/1] (3.36ns) (grouped into DSP with root node tmp8)   --->   "%window_val_2_0 = mul i16 %tmp_23_2, %val_s" [core_base.cpp:93->core_base.cpp:41]   --->   Operation 156 'mul' 'window_val_2_0' <Predicate = (!exitcond2 & or_cond)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%val_233_1 = zext i8 %lineBuff_val_2_load_2 to i16" [core_base.cpp:92->core_base.cpp:41]   --->   Operation 157 'zext' 'val_233_1' <Predicate = (!exitcond2 & or_cond)> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_23_2_1 = sext i8 %kernel_7_read to i16" [core_base.cpp:93->core_base.cpp:41]   --->   Operation 158 'sext' 'tmp_23_2_1' <Predicate = (!exitcond2 & or_cond)> <Delay = 0.00>
ST_6 : Operation 159 [1/1] (4.17ns)   --->   "%window_val_2_1 = mul i16 %tmp_23_2_1, %val_233_1" [core_base.cpp:93->core_base.cpp:41]   --->   Operation 159 'mul' 'window_val_2_1' <Predicate = (!exitcond2 & or_cond)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 160 [1/2] (3.25ns)   --->   "%lineBuff_val_2_load_3 = load i8* %lineBuff_val_2_addr_3, align 1" [core_base.cpp:92->core_base.cpp:41]   --->   Operation 160 'load' 'lineBuff_val_2_load_3' <Predicate = (!exitcond2 & or_cond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "%val_233_2 = zext i8 %lineBuff_val_2_load_3 to i16" [core_base.cpp:92->core_base.cpp:41]   --->   Operation 161 'zext' 'val_233_2' <Predicate = (!exitcond2 & or_cond)> <Delay = 0.00>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_23_2_2 = sext i8 %kernel_8_read to i16" [core_base.cpp:93->core_base.cpp:41]   --->   Operation 162 'sext' 'tmp_23_2_2' <Predicate = (!exitcond2 & or_cond)> <Delay = 0.00>
ST_6 : Operation 163 [1/1] (4.17ns)   --->   "%window_val_2_2 = mul i16 %tmp_23_2_2, %val_233_2" [core_base.cpp:93->core_base.cpp:41]   --->   Operation 163 'mul' 'window_val_2_2' <Predicate = (!exitcond2 & or_cond)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 164 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp8 = add i16 %window_val_2_1, %window_val_2_0" [core_base.cpp:124->core_base.cpp:46]   --->   Operation 164 'add' 'tmp8' <Predicate = (!exitcond2 & or_cond)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 165 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp1 = add i16 %window_val_0_0, %window_val_0_1" [core_base.cpp:124->core_base.cpp:46]   --->   Operation 165 'add' 'tmp1' <Predicate = (!exitcond2 & or_cond)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 8.45>
ST_7 : Operation 166 [1/1] (0.00ns)   --->   "%val_0_2 = zext i8 %lineBuff_val_0_load_2 to i16" [core_base.cpp:92->core_base.cpp:41]   --->   Operation 166 'zext' 'val_0_2' <Predicate = (!exitcond2 & or_cond)> <Delay = 0.00>
ST_7 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_23_0_2 = sext i8 %kernel_2_read to i16" [core_base.cpp:93->core_base.cpp:41]   --->   Operation 167 'sext' 'tmp_23_0_2' <Predicate = (!exitcond2 & or_cond)> <Delay = 0.00>
ST_7 : Operation 168 [1/1] (3.36ns) (grouped into DSP with root node tmp2)   --->   "%window_val_0_2 = mul i16 %tmp_23_0_2, %val_0_2" [core_base.cpp:93->core_base.cpp:41]   --->   Operation 168 'mul' 'window_val_0_2' <Predicate = (!exitcond2 & or_cond)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "%val_1_2 = zext i8 %lineBuff_val_1_load_3 to i16" [core_base.cpp:92->core_base.cpp:41]   --->   Operation 169 'zext' 'val_1_2' <Predicate = (!exitcond2 & or_cond)> <Delay = 0.00>
ST_7 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_23_1_2 = sext i8 %kernel_5_read to i16" [core_base.cpp:93->core_base.cpp:41]   --->   Operation 170 'sext' 'tmp_23_1_2' <Predicate = (!exitcond2 & or_cond)> <Delay = 0.00>
ST_7 : Operation 171 [1/1] (3.36ns) (grouped into DSP with root node tmp9)   --->   "%window_val_1_2 = mul i16 %tmp_23_1_2, %val_1_2" [core_base.cpp:93->core_base.cpp:41]   --->   Operation 171 'mul' 'window_val_1_2' <Predicate = (!exitcond2 & or_cond)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 172 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp9 = add i16 %window_val_1_1, %window_val_1_2" [core_base.cpp:124->core_base.cpp:46]   --->   Operation 172 'add' 'tmp9' <Predicate = (!exitcond2 & or_cond)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 173 [1/1] (2.07ns)   --->   "%tmp7 = add i16 %tmp8, %tmp9" [core_base.cpp:124->core_base.cpp:46]   --->   Operation 173 'add' 'tmp7' <Predicate = (!exitcond2 & or_cond)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 174 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp2 = add i16 %window_val_2_2, %window_val_0_2" [core_base.cpp:124->core_base.cpp:46]   --->   Operation 174 'add' 'tmp2' <Predicate = (!exitcond2 & or_cond)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 10.2>
ST_8 : Operation 175 [1/1] (0.00ns)   --->   "%val_1 = zext i8 %lineBuff_val_1_load_1 to i16" [core_base.cpp:92->core_base.cpp:41]   --->   Operation 175 'zext' 'val_1' <Predicate = (!exitcond2 & or_cond)> <Delay = 0.00>
ST_8 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_23_1 = sext i8 %kernel_3_read to i16" [core_base.cpp:93->core_base.cpp:41]   --->   Operation 176 'sext' 'tmp_23_1' <Predicate = (!exitcond2 & or_cond)> <Delay = 0.00>
ST_8 : Operation 177 [1/1] (3.36ns) (grouped into DSP with root node tmp3)   --->   "%window_val_1_0 = mul i16 %tmp_23_1, %val_1" [core_base.cpp:93->core_base.cpp:41]   --->   Operation 177 'mul' 'window_val_1_0' <Predicate = (!exitcond2 & or_cond)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 178 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp3 = add i16 %window_val_1_0, %tmp2" [core_base.cpp:124->core_base.cpp:46]   --->   Operation 178 'add' 'tmp3' <Predicate = (!exitcond2 & or_cond)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 179 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i16 %tmp1, %tmp3" [core_base.cpp:124->core_base.cpp:46]   --->   Operation 179 'add' 'tmp4' <Predicate = (!exitcond2 & or_cond)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 180 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%valOutput = add i16 %tmp7, %tmp4" [core_base.cpp:124->core_base.cpp:46]   --->   Operation 180 'add' 'valOutput' <Predicate = (!exitcond2 & or_cond)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %valOutput, i32 15)" [core_base.cpp:47]   --->   Operation 181 'bitselect' 'tmp_5' <Predicate = (!exitcond2 & or_cond)> <Delay = 0.00>
ST_8 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_7 = call i13 @_ssdm_op_PartSelect.i13.i16.i32.i32(i16 %valOutput, i32 3, i32 15)" [core_base.cpp:47]   --->   Operation 182 'partselect' 'tmp_7' <Predicate = (!exitcond2 & or_cond)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 5.89>
ST_9 : Operation 183 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [core_base.cpp:31]   --->   Operation 183 'specpipeline' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_9 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_7_tr = sext i16 %valOutput to i17" [core_base.cpp:47]   --->   Operation 184 'sext' 'tmp_7_tr' <Predicate = (!exitcond2 & tmp_5 & or_cond)> <Delay = 0.00>
ST_9 : Operation 185 [1/1] (2.07ns)   --->   "%p_neg = sub i17 0, %tmp_7_tr" [core_base.cpp:47]   --->   Operation 185 'sub' 'p_neg' <Predicate = (!exitcond2 & tmp_5 & or_cond)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_6 = call i14 @_ssdm_op_PartSelect.i14.i17.i32.i32(i17 %p_neg, i32 3, i32 16)" [core_base.cpp:47]   --->   Operation 186 'partselect' 'tmp_6' <Predicate = (!exitcond2 & tmp_5 & or_cond)> <Delay = 0.00>
ST_9 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i14 %tmp_6 to i15" [core_base.cpp:47]   --->   Operation 187 'zext' 'tmp_3_cast' <Predicate = (!exitcond2 & tmp_5 & or_cond)> <Delay = 0.00>
ST_9 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_8 = sext i13 %tmp_7 to i14" [core_base.cpp:47]   --->   Operation 188 'sext' 'tmp_8' <Predicate = (!exitcond2 & !tmp_5 & or_cond)> <Delay = 0.00>
ST_9 : Operation 189 [1/1] (1.81ns)   --->   "%tmp_9 = sub i15 0, %tmp_3_cast" [core_base.cpp:47]   --->   Operation 189 'sub' 'tmp_9' <Predicate = (!exitcond2 & tmp_5 & or_cond)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_10_cast = zext i14 %tmp_8 to i15" [core_base.cpp:47]   --->   Operation 190 'zext' 'tmp_10_cast' <Predicate = (!exitcond2 & !tmp_5 & or_cond)> <Delay = 0.00>
ST_9 : Operation 191 [1/1] (0.75ns)   --->   "%valOutput_1 = select i1 %tmp_5, i15 %tmp_9, i15 %tmp_10_cast" [core_base.cpp:47]   --->   Operation 191 'select' 'valOutput_1' <Predicate = (!exitcond2 & or_cond)> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V)   --->   "%tmp_10 = trunc i15 %valOutput_1 to i8" [core_base.cpp:50]   --->   Operation 192 'trunc' 'tmp_10' <Predicate = (!exitcond2 & or_cond)> <Delay = 0.00>
ST_9 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %valOutput_1, i32 14)" [core_base.cpp:48]   --->   Operation 193 'bitselect' 'tmp_11' <Predicate = (!exitcond2 & or_cond)> <Delay = 0.00>
ST_9 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V)   --->   "%phitmp8 = select i1 %tmp_11, i8 0, i8 %tmp_10" [core_base.cpp:50]   --->   Operation 194 'select' 'phitmp8' <Predicate = (!exitcond2 & or_cond)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 195 [1/1] (1.24ns) (out node of the LUT)   --->   "%tmp_data_V = select i1 %or_cond, i8 %phitmp8, i8 0" [core_base.cpp:45]   --->   Operation 195 'select' 'tmp_data_V' <Predicate = (!exitcond2)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.63>
ST_10 : Operation 196 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %outStream_V_data_V, i1* %outStream_V_keep_V, i1* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i8 %tmp_data_V, i1 %tmp_keep_V, i1 %tmp_strb_V, i2 %tmp_user_V, i1 false, i5 %tmp_id_V, i6 %tmp_dest_V)" [core_base.cpp:114->core_base.cpp:64]   --->   Operation 196 'write' <Predicate = (tmp_13)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_10 : Operation 197 [1/1] (0.00ns)   --->   "br label %._crit_edge3" [core_base.cpp:66]   --->   Operation 197 'br' <Predicate = (tmp_13)> <Delay = 0.00>

State 11 <SV = 2> <Delay = 1.76>
ST_11 : Operation 198 [1/1] (1.76ns)   --->   "br label %.preheader" [core_base.cpp:70]   --->   Operation 198 'br' <Predicate = true> <Delay = 1.76>

State 12 <SV = 3> <Delay = 3.63>
ST_12 : Operation 199 [1/1] (0.00ns)   --->   "%countWait_1 = phi i10 [ %countWait_2, %3 ], [ 0, %.preheader.preheader ]"   --->   Operation 199 'phi' 'countWait_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 200 [1/1] (1.77ns)   --->   "%exitcond = icmp eq i10 %countWait_1, -511" [core_base.cpp:70]   --->   Operation 200 'icmp' 'exitcond' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 201 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 513, i64 513, i64 513)"   --->   Operation 201 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 202 [1/1] (1.73ns)   --->   "%countWait_2 = add i10 %countWait_1, 1" [core_base.cpp:70]   --->   Operation 202 'add' 'countWait_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 203 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %4, label %3" [core_base.cpp:70]   --->   Operation 203 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 204 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %outStream_V_data_V, i1* %outStream_V_keep_V, i1* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i8 0, i1 %tmp_keep_V_1, i1 %tmp_strb_V_1, i2 %tmp_user_V_1, i1 true, i5 %tmp_id_V_1, i6 %tmp_dest_V_1)" [core_base.cpp:114->core_base.cpp:71]   --->   Operation 204 'write' <Predicate = (!exitcond)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_12 : Operation 205 [1/1] (0.00ns)   --->   "br label %.preheader" [core_base.cpp:70]   --->   Operation 205 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_12 : Operation 206 [1/1] (0.00ns)   --->   "ret void" [core_base.cpp:73]   --->   Operation 206 'ret' <Predicate = (exitcond)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('tmp.id.V') with incoming values : ('tmp.id.V', core_base.cpp:34) [69]  (1.77 ns)

 <State 2>: 3.45ns
The critical path consists of the following:
	'phi' operation ('idxRow') with incoming values : ('idxRow', core_base.cpp:53) [74]  (0 ns)
	'icmp' operation ('icmp', core_base.cpp:45) [160]  (2.47 ns)
	'and' operation ('or_cond', core_base.cpp:45) [163]  (0.978 ns)

 <State 3>: 6.89ns
The critical path consists of the following:
	fifo read on port 'inStream_V_data_V' (core_base.cpp:34) [84]  (3.63 ns)
	'store' operation (D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:765->D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:883->core_base.cpp:81->core_base.cpp:38) of variable 'tmp.data.V', core_base.cpp:34 on array 'lineBuff.val[2]', core_base.cpp:11 [99]  (3.25 ns)

 <State 4>: 5.81ns
The critical path consists of the following:
	'add' operation ('pixConvolved', core_base.cpp:92->core_base.cpp:41) [107]  (2.55 ns)
	'getelementptr' operation ('lineBuff_val_0_addr_2', D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->core_base.cpp:92->core_base.cpp:41) [109]  (0 ns)
	'load' operation ('lineBuff_val_0_load_1', core_base.cpp:92->core_base.cpp:41) on array 'lineBuff.val[0]', core_base.cpp:11 [110]  (3.25 ns)

 <State 5>: 7.42ns
The critical path consists of the following:
	'load' operation ('lineBuff_val_0_load', core_base.cpp:92->core_base.cpp:41) on array 'lineBuff.val[0]', core_base.cpp:11 [102]  (3.25 ns)
	'mul' operation ('window.val[0][0]', core_base.cpp:93->core_base.cpp:41) [106]  (4.17 ns)

 <State 6>: 7.42ns
The critical path consists of the following:
	'load' operation ('lineBuff_val_2_load_3', core_base.cpp:92->core_base.cpp:41) on array 'lineBuff.val[2]', core_base.cpp:11 [154]  (3.25 ns)
	'mul' operation ('window.val[2][2]', core_base.cpp:93->core_base.cpp:41) [158]  (4.17 ns)

 <State 7>: 8.46ns
The critical path consists of the following:
	'mul' operation of DSP[165] ('window.val[1][2]', core_base.cpp:93->core_base.cpp:41) [140]  (3.36 ns)
	'add' operation of DSP[165] ('tmp9', core_base.cpp:124->core_base.cpp:46) [165]  (3.02 ns)
	'add' operation ('tmp7', core_base.cpp:124->core_base.cpp:46) [166]  (2.08 ns)

 <State 8>: 10.3ns
The critical path consists of the following:
	'mul' operation of DSP[169] ('window.val[1][0]', core_base.cpp:93->core_base.cpp:41) [128]  (3.36 ns)
	'add' operation of DSP[169] ('tmp3', core_base.cpp:124->core_base.cpp:46) [169]  (3.02 ns)
	'add' operation ('tmp4', core_base.cpp:124->core_base.cpp:46) [170]  (0 ns)
	'add' operation ('valOutput', core_base.cpp:124->core_base.cpp:46) [171]  (3.9 ns)

 <State 9>: 5.89ns
The critical path consists of the following:
	'sub' operation ('p_neg', core_base.cpp:47) [174]  (2.08 ns)
	'sub' operation ('tmp_9', core_base.cpp:47) [179]  (1.81 ns)
	'select' operation ('valOutput', core_base.cpp:47) [181]  (0.754 ns)
	'select' operation ('phitmp8', core_base.cpp:50) [184]  (0 ns)
	'select' operation ('tmp.data.V', core_base.cpp:45) [186]  (1.25 ns)

 <State 10>: 3.63ns
The critical path consists of the following:
	fifo write on port 'outStream_V_data_V' (core_base.cpp:114->core_base.cpp:64) [196]  (3.63 ns)

 <State 11>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('countWait') with incoming values : ('countWait', core_base.cpp:70) [205]  (1.77 ns)

 <State 12>: 3.63ns
The critical path consists of the following:
	fifo write on port 'outStream_V_data_V' (core_base.cpp:114->core_base.cpp:71) [211]  (3.63 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
