{
  "module_name": "clk.h",
  "hash_id": "42f358f331492cacb44ed8dae4c6203d85e979be0cee6f58fe75a38498c03744",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/imx/clk.h",
  "human_readable_source": " \n#ifndef __MACH_IMX_CLK_H\n#define __MACH_IMX_CLK_H\n\n#include <linux/bits.h>\n#include <linux/spinlock.h>\n#include <linux/clk-provider.h>\n\nextern spinlock_t imx_ccm_lock;\nextern bool mcore_booted;\n\nvoid imx_check_clocks(struct clk *clks[], unsigned int count);\nvoid imx_check_clk_hws(struct clk_hw *clks[], unsigned int count);\n#ifndef MODULE\nvoid imx_register_uart_clocks(void);\n#else\nstatic inline void imx_register_uart_clocks(void)\n{\n}\n#endif\nvoid imx_mmdc_mask_handshake(void __iomem *ccm_base, unsigned int chn);\nvoid imx_unregister_hw_clocks(struct clk_hw *hws[], unsigned int count);\n\nextern void imx_cscmr1_fixup(u32 *val);\n\nenum imx_pllv1_type {\n\tIMX_PLLV1_IMX1,\n\tIMX_PLLV1_IMX21,\n\tIMX_PLLV1_IMX25,\n\tIMX_PLLV1_IMX27,\n\tIMX_PLLV1_IMX31,\n\tIMX_PLLV1_IMX35,\n};\n\nenum imx_sscg_pll_type {\n\tSCCG_PLL1,\n\tSCCG_PLL2,\n};\n\nenum imx_pll14xx_type {\n\tPLL_1416X,\n\tPLL_1443X,\n};\n\nenum imx_pllv4_type {\n\tIMX_PLLV4_IMX7ULP,\n\tIMX_PLLV4_IMX8ULP,\n\tIMX_PLLV4_IMX8ULP_1GHZ,\n};\n\nenum imx_pfdv2_type {\n\tIMX_PFDV2_IMX7ULP,\n\tIMX_PFDV2_IMX8ULP,\n};\n\n \nstruct imx_pll14xx_rate_table {\n\tunsigned int rate;\n\tunsigned int pdiv;\n\tunsigned int mdiv;\n\tunsigned int sdiv;\n\tunsigned int kdiv;\n};\n\nstruct imx_pll14xx_clk {\n\tenum imx_pll14xx_type type;\n\tconst struct imx_pll14xx_rate_table *rate_table;\n\tint rate_count;\n\tint flags;\n};\n\nextern struct imx_pll14xx_clk imx_1416x_pll;\nextern struct imx_pll14xx_clk imx_1443x_pll;\nextern struct imx_pll14xx_clk imx_1443x_dram_pll;\n\n#define CLK_FRACN_GPPLL_INTEGER\tBIT(0)\n#define CLK_FRACN_GPPLL_FRACN\tBIT(1)\n\n \nstruct imx_fracn_gppll_rate_table {\n\tunsigned int rate;\n\tunsigned int mfi;\n\tunsigned int mfn;\n\tunsigned int mfd;\n\tunsigned int rdiv;\n\tunsigned int odiv;\n};\n\nstruct imx_fracn_gppll_clk {\n\tconst struct imx_fracn_gppll_rate_table *rate_table;\n\tint rate_count;\n\tint flags;\n};\n\nstruct clk_hw *imx_clk_fracn_gppll(const char *name, const char *parent_name, void __iomem *base,\n\t\t\t\t   const struct imx_fracn_gppll_clk *pll_clk);\nstruct clk_hw *imx_clk_fracn_gppll_integer(const char *name, const char *parent_name,\n\t\t\t\t\t   void __iomem *base,\n\t\t\t\t\t   const struct imx_fracn_gppll_clk *pll_clk);\n\nextern struct imx_fracn_gppll_clk imx_fracn_gppll;\nextern struct imx_fracn_gppll_clk imx_fracn_gppll_integer;\n\n#define imx_clk_cpu(name, parent_name, div, mux, pll, step) \\\n\tto_clk(imx_clk_hw_cpu(name, parent_name, div, mux, pll, step))\n\n#define clk_register_gate2(dev, name, parent_name, flags, reg, bit_idx, \\\n\t\t\t\tcgr_val, cgr_mask, clk_gate_flags, lock, share_count) \\\n\tto_clk(clk_hw_register_gate2(dev, name, parent_name, flags, reg, bit_idx, \\\n\t\t\t\tcgr_val, cgr_mask, clk_gate_flags, lock, share_count))\n\n#define imx_clk_pllv3(type, name, parent_name, base, div_mask) \\\n\tto_clk(imx_clk_hw_pllv3(type, name, parent_name, base, div_mask))\n\n#define imx_clk_pfd(name, parent_name, reg, idx) \\\n\tto_clk(imx_clk_hw_pfd(name, parent_name, reg, idx))\n\n#define imx_clk_gate_exclusive(name, parent, reg, shift, exclusive_mask) \\\n\tto_clk(imx_clk_hw_gate_exclusive(name, parent, reg, shift, exclusive_mask))\n\n#define imx_clk_fixed(name, rate) \\\n\tto_clk(imx_clk_hw_fixed(name, rate))\n\n#define imx_clk_fixed_factor(name, parent, mult, div) \\\n\tto_clk(imx_clk_hw_fixed_factor(name, parent, mult, div))\n\n#define imx_clk_divider(name, parent, reg, shift, width) \\\n\tto_clk(imx_clk_hw_divider(name, parent, reg, shift, width))\n\n#define imx_clk_divider_flags(name, parent, reg, shift, width, flags) \\\n\tto_clk(imx_clk_hw_divider_flags(name, parent, reg, shift, width, flags))\n\n#define imx_clk_gate(name, parent, reg, shift) \\\n\tto_clk(imx_clk_hw_gate(name, parent, reg, shift))\n\n#define imx_clk_gate_dis(name, parent, reg, shift) \\\n\tto_clk(imx_clk_hw_gate_dis(name, parent, reg, shift))\n\n#define imx_clk_gate2(name, parent, reg, shift) \\\n\tto_clk(imx_clk_hw_gate2(name, parent, reg, shift))\n\n#define imx_clk_gate2_cgr(name, parent, reg, shift, cgr_val) \\\n\tto_clk(__imx_clk_hw_gate2(name, parent, reg, shift, cgr_val, 0, NULL))\n\n#define imx_clk_gate2_flags(name, parent, reg, shift, flags) \\\n\tto_clk(imx_clk_hw_gate2_flags(name, parent, reg, shift, flags))\n\n#define imx_clk_mux(name, reg, shift, width, parents, num_parents) \\\n\tto_clk(imx_clk_hw_mux(name, reg, shift, width, parents, num_parents))\n\n#define imx_clk_mux_flags(name, reg, shift, width, parents, num_parents, flags) \\\n\tto_clk(imx_clk_hw_mux_flags(name, reg, shift, width, parents, num_parents, flags))\n\n#define imx_clk_mux2_flags(name, reg, shift, width, parents, num_parents, flags) \\\n\tto_clk(imx_clk_hw_mux2_flags(name, reg, shift, width, parents, num_parents, flags))\n\n#define imx_clk_pllv1(type, name, parent, base) \\\n\tto_clk(imx_clk_hw_pllv1(type, name, parent, base))\n\n#define imx_clk_pllv2(name, parent, base) \\\n\tto_clk(imx_clk_hw_pllv2(name, parent, base))\n\n#define imx_clk_hw_gate(name, parent, reg, shift) \\\n\timx_clk_hw_gate_flags(name, parent, reg, shift, 0)\n\n#define imx_clk_hw_gate2(name, parent, reg, shift) \\\n\timx_clk_hw_gate2_flags(name, parent, reg, shift, 0)\n\n#define imx_clk_hw_gate_dis(name, parent, reg, shift) \\\n\timx_clk_hw_gate_dis_flags(name, parent, reg, shift, 0)\n\n#define imx_clk_hw_gate_dis_flags(name, parent, reg, shift, flags) \\\n\t__imx_clk_hw_gate(name, parent, reg, shift, flags, CLK_GATE_SET_TO_DISABLE)\n\n#define imx_clk_hw_gate_flags(name, parent, reg, shift, flags) \\\n\t__imx_clk_hw_gate(name, parent, reg, shift, flags, 0)\n\n#define imx_clk_hw_gate2_flags(name, parent, reg, shift, flags) \\\n\t__imx_clk_hw_gate2(name, parent, reg, shift, 0x3, flags, NULL)\n\n#define imx_clk_hw_gate2_shared(name, parent, reg, shift, shared_count) \\\n\t__imx_clk_hw_gate2(name, parent, reg, shift, 0x3, 0, shared_count)\n\n#define imx_clk_hw_gate2_shared2(name, parent, reg, shift, shared_count) \\\n\t__imx_clk_hw_gate2(name, parent, reg, shift, 0x3, CLK_OPS_PARENT_ENABLE, shared_count)\n\n#define imx_clk_hw_gate3(name, parent, reg, shift) \\\n\timx_clk_hw_gate3_flags(name, parent, reg, shift, 0)\n\n#define imx_clk_hw_gate3_flags(name, parent, reg, shift, flags) \\\n\t__imx_clk_hw_gate(name, parent, reg, shift, flags | CLK_OPS_PARENT_ENABLE, 0)\n\n#define imx_clk_hw_gate4(name, parent, reg, shift) \\\n\timx_clk_hw_gate4_flags(name, parent, reg, shift, 0)\n\n#define imx_clk_hw_gate4_flags(name, parent, reg, shift, flags) \\\n\timx_clk_hw_gate2_flags(name, parent, reg, shift, flags | CLK_OPS_PARENT_ENABLE)\n\n#define imx_clk_hw_mux2(name, reg, shift, width, parents, num_parents) \\\n\timx_clk_hw_mux2_flags(name, reg, shift, width, parents, num_parents, 0)\n\n#define imx_clk_hw_mux(name, reg, shift, width, parents, num_parents) \\\n\t__imx_clk_hw_mux(name, reg, shift, width, parents, num_parents, 0, 0)\n\n#define imx_clk_hw_mux_flags(name, reg, shift, width, parents, num_parents, flags) \\\n\t__imx_clk_hw_mux(name, reg, shift, width, parents, num_parents, flags, 0)\n\n#define imx_clk_hw_mux_ldb(name, reg, shift, width, parents, num_parents) \\\n\t__imx_clk_hw_mux(name, reg, shift, width, parents, num_parents, CLK_SET_RATE_PARENT, CLK_MUX_READ_ONLY)\n\n#define imx_clk_hw_mux2_flags(name, reg, shift, width, parents, num_parents, flags) \\\n\t__imx_clk_hw_mux(name, reg, shift, width, parents, num_parents, flags | CLK_OPS_PARENT_ENABLE, 0)\n\n#define imx_clk_hw_divider(name, parent, reg, shift, width) \\\n\t__imx_clk_hw_divider(name, parent, reg, shift, width, CLK_SET_RATE_PARENT)\n\n#define imx_clk_hw_divider2(name, parent, reg, shift, width) \\\n\t__imx_clk_hw_divider(name, parent, reg, shift, width, \\\n\t\t\t\tCLK_SET_RATE_PARENT | CLK_OPS_PARENT_ENABLE)\n\n#define imx_clk_hw_divider_flags(name, parent, reg, shift, width, flags) \\\n\t__imx_clk_hw_divider(name, parent, reg, shift, width, flags)\n\n#define imx_clk_hw_pll14xx(name, parent_name, base, pll_clk) \\\n\timx_dev_clk_hw_pll14xx(NULL, name, parent_name, base, pll_clk)\n\nstruct clk_hw *imx_dev_clk_hw_pll14xx(struct device *dev, const char *name,\n\t\t\t\tconst char *parent_name, void __iomem *base,\n\t\t\t\tconst struct imx_pll14xx_clk *pll_clk);\n\nstruct clk_hw *imx_clk_hw_pllv1(enum imx_pllv1_type type, const char *name,\n\t\tconst char *parent, void __iomem *base);\n\nstruct clk_hw *imx_clk_hw_pllv2(const char *name, const char *parent,\n\t\tvoid __iomem *base);\n\nstruct clk_hw *imx_clk_hw_frac_pll(const char *name, const char *parent_name,\n\t\t\t     void __iomem *base);\n\nstruct clk_hw *imx_clk_hw_sscg_pll(const char *name,\n\t\t\t\tconst char * const *parent_names,\n\t\t\t\tu8 num_parents,\n\t\t\t\tu8 parent, u8 bypass1, u8 bypass2,\n\t\t\t\tvoid __iomem *base,\n\t\t\t\tunsigned long flags);\n\nenum imx_pllv3_type {\n\tIMX_PLLV3_GENERIC,\n\tIMX_PLLV3_SYS,\n\tIMX_PLLV3_USB,\n\tIMX_PLLV3_USB_VF610,\n\tIMX_PLLV3_AV,\n\tIMX_PLLV3_ENET,\n\tIMX_PLLV3_ENET_IMX7,\n\tIMX_PLLV3_SYS_VF610,\n\tIMX_PLLV3_DDR_IMX7,\n\tIMX_PLLV3_AV_IMX7,\n};\n\nstruct clk_hw *imx_clk_hw_pllv3(enum imx_pllv3_type type, const char *name,\n\t\tconst char *parent_name, void __iomem *base, u32 div_mask);\n\n#define PLL_1416X_RATE(_rate, _m, _p, _s)\t\t\\\n\t{\t\t\t\t\t\t\\\n\t\t.rate\t=\t(_rate),\t\t\\\n\t\t.mdiv\t=\t(_m),\t\t\t\\\n\t\t.pdiv\t=\t(_p),\t\t\t\\\n\t\t.sdiv\t=\t(_s),\t\t\t\\\n\t}\n\n#define PLL_1443X_RATE(_rate, _m, _p, _s, _k)\t\t\\\n\t{\t\t\t\t\t\t\\\n\t\t.rate\t=\t(_rate),\t\t\\\n\t\t.mdiv\t=\t(_m),\t\t\t\\\n\t\t.pdiv\t=\t(_p),\t\t\t\\\n\t\t.sdiv\t=\t(_s),\t\t\t\\\n\t\t.kdiv\t=\t(_k),\t\t\t\\\n\t}\n\nstruct clk_hw *imx_clk_hw_pllv4(enum imx_pllv4_type type, const char *name,\n\t\tconst char *parent_name, void __iomem *base);\n\nstruct clk_hw *clk_hw_register_gate2(struct device *dev, const char *name,\n\t\tconst char *parent_name, unsigned long flags,\n\t\tvoid __iomem *reg, u8 bit_idx, u8 cgr_val, u8 cgr_mask,\n\t\tu8 clk_gate_flags, spinlock_t *lock,\n\t\tunsigned int *share_count);\n\nstruct clk * imx_obtain_fixed_clock(\n\t\t\tconst char *name, unsigned long rate);\n\nstruct clk_hw *imx_obtain_fixed_clock_hw(\n\t\t\tconst char *name, unsigned long rate);\n\nstruct clk_hw *imx_obtain_fixed_of_clock(struct device_node *np,\n\t\t\t\t\t const char *name, unsigned long rate);\n\nstruct clk_hw *imx_get_clk_hw_by_name(struct device_node *np, const char *name);\n\nstruct clk_hw *imx_clk_hw_gate_exclusive(const char *name, const char *parent,\n\t void __iomem *reg, u8 shift, u32 exclusive_mask);\n\nstruct clk_hw *imx_clk_hw_pfd(const char *name, const char *parent_name,\n\t\tvoid __iomem *reg, u8 idx);\n\nstruct clk_hw *imx_clk_hw_pfdv2(enum imx_pfdv2_type type, const char *name,\n\t const char *parent_name, void __iomem *reg, u8 idx);\n\nstruct clk_hw *imx_clk_hw_busy_divider(const char *name, const char *parent_name,\n\t\t\t\t void __iomem *reg, u8 shift, u8 width,\n\t\t\t\t void __iomem *busy_reg, u8 busy_shift);\n\nstruct clk_hw *imx_clk_hw_busy_mux(const char *name, void __iomem *reg, u8 shift,\n\t\t\t     u8 width, void __iomem *busy_reg, u8 busy_shift,\n\t\t\t     const char * const *parent_names, int num_parents);\n\nstruct clk_hw *imx7ulp_clk_hw_composite(const char *name,\n\t\t\t\t     const char * const *parent_names,\n\t\t\t\t     int num_parents, bool mux_present,\n\t\t\t\t     bool rate_present, bool gate_present,\n\t\t\t\t     void __iomem *reg);\n\nstruct clk_hw *imx8ulp_clk_hw_composite(const char *name,\n\t\t\t\t     const char * const *parent_names,\n\t\t\t\t     int num_parents, bool mux_present,\n\t\t\t\t     bool rate_present, bool gate_present,\n\t\t\t\t     void __iomem *reg, bool has_swrst);\n\nstruct clk_hw *imx_clk_hw_fixup_divider(const char *name, const char *parent,\n\t\t\t\t  void __iomem *reg, u8 shift, u8 width,\n\t\t\t\t  void (*fixup)(u32 *val));\n\nstruct clk_hw *imx_clk_hw_fixup_mux(const char *name, void __iomem *reg,\n\t\t\t      u8 shift, u8 width, const char * const *parents,\n\t\t\t      int num_parents, void (*fixup)(u32 *val));\n\nstatic inline struct clk *to_clk(struct clk_hw *hw)\n{\n\tif (IS_ERR_OR_NULL(hw))\n\t\treturn ERR_CAST(hw);\n\treturn hw->clk;\n}\n\nstatic inline struct clk_hw *imx_clk_hw_fixed(const char *name, int rate)\n{\n\treturn clk_hw_register_fixed_rate(NULL, name, NULL, 0, rate);\n}\n\nstatic inline struct clk_hw *imx_clk_hw_fixed_factor(const char *name,\n\t\tconst char *parent, unsigned int mult, unsigned int div)\n{\n\treturn clk_hw_register_fixed_factor(NULL, name, parent,\n\t\t\tCLK_SET_RATE_PARENT, mult, div);\n}\n\nstatic inline struct clk_hw *imx_clk_hw_divider_closest(const char *name,\n\t\t\t\t\t\tconst char *parent,\n\t\t\t\t\t\tvoid __iomem *reg, u8 shift,\n\t\t\t\t\t\tu8 width)\n{\n\treturn clk_hw_register_divider(NULL, name, parent, 0,\n\t\t\t\t       reg, shift, width, CLK_DIVIDER_ROUND_CLOSEST, &imx_ccm_lock);\n}\n\nstatic inline struct clk_hw *__imx_clk_hw_divider(const char *name,\n\t\t\t\t\t\t   const char *parent,\n\t\t\t\t\t\t   void __iomem *reg, u8 shift,\n\t\t\t\t\t\t   u8 width, unsigned long flags)\n{\n\treturn clk_hw_register_divider(NULL, name, parent, flags,\n\t\t\t\t       reg, shift, width, 0, &imx_ccm_lock);\n}\n\nstatic inline struct clk_hw *__imx_clk_hw_gate(const char *name, const char *parent,\n\t\t\t\t\t\tvoid __iomem *reg, u8 shift,\n\t\t\t\t\t\tunsigned long flags,\n\t\t\t\t\t\tunsigned long clk_gate_flags)\n{\n\treturn clk_hw_register_gate(NULL, name, parent, flags | CLK_SET_RATE_PARENT, reg,\n\t\t\t\t\tshift, clk_gate_flags, &imx_ccm_lock);\n}\n\nstatic inline struct clk_hw *__imx_clk_hw_gate2(const char *name, const char *parent,\n\t\t\t\t\t\tvoid __iomem *reg, u8 shift, u8 cgr_val,\n\t\t\t\t\t\tunsigned long flags,\n\t\t\t\t\t\tunsigned int *share_count)\n{\n\treturn clk_hw_register_gate2(NULL, name, parent, flags | CLK_SET_RATE_PARENT, reg,\n\t\t\t\t\tshift, cgr_val, 0x3, 0, &imx_ccm_lock, share_count);\n}\n\nstatic inline struct clk_hw *__imx_clk_hw_mux(const char *name, void __iomem *reg,\n\t\t\tu8 shift, u8 width, const char * const *parents,\n\t\t\tint num_parents, unsigned long flags, unsigned long clk_mux_flags)\n{\n\treturn clk_hw_register_mux(NULL, name, parents, num_parents,\n\t\t\tflags | CLK_SET_RATE_NO_REPARENT, reg, shift,\n\t\t\twidth, clk_mux_flags, &imx_ccm_lock);\n}\n\nstruct clk_hw *imx_clk_hw_cpu(const char *name, const char *parent_name,\n\t\tstruct clk *div, struct clk *mux, struct clk *pll,\n\t\tstruct clk *step);\n\n#define IMX_COMPOSITE_CORE\t\tBIT(0)\n#define IMX_COMPOSITE_BUS\t\tBIT(1)\n#define IMX_COMPOSITE_FW_MANAGED\tBIT(2)\n\n#define IMX_COMPOSITE_CLK_FLAGS_DEFAULT \\\n\t(CLK_SET_RATE_NO_REPARENT | CLK_OPS_PARENT_ENABLE)\n#define IMX_COMPOSITE_CLK_FLAGS_CRITICAL \\\n\t(IMX_COMPOSITE_CLK_FLAGS_DEFAULT | CLK_IS_CRITICAL)\n#define IMX_COMPOSITE_CLK_FLAGS_GET_RATE_NO_CACHE \\\n\t(IMX_COMPOSITE_CLK_FLAGS_DEFAULT | CLK_GET_RATE_NOCACHE)\n#define IMX_COMPOSITE_CLK_FLAGS_CRITICAL_GET_RATE_NO_CACHE \\\n\t(IMX_COMPOSITE_CLK_FLAGS_GET_RATE_NO_CACHE | CLK_IS_CRITICAL)\n\nstruct clk_hw *__imx8m_clk_hw_composite(const char *name,\n\t\t\t\t\t    const char * const *parent_names,\n\t\t\t\t\t    int num_parents,\n\t\t\t\t\t    void __iomem *reg,\n\t\t\t\t\t    u32 composite_flags,\n\t\t\t\t\t    unsigned long flags);\n\n#define _imx8m_clk_hw_composite(name, parent_names, reg, composite_flags, flags) \\\n\t__imx8m_clk_hw_composite(name, parent_names, \\\n\t\tARRAY_SIZE(parent_names), reg, composite_flags, flags)\n\n#define imx8m_clk_hw_composite(name, parent_names, reg) \\\n\t_imx8m_clk_hw_composite(name, parent_names, reg, \\\n\t\t\t0, IMX_COMPOSITE_CLK_FLAGS_DEFAULT)\n\n#define imx8m_clk_hw_composite_flags(name, parent_names, reg, flags) \\\n\t_imx8m_clk_hw_composite(name, parent_names, reg, \\\n\t\t\t0, IMX_COMPOSITE_CLK_FLAGS_DEFAULT |  flags)\n\n#define imx8m_clk_hw_composite_critical(name, parent_names, reg) \\\n\t_imx8m_clk_hw_composite(name, parent_names, reg, \\\n\t\t\t0, IMX_COMPOSITE_CLK_FLAGS_CRITICAL)\n\n#define imx8m_clk_hw_composite_bus(name, parent_names, reg)\t\\\n\t_imx8m_clk_hw_composite(name, parent_names, reg, \\\n\t\t\tIMX_COMPOSITE_BUS, IMX_COMPOSITE_CLK_FLAGS_DEFAULT)\n\n#define imx8m_clk_hw_composite_bus_critical(name, parent_names, reg)\t\\\n\t_imx8m_clk_hw_composite(name, parent_names, reg, \\\n\t\t\tIMX_COMPOSITE_BUS, IMX_COMPOSITE_CLK_FLAGS_CRITICAL)\n\n#define imx8m_clk_hw_composite_core(name, parent_names, reg)\t\\\n\t_imx8m_clk_hw_composite(name, parent_names, reg, \\\n\t\t\tIMX_COMPOSITE_CORE, IMX_COMPOSITE_CLK_FLAGS_DEFAULT)\n\n#define imx8m_clk_hw_fw_managed_composite(name, parent_names, reg) \\\n\t_imx8m_clk_hw_composite(name, parent_names, reg, \\\n\t\t\tIMX_COMPOSITE_FW_MANAGED, \\\n\t\t\tIMX_COMPOSITE_CLK_FLAGS_GET_RATE_NO_CACHE)\n\n#define imx8m_clk_hw_fw_managed_composite_critical(name, parent_names, reg) \\\n\t_imx8m_clk_hw_composite(name, parent_names, reg, \\\n\t\t\tIMX_COMPOSITE_FW_MANAGED, \\\n\t\t\tIMX_COMPOSITE_CLK_FLAGS_CRITICAL_GET_RATE_NO_CACHE)\n\nstruct clk_hw *imx93_clk_composite_flags(const char *name,\n\t\t\t\t\t const char * const *parent_names,\n\t\t\t\t\t int num_parents,\n\t\t\t\t\t void __iomem *reg,\n\t\t\t\t\t u32 domain_id,\n\t\t\t\t\t unsigned long flags);\n#define imx93_clk_composite(name, parent_names, num_parents, reg, domain_id) \\\n\timx93_clk_composite_flags(name, parent_names, num_parents, reg, domain_id \\\n\t\t\t\t  CLK_SET_RATE_NO_REPARENT | CLK_OPS_PARENT_ENABLE)\n\nstruct clk_hw *imx93_clk_gate(struct device *dev, const char *name, const char *parent_name,\n\t\t\t      unsigned long flags, void __iomem *reg, u32 bit_idx, u32 val,\n\t\t\t      u32 mask, u32 domain_id, unsigned int *share_count);\n\nstruct clk_hw *imx_clk_hw_divider_gate(const char *name, const char *parent_name,\n\t\tunsigned long flags, void __iomem *reg, u8 shift, u8 width,\n\t\tu8 clk_divider_flags, const struct clk_div_table *table,\n\t\tspinlock_t *lock);\n\nstruct clk_hw *imx_clk_gpr_mux(const char *name, const char *compatible,\n\t\t\t       u32 reg, const char **parent_names,\n\t\t\t       u8 num_parents, const u32 *mux_table, u32 mask);\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}