   1               		.file	"TWI_Master.c"
   2               	__SP_H__ = 0x3e
   3               	__SP_L__ = 0x3d
   4               	__SREG__ = 0x3f
   5               	__RAMPZ__ = 0x3b
   6               	__tmp_reg__ = 0
   7               	__zero_reg__ = 1
  10               		.text
  11               	.Ltext0:
 317               	.global	TWI_Master_Initialise
 319               	TWI_Master_Initialise:
 320               		.stabd	46,0,0
   1:TWI_Master.c  **** /*****************************************************************************
   2:TWI_Master.c  **** *
   3:TWI_Master.c  **** * Atmel Corporation
   4:TWI_Master.c  **** *
   5:TWI_Master.c  **** * File              : TWI_Master.c
   6:TWI_Master.c  **** * Compiler          : IAR EWAAVR 2.28a/3.10c
   7:TWI_Master.c  **** * Revision          : $Revision: 1.13 $
   8:TWI_Master.c  **** * Date              : $Date: 24. mai 2004 11:31:20 $
   9:TWI_Master.c  **** * Updated by        : $Author: ltwa $
  10:TWI_Master.c  **** *
  11:TWI_Master.c  **** * Support mail      : avr@atmel.com
  12:TWI_Master.c  **** *
  13:TWI_Master.c  **** * Supported devices : All devices with a TWI module can be used.
  14:TWI_Master.c  **** *                     The example is written for the ATmega16
  15:TWI_Master.c  **** *
  16:TWI_Master.c  **** * AppNote           : AVR315 - TWI Master Implementation
  17:TWI_Master.c  **** *
  18:TWI_Master.c  **** * Description       : This is a sample driver for the TWI hardware modules.
  19:TWI_Master.c  **** *                     It is interrupt driveren. All functionality is controlled through 
  20:TWI_Master.c  **** *                     passing information to and from functions. Se main.c for samples
  21:TWI_Master.c  **** *                     of how to use the driver.
  22:TWI_Master.c  **** *
  23:TWI_Master.c  **** *
  24:TWI_Master.c  **** ****************************************************************************/
  25:TWI_Master.c  **** 
  26:TWI_Master.c  **** #include <nrk.h>
  27:TWI_Master.c  **** #include <include.h>
  28:TWI_Master.c  **** #include <ulib.h>
  29:TWI_Master.c  **** #include "TWI_Master.h"
  30:TWI_Master.c  **** #include <avr/io.h>              
  31:TWI_Master.c  **** #include <avr/interrupt.h>
  32:TWI_Master.c  **** 
  33:TWI_Master.c  **** 
  34:TWI_Master.c  **** static unsigned char TWI_buf[ TWI_BUFFER_SIZE ];    // Transceiver buffer
  35:TWI_Master.c  **** 
  36:TWI_Master.c  **** static unsigned char TWI_msgSize;                   // Number of bytes to be transmitted.
  37:TWI_Master.c  **** 
  38:TWI_Master.c  **** static unsigned char TWI_state = TWI_NO_STATE;      // State byte. Default set to TWI_NO_STATE.
  39:TWI_Master.c  **** 
  40:TWI_Master.c  **** 
  41:TWI_Master.c  **** 
  42:TWI_Master.c  **** union TWI_statusReg TWI_statusReg = {0};            // TWI_statusReg is defined in TWI_Master.h
  43:TWI_Master.c  **** 
  44:TWI_Master.c  **** 
  45:TWI_Master.c  **** 
  46:TWI_Master.c  **** /****************************************************************************
  47:TWI_Master.c  **** 
  48:TWI_Master.c  **** Call this function to set up the TWI master to its initial standby state.
  49:TWI_Master.c  **** 
  50:TWI_Master.c  **** Remember to enable interrupts from the main application after initializing the TWI.
  51:TWI_Master.c  **** 
  52:TWI_Master.c  **** ****************************************************************************/
  53:TWI_Master.c  **** 
  54:TWI_Master.c  **** void TWI_Master_Initialise(void)
  55:TWI_Master.c  **** 
  56:TWI_Master.c  **** {
 322               	.LM0:
 323               	.LFBB1:
 324               	/* prologue: function */
 325               	/* frame size = 0 */
 326               	/* stack size = 0 */
 327               	.L__stack_usage = 0
  57:TWI_Master.c  **** 
  58:TWI_Master.c  ****   TWBR = TWI_TWBR;                                  // Set bit rate register (Baudrate). Defined in
 329               	.LM1:
 330 0000 80E2      		ldi r24,lo8(32)
 331 0002 8093 B800 		sts 184,r24
  59:TWI_Master.c  **** 
  60:TWI_Master.c  **** // TWSR = TWI_TWPS;                                  // Not used. Driver presumes prescaler to be 0
  61:TWI_Master.c  **** 
  62:TWI_Master.c  ****   TWDR = 0xFF;                                      // Default content = SDA released.
 333               	.LM2:
 334 0006 8FEF      		ldi r24,lo8(-1)
 335 0008 8093 BB00 		sts 187,r24
  63:TWI_Master.c  **** 
  64:TWI_Master.c  ****   TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins.
 337               	.LM3:
 338 000c 84E0      		ldi r24,lo8(4)
 339 000e 8093 BC00 		sts 188,r24
 340 0012 0895      		ret
 342               	.Lscope1:
 344               		.stabd	78,0,0
 346               	.global	TWI_Transceiver_Busy
 348               	TWI_Transceiver_Busy:
 349               		.stabd	46,0,0
  65:TWI_Master.c  **** 
  66:TWI_Master.c  ****          (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt.
  67:TWI_Master.c  **** 
  68:TWI_Master.c  ****          (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests.
  69:TWI_Master.c  **** 
  70:TWI_Master.c  ****          (0<<TWWC);                                 //
  71:TWI_Master.c  **** 
  72:TWI_Master.c  **** 
  73:TWI_Master.c  **** 
  74:TWI_Master.c  **** //  PORTC = 0xFF;
  75:TWI_Master.c  **** 
  76:TWI_Master.c  **** }    
  77:TWI_Master.c  **** 
  78:TWI_Master.c  ****     
  79:TWI_Master.c  **** 
  80:TWI_Master.c  **** /****************************************************************************
  81:TWI_Master.c  **** 
  82:TWI_Master.c  **** Call this function to test if the TWI_ISR is busy transmitting.
  83:TWI_Master.c  **** 
  84:TWI_Master.c  **** ****************************************************************************/
  85:TWI_Master.c  **** 
  86:TWI_Master.c  **** unsigned char TWI_Transceiver_Busy( void )
  87:TWI_Master.c  **** 
  88:TWI_Master.c  **** {
 351               	.LM4:
 352               	.LFBB2:
 353               	/* prologue: function */
 354               	/* frame size = 0 */
 355               	/* stack size = 0 */
 356               	.L__stack_usage = 0
  89:TWI_Master.c  **** 
  90:TWI_Master.c  ****   return ( TWCR & (1<<TWIE) );                  // IF TWI Interrupt is enabled then the Transceiver
 358               	.LM5:
 359 0014 8091 BC00 		lds r24,188
  91:TWI_Master.c  **** 
  92:TWI_Master.c  **** }
 361               	.LM6:
 362 0018 8170      		andi r24,lo8(1)
 363 001a 0895      		ret
 365               	.Lscope2:
 367               		.stabd	78,0,0
 369               	.global	TWI_Get_State_Info
 371               	TWI_Get_State_Info:
 372               		.stabd	46,0,0
  93:TWI_Master.c  **** 
  94:TWI_Master.c  **** 
  95:TWI_Master.c  **** 
  96:TWI_Master.c  **** /****************************************************************************
  97:TWI_Master.c  **** 
  98:TWI_Master.c  **** Call this function to fetch the state information of the previous operation. The function will hold
  99:TWI_Master.c  **** 
 100:TWI_Master.c  **** until the TWI_ISR has completed with the previous operation. If there was an error, then the functi
 101:TWI_Master.c  **** 
 102:TWI_Master.c  **** will return the TWI State code. 
 103:TWI_Master.c  **** 
 104:TWI_Master.c  **** ****************************************************************************/
 105:TWI_Master.c  **** 
 106:TWI_Master.c  **** unsigned char TWI_Get_State_Info( void )
 107:TWI_Master.c  **** 
 108:TWI_Master.c  **** {
 374               	.LM7:
 375               	.LFBB3:
 376               	/* prologue: function */
 377               	/* frame size = 0 */
 378               	/* stack size = 0 */
 379               	.L__stack_usage = 0
 380               	.L5:
 381               	.LBB10:
 382               	.LBB11:
  90:TWI_Master.c  ****   return ( TWCR & (1<<TWIE) );                  // IF TWI Interrupt is enabled then the Transceiver
 384               	.LM8:
 385 001c 8091 BC00 		lds r24,188
 386               	.LBE11:
 387               	.LBE10:
 109:TWI_Master.c  **** 
 110:TWI_Master.c  ****   while ( TWI_Transceiver_Busy() );             // Wait until TWI has completed the transmission.
 389               	.LM9:
 390 0020 80FD      		sbrc r24,0
 391 0022 00C0      		rjmp .L5
 111:TWI_Master.c  **** 
 112:TWI_Master.c  ****   return ( TWI_state );                         // Return error state.
 113:TWI_Master.c  **** 
 114:TWI_Master.c  **** }
 393               	.LM10:
 394 0024 8091 0000 		lds r24,TWI_state
 395 0028 0895      		ret
 397               	.Lscope3:
 399               		.stabd	78,0,0
 403               	.global	TWI_Start_Transceiver_With_Data
 405               	TWI_Start_Transceiver_With_Data:
 406               		.stabd	46,0,0
 115:TWI_Master.c  **** 
 116:TWI_Master.c  **** 
 117:TWI_Master.c  **** 
 118:TWI_Master.c  **** /****************************************************************************
 119:TWI_Master.c  **** Call this function to send a prepared message. The first byte must contain the slave address and th
 120:TWI_Master.c  **** read/write bit. Consecutive bytes contain the data to be sent, or empty locations for data to be re
 121:TWI_Master.c  **** from the slave. Also include how many bytes that should be sent/read including the address byte.
 122:TWI_Master.c  **** The function will hold execution (loop) until the TWI_ISR has completed with the previous operation
 123:TWI_Master.c  **** then initialize the next operation and return.
 124:TWI_Master.c  **** ****************************************************************************/
 125:TWI_Master.c  **** 
 126:TWI_Master.c  **** void TWI_Start_Transceiver_With_Data( unsigned char *msg, unsigned char msgSize )
 127:TWI_Master.c  **** 
 128:TWI_Master.c  **** {
 408               	.LM11:
 409               	.LFBB4:
 410               	/* prologue: function */
 411               	/* frame size = 0 */
 412               	/* stack size = 0 */
 413               	.L__stack_usage = 0
 414               	.L9:
 415               	.LBB12:
 416               	.LBB13:
  90:TWI_Master.c  ****   return ( TWCR & (1<<TWIE) );                  // IF TWI Interrupt is enabled then the Transceiver
 418               	.LM12:
 419 002a 2091 BC00 		lds r18,188
 420               	.LBE13:
 421               	.LBE12:
 129:TWI_Master.c  ****   unsigned char temp;
 130:TWI_Master.c  **** 
 131:TWI_Master.c  ****   while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.
 423               	.LM13:
 424 002e 20FD      		sbrc r18,0
 425 0030 00C0      		rjmp .L9
 132:TWI_Master.c  **** 
 133:TWI_Master.c  ****   TWI_msgSize = msgSize;                        // Number of data to transmit.
 427               	.LM14:
 428 0032 6093 0000 		sts TWI_msgSize,r22
 134:TWI_Master.c  ****   TWI_buf[0]  = msg[0];                         // Store slave address with R/W setting.
 430               	.LM15:
 431 0036 FC01      		movw r30,r24
 432 0038 2081      		ld r18,Z
 433 003a 2093 0000 		sts TWI_buf,r18
 135:TWI_Master.c  ****   if (!( msg[0] & (TRUE<<TWI_READ_BIT) ))       // If it is a write operation, then also copy data.
 435               	.LM16:
 436 003e 20FF      		sbrs r18,0
 437 0040 00C0      		rjmp .L10
 438               	.L13:
 136:TWI_Master.c  ****   {
 137:TWI_Master.c  ****     for ( temp = 1; temp < msgSize; temp++ )
 138:TWI_Master.c  ****       TWI_buf[ temp ] = msg[ temp ];
 139:TWI_Master.c  ****   }
 140:TWI_Master.c  **** 
 141:TWI_Master.c  ****   TWI_statusReg.all = 0;      
 440               	.LM17:
 441 0042 1092 0000 		sts TWI_statusReg,__zero_reg__
 142:TWI_Master.c  ****   TWI_state         = TWI_NO_STATE ;
 443               	.LM18:
 444 0046 88EF      		ldi r24,lo8(-8)
 445 0048 8093 0000 		sts TWI_state,r24
 143:TWI_Master.c  ****   TWCR = (1<<TWEN)|                             // TWI Interface enabled.
 447               	.LM19:
 448 004c 85EA      		ldi r24,lo8(-91)
 449 004e 8093 BC00 		sts 188,r24
 450 0052 0895      		ret
 451               	.L10:
 452 0054 DC01      		movw r26,r24
 453 0056 1196      		adiw r26,1
 135:TWI_Master.c  ****   if (!( msg[0] & (TRUE<<TWI_READ_BIT) ))       // If it is a write operation, then also copy data.
 455               	.LM20:
 456 0058 E0E0      		ldi r30,lo8(TWI_buf+1)
 457 005a F0E0      		ldi r31,hi8(TWI_buf+1)
 458 005c 81E0      		ldi r24,lo8(1)
 459 005e 8E1B      		sub r24,r30
 460               	.L11:
 461 0060 982F      		mov r25,r24
 462 0062 9E0F      		add r25,r30
 137:TWI_Master.c  ****     for ( temp = 1; temp < msgSize; temp++ )
 464               	.LM21:
 465 0064 9617      		cp r25,r22
 466 0066 00F4      		brsh .L13
 138:TWI_Master.c  ****       TWI_buf[ temp ] = msg[ temp ];
 468               	.LM22:
 469 0068 9D91      		ld r25,X+
 470 006a 9193      		st Z+,r25
 471 006c 00C0      		rjmp .L11
 473               	.Lscope4:
 475               		.stabd	78,0,0
 477               	.global	TWI_Start_Transceiver
 479               	TWI_Start_Transceiver:
 480               		.stabd	46,0,0
 144:TWI_Master.c  ****          (1<<TWIE)|(1<<TWINT)|                  // Enable TWI Interupt and clear the flag.
 145:TWI_Master.c  ****          (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|       // Initiate a START condition.
 146:TWI_Master.c  ****          (0<<TWWC);                             //
 147:TWI_Master.c  **** 
 148:TWI_Master.c  **** }
 149:TWI_Master.c  **** 
 150:TWI_Master.c  **** 
 151:TWI_Master.c  **** 
 152:TWI_Master.c  **** /****************************************************************************
 153:TWI_Master.c  **** Call this function to resend the last message. The driver will reuse the data previously put in the
 154:TWI_Master.c  **** The function will hold execution (loop) until the TWI_ISR has completed with the previous operation
 155:TWI_Master.c  **** then initialize the next operation and return.
 156:TWI_Master.c  **** ****************************************************************************/
 157:TWI_Master.c  **** 
 158:TWI_Master.c  **** void TWI_Start_Transceiver( void )
 159:TWI_Master.c  **** 
 160:TWI_Master.c  **** {
 482               	.LM23:
 483               	.LFBB5:
 484               	/* prologue: function */
 485               	/* frame size = 0 */
 486               	/* stack size = 0 */
 487               	.L__stack_usage = 0
 488               	.L17:
 489               	.LBB14:
 490               	.LBB15:
  90:TWI_Master.c  ****   return ( TWCR & (1<<TWIE) );                  // IF TWI Interrupt is enabled then the Transceiver
 492               	.LM24:
 493 006e 8091 BC00 		lds r24,188
 494               	.LBE15:
 495               	.LBE14:
 161:TWI_Master.c  ****   while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.
 497               	.LM25:
 498 0072 80FD      		sbrc r24,0
 499 0074 00C0      		rjmp .L17
 162:TWI_Master.c  ****   TWI_statusReg.all = 0;      
 501               	.LM26:
 502 0076 1092 0000 		sts TWI_statusReg,__zero_reg__
 163:TWI_Master.c  ****   TWI_state         = TWI_NO_STATE ;
 504               	.LM27:
 505 007a 88EF      		ldi r24,lo8(-8)
 506 007c 8093 0000 		sts TWI_state,r24
 164:TWI_Master.c  ****   TWCR = (1<<TWEN)|                             // TWI Interface enabled.
 508               	.LM28:
 509 0080 85EA      		ldi r24,lo8(-91)
 510 0082 8093 BC00 		sts 188,r24
 511 0086 0895      		ret
 513               	.Lscope5:
 515               		.stabd	78,0,0
 518               	.global	TWI_Get_Data_From_Transceiver
 520               	TWI_Get_Data_From_Transceiver:
 521               		.stabd	46,0,0
 165:TWI_Master.c  ****          (1<<TWIE)|(1<<TWINT)|                  // Enable TWI Interupt and clear the flag.
 166:TWI_Master.c  ****          (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|       // Initiate a START condition.
 167:TWI_Master.c  ****          (0<<TWWC);                             //
 168:TWI_Master.c  **** }
 169:TWI_Master.c  **** 
 170:TWI_Master.c  **** 
 171:TWI_Master.c  **** 
 172:TWI_Master.c  **** /****************************************************************************
 173:TWI_Master.c  **** Call this function to read out the requested data from the TWI transceiver buffer. I.e. first call
 174:TWI_Master.c  **** TWI_Start_Transceiver to send a request for data to the slave. Then Run this function to collect th
 175:TWI_Master.c  **** data when they have arrived. Include a pointer to where to place the data and the number of bytes
 176:TWI_Master.c  **** requested (including the address field) in the function call. The function will hold execution (loo
 177:TWI_Master.c  **** until the TWI_ISR has completed with the previous operation, before reading out the data and return
 178:TWI_Master.c  **** If there was an error in the previous transmission the function will return the TWI error code.
 179:TWI_Master.c  **** ****************************************************************************/
 180:TWI_Master.c  **** 
 181:TWI_Master.c  **** unsigned char TWI_Get_Data_From_Transceiver( unsigned char *msg, unsigned char msgSize )
 182:TWI_Master.c  **** 
 183:TWI_Master.c  **** {
 523               	.LM29:
 524               	.LFBB6:
 525               	/* prologue: function */
 526               	/* frame size = 0 */
 527               	/* stack size = 0 */
 528               	.L__stack_usage = 0
 529               	.L20:
 530               	.LBB16:
 531               	.LBB17:
  90:TWI_Master.c  ****   return ( TWCR & (1<<TWIE) );                  // IF TWI Interrupt is enabled then the Transceiver
 533               	.LM30:
 534 0088 2091 BC00 		lds r18,188
 535               	.LBE17:
 536               	.LBE16:
 184:TWI_Master.c  ****   unsigned char i;
 185:TWI_Master.c  **** 
 186:TWI_Master.c  ****   while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.
 538               	.LM31:
 539 008c 20FD      		sbrc r18,0
 540 008e 00C0      		rjmp .L20
 187:TWI_Master.c  **** 
 188:TWI_Master.c  ****   if( TWI_statusReg.lastTransOK )               // Last transmission competed successfully.        
 542               	.LM32:
 543 0090 2091 0000 		lds r18,TWI_statusReg
 544 0094 20FD      		sbrc r18,0
 545 0096 00C0      		rjmp .L21
 546               	.L24:
 189:TWI_Master.c  ****   {                                             
 190:TWI_Master.c  ****     for ( i=0; i<msgSize; i++ )                 // Copy data from Transceiver buffer.
 191:TWI_Master.c  ****     {
 192:TWI_Master.c  ****       msg[ i ] = TWI_buf[ i ];
 193:TWI_Master.c  ****     }
 194:TWI_Master.c  ****   }
 195:TWI_Master.c  ****   return( TWI_statusReg.lastTransOK );                                   
 548               	.LM33:
 549 0098 8091 0000 		lds r24,TWI_statusReg
 550 009c 8170      		andi r24,1
 551 009e 0895      		ret
 552               	.L21:
 553 00a0 20E0      		ldi r18,lo8(TWI_buf)
 554 00a2 30E0      		ldi r19,hi8(TWI_buf)
 555 00a4 FC01      		movw r30,r24
 188:TWI_Master.c  ****   if( TWI_statusReg.lastTransOK )               // Last transmission competed successfully.        
 557               	.LM34:
 558 00a6 D901      		movw r26,r18
 559               	.L22:
 560 00a8 8A2F      		mov r24,r26
 561 00aa 821B      		sub r24,r18
 190:TWI_Master.c  ****     for ( i=0; i<msgSize; i++ )                 // Copy data from Transceiver buffer.
 563               	.LM35:
 564 00ac 8617      		cp r24,r22
 565 00ae 00F4      		brsh .L24
 192:TWI_Master.c  ****       msg[ i ] = TWI_buf[ i ];
 567               	.LM36:
 568 00b0 8D91      		ld r24,X+
 569 00b2 8193      		st Z+,r24
 570 00b4 00C0      		rjmp .L22
 572               	.Lscope6:
 574               		.stabd	78,0,0
 576               	.global	__vector_39
 578               	__vector_39:
 579               		.stabd	46,0,0
 196:TWI_Master.c  **** 
 197:TWI_Master.c  **** }
 198:TWI_Master.c  **** 
 199:TWI_Master.c  **** 
 200:TWI_Master.c  **** 
 201:TWI_Master.c  **** // ********** Interrupt Handlers ********** //
 202:TWI_Master.c  **** 
 203:TWI_Master.c  **** /****************************************************************************
 204:TWI_Master.c  **** This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggere
 205:TWI_Master.c  **** that is whenever a TWI event has occurred. This function should not be called directly from the mai
 206:TWI_Master.c  **** application.
 207:TWI_Master.c  **** ****************************************************************************/
 208:TWI_Master.c  **** 
 209:TWI_Master.c  **** ISR(TWI_vect) 
 210:TWI_Master.c  **** {
 581               	.LM37:
 582               	.LFBB7:
 583 00b6 1F92      		push r1
 584 00b8 0F92      		push r0
 585 00ba 0FB6      		in r0,__SREG__
 586 00bc 0F92      		push r0
 587 00be 1124      		clr __zero_reg__
 588 00c0 0BB6      		in r0,__RAMPZ__
 589 00c2 0F92      		push r0
 590 00c4 2F93      		push r18
 591 00c6 3F93      		push r19
 592 00c8 8F93      		push r24
 593 00ca 9F93      		push r25
 594 00cc EF93      		push r30
 595 00ce FF93      		push r31
 596               	/* prologue: Signal */
 597               	/* frame size = 0 */
 598               	/* stack size = 10 */
 599               	.L__stack_usage = 10
 211:TWI_Master.c  ****   static unsigned char TWI_bufPtr;
 212:TWI_Master.c  **** 
 213:TWI_Master.c  **** 
 214:TWI_Master.c  ****   switch (TWSR)
 601               	.LM38:
 602 00d0 8091 B900 		lds r24,185
 603 00d4 8832      		cpi r24,lo8(40)
 604 00d6 01F0      		breq .L28
 605 00d8 00F4      		brsh .L29
 606 00da 8031      		cpi r24,lo8(16)
 607 00dc 01F0      		breq .L30
 608 00de 8831      		cpi r24,lo8(24)
 609 00e0 01F0      		breq .L28
 610 00e2 8830      		cpi r24,lo8(8)
 611 00e4 01F0      		breq .+2
 612 00e6 00C0      		rjmp .L27
 613 00e8 00C0      		rjmp .L30
 614               	.L29:
 615 00ea 8034      		cpi r24,lo8(64)
 616 00ec 01F0      		breq .L31
 617 00ee 00F4      		brsh .L32
 618 00f0 8833      		cpi r24,lo8(56)
 619 00f2 01F0      		breq .+2
 620 00f4 00C0      		rjmp .L27
 215:TWI_Master.c  ****   {
 216:TWI_Master.c  ****     case TWI_START:             // START has been transmitted  
 217:TWI_Master.c  ****     case TWI_REP_START:         // Repeated START has been transmitted
 218:TWI_Master.c  ****       TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address 
 219:TWI_Master.c  ****     case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
 220:TWI_Master.c  ****     case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
 221:TWI_Master.c  ****       if (TWI_bufPtr < TWI_msgSize)
 222:TWI_Master.c  ****       {
 223:TWI_Master.c  ****         TWDR = TWI_buf[TWI_bufPtr++];
 224:TWI_Master.c  ****         TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 225:TWI_Master.c  ****                (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
 226:TWI_Master.c  ****                (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
 227:TWI_Master.c  ****                (0<<TWWC);                                 //  
 228:TWI_Master.c  ****       }else                    // Send STOP after last byte
 229:TWI_Master.c  ****       {
 230:TWI_Master.c  ****         TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfu
 231:TWI_Master.c  ****         TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 232:TWI_Master.c  ****                (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the fl
 233:TWI_Master.c  ****                (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
 234:TWI_Master.c  ****                (0<<TWWC);                                 //
 235:TWI_Master.c  ****       }
 236:TWI_Master.c  ****       break;
 237:TWI_Master.c  ****     case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
 238:TWI_Master.c  ****       TWI_buf[TWI_bufPtr++] = TWDR;
 239:TWI_Master.c  **** 
 240:TWI_Master.c  ****     case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
 241:TWI_Master.c  ****       if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
 242:TWI_Master.c  ****       {
 243:TWI_Master.c  ****         TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 244:TWI_Master.c  ****                (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
 245:TWI_Master.c  ****                (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
 246:TWI_Master.c  ****                (0<<TWWC);                                 //  
 247:TWI_Master.c  ****       }else                    // Send NACK after next reception
 248:TWI_Master.c  ****       {
 249:TWI_Master.c  ****         TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 250:TWI_Master.c  ****                (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
 251:TWI_Master.c  ****                (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
 252:TWI_Master.c  ****                (0<<TWWC);                                 // 
 253:TWI_Master.c  ****       }    
 254:TWI_Master.c  ****       break; 
 255:TWI_Master.c  **** 
 256:TWI_Master.c  ****     case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
 257:TWI_Master.c  ****       TWI_buf[TWI_bufPtr] = TWDR;
 258:TWI_Master.c  ****       TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfull
 259:TWI_Master.c  ****       TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 260:TWI_Master.c  ****              (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
 261:TWI_Master.c  ****              (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
 262:TWI_Master.c  ****              (0<<TWWC);                                 //
 263:TWI_Master.c  ****       break;      
 264:TWI_Master.c  ****     case TWI_ARB_LOST:          // Arbitration lost
 265:TWI_Master.c  ****       TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 622               	.LM39:
 623 00f6 85EA      		ldi r24,lo8(-91)
 624 00f8 00C0      		rjmp .L54
 625               	.L32:
 214:TWI_Master.c  ****   switch (TWSR)
 627               	.LM40:
 628 00fa 8035      		cpi r24,lo8(80)
 629 00fc 01F0      		breq .L34
 630 00fe 8835      		cpi r24,lo8(88)
 631 0100 01F4      		brne .L27
 257:TWI_Master.c  ****       TWI_buf[TWI_bufPtr] = TWDR;
 633               	.LM41:
 634 0102 8091 BB00 		lds r24,187
 635 0106 E091 0000 		lds r30,TWI_bufPtr.3219
 636 010a F0E0      		ldi r31,0
 637 010c E050      		subi r30,lo8(-(TWI_buf))
 638 010e F040      		sbci r31,hi8(-(TWI_buf))
 639 0110 8083      		st Z,r24
 640 0112 00C0      		rjmp .L55
 641               	.L30:
 218:TWI_Master.c  ****       TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address 
 643               	.LM42:
 644 0114 1092 0000 		sts TWI_bufPtr.3219,__zero_reg__
 645               	.L28:
 221:TWI_Master.c  ****       if (TWI_bufPtr < TWI_msgSize)
 647               	.LM43:
 648 0118 E091 0000 		lds r30,TWI_bufPtr.3219
 649 011c 8091 0000 		lds r24,TWI_msgSize
 650 0120 E817      		cp r30,r24
 651 0122 00F4      		brsh .L55
 223:TWI_Master.c  ****         TWDR = TWI_buf[TWI_bufPtr++];
 653               	.LM44:
 654 0124 81E0      		ldi r24,lo8(1)
 655 0126 8E0F      		add r24,r30
 656 0128 8093 0000 		sts TWI_bufPtr.3219,r24
 657 012c F0E0      		ldi r31,0
 658 012e E050      		subi r30,lo8(-(TWI_buf))
 659 0130 F040      		sbci r31,hi8(-(TWI_buf))
 660 0132 8081      		ld r24,Z
 661 0134 8093 BB00 		sts 187,r24
 662 0138 00C0      		rjmp .L38
 663               	.L34:
 238:TWI_Master.c  ****       TWI_buf[TWI_bufPtr++] = TWDR;
 665               	.LM45:
 666 013a E091 0000 		lds r30,TWI_bufPtr.3219
 667 013e 81E0      		ldi r24,lo8(1)
 668 0140 8E0F      		add r24,r30
 669 0142 8093 0000 		sts TWI_bufPtr.3219,r24
 670 0146 8091 BB00 		lds r24,187
 671 014a F0E0      		ldi r31,0
 672 014c E050      		subi r30,lo8(-(TWI_buf))
 673 014e F040      		sbci r31,hi8(-(TWI_buf))
 674 0150 8083      		st Z,r24
 675               	.L31:
 241:TWI_Master.c  ****       if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
 677               	.LM46:
 678 0152 2091 0000 		lds r18,TWI_bufPtr.3219
 679 0156 30E0      		ldi r19,0
 680 0158 8091 0000 		lds r24,TWI_msgSize
 681 015c 90E0      		ldi r25,0
 682 015e 0197      		sbiw r24,1
 683 0160 2817      		cp r18,r24
 684 0162 3907      		cpc r19,r25
 685 0164 04F4      		brge .L38
 243:TWI_Master.c  ****         TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 687               	.LM47:
 688 0166 85EC      		ldi r24,lo8(-59)
 689 0168 00C0      		rjmp .L54
 690               	.L38:
 249:TWI_Master.c  ****         TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 692               	.LM48:
 693 016a 85E8      		ldi r24,lo8(-123)
 694 016c 00C0      		rjmp .L54
 695               	.L55:
 258:TWI_Master.c  ****       TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfull
 697               	.LM49:
 698 016e 8091 0000 		lds r24,TWI_statusReg
 699 0172 8160      		ori r24,lo8(1<<0)
 700 0174 8093 0000 		sts TWI_statusReg,r24
 259:TWI_Master.c  ****       TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 702               	.LM50:
 703 0178 84E9      		ldi r24,lo8(-108)
 704 017a 00C0      		rjmp .L54
 705               	.L27:
 266:TWI_Master.c  ****              (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
 267:TWI_Master.c  ****              (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
 268:TWI_Master.c  ****              (0<<TWWC);                                 //
 269:TWI_Master.c  ****       break;
 270:TWI_Master.c  ****     case TWI_MTX_ADR_NACK:      // SLA+W has been tramsmitted and NACK received
 271:TWI_Master.c  ****     case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
 272:TWI_Master.c  ****     case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
 273:TWI_Master.c  **** //    case TWI_NO_STATE              // No relevant state information available; TWINT = “0”
 274:TWI_Master.c  ****     case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
 275:TWI_Master.c  ****     default:     
 276:TWI_Master.c  ****       TWI_state = TWSR;                                 // Store TWSR and automatically sets clears
 707               	.LM51:
 708 017c 8091 B900 		lds r24,185
 709 0180 8093 0000 		sts TWI_state,r24
 277:TWI_Master.c  ****                                                         // Reset TWI Interface
 278:TWI_Master.c  ****       TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pin
 711               	.LM52:
 712 0184 84E0      		ldi r24,lo8(4)
 713               	.L54:
 714 0186 8093 BC00 		sts 188,r24
 715               	/* epilogue start */
 279:TWI_Master.c  ****              (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
 280:TWI_Master.c  ****              (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
 281:TWI_Master.c  ****              (0<<TWWC);                                 //
 282:TWI_Master.c  ****   }
 283:TWI_Master.c  **** 
 284:TWI_Master.c  **** }
 717               	.LM53:
 718 018a FF91      		pop r31
 719 018c EF91      		pop r30
 720 018e 9F91      		pop r25
 721 0190 8F91      		pop r24
 722 0192 3F91      		pop r19
 723 0194 2F91      		pop r18
 724 0196 0F90      		pop r0
 725 0198 0BBE      		out __RAMPZ__,r0
 726 019a 0F90      		pop r0
 727 019c 0FBE      		out __SREG__,r0
 728 019e 0F90      		pop r0
 729 01a0 1F90      		pop r1
 730 01a2 1895      		reti
 735               	.Lscope7:
 737               		.stabd	78,0,0
 738               		.local	TWI_bufPtr.3219
 739               		.comm	TWI_bufPtr.3219,1,1
 740               	.global	TWI_statusReg
 741               		.section .bss
 744               	TWI_statusReg:
 745 0000 00        		.zero	1
 746               		.data
 749               	TWI_state:
 750 0000 F8        		.byte	-8
 751               		.local	TWI_msgSize
 752               		.comm	TWI_msgSize,1,1
 753               		.local	TWI_buf
 754               		.comm	TWI_buf,10,1
 755               		.comm	nrk_kernel_stk_ptr,2,1
 756               		.comm	nrk_idle_task_stk,128,1
 757               		.comm	_nrk_signal_list,4,1
 765               		.text
 767               	.Letext0:
 768               		.ident	"GCC: (GNU) 4.8.2"
 769               	.global __do_copy_data
 770               	.global __do_clear_bss
DEFINED SYMBOLS
                            *ABS*:0000000000000000 TWI_Master.c
     /tmp/cc7vW8PY.s:2      *ABS*:000000000000003e __SP_H__
     /tmp/cc7vW8PY.s:3      *ABS*:000000000000003d __SP_L__
     /tmp/cc7vW8PY.s:4      *ABS*:000000000000003f __SREG__
     /tmp/cc7vW8PY.s:5      *ABS*:000000000000003b __RAMPZ__
     /tmp/cc7vW8PY.s:6      *ABS*:0000000000000000 __tmp_reg__
     /tmp/cc7vW8PY.s:7      *ABS*:0000000000000001 __zero_reg__
     /tmp/cc7vW8PY.s:319    .text:0000000000000000 TWI_Master_Initialise
     /tmp/cc7vW8PY.s:348    .text:0000000000000014 TWI_Transceiver_Busy
     /tmp/cc7vW8PY.s:371    .text:000000000000001c TWI_Get_State_Info
     /tmp/cc7vW8PY.s:749    .data:0000000000000000 TWI_state
     /tmp/cc7vW8PY.s:405    .text:000000000000002a TWI_Start_Transceiver_With_Data
     /tmp/cc7vW8PY.s:739    .bss:0000000000000002 TWI_msgSize
     /tmp/cc7vW8PY.s:752    .bss:0000000000000003 TWI_buf
     /tmp/cc7vW8PY.s:744    .bss:0000000000000000 TWI_statusReg
     /tmp/cc7vW8PY.s:479    .text:000000000000006e TWI_Start_Transceiver
     /tmp/cc7vW8PY.s:520    .text:0000000000000088 TWI_Get_Data_From_Transceiver
     /tmp/cc7vW8PY.s:578    .text:00000000000000b6 __vector_39
                             .bss:0000000000000001 TWI_bufPtr.3219
                            *COM*:0000000000000002 nrk_kernel_stk_ptr
                            *COM*:0000000000000080 nrk_idle_task_stk
                            *COM*:0000000000000004 _nrk_signal_list

UNDEFINED SYMBOLS
__do_copy_data
__do_clear_bss
