
---------- Begin Simulation Statistics ----------
final_tick                               255746921000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  77488                       # Simulator instruction rate (inst/s)
host_mem_usage                                 937548                       # Number of bytes of host memory used
host_op_rate                                   150948                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1290.53                       # Real time elapsed on the host
host_tick_rate                              198172325                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000003                       # Number of instructions simulated
sim_ops                                     194802755                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.255747                       # Number of seconds simulated
sim_ticks                                255746921000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             54760625                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect            1001841                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           8634975                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          58889229                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits           10504374                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        54760625                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         44256251                       # Number of indirect misses.
system.cpu.branchPred.lookups                58889229                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 3028359                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted      6872346                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 137048850                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 83955201                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts           8642433                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   22766745                       # Number of branches committed
system.cpu.commit.bw_lim_events               7791870                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls           52866                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts       187001067                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            100000003                       # Number of instructions committed
system.cpu.commit.committedOps              194802755                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples    193705577                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.005664                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.014310                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    135333423     69.87%     69.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     17416934      8.99%     78.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      9550066      4.93%     83.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     11034000      5.70%     89.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      5532537      2.86%     92.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      3177086      1.64%     93.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2254476      1.16%     95.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1615185      0.83%     95.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      7791870      4.02%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    193705577                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                    1640787                       # Number of committed floating point instructions.
system.cpu.commit.function_calls              1335661                       # Number of function calls committed.
system.cpu.commit.int_insts                 193397050                       # Number of committed integer instructions.
system.cpu.commit.loads                      24613514                       # Number of loads committed
system.cpu.commit.membars                       34680                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass       639959      0.33%      0.33% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        153145701     78.62%     78.94% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          164750      0.08%     79.03% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           337441      0.17%     79.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          56925      0.03%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            608      0.00%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             550      0.00%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           46556      0.02%     79.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           96364      0.05%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         509233      0.26%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           351      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd          121      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt          433      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv           42      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult          121      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        24538910     12.60%     92.16% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       14422927      7.40%     99.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        74604      0.04%     99.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       767159      0.39%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         194802755                       # Class of committed instruction
system.cpu.commit.refs                       39803600                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                   100000003                       # Number of Instructions Simulated
system.cpu.committedOps                     194802755                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.557469                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.557469                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data     36395962                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     36395962                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60435.572325                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60435.572325                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 57726.731363                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57726.731363                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data     35672973                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35672973                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  43694254000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  43694254000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.019865                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019865                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data       722989                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        722989                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       304518                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       304518                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  24156963000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  24156963000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.011498                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011498                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       418471                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       418471                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data     15190661                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     15190661                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 57649.373726                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 57649.373726                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 55849.640988                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55849.640988                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     15025120                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       15025120                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   9543334976                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9543334976                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010898                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010898                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data       165541                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       165541                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         3502                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         3502                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   9049819976                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9049819976                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.010667                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010667                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       162039                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       162039                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    28.526445                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    40.750000                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs              2439                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              12                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs        69576                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          489                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data     51586623                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     51586623                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 59916.478876                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59916.478876                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 57202.775105                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57202.775105                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data     50698093                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50698093                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data  53237588976                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  53237588976                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017224                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017224                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data       888530                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         888530                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data       308020                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       308020                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  33206782976                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  33206782976                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011253                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011253                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data       580510                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       580510                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data     51586623                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     51586623                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 59916.478876                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59916.478876                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 57202.775105                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57202.775105                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data     50698093                       # number of overall hits
system.cpu.dcache.overall_hits::total        50698093                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data  53237588976                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  53237588976                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017224                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017224                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data       888530                       # number of overall misses
system.cpu.dcache.overall_misses::total        888530                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data       308020                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       308020                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  33206782976                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  33206782976                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011253                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011253                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data       580510                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       580510                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 255746921000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                 577630                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          102                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          628                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          261                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             88.619099                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses        103751900                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.729340                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999736                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999736                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 255746921000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs            578654                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses         103751900                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1023.729340                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            51279796                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            240000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks       355161                       # number of writebacks
system.cpu.dcache.writebacks::total            355161                       # number of writebacks
system.cpu.decode.BlockedCycles              33050917                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts              456496845                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                117017726                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  60438000                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                8673145                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               4799948                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                    39339544                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                       1226921                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 255746921000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                    20592324                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                        180424                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 255746921000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 255746921000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                    58889229                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  33362492                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      87211647                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes               5088889                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles         9989                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                      247546686                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                10590                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles          626                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles         62653                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                17346290                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                         24                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.branchRate                  0.230264                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles          128011062                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           13532733                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.967936                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples          223979736                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.180143                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.373971                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                151245436     67.53%     67.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  3154121      1.41%     68.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  3053400      1.36%     70.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  3489633      1.56%     71.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  3220890      1.44%     73.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  3761642      1.68%     74.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  3854027      1.72%     76.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  3842509      1.72%     78.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 48358078     21.59%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            223979736                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                   2410824                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   844148                       # number of floating regfile writes
system.cpu.icache.ReadReq_accesses::.cpu.inst     33362374                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     33362374                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 28344.196854                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 28344.196854                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 27689.191538                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 27689.191538                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst     25482934                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        25482934                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 223336398457                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 223336398457                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.236177                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.236177                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst      7879440                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       7879440                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       870749                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       870749                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 194064987533                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 194064987533                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.210078                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.210078                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      7008691                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      7008691                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     9.135756                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs             13679                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs       124968                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst     33362374                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     33362374                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 28344.196854                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 28344.196854                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 27689.191538                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 27689.191538                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst     25482934                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         25482934                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst 223336398457                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 223336398457                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.236177                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.236177                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst      7879440                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        7879440                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst       870749                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       870749                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 194064987533                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 194064987533                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.210078                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.210078                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst      7008691                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      7008691                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst     33362374                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     33362374                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 28344.196854                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 28344.196854                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 27689.191538                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 27689.191538                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst     25482934                       # number of overall hits
system.cpu.icache.overall_hits::total        25482934                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst 223336398457                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 223336398457                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.236177                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.236177                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst      7879440                       # number of overall misses
system.cpu.icache.overall_misses::total       7879440                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst       870749                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       870749                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 194064987533                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 194064987533                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.210078                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.210078                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst      7008691                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      7008691                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 255746921000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                7007144                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0          193                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           63                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs              4.635905                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses         73733439                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.941115                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999770                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999770                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 255746921000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs           7008691                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses          73733439                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           255.941115                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            32491625                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks      7007144                       # number of writebacks
system.cpu.icache.writebacks::total           7007144                       # number of writebacks
system.cpu.idleCycles                        31767186                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts             11162976                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 32007384                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.191064                       # Inst execution rate
system.cpu.iew.exec_refs                     59895878                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   20581113                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                23154525                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              51113541                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts             182908                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            465428                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             27896504                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           381793515                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              39314765                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          16597734                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             304611032                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  41872                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               1821993                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                8673145                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               1883495                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          1982                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          1800064                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses        43359                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation        44722                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        80872                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads     26500027                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores     12706418                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents          44722                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      9244509                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect        1918467                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 322243207                       # num instructions consuming a value
system.cpu.iew.wb_count                     296892195                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.657699                       # average fanout of values written-back
system.cpu.iew.wb_producers                 211938979                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.160883                       # insts written-back per cycle
system.cpu.iew.wb_sent                      300560462                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                405677679                       # number of integer regfile reads
system.cpu.int_regfile_writes               243956398                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 255746921000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               0.391012                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.391012                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           3104137      0.97%      0.97% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             252043615     78.47%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               221834      0.07%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                359761      0.11%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               60037      0.02%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                5164      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  1      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   2      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  858      0.00%     79.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                76171      0.02%     79.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               120786      0.04%     79.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              537321      0.17%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                804      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd             214      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            1522      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv             135      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult           1165      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             42318134     13.17%     93.04% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            21348245      6.65%     99.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          140362      0.04%     99.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         868498      0.27%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              321208766                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 1942709                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             3858823                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      1833829                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            2480045                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     5437291                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016928                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 5084508     93.51%     93.51% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     93.51% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     93.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     93.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     93.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                    43      0.00%     93.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     93.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     93.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     93.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     93.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     93.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      7      0.00%     93.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     93.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   2710      0.05%     93.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     93.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    135      0.00%     93.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   416      0.01%     93.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     93.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     93.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  151      0.00%     93.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     93.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     93.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     93.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     93.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     93.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     93.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     93.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     93.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     93.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     93.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     93.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     93.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     93.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     93.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     93.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     93.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     93.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     93.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     93.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     93.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     93.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     93.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     93.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     93.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     93.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     93.58% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 223084      4.10%     97.68% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 92079      1.69%     99.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              1098      0.02%     99.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            33060      0.61%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              321599211                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          869996688                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    295058366                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         566344588                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  381242844                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 321208766                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded              550671                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined       186990758                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           2020952                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved         497805                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined    257495388                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     223979736                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.434097                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.233065                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           137824130     61.53%     61.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            16697719      7.46%     68.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            14213334      6.35%     75.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            11585048      5.17%     80.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            11136749      4.97%     85.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            11338291      5.06%     90.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            11521827      5.14%     95.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             6341282      2.83%     98.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             3321356      1.48%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       223979736                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.255963                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 255746921000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                    33373942                       # TLB accesses on write requests
system.cpu.itb.wrMisses                        341243                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 255746921000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 255746921000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads           2687177                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2294638                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             51113541                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            27896504                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               136170254                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    342                       # number of misc regfile writes
system.cpu.numCycles                        255746922                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON    255746921000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                27690829                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             220583257                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              239                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                 987282                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                120354045                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                 102333                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                165255                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups            1047112823                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              432507847                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           476272908                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  61318679                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                4410863                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                8673145                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               5914873                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                255689642                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups           2786174                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups        622198450                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          28165                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1675                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   6122853                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           1608                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                    567717529                       # The number of ROB reads
system.cpu.rob.rob_writes                   794422410                       # The number of ROB writes
system.cpu.timesIdled                         2729653                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   504                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks        50337                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         50337                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 73315.316169                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 73315.316169                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  19278335702                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  19278335702                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       262951                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         262951                       # number of HardPFReq MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst      7006734                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        7006734                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 113321.110761                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 113321.110761                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 93641.412229                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 93641.412229                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        6753432                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            6753432                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst  28704463998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  28704463998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.036151                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.036151                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst       253302                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           253302                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.cpu.inst         1927                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1927                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst  23539109999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  23539109999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.035876                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.035876                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst       251375                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       251375                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data        160254                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            160254                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 111412.674035                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 111412.674035                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 91418.103565                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91418.103565                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            103524                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                103524                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data   6320440998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6320440998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.354001                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.354001                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data           56730                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               56730                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits::.cpu.data           12                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               12                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   5185051998                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5185051998                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.353926                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.353926                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data        56718                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          56718                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data       418400                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        418400                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 124369.468649                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 124369.468649                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 104801.612432                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 104801.612432                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        282808                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            282808                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data  16863504993                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  16863504993                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.324073                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.324073                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data       135592                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          135592                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data         1017                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         1017                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  14103676993                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  14103676993                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.321642                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.321642                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data       134575                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       134575                       # number of ReadSharedReq MSHR misses
system.l2.UpgradeReq_accesses::.cpu.data         1856                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1856                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency::.cpu.data  1239.639640                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1239.639640                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data 30190.990991                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 30190.990991                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data             1301                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1301                       # number of UpgradeReq hits
system.l2.UpgradeReq_miss_latency::.cpu.data       688000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       688000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate::.cpu.data     0.299030                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.299030                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses::.cpu.data            555                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                555                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data     16756000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     16756000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.299030                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.299030                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data          555                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           555                       # number of UpgradeReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks      6994999                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      6994999                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      6994999                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          6994999                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks       355161                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       355161                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks       355161                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           355161                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst          7006734                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           578654                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7585388                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 113321.110761                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 120547.550415                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 116439.891005                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 93641.412229                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 100833.428254                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 96749.344859                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst              6753432                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               386332                       # number of demand (read+write) hits
system.l2.demand_hits::total                  7139764                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst  28704463998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  23183945991                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      51888409989                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.036151                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.332361                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.058748                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst             253302                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             192322                       # number of demand (read+write) misses
system.l2.demand_misses::total                 445624                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.inst            1927                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data            1029                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                2956                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst  23539109999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  19288728991                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  42827838990                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.035876                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.330583                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.058358                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst        251375                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        191293                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            442668                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst         7006734                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          578654                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7585388                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 113321.110761                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 120547.550415                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 116439.891005                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 93641.412229                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 100833.428254                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 73315.316169                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88016.585001                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst             6753432                       # number of overall hits
system.l2.overall_hits::.cpu.data              386332                       # number of overall hits
system.l2.overall_hits::total                 7139764                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst  28704463998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  23183945991                       # number of overall miss cycles
system.l2.overall_miss_latency::total     51888409989                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.036151                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.332361                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.058748                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst            253302                       # number of overall misses
system.l2.overall_misses::.cpu.data            192322                       # number of overall misses
system.l2.overall_misses::total                445624                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.inst           1927                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data           1029                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               2956                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst  23539109999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  19288728991                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  19278335702                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  62106174692                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.035876                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.330583                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.093023                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst       251375                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       191293                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       262951                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           705619                       # number of overall MSHR misses
system.l2.prefetcher.num_hwpf_issued           339337                       # number of hwpf issued
system.l2.prefetcher.perceptron_unit.pwrStateResidencyTicks::UNDEFINED 255746921000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfBufferHit                  256                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified              339801                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 10057                       # number of prefetches not generated due to page crossing
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 255746921000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED 255746921000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                         786575                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::1           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          804                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          176                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          121                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1687                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          634                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          587                       # Occupied blocks per task id
system.l2.tags.avg_refs                     19.432920                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                122059695                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks     375.619177                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1697.490085                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       778.228190                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  1242.122263                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.091704                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.414426                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.189997                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.303253                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999380                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1119                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          2977                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.273193                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.726807                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 255746921000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                    790671                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                 122059695                       # Number of tag accesses
system.l2.tags.tagsinuse                  4093.459715                       # Cycle average of tags in use
system.l2.tags.total_refs                    15365046                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.unused_prefetches                     68574                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              162492                       # number of writebacks
system.l2.writebacks::total                    162492                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     295522.35                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                44728.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples    162428.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    251372.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    188808.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    260065.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     25978.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       175.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    175.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.56                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                        40.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     40.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      24.80                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         1.69                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.37                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst     62905938                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         62905938                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst          62905938                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          47869323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher     65126884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             175902145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       40663199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         62905938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         47869323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher     65126884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            216565344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       40663199                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             40663199                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples       289617                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    190.629915                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   129.233971                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   212.910409                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       137091     47.34%     47.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        87755     30.30%     77.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        26162      9.03%     86.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        13932      4.81%     91.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         7227      2.50%     93.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4006      1.38%     95.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2956      1.02%     96.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2181      0.75%     97.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         8307      2.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       289617                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               44815680                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                44986432                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                  170752                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                10394240                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys             10399488                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst     16088000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      16088000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst       16088000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       12242432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     16656000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           44986432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     10399488                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        10399488                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst       251375                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       191288                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher       260250                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     42223.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     49511.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     43173.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst     16087808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     12083712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     16644160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 62905187.429411903024                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 47248709.594435349107                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 65080588.008330307901                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst  10614006371                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   9470877910                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  11235896682                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks       162492                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks  37390407.00                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks     10394240                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 40642678.939622499049                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 6075642014837                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                    64                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds         9371                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState             1576663                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             153715                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds         9371                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst          251375                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          191288                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher       260250                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              702913                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       162492                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             162492                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    66.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0             45668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             51461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             60618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             54653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             37404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             36115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             30492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             34523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             44008                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             39882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            36139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            44401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            46252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            42987                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            46891                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            48751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             10254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             10076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             10282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             10289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             10265                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            10756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            10921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            11619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            10480                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.002648213250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 255746921000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples         9371                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      74.723936                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     63.361675                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     59.981613                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          8483     90.52%     90.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          856      9.13%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           21      0.22%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            6      0.06%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9371                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  375279                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  164978                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  116866                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   23103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   12763                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4897                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1442                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     572                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      61                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    702913                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                702913                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      702913                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 67.61                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   473456                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                   2668                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                 3501225000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                  255746517000                       # Total gap between requests
system.mem_ctrls.totMemAccLat             31320780963                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                  18191187213                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples         9371                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.331128                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.287536                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.238975                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3865     41.24%     41.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              206      2.20%     43.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4060     43.33%     86.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              922      9.84%     96.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              250      2.67%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               44      0.47%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               16      0.17%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9371                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  10082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                   162492                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               162492                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                     162492                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                61.31                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                   99580                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy          10716607050                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy               1036735140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     67327523910                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            515.028062                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    977186501                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    7762560000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  22493437000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  60292455901                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   16573970713                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 147647310885                       # Time in different power states
system.mem_ctrls_0.preBackEnergy            689391360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                551034000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     23152345920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy              2505668760                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         18350691840.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       6975648660                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           131716841190                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime         230432732536                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy              403934040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          10937687250                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy               1031144520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     64295630070                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            511.695769                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   1122945751                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    7661420000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  25405213750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  63421950632                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   17136102995                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 140999287872                       # Time in different power states
system.mem_ctrls_1.preBackEnergy            735268320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                548062515                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     24354060960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy              2494080540                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         18111596880.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       7904458860                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           130864617285                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime         229824048754                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy              443846160                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2104542                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2104542                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2104542                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     55385920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     55385920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                55385920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 255746921000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy          2061692872                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3705270255                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            703475                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  703475    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              703475                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       698989                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1401629                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp             646200                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       162492                       # Transaction distribution
system.membus.trans_dist::CleanEvict           535662                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              562                       # Transaction distribution
system.membus.trans_dist::ReadExReq             56713                       # Transaction distribution
system.membus.trans_dist::ReadExResp            56713                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        646200                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     21022568                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1738650                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              22761218                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    896888128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     59764160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              956652288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 255746921000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        29898722948                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       21027117954                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             8.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1740561254                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.snoopTraffic                  10524736                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8762906                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.018843                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.136929                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                8598936     98.13%     98.13% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 162823      1.86%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1147      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8762906                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests        20697                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1147                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      7585436                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       142113                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     15174063                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         143260                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                         1175645                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp           7427091                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       517653                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      7007143                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          846552                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           387113                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1856                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1856                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           160254                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          160254                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       7008691                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       418400                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
