WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2508338 heartbeat IPC: 3.98671 cumulative IPC: 3.98671 (Simulation time: 0 hr 2 min 46 sec) 
Warmup finished CPU 0 instructions: 10000002 cycles: 2508339 cumulative IPC: 3.98671 (Simulation time: 0 hr 2 min 46 sec) 

Warmup complete CPU 0 instructions: 10000002 cycles: 2508339 (Simulation time: 0 hr 2 min 46 sec) 

Heartbeat CPU 0 instructions: 20000001 cycles: 7975774 heartbeat IPC: 1.82902 cumulative IPC: 1.82902 (Simulation time: 0 hr 7 min 2 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 13454185 heartbeat IPC: 1.82535 cumulative IPC: 1.82718 (Simulation time: 0 hr 11 min 14 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 18884600 heartbeat IPC: 1.84148 cumulative IPC: 1.83192 (Simulation time: 0 hr 15 min 26 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 24313275 heartbeat IPC: 1.84208 cumulative IPC: 1.83445 (Simulation time: 0 hr 19 min 28 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 29805357 heartbeat IPC: 1.82081 cumulative IPC: 1.83171 (Simulation time: 0 hr 23 min 1 sec) 
Simulation finished CPU 0 instructions: 50000000 cycles: 27297022 cumulative IPC: 1.83171 (Simulation time: 0 hr 23 min 1 sec) 

Simulation complete CPU 0 instructions: 50000000 cycles: 27297022 (Simulation time: 0 hr 23 min 1 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/kostr2010/cod/microarch-course/traces/657.xz_s-4994B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.83171 instructions: 50000000 cycles: 27297022
CPU 0 Branch Prediction Accuracy: 87.3511% MPKI: 13.2588 Average ROB Occupancy at Mispredict: 28.371
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.000120001
BRANCH_INDIRECT: 0.00102001
BRANCH_CONDITIONAL: 13.2576
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 2.00001e-05

LLC TOTAL       ACCESS:      10230  HIT:       1153  MISS:       9077
LLC LOAD         ACCESS:       2604  HIT:         40  MISS:       2564
LLC RFO          ACCESS:       6501  HIT:          0  MISS:       6501
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:       1113  HIT:       1113  MISS:          0
LLC TRANSLATION  ACCESS:         12  HIT:          0  MISS:         12
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 92.3579 cycles
cpu0_DTLB TOTAL       ACCESS:    7141523  HIT:    7132468  MISS:       9055
cpu0_DTLB LOAD         ACCESS:    7141523  HIT:    7132468  MISS:       9055
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 4.54898 cycles
cpu0_ITLB TOTAL       ACCESS:     523748  HIT:     523748  MISS:          0
cpu0_ITLB LOAD         ACCESS:     523748  HIT:     523748  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:    8138654  HIT:    8031124  MISS:     107530
cpu0_L1D LOAD         ACCESS:    5004595  HIT:    4972799  MISS:      31796
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    3133886  HIT:    3058254  MISS:      75632
cpu0_L1D TRANSLATION  ACCESS:        173  HIT:         71  MISS:        102
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 11.4495 cycles
cpu0_L1I TOTAL       ACCESS:     606262  HIT:     606256  MISS:          6
cpu0_L1I LOAD         ACCESS:     606262  HIT:     606256  MISS:          6
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 198.334 cycles
cpu0_L2C TOTAL       ACCESS:      25615  HIT:      16474  MISS:       9141
cpu0_L2C LOAD         ACCESS:       9155  HIT:       6551  MISS:       2604
cpu0_L2C RFO          ACCESS:       9445  HIT:       2944  MISS:       6501
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:       6931  HIT:       6907  MISS:         24
cpu0_L2C TRANSLATION  ACCESS:         84  HIT:         72  MISS:         12
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 112.656 cycles
cpu0_STLB TOTAL       ACCESS:        309  HIT:        154  MISS:        155
cpu0_STLB LOAD         ACCESS:        309  HIT:        154  MISS:        155
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 248.801 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:       8551
  ROW_BUFFER_MISS:        526
 AVG DBUS CONGESTED CYCLE:    3.89336
 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0  FULL:          0

