#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun May 26 17:34:13 2019
# Process ID: 24700
# Current directory: E:/F Backup/CO/Lab/CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9460 E:\F Backup\CO\Lab\CPU\CPU.xpr
# Log file: E:/F Backup/CO/Lab/CPU/vivado.log
# Journal file: E:/F Backup/CO/Lab/CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/F Backup/CO/Lab/CPU/CPU.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Hasee/CPU' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 723.047 ; gain = 22.691
add_files -norecurse -scan_for_includes {{E:/F Backup/CO/Lab/CPU/CPU.srcs/sources_1/new/memorio.v} {E:/F Backup/CO/Lab/CPU/CPU.srcs/sources_1/new/StorageTop.v} {E:/F Backup/CO/Lab/CPU/CPU.srcs/sources_1/new/leds.v} {E:/F Backup/CO/Lab/CPU/CPU.srcs/sources_1/new/switchs.v} {E:/F Backup/CO/Lab/CPU/CPU.srcs/sources_1/new/ioread.v} {E:/F Backup/CO/Lab/CPU/CPU.srcs/sources_1/new/dmemory32.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {{E:/F Backup/CO/Lab/CPU/CPU.srcs/sources_1/ip}} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/F Backup/CO/Lab/CPU/CPU.srcs/sources_1/ip'.
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
add_files -norecurse -scan_for_includes {{E:/F Backup/CO/Lab/CPU/CPU.srcs/sources_1/ip/RAM/RAM.xci}}
WARNING: [IP_Flow 19-2162] IP 'RAM' is locked:
* Current project part 'xc7a100tifgg484-1L' and the part 'xc7a100tfgg484-1' used to customize the IP 'RAM' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
export_ip_user_files -of_objects  [get_files  {{E:/F Backup/CO/Lab/CPU/CPU.srcs/sources_1/ip/RAM/RAM.xci}}] -lib_map_path [list {modelsim=E:/F Backup/CO/Lab/CPU/CPU.cache/compile_simlib/modelsim} {questa=E:/F Backup/CO/Lab/CPU/CPU.cache/compile_simlib/questa} {riviera=E:/F Backup/CO/Lab/CPU/CPU.cache/compile_simlib/riviera} {activehdl=E:/F Backup/CO/Lab/CPU/CPU.cache/compile_simlib/activehdl}] -force -quiet
update_compile_order -fileset sources_1
CRITICAL WARNING: [IP_Flow 19-4309] IP 'RAM' is locked, parameter file paths could not be changed. Please ensure the IP is unlocked and retry the SaveAs/Import operation.
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property part xc7a100tfgg484-1 [current_project]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/F Backup/CO/Lab/CPU/CPU.srcs/sources_1/new/dmemory32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/F Backup/CO/Lab/CPU/CPU.srcs/sources_1/new/memorio.v:]
ERROR: [Common 17-180] Spawn failed: No error
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes {{E:/F Backup/CO/Lab/CPU/CPU.srcs/sim_1/new/ST_sim.v}}
update_compile_order -fileset sim_1
set_property top ST_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/F Backup/CO/Lab/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/F Backup/CO/Lab/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ST_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/F Backup/CO/Lab/CPU/CPU.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'E:/F Backup/CO/Lab/CPU/CPU.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/F Backup/CO/Lab/CPU/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ST_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/F Backup/CO/Lab/CPU/CPU.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/F Backup/CO/Lab/CPU/CPU.srcs/sources_1/new/StorageTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StorageTop
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/F Backup/CO/Lab/CPU/CPU.srcs/sources_1/new/dmemory32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmemory32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/F Backup/CO/Lab/CPU/CPU.srcs/sources_1/new/ioread.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ioread
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/F Backup/CO/Lab/CPU/CPU.srcs/sources_1/new/leds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leds
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/F Backup/CO/Lab/CPU/CPU.srcs/sources_1/new/memorio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memorio
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/F Backup/CO/Lab/CPU/CPU.srcs/sources_1/new/switchs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switchs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/F Backup/CO/Lab/CPU/CPU.srcs/sim_1/new/ST_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ST_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/F Backup/CO/Lab/CPU/CPU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/F Backup/CO/Lab/CPU/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 5d2dbda1b32d4bcb84a2f14f42eb261f --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ST_sim_behav xil_defaultlib.ST_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memorio
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.dmemory32
Compiling module xil_defaultlib.ioread
Compiling module xil_defaultlib.leds
Compiling module xil_defaultlib.switchs
Compiling module xil_defaultlib.StorageTop
Compiling module xil_defaultlib.ST_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot ST_sim_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source E:/F -notrace
couldn't read file "E:/F": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun May 26 17:42:49 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1105.363 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/F Backup/CO/Lab/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ST_sim_behav -key {Behavioral:sim_1:Functional:ST_sim} -tclbatch {ST_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source ST_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ST_sim.u_StorageTop.u_dmemory32.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ST_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 1123.652 ; gain = 18.289
add_files -norecurse -scan_for_includes {{E:/F Backup/CO/Lab/CPU/CPU.srcs/sources_1/new/ifetc32.v} {E:/F Backup/CO/Lab/CPU/CPU.srcs/sources_1/new/control32.v} {E:/F Backup/CO/Lab/CPU/CPU.srcs/sources_1/new/executs32.v} {E:/F Backup/CO/Lab/CPU/CPU.srcs/sources_1/new/idecode32-1.v}}
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes {{E:/F Backup/CO/Lab/CPU/CPU.srcs/sources_1/ip/prgrom/prgrom.xci}}
export_ip_user_files -of_objects  [get_files  {{E:/F Backup/CO/Lab/CPU/CPU.srcs/sources_1/ip/prgrom/prgrom.xci}}] -lib_map_path [list {modelsim=E:/F Backup/CO/Lab/CPU/CPU.cache/compile_simlib/modelsim} {questa=E:/F Backup/CO/Lab/CPU/CPU.cache/compile_simlib/questa} {riviera=E:/F Backup/CO/Lab/CPU/CPU.cache/compile_simlib/riviera} {activehdl=E:/F Backup/CO/Lab/CPU/CPU.cache/compile_simlib/activehdl}] -force -quiet
update_compile_order -fileset sources_1
create_bd_design "CPU"
Wrote  : <E:/F Backup/CO/Lab/CPU/CPU.srcs/sources_1/bd/CPU/CPU.bd> 
create_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1204.840 ; gain = 71.746
create_bd_cell -type module -reference StorageTop StorageTop_0
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'interface_aximm' due to missing slave read-channel signals ARADDR ARVALID ARREADY RVALID RREADY.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'reset' as interface 'reset'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clock' as interface 'clock'.
INFO: [IP_Flow 19-4728] Bus Interface 'clock': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clock': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
create_bd_cell: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1205.840 ; gain = 0.605
update_compile_order -fileset sources_1
create_bd_cell -type module -reference control32 control32_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
create_bd_cell -type module -reference Idecode32 Idecode32_0
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'reset' as interface 'reset'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clock' as interface 'clock'.
INFO: [IP_Flow 19-4728] Bus Interface 'clock': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clock': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
create_bd_cell -type module -reference Ifetc32 Ifetc32_0
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'reset' as interface 'reset'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clock' as interface 'clock'.
INFO: [IP_Flow 19-4728] Bus Interface 'clock': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clock': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
create_bd_cell -type module -reference Executs32 Executs32_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property location {3 889 -337} [get_bd_cells Executs32_0]
set_property location {2 463 -411} [get_bd_cells Ifetc32_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:5.4 clk_wiz_0
endgroup
set_property -dict [list CONFIG.PRIMITIVE {PLL} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {23.000} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {46} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {40} CONFIG.CLKOUT1_JITTER {342.117} CONFIG.CLKOUT1_PHASE_ERROR {303.235}] [get_bd_cells clk_wiz_0]
set_property name cpuclk [get_bd_cells clk_wiz_0]
set_property location {1 111 -211} [get_bd_cells cpuclk]
set_property location {2 513 -216} [get_bd_cells control32_0]
set_property location {3 944 99} [get_bd_cells Ifetc32_0]
set_property location {2 546 -381} [get_bd_cells control32_0]
set_property location {3 944 47} [get_bd_cells Ifetc32_0]
set_property location {3.5 1129 48} [get_bd_cells Executs32_0]
set_property location {2 375 1} [get_bd_cells Idecode32_0]
set_property location {2 335 202} [get_bd_cells Ifetc32_0]
set_property location {2.5 721 32} [get_bd_cells Idecode32_0]
set_property location {2 345 3} [get_bd_cells Ifetc32_0]
set_property location {3 673 -426} [get_bd_cells control32_0]
connect_bd_net [get_bd_pins cpuclk/clk_out1] [get_bd_pins Ifetc32_0/clock]
create_bd_port -dir I reset
connect_bd_net [get_bd_ports reset] [get_bd_pins Ifetc32_0/reset]
set_property location {46 86} [get_bd_ports reset]
set_property location {-66 127} [get_bd_ports reset]
connect_bd_net [get_bd_pins cpuclk/clk_out1] [get_bd_pins Idecode32_0/clock]
connect_bd_net [get_bd_ports reset] [get_bd_pins Idecode32_0/reset]
connect_bd_net [get_bd_pins cpuclk/clk_out1] [get_bd_pins StorageTop_0/clock]
connect_bd_net [get_bd_ports reset] [get_bd_pins StorageTop_0/reset]
save_bd_design
Wrote  : <E:/F Backup/CO/Lab/CPU/CPU.srcs/sources_1/bd/CPU/CPU.bd> 
Wrote  : <E:/F Backup/CO/Lab/CPU/CPU.srcs/sources_1/bd/CPU/ui/bd_7b084a88.ui> 
connect_bd_net [get_bd_pins Ifetc32_0/Instruction] [get_bd_pins Idecode32_0/Instruction]
set_property location {2 346 -96} [get_bd_cells Ifetc32_0]
set_property location {2 345 -79} [get_bd_cells Ifetc32_0]
set_property location {3 710 -48} [get_bd_cells Idecode32_0]
set_property location {3 708 -26} [get_bd_cells Idecode32_0]
set_property location {3 704 -10} [get_bd_cells Idecode32_0]
connect_bd_net [get_bd_pins control32_0/Branch] [get_bd_pins Ifetc32_0/Branch]
connect_bd_net [get_bd_pins control32_0/nBranch] [get_bd_pins Ifetc32_0/nBranch]
connect_bd_net [get_bd_pins control32_0/Jmp] [get_bd_pins Ifetc32_0/Jmp]
connect_bd_net [get_bd_pins control32_0/Jal] [get_bd_pins Ifetc32_0/Jal]
connect_bd_net [get_bd_pins control32_0/Jrn] [get_bd_pins Ifetc32_0/Jrn]
connect_bd_net [get_bd_pins Executs32_0/Zero] [get_bd_pins Ifetc32_0/Zero]
connect_bd_net [get_bd_pins Executs32_0/Add_Result] [get_bd_pins Ifetc32_0/Add_result]
connect_bd_net [get_bd_pins Idecode32_0/read_data_1] [get_bd_pins Ifetc32_0/Read_data_1]
connect_bd_net [get_bd_pins Ifetc32_0/PC_plus_4_out] [get_bd_pins Executs32_0/PC_plus_4]
connect_bd_net [get_bd_pins Idecode32_0/read_data_1] [get_bd_pins Executs32_0/Read_data_1]
connect_bd_net [get_bd_pins Idecode32_0/read_data_2] [get_bd_pins Executs32_0/Read_data_2]
connect_bd_net [get_bd_pins Idecode32_0/Sign_extend] [get_bd_pins Executs32_0/Sign_extend]
set_property location {4 1241 76} [get_bd_cells Executs32_0]
create_bd_port -dir I -from 23 -to 0 switch_port
set_property location {1513 292} [get_bd_ports switch_port]
connect_bd_net [get_bd_ports switch_port] [get_bd_pins StorageTop_0/switch_i]
create_bd_port -dir O -from 23 -to 0 -type data led_port
delete_bd_objs [get_bd_ports led_port]
create_bd_port -dir O -from 23 -to 0 led_port
set_property location {1831 -5} [get_bd_ports led_port]
set_property location {1809 30} [get_bd_ports led_port]
set_property location {1801 21} [get_bd_ports led_port]
delete_bd_objs [get_bd_ports led_port]
create_bd_port -dir O -from 23 -to 0 led_port
connect_bd_net [get_bd_ports led_port] [get_bd_pins StorageTop_0/ledout]
set_property location {1816 28} [get_bd_ports led_port]
connect_bd_net [get_bd_pins StorageTop_0/rdata] [get_bd_pins Idecode32_0/read_data]
connect_bd_net [get_bd_pins Executs32_0/ALU_Result] [get_bd_pins Idecode32_0/ALU_result]
connect_bd_net [get_bd_pins control32_0/Jal] [get_bd_pins Idecode32_0/Jal]
connect_bd_net [get_bd_pins control32_0/RegWrite] [get_bd_pins Idecode32_0/RegWrite]
connect_bd_net [get_bd_pins control32_0/MemIOtoReg] [get_bd_pins Idecode32_0/MemtoReg]
connect_bd_net [get_bd_pins control32_0/RegDST] [get_bd_pins Idecode32_0/RegDst]
connect_bd_net [get_bd_pins Ifetc32_0/opcplus4] [get_bd_pins Idecode32_0/opcplus4]
connect_bd_net [get_bd_pins control32_0/MemRead] [get_bd_pins StorageTop_0/memread]
connect_bd_net [get_bd_pins control32_0/MemWrite] [get_bd_pins StorageTop_0/memwrite]
connect_bd_net [get_bd_pins control32_0/IORead] [get_bd_pins StorageTop_0/ioread]
connect_bd_net [get_bd_pins control32_0/IOWrite] [get_bd_pins StorageTop_0/iowrite]
connect_bd_net [get_bd_pins control32_0/ALUSrc] [get_bd_pins Executs32_0/ALUSrc]
connect_bd_net [get_bd_pins control32_0/Sftmd] [get_bd_pins Executs32_0/Sftmd]
connect_bd_net [get_bd_pins control32_0/Jrn] [get_bd_pins Executs32_0/Jrn]
connect_bd_net [get_bd_pins control32_0/I_format] [get_bd_pins Executs32_0/I_format]
connect_bd_net [get_bd_pins Executs32_0/ALU_Result] [get_bd_pins StorageTop_0/caddress]
connect_bd_net [get_bd_pins control32_0/ALUOp] [get_bd_pins Executs32_0/ALUOp]
connect_bd_net [get_bd_pins Idecode32_0/read_data_2] [get_bd_pins StorageTop_0/wdata]
save_bd_design
Wrote  : <E:/F Backup/CO/Lab/CPU/CPU.srcs/sources_1/bd/CPU/CPU.bd> 
Wrote  : <E:/F Backup/CO/Lab/CPU/CPU.srcs/sources_1/bd/CPU/ui/bd_7b084a88.ui> 
connect_bd_net [get_bd_pins Ifetc32_0/Instruction] [get_bd_pins control32_0/Opcode]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins Ifetc32_0/Instruction] [get_bd_pins control32_0/Opcode]'
save_bd_design
Wrote  : <E:/F Backup/CO/Lab/CPU/CPU.srcs/sources_1/bd/CPU/CPU.bd> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
delete_bd_objs [get_bd_cells xlconcat_0]
save_bd_design
Wrote  : <E:/F Backup/CO/Lab/CPU/CPU.srcs/sources_1/bd/CPU/CPU.bd> 
update_module_reference CPU_Ifetc32_0_0
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'reset' as interface 'reset'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clock' as interface 'clock'.
INFO: [IP_Flow 19-4728] Bus Interface 'clock': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'E:/F Backup/CO/Lab/CPU/CPU.srcs/sources_1/bd/CPU/CPU.bd'
INFO: [IP_Flow 19-1972] Upgraded CPU_Ifetc32_0_0 from Ifetc32_v1_0 1.0 to Ifetc32_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'Function_opcode'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'Opcode'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'CPU_Ifetc32_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'CPU_Ifetc32_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <E:/F Backup/CO/Lab/CPU/CPU.srcs/sources_1/bd/CPU/CPU.bd> 
Wrote  : <E:/F Backup/CO/Lab/CPU/CPU.srcs/sources_1/bd/CPU/ui/bd_7b084a88.ui> 
connect_bd_net [get_bd_pins Ifetc32_0/Opcode] [get_bd_pins control32_0/Opcode]
connect_bd_net [get_bd_pins Ifetc32_0/Function_opcode] [get_bd_pins control32_0/Function_opcode]
connect_bd_net [get_bd_pins Ifetc32_0/Opcode] [get_bd_pins Executs32_0/Exe_opcode]
connect_bd_net [get_bd_pins Ifetc32_0/Function_opcode] [get_bd_pins Executs32_0/Function_opcode]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/F Backup/CO/Lab/CPU/CPU.srcs/sources_1/new/executs32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/F Backup/CO/Lab/CPU/CPU.srcs/sources_1/new/dmemory32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/F Backup/CO/Lab/CPU/CPU.srcs/sources_1/new/control32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/F Backup/CO/Lab/CPU/CPU.srcs/sources_1/new/StorageTop.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/F Backup/CO/Lab/CPU/CPU.srcs/sources_1/new/idecode32-1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/F Backup/CO/Lab/CPU/CPU.srcs/sources_1/new/ifetc32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/F Backup/CO/Lab/CPU/CPU.srcs/sources_1/new/memorio.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/F Backup/CO/Lab/CPU/CPU.srcs/sources_1/new/executs32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/F Backup/CO/Lab/CPU/CPU.srcs/sources_1/new/dmemory32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/F Backup/CO/Lab/CPU/CPU.srcs/sources_1/new/control32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/F Backup/CO/Lab/CPU/CPU.srcs/sources_1/new/StorageTop.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/F Backup/CO/Lab/CPU/CPU.srcs/sources_1/new/idecode32-1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/F Backup/CO/Lab/CPU/CPU.srcs/sources_1/new/ifetc32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/F Backup/CO/Lab/CPU/CPU.srcs/sources_1/new/memorio.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/F Backup/CO/Lab/CPU/CPU.srcs/sources_1/new/executs32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/F Backup/CO/Lab/CPU/CPU.srcs/sources_1/new/dmemory32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/F Backup/CO/Lab/CPU/CPU.srcs/sources_1/new/control32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/F Backup/CO/Lab/CPU/CPU.srcs/sources_1/new/StorageTop.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/F Backup/CO/Lab/CPU/CPU.srcs/sources_1/new/idecode32-1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/F Backup/CO/Lab/CPU/CPU.srcs/sources_1/new/ifetc32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/F Backup/CO/Lab/CPU/CPU.srcs/sources_1/new/memorio.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/F Backup/CO/Lab/CPU/CPU.srcs/sources_1/new/executs32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/F Backup/CO/Lab/CPU/CPU.srcs/sources_1/new/dmemory32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/F Backup/CO/Lab/CPU/CPU.srcs/sources_1/new/control32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/F Backup/CO/Lab/CPU/CPU.srcs/sources_1/new/StorageTop.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/F Backup/CO/Lab/CPU/CPU.srcs/sources_1/new/idecode32-1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/F Backup/CO/Lab/CPU/CPU.srcs/sources_1/new/ifetc32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/F Backup/CO/Lab/CPU/CPU.srcs/sources_1/new/memorio.v:]
save_bd_design
Wrote  : <E:/F Backup/CO/Lab/CPU/CPU.srcs/sources_1/bd/CPU/CPU.bd> 
Wrote  : <E:/F Backup/CO/Lab/CPU/CPU.srcs/sources_1/bd/CPU/ui/bd_7b084a88.ui> 
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1306.977 ; gain = 0.496
exit
INFO: [Common 17-206] Exiting Vivado at Sun May 26 19:51:31 2019...
