TimeQuest Timing Analyzer report for bitTest
Mon Apr 22 23:35:19 2013
Quartus II 32-bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Hold: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 18. Slow 1200mV 85C Model Recovery: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Removal: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 27. Setup Times
 28. Hold Times
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Propagation Delay
 32. Minimum Propagation Delay
 33. Output Enable Times
 34. Minimum Output Enable Times
 35. Output Disable Times
 36. Minimum Output Disable Times
 37. Slow 1200mV 85C Model Metastability Report
 38. Slow 1200mV 0C Model Fmax Summary
 39. Slow 1200mV 0C Model Setup Summary
 40. Slow 1200mV 0C Model Hold Summary
 41. Slow 1200mV 0C Model Recovery Summary
 42. Slow 1200mV 0C Model Removal Summary
 43. Slow 1200mV 0C Model Minimum Pulse Width Summary
 44. Slow 1200mV 0C Model Setup: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 45. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 46. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 47. Slow 1200mV 0C Model Hold: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 48. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 49. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 50. Slow 1200mV 0C Model Recovery: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 51. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 52. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 53. Slow 1200mV 0C Model Removal: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 54. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 55. Slow 1200mV 0C Model Minimum Pulse Width: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 56. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
 57. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
 58. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 59. Setup Times
 60. Hold Times
 61. Clock to Output Times
 62. Minimum Clock to Output Times
 63. Propagation Delay
 64. Minimum Propagation Delay
 65. Output Enable Times
 66. Minimum Output Enable Times
 67. Output Disable Times
 68. Minimum Output Disable Times
 69. Slow 1200mV 0C Model Metastability Report
 70. Fast 1200mV 0C Model Setup Summary
 71. Fast 1200mV 0C Model Hold Summary
 72. Fast 1200mV 0C Model Recovery Summary
 73. Fast 1200mV 0C Model Removal Summary
 74. Fast 1200mV 0C Model Minimum Pulse Width Summary
 75. Fast 1200mV 0C Model Setup: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 76. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 77. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 78. Fast 1200mV 0C Model Hold: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 79. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 80. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 81. Fast 1200mV 0C Model Recovery: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 82. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 83. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 84. Fast 1200mV 0C Model Removal: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 85. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 86. Fast 1200mV 0C Model Minimum Pulse Width: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 87. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
 88. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
 89. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 90. Setup Times
 91. Hold Times
 92. Clock to Output Times
 93. Minimum Clock to Output Times
 94. Propagation Delay
 95. Minimum Propagation Delay
 96. Output Enable Times
 97. Minimum Output Enable Times
 98. Output Disable Times
 99. Minimum Output Disable Times
100. Fast 1200mV 0C Model Metastability Report
101. Multicorner Timing Analysis Summary
102. Setup Times
103. Hold Times
104. Clock to Output Times
105. Minimum Clock to Output Times
106. Progagation Delay
107. Minimum Progagation Delay
108. Board Trace Model Assignments
109. Input Transition Times
110. Signal Integrity Metrics (Slow 1200mv 0c Model)
111. Signal Integrity Metrics (Slow 1200mv 85c Model)
112. Signal Integrity Metrics (Fast 1200mv 0c Model)
113. Setup Transfers
114. Hold Transfers
115. Recovery Transfers
116. Removal Transfers
117. Report TCCS
118. Report RSKM
119. Unconstrained Paths
120. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name      ; bitTest                                          ;
; Device Family      ; Cyclone IV E                                     ;
; Device Name        ; EP4CE115F29C7                                    ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Enabled                                          ;
+--------------------+--------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
;     5-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------+
; SDC File List                                                                                ;
+----------------------------------------------------------+--------+--------------------------+
; SDC File Path                                            ; Status ; Read at                  ;
+----------------------------------------------------------+--------+--------------------------+
; qsysOUt/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Mon Apr 22 23:35:14 2013 ;
; bitTest.SDC                                              ; OK     ; Mon Apr 22 23:35:14 2013 ;
+----------------------------------------------------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------------------------------+--------------------------------------------------------------------------------+
; Clock Name                                                                 ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                                       ; Targets                                                                        ;
+----------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------------------------------+--------------------------------------------------------------------------------+
; altera_reserved_tck                                                        ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                              ; { altera_reserved_tck }                                                        ;
; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Generated ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|inclk[0] ; { bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] } ;
; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ; Generated ; 20.000  ; 50.0 MHz  ; -3.000 ; 7.000  ; 50.00      ; 1         ; 1           ; -54.0 ;        ;           ;            ; false    ; CLOCK_50 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|inclk[0] ; { bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[1] } ;
; CLOCK2_50                                                                  ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                              ; { CLOCK2_50 }                                                                  ;
; CLOCK3_50                                                                  ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                              ; { CLOCK3_50 }                                                                  ;
; CLOCK_50                                                                   ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                              ; { CLOCK_50 }                                                                   ;
+----------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------------------------------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                               ;
+------------+-----------------+----------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                 ; Note ;
+------------+-----------------+----------------------------------------------------------------------------+------+
; 93.25 MHz  ; 93.25 MHz       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;      ;
; 170.01 MHz ; 170.01 MHz      ; altera_reserved_tck                                                        ;      ;
+------------+-----------------+----------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                 ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 9.276  ; 0.000         ;
; CLOCK_50                                                                   ; 13.803 ; 0.000         ;
; altera_reserved_tck                                                        ; 47.059 ; 0.000         ;
+----------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                 ;
+----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                      ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------+-------+---------------+
; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.401 ; 0.000         ;
; altera_reserved_tck                                                        ; 0.405 ; 0.000         ;
; CLOCK_50                                                                   ; 2.054 ; 0.000         ;
+----------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                              ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 12.903 ; 0.000         ;
; altera_reserved_tck                                                        ; 48.092 ; 0.000         ;
+----------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                              ;
+----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                      ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                        ; 1.004 ; 0.000         ;
; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 5.813 ; 0.000         ;
+----------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                   ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                   ; 9.681  ; 0.000         ;
; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 9.709  ; 0.000         ;
; CLOCK2_50                                                                  ; 16.000 ; 0.000         ;
; CLOCK3_50                                                                  ; 16.000 ; 0.000         ;
; altera_reserved_tck                                                        ; 49.548 ; 0.000         ;
+----------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                    ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 9.276  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000001000                                                                     ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_dqm[2]         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.174     ; 10.435     ;
; 9.481  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000000010                                                                     ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_dqm[2]         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.173     ; 10.231     ;
; 9.693  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000001000                                                                     ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_dqm[3]         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.157     ; 10.035     ;
; 9.873  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000010000                                                                     ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_dqm[2]         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.174     ; 9.838      ;
; 9.898  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000000010                                                                     ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_dqm[3]         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.156     ; 9.831      ;
; 10.290 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000010000                                                                     ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_dqm[3]         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.157     ; 9.438      ;
; 10.702 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000001000                                                                     ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_dqm[0]         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.120     ; 9.063      ;
; 10.907 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000000010                                                                     ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_dqm[0]         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.119     ; 8.859      ;
; 11.141 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_1  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 8.586      ;
; 11.141 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_2  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 8.586      ;
; 11.179 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.125     ; 8.552      ;
; 11.190 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_15 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 8.543      ;
; 11.192 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_1  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.137     ; 8.527      ;
; 11.192 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_2  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.137     ; 8.527      ;
; 11.230 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.133     ; 8.493      ;
; 11.241 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_15 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.131     ; 8.484      ;
; 11.247 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_3  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.106     ; 8.503      ;
; 11.247 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_12 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.106     ; 8.503      ;
; 11.247 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_14 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.106     ; 8.503      ;
; 11.298 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_3  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 8.444      ;
; 11.298 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_12 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 8.444      ;
; 11.298 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_14 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 8.444      ;
; 11.299 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000010000                                                                     ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_dqm[0]         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.120     ; 8.466      ;
; 11.367 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000001000                                                                     ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[9]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.157     ; 8.361      ;
; 11.378 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000001000                                                                     ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[8]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.152     ; 8.355      ;
; 11.387 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_13 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.120     ; 8.349      ;
; 11.391 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_4  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.132     ; 8.333      ;
; 11.411 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_6  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.160     ; 8.285      ;
; 11.432 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_7  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.143     ; 8.281      ;
; 11.438 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_13 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 8.290      ;
; 11.442 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_4  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.140     ; 8.274      ;
; 11.462 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_6  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 8.226      ;
; 11.483 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_7  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.151     ; 8.222      ;
; 11.540 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_10 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.166     ; 8.150      ;
; 11.549 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_11 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.172     ; 8.135      ;
; 11.565 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000000010                                                                     ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[9]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.156     ; 8.164      ;
; 11.574 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[1]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_1  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.139     ; 8.143      ;
; 11.574 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[1]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_2  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.139     ; 8.143      ;
; 11.576 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000000010                                                                     ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[8]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.151     ; 8.158      ;
; 11.612 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[1]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.135     ; 8.109      ;
; 11.622 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000001000                                                                     ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[10]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.117     ; 8.146      ;
; 11.623 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[1]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_15 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.133     ; 8.100      ;
; 11.631 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[0]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_1  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.139     ; 8.086      ;
; 11.631 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[0]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_2  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.139     ; 8.086      ;
; 11.639 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_10 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.126     ; 8.091      ;
; 11.648 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_11 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.132     ; 8.076      ;
; 11.669 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[0]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.135     ; 8.052      ;
; 11.680 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[1]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_3  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.116     ; 8.060      ;
; 11.680 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[1]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_12 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.116     ; 8.060      ;
; 11.680 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[1]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_14 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.116     ; 8.060      ;
; 11.680 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[0]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_15 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.133     ; 8.043      ;
; 11.723 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_5  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.148     ; 7.985      ;
; 11.734 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000001000                                                                     ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[11]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.140     ; 8.011      ;
; 11.737 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[0]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_3  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.116     ; 8.003      ;
; 11.737 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[0]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_12 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.116     ; 8.003      ;
; 11.737 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[0]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_14 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.116     ; 8.003      ;
; 11.774 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_5  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.156     ; 7.926      ;
; 11.820 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[1]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_13 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 7.906      ;
; 11.820 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000000010                                                                     ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[10]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.116     ; 7.949      ;
; 11.872 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_8  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.169     ; 7.815      ;
; 11.877 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[0]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_13 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 7.849      ;
; 11.894 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[1]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_4  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.142     ; 7.820      ;
; 11.914 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[1]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_6  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.170     ; 7.772      ;
; 11.932 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000000010                                                                     ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[11]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.139     ; 7.814      ;
; 11.933 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[0]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_4  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.142     ; 7.781      ;
; 11.935 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[1]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_7  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.153     ; 7.768      ;
; 11.953 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[0]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_6  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.170     ; 7.733      ;
; 11.962 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000010000                                                                     ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[9]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.157     ; 7.766      ;
; 11.971 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_8  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 7.756      ;
; 11.973 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[1]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_10 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.176     ; 7.707      ;
; 11.973 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000010000                                                                     ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[8]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.152     ; 7.760      ;
; 11.974 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[0]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_7  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.153     ; 7.729      ;
; 11.982 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[1]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_11 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.182     ; 7.692      ;
; 12.004 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_cs_n                                                                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_1  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.139     ; 7.713      ;
; 12.004 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_cs_n                                                                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_2  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.139     ; 7.713      ;
; 12.041 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_1  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.141     ; 7.674      ;
; 12.041 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_2  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.141     ; 7.674      ;
; 12.042 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_cs_n                                                                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.135     ; 7.679      ;
; 12.053 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_cs_n                                                                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_15 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.133     ; 7.670      ;
; 12.078 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[0]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_10 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 7.650      ;
; 12.079 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.137     ; 7.640      ;
; 12.087 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[0]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_11 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.134     ; 7.635      ;
; 12.090 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_15 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.135     ; 7.631      ;
; 12.110 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_cs_n                                                                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_3  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.116     ; 7.630      ;
; 12.110 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_cs_n                                                                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_12 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.116     ; 7.630      ;
; 12.110 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_cs_n                                                                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_14 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.116     ; 7.630      ;
; 12.147 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_3  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.118     ; 7.591      ;
; 12.147 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_12 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.118     ; 7.591      ;
; 12.147 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_14 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.118     ; 7.591      ;
; 12.203 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_cs_n                                                                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_4  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.142     ; 7.511      ;
; 12.209 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000001000                                                                     ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_dqm[1]         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.163     ; 7.513      ;
; 12.217 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000010000                                                                     ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[10]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.117     ; 7.551      ;
; 12.223 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_cs_n                                                                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_6  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.170     ; 7.463      ;
; 12.226 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[1]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_5  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.158     ; 7.472      ;
; 12.244 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_cs_n                                                                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_7  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.153     ; 7.459      ;
; 12.250 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_cs_n                                                                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_13 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 7.476      ;
; 12.265 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[0]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_5  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.158     ; 7.433      ;
; 12.287 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_13 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.132     ; 7.437      ;
; 12.291 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_4  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.144     ; 7.421      ;
; 12.305 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[1]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_8  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 7.372      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                         ; To Node                     ; Launch Clock                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 13.803 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[32] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.672      ; 8.787      ;
; 13.803 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[0]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.672      ; 8.787      ;
; 13.803 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[16] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.672      ; 8.787      ;
; 13.803 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[45] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.672      ; 8.787      ;
; 13.803 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[13] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.672      ; 8.787      ;
; 13.803 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[29] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.672      ; 8.787      ;
; 13.843 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[38] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.672      ; 8.747      ;
; 13.843 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[22] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.672      ; 8.747      ;
; 13.843 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[6]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.672      ; 8.747      ;
; 13.843 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[23] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.672      ; 8.747      ;
; 13.843 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[39] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.672      ; 8.747      ;
; 13.843 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[7]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.672      ; 8.747      ;
; 13.843 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[46] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.657      ; 8.732      ;
; 13.843 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[14] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.657      ; 8.732      ;
; 13.843 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[30] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.657      ; 8.732      ;
; 13.843 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[47] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.657      ; 8.732      ;
; 13.843 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[15] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.657      ; 8.732      ;
; 13.843 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[31] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.657      ; 8.732      ;
; 13.863 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[32] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.673      ; 8.728      ;
; 13.863 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[0]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.673      ; 8.728      ;
; 13.863 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[16] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.673      ; 8.728      ;
; 13.863 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[45] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.673      ; 8.728      ;
; 13.863 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[13] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.673      ; 8.728      ;
; 13.863 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[29] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.673      ; 8.728      ;
; 13.909 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[38] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.673      ; 8.682      ;
; 13.909 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[22] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.673      ; 8.682      ;
; 13.909 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[6]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.673      ; 8.682      ;
; 13.909 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[23] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.673      ; 8.682      ;
; 13.909 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[39] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.673      ; 8.682      ;
; 13.909 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[7]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.673      ; 8.682      ;
; 13.909 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[46] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.658      ; 8.667      ;
; 13.909 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[14] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.658      ; 8.667      ;
; 13.909 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[30] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.658      ; 8.667      ;
; 13.909 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[47] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.658      ; 8.667      ;
; 13.909 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[15] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.658      ; 8.667      ;
; 13.909 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[31] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.658      ; 8.667      ;
; 14.007 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                               ; VarRegister:dataLatch|b[32] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.670      ; 8.581      ;
; 14.007 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                               ; VarRegister:dataLatch|b[0]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.670      ; 8.581      ;
; 14.007 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                               ; VarRegister:dataLatch|b[16] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.670      ; 8.581      ;
; 14.007 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                               ; VarRegister:dataLatch|b[45] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.670      ; 8.581      ;
; 14.007 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                               ; VarRegister:dataLatch|b[13] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.670      ; 8.581      ;
; 14.007 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                               ; VarRegister:dataLatch|b[29] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.670      ; 8.581      ;
; 14.047 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                               ; VarRegister:dataLatch|b[38] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.670      ; 8.541      ;
; 14.047 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                               ; VarRegister:dataLatch|b[22] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.670      ; 8.541      ;
; 14.047 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                               ; VarRegister:dataLatch|b[6]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.670      ; 8.541      ;
; 14.047 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                               ; VarRegister:dataLatch|b[23] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.670      ; 8.541      ;
; 14.047 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                               ; VarRegister:dataLatch|b[39] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.670      ; 8.541      ;
; 14.047 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                               ; VarRegister:dataLatch|b[7]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.670      ; 8.541      ;
; 14.047 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                               ; VarRegister:dataLatch|b[46] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.655      ; 8.526      ;
; 14.047 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                               ; VarRegister:dataLatch|b[14] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.655      ; 8.526      ;
; 14.047 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                               ; VarRegister:dataLatch|b[30] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.655      ; 8.526      ;
; 14.047 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                               ; VarRegister:dataLatch|b[47] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.655      ; 8.526      ;
; 14.047 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                               ; VarRegister:dataLatch|b[15] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.655      ; 8.526      ;
; 14.047 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                               ; VarRegister:dataLatch|b[31] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.655      ; 8.526      ;
; 14.115 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                         ; VarRegister:dataLatch|b[32] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.670      ; 8.473      ;
; 14.115 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                         ; VarRegister:dataLatch|b[0]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.670      ; 8.473      ;
; 14.115 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                         ; VarRegister:dataLatch|b[16] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.670      ; 8.473      ;
; 14.115 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                         ; VarRegister:dataLatch|b[45] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.670      ; 8.473      ;
; 14.115 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                         ; VarRegister:dataLatch|b[13] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.670      ; 8.473      ;
; 14.115 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                         ; VarRegister:dataLatch|b[29] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.670      ; 8.473      ;
; 14.120 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[42] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.653      ; 8.451      ;
; 14.120 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[10] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.653      ; 8.451      ;
; 14.120 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[26] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.653      ; 8.451      ;
; 14.120 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[43] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.653      ; 8.451      ;
; 14.120 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[11] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.653      ; 8.451      ;
; 14.120 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[27] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.653      ; 8.451      ;
; 14.137 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[3]                                                                                                         ; VarRegister:dataLatch|b[32] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.670      ; 8.451      ;
; 14.137 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[3]                                                                                                         ; VarRegister:dataLatch|b[0]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.670      ; 8.451      ;
; 14.137 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[3]                                                                                                         ; VarRegister:dataLatch|b[16] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.670      ; 8.451      ;
; 14.137 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[3]                                                                                                         ; VarRegister:dataLatch|b[45] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.670      ; 8.451      ;
; 14.137 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[3]                                                                                                         ; VarRegister:dataLatch|b[13] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.670      ; 8.451      ;
; 14.137 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[3]                                                                                                         ; VarRegister:dataLatch|b[29] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.670      ; 8.451      ;
; 14.155 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                         ; VarRegister:dataLatch|b[38] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.670      ; 8.433      ;
; 14.155 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                         ; VarRegister:dataLatch|b[22] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.670      ; 8.433      ;
; 14.155 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                         ; VarRegister:dataLatch|b[6]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.670      ; 8.433      ;
; 14.155 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                         ; VarRegister:dataLatch|b[23] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.670      ; 8.433      ;
; 14.155 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                         ; VarRegister:dataLatch|b[39] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.670      ; 8.433      ;
; 14.155 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                         ; VarRegister:dataLatch|b[7]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.670      ; 8.433      ;
; 14.155 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                         ; VarRegister:dataLatch|b[46] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.655      ; 8.418      ;
; 14.155 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                         ; VarRegister:dataLatch|b[14] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.655      ; 8.418      ;
; 14.155 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                         ; VarRegister:dataLatch|b[30] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.655      ; 8.418      ;
; 14.155 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                         ; VarRegister:dataLatch|b[47] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.655      ; 8.418      ;
; 14.155 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                         ; VarRegister:dataLatch|b[15] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.655      ; 8.418      ;
; 14.155 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                         ; VarRegister:dataLatch|b[31] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.655      ; 8.418      ;
; 14.177 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[3]                                                                                                         ; VarRegister:dataLatch|b[38] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.670      ; 8.411      ;
; 14.177 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[3]                                                                                                         ; VarRegister:dataLatch|b[22] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.670      ; 8.411      ;
; 14.177 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[3]                                                                                                         ; VarRegister:dataLatch|b[6]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.670      ; 8.411      ;
; 14.177 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[3]                                                                                                         ; VarRegister:dataLatch|b[23] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.670      ; 8.411      ;
; 14.177 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[3]                                                                                                         ; VarRegister:dataLatch|b[39] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.670      ; 8.411      ;
; 14.177 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[3]                                                                                                         ; VarRegister:dataLatch|b[7]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.670      ; 8.411      ;
; 14.177 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[3]                                                                                                         ; VarRegister:dataLatch|b[46] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.655      ; 8.396      ;
; 14.177 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[3]                                                                                                         ; VarRegister:dataLatch|b[14] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.655      ; 8.396      ;
; 14.177 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[3]                                                                                                         ; VarRegister:dataLatch|b[30] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.655      ; 8.396      ;
; 14.177 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[3]                                                                                                         ; VarRegister:dataLatch|b[47] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.655      ; 8.396      ;
; 14.177 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[3]                                                                                                         ; VarRegister:dataLatch|b[15] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.655      ; 8.396      ;
; 14.177 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[3]                                                                                                         ; VarRegister:dataLatch|b[31] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.655      ; 8.396      ;
; 14.186 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[42] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.654      ; 8.386      ;
; 14.186 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[10] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.654      ; 8.386      ;
; 14.186 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[26] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.654      ; 8.386      ;
; 14.186 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[43] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.654      ; 8.386      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.059 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 3.101      ;
; 47.109 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.171      ; 3.060      ;
; 47.123 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 3.041      ;
; 47.209 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 2.954      ;
; 47.317 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 2.847      ;
; 47.322 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 2.842      ;
; 47.428 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.171      ; 2.741      ;
; 47.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 2.690      ;
; 47.852 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 2.308      ;
; 48.034 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.138      ; 2.102      ;
; 48.254 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 1.906      ;
; 49.347 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[0] ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tdo~reg0      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 0.814      ;
; 96.049 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.881      ;
; 96.049 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.881      ;
; 96.049 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.881      ;
; 96.049 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.881      ;
; 96.061 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.869      ;
; 96.061 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.869      ;
; 96.061 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.869      ;
; 96.061 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.869      ;
; 96.075 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.855      ;
; 96.075 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.855      ;
; 96.075 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.855      ;
; 96.075 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.855      ;
; 96.207 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.723      ;
; 96.207 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.723      ;
; 96.207 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.723      ;
; 96.207 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.723      ;
; 96.232 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.698      ;
; 96.232 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.698      ;
; 96.232 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.698      ;
; 96.232 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.698      ;
; 96.356 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.574      ;
; 96.356 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.574      ;
; 96.356 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.574      ;
; 96.356 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.574      ;
; 96.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_valid   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.537      ;
; 96.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.537      ;
; 96.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.529      ;
; 96.419 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tdo~reg0    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.497      ;
; 96.446 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.487      ;
; 96.446 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.487      ;
; 96.446 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.487      ;
; 96.446 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.487      ;
; 96.458 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.483      ;
; 96.458 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.483      ;
; 96.458 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.483      ;
; 96.458 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.483      ;
; 96.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.446      ;
; 96.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.446      ;
; 96.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.446      ;
; 96.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.446      ;
; 96.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.442      ;
; 96.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.442      ;
; 96.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.442      ;
; 96.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.442      ;
; 96.565 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                           ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_valid   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.351      ;
; 96.565 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                           ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.351      ;
; 96.578 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_valid   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.351      ;
; 96.578 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.351      ;
; 96.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.313      ;
; 96.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.313      ;
; 96.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.313      ;
; 96.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.313      ;
; 96.659 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.274      ;
; 96.659 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.274      ;
; 96.659 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.274      ;
; 96.659 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.274      ;
; 96.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.250      ;
; 96.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.227      ;
; 96.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.227      ;
; 96.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.227      ;
; 96.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.227      ;
; 96.758 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.187      ;
; 96.758 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.187      ;
; 96.758 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.187      ;
; 96.758 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.187      ;
; 96.761 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.184      ;
; 96.761 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.184      ;
; 96.761 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.184      ;
; 96.761 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.184      ;
; 96.777 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.147      ;
; 96.781 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.164      ;
; 96.781 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.164      ;
; 96.781 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.164      ;
; 96.781 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.164      ;
; 96.802 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.143      ;
; 96.802 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.143      ;
; 96.802 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.143      ;
; 96.802 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.143      ;
; 96.814 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.104      ;
; 96.845 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.075      ;
; 96.845 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.075      ;
; 96.845 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.075      ;
; 96.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.095      ;
; 96.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.095      ;
; 96.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.095      ;
; 96.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.095      ;
; 96.872 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.072      ;
; 96.872 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.072      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                          ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 0.401 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_count[1]                                                                                                                                                             ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_count[1]                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                              ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[0]                                                                                   ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[0]                                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[22]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[22]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[23]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[23]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_refs[0]                                                                                                                                                              ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_refs[0]                                                                                                                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_refs[1]                                                                                                                                                              ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_refs[1]                                                                                                                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_refs[2]                                                                                                                                                              ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_refs[2]                                                                                                                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[0]                                                                                                                                                             ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[0]                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[1]                                                                                                                                                             ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[1]                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[2]                                                                                                                                                             ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[2]                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_next.000                                                                                                                                                             ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_next.000                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.000                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.000                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_next.101                                                                                                                                                             ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_next.101                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.101                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.101                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|init_done                                                                                                                                                              ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|init_done                                                                                                                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[2]                                                                                                                                                               ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[2]                                                                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|wr_address                                                                                   ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|wr_address                                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_cs_n                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_cs_n                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address                                                                                   ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address                                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_next.010000000                                                                                                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_next.010000000                                                                                                                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|ack_refresh_request                                                                                                                                                    ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|ack_refresh_request                                                                                                                                                    ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_request                                                                                                                                                        ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_request                                                                                                                                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[0]                                                                                                                                                               ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[0]                                                                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[1]                                                                                                                                                               ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[1]                                                                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[1]                                                                                   ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[1]                                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000000001                                                                                                                                                      ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000000001                                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[7]~_Duplicate_1                                                                                                                                                 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[7]~_Duplicate_1                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[3]                                                                                                                                                               ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[3]                                                                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                             ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][98]                                                                                                 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][98]                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][99]                                                                                                 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][99]                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[2]                                                                                                                                       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[2]                                                                                                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][38]                                                                                                 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][38]                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][78]                                                                                                 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][78]                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]                                  ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[16]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[16]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[20]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[20]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[21]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[21]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[26]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[26]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[27]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[27]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[29]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[29]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[30]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[30]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[31]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[31]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[17]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[17]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[18]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[18]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[19]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[19]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[24]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[24]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[25]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[25]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[28]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[28]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.418 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_cmd[2]~_Duplicate_1                                                                                                                                                  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|rd_valid[0]                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.685      ;
; 0.421 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|ack_refresh_request                                                                                                                                                    ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_request                                                                                                                                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.688      ;
; 0.427 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[37]                                                                                  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[1]                                                                                                                                                         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.694      ;
; 0.429 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[12]                                                                                                                                         ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[12]                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                       ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.697      ;
; 0.430 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][38]                                                                                                 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|rd_valid[1]                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|rd_valid[2]                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.698      ;
; 0.432 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_next.101                                                                                                                                                             ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.101                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.699      ;
; 0.433 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                   ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.698      ;
; 0.436 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_refs[0]                                                                                                                                                              ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_refs[1]                                                                                                                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.703      ;
; 0.438 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write1                                                                                                 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write2                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.703      ;
; 0.445 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address                                                                                   ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[4]                                                                                                                                                         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.712      ;
; 0.448 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address                                                                                   ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[4]                                                                                                                                                         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.715      ;
; 0.453 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                                                ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.719      ;
; 0.455 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                             ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.720      ;
; 0.459 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                                                                                ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.725      ;
; 0.459 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.111                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[2]                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.726      ;
; 0.461 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                                                                                ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.727      ;
; 0.473 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.010                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.011                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.740      ;
; 0.474 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000000010                                                                                                                                                      ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_next.000010000                                                                                                                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.741      ;
; 0.475 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[2]                                                                                                                                       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][38]                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.741      ;
; 0.476 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000000010                                                                                                                                                      ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_next.000001000                                                                                                                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.743      ;
; 0.500 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.101                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[1]                                                                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.767      ;
; 0.505 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.011                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.111                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.772      ;
; 0.505 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.101                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[2]                                                                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.772      ;
; 0.506 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.101                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_next.000                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.773      ;
; 0.507 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.101                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[3]                                                                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.774      ;
; 0.509 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.011                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.010                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.776      ;
; 0.542 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_cmd[0]~_Duplicate_1                                                                                                                                                  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|rd_valid[0]                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.809      ;
; 0.551 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[6]                                                                                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[40]                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.818      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                 ; To Node                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.405 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write           ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.406 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.669      ;
; 0.410 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|state           ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.674      ;
; 0.411 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.674      ;
; 0.426 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.689      ;
; 0.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.695      ;
; 0.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.695      ;
; 0.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.696      ;
; 0.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.696      ;
; 0.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.696      ;
; 0.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.696      ;
; 0.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.696      ;
; 0.433 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[3]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.697      ;
; 0.434 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.698      ;
; 0.437 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.701      ;
; 0.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.701      ;
; 0.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.702      ;
; 0.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.703      ;
; 0.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.704      ;
; 0.441 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.705      ;
; 0.442 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.705      ;
; 0.446 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.709      ;
; 0.448 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.711      ;
; 0.451 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.716      ;
; 0.455 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.718      ;
; 0.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.719      ;
; 0.461 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[9]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.725      ;
; 0.463 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.726      ;
; 0.464 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.727      ;
; 0.464 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.727      ;
; 0.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.750      ;
; 0.496 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.760      ;
; 0.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.775      ;
; 0.557 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[2]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.821      ;
; 0.557 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.821      ;
; 0.558 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.822      ;
; 0.569 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.832      ;
; 0.601 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.864      ;
; 0.602 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.865      ;
; 0.603 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.867      ;
; 0.605 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.869      ;
; 0.605 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.869      ;
; 0.611 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.874      ;
; 0.611 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.875      ;
; 0.611 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.875      ;
; 0.611 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[8]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.874      ;
; 0.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.875      ;
; 0.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.875      ;
; 0.639 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.903      ;
; 0.640 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.903      ;
; 0.640 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[5]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.903      ;
; 0.641 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[9]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.904      ;
; 0.641 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[9]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.904      ;
; 0.641 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.904      ;
; 0.641 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.905      ;
; 0.642 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.905      ;
; 0.642 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[6]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.905      ;
; 0.642 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.906      ;
; 0.643 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.907      ;
; 0.644 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.907      ;
; 0.645 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.909      ;
; 0.647 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.910      ;
; 0.664 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.927      ;
; 0.666 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.929      ;
; 0.666 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.930      ;
; 0.669 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.934      ;
; 0.669 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.932      ;
; 0.672 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.935      ;
; 0.677 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.940      ;
; 0.679 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.943      ;
; 0.679 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.944      ;
; 0.680 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.945      ;
; 0.687 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.950      ;
; 0.687 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.952      ;
; 0.689 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.953      ;
; 0.694 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.957      ;
; 0.706 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.969      ;
; 0.707 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.970      ;
; 0.729 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.993      ;
; 0.730 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.993      ;
; 0.748 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[9]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.012      ;
; 0.749 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[4]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.013      ;
; 0.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.029      ;
; 0.767 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.029      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------+-----------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                     ; Launch Clock                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+-----------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 2.054 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[16] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.269      ; 5.579      ;
; 2.059 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[29] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.269      ; 5.584      ;
; 2.092 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[7]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.270      ; 5.618      ;
; 2.098 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[16] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.270      ; 5.624      ;
; 2.102 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[29]                                                             ; VarRegister:dataLatch|b[29] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.391      ; 5.749      ;
; 2.103 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[28] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.249      ; 5.608      ;
; 2.103 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[29] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.270      ; 5.629      ;
; 2.104 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[1]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.249      ; 5.609      ;
; 2.108 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[17] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.249      ; 5.613      ;
; 2.118 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[30]                                                             ; VarRegister:dataLatch|b[30] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.362      ; 5.736      ;
; 2.132 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[20] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.269      ; 5.657      ;
; 2.136 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[23]                                                             ; VarRegister:dataLatch|b[23] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.420      ; 5.812      ;
; 2.136 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[7]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.271      ; 5.663      ;
; 2.139 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[0]                                                              ; VarRegister:dataLatch|b[32] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.431      ; 5.826      ;
; 2.139 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[5]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.269      ; 5.664      ;
; 2.147 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[12] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.249      ; 5.652      ;
; 2.147 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[28] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.250      ; 5.653      ;
; 2.148 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[1]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.250      ; 5.654      ;
; 2.152 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[17] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.250      ; 5.658      ;
; 2.153 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[25] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.251      ; 5.660      ;
; 2.155 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[26] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.250      ; 5.661      ;
; 2.159 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[31]                                                             ; VarRegister:dataLatch|b[31] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.379      ; 5.794      ;
; 2.160 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[13] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.269      ; 5.685      ;
; 2.175 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[24] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.251      ; 5.682      ;
; 2.176 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[20] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.270      ; 5.702      ;
; 2.183 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[5]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.270      ; 5.709      ;
; 2.185 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[22] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.270      ; 5.711      ;
; 2.191 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[12] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.250      ; 5.697      ;
; 2.197 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[25] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.252      ; 5.705      ;
; 2.199 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[26] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.251      ; 5.706      ;
; 2.200 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[3]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.253      ; 5.709      ;
; 2.200 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[8]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.251      ; 5.707      ;
; 2.204 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[13] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.270      ; 5.730      ;
; 2.205 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[6]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.270      ; 5.731      ;
; 2.205 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[24] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.252      ; 5.713      ;
; 2.212 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[14]                                                             ; VarRegister:dataLatch|b[46] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.416      ; 5.884      ;
; 2.229 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]  ; VarRegister:dataLatch|b[44] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.250      ; 5.735      ;
; 2.229 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[22] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.271      ; 5.756      ;
; 2.232 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[14]                                                             ; VarRegister:dataLatch|b[14] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.416      ; 5.904      ;
; 2.237 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[17]                                                             ; VarRegister:dataLatch|b[17] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.404      ; 5.897      ;
; 2.239 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[9]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.251      ; 5.746      ;
; 2.240 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[9]                                                              ; VarRegister:dataLatch|b[9]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.396      ; 5.892      ;
; 2.242 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                       ; VarRegister:dataLatch|b[5]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.272      ; 5.770      ;
; 2.244 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[3]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.254      ; 5.754      ;
; 2.244 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[8]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.252      ; 5.752      ;
; 2.247 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[20]                                      ; VarRegister:dataLatch|b[20] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.272      ; 5.775      ;
; 2.249 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[6]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.271      ; 5.776      ;
; 2.263 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[8]                                                              ; VarRegister:dataLatch|b[8]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.396      ; 5.915      ;
; 2.264 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[13]                                                             ; VarRegister:dataLatch|b[45] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.419      ; 5.939      ;
; 2.283 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[9]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.252      ; 5.791      ;
; 2.287 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; VarRegister:dataLatch|b[16] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.269      ; 5.812      ;
; 2.288 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]  ; VarRegister:dataLatch|b[33] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.250      ; 5.794      ;
; 2.292 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; VarRegister:dataLatch|b[29] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.269      ; 5.817      ;
; 2.295 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[27]                                      ; VarRegister:dataLatch|b[27] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.272      ; 5.823      ;
; 2.299 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]  ; VarRegister:dataLatch|b[47] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.255      ; 5.810      ;
; 2.307 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[24]                                                             ; VarRegister:dataLatch|b[24] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.396      ; 5.959      ;
; 2.315 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[17]                                      ; VarRegister:dataLatch|b[17] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.271      ; 5.842      ;
; 2.322 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[23]                                      ; VarRegister:dataLatch|b[23] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.273      ; 5.851      ;
; 2.325 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; VarRegister:dataLatch|b[7]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.270      ; 5.851      ;
; 2.332 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[22]                                                             ; VarRegister:dataLatch|b[22] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.414      ; 6.002      ;
; 2.335 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[23] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.270      ; 5.861      ;
; 2.336 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[10]                                                             ; VarRegister:dataLatch|b[10] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.384      ; 5.976      ;
; 2.336 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; VarRegister:dataLatch|b[28] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.249      ; 5.841      ;
; 2.337 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; VarRegister:dataLatch|b[1]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.249      ; 5.842      ;
; 2.339 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[30]                                      ; VarRegister:dataLatch|b[30] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.272      ; 5.867      ;
; 2.340 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[18] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.253      ; 5.849      ;
; 2.341 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; VarRegister:dataLatch|b[17] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.249      ; 5.846      ;
; 2.349 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[29]                                      ; VarRegister:dataLatch|b[29] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.272      ; 5.877      ;
; 2.351 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[16]                                                             ; VarRegister:dataLatch|b[16] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.413      ; 6.020      ;
; 2.353 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[10] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.250      ; 5.859      ;
; 2.356 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[25]                                      ; VarRegister:dataLatch|b[25] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.271      ; 5.883      ;
; 2.359 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[25]                                                             ; VarRegister:dataLatch|b[25] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.360      ; 5.975      ;
; 2.361 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[26]                                                             ; VarRegister:dataLatch|b[26] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.359      ; 5.976      ;
; 2.362 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[11] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.250      ; 5.868      ;
; 2.365 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[12]                                                             ; VarRegister:dataLatch|b[44] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.383      ; 6.004      ;
; 2.365 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; VarRegister:dataLatch|b[20] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.269      ; 5.890      ;
; 2.372 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; VarRegister:dataLatch|b[5]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.269      ; 5.897      ;
; 2.374 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[18]                                                             ; VarRegister:dataLatch|b[18] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.393      ; 6.023      ;
; 2.375 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[21] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.269      ; 5.900      ;
; 2.377 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[19] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.253      ; 5.886      ;
; 2.379 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[23] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.271      ; 5.906      ;
; 2.380 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; VarRegister:dataLatch|b[12] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.249      ; 5.885      ;
; 2.381 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                      ; VarRegister:dataLatch|b[12] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.271      ; 5.908      ;
; 2.382 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[19]                                                             ; VarRegister:dataLatch|b[19] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.400      ; 6.038      ;
; 2.384 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[18] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.254      ; 5.894      ;
; 2.386 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; VarRegister:dataLatch|b[25] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.251      ; 5.893      ;
; 2.388 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[28]                                      ; VarRegister:dataLatch|b[28] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.271      ; 5.915      ;
; 2.388 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; VarRegister:dataLatch|b[26] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.250      ; 5.894      ;
; 2.390 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                       ; VarRegister:dataLatch|b[3]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.271      ; 5.917      ;
; 2.391 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[8]                                                              ; VarRegister:dataLatch|b[40] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.396      ; 6.043      ;
; 2.393 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; VarRegister:dataLatch|b[13] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.269      ; 5.918      ;
; 2.394 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[4]                                                              ; VarRegister:dataLatch|b[36] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.396      ; 6.046      ;
; 2.395 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[19]                                      ; VarRegister:dataLatch|b[19] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.271      ; 5.922      ;
; 2.397 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[10] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.251      ; 5.904      ;
; 2.398 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[15]                                                             ; VarRegister:dataLatch|b[15] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.399      ; 6.053      ;
; 2.399 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[31]                                      ; VarRegister:dataLatch|b[31] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.272      ; 5.927      ;
; 2.400 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[16]                                      ; VarRegister:dataLatch|b[16] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.272      ; 5.928      ;
; 2.402 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[20]                                                             ; VarRegister:dataLatch|b[20] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.416      ; 6.074      ;
; 2.404 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                       ; VarRegister:dataLatch|b[1]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.271      ; 5.931      ;
; 2.406 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[11] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.251      ; 5.913      ;
+-------+-------------------------------------------------------------------------------------------------------------------+-----------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                   ; To Node                                                                                                           ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 12.903 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[19]                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.277     ; 6.695      ;
; 12.903 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[20]                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.277     ; 6.695      ;
; 12.903 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[23]                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.280     ; 6.692      ;
; 12.919 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[17]                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.285     ; 6.671      ;
; 12.919 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[18]                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.270     ; 6.686      ;
; 12.920 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[16]                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.274     ; 6.681      ;
; 12.920 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[21]                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.306     ; 6.649      ;
; 12.920 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[22]                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.274     ; 6.681      ;
; 12.926 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[29]                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.228     ; 6.721      ;
; 12.927 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[13]                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.256     ; 6.692      ;
; 12.928 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[0]                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.268     ; 6.679      ;
; 12.932 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[20]                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.166     ; 6.787      ;
; 12.932 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[23]                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.169     ; 6.784      ;
; 12.942 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[5]                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.237     ; 6.696      ;
; 12.942 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[6]                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.237     ; 6.696      ;
; 12.942 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[7]                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.214     ; 6.719      ;
; 12.942 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[25]                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 6.718      ;
; 12.942 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[26]                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 6.718      ;
; 12.942 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[27]                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 6.718      ;
; 12.942 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[28]                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.214     ; 6.719      ;
; 12.942 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[30]                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.214     ; 6.719      ;
; 12.943 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[1]                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.244     ; 6.688      ;
; 12.943 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[2]                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.233     ; 6.699      ;
; 12.943 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[3]                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.249     ; 6.683      ;
; 12.943 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[4]                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.233     ; 6.699      ;
; 12.943 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[10]                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.240     ; 6.692      ;
; 12.943 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[12]                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.240     ; 6.692      ;
; 12.943 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[31]                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.231     ; 6.701      ;
; 12.944 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[8]                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.251     ; 6.680      ;
; 12.944 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[24]                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.251     ; 6.680      ;
; 12.944 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[9]                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.251     ; 6.680      ;
; 12.944 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[14]                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.268     ; 6.663      ;
; 12.944 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[15]                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.251     ; 6.680      ;
; 12.945 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[11]                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.280     ; 6.650      ;
; 12.948 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[3]                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.157     ; 6.780      ;
; 12.948 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_dqm[2]                                                                ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.174     ; 6.763      ;
; 12.948 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_dqm[3]                                                                ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.157     ; 6.780      ;
; 12.949 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[21]                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.195     ; 6.741      ;
; 12.949 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[22]                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.163     ; 6.773      ;
; 12.955 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[29]                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.117     ; 6.813      ;
; 12.955 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[10]                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.117     ; 6.813      ;
; 12.956 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[13]                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.145     ; 6.784      ;
; 12.957 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[9]                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.157     ; 6.771      ;
; 12.971 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[0]                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 6.811      ;
; 12.971 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[5]                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.126     ; 6.788      ;
; 12.971 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[6]                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.126     ; 6.788      ;
; 12.971 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[7]                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 6.811      ;
; 12.971 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[28]                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 6.811      ;
; 12.971 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[30]                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 6.811      ;
; 12.972 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[4]                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.122     ; 6.791      ;
; 12.972 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[12]                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 6.784      ;
; 12.972 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[31]                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.120     ; 6.793      ;
; 12.972 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_dqm[0]                                                                ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.120     ; 6.793      ;
; 12.972 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[7]                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.138     ; 6.775      ;
; 12.973 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[5]                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.145     ; 6.767      ;
; 12.973 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[6]                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.152     ; 6.760      ;
; 12.973 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[14]                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.157     ; 6.755      ;
; 12.973 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[15]                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.140     ; 6.772      ;
; 12.973 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[8]                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.152     ; 6.760      ;
; 12.973 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[11]                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.140     ; 6.772      ;
; 12.973 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_dqm[1]                                                                ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.163     ; 6.749      ;
; 12.974 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[1]                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.169     ; 6.742      ;
; 12.974 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[2]                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.177     ; 6.734      ;
; 12.974 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[4]                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.169     ; 6.742      ;
; 13.108 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_8                                                         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 6.568      ;
; 13.108 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_11                                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.183     ; 6.565      ;
; 13.125 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_9                                                         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.209     ; 6.522      ;
; 13.125 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_10                                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.177     ; 6.554      ;
; 13.131 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_13                                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.131     ; 6.594      ;
; 13.132 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_5                                                         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.565      ;
; 13.147 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_1                                                         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.140     ; 6.569      ;
; 13.147 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_2                                                         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.140     ; 6.569      ;
; 13.147 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_3                                                         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.117     ; 6.592      ;
; 13.147 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_12                                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.117     ; 6.592      ;
; 13.147 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_14                                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.117     ; 6.592      ;
; 13.148 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.136     ; 6.572      ;
; 13.148 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_4                                                         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.143     ; 6.565      ;
; 13.148 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_15                                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.134     ; 6.574      ;
; 13.149 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_6                                                         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.171     ; 6.536      ;
; 13.149 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_7                                                         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.154     ; 6.553      ;
; 13.188 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_cmd[3]                                                                ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.117     ; 6.580      ;
; 13.188 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_cmd[2]                                                                ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.138     ; 6.559      ;
; 13.189 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_cmd[1]                                                                ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.163     ; 6.533      ;
; 13.190 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_cmd[0]                                                                ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.177     ; 6.518      ;
; 13.380 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 6.488      ;
; 13.380 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[3]                                         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 6.488      ;
; 13.380 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 6.488      ;
; 13.380 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.131     ; 6.487      ;
; 13.380 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.131     ; 6.487      ;
; 13.380 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.131     ; 6.487      ;
; 13.380 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.131     ; 6.487      ;
; 13.380 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.131     ; 6.487      ;
; 13.380 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][98]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.132     ; 6.486      ;
; 13.380 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][98]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.132     ; 6.486      ;
; 13.380 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][98]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.131     ; 6.487      ;
; 13.380 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][99]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.132     ; 6.486      ;
; 13.380 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][99]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.132     ; 6.486      ;
; 13.380 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][99]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.131     ; 6.487      ;
; 13.380 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][38]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.132     ; 6.486      ;
; 13.380 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][38]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.132     ; 6.486      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.092 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.171      ; 2.077      ;
; 48.314 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 1.846      ;
; 97.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.100      ;
; 97.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.100      ;
; 97.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.100      ;
; 97.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.100      ;
; 97.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.100      ;
; 97.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.100      ;
; 97.851 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.077      ;
; 97.851 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.077      ;
; 97.851 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.077      ;
; 97.851 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.077      ;
; 97.851 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.077      ;
; 97.851 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.077      ;
; 97.851 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.077      ;
; 97.851 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.077      ;
; 97.851 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.077      ;
; 97.851 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.077      ;
; 98.008 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.925      ;
; 98.008 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.925      ;
; 98.008 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.925      ;
; 98.008 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.925      ;
; 98.008 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.925      ;
; 98.008 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.925      ;
; 98.008 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.925      ;
; 98.008 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.925      ;
; 98.013 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.914      ;
; 98.013 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.914      ;
; 98.013 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.914      ;
; 98.013 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.914      ;
; 98.013 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.914      ;
; 98.013 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.914      ;
; 98.013 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.914      ;
; 98.013 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.914      ;
; 98.013 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.914      ;
; 98.013 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.914      ;
; 98.013 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.914      ;
; 98.035 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.886      ;
; 98.035 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.886      ;
; 98.037 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.882      ;
; 98.250 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.671      ;
; 98.250 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.671      ;
; 98.250 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.671      ;
; 98.250 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.671      ;
; 98.250 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.671      ;
; 98.250 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.671      ;
; 98.250 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.671      ;
; 98.250 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.671      ;
; 98.250 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.671      ;
; 98.250 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.671      ;
; 98.387 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.533      ;
; 98.387 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.533      ;
; 98.387 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.533      ;
; 98.514 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.407      ;
; 98.514 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.407      ;
; 98.514 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.407      ;
; 98.514 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.407      ;
; 98.514 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.407      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.004  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.267      ;
; 1.004  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.267      ;
; 1.004  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.267      ;
; 1.004  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.267      ;
; 1.004  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.267      ;
; 1.148  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.410      ;
; 1.148  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.410      ;
; 1.148  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.410      ;
; 1.260  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.523      ;
; 1.260  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.523      ;
; 1.260  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.523      ;
; 1.260  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.523      ;
; 1.260  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.523      ;
; 1.260  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.523      ;
; 1.260  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.523      ;
; 1.260  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.523      ;
; 1.260  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.523      ;
; 1.260  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.523      ;
; 1.474  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.736      ;
; 1.498  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.768      ;
; 1.498  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.768      ;
; 1.498  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.768      ;
; 1.498  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.768      ;
; 1.498  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.768      ;
; 1.498  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.768      ;
; 1.498  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.768      ;
; 1.498  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.768      ;
; 1.498  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.768      ;
; 1.498  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.768      ;
; 1.498  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.768      ;
; 1.504  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.780      ;
; 1.504  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.780      ;
; 1.504  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.780      ;
; 1.504  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.780      ;
; 1.504  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.780      ;
; 1.504  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.780      ;
; 1.504  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.780      ;
; 1.504  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.780      ;
; 1.505  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.769      ;
; 1.505  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.769      ;
; 1.681  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.952      ;
; 1.681  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.952      ;
; 1.681  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.952      ;
; 1.681  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.952      ;
; 1.681  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.952      ;
; 1.681  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.952      ;
; 1.681  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.952      ;
; 1.681  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.952      ;
; 1.681  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.952      ;
; 1.681  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.952      ;
; 1.702  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.973      ;
; 1.702  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.973      ;
; 1.702  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.973      ;
; 1.702  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.973      ;
; 1.702  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.973      ;
; 1.702  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.973      ;
; 51.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.319      ; 1.711      ;
; 51.419 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.327      ; 1.952      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                                                                                                                      ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 5.813 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 6.044      ;
; 5.813 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 6.044      ;
; 5.813 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write1                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 6.043      ;
; 5.813 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write2                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 6.043      ;
; 5.813 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                                                         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 6.043      ;
; 5.813 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 6.043      ;
; 5.813 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 6.043      ;
; 5.813 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 6.043      ;
; 5.813 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 6.043      ;
; 5.813 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 6.043      ;
; 5.813 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 6.043      ;
; 5.813 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 6.043      ;
; 5.813 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 6.043      ;
; 5.813 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 6.043      ;
; 5.814 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 6.028      ;
; 5.814 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[22]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 6.078      ;
; 5.814 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 6.078      ;
; 5.814 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[23]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 6.078      ;
; 5.814 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 6.078      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                                         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 6.082      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                                                                                                    ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 6.082      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[3]                                                                                                                                                                    ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 6.082      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                                                                                    ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 6.082      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_master_translator:bridge_0_avalon_master_translator|read_accepted                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 6.081      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 6.080      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 6.080      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 6.080      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 6.080      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 6.080      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][98]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 6.082      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][98]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 6.081      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][98]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 6.081      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][98]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 6.079      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][98]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 6.079      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][98]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 6.080      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 6.080      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 6.080      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 6.081      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 6.082      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][99]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 6.082      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][99]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 6.081      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][99]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 6.081      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][99]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 6.079      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][99]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 6.079      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][99]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 6.080      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 6.080      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 6.080      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[2]                                                                                                                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 6.082      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][38]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 6.082      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][38]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 6.081      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][38]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 6.081      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][38]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 6.079      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][38]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 6.079      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][38]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 6.080      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][38]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 6.080      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 6.080      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][78]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 6.082      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][71]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 6.081      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][71]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 6.081      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][71]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 6.079      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][71]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 6.079      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][71]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 6.082      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 6.080      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 6.080      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 6.081      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 6.079      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 6.079      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 6.079      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                                                                                                                                           ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 6.081      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 6.080      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 6.081      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                          ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 6.082      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[2]                                                                                                                                                                    ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 6.082      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[0]                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 6.082      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[3]                                                                                                                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 6.079      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[4]                                                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 6.085      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[5]                                                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 6.083      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[6]                                                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 6.083      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[7]                                                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 6.083      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[12]                                                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 6.083      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[13]                                                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 6.083      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[14]                                                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 6.083      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[15]                                                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 6.083      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[20]                                                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 6.085      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[21]                                                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 6.085      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[22]                                                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 6.085      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[23]                                                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 6.085      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[28]                                                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 6.085      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[29]                                                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 6.085      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[30]                                                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 6.085      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[31]                                                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 6.085      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 6.078      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[16]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 6.078      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 6.058      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[17]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 6.058      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[18]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 6.062      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 6.062      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[19]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 6.062      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 6.062      ;
; 5.815 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[20]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 6.078      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                  ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                               ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------+
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[20]                                                          ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[21]                                                          ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[36]                                                          ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[37]                                                          ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[4]                                                           ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[5]                                                           ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[0]                                                           ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[12]                                                          ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[13]                                                          ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[14]                                                          ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[15]                                                          ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[16]                                                          ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[17]                                                          ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[18]                                                          ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[19]                                                          ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[1]                                                           ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[22]                                                          ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[23]                                                          ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[24]                                                          ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[25]                                                          ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[28]                                                          ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[29]                                                          ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[2]                                                           ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[30]                                                          ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[31]                                                          ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[32]                                                          ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[33]                                                          ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[34]                                                          ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[35]                                                          ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[38]                                                          ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[39]                                                          ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[3]                                                           ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[40]                                                          ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[41]                                                          ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[44]                                                          ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[45]                                                          ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[46]                                                          ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[47]                                                          ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[6]                                                           ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[7]                                                           ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[8]                                                           ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[9]                                                           ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[10]                                                          ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[11]                                                          ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[26]                                                          ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[27]                                                          ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[42]                                                          ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[43]                                                          ;
; 9.819 ; 9.819        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                     ;
; 9.820 ; 9.820        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]           ;
; 9.820 ; 9.820        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[1]           ;
; 9.820 ; 9.820        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|observablevcoout ;
; 9.833 ; 9.833        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                                       ;
; 9.833 ; 9.833        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                                         ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[20]|clk                                                                  ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[21]|clk                                                                  ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[22]|clk                                                                  ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[23]|clk                                                                  ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[36]|clk                                                                  ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[37]|clk                                                                  ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[38]|clk                                                                  ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[39]|clk                                                                  ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[4]|clk                                                                   ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[5]|clk                                                                   ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[6]|clk                                                                   ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[7]|clk                                                                   ;
; 9.835 ; 9.835        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[0]|clk                                                                   ;
; 9.835 ; 9.835        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[10]|clk                                                                  ;
; 9.835 ; 9.835        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[11]|clk                                                                  ;
; 9.835 ; 9.835        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[12]|clk                                                                  ;
; 9.835 ; 9.835        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[13]|clk                                                                  ;
; 9.835 ; 9.835        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[14]|clk                                                                  ;
; 9.835 ; 9.835        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[15]|clk                                                                  ;
; 9.835 ; 9.835        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[16]|clk                                                                  ;
; 9.835 ; 9.835        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[17]|clk                                                                  ;
; 9.835 ; 9.835        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[18]|clk                                                                  ;
; 9.835 ; 9.835        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[19]|clk                                                                  ;
; 9.835 ; 9.835        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[1]|clk                                                                   ;
; 9.835 ; 9.835        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[24]|clk                                                                  ;
; 9.835 ; 9.835        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[25]|clk                                                                  ;
; 9.835 ; 9.835        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[26]|clk                                                                  ;
; 9.835 ; 9.835        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[27]|clk                                                                  ;
; 9.835 ; 9.835        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[28]|clk                                                                  ;
; 9.835 ; 9.835        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[29]|clk                                                                  ;
; 9.835 ; 9.835        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[2]|clk                                                                   ;
; 9.835 ; 9.835        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[30]|clk                                                                  ;
; 9.835 ; 9.835        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[31]|clk                                                                  ;
; 9.835 ; 9.835        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[32]|clk                                                                  ;
; 9.835 ; 9.835        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[33]|clk                                                                  ;
; 9.835 ; 9.835        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[34]|clk                                                                  ;
; 9.835 ; 9.835        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[35]|clk                                                                  ;
; 9.835 ; 9.835        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[3]|clk                                                                   ;
; 9.835 ; 9.835        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[40]|clk                                                                  ;
; 9.835 ; 9.835        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[41]|clk                                                                  ;
; 9.835 ; 9.835        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[42]|clk                                                                  ;
; 9.835 ; 9.835        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[43]|clk                                                                  ;
; 9.835 ; 9.835        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[44]|clk                                                                  ;
; 9.835 ; 9.835        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[45]|clk                                                                  ;
; 9.835 ; 9.835        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[46]|clk                                                                  ;
; 9.835 ; 9.835        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[47]|clk                                                                  ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                           ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                      ; Clock Edge ; Target                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[4]                                                                                                                                                                   ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[5]                                                                                                                                                                   ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[6]                                                                                                                                                                   ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[7]                                                                                                                                                                   ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[8]                                                                                                                                                                   ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                               ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                               ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                             ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                                                         ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write1                                                                                                                             ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write2                                                                                                                             ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                      ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[1]                                                                                                                                                                                     ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[4]                                                                                                                                                                                     ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[5]                                                                                                                                                                                     ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[14]                                                                                                                                                                                    ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[15]                                                                                                                                                                                    ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[20]                                                                                                                                                                                    ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[21]                                                                                                                                                                                    ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[22]                                                                                                                                                                                    ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[29]                                                                                                                                                                                    ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[4]                                                                                                                                                                                     ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_dqm[0]                                                                                                                                                                                      ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_dqm[1]                                                                                                                                                                                      ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_dqm[2]                                                                                                                                                                                      ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_dqm[3]                                                                                                                                                                                      ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.000                                                                                                                                                                                        ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.001                                                                                                                                                                                        ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[14]~_Duplicate_1                                                                                                                                                                            ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[15]~_Duplicate_1                                                                                                                                                                            ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[20]~_Duplicate_1                                                                                                                                                                            ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[21]~_Duplicate_1                                                                                                                                                                            ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[22]~_Duplicate_1                                                                                                                                                                            ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[29]~_Duplicate_1                                                                                                                                                                            ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[4]~_Duplicate_1                                                                                                                                                                             ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[37]                                                                                                              ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[38]                                                                                                              ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[39]                                                                                                              ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[40]                                                                                                              ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[41]                                                                                                              ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[42]                                                                                                              ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[12]                                                                                                              ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[13]                                                                                                              ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[14]                                                                                                              ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[15]                                                                                                              ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[20]                                                                                                              ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[21]                                                                                                              ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[37]                                                                                                              ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[38]                                                                                                              ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[40]                                                                                                              ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[41]                                                                                                              ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[4]                                                                                                               ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[5]                                                                                                               ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[6]                                                                                                               ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[7]                                                                                                               ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address                                                                                                               ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|rd_valid[1]                                                                                                                                                                                        ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|rd_valid[2]                                                                                                                                                                                        ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_counter[0]                                                                                                                                                                                 ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_counter[10]                                                                                                                                                                                ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_counter[11]                                                                                                                                                                                ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_counter[12]                                                                                                                                                                                ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_counter[1]                                                                                                                                                                                 ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_counter[2]                                                                                                                                                                                 ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_counter[3]                                                                                                                                                                                 ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_counter[4]                                                                                                                                                                                 ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_counter[5]                                                                                                                                                                                 ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_counter[6]                                                                                                                                                                                 ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_counter[7]                                                                                                                                                                                 ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_counter[8]                                                                                                                                                                                 ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_counter[9]                                                                                                                                                                                 ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                                                 ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                                                 ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[26]                                                                                                                                                                 ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[27]                                                                                                                                                                 ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][71]                                                                                                                             ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][38]                                                                                                                             ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][71]                                                                                                                             ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][98]                                                                                                                             ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][99]                                                                                                                             ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][38]                                                                                                                             ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][71]                                                                                                                             ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][98]                                                                                                                             ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][99]                                                                                                                             ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][38]                                                                                                                             ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][78]                                                                                                                             ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][98]                                                                                                                             ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][99]                                                                                                                             ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                            ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                                            ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_master_translator:bridge_0_avalon_master_translator|read_accepted                                                                                                                                            ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]                                                              ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'                                  ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'                                  ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; 49.548 ; 49.768       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                      ;
; 49.550 ; 49.770       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tdo~reg0     ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                  ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                     ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                     ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                     ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                     ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                          ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                          ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                          ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                              ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                              ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                              ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                              ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                              ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                         ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                            ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                       ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                       ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                       ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                       ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                  ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                  ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                  ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                  ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                  ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                      ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                      ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                      ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                      ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                      ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                      ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                       ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                       ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                       ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                       ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                     ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                           ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                            ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                            ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                            ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                            ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                           ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                           ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                           ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                           ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                            ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                            ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                            ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                            ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                           ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                           ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                           ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                           ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                           ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                           ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                           ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                           ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                           ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                           ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                     ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                     ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                     ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                     ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                       ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                       ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                       ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                       ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                       ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                       ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                      ;
; 49.602 ; 49.790       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                      ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                       ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                       ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                       ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                       ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                        ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                        ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                        ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                        ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                        ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                     ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                     ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[0]     ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[1]     ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[2]     ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[3]     ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[4]     ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[5]     ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[6]     ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[7]     ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[8]     ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[9]     ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|state        ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tck_t_dav    ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[0]  ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[10] ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[1]  ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[2]  ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[3]  ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                           ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                            ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+
; SW[*]               ; CLOCK_50            ; 13.602 ; 14.406 ; Rise       ; CLOCK_50                                                                   ;
;  SW[12]             ; CLOCK_50            ; 13.602 ; 14.406 ; Rise       ; CLOCK_50                                                                   ;
;  SW[13]             ; CLOCK_50            ; 13.461 ; 13.868 ; Rise       ; CLOCK_50                                                                   ;
; altera_reserved_tdi ; altera_reserved_tck ; 3.672  ; 3.763  ; Rise       ; altera_reserved_tck                                                        ;
; altera_reserved_tms ; altera_reserved_tck ; 10.217 ; 10.282 ; Rise       ; altera_reserved_tck                                                        ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.426  ; 1.605  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.378  ; 1.557  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.374  ; 1.553  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.363  ; 1.542  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.389  ; 1.568  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.353  ; 1.532  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.377  ; 1.556  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.387  ; 1.566  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.344  ; 1.523  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.371  ; 1.550  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.381  ; 1.560  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.400  ; 1.579  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.400  ; 1.579  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.380  ; 1.559  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.426  ; 1.605  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.408  ; 1.587  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.401  ; 1.580  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.350  ; 1.529  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.361  ; 1.540  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.366  ; 1.545  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.373  ; 1.552  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.363  ; 1.542  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.392  ; 1.571  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.360  ; 1.539  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.346  ; 1.525  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.341  ; 1.520  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.305  ; 1.484  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.335  ; 1.514  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.335  ; 1.514  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.314  ; 1.493  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.328  ; 1.507  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.344  ; 1.523  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.371  ; 1.550  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SW[*]               ; CLOCK_50            ; 12.913 ; 13.605 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[12]             ; CLOCK_50            ; 12.913 ; 13.605 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[13]             ; CLOCK_50            ; 12.660 ; 13.179 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                              ;
+---------------------+---------------------+---------+---------+------------+----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                                            ;
+---------------------+---------------------+---------+---------+------------+----------------------------------------------------------------------------+
; SW[*]               ; CLOCK_50            ; -11.092 ; -11.574 ; Rise       ; CLOCK_50                                                                   ;
;  SW[12]             ; CLOCK_50            ; -11.313 ; -11.959 ; Rise       ; CLOCK_50                                                                   ;
;  SW[13]             ; CLOCK_50            ; -11.092 ; -11.574 ; Rise       ; CLOCK_50                                                                   ;
; altera_reserved_tdi ; altera_reserved_tck ; -0.300  ; -0.373  ; Rise       ; altera_reserved_tck                                                        ;
; altera_reserved_tms ; altera_reserved_tck ; -4.060  ; -4.182  ; Rise       ; altera_reserved_tck                                                        ;
; DRAM_DQ[*]          ; CLOCK_50            ; -0.668  ; -0.847  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.744  ; -0.923  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.739  ; -0.918  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.728  ; -0.907  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.754  ; -0.933  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.718  ; -0.897  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.741  ; -0.920  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.751  ; -0.930  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.708  ; -0.887  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.736  ; -0.915  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.746  ; -0.925  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.764  ; -0.943  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.767  ; -0.946  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.744  ; -0.923  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.792  ; -0.971  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.774  ; -0.953  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.766  ; -0.945  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.715  ; -0.894  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.726  ; -0.905  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.731  ; -0.910  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.739  ; -0.918  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.729  ; -0.908  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.758  ; -0.937  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.725  ; -0.904  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.712  ; -0.891  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.706  ; -0.885  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.668  ; -0.847  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.698  ; -0.877  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.698  ; -0.877  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.678  ; -0.857  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.692  ; -0.871  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.708  ; -0.887  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.735  ; -0.914  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SW[*]               ; CLOCK_50            ; -7.222  ; -7.727  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[12]             ; CLOCK_50            ; -7.471  ; -8.094  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[13]             ; CLOCK_50            ; -7.222  ; -7.727  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+---------+---------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                 ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                            ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+
; LEDR[*]             ; CLOCK_50            ; 14.914 ; 14.970 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[0]            ; CLOCK_50            ; 9.516  ; 9.625  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[1]            ; CLOCK_50            ; 10.177 ; 10.304 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[2]            ; CLOCK_50            ; 12.240 ; 12.237 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[3]            ; CLOCK_50            ; 13.265 ; 13.326 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[4]            ; CLOCK_50            ; 10.466 ; 10.531 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[5]            ; CLOCK_50            ; 12.357 ; 12.322 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[6]            ; CLOCK_50            ; 10.612 ; 10.618 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[7]            ; CLOCK_50            ; 12.400 ; 12.078 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[8]            ; CLOCK_50            ; 12.367 ; 12.313 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[9]            ; CLOCK_50            ; 14.914 ; 14.970 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[10]           ; CLOCK_50            ; 10.924 ; 11.023 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[11]           ; CLOCK_50            ; 11.357 ; 11.349 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[12]           ; CLOCK_50            ; 12.417 ; 12.175 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[13]           ; CLOCK_50            ; 9.137  ; 9.163  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[14]           ; CLOCK_50            ; 12.097 ; 11.871 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[15]           ; CLOCK_50            ; 10.664 ; 10.858 ; Rise       ; CLOCK_50                                                                   ;
; altera_reserved_tdo ; altera_reserved_tck ; 16.461 ; 17.152 ; Fall       ; altera_reserved_tck                                                        ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 3.267  ; 3.169  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.258  ; 3.160  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.189  ; 3.091  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.036  ; 2.944  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.267  ; 3.169  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.199  ; 3.101  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.214  ; 3.116  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.072  ; 2.980  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 3.097  ; 3.005  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.217  ; 3.119  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.212  ; 3.114  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 3.109  ; 3.017  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.240  ; 3.142  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.205  ; 3.107  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 3.264  ; 3.166  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 7.054  ; 7.103  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 7.054  ; 7.103  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 6.078  ; 6.130  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 5.666  ; 5.697  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 6.067  ; 6.105  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.268  ; 3.170  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.285  ; 3.187  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.295  ; 3.197  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.298  ; 3.200  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 6.024  ; 6.071  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 6.034  ; 6.081  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 5.737  ; 5.776  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 6.426  ; 6.464  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.282  ; 3.184  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.294  ; 3.196  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 3.107  ; 3.015  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.280  ; 3.182  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 5.782  ; 5.765  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 6.133  ; 6.121  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 6.172  ; 6.150  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 6.131  ; 6.121  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 3.237  ; 3.139  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 3.208  ; 3.110  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 3.241  ; 3.143  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 3.214  ; 3.116  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 5.994  ; 6.041  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 6.386  ; 6.372  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 6.416  ; 6.402  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 6.416  ; 6.402  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 3.268  ; 3.170  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 3.254  ; 3.156  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 3.298  ; 3.200  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 3.291  ; 3.193  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 3.281  ; 3.183  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 3.281  ; 3.183  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.215  ; 3.117  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 3.240  ; 3.142  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 3.082  ; 2.990  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.222  ; 3.124  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 3.201  ; 3.103  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.345 ;        ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.424 ; Fall       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                         ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                            ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+
; LEDR[*]             ; CLOCK_50            ; 8.454  ; 8.430  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[0]            ; CLOCK_50            ; 8.820  ; 8.876  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[1]            ; CLOCK_50            ; 9.452  ; 9.525  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[2]            ; CLOCK_50            ; 11.376 ; 11.382 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[3]            ; CLOCK_50            ; 11.812 ; 11.784 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[4]            ; CLOCK_50            ; 9.442  ; 9.417  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[5]            ; CLOCK_50            ; 9.988  ; 9.960  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[6]            ; CLOCK_50            ; 9.203  ; 9.201  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[7]            ; CLOCK_50            ; 11.529 ; 11.228 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[8]            ; CLOCK_50            ; 11.272 ; 11.138 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[9]            ; CLOCK_50            ; 14.053 ; 14.065 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[10]           ; CLOCK_50            ; 9.605  ; 9.578  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[11]           ; CLOCK_50            ; 10.305 ; 10.222 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[12]           ; CLOCK_50            ; 11.604 ; 11.323 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[13]           ; CLOCK_50            ; 8.454  ; 8.430  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[14]           ; CLOCK_50            ; 10.863 ; 10.630 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[15]           ; CLOCK_50            ; 9.972  ; 10.116 ; Rise       ; CLOCK_50                                                                   ;
; altera_reserved_tdo ; altera_reserved_tck ; 13.968 ; 14.653 ; Fall       ; altera_reserved_tck                                                        ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.553  ; 2.462  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 2.772  ; 2.675  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.706  ; 2.609  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.553  ; 2.462  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 2.782  ; 2.685  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.716  ; 2.619  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.730  ; 2.633  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.588  ; 2.497  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.612  ; 2.521  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.733  ; 2.636  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.728  ; 2.631  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.623  ; 2.532  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 2.755  ; 2.658  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.722  ; 2.625  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 2.778  ; 2.681  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 2.623  ; 2.532  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 6.326  ; 6.376  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 5.389  ; 5.443  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 4.994  ; 5.027  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 5.379  ; 5.419  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.783  ; 2.686  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 2.799  ; 2.702  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 2.809  ; 2.712  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.812  ; 2.715  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 5.337  ; 5.385  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 5.347  ; 5.395  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 5.063  ; 5.104  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 5.723  ; 5.763  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.796  ; 2.699  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 2.810  ; 2.713  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.623  ; 2.532  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 2.795  ; 2.698  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 5.104  ; 5.091  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 5.441  ; 5.433  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 5.479  ; 5.462  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 5.439  ; 5.434  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 2.753  ; 2.656  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 2.724  ; 2.627  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 2.756  ; 2.659  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 2.730  ; 2.633  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 5.307  ; 5.355  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 5.683  ; 5.673  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 5.713  ; 5.703  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 5.713  ; 5.703  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 2.782  ; 2.685  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 2.768  ; 2.671  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 2.812  ; 2.715  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 2.805  ; 2.708  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 2.597  ; 2.506  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 2.795  ; 2.698  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 2.732  ; 2.635  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 2.755  ; 2.658  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 2.597  ; 2.506  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.737  ; 2.640  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 2.718  ; 2.621  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.804 ;        ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.884 ; Fall       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; KEY[1]     ; LEDG[0]     ; 12.252 ; 13.091 ; 13.703 ; 12.695 ;
; KEY[1]     ; LEDG[1]     ;        ; 15.868 ; 16.166 ;        ;
; KEY[1]     ; LEDG[2]     ; 13.545 ; 14.198 ; 14.536 ; 14.247 ;
; KEY[2]     ; LEDG[0]     ;        ; 12.915 ; 13.539 ;        ;
; KEY[2]     ; LEDG[1]     ;        ; 15.692 ; 16.002 ;        ;
; KEY[2]     ; LEDG[2]     ; 13.603 ; 14.022 ; 14.372 ; 14.263 ;
; KEY[3]     ; LEDG[0]     ; 12.141 ;        ;        ; 12.617 ;
; KEY[3]     ; LEDG[1]     ; 14.604 ; 14.300 ; 14.575 ; 15.394 ;
; KEY[3]     ; LEDG[2]     ;        ; 13.238 ; 13.569 ;        ;
; SW[8]      ; LEDR[0]     ; 12.013 ; 12.435 ; 13.019 ; 12.712 ;
; SW[8]      ; LEDR[1]     ; 12.904 ; 13.353 ; 13.869 ; 13.582 ;
; SW[8]      ; LEDR[2]     ; 15.566 ; 15.572 ; 16.218 ; 16.215 ;
; SW[8]      ; LEDR[3]     ; 16.035 ; 16.047 ; 16.626 ; 16.629 ;
; SW[8]      ; LEDR[4]     ; 13.266 ; 13.259 ; 13.899 ; 13.964 ;
; SW[8]      ; LEDR[5]     ; 13.599 ; 13.562 ; 14.223 ; 14.195 ;
; SW[8]      ; LEDR[6]     ; 13.149 ; 13.155 ; 13.735 ; 13.760 ;
; SW[8]      ; LEDR[7]     ; 15.197 ; 14.884 ; 15.872 ; 15.550 ;
; SW[8]      ; LEDR[8]     ; 14.830 ; 15.105 ; 15.850 ; 15.291 ;
; SW[8]      ; LEDR[9]     ; 17.675 ; 18.080 ; 18.669 ; 18.282 ;
; SW[8]      ; LEDR[10]    ; 13.054 ; 13.777 ; 14.366 ; 13.636 ;
; SW[8]      ; LEDR[11]    ; 13.787 ; 14.108 ; 14.803 ; 14.313 ;
; SW[8]      ; LEDR[12]    ; 15.146 ; 15.227 ; 16.112 ; 15.455 ;
; SW[8]      ; LEDR[13]    ; 11.629 ; 12.001 ; 12.657 ; 12.246 ;
; SW[8]      ; LEDR[14]    ; 14.398 ; 14.555 ; 15.394 ; 14.756 ;
; SW[8]      ; LEDR[15]    ; 13.413 ; 13.939 ; 14.386 ; 14.157 ;
; SW[9]      ; LEDR[0]     ; 12.334 ; 12.452 ; 12.990 ; 12.997 ;
; SW[9]      ; LEDR[1]     ; 13.572 ; 13.697 ; 14.216 ; 14.242 ;
; SW[9]      ; LEDR[2]     ; 15.583 ; 15.589 ; 16.229 ; 16.226 ;
; SW[9]      ; LEDR[3]     ; 16.341 ; 16.402 ; 16.977 ; 16.932 ;
; SW[9]      ; LEDR[4]     ; 13.267 ; 13.261 ; 13.883 ; 13.948 ;
; SW[9]      ; LEDR[5]     ; 13.247 ; 13.217 ; 13.863 ; 13.835 ;
; SW[9]      ; LEDR[6]     ; 13.279 ; 13.285 ; 13.848 ; 13.861 ;
; SW[9]      ; LEDR[7]     ; 15.135 ; 14.822 ; 15.801 ; 15.479 ;
; SW[9]      ; LEDR[8]     ; 15.245 ; 15.100 ; 15.841 ; 15.687 ;
; SW[9]      ; LEDR[9]     ; 18.383 ; 18.360 ; 18.932 ; 18.968 ;
; SW[9]      ; LEDR[10]    ; 13.425 ; 13.439 ; 14.034 ; 14.039 ;
; SW[9]      ; LEDR[11]    ; 13.856 ; 14.313 ; 14.948 ; 14.364 ;
; SW[9]      ; LEDR[12]    ; 15.814 ; 15.570 ; 16.459 ; 16.116 ;
; SW[9]      ; LEDR[13]    ; 11.994 ; 11.941 ; 12.564 ; 12.567 ;
; SW[9]      ; LEDR[14]    ; 14.784 ; 14.512 ; 15.353 ; 15.140 ;
; SW[9]      ; LEDR[15]    ; 13.758 ; 13.952 ; 14.412 ; 14.507 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; KEY[1]     ; LEDG[0]     ; 11.736 ; 12.598 ; 13.169 ; 12.181 ;
; KEY[1]     ; LEDG[1]     ;        ; 14.694 ; 14.969 ;        ;
; KEY[1]     ; LEDG[2]     ; 13.050 ; 13.277 ; 13.640 ; 13.730 ;
; KEY[2]     ; LEDG[0]     ;        ; 12.428 ; 13.011 ;        ;
; KEY[2]     ; LEDG[1]     ;        ; 14.524 ; 14.811 ;        ;
; KEY[2]     ; LEDG[2]     ; 13.081 ; 13.506 ; 13.847 ; 13.727 ;
; KEY[3]     ; LEDG[0]     ; 11.698 ;        ;        ; 12.161 ;
; KEY[3]     ; LEDG[1]     ; 14.063 ; 13.774 ; 14.040 ; 14.829 ;
; KEY[3]     ; LEDG[2]     ;        ; 12.756 ; 13.076 ;        ;
; SW[8]      ; LEDR[0]     ; 11.581 ; 11.944 ; 12.512 ; 12.256 ;
; SW[8]      ; LEDR[1]     ; 12.435 ; 12.819 ; 13.326 ; 13.088 ;
; SW[8]      ; LEDR[2]     ; 14.930 ; 14.934 ; 15.530 ; 15.534 ;
; SW[8]      ; LEDR[3]     ; 14.812 ; 14.782 ; 15.382 ; 15.344 ;
; SW[8]      ; LEDR[4]     ; 12.651 ; 12.659 ; 13.280 ; 13.288 ;
; SW[8]      ; LEDR[5]     ; 12.691 ; 12.651 ; 13.275 ; 13.279 ;
; SW[8]      ; LEDR[6]     ; 12.465 ; 12.564 ; 13.162 ; 13.099 ;
; SW[8]      ; LEDR[7]     ; 14.282 ; 13.965 ; 14.858 ; 14.590 ;
; SW[8]      ; LEDR[8]     ; 14.284 ; 14.467 ; 15.180 ; 14.728 ;
; SW[8]      ; LEDR[9]     ; 17.068 ; 17.391 ; 17.956 ; 17.659 ;
; SW[8]      ; LEDR[10]    ; 12.579 ; 13.092 ; 13.693 ; 13.140 ;
; SW[8]      ; LEDR[11]    ; 13.283 ; 13.507 ; 14.187 ; 13.790 ;
; SW[8]      ; LEDR[12]    ; 14.588 ; 14.619 ; 15.479 ; 14.888 ;
; SW[8]      ; LEDR[13]    ; 11.211 ; 11.493 ; 12.141 ; 11.805 ;
; SW[8]      ; LEDR[14]    ; 13.870 ; 13.949 ; 14.760 ; 14.216 ;
; SW[8]      ; LEDR[15]    ; 12.977 ; 13.439 ; 13.875 ; 13.699 ;
; SW[9]      ; LEDR[0]     ; 11.891 ; 11.688 ; 12.210 ; 12.530 ;
; SW[9]      ; LEDR[1]     ; 13.078 ; 12.889 ; 13.376 ; 13.722 ;
; SW[9]      ; LEDR[2]     ; 14.648 ; 14.642 ; 15.195 ; 15.233 ;
; SW[9]      ; LEDR[3]     ; 15.595 ; 15.600 ; 16.204 ; 16.196 ;
; SW[9]      ; LEDR[4]     ; 11.873 ; 11.846 ; 12.470 ; 12.435 ;
; SW[9]      ; LEDR[5]     ; 12.763 ; 12.726 ; 13.354 ; 13.316 ;
; SW[9]      ; LEDR[6]     ; 11.865 ; 11.947 ; 12.528 ; 12.445 ;
; SW[9]      ; LEDR[7]     ; 14.519 ; 14.216 ; 15.131 ; 14.828 ;
; SW[9]      ; LEDR[8]     ; 14.683 ; 14.529 ; 15.213 ; 15.108 ;
; SW[9]      ; LEDR[9]     ; 17.748 ; 17.459 ; 17.998 ; 18.318 ;
; SW[9]      ; LEDR[10]    ; 12.862 ; 12.282 ; 12.899 ; 13.430 ;
; SW[9]      ; LEDR[11]    ; 13.351 ; 13.259 ; 13.939 ; 13.839 ;
; SW[9]      ; LEDR[12]    ; 15.231 ; 14.689 ; 15.530 ; 15.522 ;
; SW[9]      ; LEDR[13]    ; 11.562 ; 11.237 ; 11.838 ; 12.114 ;
; SW[9]      ; LEDR[14]    ; 14.241 ; 13.704 ; 14.506 ; 14.585 ;
; SW[9]      ; LEDR[15]    ; 13.310 ; 13.191 ; 13.615 ; 14.034 ;
+------------+-------------+--------+--------+--------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                 ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                            ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.959 ; 2.821 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.135 ; 2.990 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.132 ; 2.987 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.132 ; 2.987 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.155 ; 3.010 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.129 ; 2.984 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.111 ; 2.966 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.959 ; 2.821 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.117 ; 2.972 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 3.114 ; 2.969 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 3.085 ; 2.940 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 3.118 ; 2.973 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 3.111 ; 2.966 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 3.155 ; 3.010 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 3.141 ; 2.996 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 3.155 ; 3.010 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 3.138 ; 2.993 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                         ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                            ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.477 ; 2.339 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.652 ; 2.507 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.648 ; 2.503 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.648 ; 2.503 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.671 ; 2.526 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.645 ; 2.500 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.629 ; 2.484 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.477 ; 2.339 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.634 ; 2.489 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.632 ; 2.487 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.603 ; 2.458 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.635 ; 2.490 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.629 ; 2.484 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.671 ; 2.526 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.657 ; 2.512 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.671 ; 2.526 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.654 ; 2.509 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                        ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                            ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.889     ; 3.027     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.058     ; 3.203     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.055     ; 3.200     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.055     ; 3.200     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.078     ; 3.223     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.052     ; 3.197     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.034     ; 3.179     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.889     ; 3.027     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.040     ; 3.185     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 3.037     ; 3.182     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 3.008     ; 3.153     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 3.041     ; 3.186     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 3.034     ; 3.179     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 3.078     ; 3.223     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 3.064     ; 3.209     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 3.078     ; 3.223     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 3.061     ; 3.206     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                            ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.405     ; 2.543     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.573     ; 2.718     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.569     ; 2.714     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.569     ; 2.714     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.592     ; 2.737     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.566     ; 2.711     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.550     ; 2.695     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.405     ; 2.543     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.555     ; 2.700     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.553     ; 2.698     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.524     ; 2.669     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.556     ; 2.701     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.550     ; 2.695     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.592     ; 2.737     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.578     ; 2.723     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.592     ; 2.737     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.575     ; 2.720     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                ;
+------------+-----------------+----------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                 ; Note ;
+------------+-----------------+----------------------------------------------------------------------------+------+
; 99.26 MHz  ; 99.26 MHz       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;      ;
; 191.72 MHz ; 191.72 MHz      ; altera_reserved_tck                                                        ;      ;
+------------+-----------------+----------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                  ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 9.925  ; 0.000         ;
; CLOCK_50                                                                   ; 14.135 ; 0.000         ;
; altera_reserved_tck                                                        ; 47.392 ; 0.000         ;
+----------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                  ;
+----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                      ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------+-------+---------------+
; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.353 ; 0.000         ;
; altera_reserved_tck                                                        ; 0.355 ; 0.000         ;
; CLOCK_50                                                                   ; 1.945 ; 0.000         ;
+----------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                               ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 13.427 ; 0.000         ;
; altera_reserved_tck                                                        ; 48.384 ; 0.000         ;
+----------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                               ;
+----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                      ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                        ; 0.906 ; 0.000         ;
; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 5.179 ; 0.000         ;
+----------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                    ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                   ; 9.688  ; 0.000         ;
; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 9.709  ; 0.000         ;
; CLOCK2_50                                                                  ; 16.000 ; 0.000         ;
; CLOCK3_50                                                                  ; 16.000 ; 0.000         ;
; altera_reserved_tck                                                        ; 49.477 ; 0.000         ;
+----------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                    ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 9.925  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000001000                                                                     ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_dqm[2]         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.158     ; 9.806      ;
; 10.106 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000000010                                                                     ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_dqm[2]         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.157     ; 9.626      ;
; 10.317 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000001000                                                                     ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_dqm[3]         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.140     ; 9.432      ;
; 10.459 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000010000                                                                     ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_dqm[2]         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.158     ; 9.272      ;
; 10.498 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000000010                                                                     ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_dqm[3]         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.139     ; 9.252      ;
; 10.851 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000010000                                                                     ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_dqm[3]         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.140     ; 8.898      ;
; 11.252 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000001000                                                                     ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_dqm[0]         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 8.528      ;
; 11.433 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000000010                                                                     ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_dqm[0]         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.108     ; 8.348      ;
; 11.786 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000010000                                                                     ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_dqm[0]         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 7.994      ;
; 11.944 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_1  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.116     ; 7.799      ;
; 11.944 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_2  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.116     ; 7.799      ;
; 11.953 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_1  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.122     ; 7.784      ;
; 11.953 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_2  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.122     ; 7.784      ;
; 11.976 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 7.770      ;
; 11.985 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.119     ; 7.755      ;
; 11.987 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_15 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 7.761      ;
; 11.996 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_15 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.117     ; 7.746      ;
; 12.014 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_4  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.119     ; 7.726      ;
; 12.015 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000001000                                                                     ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[9]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.146     ; 7.728      ;
; 12.023 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_4  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.125     ; 7.711      ;
; 12.028 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000001000                                                                     ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[8]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.140     ; 7.721      ;
; 12.031 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_6  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.148     ; 7.680      ;
; 12.039 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_3  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 7.726      ;
; 12.039 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_12 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 7.726      ;
; 12.039 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_14 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 7.726      ;
; 12.040 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_6  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.154     ; 7.665      ;
; 12.048 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_3  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 7.711      ;
; 12.048 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_12 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 7.711      ;
; 12.048 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_14 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 7.711      ;
; 12.049 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_7  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.131     ; 7.679      ;
; 12.058 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_7  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.137     ; 7.664      ;
; 12.131 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_13 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.107     ; 7.621      ;
; 12.140 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_13 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 7.606      ;
; 12.192 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000000010                                                                     ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[9]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.145     ; 7.552      ;
; 12.205 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000000010                                                                     ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[8]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.139     ; 7.545      ;
; 12.263 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000001000                                                                     ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[10]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 7.521      ;
; 12.288 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_10 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.150     ; 7.421      ;
; 12.292 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_11 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.156     ; 7.411      ;
; 12.320 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_5  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.136     ; 7.403      ;
; 12.329 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_5  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.142     ; 7.388      ;
; 12.339 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_10 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 7.406      ;
; 12.341 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[1]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_1  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.126     ; 7.392      ;
; 12.341 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[1]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_2  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.126     ; 7.392      ;
; 12.343 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_11 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.120     ; 7.396      ;
; 12.358 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000001000                                                                     ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[11]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 7.402      ;
; 12.373 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[1]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 7.363      ;
; 12.384 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[1]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_15 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.121     ; 7.354      ;
; 12.385 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[0]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_1  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 7.351      ;
; 12.385 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[0]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_2  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 7.351      ;
; 12.411 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[1]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_4  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 7.319      ;
; 12.417 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[0]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.120     ; 7.322      ;
; 12.428 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[0]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_15 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.118     ; 7.313      ;
; 12.428 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[1]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_6  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.158     ; 7.273      ;
; 12.436 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[1]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_3  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 7.319      ;
; 12.436 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[1]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_12 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 7.319      ;
; 12.436 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[1]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_14 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 7.319      ;
; 12.440 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000000010                                                                     ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[10]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 7.345      ;
; 12.446 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[1]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_7  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.141     ; 7.272      ;
; 12.455 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[0]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_4  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.126     ; 7.278      ;
; 12.472 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[0]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_6  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.155     ; 7.232      ;
; 12.480 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[0]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_3  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 7.278      ;
; 12.480 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[0]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_12 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 7.278      ;
; 12.480 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[0]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_14 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 7.278      ;
; 12.490 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[0]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_7  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.138     ; 7.231      ;
; 12.528 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[1]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_13 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.117     ; 7.214      ;
; 12.535 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000000010                                                                     ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[11]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 7.226      ;
; 12.540 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000010000                                                                     ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[9]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.146     ; 7.203      ;
; 12.553 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000010000                                                                     ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[8]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.140     ; 7.196      ;
; 12.572 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[0]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_13 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 7.173      ;
; 12.601 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_8  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.153     ; 7.105      ;
; 12.652 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_8  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.117     ; 7.090      ;
; 12.665 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000001000                                                                     ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_dqm[1]         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.152     ; 7.072      ;
; 12.666 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_cs_n                                                                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_1  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.125     ; 7.068      ;
; 12.666 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_cs_n                                                                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_2  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.125     ; 7.068      ;
; 12.685 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[1]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_10 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.160     ; 7.014      ;
; 12.689 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[1]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_11 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.166     ; 7.004      ;
; 12.698 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_cs_n                                                                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.122     ; 7.039      ;
; 12.709 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_cs_n                                                                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_15 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.120     ; 7.030      ;
; 12.717 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[1]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_5  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.146     ; 6.996      ;
; 12.736 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_cs_n                                                                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_4  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 6.995      ;
; 12.740 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_1  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.126     ; 6.993      ;
; 12.740 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_2  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.126     ; 6.993      ;
; 12.753 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_cs_n                                                                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_6  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.157     ; 6.949      ;
; 12.761 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[0]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_5  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.143     ; 6.955      ;
; 12.761 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_cs_n                                                                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_3  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 6.995      ;
; 12.761 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_cs_n                                                                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_12 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 6.995      ;
; 12.761 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_cs_n                                                                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_14 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 6.995      ;
; 12.771 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[0]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_10 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.115     ; 6.973      ;
; 12.771 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_cs_n                                                                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_7  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.140     ; 6.948      ;
; 12.772 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 6.964      ;
; 12.775 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[0]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_11 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.121     ; 6.963      ;
; 12.783 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_15 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.121     ; 6.955      ;
; 12.788 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000010000                                                                     ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[10]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.996      ;
; 12.810 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_4  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 6.920      ;
; 12.827 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_6  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.158     ; 6.874      ;
; 12.835 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_3  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 6.920      ;
; 12.835 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_12 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 6.920      ;
; 12.835 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_14 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 6.920      ;
; 12.845 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_7  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.141     ; 6.873      ;
; 12.846 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000000010                                                                     ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_dqm[1]         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.151     ; 6.892      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                         ; To Node                     ; Launch Clock                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 14.135 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[32] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.327      ; 8.111      ;
; 14.135 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[0]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.327      ; 8.111      ;
; 14.135 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[16] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.327      ; 8.111      ;
; 14.135 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[45] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.327      ; 8.111      ;
; 14.135 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[13] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.327      ; 8.111      ;
; 14.135 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[29] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.327      ; 8.111      ;
; 14.168 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[32] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.328      ; 8.079      ;
; 14.168 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[0]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.328      ; 8.079      ;
; 14.168 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[16] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.328      ; 8.079      ;
; 14.168 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[45] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.328      ; 8.079      ;
; 14.168 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[13] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.328      ; 8.079      ;
; 14.168 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[29] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.328      ; 8.079      ;
; 14.169 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[46] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.312      ; 8.062      ;
; 14.169 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[14] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.312      ; 8.062      ;
; 14.169 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[30] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.312      ; 8.062      ;
; 14.169 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[47] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.312      ; 8.062      ;
; 14.169 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[15] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.312      ; 8.062      ;
; 14.169 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[31] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.312      ; 8.062      ;
; 14.179 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[38] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.328      ; 8.068      ;
; 14.179 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[22] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.328      ; 8.068      ;
; 14.179 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[6]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.328      ; 8.068      ;
; 14.179 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[23] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.328      ; 8.068      ;
; 14.179 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[39] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.328      ; 8.068      ;
; 14.179 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[7]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.328      ; 8.068      ;
; 14.202 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[46] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.313      ; 8.030      ;
; 14.202 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[14] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.313      ; 8.030      ;
; 14.202 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[30] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.313      ; 8.030      ;
; 14.202 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[47] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.313      ; 8.030      ;
; 14.202 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[15] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.313      ; 8.030      ;
; 14.202 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[31] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.313      ; 8.030      ;
; 14.212 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[38] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.329      ; 8.036      ;
; 14.212 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[22] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.329      ; 8.036      ;
; 14.212 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[6]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.329      ; 8.036      ;
; 14.212 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[23] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.329      ; 8.036      ;
; 14.212 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[39] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.329      ; 8.036      ;
; 14.212 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[7]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.329      ; 8.036      ;
; 14.346 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                               ; VarRegister:dataLatch|b[32] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.326      ; 7.899      ;
; 14.346 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                               ; VarRegister:dataLatch|b[0]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.326      ; 7.899      ;
; 14.346 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                               ; VarRegister:dataLatch|b[16] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.326      ; 7.899      ;
; 14.346 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                               ; VarRegister:dataLatch|b[45] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.326      ; 7.899      ;
; 14.346 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                               ; VarRegister:dataLatch|b[13] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.326      ; 7.899      ;
; 14.346 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                               ; VarRegister:dataLatch|b[29] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.326      ; 7.899      ;
; 14.380 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                               ; VarRegister:dataLatch|b[46] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.311      ; 7.850      ;
; 14.380 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                               ; VarRegister:dataLatch|b[14] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.311      ; 7.850      ;
; 14.380 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                               ; VarRegister:dataLatch|b[30] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.311      ; 7.850      ;
; 14.380 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                               ; VarRegister:dataLatch|b[47] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.311      ; 7.850      ;
; 14.380 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                               ; VarRegister:dataLatch|b[15] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.311      ; 7.850      ;
; 14.380 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                               ; VarRegister:dataLatch|b[31] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.311      ; 7.850      ;
; 14.390 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                               ; VarRegister:dataLatch|b[38] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.327      ; 7.856      ;
; 14.390 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                               ; VarRegister:dataLatch|b[22] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.327      ; 7.856      ;
; 14.390 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                               ; VarRegister:dataLatch|b[6]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.327      ; 7.856      ;
; 14.390 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                               ; VarRegister:dataLatch|b[23] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.327      ; 7.856      ;
; 14.390 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                               ; VarRegister:dataLatch|b[39] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.327      ; 7.856      ;
; 14.390 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                               ; VarRegister:dataLatch|b[7]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.327      ; 7.856      ;
; 14.426 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[42] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.308      ; 7.801      ;
; 14.426 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[10] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.308      ; 7.801      ;
; 14.426 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[26] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.308      ; 7.801      ;
; 14.426 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[43] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.308      ; 7.801      ;
; 14.426 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[11] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.308      ; 7.801      ;
; 14.426 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[27] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.308      ; 7.801      ;
; 14.450 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                         ; VarRegister:dataLatch|b[32] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.326      ; 7.795      ;
; 14.450 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                         ; VarRegister:dataLatch|b[0]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.326      ; 7.795      ;
; 14.450 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                         ; VarRegister:dataLatch|b[16] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.326      ; 7.795      ;
; 14.450 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                         ; VarRegister:dataLatch|b[45] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.326      ; 7.795      ;
; 14.450 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                         ; VarRegister:dataLatch|b[13] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.326      ; 7.795      ;
; 14.450 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                         ; VarRegister:dataLatch|b[29] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.326      ; 7.795      ;
; 14.459 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[42] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.309      ; 7.769      ;
; 14.459 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[10] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.309      ; 7.769      ;
; 14.459 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[26] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.309      ; 7.769      ;
; 14.459 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[43] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.309      ; 7.769      ;
; 14.459 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[11] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.309      ; 7.769      ;
; 14.459 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[27] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.309      ; 7.769      ;
; 14.470 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[3]                                                                                                         ; VarRegister:dataLatch|b[32] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.326      ; 7.775      ;
; 14.470 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[3]                                                                                                         ; VarRegister:dataLatch|b[0]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.326      ; 7.775      ;
; 14.470 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[3]                                                                                                         ; VarRegister:dataLatch|b[16] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.326      ; 7.775      ;
; 14.470 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[3]                                                                                                         ; VarRegister:dataLatch|b[45] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.326      ; 7.775      ;
; 14.470 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[3]                                                                                                         ; VarRegister:dataLatch|b[13] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.326      ; 7.775      ;
; 14.470 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[3]                                                                                                         ; VarRegister:dataLatch|b[29] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.326      ; 7.775      ;
; 14.484 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                         ; VarRegister:dataLatch|b[46] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.311      ; 7.746      ;
; 14.484 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                         ; VarRegister:dataLatch|b[14] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.311      ; 7.746      ;
; 14.484 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                         ; VarRegister:dataLatch|b[30] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.311      ; 7.746      ;
; 14.484 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                         ; VarRegister:dataLatch|b[47] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.311      ; 7.746      ;
; 14.484 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                         ; VarRegister:dataLatch|b[15] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.311      ; 7.746      ;
; 14.484 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                         ; VarRegister:dataLatch|b[31] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.311      ; 7.746      ;
; 14.494 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                         ; VarRegister:dataLatch|b[38] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.327      ; 7.752      ;
; 14.494 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                         ; VarRegister:dataLatch|b[22] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.327      ; 7.752      ;
; 14.494 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                         ; VarRegister:dataLatch|b[6]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.327      ; 7.752      ;
; 14.494 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                         ; VarRegister:dataLatch|b[23] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.327      ; 7.752      ;
; 14.494 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                         ; VarRegister:dataLatch|b[39] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.327      ; 7.752      ;
; 14.494 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                         ; VarRegister:dataLatch|b[7]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.327      ; 7.752      ;
; 14.497 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; VarRegister:dataLatch|b[32] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.327      ; 7.749      ;
; 14.497 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; VarRegister:dataLatch|b[0]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.327      ; 7.749      ;
; 14.497 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; VarRegister:dataLatch|b[16] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.327      ; 7.749      ;
; 14.497 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; VarRegister:dataLatch|b[45] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.327      ; 7.749      ;
; 14.497 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; VarRegister:dataLatch|b[13] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.327      ; 7.749      ;
; 14.497 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; VarRegister:dataLatch|b[29] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.327      ; 7.749      ;
; 14.499 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[36] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.327      ; 7.747      ;
; 14.499 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[20] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.327      ; 7.747      ;
; 14.499 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[4]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.327      ; 7.747      ;
; 14.499 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[21] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.327      ; 7.747      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 2.847      ;
; 47.450 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 2.798      ;
; 47.513 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 2.730      ;
; 47.596 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 2.646      ;
; 47.640 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 2.603      ;
; 47.640 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 2.603      ;
; 47.790 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 2.458      ;
; 47.801 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 2.439      ;
; 48.089 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 2.151      ;
; 48.282 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.215      ; 1.932      ;
; 48.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 1.747      ;
; 49.510 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[0] ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tdo~reg0      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 0.733      ;
; 96.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.589      ;
; 96.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.589      ;
; 96.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.589      ;
; 96.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.589      ;
; 96.362 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.578      ;
; 96.362 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.578      ;
; 96.362 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.578      ;
; 96.362 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.578      ;
; 96.373 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.567      ;
; 96.373 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.567      ;
; 96.373 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.567      ;
; 96.373 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.567      ;
; 96.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.438      ;
; 96.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.438      ;
; 96.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.438      ;
; 96.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.438      ;
; 96.513 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.427      ;
; 96.513 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.427      ;
; 96.513 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.427      ;
; 96.513 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.427      ;
; 96.678 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.262      ;
; 96.678 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.262      ;
; 96.678 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.262      ;
; 96.678 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.262      ;
; 96.706 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_valid   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.230      ;
; 96.706 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.230      ;
; 96.751 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.200      ;
; 96.751 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.200      ;
; 96.751 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.200      ;
; 96.751 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.200      ;
; 96.767 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.175      ;
; 96.767 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.175      ;
; 96.767 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.175      ;
; 96.767 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.175      ;
; 96.770 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.172      ;
; 96.770 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.172      ;
; 96.770 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.172      ;
; 96.770 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.172      ;
; 96.775 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.153      ;
; 96.777 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.174      ;
; 96.777 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.174      ;
; 96.777 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.174      ;
; 96.777 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.174      ;
; 96.785 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tdo~reg0    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.134      ;
; 96.819 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_valid   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.119      ;
; 96.819 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.119      ;
; 96.860 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                           ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_valid   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.064      ;
; 96.860 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                           ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.064      ;
; 96.918 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.024      ;
; 96.918 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.024      ;
; 96.918 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.024      ;
; 96.918 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.024      ;
; 96.942 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.000      ;
; 96.942 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.000      ;
; 96.942 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.000      ;
; 96.942 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.000      ;
; 96.996 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.944      ;
; 96.996 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.944      ;
; 96.996 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.944      ;
; 96.996 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.944      ;
; 97.021 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.907      ;
; 97.029 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.925      ;
; 97.029 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.925      ;
; 97.029 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.925      ;
; 97.029 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.925      ;
; 97.047 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.887      ;
; 97.055 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.899      ;
; 97.055 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.899      ;
; 97.055 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.899      ;
; 97.055 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.899      ;
; 97.077 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.877      ;
; 97.077 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.877      ;
; 97.077 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.877      ;
; 97.077 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.877      ;
; 97.091 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.835      ;
; 97.103 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.851      ;
; 97.103 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.851      ;
; 97.103 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.851      ;
; 97.103 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.851      ;
; 97.114 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.839      ;
; 97.114 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.839      ;
; 97.114 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.839      ;
; 97.114 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.839      ;
; 97.140 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.813      ;
; 97.140 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.813      ;
; 97.140 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.813      ;
; 97.140 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.813      ;
; 97.156 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.772      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                          ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 0.353 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|init_done                                                                                                                                                              ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|init_done                                                                                                                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|wr_address                                                                                   ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|wr_address                                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_cs_n                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_cs_n                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_count[1]                                                                                                                                                             ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_count[1]                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_next.010000000                                                                                                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_next.010000000                                                                                                                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|ack_refresh_request                                                                                                                                                    ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|ack_refresh_request                                                                                                                                                    ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_request                                                                                                                                                        ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_request                                                                                                                                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[1]                                                                                   ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[1]                                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000000001                                                                                                                                                      ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000000001                                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[7]~_Duplicate_1                                                                                                                                                 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[7]~_Duplicate_1                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[20]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[20]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[21]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[21]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[22]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[22]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[23]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[23]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_refs[0]                                                                                                                                                              ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_refs[0]                                                                                                                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_refs[1]                                                                                                                                                              ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_refs[1]                                                                                                                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_refs[2]                                                                                                                                                              ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_refs[2]                                                                                                                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[0]                                                                                                                                                             ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[0]                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[1]                                                                                                                                                             ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[1]                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[2]                                                                                                                                                             ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[2]                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_next.000                                                                                                                                                             ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_next.000                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.000                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.000                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_next.101                                                                                                                                                             ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_next.101                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.101                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.101                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[2]                                                                                                                                                               ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[2]                                                                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address                                                                                   ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address                                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[0]                                                                                                                                                               ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[0]                                                                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[1]                                                                                                                                                               ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[1]                                                                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[3]                                                                                                                                                               ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[3]                                                                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                             ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][98]                                                                                                 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][98]                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][99]                                                                                                 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][99]                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[2]                                                                                                                                       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[2]                                                                                                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][38]                                                                                                 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][38]                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][78]                                                                                                 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][78]                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]                                  ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                              ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[0]                                                                                   ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[0]                                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[16]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[16]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[17]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[17]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[18]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[18]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[19]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[19]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[24]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[24]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[25]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[25]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[26]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[26]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[27]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[27]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[28]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[28]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[29]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[29]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[30]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[30]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[31]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[31]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.378 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_cmd[2]~_Duplicate_1                                                                                                                                                  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|rd_valid[0]                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.622      ;
; 0.380 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|ack_refresh_request                                                                                                                                                    ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_request                                                                                                                                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.624      ;
; 0.394 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[37]                                                                                  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[1]                                                                                                                                                         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.637      ;
; 0.394 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_refs[0]                                                                                                                                                              ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_refs[1]                                                                                                                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.637      ;
; 0.397 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][38]                                                                                                 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[12]                                                                                                                                         ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[12]                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                       ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.641      ;
; 0.398 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|rd_valid[1]                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|rd_valid[2]                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.641      ;
; 0.399 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                   ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_next.101                                                                                                                                                             ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.101                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.642      ;
; 0.403 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address                                                                                   ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[4]                                                                                                                                                         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.646      ;
; 0.405 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write1                                                                                                 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write2                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.646      ;
; 0.406 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address                                                                                   ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[4]                                                                                                                                                         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.649      ;
; 0.418 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                                                ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.661      ;
; 0.421 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                             ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.662      ;
; 0.422 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                                                                                ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.665      ;
; 0.424 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.111                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[2]                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.667      ;
; 0.425 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                                                                                ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.668      ;
; 0.436 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000000010                                                                                                                                                      ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_next.000010000                                                                                                                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.680      ;
; 0.437 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[2]                                                                                                                                       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][38]                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.679      ;
; 0.438 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000000010                                                                                                                                                      ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_next.000001000                                                                                                                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.682      ;
; 0.439 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.010                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.011                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.682      ;
; 0.450 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.101                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[1]                                                                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.693      ;
; 0.455 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.101                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[2]                                                                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.698      ;
; 0.456 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.101                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_next.000                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.699      ;
; 0.458 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.101                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[3]                                                                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.701      ;
; 0.465 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.011                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.111                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.708      ;
; 0.468 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.011                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.010                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.711      ;
; 0.490 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_cmd[0]~_Duplicate_1                                                                                                                                                  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|rd_valid[0]                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.734      ;
; 0.506 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[6]                                                                                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[40]                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.749      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                 ; To Node                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write           ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.366 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|state           ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.625      ;
; 0.390 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.631      ;
; 0.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.398 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[3]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.642      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.644      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.645      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.644      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.645      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.645      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.646      ;
; 0.405 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.648      ;
; 0.406 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.648      ;
; 0.407 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.650      ;
; 0.416 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[9]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.658      ;
; 0.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.419 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.661      ;
; 0.425 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.667      ;
; 0.425 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.667      ;
; 0.426 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.668      ;
; 0.437 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.679      ;
; 0.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.697      ;
; 0.475 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.716      ;
; 0.509 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[2]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.751      ;
; 0.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.751      ;
; 0.511 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.753      ;
; 0.515 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.756      ;
; 0.548 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.791      ;
; 0.550 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.793      ;
; 0.551 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.794      ;
; 0.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.798      ;
; 0.556 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.797      ;
; 0.556 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.799      ;
; 0.557 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.798      ;
; 0.558 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.800      ;
; 0.558 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.799      ;
; 0.559 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.800      ;
; 0.565 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[8]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.806      ;
; 0.582 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.824      ;
; 0.583 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[5]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.825      ;
; 0.584 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.825      ;
; 0.584 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.826      ;
; 0.585 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.826      ;
; 0.585 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[6]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.827      ;
; 0.585 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.827      ;
; 0.585 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.827      ;
; 0.586 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.828      ;
; 0.586 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.827      ;
; 0.589 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.831      ;
; 0.590 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[9]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.831      ;
; 0.590 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.832      ;
; 0.591 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[9]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.832      ;
; 0.604 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.846      ;
; 0.608 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.850      ;
; 0.610 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.853      ;
; 0.611 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.853      ;
; 0.611 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.853      ;
; 0.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.854      ;
; 0.614 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.856      ;
; 0.619 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.862      ;
; 0.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.863      ;
; 0.624 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.865      ;
; 0.624 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.866      ;
; 0.628 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.871      ;
; 0.630 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.872      ;
; 0.634 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.875      ;
; 0.643 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.885      ;
; 0.650 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.891      ;
; 0.665 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.906      ;
; 0.669 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.911      ;
; 0.689 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[9]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.931      ;
; 0.697 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[4]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.940      ;
; 0.702 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.943      ;
; 0.716 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.957      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------+-----------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                     ; Launch Clock                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+-----------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 1.945 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[29]                                                             ; VarRegister:dataLatch|b[29] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.972      ; 5.158      ;
; 1.957 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[30]                                                             ; VarRegister:dataLatch|b[30] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.944      ; 5.142      ;
; 1.977 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[23]                                                             ; VarRegister:dataLatch|b[23] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.002      ; 5.220      ;
; 1.984 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[0]                                                              ; VarRegister:dataLatch|b[32] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.013      ; 5.238      ;
; 1.992 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[31]                                                             ; VarRegister:dataLatch|b[31] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.961      ; 5.194      ;
; 2.017 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[16] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.856      ; 5.114      ;
; 2.025 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[29] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.856      ; 5.122      ;
; 2.043 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[14]                                                             ; VarRegister:dataLatch|b[14] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.998      ; 5.282      ;
; 2.045 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[14]                                                             ; VarRegister:dataLatch|b[46] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.998      ; 5.284      ;
; 2.054 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[7]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.858      ; 5.153      ;
; 2.056 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[28] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.836      ; 5.133      ;
; 2.060 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[9]                                                              ; VarRegister:dataLatch|b[9]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.978      ; 5.279      ;
; 2.064 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[16] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.857      ; 5.162      ;
; 2.067 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[1]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.836      ; 5.144      ;
; 2.069 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[17] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.836      ; 5.146      ;
; 2.072 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[29] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.857      ; 5.170      ;
; 2.073 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[8]                                                              ; VarRegister:dataLatch|b[8]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.978      ; 5.292      ;
; 2.080 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[17]                                                             ; VarRegister:dataLatch|b[17] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.984      ; 5.305      ;
; 2.080 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[5]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.857      ; 5.178      ;
; 2.088 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[13]                                                             ; VarRegister:dataLatch|b[45] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.001      ; 5.330      ;
; 2.088 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                       ; VarRegister:dataLatch|b[5]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.861      ; 5.190      ;
; 2.094 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[12] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.836      ; 5.171      ;
; 2.097 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[20] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.857      ; 5.195      ;
; 2.097 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[20]                                      ; VarRegister:dataLatch|b[20] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.861      ; 5.199      ;
; 2.099 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[5]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.858      ; 5.198      ;
; 2.101 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[25] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.838      ; 5.180      ;
; 2.101 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[7]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.859      ; 5.201      ;
; 2.103 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[13] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.856      ; 5.200      ;
; 2.103 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[28] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.837      ; 5.181      ;
; 2.108 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[24] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.838      ; 5.187      ;
; 2.109 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[26] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.837      ; 5.187      ;
; 2.114 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[1]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.837      ; 5.192      ;
; 2.116 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[17] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.837      ; 5.194      ;
; 2.127 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[24] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.839      ; 5.207      ;
; 2.135 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[24]                                                             ; VarRegister:dataLatch|b[24] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.978      ; 5.354      ;
; 2.139 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[3]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.840      ; 5.220      ;
; 2.141 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[12] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.837      ; 5.219      ;
; 2.143 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[8]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.838      ; 5.222      ;
; 2.143 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[27]                                      ; VarRegister:dataLatch|b[27] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.860      ; 5.244      ;
; 2.144 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[20] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.858      ; 5.243      ;
; 2.147 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[22] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.858      ; 5.246      ;
; 2.147 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[10]                                                             ; VarRegister:dataLatch|b[10] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.965      ; 5.353      ;
; 2.148 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[22]                                                             ; VarRegister:dataLatch|b[22] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.996      ; 5.385      ;
; 2.148 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[25] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.839      ; 5.228      ;
; 2.150 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[13] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.857      ; 5.248      ;
; 2.152 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[26] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.838      ; 5.231      ;
; 2.159 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]  ; VarRegister:dataLatch|b[44] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.837      ; 5.237      ;
; 2.164 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[6]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.858      ; 5.263      ;
; 2.165 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[23]                                      ; VarRegister:dataLatch|b[23] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.861      ; 5.267      ;
; 2.166 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[12]                                                             ; VarRegister:dataLatch|b[44] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.964      ; 5.371      ;
; 2.177 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[25]                                                             ; VarRegister:dataLatch|b[25] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.941      ; 5.359      ;
; 2.185 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[9]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.838      ; 5.264      ;
; 2.185 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[30]                                      ; VarRegister:dataLatch|b[30] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.860      ; 5.286      ;
; 2.186 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[26]                                                             ; VarRegister:dataLatch|b[26] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.940      ; 5.367      ;
; 2.186 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[3]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.841      ; 5.268      ;
; 2.186 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[22] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.859      ; 5.286      ;
; 2.187 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[19]                                                             ; VarRegister:dataLatch|b[19] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.981      ; 5.409      ;
; 2.190 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[8]                                                              ; VarRegister:dataLatch|b[40] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.978      ; 5.409      ;
; 2.190 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[8]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.839      ; 5.270      ;
; 2.196 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[16]                                                             ; VarRegister:dataLatch|b[16] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.994      ; 5.431      ;
; 2.197 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[25]                                      ; VarRegister:dataLatch|b[25] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.860      ; 5.298      ;
; 2.199 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[29]                                      ; VarRegister:dataLatch|b[29] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.860      ; 5.300      ;
; 2.199 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[6]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.859      ; 5.299      ;
; 2.206 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[11]                                                             ; VarRegister:dataLatch|b[11] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.007      ; 5.454      ;
; 2.206 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                       ; VarRegister:dataLatch|b[3]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.860      ; 5.307      ;
; 2.207 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[15]                                                             ; VarRegister:dataLatch|b[15] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.981      ; 5.429      ;
; 2.208 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[15]                                                             ; VarRegister:dataLatch|b[47] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.981      ; 5.430      ;
; 2.210 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[4]                                                              ; VarRegister:dataLatch|b[36] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.979      ; 5.430      ;
; 2.212 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[2]                                                              ; VarRegister:dataLatch|b[34] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.962      ; 5.415      ;
; 2.220 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]  ; VarRegister:dataLatch|b[47] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.842      ; 5.303      ;
; 2.221 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[4]                                                              ; VarRegister:dataLatch|b[4]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.979      ; 5.441      ;
; 2.222 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; VarRegister:dataLatch|b[16] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.856      ; 5.319      ;
; 2.224 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                      ; VarRegister:dataLatch|b[12] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.860      ; 5.325      ;
; 2.228 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[9]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.839      ; 5.308      ;
; 2.230 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; VarRegister:dataLatch|b[29] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.856      ; 5.327      ;
; 2.231 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[18]                                                             ; VarRegister:dataLatch|b[18] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.972      ; 5.444      ;
; 2.231 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[19]                                      ; VarRegister:dataLatch|b[19] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.860      ; 5.332      ;
; 2.236 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[31]                                      ; VarRegister:dataLatch|b[31] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.860      ; 5.337      ;
; 2.237 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[20]                                                             ; VarRegister:dataLatch|b[20] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.998      ; 5.476      ;
; 2.243 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]  ; VarRegister:dataLatch|b[33] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.837      ; 5.321      ;
; 2.245 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[17]                                      ; VarRegister:dataLatch|b[17] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.860      ; 5.346      ;
; 2.246 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[13]                                                             ; VarRegister:dataLatch|b[13] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.001      ; 5.488      ;
; 2.247 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[16]                                      ; VarRegister:dataLatch|b[16] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.860      ; 5.348      ;
; 2.249 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                       ; VarRegister:dataLatch|b[8]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.860      ; 5.350      ;
; 2.249 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                       ; VarRegister:dataLatch|b[1]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.860      ; 5.350      ;
; 2.259 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; VarRegister:dataLatch|b[7]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.858      ; 5.358      ;
; 2.261 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; VarRegister:dataLatch|b[28] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.836      ; 5.338      ;
; 2.261 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[23] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.858      ; 5.360      ;
; 2.264 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[9]                                                              ; VarRegister:dataLatch|b[41] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.978      ; 5.483      ;
; 2.268 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[18] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.840      ; 5.349      ;
; 2.272 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; VarRegister:dataLatch|b[1]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.836      ; 5.349      ;
; 2.273 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[26]                                      ; VarRegister:dataLatch|b[26] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.860      ; 5.374      ;
; 2.274 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; VarRegister:dataLatch|b[17] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.836      ; 5.351      ;
; 2.281 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[3]                                                              ; VarRegister:dataLatch|b[35] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.976      ; 5.498      ;
; 2.281 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[24]                                      ; VarRegister:dataLatch|b[24] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.860      ; 5.382      ;
; 2.282 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[11]                                                             ; VarRegister:dataLatch|b[43] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.007      ; 5.530      ;
; 2.283 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                       ; VarRegister:dataLatch|b[4]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.861      ; 5.385      ;
; 2.284 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                      ; VarRegister:dataLatch|b[10] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.860      ; 5.385      ;
; 2.285 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[10] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.837      ; 5.363      ;
; 2.288 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                       ; VarRegister:dataLatch|b[9]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.860      ; 5.389      ;
+-------+-------------------------------------------------------------------------------------------------------------------+-----------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                   ; To Node                                                                                           ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 13.427 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[19]                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.258     ; 6.195      ;
; 13.427 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[20]                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.258     ; 6.195      ;
; 13.427 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[23]                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.261     ; 6.192      ;
; 13.442 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[16]                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.255     ; 6.183      ;
; 13.442 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[18]                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.249     ; 6.189      ;
; 13.442 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[22]                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.255     ; 6.183      ;
; 13.443 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[17]                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.265     ; 6.172      ;
; 13.444 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[21]                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.286     ; 6.150      ;
; 13.447 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[29]                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.212     ; 6.221      ;
; 13.448 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[0]                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.253     ; 6.179      ;
; 13.448 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[13]                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.241     ; 6.191      ;
; 13.460 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[20]                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.151     ; 6.278      ;
; 13.460 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[23]                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.154     ; 6.275      ;
; 13.462 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[7]                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.199     ; 6.219      ;
; 13.462 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[25]                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.199     ; 6.219      ;
; 13.462 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[26]                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.199     ; 6.219      ;
; 13.462 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[27]                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.199     ; 6.219      ;
; 13.462 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[28]                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.199     ; 6.219      ;
; 13.462 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[30]                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.199     ; 6.219      ;
; 13.463 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[1]                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.228     ; 6.189      ;
; 13.463 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[2]                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.218     ; 6.199      ;
; 13.463 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[3]                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.232     ; 6.185      ;
; 13.463 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[4]                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.218     ; 6.199      ;
; 13.463 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[5]                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.221     ; 6.196      ;
; 13.463 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[6]                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.221     ; 6.196      ;
; 13.463 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[8]                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.236     ; 6.181      ;
; 13.463 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[24]                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.236     ; 6.181      ;
; 13.463 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[9]                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.236     ; 6.181      ;
; 13.463 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[10]                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.224     ; 6.193      ;
; 13.463 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[12]                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.224     ; 6.193      ;
; 13.463 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[15]                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.236     ; 6.181      ;
; 13.463 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[31]                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.216     ; 6.201      ;
; 13.464 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[11]                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.266     ; 6.150      ;
; 13.464 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[14]                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.253     ; 6.163      ;
; 13.475 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[3]                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.140     ; 6.274      ;
; 13.475 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[22]                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.148     ; 6.266      ;
; 13.475 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_dqm[3]                                                ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.140     ; 6.274      ;
; 13.476 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_dqm[2]                                                ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.158     ; 6.255      ;
; 13.477 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[21]                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 6.233      ;
; 13.480 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[29]                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.304      ;
; 13.480 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[10]                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 6.304      ;
; 13.481 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[13]                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.134     ; 6.274      ;
; 13.481 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[9]                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.146     ; 6.262      ;
; 13.495 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[0]                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.092     ; 6.302      ;
; 13.495 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[7]                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.092     ; 6.302      ;
; 13.495 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[28]                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.092     ; 6.302      ;
; 13.495 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[30]                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.092     ; 6.302      ;
; 13.496 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[5]                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.134     ; 6.259      ;
; 13.496 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[4]                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 6.282      ;
; 13.496 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[5]                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 6.279      ;
; 13.496 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[6]                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 6.279      ;
; 13.496 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[12]                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.117     ; 6.276      ;
; 13.496 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[15]                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 6.264      ;
; 13.496 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[31]                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 6.284      ;
; 13.496 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[11]                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 6.264      ;
; 13.496 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_dqm[0]                                                ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 6.284      ;
; 13.496 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[7]                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.125     ; 6.268      ;
; 13.497 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[1]                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.233      ;
; 13.497 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[4]                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.233      ;
; 13.497 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[6]                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.140     ; 6.252      ;
; 13.497 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[14]                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.146     ; 6.246      ;
; 13.497 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[8]                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.140     ; 6.252      ;
; 13.497 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_dqm[1]                                                ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.152     ; 6.240      ;
; 13.498 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[2]                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.166     ; 6.225      ;
; 13.625 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_8                                         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.163     ; 6.071      ;
; 13.625 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_11                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.166     ; 6.068      ;
; 13.640 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_10                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.160     ; 6.059      ;
; 13.642 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_9                                         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.191     ; 6.026      ;
; 13.645 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_13                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.117     ; 6.097      ;
; 13.646 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_5                                         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.146     ; 6.067      ;
; 13.660 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_3                                         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 6.095      ;
; 13.660 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_12                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 6.095      ;
; 13.660 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_14                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 6.095      ;
; 13.661 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 6.075      ;
; 13.661 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_1                                         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.126     ; 6.072      ;
; 13.661 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_2                                         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.126     ; 6.072      ;
; 13.661 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_4                                         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 6.069      ;
; 13.661 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_7                                         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.141     ; 6.057      ;
; 13.661 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_15                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.121     ; 6.077      ;
; 13.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_6                                         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.158     ; 6.039      ;
; 13.699 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_cmd[3]                                                ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 6.086      ;
; 13.700 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_cmd[2]                                                ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.125     ; 6.064      ;
; 13.701 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_cmd[1]                                                ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.152     ; 6.036      ;
; 13.702 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_cmd[0]                                                ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.166     ; 6.021      ;
; 13.869 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[5]                           ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.116     ; 6.014      ;
; 13.869 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[6]                           ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.116     ; 6.014      ;
; 13.869 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[7]                           ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.116     ; 6.014      ;
; 13.869 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[12]                          ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.116     ; 6.014      ;
; 13.869 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[13]                          ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.116     ; 6.014      ;
; 13.869 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[14]                          ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.116     ; 6.014      ;
; 13.869 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[15]                          ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.116     ; 6.014      ;
; 13.869 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[22]                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.120     ; 6.010      ;
; 13.869 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.120     ; 6.010      ;
; 13.869 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[23]                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.120     ; 6.010      ;
; 13.869 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.120     ; 6.010      ;
; 13.870 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|count[0]                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.116     ; 6.013      ;
; 13.870 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[0]                         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.116     ; 6.013      ;
; 13.870 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[3]                         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.116     ; 6.013      ;
; 13.870 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.116     ; 6.013      ;
; 13.870 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_master_translator:bridge_0_avalon_master_translator|read_accepted ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.117     ; 6.012      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 1.868      ;
; 48.584 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 1.656      ;
; 98.048 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.890      ;
; 98.048 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.890      ;
; 98.048 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.890      ;
; 98.048 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.890      ;
; 98.048 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.890      ;
; 98.048 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.890      ;
; 98.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.868      ;
; 98.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.868      ;
; 98.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.868      ;
; 98.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.868      ;
; 98.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.868      ;
; 98.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.868      ;
; 98.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.868      ;
; 98.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.868      ;
; 98.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.868      ;
; 98.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.868      ;
; 98.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.735      ;
; 98.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.735      ;
; 98.211 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.731      ;
; 98.211 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.731      ;
; 98.211 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.731      ;
; 98.211 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.731      ;
; 98.211 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.731      ;
; 98.211 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.731      ;
; 98.211 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.731      ;
; 98.211 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.731      ;
; 98.214 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.713      ;
; 98.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.720      ;
; 98.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.720      ;
; 98.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.720      ;
; 98.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.720      ;
; 98.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.720      ;
; 98.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.720      ;
; 98.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.720      ;
; 98.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.720      ;
; 98.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.720      ;
; 98.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.720      ;
; 98.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.720      ;
; 98.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.499      ;
; 98.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.499      ;
; 98.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.499      ;
; 98.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.499      ;
; 98.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.499      ;
; 98.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.499      ;
; 98.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.499      ;
; 98.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.499      ;
; 98.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.499      ;
; 98.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.499      ;
; 98.548 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.380      ;
; 98.548 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.380      ;
; 98.548 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.380      ;
; 98.657 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.271      ;
; 98.657 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.271      ;
; 98.657 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.271      ;
; 98.657 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.271      ;
; 98.657 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.271      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.906  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.148      ;
; 0.906  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.148      ;
; 0.906  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.148      ;
; 0.906  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.148      ;
; 0.906  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.148      ;
; 1.046  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.287      ;
; 1.046  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.287      ;
; 1.046  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.287      ;
; 1.160  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.401      ;
; 1.160  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.401      ;
; 1.160  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.401      ;
; 1.160  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.401      ;
; 1.160  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.401      ;
; 1.160  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.401      ;
; 1.160  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.401      ;
; 1.160  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.401      ;
; 1.160  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.401      ;
; 1.160  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.401      ;
; 1.343  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.583      ;
; 1.346  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.588      ;
; 1.346  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.588      ;
; 1.374  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.624      ;
; 1.374  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.624      ;
; 1.374  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.624      ;
; 1.374  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.624      ;
; 1.374  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.624      ;
; 1.374  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.624      ;
; 1.374  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.624      ;
; 1.374  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.624      ;
; 1.374  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.624      ;
; 1.374  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.624      ;
; 1.374  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.624      ;
; 1.381  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.637      ;
; 1.381  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.637      ;
; 1.381  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.637      ;
; 1.381  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.637      ;
; 1.381  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.637      ;
; 1.381  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.637      ;
; 1.381  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.637      ;
; 1.381  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.637      ;
; 1.538  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.789      ;
; 1.538  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.789      ;
; 1.538  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.789      ;
; 1.538  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.789      ;
; 1.538  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.789      ;
; 1.538  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.789      ;
; 1.538  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.789      ;
; 1.538  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.789      ;
; 1.538  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.789      ;
; 1.538  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.789      ;
; 1.556  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.808      ;
; 1.556  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.808      ;
; 1.556  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.808      ;
; 1.556  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.808      ;
; 1.556  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.808      ;
; 1.556  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.808      ;
; 50.993 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.388      ; 1.572      ;
; 51.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.402      ; 1.789      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                                                                                                                      ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                                         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 5.420      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                                                                                                    ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 5.420      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[3]                                                                                                                                                                    ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 5.420      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                                                                                    ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 5.420      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_master_translator:bridge_0_avalon_master_translator|read_accepted                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 5.419      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 5.419      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 5.419      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 5.419      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 5.419      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 5.419      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][98]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 5.420      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][98]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 5.420      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][98]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 5.420      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][98]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 5.418      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][98]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 5.418      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][98]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 5.419      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 5.419      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 5.419      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 5.419      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 5.420      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][99]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 5.420      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][99]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 5.420      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][99]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 5.420      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][99]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 5.418      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][99]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 5.418      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][99]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 5.419      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 5.419      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 5.419      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[2]                                                                                                                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 5.420      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][38]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 5.420      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][38]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 5.420      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][38]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 5.420      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][38]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 5.418      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][38]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 5.418      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][38]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 5.419      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][38]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 5.419      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 5.419      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][78]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 5.420      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][71]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 5.420      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][71]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 5.420      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][71]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 5.418      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][71]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 5.418      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][71]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 5.420      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 5.419      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 5.419      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 5.419      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 5.418      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 5.418      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 5.418      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                                                                                                                                           ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 5.419      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 5.419      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 5.419      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                          ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 5.420      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[2]                                                                                                                                                                    ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 5.420      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[0]                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 5.420      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[3]                                                                                                                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 5.418      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.017      ; 5.367      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[4]                                                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 5.423      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[5]                                                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 5.421      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[6]                                                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 5.421      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[7]                                                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 5.421      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[12]                                                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 5.421      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[13]                                                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 5.421      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[14]                                                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 5.421      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[15]                                                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 5.421      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[20]                                                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 5.423      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[21]                                                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 5.423      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[22]                                                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 5.423      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[23]                                                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 5.423      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[28]                                                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 5.423      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[29]                                                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 5.423      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[30]                                                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 5.423      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[31]                                                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 5.423      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[22]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 5.417      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 5.417      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[23]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 5.417      ;
; 5.179 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 5.417      ;
; 5.180 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 5.386      ;
; 5.180 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 5.386      ;
; 5.180 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 5.416      ;
; 5.180 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[16]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 5.416      ;
; 5.180 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[20]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 5.417      ;
; 5.180 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 5.417      ;
; 5.180 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[21]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 5.417      ;
; 5.180 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 5.417      ;
; 5.180 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 5.397      ;
; 5.180 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[26]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 5.397      ;
; 5.180 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 5.397      ;
; 5.180 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[27]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 5.397      ;
; 5.180 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 5.416      ;
; 5.180 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[29]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 5.416      ;
; 5.180 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 5.401      ;
; 5.180 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[30]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 5.401      ;
; 5.180 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 5.401      ;
; 5.180 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[31]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 5.401      ;
; 5.181 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write1                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 5.386      ;
; 5.181 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write2                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 5.386      ;
; 5.181 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                                                         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 5.386      ;
; 5.181 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 5.386      ;
; 5.181 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 5.386      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                   ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                               ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------+
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[12]                                                          ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[17]                                                          ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[18]                                                          ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[19]                                                          ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[1]                                                           ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[20]                                                          ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[21]                                                          ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[24]                                                          ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[25]                                                          ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[28]                                                          ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[2]                                                           ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[33]                                                          ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[34]                                                          ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[35]                                                          ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[36]                                                          ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[37]                                                          ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[3]                                                           ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[40]                                                          ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[41]                                                          ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[44]                                                          ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[4]                                                           ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[5]                                                           ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[8]                                                           ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[9]                                                           ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[0]                                                           ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[10]                                                          ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[11]                                                          ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[13]                                                          ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[14]                                                          ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[15]                                                          ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[16]                                                          ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[22]                                                          ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[23]                                                          ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[26]                                                          ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[27]                                                          ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[29]                                                          ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[30]                                                          ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[31]                                                          ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[32]                                                          ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[38]                                                          ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[39]                                                          ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[42]                                                          ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[43]                                                          ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[45]                                                          ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[46]                                                          ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[47]                                                          ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[6]                                                           ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[7]                                                           ;
; 9.799 ; 9.799        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]           ;
; 9.799 ; 9.799        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[1]           ;
; 9.799 ; 9.799        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|observablevcoout ;
; 9.828 ; 9.828        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                     ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                                       ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                                         ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[0]|clk                                                                   ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[12]|clk                                                                  ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[13]|clk                                                                  ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[16]|clk                                                                  ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[17]|clk                                                                  ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[18]|clk                                                                  ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[19]|clk                                                                  ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[1]|clk                                                                   ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[20]|clk                                                                  ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[21]|clk                                                                  ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[24]|clk                                                                  ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[25]|clk                                                                  ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[28]|clk                                                                  ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[29]|clk                                                                  ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[2]|clk                                                                   ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[32]|clk                                                                  ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[33]|clk                                                                  ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[34]|clk                                                                  ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[35]|clk                                                                  ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[36]|clk                                                                  ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[37]|clk                                                                  ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[3]|clk                                                                   ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[40]|clk                                                                  ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[41]|clk                                                                  ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[44]|clk                                                                  ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[45]|clk                                                                  ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[4]|clk                                                                   ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[5]|clk                                                                   ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[8]|clk                                                                   ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[9]|clk                                                                   ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[10]|clk                                                                  ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[11]|clk                                                                  ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[14]|clk                                                                  ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[15]|clk                                                                  ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[22]|clk                                                                  ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[23]|clk                                                                  ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[26]|clk                                                                  ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[27]|clk                                                                  ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[30]|clk                                                                  ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[31]|clk                                                                  ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[38]|clk                                                                  ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[39]|clk                                                                  ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[42]|clk                                                                  ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[43]|clk                                                                  ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[46]|clk                                                                  ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[47]|clk                                                                  ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                      ; Clock Edge ; Target                                                                                                                                                                            ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                  ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.000                                                                                                                             ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.001                                                                                                                             ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|rd_valid[1]                                                                                                                             ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|rd_valid[2]                                                                                                                             ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_counter[0]                                                                                                                      ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_counter[10]                                                                                                                     ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_counter[11]                                                                                                                     ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_counter[12]                                                                                                                     ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_counter[1]                                                                                                                      ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_counter[2]                                                                                                                      ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_counter[3]                                                                                                                      ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_counter[4]                                                                                                                      ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_counter[5]                                                                                                                      ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_counter[6]                                                                                                                      ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_counter[7]                                                                                                                      ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_counter[8]                                                                                                                      ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_counter[9]                                                                                                                      ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[4]                                                                                                        ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[5]                                                                                                        ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[6]                                                                                                        ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[7]                                                                                                        ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[8]                                                                                                        ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[1]                                                                                                                          ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[4]                                                                                                                          ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[5]                                                                                                                          ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[14]                                                                                                                         ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[15]                                                                                                                         ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[20]                                                                                                                         ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[21]                                                                                                                         ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[22]                                                                                                                         ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[29]                                                                                                                         ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[4]                                                                                                                          ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_dqm[0]                                                                                                                           ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_dqm[1]                                                                                                                           ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_dqm[2]                                                                                                                           ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_dqm[3]                                                                                                                           ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[14]~_Duplicate_1                                                                                                                 ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[15]~_Duplicate_1                                                                                                                 ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[20]~_Duplicate_1                                                                                                                 ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[21]~_Duplicate_1                                                                                                                 ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[22]~_Duplicate_1                                                                                                                 ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[29]~_Duplicate_1                                                                                                                 ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[4]~_Duplicate_1                                                                                                                  ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[37]                                                   ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[38]                                                   ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[39]                                                   ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[40]                                                   ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[41]                                                   ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[42]                                                   ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[12]                                                   ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[13]                                                   ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[14]                                                   ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[15]                                                   ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[20]                                                   ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[21]                                                   ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[37]                                                   ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[38]                                                   ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[40]                                                   ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[41]                                                   ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[4]                                                    ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[5]                                                    ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[6]                                                    ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[7]                                                    ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address                                                    ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]                                                                  ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                  ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                                                  ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][38]                                                                  ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                  ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                  ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]                                                                  ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][38]                                                                  ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][98]                                                                  ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][99]                                                                  ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][38]                                                                  ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][71]                                                                  ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][98]                                                                  ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][99]                                                                  ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][38]                                                                  ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][71]                                                                  ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][98]                                                                  ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][99]                                                                  ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][38]                                                                  ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][71]                                                                  ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][98]                                                                  ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][99]                                                                  ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][38]                                                                  ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][71]                                                                  ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][98]                                                                  ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][99]                                                                  ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                 ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                 ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                                                 ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                 ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                                                 ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                                                 ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0] ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1] ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; 49.477 ; 49.695       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tdo~reg0        ;
; 49.478 ; 49.696       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[0]        ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[1]        ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[2]        ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[3]        ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[4]        ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[5]        ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[6]        ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[7]        ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[8]        ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[9]        ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|state           ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write           ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled   ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_valid     ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                          ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                          ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                          ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                          ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                               ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                               ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                               ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                               ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                              ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                              ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                              ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                              ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                              ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                              ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                              ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                              ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                              ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                              ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                              ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                              ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                              ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                           ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                           ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                           ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                           ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                           ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                          ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                     ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                        ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                        ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                        ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                        ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                             ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                             ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                             ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                               ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                               ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                               ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                               ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                 ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                 ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                 ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                 ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                 ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                            ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                               ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                        ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                        ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                        ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                        ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                          ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                          ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                          ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                          ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                     ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                     ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                     ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                     ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                     ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                         ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                         ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                         ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                         ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                         ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                         ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                          ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                          ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                          ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                          ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                          ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                           ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                            ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+
; SW[*]               ; CLOCK_50            ; 12.388 ; 13.001 ; Rise       ; CLOCK_50                                                                   ;
;  SW[12]             ; CLOCK_50            ; 12.388 ; 13.001 ; Rise       ; CLOCK_50                                                                   ;
;  SW[13]             ; CLOCK_50            ; 12.273 ; 12.506 ; Rise       ; CLOCK_50                                                                   ;
; altera_reserved_tdi ; altera_reserved_tck ; 3.596  ; 3.763  ; Rise       ; altera_reserved_tck                                                        ;
; altera_reserved_tms ; altera_reserved_tck ; 9.805  ; 9.982  ; Rise       ; altera_reserved_tck                                                        ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.246  ; 1.417  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.198  ; 1.369  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.193  ; 1.364  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.183  ; 1.354  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.207  ; 1.378  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.173  ; 1.344  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.196  ; 1.367  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.206  ; 1.377  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.164  ; 1.335  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.191  ; 1.362  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.201  ; 1.372  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.219  ; 1.390  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.221  ; 1.392  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.199  ; 1.370  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.246  ; 1.417  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.228  ; 1.399  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.221  ; 1.392  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.169  ; 1.340  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.179  ; 1.350  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.183  ; 1.354  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.192  ; 1.363  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.182  ; 1.353  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.210  ; 1.381  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.179  ; 1.350  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.165  ; 1.336  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.161  ; 1.332  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.124  ; 1.295  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.154  ; 1.325  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.154  ; 1.325  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.134  ; 1.305  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.147  ; 1.318  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.164  ; 1.335  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.191  ; 1.362  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SW[*]               ; CLOCK_50            ; 11.680 ; 12.049 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[12]             ; CLOCK_50            ; 11.680 ; 12.049 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[13]             ; CLOCK_50            ; 11.321 ; 11.798 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                              ;
+---------------------+---------------------+---------+---------+------------+----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                                            ;
+---------------------+---------------------+---------+---------+------------+----------------------------------------------------------------------------+
; SW[*]               ; CLOCK_50            ; -10.111 ; -10.424 ; Rise       ; CLOCK_50                                                                   ;
;  SW[12]             ; CLOCK_50            ; -10.307 ; -10.770 ; Rise       ; CLOCK_50                                                                   ;
;  SW[13]             ; CLOCK_50            ; -10.111 ; -10.424 ; Rise       ; CLOCK_50                                                                   ;
; altera_reserved_tdi ; altera_reserved_tck ; -0.409  ; -0.584  ; Rise       ; altera_reserved_tck                                                        ;
; altera_reserved_tms ; altera_reserved_tck ; -3.956  ; -4.247  ; Rise       ; altera_reserved_tck                                                        ;
; DRAM_DQ[*]          ; CLOCK_50            ; -0.554  ; -0.725  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.631  ; -0.802  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.624  ; -0.795  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.615  ; -0.786  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.638  ; -0.809  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.605  ; -0.776  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.628  ; -0.799  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.638  ; -0.809  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.595  ; -0.766  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.623  ; -0.794  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.633  ; -0.804  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.651  ; -0.822  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.654  ; -0.825  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.631  ; -0.802  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.678  ; -0.849  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.661  ; -0.832  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.653  ; -0.824  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.601  ; -0.772  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.611  ; -0.782  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.615  ; -0.786  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.624  ; -0.795  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.614  ; -0.785  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.644  ; -0.815  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.611  ; -0.782  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.598  ; -0.769  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.593  ; -0.764  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.554  ; -0.725  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.584  ; -0.755  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.584  ; -0.755  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.565  ; -0.736  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.578  ; -0.749  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.595  ; -0.766  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.622  ; -0.793  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SW[*]               ; CLOCK_50            ; -6.503  ; -6.751  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[12]             ; CLOCK_50            ; -6.637  ; -7.167  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[13]             ; CLOCK_50            ; -6.503  ; -6.751  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+---------+---------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                 ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                            ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+
; LEDR[*]             ; CLOCK_50            ; 13.602 ; 13.382 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[0]            ; CLOCK_50            ; 8.646  ; 8.644  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[1]            ; CLOCK_50            ; 9.265  ; 9.259  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[2]            ; CLOCK_50            ; 11.173 ; 10.992 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[3]            ; CLOCK_50            ; 12.109 ; 11.960 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[4]            ; CLOCK_50            ; 9.514  ; 9.451  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[5]            ; CLOCK_50            ; 11.296 ; 11.122 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[6]            ; CLOCK_50            ; 9.626  ; 9.529  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[7]            ; CLOCK_50            ; 11.324 ; 10.856 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[8]            ; CLOCK_50            ; 11.306 ; 11.049 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[9]            ; CLOCK_50            ; 13.602 ; 13.382 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[10]           ; CLOCK_50            ; 9.937  ; 9.884  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[11]           ; CLOCK_50            ; 10.354 ; 10.196 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[12]           ; CLOCK_50            ; 11.346 ; 10.943 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[13]           ; CLOCK_50            ; 8.298  ; 8.223  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[14]           ; CLOCK_50            ; 11.060 ; 10.658 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[15]           ; CLOCK_50            ; 9.638  ; 9.679  ; Rise       ; CLOCK_50                                                                   ;
; altera_reserved_tdo ; altera_reserved_tck ; 15.297 ; 15.789 ; Fall       ; altera_reserved_tck                                                        ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.973  ; 2.864  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 2.961  ; 2.852  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.892  ; 2.783  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.792  ; 2.714  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 2.973  ; 2.864  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.902  ; 2.793  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.918  ; 2.809  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.829  ; 2.751  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.855  ; 2.777  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.922  ; 2.813  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.915  ; 2.806  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.865  ; 2.787  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 2.943  ; 2.834  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.909  ; 2.800  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 2.969  ; 2.860  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 6.374  ; 6.581  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 6.374  ; 6.581  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 5.487  ; 5.674  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 5.116  ; 5.274  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 5.484  ; 5.650  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.971  ; 2.862  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 2.988  ; 2.879  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 2.998  ; 2.889  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.001  ; 2.892  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 5.441  ; 5.626  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 5.451  ; 5.636  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 5.185  ; 5.348  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 5.807  ; 5.984  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.985  ; 2.876  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 2.998  ; 2.889  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.862  ; 2.784  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 2.983  ; 2.874  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 5.213  ; 5.334  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 5.531  ; 5.666  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 5.575  ; 5.692  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 5.530  ; 5.665  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 2.942  ; 2.833  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 2.912  ; 2.803  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 2.945  ; 2.836  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 2.918  ; 2.809  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 5.411  ; 5.596  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 5.769  ; 5.900  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 5.799  ; 5.930  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 5.799  ; 5.930  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 2.971  ; 2.862  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 2.958  ; 2.849  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 3.001  ; 2.892  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 2.994  ; 2.885  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 2.984  ; 2.875  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 2.984  ; 2.875  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 2.919  ; 2.810  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 2.945  ; 2.836  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 2.840  ; 2.762  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.928  ; 2.819  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 2.905  ; 2.796  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.277 ;        ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.352 ; Fall       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                         ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                            ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+
; LEDR[*]             ; CLOCK_50            ; 7.646  ; 7.543  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[0]            ; CLOCK_50            ; 7.984  ; 7.951  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[1]            ; CLOCK_50            ; 8.573  ; 8.536  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[2]            ; CLOCK_50            ; 10.372 ; 10.203 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[3]            ; CLOCK_50            ; 10.782 ; 10.557 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[4]            ; CLOCK_50            ; 8.558  ; 8.429  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[5]            ; CLOCK_50            ; 9.078  ; 8.910  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[6]            ; CLOCK_50            ; 8.340  ; 8.237  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[7]            ; CLOCK_50            ; 10.516 ; 10.071 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[8]            ; CLOCK_50            ; 10.275 ; 9.974  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[9]            ; CLOCK_50            ; 12.787 ; 12.547 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[10]           ; CLOCK_50            ; 8.708  ; 8.567  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[11]           ; CLOCK_50            ; 9.365  ; 9.164  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[12]           ; CLOCK_50            ; 10.572 ; 10.156 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[13]           ; CLOCK_50            ; 7.646  ; 7.543  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[14]           ; CLOCK_50            ; 9.887  ; 9.534  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[15]           ; CLOCK_50            ; 8.981  ; 8.991  ; Rise       ; CLOCK_50                                                                   ;
; altera_reserved_tdo ; altera_reserved_tck ; 12.849 ; 13.340 ; Fall       ; altera_reserved_tck                                                        ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.364  ; 2.285  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 2.531  ; 2.421  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.464  ; 2.354  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.364  ; 2.285  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 2.544  ; 2.434  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.474  ; 2.364  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.489  ; 2.379  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.400  ; 2.321  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.425  ; 2.346  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.493  ; 2.383  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.487  ; 2.377  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.435  ; 2.356  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 2.514  ; 2.404  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.481  ; 2.371  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 2.539  ; 2.429  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 2.434  ; 2.355  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 5.711  ; 5.914  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 4.860  ; 5.044  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 4.504  ; 4.659  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 4.857  ; 5.021  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.542  ; 2.432  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 2.559  ; 2.449  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 2.569  ; 2.459  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.571  ; 2.461  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 4.815  ; 4.997  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 4.825  ; 5.007  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 4.571  ; 4.732  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 5.166  ; 5.341  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.556  ; 2.446  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 2.569  ; 2.459  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.434  ; 2.355  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 2.554  ; 2.444  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 4.596  ; 4.716  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 4.900  ; 5.035  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 4.944  ; 5.060  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 4.900  ; 5.035  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 2.513  ; 2.403  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 2.485  ; 2.375  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 2.516  ; 2.406  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 2.490  ; 2.380  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 4.785  ; 4.967  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 5.128  ; 5.259  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 5.158  ; 5.289  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 5.158  ; 5.289  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 2.541  ; 2.431  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 2.528  ; 2.418  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 2.571  ; 2.461  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 2.564  ; 2.454  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 2.411  ; 2.332  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 2.554  ; 2.444  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 2.491  ; 2.381  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 2.516  ; 2.406  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 2.411  ; 2.332  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.498  ; 2.388  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 2.477  ; 2.367  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.702 ;        ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.778 ; Fall       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; KEY[1]     ; LEDG[0]     ; 10.980 ; 11.901 ; 12.174 ; 11.398 ;
; KEY[1]     ; LEDG[1]     ;        ; 14.493 ; 14.392 ;        ;
; KEY[1]     ; LEDG[2]     ; 12.173 ; 12.924 ; 12.958 ; 12.859 ;
; KEY[2]     ; LEDG[0]     ;        ; 11.733 ; 12.033 ;        ;
; KEY[2]     ; LEDG[1]     ;        ; 14.325 ; 14.251 ;        ;
; KEY[2]     ; LEDG[2]     ; 12.214 ; 12.756 ; 12.817 ; 12.874 ;
; KEY[3]     ; LEDG[0]     ; 10.863 ;        ;        ; 11.362 ;
; KEY[3]     ; LEDG[1]     ; 13.081 ; 13.018 ; 12.983 ; 13.954 ;
; KEY[3]     ; LEDG[2]     ;        ; 12.032 ; 12.098 ;        ;
; SW[8]      ; LEDR[0]     ; 10.902 ; 11.202 ; 11.671 ; 11.305 ;
; SW[8]      ; LEDR[1]     ; 11.741 ; 12.043 ; 12.457 ; 12.087 ;
; SW[8]      ; LEDR[2]     ; 14.222 ; 14.046 ; 14.630 ; 14.449 ;
; SW[8]      ; LEDR[3]     ; 14.662 ; 14.451 ; 15.031 ; 14.815 ;
; SW[8]      ; LEDR[4]     ; 12.053 ; 11.924 ; 12.461 ; 12.413 ;
; SW[8]      ; LEDR[5]     ; 12.367 ; 12.188 ; 12.792 ; 12.618 ;
; SW[8]      ; LEDR[6]     ; 11.929 ; 11.832 ; 12.325 ; 12.246 ;
; SW[8]      ; LEDR[7]     ; 13.866 ; 13.403 ; 14.324 ; 13.856 ;
; SW[8]      ; LEDR[8]     ; 13.543 ; 13.600 ; 14.301 ; 13.607 ;
; SW[8]      ; LEDR[9]     ; 16.113 ; 16.220 ; 16.849 ; 16.240 ;
; SW[8]      ; LEDR[10]    ; 11.874 ; 12.400 ; 12.901 ; 12.118 ;
; SW[8]      ; LEDR[11]    ; 12.564 ; 12.718 ; 13.322 ; 12.746 ;
; SW[8]      ; LEDR[12]    ; 13.824 ; 13.730 ; 14.540 ; 13.775 ;
; SW[8]      ; LEDR[13]    ; 10.549 ; 10.800 ; 11.338 ; 10.878 ;
; SW[8]      ; LEDR[14]    ; 13.130 ; 13.124 ; 13.868 ; 13.142 ;
; SW[8]      ; LEDR[15]    ; 12.136 ; 12.492 ; 12.854 ; 12.523 ;
; SW[9]      ; LEDR[0]     ; 11.197 ; 11.214 ; 11.636 ; 11.548 ;
; SW[9]      ; LEDR[1]     ; 12.359 ; 12.363 ; 12.761 ; 12.670 ;
; SW[9]      ; LEDR[2]     ; 14.228 ; 14.052 ; 14.633 ; 14.452 ;
; SW[9]      ; LEDR[3]     ; 14.929 ; 14.767 ; 15.333 ; 15.079 ;
; SW[9]      ; LEDR[4]     ; 12.047 ; 11.927 ; 12.440 ; 12.392 ;
; SW[9]      ; LEDR[5]     ; 12.053 ; 11.879 ; 12.467 ; 12.293 ;
; SW[9]      ; LEDR[6]     ; 12.054 ; 11.973 ; 12.414 ; 12.335 ;
; SW[9]      ; LEDR[7]     ; 13.810 ; 13.347 ; 14.257 ; 13.789 ;
; SW[9]      ; LEDR[8]     ; 13.930 ; 13.601 ; 14.295 ; 13.961 ;
; SW[9]      ; LEDR[9]     ; 16.770 ; 16.485 ; 17.081 ; 16.853 ;
; SW[9]      ; LEDR[10]    ; 12.212 ; 12.090 ; 12.602 ; 12.475 ;
; SW[9]      ; LEDR[11]    ; 12.627 ; 12.928 ; 13.431 ; 12.787 ;
; SW[9]      ; LEDR[12]    ; 14.442 ; 14.050 ; 14.844 ; 14.357 ;
; SW[9]      ; LEDR[13]    ; 10.884 ; 10.743 ; 11.243 ; 11.158 ;
; SW[9]      ; LEDR[14]    ; 13.487 ; 13.086 ; 13.828 ; 13.484 ;
; SW[9]      ; LEDR[15]    ; 12.454 ; 12.505 ; 12.874 ; 12.830 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; KEY[1]     ; LEDG[0]     ; 10.502 ; 11.439 ; 11.681 ; 10.920 ;
; KEY[1]     ; LEDG[1]     ;        ; 13.381 ; 13.315 ;        ;
; KEY[1]     ; LEDG[2]     ; 11.715 ; 12.074 ; 12.135 ; 12.375 ;
; KEY[2]     ; LEDG[0]     ;        ; 11.276 ; 11.546 ;        ;
; KEY[2]     ; LEDG[1]     ;        ; 13.218 ; 13.180 ;        ;
; KEY[2]     ; LEDG[2]     ; 11.732 ; 12.274 ; 12.332 ; 12.372 ;
; KEY[3]     ; LEDG[0]     ; 10.452 ;        ;        ; 10.933 ;
; KEY[3]     ; LEDG[1]     ; 12.583 ; 12.523 ; 12.491 ; 13.423 ;
; KEY[3]     ; LEDG[2]     ;        ; 11.579 ; 11.643 ;        ;
; SW[8]      ; LEDR[0]     ; 10.495 ; 10.742 ; 11.201 ; 10.883 ;
; SW[8]      ; LEDR[1]     ; 11.298 ; 11.545 ; 11.950 ; 11.632 ;
; SW[8]      ; LEDR[2]     ; 13.621 ; 13.451 ; 14.001 ; 13.831 ;
; SW[8]      ; LEDR[3]     ; 13.526 ; 13.300 ; 13.882 ; 13.651 ;
; SW[8]      ; LEDR[4]     ; 11.474 ; 11.383 ; 11.900 ; 11.809 ;
; SW[8]      ; LEDR[5]     ; 11.528 ; 11.359 ; 11.916 ; 11.784 ;
; SW[8]      ; LEDR[6]     ; 11.302 ; 11.298 ; 11.791 ; 11.627 ;
; SW[8]      ; LEDR[7]     ; 13.014 ; 12.564 ; 13.392 ; 12.984 ;
; SW[8]      ; LEDR[8]     ; 13.027 ; 13.016 ; 13.681 ; 13.091 ;
; SW[8]      ; LEDR[9]     ; 15.543 ; 15.585 ; 16.188 ; 15.668 ;
; SW[8]      ; LEDR[10]    ; 11.426 ; 11.775 ; 12.278 ; 11.662 ;
; SW[8]      ; LEDR[11]    ; 12.088 ; 12.167 ; 12.750 ; 12.265 ;
; SW[8]      ; LEDR[12]    ; 13.298 ; 13.166 ; 13.952 ; 13.253 ;
; SW[8]      ; LEDR[13]    ; 10.153 ; 10.330 ; 10.857 ; 10.471 ;
; SW[8]      ; LEDR[14]    ; 12.632 ; 12.564 ; 13.280 ; 12.645 ;
; SW[8]      ; LEDR[15]    ; 11.725 ; 12.026 ; 12.380 ; 12.100 ;
; SW[9]      ; LEDR[0]     ; 10.780 ; 10.510 ; 10.910 ; 11.118 ;
; SW[9]      ; LEDR[1]     ; 11.893 ; 11.616 ; 11.982 ; 12.192 ;
; SW[9]      ; LEDR[2]     ; 13.354 ; 13.184 ; 13.684 ; 13.551 ;
; SW[9]      ; LEDR[3]     ; 14.235 ; 14.048 ; 14.607 ; 14.403 ;
; SW[9]      ; LEDR[4]     ; 10.760 ; 10.630 ; 11.160 ; 11.025 ;
; SW[9]      ; LEDR[5]     ; 11.589 ; 11.415 ; 11.984 ; 11.810 ;
; SW[9]      ; LEDR[6]     ; 10.753 ; 10.730 ; 11.210 ; 11.039 ;
; SW[9]      ; LEDR[7]     ; 13.231 ; 12.785 ; 13.644 ; 13.198 ;
; SW[9]      ; LEDR[8]     ; 13.400 ; 13.082 ; 13.699 ; 13.430 ;
; SW[9]      ; LEDR[9]     ; 16.175 ; 15.658 ; 16.215 ; 16.256 ;
; SW[9]      ; LEDR[10]    ; 11.684 ; 11.037 ; 11.555 ; 11.917 ;
; SW[9]      ; LEDR[11]    ; 12.151 ; 11.933 ; 12.526 ; 12.303 ;
; SW[9]      ; LEDR[12]    ; 13.894 ; 13.238 ; 13.982 ; 13.813 ;
; SW[9]      ; LEDR[13]    ; 10.477 ; 10.098 ; 10.567 ; 10.740 ;
; SW[9]      ; LEDR[14]    ; 12.976 ; 12.343 ; 13.042 ; 12.973 ;
; SW[9]      ; LEDR[15]    ; 12.031 ; 11.800 ; 12.136 ; 12.395 ;
+------------+-------------+--------+--------+--------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                 ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                            ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.726 ; 2.596 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.854 ; 2.689 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.851 ; 2.686 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.851 ; 2.686 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.874 ; 2.709 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.848 ; 2.683 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.831 ; 2.666 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.726 ; 2.596 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.836 ; 2.671 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.835 ; 2.670 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.805 ; 2.640 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.838 ; 2.673 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.831 ; 2.666 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.874 ; 2.709 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.861 ; 2.696 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.874 ; 2.709 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.857 ; 2.692 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                         ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                            ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.301 ; 2.171 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.428 ; 2.263 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.425 ; 2.260 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.425 ; 2.260 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.447 ; 2.282 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.422 ; 2.257 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.405 ; 2.240 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.301 ; 2.171 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.410 ; 2.245 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.409 ; 2.244 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.381 ; 2.216 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.412 ; 2.247 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.406 ; 2.241 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.447 ; 2.282 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.434 ; 2.269 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.447 ; 2.282 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.430 ; 2.265 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                        ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                            ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.663     ; 2.793     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.756     ; 2.921     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.753     ; 2.918     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.753     ; 2.918     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.776     ; 2.941     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.750     ; 2.915     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.733     ; 2.898     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.663     ; 2.793     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.738     ; 2.903     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.737     ; 2.902     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.707     ; 2.872     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.740     ; 2.905     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.733     ; 2.898     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.776     ; 2.941     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.763     ; 2.928     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.776     ; 2.941     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.759     ; 2.924     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                            ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.235     ; 2.365     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.327     ; 2.492     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.324     ; 2.489     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.324     ; 2.489     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.346     ; 2.511     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.321     ; 2.486     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.304     ; 2.469     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.235     ; 2.365     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.309     ; 2.474     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.308     ; 2.473     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.280     ; 2.445     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.311     ; 2.476     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.305     ; 2.470     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.346     ; 2.511     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.333     ; 2.498     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.346     ; 2.511     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.329     ; 2.494     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                  ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 14.172 ; 0.000         ;
; CLOCK_50                                                                   ; 16.796 ; 0.000         ;
; altera_reserved_tck                                                        ; 48.960 ; 0.000         ;
+----------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                  ;
+----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                      ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------+-------+---------------+
; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.181 ; 0.000         ;
; altera_reserved_tck                                                        ; 0.183 ; 0.000         ;
; CLOCK_50                                                                   ; 0.791 ; 0.000         ;
+----------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                               ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 16.219 ; 0.000         ;
; altera_reserved_tck                                                        ; 49.385 ; 0.000         ;
+----------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                               ;
+----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                      ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                        ; 0.490 ; 0.000         ;
; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 2.939 ; 0.000         ;
+----------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                    ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                   ; 9.266  ; 0.000         ;
; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 9.753  ; 0.000         ;
; CLOCK2_50                                                                  ; 16.000 ; 0.000         ;
; CLOCK3_50                                                                  ; 16.000 ; 0.000         ;
; altera_reserved_tck                                                        ; 49.302 ; 0.000         ;
+----------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                    ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 14.172 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000001000                                                                     ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_dqm[2]         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 5.668      ;
; 14.264 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000000010                                                                     ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_dqm[2]         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 5.577      ;
; 14.431 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000001000                                                                     ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_dqm[3]         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 5.428      ;
; 14.467 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000010000                                                                     ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_dqm[2]         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 5.373      ;
; 14.523 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000000010                                                                     ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_dqm[3]         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 5.337      ;
; 14.726 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000010000                                                                     ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_dqm[3]         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 5.133      ;
; 15.038 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000001000                                                                     ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_dqm[0]         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 4.842      ;
; 15.130 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000000010                                                                     ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_dqm[0]         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 4.751      ;
; 15.333 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000010000                                                                     ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_dqm[0]         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 4.547      ;
; 15.340 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_1  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.069     ; 4.519      ;
; 15.340 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_2  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.069     ; 4.519      ;
; 15.343 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_1  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 4.513      ;
; 15.343 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_2  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 4.513      ;
; 15.360 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 4.501      ;
; 15.363 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 4.495      ;
; 15.371 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_15 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 4.492      ;
; 15.374 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_15 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 4.486      ;
; 15.415 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_3  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 4.460      ;
; 15.415 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_12 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 4.460      ;
; 15.415 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_14 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 4.460      ;
; 15.418 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_3  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 4.454      ;
; 15.418 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_12 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 4.454      ;
; 15.418 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_14 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 4.454      ;
; 15.492 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000001000                                                                     ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[9]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 4.353      ;
; 15.500 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_13 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 4.367      ;
; 15.503 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_13 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 4.361      ;
; 15.504 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000001000                                                                     ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[8]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 4.346      ;
; 15.552 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_4  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.303      ;
; 15.552 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_6  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 4.276      ;
; 15.555 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_4  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 4.297      ;
; 15.555 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_6  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 4.270      ;
; 15.571 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_10 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 4.264      ;
; 15.572 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[1]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_1  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.283      ;
; 15.572 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[1]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_2  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.283      ;
; 15.574 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_11 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 4.254      ;
; 15.576 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000000010                                                                     ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[9]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 4.270      ;
; 15.577 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_7  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 4.265      ;
; 15.578 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[0]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_1  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 4.276      ;
; 15.578 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[0]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_2  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 4.276      ;
; 15.580 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_7  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 4.259      ;
; 15.588 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000000010                                                                     ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[8]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 4.263      ;
; 15.592 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[1]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 4.265      ;
; 15.598 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[0]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 4.258      ;
; 15.603 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[1]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_15 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.069     ; 4.256      ;
; 15.604 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_10 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 4.258      ;
; 15.607 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_11 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.248      ;
; 15.609 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[0]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_15 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 4.249      ;
; 15.637 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000001000                                                                     ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[10]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 4.247      ;
; 15.647 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[1]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_3  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 4.224      ;
; 15.647 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[1]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_12 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 4.224      ;
; 15.647 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[1]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_14 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 4.224      ;
; 15.653 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[0]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_3  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 4.217      ;
; 15.653 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[0]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_12 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 4.217      ;
; 15.653 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[0]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_14 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 4.217      ;
; 15.708 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000001000                                                                     ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[11]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.151      ;
; 15.721 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000000010                                                                     ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[10]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 4.164      ;
; 15.730 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_5  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 4.108      ;
; 15.732 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[1]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_13 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 4.131      ;
; 15.733 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_5  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 4.102      ;
; 15.738 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[0]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_13 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 4.124      ;
; 15.754 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000010000                                                                     ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[9]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 4.091      ;
; 15.755 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_8  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 4.077      ;
; 15.766 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000010000                                                                     ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[8]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 4.084      ;
; 15.784 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[1]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_4  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 4.067      ;
; 15.784 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[1]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_6  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 4.040      ;
; 15.788 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_8  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.069     ; 4.071      ;
; 15.790 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[0]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_4  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 4.060      ;
; 15.790 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[0]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_6  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 4.033      ;
; 15.792 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000000010                                                                     ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[11]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 4.068      ;
; 15.803 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[1]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_10 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 4.028      ;
; 15.806 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[1]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_11 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 4.018      ;
; 15.809 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[1]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_7  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 4.029      ;
; 15.815 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[0]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_7  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 4.022      ;
; 15.820 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_1  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.035      ;
; 15.820 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_2  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 4.035      ;
; 15.839 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[0]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_10 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 4.021      ;
; 15.840 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 4.017      ;
; 15.842 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[0]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_11 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 4.011      ;
; 15.845 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_cs_n                                                                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_1  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 4.012      ;
; 15.845 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_cs_n                                                                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_2  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 4.012      ;
; 15.851 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_15 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.069     ; 4.008      ;
; 15.865 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_cs_n                                                                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.069     ; 3.994      ;
; 15.870 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000001000                                                                     ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_dqm[1]         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 3.968      ;
; 15.876 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_cs_n                                                                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_15 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 3.985      ;
; 15.895 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_3  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 3.976      ;
; 15.895 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_12 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 3.976      ;
; 15.895 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_14 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 3.976      ;
; 15.899 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000010000                                                                     ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[10]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.985      ;
; 15.920 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_cs_n                                                                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_3  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 3.953      ;
; 15.920 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_cs_n                                                                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_12 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 3.953      ;
; 15.920 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_cs_n                                                                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_14 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 3.953      ;
; 15.960 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_addr[11]                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[9]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 3.887      ;
; 15.962 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[1]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_5  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 3.872      ;
; 15.962 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000000010                                                                     ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_dqm[1]         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 3.877      ;
; 15.968 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[0]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_5  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 3.865      ;
; 15.970 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000010000                                                                     ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[11]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.889      ;
; 15.972 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_addr[11]                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[8]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 3.880      ;
; 15.980 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_13 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 3.883      ;
; 15.987 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[1]  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_8  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 3.841      ;
; 16.005 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_cs_n                                                                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_13 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 3.860      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                         ; To Node                     ; Launch Clock                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 16.796 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[32] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.481      ; 4.592      ;
; 16.796 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[0]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.481      ; 4.592      ;
; 16.796 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[16] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.481      ; 4.592      ;
; 16.796 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[45] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.481      ; 4.592      ;
; 16.796 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[13] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.481      ; 4.592      ;
; 16.796 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[29] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.481      ; 4.592      ;
; 16.807 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[32] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.479      ; 4.579      ;
; 16.807 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[0]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.479      ; 4.579      ;
; 16.807 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[16] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.479      ; 4.579      ;
; 16.807 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[45] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.479      ; 4.579      ;
; 16.807 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[13] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.479      ; 4.579      ;
; 16.807 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[29] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.479      ; 4.579      ;
; 16.823 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[38] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.482      ; 4.566      ;
; 16.823 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[22] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.482      ; 4.566      ;
; 16.823 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[6]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.482      ; 4.566      ;
; 16.823 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[23] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.482      ; 4.566      ;
; 16.823 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[39] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.482      ; 4.566      ;
; 16.823 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[7]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.482      ; 4.566      ;
; 16.834 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[46] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.467      ; 4.540      ;
; 16.834 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[14] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.467      ; 4.540      ;
; 16.834 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[30] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.467      ; 4.540      ;
; 16.834 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[47] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.467      ; 4.540      ;
; 16.834 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[15] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.467      ; 4.540      ;
; 16.834 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[31] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.467      ; 4.540      ;
; 16.834 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[38] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.480      ; 4.553      ;
; 16.834 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[22] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.480      ; 4.553      ;
; 16.834 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[6]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.480      ; 4.553      ;
; 16.834 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[23] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.480      ; 4.553      ;
; 16.834 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[39] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.480      ; 4.553      ;
; 16.834 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[7]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.480      ; 4.553      ;
; 16.845 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[46] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.465      ; 4.527      ;
; 16.845 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[14] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.465      ; 4.527      ;
; 16.845 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[30] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.465      ; 4.527      ;
; 16.845 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[47] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.465      ; 4.527      ;
; 16.845 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[15] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.465      ; 4.527      ;
; 16.845 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[31] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.465      ; 4.527      ;
; 16.957 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                               ; VarRegister:dataLatch|b[32] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.477      ; 4.427      ;
; 16.957 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                               ; VarRegister:dataLatch|b[0]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.477      ; 4.427      ;
; 16.957 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                               ; VarRegister:dataLatch|b[16] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.477      ; 4.427      ;
; 16.957 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                               ; VarRegister:dataLatch|b[45] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.477      ; 4.427      ;
; 16.957 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                               ; VarRegister:dataLatch|b[13] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.477      ; 4.427      ;
; 16.957 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                               ; VarRegister:dataLatch|b[29] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.477      ; 4.427      ;
; 16.965 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[42] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.463      ; 4.405      ;
; 16.965 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[10] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.463      ; 4.405      ;
; 16.965 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[26] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.463      ; 4.405      ;
; 16.965 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[43] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.463      ; 4.405      ;
; 16.965 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[11] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.463      ; 4.405      ;
; 16.965 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[27] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.463      ; 4.405      ;
; 16.976 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[42] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.461      ; 4.392      ;
; 16.976 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[10] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.461      ; 4.392      ;
; 16.976 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[26] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.461      ; 4.392      ;
; 16.976 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[43] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.461      ; 4.392      ;
; 16.976 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[11] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.461      ; 4.392      ;
; 16.976 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[27] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.461      ; 4.392      ;
; 16.984 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                               ; VarRegister:dataLatch|b[38] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.478      ; 4.401      ;
; 16.984 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                               ; VarRegister:dataLatch|b[22] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.478      ; 4.401      ;
; 16.984 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                               ; VarRegister:dataLatch|b[6]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.478      ; 4.401      ;
; 16.984 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                               ; VarRegister:dataLatch|b[23] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.478      ; 4.401      ;
; 16.984 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                               ; VarRegister:dataLatch|b[39] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.478      ; 4.401      ;
; 16.984 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                               ; VarRegister:dataLatch|b[7]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.478      ; 4.401      ;
; 16.995 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                               ; VarRegister:dataLatch|b[46] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.463      ; 4.375      ;
; 16.995 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                               ; VarRegister:dataLatch|b[14] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.463      ; 4.375      ;
; 16.995 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                               ; VarRegister:dataLatch|b[30] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.463      ; 4.375      ;
; 16.995 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                               ; VarRegister:dataLatch|b[47] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.463      ; 4.375      ;
; 16.995 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                               ; VarRegister:dataLatch|b[15] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.463      ; 4.375      ;
; 16.995 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                               ; VarRegister:dataLatch|b[31] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.463      ; 4.375      ;
; 17.014 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[36] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.482      ; 4.375      ;
; 17.014 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[20] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.482      ; 4.375      ;
; 17.014 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[4]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.482      ; 4.375      ;
; 17.014 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[21] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.482      ; 4.375      ;
; 17.014 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[37] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.482      ; 4.375      ;
; 17.014 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[5]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.482      ; 4.375      ;
; 17.020 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                         ; VarRegister:dataLatch|b[32] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.477      ; 4.364      ;
; 17.020 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                         ; VarRegister:dataLatch|b[0]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.477      ; 4.364      ;
; 17.020 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                         ; VarRegister:dataLatch|b[16] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.477      ; 4.364      ;
; 17.020 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                         ; VarRegister:dataLatch|b[45] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.477      ; 4.364      ;
; 17.020 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                         ; VarRegister:dataLatch|b[13] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.477      ; 4.364      ;
; 17.020 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                         ; VarRegister:dataLatch|b[29] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.477      ; 4.364      ;
; 17.025 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[36] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.480      ; 4.362      ;
; 17.025 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[20] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.480      ; 4.362      ;
; 17.025 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[4]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.480      ; 4.362      ;
; 17.025 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[21] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.480      ; 4.362      ;
; 17.025 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[37] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.480      ; 4.362      ;
; 17.025 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[5]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.480      ; 4.362      ;
; 17.026 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[3]                                                                                                         ; VarRegister:dataLatch|b[32] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.477      ; 4.358      ;
; 17.026 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[3]                                                                                                         ; VarRegister:dataLatch|b[0]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.477      ; 4.358      ;
; 17.026 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[3]                                                                                                         ; VarRegister:dataLatch|b[16] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.477      ; 4.358      ;
; 17.026 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[3]                                                                                                         ; VarRegister:dataLatch|b[45] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.477      ; 4.358      ;
; 17.026 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[3]                                                                                                         ; VarRegister:dataLatch|b[13] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.477      ; 4.358      ;
; 17.026 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[3]                                                                                                         ; VarRegister:dataLatch|b[29] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.477      ; 4.358      ;
; 17.029 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; VarRegister:dataLatch|b[32] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.478      ; 4.356      ;
; 17.029 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; VarRegister:dataLatch|b[0]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.478      ; 4.356      ;
; 17.029 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; VarRegister:dataLatch|b[16] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.478      ; 4.356      ;
; 17.029 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; VarRegister:dataLatch|b[45] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.478      ; 4.356      ;
; 17.029 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; VarRegister:dataLatch|b[13] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.478      ; 4.356      ;
; 17.029 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; VarRegister:dataLatch|b[29] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.478      ; 4.356      ;
; 17.047 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                         ; VarRegister:dataLatch|b[38] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.478      ; 4.338      ;
; 17.047 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                         ; VarRegister:dataLatch|b[22] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.478      ; 4.338      ;
; 17.047 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                         ; VarRegister:dataLatch|b[6]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.478      ; 4.338      ;
; 17.047 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                         ; VarRegister:dataLatch|b[23] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.478      ; 4.338      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.960 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.472      ;
; 48.964 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.466      ;
; 48.981 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 1.454      ;
; 48.989 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.443      ;
; 49.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 1.356      ;
; 49.102 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.330      ;
; 49.103 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.329      ;
; 49.106 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.325      ;
; 49.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.137      ;
; 49.321 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.419      ; 1.085      ;
; 49.482 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 0.949      ;
; 50.045 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[0] ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tdo~reg0      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 0.387      ;
; 98.050 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.910      ;
; 98.050 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.910      ;
; 98.050 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.910      ;
; 98.050 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.910      ;
; 98.053 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.907      ;
; 98.053 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.907      ;
; 98.053 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.907      ;
; 98.053 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.907      ;
; 98.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.891      ;
; 98.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.891      ;
; 98.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.891      ;
; 98.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.891      ;
; 98.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.861      ;
; 98.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.861      ;
; 98.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.861      ;
; 98.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.861      ;
; 98.118 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.842      ;
; 98.118 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.842      ;
; 98.118 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.842      ;
; 98.118 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.842      ;
; 98.208 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.740      ;
; 98.215 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tdo~reg0    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.723      ;
; 98.229 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.732      ;
; 98.229 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.732      ;
; 98.229 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.732      ;
; 98.229 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.732      ;
; 98.230 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 1.741      ;
; 98.230 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 1.741      ;
; 98.230 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 1.741      ;
; 98.230 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 1.741      ;
; 98.246 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_valid   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.707      ;
; 98.246 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.707      ;
; 98.247 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.713      ;
; 98.247 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.713      ;
; 98.247 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.713      ;
; 98.247 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.713      ;
; 98.254 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 1.717      ;
; 98.254 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 1.717      ;
; 98.254 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 1.717      ;
; 98.254 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 1.717      ;
; 98.280 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.681      ;
; 98.280 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.681      ;
; 98.280 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.681      ;
; 98.280 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.681      ;
; 98.299 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_valid   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.655      ;
; 98.299 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.655      ;
; 98.320 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.641      ;
; 98.320 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.641      ;
; 98.320 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.641      ;
; 98.320 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.641      ;
; 98.333 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                           ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_valid   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.608      ;
; 98.333 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                           ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.608      ;
; 98.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.614      ;
; 98.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.614      ;
; 98.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.614      ;
; 98.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.614      ;
; 98.350 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.598      ;
; 98.368 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.593      ;
; 98.368 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.593      ;
; 98.368 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.593      ;
; 98.368 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.593      ;
; 98.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 1.581      ;
; 98.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 1.581      ;
; 98.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 1.581      ;
; 98.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 1.581      ;
; 98.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 1.557      ;
; 98.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 1.557      ;
; 98.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 1.557      ;
; 98.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 1.557      ;
; 98.428 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.519      ;
; 98.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.521      ;
; 98.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 1.540      ;
; 98.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 1.540      ;
; 98.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 1.540      ;
; 98.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 1.540      ;
; 98.450 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.498      ;
; 98.450 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.498      ;
; 98.450 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.498      ;
; 98.450 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.504      ;
; 98.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 1.516      ;
; 98.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 1.516      ;
; 98.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 1.516      ;
; 98.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 1.516      ;
; 98.462 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 1.509      ;
; 98.462 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 1.509      ;
; 98.462 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 1.509      ;
; 98.462 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 1.509      ;
; 98.481 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 1.491      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                          ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 0.181 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[22]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[22]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[23]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[23]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_refs[0]                                                                                                                                                              ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_refs[0]                                                                                                                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_refs[1]                                                                                                                                                              ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_refs[1]                                                                                                                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_refs[2]                                                                                                                                                              ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_refs[2]                                                                                                                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[0]                                                                                                                                                             ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[0]                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[1]                                                                                                                                                             ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[1]                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[2]                                                                                                                                                             ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[2]                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_next.000                                                                                                                                                             ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_next.000                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_next.101                                                                                                                                                             ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_next.101                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.101                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.101                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|init_done                                                                                                                                                              ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|init_done                                                                                                                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[2]                                                                                                                                                               ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[2]                                                                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|wr_address                                                                                   ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|wr_address                                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_cs_n                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_cs_n                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address                                                                                   ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address                                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_count[1]                                                                                                                                                             ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_count[1]                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_next.010000000                                                                                                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_next.010000000                                                                                                                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|ack_refresh_request                                                                                                                                                    ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|ack_refresh_request                                                                                                                                                    ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_request                                                                                                                                                        ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_request                                                                                                                                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[0]                                                                                                                                                               ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[0]                                                                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[1]                                                                                                                                                               ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[1]                                                                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[1]                                                                                   ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[1]                                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000000001                                                                                                                                                      ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000000001                                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[7]~_Duplicate_1                                                                                                                                                 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[7]~_Duplicate_1                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[3]                                                                                                                                                               ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[3]                                                                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                             ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][98]                                                                                                 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][98]                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][99]                                                                                                 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][99]                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[2]                                                                                                                                       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[2]                                                                                                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][38]                                                                                                 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][38]                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][78]                                                                                                 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][78]                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]                                  ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                              ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[0]                                                                                   ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[0]                                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[16]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[16]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[20]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[20]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[21]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[21]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[29]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[29]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.000                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.000                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[17]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[17]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[18]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[18]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[19]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[19]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[24]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[24]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[25]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[25]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[26]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[26]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[27]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[27]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[28]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[28]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[30]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[30]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[31]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[31]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.188 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[37]                                                                                  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[1]                                                                                                                                                         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.313      ;
; 0.189 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][38]                                                                                                 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.190 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[12]                                                                                                                                         ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[12]                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                       ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.191 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_cmd[2]~_Duplicate_1                                                                                                                                                  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|rd_valid[0]                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|rd_valid[1]                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|rd_valid[2]                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_next.101                                                                                                                                                             ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.101                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.317      ;
; 0.192 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                   ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.316      ;
; 0.194 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|ack_refresh_request                                                                                                                                                    ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_request                                                                                                                                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.320      ;
; 0.195 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write1                                                                                                 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write2                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.318      ;
; 0.197 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_refs[0]                                                                                                                                                              ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_refs[1]                                                                                                                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.323      ;
; 0.201 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address                                                                                   ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[4]                                                                                                                                                         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.327      ;
; 0.202 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                                                ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.327      ;
; 0.204 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address                                                                                   ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[4]                                                                                                                                                         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.330      ;
; 0.205 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                                                                                ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.330      ;
; 0.205 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                             ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.328      ;
; 0.206 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                                                                                ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.331      ;
; 0.206 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.111                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[2]                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.332      ;
; 0.213 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[2]                                                                                                                                       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][38]                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.338      ;
; 0.213 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.010                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.011                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.339      ;
; 0.213 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000000010                                                                                                                                                      ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_next.000010000                                                                                                                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.339      ;
; 0.215 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000000010                                                                                                                                                      ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_next.000001000                                                                                                                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.341      ;
; 0.226 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.011                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.111                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.352      ;
; 0.231 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.011                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.010                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.357      ;
; 0.234 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.101                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[1]                                                                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.360      ;
; 0.239 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.101                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_next.000                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.365      ;
; 0.239 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.101                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[2]                                                                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.365      ;
; 0.240 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.101                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[3]                                                                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.366      ;
; 0.245 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_cmd[0]~_Duplicate_1                                                                                                                                                  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|rd_valid[0]                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.371      ;
; 0.247 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[6]                                                                                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[40]                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.373      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                 ; To Node                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write           ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.313      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|state           ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[3]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.316      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.316      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.317      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.317      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.316      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.318      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.319      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.320      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.321      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.323      ;
; 0.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.326      ;
; 0.203 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.327      ;
; 0.204 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.328      ;
; 0.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.330      ;
; 0.206 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.330      ;
; 0.207 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.331      ;
; 0.207 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.331      ;
; 0.209 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.333      ;
; 0.211 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[9]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.335      ;
; 0.225 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.348      ;
; 0.229 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.352      ;
; 0.236 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.359      ;
; 0.251 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[2]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.375      ;
; 0.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.375      ;
; 0.253 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.376      ;
; 0.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.385      ;
; 0.262 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.385      ;
; 0.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.385      ;
; 0.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.388      ;
; 0.265 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.389      ;
; 0.266 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.390      ;
; 0.268 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.392      ;
; 0.269 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.393      ;
; 0.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.393      ;
; 0.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.393      ;
; 0.270 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[8]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.393      ;
; 0.271 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.394      ;
; 0.287 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[9]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.410      ;
; 0.287 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[9]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.410      ;
; 0.291 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.414      ;
; 0.291 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[5]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.415      ;
; 0.291 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[6]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.415      ;
; 0.292 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.415      ;
; 0.292 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.415      ;
; 0.292 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.415      ;
; 0.293 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.417      ;
; 0.293 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.416      ;
; 0.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.417      ;
; 0.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.417      ;
; 0.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.417      ;
; 0.295 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.419      ;
; 0.304 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.428      ;
; 0.304 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.428      ;
; 0.305 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.429      ;
; 0.305 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.430      ;
; 0.306 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.429      ;
; 0.310 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.433      ;
; 0.310 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.434      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.435      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.436      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.437      ;
; 0.314 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.438      ;
; 0.315 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.440      ;
; 0.316 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.440      ;
; 0.318 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.441      ;
; 0.325 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.449      ;
; 0.327 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.450      ;
; 0.328 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[4]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.452      ;
; 0.334 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.458      ;
; 0.336 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[9]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.460      ;
; 0.337 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.460      ;
; 0.339 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[0]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.462      ;
; 0.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.463      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------+-----------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                     ; Launch Clock                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+-----------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.791 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[16] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.797      ; 2.742      ;
; 0.793 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[29] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.797      ; 2.744      ;
; 0.803 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[29]                                                             ; VarRegister:dataLatch|b[29] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.852      ; 2.809      ;
; 0.804 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[16] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.799      ; 2.757      ;
; 0.806 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[29] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.799      ; 2.759      ;
; 0.819 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[23]                                                             ; VarRegister:dataLatch|b[23] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.878      ; 2.851      ;
; 0.830 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[20]                                      ; VarRegister:dataLatch|b[20] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.802      ; 2.786      ;
; 0.833 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[31]                                                             ; VarRegister:dataLatch|b[31] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.841      ; 2.828      ;
; 0.835 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[0]                                                              ; VarRegister:dataLatch|b[32] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.891      ; 2.880      ;
; 0.837 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[13] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.797      ; 2.788      ;
; 0.839 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[30]                                                             ; VarRegister:dataLatch|b[30] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.829      ; 2.822      ;
; 0.841 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[20] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.798      ; 2.793      ;
; 0.843 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[1]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.778      ; 2.775      ;
; 0.848 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[24] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.780      ; 2.782      ;
; 0.849 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[17] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.778      ; 2.781      ;
; 0.850 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[13] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.799      ; 2.803      ;
; 0.852 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[25] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.780      ; 2.786      ;
; 0.854 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[20] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.800      ; 2.808      ;
; 0.855 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[5]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.798      ; 2.807      ;
; 0.856 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[7]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.799      ; 2.809      ;
; 0.856 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[12] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.778      ; 2.788      ;
; 0.856 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[1]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.780      ; 2.790      ;
; 0.857 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[14]                                                             ; VarRegister:dataLatch|b[46] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.876      ; 2.887      ;
; 0.861 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[24] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.782      ; 2.797      ;
; 0.862 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[13]                                                             ; VarRegister:dataLatch|b[45] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.881      ; 2.897      ;
; 0.862 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[17] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.780      ; 2.796      ;
; 0.862 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                       ; VarRegister:dataLatch|b[5]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.802      ; 2.818      ;
; 0.865 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[25] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.782      ; 2.801      ;
; 0.868 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[5]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.800      ; 2.822      ;
; 0.869 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[28] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.778      ; 2.801      ;
; 0.869 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[7]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.801      ; 2.824      ;
; 0.869 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[12] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.780      ; 2.803      ;
; 0.871 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[22] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.799      ; 2.824      ;
; 0.871 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[14]                                                             ; VarRegister:dataLatch|b[14] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.876      ; 2.901      ;
; 0.872 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[26] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.778      ; 2.804      ;
; 0.874 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[8]                                                              ; VarRegister:dataLatch|b[8]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.860      ; 2.888      ;
; 0.876 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[25]                                      ; VarRegister:dataLatch|b[25] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.801      ; 2.831      ;
; 0.877 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[23]                                      ; VarRegister:dataLatch|b[23] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.803      ; 2.834      ;
; 0.879 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[30]                                      ; VarRegister:dataLatch|b[30] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.801      ; 2.834      ;
; 0.879 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[17]                                                             ; VarRegister:dataLatch|b[17] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.862      ; 2.895      ;
; 0.881 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                       ; VarRegister:dataLatch|b[3]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.801      ; 2.836      ;
; 0.881 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[27]                                      ; VarRegister:dataLatch|b[27] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.801      ; 2.836      ;
; 0.882 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[28] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.780      ; 2.816      ;
; 0.883 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[9]                                                              ; VarRegister:dataLatch|b[9]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.860      ; 2.897      ;
; 0.883 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[17]                                      ; VarRegister:dataLatch|b[17] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.801      ; 2.838      ;
; 0.884 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[22] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.801      ; 2.839      ;
; 0.885 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[26] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.780      ; 2.819      ;
; 0.890 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[8]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.780      ; 2.824      ;
; 0.891 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[19]                                                             ; VarRegister:dataLatch|b[19] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.857      ; 2.902      ;
; 0.896 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[19]                                      ; VarRegister:dataLatch|b[19] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.801      ; 2.851      ;
; 0.897 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[16]                                                             ; VarRegister:dataLatch|b[16] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.869      ; 2.920      ;
; 0.898 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[31]                                      ; VarRegister:dataLatch|b[31] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.801      ; 2.853      ;
; 0.899 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[24]                                                             ; VarRegister:dataLatch|b[24] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.860      ; 2.913      ;
; 0.900 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[6]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.799      ; 2.853      ;
; 0.903 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[8]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.782      ; 2.839      ;
; 0.906 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[18]                                                             ; VarRegister:dataLatch|b[18] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.849      ; 2.909      ;
; 0.908 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[29]                                      ; VarRegister:dataLatch|b[29] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.802      ; 2.864      ;
; 0.909 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                      ; VarRegister:dataLatch|b[12] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.801      ; 2.864      ;
; 0.910 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; VarRegister:dataLatch|b[16] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.797      ; 2.861      ;
; 0.912 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; VarRegister:dataLatch|b[29] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.797      ; 2.863      ;
; 0.912 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[22]                                                             ; VarRegister:dataLatch|b[22] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.871      ; 2.937      ;
; 0.912 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[3]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.782      ; 2.848      ;
; 0.913 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[6]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.801      ; 2.868      ;
; 0.914 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[8]                                                              ; VarRegister:dataLatch|b[40] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.860      ; 2.928      ;
; 0.917 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[20]                                                             ; VarRegister:dataLatch|b[20] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.873      ; 2.944      ;
; 0.918 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[26]                                      ; VarRegister:dataLatch|b[26] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.801      ; 2.873      ;
; 0.919 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[16]                                      ; VarRegister:dataLatch|b[16] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.802      ; 2.875      ;
; 0.919 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[9]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.780      ; 2.853      ;
; 0.922 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                       ; VarRegister:dataLatch|b[1]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.801      ; 2.877      ;
; 0.922 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[26]                                                             ; VarRegister:dataLatch|b[26] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.825      ; 2.901      ;
; 0.923 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                       ; VarRegister:dataLatch|b[8]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.801      ; 2.878      ;
; 0.925 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[3]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.784      ; 2.863      ;
; 0.926 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[13]                                                             ; VarRegister:dataLatch|b[13] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.881      ; 2.961      ;
; 0.927 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[15]                                                             ; VarRegister:dataLatch|b[47] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.862      ; 2.943      ;
; 0.927 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[25]                                                             ; VarRegister:dataLatch|b[25] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.827      ; 2.908      ;
; 0.929 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[4]                                                              ; VarRegister:dataLatch|b[36] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.859      ; 2.942      ;
; 0.929 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[23] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.799      ; 2.882      ;
; 0.932 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[28]                                      ; VarRegister:dataLatch|b[28] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.801      ; 2.887      ;
; 0.932 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[9]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.782      ; 2.868      ;
; 0.933 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[24]                                      ; VarRegister:dataLatch|b[24] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.801      ; 2.888      ;
; 0.934 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[12]                                                             ; VarRegister:dataLatch|b[44] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.845      ; 2.933      ;
; 0.937 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                       ; VarRegister:dataLatch|b[4]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.802      ; 2.893      ;
; 0.937 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[15]                                                             ; VarRegister:dataLatch|b[15] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.862      ; 2.953      ;
; 0.939 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[2]                                                              ; VarRegister:dataLatch|b[34] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.843      ; 2.936      ;
; 0.941 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[10]                                                             ; VarRegister:dataLatch|b[10] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.845      ; 2.940      ;
; 0.942 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[23] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.801      ; 2.897      ;
; 0.943 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[11]                                                             ; VarRegister:dataLatch|b[11] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.886      ; 2.983      ;
; 0.943 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]  ; VarRegister:dataLatch|b[44] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.780      ; 2.877      ;
; 0.946 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                      ; VarRegister:dataLatch|b[15] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.801      ; 2.901      ;
; 0.948 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[3]                                                              ; VarRegister:dataLatch|b[35] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.856      ; 2.958      ;
; 0.948 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[21]                                      ; VarRegister:dataLatch|b[21] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.802      ; 2.904      ;
; 0.951 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                      ; VarRegister:dataLatch|b[10] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.801      ; 2.906      ;
; 0.952 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[4]                                                              ; VarRegister:dataLatch|b[4]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.859      ; 2.965      ;
; 0.953 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[9]                                                              ; VarRegister:dataLatch|b[41] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.860      ; 2.967      ;
; 0.955 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                       ; VarRegister:dataLatch|b[9]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.801      ; 2.910      ;
; 0.955 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                      ; VarRegister:dataLatch|b[11] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.801      ; 2.910      ;
; 0.956 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[7]                                                              ; VarRegister:dataLatch|b[39] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.846      ; 2.956      ;
; 0.956 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; VarRegister:dataLatch|b[13] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.797      ; 2.907      ;
; 0.960 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; VarRegister:dataLatch|b[20] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.798      ; 2.912      ;
; 0.962 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; VarRegister:dataLatch|b[1]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.778      ; 2.894      ;
+-------+-------------------------------------------------------------------------------------------------------------------+-----------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                   ; To Node                                                                                                          ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 16.219 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[20]                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 3.630      ;
; 16.219 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[23]                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 3.626      ;
; 16.221 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[19]                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.145     ; 3.572      ;
; 16.221 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[20]                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.145     ; 3.572      ;
; 16.221 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[23]                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.149     ; 3.568      ;
; 16.224 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[3]                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.635      ;
; 16.224 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_dqm[3]                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.635      ;
; 16.225 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_dqm[2]                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 3.615      ;
; 16.226 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[22]                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 3.626      ;
; 16.227 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[17]                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.154     ; 3.557      ;
; 16.228 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[21]                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.120     ; 3.592      ;
; 16.228 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[16]                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.142     ; 3.568      ;
; 16.228 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[18]                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.137     ; 3.573      ;
; 16.228 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[22]                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.142     ; 3.568      ;
; 16.230 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[21]                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.174     ; 3.534      ;
; 16.233 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[29]                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.651      ;
; 16.233 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[10]                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.651      ;
; 16.235 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[13]                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 3.620      ;
; 16.235 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[29]                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.110     ; 3.593      ;
; 16.236 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[9]                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 3.609      ;
; 16.237 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[13]                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.139     ; 3.562      ;
; 16.238 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[0]                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.149     ; 3.551      ;
; 16.239 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[0]                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 3.653      ;
; 16.239 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[7]                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 3.653      ;
; 16.239 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[28]                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 3.653      ;
; 16.239 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[30]                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 3.653      ;
; 16.240 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[31]                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 3.640      ;
; 16.240 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[25]                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 3.596      ;
; 16.240 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[26]                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 3.596      ;
; 16.240 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[27]                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 3.596      ;
; 16.240 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_dqm[0]                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 3.640      ;
; 16.241 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[4]                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 3.637      ;
; 16.241 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[12]                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 3.631      ;
; 16.241 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[15]                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.618      ;
; 16.241 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[7]                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 3.595      ;
; 16.241 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[28]                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 3.595      ;
; 16.241 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[30]                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 3.595      ;
; 16.241 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[11]                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.618      ;
; 16.241 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[7]                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 3.624      ;
; 16.242 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[1]                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 3.589      ;
; 16.242 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[4]                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 3.589      ;
; 16.242 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[5]                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 3.613      ;
; 16.242 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[6]                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 3.608      ;
; 16.242 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[5]                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 3.634      ;
; 16.242 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[6]                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 3.634      ;
; 16.242 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[1]                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.125     ; 3.571      ;
; 16.242 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[31]                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 3.582      ;
; 16.242 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[8]                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 3.608      ;
; 16.243 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[2]                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.116     ; 3.581      ;
; 16.243 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[2]                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.116     ; 3.579      ;
; 16.243 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[3]                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 3.566      ;
; 16.243 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[4]                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.116     ; 3.579      ;
; 16.243 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[8]                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.135     ; 3.560      ;
; 16.243 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[24]                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.135     ; 3.560      ;
; 16.243 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[9]                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.135     ; 3.560      ;
; 16.243 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[10]                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.122     ; 3.573      ;
; 16.243 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[12]                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.122     ; 3.573      ;
; 16.243 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[15]                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.135     ; 3.560      ;
; 16.243 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_dqm[1]                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 3.595      ;
; 16.244 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[14]                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 3.601      ;
; 16.244 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[5]                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.118     ; 3.576      ;
; 16.244 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[6]                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.118     ; 3.576      ;
; 16.244 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[11]                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.163     ; 3.531      ;
; 16.246 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[14]                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.149     ; 3.543      ;
; 16.320 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_8                                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 3.509      ;
; 16.320 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_11                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 3.505      ;
; 16.327 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_10                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 3.505      ;
; 16.329 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_9                                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 3.471      ;
; 16.334 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_13                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 3.530      ;
; 16.336 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_5                                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 3.499      ;
; 16.340 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_3                                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.532      ;
; 16.340 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_12                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.532      ;
; 16.340 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_14                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.532      ;
; 16.341 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_15                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 3.519      ;
; 16.342 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 3.516      ;
; 16.342 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_4                                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 3.510      ;
; 16.342 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_7                                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 3.497      ;
; 16.343 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_1                                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 3.513      ;
; 16.343 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_2                                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 3.513      ;
; 16.345 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_6                                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 3.480      ;
; 16.358 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_cmd[2]                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 3.507      ;
; 16.359 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_cmd[3]                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.054     ; 3.527      ;
; 16.360 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_cmd[1]                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 3.478      ;
; 16.360 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_cmd[0]                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.116     ; 3.464      ;
; 16.455 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 3.460      ;
; 16.455 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 3.460      ;
; 16.455 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 3.460      ;
; 16.455 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 3.460      ;
; 16.455 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][38] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 3.460      ;
; 16.455 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 3.460      ;
; 16.455 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 3.460      ;
; 16.455 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 3.460      ;
; 16.455 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[4]                                          ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 3.467      ;
; 16.455 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[20]                                         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 3.467      ;
; 16.455 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[21]                                         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 3.467      ;
; 16.455 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[22]                                         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 3.467      ;
; 16.455 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[23]                                         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 3.467      ;
; 16.455 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[28]                                         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 3.467      ;
; 16.455 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[29]                                         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 3.467      ;
; 16.455 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[30]                                         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 3.467      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.385 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.452      ; 1.054      ;
; 49.504 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 0.927      ;
; 98.888 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.066      ;
; 98.888 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.066      ;
; 98.888 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.066      ;
; 98.888 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.066      ;
; 98.888 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.066      ;
; 98.888 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.066      ;
; 98.900 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.054      ;
; 98.900 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.054      ;
; 98.900 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.054      ;
; 98.900 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.054      ;
; 98.900 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.054      ;
; 98.900 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.054      ;
; 98.900 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.054      ;
; 98.900 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.054      ;
; 98.900 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.054      ;
; 98.900 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.054      ;
; 98.985 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 0.976      ;
; 98.985 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 0.976      ;
; 98.985 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 0.976      ;
; 98.985 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 0.976      ;
; 98.985 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 0.976      ;
; 98.985 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 0.976      ;
; 98.985 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 0.976      ;
; 98.985 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 0.976      ;
; 98.989 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.965      ;
; 98.989 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.965      ;
; 98.989 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.965      ;
; 98.989 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.965      ;
; 98.989 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.965      ;
; 98.989 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.965      ;
; 98.989 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.965      ;
; 98.989 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.965      ;
; 98.989 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.965      ;
; 98.989 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.965      ;
; 98.989 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.965      ;
; 98.996 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.951      ;
; 98.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.951      ;
; 98.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.951      ;
; 99.115 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.833      ;
; 99.115 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.833      ;
; 99.115 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.833      ;
; 99.115 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.833      ;
; 99.115 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.833      ;
; 99.115 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.833      ;
; 99.115 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.833      ;
; 99.115 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.833      ;
; 99.115 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.833      ;
; 99.115 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.833      ;
; 99.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.753      ;
; 99.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.753      ;
; 99.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.753      ;
; 99.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.686      ;
; 99.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.686      ;
; 99.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.686      ;
; 99.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.686      ;
; 99.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.686      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.490  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.613      ;
; 0.490  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.613      ;
; 0.490  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.613      ;
; 0.490  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.613      ;
; 0.490  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.613      ;
; 0.550  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.673      ;
; 0.550  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.673      ;
; 0.550  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.673      ;
; 0.586  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.709      ;
; 0.586  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.709      ;
; 0.586  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.709      ;
; 0.586  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.709      ;
; 0.586  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.709      ;
; 0.586  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.709      ;
; 0.586  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.709      ;
; 0.586  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.709      ;
; 0.586  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.709      ;
; 0.586  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.709      ;
; 0.689  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.812      ;
; 0.697  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.820      ;
; 0.697  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.820      ;
; 0.713  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.842      ;
; 0.713  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.842      ;
; 0.713  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.842      ;
; 0.713  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.842      ;
; 0.713  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.842      ;
; 0.713  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.842      ;
; 0.713  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.842      ;
; 0.713  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.842      ;
; 0.713  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.842      ;
; 0.713  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.842      ;
; 0.713  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.842      ;
; 0.718  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.854      ;
; 0.718  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.854      ;
; 0.718  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.854      ;
; 0.718  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.854      ;
; 0.718  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.854      ;
; 0.718  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.854      ;
; 0.718  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.854      ;
; 0.718  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.854      ;
; 0.798  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.928      ;
; 0.798  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.928      ;
; 0.798  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.928      ;
; 0.798  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.928      ;
; 0.798  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.928      ;
; 0.798  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.928      ;
; 0.798  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.928      ;
; 0.798  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.928      ;
; 0.798  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.928      ;
; 0.798  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.928      ;
; 0.809  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.939      ;
; 0.809  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.939      ;
; 0.809  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.939      ;
; 0.809  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.939      ;
; 0.809  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.939      ;
; 0.809  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.939      ;
; 50.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.526      ; 0.811      ;
; 50.288 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.536      ; 0.928      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                                                           ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 2.939 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                                         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 3.067      ;
; 2.939 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[3]                                                                                                         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 3.067      ;
; 2.939 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 3.067      ;
; 2.939 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_master_translator:bridge_0_avalon_master_translator|read_accepted                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 3.066      ;
; 2.939 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 3.065      ;
; 2.939 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 3.065      ;
; 2.939 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 3.065      ;
; 2.939 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 3.065      ;
; 2.939 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 3.065      ;
; 2.939 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][98]                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 3.065      ;
; 2.939 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 3.065      ;
; 2.939 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 3.065      ;
; 2.939 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 3.066      ;
; 2.939 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][99]                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 3.065      ;
; 2.939 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 3.065      ;
; 2.939 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 3.065      ;
; 2.939 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][38]                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 3.065      ;
; 2.939 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][38]                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 3.065      ;
; 2.939 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 3.065      ;
; 2.939 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 3.065      ;
; 2.939 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 3.065      ;
; 2.939 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 3.066      ;
; 2.939 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                                                                                ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 3.066      ;
; 2.939 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 3.065      ;
; 2.939 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 3.066      ;
; 2.939 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 3.067      ;
; 2.939 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[2]                                                                                                         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 3.067      ;
; 2.939 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[0]                                                    ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 3.067      ;
; 2.939 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[4]                                                                                                           ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 3.072      ;
; 2.939 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[20]                                                                                                          ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 3.072      ;
; 2.939 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[21]                                                                                                          ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 3.072      ;
; 2.939 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[22]                                                                                                          ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 3.072      ;
; 2.939 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[23]                                                                                                          ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 3.072      ;
; 2.939 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[28]                                                                                                          ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 3.072      ;
; 2.939 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[29]                                                                                                          ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 3.072      ;
; 2.939 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[30]                                                                                                          ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 3.072      ;
; 2.939 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[31]                                                                                                          ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 3.072      ;
; 2.939 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[22]                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 3.063      ;
; 2.939 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 3.063      ;
; 2.939 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[23]                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 3.063      ;
; 2.939 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 3.063      ;
; 2.940 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 3.068      ;
; 2.940 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][98]                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 3.068      ;
; 2.940 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][98]                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 3.067      ;
; 2.940 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][98]                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 3.067      ;
; 2.940 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][98]                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 3.064      ;
; 2.940 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][98]                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 3.064      ;
; 2.940 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 3.068      ;
; 2.940 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][99]                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 3.068      ;
; 2.940 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][99]                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 3.067      ;
; 2.940 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][99]                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 3.067      ;
; 2.940 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][99]                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 3.064      ;
; 2.940 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][99]                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 3.064      ;
; 2.940 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[2]                                                                                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 3.068      ;
; 2.940 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][38]                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 3.068      ;
; 2.940 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][38]                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 3.067      ;
; 2.940 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][38]                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 3.067      ;
; 2.940 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][38]                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 3.064      ;
; 2.940 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][38]                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 3.064      ;
; 2.940 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][78]                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 3.068      ;
; 2.940 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][71]                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 3.067      ;
; 2.940 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][71]                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 3.067      ;
; 2.940 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][71]                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 3.064      ;
; 2.940 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][71]                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 3.064      ;
; 2.940 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][71]                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 3.068      ;
; 2.940 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 3.064      ;
; 2.940 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 3.064      ;
; 2.940 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 3.064      ;
; 2.940 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[3]                                                                                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 3.064      ;
; 2.940 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[5]                                                                                                           ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 3.069      ;
; 2.940 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[6]                                                                                                           ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 3.069      ;
; 2.940 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[7]                                                                                                           ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 3.069      ;
; 2.940 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[12]                                                                                                          ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 3.069      ;
; 2.940 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[13]                                                                                                          ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 3.069      ;
; 2.940 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[14]                                                                                                          ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 3.069      ;
; 2.940 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[15]                                                                                                          ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 3.069      ;
; 2.940 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 3.062      ;
; 2.940 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[16]                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 3.062      ;
; 2.940 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[18]                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 3.047      ;
; 2.940 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 3.047      ;
; 2.940 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[19]                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 3.047      ;
; 2.940 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 3.047      ;
; 2.940 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[20]                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 3.063      ;
; 2.940 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 3.063      ;
; 2.940 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[21]                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 3.063      ;
; 2.940 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 3.063      ;
; 2.940 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 3.045      ;
; 2.940 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[24]                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 3.045      ;
; 2.940 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 3.045      ;
; 2.940 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[25]                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 3.045      ;
; 2.940 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 3.062      ;
; 2.940 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[29]                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 3.062      ;
; 2.941 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; -0.009     ; 3.016      ;
; 2.941 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|rst1                                                                    ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 3.031      ;
; 2.941 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|rst2                                                                    ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 3.031      ;
; 2.941 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.019      ; 3.044      ;
; 2.941 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[17]                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.019      ; 3.044      ;
; 2.941 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.019      ; 3.044      ;
; 2.941 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[26]                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.019      ; 3.044      ;
; 2.941 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.019      ; 3.044      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                   ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                               ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------+
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[0]                                                           ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[10]                                                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[11]                                                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[13]                                                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[14]                                                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[15]                                                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[16]                                                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[26]                                                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[27]                                                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[29]                                                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[30]                                                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[31]                                                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[32]                                                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[42]                                                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[43]                                                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[45]                                                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[46]                                                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[47]                                                          ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[12]                                                          ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[17]                                                          ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[18]                                                          ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[19]                                                          ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[1]                                                           ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[20]                                                          ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[21]                                                          ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[22]                                                          ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[23]                                                          ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[24]                                                          ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[25]                                                          ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[28]                                                          ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[2]                                                           ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[33]                                                          ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[34]                                                          ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[35]                                                          ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[36]                                                          ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[37]                                                          ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[38]                                                          ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[39]                                                          ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[3]                                                           ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[40]                                                          ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[41]                                                          ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[44]                                                          ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[4]                                                           ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[5]                                                           ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[6]                                                           ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[7]                                                           ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[8]                                                           ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[9]                                                           ;
; 9.400 ; 9.400        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]           ;
; 9.400 ; 9.400        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[1]           ;
; 9.400 ; 9.400        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|observablevcoout ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[0]|clk                                                                   ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[10]|clk                                                                  ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[11]|clk                                                                  ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[13]|clk                                                                  ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[14]|clk                                                                  ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[15]|clk                                                                  ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[16]|clk                                                                  ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[18]|clk                                                                  ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[19]|clk                                                                  ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[20]|clk                                                                  ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[21]|clk                                                                  ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[22]|clk                                                                  ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[23]|clk                                                                  ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[26]|clk                                                                  ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[27]|clk                                                                  ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[29]|clk                                                                  ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[2]|clk                                                                   ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[30]|clk                                                                  ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[31]|clk                                                                  ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[32]|clk                                                                  ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[34]|clk                                                                  ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[35]|clk                                                                  ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[36]|clk                                                                  ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[37]|clk                                                                  ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[38]|clk                                                                  ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[39]|clk                                                                  ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[3]|clk                                                                   ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[42]|clk                                                                  ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[43]|clk                                                                  ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[45]|clk                                                                  ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[46]|clk                                                                  ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[47]|clk                                                                  ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[4]|clk                                                                   ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[5]|clk                                                                   ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[6]|clk                                                                   ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[7]|clk                                                                   ;
; 9.447 ; 9.447        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[12]|clk                                                                  ;
; 9.447 ; 9.447        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[17]|clk                                                                  ;
; 9.447 ; 9.447        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[1]|clk                                                                   ;
; 9.447 ; 9.447        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[24]|clk                                                                  ;
; 9.447 ; 9.447        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[25]|clk                                                                  ;
; 9.447 ; 9.447        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[28]|clk                                                                  ;
; 9.447 ; 9.447        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[33]|clk                                                                  ;
; 9.447 ; 9.447        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[40]|clk                                                                  ;
; 9.447 ; 9.447        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[41]|clk                                                                  ;
; 9.447 ; 9.447        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[44]|clk                                                                  ;
; 9.447 ; 9.447        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[8]|clk                                                                   ;
; 9.447 ; 9.447        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[9]|clk                                                                   ;
; 9.448 ; 9.448        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                     ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                           ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                      ; Clock Edge ; Target                                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 9.755 ; 9.985        ; 0.230          ; Low Pulse Width  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 9.755 ; 9.985        ; 0.230          ; Low Pulse Width  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[1]                                                                                                                                                                                                    ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[4]                                                                                                                                                                                                    ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[5]                                                                                                                                                                                                    ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[29]                                                                                                                                                                                                   ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[4]                                                                                                                                                                                                    ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_dqm[0]                                                                                                                                                                                                     ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_dqm[1]                                                                                                                                                                                                     ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_dqm[2]                                                                                                                                                                                                     ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_dqm[3]                                                                                                                                                                                                     ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[29]~_Duplicate_1                                                                                                                                                                                           ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[4]~_Duplicate_1                                                                                                                                                                                            ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[37]                                                                                                                             ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address                                                                                                                              ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|rd_valid[1]                                                                                                                                                                                                       ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|rd_valid[2]                                                                                                                                                                                                       ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][38]                                                                                                                                            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][98]                                                                                                                                            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][99]                                                                                                                                            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                           ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                           ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                                                                                           ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                                                                                                                           ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                                                                                           ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                                                                                                                           ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                                                                                                                           ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                                                           ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_master_translator:bridge_0_avalon_master_translator|read_accepted                                                                                                                                                           ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]                                                                             ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                                                                ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[17]                                                                                                                                                                                ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[18]                                                                                                                                                                                ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[19]                                                                                                                                                                                ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                                                                                                 ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[24]                                                                                                                                                                                ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[25]                                                                                                                                                                                ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[28]                                                                                                                                                                                ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                                                                                 ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                                                                                                                 ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                                                                 ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                                                                                 ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[4]                                                                                                                                                                                  ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[5]                                                                                                                                                                                  ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[6]                                                                                                                                                                                  ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[7]                                                                                                                                                                                  ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[8]                                                                                                                                                                                  ;
; 9.780 ; 10.010       ; 0.230          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[14]                                                                                                                                                                                                   ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[15]                                                                                                                                                                                                   ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[20]                                                                                                                                                                                                   ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[21]                                                                                                                                                                                                   ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[22]                                                                                                                                                                                                   ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.000                                                                                                                                                                                                       ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.001                                                                                                                                                                                                       ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[14]~_Duplicate_1                                                                                                                                                                                           ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[15]~_Duplicate_1                                                                                                                                                                                           ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[20]~_Duplicate_1                                                                                                                                                                                           ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[21]~_Duplicate_1                                                                                                                                                                                           ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[22]~_Duplicate_1                                                                                                                                                                                           ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[38]                                                                                                                             ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[39]                                                                                                                             ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[40]                                                                                                                             ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[41]                                                                                                                             ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[42]                                                                                                                             ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[12]                                                                                                                             ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[13]                                                                                                                             ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[14]                                                                                                                             ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[15]                                                                                                                             ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[20]                                                                                                                             ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[21]                                                                                                                             ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[37]                                                                                                                             ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[38]                                                                                                                             ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[40]                                                                                                                             ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[41]                                                                                                                             ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[4]                                                                                                                              ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[5]                                                                                                                              ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[6]                                                                                                                              ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[7]                                                                                                                              ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_counter[10]                                                                                                                                                                                               ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_counter[11]                                                                                                                                                                                               ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_counter[12]                                                                                                                                                                                               ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_counter[1]                                                                                                                                                                                                ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_counter[4]                                                                                                                                                                                                ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_counter[5]                                                                                                                                                                                                ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_counter[6]                                                                                                                                                                                                ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_counter[7]                                                                                                                                                                                                ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                                                                                                                                                          ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]                                                                                                                                            ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                                                            ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                                                                                            ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                                                                                                                            ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][38]                                                                                                                                            ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                                                            ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                                                                            ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]                                                                                                                                            ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][71]                                                                                                                                            ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][38]                                                                                                                                            ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][71]                                                                                                                                            ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; 49.302 ; 49.518       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tdo~reg0        ;
; 49.303 ; 49.519       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[5]        ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[6]        ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[7]        ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled   ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_valid     ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[0]        ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[1]        ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[2]        ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[3]        ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[4]        ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[8]        ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[9]        ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|state           ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write           ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                     ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                          ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                          ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                          ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                          ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                        ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                        ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                        ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                        ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                             ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                             ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                             ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                               ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                               ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                               ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                               ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                              ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                              ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                              ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                              ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                               ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                               ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                               ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                               ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                 ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                 ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                 ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                 ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                 ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                              ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                              ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                              ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                              ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                              ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                              ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                              ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                              ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                              ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                           ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                           ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                           ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                           ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                           ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                            ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                               ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                        ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                        ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                        ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                        ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                          ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                          ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                          ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                          ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                     ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                     ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                     ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                     ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                     ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                          ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                         ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                         ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                         ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                         ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                         ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                         ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                          ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                          ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                          ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                          ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                          ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                         ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                            ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------------------------+
; SW[*]               ; CLOCK_50            ; 6.883 ; 7.755 ; Rise       ; CLOCK_50                                                                   ;
;  SW[12]             ; CLOCK_50            ; 6.883 ; 7.755 ; Rise       ; CLOCK_50                                                                   ;
;  SW[13]             ; CLOCK_50            ; 6.638 ; 7.630 ; Rise       ; CLOCK_50                                                                   ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.575 ; 1.903 ; Rise       ; altera_reserved_tck                                                        ;
; altera_reserved_tms ; altera_reserved_tck ; 4.525 ; 4.778 ; Rise       ; altera_reserved_tck                                                        ;
; DRAM_DQ[*]          ; CLOCK_50            ; 0.769 ; 1.320 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 0.719 ; 1.270 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 0.715 ; 1.266 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 0.706 ; 1.257 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 0.729 ; 1.280 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 0.696 ; 1.247 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 0.718 ; 1.269 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 0.728 ; 1.279 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 0.692 ; 1.243 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 0.715 ; 1.266 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 0.725 ; 1.276 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 0.742 ; 1.293 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 0.743 ; 1.294 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 0.722 ; 1.273 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 0.769 ; 1.320 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 0.749 ; 1.300 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 0.745 ; 1.296 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 0.687 ; 1.238 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 0.699 ; 1.250 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 0.702 ; 1.253 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 0.710 ; 1.261 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 0.700 ; 1.251 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 0.729 ; 1.280 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 0.697 ; 1.248 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 0.684 ; 1.235 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 0.685 ; 1.236 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 0.652 ; 1.203 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 0.682 ; 1.233 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 0.682 ; 1.233 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 0.662 ; 1.213 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 0.670 ; 1.221 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 0.692 ; 1.243 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 0.714 ; 1.265 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SW[*]               ; CLOCK_50            ; 6.477 ; 7.594 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[12]             ; CLOCK_50            ; 6.423 ; 7.594 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[13]             ; CLOCK_50            ; 6.477 ; 7.170 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                            ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                            ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+
; SW[*]               ; CLOCK_50            ; -5.486 ; -6.426 ; Rise       ; CLOCK_50                                                                   ;
;  SW[12]             ; CLOCK_50            ; -5.677 ; -6.580 ; Rise       ; CLOCK_50                                                                   ;
;  SW[13]             ; CLOCK_50            ; -5.486 ; -6.426 ; Rise       ; CLOCK_50                                                                   ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.017  ; -0.294 ; Rise       ; altera_reserved_tck                                                        ;
; altera_reserved_tms ; altera_reserved_tck ; -1.778 ; -1.991 ; Rise       ; altera_reserved_tck                                                        ;
; DRAM_DQ[*]          ; CLOCK_50            ; -0.329 ; -0.880 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.399 ; -0.950 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.394 ; -0.945 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.384 ; -0.935 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.408 ; -0.959 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.374 ; -0.925 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.396 ; -0.947 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.406 ; -0.957 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.370 ; -0.921 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.394 ; -0.945 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.404 ; -0.955 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.421 ; -0.972 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.423 ; -0.974 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.401 ; -0.952 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.448 ; -0.999 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.429 ; -0.980 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.424 ; -0.975 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.366 ; -0.917 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.378 ; -0.929 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.380 ; -0.931 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.389 ; -0.940 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.379 ; -0.930 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.409 ; -0.960 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.376 ; -0.927 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.363 ; -0.914 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.364 ; -0.915 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.329 ; -0.880 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.359 ; -0.910 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.359 ; -0.910 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.340 ; -0.891 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.348 ; -0.899 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.370 ; -0.921 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.392 ; -0.943 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SW[*]               ; CLOCK_50            ; -3.622 ; -4.598 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[12]             ; CLOCK_50            ; -3.856 ; -4.698 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[13]             ; CLOCK_50            ; -3.622 ; -4.598 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                 ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                            ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+
; LEDR[*]             ; CLOCK_50            ; 7.798  ; 8.331  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[0]            ; CLOCK_50            ; 4.920  ; 5.167  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[1]            ; CLOCK_50            ; 5.233  ; 5.546  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[2]            ; CLOCK_50            ; 6.264  ; 6.633  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[3]            ; CLOCK_50            ; 6.763  ; 7.188  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[4]            ; CLOCK_50            ; 5.346  ; 5.615  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[5]            ; CLOCK_50            ; 6.333  ; 6.599  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[6]            ; CLOCK_50            ; 5.439  ; 5.649  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[7]            ; CLOCK_50            ; 6.274  ; 6.541  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[8]            ; CLOCK_50            ; 6.239  ; 6.630  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[9]            ; CLOCK_50            ; 7.798  ; 8.331  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[10]           ; CLOCK_50            ; 5.525  ; 5.846  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[11]           ; CLOCK_50            ; 5.771  ; 6.103  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[12]           ; CLOCK_50            ; 6.252  ; 6.613  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[13]           ; CLOCK_50            ; 4.677  ; 4.883  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[14]           ; CLOCK_50            ; 6.086  ; 6.423  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[15]           ; CLOCK_50            ; 5.697  ; 5.989  ; Rise       ; CLOCK_50                                                                   ;
; altera_reserved_tdo ; altera_reserved_tck ; 8.758  ; 9.337  ; Fall       ; altera_reserved_tck                                                        ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 1.776  ; 1.704  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 1.754  ; 1.682  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 1.691  ; 1.619  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 1.603  ; 1.552  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.776  ; 1.704  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 1.701  ; 1.629  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 1.716  ; 1.644  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.641  ; 1.590  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 1.666  ; 1.615  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 1.721  ; 1.649  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 1.715  ; 1.643  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 1.676  ; 1.625  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 1.740  ; 1.668  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 1.708  ; 1.636  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 1.768  ; 1.696  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 3.853  ; 3.646  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.853  ; 3.646  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.286  ; 3.148  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.055  ; 2.946  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.292  ; 3.147  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.770  ; 1.698  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.788  ; 1.716  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.798  ; 1.726  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.794  ; 1.722  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.258  ; 3.122  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.268  ; 3.132  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.113  ; 2.999  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.495  ; 3.322  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.783  ; 1.711  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.796  ; 1.724  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.675  ; 1.624  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.780  ; 1.708  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 3.103  ; 2.977  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 3.309  ; 3.158  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 3.340  ; 3.178  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 3.308  ; 3.159  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.745  ; 1.673  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.715  ; 1.643  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.748  ; 1.676  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.721  ; 1.649  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 3.228  ; 3.092  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 3.481  ; 3.313  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 3.511  ; 3.343  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 3.511  ; 3.343  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.764  ; 1.692  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.756  ; 1.684  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.794  ; 1.722  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.792  ; 1.720  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 1.782  ; 1.710  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 1.782  ; 1.710  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 1.718  ; 1.646  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 1.746  ; 1.674  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 1.656  ; 1.605  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 1.726  ; 1.654  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 1.703  ; 1.631  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.647 ;        ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.700 ; Fall       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                         ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                            ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+
; LEDR[*]             ; CLOCK_50            ; 4.350  ; 4.511  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[0]            ; CLOCK_50            ; 4.585  ; 4.789  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[1]            ; CLOCK_50            ; 4.883  ; 5.146  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[2]            ; CLOCK_50            ; 5.827  ; 6.192  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[3]            ; CLOCK_50            ; 6.038  ; 6.413  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[4]            ; CLOCK_50            ; 4.831  ; 5.055  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[5]            ; CLOCK_50            ; 5.100  ; 5.367  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[6]            ; CLOCK_50            ; 4.733  ; 4.949  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[7]            ; CLOCK_50            ; 5.836  ; 6.104  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[8]            ; CLOCK_50            ; 5.719  ; 6.038  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[9]            ; CLOCK_50            ; 7.382  ; 7.862  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[10]           ; CLOCK_50            ; 4.897  ; 5.129  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[11]           ; CLOCK_50            ; 5.271  ; 5.539  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[12]           ; CLOCK_50            ; 5.863  ; 6.175  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[13]           ; CLOCK_50            ; 4.350  ; 4.511  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[14]           ; CLOCK_50            ; 5.522  ; 5.784  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[15]           ; CLOCK_50            ; 5.365  ; 5.612  ; Rise       ; CLOCK_50                                                                   ;
; altera_reserved_tdo ; altera_reserved_tck ; 7.483  ; 8.057  ; Fall       ; altera_reserved_tck                                                        ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 1.349  ; 1.299  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 1.497  ; 1.426  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 1.436  ; 1.365  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 1.349  ; 1.299  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.519  ; 1.448  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 1.446  ; 1.375  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 1.460  ; 1.389  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.385  ; 1.335  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 1.410  ; 1.360  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 1.465  ; 1.394  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 1.460  ; 1.389  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 1.419  ; 1.369  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 1.484  ; 1.413  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 1.453  ; 1.382  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 1.511  ; 1.440  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.420  ; 1.370  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.467  ; 3.271  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 2.923  ; 2.793  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.702  ; 2.600  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 2.930  ; 2.793  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.513  ; 1.442  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.531  ; 1.460  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.541  ; 1.470  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.537  ; 1.466  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.896  ; 2.768  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 2.906  ; 2.778  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 2.758  ; 2.651  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.124  ; 2.960  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.527  ; 1.456  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.540  ; 1.469  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.420  ; 1.370  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.524  ; 1.453  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 2.746  ; 2.628  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 2.944  ; 2.802  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 2.975  ; 2.822  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 2.944  ; 2.804  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.489  ; 1.418  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.460  ; 1.389  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.492  ; 1.421  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.465  ; 1.394  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 2.866  ; 2.738  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 3.109  ; 2.951  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 3.139  ; 2.981  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 3.139  ; 2.981  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.507  ; 1.436  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.499  ; 1.428  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.537  ; 1.466  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.535  ; 1.464  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 1.399  ; 1.349  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 1.525  ; 1.454  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 1.463  ; 1.392  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 1.490  ; 1.419  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 1.399  ; 1.349  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 1.470  ; 1.399  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 1.449  ; 1.378  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.887 ;        ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.941 ; Fall       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+


+------------------------------------------------------------+
; Propagation Delay                                          ;
+------------+-------------+-------+-------+--------+--------+
; Input Port ; Output Port ; RR    ; RF    ; FR     ; FF     ;
+------------+-------------+-------+-------+--------+--------+
; KEY[1]     ; LEDG[0]     ; 6.465 ; 6.596 ; 7.805  ; 7.074  ;
; KEY[1]     ; LEDG[1]     ;       ; 7.910 ; 9.210  ;        ;
; KEY[1]     ; LEDG[2]     ; 7.259 ; 7.170 ; 8.355  ; 7.826  ;
; KEY[2]     ; LEDG[0]     ;       ; 6.507 ; 7.704  ;        ;
; KEY[2]     ; LEDG[1]     ;       ; 7.821 ; 9.109  ;        ;
; KEY[2]     ; LEDG[2]     ; 7.284 ; 7.081 ; 8.254  ; 7.818  ;
; KEY[3]     ; LEDG[0]     ; 6.430 ;       ;        ; 6.993  ;
; KEY[3]     ; LEDG[1]     ; 7.835 ; 7.214 ; 8.398  ; 8.307  ;
; KEY[3]     ; LEDG[2]     ;       ; 6.731 ; 7.869  ;        ;
; SW[8]      ; LEDR[0]     ; 6.205 ; 6.580 ; 7.349  ; 7.387  ;
; SW[8]      ; LEDR[1]     ; 6.636 ; 7.077 ; 7.772  ; 7.874  ;
; SW[8]      ; LEDR[2]     ; 7.912 ; 8.288 ; 8.949  ; 9.318  ;
; SW[8]      ; LEDR[3]     ; 8.140 ; 8.565 ; 9.132  ; 9.550  ;
; SW[8]      ; LEDR[4]     ; 6.735 ; 6.983 ; 7.726  ; 7.995  ;
; SW[8]      ; LEDR[5]     ; 6.916 ; 7.182 ; 7.876  ; 8.149  ;
; SW[8]      ; LEDR[6]     ; 6.717 ; 6.927 ; 7.665  ; 7.887  ;
; SW[8]      ; LEDR[7]     ; 7.661 ; 7.935 ; 8.673  ; 8.940  ;
; SW[8]      ; LEDR[8]     ; 7.516 ; 8.042 ; 8.689  ; 8.814  ;
; SW[8]      ; LEDR[9]     ; 9.214 ; 9.894 ; 10.372 ; 10.676 ;
; SW[8]      ; LEDR[10]    ; 6.643 ; 7.241 ; 7.952  ; 7.853  ;
; SW[8]      ; LEDR[11]    ; 7.037 ; 7.503 ; 8.203  ; 8.286  ;
; SW[8]      ; LEDR[12]    ; 7.658 ; 8.147 ; 8.793  ; 8.944  ;
; SW[8]      ; LEDR[13]    ; 5.958 ; 6.309 ; 7.115  ; 7.095  ;
; SW[8]      ; LEDR[14]    ; 7.304 ; 7.759 ; 8.464  ; 8.544  ;
; SW[8]      ; LEDR[15]    ; 7.100 ; 7.531 ; 8.250  ; 8.323  ;
; SW[9]      ; LEDR[0]     ; 6.326 ; 6.569 ; 7.317  ; 7.505  ;
; SW[9]      ; LEDR[1]     ; 6.918 ; 7.222 ; 7.955  ; 8.207  ;
; SW[9]      ; LEDR[2]     ; 7.905 ; 8.281 ; 8.948  ; 9.317  ;
; SW[9]      ; LEDR[3]     ; 8.289 ; 8.714 ; 9.303  ; 9.688  ;
; SW[9]      ; LEDR[4]     ; 6.705 ; 6.953 ; 7.687  ; 7.956  ;
; SW[9]      ; LEDR[5]     ; 6.722 ; 6.988 ; 7.677  ; 7.943  ;
; SW[9]      ; LEDR[6]     ; 6.770 ; 6.980 ; 7.743  ; 7.953  ;
; SW[9]      ; LEDR[7]     ; 7.624 ; 7.898 ; 8.623  ; 8.890  ;
; SW[9]      ; LEDR[8]     ; 7.679 ; 8.019 ; 8.689  ; 9.022  ;
; SW[9]      ; LEDR[9]     ; 9.514 ; 9.998 ; 10.507 ; 11.023 ;
; SW[9]      ; LEDR[10]    ; 6.798 ; 7.073 ; 7.773  ; 8.041  ;
; SW[9]      ; LEDR[11]    ; 7.043 ; 7.574 ; 8.319  ; 8.297  ;
; SW[9]      ; LEDR[12]    ; 7.938 ; 8.291 ; 8.976  ; 9.277  ;
; SW[9]      ; LEDR[13]    ; 6.101 ; 6.257 ; 7.047  ; 7.233  ;
; SW[9]      ; LEDR[14]    ; 7.457 ; 7.716 ; 8.433  ; 8.724  ;
; SW[9]      ; LEDR[15]    ; 7.233 ; 7.518 ; 8.254  ; 8.487  ;
+------------+-------------+-------+-------+--------+--------+


+------------------------------------------------------------+
; Minimum Propagation Delay                                  ;
+------------+-------------+-------+-------+--------+--------+
; Input Port ; Output Port ; RR    ; RF    ; FR     ; FF     ;
+------------+-------------+-------+-------+--------+--------+
; KEY[1]     ; LEDG[0]     ; 6.197 ; 6.345 ; 7.525  ; 6.806  ;
; KEY[1]     ; LEDG[1]     ;       ; 7.368 ; 8.575  ;        ;
; KEY[1]     ; LEDG[2]     ; 6.993 ; 6.718 ; 7.900  ; 7.560  ;
; KEY[2]     ; LEDG[0]     ;       ; 6.260 ; 7.428  ;        ;
; KEY[2]     ; LEDG[1]     ;       ; 7.283 ; 8.478  ;        ;
; KEY[2]     ; LEDG[2]     ; 6.999 ; 6.821 ; 7.971  ; 7.545  ;
; KEY[3]     ; LEDG[0]     ; 6.195 ;       ;        ; 6.757  ;
; KEY[3]     ; LEDG[1]     ; 7.544 ; 6.947 ; 8.108  ; 8.019  ;
; KEY[3]     ; LEDG[2]     ;       ; 6.485 ; 7.601  ;        ;
; SW[8]      ; LEDR[0]     ; 5.981 ; 6.322 ; 7.082  ; 7.140  ;
; SW[8]      ; LEDR[1]     ; 6.393 ; 6.795 ; 7.484  ; 7.603  ;
; SW[8]      ; LEDR[2]     ; 7.588 ; 7.949 ; 8.584  ; 8.945  ;
; SW[8]      ; LEDR[3]     ; 7.547 ; 7.918 ; 8.523  ; 8.887  ;
; SW[8]      ; LEDR[4]     ; 6.425 ; 6.653 ; 7.389  ; 7.617  ;
; SW[8]      ; LEDR[5]     ; 6.465 ; 6.715 ; 7.408  ; 7.681  ;
; SW[8]      ; LEDR[6]     ; 6.349 ; 6.604 ; 7.361  ; 7.551  ;
; SW[8]      ; LEDR[7]     ; 7.221 ; 7.469 ; 8.171  ; 8.445  ;
; SW[8]      ; LEDR[8]     ; 7.238 ; 7.702 ; 8.338  ; 8.506  ;
; SW[8]      ; LEDR[9]     ; 8.905 ; 9.523 ; 9.997  ; 10.334 ;
; SW[8]      ; LEDR[10]    ; 6.400 ; 6.884 ; 7.605  ; 7.585  ;
; SW[8]      ; LEDR[11]    ; 6.779 ; 7.184 ; 7.880  ; 8.000  ;
; SW[8]      ; LEDR[12]    ; 7.375 ; 7.825 ; 8.466  ; 8.634  ;
; SW[8]      ; LEDR[13]    ; 5.742 ; 6.041 ; 6.842  ; 6.857  ;
; SW[8]      ; LEDR[14]    ; 7.035 ; 7.436 ; 8.130  ; 8.248  ;
; SW[8]      ; LEDR[15]    ; 6.876 ; 7.270 ; 7.980  ; 8.074  ;
; SW[9]      ; LEDR[0]     ; 6.097 ; 6.183 ; 6.939  ; 7.253  ;
; SW[9]      ; LEDR[1]     ; 6.663 ; 6.809 ; 7.545  ; 7.923  ;
; SW[9]      ; LEDR[2]     ; 7.452 ; 7.800 ; 8.427  ; 8.798  ;
; SW[9]      ; LEDR[3]     ; 7.897 ; 8.276 ; 8.918  ; 9.297  ;
; SW[9]      ; LEDR[4]     ; 6.035 ; 6.255 ; 6.983  ; 7.196  ;
; SW[9]      ; LEDR[5]     ; 6.456 ; 6.719 ; 7.403  ; 7.666  ;
; SW[9]      ; LEDR[6]     ; 6.063 ; 6.311 ; 7.050  ; 7.211  ;
; SW[9]      ; LEDR[7]     ; 7.313 ; 7.577 ; 8.267  ; 8.531  ;
; SW[9]      ; LEDR[8]     ; 7.393 ; 7.706 ; 8.386  ; 8.707  ;
; SW[9]      ; LEDR[9]     ; 9.193 ; 9.533 ; 10.052 ; 10.667 ;
; SW[9]      ; LEDR[10]    ; 6.514 ; 6.491 ; 7.223  ; 7.717  ;
; SW[9]      ; LEDR[11]    ; 6.783 ; 7.060 ; 7.742  ; 8.012  ;
; SW[9]      ; LEDR[12]    ; 7.645 ; 7.839 ; 8.526  ; 8.954  ;
; SW[9]      ; LEDR[13]    ; 5.879 ; 5.900 ; 6.699  ; 6.990  ;
; SW[9]      ; LEDR[14]    ; 7.181 ; 7.302 ; 8.022  ; 8.422  ;
; SW[9]      ; LEDR[15]    ; 7.003 ; 7.130 ; 7.866  ; 8.232  ;
+------------+-------------+-------+-------+--------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                 ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                            ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.588 ; 1.523 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.703 ; 1.610 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.701 ; 1.608 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.701 ; 1.608 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.717 ; 1.624 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.696 ; 1.603 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.679 ; 1.586 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.588 ; 1.523 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.683 ; 1.590 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 1.688 ; 1.595 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 1.658 ; 1.565 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 1.691 ; 1.598 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 1.684 ; 1.591 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 1.717 ; 1.624 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 1.709 ; 1.616 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 1.717 ; 1.624 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 1.705 ; 1.612 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                         ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                            ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.334 ; 1.269 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.447 ; 1.354 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.445 ; 1.352 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.445 ; 1.352 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.461 ; 1.368 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.441 ; 1.348 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.424 ; 1.331 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.334 ; 1.269 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.428 ; 1.335 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 1.433 ; 1.340 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 1.404 ; 1.311 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 1.436 ; 1.343 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 1.429 ; 1.336 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 1.461 ; 1.368 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 1.453 ; 1.360 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 1.461 ; 1.368 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 1.449 ; 1.356 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                        ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                            ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.555     ; 1.620     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.642     ; 1.735     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.640     ; 1.733     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.640     ; 1.733     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.656     ; 1.749     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.635     ; 1.728     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.618     ; 1.711     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.555     ; 1.620     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.622     ; 1.715     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 1.627     ; 1.720     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 1.597     ; 1.690     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 1.630     ; 1.723     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 1.623     ; 1.716     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 1.656     ; 1.749     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 1.648     ; 1.741     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 1.656     ; 1.749     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 1.644     ; 1.737     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                            ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.300     ; 1.365     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.385     ; 1.478     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.383     ; 1.476     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.383     ; 1.476     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.399     ; 1.492     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.379     ; 1.472     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.362     ; 1.455     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.300     ; 1.365     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.366     ; 1.459     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 1.371     ; 1.464     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 1.342     ; 1.435     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 1.374     ; 1.467     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 1.367     ; 1.460     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 1.399     ; 1.492     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 1.391     ; 1.484     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 1.399     ; 1.492     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 1.387     ; 1.480     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                     ;
+-----------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                                       ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                                            ; 9.276  ; 0.181 ; 12.903   ; 0.490   ; 9.266               ;
;  CLOCK2_50                                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK3_50                                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK_50                                                                   ; 13.803 ; 0.791 ; N/A      ; N/A     ; 9.266               ;
;  altera_reserved_tck                                                        ; 47.059 ; 0.183 ; 48.092   ; 0.490   ; 49.302              ;
;  bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 9.276  ; 0.181 ; 12.903   ; 2.939   ; 9.709               ;
; Design-wide TNS                                                             ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK2_50                                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK3_50                                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                                                   ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                                                        ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+-----------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                           ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                            ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+
; SW[*]               ; CLOCK_50            ; 13.602 ; 14.406 ; Rise       ; CLOCK_50                                                                   ;
;  SW[12]             ; CLOCK_50            ; 13.602 ; 14.406 ; Rise       ; CLOCK_50                                                                   ;
;  SW[13]             ; CLOCK_50            ; 13.461 ; 13.868 ; Rise       ; CLOCK_50                                                                   ;
; altera_reserved_tdi ; altera_reserved_tck ; 3.672  ; 3.763  ; Rise       ; altera_reserved_tck                                                        ;
; altera_reserved_tms ; altera_reserved_tck ; 10.217 ; 10.282 ; Rise       ; altera_reserved_tck                                                        ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.426  ; 1.605  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.378  ; 1.557  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.374  ; 1.553  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.363  ; 1.542  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.389  ; 1.568  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.353  ; 1.532  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.377  ; 1.556  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.387  ; 1.566  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.344  ; 1.523  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.371  ; 1.550  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.381  ; 1.560  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.400  ; 1.579  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.400  ; 1.579  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.380  ; 1.559  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.426  ; 1.605  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.408  ; 1.587  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.401  ; 1.580  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.350  ; 1.529  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.361  ; 1.540  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.366  ; 1.545  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.373  ; 1.552  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.363  ; 1.542  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.392  ; 1.571  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.360  ; 1.539  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.346  ; 1.525  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.341  ; 1.520  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.305  ; 1.484  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.335  ; 1.514  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.335  ; 1.514  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.314  ; 1.493  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.328  ; 1.507  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.344  ; 1.523  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.371  ; 1.550  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SW[*]               ; CLOCK_50            ; 12.913 ; 13.605 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[12]             ; CLOCK_50            ; 12.913 ; 13.605 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[13]             ; CLOCK_50            ; 12.660 ; 13.179 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                            ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                            ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+
; SW[*]               ; CLOCK_50            ; -5.486 ; -6.426 ; Rise       ; CLOCK_50                                                                   ;
;  SW[12]             ; CLOCK_50            ; -5.677 ; -6.580 ; Rise       ; CLOCK_50                                                                   ;
;  SW[13]             ; CLOCK_50            ; -5.486 ; -6.426 ; Rise       ; CLOCK_50                                                                   ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.017  ; -0.294 ; Rise       ; altera_reserved_tck                                                        ;
; altera_reserved_tms ; altera_reserved_tck ; -1.778 ; -1.991 ; Rise       ; altera_reserved_tck                                                        ;
; DRAM_DQ[*]          ; CLOCK_50            ; -0.329 ; -0.725 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.399 ; -0.802 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.394 ; -0.795 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.384 ; -0.786 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.408 ; -0.809 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.374 ; -0.776 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.396 ; -0.799 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.406 ; -0.809 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.370 ; -0.766 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.394 ; -0.794 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.404 ; -0.804 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.421 ; -0.822 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.423 ; -0.825 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.401 ; -0.802 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.448 ; -0.849 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.429 ; -0.832 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.424 ; -0.824 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.366 ; -0.772 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.378 ; -0.782 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.380 ; -0.786 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.389 ; -0.795 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.379 ; -0.785 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.409 ; -0.815 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.376 ; -0.782 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.363 ; -0.769 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.364 ; -0.764 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.329 ; -0.725 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.359 ; -0.755 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.359 ; -0.755 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.340 ; -0.736 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.348 ; -0.749 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.370 ; -0.766 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.392 ; -0.793 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SW[*]               ; CLOCK_50            ; -3.622 ; -4.598 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[12]             ; CLOCK_50            ; -3.856 ; -4.698 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SW[13]             ; CLOCK_50            ; -3.622 ; -4.598 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                 ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                            ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+
; LEDR[*]             ; CLOCK_50            ; 14.914 ; 14.970 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[0]            ; CLOCK_50            ; 9.516  ; 9.625  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[1]            ; CLOCK_50            ; 10.177 ; 10.304 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[2]            ; CLOCK_50            ; 12.240 ; 12.237 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[3]            ; CLOCK_50            ; 13.265 ; 13.326 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[4]            ; CLOCK_50            ; 10.466 ; 10.531 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[5]            ; CLOCK_50            ; 12.357 ; 12.322 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[6]            ; CLOCK_50            ; 10.612 ; 10.618 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[7]            ; CLOCK_50            ; 12.400 ; 12.078 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[8]            ; CLOCK_50            ; 12.367 ; 12.313 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[9]            ; CLOCK_50            ; 14.914 ; 14.970 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[10]           ; CLOCK_50            ; 10.924 ; 11.023 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[11]           ; CLOCK_50            ; 11.357 ; 11.349 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[12]           ; CLOCK_50            ; 12.417 ; 12.175 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[13]           ; CLOCK_50            ; 9.137  ; 9.163  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[14]           ; CLOCK_50            ; 12.097 ; 11.871 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[15]           ; CLOCK_50            ; 10.664 ; 10.858 ; Rise       ; CLOCK_50                                                                   ;
; altera_reserved_tdo ; altera_reserved_tck ; 16.461 ; 17.152 ; Fall       ; altera_reserved_tck                                                        ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 3.267  ; 3.169  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.258  ; 3.160  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.189  ; 3.091  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.036  ; 2.944  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.267  ; 3.169  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.199  ; 3.101  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.214  ; 3.116  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.072  ; 2.980  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 3.097  ; 3.005  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.217  ; 3.119  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.212  ; 3.114  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 3.109  ; 3.017  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.240  ; 3.142  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.205  ; 3.107  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 3.264  ; 3.166  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 7.054  ; 7.103  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 7.054  ; 7.103  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 6.078  ; 6.130  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 5.666  ; 5.697  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 6.067  ; 6.105  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.268  ; 3.170  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.285  ; 3.187  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.295  ; 3.197  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.298  ; 3.200  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 6.024  ; 6.071  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 6.034  ; 6.081  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 5.737  ; 5.776  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 6.426  ; 6.464  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.282  ; 3.184  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.294  ; 3.196  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 3.107  ; 3.015  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.280  ; 3.182  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 5.782  ; 5.765  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 6.133  ; 6.121  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 6.172  ; 6.150  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 6.131  ; 6.121  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 3.237  ; 3.139  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 3.208  ; 3.110  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 3.241  ; 3.143  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 3.214  ; 3.116  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 5.994  ; 6.041  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 6.386  ; 6.372  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 6.416  ; 6.402  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 6.416  ; 6.402  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 3.268  ; 3.170  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 3.254  ; 3.156  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 3.298  ; 3.200  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 3.291  ; 3.193  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 3.281  ; 3.183  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 3.281  ; 3.183  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.215  ; 3.117  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 3.240  ; 3.142  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 3.082  ; 2.990  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.222  ; 3.124  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 3.201  ; 3.103  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.277 ;        ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.352 ; Fall       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                         ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                            ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+
; LEDR[*]             ; CLOCK_50            ; 4.350  ; 4.511  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[0]            ; CLOCK_50            ; 4.585  ; 4.789  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[1]            ; CLOCK_50            ; 4.883  ; 5.146  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[2]            ; CLOCK_50            ; 5.827  ; 6.192  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[3]            ; CLOCK_50            ; 6.038  ; 6.413  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[4]            ; CLOCK_50            ; 4.831  ; 5.055  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[5]            ; CLOCK_50            ; 5.100  ; 5.367  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[6]            ; CLOCK_50            ; 4.733  ; 4.949  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[7]            ; CLOCK_50            ; 5.836  ; 6.104  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[8]            ; CLOCK_50            ; 5.719  ; 6.038  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[9]            ; CLOCK_50            ; 7.382  ; 7.862  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[10]           ; CLOCK_50            ; 4.897  ; 5.129  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[11]           ; CLOCK_50            ; 5.271  ; 5.539  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[12]           ; CLOCK_50            ; 5.863  ; 6.175  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[13]           ; CLOCK_50            ; 4.350  ; 4.511  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[14]           ; CLOCK_50            ; 5.522  ; 5.784  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[15]           ; CLOCK_50            ; 5.365  ; 5.612  ; Rise       ; CLOCK_50                                                                   ;
; altera_reserved_tdo ; altera_reserved_tck ; 7.483  ; 8.057  ; Fall       ; altera_reserved_tck                                                        ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 1.349  ; 1.299  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 1.497  ; 1.426  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 1.436  ; 1.365  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 1.349  ; 1.299  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.519  ; 1.448  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 1.446  ; 1.375  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 1.460  ; 1.389  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.385  ; 1.335  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 1.410  ; 1.360  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 1.465  ; 1.394  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 1.460  ; 1.389  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 1.419  ; 1.369  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 1.484  ; 1.413  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 1.453  ; 1.382  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 1.511  ; 1.440  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.420  ; 1.370  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.467  ; 3.271  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 2.923  ; 2.793  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.702  ; 2.600  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 2.930  ; 2.793  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.513  ; 1.442  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.531  ; 1.460  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.541  ; 1.470  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.537  ; 1.466  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.896  ; 2.768  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 2.906  ; 2.778  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 2.758  ; 2.651  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.124  ; 2.960  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.527  ; 1.456  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.540  ; 1.469  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.420  ; 1.370  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.524  ; 1.453  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 2.746  ; 2.628  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 2.944  ; 2.802  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 2.975  ; 2.822  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 2.944  ; 2.804  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.489  ; 1.418  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.460  ; 1.389  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.492  ; 1.421  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.465  ; 1.394  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 2.866  ; 2.738  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 3.109  ; 2.951  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 3.139  ; 2.981  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 3.139  ; 2.981  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.507  ; 1.436  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.499  ; 1.428  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.537  ; 1.466  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.535  ; 1.464  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 1.399  ; 1.349  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 1.525  ; 1.454  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 1.463  ; 1.392  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 1.490  ; 1.419  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 1.399  ; 1.349  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 1.470  ; 1.399  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 1.449  ; 1.378  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.887 ;        ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.941 ; Fall       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; KEY[1]     ; LEDG[0]     ; 12.252 ; 13.091 ; 13.703 ; 12.695 ;
; KEY[1]     ; LEDG[1]     ;        ; 15.868 ; 16.166 ;        ;
; KEY[1]     ; LEDG[2]     ; 13.545 ; 14.198 ; 14.536 ; 14.247 ;
; KEY[2]     ; LEDG[0]     ;        ; 12.915 ; 13.539 ;        ;
; KEY[2]     ; LEDG[1]     ;        ; 15.692 ; 16.002 ;        ;
; KEY[2]     ; LEDG[2]     ; 13.603 ; 14.022 ; 14.372 ; 14.263 ;
; KEY[3]     ; LEDG[0]     ; 12.141 ;        ;        ; 12.617 ;
; KEY[3]     ; LEDG[1]     ; 14.604 ; 14.300 ; 14.575 ; 15.394 ;
; KEY[3]     ; LEDG[2]     ;        ; 13.238 ; 13.569 ;        ;
; SW[8]      ; LEDR[0]     ; 12.013 ; 12.435 ; 13.019 ; 12.712 ;
; SW[8]      ; LEDR[1]     ; 12.904 ; 13.353 ; 13.869 ; 13.582 ;
; SW[8]      ; LEDR[2]     ; 15.566 ; 15.572 ; 16.218 ; 16.215 ;
; SW[8]      ; LEDR[3]     ; 16.035 ; 16.047 ; 16.626 ; 16.629 ;
; SW[8]      ; LEDR[4]     ; 13.266 ; 13.259 ; 13.899 ; 13.964 ;
; SW[8]      ; LEDR[5]     ; 13.599 ; 13.562 ; 14.223 ; 14.195 ;
; SW[8]      ; LEDR[6]     ; 13.149 ; 13.155 ; 13.735 ; 13.760 ;
; SW[8]      ; LEDR[7]     ; 15.197 ; 14.884 ; 15.872 ; 15.550 ;
; SW[8]      ; LEDR[8]     ; 14.830 ; 15.105 ; 15.850 ; 15.291 ;
; SW[8]      ; LEDR[9]     ; 17.675 ; 18.080 ; 18.669 ; 18.282 ;
; SW[8]      ; LEDR[10]    ; 13.054 ; 13.777 ; 14.366 ; 13.636 ;
; SW[8]      ; LEDR[11]    ; 13.787 ; 14.108 ; 14.803 ; 14.313 ;
; SW[8]      ; LEDR[12]    ; 15.146 ; 15.227 ; 16.112 ; 15.455 ;
; SW[8]      ; LEDR[13]    ; 11.629 ; 12.001 ; 12.657 ; 12.246 ;
; SW[8]      ; LEDR[14]    ; 14.398 ; 14.555 ; 15.394 ; 14.756 ;
; SW[8]      ; LEDR[15]    ; 13.413 ; 13.939 ; 14.386 ; 14.157 ;
; SW[9]      ; LEDR[0]     ; 12.334 ; 12.452 ; 12.990 ; 12.997 ;
; SW[9]      ; LEDR[1]     ; 13.572 ; 13.697 ; 14.216 ; 14.242 ;
; SW[9]      ; LEDR[2]     ; 15.583 ; 15.589 ; 16.229 ; 16.226 ;
; SW[9]      ; LEDR[3]     ; 16.341 ; 16.402 ; 16.977 ; 16.932 ;
; SW[9]      ; LEDR[4]     ; 13.267 ; 13.261 ; 13.883 ; 13.948 ;
; SW[9]      ; LEDR[5]     ; 13.247 ; 13.217 ; 13.863 ; 13.835 ;
; SW[9]      ; LEDR[6]     ; 13.279 ; 13.285 ; 13.848 ; 13.861 ;
; SW[9]      ; LEDR[7]     ; 15.135 ; 14.822 ; 15.801 ; 15.479 ;
; SW[9]      ; LEDR[8]     ; 15.245 ; 15.100 ; 15.841 ; 15.687 ;
; SW[9]      ; LEDR[9]     ; 18.383 ; 18.360 ; 18.932 ; 18.968 ;
; SW[9]      ; LEDR[10]    ; 13.425 ; 13.439 ; 14.034 ; 14.039 ;
; SW[9]      ; LEDR[11]    ; 13.856 ; 14.313 ; 14.948 ; 14.364 ;
; SW[9]      ; LEDR[12]    ; 15.814 ; 15.570 ; 16.459 ; 16.116 ;
; SW[9]      ; LEDR[13]    ; 11.994 ; 11.941 ; 12.564 ; 12.567 ;
; SW[9]      ; LEDR[14]    ; 14.784 ; 14.512 ; 15.353 ; 15.140 ;
; SW[9]      ; LEDR[15]    ; 13.758 ; 13.952 ; 14.412 ; 14.507 ;
+------------+-------------+--------+--------+--------+--------+


+------------------------------------------------------------+
; Minimum Progagation Delay                                  ;
+------------+-------------+-------+-------+--------+--------+
; Input Port ; Output Port ; RR    ; RF    ; FR     ; FF     ;
+------------+-------------+-------+-------+--------+--------+
; KEY[1]     ; LEDG[0]     ; 6.197 ; 6.345 ; 7.525  ; 6.806  ;
; KEY[1]     ; LEDG[1]     ;       ; 7.368 ; 8.575  ;        ;
; KEY[1]     ; LEDG[2]     ; 6.993 ; 6.718 ; 7.900  ; 7.560  ;
; KEY[2]     ; LEDG[0]     ;       ; 6.260 ; 7.428  ;        ;
; KEY[2]     ; LEDG[1]     ;       ; 7.283 ; 8.478  ;        ;
; KEY[2]     ; LEDG[2]     ; 6.999 ; 6.821 ; 7.971  ; 7.545  ;
; KEY[3]     ; LEDG[0]     ; 6.195 ;       ;        ; 6.757  ;
; KEY[3]     ; LEDG[1]     ; 7.544 ; 6.947 ; 8.108  ; 8.019  ;
; KEY[3]     ; LEDG[2]     ;       ; 6.485 ; 7.601  ;        ;
; SW[8]      ; LEDR[0]     ; 5.981 ; 6.322 ; 7.082  ; 7.140  ;
; SW[8]      ; LEDR[1]     ; 6.393 ; 6.795 ; 7.484  ; 7.603  ;
; SW[8]      ; LEDR[2]     ; 7.588 ; 7.949 ; 8.584  ; 8.945  ;
; SW[8]      ; LEDR[3]     ; 7.547 ; 7.918 ; 8.523  ; 8.887  ;
; SW[8]      ; LEDR[4]     ; 6.425 ; 6.653 ; 7.389  ; 7.617  ;
; SW[8]      ; LEDR[5]     ; 6.465 ; 6.715 ; 7.408  ; 7.681  ;
; SW[8]      ; LEDR[6]     ; 6.349 ; 6.604 ; 7.361  ; 7.551  ;
; SW[8]      ; LEDR[7]     ; 7.221 ; 7.469 ; 8.171  ; 8.445  ;
; SW[8]      ; LEDR[8]     ; 7.238 ; 7.702 ; 8.338  ; 8.506  ;
; SW[8]      ; LEDR[9]     ; 8.905 ; 9.523 ; 9.997  ; 10.334 ;
; SW[8]      ; LEDR[10]    ; 6.400 ; 6.884 ; 7.605  ; 7.585  ;
; SW[8]      ; LEDR[11]    ; 6.779 ; 7.184 ; 7.880  ; 8.000  ;
; SW[8]      ; LEDR[12]    ; 7.375 ; 7.825 ; 8.466  ; 8.634  ;
; SW[8]      ; LEDR[13]    ; 5.742 ; 6.041 ; 6.842  ; 6.857  ;
; SW[8]      ; LEDR[14]    ; 7.035 ; 7.436 ; 8.130  ; 8.248  ;
; SW[8]      ; LEDR[15]    ; 6.876 ; 7.270 ; 7.980  ; 8.074  ;
; SW[9]      ; LEDR[0]     ; 6.097 ; 6.183 ; 6.939  ; 7.253  ;
; SW[9]      ; LEDR[1]     ; 6.663 ; 6.809 ; 7.545  ; 7.923  ;
; SW[9]      ; LEDR[2]     ; 7.452 ; 7.800 ; 8.427  ; 8.798  ;
; SW[9]      ; LEDR[3]     ; 7.897 ; 8.276 ; 8.918  ; 9.297  ;
; SW[9]      ; LEDR[4]     ; 6.035 ; 6.255 ; 6.983  ; 7.196  ;
; SW[9]      ; LEDR[5]     ; 6.456 ; 6.719 ; 7.403  ; 7.666  ;
; SW[9]      ; LEDR[6]     ; 6.063 ; 6.311 ; 7.050  ; 7.211  ;
; SW[9]      ; LEDR[7]     ; 7.313 ; 7.577 ; 8.267  ; 8.531  ;
; SW[9]      ; LEDR[8]     ; 7.393 ; 7.706 ; 8.386  ; 8.707  ;
; SW[9]      ; LEDR[9]     ; 9.193 ; 9.533 ; 10.052 ; 10.667 ;
; SW[9]      ; LEDR[10]    ; 6.514 ; 6.491 ; 7.223  ; 7.717  ;
; SW[9]      ; LEDR[11]    ; 6.783 ; 7.060 ; 7.742  ; 8.012  ;
; SW[9]      ; LEDR[12]    ; 7.645 ; 7.839 ; 8.526  ; 8.954  ;
; SW[9]      ; LEDR[13]    ; 5.879 ; 5.900 ; 6.699  ; 6.990  ;
; SW[9]      ; LEDR[14]    ; 7.181 ; 7.302 ; 8.022  ; 8.422  ;
; SW[9]      ; LEDR[15]    ; 7.003 ; 7.130 ; 7.866  ; 8.232  ;
+------------+-------------+-------+-------+--------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK2_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK3_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[10]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[11]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[14]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[15]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[16]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[0]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[1]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[2]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[3]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[4]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[5]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[6]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[7]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[8]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[9]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[10]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[11]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[12]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[13]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[14]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[15]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[16]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[17]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[18]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[19]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[20]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[21]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[22]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[23]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[24]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[25]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[26]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[27]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[28]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[29]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[30]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[31]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[32]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[33]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[34]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[35]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[16]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[17]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[18]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[19]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[20]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[21]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[22]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[23]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[24]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[25]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[26]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[27]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[28]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[29]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[30]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[31]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[2]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[3]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[9]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[8]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[4]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[5]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[6]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[7]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[12]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[13]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[17]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.33e-08 V                   ; 3.11 V              ; -0.0128 V           ; 0.235 V                              ; 0.229 V                              ; 6.79e-10 s                  ; 1.6e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.33e-08 V                  ; 3.11 V             ; -0.0128 V          ; 0.235 V                             ; 0.229 V                             ; 6.79e-10 s                 ; 1.6e-09 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.152 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.152 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.00287 V          ; 0.055 V                              ; 0.123 V                              ; 8.59e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.00287 V         ; 0.055 V                             ; 0.123 V                             ; 8.59e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.95e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.95e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.258 V            ; 0.41 V                               ; 0.318 V                              ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.258 V           ; 0.41 V                              ; 0.318 V                             ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                       ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                                 ; To Clock                                                                   ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                        ; altera_reserved_tck                                                        ; 841        ; 0        ; 23       ; 2        ;
; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; altera_reserved_tck                                                        ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 4965       ; 0        ; 0        ; 0        ;
; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50                                                                   ; 1872       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                        ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                                 ; To Clock                                                                   ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                        ; altera_reserved_tck                                                        ; 841        ; 0        ; 23       ; 2        ;
; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; altera_reserved_tck                                                        ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 4965       ; 0        ; 0        ; 0        ;
; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50                                                                   ; 1872       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                  ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                 ; To Clock                                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                                        ; altera_reserved_tck                                                        ; 56       ; 0        ; 2        ; 0        ;
; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 285      ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                   ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                 ; To Clock                                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                                        ; altera_reserved_tck                                                        ; 56       ; 0        ; 2        ; 0        ;
; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 285      ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 4     ; 4    ;
; Unconstrained Input Ports       ; 47    ; 47   ;
; Unconstrained Input Port Paths  ; 448   ; 448  ;
; Unconstrained Output Ports      ; 81    ; 81   ;
; Unconstrained Output Port Paths ; 194   ; 194  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Mon Apr 22 23:35:12 2013
Info: Command: quartus_sta bitTest -c bitTest
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Warning (335093): TimeQuest Timing Analyzer is analyzing 11 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Warning (332174): Ignored filter at qsta_default_script.tcl(1028): *|alt_jtag_atlantic:*|jupdate could not be matched with a register
Warning (332174): Ignored filter at qsta_default_script.tcl(1028): *|alt_jtag_atlantic:*|jupdate1* could not be matched with a register
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <from> is an empty collection
    Info (332050): read_sdc
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <to> is an empty collection
Warning (332174): Ignored filter at qsta_default_script.tcl(1028): *|alt_jtag_atlantic:*|read could not be matched with a register
Warning (332174): Ignored filter at qsta_default_script.tcl(1028): *|alt_jtag_atlantic:*|read1* could not be matched with a register
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <from> is an empty collection
    Info (332050): read_sdc
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <to> is an empty collection
Warning (332174): Ignored filter at qsta_default_script.tcl(1028): *|alt_jtag_atlantic:*|read_req could not be matched with a register
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <from> is an empty collection
    Info (332050): read_sdc
Warning (332174): Ignored filter at qsta_default_script.tcl(1028): *|alt_jtag_atlantic:*|rvalid0* could not be matched with a register
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <to> is an empty collection
    Info (332050): read_sdc
Warning (332174): Ignored filter at qsta_default_script.tcl(1028): *|alt_jtag_atlantic:*|wdata[*] could not be matched with a register
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <from> is an empty collection
    Info (332050): read_sdc
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <from> is an empty collection
    Info (332050): read_sdc
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <from> is an empty collection
    Info (332050): read_sdc
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <from> is an empty collection
    Info (332050): read_sdc
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <from> is an empty collection
    Info (332050): read_sdc
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <from> is an empty collection
    Info (332050): read_sdc
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <from> is an empty collection
    Info (332050): read_sdc
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <from> is an empty collection
    Info (332050): read_sdc
Warning (332174): Ignored filter at qsta_default_script.tcl(1028): *|alt_jtag_atlantic:*|t_pause* could not be matched with a register
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <to> is an empty collection
    Info (332050): read_sdc
Info (332104): Reading SDC File: 'qsysOUt/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'bitTest.SDC'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]} {bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]} -phase -54.00 -duty_cycle 50.00 -name {bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[1]} {bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: KEY[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: SW[12] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ArbiterStateMachineNew:arb|current_state.state_idle was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ArbiterStateMachineNew:arb|current_state.state_dw was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 9.276
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.276         0.000 bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    13.803         0.000 CLOCK_50 
    Info (332119):    47.059         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.401         0.000 bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):     0.405         0.000 altera_reserved_tck 
    Info (332119):     2.054         0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 12.903
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    12.903         0.000 bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    48.092         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.004
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.004         0.000 altera_reserved_tck 
    Info (332119):     5.813         0.000 bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.681
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.681         0.000 CLOCK_50 
    Info (332119):     9.709         0.000 bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    16.000         0.000 CLOCK2_50 
    Info (332119):    16.000         0.000 CLOCK3_50 
    Info (332119):    49.548         0.000 altera_reserved_tck 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: KEY[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: SW[12] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ArbiterStateMachineNew:arb|current_state.state_idle was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ArbiterStateMachineNew:arb|current_state.state_dw was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 9.925
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.925         0.000 bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    14.135         0.000 CLOCK_50 
    Info (332119):    47.392         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.353
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.353         0.000 bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):     0.355         0.000 altera_reserved_tck 
    Info (332119):     1.945         0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 13.427
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    13.427         0.000 bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    48.384         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.906
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.906         0.000 altera_reserved_tck 
    Info (332119):     5.179         0.000 bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.688
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.688         0.000 CLOCK_50 
    Info (332119):     9.709         0.000 bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    16.000         0.000 CLOCK2_50 
    Info (332119):    16.000         0.000 CLOCK3_50 
    Info (332119):    49.477         0.000 altera_reserved_tck 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: KEY[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: SW[12] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ArbiterStateMachineNew:arb|current_state.state_idle was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ArbiterStateMachineNew:arb|current_state.state_dw was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 14.172
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    14.172         0.000 bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    16.796         0.000 CLOCK_50 
    Info (332119):    48.960         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.181
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.181         0.000 bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):     0.183         0.000 altera_reserved_tck 
    Info (332119):     0.791         0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 16.219
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    16.219         0.000 bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    49.385         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.490
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.490         0.000 altera_reserved_tck 
    Info (332119):     2.939         0.000 bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.266
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.266         0.000 CLOCK_50 
    Info (332119):     9.753         0.000 bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    16.000         0.000 CLOCK2_50 
    Info (332119):    16.000         0.000 CLOCK3_50 
    Info (332119):    49.302         0.000 altera_reserved_tck 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 36 warnings
    Info: Peak virtual memory: 426 megabytes
    Info: Processing ended: Mon Apr 22 23:35:19 2013
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:06


