# 1 "arch/arm64/boot/dts/hisilicon/hi6220-hikey.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm64/boot/dts/hisilicon/hi6220-hikey.dts"







/dts-v1/;


/memreserve/ 0x05e00000 0x00100000;

# 1 "arch/arm64/boot/dts/hisilicon/hi6220.dtsi" 1






# 1 "./arch/arm64/boot/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 1







# 1 "./arch/arm64/boot/dts/include/dt-bindings/interrupt-controller/irq.h" 1
# 9 "./arch/arm64/boot/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 2
# 8 "arch/arm64/boot/dts/hisilicon/hi6220.dtsi" 2
# 1 "./arch/arm64/boot/dts/include/dt-bindings/clock/hi6220-clock.h" 1
# 9 "arch/arm64/boot/dts/hisilicon/hi6220.dtsi" 2

/ {
 compatible = "hisilicon,hi6220";
 interrupt-parent = <&gic>;
 #address-cells = <2>;
 #size-cells = <2>;

 psci {
  compatible = "arm,psci-0.2";
  method = "smc";
 };

 cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  cpu-map {
   cluster0 {
    core0 {
     cpu = <&cpu0>;
    };
    core1 {
     cpu = <&cpu1>;
    };
    core2 {
     cpu = <&cpu2>;
    };
    core3 {
     cpu = <&cpu3>;
    };
   };
   cluster1 {
    core0 {
     cpu = <&cpu4>;
    };
    core1 {
     cpu = <&cpu5>;
    };
    core2 {
     cpu = <&cpu6>;
    };
    core3 {
     cpu = <&cpu7>;
    };
   };
  };

  cpu0: cpu@0 {
   compatible = "arm,cortex-a53", "arm,armv8";
   device_type = "cpu";
   reg = <0x0 0x0>;
   enable-method = "psci";
  };

  cpu1: cpu@1 {
   compatible = "arm,cortex-a53", "arm,armv8";
   device_type = "cpu";
   reg = <0x0 0x1>;
   enable-method = "psci";
  };

  cpu2: cpu@2 {
   compatible = "arm,cortex-a53", "arm,armv8";
   device_type = "cpu";
   reg = <0x0 0x2>;
   enable-method = "psci";
  };

  cpu3: cpu@3 {
   compatible = "arm,cortex-a53", "arm,armv8";
   device_type = "cpu";
   reg = <0x0 0x3>;
   enable-method = "psci";
  };

  cpu4: cpu@100 {
   compatible = "arm,cortex-a53", "arm,armv8";
   device_type = "cpu";
   reg = <0x0 0x100>;
   enable-method = "psci";
  };

  cpu5: cpu@101 {
   compatible = "arm,cortex-a53", "arm,armv8";
   device_type = "cpu";
   reg = <0x0 0x101>;
   enable-method = "psci";
  };

  cpu6: cpu@102 {
   compatible = "arm,cortex-a53", "arm,armv8";
   device_type = "cpu";
   reg = <0x0 0x102>;
   enable-method = "psci";
  };

  cpu7: cpu@103 {
   compatible = "arm,cortex-a53", "arm,armv8";
   device_type = "cpu";
   reg = <0x0 0x103>;
   enable-method = "psci";
  };
 };

 gic: interrupt-controller@f6801000 {
  compatible = "arm,gic-400";
  reg = <0x0 0xf6801000 0 0x1000>,
        <0x0 0xf6802000 0 0x2000>,
        <0x0 0xf6804000 0 0x2000>,
        <0x0 0xf6806000 0 0x2000>;
  #address-cells = <0>;
  #interrupt-cells = <3>;
  interrupt-controller;
  interrupts = <1 9 ((((1 << (8)) - 1) << 8) | 4)>;
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupt-parent = <&gic>;
  interrupts = <1 13 ((((1 << (8)) - 1) << 8) | 8)>,
        <1 14 ((((1 << (8)) - 1) << 8) | 8)>,
        <1 11 ((((1 << (8)) - 1) << 8) | 8)>,
        <1 10 ((((1 << (8)) - 1) << 8) | 8)>;
 };

 soc {
  compatible = "simple-bus";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  ao_ctrl: ao_ctrl@f7800000 {
   compatible = "hisilicon,hi6220-aoctrl", "syscon";
   reg = <0x0 0xf7800000 0x0 0x2000>;
   #clock-cells = <1>;
  };

  sys_ctrl: sys_ctrl@f7030000 {
   compatible = "hisilicon,hi6220-sysctrl", "syscon";
   reg = <0x0 0xf7030000 0x0 0x2000>;
   #clock-cells = <1>;
   #reset-cells = <1>;
  };

  media_ctrl: media_ctrl@f4410000 {
   compatible = "hisilicon,hi6220-mediactrl", "syscon";
   reg = <0x0 0xf4410000 0x0 0x1000>;
   #clock-cells = <1>;
  };

  pm_ctrl: pm_ctrl@f7032000 {
   compatible = "hisilicon,hi6220-pmctrl", "syscon";
   reg = <0x0 0xf7032000 0x0 0x1000>;
   #clock-cells = <1>;
  };

  uart0: uart@f8015000 {
   compatible = "arm,pl011", "arm,primecell";
   reg = <0x0 0xf8015000 0x0 0x1000>;
   interrupts = <0 36 4>;
   clocks = <&ao_ctrl 36>,
     <&ao_ctrl 36>;
   clock-names = "uartclk", "apb_pclk";
  };

  uart1: uart@f7111000 {
   compatible = "arm,pl011", "arm,primecell";
   reg = <0x0 0xf7111000 0x0 0x1000>;
   interrupts = <0 37 4>;
   clocks = <&sys_ctrl 17>,
     <&sys_ctrl 17>;
   clock-names = "uartclk", "apb_pclk";
   status = "disabled";
  };

  uart2: uart@f7112000 {
   compatible = "arm,pl011", "arm,primecell";
   reg = <0x0 0xf7112000 0x0 0x1000>;
   interrupts = <0 38 4>;
   clocks = <&sys_ctrl 18>,
     <&sys_ctrl 18>;
   clock-names = "uartclk", "apb_pclk";
   status = "disabled";
  };

  uart3: uart@f7113000 {
   compatible = "arm,pl011", "arm,primecell";
   reg = <0x0 0xf7113000 0x0 0x1000>;
   interrupts = <0 39 4>;
   clocks = <&sys_ctrl 19>,
     <&sys_ctrl 19>;
   clock-names = "uartclk", "apb_pclk";
  };

  uart4: uart@f7114000 {
   compatible = "arm,pl011", "arm,primecell";
   reg = <0x0 0xf7114000 0x0 0x1000>;
   interrupts = <0 40 4>;
   clocks = <&sys_ctrl 20>,
     <&sys_ctrl 20>;
   clock-names = "uartclk", "apb_pclk";
   status = "disabled";
  };
 };
};
# 14 "arch/arm64/boot/dts/hisilicon/hi6220-hikey.dts" 2

/ {
 model = "HiKey Development Board";
 compatible = "hisilicon,hi6220-hikey", "hisilicon,hi6220";

 aliases {
  serial0 = &uart0;
  serial1 = &uart1;
  serial2 = &uart2;
  serial3 = &uart3;
 };

 chosen {
  stdout-path = "serial3:115200n8";
 };

 memory@0 {
  device_type = "memory";
  reg = <0x0 0x0 0x0 0x40000000>;
 };

 firmware {
  optee {
   compatible = "linaro,optee-tz";
   method = "smc";
  };
 };
};

&uart2 {
 label = "LS-UART0";
};
&uart3 {
 label = "LS-UART1";
};
