// Seed: 2045723780
module module_0 #(
    parameter id_3 = 32'd63,
    parameter id_6 = 32'd60
) (
    id_1,
    id_2,
    _id_3,
    id_4
);
  output wire id_4;
  input wire _id_3;
  assign module_1.id_2 = 0;
  output wire id_2;
  output wire id_1;
  wire [1 : -1] id_5;
  parameter id_6 = -1;
  wire [id_3 : id_6  !=  id_6] id_7, id_8;
endmodule
module module_1 #(
    parameter id_14 = 32'd10
) (
    input wor id_0,
    output wor id_1,
    output tri1 id_2,
    output wand id_3,
    input tri id_4,
    input supply0 id_5,
    output tri0 id_6,
    output supply1 id_7,
    output tri id_8,
    output tri1 id_9,
    input supply1 id_10,
    output wire id_11
);
  wire \id_13 ;
  parameter id_14 = 1;
  tri1 id_15 = id_4 & id_15;
  defparam id_14.id_14 = -1;
  module_0 modCall_1 (
      \id_13 ,
      id_15,
      id_14,
      id_15
  );
endmodule
