INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Siews/Downloads/MODS/MODS.srcs/sources_1/new/slow_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slow_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Siews/Downloads/MODS/MODS.srcs/sim_1/new/slow_clock_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slow_clock_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Siews/Downloads/MODS/MODS.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
