{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604154636276 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604154636287 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 31 10:30:36 2020 " "Processing started: Sat Oct 31 10:30:36 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604154636287 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604154636287 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mejia_BNE -c mejia_BNE " "Command: quartus_map --read_settings_files=on --write_settings_files=off mejia_BNE -c mejia_BNE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604154636287 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1604154636907 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1604154636908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_bne.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_bne.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_BNE-arch " "Found design unit 1: mejia_BNE-arch" {  } { { "mejia_BNE.vhd" "" { Text "D:/Documents/Quartus Projects/Assignm3_BNE/mejia_BNE.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604154652898 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_BNE " "Found entity 1: mejia_BNE" {  } { { "mejia_BNE.vhd" "" { Text "D:/Documents/Quartus Projects/Assignm3_BNE/mejia_BNE.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604154652898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604154652898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_reg_32-arch " "Found design unit 1: mejia_reg_32-arch" {  } { { "register32.vhd" "" { Text "D:/Documents/Quartus Projects/Assignm3_BNE/register32.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604154652900 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_reg_32 " "Found entity 1: mejia_reg_32" {  } { { "register32.vhd" "" { Text "D:/Documents/Quartus Projects/Assignm3_BNE/register32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604154652900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604154652900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "offset16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file offset16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_offset-arch " "Found design unit 1: mejia_offset-arch" {  } { { "offset16.vhd" "" { Text "D:/Documents/Quartus Projects/Assignm3_BNE/offset16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604154652902 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_offset " "Found entity 1: mejia_offset" {  } { { "offset16.vhd" "" { Text "D:/Documents/Quartus Projects/Assignm3_BNE/offset16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604154652902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604154652902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_mux-arch " "Found design unit 1: mejia_mux-arch" {  } { { "mux2to1.vhd" "" { Text "D:/Documents/Quartus Projects/Assignm3_BNE/mux2to1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604154652904 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_mux " "Found entity 1: mejia_mux" {  } { { "mux2to1.vhd" "" { Text "D:/Documents/Quartus Projects/Assignm3_BNE/mux2to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604154652904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604154652904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extend32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_extend-arch " "Found design unit 1: mejia_extend-arch" {  } { { "extend32.vhd" "" { Text "D:/Documents/Quartus Projects/Assignm3_BNE/extend32.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604154652906 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_extend " "Found entity 1: mejia_extend" {  } { { "extend32.vhd" "" { Text "D:/Documents/Quartus Projects/Assignm3_BNE/extend32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604154652906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604154652906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_adder1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_adder1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_adder1-SYN " "Found design unit 1: mejia_adder1-SYN" {  } { { "mejia_adder1.vhd" "" { Text "D:/Documents/Quartus Projects/Assignm3_BNE/mejia_adder1.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604154652908 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_adder1 " "Found entity 1: mejia_adder1" {  } { { "mejia_adder1.vhd" "" { Text "D:/Documents/Quartus Projects/Assignm3_BNE/mejia_adder1.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604154652908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604154652908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_adder2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_adder2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_adder2-SYN " "Found design unit 1: mejia_adder2-SYN" {  } { { "mejia_adder2.vhd" "" { Text "D:/Documents/Quartus Projects/Assignm3_BNE/mejia_adder2.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604154652908 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_adder2 " "Found entity 1: mejia_adder2" {  } { { "mejia_adder2.vhd" "" { Text "D:/Documents/Quartus Projects/Assignm3_BNE/mejia_adder2.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604154652908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604154652908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_comparator-SYN " "Found design unit 1: mejia_comparator-SYN" {  } { { "mejia_comparator.vhd" "" { Text "D:/Documents/Quartus Projects/Assignm3_BNE/mejia_comparator.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604154652913 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_comparator " "Found entity 1: mejia_comparator" {  } { { "mejia_comparator.vhd" "" { Text "D:/Documents/Quartus Projects/Assignm3_BNE/mejia_comparator.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604154652913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604154652913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_bne_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_bne_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_BNE_tb-arch_tb " "Found design unit 1: mejia_BNE_tb-arch_tb" {  } { { "mejia_BNE_tb.vhd" "" { Text "D:/Documents/Quartus Projects/Assignm3_BNE/mejia_BNE_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604154652915 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_BNE_tb " "Found entity 1: mejia_BNE_tb" {  } { { "mejia_BNE_tb.vhd" "" { Text "D:/Documents/Quartus Projects/Assignm3_BNE/mejia_BNE_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604154652915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604154652915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_add-arch " "Found design unit 1: mejia_add-arch" {  } { { "mejia_add.vhd" "" { Text "D:/Documents/Quartus Projects/Assignm3_BNE/mejia_add.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604154652917 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_add " "Found entity 1: mejia_add" {  } { { "mejia_add.vhd" "" { Text "D:/Documents/Quartus Projects/Assignm3_BNE/mejia_add.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604154652917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604154652917 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mejia_BNE " "Elaborating entity \"mejia_BNE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1604154653421 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s0 mejia_BNE.vhd(72) " "VHDL Signal Declaration warning at mejia_BNE.vhd(72): used explicit default value for signal \"s0\" because signal was never assigned a value" {  } { { "mejia_BNE.vhd" "" { Text "D:/Documents/Quartus Projects/Assignm3_BNE/mejia_BNE.vhd" 72 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1604154653421 "|mejia_BNE"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cin mejia_BNE.vhd(82) " "VHDL Signal Declaration warning at mejia_BNE.vhd(82): used explicit default value for signal \"cin\" because signal was never assigned a value" {  } { { "mejia_BNE.vhd" "" { Text "D:/Documents/Quartus Projects/Assignm3_BNE/mejia_BNE.vhd" 82 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1604154653425 "|mejia_BNE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cout mejia_BNE.vhd(83) " "Verilog HDL or VHDL warning at mejia_BNE.vhd(83): object \"cout\" assigned a value but never read" {  } { { "mejia_BNE.vhd" "" { Text "D:/Documents/Quartus Projects/Assignm3_BNE/mejia_BNE.vhd" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604154653425 "|mejia_BNE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_reg_32 mejia_reg_32:REG_RS " "Elaborating entity \"mejia_reg_32\" for hierarchy \"mejia_reg_32:REG_RS\"" {  } { { "mejia_BNE.vhd" "REG_RS" { Text "D:/Documents/Quartus Projects/Assignm3_BNE/mejia_BNE.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604154653467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_comparator mejia_comparator:COMP_NOT_EQAUL " "Elaborating entity \"mejia_comparator\" for hierarchy \"mejia_comparator:COMP_NOT_EQAUL\"" {  } { { "mejia_BNE.vhd" "COMP_NOT_EQAUL" { Text "D:/Documents/Quartus Projects/Assignm3_BNE/mejia_BNE.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604154653536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare mejia_comparator:COMP_NOT_EQAUL\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"mejia_comparator:COMP_NOT_EQAUL\|lpm_compare:LPM_COMPARE_component\"" {  } { { "mejia_comparator.vhd" "LPM_COMPARE_component" { Text "D:/Documents/Quartus Projects/Assignm3_BNE/mejia_comparator.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604154653886 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mejia_comparator:COMP_NOT_EQAUL\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"mejia_comparator:COMP_NOT_EQAUL\|lpm_compare:LPM_COMPARE_component\"" {  } { { "mejia_comparator.vhd" "" { Text "D:/Documents/Quartus Projects/Assignm3_BNE/mejia_comparator.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604154653925 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mejia_comparator:COMP_NOT_EQAUL\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"mejia_comparator:COMP_NOT_EQAUL\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604154653937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604154653937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604154653937 ""}  } { { "mejia_comparator.vhd" "" { Text "D:/Documents/Quartus Projects/Assignm3_BNE/mejia_comparator.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604154653937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ktg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ktg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ktg " "Found entity 1: cmpr_ktg" {  } { { "db/cmpr_ktg.tdf" "" { Text "D:/Documents/Quartus Projects/Assignm3_BNE/db/cmpr_ktg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604154654255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604154654255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ktg mejia_comparator:COMP_NOT_EQAUL\|lpm_compare:LPM_COMPARE_component\|cmpr_ktg:auto_generated " "Elaborating entity \"cmpr_ktg\" for hierarchy \"mejia_comparator:COMP_NOT_EQAUL\|lpm_compare:LPM_COMPARE_component\|cmpr_ktg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604154654255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_offset mejia_offset:REG_16 " "Elaborating entity \"mejia_offset\" for hierarchy \"mejia_offset:REG_16\"" {  } { { "mejia_BNE.vhd" "REG_16" { Text "D:/Documents/Quartus Projects/Assignm3_BNE/mejia_BNE.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604154654319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_extend mejia_extend:SIGN_EXT " "Elaborating entity \"mejia_extend\" for hierarchy \"mejia_extend:SIGN_EXT\"" {  } { { "mejia_BNE.vhd" "SIGN_EXT" { Text "D:/Documents/Quartus Projects/Assignm3_BNE/mejia_BNE.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604154654342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_add mejia_add:ADDER1 " "Elaborating entity \"mejia_add\" for hierarchy \"mejia_add:ADDER1\"" {  } { { "mejia_BNE.vhd" "ADDER1" { Text "D:/Documents/Quartus Projects/Assignm3_BNE/mejia_BNE.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604154654380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_mux mejia_mux:MUX " "Elaborating entity \"mejia_mux\" for hierarchy \"mejia_mux:MUX\"" {  } { { "mejia_BNE.vhd" "MUX" { Text "D:/Documents/Quartus Projects/Assignm3_BNE/mejia_BNE.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604154654430 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1604154655855 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1604154656158 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1604154657153 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604154657153 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "302 " "Implemented 302 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "83 " "Implemented 83 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1604154657804 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1604154657804 ""} { "Info" "ICUT_CUT_TM_LCELLS" "187 " "Implemented 187 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1604154657804 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1604154657804 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604154657868 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 31 10:30:57 2020 " "Processing ended: Sat Oct 31 10:30:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604154657868 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604154657868 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604154657868 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604154657868 ""}
