$date
	Thu Jan 16 15:53:46 2025
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module mux_4_tb $end
$var wire 32 ! out [31:0] $end
$var reg 32 " in0 [31:0] $end
$var reg 32 # in1 [31:0] $end
$var reg 32 $ in2 [31:0] $end
$var reg 32 % in3 [31:0] $end
$var reg 2 & select [1:0] $end
$scope module mux $end
$var wire 32 ' in0 [31:0] $end
$var wire 32 ( in1 [31:0] $end
$var wire 32 ) in2 [31:0] $end
$var wire 32 * in3 [31:0] $end
$var wire 2 + select [1:0] $end
$var wire 32 , w2 [31:0] $end
$var wire 32 - w1 [31:0] $end
$var wire 32 . out [31:0] $end
$scope module first_bottom $end
$var wire 32 / in0 [31:0] $end
$var wire 32 0 in1 [31:0] $end
$var wire 1 1 select $end
$var wire 32 2 out [31:0] $end
$upscope $end
$scope module first_top $end
$var wire 32 3 in0 [31:0] $end
$var wire 32 4 in1 [31:0] $end
$var wire 1 5 select $end
$var wire 32 6 out [31:0] $end
$upscope $end
$scope module second $end
$var wire 32 7 in0 [31:0] $end
$var wire 32 8 in1 [31:0] $end
$var wire 1 9 select $end
$var wire 32 : out [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 :
09
b100 8
b1 7
b1 6
05
b10 4
b1 3
b100 2
01
b1000 0
b100 /
b1 .
b1 -
b100 ,
b0 +
b1000 *
b100 )
b10 (
b1 '
b0 &
b1000 %
b100 $
b10 #
b1 "
b1 !
$end
#100
b10 !
b10 .
b10 :
b10 -
b10 6
b10 7
15
b1 &
b1 +
#200
b1 -
b1 6
b1 7
b1000 ,
b1000 2
b1000 8
b1000 !
b1000 .
b1000 :
05
11
19
b10 &
b10 +
#300
b10 -
b10 6
b10 7
15
b11 &
b11 +
#400
b1 -
b1 6
b1 7
b100 ,
b100 2
b100 8
b1 !
b1 .
b1 :
05
01
09
b0 &
b0 +
