m255
K4
z2
!s12c _opt
Z0 !s99 nomlopt
!s11f vlog 2024.2 2024.05, May 20 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dD:/RTL_FPGA/VERILOG/aula36_wallace/sim_wallace_flux
T_opt
!s110 1747784368
V8laUEJ:=:iM<T]8UPcMSN2
04 16 4 work wallace_fluxo_tf fast 0
=1-ac675dfda9e9-682d12af-3ae-6770
R0
!s12f OEM25U2 
!s12b OEM100
!s124 OEM100
!s135 nogc
o-quiet -auto_acc_if_foreign -work work -L work -L pmi_work -L ovi_ecp5u +acc
Z2 tCvgOpt 0
n@_opt
OL;O;2024.2;79
vwallace_fluxo
2D:/RTL_FPGA/VERILOG/aula36_wallace/wallace_fluxo.v
!s110 1747784366
!i10b 1
!s100 <aX@U0OZ=QUY<129SS[lI0
IhhDF8f>QJj]I][A@3Pl`V2
R1
w1747784112
8D:/RTL_FPGA/VERILOG/aula36_wallace/wallace_fluxo.v
FD:/RTL_FPGA/VERILOG/aula36_wallace/wallace_fluxo.v
!i122 0
L0 45 64
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 OL;L;2024.2;79
r1
!s85 0
31
!s108 1747784366.000000
!s107 D:/RTL_FPGA/VERILOG/aula36_wallace/wallace_fluxo.v|
!s90 -reportprogress|300|+incdir+D:/RTL_FPGA/VERILOG/aula36_wallace|-work|work|D:/RTL_FPGA/VERILOG/aula36_wallace/wallace_fluxo.v|
!i113 0
Z5 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z6 !s92 +incdir+D:/RTL_FPGA/VERILOG/aula36_wallace -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vwallace_fluxo_tf
2D:/RTL_FPGA/VERILOG/aula36_wallace/wallace_fluxo_tf.v
!s110 1747784367
!i10b 1
!s100 7jXAS4`MD[f9Uomkz75nz2
ID>KGe<S5UlzDkE^2G2ON]1
R1
w1747784349
8D:/RTL_FPGA/VERILOG/aula36_wallace/wallace_fluxo_tf.v
FD:/RTL_FPGA/VERILOG/aula36_wallace/wallace_fluxo_tf.v
!i122 1
L0 18 46
R3
R4
r1
!s85 0
31
!s108 1747784367.000000
!s107 D:/RTL_FPGA/VERILOG/aula36_wallace/wallace_fluxo_tf.v|
!s90 -reportprogress|300|+incdir+D:/RTL_FPGA/VERILOG/aula36_wallace|-work|work|D:/RTL_FPGA/VERILOG/aula36_wallace/wallace_fluxo_tf.v|
!i113 0
R5
R6
R2
