module register #(parameter BITS = 3)
(
	input logic clk_i, rst_i,
	input logic [BITS-1:0] d,
	output logic [BITS-1:0] q
);

	// asynchronous reset
	always_ff @(posedge clk, posedge reset)
	if (reset) q <= 0;
	else       q <= d;
endmodule
