

================================================================
== Vitis HLS Report for 'compute_connectivity_mask_Pipeline_VITIS_LOOP_390_2'
================================================================
* Date:           Wed Nov  3 22:44:43 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.555 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       22|       22|  88.000 ns|  88.000 ns|   22|   22|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_390_2  |       20|       20|         3|          1|          1|    19|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.36>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_18, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_17, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_16, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_9, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_8, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_7, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_6, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_5, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.48ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i_5 = load i5 %i" [GAT_compute.cc:390]   --->   Operation 28 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 29 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.87ns)   --->   "%icmp_ln390 = icmp_eq  i5 %i_5, i5 19" [GAT_compute.cc:390]   --->   Operation 30 'icmp' 'icmp_ln390' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 19, i64 19, i64 19"   --->   Operation 31 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.87ns)   --->   "%add_ln390 = add i5 %i_5, i5 1" [GAT_compute.cc:390]   --->   Operation 32 'add' 'add_ln390' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln390 = br i1 %icmp_ln390, void %.split4, void %.preheader.preheader.preheader.exitStub" [GAT_compute.cc:390]   --->   Operation 33 'br' 'br_ln390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln391_cast = zext i5 %i_5" [GAT_compute.cc:390]   --->   Operation 34 'zext' 'trunc_ln391_cast' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln390 = specloopname void @_ssdm_op_SpecLoopName, void @empty_44" [GAT_compute.cc:390]   --->   Operation 35 'specloopname' 'specloopname_ln390' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%connectivity_mask_0_addr = getelementptr i32 %connectivity_mask_0, i64 0, i64 %trunc_ln391_cast" [GAT_compute.cc:391]   --->   Operation 36 'getelementptr' 'connectivity_mask_0_addr' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%connectivity_mask_1_addr = getelementptr i32 %connectivity_mask_1, i64 0, i64 %trunc_ln391_cast" [GAT_compute.cc:391]   --->   Operation 37 'getelementptr' 'connectivity_mask_1_addr' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%connectivity_mask_2_addr = getelementptr i32 %connectivity_mask_2, i64 0, i64 %trunc_ln391_cast" [GAT_compute.cc:391]   --->   Operation 38 'getelementptr' 'connectivity_mask_2_addr' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%connectivity_mask_3_addr = getelementptr i32 %connectivity_mask_3, i64 0, i64 %trunc_ln391_cast" [GAT_compute.cc:391]   --->   Operation 39 'getelementptr' 'connectivity_mask_3_addr' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%connectivity_mask_4_addr = getelementptr i32 %connectivity_mask_4, i64 0, i64 %trunc_ln391_cast" [GAT_compute.cc:391]   --->   Operation 40 'getelementptr' 'connectivity_mask_4_addr' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%connectivity_mask_5_addr = getelementptr i32 %connectivity_mask_5, i64 0, i64 %trunc_ln391_cast" [GAT_compute.cc:391]   --->   Operation 41 'getelementptr' 'connectivity_mask_5_addr' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%connectivity_mask_6_addr = getelementptr i32 %connectivity_mask_6, i64 0, i64 %trunc_ln391_cast" [GAT_compute.cc:391]   --->   Operation 42 'getelementptr' 'connectivity_mask_6_addr' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%connectivity_mask_7_addr = getelementptr i32 %connectivity_mask_7, i64 0, i64 %trunc_ln391_cast" [GAT_compute.cc:391]   --->   Operation 43 'getelementptr' 'connectivity_mask_7_addr' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%connectivity_mask_8_addr = getelementptr i32 %connectivity_mask_8, i64 0, i64 %trunc_ln391_cast" [GAT_compute.cc:391]   --->   Operation 44 'getelementptr' 'connectivity_mask_8_addr' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%connectivity_mask_9_addr = getelementptr i32 %connectivity_mask_9, i64 0, i64 %trunc_ln391_cast" [GAT_compute.cc:391]   --->   Operation 45 'getelementptr' 'connectivity_mask_9_addr' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%connectivity_mask_10_addr = getelementptr i32 %connectivity_mask_10, i64 0, i64 %trunc_ln391_cast" [GAT_compute.cc:391]   --->   Operation 46 'getelementptr' 'connectivity_mask_10_addr' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%connectivity_mask_11_addr = getelementptr i32 %connectivity_mask_11, i64 0, i64 %trunc_ln391_cast" [GAT_compute.cc:391]   --->   Operation 47 'getelementptr' 'connectivity_mask_11_addr' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%connectivity_mask_12_addr = getelementptr i32 %connectivity_mask_12, i64 0, i64 %trunc_ln391_cast" [GAT_compute.cc:391]   --->   Operation 48 'getelementptr' 'connectivity_mask_12_addr' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%connectivity_mask_13_addr = getelementptr i32 %connectivity_mask_13, i64 0, i64 %trunc_ln391_cast" [GAT_compute.cc:391]   --->   Operation 49 'getelementptr' 'connectivity_mask_13_addr' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%connectivity_mask_14_addr = getelementptr i32 %connectivity_mask_14, i64 0, i64 %trunc_ln391_cast" [GAT_compute.cc:391]   --->   Operation 50 'getelementptr' 'connectivity_mask_14_addr' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%connectivity_mask_15_addr = getelementptr i32 %connectivity_mask_15, i64 0, i64 %trunc_ln391_cast" [GAT_compute.cc:391]   --->   Operation 51 'getelementptr' 'connectivity_mask_15_addr' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%connectivity_mask_16_addr = getelementptr i32 %connectivity_mask_16, i64 0, i64 %trunc_ln391_cast" [GAT_compute.cc:391]   --->   Operation 52 'getelementptr' 'connectivity_mask_16_addr' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%connectivity_mask_17_addr = getelementptr i32 %connectivity_mask_17, i64 0, i64 %trunc_ln391_cast" [GAT_compute.cc:391]   --->   Operation 53 'getelementptr' 'connectivity_mask_17_addr' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%connectivity_mask_18_addr = getelementptr i32 %connectivity_mask_18, i64 0, i64 %trunc_ln391_cast" [GAT_compute.cc:391]   --->   Operation 54 'getelementptr' 'connectivity_mask_18_addr' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.87ns)   --->   "%switch_ln391 = switch i5 %i_5, void %branch418, i5 0, void %branch400, i5 1, void %branch401, i5 2, void %branch402, i5 3, void %branch403, i5 4, void %branch404, i5 5, void %branch405, i5 6, void %branch406, i5 7, void %branch407, i5 8, void %branch408, i5 9, void %branch409, i5 10, void %branch410, i5 11, void %branch411, i5 12, void %branch412, i5 13, void %branch413, i5 14, void %branch414, i5 15, void %branch415, i5 16, void %branch416, i5 17, void %branch417" [GAT_compute.cc:391]   --->   Operation 55 'switch' 'switch_ln391' <Predicate = (!icmp_ln390)> <Delay = 0.87>
ST_1 : Operation 56 [2/2] (1.35ns)   --->   "%connectivity_mask_17_load = load i7 %connectivity_mask_17_addr" [GAT_compute.cc:391]   --->   Operation 56 'load' 'connectivity_mask_17_load' <Predicate = (!icmp_ln390 & i_5 == 17)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 57 [2/2] (1.35ns)   --->   "%connectivity_mask_16_load = load i7 %connectivity_mask_16_addr" [GAT_compute.cc:391]   --->   Operation 57 'load' 'connectivity_mask_16_load' <Predicate = (!icmp_ln390 & i_5 == 16)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 58 [2/2] (1.35ns)   --->   "%connectivity_mask_15_load = load i7 %connectivity_mask_15_addr" [GAT_compute.cc:391]   --->   Operation 58 'load' 'connectivity_mask_15_load' <Predicate = (!icmp_ln390 & i_5 == 15)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 59 [2/2] (1.35ns)   --->   "%connectivity_mask_14_load = load i7 %connectivity_mask_14_addr" [GAT_compute.cc:391]   --->   Operation 59 'load' 'connectivity_mask_14_load' <Predicate = (!icmp_ln390 & i_5 == 14)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 60 [2/2] (1.35ns)   --->   "%connectivity_mask_13_load = load i7 %connectivity_mask_13_addr" [GAT_compute.cc:391]   --->   Operation 60 'load' 'connectivity_mask_13_load' <Predicate = (!icmp_ln390 & i_5 == 13)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 61 [2/2] (1.35ns)   --->   "%connectivity_mask_12_load = load i7 %connectivity_mask_12_addr" [GAT_compute.cc:391]   --->   Operation 61 'load' 'connectivity_mask_12_load' <Predicate = (!icmp_ln390 & i_5 == 12)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 62 [2/2] (1.35ns)   --->   "%connectivity_mask_11_load = load i7 %connectivity_mask_11_addr" [GAT_compute.cc:391]   --->   Operation 62 'load' 'connectivity_mask_11_load' <Predicate = (!icmp_ln390 & i_5 == 11)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 63 [2/2] (1.35ns)   --->   "%connectivity_mask_10_load = load i7 %connectivity_mask_10_addr" [GAT_compute.cc:391]   --->   Operation 63 'load' 'connectivity_mask_10_load' <Predicate = (!icmp_ln390 & i_5 == 10)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 64 [2/2] (1.35ns)   --->   "%connectivity_mask_9_load = load i7 %connectivity_mask_9_addr" [GAT_compute.cc:391]   --->   Operation 64 'load' 'connectivity_mask_9_load' <Predicate = (!icmp_ln390 & i_5 == 9)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 65 [2/2] (1.35ns)   --->   "%connectivity_mask_8_load = load i7 %connectivity_mask_8_addr" [GAT_compute.cc:391]   --->   Operation 65 'load' 'connectivity_mask_8_load' <Predicate = (!icmp_ln390 & i_5 == 8)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 66 [2/2] (1.35ns)   --->   "%connectivity_mask_7_load = load i7 %connectivity_mask_7_addr" [GAT_compute.cc:391]   --->   Operation 66 'load' 'connectivity_mask_7_load' <Predicate = (!icmp_ln390 & i_5 == 7)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 67 [2/2] (1.35ns)   --->   "%connectivity_mask_6_load = load i7 %connectivity_mask_6_addr" [GAT_compute.cc:391]   --->   Operation 67 'load' 'connectivity_mask_6_load' <Predicate = (!icmp_ln390 & i_5 == 6)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 68 [2/2] (1.35ns)   --->   "%connectivity_mask_5_load = load i7 %connectivity_mask_5_addr" [GAT_compute.cc:391]   --->   Operation 68 'load' 'connectivity_mask_5_load' <Predicate = (!icmp_ln390 & i_5 == 5)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 69 [2/2] (1.35ns)   --->   "%connectivity_mask_4_load = load i7 %connectivity_mask_4_addr" [GAT_compute.cc:391]   --->   Operation 69 'load' 'connectivity_mask_4_load' <Predicate = (!icmp_ln390 & i_5 == 4)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 70 [2/2] (1.35ns)   --->   "%connectivity_mask_3_load = load i7 %connectivity_mask_3_addr" [GAT_compute.cc:391]   --->   Operation 70 'load' 'connectivity_mask_3_load' <Predicate = (!icmp_ln390 & i_5 == 3)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 71 [2/2] (1.35ns)   --->   "%connectivity_mask_2_load = load i7 %connectivity_mask_2_addr" [GAT_compute.cc:391]   --->   Operation 71 'load' 'connectivity_mask_2_load' <Predicate = (!icmp_ln390 & i_5 == 2)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 72 [2/2] (1.35ns)   --->   "%connectivity_mask_1_load = load i7 %connectivity_mask_1_addr" [GAT_compute.cc:391]   --->   Operation 72 'load' 'connectivity_mask_1_load' <Predicate = (!icmp_ln390 & i_5 == 1)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 73 [2/2] (1.35ns)   --->   "%connectivity_mask_0_load = load i7 %connectivity_mask_0_addr" [GAT_compute.cc:391]   --->   Operation 73 'load' 'connectivity_mask_0_load' <Predicate = (!icmp_ln390 & i_5 == 0)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 74 [2/2] (1.35ns)   --->   "%connectivity_mask_18_load = load i7 %connectivity_mask_18_addr" [GAT_compute.cc:391]   --->   Operation 74 'load' 'connectivity_mask_18_load' <Predicate = (!icmp_ln390 & i_5 != 0 & i_5 != 1 & i_5 != 2 & i_5 != 3 & i_5 != 4 & i_5 != 5 & i_5 != 6 & i_5 != 7 & i_5 != 8 & i_5 != 9 & i_5 != 10 & i_5 != 11 & i_5 != 12 & i_5 != 13 & i_5 != 14 & i_5 != 15 & i_5 != 16 & i_5 != 17)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 75 [1/1] (0.48ns)   --->   "%store_ln390 = store i5 %add_ln390, i5 %i" [GAT_compute.cc:390]   --->   Operation 75 'store' 'store_ln390' <Predicate = (!icmp_ln390)> <Delay = 0.48>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 76 'br' 'br_ln0' <Predicate = (!icmp_ln390)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 77 [1/2] (1.35ns)   --->   "%connectivity_mask_17_load = load i7 %connectivity_mask_17_addr" [GAT_compute.cc:391]   --->   Operation 77 'load' 'connectivity_mask_17_load' <Predicate = (!icmp_ln390 & i_5 == 17)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 78 [1/1] (0.88ns)   --->   "%br_ln391 = br void %.split4302" [GAT_compute.cc:391]   --->   Operation 78 'br' 'br_ln391' <Predicate = (!icmp_ln390 & i_5 == 17)> <Delay = 0.88>
ST_2 : Operation 79 [1/2] (1.35ns)   --->   "%connectivity_mask_16_load = load i7 %connectivity_mask_16_addr" [GAT_compute.cc:391]   --->   Operation 79 'load' 'connectivity_mask_16_load' <Predicate = (!icmp_ln390 & i_5 == 16)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 80 [1/1] (0.88ns)   --->   "%br_ln391 = br void %.split4302" [GAT_compute.cc:391]   --->   Operation 80 'br' 'br_ln391' <Predicate = (!icmp_ln390 & i_5 == 16)> <Delay = 0.88>
ST_2 : Operation 81 [1/2] (1.35ns)   --->   "%connectivity_mask_15_load = load i7 %connectivity_mask_15_addr" [GAT_compute.cc:391]   --->   Operation 81 'load' 'connectivity_mask_15_load' <Predicate = (!icmp_ln390 & i_5 == 15)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 82 [1/1] (0.88ns)   --->   "%br_ln391 = br void %.split4302" [GAT_compute.cc:391]   --->   Operation 82 'br' 'br_ln391' <Predicate = (!icmp_ln390 & i_5 == 15)> <Delay = 0.88>
ST_2 : Operation 83 [1/2] (1.35ns)   --->   "%connectivity_mask_14_load = load i7 %connectivity_mask_14_addr" [GAT_compute.cc:391]   --->   Operation 83 'load' 'connectivity_mask_14_load' <Predicate = (!icmp_ln390 & i_5 == 14)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 84 [1/1] (0.88ns)   --->   "%br_ln391 = br void %.split4302" [GAT_compute.cc:391]   --->   Operation 84 'br' 'br_ln391' <Predicate = (!icmp_ln390 & i_5 == 14)> <Delay = 0.88>
ST_2 : Operation 85 [1/2] (1.35ns)   --->   "%connectivity_mask_13_load = load i7 %connectivity_mask_13_addr" [GAT_compute.cc:391]   --->   Operation 85 'load' 'connectivity_mask_13_load' <Predicate = (!icmp_ln390 & i_5 == 13)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 86 [1/1] (0.88ns)   --->   "%br_ln391 = br void %.split4302" [GAT_compute.cc:391]   --->   Operation 86 'br' 'br_ln391' <Predicate = (!icmp_ln390 & i_5 == 13)> <Delay = 0.88>
ST_2 : Operation 87 [1/2] (1.35ns)   --->   "%connectivity_mask_12_load = load i7 %connectivity_mask_12_addr" [GAT_compute.cc:391]   --->   Operation 87 'load' 'connectivity_mask_12_load' <Predicate = (!icmp_ln390 & i_5 == 12)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 88 [1/1] (0.88ns)   --->   "%br_ln391 = br void %.split4302" [GAT_compute.cc:391]   --->   Operation 88 'br' 'br_ln391' <Predicate = (!icmp_ln390 & i_5 == 12)> <Delay = 0.88>
ST_2 : Operation 89 [1/2] (1.35ns)   --->   "%connectivity_mask_11_load = load i7 %connectivity_mask_11_addr" [GAT_compute.cc:391]   --->   Operation 89 'load' 'connectivity_mask_11_load' <Predicate = (!icmp_ln390 & i_5 == 11)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 90 [1/1] (0.88ns)   --->   "%br_ln391 = br void %.split4302" [GAT_compute.cc:391]   --->   Operation 90 'br' 'br_ln391' <Predicate = (!icmp_ln390 & i_5 == 11)> <Delay = 0.88>
ST_2 : Operation 91 [1/2] (1.35ns)   --->   "%connectivity_mask_10_load = load i7 %connectivity_mask_10_addr" [GAT_compute.cc:391]   --->   Operation 91 'load' 'connectivity_mask_10_load' <Predicate = (!icmp_ln390 & i_5 == 10)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 92 [1/1] (0.88ns)   --->   "%br_ln391 = br void %.split4302" [GAT_compute.cc:391]   --->   Operation 92 'br' 'br_ln391' <Predicate = (!icmp_ln390 & i_5 == 10)> <Delay = 0.88>
ST_2 : Operation 93 [1/2] (1.35ns)   --->   "%connectivity_mask_9_load = load i7 %connectivity_mask_9_addr" [GAT_compute.cc:391]   --->   Operation 93 'load' 'connectivity_mask_9_load' <Predicate = (!icmp_ln390 & i_5 == 9)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 94 [1/1] (0.88ns)   --->   "%br_ln391 = br void %.split4302" [GAT_compute.cc:391]   --->   Operation 94 'br' 'br_ln391' <Predicate = (!icmp_ln390 & i_5 == 9)> <Delay = 0.88>
ST_2 : Operation 95 [1/2] (1.35ns)   --->   "%connectivity_mask_8_load = load i7 %connectivity_mask_8_addr" [GAT_compute.cc:391]   --->   Operation 95 'load' 'connectivity_mask_8_load' <Predicate = (!icmp_ln390 & i_5 == 8)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 96 [1/1] (0.88ns)   --->   "%br_ln391 = br void %.split4302" [GAT_compute.cc:391]   --->   Operation 96 'br' 'br_ln391' <Predicate = (!icmp_ln390 & i_5 == 8)> <Delay = 0.88>
ST_2 : Operation 97 [1/2] (1.35ns)   --->   "%connectivity_mask_7_load = load i7 %connectivity_mask_7_addr" [GAT_compute.cc:391]   --->   Operation 97 'load' 'connectivity_mask_7_load' <Predicate = (!icmp_ln390 & i_5 == 7)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 98 [1/1] (0.88ns)   --->   "%br_ln391 = br void %.split4302" [GAT_compute.cc:391]   --->   Operation 98 'br' 'br_ln391' <Predicate = (!icmp_ln390 & i_5 == 7)> <Delay = 0.88>
ST_2 : Operation 99 [1/2] (1.35ns)   --->   "%connectivity_mask_6_load = load i7 %connectivity_mask_6_addr" [GAT_compute.cc:391]   --->   Operation 99 'load' 'connectivity_mask_6_load' <Predicate = (!icmp_ln390 & i_5 == 6)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 100 [1/1] (0.88ns)   --->   "%br_ln391 = br void %.split4302" [GAT_compute.cc:391]   --->   Operation 100 'br' 'br_ln391' <Predicate = (!icmp_ln390 & i_5 == 6)> <Delay = 0.88>
ST_2 : Operation 101 [1/2] (1.35ns)   --->   "%connectivity_mask_5_load = load i7 %connectivity_mask_5_addr" [GAT_compute.cc:391]   --->   Operation 101 'load' 'connectivity_mask_5_load' <Predicate = (!icmp_ln390 & i_5 == 5)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 102 [1/1] (0.88ns)   --->   "%br_ln391 = br void %.split4302" [GAT_compute.cc:391]   --->   Operation 102 'br' 'br_ln391' <Predicate = (!icmp_ln390 & i_5 == 5)> <Delay = 0.88>
ST_2 : Operation 103 [1/2] (1.35ns)   --->   "%connectivity_mask_4_load = load i7 %connectivity_mask_4_addr" [GAT_compute.cc:391]   --->   Operation 103 'load' 'connectivity_mask_4_load' <Predicate = (!icmp_ln390 & i_5 == 4)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 104 [1/1] (0.88ns)   --->   "%br_ln391 = br void %.split4302" [GAT_compute.cc:391]   --->   Operation 104 'br' 'br_ln391' <Predicate = (!icmp_ln390 & i_5 == 4)> <Delay = 0.88>
ST_2 : Operation 105 [1/2] (1.35ns)   --->   "%connectivity_mask_3_load = load i7 %connectivity_mask_3_addr" [GAT_compute.cc:391]   --->   Operation 105 'load' 'connectivity_mask_3_load' <Predicate = (!icmp_ln390 & i_5 == 3)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 106 [1/1] (0.88ns)   --->   "%br_ln391 = br void %.split4302" [GAT_compute.cc:391]   --->   Operation 106 'br' 'br_ln391' <Predicate = (!icmp_ln390 & i_5 == 3)> <Delay = 0.88>
ST_2 : Operation 107 [1/2] (1.35ns)   --->   "%connectivity_mask_2_load = load i7 %connectivity_mask_2_addr" [GAT_compute.cc:391]   --->   Operation 107 'load' 'connectivity_mask_2_load' <Predicate = (!icmp_ln390 & i_5 == 2)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 108 [1/1] (0.88ns)   --->   "%br_ln391 = br void %.split4302" [GAT_compute.cc:391]   --->   Operation 108 'br' 'br_ln391' <Predicate = (!icmp_ln390 & i_5 == 2)> <Delay = 0.88>
ST_2 : Operation 109 [1/2] (1.35ns)   --->   "%connectivity_mask_1_load = load i7 %connectivity_mask_1_addr" [GAT_compute.cc:391]   --->   Operation 109 'load' 'connectivity_mask_1_load' <Predicate = (!icmp_ln390 & i_5 == 1)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 110 [1/1] (0.88ns)   --->   "%br_ln391 = br void %.split4302" [GAT_compute.cc:391]   --->   Operation 110 'br' 'br_ln391' <Predicate = (!icmp_ln390 & i_5 == 1)> <Delay = 0.88>
ST_2 : Operation 111 [1/2] (1.35ns)   --->   "%connectivity_mask_0_load = load i7 %connectivity_mask_0_addr" [GAT_compute.cc:391]   --->   Operation 111 'load' 'connectivity_mask_0_load' <Predicate = (!icmp_ln390 & i_5 == 0)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 112 [1/1] (0.88ns)   --->   "%br_ln391 = br void %.split4302" [GAT_compute.cc:391]   --->   Operation 112 'br' 'br_ln391' <Predicate = (!icmp_ln390 & i_5 == 0)> <Delay = 0.88>
ST_2 : Operation 113 [1/2] (1.35ns)   --->   "%connectivity_mask_18_load = load i7 %connectivity_mask_18_addr" [GAT_compute.cc:391]   --->   Operation 113 'load' 'connectivity_mask_18_load' <Predicate = (!icmp_ln390 & i_5 != 0 & i_5 != 1 & i_5 != 2 & i_5 != 3 & i_5 != 4 & i_5 != 5 & i_5 != 6 & i_5 != 7 & i_5 != 8 & i_5 != 9 & i_5 != 10 & i_5 != 11 & i_5 != 12 & i_5 != 13 & i_5 != 14 & i_5 != 15 & i_5 != 16 & i_5 != 17)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 114 [1/1] (0.88ns)   --->   "%br_ln391 = br void %.split4302" [GAT_compute.cc:391]   --->   Operation 114 'br' 'br_ln391' <Predicate = (!icmp_ln390 & i_5 != 0 & i_5 != 1 & i_5 != 2 & i_5 != 3 & i_5 != 4 & i_5 != 5 & i_5 != 6 & i_5 != 7 & i_5 != 8 & i_5 != 9 & i_5 != 10 & i_5 != 11 & i_5 != 12 & i_5 != 13 & i_5 != 14 & i_5 != 15 & i_5 != 16 & i_5 != 17)> <Delay = 0.88>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 156 'ret' 'ret_ln0' <Predicate = (icmp_ln390)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.55>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%phi_ln391 = phi i32 %connectivity_mask_0_load, void %branch400, i32 %connectivity_mask_1_load, void %branch401, i32 %connectivity_mask_2_load, void %branch402, i32 %connectivity_mask_3_load, void %branch403, i32 %connectivity_mask_4_load, void %branch404, i32 %connectivity_mask_5_load, void %branch405, i32 %connectivity_mask_6_load, void %branch406, i32 %connectivity_mask_7_load, void %branch407, i32 %connectivity_mask_8_load, void %branch408, i32 %connectivity_mask_9_load, void %branch409, i32 %connectivity_mask_10_load, void %branch410, i32 %connectivity_mask_11_load, void %branch411, i32 %connectivity_mask_12_load, void %branch412, i32 %connectivity_mask_13_load, void %branch413, i32 %connectivity_mask_14_load, void %branch414, i32 %connectivity_mask_15_load, void %branch415, i32 %connectivity_mask_16_load, void %branch416, i32 %connectivity_mask_17_load, void %branch417, i32 %connectivity_mask_18_load, void %branch418" [GAT_compute.cc:391]   --->   Operation 115 'phi' 'phi_ln391' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (1.20ns)   --->   "%add_ln391 = add i32 %phi_ln391, i32 1" [GAT_compute.cc:391]   --->   Operation 116 'add' 'add_ln391' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.87ns)   --->   "%switch_ln391 = switch i5 %i_5, void %branch318, i5 0, void %branch300, i5 1, void %branch301, i5 2, void %branch302, i5 3, void %branch303, i5 4, void %branch304, i5 5, void %branch305, i5 6, void %branch306, i5 7, void %branch307, i5 8, void %branch308, i5 9, void %branch309, i5 10, void %branch310, i5 11, void %branch311, i5 12, void %branch312, i5 13, void %branch313, i5 14, void %branch314, i5 15, void %branch315, i5 16, void %branch316, i5 17, void %branch317" [GAT_compute.cc:391]   --->   Operation 117 'switch' 'switch_ln391' <Predicate = true> <Delay = 0.87>
ST_3 : Operation 118 [1/1] (1.35ns)   --->   "%store_ln391 = store i32 %add_ln391, i7 %connectivity_mask_17_addr" [GAT_compute.cc:391]   --->   Operation 118 'store' 'store_ln391' <Predicate = (i_5 == 17)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln391 = br void %.split4301" [GAT_compute.cc:391]   --->   Operation 119 'br' 'br_ln391' <Predicate = (i_5 == 17)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (1.35ns)   --->   "%store_ln391 = store i32 %add_ln391, i7 %connectivity_mask_16_addr" [GAT_compute.cc:391]   --->   Operation 120 'store' 'store_ln391' <Predicate = (i_5 == 16)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln391 = br void %.split4301" [GAT_compute.cc:391]   --->   Operation 121 'br' 'br_ln391' <Predicate = (i_5 == 16)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (1.35ns)   --->   "%store_ln391 = store i32 %add_ln391, i7 %connectivity_mask_15_addr" [GAT_compute.cc:391]   --->   Operation 122 'store' 'store_ln391' <Predicate = (i_5 == 15)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln391 = br void %.split4301" [GAT_compute.cc:391]   --->   Operation 123 'br' 'br_ln391' <Predicate = (i_5 == 15)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (1.35ns)   --->   "%store_ln391 = store i32 %add_ln391, i7 %connectivity_mask_14_addr" [GAT_compute.cc:391]   --->   Operation 124 'store' 'store_ln391' <Predicate = (i_5 == 14)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln391 = br void %.split4301" [GAT_compute.cc:391]   --->   Operation 125 'br' 'br_ln391' <Predicate = (i_5 == 14)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (1.35ns)   --->   "%store_ln391 = store i32 %add_ln391, i7 %connectivity_mask_13_addr" [GAT_compute.cc:391]   --->   Operation 126 'store' 'store_ln391' <Predicate = (i_5 == 13)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln391 = br void %.split4301" [GAT_compute.cc:391]   --->   Operation 127 'br' 'br_ln391' <Predicate = (i_5 == 13)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (1.35ns)   --->   "%store_ln391 = store i32 %add_ln391, i7 %connectivity_mask_12_addr" [GAT_compute.cc:391]   --->   Operation 128 'store' 'store_ln391' <Predicate = (i_5 == 12)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln391 = br void %.split4301" [GAT_compute.cc:391]   --->   Operation 129 'br' 'br_ln391' <Predicate = (i_5 == 12)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (1.35ns)   --->   "%store_ln391 = store i32 %add_ln391, i7 %connectivity_mask_11_addr" [GAT_compute.cc:391]   --->   Operation 130 'store' 'store_ln391' <Predicate = (i_5 == 11)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln391 = br void %.split4301" [GAT_compute.cc:391]   --->   Operation 131 'br' 'br_ln391' <Predicate = (i_5 == 11)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (1.35ns)   --->   "%store_ln391 = store i32 %add_ln391, i7 %connectivity_mask_10_addr" [GAT_compute.cc:391]   --->   Operation 132 'store' 'store_ln391' <Predicate = (i_5 == 10)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln391 = br void %.split4301" [GAT_compute.cc:391]   --->   Operation 133 'br' 'br_ln391' <Predicate = (i_5 == 10)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (1.35ns)   --->   "%store_ln391 = store i32 %add_ln391, i7 %connectivity_mask_9_addr" [GAT_compute.cc:391]   --->   Operation 134 'store' 'store_ln391' <Predicate = (i_5 == 9)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln391 = br void %.split4301" [GAT_compute.cc:391]   --->   Operation 135 'br' 'br_ln391' <Predicate = (i_5 == 9)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (1.35ns)   --->   "%store_ln391 = store i32 %add_ln391, i7 %connectivity_mask_8_addr" [GAT_compute.cc:391]   --->   Operation 136 'store' 'store_ln391' <Predicate = (i_5 == 8)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln391 = br void %.split4301" [GAT_compute.cc:391]   --->   Operation 137 'br' 'br_ln391' <Predicate = (i_5 == 8)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (1.35ns)   --->   "%store_ln391 = store i32 %add_ln391, i7 %connectivity_mask_7_addr" [GAT_compute.cc:391]   --->   Operation 138 'store' 'store_ln391' <Predicate = (i_5 == 7)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln391 = br void %.split4301" [GAT_compute.cc:391]   --->   Operation 139 'br' 'br_ln391' <Predicate = (i_5 == 7)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (1.35ns)   --->   "%store_ln391 = store i32 %add_ln391, i7 %connectivity_mask_6_addr" [GAT_compute.cc:391]   --->   Operation 140 'store' 'store_ln391' <Predicate = (i_5 == 6)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln391 = br void %.split4301" [GAT_compute.cc:391]   --->   Operation 141 'br' 'br_ln391' <Predicate = (i_5 == 6)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (1.35ns)   --->   "%store_ln391 = store i32 %add_ln391, i7 %connectivity_mask_5_addr" [GAT_compute.cc:391]   --->   Operation 142 'store' 'store_ln391' <Predicate = (i_5 == 5)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln391 = br void %.split4301" [GAT_compute.cc:391]   --->   Operation 143 'br' 'br_ln391' <Predicate = (i_5 == 5)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (1.35ns)   --->   "%store_ln391 = store i32 %add_ln391, i7 %connectivity_mask_4_addr" [GAT_compute.cc:391]   --->   Operation 144 'store' 'store_ln391' <Predicate = (i_5 == 4)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln391 = br void %.split4301" [GAT_compute.cc:391]   --->   Operation 145 'br' 'br_ln391' <Predicate = (i_5 == 4)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (1.35ns)   --->   "%store_ln391 = store i32 %add_ln391, i7 %connectivity_mask_3_addr" [GAT_compute.cc:391]   --->   Operation 146 'store' 'store_ln391' <Predicate = (i_5 == 3)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln391 = br void %.split4301" [GAT_compute.cc:391]   --->   Operation 147 'br' 'br_ln391' <Predicate = (i_5 == 3)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (1.35ns)   --->   "%store_ln391 = store i32 %add_ln391, i7 %connectivity_mask_2_addr" [GAT_compute.cc:391]   --->   Operation 148 'store' 'store_ln391' <Predicate = (i_5 == 2)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln391 = br void %.split4301" [GAT_compute.cc:391]   --->   Operation 149 'br' 'br_ln391' <Predicate = (i_5 == 2)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (1.35ns)   --->   "%store_ln391 = store i32 %add_ln391, i7 %connectivity_mask_1_addr" [GAT_compute.cc:391]   --->   Operation 150 'store' 'store_ln391' <Predicate = (i_5 == 1)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln391 = br void %.split4301" [GAT_compute.cc:391]   --->   Operation 151 'br' 'br_ln391' <Predicate = (i_5 == 1)> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (1.35ns)   --->   "%store_ln391 = store i32 %add_ln391, i7 %connectivity_mask_0_addr" [GAT_compute.cc:391]   --->   Operation 152 'store' 'store_ln391' <Predicate = (i_5 == 0)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln391 = br void %.split4301" [GAT_compute.cc:391]   --->   Operation 153 'br' 'br_ln391' <Predicate = (i_5 == 0)> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (1.35ns)   --->   "%store_ln391 = store i32 %add_ln391, i7 %connectivity_mask_18_addr" [GAT_compute.cc:391]   --->   Operation 154 'store' 'store_ln391' <Predicate = (i_5 == 31) | (i_5 == 30) | (i_5 == 29) | (i_5 == 28) | (i_5 == 27) | (i_5 == 26) | (i_5 == 25) | (i_5 == 24) | (i_5 == 23) | (i_5 == 22) | (i_5 == 21) | (i_5 == 20) | (i_5 == 19) | (i_5 == 18)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln391 = br void %.split4301" [GAT_compute.cc:391]   --->   Operation 155 'br' 'br_ln391' <Predicate = (i_5 == 31) | (i_5 == 30) | (i_5 == 29) | (i_5 == 28) | (i_5 == 27) | (i_5 == 26) | (i_5 == 25) | (i_5 == 24) | (i_5 == 23) | (i_5 == 22) | (i_5 == 21) | (i_5 == 20) | (i_5 == 19) | (i_5 == 18)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 1.37ns
The critical path consists of the following:
	'alloca' operation ('i') [20]  (0 ns)
	'load' operation ('i', GAT_compute.cc:390) on local variable 'i' [43]  (0 ns)
	'add' operation ('add_ln390', GAT_compute.cc:390) [47]  (0.878 ns)
	'store' operation ('store_ln390', GAT_compute.cc:390) of variable 'add_ln390', GAT_compute.cc:390 on local variable 'i' [191]  (0.489 ns)

 <State 2>: 1.35ns
The critical path consists of the following:
	'load' operation ('connectivity_mask_11_load', GAT_compute.cc:391) on array 'connectivity_mask_11' [91]  (1.35 ns)

 <State 3>: 2.56ns
The critical path consists of the following:
	'phi' operation ('phi_ln391', GAT_compute.cc:391) with incoming values : ('connectivity_mask_17_load', GAT_compute.cc:391) ('connectivity_mask_16_load', GAT_compute.cc:391) ('connectivity_mask_15_load', GAT_compute.cc:391) ('connectivity_mask_14_load', GAT_compute.cc:391) ('connectivity_mask_13_load', GAT_compute.cc:391) ('connectivity_mask_12_load', GAT_compute.cc:391) ('connectivity_mask_11_load', GAT_compute.cc:391) ('connectivity_mask_10_load', GAT_compute.cc:391) ('connectivity_mask_9_load', GAT_compute.cc:391) ('connectivity_mask_8_load', GAT_compute.cc:391) ('connectivity_mask_7_load', GAT_compute.cc:391) ('connectivity_mask_6_load', GAT_compute.cc:391) ('connectivity_mask_5_load', GAT_compute.cc:391) ('connectivity_mask_4_load', GAT_compute.cc:391) ('connectivity_mask_3_load', GAT_compute.cc:391) ('connectivity_mask_2_load', GAT_compute.cc:391) ('connectivity_mask_1_load', GAT_compute.cc:391) ('connectivity_mask_0_load', GAT_compute.cc:391) ('connectivity_mask_18_load', GAT_compute.cc:391) [130]  (0 ns)
	'add' operation ('add_ln391', GAT_compute.cc:391) [131]  (1.2 ns)
	'store' operation ('store_ln391', GAT_compute.cc:391) of variable 'add_ln391', GAT_compute.cc:391 on array 'connectivity_mask_16' [137]  (1.35 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
