# Copyright 2023-2024 NXP
#
# SPDX-License-Identifier: BSD-3-Clause

revisions:
  a0: {}
  b0: {}
latest: b0

# General MCU information
info:
  purpose: i.MX RT Crossover MCUs
  # Web page of MCU representative
  web: https://www.nxp.com/products/processors-and-microcontrollers/arm-microcontrollers/i-mx-rt-crossover-mcus/i-mx-rt1180-crossover-mcu-dual-core-arm-cortex-m7-and-cortex-m33-with-tsn-switch:i.MX-RT1180
  memory_map:
    # Memory map basic info
    itcm:
      base_addr: 0x0FFE0000
      size: 0x20000
      external: false
    dtcm:
      base_addr: 0x20000000
      size: 0x20000
      external: false
    ocram1:
      base_addr: 0x20480000
      size: 0x80000
      external: false
    ocram2:
      base_addr: 0x20500000
      size: 0x40000
      external: false
    flexspi1:
      base_addr: 0x28000000
      secure_addr: 0x38000000
      size: 0x08000000
      external: true
    flexspi2:
      base_addr: 0x04000000
      secure_addr: 0x14000000
      size: 0x04000000
      external: true
  isp:
    rom:
      protocol: mboot
      usb:
        vid: 0x1FC9
        pid: 0x014C
    flashloader:
      protocol: mboot
      interfaces: ["uart", "usb"]
      usb:
        vid: 0x15A2
        pid: 0x0073

features:
  # ======== Fuses description section ========
  fuses:
    tool: blhost
    grouped_registers:
      - uid: otfad1_key
        name: OTFAD1_KEY
        width: 128
        reverse_subregs_order: True
        reversed: True
        config_as_hexstring: true
        description: OTFAD1 Key known as KEK.
        sub_regs: [fuse184, fuse185, fuse186, fuse187]
      - uid: otfad2_key
        name: OTFAD2_KEY
        width: 128
        reverse_subregs_order: True
        reversed: True
        config_as_hexstring: true
        description: OTFAD2 Key known as KEK.
        sub_regs: [fuse178, fuse179, fuse180, fuse181]
      - uid: srkh
        name: SRKH
        width: 256
        reversed: True
        config_as_hexstring: True
        description: "SHA256 hash digest of hash of four SRK keys"
        sub_regs:
          [
            "fuse128",
            "fuse129",
            "fuse130",
            "fuse131",
            "fuse132",
            "fuse133",
            "fuse134",
            "fuse135",
          ]

  # ======== Communication buffer section ========
  comm_buffer:
    address: 0x1ffe_0000
    size: 0xc000

  # ======== Certificate block section ========
  cert_block:
    rot_type: "srk_table_ahab"

  # ======== DAT section ========
  dat:
    socc: 0x5254049C # SOCC identification
    based_on_ele: True # Flag if the implementation of DAT is based on EdgeLock Enclave

  # ======== AHAB section ========
  ahab:
    core_ids:
      CORTEX_M33: [1, "cortex-m33", "Cortex M33"]
      CORTEX_M7:  [2, "cortex-m7", "Cortex M7"]
      ELE:  [6, "ele", "EdgeLock Enclave"]
    image_types:
        EXECUTABLE: [0x03, executable, Executable Image]
        DATA: [0x04, data, Data Image]
        ELE: [0x06, ele, EdgeLock Enclave Image]
        PROVISIONING_IMAGE: [0x07, provisioning_image, Provisioning Image]
        PROVISIONING_DATA: [0x09, provisioning_data, Provisioning data Image]

  # ======== FCB section ========
  fcb:
    mem_types:
      flexspi_nor:
        reg_spec: fcb_flexspi_nor.json

  # ======== XMCD section ========
  xmcd:
    mem_types:
      flexspi_ram:
        simplified:
          reg_spec: ../../common/xmcd/flexspi_ram_simplified.json
        full:
          reg_spec: ../../common/xmcd/flexspi_ram_full.json
      semc_sdram:
        simplified:
          reg_spec: ../../common/xmcd/semc_sdram_simplified.json
        full:
          reg_spec: ../../common/xmcd/semc_sdram_full.json

  # ======== IEE section ========
  iee:
    generate_keyblob: False
    has_kek_fuses: False
    additional_template: ["key_blobs_with_ele"]

  # ======== OTFAD section ========
  otfad:
    keyblob_byte_swap_cnt: 8
    sb_21_supported: False
    has_kek_fuses: True
    supports_key_scrambling: True

    fuses_1: # Fuses for OTFAD1
      _name: Configuration of fuses for OTFAD1
      _no_verify: True
      fuse188: # OTFAD CFG Fuse
        fuse188-bit-3: 1 # OTFAD Enable
        fuse188-bit-7: __scramble_enabled # OTFAD enable scrambling
        fuse188-bits-8-15: __key_scramble_align # OTFAD scramble align
      fuse189: __key_scramble_mask # OTFAD Scramble Key
      otfad1_key: __kek # OTFAD Key

    fuses_2: # Fuses for OTFAD2
      _name: Configuration of fuses for OTFAD2
      _no_verify: True
      fuse182: # OTFAD CFG Fuse
        fuse182-bit-3: 1 # OTFAD Enable
        fuse182-bit-7: __scramble_enabled # OTFAD enable scrambling
        fuse182-bits-8-15: __key_scramble_align # OTFAD scramble align
      fuse183: __key_scramble_mask # OTFAD Scramble Key
      otfad2_key: __kek # OTFAD Key

    additional_template: ["otfad_scramble"]
    additional_template_text: |
      Is important to use physical addresses (non-secure) in settings of OTFAD to proper run the decryption on device.
      For example:
        In case of using FlexSPI2 the secure base address address is 0x1400_0000. But in setting of the OTFAD use 0x0400_0000 as a base address.
        The code must be still linked on secure base address 0x1400_0000 to proper run of OTFAD hardware.

        Same is for FlexSPI1, but instead of 0x3800_0000 base address, the 0x2800_0000 must be used in OTFAD configuration.

  # ======== Bootable image section ========
  bootable_image:
    mem_types:
      serial_downloader:
        segments:
          xmcd: 0x00
          ahab_container: 0x400
      flexspi_nor:
        segments:
          keyblob: 0x0000
          fcb: 0x0400
          xmcd: 0x0800
          ahab_container: 0x1000
      flexspi_nand:
        segments:
          xmcd: 0x00
          ahab_container: 0x400
      semc_nand:
        segments:
          xmcd: 0x00
          ahab_container: 0x400
      emmc:
        segments:
          #secondary_image_table: 0x200 (not used)
          xmcd: 0x400
          ahab_container: 0x800
      sd:
        segments:
          #secondary_image_table: 0x200 (not used)
          xmcd: 0x400
          ahab_container: 0x800

  # ======== EdgeLock Enclave section ========
  ele:
    ele_device: mboot
  # ======== Memory configuration ========
  memcfg:
    peripherals:
      flexspi_nor:
        instances: [1, 2]
      flexspi_nand:
        instances: [1, 2]
      semc_nor:
        instances: [0] # probably not supported in latest version of Flashloader
      semc_nand:
        instances: [0] # probably not supported in latest version of Flashloader
      sd:
        instances: [1, 2]
      mmc:
        instances: [1, 2]
      spi_nor:
        instances: [1, 2, 4, 5]

  # ======== Misc signing section ========
  signing:
    pss_padding: true
