
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.25+97 (git sha1 221036c5b, x86_64-apple-darwin20.2-clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Running command `read_verilog -sv i8008_core.v; synth_ice40 -json build/synthesis.json -top top' --

1. Executing Verilog-2005 frontend: i8008_core.v
Parsing SystemVerilog input from `i8008_core.v' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (i8008_core.v:2272)
Generating RTLIL representation for module `\hex_to_sevenseg'.
Generating RTLIL representation for module `\debug_harness'.
Generating RTLIL representation for module `\top'.
Generating RTLIL representation for module `\i8008_core'.
Generating RTLIL representation for module `\ALU'.
Generating RTLIL representation for module `\fsm_decoder'.
Generating RTLIL representation for module `\reg_file'.
Generating RTLIL representation for module `\stack'.
Generating RTLIL representation for module `\Register'.
Generating RTLIL representation for module `\FlagRegister'.
Generating RTLIL representation for module `\Counter'.
Generating RTLIL representation for module `\Stabilizer'.
Successfully finished Verilog frontend.

2. Executing SYNTH_ICE40 pass.

2.1. Executing Verilog-2005 frontend: /Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

2.2. Executing HIERARCHY pass (managing design hierarchy).

2.2.1. Analyzing design hierarchy..
Top module:  \top
Used module:     \i8008_core
Used module:         \fsm_decoder
Used module:         \stack
Used module:         \Counter
Used module:         \reg_file
Used module:         \ALU
Used module:             \FlagRegister
Used module:         \Register
Used module:         \Stabilizer
Used module:     \hex_to_sevenseg
Used module:     \debug_harness
Parameter \WIDTH = 8
Parameter \STACK_HEIGHT = 8

2.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\i8008_core'.
Parameter \WIDTH = 8
Parameter \STACK_HEIGHT = 8
Generating RTLIL representation for module `$paramod$c1c89500fe4a73e0bc803a126dcf98c8be383bb5\i8008_core'.
Parameter \WIDTH = 14
Parameter \HEIGHT = 8

2.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\stack'.
Parameter \WIDTH = 14
Parameter \HEIGHT = 8
Generating RTLIL representation for module `$paramod$0e1b44e0ad8d898606d448a7b77b3618a4085869\stack'.
Parameter \WIDTH = 3

2.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\Counter'.
Parameter \WIDTH = 3
Generating RTLIL representation for module `$paramod\Counter\WIDTH=s32'00000000000000000000000000000011'.
Parameter \WIDTH = 8
Parameter \HEIGHT = 7

2.2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\reg_file'.
Parameter \WIDTH = 8
Parameter \HEIGHT = 7
Generating RTLIL representation for module `$paramod$0ec5feb0cc3bda9ef691eba4be3275d918b87df8\reg_file'.
Parameter \WIDTH = 8

2.2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\Register'.
Parameter \WIDTH = 8
Generating RTLIL representation for module `$paramod\Register\WIDTH=s32'00000000000000000000000000001000'.
Parameter \WIDTH = 8
Found cached RTLIL representation for module `$paramod\Register\WIDTH=s32'00000000000000000000000000001000'.
Parameter \WIDTH = 8
Found cached RTLIL representation for module `$paramod\Register\WIDTH=s32'00000000000000000000000000001000'.
Parameter \WIDTH = 4

2.2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\FlagRegister'.
Parameter \WIDTH = 4
Generating RTLIL representation for module `$paramod\FlagRegister\WIDTH=s32'00000000000000000000000000000100'.

2.2.8. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod$c1c89500fe4a73e0bc803a126dcf98c8be383bb5\i8008_core
Used module:         \fsm_decoder
Used module:         \stack
Used module:         \Counter
Used module:         \reg_file
Used module:         \ALU
Used module:             $paramod\FlagRegister\WIDTH=s32'00000000000000000000000000000100
Used module:         \Register
Used module:         \Stabilizer
Used module:     \hex_to_sevenseg
Used module:     \debug_harness
Parameter \WIDTH = 14
Parameter \HEIGHT = 8
Found cached RTLIL representation for module `$paramod$0e1b44e0ad8d898606d448a7b77b3618a4085869\stack'.
Parameter \WIDTH = 3
Found cached RTLIL representation for module `$paramod\Counter\WIDTH=s32'00000000000000000000000000000011'.
Parameter \WIDTH = 8
Parameter \HEIGHT = 7
Found cached RTLIL representation for module `$paramod$0ec5feb0cc3bda9ef691eba4be3275d918b87df8\reg_file'.
Parameter \WIDTH = 8
Found cached RTLIL representation for module `$paramod\Register\WIDTH=s32'00000000000000000000000000001000'.
Parameter \WIDTH = 8
Found cached RTLIL representation for module `$paramod\Register\WIDTH=s32'00000000000000000000000000001000'.
Parameter \WIDTH = 8
Found cached RTLIL representation for module `$paramod\Register\WIDTH=s32'00000000000000000000000000001000'.

2.2.9. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod$c1c89500fe4a73e0bc803a126dcf98c8be383bb5\i8008_core
Used module:         \fsm_decoder
Used module:         $paramod$0e1b44e0ad8d898606d448a7b77b3618a4085869\stack
Used module:         $paramod\Counter\WIDTH=s32'00000000000000000000000000000011
Used module:         $paramod$0ec5feb0cc3bda9ef691eba4be3275d918b87df8\reg_file
Used module:         \ALU
Used module:             $paramod\FlagRegister\WIDTH=s32'00000000000000000000000000000100
Used module:         $paramod\Register\WIDTH=s32'00000000000000000000000000001000
Used module:         \Stabilizer
Used module:     \hex_to_sevenseg
Used module:     \debug_harness

2.2.10. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod$c1c89500fe4a73e0bc803a126dcf98c8be383bb5\i8008_core
Used module:         \fsm_decoder
Used module:         $paramod$0e1b44e0ad8d898606d448a7b77b3618a4085869\stack
Used module:         $paramod\Counter\WIDTH=s32'00000000000000000000000000000011
Used module:         $paramod$0ec5feb0cc3bda9ef691eba4be3275d918b87df8\reg_file
Used module:         \ALU
Used module:             $paramod\FlagRegister\WIDTH=s32'00000000000000000000000000000100
Used module:         $paramod\Register\WIDTH=s32'00000000000000000000000000001000
Used module:         \Stabilizer
Used module:     \hex_to_sevenseg
Used module:     \debug_harness
Removing unused module `\Counter'.
Removing unused module `\FlagRegister'.
Removing unused module `\Register'.
Removing unused module `\stack'.
Removing unused module `\reg_file'.
Removing unused module `\i8008_core'.
Removed 6 unused modules.

2.3. Executing PROC pass (convert processes to netlists).

2.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1414$1472 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1353$1465 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1273$1461 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1212$1454 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1138$1451 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1088$1448 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1017$1445 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:967$1442 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:803$1434 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:742$1427 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:662$1423 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:601$1416 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:527$1413 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:477$1410 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:406$1407 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:356$1404 in module SB_DFFSR.
Marked 1 switch rules as full_case in process $proc$i8008_core.v:2748$1766 in module $paramod\FlagRegister\WIDTH=s32'00000000000000000000000000000100.
Marked 1 switch rules as full_case in process $proc$i8008_core.v:2729$1765 in module $paramod\Register\WIDTH=s32'00000000000000000000000000001000.
Marked 2 switch rules as full_case in process $proc$i8008_core.v:2655$1739 in module $paramod$0ec5feb0cc3bda9ef691eba4be3275d918b87df8\reg_file.
Marked 3 switch rules as full_case in process $proc$i8008_core.v:2771$1724 in module $paramod\Counter\WIDTH=s32'00000000000000000000000000000011.
Marked 4 switch rules as full_case in process $proc$i8008_core.v:2697$1658 in module $paramod$0e1b44e0ad8d898606d448a7b77b3618a4085869\stack.
Marked 1 switch rules as full_case in process $proc$i8008_core.v:2624$1108 in module fsm_decoder.
Removed 4 dead cases from process $proc$i8008_core.v:2250$1032 in module fsm_decoder.
Marked 27 switch rules as full_case in process $proc$i8008_core.v:2250$1032 in module fsm_decoder.
Removed 1 dead cases from process $proc$i8008_core.v:2242$1028 in module fsm_decoder.
Marked 1 switch rules as full_case in process $proc$i8008_core.v:2242$1028 in module fsm_decoder.
Removed 1 dead cases from process $proc$i8008_core.v:2170$1002 in module ALU.
Marked 3 switch rules as full_case in process $proc$i8008_core.v:2170$1002 in module ALU.
Marked 7 switch rules as full_case in process $proc$i8008_core.v:2037$1615 in module $paramod$c1c89500fe4a73e0bc803a126dcf98c8be383bb5\i8008_core.
Marked 2 switch rules as full_case in process $proc$i8008_core.v:2026$1612 in module $paramod$c1c89500fe4a73e0bc803a126dcf98c8be383bb5\i8008_core.
Removed 1 dead cases from process $proc$i8008_core.v:0$965 in module top.
Marked 1 switch rules as full_case in process $proc$i8008_core.v:0$965 in module top.
Marked 1 switch rules as full_case in process $proc$i8008_core.v:1937$960 in module top.
Marked 1 switch rules as full_case in process $proc$i8008_core.v:0$913 in module debug_harness.
Marked 36 switch rules as full_case in process $proc$i8008_core.v:962$310 in module debug_harness.
Marked 36 switch rules as full_case in process $proc$i8008_core.v:886$92 in module debug_harness.
Marked 16 switch rules as full_case in process $proc$i8008_core.v:7$1 in module hex_to_sevenseg.
Removed a total of 7 dead cases.

2.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 12 redundant assignments.
Promoted 395 assignments to connections.

2.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFNES.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1475'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1471'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1464'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1460'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1453'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1450'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1447'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1444'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1441'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1439'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1437'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1433'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1426'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1422'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1415'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1412'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1409'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1406'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1403'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1401'.
  Set init value: \Q = 1'0
Found init rule in `\debug_harness.$proc$i8008_core.v:884$957'.
  Set init value: \wbdbg.wbdbgbusmaster.o_wb_we = 1'0
Found init rule in `\debug_harness.$proc$i8008_core.v:883$956'.
  Set init value: \wbdbg.wbdbgbusmaster.o_wb_stb = 1'0
Found init rule in `\debug_harness.$proc$i8008_core.v:882$955'.
  Set init value: \wbdbg.wbdbgbusmaster.o_wb_data = 0
Found init rule in `\debug_harness.$proc$i8008_core.v:881$954'.
  Set init value: \wbdbg.wbdbgbusmaster.o_wb_cyc = 1'0
Found init rule in `\debug_harness.$proc$i8008_core.v:880$953'.
  Set init value: \wbdbg.wbdbgbusmaster.o_wb_addr = 0
Found init rule in `\debug_harness.$proc$i8008_core.v:879$952'.
  Set init value: \wbdbg.wbdbgbusmaster.o_resp_valid = 1'0
Found init rule in `\debug_harness.$proc$i8008_core.v:865$951'.
  Set init value: \wbdbg.wbdbgbusmaster.addr_inc = 1'0
Found init rule in `\debug_harness.$proc$i8008_core.v:864$950'.
  Set init value: \wbdbg.uart_tx_valid = 1'0
Found init rule in `\debug_harness.$proc$i8008_core.v:861$949'.
  Set init value: \wbdbg.uart_tx.state = 4'0000
Found init rule in `\debug_harness.$proc$i8008_core.v:851$948'.
  Set init value: \wbdbg.uart_rx.state = 4'0000
Found init rule in `\debug_harness.$proc$i8008_core.v:845$947'.
  Set init value: \wbdbg.transmit_state = 3'000
Found init rule in `\debug_harness.$proc$i8008_core.v:844$946'.
  Set init value: \wbdbg.transmit_data = 40'0000000000000000000000000000000000000000
Found init rule in `\debug_harness.$proc$i8008_core.v:842$945'.
  Set init value: \wbdbg.resp_fifo_wr_en = 1'0
Found init rule in `\debug_harness.$proc$i8008_core.v:841$944'.
  Set init value: \wbdbg.resp_fifo_wr_data = 36'000000000000000000000000000000000000
Found init rule in `\debug_harness.$proc$i8008_core.v:839$943'.
  Set init value: \wbdbg.resp_fifo_rd_en = 1'0
Found init rule in `\debug_harness.$proc$i8008_core.v:835$942'.
  Set init value: \wbdbg.resp_fifo.wr_ptr = 4'0000
Found init rule in `\debug_harness.$proc$i8008_core.v:834$941'.
  Set init value: \wbdbg.resp_fifo.rd_ptr = 4'0000
Found init rule in `\debug_harness.$proc$i8008_core.v:833$940'.
  Set init value: \wbdbg.resp_fifo.o_rd_valid = 1'0
Found init rule in `\debug_harness.$proc$i8008_core.v:829$939'.
  Set init value: \wbdbg.resp_fifo.len = 5'00000
Found init rule in `\debug_harness.$proc$i8008_core.v:822$938'.
  Set init value: \wbdbg.recieve_state = 3'000
Found init rule in `\debug_harness.$proc$i8008_core.v:821$937'.
  Set init value: \wbdbg.recieve_data = 40'0000000000000000000000000000000000000000
Found init rule in `\debug_harness.$proc$i8008_core.v:814$936'.
  Set init value: \wbdbg.interrupt_4_rising = 1'0
Found init rule in `\debug_harness.$proc$i8008_core.v:813$935'.
  Set init value: \wbdbg.interrupt_4_last = 1'0
Found init rule in `\debug_harness.$proc$i8008_core.v:812$934'.
  Set init value: \wbdbg.interrupt_3_rising = 1'0
Found init rule in `\debug_harness.$proc$i8008_core.v:811$933'.
  Set init value: \wbdbg.interrupt_3_last = 1'0
Found init rule in `\debug_harness.$proc$i8008_core.v:810$932'.
  Set init value: \wbdbg.interrupt_2_rising = 1'0
Found init rule in `\debug_harness.$proc$i8008_core.v:809$931'.
  Set init value: \wbdbg.interrupt_2_last = 1'0
Found init rule in `\debug_harness.$proc$i8008_core.v:808$930'.
  Set init value: \wbdbg.interrupt_1_rising = 1'0
Found init rule in `\debug_harness.$proc$i8008_core.v:807$929'.
  Set init value: \wbdbg.interrupt_1_last = 1'0
Found init rule in `\debug_harness.$proc$i8008_core.v:796$928'.
  Set init value: \wbdbg.drop_timer = 26'01011111010111100001000000
Found init rule in `\debug_harness.$proc$i8008_core.v:795$927'.
  Set init value: \wbdbg.cmd_valid = 1'0
Found init rule in `\debug_harness.$proc$i8008_core.v:794$926'.
  Set init value: \wbdbg.cmd_reset = 1'0
Found init rule in `\debug_harness.$proc$i8008_core.v:792$925'.
  Set init value: \wbdbg.cmd_fifo_wr_en = 1'0
Found init rule in `\debug_harness.$proc$i8008_core.v:791$924'.
  Set init value: \wbdbg.cmd_fifo_wr_data = 36'000000000000000000000000000000000000
Found init rule in `\debug_harness.$proc$i8008_core.v:789$923'.
  Set init value: \wbdbg.cmd_fifo_rd_en = 1'0
Found init rule in `\debug_harness.$proc$i8008_core.v:785$922'.
  Set init value: \wbdbg.cmd_fifo.wr_ptr = 4'0000
Found init rule in `\debug_harness.$proc$i8008_core.v:784$921'.
  Set init value: \wbdbg.cmd_fifo.rd_ptr = 4'0000
Found init rule in `\debug_harness.$proc$i8008_core.v:783$920'.
  Set init value: \wbdbg.cmd_fifo.o_rd_valid = 1'0
Found init rule in `\debug_harness.$proc$i8008_core.v:779$919'.
  Set init value: \wbdbg.cmd_fifo.len = 5'00000

2.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \S in `\SB_DFFNES.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1414$1472'.
Found async reset \R in `\SB_DFFNER.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1273$1461'.
Found async reset \S in `\SB_DFFNS.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1138$1451'.
Found async reset \R in `\SB_DFFNR.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1017$1445'.
Found async reset \S in `\SB_DFFES.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:803$1434'.
Found async reset \R in `\SB_DFFER.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:662$1423'.
Found async reset \S in `\SB_DFFS.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:527$1413'.
Found async reset \R in `\SB_DFFR.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:406$1407'.

2.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~164 debug messages>

2.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SB_DFFNES.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1475'.
Creating decoders for process `\SB_DFFNES.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1414$1472'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1471'.
Creating decoders for process `\SB_DFFNESS.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1353$1465'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1464'.
Creating decoders for process `\SB_DFFNER.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1273$1461'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1460'.
Creating decoders for process `\SB_DFFNESR.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1212$1454'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1453'.
Creating decoders for process `\SB_DFFNS.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1138$1451'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1450'.
Creating decoders for process `\SB_DFFNSS.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1088$1448'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1447'.
Creating decoders for process `\SB_DFFNR.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1017$1445'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1444'.
Creating decoders for process `\SB_DFFNSR.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:967$1442'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1441'.
Creating decoders for process `\SB_DFFNE.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:922$1440'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1439'.
Creating decoders for process `\SB_DFFN.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:882$1438'.
Creating decoders for process `\SB_DFFES.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1437'.
Creating decoders for process `\SB_DFFES.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:803$1434'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1433'.
Creating decoders for process `\SB_DFFESS.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:742$1427'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1426'.
Creating decoders for process `\SB_DFFER.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:662$1423'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1422'.
Creating decoders for process `\SB_DFFESR.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:601$1416'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1415'.
Creating decoders for process `\SB_DFFS.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:527$1413'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1412'.
Creating decoders for process `\SB_DFFSS.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:477$1410'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1409'.
Creating decoders for process `\SB_DFFR.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:406$1407'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1406'.
Creating decoders for process `\SB_DFFSR.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:356$1404'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1403'.
Creating decoders for process `\SB_DFFE.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:311$1402'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1401'.
Creating decoders for process `\SB_DFF.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:271$1400'.
Creating decoders for process `\Stabilizer.$proc$i8008_core.v:2790$1231'.
Creating decoders for process `$paramod\FlagRegister\WIDTH=s32'00000000000000000000000000000100.$proc$i8008_core.v:2748$1766'.
     1/1: $0\Q[3:0]
Creating decoders for process `$paramod\Register\WIDTH=s32'00000000000000000000000000001000.$proc$i8008_core.v:2729$1765'.
     1/1: $0\Q[7:0]
Creating decoders for process `$paramod$0ec5feb0cc3bda9ef691eba4be3275d918b87df8\reg_file.$proc$i8008_core.v:2667$1763'.
Creating decoders for process `$paramod$0ec5feb0cc3bda9ef691eba4be3275d918b87df8\reg_file.$proc$i8008_core.v:2655$1739'.
     1/13: $2$memwr$\rf$i8008_core.v:2666$1737_EN[7:0]$1762
     2/13: $2$memwr$\rf$i8008_core.v:2666$1737_DATA[7:0]$1761
     3/13: $2$memwr$\rf$i8008_core.v:2666$1737_ADDR[2:0]$1760
     4/13: $1$memwr$\rf$i8008_core.v:2663$1736_EN[7:0]$1756
     5/13: $1$memwr$\rf$i8008_core.v:2662$1735_EN[7:0]$1755
     6/13: $1$memwr$\rf$i8008_core.v:2661$1734_EN[7:0]$1754
     7/13: $1$memwr$\rf$i8008_core.v:2660$1733_EN[7:0]$1753
     8/13: $1$memwr$\rf$i8008_core.v:2659$1732_EN[7:0]$1752
     9/13: $1$memwr$\rf$i8008_core.v:2658$1731_EN[7:0]$1751
    10/13: $1$memwr$\rf$i8008_core.v:2657$1730_EN[7:0]$1750
    11/13: $1$memwr$\rf$i8008_core.v:2666$1737_EN[7:0]$1759
    12/13: $1$memwr$\rf$i8008_core.v:2666$1737_DATA[7:0]$1758
    13/13: $1$memwr$\rf$i8008_core.v:2666$1737_ADDR[2:0]$1757
Creating decoders for process `$paramod\Counter\WIDTH=s32'00000000000000000000000000000011.$proc$i8008_core.v:2771$1724'.
     1/1: $0\Q[2:0]
Creating decoders for process `$paramod$0e1b44e0ad8d898606d448a7b77b3618a4085869\stack.$proc$i8008_core.v:2714$1722'.
Creating decoders for process `$paramod$0e1b44e0ad8d898606d448a7b77b3618a4085869\stack.$proc$i8008_core.v:2697$1658'.
     1/39: $4$memwr$\rf$i8008_core.v:2713$1656_EN[13:0]$1719
     2/39: $4$memwr$\rf$i8008_core.v:2713$1656_DATA[13:0]$1718
     3/39: $4$memwr$\rf$i8008_core.v:2713$1656_ADDR[2:0]$1717
     4/39: $4$mem2bits$\rf$i8008_core.v:2713$1655[13:0]$1716
     5/39: $3$memwr$\rf$i8008_core.v:2711$1654_EN[13:0]$1711
     6/39: $3$memwr$\rf$i8008_core.v:2711$1654_DATA[13:0]$1710
     7/39: $3$memwr$\rf$i8008_core.v:2711$1654_ADDR[2:0]$1709
     8/39: $3$memwr$\rf$i8008_core.v:2713$1656_EN[13:0]$1715
     9/39: $3$memwr$\rf$i8008_core.v:2713$1656_DATA[13:0]$1714
    10/39: $3$memwr$\rf$i8008_core.v:2713$1656_ADDR[2:0]$1713
    11/39: $3$mem2bits$\rf$i8008_core.v:2713$1655[13:0]$1712
    12/39: $2$memwr$\rf$i8008_core.v:2709$1653_EN[13:0]$1698
    13/39: $2$memwr$\rf$i8008_core.v:2709$1653_DATA[13:0]$1697
    14/39: $2$memwr$\rf$i8008_core.v:2709$1653_ADDR[2:0]$1696
    15/39: $2$memwr$\rf$i8008_core.v:2713$1656_EN[13:0]$1705
    16/39: $2$memwr$\rf$i8008_core.v:2713$1656_DATA[13:0]$1704
    17/39: $2$memwr$\rf$i8008_core.v:2713$1656_ADDR[2:0]$1703
    18/39: $2$mem2bits$\rf$i8008_core.v:2713$1655[13:0]$1702
    19/39: $2$memwr$\rf$i8008_core.v:2711$1654_EN[13:0]$1701
    20/39: $2$memwr$\rf$i8008_core.v:2711$1654_DATA[13:0]$1700
    21/39: $2$memwr$\rf$i8008_core.v:2711$1654_ADDR[2:0]$1699
    22/39: $1$memwr$\rf$i8008_core.v:2706$1652_EN[13:0]$1684
    23/39: $1$memwr$\rf$i8008_core.v:2705$1651_EN[13:0]$1683
    24/39: $1$memwr$\rf$i8008_core.v:2704$1650_EN[13:0]$1682
    25/39: $1$memwr$\rf$i8008_core.v:2703$1649_EN[13:0]$1681
    26/39: $1$memwr$\rf$i8008_core.v:2702$1648_EN[13:0]$1680
    27/39: $1$memwr$\rf$i8008_core.v:2701$1647_EN[13:0]$1679
    28/39: $1$memwr$\rf$i8008_core.v:2700$1646_EN[13:0]$1678
    29/39: $1$memwr$\rf$i8008_core.v:2699$1645_EN[13:0]$1677
    30/39: $1$memwr$\rf$i8008_core.v:2713$1656_EN[13:0]$1694
    31/39: $1$memwr$\rf$i8008_core.v:2713$1656_DATA[13:0]$1693
    32/39: $1$memwr$\rf$i8008_core.v:2713$1656_ADDR[2:0]$1692
    33/39: $1$mem2bits$\rf$i8008_core.v:2713$1655[13:0]$1691
    34/39: $1$memwr$\rf$i8008_core.v:2711$1654_EN[13:0]$1690
    35/39: $1$memwr$\rf$i8008_core.v:2711$1654_DATA[13:0]$1689
    36/39: $1$memwr$\rf$i8008_core.v:2711$1654_ADDR[2:0]$1688
    37/39: $1$memwr$\rf$i8008_core.v:2709$1653_EN[13:0]$1687
    38/39: $1$memwr$\rf$i8008_core.v:2709$1653_DATA[13:0]$1686
    39/39: $1$memwr$\rf$i8008_core.v:2709$1653_ADDR[2:0]$1685
Creating decoders for process `\fsm_decoder.$proc$i8008_core.v:2624$1108'.
     1/2: $0\state[2:0]
     2/2: $0\cycle[1:0]
Creating decoders for process `\fsm_decoder.$proc$i8008_core.v:2250$1032'.
     1/174: $1\ctrl_signals[39:0] [39:38]
     2/174: $80\ctrl_signals[6:6]
     3/174: $81\ctrl_signals[30:30]
     4/174: $63\ctrl_signals[39:38] [1]
     5/174: $58\ctrl_signals[7:3] [3]
     6/174: $76\ctrl_signals[7:6] [0]
     7/174: $75\ctrl_signals[4:4]
     8/174: $77\ctrl_signals[9:9]
     9/174: $78\ctrl_signals[33:33]
    10/174: $63\ctrl_signals[39:38] [0]
    11/174: $58\ctrl_signals[7:3] [1]
    12/174: $72\ctrl_signals[30:30]
    13/174: $74\ctrl_signals[39:38] [0]
    14/174: $73\ctrl_signals[32:32]
    15/174: $13\next_cycle[1:0]
    16/174: $13\next_state[2:0]
    17/174: $12\next_cycle[1:0]
    18/174: $12\next_state[2:0]
    19/174: $11\next_cycle[1:0]
    20/174: $11\next_state[2:0]
    21/174: $62\ctrl_signals[33:32] [1]
    22/174: $58\ctrl_signals[7:3] [4]
    23/174: $69\ctrl_signals[5:4] [0]
    24/174: $71\ctrl_signals[38:38]
    25/174: $68\ctrl_signals[1:0]
    26/174: $69\ctrl_signals[5:4] [1]
    27/174: $70\ctrl_signals[14:11] [0]
    28/174: $74\ctrl_signals[39:38] [1]
    29/174: $70\ctrl_signals[14:11] [3:1]
    30/174: $65\ctrl_signals[5:4] [0]
    31/174: $67\ctrl_signals[38:38]
    32/174: $64\ctrl_signals[1:0]
    33/174: $65\ctrl_signals[5:4] [1]
    34/174: $66\ctrl_signals[14:11] [0]
    35/174: $76\ctrl_signals[7:6] [1]
    36/174: $60\ctrl_signals[14:11]
    37/174: $58\ctrl_signals[7:3] [0]
    38/174: $57\ctrl_signals[1:0]
    39/174: $10\next_state[2:0]
    40/174: $10\next_cycle[1:0]
    41/174: $62\ctrl_signals[33:32] [0]
    42/174: $58\ctrl_signals[7:3] [2]
    43/174: $61\ctrl_signals[30:30]
    44/174: $59\ctrl_signals[9:9]
    45/174: $66\ctrl_signals[14:11] [3:1]
    46/174: $1\ctrl_signals[39:0] [32]
    47/174: $1\ctrl_signals[39:0] [30]
    48/174: $1\ctrl_signals[39:0] [28]
    49/174: $1\ctrl_signals[39:0] [9]
    50/174: $55\ctrl_signals[24:21] [2:0]
    51/174: $53\ctrl_signals[14:12]
    52/174: $56\ctrl_signals[30:30]
    53/174: $52\ctrl_signals[10:10]
    54/174: $54\ctrl_signals[17:17]
    55/174: $37\ctrl_signals[39:38] [1]
    56/174: $31\ctrl_signals[14:10] [1]
    57/174: $51\ctrl_signals[38:38]
    58/174: $35\ctrl_signals[30:29] [1]
    59/174: $49\ctrl_signals[39:38] [0]
    60/174: $48\ctrl_signals[30:29] [1]
    61/174: $48\ctrl_signals[30:29] [0]
    62/174: $9\next_state[2:0]
    63/174: $9\next_cycle[1:0]
    64/174: $37\ctrl_signals[39:38] [0]
    65/174: $44\ctrl_signals[5:4] [0]
    66/174: $47\ctrl_signals[38:38]
    67/174: $43\ctrl_signals[1:0]
    68/174: $44\ctrl_signals[5:4] [1]
    69/174: $46\ctrl_signals[30:30]
    70/174: $45\ctrl_signals[14:11] [0]
    71/174: $31\ctrl_signals[14:10] [0]
    72/174: $30\ctrl_signals[5:3] [0]
    73/174: $39\ctrl_signals[5:4] [0]
    74/174: $42\ctrl_signals[38:38]
    75/174: $38\ctrl_signals[1:0]
    76/174: $39\ctrl_signals[5:4] [1]
    77/174: $41\ctrl_signals[33:33]
    78/174: $40\ctrl_signals[14:11] [0]
    79/174: $30\ctrl_signals[5:3] [2:1]
    80/174: $36\ctrl_signals[33:33]
    81/174: $50\ctrl_signals[27:27]
    82/174: $31\ctrl_signals[14:10] [4:2]
    83/174: $29\ctrl_signals[1:0]
    84/174: $8\next_state[2:0]
    85/174: $8\next_cycle[1:0]
    86/174: $35\ctrl_signals[30:29] [0]
    87/174: $40\ctrl_signals[14:11] [3:1]
    88/174: $34\ctrl_signals[27:27]
    89/174: $33\ctrl_signals[24:21]
    90/174: $32\ctrl_signals[17:17]
    91/174: $49\ctrl_signals[39:38] [1]
    92/174: $45\ctrl_signals[14:11] [3:1]
    93/174: $1\ctrl_signals[39:0] [5:3]
    94/174: $1\ctrl_signals[39:0] [29]
    95/174: $1\ctrl_signals[39:0] [27]
    96/174: $1\ctrl_signals[39:0] [26:25]
    97/174: $1\ctrl_signals[39:0] [24:21]
    98/174: $1\ctrl_signals[39:0] [20:18]
    99/174: $1\ctrl_signals[39:0] [16]
   100/174: $1\ctrl_signals[39:0] [15]
   101/174: $1\ctrl_signals[39:0] [14:11]
   102/174: $1\ctrl_signals[39:0] [10]
   103/174: $1\ctrl_signals[39:0] [8]
   104/174: $1\ctrl_signals[39:0] [1:0]
   105/174: $1\ctrl_signals[39:0] [33]
   106/174: $55\ctrl_signals[24:21] [3]
   107/174: $79\ctrl_signals[4:4]
   108/174: $27\ctrl_signals[24:16] [0]
   109/174: $27\ctrl_signals[24:16] [1]
   110/174: $27\ctrl_signals[24:16] [4:2]
   111/174: $27\ctrl_signals[24:16] [7:5]
   112/174: $23\ctrl_signals[4:4]
   113/174: $24\ctrl_signals[6:6]
   114/174: $28\ctrl_signals[30:30]
   115/174: $22\ctrl_signals[2:2]
   116/174: $26\ctrl_signals[14:12]
   117/174: $25\ctrl_signals[10:10]
   118/174: $6\ctrl_signals[39:38] [1]
   119/174: $3\ctrl_signals[14:9] [2]
   120/174: $7\next_state[2:0]
   121/174: $17\ctrl_signals[33:32] [1]
   122/174: $15\ctrl_signals[14:11] [0]
   123/174: $13\ctrl_signals[7:6] [0]
   124/174: $17\ctrl_signals[33:32] [0]
   125/174: $19\ctrl_signals[14:11] [0]
   126/174: $21\ctrl_signals[38:38]
   127/174: $20\ctrl_signals[29:29]
   128/174: $18\ctrl_signals[38:38]
   129/174: $16\ctrl_signals[29:29]
   130/174: $13\ctrl_signals[7:6] [1]
   131/174: $19\ctrl_signals[14:11] [3:1]
   132/174: $14\ctrl_signals[9:9]
   133/174: $15\ctrl_signals[14:11] [3:1]
   134/174: $12\ctrl_signals[4:4]
   135/174: $2\ctrl_signals[7:0] [5]
   136/174: $3\ctrl_signals[14:9] [1]
   137/174: $6\next_cycle[1:0]
   138/174: $5\next_cycle[1:0]
   139/174: $5\next_state[2:0]
   140/174: $4\next_state[2:0]
   141/174: $4\next_cycle[1:0]
   142/174: $3\next_state[2:0]
   143/174: $3\next_cycle[1:0]
   144/174: $11\ctrl_signals[39:39]
   145/174: $8\ctrl_signals[9:9]
   146/174: $7\ctrl_signals[7:7]
   147/174: $10\ctrl_signals[31:31]
   148/174: $9\ctrl_signals[29:29]
   149/174: $5\ctrl_signals[33:29] [2]
   150/174: $5\ctrl_signals[33:29] [1]
   151/174: $3\ctrl_signals[14:9] [0]
   152/174: $3\ctrl_signals[14:9] [5:3]
   153/174: $2\ctrl_signals[7:0] [7]
   154/174: $5\ctrl_signals[33:29] [0]
   155/174: $6\next_state[2:0]
   156/174: $6\ctrl_signals[39:38] [0]
   157/174: $2\ctrl_signals[7:0] [4]
   158/174: $2\ctrl_signals[7:0] [2]
   159/174: $2\ctrl_signals[7:0] [1:0]
   160/174: $2\next_state[2:0]
   161/174: $2\next_cycle[1:0]
   162/174: $5\ctrl_signals[33:29] [4:3]
   163/174: $2\ctrl_signals[7:0] [3]
   164/174: $4\ctrl_signals[24:16]
   165/174: $2\ctrl_signals[7:0] [6]
   166/174: $7\next_cycle[1:0]
   167/174: $1\next_state[2:0]
   168/174: $1\next_cycle[1:0]
   169/174: $1\ctrl_signals[39:0] [37:34]
   170/174: $1\ctrl_signals[39:0] [31]
   171/174: $1\ctrl_signals[39:0] [17]
   172/174: $1\ctrl_signals[39:0] [7:6]
   173/174: $27\ctrl_signals[24:16] [8]
   174/174: $1\ctrl_signals[39:0] [2]
Creating decoders for process `\fsm_decoder.$proc$i8008_core.v:2242$1028'.
     1/1: $1\CF[0:0]
Creating decoders for process `\ALU.$proc$i8008_core.v:2170$1002'.
     1/8: $3\flag_in[3:3]
     2/8: $3\d[7:0]
     3/8: $2\NA[7:0]
     4/8: $2\d[7:0]
     5/8: $2\flag_in[3:3]
     6/8: $1\flag_in[3:3]
     7/8: $1\d[7:0]
     8/8: $1\NA[7:0]
Creating decoders for process `$paramod$c1c89500fe4a73e0bc803a126dcf98c8be383bb5\i8008_core.$proc$i8008_core.v:2037$1615'.
     1/8: $7\bus[7:0]
     2/8: $6\bus[7:0]
     3/8: $5\bus[7:0]
     4/8: $4\bus[7:0] [7:4]
     5/8: $4\bus[7:0] [3:0]
     6/8: $3\bus[7:0]
     7/8: $2\bus[7:0]
     8/8: $1\bus[7:0]
Creating decoders for process `$paramod$c1c89500fe4a73e0bc803a126dcf98c8be383bb5\i8008_core.$proc$i8008_core.v:2026$1612'.
     1/2: $0\Intr[0:0]
     2/2: $0\S_Intr[0:0]
Creating decoders for process `\top.$proc$i8008_core.v:0$965'.
     1/1: $1$mem2reg_rd$\disp_arr$i8008_core.v:1944$959_DATA[3:0]$967
Creating decoders for process `\top.$proc$i8008_core.v:0$964'.
Creating decoders for process `\top.$proc$i8008_core.v:1937$960'.
     1/1: $0\display_cnt[1:0]
Creating decoders for process `\debug_harness.$proc$i8008_core.v:884$957'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:883$956'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:882$955'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:881$954'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:880$953'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:879$952'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:865$951'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:864$950'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:861$949'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:851$948'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:845$947'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:844$946'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:842$945'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:841$944'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:839$943'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:835$942'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:834$941'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:833$940'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:829$939'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:822$938'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:821$937'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:814$936'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:813$935'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:812$934'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:811$933'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:810$932'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:809$931'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:808$930'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:807$929'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:796$928'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:795$927'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:794$926'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:792$925'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:791$924'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:789$923'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:785$922'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:784$921'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:783$920'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:779$919'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:0$913'.
     1/1: $1\_0920_$func$i8008_core.v:1261$19.$result[7:0]$918
Creating decoders for process `\debug_harness.$proc$i8008_core.v:1204$703'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:1203$702'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:1202$701'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:1201$700'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:1200$699'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:1199$698'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:1198$697'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:1197$696'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:1196$695'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:1195$694'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:1194$693'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:1193$692'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:1192$691'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:1191$690'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:1190$689'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:1189$688'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:1188$687'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:1187$686'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:1186$685'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:1185$684'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:1184$683'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:1183$682'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:1182$681'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:1181$680'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:1180$679'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:1179$678'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:1178$677'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:1177$676'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:1176$675'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:1175$674'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:1174$673'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:1173$672'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:1172$671'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:1171$670'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:1170$669'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:1169$668'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:1168$667'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:1167$666'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:1166$665'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:1165$664'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:1164$663'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:1163$662'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:1162$661'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:1161$660'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:1160$659'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:1159$658'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:1158$657'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:1157$656'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:1156$655'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:1155$654'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:1154$653'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:1153$652'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:1152$651'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:1151$650'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:1150$649'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:1149$648'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:1148$647'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:1147$646'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:1146$645'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:1145$644'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:1144$643'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:1143$642'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:1142$641'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:1141$640'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:1140$639'.
Creating decoders for process `\debug_harness.$proc$i8008_core.v:962$310'.
     1/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1034$91_EN[35:0]$526
     2/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1034$91_DATA[35:0]$525
     3/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1034$91_ADDR[3:0]$524
     4/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1032$90_EN[35:0]$523
     5/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1032$90_DATA[35:0]$522
     6/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1032$90_ADDR[3:0]$521
     7/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1030$89_EN[35:0]$520
     8/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1030$89_DATA[35:0]$519
     9/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1030$89_ADDR[3:0]$518
    10/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1028$88_EN[35:0]$517
    11/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1028$88_DATA[35:0]$516
    12/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1028$88_ADDR[3:0]$515
    13/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1026$87_EN[35:0]$514
    14/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1026$87_DATA[35:0]$513
    15/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1026$87_ADDR[3:0]$512
    16/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1024$86_EN[35:0]$511
    17/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1024$86_DATA[35:0]$510
    18/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1024$86_ADDR[3:0]$509
    19/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1022$85_EN[35:0]$508
    20/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1022$85_DATA[35:0]$507
    21/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1022$85_ADDR[3:0]$506
    22/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1020$84_EN[35:0]$505
    23/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1020$84_DATA[35:0]$504
    24/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1020$84_ADDR[3:0]$503
    25/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1018$83_EN[35:0]$502
    26/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1018$83_DATA[35:0]$501
    27/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1018$83_ADDR[3:0]$500
    28/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1016$82_EN[35:0]$499
    29/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1016$82_DATA[35:0]$498
    30/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1016$82_ADDR[3:0]$497
    31/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1014$81_EN[35:0]$496
    32/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1014$81_DATA[35:0]$495
    33/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1014$81_ADDR[3:0]$494
    34/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1012$80_EN[35:0]$493
    35/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1012$80_DATA[35:0]$492
    36/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1012$80_ADDR[3:0]$491
    37/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1010$79_EN[35:0]$490
    38/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1010$79_DATA[35:0]$489
    39/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1010$79_ADDR[3:0]$488
    40/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1008$78_EN[35:0]$487
    41/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1008$78_DATA[35:0]$486
    42/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1008$78_ADDR[3:0]$485
    43/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1006$77_EN[35:0]$484
    44/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1006$77_DATA[35:0]$483
    45/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1006$77_ADDR[3:0]$482
    46/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1004$76_EN[35:0]$481
    47/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1004$76_DATA[35:0]$480
    48/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1004$76_ADDR[3:0]$479
    49/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1002$75_EN[35:0]$478
    50/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1002$75_DATA[35:0]$477
    51/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1002$75_ADDR[3:0]$476
    52/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1000$74_EN[35:0]$475
    53/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1000$74_DATA[35:0]$474
    54/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1000$74_ADDR[3:0]$473
    55/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:998$73_EN[35:0]$472
    56/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:998$73_DATA[35:0]$471
    57/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:998$73_ADDR[3:0]$470
    58/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:996$72_EN[35:0]$469
    59/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:996$72_DATA[35:0]$468
    60/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:996$72_ADDR[3:0]$467
    61/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:994$71_EN[35:0]$466
    62/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:994$71_DATA[35:0]$465
    63/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:994$71_ADDR[3:0]$464
    64/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:992$70_EN[35:0]$463
    65/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:992$70_DATA[35:0]$462
    66/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:992$70_ADDR[3:0]$461
    67/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:990$69_EN[35:0]$460
    68/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:990$69_DATA[35:0]$459
    69/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:990$69_ADDR[3:0]$458
    70/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:988$68_EN[35:0]$457
    71/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:988$68_DATA[35:0]$456
    72/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:988$68_ADDR[3:0]$455
    73/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:986$67_EN[35:0]$454
    74/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:986$67_DATA[35:0]$453
    75/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:986$67_ADDR[3:0]$452
    76/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:984$66_EN[35:0]$451
    77/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:984$66_DATA[35:0]$450
    78/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:984$66_ADDR[3:0]$449
    79/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:982$65_EN[35:0]$448
    80/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:982$65_DATA[35:0]$447
    81/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:982$65_ADDR[3:0]$446
    82/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:980$64_EN[35:0]$445
    83/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:980$64_DATA[35:0]$444
    84/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:980$64_ADDR[3:0]$443
    85/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:978$63_EN[35:0]$442
    86/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:978$63_DATA[35:0]$441
    87/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:978$63_ADDR[3:0]$440
    88/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:976$62_EN[35:0]$439
    89/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:976$62_DATA[35:0]$438
    90/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:976$62_ADDR[3:0]$437
    91/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:974$61_EN[35:0]$436
    92/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:974$61_DATA[35:0]$435
    93/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:974$61_ADDR[3:0]$434
    94/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:972$60_EN[35:0]$433
    95/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:972$60_DATA[35:0]$432
    96/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:972$60_ADDR[3:0]$431
    97/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:970$59_EN[35:0]$430
    98/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:970$59_DATA[35:0]$429
    99/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:970$59_ADDR[3:0]$428
   100/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:968$58_EN[35:0]$427
   101/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:968$58_DATA[35:0]$426
   102/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:968$58_ADDR[3:0]$425
   103/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:966$57_EN[35:0]$424
   104/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:966$57_DATA[35:0]$423
   105/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:966$57_ADDR[3:0]$422
   106/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:964$56_EN[35:0]$421
   107/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:964$56_DATA[35:0]$420
   108/108: $1$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:964$56_ADDR[3:0]$419
Creating decoders for process `\debug_harness.$proc$i8008_core.v:886$92'.
     1/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:958$55_EN[35:0]$308
     2/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:958$55_DATA[35:0]$307
     3/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:958$55_ADDR[3:0]$306
     4/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:956$54_EN[35:0]$305
     5/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:956$54_DATA[35:0]$304
     6/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:956$54_ADDR[3:0]$303
     7/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:954$53_EN[35:0]$302
     8/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:954$53_DATA[35:0]$301
     9/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:954$53_ADDR[3:0]$300
    10/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:952$52_EN[35:0]$299
    11/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:952$52_DATA[35:0]$298
    12/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:952$52_ADDR[3:0]$297
    13/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:950$51_EN[35:0]$296
    14/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:950$51_DATA[35:0]$295
    15/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:950$51_ADDR[3:0]$294
    16/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:948$50_EN[35:0]$293
    17/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:948$50_DATA[35:0]$292
    18/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:948$50_ADDR[3:0]$291
    19/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:946$49_EN[35:0]$290
    20/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:946$49_DATA[35:0]$289
    21/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:946$49_ADDR[3:0]$288
    22/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:944$48_EN[35:0]$287
    23/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:944$48_DATA[35:0]$286
    24/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:944$48_ADDR[3:0]$285
    25/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:942$47_EN[35:0]$284
    26/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:942$47_DATA[35:0]$283
    27/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:942$47_ADDR[3:0]$282
    28/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:940$46_EN[35:0]$281
    29/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:940$46_DATA[35:0]$280
    30/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:940$46_ADDR[3:0]$279
    31/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:938$45_EN[35:0]$278
    32/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:938$45_DATA[35:0]$277
    33/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:938$45_ADDR[3:0]$276
    34/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:936$44_EN[35:0]$275
    35/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:936$44_DATA[35:0]$274
    36/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:936$44_ADDR[3:0]$273
    37/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:934$43_EN[35:0]$272
    38/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:934$43_DATA[35:0]$271
    39/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:934$43_ADDR[3:0]$270
    40/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:932$42_EN[35:0]$269
    41/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:932$42_DATA[35:0]$268
    42/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:932$42_ADDR[3:0]$267
    43/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:930$41_EN[35:0]$266
    44/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:930$41_DATA[35:0]$265
    45/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:930$41_ADDR[3:0]$264
    46/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:928$40_EN[35:0]$263
    47/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:928$40_DATA[35:0]$262
    48/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:928$40_ADDR[3:0]$261
    49/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:926$39_EN[35:0]$260
    50/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:926$39_DATA[35:0]$259
    51/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:926$39_ADDR[3:0]$258
    52/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:924$38_EN[35:0]$257
    53/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:924$38_DATA[35:0]$256
    54/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:924$38_ADDR[3:0]$255
    55/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:922$37_EN[35:0]$254
    56/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:922$37_DATA[35:0]$253
    57/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:922$37_ADDR[3:0]$252
    58/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:920$36_EN[35:0]$251
    59/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:920$36_DATA[35:0]$250
    60/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:920$36_ADDR[3:0]$249
    61/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:918$35_EN[35:0]$248
    62/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:918$35_DATA[35:0]$247
    63/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:918$35_ADDR[3:0]$246
    64/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:916$34_EN[35:0]$245
    65/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:916$34_DATA[35:0]$244
    66/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:916$34_ADDR[3:0]$243
    67/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:914$33_EN[35:0]$242
    68/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:914$33_DATA[35:0]$241
    69/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:914$33_ADDR[3:0]$240
    70/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:912$32_EN[35:0]$239
    71/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:912$32_DATA[35:0]$238
    72/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:912$32_ADDR[3:0]$237
    73/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:910$31_EN[35:0]$236
    74/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:910$31_DATA[35:0]$235
    75/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:910$31_ADDR[3:0]$234
    76/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:908$30_EN[35:0]$233
    77/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:908$30_DATA[35:0]$232
    78/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:908$30_ADDR[3:0]$231
    79/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:906$29_EN[35:0]$230
    80/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:906$29_DATA[35:0]$229
    81/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:906$29_ADDR[3:0]$228
    82/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:904$28_EN[35:0]$227
    83/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:904$28_DATA[35:0]$226
    84/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:904$28_ADDR[3:0]$225
    85/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:902$27_EN[35:0]$224
    86/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:902$27_DATA[35:0]$223
    87/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:902$27_ADDR[3:0]$222
    88/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:900$26_EN[35:0]$221
    89/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:900$26_DATA[35:0]$220
    90/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:900$26_ADDR[3:0]$219
    91/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:898$25_EN[35:0]$218
    92/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:898$25_DATA[35:0]$217
    93/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:898$25_ADDR[3:0]$216
    94/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:896$24_EN[35:0]$215
    95/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:896$24_DATA[35:0]$214
    96/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:896$24_ADDR[3:0]$213
    97/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:894$23_EN[35:0]$212
    98/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:894$23_DATA[35:0]$211
    99/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:894$23_ADDR[3:0]$210
   100/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:892$22_EN[35:0]$209
   101/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:892$22_DATA[35:0]$208
   102/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:892$22_ADDR[3:0]$207
   103/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:890$21_EN[35:0]$206
   104/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:890$21_DATA[35:0]$205
   105/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:890$21_ADDR[3:0]$204
   106/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:888$20_EN[35:0]$203
   107/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:888$20_DATA[35:0]$202
   108/108: $1$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:888$20_ADDR[3:0]$201
Creating decoders for process `\hex_to_sevenseg.$proc$i8008_core.v:7$1'.
     1/16: $16\seg[7:0]
     2/16: $15\seg[7:0]
     3/16: $14\seg[7:0]
     4/16: $13\seg[7:0]
     5/16: $12\seg[7:0]
     6/16: $11\seg[7:0]
     7/16: $10\seg[7:0]
     8/16: $9\seg[7:0]
     9/16: $8\seg[7:0]
    10/16: $7\seg[7:0]
    11/16: $6\seg[7:0]
    12/16: $5\seg[7:0]
    13/16: $4\seg[7:0]
    14/16: $3\seg[7:0]
    15/16: $2\seg[7:0]
    16/16: $1\seg[7:0]

2.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$0ec5feb0cc3bda9ef691eba4be3275d918b87df8\reg_file.\rs' from process `$paramod$0ec5feb0cc3bda9ef691eba4be3275d918b87df8\reg_file.$proc$i8008_core.v:2667$1763'.
No latch inferred for signal `$paramod$0e1b44e0ad8d898606d448a7b77b3618a4085869\stack.\rs' from process `$paramod$0e1b44e0ad8d898606d448a7b77b3618a4085869\stack.$proc$i8008_core.v:2714$1722'.
No latch inferred for signal `\fsm_decoder.\ctrl_signals' from process `\fsm_decoder.$proc$i8008_core.v:2250$1032'.
No latch inferred for signal `\fsm_decoder.\next_cycle' from process `\fsm_decoder.$proc$i8008_core.v:2250$1032'.
No latch inferred for signal `\fsm_decoder.\next_state' from process `\fsm_decoder.$proc$i8008_core.v:2250$1032'.
No latch inferred for signal `\fsm_decoder.\CF' from process `\fsm_decoder.$proc$i8008_core.v:2242$1028'.
No latch inferred for signal `\ALU.\flag_in' from process `\ALU.$proc$i8008_core.v:2170$1002'.
No latch inferred for signal `\ALU.\NA' from process `\ALU.$proc$i8008_core.v:2170$1002'.
Latch inferred for signal `\ALU.\d' from process `\ALU.$proc$i8008_core.v:2170$1002': $auto$proc_dlatch.cc:427:proc_dlatch$4955
No latch inferred for signal `$paramod$c1c89500fe4a73e0bc803a126dcf98c8be383bb5\i8008_core.\bus' from process `$paramod$c1c89500fe4a73e0bc803a126dcf98c8be383bb5\i8008_core.$proc$i8008_core.v:2037$1615'.
No latch inferred for signal `\top.$mem2reg_rd$\disp_arr$i8008_core.v:1944$959_DATA' from process `\top.$proc$i8008_core.v:0$965'.
No latch inferred for signal `\top.\disp_arr[0]' from process `\top.$proc$i8008_core.v:0$964'.
No latch inferred for signal `\top.\disp_arr[1]' from process `\top.$proc$i8008_core.v:0$964'.
No latch inferred for signal `\top.\disp_arr[2]' from process `\top.$proc$i8008_core.v:0$964'.
No latch inferred for signal `\top.\disp_arr[3]' from process `\top.$proc$i8008_core.v:0$964'.
No latch inferred for signal `\debug_harness.\_0920_$func$i8008_core.v:1261$18.$result' from process `\debug_harness.$proc$i8008_core.v:0$913'.
No latch inferred for signal `\debug_harness.\_0920_$func$i8008_core.v:1261$19.$result' from process `\debug_harness.$proc$i8008_core.v:0$913'.
No latch inferred for signal `\debug_harness.\_0920_$func$i8008_core.v:1261$19.b' from process `\debug_harness.$proc$i8008_core.v:0$913'.
No latch inferred for signal `\debug_harness.\_0920_$func$i8008_core.v:1261$19.s' from process `\debug_harness.$proc$i8008_core.v:0$913'.
No latch inferred for signal `\hex_to_sevenseg.\seg' from process `\hex_to_sevenseg.$proc$i8008_core.v:7$1'.

2.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1414$1472'.
  created $adff cell `$procdff$5008' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1353$1465'.
  created $dff cell `$procdff$5009' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1273$1461'.
  created $adff cell `$procdff$5010' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1212$1454'.
  created $dff cell `$procdff$5011' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1138$1451'.
  created $adff cell `$procdff$5012' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1088$1448'.
  created $dff cell `$procdff$5013' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1017$1445'.
  created $adff cell `$procdff$5014' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:967$1442'.
  created $dff cell `$procdff$5015' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:922$1440'.
  created $dff cell `$procdff$5016' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:882$1438'.
  created $dff cell `$procdff$5017' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:803$1434'.
  created $adff cell `$procdff$5018' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:742$1427'.
  created $dff cell `$procdff$5019' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:662$1423'.
  created $adff cell `$procdff$5020' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:601$1416'.
  created $dff cell `$procdff$5021' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:527$1413'.
  created $adff cell `$procdff$5022' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:477$1410'.
  created $dff cell `$procdff$5023' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:406$1407'.
  created $adff cell `$procdff$5024' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:356$1404'.
  created $dff cell `$procdff$5025' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:311$1402'.
  created $dff cell `$procdff$5026' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:271$1400'.
  created $dff cell `$procdff$5027' with positive edge clock.
Creating register for signal `\Stabilizer.\Q' using process `\Stabilizer.$proc$i8008_core.v:2790$1231'.
  created $dff cell `$procdff$5028' with positive edge clock.
Creating register for signal `\Stabilizer.\temp' using process `\Stabilizer.$proc$i8008_core.v:2790$1231'.
  created $dff cell `$procdff$5029' with positive edge clock.
Creating register for signal `$paramod\FlagRegister\WIDTH=s32'00000000000000000000000000000100.\Q' using process `$paramod\FlagRegister\WIDTH=s32'00000000000000000000000000000100.$proc$i8008_core.v:2748$1766'.
  created $dff cell `$procdff$5030' with positive edge clock.
Creating register for signal `$paramod\Register\WIDTH=s32'00000000000000000000000000001000.\Q' using process `$paramod\Register\WIDTH=s32'00000000000000000000000000001000.$proc$i8008_core.v:2729$1765'.
  created $dff cell `$procdff$5031' with positive edge clock.
Creating register for signal `$paramod$0ec5feb0cc3bda9ef691eba4be3275d918b87df8\reg_file.$memwr$\rf$i8008_core.v:2657$1730_EN' using process `$paramod$0ec5feb0cc3bda9ef691eba4be3275d918b87df8\reg_file.$proc$i8008_core.v:2655$1739'.
  created $dff cell `$procdff$5032' with positive edge clock.
Creating register for signal `$paramod$0ec5feb0cc3bda9ef691eba4be3275d918b87df8\reg_file.$memwr$\rf$i8008_core.v:2658$1731_EN' using process `$paramod$0ec5feb0cc3bda9ef691eba4be3275d918b87df8\reg_file.$proc$i8008_core.v:2655$1739'.
  created $dff cell `$procdff$5033' with positive edge clock.
Creating register for signal `$paramod$0ec5feb0cc3bda9ef691eba4be3275d918b87df8\reg_file.$memwr$\rf$i8008_core.v:2659$1732_EN' using process `$paramod$0ec5feb0cc3bda9ef691eba4be3275d918b87df8\reg_file.$proc$i8008_core.v:2655$1739'.
  created $dff cell `$procdff$5034' with positive edge clock.
Creating register for signal `$paramod$0ec5feb0cc3bda9ef691eba4be3275d918b87df8\reg_file.$memwr$\rf$i8008_core.v:2660$1733_EN' using process `$paramod$0ec5feb0cc3bda9ef691eba4be3275d918b87df8\reg_file.$proc$i8008_core.v:2655$1739'.
  created $dff cell `$procdff$5035' with positive edge clock.
Creating register for signal `$paramod$0ec5feb0cc3bda9ef691eba4be3275d918b87df8\reg_file.$memwr$\rf$i8008_core.v:2661$1734_EN' using process `$paramod$0ec5feb0cc3bda9ef691eba4be3275d918b87df8\reg_file.$proc$i8008_core.v:2655$1739'.
  created $dff cell `$procdff$5036' with positive edge clock.
Creating register for signal `$paramod$0ec5feb0cc3bda9ef691eba4be3275d918b87df8\reg_file.$memwr$\rf$i8008_core.v:2662$1735_EN' using process `$paramod$0ec5feb0cc3bda9ef691eba4be3275d918b87df8\reg_file.$proc$i8008_core.v:2655$1739'.
  created $dff cell `$procdff$5037' with positive edge clock.
Creating register for signal `$paramod$0ec5feb0cc3bda9ef691eba4be3275d918b87df8\reg_file.$memwr$\rf$i8008_core.v:2663$1736_EN' using process `$paramod$0ec5feb0cc3bda9ef691eba4be3275d918b87df8\reg_file.$proc$i8008_core.v:2655$1739'.
  created $dff cell `$procdff$5038' with positive edge clock.
Creating register for signal `$paramod$0ec5feb0cc3bda9ef691eba4be3275d918b87df8\reg_file.$memwr$\rf$i8008_core.v:2666$1737_ADDR' using process `$paramod$0ec5feb0cc3bda9ef691eba4be3275d918b87df8\reg_file.$proc$i8008_core.v:2655$1739'.
  created $dff cell `$procdff$5039' with positive edge clock.
Creating register for signal `$paramod$0ec5feb0cc3bda9ef691eba4be3275d918b87df8\reg_file.$memwr$\rf$i8008_core.v:2666$1737_DATA' using process `$paramod$0ec5feb0cc3bda9ef691eba4be3275d918b87df8\reg_file.$proc$i8008_core.v:2655$1739'.
  created $dff cell `$procdff$5040' with positive edge clock.
Creating register for signal `$paramod$0ec5feb0cc3bda9ef691eba4be3275d918b87df8\reg_file.$memwr$\rf$i8008_core.v:2666$1737_EN' using process `$paramod$0ec5feb0cc3bda9ef691eba4be3275d918b87df8\reg_file.$proc$i8008_core.v:2655$1739'.
  created $dff cell `$procdff$5041' with positive edge clock.
Creating register for signal `$paramod\Counter\WIDTH=s32'00000000000000000000000000000011.\Q' using process `$paramod\Counter\WIDTH=s32'00000000000000000000000000000011.$proc$i8008_core.v:2771$1724'.
  created $dff cell `$procdff$5042' with positive edge clock.
Creating register for signal `$paramod$0e1b44e0ad8d898606d448a7b77b3618a4085869\stack.$memwr$\rf$i8008_core.v:2699$1645_EN' using process `$paramod$0e1b44e0ad8d898606d448a7b77b3618a4085869\stack.$proc$i8008_core.v:2697$1658'.
  created $dff cell `$procdff$5043' with positive edge clock.
Creating register for signal `$paramod$0e1b44e0ad8d898606d448a7b77b3618a4085869\stack.$memwr$\rf$i8008_core.v:2700$1646_EN' using process `$paramod$0e1b44e0ad8d898606d448a7b77b3618a4085869\stack.$proc$i8008_core.v:2697$1658'.
  created $dff cell `$procdff$5044' with positive edge clock.
Creating register for signal `$paramod$0e1b44e0ad8d898606d448a7b77b3618a4085869\stack.$memwr$\rf$i8008_core.v:2701$1647_EN' using process `$paramod$0e1b44e0ad8d898606d448a7b77b3618a4085869\stack.$proc$i8008_core.v:2697$1658'.
  created $dff cell `$procdff$5045' with positive edge clock.
Creating register for signal `$paramod$0e1b44e0ad8d898606d448a7b77b3618a4085869\stack.$memwr$\rf$i8008_core.v:2702$1648_EN' using process `$paramod$0e1b44e0ad8d898606d448a7b77b3618a4085869\stack.$proc$i8008_core.v:2697$1658'.
  created $dff cell `$procdff$5046' with positive edge clock.
Creating register for signal `$paramod$0e1b44e0ad8d898606d448a7b77b3618a4085869\stack.$memwr$\rf$i8008_core.v:2703$1649_EN' using process `$paramod$0e1b44e0ad8d898606d448a7b77b3618a4085869\stack.$proc$i8008_core.v:2697$1658'.
  created $dff cell `$procdff$5047' with positive edge clock.
Creating register for signal `$paramod$0e1b44e0ad8d898606d448a7b77b3618a4085869\stack.$memwr$\rf$i8008_core.v:2704$1650_EN' using process `$paramod$0e1b44e0ad8d898606d448a7b77b3618a4085869\stack.$proc$i8008_core.v:2697$1658'.
  created $dff cell `$procdff$5048' with positive edge clock.
Creating register for signal `$paramod$0e1b44e0ad8d898606d448a7b77b3618a4085869\stack.$memwr$\rf$i8008_core.v:2705$1651_EN' using process `$paramod$0e1b44e0ad8d898606d448a7b77b3618a4085869\stack.$proc$i8008_core.v:2697$1658'.
  created $dff cell `$procdff$5049' with positive edge clock.
Creating register for signal `$paramod$0e1b44e0ad8d898606d448a7b77b3618a4085869\stack.$memwr$\rf$i8008_core.v:2706$1652_EN' using process `$paramod$0e1b44e0ad8d898606d448a7b77b3618a4085869\stack.$proc$i8008_core.v:2697$1658'.
  created $dff cell `$procdff$5050' with positive edge clock.
Creating register for signal `$paramod$0e1b44e0ad8d898606d448a7b77b3618a4085869\stack.$memwr$\rf$i8008_core.v:2709$1653_ADDR' using process `$paramod$0e1b44e0ad8d898606d448a7b77b3618a4085869\stack.$proc$i8008_core.v:2697$1658'.
  created $dff cell `$procdff$5051' with positive edge clock.
Creating register for signal `$paramod$0e1b44e0ad8d898606d448a7b77b3618a4085869\stack.$memwr$\rf$i8008_core.v:2709$1653_DATA' using process `$paramod$0e1b44e0ad8d898606d448a7b77b3618a4085869\stack.$proc$i8008_core.v:2697$1658'.
  created $dff cell `$procdff$5052' with positive edge clock.
Creating register for signal `$paramod$0e1b44e0ad8d898606d448a7b77b3618a4085869\stack.$memwr$\rf$i8008_core.v:2709$1653_EN' using process `$paramod$0e1b44e0ad8d898606d448a7b77b3618a4085869\stack.$proc$i8008_core.v:2697$1658'.
  created $dff cell `$procdff$5053' with positive edge clock.
Creating register for signal `$paramod$0e1b44e0ad8d898606d448a7b77b3618a4085869\stack.$memwr$\rf$i8008_core.v:2711$1654_ADDR' using process `$paramod$0e1b44e0ad8d898606d448a7b77b3618a4085869\stack.$proc$i8008_core.v:2697$1658'.
  created $dff cell `$procdff$5054' with positive edge clock.
Creating register for signal `$paramod$0e1b44e0ad8d898606d448a7b77b3618a4085869\stack.$memwr$\rf$i8008_core.v:2711$1654_DATA' using process `$paramod$0e1b44e0ad8d898606d448a7b77b3618a4085869\stack.$proc$i8008_core.v:2697$1658'.
  created $dff cell `$procdff$5055' with positive edge clock.
Creating register for signal `$paramod$0e1b44e0ad8d898606d448a7b77b3618a4085869\stack.$memwr$\rf$i8008_core.v:2711$1654_EN' using process `$paramod$0e1b44e0ad8d898606d448a7b77b3618a4085869\stack.$proc$i8008_core.v:2697$1658'.
  created $dff cell `$procdff$5056' with positive edge clock.
Creating register for signal `$paramod$0e1b44e0ad8d898606d448a7b77b3618a4085869\stack.$mem2bits$\rf$i8008_core.v:2713$1655' using process `$paramod$0e1b44e0ad8d898606d448a7b77b3618a4085869\stack.$proc$i8008_core.v:2697$1658'.
  created $dff cell `$procdff$5057' with positive edge clock.
Creating register for signal `$paramod$0e1b44e0ad8d898606d448a7b77b3618a4085869\stack.$memwr$\rf$i8008_core.v:2713$1656_ADDR' using process `$paramod$0e1b44e0ad8d898606d448a7b77b3618a4085869\stack.$proc$i8008_core.v:2697$1658'.
  created $dff cell `$procdff$5058' with positive edge clock.
Creating register for signal `$paramod$0e1b44e0ad8d898606d448a7b77b3618a4085869\stack.$memwr$\rf$i8008_core.v:2713$1656_DATA' using process `$paramod$0e1b44e0ad8d898606d448a7b77b3618a4085869\stack.$proc$i8008_core.v:2697$1658'.
  created $dff cell `$procdff$5059' with positive edge clock.
Creating register for signal `$paramod$0e1b44e0ad8d898606d448a7b77b3618a4085869\stack.$memwr$\rf$i8008_core.v:2713$1656_EN' using process `$paramod$0e1b44e0ad8d898606d448a7b77b3618a4085869\stack.$proc$i8008_core.v:2697$1658'.
  created $dff cell `$procdff$5060' with positive edge clock.
Creating register for signal `\fsm_decoder.\state' using process `\fsm_decoder.$proc$i8008_core.v:2624$1108'.
  created $dff cell `$procdff$5061' with positive edge clock.
Creating register for signal `\fsm_decoder.\cycle' using process `\fsm_decoder.$proc$i8008_core.v:2624$1108'.
  created $dff cell `$procdff$5062' with positive edge clock.
Creating register for signal `$paramod$c1c89500fe4a73e0bc803a126dcf98c8be383bb5\i8008_core.\Intr' using process `$paramod$c1c89500fe4a73e0bc803a126dcf98c8be383bb5\i8008_core.$proc$i8008_core.v:2026$1612'.
  created $dff cell `$procdff$5063' with positive edge clock.
Creating register for signal `$paramod$c1c89500fe4a73e0bc803a126dcf98c8be383bb5\i8008_core.\S_Intr' using process `$paramod$c1c89500fe4a73e0bc803a126dcf98c8be383bb5\i8008_core.$proc$i8008_core.v:2026$1612'.
  created $dff cell `$procdff$5064' with positive edge clock.
Creating register for signal `\top.\display_cnt' using process `\top.$proc$i8008_core.v:1937$960'.
  created $dff cell `$procdff$5065' with positive edge clock.
Creating register for signal `\debug_harness.\data_in' using process `\debug_harness.$proc$i8008_core.v:1204$703'.
  created $dff cell `$procdff$5066' with positive edge clock.
Creating register for signal `\debug_harness.\wb_ack' using process `\debug_harness.$proc$i8008_core.v:1203$702'.
  created $dff cell `$procdff$5067' with positive edge clock.
Creating register for signal `\debug_harness.\chip_reset' using process `\debug_harness.$proc$i8008_core.v:1202$701'.
  created $dff cell `$procdff$5068' with positive edge clock.
Creating register for signal `\debug_harness.\chip_clock' using process `\debug_harness.$proc$i8008_core.v:1201$700'.
  created $dff cell `$procdff$5069' with positive edge clock.
Creating register for signal `\debug_harness.\chip_inputs' using process `\debug_harness.$proc$i8008_core.v:1200$699'.
  created $dff cell `$procdff$5070' with positive edge clock.
Creating register for signal `\debug_harness.\uart_rx_sync' using process `\debug_harness.$proc$i8008_core.v:1199$698'.
  created $dff cell `$procdff$5071' with positive edge clock.
Creating register for signal `\debug_harness.\wbdbg.wbdbgbusmaster.o_resp_data' using process `\debug_harness.$proc$i8008_core.v:1198$697'.
  created $dff cell `$procdff$5072' with positive edge clock.
Creating register for signal `\debug_harness.\wbdbg.wbdbgbusmaster.o_resp_valid' using process `\debug_harness.$proc$i8008_core.v:1197$696'.
  created $dff cell `$procdff$5073' with positive edge clock.
Creating register for signal `\debug_harness.\wbdbg.wbdbgbusmaster.o_wb_data' using process `\debug_harness.$proc$i8008_core.v:1196$695'.
  created $dff cell `$procdff$5074' with positive edge clock.
Creating register for signal `\debug_harness.\wbdbg.wbdbgbusmaster.o_wb_we' using process `\debug_harness.$proc$i8008_core.v:1195$694'.
  created $dff cell `$procdff$5075' with positive edge clock.
Creating register for signal `\debug_harness.\wbdbg.wbdbgbusmaster.addr_inc' using process `\debug_harness.$proc$i8008_core.v:1194$693'.
  created $dff cell `$procdff$5076' with positive edge clock.
Creating register for signal `\debug_harness.\wbdbg.wbdbgbusmaster.o_wb_addr' using process `\debug_harness.$proc$i8008_core.v:1193$692'.
  created $dff cell `$procdff$5077' with positive edge clock.
Creating register for signal `\debug_harness.\wbdbg.wbdbgbusmaster.o_wb_stb' using process `\debug_harness.$proc$i8008_core.v:1192$691'.
  created $dff cell `$procdff$5078' with positive edge clock.
Creating register for signal `\debug_harness.\wbdbg.wbdbgbusmaster.o_wb_cyc' using process `\debug_harness.$proc$i8008_core.v:1191$690'.
  created $dff cell `$procdff$5079' with positive edge clock.
Creating register for signal `\debug_harness.\wbdbg.uart_tx.data_send' using process `\debug_harness.$proc$i8008_core.v:1190$689'.
  created $dff cell `$procdff$5080' with positive edge clock.
Creating register for signal `\debug_harness.\wbdbg.uart_tx.state' using process `\debug_harness.$proc$i8008_core.v:1189$688'.
  created $dff cell `$procdff$5081' with positive edge clock.
Creating register for signal `\debug_harness.\wbdbg.uart_tx.counter' using process `\debug_harness.$proc$i8008_core.v:1188$687'.
  created $dff cell `$procdff$5082' with positive edge clock.
Creating register for signal `\debug_harness.\_0214_' using process `\debug_harness.$proc$i8008_core.v:1187$686'.
  created $dff cell `$procdff$5083' with positive edge clock.
Creating register for signal `\debug_harness.\_0208_' using process `\debug_harness.$proc$i8008_core.v:1186$685'.
  created $dff cell `$procdff$5084' with positive edge clock.
Creating register for signal `\debug_harness.\_0206_' using process `\debug_harness.$proc$i8008_core.v:1185$684'.
  created $dff cell `$procdff$5085' with positive edge clock.
Creating register for signal `\debug_harness.\_0207_' using process `\debug_harness.$proc$i8008_core.v:1184$683'.
  created $dff cell `$procdff$5086' with positive edge clock.
Creating register for signal `\debug_harness.\wbdbg.uart_rx.state' using process `\debug_harness.$proc$i8008_core.v:1183$682'.
  created $dff cell `$procdff$5087' with positive edge clock.
Creating register for signal `\debug_harness.\wbdbg.uart_rx.counter' using process `\debug_harness.$proc$i8008_core.v:1182$681'.
  created $dff cell `$procdff$5088' with positive edge clock.
Creating register for signal `\debug_harness.\wbdbg.uart_rx.o_valid' using process `\debug_harness.$proc$i8008_core.v:1181$680'.
  created $dff cell `$procdff$5089' with positive edge clock.
Creating register for signal `\debug_harness.\wbdbg.uart_rx.o_data' using process `\debug_harness.$proc$i8008_core.v:1180$679'.
  created $dff cell `$procdff$5090' with positive edge clock.
Creating register for signal `\debug_harness.\wbdbg.resp_fifo.len' using process `\debug_harness.$proc$i8008_core.v:1179$678'.
  created $dff cell `$procdff$5091' with positive edge clock.
Creating register for signal `\debug_harness.\wbdbg.resp_fifo.rd_ptr' using process `\debug_harness.$proc$i8008_core.v:1178$677'.
  created $dff cell `$procdff$5092' with positive edge clock.
Creating register for signal `\debug_harness.\wbdbg.resp_fifo.o_rd_valid' using process `\debug_harness.$proc$i8008_core.v:1177$676'.
  created $dff cell `$procdff$5093' with positive edge clock.
Creating register for signal `\debug_harness.\wbdbg.resp_fifo.o_rd_data' using process `\debug_harness.$proc$i8008_core.v:1176$675'.
  created $dff cell `$procdff$5094' with positive edge clock.
Creating register for signal `\debug_harness.\_0175_' using process `\debug_harness.$proc$i8008_core.v:1175$674'.
  created $dff cell `$procdff$5095' with positive edge clock.
Creating register for signal `\debug_harness.\_0174_' using process `\debug_harness.$proc$i8008_core.v:1174$673'.
  created $dff cell `$procdff$5096' with positive edge clock.
Creating register for signal `\debug_harness.\_0173_' using process `\debug_harness.$proc$i8008_core.v:1173$672'.
  created $dff cell `$procdff$5097' with positive edge clock.
Creating register for signal `\debug_harness.\wbdbg.resp_fifo.wr_ptr' using process `\debug_harness.$proc$i8008_core.v:1172$671'.
  created $dff cell `$procdff$5098' with positive edge clock.
Creating register for signal `\debug_harness.\wbdbg.cmd_fifo.len' using process `\debug_harness.$proc$i8008_core.v:1171$670'.
  created $dff cell `$procdff$5099' with positive edge clock.
Creating register for signal `\debug_harness.\wbdbg.cmd_fifo.rd_ptr' using process `\debug_harness.$proc$i8008_core.v:1170$669'.
  created $dff cell `$procdff$5100' with positive edge clock.
Creating register for signal `\debug_harness.\wbdbg.cmd_fifo.o_rd_valid' using process `\debug_harness.$proc$i8008_core.v:1169$668'.
  created $dff cell `$procdff$5101' with positive edge clock.
Creating register for signal `\debug_harness.\wbdbg.cmd_fifo.o_rd_data' using process `\debug_harness.$proc$i8008_core.v:1168$667'.
  created $dff cell `$procdff$5102' with positive edge clock.
Creating register for signal `\debug_harness.\_0138_' using process `\debug_harness.$proc$i8008_core.v:1167$666'.
  created $dff cell `$procdff$5103' with positive edge clock.
Creating register for signal `\debug_harness.\_0137_' using process `\debug_harness.$proc$i8008_core.v:1166$665'.
  created $dff cell `$procdff$5104' with positive edge clock.
Creating register for signal `\debug_harness.\_0136_' using process `\debug_harness.$proc$i8008_core.v:1165$664'.
  created $dff cell `$procdff$5105' with positive edge clock.
Creating register for signal `\debug_harness.\wbdbg.cmd_fifo.wr_ptr' using process `\debug_harness.$proc$i8008_core.v:1164$663'.
  created $dff cell `$procdff$5106' with positive edge clock.
Creating register for signal `\debug_harness.\wbdbg.cmd_fifo_rd_en' using process `\debug_harness.$proc$i8008_core.v:1163$662'.
  created $dff cell `$procdff$5107' with positive edge clock.
Creating register for signal `\debug_harness.\wbdbg.cmd_data' using process `\debug_harness.$proc$i8008_core.v:1162$661'.
  created $dff cell `$procdff$5108' with positive edge clock.
Creating register for signal `\debug_harness.\wbdbg.cmd_valid' using process `\debug_harness.$proc$i8008_core.v:1161$660'.
  created $dff cell `$procdff$5109' with positive edge clock.
Creating register for signal `\debug_harness.\wbdbg.drop_timer' using process `\debug_harness.$proc$i8008_core.v:1160$659'.
  created $dff cell `$procdff$5110' with positive edge clock.
Creating register for signal `\debug_harness.\wbdbg.recieve_state' using process `\debug_harness.$proc$i8008_core.v:1159$658'.
  created $dff cell `$procdff$5111' with positive edge clock.
Creating register for signal `\debug_harness.\wbdbg.recieve_data' using process `\debug_harness.$proc$i8008_core.v:1158$657'.
  created $dff cell `$procdff$5112' with positive edge clock.
Creating register for signal `\debug_harness.\wbdbg.cmd_fifo_wr_data' using process `\debug_harness.$proc$i8008_core.v:1157$656'.
  created $dff cell `$procdff$5113' with positive edge clock.
Creating register for signal `\debug_harness.\wbdbg.cmd_fifo_wr_en' using process `\debug_harness.$proc$i8008_core.v:1156$655'.
  created $dff cell `$procdff$5114' with positive edge clock.
Creating register for signal `\debug_harness.\wbdbg.cmd_reset' using process `\debug_harness.$proc$i8008_core.v:1155$654'.
  created $dff cell `$procdff$5115' with positive edge clock.
Creating register for signal `\debug_harness.\wbdbg.interrupt_4_rising' using process `\debug_harness.$proc$i8008_core.v:1154$653'.
  created $dff cell `$procdff$5116' with positive edge clock.
Creating register for signal `\debug_harness.\wbdbg.interrupt_3_rising' using process `\debug_harness.$proc$i8008_core.v:1153$652'.
  created $dff cell `$procdff$5117' with positive edge clock.
Creating register for signal `\debug_harness.\wbdbg.interrupt_2_rising' using process `\debug_harness.$proc$i8008_core.v:1152$651'.
  created $dff cell `$procdff$5118' with positive edge clock.
Creating register for signal `\debug_harness.\wbdbg.interrupt_1_rising' using process `\debug_harness.$proc$i8008_core.v:1151$650'.
  created $dff cell `$procdff$5119' with positive edge clock.
Creating register for signal `\debug_harness.\wbdbg.transmit_state' using process `\debug_harness.$proc$i8008_core.v:1150$649'.
  created $dff cell `$procdff$5120' with positive edge clock.
Creating register for signal `\debug_harness.\wbdbg.transmit_data' using process `\debug_harness.$proc$i8008_core.v:1149$648'.
  created $dff cell `$procdff$5121' with positive edge clock.
Creating register for signal `\debug_harness.\wbdbg.resp_fifo_rd_en' using process `\debug_harness.$proc$i8008_core.v:1148$647'.
  created $dff cell `$procdff$5122' with positive edge clock.
Creating register for signal `\debug_harness.\wbdbg.uart_tx_valid' using process `\debug_harness.$proc$i8008_core.v:1147$646'.
  created $dff cell `$procdff$5123' with positive edge clock.
Creating register for signal `\debug_harness.\wbdbg.uart_tx_data' using process `\debug_harness.$proc$i8008_core.v:1146$645'.
  created $dff cell `$procdff$5124' with positive edge clock.
Creating register for signal `\debug_harness.\wbdbg.resp_fifo_wr_data' using process `\debug_harness.$proc$i8008_core.v:1145$644'.
  created $dff cell `$procdff$5125' with positive edge clock.
Creating register for signal `\debug_harness.\wbdbg.resp_fifo_wr_en' using process `\debug_harness.$proc$i8008_core.v:1144$643'.
  created $dff cell `$procdff$5126' with positive edge clock.
Creating register for signal `\debug_harness.\wbdbg.interrupt_4_last' using process `\debug_harness.$proc$i8008_core.v:1143$642'.
  created $dff cell `$procdff$5127' with positive edge clock.
Creating register for signal `\debug_harness.\wbdbg.interrupt_3_last' using process `\debug_harness.$proc$i8008_core.v:1142$641'.
  created $dff cell `$procdff$5128' with positive edge clock.
Creating register for signal `\debug_harness.\wbdbg.interrupt_2_last' using process `\debug_harness.$proc$i8008_core.v:1141$640'.
  created $dff cell `$procdff$5129' with positive edge clock.
Creating register for signal `\debug_harness.\wbdbg.interrupt_1_last' using process `\debug_harness.$proc$i8008_core.v:1140$639'.
  created $dff cell `$procdff$5130' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:964$56_ADDR' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5131' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:964$56_DATA' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5132' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:964$56_EN' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5133' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:966$57_ADDR' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5134' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:966$57_DATA' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5135' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:966$57_EN' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5136' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:968$58_ADDR' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5137' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:968$58_DATA' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5138' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:968$58_EN' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5139' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:970$59_ADDR' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5140' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:970$59_DATA' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5141' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:970$59_EN' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5142' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:972$60_ADDR' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5143' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:972$60_DATA' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5144' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:972$60_EN' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5145' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:974$61_ADDR' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5146' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:974$61_DATA' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5147' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:974$61_EN' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5148' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:976$62_ADDR' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5149' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:976$62_DATA' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5150' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:976$62_EN' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5151' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:978$63_ADDR' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5152' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:978$63_DATA' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5153' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:978$63_EN' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5154' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:980$64_ADDR' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5155' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:980$64_DATA' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5156' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:980$64_EN' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5157' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:982$65_ADDR' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5158' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:982$65_DATA' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5159' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:982$65_EN' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5160' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:984$66_ADDR' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5161' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:984$66_DATA' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5162' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:984$66_EN' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5163' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:986$67_ADDR' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5164' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:986$67_DATA' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5165' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:986$67_EN' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5166' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:988$68_ADDR' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5167' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:988$68_DATA' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5168' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:988$68_EN' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5169' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:990$69_ADDR' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5170' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:990$69_DATA' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5171' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:990$69_EN' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5172' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:992$70_ADDR' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5173' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:992$70_DATA' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5174' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:992$70_EN' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5175' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:994$71_ADDR' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5176' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:994$71_DATA' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5177' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:994$71_EN' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5178' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:996$72_ADDR' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5179' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:996$72_DATA' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5180' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:996$72_EN' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5181' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:998$73_ADDR' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5182' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:998$73_DATA' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5183' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:998$73_EN' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5184' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1000$74_ADDR' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5185' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1000$74_DATA' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5186' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1000$74_EN' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5187' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1002$75_ADDR' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5188' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1002$75_DATA' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5189' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1002$75_EN' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5190' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1004$76_ADDR' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5191' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1004$76_DATA' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5192' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1004$76_EN' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5193' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1006$77_ADDR' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5194' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1006$77_DATA' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5195' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1006$77_EN' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5196' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1008$78_ADDR' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5197' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1008$78_DATA' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5198' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1008$78_EN' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5199' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1010$79_ADDR' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5200' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1010$79_DATA' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5201' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1010$79_EN' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5202' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1012$80_ADDR' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5203' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1012$80_DATA' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5204' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1012$80_EN' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5205' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1014$81_ADDR' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5206' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1014$81_DATA' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5207' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1014$81_EN' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5208' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1016$82_ADDR' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5209' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1016$82_DATA' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5210' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1016$82_EN' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5211' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1018$83_ADDR' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5212' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1018$83_DATA' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5213' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1018$83_EN' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5214' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1020$84_ADDR' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5215' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1020$84_DATA' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5216' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1020$84_EN' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5217' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1022$85_ADDR' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5218' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1022$85_DATA' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5219' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1022$85_EN' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5220' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1024$86_ADDR' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5221' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1024$86_DATA' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5222' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1024$86_EN' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5223' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1026$87_ADDR' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5224' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1026$87_DATA' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5225' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1026$87_EN' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5226' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1028$88_ADDR' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5227' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1028$88_DATA' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5228' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1028$88_EN' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5229' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1030$89_ADDR' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5230' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1030$89_DATA' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5231' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1030$89_EN' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5232' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1032$90_ADDR' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5233' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1032$90_DATA' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5234' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1032$90_EN' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5235' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1034$91_ADDR' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5236' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1034$91_DATA' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5237' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.resp_fifo.ram$i8008_core.v:1034$91_EN' using process `\debug_harness.$proc$i8008_core.v:962$310'.
  created $dff cell `$procdff$5238' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:888$20_ADDR' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5239' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:888$20_DATA' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5240' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:888$20_EN' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5241' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:890$21_ADDR' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5242' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:890$21_DATA' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5243' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:890$21_EN' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5244' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:892$22_ADDR' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5245' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:892$22_DATA' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5246' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:892$22_EN' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5247' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:894$23_ADDR' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5248' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:894$23_DATA' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5249' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:894$23_EN' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5250' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:896$24_ADDR' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5251' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:896$24_DATA' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5252' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:896$24_EN' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5253' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:898$25_ADDR' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5254' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:898$25_DATA' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5255' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:898$25_EN' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5256' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:900$26_ADDR' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5257' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:900$26_DATA' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5258' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:900$26_EN' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5259' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:902$27_ADDR' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5260' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:902$27_DATA' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5261' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:902$27_EN' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5262' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:904$28_ADDR' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5263' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:904$28_DATA' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5264' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:904$28_EN' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5265' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:906$29_ADDR' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5266' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:906$29_DATA' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5267' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:906$29_EN' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5268' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:908$30_ADDR' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5269' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:908$30_DATA' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5270' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:908$30_EN' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5271' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:910$31_ADDR' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5272' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:910$31_DATA' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5273' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:910$31_EN' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5274' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:912$32_ADDR' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5275' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:912$32_DATA' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5276' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:912$32_EN' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5277' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:914$33_ADDR' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5278' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:914$33_DATA' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5279' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:914$33_EN' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5280' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:916$34_ADDR' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5281' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:916$34_DATA' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5282' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:916$34_EN' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5283' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:918$35_ADDR' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5284' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:918$35_DATA' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5285' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:918$35_EN' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5286' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:920$36_ADDR' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5287' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:920$36_DATA' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5288' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:920$36_EN' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5289' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:922$37_ADDR' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5290' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:922$37_DATA' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5291' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:922$37_EN' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5292' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:924$38_ADDR' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5293' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:924$38_DATA' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5294' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:924$38_EN' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5295' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:926$39_ADDR' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5296' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:926$39_DATA' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5297' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:926$39_EN' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5298' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:928$40_ADDR' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5299' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:928$40_DATA' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5300' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:928$40_EN' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5301' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:930$41_ADDR' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5302' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:930$41_DATA' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5303' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:930$41_EN' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5304' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:932$42_ADDR' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5305' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:932$42_DATA' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5306' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:932$42_EN' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5307' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:934$43_ADDR' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5308' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:934$43_DATA' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5309' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:934$43_EN' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5310' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:936$44_ADDR' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5311' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:936$44_DATA' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5312' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:936$44_EN' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5313' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:938$45_ADDR' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5314' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:938$45_DATA' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5315' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:938$45_EN' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5316' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:940$46_ADDR' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5317' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:940$46_DATA' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5318' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:940$46_EN' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5319' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:942$47_ADDR' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5320' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:942$47_DATA' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5321' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:942$47_EN' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5322' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:944$48_ADDR' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5323' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:944$48_DATA' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5324' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:944$48_EN' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5325' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:946$49_ADDR' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5326' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:946$49_DATA' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5327' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:946$49_EN' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5328' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:948$50_ADDR' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5329' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:948$50_DATA' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5330' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:948$50_EN' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5331' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:950$51_ADDR' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5332' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:950$51_DATA' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5333' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:950$51_EN' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5334' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:952$52_ADDR' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5335' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:952$52_DATA' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5336' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:952$52_EN' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5337' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:954$53_ADDR' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5338' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:954$53_DATA' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5339' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:954$53_EN' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5340' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:956$54_ADDR' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5341' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:956$54_DATA' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5342' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:956$54_EN' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5343' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:958$55_ADDR' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5344' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:958$55_DATA' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5345' with positive edge clock.
Creating register for signal `\debug_harness.$memwr$\wbdbg.cmd_fifo.ram$i8008_core.v:958$55_EN' using process `\debug_harness.$proc$i8008_core.v:886$92'.
  created $dff cell `$procdff$5346' with positive edge clock.

2.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SB_DFFNES.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1475'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1414$1472'.
Removing empty process `SB_DFFNES.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1414$1472'.
Removing empty process `SB_DFFNESS.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1471'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1353$1465'.
Removing empty process `SB_DFFNESS.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1353$1465'.
Removing empty process `SB_DFFNER.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1464'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1273$1461'.
Removing empty process `SB_DFFNER.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1273$1461'.
Removing empty process `SB_DFFNESR.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1460'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1212$1454'.
Removing empty process `SB_DFFNESR.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1212$1454'.
Removing empty process `SB_DFFNS.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1453'.
Removing empty process `SB_DFFNS.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1138$1451'.
Removing empty process `SB_DFFNSS.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1450'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1088$1448'.
Removing empty process `SB_DFFNSS.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1088$1448'.
Removing empty process `SB_DFFNR.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1447'.
Removing empty process `SB_DFFNR.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1017$1445'.
Removing empty process `SB_DFFNSR.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1444'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:967$1442'.
Removing empty process `SB_DFFNSR.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:967$1442'.
Removing empty process `SB_DFFNE.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1441'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:922$1440'.
Removing empty process `SB_DFFNE.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:922$1440'.
Removing empty process `SB_DFFN.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1439'.
Removing empty process `SB_DFFN.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:882$1438'.
Removing empty process `SB_DFFES.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1437'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:803$1434'.
Removing empty process `SB_DFFES.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:803$1434'.
Removing empty process `SB_DFFESS.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1433'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:742$1427'.
Removing empty process `SB_DFFESS.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:742$1427'.
Removing empty process `SB_DFFER.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1426'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:662$1423'.
Removing empty process `SB_DFFER.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:662$1423'.
Removing empty process `SB_DFFESR.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1422'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:601$1416'.
Removing empty process `SB_DFFESR.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:601$1416'.
Removing empty process `SB_DFFS.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1415'.
Removing empty process `SB_DFFS.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:527$1413'.
Removing empty process `SB_DFFSS.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1412'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:477$1410'.
Removing empty process `SB_DFFSS.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:477$1410'.
Removing empty process `SB_DFFR.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1409'.
Removing empty process `SB_DFFR.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:406$1407'.
Removing empty process `SB_DFFSR.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1406'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:356$1404'.
Removing empty process `SB_DFFSR.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:356$1404'.
Removing empty process `SB_DFFE.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1403'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:311$1402'.
Removing empty process `SB_DFFE.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:311$1402'.
Removing empty process `SB_DFF.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1401'.
Removing empty process `SB_DFF.$proc$/Users/brendanwilhelm/Desktop/98-154/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:271$1400'.
Removing empty process `Stabilizer.$proc$i8008_core.v:2790$1231'.
Found and cleaned up 2 empty switches in `$paramod\FlagRegister\WIDTH=s32'00000000000000000000000000000100.$proc$i8008_core.v:2748$1766'.
Removing empty process `$paramod\FlagRegister\WIDTH=s32'00000000000000000000000000000100.$proc$i8008_core.v:2748$1766'.
Found and cleaned up 2 empty switches in `$paramod\Register\WIDTH=s32'00000000000000000000000000001000.$proc$i8008_core.v:2729$1765'.
Removing empty process `$paramod\Register\WIDTH=s32'00000000000000000000000000001000.$proc$i8008_core.v:2729$1765'.
Removing empty process `$paramod$0ec5feb0cc3bda9ef691eba4be3275d918b87df8\reg_file.$proc$i8008_core.v:2667$1763'.
Found and cleaned up 2 empty switches in `$paramod$0ec5feb0cc3bda9ef691eba4be3275d918b87df8\reg_file.$proc$i8008_core.v:2655$1739'.
Removing empty process `$paramod$0ec5feb0cc3bda9ef691eba4be3275d918b87df8\reg_file.$proc$i8008_core.v:2655$1739'.
Found and cleaned up 4 empty switches in `$paramod\Counter\WIDTH=s32'00000000000000000000000000000011.$proc$i8008_core.v:2771$1724'.
Removing empty process `$paramod\Counter\WIDTH=s32'00000000000000000000000000000011.$proc$i8008_core.v:2771$1724'.
Removing empty process `$paramod$0e1b44e0ad8d898606d448a7b77b3618a4085869\stack.$proc$i8008_core.v:2714$1722'.
Found and cleaned up 4 empty switches in `$paramod$0e1b44e0ad8d898606d448a7b77b3618a4085869\stack.$proc$i8008_core.v:2697$1658'.
Removing empty process `$paramod$0e1b44e0ad8d898606d448a7b77b3618a4085869\stack.$proc$i8008_core.v:2697$1658'.
Found and cleaned up 1 empty switch in `\fsm_decoder.$proc$i8008_core.v:2624$1108'.
Removing empty process `fsm_decoder.$proc$i8008_core.v:2624$1108'.
Found and cleaned up 27 empty switches in `\fsm_decoder.$proc$i8008_core.v:2250$1032'.
Removing empty process `fsm_decoder.$proc$i8008_core.v:2250$1032'.
Found and cleaned up 1 empty switch in `\fsm_decoder.$proc$i8008_core.v:2242$1028'.
Removing empty process `fsm_decoder.$proc$i8008_core.v:2242$1028'.
Found and cleaned up 3 empty switches in `\ALU.$proc$i8008_core.v:2170$1002'.
Removing empty process `ALU.$proc$i8008_core.v:2170$1002'.
Found and cleaned up 7 empty switches in `$paramod$c1c89500fe4a73e0bc803a126dcf98c8be383bb5\i8008_core.$proc$i8008_core.v:2037$1615'.
Removing empty process `$paramod$c1c89500fe4a73e0bc803a126dcf98c8be383bb5\i8008_core.$proc$i8008_core.v:2037$1615'.
Found and cleaned up 2 empty switches in `$paramod$c1c89500fe4a73e0bc803a126dcf98c8be383bb5\i8008_core.$proc$i8008_core.v:2026$1612'.
Removing empty process `$paramod$c1c89500fe4a73e0bc803a126dcf98c8be383bb5\i8008_core.$proc$i8008_core.v:2026$1612'.
Found and cleaned up 1 empty switch in `\top.$proc$i8008_core.v:0$965'.
Removing empty process `top.$proc$i8008_core.v:0$965'.
Removing empty process `top.$proc$i8008_core.v:0$964'.
Found and cleaned up 1 empty switch in `\top.$proc$i8008_core.v:1937$960'.
Removing empty process `top.$proc$i8008_core.v:1937$960'.
Removing empty process `debug_harness.$proc$i8008_core.v:884$957'.
Removing empty process `debug_harness.$proc$i8008_core.v:883$956'.
Removing empty process `debug_harness.$proc$i8008_core.v:882$955'.
Removing empty process `debug_harness.$proc$i8008_core.v:881$954'.
Removing empty process `debug_harness.$proc$i8008_core.v:880$953'.
Removing empty process `debug_harness.$proc$i8008_core.v:879$952'.
Removing empty process `debug_harness.$proc$i8008_core.v:865$951'.
Removing empty process `debug_harness.$proc$i8008_core.v:864$950'.
Removing empty process `debug_harness.$proc$i8008_core.v:861$949'.
Removing empty process `debug_harness.$proc$i8008_core.v:851$948'.
Removing empty process `debug_harness.$proc$i8008_core.v:845$947'.
Removing empty process `debug_harness.$proc$i8008_core.v:844$946'.
Removing empty process `debug_harness.$proc$i8008_core.v:842$945'.
Removing empty process `debug_harness.$proc$i8008_core.v:841$944'.
Removing empty process `debug_harness.$proc$i8008_core.v:839$943'.
Removing empty process `debug_harness.$proc$i8008_core.v:835$942'.
Removing empty process `debug_harness.$proc$i8008_core.v:834$941'.
Removing empty process `debug_harness.$proc$i8008_core.v:833$940'.
Removing empty process `debug_harness.$proc$i8008_core.v:829$939'.
Removing empty process `debug_harness.$proc$i8008_core.v:822$938'.
Removing empty process `debug_harness.$proc$i8008_core.v:821$937'.
Removing empty process `debug_harness.$proc$i8008_core.v:814$936'.
Removing empty process `debug_harness.$proc$i8008_core.v:813$935'.
Removing empty process `debug_harness.$proc$i8008_core.v:812$934'.
Removing empty process `debug_harness.$proc$i8008_core.v:811$933'.
Removing empty process `debug_harness.$proc$i8008_core.v:810$932'.
Removing empty process `debug_harness.$proc$i8008_core.v:809$931'.
Removing empty process `debug_harness.$proc$i8008_core.v:808$930'.
Removing empty process `debug_harness.$proc$i8008_core.v:807$929'.
Removing empty process `debug_harness.$proc$i8008_core.v:796$928'.
Removing empty process `debug_harness.$proc$i8008_core.v:795$927'.
Removing empty process `debug_harness.$proc$i8008_core.v:794$926'.
Removing empty process `debug_harness.$proc$i8008_core.v:792$925'.
Removing empty process `debug_harness.$proc$i8008_core.v:791$924'.
Removing empty process `debug_harness.$proc$i8008_core.v:789$923'.
Removing empty process `debug_harness.$proc$i8008_core.v:785$922'.
Removing empty process `debug_harness.$proc$i8008_core.v:784$921'.
Removing empty process `debug_harness.$proc$i8008_core.v:783$920'.
Removing empty process `debug_harness.$proc$i8008_core.v:779$919'.
Found and cleaned up 1 empty switch in `\debug_harness.$proc$i8008_core.v:0$913'.
Removing empty process `debug_harness.$proc$i8008_core.v:0$913'.
Removing empty process `debug_harness.$proc$i8008_core.v:1204$703'.
Removing empty process `debug_harness.$proc$i8008_core.v:1203$702'.
Removing empty process `debug_harness.$proc$i8008_core.v:1202$701'.
Removing empty process `debug_harness.$proc$i8008_core.v:1201$700'.
Removing empty process `debug_harness.$proc$i8008_core.v:1200$699'.
Removing empty process `debug_harness.$proc$i8008_core.v:1199$698'.
Removing empty process `debug_harness.$proc$i8008_core.v:1198$697'.
Removing empty process `debug_harness.$proc$i8008_core.v:1197$696'.
Removing empty process `debug_harness.$proc$i8008_core.v:1196$695'.
Removing empty process `debug_harness.$proc$i8008_core.v:1195$694'.
Removing empty process `debug_harness.$proc$i8008_core.v:1194$693'.
Removing empty process `debug_harness.$proc$i8008_core.v:1193$692'.
Removing empty process `debug_harness.$proc$i8008_core.v:1192$691'.
Removing empty process `debug_harness.$proc$i8008_core.v:1191$690'.
Removing empty process `debug_harness.$proc$i8008_core.v:1190$689'.
Removing empty process `debug_harness.$proc$i8008_core.v:1189$688'.
Removing empty process `debug_harness.$proc$i8008_core.v:1188$687'.
Removing empty process `debug_harness.$proc$i8008_core.v:1187$686'.
Removing empty process `debug_harness.$proc$i8008_core.v:1186$685'.
Removing empty process `debug_harness.$proc$i8008_core.v:1185$684'.
Removing empty process `debug_harness.$proc$i8008_core.v:1184$683'.
Removing empty process `debug_harness.$proc$i8008_core.v:1183$682'.
Removing empty process `debug_harness.$proc$i8008_core.v:1182$681'.
Removing empty process `debug_harness.$proc$i8008_core.v:1181$680'.
Removing empty process `debug_harness.$proc$i8008_core.v:1180$679'.
Removing empty process `debug_harness.$proc$i8008_core.v:1179$678'.
Removing empty process `debug_harness.$proc$i8008_core.v:1178$677'.
Removing empty process `debug_harness.$proc$i8008_core.v:1177$676'.
Removing empty process `debug_harness.$proc$i8008_core.v:1176$675'.
Removing empty process `debug_harness.$proc$i8008_core.v:1175$674'.
Removing empty process `debug_harness.$proc$i8008_core.v:1174$673'.
Removing empty process `debug_harness.$proc$i8008_core.v:1173$672'.
Removing empty process `debug_harness.$proc$i8008_core.v:1172$671'.
Removing empty process `debug_harness.$proc$i8008_core.v:1171$670'.
Removing empty process `debug_harness.$proc$i8008_core.v:1170$669'.
Removing empty process `debug_harness.$proc$i8008_core.v:1169$668'.
Removing empty process `debug_harness.$proc$i8008_core.v:1168$667'.
Removing empty process `debug_harness.$proc$i8008_core.v:1167$666'.
Removing empty process `debug_harness.$proc$i8008_core.v:1166$665'.
Removing empty process `debug_harness.$proc$i8008_core.v:1165$664'.
Removing empty process `debug_harness.$proc$i8008_core.v:1164$663'.
Removing empty process `debug_harness.$proc$i8008_core.v:1163$662'.
Removing empty process `debug_harness.$proc$i8008_core.v:1162$661'.
Removing empty process `debug_harness.$proc$i8008_core.v:1161$660'.
Removing empty process `debug_harness.$proc$i8008_core.v:1160$659'.
Removing empty process `debug_harness.$proc$i8008_core.v:1159$658'.
Removing empty process `debug_harness.$proc$i8008_core.v:1158$657'.
Removing empty process `debug_harness.$proc$i8008_core.v:1157$656'.
Removing empty process `debug_harness.$proc$i8008_core.v:1156$655'.
Removing empty process `debug_harness.$proc$i8008_core.v:1155$654'.
Removing empty process `debug_harness.$proc$i8008_core.v:1154$653'.
Removing empty process `debug_harness.$proc$i8008_core.v:1153$652'.
Removing empty process `debug_harness.$proc$i8008_core.v:1152$651'.
Removing empty process `debug_harness.$proc$i8008_core.v:1151$650'.
Removing empty process `debug_harness.$proc$i8008_core.v:1150$649'.
Removing empty process `debug_harness.$proc$i8008_core.v:1149$648'.
Removing empty process `debug_harness.$proc$i8008_core.v:1148$647'.
Removing empty process `debug_harness.$proc$i8008_core.v:1147$646'.
Removing empty process `debug_harness.$proc$i8008_core.v:1146$645'.
Removing empty process `debug_harness.$proc$i8008_core.v:1145$644'.
Removing empty process `debug_harness.$proc$i8008_core.v:1144$643'.
Removing empty process `debug_harness.$proc$i8008_core.v:1143$642'.
Removing empty process `debug_harness.$proc$i8008_core.v:1142$641'.
Removing empty process `debug_harness.$proc$i8008_core.v:1141$640'.
Removing empty process `debug_harness.$proc$i8008_core.v:1140$639'.
Found and cleaned up 36 empty switches in `\debug_harness.$proc$i8008_core.v:962$310'.
Removing empty process `debug_harness.$proc$i8008_core.v:962$310'.
Found and cleaned up 36 empty switches in `\debug_harness.$proc$i8008_core.v:886$92'.
Removing empty process `debug_harness.$proc$i8008_core.v:886$92'.
Found and cleaned up 16 empty switches in `\hex_to_sevenseg.$proc$i8008_core.v:7$1'.
Removing empty process `hex_to_sevenseg.$proc$i8008_core.v:7$1'.
Cleaned up 164 empty switches.

2.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module Stabilizer.
Optimizing module $paramod\FlagRegister\WIDTH=s32'00000000000000000000000000000100.
Optimizing module $paramod\Register\WIDTH=s32'00000000000000000000000000001000.
Optimizing module $paramod$0ec5feb0cc3bda9ef691eba4be3275d918b87df8\reg_file.
Optimizing module $paramod\Counter\WIDTH=s32'00000000000000000000000000000011.
Optimizing module $paramod$0e1b44e0ad8d898606d448a7b77b3618a4085869\stack.
Optimizing module fsm_decoder.
<suppressed ~151 debug messages>
Optimizing module ALU.
<suppressed ~20 debug messages>
Optimizing module $paramod$c1c89500fe4a73e0bc803a126dcf98c8be383bb5\i8008_core.
<suppressed ~4 debug messages>
Optimizing module top.
<suppressed ~1 debug messages>
Optimizing module debug_harness.
Optimizing module hex_to_sevenseg.
<suppressed ~1 debug messages>

2.4. Executing FLATTEN pass (flatten design).
