// Seed: 939621624
module module_0 (
    id_1,
    id_2,
    id_3
);
  output uwire id_3;
  inout wire id_2;
  input wire id_1;
  logic id_4[1 : 1 'b0];
  ;
  assign id_3 = 1;
  logic id_5;
endmodule
module module_1 (
    input wire id_0,
    output tri0 id_1,
    input uwire id_2,
    output tri id_3,
    output supply1 id_4,
    input supply1 id_5,
    output wand id_6,
    input tri1 id_7,
    input uwire id_8,
    output tri1 id_9,
    input supply0 id_10,
    input wire id_11,
    input wor id_12,
    output tri0 id_13,
    input wand id_14,
    input supply0 id_15,
    input uwire id_16,
    output uwire id_17,
    input wire id_18,
    input wand id_19,
    output tri id_20,
    input uwire id_21,
    input uwire id_22,
    input tri1 id_23,
    input wor id_24,
    input tri0 id_25,
    input uwire id_26,
    input uwire id_27,
    input wire id_28,
    input wand id_29,
    input supply1 id_30,
    output supply1 id_31,
    input supply1 id_32,
    input wand id_33,
    output tri0 id_34,
    output tri1 id_35,
    input wire id_36
);
  assign id_9  = id_22;
  assign id_20 = -1;
  logic id_38 = 1;
  logic id_39;
  ;
  module_0 modCall_1 (
      id_38,
      id_39,
      id_39
  );
  assign modCall_1.id_3 = 0;
endmodule
