#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xa66ca0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xa66e30 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0xa5d4b0 .functor NOT 1, L_0xa95140, C4<0>, C4<0>, C4<0>;
L_0xa94ea0 .functor XOR 1, L_0xa94d40, L_0xa94e00, C4<0>, C4<0>;
L_0xa95030 .functor XOR 1, L_0xa94ea0, L_0xa94f60, C4<0>, C4<0>;
v0xa92b60_0 .net *"_ivl_10", 0 0, L_0xa94f60;  1 drivers
v0xa92c60_0 .net *"_ivl_12", 0 0, L_0xa95030;  1 drivers
v0xa92d40_0 .net *"_ivl_2", 0 0, L_0xa94980;  1 drivers
v0xa92e00_0 .net *"_ivl_4", 0 0, L_0xa94d40;  1 drivers
v0xa92ee0_0 .net *"_ivl_6", 0 0, L_0xa94e00;  1 drivers
v0xa93010_0 .net *"_ivl_8", 0 0, L_0xa94ea0;  1 drivers
v0xa930f0_0 .net "a", 0 0, v0xa90b10_0;  1 drivers
v0xa93190_0 .net "b", 0 0, v0xa90bb0_0;  1 drivers
v0xa93230_0 .net "c", 0 0, v0xa90c50_0;  1 drivers
v0xa932d0_0 .var "clk", 0 0;
v0xa93370_0 .net "d", 0 0, v0xa90d90_0;  1 drivers
v0xa93410_0 .net "q_dut", 0 0, L_0xa94b30;  1 drivers
v0xa934b0_0 .net "q_ref", 0 0, L_0xa53ea0;  1 drivers
v0xa93550_0 .var/2u "stats1", 159 0;
v0xa935f0_0 .var/2u "strobe", 0 0;
v0xa93690_0 .net "tb_match", 0 0, L_0xa95140;  1 drivers
v0xa93750_0 .net "tb_mismatch", 0 0, L_0xa5d4b0;  1 drivers
v0xa93920_0 .net "wavedrom_enable", 0 0, v0xa90e80_0;  1 drivers
v0xa939c0_0 .net "wavedrom_title", 511 0, v0xa90f20_0;  1 drivers
L_0xa94980 .concat [ 1 0 0 0], L_0xa53ea0;
L_0xa94d40 .concat [ 1 0 0 0], L_0xa53ea0;
L_0xa94e00 .concat [ 1 0 0 0], L_0xa94b30;
L_0xa94f60 .concat [ 1 0 0 0], L_0xa53ea0;
L_0xa95140 .cmp/eeq 1, L_0xa94980, L_0xa95030;
S_0xa66fc0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0xa66e30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0xa53ea0 .functor OR 1, v0xa90c50_0, v0xa90bb0_0, C4<0>, C4<0>;
v0xa5d720_0 .net "a", 0 0, v0xa90b10_0;  alias, 1 drivers
v0xa5d7c0_0 .net "b", 0 0, v0xa90bb0_0;  alias, 1 drivers
v0xa53ff0_0 .net "c", 0 0, v0xa90c50_0;  alias, 1 drivers
v0xa54090_0 .net "d", 0 0, v0xa90d90_0;  alias, 1 drivers
v0xa90110_0 .net "q", 0 0, L_0xa53ea0;  alias, 1 drivers
S_0xa902c0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0xa66e30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0xa90b10_0 .var "a", 0 0;
v0xa90bb0_0 .var "b", 0 0;
v0xa90c50_0 .var "c", 0 0;
v0xa90cf0_0 .net "clk", 0 0, v0xa932d0_0;  1 drivers
v0xa90d90_0 .var "d", 0 0;
v0xa90e80_0 .var "wavedrom_enable", 0 0;
v0xa90f20_0 .var "wavedrom_title", 511 0;
E_0xa61e00/0 .event negedge, v0xa90cf0_0;
E_0xa61e00/1 .event posedge, v0xa90cf0_0;
E_0xa61e00 .event/or E_0xa61e00/0, E_0xa61e00/1;
E_0xa62050 .event posedge, v0xa90cf0_0;
E_0xa4c9f0 .event negedge, v0xa90cf0_0;
S_0xa90610 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0xa902c0;
 .timescale -12 -12;
v0xa90810_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xa90910 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0xa902c0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xa91080 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0xa66e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0xa67720 .functor NOT 1, v0xa90b10_0, C4<0>, C4<0>, C4<0>;
L_0xa5d520 .functor NOT 1, v0xa90bb0_0, C4<0>, C4<0>, C4<0>;
L_0xa93c70 .functor AND 1, L_0xa67720, L_0xa5d520, C4<1>, C4<1>;
L_0xa93d10 .functor AND 1, L_0xa93c70, v0xa90c50_0, C4<1>, C4<1>;
L_0xa93db0 .functor NOT 1, v0xa90d90_0, C4<0>, C4<0>, C4<0>;
L_0xa93eb0 .functor AND 1, L_0xa93d10, L_0xa93db0, C4<1>, C4<1>;
L_0xa93fb0 .functor NOT 1, v0xa90b10_0, C4<0>, C4<0>, C4<0>;
L_0xa94020 .functor AND 1, L_0xa93fb0, v0xa90bb0_0, C4<1>, C4<1>;
L_0xa94130 .functor NOT 1, v0xa90c50_0, C4<0>, C4<0>, C4<0>;
L_0xa941a0 .functor AND 1, L_0xa94020, L_0xa94130, C4<1>, C4<1>;
L_0xa94310 .functor NOT 1, v0xa90d90_0, C4<0>, C4<0>, C4<0>;
L_0xa94380 .functor AND 1, L_0xa941a0, L_0xa94310, C4<1>, C4<1>;
L_0xa944b0 .functor OR 1, L_0xa93eb0, L_0xa94380, C4<0>, C4<0>;
L_0xa945c0 .functor NOT 1, v0xa90bb0_0, C4<0>, C4<0>, C4<0>;
L_0xa94440 .functor AND 1, v0xa90b10_0, L_0xa945c0, C4<1>, C4<1>;
L_0xa94700 .functor NOT 1, v0xa90c50_0, C4<0>, C4<0>, C4<0>;
L_0xa94800 .functor AND 1, L_0xa94440, L_0xa94700, C4<1>, C4<1>;
L_0xa94910 .functor NOT 1, v0xa90d90_0, C4<0>, C4<0>, C4<0>;
L_0xa94a20 .functor AND 1, L_0xa94800, L_0xa94910, C4<1>, C4<1>;
L_0xa94b30 .functor OR 1, L_0xa944b0, L_0xa94a20, C4<0>, C4<0>;
v0xa91370_0 .net *"_ivl_0", 0 0, L_0xa67720;  1 drivers
v0xa91450_0 .net *"_ivl_10", 0 0, L_0xa93eb0;  1 drivers
v0xa91530_0 .net *"_ivl_12", 0 0, L_0xa93fb0;  1 drivers
v0xa91620_0 .net *"_ivl_14", 0 0, L_0xa94020;  1 drivers
v0xa91700_0 .net *"_ivl_16", 0 0, L_0xa94130;  1 drivers
v0xa91830_0 .net *"_ivl_18", 0 0, L_0xa941a0;  1 drivers
v0xa91910_0 .net *"_ivl_2", 0 0, L_0xa5d520;  1 drivers
v0xa919f0_0 .net *"_ivl_20", 0 0, L_0xa94310;  1 drivers
v0xa91ad0_0 .net *"_ivl_22", 0 0, L_0xa94380;  1 drivers
v0xa91bb0_0 .net *"_ivl_24", 0 0, L_0xa944b0;  1 drivers
v0xa91c90_0 .net *"_ivl_26", 0 0, L_0xa945c0;  1 drivers
v0xa91d70_0 .net *"_ivl_28", 0 0, L_0xa94440;  1 drivers
v0xa91e50_0 .net *"_ivl_30", 0 0, L_0xa94700;  1 drivers
v0xa91f30_0 .net *"_ivl_32", 0 0, L_0xa94800;  1 drivers
v0xa92010_0 .net *"_ivl_34", 0 0, L_0xa94910;  1 drivers
v0xa920f0_0 .net *"_ivl_36", 0 0, L_0xa94a20;  1 drivers
v0xa921d0_0 .net *"_ivl_4", 0 0, L_0xa93c70;  1 drivers
v0xa922b0_0 .net *"_ivl_6", 0 0, L_0xa93d10;  1 drivers
v0xa92390_0 .net *"_ivl_8", 0 0, L_0xa93db0;  1 drivers
v0xa92470_0 .net "a", 0 0, v0xa90b10_0;  alias, 1 drivers
v0xa92510_0 .net "b", 0 0, v0xa90bb0_0;  alias, 1 drivers
v0xa92600_0 .net "c", 0 0, v0xa90c50_0;  alias, 1 drivers
v0xa926f0_0 .net "d", 0 0, v0xa90d90_0;  alias, 1 drivers
v0xa927e0_0 .net "q", 0 0, L_0xa94b30;  alias, 1 drivers
S_0xa92940 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0xa66e30;
 .timescale -12 -12;
E_0xa61ba0 .event anyedge, v0xa935f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xa935f0_0;
    %nor/r;
    %assign/vec4 v0xa935f0_0, 0;
    %wait E_0xa61ba0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xa902c0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa90d90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa90c50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa90bb0_0, 0;
    %assign/vec4 v0xa90b10_0, 0;
    %wait E_0xa4c9f0;
    %wait E_0xa62050;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa90d90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa90c50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa90bb0_0, 0;
    %assign/vec4 v0xa90b10_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xa61e00;
    %load/vec4 v0xa90b10_0;
    %load/vec4 v0xa90bb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xa90c50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xa90d90_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa90d90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa90c50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa90bb0_0, 0;
    %assign/vec4 v0xa90b10_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xa90910;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xa61e00;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0xa90d90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa90c50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa90bb0_0, 0;
    %assign/vec4 v0xa90b10_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xa66e30;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa932d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa935f0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0xa66e30;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xa932d0_0;
    %inv;
    %store/vec4 v0xa932d0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xa66e30;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0xa90cf0_0, v0xa93750_0, v0xa930f0_0, v0xa93190_0, v0xa93230_0, v0xa93370_0, v0xa934b0_0, v0xa93410_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xa66e30;
T_7 ;
    %load/vec4 v0xa93550_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xa93550_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xa93550_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0xa93550_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xa93550_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xa93550_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xa93550_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0xa66e30;
T_8 ;
    %wait E_0xa61e00;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xa93550_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa93550_0, 4, 32;
    %load/vec4 v0xa93690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xa93550_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa93550_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xa93550_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa93550_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xa934b0_0;
    %load/vec4 v0xa934b0_0;
    %load/vec4 v0xa93410_0;
    %xor;
    %load/vec4 v0xa934b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xa93550_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa93550_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xa93550_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa93550_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit4/circuit4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth5/human/circuit4/iter3/response0/top_module.sv";
