set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {aftab_core.vo aftab_core_v.sdo}}
	{{"Fast Model"} {aftab_core_fast.vo aftab_core_v_fast.sdo}}
}
