# SOME DESCRIPTIVE TITLE.
# Copyright (C) 2022, SpinalHDL
# This file is distributed under the same license as the SpinalHDL package.
# FIRST AUTHOR <EMAIL@ADDRESS>, YEAR.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: SpinalHDL \n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2023-12-01 11:48+0800\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"

#: ../../source/SpinalHDL/Structuring/blackbox.rst:5
msgid "Instantiate VHDL and Verilog IP"
msgstr ""

#: ../../source/SpinalHDL/Structuring/blackbox.rst:8
msgid "Description"
msgstr ""

#: ../../source/SpinalHDL/Structuring/blackbox.rst:10
msgid "A blackbox allows the user to integrate an existing VHDL/Verilog component into the design by just specifying its interfaces. It's up to the simulator or synthesizer to do the elaboration correctly."
msgstr ""

#: ../../source/SpinalHDL/Structuring/blackbox.rst:14
msgid "Defining an blackbox"
msgstr ""

#: ../../source/SpinalHDL/Structuring/blackbox.rst:16
msgid "An example of how to define a blackbox is shown below:"
msgstr ""

#: ../../source/SpinalHDL/Structuring/blackbox.rst:47
msgid "In VHDL, signals of type ``Bool`` will be translated into ``std_logic`` and ``Bits`` into ``std_logic_vector``. If you want to get ``std_ulogic``, you have to use a ``BlackBoxULogic`` instead of ``BlackBox``."
msgstr ""

#: ../../source/SpinalHDL/Structuring/blackbox.rst:48
msgid "In Verilog, ``BlackBoxUlogic`` has no effect."
msgstr ""

#: ../../source/SpinalHDL/Structuring/blackbox.rst:57
msgid "Generics"
msgstr ""

#: ../../source/SpinalHDL/Structuring/blackbox.rst:59
msgid "There are two different ways to declare generics:"
msgstr ""

#: ../../source/SpinalHDL/Structuring/blackbox.rst:76
msgid "Instantiating a blackbox"
msgstr ""

#: ../../source/SpinalHDL/Structuring/blackbox.rst:78
msgid "Instantiating a ``BlackBox`` is just like instantiating a ``Component``:"
msgstr ""

#: ../../source/SpinalHDL/Structuring/blackbox.rst:116
msgid "Clock and reset mapping"
msgstr ""

#: ../../source/SpinalHDL/Structuring/blackbox.rst:118
msgid "In your blackbox definition you have to explicitly define clock and reset wires. To map signals of a ``ClockDomain`` to corresponding inputs of the blackbox you can use the ``mapClockDomain`` or ``mapCurrentClockDomain`` function. ``mapClockDomain`` has the following parameters:"
msgstr ""

#: ../../source/SpinalHDL/Structuring/blackbox.rst:124
msgid "name"
msgstr ""

#: ../../source/SpinalHDL/Structuring/blackbox.rst:125
msgid "type"
msgstr ""

#: ../../source/SpinalHDL/Structuring/blackbox.rst:126
msgid "default"
msgstr ""

#: ../../source/SpinalHDL/Structuring/blackbox.rst:127
msgid "description"
msgstr ""

#: ../../source/SpinalHDL/Structuring/blackbox.rst:128
msgid "clockDomain"
msgstr ""

#: ../../source/SpinalHDL/Structuring/blackbox.rst:129
msgid "ClockDomain"
msgstr ""

#: ../../source/SpinalHDL/Structuring/blackbox.rst:130
msgid "ClockDomain.current"
msgstr ""

#: ../../source/SpinalHDL/Structuring/blackbox.rst:131
msgid "Specify the clockDomain which provides the signals"
msgstr ""

#: ../../source/SpinalHDL/Structuring/blackbox.rst:132
msgid "clock"
msgstr ""

#: ../../source/SpinalHDL/Structuring/blackbox.rst:133
#: ../../source/SpinalHDL/Structuring/blackbox.rst:137
#: ../../source/SpinalHDL/Structuring/blackbox.rst:141
msgid "Bool"
msgstr ""

#: ../../source/SpinalHDL/Structuring/blackbox.rst:134
#: ../../source/SpinalHDL/Structuring/blackbox.rst:138
#: ../../source/SpinalHDL/Structuring/blackbox.rst:142
msgid "Nothing"
msgstr ""

#: ../../source/SpinalHDL/Structuring/blackbox.rst:135
msgid "Blackbox input which should be connected to the clockDomain clock"
msgstr ""

#: ../../source/SpinalHDL/Structuring/blackbox.rst:136
msgid "reset"
msgstr ""

#: ../../source/SpinalHDL/Structuring/blackbox.rst:139
msgid "Blackbox input which should be connected to the clockDomain reset"
msgstr ""

#: ../../source/SpinalHDL/Structuring/blackbox.rst:140
msgid "enable"
msgstr ""

#: ../../source/SpinalHDL/Structuring/blackbox.rst:143
msgid "Blackbox input which should be connected to the clockDomain enable"
msgstr ""

#: ../../source/SpinalHDL/Structuring/blackbox.rst:146
msgid "``mapCurrentClockDomain`` has almost the same parameters as ``mapClockDomain`` but without the clockDomain."
msgstr ""

#: ../../source/SpinalHDL/Structuring/blackbox.rst:148
msgid "For example:"
msgstr ""

#: ../../source/SpinalHDL/Structuring/blackbox.rst:168
msgid "io prefix"
msgstr ""

#: ../../source/SpinalHDL/Structuring/blackbox.rst:170
msgid "In order to avoid the prefix \"io\\_\" on each of the IOs of the blackbox, you can use the function ``noIoPrefix()`` as shown below :"
msgstr ""

#: ../../source/SpinalHDL/Structuring/blackbox.rst:203
msgid "Rename all io of a blackbox"
msgstr ""

#: ../../source/SpinalHDL/Structuring/blackbox.rst:205
msgid "IOs of a ``BlackBox`` or ``Component`` can be renamed at compile-time using the ``addPrePopTask`` function. This function takes a no-argument function to be applied during compilation, and is useful for adding renaming passes, as shown in the following example:"
msgstr ""

#: ../../source/SpinalHDL/Structuring/blackbox.rst:252
msgid "Add RTL source"
msgstr ""

#: ../../source/SpinalHDL/Structuring/blackbox.rst:254
msgid "With the function ``addRTLPath()`` you can associate your RTL sources with the blackbox. After the generation of your SpinalHDL code you can call the function ``mergeRTLSource`` to merge all of the sources together."
msgstr ""

#: ../../source/SpinalHDL/Structuring/blackbox.rst:292
msgid "VHDL - No numeric type"
msgstr ""

#: ../../source/SpinalHDL/Structuring/blackbox.rst:294
msgid "If you want to use only ``std_logic_vector`` in your blackbox component, you can add the tag ``noNumericType`` to the blackbox."
msgstr ""

#: ../../source/SpinalHDL/Structuring/blackbox.rst:313
msgid "The code above will generate the following VHDL:"
msgstr ""
