;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV 0, 332
	CMP 0, 332
	ADD @1, 0
	SLT <300, 1
	ADD @1, 0
	SUB #12, @201
	SUB <0, @2
	SUB @127, 106
	SUB @127, 306
	SUB @127, 106
	CMP 210, 32
	SUB 12, @10
	SUB #-68, -233
	SUB 10, 223
	ADD <0, @2
	DJN 308, 90
	DJN 0, <2
	SLT @1, 0
	CMP @127, 106
	DAT <-90, #9
	SUB #48, -33
	SLT 210, 32
	DJN <0, #0
	SLT 270, 63
	SPL 0, <332
	DJN 300, 90
	ADD 270, 63
	DJN -7, @-20
	ADD <308, @90
	SUB 21, 101
	ADD <308, @90
	MOV -7, <-20
	SUB @127, 106
	SLT -1, <0
	ADD 210, 32
	CMP 0, 332
	DAT <-90, #9
	SUB @127, 106
	SUB #48, -33
	CMP @127, 106
	ADD 270, 63
	JMN 48, -33
	CMP @127, 106
	SPL -1, @0
	SPL 0, <332
	CMP -207, <-120
