From b95b54d626a744d8af2201b17baaedd7638fbf48 Mon Sep 17 00:00:00 2001
From: Scott Ellis <scott@jumpnowtek.com>
Date: Mon, 5 Jan 2015 08:06:35 -0500
Subject: [PATCH] add duovero support

---
 sys/arm/conf/DUOVERO             | 163 +++++++++++++++++++++++
 sys/boot/fdt/dts/arm/duovero.dts | 270 +++++++++++++++++++++++++++++++++++++++
 2 files changed, 433 insertions(+)
 create mode 100644 sys/arm/conf/DUOVERO
 create mode 100644 sys/boot/fdt/dts/arm/duovero.dts

diff --git sys/arm/conf/DUOVERO sys/arm/conf/DUOVERO
new file mode 100644
index 0000000..a9a2453
--- /dev/null
+++ sys/arm/conf/DUOVERO
@@ -0,0 +1,163 @@
+#
+# DUOVERO -- Custom configuration for the Gumstix Duovero platform. 
+# Check out www.gumstix.com
+#
+# For more information on this file, please read the config(5) manual page,
+# and/or the handbook section on Kernel Configuration Files:
+#
+#    http://www.FreeBSD.org/doc/en_US.ISO8859-1/books/handbook/kernelconfig-config.html
+#
+# The handbook is also available locally in /usr/share/doc/handbook
+# if you've installed the doc distribution, otherwise always see the
+# FreeBSD World Wide Web server (http://www.FreeBSD.org/) for the
+# latest information.
+#
+# An exhaustive list of options and more detailed explanations of the
+# device lines is also present in the ../../conf/NOTES and NOTES files.
+# If you are in doubt as to the purpose or necessity of a line, check first
+# in NOTES.
+#
+# $FreeBSD$
+
+ident		DUOVERO
+
+include 	"../ti/omap4/std.omap4"
+
+makeoptions	MODULES_OVERRIDE=""
+makeoptions	WITHOUT_MODULES="ahc"
+
+options 	HZ=100
+options 	SCHED_ULE		# ULE scheduler
+options 	PREEMPTION		# Enable kernel thread preemption
+options 	INET			# InterNETworking
+options 	INET6			# IPv6 communications protocols
+options 	SCTP			# Stream Control Transmission Protocol
+options 	FFS			# Berkeley Fast Filesystem
+options 	SOFTUPDATES		# Enable FFS soft updates support
+options 	UFS_ACL			# Support for access control lists
+options 	UFS_DIRHASH		# Improve performance on big directories
+options 	UFS_GJOURNAL		# Enable gjournal-based UFS journaling
+options 	QUOTA			# Enable disk quotas for UFS
+options 	NFSCL			# New Network Filesystem Client
+options 	NFSLOCKD		# Network Lock Manager
+#options 	NFS_ROOT		# NFS usable as /, requires NFSCL
+options 	MSDOSFS			# MSDOS Filesystem
+#options 	CD9660			# ISO 9660 Filesystem
+options 	PROCFS			# Process filesystem (requires PSEUDOFS)
+options 	PSEUDOFS		# Pseudo-filesystem framework
+options 	TMPFS			# Efficient memory filesystem
+options 	GEOM_PART_GPT		# GUID Partition Tables
+options 	GEOM_PART_BSD		# BSD partition scheme
+options 	GEOM_PART_MBR		# MBR partition scheme
+options 	COMPAT_43		# Compatible with BSD 4.3 [KEEP THIS!]
+options 	SCSI_DELAY=5000		# Delay (in ms) before probing SCSI
+options 	KTRACE			# ktrace(1) support
+options 	SYSVSHM			# SYSV-style shared memory
+options 	SYSVMSG			# SYSV-style message queues
+options 	SYSVSEM			# SYSV-style semaphores
+options 	_KPOSIX_PRIORITY_SCHEDULING # POSIX P1003_1B real-time extensions
+options 	KBD_INSTALL_CDEV	# install a CDEV entry in /dev
+options 	PLATFORM
+options 	FREEBSD_BOOT_LOADER	# Process metadata passed from loader(8)
+options 	VFP			# Enable floating point hardware support
+options 	SMP			# Enable multiple cores
+
+# Debugging for use in -current
+makeoptions	DEBUG=-g		# Build kernel with gdb(1) debug symbols
+options 	BREAK_TO_DEBUGGER
+#options 	VERBOSE_SYSINIT		# Enable verbose sysinit messages
+options 	KDB			# Enable kernel debugger support
+# For minimum debugger support (stable branch) use:
+#options 	KDB_TRACE		# Print a stack trace for a panic
+# For full debugger support use this instead:
+options 	DDB			# Enable the kernel debugger
+#options 	INVARIANTS		# Enable calls of extra sanity checking
+#options 	INVARIANT_SUPPORT	# Extra sanity checks of internal structures, required by INVARIANTS
+#options 	WITNESS			# Enable checks to detect deadlocks and cycles
+#options 	WITNESS_SKIPSPIN	# Don't run witness on spinlocks for speed
+#options 	DIAGNOSTIC
+
+# NFS root from boopt/dhcp
+#options 	BOOTP
+#options 	BOOTP_NFSROOT
+#options 	BOOTP_COMPAT
+#options 	BOOTP_NFSV3
+#options 	BOOTP_WIRED_TO=ue0
+
+# MMC/SD/SDIO Card slot support
+device		mmc			# mmc/sd bus
+device		mmcsd			# mmc/sd flash cards
+device		sdhci			# mmc/sd host controller
+
+# I2C support
+device		iicbus
+device		iic
+device		ti_i2c
+
+# Console and misc
+device		uart
+device		uart_ns8250
+device		pty
+device		snp
+device		md
+device		random			# Entropy device
+device		pl310			# PL310 L2 cache controller
+
+# GPIO
+device		gpio
+
+# The following enables MFS as root, this seems similar to an initramfs or initrd
+# as used in Linux.
+#options 	MD_ROOT
+#options 	MD_ROOT_SIZE=7560
+
+# USB support
+device		usb
+options 	USB_HOST_ALIGN=64	# Align usb buffers to cache line size.
+options 	USB_DEBUG
+#options 	USB_REQ_DEBUG
+#options 	USB_VERBOSE
+#device		ohci
+device		ehci
+device		umass
+device		scbus			# SCSI bus (required for ATA/SCSI)
+device		da			# Direct Access (disks)
+
+# Ethernet
+device		loop
+device		ether
+device		mii
+device		smc
+device		smcphy
+device		bpf
+
+# USB Ethernet support, requires miibus
+device		miibus
+#device		axe			# ASIX Electronics USB Ethernet
+#device		smsc			# SMSC LAN95xx USB Ethernet
+
+# USB Wireless
+device         rum                     # Ralink Technology RT2501USB wireless NICs
+device         urtwn                   # Realtek RTL8188CU/RTL8188EU/RTL8192CU
+device         urtwnfw
+device         rsu                     # Realtek RTL8188SU/RTL8192SU
+device         rsufw
+device         firmware
+
+# Wireless NIC cards
+device         wlan                    # 802.11 support
+device         wlan_wep                # 802.11 WEP support
+device         wlan_ccmp               # 802.11 CCMP support
+device         wlan_tkip               # 802.11 TKIP support
+device         wlan_amrr               # AMRR transmit rate control algorithm
+
+# OMAP-specific devices
+device		ti_sdma
+device		twl
+device		twl_vreg
+device		twl_clks
+
+# Flattened Device Tree
+options 	FDT			# Configure using FDT/DTB data
+options 	FDT_DTB_STATIC
+makeoptions	FDT_DTS_FILE=duovero.dts
diff --git sys/boot/fdt/dts/arm/duovero.dts sys/boot/fdt/dts/arm/duovero.dts
new file mode 100644
index 0000000..26fc8fa
--- /dev/null
+++ sys/boot/fdt/dts/arm/duovero.dts
@@ -0,0 +1,270 @@
+/*-
+ * Copyright (c) 2011 The FreeBSD Foundation
+ * All rights reserved.
+ *
+ * Developed by Damjan Marion <damjan.marion@gmail.com>
+ *
+ * Redistribution and use in source and binary forms, with or without
+ * modification, are permitted provided that the following conditions
+ * are met:
+ * 1. Redistributions of source code must retain the above copyright
+ *    notice, this list of conditions and the following disclaimer.
+ * 2. Redistributions in binary form must reproduce the above copyright
+ *    notice, this list of conditions and the following disclaimer in the
+ *    documentation and/or other materials provided with the distribution.
+ *
+ * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
+ * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+ * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
+ * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
+ * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
+ * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
+ * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
+ * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
+ * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
+ * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
+ * SUCH DAMAGE.
+ * 
+ * $FreeBSD$
+ */
+
+/dts-v1/;
+
+/ {
+	model = "duovero";
+	compatible = "duovero", "ti,omap4430";
+	#address-cells = <1>;
+	#size-cells = <1>;
+
+	interrupt-parent = <&GIC>;
+
+	aliases {
+		soc = &SOC;
+		uart1 = &uart1;
+		uart2 = &uart2;
+		uart3 = &uart3;
+		uart4 = &uart4;
+	};
+
+	memory {
+		device_type = "memory";
+		reg = < 0x80000000 0x40000000 >;	/* 1GB RAM at 0x0 */
+	};
+
+	SOC: omap4430 {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		compatible = "simple-bus";
+		ranges;
+		bus-frequency = <0>;
+
+		GIC: interrupt-controller@48241000 {
+			compatible = "arm,gic";
+			interrupt-controller;
+			#address-cells = <0>;
+			#interrupt-cells = <1>;
+			reg =	< 0x48241000 0x1000 >,	/* Distributor Registers */
+				< 0x48240100 0x0100 >;	/* CPU Interface Registers */
+		};
+
+		omap4_prcm@4a306000 {
+	   		compatible = "ti,omap4_prcm";
+   			reg = < 0x4a306000 0x2000
+				0x4a004000 0x1000
+				0x4a008000 0x8000
+				0x4a30a000 0x0600 >;
+		};
+				     
+		pl310@48242000 {
+			compatible = "arm,pl310";
+			reg = < 0x48242000 0x1000 >;
+			interrupts = < 32 >;
+			interrupt-parent = < &GIC >;
+		};
+
+		mp_tmr@48240200 {
+			compatible = "arm,mpcore-timers";
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg =	< 0x48240200 0x100 >, /* Global Timer Registers */
+				< 0x48240600 0x100 >; /* Private Timer Registers */
+			interrupts = < 27 29 >;
+			interrupt-parent = < &GIC >;
+		};
+
+		/*
+		 * References for uart values
+		 * reg: table 23-165
+		 * interrupts: table 17-2, MA_IRQ_XX + 32, why 32?
+		 * clock-frequency: section 23.3.1.1
+		 */
+
+		uart3: serial@48020000 {
+			compatible = "ti,ns16550";
+			reg = <0x48020000 0x400>;
+			reg-shift = <2>;
+			interrupts = < 106 >;
+			interrupt-parent = <&GIC>;
+			clock-frequency = <48000000>;
+			uart-device-id = <2>;
+		};
+
+		uart1: serial@4806a000 {
+			compatible = "ti,ns16550";
+			reg = <0x4806a000 0x400>;
+			reg-shift = <2>;
+			interrupts = < 104 >;
+			interrupt-parent = <&GIC>;
+			clock-frequency = <48000000>;
+			uart-device-id = <0>;
+			status = "disabled";
+		};
+
+		uart2: serial@4806c000 {
+			compatible = "ti,ns16550";
+			reg = <0x4806c000 0x400>;
+			reg-shift = <2>;
+			interrupts = < 105 >;
+			interrupt-parent = <&GIC>;
+			clock-frequency = <48000000>;
+			uart-device-id = <1>;
+		};
+		
+		uart4: serial@4806e000 {
+			compatible = "ti,ns16550";
+			reg = <0x4806e000 0x400>;
+			reg-shift = <2>;
+			interrupts = < 102 >;
+			interrupt-parent = <&GIC>;
+			clock-frequency = <48000000>;
+			uart-device-id = <3>;
+			status = "disabled";
+		};
+
+		scm@4a100000 {
+			compatible = "ti,scm";
+			reg =	< 0x4a100000 0x1000 >;
+			/* Set of triplets < padname, muxname, padstate> */
+			scm-pad-config = 
+				"ag19", "usbb1_ulpiphy_stp", "output",
+				"ae18", "usbb1_ulpiphy_clk", "input_pulldown",
+				"af19", "usbb1_ulpiphy_dir", "input_pulldown",
+				"ae19", "usbb1_ulpiphy_nxt", "input_pulldown",
+				"af18", "usbb1_ulpiphy_dat0", "input_pulldown",
+				"ag18", "usbb1_ulpiphy_dat1", "input_pulldown",
+				"ae17", "usbb1_ulpiphy_dat2", "input_pulldown",
+				"af17", "usbb1_ulpiphy_dat3", "input_pulldown",
+				"ah17", "usbb1_ulpiphy_dat4", "input_pulldown",
+				"ae16", "usbb1_ulpiphy_dat5", "input_pulldown",
+				"af16", "usbb1_ulpiphy_dat6", "input_pulldown",
+				"ag16", "usbb1_ulpiphy_dat7", "input_pulldown";
+		};
+
+		GPIO: gpio {
+			#gpio-cells = <3>;
+			compatible = "ti,gpio";
+			gpio-controller;
+			reg =<	0x4a310000 0x1000
+				0x48055000 0x1000
+				0x48057000 0x1000
+				0x48059000 0x1000
+				0x4805b000 0x1000
+				0x4805d000 0x1000>;
+			interrupts = <61 62 63 64 65 66>;
+			interrupt-parent = <&GIC>;
+		};
+
+		ehci {
+			compatible = "ti,usb-ehci", "usb-ehci";
+			/* 
+			 * USB port PHY configuration is a tuple consisting of either
+	                 * <mode, reset, gpio_pin>
+	                 * or
+	                 * <mode, reset, gpio_pin1, gpio_pin2>
+	                 *
+			 * mode is one of the following values:
+			 *   0 - unknown
+			 *   1 - PHY
+			 *   2 - TLL
+			 *   3 - HSIC
+			 *
+			 * reset indicates (if non-zero) if port reset is required 
+			 * gpio_pin - GPIO pin(s) that is used to perform reset
+			 */
+			phy-config = < 1 1 62
+	                               0 0 0
+	                               0 0 0 >;
+			reg = < 0x4a064c00 0x100	/* EHCI regs */
+				0x4a064000 0x700	/* UHH regs */
+				0x4a062000 0x1000>;	/* TLL regs */
+			interrupts = <109>;
+			interrupt-parent = <&GIC>;
+		};
+
+		/*
+		 * References for i2c values
+		 * reg: table 23-30
+		 * interrupts: table 17-2, MA_IRQ_XX + 32
+                 * Only i2c2 and i2c3 are brought out on the Duovero COM
+		 * Only i2c2 is available on the Parlor expansion
+		 * Both are available on the Chateau expansion
+		 */
+
+		i2c1: i2c@48070000 {
+			compatible = "ti,i2c";
+			reg = <	0x48070000 0x100 >;
+			interrupts = <88>;
+			interrupt-parent = <&GIC>;
+			i2c-device-id = <1>;
+			clock-frequency = <100000>;
+		};
+
+		i2c2: i2c@48072000 {
+			compatible = "ti,i2c";
+			reg = <	0x48072000 0x100 >;
+			interrupts = <89>;
+			interrupt-parent = <&GIC>;
+			i2c-device-id = <2>;
+			clock-frequency = <400000>;
+		};
+
+		i2c3: i2c@48060000 {
+			compatible = "ti,i2c";
+			reg = <	0x48060000 0x100 >;
+			interrupts = <93>;
+			interrupt-parent = <&GIC>;
+			i2c-device-id = <3>;
+			clock-frequency = <100000>;
+		};
+
+		i2c4: i2c@48350000 {
+			compatible = "ti,i2c";
+			reg = <	0x48350000 0x100 >;
+			interrupts = <95>;
+			interrupt-parent = <&GIC>;
+			i2c-device-id = <4>;
+			clock-frequency = <100000>;
+		};
+
+		sdma@x48070000 {
+			compatible = "ti,sdma";
+			reg = <	0x4A056000 0x1000 >;
+			interrupts = <44 45 46 47>;
+			interrupt-parent = <&GIC>;
+		};
+
+		mmc@x4809C000 {
+			compatible = "ti,mmchs";
+			reg = <0x4809C000 0x1000 >;
+			interrupts = <115>;
+			interrupt-parent = <&GIC>;
+			mmchs-device-id = <1>;
+			non-removable;
+		};
+	};
+
+	chosen {
+		stdin = "uart3";
+		stdout = "uart3";
+	};
+};
