// Seed: 998875984
module module_0 (
    output tri0 id_0,
    input  tri0 id_1
);
  wire id_3, id_4;
  wire id_5;
  module_2(
      id_4, id_4, id_5, id_4, id_4, id_4
  );
endmodule
module module_1 (
    input tri1 id_0
    , id_10,
    output wand id_1,
    output uwire id_2,
    input wor id_3,
    input uwire id_4,
    output supply1 id_5,
    output tri id_6,
    input wor id_7,
    input tri1 id_8
);
  wire id_11;
  module_0(
      id_2, id_7
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  supply0 id_7 = 1;
endmodule
