	component Qsys_system is
		port (
			clk_clk                     : in    std_logic                     := 'X';             -- clk
			pio_chaos_done_wire_export  : in    std_logic                     := 'X';             -- export
			pio_chaos_reset_wire_export : out   std_logic;                                        -- export
			pio_chaos_shift_wire_export : out   std_logic_vector(31 downto 0);                    -- export
			pio_chaos_step_wire_export  : out   std_logic;                                        -- export
			pio_chaos_w_wire_export     : in    std_logic_vector(7 downto 0)  := (others => 'X'); -- export
			pio_chaos_x_wire_export     : in    std_logic_vector(7 downto 0)  := (others => 'X'); -- export
			pio_chaos_y_wire_export     : in    std_logic_vector(7 downto 0)  := (others => 'X'); -- export
			pio_chaos_z_wire_export     : in    std_logic_vector(7 downto 0)  := (others => 'X'); -- export
			reset_reset_n               : in    std_logic                     := 'X';             -- reset_n
			sdram_clk_clk               : out   std_logic;                                        -- clk
			sdram_wire_addr             : out   std_logic_vector(12 downto 0);                    -- addr
			sdram_wire_ba               : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_wire_cas_n            : out   std_logic;                                        -- cas_n
			sdram_wire_cke              : out   std_logic;                                        -- cke
			sdram_wire_cs_n             : out   std_logic;                                        -- cs_n
			sdram_wire_dq               : inout std_logic_vector(31 downto 0) := (others => 'X'); -- dq
			sdram_wire_dqm              : out   std_logic_vector(3 downto 0);                     -- dqm
			sdram_wire_ras_n            : out   std_logic;                                        -- ras_n
			sdram_wire_we_n             : out   std_logic                                         -- we_n
		);
	end component Qsys_system;

