v 20130925 2
C 40000 40000 0 0 0 title-B.sym
C 46000 47100 1 0 0 tl072-1.sym
{
T 46675 47700 5 10 0 0 0 0 1
device=TL072
T 46700 48450 5 10 0 0 0 0 1
footprint=DIP8
T 46200 48000 5 10 1 1 0 0 1
refdes=U1
}
C 51500 47900 1 180 0 tl072-1.sym
{
T 50825 47300 5 10 0 0 180 0 1
device=TL072
T 50800 46550 5 10 0 0 180 0 1
footprint=DIP8
T 51300 47000 5 10 1 1 180 0 1
refdes=U?
}
C 48300 45200 1 0 0 tl072-1.sym
{
T 48975 45800 5 10 0 0 0 0 1
device=TL072
T 49000 46550 5 10 0 0 0 0 1
footprint=DIP8
T 48500 46100 5 10 1 1 0 0 1
refdes=U?
}
C 48000 48500 1 90 0 2N3904-1.sym
{
T 47300 49400 5 10 0 0 90 0 1
device=2N3904
T 47500 49400 5 10 1 1 90 0 1
refdes=Q?
T 47900 49300 5 10 0 0 90 0 1
footprint=TO92
}
C 50100 48500 1 270 1 2N3904-1.sym
{
T 50800 49400 5 10 0 0 270 6 1
device=2N3904
T 50600 49400 5 10 1 1 270 6 1
refdes=Q?
T 50200 49300 5 10 0 0 270 6 1
footprint=TO92
}
C 44900 47600 1 0 0 resistor-1.sym
{
T 45200 48000 5 10 0 0 0 0 1
device=RESISTOR
T 45100 47900 5 10 1 1 0 0 1
refdes=R?
}
C 48500 46500 1 90 0 resistor-1.sym
{
T 48100 46800 5 10 0 0 90 0 1
device=RESISTOR
T 48200 46700 5 10 1 1 90 0 1
refdes=R?
}
C 50400 45700 1 180 0 resistor-1.sym
{
T 50100 45300 5 10 0 0 180 0 1
device=RESISTOR
T 50200 45400 5 10 1 1 180 0 1
refdes=R?
}
C 52900 47400 1 180 0 resistor-1.sym
{
T 52600 47000 5 10 0 0 180 0 1
device=RESISTOR
T 52700 47100 5 10 1 1 180 0 1
refdes=R?
}
C 49900 48100 1 180 0 resistor-1.sym
{
T 49600 47700 5 10 0 0 180 0 1
device=RESISTOR
T 49700 47800 5 10 1 1 180 0 1
refdes=R?
}
C 50600 45400 1 270 0 resistor-1.sym
{
T 51000 45100 5 10 0 0 270 0 1
device=RESISTOR
T 50900 45200 5 10 1 1 270 0 1
refdes=R?
}
C 52100 49200 1 90 0 resistor-1.sym
{
T 51700 49500 5 10 0 0 90 0 1
device=RESISTOR
T 51800 49400 5 10 1 1 90 0 1
refdes=R?
}
N 47000 47500 47000 46800 4
N 47000 46800 46000 46800 4
N 46000 46800 46000 47300 4
N 46000 47700 45800 47700 4
N 47000 49100 45900 49100 4
N 45900 49100 45900 47700 4
