Sito dove viene spiegato il problema della memory cache coerence :
https://community.arm.com/developer/ip-products/processors/b/processors-ip-blog/posts/caches-and-self-modifying-code
