C:\lscc\diamond\3.1_x64\synpbase\bin64\m_gen_lattice.exe  -prodtype synplify_pro -encrypt  -pro  -rundir  C:\lscc\diamond\3.1_x64\bin\nt64\Lab6_Test\section6_TestFinalDesign  -part LCMXO2_7000HE  -package TG144C  -grade -4   -maxfan 1000    -pipe -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1  -use_rename_in_edif 1     -summaryfile C:\lscc\diamond\3.1_x64\bin\nt64\Lab6_Test\section6_TestFinalDesign\synlog\report\section6_TestFinalDesign_section6_TestFinalDesign_premap.xml -top_level_module  Sec6_Top  -oedif  C:\lscc\diamond\3.1_x64\bin\nt64\Lab6_Test\section6_TestFinalDesign\section6_TestFinalDesign_section6_TestFinalDesign.edi  -conchk_prepass  C:\lscc\diamond\3.1_x64\bin\nt64\Lab6_Test\section6_TestFinalDesign\section6_TestFinalDesign_section6_TestFinalDesign_cck_prepass.rpt  -freq 1.000  C:\lscc\diamond\3.1_x64\bin\nt64\Lab6_Test\section6_TestFinalDesign\synwork\section6_TestFinalDesign_section6_TestFinalDesign_comp.srs  -flow prepass  -gcc_prepass  -osrd  C:\lscc\diamond\3.1_x64\bin\nt64\Lab6_Test\section6_TestFinalDesign\synwork\section6_TestFinalDesign_section6_TestFinalDesign_prem.srd  -devicelib  C:\lscc\diamond\3.1_x64\synpbase\lib\lucent\machxo2.v  -devicelib  C:\lscc\diamond\3.1_x64\synpbase\lib\lucent\pmi_def.v  -ologparam  C:\lscc\diamond\3.1_x64\bin\nt64\Lab6_Test\section6_TestFinalDesign\syntmp\section6_TestFinalDesign_section6_TestFinalDesign.plg  -osyn  C:\lscc\diamond\3.1_x64\bin\nt64\Lab6_Test\section6_TestFinalDesign\synwork\section6_TestFinalDesign_section6_TestFinalDesign_prem.srd  -prjdir  C:\lscc\diamond\3.1_x64\bin\nt64\Lab6_Test\section6_TestFinalDesign\  -prjname  proj_1  -log  C:\lscc\diamond\3.1_x64\bin\nt64\Lab6_Test\section6_TestFinalDesign\synlog\section6_TestFinalDesign_section6_TestFinalDesign_premap.srr 
rc:1 success:1
C:\lscc\diamond\3.1_x64\bin\nt64\Lab6_Test\section6_TestFinalDesign\section6_TestFinalDesign_section6_TestFinalDesign.edi|o|1402016741|286869
C:\lscc\diamond\3.1_x64\bin\nt64\Lab6_Test\section6_TestFinalDesign\section6_TestFinalDesign_section6_TestFinalDesign_cck_prepass.rpt|o|0|0
C:\lscc\diamond\3.1_x64\bin\nt64\Lab6_Test\section6_TestFinalDesign\synwork\section6_TestFinalDesign_section6_TestFinalDesign_comp.srs|i|1402035707|8104
C:\lscc\diamond\3.1_x64\bin\nt64\Lab6_Test\section6_TestFinalDesign\synwork\section6_TestFinalDesign_section6_TestFinalDesign_prem.srd|o|1402035711|24407
C:\lscc\diamond\3.1_x64\synpbase\lib\lucent\machxo2.v|i|1384797268|51625
C:\lscc\diamond\3.1_x64\synpbase\lib\lucent\pmi_def.v|i|1389822498|39417
C:\lscc\diamond\3.1_x64\bin\nt64\Lab6_Test\section6_TestFinalDesign\syntmp\section6_TestFinalDesign_section6_TestFinalDesign.plg|o|1402035708|0
C:\lscc\diamond\3.1_x64\bin\nt64\Lab6_Test\section6_TestFinalDesign\synwork\section6_TestFinalDesign_section6_TestFinalDesign_prem.srd|o|1402035711|24407
C:\lscc\diamond\3.1_x64\bin\nt64\Lab6_Test\section6_TestFinalDesign\synlog\section6_TestFinalDesign_section6_TestFinalDesign_premap.srr|o|1402035711|3808
C:\lscc\diamond\3.1_x64\synpbase\bin64\m_gen_lattice.exe|i|1384801414|24035840
C:\lscc\diamond\3.1_x64\synpbase\bin\m_gen_lattice.exe|i|1384798682|20549632
