#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Fri Nov 20 13:20:12 2020
# Process ID: 16080
# Log file: C:/Users/62010472/Documents/XilingLAB/counter5_2/planAhead_run_1/planAhead.log
# Journal file: C:/Users/62010472/Documents/XilingLAB/counter5_2/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source C:/Users/62010472/Documents/XilingLAB/counter5_2/pa.fromHdl.tcl
update_compile_order -fileset sim_1
set_property package_pin "" [get_ports [list  C3_P30]]
startgroup
set_property package_pin P41 [get_ports a]
endgroup
startgroup
set_property package_pin P40 [get_ports b]
endgroup
startgroup
set_property package_pin P35 [get_ports c]
endgroup
startgroup
set_property package_pin P34 [get_ports C1_P43]
endgroup
set_property package_pin "" [get_ports [list  C2_P33]]
set_property package_pin "" [get_ports [list  C3_P30]]
startgroup
set_property package_pin P33 [get_ports C2_P33]
endgroup
startgroup
set_property package_pin P43 [get_ports C1_P43]
endgroup
startgroup
set_property package_pin P30 [get_ports C3_P30]
endgroup
startgroup
set_property package_pin P34 [get_ports d]
endgroup
startgroup
set_property package_pin P32 [get_ports e]
endgroup
startgroup
set_property package_pin P29 [get_ports f]
endgroup
startgroup
set_property package_pin P27 [get_ports g]
endgroup
startgroup
set_property package_pin P59 [get_ports IN_0]
endgroup
startgroup
set_property package_pin P59 [get_ports IN_0]
endgroup
startgroup
set_property package_pin P61 [get_ports IN_1]
endgroup
startgroup
set_property package_pin P62 [get_ports IN_3]
endgroup
startgroup
set_property package_pin P66 [get_ports IN_4]
endgroup
save_constraints
