(edif full_adder
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2025 10 1 14 22 54)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure full_adder.ngc full_adder.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell LUT3
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library full_adder_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell full_adder
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port i0
              (direction INPUT)
            )
            (port i1
              (direction INPUT)
            )
            (port cout
              (direction OUTPUT)
            )
            (port s
              (direction OUTPUT)
            )
            (port cin
              (direction INPUT)
            )
            (designator "xc3s400-4-pq208")
            (property TYPE (string "full_adder") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "full_adder_full_adder") (owner "Xilinx"))
          )
          (contents
            (instance (rename or_gate_instance0_C1 "or_gate_instance0/C1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E8") (owner "Xilinx"))
            )
            (instance (rename half_adder_instance1_xor_gate_instance0_Mxor_C_Result1 "half_adder_instance1/xor_gate_instance0/Mxor_C_Result1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "96") (owner "Xilinx"))
            )
            (instance (rename i0_IBUF_renamed_0 "i0_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename i1_IBUF_renamed_1 "i1_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename cin_IBUF_renamed_2 "cin_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename cout_OBUF_renamed_3 "cout_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s_OBUF_renamed_4 "s_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (net cin
              (joined
                (portRef cin)
                (portRef I (instanceRef cin_IBUF_renamed_2))
              )
            )
            (net cin_IBUF
              (joined
                (portRef I2 (instanceRef or_gate_instance0_C1))
                (portRef I0 (instanceRef half_adder_instance1_xor_gate_instance0_Mxor_C_Result1))
                (portRef O (instanceRef cin_IBUF_renamed_2))
              )
            )
            (net cout
              (joined
                (portRef cout)
                (portRef O (instanceRef cout_OBUF_renamed_3))
              )
            )
            (net cout_OBUF
              (joined
                (portRef O (instanceRef or_gate_instance0_C1))
                (portRef I (instanceRef cout_OBUF_renamed_3))
              )
            )
            (net i0
              (joined
                (portRef i0)
                (portRef I (instanceRef i0_IBUF_renamed_0))
              )
            )
            (net i0_IBUF
              (joined
                (portRef I0 (instanceRef or_gate_instance0_C1))
                (portRef I1 (instanceRef half_adder_instance1_xor_gate_instance0_Mxor_C_Result1))
                (portRef O (instanceRef i0_IBUF_renamed_0))
              )
            )
            (net i1
              (joined
                (portRef i1)
                (portRef I (instanceRef i1_IBUF_renamed_1))
              )
            )
            (net i1_IBUF
              (joined
                (portRef I1 (instanceRef or_gate_instance0_C1))
                (portRef I2 (instanceRef half_adder_instance1_xor_gate_instance0_Mxor_C_Result1))
                (portRef O (instanceRef i1_IBUF_renamed_1))
              )
            )
            (net s
              (joined
                (portRef s)
                (portRef O (instanceRef s_OBUF_renamed_4))
              )
            )
            (net s_OBUF
              (joined
                (portRef O (instanceRef half_adder_instance1_xor_gate_instance0_Mxor_C_Result1))
                (portRef I (instanceRef s_OBUF_renamed_4))
              )
            )
          )
      )
    )
  )

  (design full_adder
    (cellRef full_adder
      (libraryRef full_adder_lib)
    )
    (property PART (string "xc3s400-4-pq208") (owner "Xilinx"))
  )
)

