ARM GAS  /tmp/ccjL764W.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 6
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32l4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_MspInit,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_MspInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_MspInit:
  27              	.LFB132:
  28              		.file 1 "Core/Src/stm32l4xx_hal_msp.c"
   1:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32l4xx_hal_msp.c **** /**
   3:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32l4xx_hal_msp.c ****   * @file         stm32l4xx_hal_msp.c
   5:Core/Src/stm32l4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32l4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32l4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32l4xx_hal_msp.c ****   *
  10:Core/Src/stm32l4xx_hal_msp.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32l4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32l4xx_hal_msp.c ****   *
  13:Core/Src/stm32l4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32l4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32l4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32l4xx_hal_msp.c ****   *
  17:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32l4xx_hal_msp.c ****   */
  19:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32l4xx_hal_msp.c **** 
  21:Core/Src/stm32l4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32l4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32l4xx_hal_msp.c **** 
  24:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32l4xx_hal_msp.c **** 
  26:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32l4xx_hal_msp.c **** 
  28:Core/Src/stm32l4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32l4xx_hal_msp.c **** 
ARM GAS  /tmp/ccjL764W.s 			page 2


  31:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32l4xx_hal_msp.c **** 
  33:Core/Src/stm32l4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32l4xx_hal_msp.c **** 
  36:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32l4xx_hal_msp.c **** 
  38:Core/Src/stm32l4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32l4xx_hal_msp.c **** 
  41:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32l4xx_hal_msp.c **** 
  43:Core/Src/stm32l4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32l4xx_hal_msp.c **** 
  46:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32l4xx_hal_msp.c **** 
  48:Core/Src/stm32l4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32l4xx_hal_msp.c **** 
  51:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32l4xx_hal_msp.c **** 
  53:Core/Src/stm32l4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32l4xx_hal_msp.c **** 
  56:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32l4xx_hal_msp.c **** 
  58:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32l4xx_hal_msp.c **** 
  60:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32l4xx_hal_msp.c **** /**
  62:Core/Src/stm32l4xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32l4xx_hal_msp.c ****   */
  64:Core/Src/stm32l4xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32l4xx_hal_msp.c **** {
  29              		.loc 1 65 1
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 1, uses_anonymous_args = 0
  33 0000 80B5     		push	{r7, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 7, -8
  37              		.cfi_offset 14, -4
  38 0002 82B0     		sub	sp, sp, #8
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 16
  41 0004 00AF     		add	r7, sp, #0
  42              	.LCFI2:
  43              		.cfi_def_cfa_register 7
  44              	.LBB2:
  66:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32l4xx_hal_msp.c **** 
  68:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32l4xx_hal_msp.c **** 
  70:Core/Src/stm32l4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  45              		.loc 1 70 3
ARM GAS  /tmp/ccjL764W.s 			page 3


  46 0006 114B     		ldr	r3, .L2
  47 0008 1B6E     		ldr	r3, [r3, #96]
  48 000a 104A     		ldr	r2, .L2
  49 000c 43F00103 		orr	r3, r3, #1
  50 0010 1366     		str	r3, [r2, #96]
  51 0012 0E4B     		ldr	r3, .L2
  52 0014 1B6E     		ldr	r3, [r3, #96]
  53 0016 03F00103 		and	r3, r3, #1
  54 001a 7B60     		str	r3, [r7, #4]
  55 001c 7B68     		ldr	r3, [r7, #4]
  56              	.LBE2:
  57              	.LBB3:
  71:Core/Src/stm32l4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  58              		.loc 1 71 3
  59 001e 0B4B     		ldr	r3, .L2
  60 0020 9B6D     		ldr	r3, [r3, #88]
  61 0022 0A4A     		ldr	r2, .L2
  62 0024 43F08053 		orr	r3, r3, #268435456
  63 0028 9365     		str	r3, [r2, #88]
  64 002a 084B     		ldr	r3, .L2
  65 002c 9B6D     		ldr	r3, [r3, #88]
  66 002e 03F08053 		and	r3, r3, #268435456
  67 0032 3B60     		str	r3, [r7]
  68 0034 3B68     		ldr	r3, [r7]
  69              	.LBE3:
  72:Core/Src/stm32l4xx_hal_msp.c **** 
  73:Core/Src/stm32l4xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32l4xx_hal_msp.c ****   /* PendSV_IRQn interrupt configuration */
  75:Core/Src/stm32l4xx_hal_msp.c ****   HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
  70              		.loc 1 75 3
  71 0036 0022     		movs	r2, #0
  72 0038 0F21     		movs	r1, #15
  73 003a 6FF00100 		mvn	r0, #1
  74 003e FFF7FEFF 		bl	HAL_NVIC_SetPriority
  76:Core/Src/stm32l4xx_hal_msp.c **** 
  77:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  78:Core/Src/stm32l4xx_hal_msp.c **** 
  79:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  80:Core/Src/stm32l4xx_hal_msp.c **** }
  75              		.loc 1 80 1
  76 0042 00BF     		nop
  77 0044 0837     		adds	r7, r7, #8
  78              	.LCFI3:
  79              		.cfi_def_cfa_offset 8
  80 0046 BD46     		mov	sp, r7
  81              	.LCFI4:
  82              		.cfi_def_cfa_register 13
  83              		@ sp needed
  84 0048 80BD     		pop	{r7, pc}
  85              	.L3:
  86 004a 00BF     		.align	2
  87              	.L2:
  88 004c 00100240 		.word	1073876992
  89              		.cfi_endproc
  90              	.LFE132:
  92              		.section	.text.HAL_CAN_MspInit,"ax",%progbits
  93              		.align	1
ARM GAS  /tmp/ccjL764W.s 			page 4


  94              		.global	HAL_CAN_MspInit
  95              		.syntax unified
  96              		.thumb
  97              		.thumb_func
  99              	HAL_CAN_MspInit:
 100              	.LFB133:
  81:Core/Src/stm32l4xx_hal_msp.c **** 
  82:Core/Src/stm32l4xx_hal_msp.c **** /**
  83:Core/Src/stm32l4xx_hal_msp.c **** * @brief CAN MSP Initialization
  84:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  85:Core/Src/stm32l4xx_hal_msp.c **** * @param hcan: CAN handle pointer
  86:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
  87:Core/Src/stm32l4xx_hal_msp.c **** */
  88:Core/Src/stm32l4xx_hal_msp.c **** void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
  89:Core/Src/stm32l4xx_hal_msp.c **** {
 101              		.loc 1 89 1
 102              		.cfi_startproc
 103              		@ args = 0, pretend = 0, frame = 40
 104              		@ frame_needed = 1, uses_anonymous_args = 0
 105 0000 80B5     		push	{r7, lr}
 106              	.LCFI5:
 107              		.cfi_def_cfa_offset 8
 108              		.cfi_offset 7, -8
 109              		.cfi_offset 14, -4
 110 0002 8AB0     		sub	sp, sp, #40
 111              	.LCFI6:
 112              		.cfi_def_cfa_offset 48
 113 0004 00AF     		add	r7, sp, #0
 114              	.LCFI7:
 115              		.cfi_def_cfa_register 7
 116 0006 7860     		str	r0, [r7, #4]
  90:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 117              		.loc 1 90 20
 118 0008 07F11403 		add	r3, r7, #20
 119 000c 0022     		movs	r2, #0
 120 000e 1A60     		str	r2, [r3]
 121 0010 5A60     		str	r2, [r3, #4]
 122 0012 9A60     		str	r2, [r3, #8]
 123 0014 DA60     		str	r2, [r3, #12]
 124 0016 1A61     		str	r2, [r3, #16]
  91:Core/Src/stm32l4xx_hal_msp.c ****   if(hcan->Instance==CAN1)
 125              		.loc 1 91 10
 126 0018 7B68     		ldr	r3, [r7, #4]
 127 001a 1B68     		ldr	r3, [r3]
 128              		.loc 1 91 5
 129 001c 1C4A     		ldr	r2, .L7
 130 001e 9342     		cmp	r3, r2
 131 0020 31D1     		bne	.L6
 132              	.LBB4:
  92:Core/Src/stm32l4xx_hal_msp.c ****   {
  93:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspInit 0 */
  94:Core/Src/stm32l4xx_hal_msp.c **** 
  95:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END CAN1_MspInit 0 */
  96:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
  97:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_CAN1_CLK_ENABLE();
 133              		.loc 1 97 5
 134 0022 1C4B     		ldr	r3, .L7+4
ARM GAS  /tmp/ccjL764W.s 			page 5


 135 0024 9B6D     		ldr	r3, [r3, #88]
 136 0026 1B4A     		ldr	r2, .L7+4
 137 0028 43F00073 		orr	r3, r3, #33554432
 138 002c 9365     		str	r3, [r2, #88]
 139 002e 194B     		ldr	r3, .L7+4
 140 0030 9B6D     		ldr	r3, [r3, #88]
 141 0032 03F00073 		and	r3, r3, #33554432
 142 0036 3B61     		str	r3, [r7, #16]
 143 0038 3B69     		ldr	r3, [r7, #16]
 144              	.LBE4:
 145              	.LBB5:
  98:Core/Src/stm32l4xx_hal_msp.c **** 
  99:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 146              		.loc 1 99 5
 147 003a 164B     		ldr	r3, .L7+4
 148 003c DB6C     		ldr	r3, [r3, #76]
 149 003e 154A     		ldr	r2, .L7+4
 150 0040 43F00103 		orr	r3, r3, #1
 151 0044 D364     		str	r3, [r2, #76]
 152 0046 134B     		ldr	r3, .L7+4
 153 0048 DB6C     		ldr	r3, [r3, #76]
 154 004a 03F00103 		and	r3, r3, #1
 155 004e FB60     		str	r3, [r7, #12]
 156 0050 FB68     		ldr	r3, [r7, #12]
 157              	.LBE5:
 100:Core/Src/stm32l4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 101:Core/Src/stm32l4xx_hal_msp.c ****     PA11     ------> CAN1_RX
 102:Core/Src/stm32l4xx_hal_msp.c ****     PA12     ------> CAN1_TX
 103:Core/Src/stm32l4xx_hal_msp.c ****     */
 104:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 158              		.loc 1 104 25
 159 0052 4FF4C053 		mov	r3, #6144
 160 0056 7B61     		str	r3, [r7, #20]
 105:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 161              		.loc 1 105 26
 162 0058 0223     		movs	r3, #2
 163 005a BB61     		str	r3, [r7, #24]
 106:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 164              		.loc 1 106 26
 165 005c 0023     		movs	r3, #0
 166 005e FB61     		str	r3, [r7, #28]
 107:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 167              		.loc 1 107 27
 168 0060 0323     		movs	r3, #3
 169 0062 3B62     		str	r3, [r7, #32]
 108:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 170              		.loc 1 108 31
 171 0064 0923     		movs	r3, #9
 172 0066 7B62     		str	r3, [r7, #36]
 109:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 173              		.loc 1 109 5
 174 0068 07F11403 		add	r3, r7, #20
 175 006c 1946     		mov	r1, r3
 176 006e 4FF09040 		mov	r0, #1207959552
 177 0072 FFF7FEFF 		bl	HAL_GPIO_Init
 110:Core/Src/stm32l4xx_hal_msp.c **** 
 111:Core/Src/stm32l4xx_hal_msp.c ****     /* CAN1 interrupt Init */
ARM GAS  /tmp/ccjL764W.s 			page 6


 112:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 178              		.loc 1 112 5
 179 0076 0022     		movs	r2, #0
 180 0078 0521     		movs	r1, #5
 181 007a 1420     		movs	r0, #20
 182 007c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 113:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 183              		.loc 1 113 5
 184 0080 1420     		movs	r0, #20
 185 0082 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 186              	.L6:
 114:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspInit 1 */
 115:Core/Src/stm32l4xx_hal_msp.c **** 
 116:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END CAN1_MspInit 1 */
 117:Core/Src/stm32l4xx_hal_msp.c ****   }
 118:Core/Src/stm32l4xx_hal_msp.c **** 
 119:Core/Src/stm32l4xx_hal_msp.c **** }
 187              		.loc 1 119 1
 188 0086 00BF     		nop
 189 0088 2837     		adds	r7, r7, #40
 190              	.LCFI8:
 191              		.cfi_def_cfa_offset 8
 192 008a BD46     		mov	sp, r7
 193              	.LCFI9:
 194              		.cfi_def_cfa_register 13
 195              		@ sp needed
 196 008c 80BD     		pop	{r7, pc}
 197              	.L8:
 198 008e 00BF     		.align	2
 199              	.L7:
 200 0090 00640040 		.word	1073767424
 201 0094 00100240 		.word	1073876992
 202              		.cfi_endproc
 203              	.LFE133:
 205              		.section	.text.HAL_CAN_MspDeInit,"ax",%progbits
 206              		.align	1
 207              		.global	HAL_CAN_MspDeInit
 208              		.syntax unified
 209              		.thumb
 210              		.thumb_func
 212              	HAL_CAN_MspDeInit:
 213              	.LFB134:
 120:Core/Src/stm32l4xx_hal_msp.c **** 
 121:Core/Src/stm32l4xx_hal_msp.c **** /**
 122:Core/Src/stm32l4xx_hal_msp.c **** * @brief CAN MSP De-Initialization
 123:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 124:Core/Src/stm32l4xx_hal_msp.c **** * @param hcan: CAN handle pointer
 125:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 126:Core/Src/stm32l4xx_hal_msp.c **** */
 127:Core/Src/stm32l4xx_hal_msp.c **** void HAL_CAN_MspDeInit(CAN_HandleTypeDef* hcan)
 128:Core/Src/stm32l4xx_hal_msp.c **** {
 214              		.loc 1 128 1
 215              		.cfi_startproc
 216              		@ args = 0, pretend = 0, frame = 8
 217              		@ frame_needed = 1, uses_anonymous_args = 0
 218 0000 80B5     		push	{r7, lr}
 219              	.LCFI10:
ARM GAS  /tmp/ccjL764W.s 			page 7


 220              		.cfi_def_cfa_offset 8
 221              		.cfi_offset 7, -8
 222              		.cfi_offset 14, -4
 223 0002 82B0     		sub	sp, sp, #8
 224              	.LCFI11:
 225              		.cfi_def_cfa_offset 16
 226 0004 00AF     		add	r7, sp, #0
 227              	.LCFI12:
 228              		.cfi_def_cfa_register 7
 229 0006 7860     		str	r0, [r7, #4]
 129:Core/Src/stm32l4xx_hal_msp.c ****   if(hcan->Instance==CAN1)
 230              		.loc 1 129 10
 231 0008 7B68     		ldr	r3, [r7, #4]
 232 000a 1B68     		ldr	r3, [r3]
 233              		.loc 1 129 5
 234 000c 0A4A     		ldr	r2, .L12
 235 000e 9342     		cmp	r3, r2
 236 0010 0ED1     		bne	.L11
 130:Core/Src/stm32l4xx_hal_msp.c ****   {
 131:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspDeInit 0 */
 132:Core/Src/stm32l4xx_hal_msp.c **** 
 133:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END CAN1_MspDeInit 0 */
 134:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 135:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_CAN1_CLK_DISABLE();
 237              		.loc 1 135 5
 238 0012 0A4B     		ldr	r3, .L12+4
 239 0014 9B6D     		ldr	r3, [r3, #88]
 240 0016 094A     		ldr	r2, .L12+4
 241 0018 23F00073 		bic	r3, r3, #33554432
 242 001c 9365     		str	r3, [r2, #88]
 136:Core/Src/stm32l4xx_hal_msp.c **** 
 137:Core/Src/stm32l4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 138:Core/Src/stm32l4xx_hal_msp.c ****     PA11     ------> CAN1_RX
 139:Core/Src/stm32l4xx_hal_msp.c ****     PA12     ------> CAN1_TX
 140:Core/Src/stm32l4xx_hal_msp.c ****     */
 141:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_11|GPIO_PIN_12);
 243              		.loc 1 141 5
 244 001e 4FF4C051 		mov	r1, #6144
 245 0022 4FF09040 		mov	r0, #1207959552
 246 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 142:Core/Src/stm32l4xx_hal_msp.c **** 
 143:Core/Src/stm32l4xx_hal_msp.c ****     /* CAN1 interrupt DeInit */
 144:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(CAN1_RX0_IRQn);
 247              		.loc 1 144 5
 248 002a 1420     		movs	r0, #20
 249 002c FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 250              	.L11:
 145:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspDeInit 1 */
 146:Core/Src/stm32l4xx_hal_msp.c **** 
 147:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END CAN1_MspDeInit 1 */
 148:Core/Src/stm32l4xx_hal_msp.c ****   }
 149:Core/Src/stm32l4xx_hal_msp.c **** 
 150:Core/Src/stm32l4xx_hal_msp.c **** }
 251              		.loc 1 150 1
 252 0030 00BF     		nop
 253 0032 0837     		adds	r7, r7, #8
 254              	.LCFI13:
ARM GAS  /tmp/ccjL764W.s 			page 8


 255              		.cfi_def_cfa_offset 8
 256 0034 BD46     		mov	sp, r7
 257              	.LCFI14:
 258              		.cfi_def_cfa_register 13
 259              		@ sp needed
 260 0036 80BD     		pop	{r7, pc}
 261              	.L13:
 262              		.align	2
 263              	.L12:
 264 0038 00640040 		.word	1073767424
 265 003c 00100240 		.word	1073876992
 266              		.cfi_endproc
 267              	.LFE134:
 269              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
 270              		.align	1
 271              		.global	HAL_I2C_MspInit
 272              		.syntax unified
 273              		.thumb
 274              		.thumb_func
 276              	HAL_I2C_MspInit:
 277              	.LFB135:
 151:Core/Src/stm32l4xx_hal_msp.c **** 
 152:Core/Src/stm32l4xx_hal_msp.c **** /**
 153:Core/Src/stm32l4xx_hal_msp.c **** * @brief I2C MSP Initialization
 154:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 155:Core/Src/stm32l4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 156:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 157:Core/Src/stm32l4xx_hal_msp.c **** */
 158:Core/Src/stm32l4xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
 159:Core/Src/stm32l4xx_hal_msp.c **** {
 278              		.loc 1 159 1
 279              		.cfi_startproc
 280              		@ args = 0, pretend = 0, frame = 120
 281              		@ frame_needed = 1, uses_anonymous_args = 0
 282 0000 80B5     		push	{r7, lr}
 283              	.LCFI15:
 284              		.cfi_def_cfa_offset 8
 285              		.cfi_offset 7, -8
 286              		.cfi_offset 14, -4
 287 0002 9EB0     		sub	sp, sp, #120
 288              	.LCFI16:
 289              		.cfi_def_cfa_offset 128
 290 0004 00AF     		add	r7, sp, #0
 291              	.LCFI17:
 292              		.cfi_def_cfa_register 7
 293 0006 7860     		str	r0, [r7, #4]
 160:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 294              		.loc 1 160 20
 295 0008 07F16403 		add	r3, r7, #100
 296 000c 0022     		movs	r2, #0
 297 000e 1A60     		str	r2, [r3]
 298 0010 5A60     		str	r2, [r3, #4]
 299 0012 9A60     		str	r2, [r3, #8]
 300 0014 DA60     		str	r2, [r3, #12]
 301 0016 1A61     		str	r2, [r3, #16]
 161:Core/Src/stm32l4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 302              		.loc 1 161 28
ARM GAS  /tmp/ccjL764W.s 			page 9


 303 0018 07F11003 		add	r3, r7, #16
 304 001c 5422     		movs	r2, #84
 305 001e 0021     		movs	r1, #0
 306 0020 1846     		mov	r0, r3
 307 0022 FFF7FEFF 		bl	memset
 162:Core/Src/stm32l4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 308              		.loc 1 162 10
 309 0026 7B68     		ldr	r3, [r7, #4]
 310 0028 1B68     		ldr	r3, [r3]
 311              		.loc 1 162 5
 312 002a 1E4A     		ldr	r2, .L18
 313 002c 9342     		cmp	r3, r2
 314 002e 35D1     		bne	.L17
 163:Core/Src/stm32l4xx_hal_msp.c ****   {
 164:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 0 */
 165:Core/Src/stm32l4xx_hal_msp.c **** 
 166:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 0 */
 167:Core/Src/stm32l4xx_hal_msp.c **** 
 168:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
 169:Core/Src/stm32l4xx_hal_msp.c ****   */
 170:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 315              		.loc 1 170 40
 316 0030 4023     		movs	r3, #64
 317 0032 3B61     		str	r3, [r7, #16]
 171:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 318              		.loc 1 171 38
 319 0034 0023     		movs	r3, #0
 320 0036 FB63     		str	r3, [r7, #60]
 172:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 321              		.loc 1 172 9
 322 0038 07F11003 		add	r3, r7, #16
 323 003c 1846     		mov	r0, r3
 324 003e FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 325 0042 0346     		mov	r3, r0
 326              		.loc 1 172 8
 327 0044 002B     		cmp	r3, #0
 328 0046 01D0     		beq	.L16
 173:Core/Src/stm32l4xx_hal_msp.c ****     {
 174:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 329              		.loc 1 174 7
 330 0048 FFF7FEFF 		bl	Error_Handler
 331              	.L16:
 332              	.LBB6:
 175:Core/Src/stm32l4xx_hal_msp.c ****     }
 176:Core/Src/stm32l4xx_hal_msp.c **** 
 177:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 333              		.loc 1 177 5
 334 004c 164B     		ldr	r3, .L18+4
 335 004e DB6C     		ldr	r3, [r3, #76]
 336 0050 154A     		ldr	r2, .L18+4
 337 0052 43F00203 		orr	r3, r3, #2
 338 0056 D364     		str	r3, [r2, #76]
 339 0058 134B     		ldr	r3, .L18+4
 340 005a DB6C     		ldr	r3, [r3, #76]
 341 005c 03F00203 		and	r3, r3, #2
 342 0060 FB60     		str	r3, [r7, #12]
 343 0062 FB68     		ldr	r3, [r7, #12]
ARM GAS  /tmp/ccjL764W.s 			page 10


 344              	.LBE6:
 178:Core/Src/stm32l4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 179:Core/Src/stm32l4xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 180:Core/Src/stm32l4xx_hal_msp.c ****     PB7     ------> I2C1_SDA
 181:Core/Src/stm32l4xx_hal_msp.c ****     */
 182:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 345              		.loc 1 182 25
 346 0064 C023     		movs	r3, #192
 347 0066 7B66     		str	r3, [r7, #100]
 183:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 348              		.loc 1 183 26
 349 0068 1223     		movs	r3, #18
 350 006a BB66     		str	r3, [r7, #104]
 184:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 351              		.loc 1 184 26
 352 006c 0023     		movs	r3, #0
 353 006e FB66     		str	r3, [r7, #108]
 185:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 354              		.loc 1 185 27
 355 0070 0323     		movs	r3, #3
 356 0072 3B67     		str	r3, [r7, #112]
 186:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 357              		.loc 1 186 31
 358 0074 0423     		movs	r3, #4
 359 0076 7B67     		str	r3, [r7, #116]
 187:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 360              		.loc 1 187 5
 361 0078 07F16403 		add	r3, r7, #100
 362 007c 1946     		mov	r1, r3
 363 007e 0B48     		ldr	r0, .L18+8
 364 0080 FFF7FEFF 		bl	HAL_GPIO_Init
 365              	.LBB7:
 188:Core/Src/stm32l4xx_hal_msp.c **** 
 189:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 190:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
 366              		.loc 1 190 5
 367 0084 084B     		ldr	r3, .L18+4
 368 0086 9B6D     		ldr	r3, [r3, #88]
 369 0088 074A     		ldr	r2, .L18+4
 370 008a 43F40013 		orr	r3, r3, #2097152
 371 008e 9365     		str	r3, [r2, #88]
 372 0090 054B     		ldr	r3, .L18+4
 373 0092 9B6D     		ldr	r3, [r3, #88]
 374 0094 03F40013 		and	r3, r3, #2097152
 375 0098 BB60     		str	r3, [r7, #8]
 376 009a BB68     		ldr	r3, [r7, #8]
 377              	.L17:
 378              	.LBE7:
 191:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 192:Core/Src/stm32l4xx_hal_msp.c **** 
 193:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 1 */
 194:Core/Src/stm32l4xx_hal_msp.c ****   }
 195:Core/Src/stm32l4xx_hal_msp.c **** 
 196:Core/Src/stm32l4xx_hal_msp.c **** }
 379              		.loc 1 196 1
 380 009c 00BF     		nop
 381 009e 7837     		adds	r7, r7, #120
ARM GAS  /tmp/ccjL764W.s 			page 11


 382              	.LCFI18:
 383              		.cfi_def_cfa_offset 8
 384 00a0 BD46     		mov	sp, r7
 385              	.LCFI19:
 386              		.cfi_def_cfa_register 13
 387              		@ sp needed
 388 00a2 80BD     		pop	{r7, pc}
 389              	.L19:
 390              		.align	2
 391              	.L18:
 392 00a4 00540040 		.word	1073763328
 393 00a8 00100240 		.word	1073876992
 394 00ac 00040048 		.word	1207960576
 395              		.cfi_endproc
 396              	.LFE135:
 398              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 399              		.align	1
 400              		.global	HAL_I2C_MspDeInit
 401              		.syntax unified
 402              		.thumb
 403              		.thumb_func
 405              	HAL_I2C_MspDeInit:
 406              	.LFB136:
 197:Core/Src/stm32l4xx_hal_msp.c **** 
 198:Core/Src/stm32l4xx_hal_msp.c **** /**
 199:Core/Src/stm32l4xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 200:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 201:Core/Src/stm32l4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 202:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 203:Core/Src/stm32l4xx_hal_msp.c **** */
 204:Core/Src/stm32l4xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 205:Core/Src/stm32l4xx_hal_msp.c **** {
 407              		.loc 1 205 1
 408              		.cfi_startproc
 409              		@ args = 0, pretend = 0, frame = 8
 410              		@ frame_needed = 1, uses_anonymous_args = 0
 411 0000 80B5     		push	{r7, lr}
 412              	.LCFI20:
 413              		.cfi_def_cfa_offset 8
 414              		.cfi_offset 7, -8
 415              		.cfi_offset 14, -4
 416 0002 82B0     		sub	sp, sp, #8
 417              	.LCFI21:
 418              		.cfi_def_cfa_offset 16
 419 0004 00AF     		add	r7, sp, #0
 420              	.LCFI22:
 421              		.cfi_def_cfa_register 7
 422 0006 7860     		str	r0, [r7, #4]
 206:Core/Src/stm32l4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 423              		.loc 1 206 10
 424 0008 7B68     		ldr	r3, [r7, #4]
 425 000a 1B68     		ldr	r3, [r3]
 426              		.loc 1 206 5
 427 000c 0A4A     		ldr	r2, .L23
 428 000e 9342     		cmp	r3, r2
 429 0010 0DD1     		bne	.L22
 207:Core/Src/stm32l4xx_hal_msp.c ****   {
ARM GAS  /tmp/ccjL764W.s 			page 12


 208:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 0 */
 209:Core/Src/stm32l4xx_hal_msp.c **** 
 210:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 0 */
 211:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 212:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 430              		.loc 1 212 5
 431 0012 0A4B     		ldr	r3, .L23+4
 432 0014 9B6D     		ldr	r3, [r3, #88]
 433 0016 094A     		ldr	r2, .L23+4
 434 0018 23F40013 		bic	r3, r3, #2097152
 435 001c 9365     		str	r3, [r2, #88]
 213:Core/Src/stm32l4xx_hal_msp.c **** 
 214:Core/Src/stm32l4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 215:Core/Src/stm32l4xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 216:Core/Src/stm32l4xx_hal_msp.c ****     PB7     ------> I2C1_SDA
 217:Core/Src/stm32l4xx_hal_msp.c ****     */
 218:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 436              		.loc 1 218 5
 437 001e 4021     		movs	r1, #64
 438 0020 0748     		ldr	r0, .L23+8
 439 0022 FFF7FEFF 		bl	HAL_GPIO_DeInit
 219:Core/Src/stm32l4xx_hal_msp.c **** 
 220:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 440              		.loc 1 220 5
 441 0026 8021     		movs	r1, #128
 442 0028 0548     		ldr	r0, .L23+8
 443 002a FFF7FEFF 		bl	HAL_GPIO_DeInit
 444              	.L22:
 221:Core/Src/stm32l4xx_hal_msp.c **** 
 222:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 1 */
 223:Core/Src/stm32l4xx_hal_msp.c **** 
 224:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 1 */
 225:Core/Src/stm32l4xx_hal_msp.c ****   }
 226:Core/Src/stm32l4xx_hal_msp.c **** 
 227:Core/Src/stm32l4xx_hal_msp.c **** }
 445              		.loc 1 227 1
 446 002e 00BF     		nop
 447 0030 0837     		adds	r7, r7, #8
 448              	.LCFI23:
 449              		.cfi_def_cfa_offset 8
 450 0032 BD46     		mov	sp, r7
 451              	.LCFI24:
 452              		.cfi_def_cfa_register 13
 453              		@ sp needed
 454 0034 80BD     		pop	{r7, pc}
 455              	.L24:
 456 0036 00BF     		.align	2
 457              	.L23:
 458 0038 00540040 		.word	1073763328
 459 003c 00100240 		.word	1073876992
 460 0040 00040048 		.word	1207960576
 461              		.cfi_endproc
 462              	.LFE136:
 464              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 465              		.align	1
 466              		.global	HAL_UART_MspInit
 467              		.syntax unified
ARM GAS  /tmp/ccjL764W.s 			page 13


 468              		.thumb
 469              		.thumb_func
 471              	HAL_UART_MspInit:
 472              	.LFB137:
 228:Core/Src/stm32l4xx_hal_msp.c **** 
 229:Core/Src/stm32l4xx_hal_msp.c **** /**
 230:Core/Src/stm32l4xx_hal_msp.c **** * @brief UART MSP Initialization
 231:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 232:Core/Src/stm32l4xx_hal_msp.c **** * @param huart: UART handle pointer
 233:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 234:Core/Src/stm32l4xx_hal_msp.c **** */
 235:Core/Src/stm32l4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 236:Core/Src/stm32l4xx_hal_msp.c **** {
 473              		.loc 1 236 1
 474              		.cfi_startproc
 475              		@ args = 0, pretend = 0, frame = 128
 476              		@ frame_needed = 1, uses_anonymous_args = 0
 477 0000 80B5     		push	{r7, lr}
 478              	.LCFI25:
 479              		.cfi_def_cfa_offset 8
 480              		.cfi_offset 7, -8
 481              		.cfi_offset 14, -4
 482 0002 A0B0     		sub	sp, sp, #128
 483              	.LCFI26:
 484              		.cfi_def_cfa_offset 136
 485 0004 00AF     		add	r7, sp, #0
 486              	.LCFI27:
 487              		.cfi_def_cfa_register 7
 488 0006 7860     		str	r0, [r7, #4]
 237:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 489              		.loc 1 237 20
 490 0008 07F16C03 		add	r3, r7, #108
 491 000c 0022     		movs	r2, #0
 492 000e 1A60     		str	r2, [r3]
 493 0010 5A60     		str	r2, [r3, #4]
 494 0012 9A60     		str	r2, [r3, #8]
 495 0014 DA60     		str	r2, [r3, #12]
 496 0016 1A61     		str	r2, [r3, #16]
 238:Core/Src/stm32l4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 497              		.loc 1 238 28
 498 0018 07F11803 		add	r3, r7, #24
 499 001c 5422     		movs	r2, #84
 500 001e 0021     		movs	r1, #0
 501 0020 1846     		mov	r0, r3
 502 0022 FFF7FEFF 		bl	memset
 239:Core/Src/stm32l4xx_hal_msp.c ****   if(huart->Instance==USART1)
 503              		.loc 1 239 11
 504 0026 7B68     		ldr	r3, [r7, #4]
 505 0028 1B68     		ldr	r3, [r3]
 506              		.loc 1 239 5
 507 002a 2D4A     		ldr	r2, .L29
 508 002c 9342     		cmp	r3, r2
 509 002e 53D1     		bne	.L28
 240:Core/Src/stm32l4xx_hal_msp.c ****   {
 241:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 242:Core/Src/stm32l4xx_hal_msp.c **** 
 243:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
ARM GAS  /tmp/ccjL764W.s 			page 14


 244:Core/Src/stm32l4xx_hal_msp.c **** 
 245:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
 246:Core/Src/stm32l4xx_hal_msp.c ****   */
 247:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 510              		.loc 1 247 40
 511 0030 0123     		movs	r3, #1
 512 0032 BB61     		str	r3, [r7, #24]
 248:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 513              		.loc 1 248 40
 514 0034 0023     		movs	r3, #0
 515 0036 BB63     		str	r3, [r7, #56]
 249:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 516              		.loc 1 249 9
 517 0038 07F11803 		add	r3, r7, #24
 518 003c 1846     		mov	r0, r3
 519 003e FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 520 0042 0346     		mov	r3, r0
 521              		.loc 1 249 8
 522 0044 002B     		cmp	r3, #0
 523 0046 01D0     		beq	.L27
 250:Core/Src/stm32l4xx_hal_msp.c ****     {
 251:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 524              		.loc 1 251 7
 525 0048 FFF7FEFF 		bl	Error_Handler
 526              	.L27:
 527              	.LBB8:
 252:Core/Src/stm32l4xx_hal_msp.c ****     }
 253:Core/Src/stm32l4xx_hal_msp.c **** 
 254:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 255:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 528              		.loc 1 255 5
 529 004c 254B     		ldr	r3, .L29+4
 530 004e 1B6E     		ldr	r3, [r3, #96]
 531 0050 244A     		ldr	r2, .L29+4
 532 0052 43F48043 		orr	r3, r3, #16384
 533 0056 1366     		str	r3, [r2, #96]
 534 0058 224B     		ldr	r3, .L29+4
 535 005a 1B6E     		ldr	r3, [r3, #96]
 536 005c 03F48043 		and	r3, r3, #16384
 537 0060 7B61     		str	r3, [r7, #20]
 538 0062 7B69     		ldr	r3, [r7, #20]
 539              	.LBE8:
 540              	.LBB9:
 256:Core/Src/stm32l4xx_hal_msp.c **** 
 257:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 541              		.loc 1 257 5
 542 0064 1F4B     		ldr	r3, .L29+4
 543 0066 DB6C     		ldr	r3, [r3, #76]
 544 0068 1E4A     		ldr	r2, .L29+4
 545 006a 43F00103 		orr	r3, r3, #1
 546 006e D364     		str	r3, [r2, #76]
 547 0070 1C4B     		ldr	r3, .L29+4
 548 0072 DB6C     		ldr	r3, [r3, #76]
 549 0074 03F00103 		and	r3, r3, #1
 550 0078 3B61     		str	r3, [r7, #16]
 551 007a 3B69     		ldr	r3, [r7, #16]
 552              	.LBE9:
ARM GAS  /tmp/ccjL764W.s 			page 15


 553              	.LBB10:
 258:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 554              		.loc 1 258 5
 555 007c 194B     		ldr	r3, .L29+4
 556 007e DB6C     		ldr	r3, [r3, #76]
 557 0080 184A     		ldr	r2, .L29+4
 558 0082 43F00203 		orr	r3, r3, #2
 559 0086 D364     		str	r3, [r2, #76]
 560 0088 164B     		ldr	r3, .L29+4
 561 008a DB6C     		ldr	r3, [r3, #76]
 562 008c 03F00203 		and	r3, r3, #2
 563 0090 FB60     		str	r3, [r7, #12]
 564 0092 FB68     		ldr	r3, [r7, #12]
 565              	.LBE10:
 259:Core/Src/stm32l4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 260:Core/Src/stm32l4xx_hal_msp.c ****     PA9     ------> USART1_TX
 261:Core/Src/stm32l4xx_hal_msp.c ****     PA10     ------> USART1_RX
 262:Core/Src/stm32l4xx_hal_msp.c ****     PB3 (JTDO-TRACESWO)     ------> USART1_RTS
 263:Core/Src/stm32l4xx_hal_msp.c ****     PB4 (NJTRST)     ------> USART1_CTS
 264:Core/Src/stm32l4xx_hal_msp.c ****     */
 265:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 566              		.loc 1 265 25
 567 0094 4FF4C063 		mov	r3, #1536
 568 0098 FB66     		str	r3, [r7, #108]
 266:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 569              		.loc 1 266 26
 570 009a 0223     		movs	r3, #2
 571 009c 3B67     		str	r3, [r7, #112]
 267:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 572              		.loc 1 267 26
 573 009e 0023     		movs	r3, #0
 574 00a0 7B67     		str	r3, [r7, #116]
 268:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 575              		.loc 1 268 27
 576 00a2 0323     		movs	r3, #3
 577 00a4 BB67     		str	r3, [r7, #120]
 269:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 578              		.loc 1 269 31
 579 00a6 0723     		movs	r3, #7
 580 00a8 FB67     		str	r3, [r7, #124]
 270:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 581              		.loc 1 270 5
 582 00aa 07F16C03 		add	r3, r7, #108
 583 00ae 1946     		mov	r1, r3
 584 00b0 4FF09040 		mov	r0, #1207959552
 585 00b4 FFF7FEFF 		bl	HAL_GPIO_Init
 271:Core/Src/stm32l4xx_hal_msp.c **** 
 272:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 586              		.loc 1 272 25
 587 00b8 1823     		movs	r3, #24
 588 00ba FB66     		str	r3, [r7, #108]
 273:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 589              		.loc 1 273 26
 590 00bc 0223     		movs	r3, #2
 591 00be 3B67     		str	r3, [r7, #112]
 274:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 592              		.loc 1 274 26
ARM GAS  /tmp/ccjL764W.s 			page 16


 593 00c0 0023     		movs	r3, #0
 594 00c2 7B67     		str	r3, [r7, #116]
 275:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 595              		.loc 1 275 27
 596 00c4 0323     		movs	r3, #3
 597 00c6 BB67     		str	r3, [r7, #120]
 276:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 598              		.loc 1 276 31
 599 00c8 0723     		movs	r3, #7
 600 00ca FB67     		str	r3, [r7, #124]
 277:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 601              		.loc 1 277 5
 602 00cc 07F16C03 		add	r3, r7, #108
 603 00d0 1946     		mov	r1, r3
 604 00d2 0548     		ldr	r0, .L29+8
 605 00d4 FFF7FEFF 		bl	HAL_GPIO_Init
 606              	.L28:
 278:Core/Src/stm32l4xx_hal_msp.c **** 
 279:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 280:Core/Src/stm32l4xx_hal_msp.c **** 
 281:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 282:Core/Src/stm32l4xx_hal_msp.c ****   }
 283:Core/Src/stm32l4xx_hal_msp.c **** 
 284:Core/Src/stm32l4xx_hal_msp.c **** }
 607              		.loc 1 284 1
 608 00d8 00BF     		nop
 609 00da 8037     		adds	r7, r7, #128
 610              	.LCFI28:
 611              		.cfi_def_cfa_offset 8
 612 00dc BD46     		mov	sp, r7
 613              	.LCFI29:
 614              		.cfi_def_cfa_register 13
 615              		@ sp needed
 616 00de 80BD     		pop	{r7, pc}
 617              	.L30:
 618              		.align	2
 619              	.L29:
 620 00e0 00380140 		.word	1073821696
 621 00e4 00100240 		.word	1073876992
 622 00e8 00040048 		.word	1207960576
 623              		.cfi_endproc
 624              	.LFE137:
 626              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 627              		.align	1
 628              		.global	HAL_UART_MspDeInit
 629              		.syntax unified
 630              		.thumb
 631              		.thumb_func
 633              	HAL_UART_MspDeInit:
 634              	.LFB138:
 285:Core/Src/stm32l4xx_hal_msp.c **** 
 286:Core/Src/stm32l4xx_hal_msp.c **** /**
 287:Core/Src/stm32l4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 288:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 289:Core/Src/stm32l4xx_hal_msp.c **** * @param huart: UART handle pointer
 290:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 291:Core/Src/stm32l4xx_hal_msp.c **** */
ARM GAS  /tmp/ccjL764W.s 			page 17


 292:Core/Src/stm32l4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 293:Core/Src/stm32l4xx_hal_msp.c **** {
 635              		.loc 1 293 1
 636              		.cfi_startproc
 637              		@ args = 0, pretend = 0, frame = 8
 638              		@ frame_needed = 1, uses_anonymous_args = 0
 639 0000 80B5     		push	{r7, lr}
 640              	.LCFI30:
 641              		.cfi_def_cfa_offset 8
 642              		.cfi_offset 7, -8
 643              		.cfi_offset 14, -4
 644 0002 82B0     		sub	sp, sp, #8
 645              	.LCFI31:
 646              		.cfi_def_cfa_offset 16
 647 0004 00AF     		add	r7, sp, #0
 648              	.LCFI32:
 649              		.cfi_def_cfa_register 7
 650 0006 7860     		str	r0, [r7, #4]
 294:Core/Src/stm32l4xx_hal_msp.c ****   if(huart->Instance==USART1)
 651              		.loc 1 294 11
 652 0008 7B68     		ldr	r3, [r7, #4]
 653 000a 1B68     		ldr	r3, [r3]
 654              		.loc 1 294 5
 655 000c 0B4A     		ldr	r2, .L34
 656 000e 9342     		cmp	r3, r2
 657 0010 0FD1     		bne	.L33
 295:Core/Src/stm32l4xx_hal_msp.c ****   {
 296:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 297:Core/Src/stm32l4xx_hal_msp.c **** 
 298:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 299:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 300:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 658              		.loc 1 300 5
 659 0012 0B4B     		ldr	r3, .L34+4
 660 0014 1B6E     		ldr	r3, [r3, #96]
 661 0016 0A4A     		ldr	r2, .L34+4
 662 0018 23F48043 		bic	r3, r3, #16384
 663 001c 1366     		str	r3, [r2, #96]
 301:Core/Src/stm32l4xx_hal_msp.c **** 
 302:Core/Src/stm32l4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 303:Core/Src/stm32l4xx_hal_msp.c ****     PA9     ------> USART1_TX
 304:Core/Src/stm32l4xx_hal_msp.c ****     PA10     ------> USART1_RX
 305:Core/Src/stm32l4xx_hal_msp.c ****     PB3 (JTDO-TRACESWO)     ------> USART1_RTS
 306:Core/Src/stm32l4xx_hal_msp.c ****     PB4 (NJTRST)     ------> USART1_CTS
 307:Core/Src/stm32l4xx_hal_msp.c ****     */
 308:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 664              		.loc 1 308 5
 665 001e 4FF4C061 		mov	r1, #1536
 666 0022 4FF09040 		mov	r0, #1207959552
 667 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 309:Core/Src/stm32l4xx_hal_msp.c **** 
 310:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_3|GPIO_PIN_4);
 668              		.loc 1 310 5
 669 002a 1821     		movs	r1, #24
 670 002c 0548     		ldr	r0, .L34+8
 671 002e FFF7FEFF 		bl	HAL_GPIO_DeInit
 672              	.L33:
ARM GAS  /tmp/ccjL764W.s 			page 18


 311:Core/Src/stm32l4xx_hal_msp.c **** 
 312:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 313:Core/Src/stm32l4xx_hal_msp.c **** 
 314:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 315:Core/Src/stm32l4xx_hal_msp.c ****   }
 316:Core/Src/stm32l4xx_hal_msp.c **** 
 317:Core/Src/stm32l4xx_hal_msp.c **** }
 673              		.loc 1 317 1
 674 0032 00BF     		nop
 675 0034 0837     		adds	r7, r7, #8
 676              	.LCFI33:
 677              		.cfi_def_cfa_offset 8
 678 0036 BD46     		mov	sp, r7
 679              	.LCFI34:
 680              		.cfi_def_cfa_register 13
 681              		@ sp needed
 682 0038 80BD     		pop	{r7, pc}
 683              	.L35:
 684 003a 00BF     		.align	2
 685              	.L34:
 686 003c 00380140 		.word	1073821696
 687 0040 00100240 		.word	1073876992
 688 0044 00040048 		.word	1207960576
 689              		.cfi_endproc
 690              	.LFE138:
 692              		.text
 693              	.Letext0:
 694              		.file 2 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_types.h"
 695              		.file 3 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 696              		.file 4 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l432xx.h"
 697              		.file 5 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"
 698              		.file 6 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 699              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h"
 700              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 701              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 702              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_can.h"
 703              		.file 11 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c.h"
 704              		.file 12 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart.h"
ARM GAS  /tmp/ccjL764W.s 			page 19


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32l4xx_hal_msp.c
     /tmp/ccjL764W.s:20     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccjL764W.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccjL764W.s:88     .text.HAL_MspInit:000000000000004c $d
     /tmp/ccjL764W.s:93     .text.HAL_CAN_MspInit:0000000000000000 $t
     /tmp/ccjL764W.s:99     .text.HAL_CAN_MspInit:0000000000000000 HAL_CAN_MspInit
     /tmp/ccjL764W.s:200    .text.HAL_CAN_MspInit:0000000000000090 $d
     /tmp/ccjL764W.s:206    .text.HAL_CAN_MspDeInit:0000000000000000 $t
     /tmp/ccjL764W.s:212    .text.HAL_CAN_MspDeInit:0000000000000000 HAL_CAN_MspDeInit
     /tmp/ccjL764W.s:264    .text.HAL_CAN_MspDeInit:0000000000000038 $d
     /tmp/ccjL764W.s:270    .text.HAL_I2C_MspInit:0000000000000000 $t
     /tmp/ccjL764W.s:276    .text.HAL_I2C_MspInit:0000000000000000 HAL_I2C_MspInit
     /tmp/ccjL764W.s:392    .text.HAL_I2C_MspInit:00000000000000a4 $d
     /tmp/ccjL764W.s:399    .text.HAL_I2C_MspDeInit:0000000000000000 $t
     /tmp/ccjL764W.s:405    .text.HAL_I2C_MspDeInit:0000000000000000 HAL_I2C_MspDeInit
     /tmp/ccjL764W.s:458    .text.HAL_I2C_MspDeInit:0000000000000038 $d
     /tmp/ccjL764W.s:465    .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/ccjL764W.s:471    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/ccjL764W.s:620    .text.HAL_UART_MspInit:00000000000000e0 $d
     /tmp/ccjL764W.s:627    .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/ccjL764W.s:633    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/ccjL764W.s:686    .text.HAL_UART_MspDeInit:000000000000003c $d
                           .group:0000000000000000 wm4.0.7c07f3f6b993d5df097fdb8d3ce9a6de
                           .group:0000000000000000 wm4.stm32l4xx_hal_conf.h.25.67df7bfb263225dfcb11ad6d535659e5
                           .group:0000000000000000 wm4.stm32l4xx.h.38.13610480d662c5d808817940a37afcf4
                           .group:0000000000000000 wm4.stm32l432xx.h.34.64bfd283c23d6d1aa5faea715519c36d
                           .group:0000000000000000 wm4._newlib_version.h.4.bfdf54b0af045d4a71376ae00f63a22c
                           .group:0000000000000000 wm4.features.h.33.318b64d71e0957639cfb30f1db1f7ec8
                           .group:0000000000000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:0000000000000000 wm4._intsup.h.10.48bafbb683905c4daa4565a85aeeb264
                           .group:0000000000000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:0000000000000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:0000000000000000 wm4.cmsis_version.h.32.46e8eccfa2cfeaae11d008bb2823a3ed
                           .group:0000000000000000 wm4.core_cm4.h.66.e4ff136c4a17abc46741866f64f8e729
                           .group:0000000000000000 wm4.cmsis_gcc.h.26.78077cef1206e937f7b56043ffca496a
                           .group:0000000000000000 wm4.core_cm4.h.174.fcddd62df80231752fa39eb9b61dadfe
                           .group:0000000000000000 wm4.mpu_armv7.h.32.4049752bb5792d4e15357775e9506cfc
                           .group:0000000000000000 wm4.stm32l432xx.h.380.93d43fb335c0ebed2f7b80a16f382831
                           .group:0000000000000000 wm4.stm32l4xx.h.196.f5ae8047c57b6175c94f246ef967a286
                           .group:0000000000000000 wm4.stm32_hal_legacy.h.22.60f4b739ef84b68a7e7ed16e5103575e
                           .group:0000000000000000 wm4.stddef.h.39.144cf5ddcd53cbfdac30259dc1a6c87f
                           .group:0000000000000000 wm4.stm32l4xx_hal_def.h.57.b521302d6c089e94008be04ada42518c
                           .group:0000000000000000 wm4.stm32l4xx_hal_rcc.h.156.c2cf90ca16490b11bfea6d5b9c02447d
                           .group:0000000000000000 wm4.stm32l4xx_hal_rcc_ex.h.20.9d2cd8406af411ccecbbc69175fe86df
                           .group:0000000000000000 wm4.stm32l4xx_hal_gpio.h.21.2d2b1fd6aa6afa7b6dcc89cf752a9a25
                           .group:0000000000000000 wm4.stm32l4xx_hal_gpio_ex.h.21.bbbc787a7485a4871211b5fa6c8b588b
                           .group:0000000000000000 wm4.stm32l4xx_hal_dma.h.21.85535a9033ff7e527296f1cd4943a831
                           .group:0000000000000000 wm4.stm32l4xx_hal_cortex.h.21.94fe10dd50baf2cef42a470b44b9074a
                           .group:0000000000000000 wm4.stm32l4xx_hal_can.h.21.b5d46d7f01b4bc61c276be2c4b59db6b
                           .group:0000000000000000 wm4.stm32l4xx_hal_exti.h.21.d3645023ea960a07b41f6c9b90a2ecc4
                           .group:0000000000000000 wm4.stm32l4xx_hal_flash.h.20.3f4ef626abeefd93430968dc6defca64
                           .group:0000000000000000 wm4.stm32l4xx_hal_flash.h.848.b5e1a92ab03fcd2ac5572c217f864bbd
                           .group:0000000000000000 wm4.stm32l4xx_hal_i2c.h.21.1c548a113da5711525bbba5ee1988cbd
                           .group:0000000000000000 wm4.stm32l4xx_hal_i2c_ex.h.21.a624122f67715a687a1d5f17f7841251
                           .group:0000000000000000 wm4.stm32l4xx_hal_i2c.h.738.08f9916803fd1d9db10b6451187300a7
                           .group:0000000000000000 wm4.stm32l4xx_hal_pwr.h.21.7ddab2caa97243c36e496eca17b27618
ARM GAS  /tmp/ccjL764W.s 			page 20


                           .group:0000000000000000 wm4.stm32l4xx_hal_pwr_ex.h.21.5c96c6ce2d8c449959a988a298b6fd6b
                           .group:0000000000000000 wm4.stm32l4xx_hal_tim.h.21.514f1bd267cd24adfb57081a913ef29f
                           .group:0000000000000000 wm4.stm32l4xx_hal_tim_ex.h.21.fc4cf6652f188acb945f023f83d5be40
                           .group:0000000000000000 wm4.stm32l4xx_hal_uart.h.21.fc846d838d179e557421cc5a6a90c71c
                           .group:0000000000000000 wm4.stm32l4xx_hal_uart_ex.h.21.a0d4c7c414dffdc178f0a3a708ac77ea
                           .group:0000000000000000 wm4.stm32l4xx_hal.h.75.771e267559f2fdcd4148207229da2f39
                           .group:0000000000000000 wm4.main.h.60.84418a90fcd58ba06baa4da515eb273a

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_GPIO_Init
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
memset
HAL_RCCEx_PeriphCLKConfig
Error_Handler
