module top_module(
    input [31:0] a,
    input [31:0] b,
    input sub,
    output [31:0] sum
);
    wire [31:0] b_sub;
    wire carry;
    assign b_sub = b^{32{sub}};
    add16 ins1(.a(a[15:0]) , .b(b_sub[15:0]) , .cin(sub), .cout(carry), .sum(sum[15:0] ));
    add16 ins2(.a(a[31:16]), .b(b_sub[31:16]), .cin(carry), .sum(sum[31:16]));

endmodule
