
Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.3.1611 (Core) ' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.


Warning-[UNKWN_OPTVSIM] Unknown option passed
  Ignoring unknown option '-rdynamic' passed to 'vcs' and continuing 
  compilation.

Command: vcs +acc -lca +vpi -debug_access+all -rdynamic -LDFLAGS-wl,--rpth,/home/yy/EDA/disk2/verdi2016_06/share/PLI/VCS/LINUX \
+incdir+/home/yy/EDA/uvm-1.2/src /home/yy/EDA/uvm-1.2/src/uvm.sv /home/yy/EDA/uvm-1.2/src/dpi/uvm_dpi.cc \
-CFLAGS -DVCS -sverilog -debug_all +incdir+env+env env/package.sv hdl/top.sv hdl/dut.sv \
hdl/dut_if.sv -l comp.log -o simv
                         Chronologic VCS (TM)
            Version L-2016.06 -- Wed Nov  1 13:32:14 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[DBG_FLAG_DEP] Debug Option is being Deprecated
  The '+acc' debug-related option is being deprecated and will no longer be 
  supported in a future release.
  Please recompile using the '-debug_access<+options>' switch and incremental 
  options as required.  Recommended options are '-debug_access' for 
  post-process debug, '-debug_access+classdbg' for testbench debug, and 
  '-debug_access+all' for all debug capabilities.  Refer the VCS user guide 
  for more granular options for debug control under the switch '-debug_access'
  and refer to '-debug_region' for region control.


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS/VCS-MX Release Notes

Parsing design file '/home/yy/EDA/uvm-1.2/src/uvm.sv'
Parsing included file '/home/yy/EDA/uvm-1.2/src/uvm_pkg.sv'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/uvm_macros.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/macros/uvm_version_defines.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/uvm_macros.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/macros/uvm_global_defines.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/uvm_macros.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/macros/uvm_message_defines.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/uvm_macros.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/macros/uvm_phase_defines.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/uvm_macros.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/macros/uvm_object_defines.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/uvm_macros.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/macros/uvm_printer_defines.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/uvm_macros.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/macros/uvm_tlm_defines.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/tlm1/uvm_tlm_imps.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/macros/uvm_tlm_defines.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/uvm_macros.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/macros/uvm_sequence_defines.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/uvm_macros.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/macros/uvm_callback_defines.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/uvm_macros.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/macros/uvm_reg_defines.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/uvm_macros.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/macros/uvm_deprecated_defines.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/uvm_macros.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/uvm_pkg.sv'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/dpi/uvm_dpi.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/dpi/uvm_hdl.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/dpi/uvm_dpi.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/dpi/uvm_svcmd_dpi.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/dpi/uvm_dpi.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/dpi/uvm_regex.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/dpi/uvm_dpi.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/uvm_pkg.sv'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/base/uvm_base.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/base/uvm_coreservice.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/base/uvm_base.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/base/uvm_version.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/base/uvm_base.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/base/uvm_object_globals.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/base/uvm_base.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/base/uvm_misc.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/base/uvm_base.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/base/uvm_object.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/base/uvm_base.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/base/uvm_pool.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/base/uvm_base.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/base/uvm_queue.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/base/uvm_base.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/base/uvm_factory.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/base/uvm_base.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/base/uvm_registry.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/base/uvm_base.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/base/uvm_spell_chkr.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/base/uvm_base.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/base/uvm_resource.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/base/uvm_base.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/base/uvm_resource_specializations.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/base/uvm_base.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/base/uvm_resource_db.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/base/uvm_base.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/base/uvm_config_db.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/base/uvm_base.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/base/uvm_printer.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/base/uvm_base.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/base/uvm_comparer.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/base/uvm_base.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/base/uvm_packer.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/base/uvm_base.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/base/uvm_links.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/base/uvm_base.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/base/uvm_tr_database.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/base/uvm_base.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/base/uvm_tr_stream.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/base/uvm_base.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/base/uvm_recorder.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/base/uvm_base.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/base/uvm_event_callback.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/base/uvm_base.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/base/uvm_event.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/base/uvm_base.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/base/uvm_barrier.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/base/uvm_base.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/base/uvm_callback.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/uvm_macros.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/base/uvm_callback.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/base/uvm_base.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/base/uvm_report_message.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/base/uvm_base.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/base/uvm_report_catcher.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/base/uvm_base.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/base/uvm_report_server.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/base/uvm_base.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/base/uvm_report_handler.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/base/uvm_base.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/base/uvm_report_object.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/base/uvm_base.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/base/uvm_transaction.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/base/uvm_base.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/base/uvm_phase.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/base/uvm_base.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/base/uvm_domain.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/base/uvm_base.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/base/uvm_bottomup_phase.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/base/uvm_base.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/base/uvm_topdown_phase.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/base/uvm_base.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/base/uvm_task_phase.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/base/uvm_base.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/base/uvm_common_phases.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/base/uvm_base.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/base/uvm_runtime_phases.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/base/uvm_base.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/base/uvm_component.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/base/uvm_root.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/base/uvm_component.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/base/uvm_base.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/base/uvm_objection.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/base/uvm_base.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/base/uvm_heartbeat.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/base/uvm_base.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/base/uvm_globals.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/base/uvm_base.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/base/uvm_cmdline_processor.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/base/uvm_base.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/base/uvm_traversal.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/base/uvm_base.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/uvm_pkg.sv'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/dap/uvm_dap.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/dap/uvm_set_get_dap_base.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/dap/uvm_dap.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/dap/uvm_simple_lock_dap.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/dap/uvm_dap.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/dap/uvm_get_to_lock_dap.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/dap/uvm_dap.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/dap/uvm_set_before_get_dap.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/dap/uvm_dap.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/uvm_pkg.sv'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/tlm1/uvm_tlm.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/tlm1/uvm_tlm_ifs.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/tlm1/uvm_tlm.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/tlm1/uvm_sqr_ifs.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/tlm1/uvm_tlm.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/base/uvm_port_base.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/tlm1/uvm_tlm.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/tlm1/uvm_tlm_imps.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/tlm1/uvm_tlm.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/tlm1/uvm_imps.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/tlm1/uvm_tlm.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/tlm1/uvm_ports.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/tlm1/uvm_tlm.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/tlm1/uvm_exports.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/tlm1/uvm_tlm.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/tlm1/uvm_analysis_port.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/tlm1/uvm_tlm.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/tlm1/uvm_tlm_fifo_base.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/tlm1/uvm_tlm.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/tlm1/uvm_tlm_fifos.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/tlm1/uvm_tlm.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/tlm1/uvm_tlm_req_rsp.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/tlm1/uvm_tlm.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/tlm1/uvm_sqr_connections.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/tlm1/uvm_tlm.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/uvm_pkg.sv'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/comps/uvm_comps.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/comps/uvm_pair.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/comps/uvm_comps.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/comps/uvm_policies.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/comps/uvm_comps.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/comps/uvm_in_order_comparator.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/comps/uvm_comps.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/comps/uvm_algorithmic_comparator.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/comps/uvm_comps.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/comps/uvm_random_stimulus.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/comps/uvm_comps.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/comps/uvm_subscriber.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/comps/uvm_comps.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/comps/uvm_monitor.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/comps/uvm_comps.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/comps/uvm_driver.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/comps/uvm_comps.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/comps/uvm_push_driver.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/comps/uvm_comps.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/comps/uvm_scoreboard.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/comps/uvm_comps.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/comps/uvm_agent.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/comps/uvm_comps.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/comps/uvm_env.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/comps/uvm_comps.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/comps/uvm_test.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/comps/uvm_comps.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/uvm_pkg.sv'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/seq/uvm_seq.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/seq/uvm_sequence_item.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/seq/uvm_seq.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/seq/uvm_sequencer_base.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/seq/uvm_seq.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/seq/uvm_sequencer_analysis_fifo.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/seq/uvm_seq.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/seq/uvm_sequencer_param_base.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/seq/uvm_seq.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/seq/uvm_sequencer.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/seq/uvm_seq.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/seq/uvm_push_sequencer.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/seq/uvm_seq.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/seq/uvm_sequence_base.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/seq/uvm_seq.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/seq/uvm_sequence.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/seq/uvm_seq.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/seq/uvm_sequence_library.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/seq/uvm_seq.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/seq/uvm_sequence_builtin.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/seq/uvm_seq.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/uvm_pkg.sv'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/tlm2/uvm_tlm2.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/tlm2/uvm_tlm2_defines.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/tlm2/uvm_tlm2.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/tlm2/uvm_tlm2_time.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/tlm2/uvm_tlm2.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/tlm2/uvm_tlm2_generic_payload.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/tlm2/uvm_tlm2.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/tlm2/uvm_tlm2_ifs.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/tlm2/uvm_tlm2.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/tlm2/uvm_tlm2_imps.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/tlm2/uvm_tlm2.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/tlm2/uvm_tlm2_ports.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/tlm2/uvm_tlm2.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/tlm2/uvm_tlm2_exports.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/tlm2/uvm_tlm2.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/tlm2/uvm_tlm2_sockets_base.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/tlm2/uvm_tlm2.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/tlm2/uvm_tlm2_sockets.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/tlm2/uvm_tlm2.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/uvm_pkg.sv'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/reg/uvm_reg_model.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/reg/uvm_reg_item.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/reg/uvm_reg_model.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/reg/uvm_reg_adapter.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/reg/uvm_reg_model.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/reg/uvm_reg_predictor.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/reg/uvm_reg_model.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/reg/uvm_reg_sequence.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/reg/uvm_reg_model.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/reg/uvm_reg_cbs.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/reg/uvm_reg_model.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/reg/uvm_reg_backdoor.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/reg/uvm_reg_model.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/reg/uvm_reg_field.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/reg/uvm_reg_model.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/reg/uvm_vreg_field.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/reg/uvm_reg_model.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/reg/uvm_reg.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/reg/uvm_reg_model.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/reg/uvm_reg_indirect.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/reg/uvm_reg_model.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/reg/uvm_reg_fifo.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/reg/uvm_reg_model.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/reg/uvm_reg_file.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/reg/uvm_reg_model.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/reg/uvm_mem_mam.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/reg/uvm_reg_model.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/reg/uvm_vreg.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/reg/uvm_reg_model.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/reg/uvm_mem.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/reg/uvm_reg_model.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/reg/uvm_reg_map.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/reg/uvm_reg_model.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/reg/uvm_reg_block.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/reg/uvm_reg_model.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/reg/sequences/uvm_reg_hw_reset_seq.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/reg/uvm_reg_model.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/reg/uvm_reg_model.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/reg/sequences/uvm_mem_walk_seq.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/reg/uvm_reg_model.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/reg/sequences/uvm_mem_access_seq.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/reg/uvm_reg_model.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/reg/sequences/uvm_reg_access_seq.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/reg/uvm_reg_model.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/reg/sequences/uvm_reg_mem_shared_access_seq.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/reg/uvm_reg_model.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/reg/sequences/uvm_reg_mem_built_in_seq.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/reg/uvm_reg_model.svh'.
Parsing included file '/home/yy/EDA/uvm-1.2/src/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/reg/uvm_reg_model.svh'.
Back to file '/home/yy/EDA/uvm-1.2/src/uvm_pkg.sv'.
Back to file '/home/yy/EDA/uvm-1.2/src/uvm.sv'.
Parsing design file 'env/package.sv'
Parsing included file '/home/yy/EDA/uvm-1.2/src/uvm_macros.svh'.
Back to file 'env/package.sv'.
Parsing included file 'env/environment.sv'.
Back to file 'env/package.sv'.
Parsing included file 'env/test.sv'.
Back to file 'env/package.sv'.
Parsing design file 'hdl/top.sv'
Parsing design file 'hdl/dut.sv'
Parsing design file 'hdl/dut_if.sv'
Top Level Modules:
       top
No TimeScale specified

Warning-[NMIN] No module instance name
hdl/top.sv, 5
  No module instance name is specified.
  Source info: dut ( ._if (dut_if1));

Starting vcs inline pass...
7 unique modules to generate
7 modules and 0 UDP read. 
recompiling package _vcs_DPI_package
recompiling package vcs_paramclassrepository
recompiling package std
recompiling package uvm_pkg
recompiling package my_pkg
recompiling module top
recompiling module dut_if
All of 7 modules done
make[1]: Entering directory `/home/yy/Desktop/My_prog/UVM/hello_world/csrc'
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
g++ -w  -pipe -m32 -DVCS -O -I/home/yy/EDA/VCS2016/include    -c /home/yy/EDA/uvm-1.2/src/dpi/uvm_dpi.cc \

if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ \
-Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -LDFLAGS-wl,--rpth,/home/yy/EDA/disk2/verdi2016_06/share/PLI/VCS/LINUX \
-rdynamic  uvm_dpi.o   amcQwB.o objs/amcQw_d.o   _34593_archive_1.so  SIM_l.o    \
rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /home/yy/EDA/VCS2016/linux/lib/libzerosoft_rt_stubs.so \
/home/yy/EDA/VCS2016/linux/lib/libvirsim.so /home/yy/EDA/VCS2016/linux/lib/liberrorinf.so \
/home/yy/EDA/VCS2016/linux/lib/libsnpsmalloc.so    /home/yy/EDA/VCS2016/linux/lib/libvcsnew.so \
/home/yy/EDA/VCS2016/linux/lib/libsimprofile.so /home/yy/EDA/VCS2016/linux/lib/libuclinative.so \
-Wl,-whole-archive /home/yy/EDA/VCS2016/linux/lib/libvcsucli.so -Wl,-no-whole-archive \
./../simv.daidir/vc_hdrs.o  _vcs_pli_stub_.o   /home/yy/EDA/VCS2016/linux/lib/vcs_save_restore_new.o \
/home/yy/EDA/disk2/verdi2016_06/share/PLI/VCS/LINUX/pli.a /home/yy/EDA/VCS2016/linux/lib/ctype-stubs_32.a \
-ldl  -lc -lm -lpthread -ldl 
../simv up to date
make[1]: Leaving directory `/home/yy/Desktop/My_prog/UVM/hello_world/csrc'
CPU time: 6.169 seconds to compile + .260 seconds to elab + .440 seconds to link
