{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 23 14:47:16 2024 " "Info: Processing started: Thu May 23 14:47:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off cpu0 -c cpu0 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cpu0 -c cpu0 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 14 " "Info: Parallel compilation is enabled and will use 4 of the 14 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_FOUND_COMB_LATCHES" "" "Warning: Timing Analysis found one or more latches implemented as combinational loops" { { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst8\|sst\[0\] " "Warning: Node \"controller:inst8\|sst\[0\]\" is a latch" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst8\|sst\[1\] " "Warning: Node \"controller:inst8\|sst\[1\]\" is a latch" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst8\|rec\[1\] " "Warning: Node \"controller:inst8\|rec\[1\]\" is a latch" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst8\|rec\[0\] " "Warning: Node \"controller:inst8\|rec\[0\]\" is a latch" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst8\|alu_func\[2\] " "Warning: Node \"controller:inst8\|alu_func\[2\]\" is a latch" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst8\|alu_func\[1\] " "Warning: Node \"controller:inst8\|alu_func\[1\]\" is a latch" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst8\|alu_in_sel\[1\] " "Warning: Node \"controller:inst8\|alu_in_sel\[1\]\" is a latch" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst8\|alu_in_sel\[2\] " "Warning: Node \"controller:inst8\|alu_in_sel\[2\]\" is a latch" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst8\|alu_func\[0\] " "Warning: Node \"controller:inst8\|alu_func\[0\]\" is a latch" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst8\|alu_in_sel\[0\] " "Warning: Node \"controller:inst8\|alu_in_sel\[0\]\" is a latch" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst8\|wr " "Warning: Node \"controller:inst8\|wr\" is a latch" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst8\|offset\[7\] " "Warning: Node \"controller:inst8\|offset\[7\]\" is a latch" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst8\|offset\[5\] " "Warning: Node \"controller:inst8\|offset\[5\]\" is a latch" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst8\|offset\[3\] " "Warning: Node \"controller:inst8\|offset\[3\]\" is a latch" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst8\|offset\[1\] " "Warning: Node \"controller:inst8\|offset\[1\]\" is a latch" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst8\|sour_reg\[2\] " "Warning: Node \"controller:inst8\|sour_reg\[2\]\" is a latch" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst8\|sour_reg\[3\] " "Warning: Node \"controller:inst8\|sour_reg\[3\]\" is a latch" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst8\|sour_reg\[1\] " "Warning: Node \"controller:inst8\|sour_reg\[1\]\" is a latch" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst8\|sour_reg\[0\] " "Warning: Node \"controller:inst8\|sour_reg\[0\]\" is a latch" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst8\|dest_reg\[3\] " "Warning: Node \"controller:inst8\|dest_reg\[3\]\" is a latch" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst8\|dest_reg\[2\] " "Warning: Node \"controller:inst8\|dest_reg\[2\]\" is a latch" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst8\|dest_reg\[0\] " "Warning: Node \"controller:inst8\|dest_reg\[0\]\" is a latch" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst8\|dest_reg\[1\] " "Warning: Node \"controller:inst8\|dest_reg\[1\]\" is a latch" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst8\|offset\[6\] " "Warning: Node \"controller:inst8\|offset\[6\]\" is a latch" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst8\|offset\[4\] " "Warning: Node \"controller:inst8\|offset\[4\]\" is a latch" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst8\|offset\[2\] " "Warning: Node \"controller:inst8\|offset\[2\]\" is a latch" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst8\|offset\[0\] " "Warning: Node \"controller:inst8\|offset\[0\]\" is a latch" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst8\|sci\[1\] " "Warning: Node \"controller:inst8\|sci\[1\]\" is a latch" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst8\|sci\[0\] " "Warning: Node \"controller:inst8\|sci\[0\]\" is a latch" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis found one or more latches implemented as combinational loops" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "10 " "Warning: Found combinational loop of 10 nodes" { { "Warning" "WTAN_SCC_NODE" "controller:inst8\|Mux9~4 " "Warning: Node \"controller:inst8\|Mux9~4\"" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "controller:inst8\|Mux2~8 " "Warning: Node \"controller:inst8\|Mux2~8\"" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "controller:inst8\|Mux2~9 " "Warning: Node \"controller:inst8\|Mux2~9\"" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "controller:inst8\|Mux2~5 " "Warning: Node \"controller:inst8\|Mux2~5\"" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "controller:inst8\|Mux2~6 " "Warning: Node \"controller:inst8\|Mux2~6\"" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "controller:inst8\|Mux2~4 " "Warning: Node \"controller:inst8\|Mux2~4\"" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "controller:inst8\|Mux2~3 " "Warning: Node \"controller:inst8\|Mux2~3\"" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "controller:inst8\|Mux2~0 " "Warning: Node \"controller:inst8\|Mux2~0\"" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "controller:inst8\|Mux9~3 " "Warning: Node \"controller:inst8\|Mux9~3\"" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "controller:inst8\|Mux9~5 " "Warning: Node \"controller:inst8\|Mux9~5\"" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 30 -1 0 } } { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 67 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "controller:inst8\|wr " "Warning: Node \"controller:inst8\|wr\"" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 12 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "7 " "Warning: Found combinational loop of 7 nodes" { { "Warning" "WTAN_SCC_NODE" "controller:inst8\|Mux8~7 " "Warning: Node \"controller:inst8\|Mux8~7\"" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "controller:inst8\|Mux8~5 " "Warning: Node \"controller:inst8\|Mux8~5\"" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "controller:inst8\|Mux8~4 " "Warning: Node \"controller:inst8\|Mux8~4\"" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "controller:inst8\|Mux4~2 " "Warning: Node \"controller:inst8\|Mux4~2\"" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 285 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "controller:inst8\|Mux4~4 " "Warning: Node \"controller:inst8\|Mux4~4\"" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 285 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "controller:inst8\|Mux4~5 " "Warning: Node \"controller:inst8\|Mux4~5\"" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 285 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "controller:inst8\|Mux8~1 " "Warning: Node \"controller:inst8\|Mux8~1\"" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 30 -1 0 } } { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 285 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "controller:inst8\|rec\[1\] " "Warning: Node \"controller:inst8\|rec\[1\]\"" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "controller:inst8\|rec\[0\] " "Warning: Node \"controller:inst8\|rec\[0\]\"" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "controller:inst8\|alu_func\[1\] " "Warning: Node \"controller:inst8\|alu_func\[1\]\"" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "controller:inst8\|alu_func\[2\] " "Warning: Node \"controller:inst8\|alu_func\[2\]\"" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "controller:inst8\|alu_func\[0\] " "Warning: Node \"controller:inst8\|alu_func\[0\]\"" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "controller:inst8\|sci\[1\] " "Warning: Node \"controller:inst8\|sci\[1\]\"" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "controller:inst8\|sci\[0\] " "Warning: Node \"controller:inst8\|sci\[0\]\"" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "controller:inst8\|offset\[2\] " "Warning: Node \"controller:inst8\|offset\[2\]\"" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "controller:inst8\|offset\[1\] " "Warning: Node \"controller:inst8\|offset\[1\]\"" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "controller:inst8\|offset\[0\] " "Warning: Node \"controller:inst8\|offset\[0\]\"" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "controller:inst8\|offset\[6\] " "Warning: Node \"controller:inst8\|offset\[6\]\"" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "controller:inst8\|offset\[5\] " "Warning: Node \"controller:inst8\|offset\[5\]\"" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "controller:inst8\|offset\[4\] " "Warning: Node \"controller:inst8\|offset\[4\]\"" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "controller:inst8\|offset\[3\] " "Warning: Node \"controller:inst8\|offset\[3\]\"" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "controller:inst8\|dest_reg\[0\] " "Warning: Node \"controller:inst8\|dest_reg\[0\]\"" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "controller:inst8\|dest_reg\[1\] " "Warning: Node \"controller:inst8\|dest_reg\[1\]\"" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "controller:inst8\|dest_reg\[2\] " "Warning: Node \"controller:inst8\|dest_reg\[2\]\"" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "controller:inst8\|dest_reg\[3\] " "Warning: Node \"controller:inst8\|dest_reg\[3\]\"" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "controller:inst8\|alu_in_sel\[0\] " "Warning: Node \"controller:inst8\|alu_in_sel\[0\]\"" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "controller:inst8\|offset\[7\] " "Warning: Node \"controller:inst8\|offset\[7\]\"" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "controller:inst8\|alu_in_sel\[1\] " "Warning: Node \"controller:inst8\|alu_in_sel\[1\]\"" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "controller:inst8\|alu_in_sel\[2\] " "Warning: Node \"controller:inst8\|alu_in_sel\[2\]\"" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "controller:inst8\|sour_reg\[1\] " "Warning: Node \"controller:inst8\|sour_reg\[1\]\"" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "controller:inst8\|sour_reg\[0\] " "Warning: Node \"controller:inst8\|sour_reg\[0\]\"" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "controller:inst8\|sour_reg\[2\] " "Warning: Node \"controller:inst8\|sour_reg\[2\]\"" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "controller:inst8\|sour_reg\[3\] " "Warning: Node \"controller:inst8\|sour_reg\[3\]\"" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "controller:inst8\|sst\[0\] " "Warning: Node \"controller:inst8\|sst\[0\]\"" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "controller:inst8\|sst\[1\] " "Warning: Node \"controller:inst8\|sst\[1\]\"" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "cpu0.bdf" "" { Schematic "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/cpu0.bdf" { { -304 -760 -744 -136 "clk" "" } } } } { "d:/q/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/q/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register ir:inst7\|q\[14\] register flag_reg:inst2\|flag_z 32.79 MHz 30.498 ns Internal " "Info: Clock \"clk\" has Internal fmax of 32.79 MHz between source register \"ir:inst7\|q\[14\]\" and destination register \"flag_reg:inst2\|flag_z\" (period= 30.498 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "30.176 ns + Longest register register " "Info: + Longest register to register delay is 30.176 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ir:inst7\|q\[14\] 1 REG LC_X25_Y16_N1 30 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X25_Y16_N1; Fanout = 30; REG Node = 'ir:inst7\|q\[14\]'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir:inst7|q[14] } "NODE_NAME" } } { "ir.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/ir.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.201 ns) + CELL(0.442 ns) 1.643 ns controller:inst8\|Mux4~0 2 COMB LC_X26_Y16_N3 6 " "Info: 2: + IC(1.201 ns) + CELL(0.442 ns) = 1.643 ns; Loc. = LC_X26_Y16_N3; Fanout = 6; COMB Node = 'controller:inst8\|Mux4~0'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "1.643 ns" { ir:inst7|q[14] controller:inst8|Mux4~0 } "NODE_NAME" } } { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.772 ns) + CELL(0.590 ns) 3.005 ns controller:inst8\|Mux82~2 3 COMB LC_X25_Y16_N4 1 " "Info: 3: + IC(0.772 ns) + CELL(0.590 ns) = 3.005 ns; Loc. = LC_X25_Y16_N4; Fanout = 1; COMB Node = 'controller:inst8\|Mux82~2'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "1.362 ns" { controller:inst8|Mux4~0 controller:inst8|Mux82~2 } "NODE_NAME" } } { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.114 ns) 3.459 ns controller:inst8\|Mux83~4 4 COMB LC_X25_Y16_N5 3 " "Info: 4: + IC(0.340 ns) + CELL(0.114 ns) = 3.459 ns; Loc. = LC_X25_Y16_N5; Fanout = 3; COMB Node = 'controller:inst8\|Mux83~4'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "0.454 ns" { controller:inst8|Mux82~2 controller:inst8|Mux83~4 } "NODE_NAME" } } { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 3.755 ns controller:inst8\|Mux83~7 5 COMB LC_X25_Y16_N6 42 " "Info: 5: + IC(0.182 ns) + CELL(0.114 ns) = 3.755 ns; Loc. = LC_X25_Y16_N6; Fanout = 42; COMB Node = 'controller:inst8\|Mux83~7'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "0.296 ns" { controller:inst8|Mux83~4 controller:inst8|Mux83~7 } "NODE_NAME" } } { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.642 ns) 10.397 ns controller:inst8\|dest_reg\[2\] 6 COMB LOOP LC_X27_Y16_N5 77 " "Info: 6: + IC(0.000 ns) + CELL(6.642 ns) = 10.397 ns; Loc. = LC_X27_Y16_N5; Fanout = 77; COMB LOOP Node = 'controller:inst8\|dest_reg\[2\]'" { { "Info" "ITDB_PART_OF_SCC" "controller:inst8\|dest_reg\[2\] LC_X27_Y16_N5 " "Info: Loc. = LC_X27_Y16_N5; Node \"controller:inst8\|dest_reg\[2\]\"" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:inst8|dest_reg[2] } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:inst8|dest_reg[2] } "NODE_NAME" } } { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } } { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "6.642 ns" { controller:inst8|Mux83~7 controller:inst8|dest_reg[2] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.816 ns) + CELL(0.442 ns) 12.655 ns bus_mux:inst28\|Mux18~2 7 COMB LC_X24_Y19_N9 1 " "Info: 7: + IC(1.816 ns) + CELL(0.442 ns) = 12.655 ns; Loc. = LC_X24_Y19_N9; Fanout = 1; COMB Node = 'bus_mux:inst28\|Mux18~2'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "2.258 ns" { controller:inst8|dest_reg[2] bus_mux:inst28|Mux18~2 } "NODE_NAME" } } { "bus_mux.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/bus_mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.114 ns) 13.505 ns bus_mux:inst28\|Mux18~3 8 COMB LC_X23_Y19_N2 1 " "Info: 8: + IC(0.736 ns) + CELL(0.114 ns) = 13.505 ns; Loc. = LC_X23_Y19_N2; Fanout = 1; COMB Node = 'bus_mux:inst28\|Mux18~3'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "0.850 ns" { bus_mux:inst28|Mux18~2 bus_mux:inst28|Mux18~3 } "NODE_NAME" } } { "bus_mux.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/bus_mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.619 ns) + CELL(0.114 ns) 15.238 ns bus_mux:inst28\|Mux18~6 9 COMB LC_X28_Y16_N3 1 " "Info: 9: + IC(1.619 ns) + CELL(0.114 ns) = 15.238 ns; Loc. = LC_X28_Y16_N3; Fanout = 1; COMB Node = 'bus_mux:inst28\|Mux18~6'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "1.733 ns" { bus_mux:inst28|Mux18~3 bus_mux:inst28|Mux18~6 } "NODE_NAME" } } { "bus_mux.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/bus_mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.892 ns) + CELL(0.114 ns) 17.244 ns bus_mux:inst28\|Mux18~9 10 COMB LC_X28_Y18_N7 1 " "Info: 10: + IC(1.892 ns) + CELL(0.114 ns) = 17.244 ns; Loc. = LC_X28_Y18_N7; Fanout = 1; COMB Node = 'bus_mux:inst28\|Mux18~9'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "2.006 ns" { bus_mux:inst28|Mux18~6 bus_mux:inst28|Mux18~9 } "NODE_NAME" } } { "bus_mux.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/bus_mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 17.540 ns bus_mux:inst28\|Mux18~10 11 COMB LC_X28_Y18_N8 1 " "Info: 11: + IC(0.182 ns) + CELL(0.114 ns) = 17.540 ns; Loc. = LC_X28_Y18_N8; Fanout = 1; COMB Node = 'bus_mux:inst28\|Mux18~10'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "0.296 ns" { bus_mux:inst28|Mux18~9 bus_mux:inst28|Mux18~10 } "NODE_NAME" } } { "bus_mux.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/bus_mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.595 ns) + CELL(0.114 ns) 19.249 ns bus_mux:inst28\|Mux18~11 12 COMB LC_X24_Y14_N7 13 " "Info: 12: + IC(1.595 ns) + CELL(0.114 ns) = 19.249 ns; Loc. = LC_X24_Y14_N7; Fanout = 13; COMB Node = 'bus_mux:inst28\|Mux18~11'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "1.709 ns" { bus_mux:inst28|Mux18~10 bus_mux:inst28|Mux18~11 } "NODE_NAME" } } { "bus_mux.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/bus_mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.314 ns) + CELL(0.575 ns) 21.138 ns alu:inst\|Add0~59COUT1_139 13 COMB LC_X24_Y12_N6 2 " "Info: 13: + IC(1.314 ns) + CELL(0.575 ns) = 21.138 ns; Loc. = LC_X24_Y12_N6; Fanout = 2; COMB Node = 'alu:inst\|Add0~59COUT1_139'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "1.889 ns" { bus_mux:inst28|Mux18~11 alu:inst|Add0~59COUT1_139 } "NODE_NAME" } } { "d:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 21.746 ns alu:inst\|Add0~56 14 COMB LC_X24_Y12_N7 1 " "Info: 14: + IC(0.000 ns) + CELL(0.608 ns) = 21.746 ns; Loc. = LC_X24_Y12_N7; Fanout = 1; COMB Node = 'alu:inst\|Add0~56'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "0.608 ns" { alu:inst|Add0~59COUT1_139 alu:inst|Add0~56 } "NODE_NAME" } } { "d:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.292 ns) 22.474 ns alu:inst\|Mux1~0 15 COMB LC_X24_Y12_N9 1 " "Info: 15: + IC(0.436 ns) + CELL(0.292 ns) = 22.474 ns; Loc. = LC_X24_Y12_N9; Fanout = 1; COMB Node = 'alu:inst\|Mux1~0'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "0.728 ns" { alu:inst|Add0~56 alu:inst|Mux1~0 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/alu.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.266 ns) + CELL(0.114 ns) 23.854 ns alu:inst\|Mux1~1 16 COMB LC_X25_Y14_N1 2 " "Info: 16: + IC(1.266 ns) + CELL(0.114 ns) = 23.854 ns; Loc. = LC_X25_Y14_N1; Fanout = 2; COMB Node = 'alu:inst\|Mux1~1'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "1.380 ns" { alu:inst|Mux1~0 alu:inst|Mux1~1 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/alu.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.114 ns) 24.404 ns ar:inst9\|q\[14\]~COMBOUT 17 COMB LC_X25_Y14_N5 20 " "Info: 17: + IC(0.436 ns) + CELL(0.114 ns) = 24.404 ns; Loc. = LC_X25_Y14_N5; Fanout = 20; COMB Node = 'ar:inst9\|q\[14\]~COMBOUT'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "0.550 ns" { alu:inst|Mux1~1 ar:inst9|q[14]~COMBOUT } "NODE_NAME" } } { "ar.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/ar.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.168 ns) + CELL(0.590 ns) 29.162 ns alu:inst\|Equal0~0 18 COMB LC_X27_Y17_N5 1 " "Info: 18: + IC(4.168 ns) + CELL(0.590 ns) = 29.162 ns; Loc. = LC_X27_Y17_N5; Fanout = 1; COMB Node = 'alu:inst\|Equal0~0'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "4.758 ns" { ar:inst9|q[14]~COMBOUT alu:inst|Equal0~0 } "NODE_NAME" } } { "d:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.407 ns) + CELL(0.607 ns) 30.176 ns flag_reg:inst2\|flag_z 19 REG LC_X27_Y17_N6 2 " "Info: 19: + IC(0.407 ns) + CELL(0.607 ns) = 30.176 ns; Loc. = LC_X27_Y17_N6; Fanout = 2; REG Node = 'flag_reg:inst2\|flag_z'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "1.014 ns" { alu:inst|Equal0~0 flag_reg:inst2|flag_z } "NODE_NAME" } } { "flag_reg.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/flag_reg.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.814 ns ( 39.15 % ) " "Info: Total cell delay = 11.814 ns ( 39.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "18.362 ns ( 60.85 % ) " "Info: Total interconnect delay = 18.362 ns ( 60.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "30.176 ns" { ir:inst7|q[14] controller:inst8|Mux4~0 controller:inst8|Mux82~2 controller:inst8|Mux83~4 controller:inst8|Mux83~7 controller:inst8|dest_reg[2] bus_mux:inst28|Mux18~2 bus_mux:inst28|Mux18~3 bus_mux:inst28|Mux18~6 bus_mux:inst28|Mux18~9 bus_mux:inst28|Mux18~10 bus_mux:inst28|Mux18~11 alu:inst|Add0~59COUT1_139 alu:inst|Add0~56 alu:inst|Mux1~0 alu:inst|Mux1~1 ar:inst9|q[14]~COMBOUT alu:inst|Equal0~0 flag_reg:inst2|flag_z } "NODE_NAME" } } { "d:/q/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/q/quartus/bin64/Technology_Viewer.qrui" "30.176 ns" { ir:inst7|q[14] {} controller:inst8|Mux4~0 {} controller:inst8|Mux82~2 {} controller:inst8|Mux83~4 {} controller:inst8|Mux83~7 {} controller:inst8|dest_reg[2] {} bus_mux:inst28|Mux18~2 {} bus_mux:inst28|Mux18~3 {} bus_mux:inst28|Mux18~6 {} bus_mux:inst28|Mux18~9 {} bus_mux:inst28|Mux18~10 {} bus_mux:inst28|Mux18~11 {} alu:inst|Add0~59COUT1_139 {} alu:inst|Add0~56 {} alu:inst|Mux1~0 {} alu:inst|Mux1~1 {} ar:inst9|q[14]~COMBOUT {} alu:inst|Equal0~0 {} flag_reg:inst2|flag_z {} } { 0.000ns 1.201ns 0.772ns 0.340ns 0.182ns 0.000ns 1.816ns 0.736ns 1.619ns 1.892ns 0.182ns 1.595ns 1.314ns 0.000ns 0.436ns 1.266ns 0.436ns 4.168ns 0.407ns } { 0.000ns 0.442ns 0.590ns 0.114ns 0.114ns 6.642ns 0.442ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.575ns 0.608ns 0.292ns 0.114ns 0.114ns 0.590ns 0.607ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.061 ns - Smallest " "Info: - Smallest clock skew is -0.061 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.187 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.187 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_29 328 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 328; CLK Node = 'clk'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu0.bdf" "" { Schematic "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/cpu0.bdf" { { -304 -760 -744 -136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.711 ns) 3.187 ns flag_reg:inst2\|flag_z 2 REG LC_X27_Y17_N6 2 " "Info: 2: + IC(1.007 ns) + CELL(0.711 ns) = 3.187 ns; Loc. = LC_X27_Y17_N6; Fanout = 2; REG Node = 'flag_reg:inst2\|flag_z'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "1.718 ns" { clk flag_reg:inst2|flag_z } "NODE_NAME" } } { "flag_reg.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/flag_reg.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.40 % ) " "Info: Total cell delay = 2.180 ns ( 68.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 31.60 % ) " "Info: Total interconnect delay = 1.007 ns ( 31.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "3.187 ns" { clk flag_reg:inst2|flag_z } "NODE_NAME" } } { "d:/q/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/q/quartus/bin64/Technology_Viewer.qrui" "3.187 ns" { clk {} clk~out0 {} flag_reg:inst2|flag_z {} } { 0.000ns 0.000ns 1.007ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.248 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.248 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_29 328 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 328; CLK Node = 'clk'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu0.bdf" "" { Schematic "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/cpu0.bdf" { { -304 -760 -744 -136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.068 ns) + CELL(0.711 ns) 3.248 ns ir:inst7\|q\[14\] 2 REG LC_X25_Y16_N1 30 " "Info: 2: + IC(1.068 ns) + CELL(0.711 ns) = 3.248 ns; Loc. = LC_X25_Y16_N1; Fanout = 30; REG Node = 'ir:inst7\|q\[14\]'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "1.779 ns" { clk ir:inst7|q[14] } "NODE_NAME" } } { "ir.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/ir.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 67.12 % ) " "Info: Total cell delay = 2.180 ns ( 67.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.068 ns ( 32.88 % ) " "Info: Total interconnect delay = 1.068 ns ( 32.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "3.248 ns" { clk ir:inst7|q[14] } "NODE_NAME" } } { "d:/q/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/q/quartus/bin64/Technology_Viewer.qrui" "3.248 ns" { clk {} clk~out0 {} ir:inst7|q[14] {} } { 0.000ns 0.000ns 1.068ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "3.187 ns" { clk flag_reg:inst2|flag_z } "NODE_NAME" } } { "d:/q/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/q/quartus/bin64/Technology_Viewer.qrui" "3.187 ns" { clk {} clk~out0 {} flag_reg:inst2|flag_z {} } { 0.000ns 0.000ns 1.007ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "3.248 ns" { clk ir:inst7|q[14] } "NODE_NAME" } } { "d:/q/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/q/quartus/bin64/Technology_Viewer.qrui" "3.248 ns" { clk {} clk~out0 {} ir:inst7|q[14] {} } { 0.000ns 0.000ns 1.068ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "ir.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/ir.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "flag_reg.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/flag_reg.vhd" 7 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "30.176 ns" { ir:inst7|q[14] controller:inst8|Mux4~0 controller:inst8|Mux82~2 controller:inst8|Mux83~4 controller:inst8|Mux83~7 controller:inst8|dest_reg[2] bus_mux:inst28|Mux18~2 bus_mux:inst28|Mux18~3 bus_mux:inst28|Mux18~6 bus_mux:inst28|Mux18~9 bus_mux:inst28|Mux18~10 bus_mux:inst28|Mux18~11 alu:inst|Add0~59COUT1_139 alu:inst|Add0~56 alu:inst|Mux1~0 alu:inst|Mux1~1 ar:inst9|q[14]~COMBOUT alu:inst|Equal0~0 flag_reg:inst2|flag_z } "NODE_NAME" } } { "d:/q/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/q/quartus/bin64/Technology_Viewer.qrui" "30.176 ns" { ir:inst7|q[14] {} controller:inst8|Mux4~0 {} controller:inst8|Mux82~2 {} controller:inst8|Mux83~4 {} controller:inst8|Mux83~7 {} controller:inst8|dest_reg[2] {} bus_mux:inst28|Mux18~2 {} bus_mux:inst28|Mux18~3 {} bus_mux:inst28|Mux18~6 {} bus_mux:inst28|Mux18~9 {} bus_mux:inst28|Mux18~10 {} bus_mux:inst28|Mux18~11 {} alu:inst|Add0~59COUT1_139 {} alu:inst|Add0~56 {} alu:inst|Mux1~0 {} alu:inst|Mux1~1 {} ar:inst9|q[14]~COMBOUT {} alu:inst|Equal0~0 {} flag_reg:inst2|flag_z {} } { 0.000ns 1.201ns 0.772ns 0.340ns 0.182ns 0.000ns 1.816ns 0.736ns 1.619ns 1.892ns 0.182ns 1.595ns 1.314ns 0.000ns 0.436ns 1.266ns 0.436ns 4.168ns 0.407ns } { 0.000ns 0.442ns 0.590ns 0.114ns 0.114ns 6.642ns 0.442ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.575ns 0.608ns 0.292ns 0.114ns 0.114ns 0.590ns 0.607ns } "" } } { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "3.187 ns" { clk flag_reg:inst2|flag_z } "NODE_NAME" } } { "d:/q/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/q/quartus/bin64/Technology_Viewer.qrui" "3.187 ns" { clk {} clk~out0 {} flag_reg:inst2|flag_z {} } { 0.000ns 0.000ns 1.007ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "3.248 ns" { clk ir:inst7|q[14] } "NODE_NAME" } } { "d:/q/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/q/quartus/bin64/Technology_Viewer.qrui" "3.248 ns" { clk {} clk~out0 {} ir:inst7|q[14] {} } { 0.000ns 0.000ns 1.068ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "flag_reg:inst2\|flag_z data_bus\[12\] clk 21.437 ns register " "Info: tsu for register \"flag_reg:inst2\|flag_z\" (data pin = \"data_bus\[12\]\", clock pin = \"clk\") is 21.437 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "24.587 ns + Longest pin register " "Info: + Longest pin to register delay is 24.587 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data_bus\[12\] 1 PIN PIN_234 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_234; Fanout = 1; PIN Node = 'data_bus\[12\]'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_bus[12] } "NODE_NAME" } } { "cpu0.bdf" "" { Schematic "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/cpu0.bdf" { { -312 672 688 -136 "data_bus\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns data_bus~3 2 COMB IOC_X6_Y27_N1 2 " "Info: 2: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = IOC_X6_Y27_N1; Fanout = 2; COMB Node = 'data_bus~3'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "1.475 ns" { data_bus[12] data_bus~3 } "NODE_NAME" } } { "cpu0.bdf" "" { Schematic "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/cpu0.bdf" { { -312 672 688 -136 "data_bus\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.781 ns) + CELL(0.590 ns) 11.846 ns bus_mux:inst28\|Mux19~10 3 COMB LC_X29_Y16_N2 1 " "Info: 3: + IC(9.781 ns) + CELL(0.590 ns) = 11.846 ns; Loc. = LC_X29_Y16_N2; Fanout = 1; COMB Node = 'bus_mux:inst28\|Mux19~10'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "10.371 ns" { data_bus~3 bus_mux:inst28|Mux19~10 } "NODE_NAME" } } { "bus_mux.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/bus_mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.625 ns) + CELL(0.114 ns) 13.585 ns bus_mux:inst28\|Mux19~11 4 COMB LC_X24_Y14_N8 11 " "Info: 4: + IC(1.625 ns) + CELL(0.114 ns) = 13.585 ns; Loc. = LC_X24_Y14_N8; Fanout = 11; COMB Node = 'bus_mux:inst28\|Mux19~11'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "1.739 ns" { bus_mux:inst28|Mux19~10 bus_mux:inst28|Mux19~11 } "NODE_NAME" } } { "bus_mux.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/bus_mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.309 ns) + CELL(0.575 ns) 15.469 ns alu:inst\|Add0~61COUT1_137 5 COMB LC_X24_Y12_N5 2 " "Info: 5: + IC(1.309 ns) + CELL(0.575 ns) = 15.469 ns; Loc. = LC_X24_Y12_N5; Fanout = 2; COMB Node = 'alu:inst\|Add0~61COUT1_137'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "1.884 ns" { bus_mux:inst28|Mux19~11 alu:inst|Add0~61COUT1_137 } "NODE_NAME" } } { "d:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.549 ns alu:inst\|Add0~59COUT1_139 6 COMB LC_X24_Y12_N6 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 15.549 ns; Loc. = LC_X24_Y12_N6; Fanout = 2; COMB Node = 'alu:inst\|Add0~59COUT1_139'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:inst|Add0~61COUT1_137 alu:inst|Add0~59COUT1_139 } "NODE_NAME" } } { "d:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 16.157 ns alu:inst\|Add0~56 7 COMB LC_X24_Y12_N7 1 " "Info: 7: + IC(0.000 ns) + CELL(0.608 ns) = 16.157 ns; Loc. = LC_X24_Y12_N7; Fanout = 1; COMB Node = 'alu:inst\|Add0~56'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "0.608 ns" { alu:inst|Add0~59COUT1_139 alu:inst|Add0~56 } "NODE_NAME" } } { "d:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.292 ns) 16.885 ns alu:inst\|Mux1~0 8 COMB LC_X24_Y12_N9 1 " "Info: 8: + IC(0.436 ns) + CELL(0.292 ns) = 16.885 ns; Loc. = LC_X24_Y12_N9; Fanout = 1; COMB Node = 'alu:inst\|Mux1~0'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "0.728 ns" { alu:inst|Add0~56 alu:inst|Mux1~0 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/alu.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.266 ns) + CELL(0.114 ns) 18.265 ns alu:inst\|Mux1~1 9 COMB LC_X25_Y14_N1 2 " "Info: 9: + IC(1.266 ns) + CELL(0.114 ns) = 18.265 ns; Loc. = LC_X25_Y14_N1; Fanout = 2; COMB Node = 'alu:inst\|Mux1~1'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "1.380 ns" { alu:inst|Mux1~0 alu:inst|Mux1~1 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/alu.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.114 ns) 18.815 ns ar:inst9\|q\[14\]~COMBOUT 10 COMB LC_X25_Y14_N5 20 " "Info: 10: + IC(0.436 ns) + CELL(0.114 ns) = 18.815 ns; Loc. = LC_X25_Y14_N5; Fanout = 20; COMB Node = 'ar:inst9\|q\[14\]~COMBOUT'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "0.550 ns" { alu:inst|Mux1~1 ar:inst9|q[14]~COMBOUT } "NODE_NAME" } } { "ar.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/ar.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.168 ns) + CELL(0.590 ns) 23.573 ns alu:inst\|Equal0~0 11 COMB LC_X27_Y17_N5 1 " "Info: 11: + IC(4.168 ns) + CELL(0.590 ns) = 23.573 ns; Loc. = LC_X27_Y17_N5; Fanout = 1; COMB Node = 'alu:inst\|Equal0~0'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "4.758 ns" { ar:inst9|q[14]~COMBOUT alu:inst|Equal0~0 } "NODE_NAME" } } { "d:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.407 ns) + CELL(0.607 ns) 24.587 ns flag_reg:inst2\|flag_z 12 REG LC_X27_Y17_N6 2 " "Info: 12: + IC(0.407 ns) + CELL(0.607 ns) = 24.587 ns; Loc. = LC_X27_Y17_N6; Fanout = 2; REG Node = 'flag_reg:inst2\|flag_z'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "1.014 ns" { alu:inst|Equal0~0 flag_reg:inst2|flag_z } "NODE_NAME" } } { "flag_reg.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/flag_reg.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.159 ns ( 20.98 % ) " "Info: Total cell delay = 5.159 ns ( 20.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "19.428 ns ( 79.02 % ) " "Info: Total interconnect delay = 19.428 ns ( 79.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "24.587 ns" { data_bus[12] data_bus~3 bus_mux:inst28|Mux19~10 bus_mux:inst28|Mux19~11 alu:inst|Add0~61COUT1_137 alu:inst|Add0~59COUT1_139 alu:inst|Add0~56 alu:inst|Mux1~0 alu:inst|Mux1~1 ar:inst9|q[14]~COMBOUT alu:inst|Equal0~0 flag_reg:inst2|flag_z } "NODE_NAME" } } { "d:/q/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/q/quartus/bin64/Technology_Viewer.qrui" "24.587 ns" { data_bus[12] {} data_bus~3 {} bus_mux:inst28|Mux19~10 {} bus_mux:inst28|Mux19~11 {} alu:inst|Add0~61COUT1_137 {} alu:inst|Add0~59COUT1_139 {} alu:inst|Add0~56 {} alu:inst|Mux1~0 {} alu:inst|Mux1~1 {} ar:inst9|q[14]~COMBOUT {} alu:inst|Equal0~0 {} flag_reg:inst2|flag_z {} } { 0.000ns 0.000ns 9.781ns 1.625ns 1.309ns 0.000ns 0.000ns 0.436ns 1.266ns 0.436ns 4.168ns 0.407ns } { 0.000ns 1.475ns 0.590ns 0.114ns 0.575ns 0.080ns 0.608ns 0.292ns 0.114ns 0.114ns 0.590ns 0.607ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "flag_reg.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/flag_reg.vhd" 7 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.187 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.187 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_29 328 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 328; CLK Node = 'clk'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu0.bdf" "" { Schematic "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/cpu0.bdf" { { -304 -760 -744 -136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.711 ns) 3.187 ns flag_reg:inst2\|flag_z 2 REG LC_X27_Y17_N6 2 " "Info: 2: + IC(1.007 ns) + CELL(0.711 ns) = 3.187 ns; Loc. = LC_X27_Y17_N6; Fanout = 2; REG Node = 'flag_reg:inst2\|flag_z'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "1.718 ns" { clk flag_reg:inst2|flag_z } "NODE_NAME" } } { "flag_reg.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/flag_reg.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.40 % ) " "Info: Total cell delay = 2.180 ns ( 68.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 31.60 % ) " "Info: Total interconnect delay = 1.007 ns ( 31.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "3.187 ns" { clk flag_reg:inst2|flag_z } "NODE_NAME" } } { "d:/q/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/q/quartus/bin64/Technology_Viewer.qrui" "3.187 ns" { clk {} clk~out0 {} flag_reg:inst2|flag_z {} } { 0.000ns 0.000ns 1.007ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "24.587 ns" { data_bus[12] data_bus~3 bus_mux:inst28|Mux19~10 bus_mux:inst28|Mux19~11 alu:inst|Add0~61COUT1_137 alu:inst|Add0~59COUT1_139 alu:inst|Add0~56 alu:inst|Mux1~0 alu:inst|Mux1~1 ar:inst9|q[14]~COMBOUT alu:inst|Equal0~0 flag_reg:inst2|flag_z } "NODE_NAME" } } { "d:/q/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/q/quartus/bin64/Technology_Viewer.qrui" "24.587 ns" { data_bus[12] {} data_bus~3 {} bus_mux:inst28|Mux19~10 {} bus_mux:inst28|Mux19~11 {} alu:inst|Add0~61COUT1_137 {} alu:inst|Add0~59COUT1_139 {} alu:inst|Add0~56 {} alu:inst|Mux1~0 {} alu:inst|Mux1~1 {} ar:inst9|q[14]~COMBOUT {} alu:inst|Equal0~0 {} flag_reg:inst2|flag_z {} } { 0.000ns 0.000ns 9.781ns 1.625ns 1.309ns 0.000ns 0.000ns 0.436ns 1.266ns 0.436ns 4.168ns 0.407ns } { 0.000ns 1.475ns 0.590ns 0.114ns 0.575ns 0.080ns 0.608ns 0.292ns 0.114ns 0.114ns 0.590ns 0.607ns } "" } } { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "3.187 ns" { clk flag_reg:inst2|flag_z } "NODE_NAME" } } { "d:/q/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/q/quartus/bin64/Technology_Viewer.qrui" "3.187 ns" { clk {} clk~out0 {} flag_reg:inst2|flag_z {} } { 0.000ns 0.000ns 1.007ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk reg_data\[15\] ir:inst7\|q\[14\] 44.084 ns register " "Info: tco from clock \"clk\" to destination pin \"reg_data\[15\]\" through register \"ir:inst7\|q\[14\]\" is 44.084 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.248 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.248 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_29 328 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 328; CLK Node = 'clk'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu0.bdf" "" { Schematic "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/cpu0.bdf" { { -304 -760 -744 -136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.068 ns) + CELL(0.711 ns) 3.248 ns ir:inst7\|q\[14\] 2 REG LC_X25_Y16_N1 30 " "Info: 2: + IC(1.068 ns) + CELL(0.711 ns) = 3.248 ns; Loc. = LC_X25_Y16_N1; Fanout = 30; REG Node = 'ir:inst7\|q\[14\]'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "1.779 ns" { clk ir:inst7|q[14] } "NODE_NAME" } } { "ir.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/ir.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 67.12 % ) " "Info: Total cell delay = 2.180 ns ( 67.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.068 ns ( 32.88 % ) " "Info: Total interconnect delay = 1.068 ns ( 32.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "3.248 ns" { clk ir:inst7|q[14] } "NODE_NAME" } } { "d:/q/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/q/quartus/bin64/Technology_Viewer.qrui" "3.248 ns" { clk {} clk~out0 {} ir:inst7|q[14] {} } { 0.000ns 0.000ns 1.068ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "ir.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/ir.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "40.612 ns + Longest register pin " "Info: + Longest register to pin delay is 40.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ir:inst7\|q\[14\] 1 REG LC_X25_Y16_N1 30 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X25_Y16_N1; Fanout = 30; REG Node = 'ir:inst7\|q\[14\]'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir:inst7|q[14] } "NODE_NAME" } } { "ir.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/ir.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.201 ns) + CELL(0.442 ns) 1.643 ns controller:inst8\|Mux4~0 2 COMB LC_X26_Y16_N3 6 " "Info: 2: + IC(1.201 ns) + CELL(0.442 ns) = 1.643 ns; Loc. = LC_X26_Y16_N3; Fanout = 6; COMB Node = 'controller:inst8\|Mux4~0'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "1.643 ns" { ir:inst7|q[14] controller:inst8|Mux4~0 } "NODE_NAME" } } { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 285 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.772 ns) + CELL(0.590 ns) 3.005 ns controller:inst8\|Mux82~2 3 COMB LC_X25_Y16_N4 1 " "Info: 3: + IC(0.772 ns) + CELL(0.590 ns) = 3.005 ns; Loc. = LC_X25_Y16_N4; Fanout = 1; COMB Node = 'controller:inst8\|Mux82~2'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "1.362 ns" { controller:inst8|Mux4~0 controller:inst8|Mux82~2 } "NODE_NAME" } } { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.114 ns) 3.459 ns controller:inst8\|Mux83~4 4 COMB LC_X25_Y16_N5 3 " "Info: 4: + IC(0.340 ns) + CELL(0.114 ns) = 3.459 ns; Loc. = LC_X25_Y16_N5; Fanout = 3; COMB Node = 'controller:inst8\|Mux83~4'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "0.454 ns" { controller:inst8|Mux82~2 controller:inst8|Mux83~4 } "NODE_NAME" } } { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 3.755 ns controller:inst8\|Mux83~7 5 COMB LC_X25_Y16_N6 42 " "Info: 5: + IC(0.182 ns) + CELL(0.114 ns) = 3.755 ns; Loc. = LC_X25_Y16_N6; Fanout = 42; COMB Node = 'controller:inst8\|Mux83~7'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "0.296 ns" { controller:inst8|Mux83~4 controller:inst8|Mux83~7 } "NODE_NAME" } } { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.642 ns) 10.397 ns controller:inst8\|dest_reg\[2\] 6 COMB LOOP LC_X27_Y16_N5 77 " "Info: 6: + IC(0.000 ns) + CELL(6.642 ns) = 10.397 ns; Loc. = LC_X27_Y16_N5; Fanout = 77; COMB LOOP Node = 'controller:inst8\|dest_reg\[2\]'" { { "Info" "ITDB_PART_OF_SCC" "controller:inst8\|dest_reg\[2\] LC_X27_Y16_N5 " "Info: Loc. = LC_X27_Y16_N5; Node \"controller:inst8\|dest_reg\[2\]\"" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:inst8|dest_reg[2] } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:inst8|dest_reg[2] } "NODE_NAME" } } { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } } { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "6.642 ns" { controller:inst8|Mux83~7 controller:inst8|dest_reg[2] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.816 ns) + CELL(0.442 ns) 12.655 ns bus_mux:inst28\|Mux18~2 7 COMB LC_X24_Y19_N9 1 " "Info: 7: + IC(1.816 ns) + CELL(0.442 ns) = 12.655 ns; Loc. = LC_X24_Y19_N9; Fanout = 1; COMB Node = 'bus_mux:inst28\|Mux18~2'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "2.258 ns" { controller:inst8|dest_reg[2] bus_mux:inst28|Mux18~2 } "NODE_NAME" } } { "bus_mux.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/bus_mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.114 ns) 13.505 ns bus_mux:inst28\|Mux18~3 8 COMB LC_X23_Y19_N2 1 " "Info: 8: + IC(0.736 ns) + CELL(0.114 ns) = 13.505 ns; Loc. = LC_X23_Y19_N2; Fanout = 1; COMB Node = 'bus_mux:inst28\|Mux18~3'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "0.850 ns" { bus_mux:inst28|Mux18~2 bus_mux:inst28|Mux18~3 } "NODE_NAME" } } { "bus_mux.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/bus_mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.619 ns) + CELL(0.114 ns) 15.238 ns bus_mux:inst28\|Mux18~6 9 COMB LC_X28_Y16_N3 1 " "Info: 9: + IC(1.619 ns) + CELL(0.114 ns) = 15.238 ns; Loc. = LC_X28_Y16_N3; Fanout = 1; COMB Node = 'bus_mux:inst28\|Mux18~6'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "1.733 ns" { bus_mux:inst28|Mux18~3 bus_mux:inst28|Mux18~6 } "NODE_NAME" } } { "bus_mux.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/bus_mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.892 ns) + CELL(0.114 ns) 17.244 ns bus_mux:inst28\|Mux18~9 10 COMB LC_X28_Y18_N7 1 " "Info: 10: + IC(1.892 ns) + CELL(0.114 ns) = 17.244 ns; Loc. = LC_X28_Y18_N7; Fanout = 1; COMB Node = 'bus_mux:inst28\|Mux18~9'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "2.006 ns" { bus_mux:inst28|Mux18~6 bus_mux:inst28|Mux18~9 } "NODE_NAME" } } { "bus_mux.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/bus_mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 17.540 ns bus_mux:inst28\|Mux18~10 11 COMB LC_X28_Y18_N8 1 " "Info: 11: + IC(0.182 ns) + CELL(0.114 ns) = 17.540 ns; Loc. = LC_X28_Y18_N8; Fanout = 1; COMB Node = 'bus_mux:inst28\|Mux18~10'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "0.296 ns" { bus_mux:inst28|Mux18~9 bus_mux:inst28|Mux18~10 } "NODE_NAME" } } { "bus_mux.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/bus_mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.595 ns) + CELL(0.114 ns) 19.249 ns bus_mux:inst28\|Mux18~11 12 COMB LC_X24_Y14_N7 13 " "Info: 12: + IC(1.595 ns) + CELL(0.114 ns) = 19.249 ns; Loc. = LC_X24_Y14_N7; Fanout = 13; COMB Node = 'bus_mux:inst28\|Mux18~11'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "1.709 ns" { bus_mux:inst28|Mux18~10 bus_mux:inst28|Mux18~11 } "NODE_NAME" } } { "bus_mux.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/bus_mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.314 ns) + CELL(0.575 ns) 21.138 ns alu:inst\|Add0~59COUT1_139 13 COMB LC_X24_Y12_N6 2 " "Info: 13: + IC(1.314 ns) + CELL(0.575 ns) = 21.138 ns; Loc. = LC_X24_Y12_N6; Fanout = 2; COMB Node = 'alu:inst\|Add0~59COUT1_139'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "1.889 ns" { bus_mux:inst28|Mux18~11 alu:inst|Add0~59COUT1_139 } "NODE_NAME" } } { "d:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 21.218 ns alu:inst\|Add0~57COUT1_141 14 COMB LC_X24_Y12_N7 1 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 21.218 ns; Loc. = LC_X24_Y12_N7; Fanout = 1; COMB Node = 'alu:inst\|Add0~57COUT1_141'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:inst|Add0~59COUT1_139 alu:inst|Add0~57COUT1_141 } "NODE_NAME" } } { "d:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 21.826 ns alu:inst\|Add0~49 15 COMB LC_X24_Y12_N8 1 " "Info: 15: + IC(0.000 ns) + CELL(0.608 ns) = 21.826 ns; Loc. = LC_X24_Y12_N8; Fanout = 1; COMB Node = 'alu:inst\|Add0~49'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "0.608 ns" { alu:inst|Add0~57COUT1_141 alu:inst|Add0~49 } "NODE_NAME" } } { "d:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.570 ns) + CELL(0.114 ns) 23.510 ns alu:inst\|Mux0~2 16 COMB LC_X22_Y14_N0 2 " "Info: 16: + IC(1.570 ns) + CELL(0.114 ns) = 23.510 ns; Loc. = LC_X22_Y14_N0; Fanout = 2; COMB Node = 'alu:inst\|Mux0~2'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "1.684 ns" { alu:inst|Add0~49 alu:inst|Mux0~2 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/alu.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.696 ns) + CELL(0.114 ns) 25.320 ns alu:inst\|Mux0~4 17 COMB LC_X27_Y17_N2 22 " "Info: 17: + IC(1.696 ns) + CELL(0.114 ns) = 25.320 ns; Loc. = LC_X27_Y17_N2; Fanout = 22; COMB Node = 'alu:inst\|Mux0~4'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "1.810 ns" { alu:inst|Mux0~2 alu:inst|Mux0~4 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/alu.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.724 ns) + CELL(0.292 ns) 27.336 ns reg_out:inst33\|Mux32~2 18 COMB LC_X21_Y17_N8 1 " "Info: 18: + IC(1.724 ns) + CELL(0.292 ns) = 27.336 ns; Loc. = LC_X21_Y17_N8; Fanout = 1; COMB Node = 'reg_out:inst33\|Mux32~2'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "2.016 ns" { alu:inst|Mux0~4 reg_out:inst33|Mux32~2 } "NODE_NAME" } } { "reg_out.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/reg_out.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.871 ns) + CELL(0.442 ns) 30.649 ns reg_out:inst33\|Mux32~3 19 COMB LC_X30_Y19_N2 1 " "Info: 19: + IC(2.871 ns) + CELL(0.442 ns) = 30.649 ns; Loc. = LC_X30_Y19_N2; Fanout = 1; COMB Node = 'reg_out:inst33\|Mux32~3'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "3.313 ns" { reg_out:inst33|Mux32~2 reg_out:inst33|Mux32~3 } "NODE_NAME" } } { "reg_out.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/reg_out.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.911 ns) + CELL(0.114 ns) 32.674 ns reg_out:inst33\|Mux32~15 20 COMB LC_X21_Y19_N5 1 " "Info: 20: + IC(1.911 ns) + CELL(0.114 ns) = 32.674 ns; Loc. = LC_X21_Y19_N5; Fanout = 1; COMB Node = 'reg_out:inst33\|Mux32~15'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "2.025 ns" { reg_out:inst33|Mux32~3 reg_out:inst33|Mux32~15 } "NODE_NAME" } } { "reg_out.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/reg_out.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.743 ns) + CELL(0.292 ns) 33.709 ns reg_out:inst33\|Mux32 21 COMB LC_X21_Y19_N2 1 " "Info: 21: + IC(0.743 ns) + CELL(0.292 ns) = 33.709 ns; Loc. = LC_X21_Y19_N2; Fanout = 1; COMB Node = 'reg_out:inst33\|Mux32'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "1.035 ns" { reg_out:inst33|Mux32~15 reg_out:inst33|Mux32 } "NODE_NAME" } } { "reg_out.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/reg_out.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.795 ns) + CELL(2.108 ns) 40.612 ns reg_data\[15\] 22 PIN PIN_181 0 " "Info: 22: + IC(4.795 ns) + CELL(2.108 ns) = 40.612 ns; Loc. = PIN_181; Fanout = 0; PIN Node = 'reg_data\[15\]'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "6.903 ns" { reg_out:inst33|Mux32 reg_data[15] } "NODE_NAME" } } { "cpu0.bdf" "" { Schematic "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/cpu0.bdf" { { 840 1384 1560 856 "reg_data\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "13.653 ns ( 33.62 % ) " "Info: Total cell delay = 13.653 ns ( 33.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "26.959 ns ( 66.38 % ) " "Info: Total interconnect delay = 26.959 ns ( 66.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "40.612 ns" { ir:inst7|q[14] controller:inst8|Mux4~0 controller:inst8|Mux82~2 controller:inst8|Mux83~4 controller:inst8|Mux83~7 controller:inst8|dest_reg[2] bus_mux:inst28|Mux18~2 bus_mux:inst28|Mux18~3 bus_mux:inst28|Mux18~6 bus_mux:inst28|Mux18~9 bus_mux:inst28|Mux18~10 bus_mux:inst28|Mux18~11 alu:inst|Add0~59COUT1_139 alu:inst|Add0~57COUT1_141 alu:inst|Add0~49 alu:inst|Mux0~2 alu:inst|Mux0~4 reg_out:inst33|Mux32~2 reg_out:inst33|Mux32~3 reg_out:inst33|Mux32~15 reg_out:inst33|Mux32 reg_data[15] } "NODE_NAME" } } { "d:/q/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/q/quartus/bin64/Technology_Viewer.qrui" "40.612 ns" { ir:inst7|q[14] {} controller:inst8|Mux4~0 {} controller:inst8|Mux82~2 {} controller:inst8|Mux83~4 {} controller:inst8|Mux83~7 {} controller:inst8|dest_reg[2] {} bus_mux:inst28|Mux18~2 {} bus_mux:inst28|Mux18~3 {} bus_mux:inst28|Mux18~6 {} bus_mux:inst28|Mux18~9 {} bus_mux:inst28|Mux18~10 {} bus_mux:inst28|Mux18~11 {} alu:inst|Add0~59COUT1_139 {} alu:inst|Add0~57COUT1_141 {} alu:inst|Add0~49 {} alu:inst|Mux0~2 {} alu:inst|Mux0~4 {} reg_out:inst33|Mux32~2 {} reg_out:inst33|Mux32~3 {} reg_out:inst33|Mux32~15 {} reg_out:inst33|Mux32 {} reg_data[15] {} } { 0.000ns 1.201ns 0.772ns 0.340ns 0.182ns 0.000ns 1.816ns 0.736ns 1.619ns 1.892ns 0.182ns 1.595ns 1.314ns 0.000ns 0.000ns 1.570ns 1.696ns 1.724ns 2.871ns 1.911ns 0.743ns 4.795ns } { 0.000ns 0.442ns 0.590ns 0.114ns 0.114ns 6.642ns 0.442ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.575ns 0.080ns 0.608ns 0.114ns 0.114ns 0.292ns 0.442ns 0.114ns 0.292ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "3.248 ns" { clk ir:inst7|q[14] } "NODE_NAME" } } { "d:/q/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/q/quartus/bin64/Technology_Viewer.qrui" "3.248 ns" { clk {} clk~out0 {} ir:inst7|q[14] {} } { 0.000ns 0.000ns 1.068ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "40.612 ns" { ir:inst7|q[14] controller:inst8|Mux4~0 controller:inst8|Mux82~2 controller:inst8|Mux83~4 controller:inst8|Mux83~7 controller:inst8|dest_reg[2] bus_mux:inst28|Mux18~2 bus_mux:inst28|Mux18~3 bus_mux:inst28|Mux18~6 bus_mux:inst28|Mux18~9 bus_mux:inst28|Mux18~10 bus_mux:inst28|Mux18~11 alu:inst|Add0~59COUT1_139 alu:inst|Add0~57COUT1_141 alu:inst|Add0~49 alu:inst|Mux0~2 alu:inst|Mux0~4 reg_out:inst33|Mux32~2 reg_out:inst33|Mux32~3 reg_out:inst33|Mux32~15 reg_out:inst33|Mux32 reg_data[15] } "NODE_NAME" } } { "d:/q/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/q/quartus/bin64/Technology_Viewer.qrui" "40.612 ns" { ir:inst7|q[14] {} controller:inst8|Mux4~0 {} controller:inst8|Mux82~2 {} controller:inst8|Mux83~4 {} controller:inst8|Mux83~7 {} controller:inst8|dest_reg[2] {} bus_mux:inst28|Mux18~2 {} bus_mux:inst28|Mux18~3 {} bus_mux:inst28|Mux18~6 {} bus_mux:inst28|Mux18~9 {} bus_mux:inst28|Mux18~10 {} bus_mux:inst28|Mux18~11 {} alu:inst|Add0~59COUT1_139 {} alu:inst|Add0~57COUT1_141 {} alu:inst|Add0~49 {} alu:inst|Mux0~2 {} alu:inst|Mux0~4 {} reg_out:inst33|Mux32~2 {} reg_out:inst33|Mux32~3 {} reg_out:inst33|Mux32~15 {} reg_out:inst33|Mux32 {} reg_data[15] {} } { 0.000ns 1.201ns 0.772ns 0.340ns 0.182ns 0.000ns 1.816ns 0.736ns 1.619ns 1.892ns 0.182ns 1.595ns 1.314ns 0.000ns 0.000ns 1.570ns 1.696ns 1.724ns 2.871ns 1.911ns 0.743ns 4.795ns } { 0.000ns 0.442ns 0.590ns 0.114ns 0.114ns 6.642ns 0.442ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.575ns 0.080ns 0.608ns 0.114ns 0.114ns 0.292ns 0.442ns 0.114ns 0.292ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "data_bus\[12\] reg_data\[15\] 35.023 ns Longest " "Info: Longest tpd from source pin \"data_bus\[12\]\" to destination pin \"reg_data\[15\]\" is 35.023 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data_bus\[12\] 1 PIN PIN_234 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_234; Fanout = 1; PIN Node = 'data_bus\[12\]'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_bus[12] } "NODE_NAME" } } { "cpu0.bdf" "" { Schematic "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/cpu0.bdf" { { -312 672 688 -136 "data_bus\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns data_bus~3 2 COMB IOC_X6_Y27_N1 2 " "Info: 2: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = IOC_X6_Y27_N1; Fanout = 2; COMB Node = 'data_bus~3'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "1.475 ns" { data_bus[12] data_bus~3 } "NODE_NAME" } } { "cpu0.bdf" "" { Schematic "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/cpu0.bdf" { { -312 672 688 -136 "data_bus\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.781 ns) + CELL(0.590 ns) 11.846 ns bus_mux:inst28\|Mux19~10 3 COMB LC_X29_Y16_N2 1 " "Info: 3: + IC(9.781 ns) + CELL(0.590 ns) = 11.846 ns; Loc. = LC_X29_Y16_N2; Fanout = 1; COMB Node = 'bus_mux:inst28\|Mux19~10'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "10.371 ns" { data_bus~3 bus_mux:inst28|Mux19~10 } "NODE_NAME" } } { "bus_mux.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/bus_mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.625 ns) + CELL(0.114 ns) 13.585 ns bus_mux:inst28\|Mux19~11 4 COMB LC_X24_Y14_N8 11 " "Info: 4: + IC(1.625 ns) + CELL(0.114 ns) = 13.585 ns; Loc. = LC_X24_Y14_N8; Fanout = 11; COMB Node = 'bus_mux:inst28\|Mux19~11'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "1.739 ns" { bus_mux:inst28|Mux19~10 bus_mux:inst28|Mux19~11 } "NODE_NAME" } } { "bus_mux.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/bus_mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.309 ns) + CELL(0.575 ns) 15.469 ns alu:inst\|Add0~61COUT1_137 5 COMB LC_X24_Y12_N5 2 " "Info: 5: + IC(1.309 ns) + CELL(0.575 ns) = 15.469 ns; Loc. = LC_X24_Y12_N5; Fanout = 2; COMB Node = 'alu:inst\|Add0~61COUT1_137'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "1.884 ns" { bus_mux:inst28|Mux19~11 alu:inst|Add0~61COUT1_137 } "NODE_NAME" } } { "d:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.549 ns alu:inst\|Add0~59COUT1_139 6 COMB LC_X24_Y12_N6 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 15.549 ns; Loc. = LC_X24_Y12_N6; Fanout = 2; COMB Node = 'alu:inst\|Add0~59COUT1_139'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:inst|Add0~61COUT1_137 alu:inst|Add0~59COUT1_139 } "NODE_NAME" } } { "d:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.629 ns alu:inst\|Add0~57COUT1_141 7 COMB LC_X24_Y12_N7 1 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 15.629 ns; Loc. = LC_X24_Y12_N7; Fanout = 1; COMB Node = 'alu:inst\|Add0~57COUT1_141'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { alu:inst|Add0~59COUT1_139 alu:inst|Add0~57COUT1_141 } "NODE_NAME" } } { "d:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 16.237 ns alu:inst\|Add0~49 8 COMB LC_X24_Y12_N8 1 " "Info: 8: + IC(0.000 ns) + CELL(0.608 ns) = 16.237 ns; Loc. = LC_X24_Y12_N8; Fanout = 1; COMB Node = 'alu:inst\|Add0~49'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "0.608 ns" { alu:inst|Add0~57COUT1_141 alu:inst|Add0~49 } "NODE_NAME" } } { "d:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.570 ns) + CELL(0.114 ns) 17.921 ns alu:inst\|Mux0~2 9 COMB LC_X22_Y14_N0 2 " "Info: 9: + IC(1.570 ns) + CELL(0.114 ns) = 17.921 ns; Loc. = LC_X22_Y14_N0; Fanout = 2; COMB Node = 'alu:inst\|Mux0~2'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "1.684 ns" { alu:inst|Add0~49 alu:inst|Mux0~2 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/alu.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.696 ns) + CELL(0.114 ns) 19.731 ns alu:inst\|Mux0~4 10 COMB LC_X27_Y17_N2 22 " "Info: 10: + IC(1.696 ns) + CELL(0.114 ns) = 19.731 ns; Loc. = LC_X27_Y17_N2; Fanout = 22; COMB Node = 'alu:inst\|Mux0~4'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "1.810 ns" { alu:inst|Mux0~2 alu:inst|Mux0~4 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/alu.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.724 ns) + CELL(0.292 ns) 21.747 ns reg_out:inst33\|Mux32~2 11 COMB LC_X21_Y17_N8 1 " "Info: 11: + IC(1.724 ns) + CELL(0.292 ns) = 21.747 ns; Loc. = LC_X21_Y17_N8; Fanout = 1; COMB Node = 'reg_out:inst33\|Mux32~2'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "2.016 ns" { alu:inst|Mux0~4 reg_out:inst33|Mux32~2 } "NODE_NAME" } } { "reg_out.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/reg_out.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.871 ns) + CELL(0.442 ns) 25.060 ns reg_out:inst33\|Mux32~3 12 COMB LC_X30_Y19_N2 1 " "Info: 12: + IC(2.871 ns) + CELL(0.442 ns) = 25.060 ns; Loc. = LC_X30_Y19_N2; Fanout = 1; COMB Node = 'reg_out:inst33\|Mux32~3'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "3.313 ns" { reg_out:inst33|Mux32~2 reg_out:inst33|Mux32~3 } "NODE_NAME" } } { "reg_out.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/reg_out.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.911 ns) + CELL(0.114 ns) 27.085 ns reg_out:inst33\|Mux32~15 13 COMB LC_X21_Y19_N5 1 " "Info: 13: + IC(1.911 ns) + CELL(0.114 ns) = 27.085 ns; Loc. = LC_X21_Y19_N5; Fanout = 1; COMB Node = 'reg_out:inst33\|Mux32~15'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "2.025 ns" { reg_out:inst33|Mux32~3 reg_out:inst33|Mux32~15 } "NODE_NAME" } } { "reg_out.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/reg_out.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.743 ns) + CELL(0.292 ns) 28.120 ns reg_out:inst33\|Mux32 14 COMB LC_X21_Y19_N2 1 " "Info: 14: + IC(0.743 ns) + CELL(0.292 ns) = 28.120 ns; Loc. = LC_X21_Y19_N2; Fanout = 1; COMB Node = 'reg_out:inst33\|Mux32'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "1.035 ns" { reg_out:inst33|Mux32~15 reg_out:inst33|Mux32 } "NODE_NAME" } } { "reg_out.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/reg_out.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.795 ns) + CELL(2.108 ns) 35.023 ns reg_data\[15\] 15 PIN PIN_181 0 " "Info: 15: + IC(4.795 ns) + CELL(2.108 ns) = 35.023 ns; Loc. = PIN_181; Fanout = 0; PIN Node = 'reg_data\[15\]'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "6.903 ns" { reg_out:inst33|Mux32 reg_data[15] } "NODE_NAME" } } { "cpu0.bdf" "" { Schematic "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/cpu0.bdf" { { 840 1384 1560 856 "reg_data\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.998 ns ( 19.98 % ) " "Info: Total cell delay = 6.998 ns ( 19.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "28.025 ns ( 80.02 % ) " "Info: Total interconnect delay = 28.025 ns ( 80.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "35.023 ns" { data_bus[12] data_bus~3 bus_mux:inst28|Mux19~10 bus_mux:inst28|Mux19~11 alu:inst|Add0~61COUT1_137 alu:inst|Add0~59COUT1_139 alu:inst|Add0~57COUT1_141 alu:inst|Add0~49 alu:inst|Mux0~2 alu:inst|Mux0~4 reg_out:inst33|Mux32~2 reg_out:inst33|Mux32~3 reg_out:inst33|Mux32~15 reg_out:inst33|Mux32 reg_data[15] } "NODE_NAME" } } { "d:/q/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/q/quartus/bin64/Technology_Viewer.qrui" "35.023 ns" { data_bus[12] {} data_bus~3 {} bus_mux:inst28|Mux19~10 {} bus_mux:inst28|Mux19~11 {} alu:inst|Add0~61COUT1_137 {} alu:inst|Add0~59COUT1_139 {} alu:inst|Add0~57COUT1_141 {} alu:inst|Add0~49 {} alu:inst|Mux0~2 {} alu:inst|Mux0~4 {} reg_out:inst33|Mux32~2 {} reg_out:inst33|Mux32~3 {} reg_out:inst33|Mux32~15 {} reg_out:inst33|Mux32 {} reg_data[15] {} } { 0.000ns 0.000ns 9.781ns 1.625ns 1.309ns 0.000ns 0.000ns 0.000ns 1.570ns 1.696ns 1.724ns 2.871ns 1.911ns 0.743ns 4.795ns } { 0.000ns 1.475ns 0.590ns 0.114ns 0.575ns 0.080ns 0.080ns 0.608ns 0.114ns 0.114ns 0.292ns 0.442ns 0.114ns 0.292ns 2.108ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ir:inst7\|q\[3\] data_bus\[3\] clk -4.733 ns register " "Info: th for register \"ir:inst7\|q\[3\]\" (data pin = \"data_bus\[3\]\", clock pin = \"clk\") is -4.733 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.215 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.215 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_29 328 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 328; CLK Node = 'clk'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu0.bdf" "" { Schematic "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/cpu0.bdf" { { -304 -760 -744 -136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.711 ns) 3.215 ns ir:inst7\|q\[3\] 2 REG LC_X24_Y15_N2 3 " "Info: 2: + IC(1.035 ns) + CELL(0.711 ns) = 3.215 ns; Loc. = LC_X24_Y15_N2; Fanout = 3; REG Node = 'ir:inst7\|q\[3\]'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "1.746 ns" { clk ir:inst7|q[3] } "NODE_NAME" } } { "ir.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/ir.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 67.81 % ) " "Info: Total cell delay = 2.180 ns ( 67.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.035 ns ( 32.19 % ) " "Info: Total interconnect delay = 1.035 ns ( 32.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "3.215 ns" { clk ir:inst7|q[3] } "NODE_NAME" } } { "d:/q/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/q/quartus/bin64/Technology_Viewer.qrui" "3.215 ns" { clk {} clk~out0 {} ir:inst7|q[3] {} } { 0.000ns 0.000ns 1.035ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "ir.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/ir.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.963 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.963 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data_bus\[3\] 1 PIN PIN_203 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_203; Fanout = 1; PIN Node = 'data_bus\[3\]'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_bus[3] } "NODE_NAME" } } { "cpu0.bdf" "" { Schematic "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/cpu0.bdf" { { -312 672 688 -136 "data_bus\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns data_bus~12 2 COMB IOC_X30_Y27_N0 2 " "Info: 2: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = IOC_X30_Y27_N0; Fanout = 2; COMB Node = 'data_bus~12'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "1.475 ns" { data_bus[3] data_bus~12 } "NODE_NAME" } } { "cpu0.bdf" "" { Schematic "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/cpu0.bdf" { { -312 672 688 -136 "data_bus\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.373 ns) + CELL(0.115 ns) 7.963 ns ir:inst7\|q\[3\] 3 REG LC_X24_Y15_N2 3 " "Info: 3: + IC(6.373 ns) + CELL(0.115 ns) = 7.963 ns; Loc. = LC_X24_Y15_N2; Fanout = 3; REG Node = 'ir:inst7\|q\[3\]'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "6.488 ns" { data_bus~12 ir:inst7|q[3] } "NODE_NAME" } } { "ir.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/ir.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.590 ns ( 19.97 % ) " "Info: Total cell delay = 1.590 ns ( 19.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.373 ns ( 80.03 % ) " "Info: Total interconnect delay = 6.373 ns ( 80.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "7.963 ns" { data_bus[3] data_bus~12 ir:inst7|q[3] } "NODE_NAME" } } { "d:/q/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/q/quartus/bin64/Technology_Viewer.qrui" "7.963 ns" { data_bus[3] {} data_bus~12 {} ir:inst7|q[3] {} } { 0.000ns 0.000ns 6.373ns } { 0.000ns 1.475ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "3.215 ns" { clk ir:inst7|q[3] } "NODE_NAME" } } { "d:/q/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/q/quartus/bin64/Technology_Viewer.qrui" "3.215 ns" { clk {} clk~out0 {} ir:inst7|q[3] {} } { 0.000ns 0.000ns 1.035ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "7.963 ns" { data_bus[3] data_bus~12 ir:inst7|q[3] } "NODE_NAME" } } { "d:/q/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/q/quartus/bin64/Technology_Viewer.qrui" "7.963 ns" { data_bus[3] {} data_bus~12 {} ir:inst7|q[3] {} } { 0.000ns 0.000ns 6.373ns } { 0.000ns 1.475ns 0.115ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_TCO_RESULT" "clk c flag_reg:inst2\|flag_c 9.009 ns register " "Info: Minimum tco from clock \"clk\" to destination pin \"c\" through register \"flag_reg:inst2\|flag_c\" is 9.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.213 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to source register is 3.213 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_29 328 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 328; CLK Node = 'clk'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu0.bdf" "" { Schematic "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/cpu0.bdf" { { -304 -760 -744 -136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.711 ns) 3.213 ns flag_reg:inst2\|flag_c 2 REG LC_X22_Y14_N6 4 " "Info: 2: + IC(1.033 ns) + CELL(0.711 ns) = 3.213 ns; Loc. = LC_X22_Y14_N6; Fanout = 4; REG Node = 'flag_reg:inst2\|flag_c'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "1.744 ns" { clk flag_reg:inst2|flag_c } "NODE_NAME" } } { "flag_reg.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/flag_reg.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 67.85 % ) " "Info: Total cell delay = 2.180 ns ( 67.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.033 ns ( 32.15 % ) " "Info: Total interconnect delay = 1.033 ns ( 32.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "3.213 ns" { clk flag_reg:inst2|flag_c } "NODE_NAME" } } { "d:/q/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/q/quartus/bin64/Technology_Viewer.qrui" "3.213 ns" { clk {} clk~out0 {} flag_reg:inst2|flag_c {} } { 0.000ns 0.000ns 1.033ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "flag_reg.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/flag_reg.vhd" 7 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.572 ns + Shortest register pin " "Info: + Shortest register to pin delay is 5.572 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns flag_reg:inst2\|flag_c 1 REG LC_X22_Y14_N6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X22_Y14_N6; Fanout = 4; REG Node = 'flag_reg:inst2\|flag_c'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "" { flag_reg:inst2|flag_c } "NODE_NAME" } } { "flag_reg.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/flag_reg.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.464 ns) + CELL(2.108 ns) 5.572 ns c 2 PIN PIN_86 0 " "Info: 2: + IC(3.464 ns) + CELL(2.108 ns) = 5.572 ns; Loc. = PIN_86; Fanout = 0; PIN Node = 'c'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "5.572 ns" { flag_reg:inst2|flag_c c } "NODE_NAME" } } { "cpu0.bdf" "" { Schematic "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/cpu0.bdf" { { 1680 800 816 1856 "c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.108 ns ( 37.83 % ) " "Info: Total cell delay = 2.108 ns ( 37.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.464 ns ( 62.17 % ) " "Info: Total interconnect delay = 3.464 ns ( 62.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "5.572 ns" { flag_reg:inst2|flag_c c } "NODE_NAME" } } { "d:/q/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/q/quartus/bin64/Technology_Viewer.qrui" "5.572 ns" { flag_reg:inst2|flag_c {} c {} } { 0.000ns 3.464ns } { 0.000ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "3.213 ns" { clk flag_reg:inst2|flag_c } "NODE_NAME" } } { "d:/q/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/q/quartus/bin64/Technology_Viewer.qrui" "3.213 ns" { clk {} clk~out0 {} flag_reg:inst2|flag_c {} } { 0.000ns 0.000ns 1.033ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "5.572 ns" { flag_reg:inst2|flag_c c } "NODE_NAME" } } { "d:/q/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/q/quartus/bin64/Technology_Viewer.qrui" "5.572 ns" { flag_reg:inst2|flag_c {} c {} } { 0.000ns 3.464ns } { 0.000ns 2.108ns } "" } }  } 0 0 "Minimum tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "data_bus\[3\] data_bus\[3\] 15.143 ns Shortest " "Info: Shortest tpd from source pin \"data_bus\[3\]\" to destination pin \"data_bus\[3\]\" is 15.143 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data_bus\[3\] 1 PIN PIN_203 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_203; Fanout = 1; PIN Node = 'data_bus\[3\]'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_bus[3] } "NODE_NAME" } } { "cpu0.bdf" "" { Schematic "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/cpu0.bdf" { { -312 672 688 -136 "data_bus\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns data_bus~12 2 COMB IOC_X30_Y27_N0 2 " "Info: 2: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = IOC_X30_Y27_N0; Fanout = 2; COMB Node = 'data_bus~12'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "1.475 ns" { data_bus[3] data_bus~12 } "NODE_NAME" } } { "cpu0.bdf" "" { Schematic "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/cpu0.bdf" { { -312 672 688 -136 "data_bus\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.236 ns) + CELL(0.442 ns) 8.153 ns bus_mux:inst28\|Mux28~10 3 COMB LC_X25_Y19_N6 1 " "Info: 3: + IC(6.236 ns) + CELL(0.442 ns) = 8.153 ns; Loc. = LC_X25_Y19_N6; Fanout = 1; COMB Node = 'bus_mux:inst28\|Mux28~10'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "6.678 ns" { data_bus~12 bus_mux:inst28|Mux28~10 } "NODE_NAME" } } { "bus_mux.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/bus_mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 8.449 ns bus_mux:inst28\|Mux28~11 4 COMB LC_X25_Y19_N7 13 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 8.449 ns; Loc. = LC_X25_Y19_N7; Fanout = 13; COMB Node = 'bus_mux:inst28\|Mux28~11'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "0.296 ns" { bus_mux:inst28|Mux28~10 bus_mux:inst28|Mux28~11 } "NODE_NAME" } } { "bus_mux.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/bus_mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.617 ns) + CELL(0.442 ns) 10.508 ns alu:inst\|Mux12~1 5 COMB LC_X26_Y21_N8 2 " "Info: 5: + IC(1.617 ns) + CELL(0.442 ns) = 10.508 ns; Loc. = LC_X26_Y21_N8; Fanout = 2; COMB Node = 'alu:inst\|Mux12~1'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "2.059 ns" { bus_mux:inst28|Mux28~11 alu:inst|Mux12~1 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/alu.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 10.804 ns ar:inst9\|q\[3\]~COMBOUT 6 COMB LC_X26_Y21_N9 20 " "Info: 6: + IC(0.182 ns) + CELL(0.114 ns) = 10.804 ns; Loc. = LC_X26_Y21_N9; Fanout = 20; COMB Node = 'ar:inst9\|q\[3\]~COMBOUT'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "0.296 ns" { alu:inst|Mux12~1 ar:inst9|q[3]~COMBOUT } "NODE_NAME" } } { "ar.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/ar.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.231 ns) + CELL(2.108 ns) 15.143 ns data_bus\[3\] 7 PIN PIN_203 0 " "Info: 7: + IC(2.231 ns) + CELL(2.108 ns) = 15.143 ns; Loc. = PIN_203; Fanout = 0; PIN Node = 'data_bus\[3\]'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "4.339 ns" { ar:inst9|q[3]~COMBOUT data_bus[3] } "NODE_NAME" } } { "cpu0.bdf" "" { Schematic "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/cpu0.bdf" { { -312 672 688 -136 "data_bus\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.695 ns ( 31.00 % ) " "Info: Total cell delay = 4.695 ns ( 31.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.448 ns ( 69.00 % ) " "Info: Total interconnect delay = 10.448 ns ( 69.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "15.143 ns" { data_bus[3] data_bus~12 bus_mux:inst28|Mux28~10 bus_mux:inst28|Mux28~11 alu:inst|Mux12~1 ar:inst9|q[3]~COMBOUT data_bus[3] } "NODE_NAME" } } { "d:/q/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/q/quartus/bin64/Technology_Viewer.qrui" "15.143 ns" { data_bus[3] {} data_bus~12 {} bus_mux:inst28|Mux28~10 {} bus_mux:inst28|Mux28~11 {} alu:inst|Mux12~1 {} ar:inst9|q[3]~COMBOUT {} data_bus[3] {} } { 0.000ns 0.000ns 6.236ns 0.182ns 1.617ns 0.182ns 2.231ns } { 0.000ns 1.475ns 0.442ns 0.114ns 0.442ns 0.114ns 2.108ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 116 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 116 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4363 " "Info: Peak virtual memory: 4363 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 23 14:47:16 2024 " "Info: Processing ended: Thu May 23 14:47:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
