

================================================================
== Vivado HLS Report for 'DWT_Accel'
================================================================
* Date:           Thu Dec 14 23:01:27 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        DWT
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.348|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+---------+--------+---------+---------+
    |      Latency     |     Interval     | Pipeline|
    |   min  |   max   |   min  |   max   |   Type  |
    +--------+---------+--------+---------+---------+
    |  657168|  2578048|  657168|  2578048|   none  |
    +--------+---------+--------+---------+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+--------+---------+--------+---------+---------+
        |                        |             |      Latency     |     Interval     | Pipeline|
        |        Instance        |    Module   |   min  |   max   |   min  |   max   |   Type  |
        +------------------------+-------------+--------+---------+--------+---------+---------+
        |grp_IDWT_fu_192         |IDWT         |    1127|  1089207|    1127|  1089207|   none  |
        |grp_DWT_color_fu_204    |DWT_color    |    1951|   834751|    1951|   834751|   none  |
        |grp_DWT_IR_fu_216       |DWT_IR       |     807|   833607|     807|   833607|   none  |
        |grp_Filter_fu_228       |Filter       |  403521|   403521|  403521|   403521|   none  |
        |grp_write_image_fu_256  |write_image  |   58440|    58440|   58440|    58440|   none  |
        |grp_read_color_fu_271   |read_color   |  192120|   192120|  192120|   192120|   none  |
        |grp_read_IR_fu_294      |read_IR      |  192120|   192120|  192120|   192120|   none  |
        +------------------------+-------------+--------+---------+--------+---------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 2
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 11 [1/1] (1.00ns)   --->   "%c_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %c)"   --->   Operation 11 'read' 'c_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 12 [1/1] (1.00ns)   --->   "%b_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %b)"   --->   Operation 12 'read' 'b_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 13 [1/1] (1.00ns)   --->   "%a_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %a)"   --->   Operation 13 'read' 'a_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%c5 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %c_read, i32 1, i32 31)"   --->   Operation 14 'partselect' 'c5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%b3 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %b_read, i32 1, i32 31)"   --->   Operation 15 'partselect' 'b3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%a1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %a_read, i32 1, i32 31)"   --->   Operation 16 'partselect' 'a1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (3.25ns)   --->   "%A_buffer_0 = alloca [2400 x i16], align 2" [DWT/DWT_Accel.c:5]   --->   Operation 17 'alloca' 'A_buffer_0' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 18 [1/1] (3.25ns)   --->   "%A_buffer_1 = alloca [2400 x i16], align 2" [DWT/DWT_Accel.c:5]   --->   Operation 18 'alloca' 'A_buffer_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 19 [1/1] (3.25ns)   --->   "%A_buffer_2 = alloca [2400 x i16], align 2" [DWT/DWT_Accel.c:5]   --->   Operation 19 'alloca' 'A_buffer_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 20 [1/1] (3.25ns)   --->   "%A_buffer_3 = alloca [2400 x i16], align 2" [DWT/DWT_Accel.c:5]   --->   Operation 20 'alloca' 'A_buffer_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 21 [1/1] (3.25ns)   --->   "%A_buffer_4 = alloca [2400 x i16], align 2" [DWT/DWT_Accel.c:5]   --->   Operation 21 'alloca' 'A_buffer_4' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 22 [1/1] (3.25ns)   --->   "%A_buffer_5 = alloca [2400 x i16], align 2" [DWT/DWT_Accel.c:5]   --->   Operation 22 'alloca' 'A_buffer_5' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 23 [1/1] (3.25ns)   --->   "%A_buffer_6 = alloca [2400 x i16], align 2" [DWT/DWT_Accel.c:5]   --->   Operation 23 'alloca' 'A_buffer_6' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 24 [1/1] (3.25ns)   --->   "%A_buffer_7 = alloca [2400 x i16], align 2" [DWT/DWT_Accel.c:5]   --->   Operation 24 'alloca' 'A_buffer_7' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 25 [1/1] (3.25ns)   --->   "%B_buffer_0 = alloca [2400 x i16], align 2" [DWT/DWT_Accel.c:6]   --->   Operation 25 'alloca' 'B_buffer_0' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 26 [1/1] (3.25ns)   --->   "%B_buffer_1 = alloca [2400 x i16], align 2" [DWT/DWT_Accel.c:6]   --->   Operation 26 'alloca' 'B_buffer_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 27 [1/1] (3.25ns)   --->   "%B_buffer_2 = alloca [2400 x i16], align 2" [DWT/DWT_Accel.c:6]   --->   Operation 27 'alloca' 'B_buffer_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 28 [1/1] (3.25ns)   --->   "%B_buffer_3 = alloca [2400 x i16], align 2" [DWT/DWT_Accel.c:6]   --->   Operation 28 'alloca' 'B_buffer_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 29 [1/1] (3.25ns)   --->   "%B_buffer_4 = alloca [2400 x i16], align 2" [DWT/DWT_Accel.c:6]   --->   Operation 29 'alloca' 'B_buffer_4' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 30 [1/1] (3.25ns)   --->   "%B_buffer_5 = alloca [2400 x i16], align 2" [DWT/DWT_Accel.c:6]   --->   Operation 30 'alloca' 'B_buffer_5' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 31 [1/1] (3.25ns)   --->   "%B_buffer_6 = alloca [2400 x i16], align 2" [DWT/DWT_Accel.c:6]   --->   Operation 31 'alloca' 'B_buffer_6' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 32 [1/1] (3.25ns)   --->   "%B_buffer_7 = alloca [2400 x i16], align 2" [DWT/DWT_Accel.c:6]   --->   Operation 32 'alloca' 'B_buffer_7' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 33 [1/1] (3.25ns)   --->   "%C_buffer_0 = alloca [2400 x i16], align 2" [DWT/DWT_Accel.c:7]   --->   Operation 33 'alloca' 'C_buffer_0' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 34 [1/1] (3.25ns)   --->   "%C_buffer_1 = alloca [2400 x i16], align 2" [DWT/DWT_Accel.c:7]   --->   Operation 34 'alloca' 'C_buffer_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 35 [1/1] (3.25ns)   --->   "%C_buffer_2 = alloca [2400 x i16], align 2" [DWT/DWT_Accel.c:7]   --->   Operation 35 'alloca' 'C_buffer_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 36 [1/1] (3.25ns)   --->   "%C_buffer_3 = alloca [2400 x i16], align 2" [DWT/DWT_Accel.c:7]   --->   Operation 36 'alloca' 'C_buffer_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 37 [1/1] (3.25ns)   --->   "%C_buffer_4 = alloca [2400 x i16], align 2" [DWT/DWT_Accel.c:7]   --->   Operation 37 'alloca' 'C_buffer_4' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 38 [1/1] (3.25ns)   --->   "%C_buffer_5 = alloca [2400 x i16], align 2" [DWT/DWT_Accel.c:7]   --->   Operation 38 'alloca' 'C_buffer_5' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 39 [1/1] (3.25ns)   --->   "%C_buffer_6 = alloca [2400 x i16], align 2" [DWT/DWT_Accel.c:7]   --->   Operation 39 'alloca' 'C_buffer_6' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 40 [1/1] (3.25ns)   --->   "%C_buffer_7 = alloca [2400 x i16], align 2" [DWT/DWT_Accel.c:7]   --->   Operation 40 'alloca' 'C_buffer_7' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 41 [2/2] (0.00ns)   --->   "call fastcc void @read_color(i16* %DATA_A, i31 %a1, [2400 x i16]* nocapture %A_buffer_0, [2400 x i16]* nocapture %A_buffer_1, [2400 x i16]* nocapture %A_buffer_2, [2400 x i16]* nocapture %A_buffer_3, [2400 x i16]* nocapture %A_buffer_4, [2400 x i16]* nocapture %A_buffer_5, [2400 x i16]* nocapture %A_buffer_6, [2400 x i16]* nocapture %A_buffer_7)" [DWT/DWT_Accel.c:12]   --->   Operation 41 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 42 [2/2] (0.00ns)   --->   "call fastcc void @read_IR(i16* %DATA_B, i31 %b3, [2400 x i16]* nocapture %B_buffer_0, [2400 x i16]* nocapture %B_buffer_1, [2400 x i16]* nocapture %B_buffer_2, [2400 x i16]* nocapture %B_buffer_3, [2400 x i16]* nocapture %B_buffer_4, [2400 x i16]* nocapture %B_buffer_5, [2400 x i16]* nocapture %B_buffer_6, [2400 x i16]* nocapture %B_buffer_7)" [DWT/DWT_Accel.c:13]   --->   Operation 42 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 43 [1/2] (0.00ns)   --->   "call fastcc void @read_color(i16* %DATA_A, i31 %a1, [2400 x i16]* nocapture %A_buffer_0, [2400 x i16]* nocapture %A_buffer_1, [2400 x i16]* nocapture %A_buffer_2, [2400 x i16]* nocapture %A_buffer_3, [2400 x i16]* nocapture %A_buffer_4, [2400 x i16]* nocapture %A_buffer_5, [2400 x i16]* nocapture %A_buffer_6, [2400 x i16]* nocapture %A_buffer_7)" [DWT/DWT_Accel.c:12]   --->   Operation 43 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 44 [1/2] (0.00ns)   --->   "call fastcc void @read_IR(i16* %DATA_B, i31 %b3, [2400 x i16]* nocapture %B_buffer_0, [2400 x i16]* nocapture %B_buffer_1, [2400 x i16]* nocapture %B_buffer_2, [2400 x i16]* nocapture %B_buffer_3, [2400 x i16]* nocapture %B_buffer_4, [2400 x i16]* nocapture %B_buffer_5, [2400 x i16]* nocapture %B_buffer_6, [2400 x i16]* nocapture %B_buffer_7)" [DWT/DWT_Accel.c:13]   --->   Operation 44 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 45 [2/2] (0.00ns)   --->   "call fastcc void @DWT_color([2400 x i16]* %A_buffer_0, [2400 x i16]* %A_buffer_1, [2400 x i16]* %A_buffer_2, [2400 x i16]* %A_buffer_3, [2400 x i16]* %A_buffer_4, [2400 x i16]* %A_buffer_5, [2400 x i16]* %A_buffer_6, [2400 x i16]* %A_buffer_7) nounwind" [DWT/DWT_Accel.c:14]   --->   Operation 45 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 46 [2/2] (0.00ns)   --->   "call fastcc void @DWT_IR([2400 x i16]* %B_buffer_0, [2400 x i16]* %B_buffer_1, [2400 x i16]* %B_buffer_2, [2400 x i16]* %B_buffer_3, [2400 x i16]* %B_buffer_4, [2400 x i16]* %B_buffer_5, [2400 x i16]* %B_buffer_6, [2400 x i16]* %B_buffer_7) nounwind" [DWT/DWT_Accel.c:15]   --->   Operation 46 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 47 [1/2] (0.00ns)   --->   "call fastcc void @DWT_color([2400 x i16]* %A_buffer_0, [2400 x i16]* %A_buffer_1, [2400 x i16]* %A_buffer_2, [2400 x i16]* %A_buffer_3, [2400 x i16]* %A_buffer_4, [2400 x i16]* %A_buffer_5, [2400 x i16]* %A_buffer_6, [2400 x i16]* %A_buffer_7) nounwind" [DWT/DWT_Accel.c:14]   --->   Operation 47 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 48 [1/2] (0.00ns)   --->   "call fastcc void @DWT_IR([2400 x i16]* %B_buffer_0, [2400 x i16]* %B_buffer_1, [2400 x i16]* %B_buffer_2, [2400 x i16]* %B_buffer_3, [2400 x i16]* %B_buffer_4, [2400 x i16]* %B_buffer_5, [2400 x i16]* %B_buffer_6, [2400 x i16]* %B_buffer_7) nounwind" [DWT/DWT_Accel.c:15]   --->   Operation 48 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 49 [2/2] (0.00ns)   --->   "call fastcc void @Filter([2400 x i16]* %A_buffer_0, [2400 x i16]* %A_buffer_1, [2400 x i16]* %A_buffer_2, [2400 x i16]* %A_buffer_3, [2400 x i16]* %A_buffer_4, [2400 x i16]* %A_buffer_5, [2400 x i16]* %A_buffer_6, [2400 x i16]* %A_buffer_7, [2400 x i16]* %B_buffer_0, [2400 x i16]* %B_buffer_1, [2400 x i16]* %B_buffer_2, [2400 x i16]* %B_buffer_3, [2400 x i16]* %B_buffer_4, [2400 x i16]* %B_buffer_5, [2400 x i16]* %B_buffer_6, [2400 x i16]* %B_buffer_7, [2400 x i16]* %C_buffer_0, [2400 x i16]* %C_buffer_1, [2400 x i16]* %C_buffer_2, [2400 x i16]* %C_buffer_3, [2400 x i16]* %C_buffer_4, [2400 x i16]* %C_buffer_5, [2400 x i16]* %C_buffer_6, [2400 x i16]* %C_buffer_7) nounwind" [DWT/DWT_Accel.c:16]   --->   Operation 49 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 50 [1/2] (0.00ns)   --->   "call fastcc void @Filter([2400 x i16]* %A_buffer_0, [2400 x i16]* %A_buffer_1, [2400 x i16]* %A_buffer_2, [2400 x i16]* %A_buffer_3, [2400 x i16]* %A_buffer_4, [2400 x i16]* %A_buffer_5, [2400 x i16]* %A_buffer_6, [2400 x i16]* %A_buffer_7, [2400 x i16]* %B_buffer_0, [2400 x i16]* %B_buffer_1, [2400 x i16]* %B_buffer_2, [2400 x i16]* %B_buffer_3, [2400 x i16]* %B_buffer_4, [2400 x i16]* %B_buffer_5, [2400 x i16]* %B_buffer_6, [2400 x i16]* %B_buffer_7, [2400 x i16]* %C_buffer_0, [2400 x i16]* %C_buffer_1, [2400 x i16]* %C_buffer_2, [2400 x i16]* %C_buffer_3, [2400 x i16]* %C_buffer_4, [2400 x i16]* %C_buffer_5, [2400 x i16]* %C_buffer_6, [2400 x i16]* %C_buffer_7) nounwind" [DWT/DWT_Accel.c:16]   --->   Operation 50 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 51 [2/2] (0.00ns)   --->   "call fastcc void @IDWT([2400 x i16]* %C_buffer_0, [2400 x i16]* %C_buffer_1, [2400 x i16]* %C_buffer_2, [2400 x i16]* %C_buffer_3, [2400 x i16]* %C_buffer_4, [2400 x i16]* %C_buffer_5, [2400 x i16]* %C_buffer_6, [2400 x i16]* %C_buffer_7) nounwind" [DWT/DWT_Accel.c:17]   --->   Operation 51 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 52 [1/2] (0.00ns)   --->   "call fastcc void @IDWT([2400 x i16]* %C_buffer_0, [2400 x i16]* %C_buffer_1, [2400 x i16]* %C_buffer_2, [2400 x i16]* %C_buffer_3, [2400 x i16]* %C_buffer_4, [2400 x i16]* %C_buffer_5, [2400 x i16]* %C_buffer_6, [2400 x i16]* %C_buffer_7) nounwind" [DWT/DWT_Accel.c:17]   --->   Operation 52 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 53 [2/2] (0.00ns)   --->   "call fastcc void @write_image([2400 x i16]* nocapture %C_buffer_0, [2400 x i16]* nocapture %C_buffer_1, [2400 x i16]* nocapture %C_buffer_2, [2400 x i16]* nocapture %C_buffer_3, [2400 x i16]* nocapture %C_buffer_4, [2400 x i16]* nocapture %C_buffer_5, [2400 x i16]* nocapture %C_buffer_6, [2400 x i16]* nocapture %C_buffer_7, i16* %DATA_C, i31 %c5)" [DWT/DWT_Accel.c:18]   --->   Operation 53 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 54 [2/2] (0.00ns)   --->   "ret void" [DWT/DWT_Accel.c:19]   --->   Operation 54 'ret' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %DATA_C), !map !35"   --->   Operation 55 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %DATA_B), !map !43"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %DATA_A), !map !47"   --->   Operation 57 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @DWT_Accel_str) nounwind"   --->   Operation 58 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %DATA_A, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 19200, [7 x i8]* @p_str3, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [DWT/DWT_Accel.c:8]   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %a, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 19200, [1 x i8]* @bundle, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [DWT/DWT_Accel.c:8]   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %DATA_B, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 19200, [7 x i8]* @p_str5, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [DWT/DWT_Accel.c:9]   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %b, [10 x i8]* @mode16, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 19200, [1 x i8]* @bundle17, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [DWT/DWT_Accel.c:9]   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %DATA_C, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 19200, [7 x i8]* @p_str6, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [DWT/DWT_Accel.c:10]   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %c, [10 x i8]* @mode18, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 19200, [1 x i8]* @bundle19, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [DWT/DWT_Accel.c:10]   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str7, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [4 x i8]* @p_str8, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [DWT/DWT_Accel.c:11]   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 66 [1/2] (0.00ns)   --->   "call fastcc void @write_image([2400 x i16]* nocapture %C_buffer_0, [2400 x i16]* nocapture %C_buffer_1, [2400 x i16]* nocapture %C_buffer_2, [2400 x i16]* nocapture %C_buffer_3, [2400 x i16]* nocapture %C_buffer_4, [2400 x i16]* nocapture %C_buffer_5, [2400 x i16]* nocapture %C_buffer_6, [2400 x i16]* nocapture %C_buffer_7, i16* %DATA_C, i31 %c5)" [DWT/DWT_Accel.c:18]   --->   Operation 66 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 67 [1/2] (0.00ns)   --->   "ret void" [DWT/DWT_Accel.c:19]   --->   Operation 67 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 0; IO mode=ap_ctrl_hs:ce=0
Port [ DATA_A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ DATA_B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ DATA_C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c_read             (read         ) [ 00000000000]
b_read             (read         ) [ 00000000000]
a_read             (read         ) [ 00000000000]
c5                 (partselect   ) [ 00111111111]
b3                 (partselect   ) [ 00100000000]
a1                 (partselect   ) [ 00100000000]
A_buffer_0         (alloca       ) [ 00111110000]
A_buffer_1         (alloca       ) [ 00111110000]
A_buffer_2         (alloca       ) [ 00111110000]
A_buffer_3         (alloca       ) [ 00111110000]
A_buffer_4         (alloca       ) [ 00111110000]
A_buffer_5         (alloca       ) [ 00111110000]
A_buffer_6         (alloca       ) [ 00111110000]
A_buffer_7         (alloca       ) [ 00111110000]
B_buffer_0         (alloca       ) [ 00111110000]
B_buffer_1         (alloca       ) [ 00111110000]
B_buffer_2         (alloca       ) [ 00111110000]
B_buffer_3         (alloca       ) [ 00111110000]
B_buffer_4         (alloca       ) [ 00111110000]
B_buffer_5         (alloca       ) [ 00111110000]
B_buffer_6         (alloca       ) [ 00111110000]
B_buffer_7         (alloca       ) [ 00111110000]
C_buffer_0         (alloca       ) [ 00111111111]
C_buffer_1         (alloca       ) [ 00111111111]
C_buffer_2         (alloca       ) [ 00111111111]
C_buffer_3         (alloca       ) [ 00111111111]
C_buffer_4         (alloca       ) [ 00111111111]
C_buffer_5         (alloca       ) [ 00111111111]
C_buffer_6         (alloca       ) [ 00111111111]
C_buffer_7         (alloca       ) [ 00111111111]
call_ln12          (call         ) [ 00000000000]
call_ln13          (call         ) [ 00000000000]
call_ln14          (call         ) [ 00000000000]
call_ln15          (call         ) [ 00000000000]
call_ln16          (call         ) [ 00000000000]
call_ln17          (call         ) [ 00000000000]
specbitsmap_ln0    (specbitsmap  ) [ 00000000000]
specbitsmap_ln0    (specbitsmap  ) [ 00000000000]
specbitsmap_ln0    (specbitsmap  ) [ 00000000000]
spectopmodule_ln0  (spectopmodule) [ 00000000000]
specinterface_ln8  (specinterface) [ 00000000000]
specinterface_ln8  (specinterface) [ 00000000000]
specinterface_ln9  (specinterface) [ 00000000000]
specinterface_ln9  (specinterface) [ 00000000000]
specinterface_ln10 (specinterface) [ 00000000000]
specinterface_ln10 (specinterface) [ 00000000000]
specinterface_ln11 (specinterface) [ 00000000000]
call_ln18          (call         ) [ 00000000000]
ret_ln19           (ret          ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="DATA_A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DATA_A"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="DATA_B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DATA_B"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="DATA_C">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DATA_C"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="a">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="b">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="c">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_color"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_IR"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DWT_color"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DWT_IR"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Filter"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IDWT"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_image"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="DWT_Accel_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode16"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle17"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode18"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle19"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="A_buffer_0_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_buffer_0/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="A_buffer_1_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_buffer_1/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="A_buffer_2_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_buffer_2/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="A_buffer_3_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_buffer_3/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="A_buffer_4_alloca_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_buffer_4/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="A_buffer_5_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_buffer_5/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="A_buffer_6_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_buffer_6/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="A_buffer_7_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_buffer_7/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="B_buffer_0_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_buffer_0/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="B_buffer_1_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_buffer_1/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="B_buffer_2_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_buffer_2/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="B_buffer_3_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_buffer_3/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="B_buffer_4_alloca_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_buffer_4/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="B_buffer_5_alloca_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_buffer_5/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="B_buffer_6_alloca_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_buffer_6/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="B_buffer_7_alloca_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_buffer_7/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="C_buffer_0_alloca_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_buffer_0/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="C_buffer_1_alloca_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_buffer_1/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="C_buffer_2_alloca_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_buffer_2/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="C_buffer_3_alloca_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_buffer_3/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="C_buffer_4_alloca_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_buffer_4/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="C_buffer_5_alloca_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_buffer_5/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="C_buffer_6_alloca_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_buffer_6/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="C_buffer_7_alloca_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_buffer_7/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="c_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="b_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="a_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_IDWT_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="0" slack="0"/>
<pin id="194" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="196" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="197" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="198" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="199" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="200" dir="0" index="7" bw="16" slack="2147483647"/>
<pin id="201" dir="0" index="8" bw="16" slack="2147483647"/>
<pin id="202" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln17/7 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_DWT_color_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="0" slack="0"/>
<pin id="206" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="208" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="209" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="210" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="211" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="212" dir="0" index="7" bw="16" slack="2147483647"/>
<pin id="213" dir="0" index="8" bw="16" slack="2147483647"/>
<pin id="214" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln14/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_DWT_IR_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="0" slack="0"/>
<pin id="218" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="220" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="221" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="222" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="223" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="224" dir="0" index="7" bw="16" slack="2147483647"/>
<pin id="225" dir="0" index="8" bw="16" slack="2147483647"/>
<pin id="226" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln15/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_Filter_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="0" slack="0"/>
<pin id="230" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="232" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="233" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="234" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="235" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="236" dir="0" index="7" bw="16" slack="2147483647"/>
<pin id="237" dir="0" index="8" bw="16" slack="2147483647"/>
<pin id="238" dir="0" index="9" bw="16" slack="2147483647"/>
<pin id="239" dir="0" index="10" bw="16" slack="2147483647"/>
<pin id="240" dir="0" index="11" bw="16" slack="2147483647"/>
<pin id="241" dir="0" index="12" bw="16" slack="2147483647"/>
<pin id="242" dir="0" index="13" bw="16" slack="2147483647"/>
<pin id="243" dir="0" index="14" bw="16" slack="2147483647"/>
<pin id="244" dir="0" index="15" bw="16" slack="2147483647"/>
<pin id="245" dir="0" index="16" bw="16" slack="2147483647"/>
<pin id="246" dir="0" index="17" bw="16" slack="2147483647"/>
<pin id="247" dir="0" index="18" bw="16" slack="2147483647"/>
<pin id="248" dir="0" index="19" bw="16" slack="2147483647"/>
<pin id="249" dir="0" index="20" bw="16" slack="2147483647"/>
<pin id="250" dir="0" index="21" bw="16" slack="2147483647"/>
<pin id="251" dir="0" index="22" bw="16" slack="2147483647"/>
<pin id="252" dir="0" index="23" bw="16" slack="2147483647"/>
<pin id="253" dir="0" index="24" bw="16" slack="2147483647"/>
<pin id="254" dir="1" index="25" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln16/5 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_write_image_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="0" slack="0"/>
<pin id="258" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="260" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="261" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="262" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="263" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="264" dir="0" index="7" bw="16" slack="2147483647"/>
<pin id="265" dir="0" index="8" bw="16" slack="2147483647"/>
<pin id="266" dir="0" index="9" bw="16" slack="0"/>
<pin id="267" dir="0" index="10" bw="31" slack="8"/>
<pin id="268" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln18/9 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_read_color_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="0" slack="0"/>
<pin id="273" dir="0" index="1" bw="16" slack="0"/>
<pin id="274" dir="0" index="2" bw="31" slack="0"/>
<pin id="275" dir="0" index="3" bw="16" slack="0"/>
<pin id="276" dir="0" index="4" bw="16" slack="0"/>
<pin id="277" dir="0" index="5" bw="16" slack="0"/>
<pin id="278" dir="0" index="6" bw="16" slack="0"/>
<pin id="279" dir="0" index="7" bw="16" slack="0"/>
<pin id="280" dir="0" index="8" bw="16" slack="0"/>
<pin id="281" dir="0" index="9" bw="16" slack="0"/>
<pin id="282" dir="0" index="10" bw="16" slack="0"/>
<pin id="283" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln12/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_read_IR_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="0" slack="0"/>
<pin id="296" dir="0" index="1" bw="16" slack="0"/>
<pin id="297" dir="0" index="2" bw="31" slack="0"/>
<pin id="298" dir="0" index="3" bw="16" slack="0"/>
<pin id="299" dir="0" index="4" bw="16" slack="0"/>
<pin id="300" dir="0" index="5" bw="16" slack="0"/>
<pin id="301" dir="0" index="6" bw="16" slack="0"/>
<pin id="302" dir="0" index="7" bw="16" slack="0"/>
<pin id="303" dir="0" index="8" bw="16" slack="0"/>
<pin id="304" dir="0" index="9" bw="16" slack="0"/>
<pin id="305" dir="0" index="10" bw="16" slack="0"/>
<pin id="306" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln13/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="c5_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="31" slack="0"/>
<pin id="319" dir="0" index="1" bw="32" slack="0"/>
<pin id="320" dir="0" index="2" bw="1" slack="0"/>
<pin id="321" dir="0" index="3" bw="6" slack="0"/>
<pin id="322" dir="1" index="4" bw="31" slack="8"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="c5/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="b3_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="31" slack="0"/>
<pin id="329" dir="0" index="1" bw="32" slack="0"/>
<pin id="330" dir="0" index="2" bw="1" slack="0"/>
<pin id="331" dir="0" index="3" bw="6" slack="0"/>
<pin id="332" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="b3/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="a1_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="31" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="0"/>
<pin id="341" dir="0" index="2" bw="1" slack="0"/>
<pin id="342" dir="0" index="3" bw="6" slack="0"/>
<pin id="343" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a1/1 "/>
</bind>
</comp>

<comp id="349" class="1005" name="c5_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="31" slack="8"/>
<pin id="351" dir="1" index="1" bw="31" slack="8"/>
</pin_list>
<bind>
<opset="c5 "/>
</bind>
</comp>

<comp id="354" class="1005" name="b3_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="31" slack="1"/>
<pin id="356" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="b3 "/>
</bind>
</comp>

<comp id="359" class="1005" name="a1_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="31" slack="1"/>
<pin id="361" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="a1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="20" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="20" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="20" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="20" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="20" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="20" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="20" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="20" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="20" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="20" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="20" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="20" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="20" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="20" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="20" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="20" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="20" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="20" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="20" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="20" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="20" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="20" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="20" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="20" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="12" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="10" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="12" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="8" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="12" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="6" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="203"><net_src comp="32" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="215"><net_src comp="26" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="227"><net_src comp="28" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="255"><net_src comp="30" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="269"><net_src comp="34" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="270"><net_src comp="4" pin="0"/><net_sink comp="256" pin=9"/></net>

<net id="284"><net_src comp="22" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="285"><net_src comp="0" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="286"><net_src comp="78" pin="1"/><net_sink comp="271" pin=3"/></net>

<net id="287"><net_src comp="82" pin="1"/><net_sink comp="271" pin=4"/></net>

<net id="288"><net_src comp="86" pin="1"/><net_sink comp="271" pin=5"/></net>

<net id="289"><net_src comp="90" pin="1"/><net_sink comp="271" pin=6"/></net>

<net id="290"><net_src comp="94" pin="1"/><net_sink comp="271" pin=7"/></net>

<net id="291"><net_src comp="98" pin="1"/><net_sink comp="271" pin=8"/></net>

<net id="292"><net_src comp="102" pin="1"/><net_sink comp="271" pin=9"/></net>

<net id="293"><net_src comp="106" pin="1"/><net_sink comp="271" pin=10"/></net>

<net id="307"><net_src comp="24" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="308"><net_src comp="2" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="309"><net_src comp="110" pin="1"/><net_sink comp="294" pin=3"/></net>

<net id="310"><net_src comp="114" pin="1"/><net_sink comp="294" pin=4"/></net>

<net id="311"><net_src comp="118" pin="1"/><net_sink comp="294" pin=5"/></net>

<net id="312"><net_src comp="122" pin="1"/><net_sink comp="294" pin=6"/></net>

<net id="313"><net_src comp="126" pin="1"/><net_sink comp="294" pin=7"/></net>

<net id="314"><net_src comp="130" pin="1"/><net_sink comp="294" pin=8"/></net>

<net id="315"><net_src comp="134" pin="1"/><net_sink comp="294" pin=9"/></net>

<net id="316"><net_src comp="138" pin="1"/><net_sink comp="294" pin=10"/></net>

<net id="323"><net_src comp="14" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="174" pin="2"/><net_sink comp="317" pin=1"/></net>

<net id="325"><net_src comp="16" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="326"><net_src comp="18" pin="0"/><net_sink comp="317" pin=3"/></net>

<net id="333"><net_src comp="14" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="180" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="335"><net_src comp="16" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="336"><net_src comp="18" pin="0"/><net_sink comp="327" pin=3"/></net>

<net id="337"><net_src comp="327" pin="4"/><net_sink comp="294" pin=2"/></net>

<net id="344"><net_src comp="14" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="186" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="346"><net_src comp="16" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="347"><net_src comp="18" pin="0"/><net_sink comp="338" pin=3"/></net>

<net id="348"><net_src comp="338" pin="4"/><net_sink comp="271" pin=2"/></net>

<net id="352"><net_src comp="317" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="256" pin=10"/></net>

<net id="357"><net_src comp="327" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="362"><net_src comp="338" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="271" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: DATA_C | {9 10 }
 - Input state : 
	Port: DWT_Accel : DATA_A | {1 2 }
	Port: DWT_Accel : DATA_B | {1 2 }
	Port: DWT_Accel : a | {1 }
	Port: DWT_Accel : b | {1 }
	Port: DWT_Accel : c | {1 }
  - Chain level:
	State 1
		call_ln12 : 1
		call_ln13 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|---------|---------|---------|
| Operation|     Functional Unit    |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|          |     grp_IDWT_fu_192    |    8    |    50   | 87.9701 |   7437  |   8661  |    0    |
|          |  grp_DWT_color_fu_204  |    6    |    14   | 76.5517 |   5088  |   6436  |    0    |
|          |    grp_DWT_IR_fu_216   |    6    |    14   | 72.8691 |   4286  |   5205  |    0    |
|   call   |    grp_Filter_fu_228   |    0    |    25   |  31.842 |   2731  |   4301  |    0    |
|          | grp_write_image_fu_256 |    0    |    0    |  17.69  |   243   |   260   |    0    |
|          |  grp_read_color_fu_271 |    0    |    0    |  3.538  |   220   |   173   |    0    |
|          |   grp_read_IR_fu_294   |    0    |    0    |  3.538  |   220   |   173   |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|          |   c_read_read_fu_174   |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   |   b_read_read_fu_180   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   a_read_read_fu_186   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|          |        c5_fu_317       |    0    |    0    |    0    |    0    |    0    |    0    |
|partselect|        b3_fu_327       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        a1_fu_338       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                        |    20   |   103   | 293.999 |  20225  |  25209  |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |  URAM  |
+----------+--------+--------+--------+--------+
|A_buffer_0|    4   |    0   |    0   |    0   |
|A_buffer_1|    4   |    0   |    0   |    0   |
|A_buffer_2|    4   |    0   |    0   |    0   |
|A_buffer_3|    4   |    0   |    0   |    0   |
|A_buffer_4|    4   |    0   |    0   |    0   |
|A_buffer_5|    4   |    0   |    0   |    0   |
|A_buffer_6|    4   |    0   |    0   |    0   |
|A_buffer_7|    4   |    0   |    0   |    0   |
|B_buffer_0|    4   |    0   |    0   |    0   |
|B_buffer_1|    4   |    0   |    0   |    0   |
|B_buffer_2|    4   |    0   |    0   |    0   |
|B_buffer_3|    4   |    0   |    0   |    0   |
|B_buffer_4|    4   |    0   |    0   |    0   |
|B_buffer_5|    4   |    0   |    0   |    0   |
|B_buffer_6|    4   |    0   |    0   |    0   |
|B_buffer_7|    4   |    0   |    0   |    0   |
|C_buffer_0|    4   |    0   |    0   |    0   |
|C_buffer_1|    4   |    0   |    0   |    0   |
|C_buffer_2|    4   |    0   |    0   |    0   |
|C_buffer_3|    4   |    0   |    0   |    0   |
|C_buffer_4|    4   |    0   |    0   |    0   |
|C_buffer_5|    4   |    0   |    0   |    0   |
|C_buffer_6|    4   |    0   |    0   |    0   |
|C_buffer_7|    4   |    0   |    0   |    0   |
+----------+--------+--------+--------+--------+
|   Total  |   96   |    0   |    0   |    0   |
+----------+--------+--------+--------+--------+

* Register list:
+----------+--------+
|          |   FF   |
+----------+--------+
|a1_reg_359|   31   |
|b3_reg_354|   31   |
|c5_reg_349|   31   |
+----------+--------+
|   Total  |   93   |
+----------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
| grp_read_color_fu_271 |  p2  |   2  |  31  |   62   ||    9    |
|   grp_read_IR_fu_294  |  p2  |   2  |  31  |   62   ||    9    |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |   124  ||  3.538  ||    18   |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   20   |   103  |   293  |  20225 |  25209 |    0   |
|   Memory  |   96   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    3   |    -   |   18   |    -   |
|  Register |    -   |    -   |    -   |   93   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   116  |   103  |   297  |  20318 |  25227 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
