EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 1
Title "Diodes"
Date "2021-08-04"
Rev "1.0"
Comp "SISSA"
Comment1 "Erik ZORZIN"
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L Device:D D1
U 1 1 610A513E
P 3150 2500
F 0 "D1" H 3150 2283 50  0000 C CNN
F 1 "1N4007" H 3150 2374 50  0000 C CNN
F 2 "Diode_THT:D_DO-15_P12.70mm_Horizontal" H 3150 2500 50  0001 C CNN
F 3 "~" H 3150 2500 50  0001 C CNN
F 4 "D" H 3150 2500 50  0001 C CNN "Spice_Primitive"
F 5 "DI_1N4007" H 3150 2500 50  0001 C CNN "Spice_Model"
F 6 "Y" H 3150 2500 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "1N4007.lib" H 3150 2500 50  0001 C CNN "Spice_Lib_File"
F 8 "2 1" H 3150 2500 50  0001 C CNN "Spice_Node_Sequence"
	1    3150 2500
	-1   0    0    1   
$EndComp
$Comp
L Device:D D2
U 1 1 610A5950
P 3150 4500
F 0 "D2" H 3150 4717 50  0000 C CNN
F 1 "1N4007" H 3150 4626 50  0000 C CNN
F 2 "Diode_THT:D_DO-15_P12.70mm_Horizontal" H 3150 4500 50  0001 C CNN
F 3 "~" H 3150 4500 50  0001 C CNN
F 4 "D" H 3150 4500 50  0001 C CNN "Spice_Primitive"
F 5 "DI_1N4007" H 3150 4500 50  0001 C CNN "Spice_Model"
F 6 "Y" H 3150 4500 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "1N4007.lib" H 3150 4500 50  0001 C CNN "Spice_Lib_File"
F 8 "2 1" H 3150 4500 50  0001 C CNN "Spice_Node_Sequence"
	1    3150 4500
	1    0    0    -1  
$EndComp
$Comp
L Device:D D4
U 1 1 610A5D6A
P 6850 4400
F 0 "D4" V 6804 4480 50  0000 L CNN
F 1 "1N4007" V 6895 4480 50  0000 L CNN
F 2 "Diode_THT:D_DO-15_P12.70mm_Horizontal" H 6850 4400 50  0001 C CNN
F 3 "~" H 6850 4400 50  0001 C CNN
F 4 "D" H 6850 4400 50  0001 C CNN "Spice_Primitive"
F 5 "DI_1N4007" H 6850 4400 50  0001 C CNN "Spice_Model"
F 6 "Y" H 6850 4400 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "1N4007.lib" H 6850 4400 50  0001 C CNN "Spice_Lib_File"
F 8 "2 1" H 6850 4400 50  0001 C CNN "Spice_Node_Sequence"
	1    6850 4400
	0    1    1    0   
$EndComp
$Comp
L Device:D D6
U 1 1 610A6085
P 7350 4400
F 0 "D6" V 7304 4480 50  0000 L CNN
F 1 "1N4007" V 7395 4480 50  0000 L CNN
F 2 "Diode_THT:D_DO-15_P12.70mm_Horizontal" H 7350 4400 50  0001 C CNN
F 3 "~" H 7350 4400 50  0001 C CNN
F 4 "D" H 7350 4400 50  0001 C CNN "Spice_Primitive"
F 5 "DI_1N4007" H 7350 4400 50  0001 C CNN "Spice_Model"
F 6 "Y" H 7350 4400 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "1N4007.lib" H 7350 4400 50  0001 C CNN "Spice_Lib_File"
F 8 "2 1" H 7350 4400 50  0001 C CNN "Spice_Node_Sequence"
	1    7350 4400
	0    1    1    0   
$EndComp
$Comp
L Device:D D5
U 1 1 610A6485
P 6850 5250
F 0 "D5" V 6804 5330 50  0000 L CNN
F 1 "1N4007" V 6895 5330 50  0000 L CNN
F 2 "Diode_THT:D_DO-15_P12.70mm_Horizontal" H 6850 5250 50  0001 C CNN
F 3 "~" H 6850 5250 50  0001 C CNN
F 4 "D" H 6850 5250 50  0001 C CNN "Spice_Primitive"
F 5 "DI_1N4007" H 6850 5250 50  0001 C CNN "Spice_Model"
F 6 "Y" H 6850 5250 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "1N4007.lib" H 6850 5250 50  0001 C CNN "Spice_Lib_File"
F 8 "2 1" H 6850 5250 50  0001 C CNN "Spice_Node_Sequence"
	1    6850 5250
	0    1    1    0   
$EndComp
$Comp
L Device:D D7
U 1 1 610A6A70
P 7350 5250
F 0 "D7" V 7304 5330 50  0000 L CNN
F 1 "1N4007" V 7395 5330 50  0000 L CNN
F 2 "Diode_THT:D_DO-15_P12.70mm_Horizontal" H 7350 5250 50  0001 C CNN
F 3 "~" H 7350 5250 50  0001 C CNN
F 4 "D" H 7350 5250 50  0001 C CNN "Spice_Primitive"
F 5 "DI_1N4007" H 7350 5250 50  0001 C CNN "Spice_Model"
F 6 "Y" H 7350 5250 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "1N4007.lib" H 7350 5250 50  0001 C CNN "Spice_Lib_File"
F 8 "2 1" H 7350 5250 50  0001 C CNN "Spice_Node_Sequence"
	1    7350 5250
	0    1    1    0   
$EndComp
$Comp
L Simulation_SPICE:VSIN V1
U 1 1 610A76B1
P 2500 2750
F 0 "V1" H 2630 2841 50  0000 L CNN
F 1 "VSIN" H 2630 2750 50  0000 L CNN
F 2 "TerminalBlock:TerminalBlock_bornier-2_P5.08mm" H 2500 2750 50  0001 C CNN
F 3 "~" H 2500 2750 50  0001 C CNN
F 4 "Y" H 2500 2750 50  0001 L CNN "Spice_Netlist_Enabled"
F 5 "V" H 2500 2750 50  0001 L CNN "Spice_Primitive"
F 6 "sin(0 12 50)" H 2630 2659 50  0000 L CNN "Spice_Model"
	1    2500 2750
	1    0    0    -1  
$EndComp
$Comp
L Simulation_SPICE:VSIN V2
U 1 1 610A7F0A
P 2500 4750
F 0 "V2" H 2630 4841 50  0000 L CNN
F 1 "VSIN" H 2630 4750 50  0000 L CNN
F 2 "TerminalBlock:TerminalBlock_bornier-2_P5.08mm" H 2500 4750 50  0001 C CNN
F 3 "~" H 2500 4750 50  0001 C CNN
F 4 "Y" H 2500 4750 50  0001 L CNN "Spice_Netlist_Enabled"
F 5 "V" H 2500 4750 50  0001 L CNN "Spice_Primitive"
F 6 "sin(0 12 50)" H 2630 4659 50  0000 L CNN "Spice_Model"
	1    2500 4750
	1    0    0    -1  
$EndComp
$Comp
L Simulation_SPICE:VSIN V4
U 1 1 610A8CD4
P 6000 4850
F 0 "V4" H 6130 4941 50  0000 L CNN
F 1 "VSIN" H 6130 4850 50  0000 L CNN
F 2 "TerminalBlock:TerminalBlock_bornier-2_P5.08mm" H 6000 4850 50  0001 C CNN
F 3 "~" H 6000 4850 50  0001 C CNN
F 4 "Y" H 6000 4850 50  0001 L CNN "Spice_Netlist_Enabled"
F 5 "V" H 6000 4850 50  0001 L CNN "Spice_Primitive"
F 6 "sin(0 12 50)" H 6130 4759 50  0000 L CNN "Spice_Model"
	1    6000 4850
	1    0    0    -1  
$EndComp
$Comp
L Device:R_US R1
U 1 1 610AB2BD
P 3750 2750
F 0 "R1" H 3818 2796 50  0000 L CNN
F 1 "1k" H 3818 2705 50  0000 L CNN
F 2 "Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal" V 3790 2740 50  0001 C CNN
F 3 "~" H 3750 2750 50  0001 C CNN
	1    3750 2750
	1    0    0    -1  
$EndComp
Wire Wire Line
	2500 2500 3000 2500
Wire Wire Line
	3300 2500 3750 2500
Wire Wire Line
	3750 2500 3750 2600
Wire Wire Line
	2500 3000 3150 3000
Wire Wire Line
	3750 3000 3750 2900
$Comp
L Device:R_US R2
U 1 1 610AD2ED
P 3750 4750
F 0 "R2" H 3818 4796 50  0000 L CNN
F 1 "1k" H 3818 4705 50  0000 L CNN
F 2 "Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal" V 3790 4740 50  0001 C CNN
F 3 "~" H 3750 4750 50  0001 C CNN
	1    3750 4750
	1    0    0    -1  
$EndComp
Wire Wire Line
	2500 4550 2500 4500
Wire Wire Line
	2500 4500 3000 4500
Wire Wire Line
	3300 4500 3750 4500
Wire Wire Line
	3750 4500 3750 4600
Wire Wire Line
	2500 4950 2500 5000
Wire Wire Line
	2500 5000 3150 5000
Wire Wire Line
	3750 5000 3750 4900
Wire Wire Line
	6850 4550 6850 4650
Wire Wire Line
	7350 4550 7350 5050
Connection ~ 6850 4650
Wire Wire Line
	6850 4650 6850 5100
Connection ~ 7350 5050
Wire Wire Line
	7350 5050 7350 5100
$Comp
L power:GND #PWR01
U 1 1 610B9538
P 3150 3000
F 0 "#PWR01" H 3150 2750 50  0001 C CNN
F 1 "GND" H 3155 2827 50  0000 C CNN
F 2 "" H 3150 3000 50  0001 C CNN
F 3 "" H 3150 3000 50  0001 C CNN
	1    3150 3000
	1    0    0    -1  
$EndComp
$Comp
L power:GND #PWR02
U 1 1 610B9E2A
P 3150 5000
F 0 "#PWR02" H 3150 4750 50  0001 C CNN
F 1 "GND" H 3155 4827 50  0000 C CNN
F 2 "" H 3150 5000 50  0001 C CNN
F 3 "" H 3150 5000 50  0001 C CNN
	1    3150 5000
	1    0    0    -1  
$EndComp
Connection ~ 3150 5000
Wire Wire Line
	3150 5000 3750 5000
Connection ~ 3150 3000
Wire Wire Line
	3150 3000 3750 3000
$Comp
L power:GND #PWR04
U 1 1 610BBD7A
P 7900 5400
F 0 "#PWR04" H 7900 5150 50  0001 C CNN
F 1 "GND" H 7905 5227 50  0000 C CNN
F 2 "" H 7900 5400 50  0001 C CNN
F 3 "" H 7900 5400 50  0001 C CNN
	1    7900 5400
	1    0    0    -1  
$EndComp
$Comp
L Device:R_US R4
U 1 1 610C0AB4
P 8150 4650
F 0 "R4" V 8355 4650 50  0000 C CNN
F 1 "47" V 8264 4650 50  0000 C CNN
F 2 "Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal" V 8190 4640 50  0001 C CNN
F 3 "~" H 8150 4650 50  0001 C CNN
	1    8150 4650
	0    -1   -1   0   
$EndComp
$Comp
L Device:R_US R6
U 1 1 610C1B7C
P 9000 4850
F 0 "R6" H 9068 4896 50  0000 L CNN
F 1 "1k" H 9068 4805 50  0000 L CNN
F 2 "Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal" V 9040 4840 50  0001 C CNN
F 3 "~" H 9000 4850 50  0001 C CNN
	1    9000 4850
	1    0    0    -1  
$EndComp
$Comp
L Device:CP C2
U 1 1 610C1B82
P 8500 4850
F 0 "C2" H 8618 4896 50  0000 L CNN
F 1 "100u" H 8618 4805 50  0000 L CNN
F 2 "Capacitor_THT:CP_Radial_D8.0mm_P3.50mm" H 8538 4700 50  0001 C CNN
F 3 "~" H 8500 4850 50  0001 C CNN
	1    8500 4850
	1    0    0    -1  
$EndComp
Wire Wire Line
	8300 4650 8500 4650
Wire Wire Line
	9000 4650 9000 4700
Wire Wire Line
	8500 4700 8500 4650
Connection ~ 8500 4650
Wire Wire Line
	8500 4650 9000 4650
Wire Wire Line
	9000 5000 9000 5050
Wire Wire Line
	9000 5050 8500 5050
Wire Wire Line
	8500 5050 8500 5000
Connection ~ 8500 5050
$Comp
L power:GND #PWR03
U 1 1 610BA624
P 6950 3000
F 0 "#PWR03" H 6950 2750 50  0001 C CNN
F 1 "GND" H 6955 2827 50  0000 C CNN
F 2 "" H 6950 3000 50  0001 C CNN
F 3 "" H 6950 3000 50  0001 C CNN
	1    6950 3000
	1    0    0    -1  
$EndComp
Wire Wire Line
	8500 3000 9000 3000
Connection ~ 8500 3000
Wire Wire Line
	8500 2900 8500 3000
Wire Wire Line
	9000 3000 9000 2900
Wire Wire Line
	6000 3000 6950 3000
Wire Wire Line
	6000 2950 6000 3000
Connection ~ 8500 2500
Wire Wire Line
	9000 2500 9000 2600
Wire Wire Line
	8500 2500 9000 2500
Wire Wire Line
	8500 2500 8500 2600
Wire Wire Line
	8350 2500 8500 2500
Wire Wire Line
	6000 2500 6500 2500
Wire Wire Line
	6000 2550 6000 2500
$Comp
L Device:CP C1
U 1 1 610AF8E8
P 8500 2750
F 0 "C1" H 8618 2796 50  0000 L CNN
F 1 "100u" H 8618 2705 50  0000 L CNN
F 2 "Capacitor_THT:CP_Radial_D8.0mm_P3.50mm" H 8538 2600 50  0001 C CNN
F 3 "~" H 8500 2750 50  0001 C CNN
	1    8500 2750
	1    0    0    -1  
$EndComp
$Comp
L Device:R_US R5
U 1 1 610AF71E
P 9000 2750
F 0 "R5" H 9068 2796 50  0000 L CNN
F 1 "1k" H 9068 2705 50  0000 L CNN
F 2 "Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal" V 9040 2740 50  0001 C CNN
F 3 "~" H 9000 2750 50  0001 C CNN
	1    9000 2750
	1    0    0    -1  
$EndComp
$Comp
L Device:R_US R3
U 1 1 610AEFF7
P 8200 2500
F 0 "R3" V 8405 2500 50  0000 C CNN
F 1 "47" V 8314 2500 50  0000 C CNN
F 2 "Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal" V 8240 2490 50  0001 C CNN
F 3 "~" H 8200 2500 50  0001 C CNN
	1    8200 2500
	0    -1   -1   0   
$EndComp
$Comp
L Simulation_SPICE:VSIN V3
U 1 1 610A8507
P 6000 2750
F 0 "V3" H 6130 2841 50  0000 L CNN
F 1 "VSIN" H 6130 2750 50  0000 L CNN
F 2 "TerminalBlock:TerminalBlock_bornier-2_P5.08mm" H 6000 2750 50  0001 C CNN
F 3 "~" H 6000 2750 50  0001 C CNN
F 4 "Y" H 6000 2750 50  0001 L CNN "Spice_Netlist_Enabled"
F 5 "V" H 6000 2750 50  0001 L CNN "Spice_Primitive"
F 6 "sin(0 12 50)" H 6130 2659 50  0000 L CNN "Spice_Model"
	1    6000 2750
	1    0    0    -1  
$EndComp
$Comp
L Device:D D3
U 1 1 610A70A8
P 6650 2500
F 0 "D3" H 6650 2300 50  0000 C CNN
F 1 "1N4007" H 6650 2400 50  0000 C CNN
F 2 "Diode_THT:D_DO-15_P12.70mm_Horizontal" H 6650 2500 50  0001 C CNN
F 3 "~" H 6650 2500 50  0001 C CNN
F 4 "D" H 6650 2500 50  0001 C CNN "Spice_Primitive"
F 5 "DI_1N4007" H 6650 2500 50  0001 C CNN "Spice_Model"
F 6 "Y" H 6650 2500 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "1N4007.lib" H 6650 2500 50  0001 C CNN "Spice_Lib_File"
F 8 "2 1" H 6650 2500 50  0001 C CNN "Spice_Node_Sequence"
	1    6650 2500
	-1   0    0    1   
$EndComp
Wire Wire Line
	6800 2500 8050 2500
Wire Wire Line
	6950 3000 8500 3000
Connection ~ 6950 3000
Wire Notes Line
	8000 3050 8850 3050
Wire Notes Line
	8850 3050 8850 2200
Wire Notes Line
	8850 2200 8000 2200
Wire Notes Line
	8000 2200 8000 3050
Wire Wire Line
	7900 5050 8500 5050
Wire Wire Line
	7900 4650 8000 4650
Wire Notes Line
	7950 4350 7950 5100
Wire Notes Line
	7950 5100 8850 5100
Wire Notes Line
	8850 5100 8850 4350
Wire Notes Line
	8850 4350 7950 4350
Text Notes 8000 2200 0    50   ~ 0
LOW PASS FILTER
Text Notes 7950 4350 0    50   ~ 0
LOW PASS FILTER
Wire Wire Line
	6000 4650 6850 4650
Wire Wire Line
	6000 5050 7350 5050
Wire Notes Line
	6750 4200 7750 4200
Wire Notes Line
	7750 4200 7750 5450
Wire Notes Line
	7750 5450 6750 5450
Wire Notes Line
	6750 5450 6750 4200
Text Notes 6750 4200 0    50   ~ 0
GRAETZ BRIDGE
Wire Wire Line
	6850 4250 7350 4250
Wire Wire Line
	6850 5400 7350 5400
Wire Wire Line
	7350 4250 7900 4250
Connection ~ 7350 4250
Wire Wire Line
	7900 4250 7900 4650
Wire Wire Line
	7350 5400 7900 5400
Connection ~ 7350 5400
Wire Wire Line
	7900 5400 7900 5050
Connection ~ 7900 5400
Text Notes 2450 7350 0    50   ~ 0
HINTS:\n1. Tools -> Simulator -> Settings -> Transient\nand then set:\n\nTime step: 1m\nFinal time: 300m\n\nQUESTIONS:\n1. In the half-wave rectifier, why do we have a voltage ripple at the output?\n2. Compare the ripple of the half-wave and the full-wave rectifier.\n3. What happens if the frequency in changed?\n4. What happens for a source amplitude less than 0.7V in the half-wave rectifier?\n5. And less than 1.4V in the full-wave rectifier?\n6. What happens if the resistor in the low-pass filter becomes "too big" ?\n7. How much power do R3 and R4 dissipate?
Wire Notes Line
	5750 2000 5750 3300
Wire Notes Line
	5750 3300 9300 3300
Wire Notes Line
	9300 3300 9300 2000
Wire Notes Line
	9300 2000 5750 2000
Text Notes 5750 2000 0    50   ~ 0
HALF-WAVE RECTIFIER
Wire Notes Line
	5750 4000 5750 5700
Wire Notes Line
	5750 5700 9300 5700
Wire Notes Line
	9300 5700 9300 4000
Wire Notes Line
	9300 4000 5750 4000
Text Notes 5750 4000 0    50   ~ 0
FULL-WAVE RECTIFIER
Wire Notes Line
	2250 2000 2250 3300
Wire Notes Line
	2250 3300 4150 3300
Wire Notes Line
	4150 3300 4150 2000
Wire Notes Line
	4150 2000 2250 2000
Wire Notes Line
	2250 4000 2250 5300
Wire Notes Line
	2250 5300 4150 5300
Wire Notes Line
	4150 5300 4150 4000
Wire Notes Line
	4150 4000 2250 4000
Text Notes 2250 4000 0    50   ~ 0
REVERSE BIAS
Text Notes 2250 2000 0    50   ~ 0
FORWARD BIAS
Wire Wire Line
	2500 3000 2500 2950
Wire Wire Line
	2500 2550 2500 2500
$EndSCHEMATC
