
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001630                       # Number of seconds simulated
sim_ticks                                  1630162539                       # Number of ticks simulated
final_tick                                 1630162539                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 263454                       # Simulator instruction rate (inst/s)
host_op_rate                                   429890                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               10749413                       # Simulator tick rate (ticks/s)
host_mem_usage                               33815400                       # Number of bytes of host memory used
host_seconds                                   151.65                       # Real time elapsed on the host
sim_insts                                    39953134                       # Number of instructions simulated
sim_ops                                      65193407                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   1630162539                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu0.inst          50112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          82048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst          49856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data          81984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst          50368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data          82048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst          50048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data          81920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             528384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        50112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst        49856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst        50368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst        50048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        200384                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu0.inst             783                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data            1282                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst             779                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data            1281                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst             787                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data            1282                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst             782                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data            1280                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                8256                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          30740493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          50331177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          30583453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          50291918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          30897532                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          50331177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst          30701233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          50252658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             324129642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     30740493                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     30583453                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     30897532                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst     30701233                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        122922712                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         30740493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         50331177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         30583453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         50291918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         30897532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         50331177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst         30701233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         50252658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            324129642                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED   1630162539                       # Cumulative time (in ticks) in various power states
system.cpu0.branchPred.lookups                2029638                       # Number of BP lookups
system.cpu0.branchPred.condPredicted          2029638                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             4414                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups             1978585                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                  19810                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect               813                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.indirectLookups        1978585                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectHits           1795747                       # Number of indirect target hits.
system.cpu0.branchPred.indirectMisses          182838                       # Number of indirect misses.
system.cpu0.branchPredindirectMispredicted         2565                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1630162539                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                    1340752                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                     644304                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                          228                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                           77                       # TLB misses on write requests
system.cpu0.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED   1630162539                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED   1630162539                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                    1263985                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                          141                       # TLB misses on write requests
system.cpu0.workload.numSyscalls                   11                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON     1630162539                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                         4895384                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles           1288585                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                      10082460                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                    2029638                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches           1815557                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                      3535066                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   9070                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                 122                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          407                       # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.IcacheWaitRetryStallCycles           58                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                  1263896                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                 1585                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples           4828780                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             3.412655                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.972254                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                 1669847     34.58%     34.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                   17235      0.36%     34.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  321773      6.66%     41.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                  598260     12.39%     53.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   41479      0.86%     54.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  775216     16.05%     70.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  560194     11.60%     82.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  137968      2.86%     85.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  706808     14.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total             4828780                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.414602                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       2.059585                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                 1280965                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles               499609                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                  2917255                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles               126416                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                  4535                       # Number of cycles decode is squashing
system.cpu0.decode.DecodedInsts              16445688                       # Number of instructions handled by decode
system.cpu0.rename.SquashCycles                  4535                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                 1333622                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                 113202                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          2021                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                  2985843                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles               389557                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts              16425977                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                16882                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                 69481                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                  1355                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                255082                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands           22950934                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups             41722019                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups        23677902                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups           604552                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps             22769020                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                  181716                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts                54                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts            52                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                   674085                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads             1337990                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores             648853                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads            48691                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           13635                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                  16385807                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                713                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                 16354458                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued             1587                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined         122115                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined       168297                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved           522                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples      4828780                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        3.386872                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.890882                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0             328795      6.81%      6.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1             192590      3.99%     10.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            1490306     30.86%     41.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3             757859     15.69%     57.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             347615      7.20%     64.55% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1064608     22.05%     86.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             411776      8.53%     95.13% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             158325      3.28%     98.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              76906      1.59%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total        4828780                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 135455     94.94%     94.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     94.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     94.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                 5222      3.66%     98.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     98.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     98.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     98.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     98.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     98.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     98.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     98.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     98.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     98.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     98.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     98.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     98.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     98.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     98.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     98.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     98.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     98.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     98.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     98.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     98.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     98.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     98.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     98.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     98.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     98.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     98.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     98.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                   434      0.30%     98.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                  534      0.37%     99.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               13      0.01%     99.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite            1021      0.72%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass            11445      0.07%      0.07% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             14080930     86.10%     86.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                6230      0.04%     86.21% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  137      0.00%     86.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd             267728      1.64%     87.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     87.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     87.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     87.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     87.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     87.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     87.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     87.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     87.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     87.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     87.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     87.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     87.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     87.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     87.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     87.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     87.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     87.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     87.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     87.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     87.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     87.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     87.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     87.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     87.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     87.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     87.84% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             1254100      7.67%     95.51% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             601294      3.68%     99.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead          88566      0.54%     99.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite         44028      0.27%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              16354458                       # Type of FU issued
system.cpu0.iq.rate                          3.340792                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                     142679                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.008724                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads          36653179                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes         16004618                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses     15826952                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads            1028777                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes            504104                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses       500521                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses              15968129                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                 517563                       # Number of floating point alu accesses
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iew.lsq.thread0.forwLoads           76432                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads        17894                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses           37                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           94                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         7909                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads        10202                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked         1008                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                  4535                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                  20643                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                52443                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts           16386520                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts             1606                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts              1337990                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts              648853                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               261                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    32                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                50378                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            94                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect          1767                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect         3964                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                5731                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts             16344871                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts              1340746                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             9581                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_refs                     1985043                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                 2012790                       # Number of branches executed
system.cpu0.iew.exec_stores                    644297                       # Number of stores executed
system.cpu0.iew.exec_rate                    3.338833                       # Inst execution rate
system.cpu0.iew.wb_sent                      16328885                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                     16327473                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 12754855                       # num instructions producing a value
system.cpu0.iew.wb_consumers                 19062542                       # num instructions consuming a value
system.cpu0.iew.wb_rate                      3.335279                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.669106                       # average fanout of values written-back
system.cpu0.commit.commitSquashedInsts         122122                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            191                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts             4467                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples      4810024                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     3.381329                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     3.097944                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0       705708     14.67%     14.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      1460235     30.36%     45.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       376504      7.83%     52.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       605229     12.58%     65.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       123702      2.57%     68.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        87267      1.81%     69.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       148934      3.10%     72.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7         8962      0.19%     73.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1293483     26.89%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total      4810024                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts             9968982                       # Number of instructions committed
system.cpu0.commit.committedOps              16264275                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                       1961021                       # Number of memory references committed
system.cpu0.commit.loads                      1320087                       # Number of loads committed
system.cpu0.commit.membars                        120                       # Number of memory barriers committed
system.cpu0.commit.branches                   2007693                       # Number of branches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.commit.fp_insts                    499024                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 15874525                       # Number of committed integer instructions.
system.cpu0.commit.function_calls               17140                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass        10377      0.06%      0.06% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        14019843     86.20%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6212      0.04%     86.30% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             119      0.00%     86.30% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd        266703      1.64%     87.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     87.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     87.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     87.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     87.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     87.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     87.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     87.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     87.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     87.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     87.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     87.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     87.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     87.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     87.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     87.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     87.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     87.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     87.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     87.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     87.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     87.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     87.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     87.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     87.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     87.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     87.94% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        1242146      7.64%     95.58% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        597140      3.67%     99.25% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead        77941      0.48%     99.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite        43794      0.27%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         16264275                       # Class of committed instruction
system.cpu0.commit.bw_lim_events              1293483                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                    19902938                       # The number of ROB reads
system.cpu0.rob.rob_writes                   32791918                       # The number of ROB writes
system.cpu0.timesIdled                            445                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          66604                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                    9968982                       # Number of Instructions Simulated
system.cpu0.committedOps                     16264275                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.491062                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.491062                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              2.036404                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        2.036404                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                23537700                       # number of integer regfile reads
system.cpu0.int_regfile_writes               13208000                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                   602578                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                  438088                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                 11350579                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                 9194218                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                6012683                       # number of misc regfile reads
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1630162539                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements            52480                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          503.321377                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1737046                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            52992                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            32.779401                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           145188                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   503.321377                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.983050                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.983050                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          392                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         15204328                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        15204328                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED   1630162539                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::cpu0.data      1102294                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1102294                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data       634752                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        634752                       # number of WriteReq hits
system.cpu0.dcache.demand_hits::cpu0.data      1737046                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1737046                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data      1737046                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1737046                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data       150708                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       150708                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         6163                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         6163                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::cpu0.data       156871                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        156871                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data       156871                       # number of overall misses
system.cpu0.dcache.overall_misses::total       156871                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data    596094309                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    596094309                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data     95081477                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     95081477                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    691175786                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    691175786                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    691175786                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    691175786                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data      1253002                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1253002                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data       640915                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       640915                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data      1893917                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1893917                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data      1893917                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1893917                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.120278                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.120278                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.009616                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.009616                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.082829                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.082829                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.082829                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.082829                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data  3955.293077                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  3955.293077                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 15427.791173                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 15427.791173                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data  4406.013769                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  4406.013769                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data  4406.013769                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  4406.013769                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         1849                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs              408                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     4.531863                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks        52375                       # number of writebacks
system.cpu0.dcache.writebacks::total            52375                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data       103827                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       103827                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data           52                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           52                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data       103879                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       103879                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data       103879                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       103879                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data        46881                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        46881                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data         6111                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         6111                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data        52992                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        52992                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data        52992                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        52992                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data    196556247                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    196556247                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     90723839                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     90723839                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data    287280086                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    287280086                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data    287280086                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    287280086                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.037415                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.037415                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.009535                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.009535                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.027980                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.027980                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.027980                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.027980                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data  4192.663275                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total  4192.663275                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 14845.989036                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 14845.989036                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data  5421.197275                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total  5421.197275                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data  5421.197275                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total  5421.197275                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1630162539                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1630162539                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED   1630162539                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements              287                       # number of replacements
system.cpu0.icache.tags.tagsinuse          502.670477                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1262877                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              799                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1580.571965                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            71262                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   502.670477                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.981778                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.981778                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          510                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         10111959                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        10111959                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED   1630162539                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst      1262877                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1262877                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst      1262877                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1262877                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst      1262877                       # number of overall hits
system.cpu0.icache.overall_hits::total        1262877                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst         1018                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         1018                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst         1018                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          1018                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst         1018                       # number of overall misses
system.cpu0.icache.overall_misses::total         1018                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     63451818                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     63451818                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     63451818                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     63451818                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     63451818                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     63451818                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst      1263895                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1263895                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst      1263895                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1263895                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst      1263895                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1263895                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.000805                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000805                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.000805                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000805                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.000805                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000805                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 62329.880157                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 62329.880157                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 62329.880157                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 62329.880157                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 62329.880157                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 62329.880157                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1057                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    88.083333                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks          287                       # number of writebacks
system.cpu0.icache.writebacks::total              287                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          219                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          219                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          219                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          219                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          219                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          219                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          799                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          799                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          799                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          799                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          799                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          799                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     51710571                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     51710571                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     51710571                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     51710571                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     51710571                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     51710571                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.000632                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000632                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.000632                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000632                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.000632                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000632                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 64719.112641                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 64719.112641                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 64719.112641                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 64719.112641                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 64719.112641                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 64719.112641                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1630162539                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1630162539                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1630162539                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.replacements               5                       # number of replacements
system.cpu0.l2cache.tags.tagsinuse        1934.514354                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs            104491                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs            2065                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs           50.600969                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle           68000                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::cpu0.inst   740.254351                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::cpu0.data  1194.260003                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::cpu0.inst     0.180726                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::cpu0.data     0.291567                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.472294                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         2060                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3         2057                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.502930                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses          428289                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses         428289                       # Number of data accesses
system.cpu0.l2cache.pwrStateResidencyTicks::UNDEFINED   1630162539                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.WritebackDirty_hits::writebacks        52375                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total        52375                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackClean_hits::writebacks          287                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total          287                       # number of WritebackClean hits
system.cpu0.l2cache.ReadExReq_hits::cpu0.data         4939                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total         4939                       # number of ReadExReq hits
system.cpu0.l2cache.ReadCleanReq_hits::cpu0.inst           16                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadCleanReq_hits::total           16                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadSharedReq_hits::cpu0.data        46771                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total        46771                       # number of ReadSharedReq hits
system.cpu0.l2cache.demand_hits::cpu0.inst           16                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::cpu0.data        51710                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total          51726                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::cpu0.inst           16                       # number of overall hits
system.cpu0.l2cache.overall_hits::cpu0.data        51710                       # number of overall hits
system.cpu0.l2cache.overall_hits::total         51726                       # number of overall hits
system.cpu0.l2cache.ReadExReq_misses::cpu0.data         1173                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total         1173                       # number of ReadExReq misses
system.cpu0.l2cache.ReadCleanReq_misses::cpu0.inst          783                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_misses::total          783                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadSharedReq_misses::cpu0.data          109                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total          109                       # number of ReadSharedReq misses
system.cpu0.l2cache.demand_misses::cpu0.inst          783                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::cpu0.data         1282                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total         2065                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::cpu0.inst          783                       # number of overall misses
system.cpu0.l2cache.overall_misses::cpu0.data         1282                       # number of overall misses
system.cpu0.l2cache.overall_misses::total         2065                       # number of overall misses
system.cpu0.l2cache.ReadExReq_miss_latency::cpu0.data     69374556                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total     69374556                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::cpu0.inst     50848101                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::total     50848101                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::cpu0.data      8700957                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total      8700957                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.demand_miss_latency::cpu0.inst     50848101                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::cpu0.data     78075513                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total    128923614                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::cpu0.inst     50848101                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::cpu0.data     78075513                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total    128923614                       # number of overall miss cycles
system.cpu0.l2cache.WritebackDirty_accesses::writebacks        52375                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total        52375                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::writebacks          287                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total          287                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::cpu0.data         6112                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total         6112                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::cpu0.inst          799                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::total          799                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::cpu0.data        46880                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total        46880                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.demand_accesses::cpu0.inst          799                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::cpu0.data        52992                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total        53791                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::cpu0.inst          799                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::cpu0.data        52992                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total        53791                       # number of overall (read+write) accesses
system.cpu0.l2cache.ReadExReq_miss_rate::cpu0.data     0.191918                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.191918                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::cpu0.inst     0.979975                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::total     0.979975                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::cpu0.data     0.002325                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.002325                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_miss_rate::cpu0.inst     0.979975                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::cpu0.data     0.024192                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.038389                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::cpu0.inst     0.979975                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::cpu0.data     0.024192                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.038389                       # miss rate for overall accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::cpu0.data 59142.843990                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 59142.843990                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::cpu0.inst 64940.103448                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::total 64940.103448                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::cpu0.data 79825.293578                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 79825.293578                       # average ReadSharedReq miss latency
system.cpu0.l2cache.demand_avg_miss_latency::cpu0.inst 64940.103448                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::cpu0.data 60901.336193                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 62432.742857                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::cpu0.inst 64940.103448                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::cpu0.data 60901.336193                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 62432.742857                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::writebacks            1                       # number of writebacks
system.cpu0.l2cache.writebacks::total               1                       # number of writebacks
system.cpu0.l2cache.ReadExReq_mshr_misses::cpu0.data         1173                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total         1173                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::cpu0.inst          783                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::total          783                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::cpu0.data          109                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total          109                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.demand_mshr_misses::cpu0.inst          783                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::cpu0.data         1282                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total         2065                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::cpu0.inst          783                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::cpu0.data         1282                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total         2065                       # number of overall MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::cpu0.data     66055131                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total     66055131                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::cpu0.inst     48633535                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::total     48633535                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::cpu0.data      8391078                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total      8391078                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.inst     48633535                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.data     74446209                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total    123079744                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.inst     48633535                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.data     74446209                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total    123079744                       # number of overall MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::cpu0.data     0.191918                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.191918                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.979975                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::total     0.979975                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::cpu0.data     0.002325                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.002325                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.inst     0.979975                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.data     0.024192                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.038389                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.inst     0.979975                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.data     0.024192                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.038389                       # mshr miss rate for overall accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::cpu0.data 56312.984655                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 56312.984655                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 62111.794381                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 62111.794381                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 76982.366972                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 76982.366972                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.inst 62111.794381                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.data 58070.365835                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 59602.781598                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.inst 62111.794381                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.data 58070.365835                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 59602.781598                       # average overall mshr miss latency
system.cpu0.toL2Bus.snoop_filter.tot_requests       106558                       # Total number of requests made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.hit_single_requests        52767                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.snoop_filter.tot_snoops            2                       # Total number of snoops made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.hit_single_snoops            2                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.pwrStateResidencyTicks::UNDEFINED   1630162539                       # Cumulative time (in ticks) in various power states
system.cpu0.toL2Bus.trans_dist::ReadResp        47679                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackDirty        52376                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackClean          287                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::CleanEvict          109                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExReq         6112                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExResp         6112                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadCleanReq          799                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadSharedReq        46880                       # Transaction distribution
system.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side         1885                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side       158464                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count::total           160349                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side        69504                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side      6743488                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size::total           6812992                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.snoops                          5                       # Total snoops (count)
system.cpu0.toL2Bus.snoopTraffic                   64                       # Total snoop traffic (bytes)
system.cpu0.toL2Bus.snoop_fanout::samples        53796                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::mean       0.000074                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::stdev      0.008623                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::0             53792     99.99%     99.99% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::1                 4      0.01%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::total         53796                       # Request fanout histogram
system.cpu0.toL2Bus.reqLayer0.occupancy      70556706                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.reqLayer0.utilization          4.3                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer0.occupancy       799529                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer1.occupancy     52939008                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer1.utilization          3.2                       # Layer utilization (%)
system.cpu1.branchPred.lookups                2034306                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          2034306                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect             4383                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             1976821                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                  19785                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect               803                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.indirectLookups        1976821                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectHits           1799264                       # Number of indirect target hits.
system.cpu1.branchPred.indirectMisses          177557                       # Number of indirect misses.
system.cpu1.branchPredindirectMispredicted         2528                       # Number of mispredicted indirect branches.
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1630162539                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                    1343886                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                     647820                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                          223                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                           85                       # TLB misses on write requests
system.cpu1.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED   1630162539                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED   1630162539                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                    1263784                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                          149                       # TLB misses on write requests
system.cpu1.workload.numSyscalls                   11                       # Number of system calls
system.cpu1.pwrStateResidencyTicks::ON     1630162539                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                         4895384                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles           1288183                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      10105043                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                    2034306                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           1819049                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                      3538410                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                   9012                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                 140                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          453                       # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.IcacheWaitRetryStallCycles           39                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                  1263687                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                 1602                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples           4831738                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             3.418686                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            2.974172                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                 1666649     34.49%     34.49% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                   18026      0.37%     34.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  324150      6.71%     41.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  597417     12.36%     53.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   40450      0.84%     54.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  774353     16.03%     70.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  560615     11.60%     82.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  138261      2.86%     85.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  711817     14.73%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total             4831738                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.415556                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       2.064198                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                 1279855                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles               494170                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                  2929303                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles               123904                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                  4506                       # Number of cycles decode is squashing
system.cpu1.decode.DecodedInsts              16485099                       # Number of instructions handled by decode
system.cpu1.rename.SquashCycles                  4506                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                 1332043                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                 114680                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          2361                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                  2995865                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles               382283                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              16465555                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                16878                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                 69691                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                  1343                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                248238                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands           23006243                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups             41827910                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        23737633                       # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups           605116                       # Number of floating rename lookups
system.cpu1.rename.CommittedMaps             22825295                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                  180873                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                50                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            48                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                   666571                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads             1341395                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             652142                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads            48655                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           13550                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  16425955                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                653                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 16394418                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued             1615                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined         121398                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined       167206                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved           462                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples      4831738                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        3.393068                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.890668                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0             326675      6.76%      6.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1             191030      3.95%     10.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            1490087     30.84%     41.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             756704     15.66%     57.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             344636      7.13%     64.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1074650     22.24%     86.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             411407      8.51%     95.10% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             159526      3.30%     98.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              77023      1.59%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total        4831738                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 136681     94.97%     94.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     94.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     94.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                 5279      3.67%     98.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     98.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     98.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     98.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     98.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     98.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     98.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     98.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     98.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     98.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     98.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     98.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     98.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     98.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     98.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     98.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     98.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     98.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     98.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     98.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     98.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     98.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     98.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     98.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     98.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     98.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     98.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     98.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                   397      0.28%     98.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  529      0.37%     99.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead               11      0.01%     99.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite            1021      0.71%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass            11390      0.07%      0.07% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             14114094     86.09%     86.16% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                6235      0.04%     86.20% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  137      0.00%     86.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd             267990      1.63%     87.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     87.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     87.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     87.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     87.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     87.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     87.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     87.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     87.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     87.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     87.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     87.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     87.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     87.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     87.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     87.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     87.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     87.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     87.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     87.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     87.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     87.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     87.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     87.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     87.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     87.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     87.83% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             1257121      7.67%     95.50% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             604734      3.69%     99.19% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          88669      0.54%     99.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite         44048      0.27%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              16394418                       # Type of FU issued
system.cpu1.iq.rate                          3.348954                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                     143918                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.008778                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads          36736213                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         16042839                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     15866965                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads            1029889                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes            505254                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses       500968                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses              16008808                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                 518138                       # Number of floating point alu accesses
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iew.lsq.thread0.forwLoads           76427                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads        17806                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses           46                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation           92                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores         7716                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads        10215                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked          859                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                  4506                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                  20901                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                53552                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           16426608                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts             1647                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts              1341395                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts              652142                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts               241                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                    21                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                51493                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            92                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect          1754                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect         3924                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                5678                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             16384977                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              1343879                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts             9436                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_refs                     1991689                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                 2017713                       # Number of branches executed
system.cpu1.iew.exec_stores                    647810                       # Number of stores executed
system.cpu1.iew.exec_rate                    3.347026                       # Inst execution rate
system.cpu1.iew.wb_sent                      16369325                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     16367933                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                 12784256                       # num instructions producing a value
system.cpu1.iew.wb_consumers                 19127401                       # num instructions consuming a value
system.cpu1.iew.wb_rate                      3.343544                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.668374                       # average fanout of values written-back
system.cpu1.commit.commitSquashedInsts         121407                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls            191                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts             4436                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples      4813114                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     3.387656                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     3.099070                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0       701619     14.58%     14.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      1460818     30.35%     44.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       378865      7.87%     52.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       605692     12.58%     65.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       122753      2.55%     67.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        87260      1.81%     69.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       148972      3.10%     72.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7         8674      0.18%     73.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1298461     26.98%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total      4813114                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts             9992442                       # Number of instructions committed
system.cpu1.commit.committedOps              16305174                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       1968007                       # Number of memory references committed
system.cpu1.commit.loads                      1323585                       # Number of loads committed
system.cpu1.commit.membars                        120                       # Number of memory barriers committed
system.cpu1.commit.branches                   2012688                       # Number of branches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.commit.fp_insts                    499024                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 15915424                       # Number of committed integer instructions.
system.cpu1.commit.function_calls               17144                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass        10377      0.06%      0.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        14053756     86.19%     86.26% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult           6212      0.04%     86.29% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             119      0.00%     86.29% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd        266703      1.64%     87.93% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     87.93% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     87.93% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     87.93% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     87.93% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     87.93% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     87.93% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     87.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     87.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     87.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     87.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     87.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     87.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     87.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     87.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     87.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     87.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     87.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     87.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     87.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     87.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     87.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     87.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     87.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     87.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     87.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     87.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        1245644      7.64%     95.57% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        600628      3.68%     99.25% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        77941      0.48%     99.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite        43794      0.27%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         16305174                       # Class of committed instruction
system.cpu1.commit.bw_lim_events              1298461                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                    19941234                       # The number of ROB reads
system.cpu1.rob.rob_writes                   32872046                       # The number of ROB writes
system.cpu1.timesIdled                            440                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                          63646                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.committedInsts                    9992442                       # Number of Instructions Simulated
system.cpu1.committedOps                     16305174                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.489909                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.489909                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              2.041197                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        2.041197                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                23598253                       # number of integer regfile reads
system.cpu1.int_regfile_writes               13239644                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                   603042                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                  438513                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                 11380431                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                 9218114                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                6029112                       # number of misc regfile reads
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1630162539                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements            52067                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          503.432096                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1745198                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            52579                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            33.191921                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           150183                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   503.432096                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.983266                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.983266                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          392                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         15258091                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        15258091                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED   1630162539                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::cpu1.data      1106977                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1106977                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data       638221                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        638221                       # number of WriteReq hits
system.cpu1.dcache.demand_hits::cpu1.data      1745198                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1745198                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      1745198                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1745198                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data       149299                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       149299                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data         6192                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         6192                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::cpu1.data       155491                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        155491                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       155491                       # number of overall misses
system.cpu1.dcache.overall_misses::total       155491                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data    592429311                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    592429311                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data     94294934                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     94294934                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data    686724245                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    686724245                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data    686724245                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    686724245                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      1256276                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1256276                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data       644413                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       644413                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      1900689                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1900689                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      1900689                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1900689                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.118843                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.118843                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.009609                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.009609                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.081808                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.081808                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.081808                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.081808                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data  3968.072867                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  3968.072867                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 15228.510013                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 15228.510013                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data  4416.488704                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  4416.488704                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data  4416.488704                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  4416.488704                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         2228                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              370                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     6.021622                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks        51965                       # number of writebacks
system.cpu1.dcache.writebacks::total            51965                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data       102844                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       102844                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data           68                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           68                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data       102912                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       102912                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data       102912                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       102912                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data        46455                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        46455                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         6124                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         6124                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data        52579                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        52579                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data        52579                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        52579                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data    195406065                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    195406065                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data     89971595                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     89971595                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data    285377660                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    285377660                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data    285377660                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    285377660                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.036978                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.036978                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.009503                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.009503                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.027663                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.027663                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.027663                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.027663                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data  4206.351631                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  4206.351631                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 14691.638635                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 14691.638635                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data  5427.597710                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  5427.597710                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data  5427.597710                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  5427.597710                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1630162539                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1630162539                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED   1630162539                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements              285                       # number of replacements
system.cpu1.icache.tags.tagsinuse          502.318413                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1262666                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              797                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1584.273526                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            76257                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   502.318413                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.981091                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.981091                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          509                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10110277                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10110277                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED   1630162539                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::cpu1.inst      1262666                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1262666                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      1262666                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1262666                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      1262666                       # number of overall hits
system.cpu1.icache.overall_hits::total        1262666                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         1019                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1019                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         1019                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1019                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         1019                       # number of overall misses
system.cpu1.icache.overall_misses::total         1019                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst     62885384                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     62885384                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst     62885384                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     62885384                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst     62885384                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     62885384                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      1263685                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1263685                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      1263685                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1263685                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      1263685                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1263685                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000806                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000806                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000806                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000806                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000806                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000806                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 61712.840039                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 61712.840039                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 61712.840039                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 61712.840039                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 61712.840039                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 61712.840039                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          744                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    67.636364                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks          285                       # number of writebacks
system.cpu1.icache.writebacks::total              285                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst          222                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          222                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst          222                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          222                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst          222                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          222                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst          797                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          797                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst          797                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          797                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst          797                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          797                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst     50409207                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     50409207                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst     50409207                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     50409207                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst     50409207                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     50409207                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000631                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000631                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000631                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000631                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000631                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000631                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 63248.691343                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 63248.691343                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 63248.691343                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 63248.691343                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 63248.691343                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 63248.691343                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1630162539                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1630162539                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1630162539                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.replacements              14                       # number of replacements
system.cpu1.l2cache.tags.tagsinuse        1924.735016                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs            103664                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs            2062                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs           50.273521                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle           73000                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::writebacks     1.466862                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::cpu1.inst   730.168102                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::cpu1.data  1193.100053                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::writebacks     0.000358                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::cpu1.inst     0.178264                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::cpu1.data     0.291284                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.469906                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3         2044                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.500000                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses          424966                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses         424966                       # Number of data accesses
system.cpu1.l2cache.pwrStateResidencyTicks::UNDEFINED   1630162539                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.WritebackDirty_hits::writebacks        51965                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total        51965                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackClean_hits::writebacks          285                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total          285                       # number of WritebackClean hits
system.cpu1.l2cache.ReadExReq_hits::cpu1.data         4954                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total         4954                       # number of ReadExReq hits
system.cpu1.l2cache.ReadCleanReq_hits::cpu1.inst           18                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadCleanReq_hits::total           18                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadSharedReq_hits::cpu1.data        46344                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total        46344                       # number of ReadSharedReq hits
system.cpu1.l2cache.demand_hits::cpu1.inst           18                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::cpu1.data        51298                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total          51316                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::cpu1.inst           18                       # number of overall hits
system.cpu1.l2cache.overall_hits::cpu1.data        51298                       # number of overall hits
system.cpu1.l2cache.overall_hits::total         51316                       # number of overall hits
system.cpu1.l2cache.ReadExReq_misses::cpu1.data         1174                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total         1174                       # number of ReadExReq misses
system.cpu1.l2cache.ReadCleanReq_misses::cpu1.inst          779                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_misses::total          779                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadSharedReq_misses::cpu1.data          107                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total          107                       # number of ReadSharedReq misses
system.cpu1.l2cache.demand_misses::cpu1.inst          779                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::cpu1.data         1281                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total         2060                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::cpu1.inst          779                       # number of overall misses
system.cpu1.l2cache.overall_misses::cpu1.data         1281                       # number of overall misses
system.cpu1.l2cache.overall_misses::total         2060                       # number of overall misses
system.cpu1.l2cache.ReadExReq_miss_latency::cpu1.data     68583681                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total     68583681                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::cpu1.inst     49539411                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::total     49539411                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::cpu1.data      9293031                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total      9293031                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.demand_miss_latency::cpu1.inst     49539411                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::cpu1.data     77876712                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total    127416123                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::cpu1.inst     49539411                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::cpu1.data     77876712                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total    127416123                       # number of overall miss cycles
system.cpu1.l2cache.WritebackDirty_accesses::writebacks        51965                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total        51965                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::writebacks          285                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total          285                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::cpu1.data         6128                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total         6128                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::cpu1.inst          797                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::total          797                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::cpu1.data        46451                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total        46451                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.demand_accesses::cpu1.inst          797                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::cpu1.data        52579                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total        53376                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::cpu1.inst          797                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::cpu1.data        52579                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total        53376                       # number of overall (read+write) accesses
system.cpu1.l2cache.ReadExReq_miss_rate::cpu1.data     0.191580                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.191580                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::cpu1.inst     0.977415                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::total     0.977415                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::cpu1.data     0.002304                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.002304                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_miss_rate::cpu1.inst     0.977415                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::cpu1.data     0.024363                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.038594                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::cpu1.inst     0.977415                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::cpu1.data     0.024363                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.038594                       # miss rate for overall accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::cpu1.data 58418.808348                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 58418.808348                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::cpu1.inst 63593.595635                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::total 63593.595635                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::cpu1.data 86850.757009                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 86850.757009                       # average ReadSharedReq miss latency
system.cpu1.l2cache.demand_avg_miss_latency::cpu1.inst 63593.595635                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::cpu1.data 60793.686183                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 61852.486893                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::cpu1.inst 63593.595635                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::cpu1.data 60793.686183                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 61852.486893                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::writebacks            1                       # number of writebacks
system.cpu1.l2cache.writebacks::total               1                       # number of writebacks
system.cpu1.l2cache.ReadExReq_mshr_misses::cpu1.data         1174                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total         1174                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::cpu1.inst          779                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::total          779                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::cpu1.data          107                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total          107                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.demand_mshr_misses::cpu1.inst          779                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::cpu1.data         1281                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total         2060                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::cpu1.inst          779                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::cpu1.data         1281                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total         2060                       # number of overall MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::cpu1.data     65262761                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total     65262761                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::cpu1.inst     47331155                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::total     47331155                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::cpu1.data      8988124                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total      8988124                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.inst     47331155                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.data     74250885                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total    121582040                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.inst     47331155                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.data     74250885                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total    121582040                       # number of overall MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::cpu1.data     0.191580                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.191580                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.977415                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::total     0.977415                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::cpu1.data     0.002304                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.002304                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.inst     0.977415                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.data     0.024363                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.038594                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.inst     0.977415                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.data     0.024363                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.038594                       # mshr miss rate for overall accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::cpu1.data 55590.086031                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 55590.086031                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 60758.863928                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 60758.863928                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 84001.158879                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 84001.158879                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.inst 60758.863928                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.data 57963.220141                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 59020.407767                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.inst 60758.863928                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.data 57963.220141                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 59020.407767                       # average overall mshr miss latency
system.cpu1.toL2Bus.snoop_filter.tot_requests       105728                       # Total number of requests made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.hit_single_requests        52352                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.snoop_filter.tot_snoops            7                       # Total number of snoops made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.hit_single_snoops            7                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.pwrStateResidencyTicks::UNDEFINED   1630162539                       # Cumulative time (in ticks) in various power states
system.cpu1.toL2Bus.trans_dist::ReadResp        47248                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackDirty        51966                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackClean          285                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::CleanEvict          115                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExReq         6128                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExResp         6128                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadCleanReq          797                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadSharedReq        46451                       # Transaction distribution
system.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side         1879                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side       157225                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count::total           159104                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side        69248                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side      6690816                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size::total           6760064                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.snoops                         14                       # Total snoops (count)
system.cpu1.toL2Bus.snoopTraffic                   64                       # Total snoop traffic (bytes)
system.cpu1.toL2Bus.snoop_fanout::samples        53390                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::mean       0.000169                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::stdev      0.012983                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::0             53381     99.98%     99.98% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::1                 9      0.02%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::total         53390                       # Request fanout histogram
system.cpu1.toL2Bus.reqLayer0.occupancy      70005924                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.reqLayer0.utilization          4.3                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer0.occupancy       796535                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer1.occupancy     52526421                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer1.utilization          3.2                       # Layer utilization (%)
system.cpu2.branchPred.lookups                2036185                       # Number of BP lookups
system.cpu2.branchPred.condPredicted          2036185                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect             4457                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups             1983552                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                  19837                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect               791                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.indirectLookups        1983552                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectHits           1800787                       # Number of indirect target hits.
system.cpu2.branchPred.indirectMisses          182765                       # Number of indirect misses.
system.cpu2.branchPredindirectMispredicted         2617                       # Number of mispredicted indirect branches.
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1630162539                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                    1345489                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                     649431                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                          246                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                          102                       # TLB misses on write requests
system.cpu2.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED   1630162539                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED   1630162539                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                    1264062                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                          145                       # TLB misses on write requests
system.cpu2.workload.numSyscalls                   11                       # Number of system calls
system.cpu2.pwrStateResidencyTicks::ON     1630162539                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                         4895384                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles           1288849                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                      10113496                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                    2036185                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches           1820624                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                      3534404                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                   9190                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                 157                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles          476                       # Number of stall cycles due to pending traps
system.cpu2.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu2.fetch.IcacheWaitRetryStallCycles           34                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                  1263969                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                 1626                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples           4828522                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             3.424643                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            2.973110                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                 1659913     34.38%     34.38% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                   17808      0.37%     34.75% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                  324881      6.73%     41.47% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                  597653     12.38%     53.85% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                   41516      0.86%     54.71% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  773860     16.03%     70.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  562386     11.65%     82.39% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  138285      2.86%     85.25% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                  712220     14.75%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total             4828522                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.415940                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       2.065925                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                 1282378                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles               489500                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                  2925484                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles               126565                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                  4595                       # Number of cycles decode is squashing
system.cpu2.decode.DecodedInsts              16503030                       # Number of instructions handled by decode
system.cpu2.rename.SquashCycles                  4595                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                 1335554                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                 113753                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          1932                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                  2993725                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles               378963                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts              16482884                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents                17057                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents                 69132                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                  1287                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.SQFullEvents                244114                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands           23029734                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups             41871836                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups        23763545                       # Number of integer rename lookups
system.cpu2.rename.fp_rename_lookups           605520                       # Number of floating rename lookups
system.cpu2.rename.CommittedMaps             22846306                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                  183353                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                45                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            42                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                   681293                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads             1343242                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             653793                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads            48772                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           13767                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                  16442922                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                706                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                 16411037                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued             1537                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined         123340                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined       169937                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved           515                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples      4828522                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        3.398770                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.888225                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0             319063      6.61%      6.61% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1             189302      3.92%     10.53% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            1493230     30.93%     41.45% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             761750     15.78%     57.23% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             344694      7.14%     64.37% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            1068871     22.14%     86.50% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             412469      8.54%     95.05% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             161064      3.34%     98.38% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              78079      1.62%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total        4828522                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 137430     95.14%     95.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     95.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     95.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                 5294      3.67%     98.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     98.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     98.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     98.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     98.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     98.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     98.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     98.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     98.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     98.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     98.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     98.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     98.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     98.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     98.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     98.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     98.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     98.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     98.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     98.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     98.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     98.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     98.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     98.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     98.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     98.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     98.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     98.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                   409      0.28%     99.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  549      0.38%     99.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead               18      0.01%     99.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite             747      0.52%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass            11422      0.07%      0.07% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             14127197     86.08%     86.15% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                6238      0.04%     86.19% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  138      0.00%     86.19% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd             268085      1.63%     87.83% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     87.83% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     87.83% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     87.83% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     87.83% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     87.83% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     87.83% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     87.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     87.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     87.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     87.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     87.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     87.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     87.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     87.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     87.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     87.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     87.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     87.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     87.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     87.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     87.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     87.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     87.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     87.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     87.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     87.83% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             1258814      7.67%     95.50% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             606345      3.69%     99.19% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead          88715      0.54%     99.73% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite         44083      0.27%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              16411037                       # Type of FU issued
system.cpu2.iq.rate                          3.352349                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                     144447                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.008802                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads          36766591                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes         16061217                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses     15883137                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads            1029984                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes            505854                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses       501093                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses              16026005                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                 518057                       # Number of floating point alu accesses
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iew.lsq.thread0.forwLoads           76509                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads        18143                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses           46                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation          106                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores         7849                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads        10196                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked          778                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                  4595                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                  21355                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                52303                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts           16443628                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts             1621                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts              1343242                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts              653793                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts               258                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                    31                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                50242                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents           106                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect          1759                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect         4002                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                5761                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts             16401228                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts              1345481                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts             9804                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_refs                     1994902                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                 2019333                       # Number of branches executed
system.cpu2.iew.exec_stores                    649421                       # Number of stores executed
system.cpu2.iew.exec_rate                    3.350346                       # Inst execution rate
system.cpu2.iew.wb_sent                      16385670                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                     16384230                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                 12798821                       # num instructions producing a value
system.cpu2.iew.wb_consumers                 19137058                       # num instructions consuming a value
system.cpu2.iew.wb_rate                      3.346873                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.668798                       # average fanout of values written-back
system.cpu2.commit.commitSquashedInsts         123347                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls            191                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts             4510                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples      4809511                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     3.393329                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     3.097988                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0       691473     14.38%     14.38% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      1466393     30.49%     44.87% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       377072      7.84%     52.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       607661     12.63%     65.34% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       122563      2.55%     67.89% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        87295      1.82%     69.70% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       148668      3.09%     72.80% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7         9091      0.19%     72.98% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1299295     27.02%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total      4809511                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts            10000003                       # Number of instructions committed
system.cpu2.commit.committedOps              16320252                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                       1971035                       # Number of memory references committed
system.cpu2.commit.loads                      1325095                       # Number of loads committed
system.cpu2.commit.membars                        120                       # Number of memory barriers committed
system.cpu2.commit.branches                   2014195                       # Number of branches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.commit.fp_insts                    499024                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                 15930502                       # Number of committed integer instructions.
system.cpu2.commit.function_calls               17150                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass        10377      0.06%      0.06% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        14065806     86.19%     86.25% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult           6212      0.04%     86.29% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             119      0.00%     86.29% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd        266703      1.63%     87.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     87.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     87.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     87.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     87.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     87.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     87.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     87.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     87.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     87.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     87.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     87.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     87.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     87.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     87.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     87.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     87.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     87.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     87.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     87.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     87.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     87.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     87.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     87.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     87.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     87.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     87.92% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        1247154      7.64%     95.56% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        602146      3.69%     99.25% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead        77941      0.48%     99.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite        43794      0.27%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         16320252                       # Class of committed instruction
system.cpu2.commit.bw_lim_events              1299295                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                    19953815                       # The number of ROB reads
system.cpu2.rob.rob_writes                   32906479                       # The number of ROB writes
system.cpu2.timesIdled                            439                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                          66862                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.committedInsts                   10000003                       # Number of Instructions Simulated
system.cpu2.committedOps                     16320252                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.489538                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.489538                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              2.042741                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        2.042741                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                23623166                       # number of integer regfile reads
system.cpu2.int_regfile_writes               13252589                       # number of integer regfile writes
system.cpu2.fp_regfile_reads                   603045                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                  438623                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                 11389668                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                 9227213                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                6035756                       # number of misc regfile reads
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1630162539                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements            51897                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          503.220353                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            1748932                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            52409                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            33.370833                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle           155178                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   503.220353                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.982852                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.982852                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          392                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         15282801                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        15282801                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED   1630162539                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::cpu2.data      1109156                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1109156                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data       639776                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        639776                       # number of WriteReq hits
system.cpu2.dcache.demand_hits::cpu2.data      1748932                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1748932                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      1748932                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1748932                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data       148720                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       148720                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data         6147                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         6147                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::cpu2.data       154867                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        154867                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data       154867                       # number of overall misses
system.cpu2.dcache.overall_misses::total       154867                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data    592390017                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    592390017                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data     91637588                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     91637588                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data    684027605                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    684027605                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data    684027605                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    684027605                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      1257876                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1257876                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data       645923                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       645923                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      1903799                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1903799                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      1903799                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1903799                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.118231                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.118231                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.009517                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.009517                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.081346                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.081346                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.081346                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.081346                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data  3983.257242                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  3983.257242                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 14907.692858                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 14907.692858                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data  4416.871283                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  4416.871283                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data  4416.871283                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  4416.871283                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         2247                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs              332                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs     6.768072                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks        51793                       # number of writebacks
system.cpu2.dcache.writebacks::total            51793                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data       102396                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       102396                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data           62                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           62                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data       102458                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       102458                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data       102458                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       102458                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data        46324                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        46324                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data         6085                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         6085                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data        52409                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        52409                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data        52409                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        52409                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data    195275862                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    195275862                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data     87372191                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     87372191                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data    282648053                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    282648053                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data    282648053                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    282648053                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.036827                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.036827                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.009421                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.009421                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.027529                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.027529                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.027529                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.027529                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data  4215.436102                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  4215.436102                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 14358.618077                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 14358.618077                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data  5393.120514                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  5393.120514                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data  5393.120514                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total  5393.120514                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1630162539                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1630162539                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED   1630162539                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements              292                       # number of replacements
system.cpu2.icache.tags.tagsinuse          502.840015                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            1262938                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              804                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1570.818408                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle            81252                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   502.840015                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.982109                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.982109                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          509                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         10112548                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        10112548                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED   1630162539                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::cpu2.inst      1262938                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1262938                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst      1262938                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1262938                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst      1262938                       # number of overall hits
system.cpu2.icache.overall_hits::total        1262938                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst         1030                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         1030                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst         1030                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          1030                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst         1030                       # number of overall misses
system.cpu2.icache.overall_misses::total         1030                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst     64104498                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     64104498                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst     64104498                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     64104498                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst     64104498                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     64104498                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst      1263968                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1263968                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst      1263968                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1263968                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst      1263968                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1263968                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.000815                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000815                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.000815                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000815                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.000815                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000815                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 62237.376699                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 62237.376699                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 62237.376699                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 62237.376699                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 62237.376699                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 62237.376699                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          875                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    79.545455                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks          292                       # number of writebacks
system.cpu2.icache.writebacks::total              292                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst          226                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          226                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst          226                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          226                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst          226                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          226                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst          804                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          804                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst          804                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          804                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst          804                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          804                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst     52431849                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     52431849                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst     52431849                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     52431849                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst     52431849                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     52431849                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.000636                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000636                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.000636                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000636                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.000636                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000636                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 65213.742537                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 65213.742537                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 65213.742537                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 65213.742537                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 65213.742537                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 65213.742537                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1630162539                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1630162539                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1630162539                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.replacements               5                       # number of replacements
system.cpu2.l2cache.tags.tagsinuse        1938.827301                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs            103331                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs            2069                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs           49.942484                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle           78000                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::cpu2.inst   743.578287                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::cpu2.data  1195.249013                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::cpu2.inst     0.181538                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::cpu2.data     0.291809                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.473347                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         2064                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3         2061                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.503906                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses          423669                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses         423669                       # Number of data accesses
system.cpu2.l2cache.pwrStateResidencyTicks::UNDEFINED   1630162539                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.WritebackDirty_hits::writebacks        51793                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total        51793                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackClean_hits::writebacks          292                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total          292                       # number of WritebackClean hits
system.cpu2.l2cache.ReadExReq_hits::cpu2.data         4916                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total         4916                       # number of ReadExReq hits
system.cpu2.l2cache.ReadCleanReq_hits::cpu2.inst           17                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadCleanReq_hits::total           17                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadSharedReq_hits::cpu2.data        46211                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total        46211                       # number of ReadSharedReq hits
system.cpu2.l2cache.demand_hits::cpu2.inst           17                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::cpu2.data        51127                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total          51144                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::cpu2.inst           17                       # number of overall hits
system.cpu2.l2cache.overall_hits::cpu2.data        51127                       # number of overall hits
system.cpu2.l2cache.overall_hits::total         51144                       # number of overall hits
system.cpu2.l2cache.ReadExReq_misses::cpu2.data         1173                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total         1173                       # number of ReadExReq misses
system.cpu2.l2cache.ReadCleanReq_misses::cpu2.inst          787                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadCleanReq_misses::total          787                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadSharedReq_misses::cpu2.data          109                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total          109                       # number of ReadSharedReq misses
system.cpu2.l2cache.demand_misses::cpu2.inst          787                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::cpu2.data         1282                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total         2069                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::cpu2.inst          787                       # number of overall misses
system.cpu2.l2cache.overall_misses::cpu2.data         1282                       # number of overall misses
system.cpu2.l2cache.overall_misses::total         2069                       # number of overall misses
system.cpu2.l2cache.ReadExReq_miss_latency::cpu2.data     66124809                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total     66124809                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::cpu2.inst     51554727                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::total     51554727                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::cpu2.data      9709614                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total      9709614                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.demand_miss_latency::cpu2.inst     51554727                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::cpu2.data     75834423                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total    127389150                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::cpu2.inst     51554727                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::cpu2.data     75834423                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total    127389150                       # number of overall miss cycles
system.cpu2.l2cache.WritebackDirty_accesses::writebacks        51793                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total        51793                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::writebacks          292                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total          292                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::cpu2.data         6089                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total         6089                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::cpu2.inst          804                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::total          804                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::cpu2.data        46320                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total        46320                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.demand_accesses::cpu2.inst          804                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::cpu2.data        52409                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total        53213                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::cpu2.inst          804                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::cpu2.data        52409                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total        53213                       # number of overall (read+write) accesses
system.cpu2.l2cache.ReadExReq_miss_rate::cpu2.data     0.192642                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.192642                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::cpu2.inst     0.978856                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::total     0.978856                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::cpu2.data     0.002353                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.002353                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_miss_rate::cpu2.inst     0.978856                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::cpu2.data     0.024461                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.038881                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::cpu2.inst     0.978856                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::cpu2.data     0.024461                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.038881                       # miss rate for overall accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::cpu2.data 56372.386189                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 56372.386189                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::cpu2.inst 65507.912325                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::total 65507.912325                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::cpu2.data 89079.027523                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 89079.027523                       # average ReadSharedReq miss latency
system.cpu2.l2cache.demand_avg_miss_latency::cpu2.inst 65507.912325                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::cpu2.data 59153.216069                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 61570.396327                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::cpu2.inst 65507.912325                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::cpu2.data 59153.216069                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 61570.396327                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::writebacks            1                       # number of writebacks
system.cpu2.l2cache.writebacks::total               1                       # number of writebacks
system.cpu2.l2cache.ReadExReq_mshr_misses::cpu2.data         1173                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total         1173                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::cpu2.inst          787                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::total          787                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::cpu2.data          109                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total          109                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.demand_mshr_misses::cpu2.inst          787                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::cpu2.data         1282                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total         2069                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::cpu2.inst          787                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::cpu2.data         1282                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total         2069                       # number of overall MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::cpu2.data     62803930                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total     62803930                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::cpu2.inst     49326148                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::total     49326148                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::cpu2.data      9400416                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total      9400416                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::cpu2.inst     49326148                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::cpu2.data     72204346                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total    121530494                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::cpu2.inst     49326148                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::cpu2.data     72204346                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total    121530494                       # number of overall MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::cpu2.data     0.192642                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.192642                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::cpu2.inst     0.978856                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::total     0.978856                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::cpu2.data     0.002353                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.002353                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_mshr_miss_rate::cpu2.inst     0.978856                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::cpu2.data     0.024461                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.038881                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::cpu2.inst     0.978856                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::cpu2.data     0.024461                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.038881                       # mshr miss rate for overall accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::cpu2.data 53541.287298                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 53541.287298                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu2.inst 62676.172808                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 62676.172808                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 86242.348624                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 86242.348624                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::cpu2.inst 62676.172808                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::cpu2.data 56321.642746                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 58738.759787                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::cpu2.inst 62676.172808                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::cpu2.data 56321.642746                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 58738.759787                       # average overall mshr miss latency
system.cpu2.toL2Bus.snoop_filter.tot_requests       105402                       # Total number of requests made to the snoop filter.
system.cpu2.toL2Bus.snoop_filter.hit_single_requests        52189                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.toL2Bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.toL2Bus.snoop_filter.tot_snoops            2                       # Total number of snoops made to the snoop filter.
system.cpu2.toL2Bus.snoop_filter.hit_single_snoops            2                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.toL2Bus.pwrStateResidencyTicks::UNDEFINED   1630162539                       # Cumulative time (in ticks) in various power states
system.cpu2.toL2Bus.trans_dist::ReadResp        47124                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::WritebackDirty        51794                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::WritebackClean          292                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::CleanEvict          108                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadExReq         6089                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadExResp         6089                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadCleanReq          804                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadSharedReq        46320                       # Transaction distribution
system.cpu2.toL2Bus.pkt_count_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side         1900                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_count_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side       156715                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_count::total           158615                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side        70144                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side      6668928                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size::total           6739072                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.snoops                          5                       # Total snoops (count)
system.cpu2.toL2Bus.snoopTraffic                   64                       # Total snoop traffic (bytes)
system.cpu2.toL2Bus.snoop_fanout::samples        53218                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::mean       0.000075                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::stdev      0.008669                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::0             53214     99.99%     99.99% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::1                 4      0.01%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::total         53218                       # Request fanout histogram
system.cpu2.toL2Bus.reqLayer0.occupancy      69787476                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.reqLayer0.utilization          4.3                       # Layer utilization (%)
system.cpu2.toL2Bus.respLayer0.occupancy       805188                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.toL2Bus.respLayer1.occupancy     52356591                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.respLayer1.utilization          3.2                       # Layer utilization (%)
system.cpu3.branchPred.lookups                2034313                       # Number of BP lookups
system.cpu3.branchPred.condPredicted          2034313                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect             4388                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups             1984144                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                  19795                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect               816                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.indirectLookups        1984144                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectHits           1799286                       # Number of indirect target hits.
system.cpu3.branchPred.indirectMisses          184858                       # Number of indirect misses.
system.cpu3.branchPredindirectMispredicted         2535                       # Number of mispredicted indirect branches.
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1630162539                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                    1344004                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                     647599                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                          239                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                           88                       # TLB misses on write requests
system.cpu3.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED   1630162539                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED   1630162539                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                    1264112                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                          266                       # TLB misses on write requests
system.cpu3.workload.numSyscalls                   11                       # Number of system calls
system.cpu3.pwrStateResidencyTicks::ON     1630162539                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                         4895384                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles           1287825                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                      10105012                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                    2034313                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches           1819081                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                      3533649                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                   9262                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                 338                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles         1169                       # Number of stall cycles due to pending traps
system.cpu3.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu3.fetch.IcacheWaitRetryStallCycles           48                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                  1263898                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                 1597                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples           4827667                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             3.421553                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            2.972195                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                 1661858     34.42%     34.42% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                   17412      0.36%     34.78% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                  323545      6.70%     41.49% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  598251     12.39%     53.88% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                   41741      0.86%     54.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  775366     16.06%     70.80% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  561347     11.63%     82.43% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                  138187      2.86%     85.29% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                  709960     14.71%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total             4827667                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.415557                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       2.064192                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                 1281530                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles               491483                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                  2922997                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles               127026                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                  4631                       # Number of cycles decode is squashing
system.cpu3.decode.DecodedInsts              16485201                       # Number of instructions handled by decode
system.cpu3.rename.SquashCycles                  4631                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                 1334525                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                 109883                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          2608                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                  2991847                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles               384173                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts              16465632                       # Number of instructions processed by rename
system.cpu3.rename.ROBFullEvents                16879                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents                 69677                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                  1346                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.SQFullEvents                249188                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands           23005424                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups             41826970                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups        23736492                       # Number of integer rename lookups
system.cpu3.rename.fp_rename_lookups           605671                       # Number of floating rename lookups
system.cpu3.rename.CommittedMaps             22823247                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                  182027                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                45                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            42                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                   677959                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads             1341367                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             652126                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads            48680                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           13931                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                  16426125                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                706                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                 16394323                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued             1515                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined         123029                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined       168591                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved           515                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples      4827667                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        3.395910                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.888284                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0             320570      6.64%      6.64% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1             192716      3.99%     10.63% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            1490678     30.88%     41.51% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             756929     15.68%     57.19% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             347693      7.20%     64.39% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            1070258     22.17%     86.56% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             411488      8.52%     95.08% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             160206      3.32%     98.40% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              77129      1.60%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total        4827667                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 136400     94.97%     94.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     94.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     94.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                 5240      3.65%     98.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     98.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     98.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     98.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     98.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     98.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     98.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     98.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     98.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     98.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     98.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     98.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     98.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     98.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     98.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     98.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     98.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     98.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     98.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     98.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     98.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     98.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     98.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     98.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     98.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     98.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     98.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     98.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                   388      0.27%     98.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  549      0.38%     99.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead               25      0.02%     99.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite            1022      0.71%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass            11504      0.07%      0.07% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             14113895     86.09%     86.16% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                6233      0.04%     86.20% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  138      0.00%     86.20% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd             268058      1.64%     87.83% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     87.83% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     87.83% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     87.83% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     87.83% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     87.83% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     87.83% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     87.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     87.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     87.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     87.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     87.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     87.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     87.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     87.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     87.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     87.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     87.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     87.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     87.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     87.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     87.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     87.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     87.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     87.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     87.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     87.83% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             1257198      7.67%     95.50% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             604521      3.69%     99.19% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead          88725      0.54%     99.73% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite         44051      0.27%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              16394323                       # Type of FU issued
system.cpu3.iq.rate                          3.348935                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                     143624                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.008761                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads          36731251                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes         16044121                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses     15866453                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads            1030197                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes            505838                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses       501084                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses              16008160                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                 518283                       # Number of floating point alu accesses
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iew.lsq.thread0.forwLoads           76503                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads        17919                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses           63                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation          109                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores         7841                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads        10220                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked          726                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                  4631                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                  20969                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                47899                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts           16426831                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts             1602                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts              1341367                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts              652126                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts               256                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                    28                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                45826                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents           109                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect          1762                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect         4056                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                5818                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts             16384815                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts              1343996                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts             9504                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_refs                     1991585                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                 2017750                       # Number of branches executed
system.cpu3.iew.exec_stores                    647589                       # Number of stores executed
system.cpu3.iew.exec_rate                    3.346993                       # Inst execution rate
system.cpu3.iew.wb_sent                      16369086                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                     16367537                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                 12785008                       # num instructions producing a value
system.cpu3.iew.wb_consumers                 19119473                       # num instructions consuming a value
system.cpu3.iew.wb_rate                      3.343463                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.668690                       # average fanout of values written-back
system.cpu3.commit.commitSquashedInsts         123039                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls            191                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts             4554                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples      4808685                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     3.390471                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     3.098752                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0       697836     14.51%     14.51% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      1461024     30.38%     44.90% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       377388      7.85%     52.74% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       605770     12.60%     65.34% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       123475      2.57%     67.91% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        87236      1.81%     69.72% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       149144      3.10%     72.82% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7         8844      0.18%     73.01% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1297968     26.99%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total      4808685                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts             9991707                       # Number of instructions committed
system.cpu3.commit.committedOps              16303706                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                       1967714                       # Number of memory references committed
system.cpu3.commit.loads                      1323439                       # Number of loads committed
system.cpu3.commit.membars                        120                       # Number of memory barriers committed
system.cpu3.commit.branches                   2012541                       # Number of branches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.commit.fp_insts                    499024                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                 15913956                       # Number of committed integer instructions.
system.cpu3.commit.function_calls               17144                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass        10377      0.06%      0.06% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        14052581     86.19%     86.26% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult           6212      0.04%     86.29% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             119      0.00%     86.30% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd        266703      1.64%     87.93% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     87.93% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     87.93% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     87.93% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     87.93% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     87.93% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     87.93% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     87.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     87.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     87.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     87.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     87.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     87.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     87.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     87.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     87.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     87.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     87.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     87.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     87.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     87.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     87.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     87.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     87.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     87.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     87.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.93% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     87.93% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        1245498      7.64%     95.57% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        600481      3.68%     99.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead        77941      0.48%     99.73% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite        43794      0.27%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         16303706                       # Class of committed instruction
system.cpu3.commit.bw_lim_events              1297968                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                    19937462                       # The number of ROB reads
system.cpu3.rob.rob_writes                   32872800                       # The number of ROB writes
system.cpu3.timesIdled                            442                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                          67717                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.committedInsts                    9991707                       # Number of Instructions Simulated
system.cpu3.committedOps                     16303706                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.489945                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.489945                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              2.041047                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        2.041047                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                23596816                       # number of integer regfile reads
system.cpu3.int_regfile_writes               13239335                       # number of integer regfile writes
system.cpu3.fp_regfile_reads                   603190                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                  438638                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                 11380275                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                 9217457                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                6029109                       # number of misc regfile reads
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1630162539                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements            52181                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          503.162086                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            1744854                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            52693                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            33.113582                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle           135198                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   503.162086                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.982738                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.982738                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          392                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         15258285                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        15258285                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED   1630162539                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::cpu3.data      1106771                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1106771                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data       638083                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        638083                       # number of WriteReq hits
system.cpu3.dcache.demand_hits::cpu3.data      1744854                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1744854                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data      1744854                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1744854                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data       149655                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       149655                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data         6190                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         6190                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::cpu3.data       155845                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        155845                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data       155845                       # number of overall misses
system.cpu3.dcache.overall_misses::total       155845                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data    595182222                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    595182222                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data     92167403                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     92167403                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data    687349625                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    687349625                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data    687349625                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    687349625                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data      1256426                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1256426                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data       644273                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       644273                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      1900699                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1900699                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      1900699                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1900699                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.119112                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.119112                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.009608                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.009608                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.081994                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.081994                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.081994                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.081994                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data  3977.028646                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  3977.028646                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 14889.725848                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 14889.725848                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data  4410.469537                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  4410.469537                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data  4410.469537                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  4410.469537                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         2374                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs              345                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs     6.881159                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks        52076                       # number of writebacks
system.cpu3.dcache.writebacks::total            52076                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data       103083                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       103083                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data           67                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           67                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data       103150                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       103150                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data       103150                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       103150                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data        46572                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        46572                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data         6123                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         6123                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data        52695                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        52695                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data        52695                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        52695                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data    196662807                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    196662807                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data     87921653                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     87921653                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data    284584460                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    284584460                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data    284584460                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    284584460                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.037067                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.037067                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.009504                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.009504                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.027724                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.027724                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.027724                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.027724                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data  4222.769196                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  4222.769196                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 14359.244325                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 14359.244325                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data  5400.597021                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total  5400.597021                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data  5400.597021                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total  5400.597021                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1630162539                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1630162539                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED   1630162539                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements              287                       # number of replacements
system.cpu3.icache.tags.tagsinuse          502.385245                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            1262876                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              799                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1580.570713                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle            66267                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   502.385245                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.981221                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.981221                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          508                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         10111959                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        10111959                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED   1630162539                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::cpu3.inst      1262876                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1262876                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst      1262876                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1262876                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst      1262876                       # number of overall hits
system.cpu3.icache.overall_hits::total        1262876                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst         1019                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1019                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst         1019                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1019                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst         1019                       # number of overall misses
system.cpu3.icache.overall_misses::total         1019                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst     64737863                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     64737863                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst     64737863                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     64737863                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst     64737863                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     64737863                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst      1263895                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1263895                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst      1263895                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1263895                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst      1263895                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1263895                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.000806                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000806                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.000806                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000806                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.000806                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000806                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 63530.778214                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 63530.778214                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 63530.778214                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 63530.778214                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 63530.778214                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 63530.778214                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1189                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    84.928571                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks          287                       # number of writebacks
system.cpu3.icache.writebacks::total              287                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst          220                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          220                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst          220                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          220                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst          220                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          220                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst          799                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          799                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst          799                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          799                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst          799                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          799                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst     52647300                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     52647300                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst     52647300                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     52647300                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst     52647300                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     52647300                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.000632                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000632                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.000632                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000632                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.000632                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000632                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 65891.489362                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 65891.489362                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 65891.489362                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 65891.489362                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 65891.489362                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 65891.489362                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1630162539                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1630162539                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1630162539                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.replacements               8                       # number of replacements
system.cpu3.l2cache.tags.tagsinuse        1930.236990                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs            103897                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs            2063                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs           50.362094                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle           63000                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::writebacks     0.754668                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::cpu3.inst   736.714570                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::cpu3.data  1192.767751                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::writebacks     0.000184                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::cpu3.inst     0.179862                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::cpu3.data     0.291203                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.471249                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         2055                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3         2050                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.501709                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses          425903                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses         425903                       # Number of data accesses
system.cpu3.l2cache.pwrStateResidencyTicks::UNDEFINED   1630162539                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.WritebackDirty_hits::writebacks        52076                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total        52076                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackClean_hits::writebacks          287                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total          287                       # number of WritebackClean hits
system.cpu3.l2cache.ReadExReq_hits::cpu3.data         4952                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total         4952                       # number of ReadExReq hits
system.cpu3.l2cache.ReadCleanReq_hits::cpu3.inst           17                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadCleanReq_hits::total           17                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadSharedReq_hits::cpu3.data        46463                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total        46463                       # number of ReadSharedReq hits
system.cpu3.l2cache.demand_hits::cpu3.inst           17                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::cpu3.data        51415                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total          51432                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::cpu3.inst           17                       # number of overall hits
system.cpu3.l2cache.overall_hits::cpu3.data        51415                       # number of overall hits
system.cpu3.l2cache.overall_hits::total         51432                       # number of overall hits
system.cpu3.l2cache.ReadExReq_misses::cpu3.data         1174                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total         1174                       # number of ReadExReq misses
system.cpu3.l2cache.ReadCleanReq_misses::cpu3.inst          782                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadCleanReq_misses::total          782                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadSharedReq_misses::cpu3.data          106                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total          106                       # number of ReadSharedReq misses
system.cpu3.l2cache.demand_misses::cpu3.inst          782                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::cpu3.data         1280                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total         2062                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::cpu3.inst          782                       # number of overall misses
system.cpu3.l2cache.overall_misses::cpu3.data         1280                       # number of overall misses
system.cpu3.l2cache.overall_misses::total         2062                       # number of overall misses
system.cpu3.l2cache.ReadExReq_miss_latency::cpu3.data     66503763                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total     66503763                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::cpu3.inst     51780834                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::total     51780834                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::cpu3.data     10075914                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total     10075914                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.demand_miss_latency::cpu3.inst     51780834                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::cpu3.data     76579677                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total    128360511                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::cpu3.inst     51780834                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::cpu3.data     76579677                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total    128360511                       # number of overall miss cycles
system.cpu3.l2cache.WritebackDirty_accesses::writebacks        52076                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total        52076                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::writebacks          287                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total          287                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::cpu3.data         6126                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total         6126                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::cpu3.inst          799                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::total          799                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::cpu3.data        46569                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total        46569                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.demand_accesses::cpu3.inst          799                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::cpu3.data        52695                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total        53494                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::cpu3.inst          799                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::cpu3.data        52695                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total        53494                       # number of overall (read+write) accesses
system.cpu3.l2cache.ReadExReq_miss_rate::cpu3.data     0.191642                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.191642                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::cpu3.inst     0.978723                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::total     0.978723                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::cpu3.data     0.002276                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.002276                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_miss_rate::cpu3.inst     0.978723                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::cpu3.data     0.024291                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.038546                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::cpu3.inst     0.978723                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::cpu3.data     0.024291                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.038546                       # miss rate for overall accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::cpu3.data 56647.157581                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 56647.157581                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::cpu3.inst 66215.900256                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::total 66215.900256                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::cpu3.data 95055.792453                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 95055.792453                       # average ReadSharedReq miss latency
system.cpu3.l2cache.demand_avg_miss_latency::cpu3.inst 66215.900256                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::cpu3.data 59827.872656                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 62250.490301                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::cpu3.inst 66215.900256                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::cpu3.data 59827.872656                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 62250.490301                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::writebacks            1                       # number of writebacks
system.cpu3.l2cache.writebacks::total               1                       # number of writebacks
system.cpu3.l2cache.ReadExReq_mshr_misses::cpu3.data         1174                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total         1174                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::cpu3.inst          782                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::total          782                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::cpu3.data          106                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total          106                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.demand_mshr_misses::cpu3.inst          782                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::cpu3.data         1280                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total         2062                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::cpu3.inst          782                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::cpu3.data         1280                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total         2062                       # number of overall MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::cpu3.data     63181029                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total     63181029                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::cpu3.inst     49568521                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::total     49568521                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::cpu3.data      9775234                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total      9775234                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::cpu3.inst     49568521                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::cpu3.data     72956263                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total    122524784                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::cpu3.inst     49568521                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::cpu3.data     72956263                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total    122524784                       # number of overall MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::cpu3.data     0.191642                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.191642                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::cpu3.inst     0.978723                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::total     0.978723                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::cpu3.data     0.002276                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.002276                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_mshr_miss_rate::cpu3.inst     0.978723                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::cpu3.data     0.024291                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.038546                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::cpu3.inst     0.978723                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::cpu3.data     0.024291                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.038546                       # mshr miss rate for overall accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::cpu3.data 53816.890119                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 53816.890119                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu3.inst 63386.855499                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 63386.855499                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 92219.188679                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 92219.188679                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::cpu3.inst 63386.855499                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::cpu3.data 56997.080469                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 59420.360815                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::cpu3.inst 63386.855499                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::cpu3.data 56997.080469                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 59420.360815                       # average overall mshr miss latency
system.cpu3.toL2Bus.snoop_filter.tot_requests       105962                       # Total number of requests made to the snoop filter.
system.cpu3.toL2Bus.snoop_filter.hit_single_requests        52468                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.toL2Bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.toL2Bus.snoop_filter.tot_snoops            4                       # Total number of snoops made to the snoop filter.
system.cpu3.toL2Bus.snoop_filter.hit_single_snoops            4                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.toL2Bus.pwrStateResidencyTicks::UNDEFINED   1630162539                       # Cumulative time (in ticks) in various power states
system.cpu3.toL2Bus.trans_dist::ReadResp        47367                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::WritebackDirty        52077                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::WritebackClean          287                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::CleanEvict          112                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadExReq         6126                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadExResp         6126                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadCleanReq          799                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadSharedReq        46569                       # Transaction distribution
system.cpu3.toL2Bus.pkt_count_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side         1885                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_count_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side       157570                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_count::total           159455                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side        69504                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side      6705280                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size::total           6774784                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.snoops                          8                       # Total snoops (count)
system.cpu3.toL2Bus.snoopTraffic                   64                       # Total snoop traffic (bytes)
system.cpu3.toL2Bus.snoop_fanout::samples        53502                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::mean       0.000112                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::stdev      0.010589                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::0             53496     99.99%     99.99% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::1                 6      0.01%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::total         53502                       # Request fanout histogram
system.cpu3.toL2Bus.reqLayer0.occupancy      70159104                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.reqLayer0.utilization          4.3                       # Layer utilization (%)
system.cpu3.toL2Bus.respLayer0.occupancy       799861                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.toL2Bus.respLayer1.occupancy     52641306                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.respLayer1.utilization          3.2                       # Layer utilization (%)
system.l3.tags.pwrStateResidencyTicks::UNDEFINED   1630162539                       # Cumulative time (in ticks) in various power states
system.l3.tags.replacements                         0                       # number of replacements
system.l3.tags.tagsinuse                  7752.195403                       # Cycle average of tags in use
system.l3.tags.total_refs                          17                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                      8256                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      0.002059                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                     55000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu0.inst       743.676858                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu0.data      1195.019596                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu1.inst       740.003279                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu1.data      1194.703615                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu2.inst       746.924348                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu2.data      1196.010800                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu3.inst       742.328205                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu3.data      1193.528701                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu0.inst        0.005674                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu0.data        0.009117                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu1.inst        0.005646                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu1.data        0.009115                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu2.inst        0.005699                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu2.data        0.009125                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu3.inst        0.005664                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu3.data        0.009106                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.059145                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          8256                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3         8241                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.062988                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                    140624                       # Number of tag accesses
system.l3.tags.data_accesses                   140624                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED   1630162539                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks            4                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total                4                       # number of WritebackDirty hits
system.l3.ReadExReq_misses::cpu0.data            1173                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu1.data            1174                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu2.data            1173                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu3.data            1174                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                4694                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu0.inst          783                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu0.data          109                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu1.inst          779                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu1.data          107                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu2.inst          787                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu2.data          109                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu3.inst          782                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu3.data          106                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total            3562                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu0.inst                783                       # number of demand (read+write) misses
system.l3.demand_misses::cpu0.data               1282                       # number of demand (read+write) misses
system.l3.demand_misses::cpu1.inst                779                       # number of demand (read+write) misses
system.l3.demand_misses::cpu1.data               1281                       # number of demand (read+write) misses
system.l3.demand_misses::cpu2.inst                787                       # number of demand (read+write) misses
system.l3.demand_misses::cpu2.data               1282                       # number of demand (read+write) misses
system.l3.demand_misses::cpu3.inst                782                       # number of demand (read+write) misses
system.l3.demand_misses::cpu3.data               1280                       # number of demand (read+write) misses
system.l3.demand_misses::total                   8256                       # number of demand (read+write) misses
system.l3.overall_misses::cpu0.inst               783                       # number of overall misses
system.l3.overall_misses::cpu0.data              1282                       # number of overall misses
system.l3.overall_misses::cpu1.inst               779                       # number of overall misses
system.l3.overall_misses::cpu1.data              1281                       # number of overall misses
system.l3.overall_misses::cpu2.inst               787                       # number of overall misses
system.l3.overall_misses::cpu2.data              1282                       # number of overall misses
system.l3.overall_misses::cpu3.inst               782                       # number of overall misses
system.l3.overall_misses::cpu3.data              1280                       # number of overall misses
system.l3.overall_misses::total                  8256                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu0.data     61145182                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu1.data     60354198                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu2.data     57896748                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu3.data     58266239                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total     237662367                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu0.inst     45312699                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu0.data      7897144                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu1.inst     44017499                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu1.data      8502517                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu2.inst     45967546                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu2.data      8906333                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu3.inst     46242355                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu3.data      9292708                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    216138801                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu0.inst     45312699                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu0.data     69042326                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu1.inst     44017499                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu1.data     68856715                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu2.inst     45967546                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu2.data     66803081                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu3.inst     46242355                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu3.data     67558947                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total        453801168                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu0.inst     45312699                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu0.data     69042326                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu1.inst     44017499                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu1.data     68856715                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu2.inst     45967546                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu2.data     66803081                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu3.inst     46242355                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu3.data     67558947                       # number of overall miss cycles
system.l3.overall_miss_latency::total       453801168                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks            4                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total            4                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu0.data          1173                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu1.data          1174                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu2.data          1173                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu3.data          1174                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              4694                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu0.inst          783                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu0.data          109                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu1.inst          779                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu1.data          107                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu2.inst          787                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu2.data          109                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu3.inst          782                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu3.data          106                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total          3562                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu0.inst              783                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu0.data             1282                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu1.inst              779                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu1.data             1281                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu2.inst              787                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu2.data             1282                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu3.inst              782                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu3.data             1280                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                 8256                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu0.inst             783                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu0.data            1282                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu1.inst             779                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu1.data            1281                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu2.inst             787                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu2.data            1282                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu3.inst             782                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu3.data            1280                       # number of overall (read+write) accesses
system.l3.overall_accesses::total                8256                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu0.inst               1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu0.data               1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu1.inst               1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu1.data               1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu2.inst               1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu2.data               1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu3.inst               1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu3.data               1                       # miss rate for demand accesses
system.l3.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu0.inst              1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu0.data              1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu1.inst              1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu1.data              1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu2.inst              1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu2.data              1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu3.inst              1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu3.data              1                       # miss rate for overall accesses
system.l3.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu0.data 52127.179881                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu1.data 51409.027257                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu2.data 49357.841432                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu3.data 49630.527257                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 50631.096506                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu0.inst 57870.624521                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu0.data 72450.862385                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu1.inst 56505.133504                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu1.data 79462.775701                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu2.inst 58408.571792                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu2.data 81709.477064                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu3.inst 59133.446292                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu3.data 87667.056604                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 60679.056990                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu0.inst 57870.624521                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu0.data 53855.168487                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu1.inst 56505.133504                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu1.data 53752.314598                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu2.inst 58408.571792                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu2.data 52108.487520                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu3.inst 59133.446292                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu3.data 52780.427344                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 54966.226744                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu0.inst 57870.624521                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu0.data 53855.168487                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu1.inst 56505.133504                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu1.data 53752.314598                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu2.inst 58408.571792                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu2.data 52108.487520                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu3.inst 59133.446292                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu3.data 52780.427344                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 54966.226744                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.ReadExReq_mshr_misses::cpu0.data         1173                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu1.data         1174                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu2.data         1173                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu3.data         1174                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           4694                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu0.inst          783                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu0.data          109                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu1.inst          779                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu1.data          107                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu2.inst          787                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu2.data          109                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu3.inst          782                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu3.data          106                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total         3562                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu0.inst           783                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu0.data          1282                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu1.inst           779                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu1.data          1281                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu2.inst           787                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu2.data          1282                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu3.inst           782                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu3.data          1280                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total              8256                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu0.inst          783                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu0.data         1282                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu1.inst          779                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu1.data         1281                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu2.inst          787                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu2.data         1282                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu3.inst          782                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu3.data         1280                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total             8256                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu0.data     53138056                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu1.data     52342905                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu2.data     49889833                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu3.data     50251467                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total    205622261                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu0.inst     39968995                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu0.data      7152494                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu1.inst     38696787                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu1.data      7769182                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu2.inst     40593147                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu2.data      8161365                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu3.inst     40904575                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu3.data      8568936                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    191815481                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu0.inst     39968995                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu0.data     60290550                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu1.inst     38696787                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu1.data     60112087                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu2.inst     40593147                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu2.data     58051198                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu3.inst     40904575                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu3.data     58820403                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total    397437742                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu0.inst     39968995                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu0.data     60290550                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu1.inst     38696787                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu1.data     60112087                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu2.inst     40593147                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu2.data     58051198                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu3.inst     40904575                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu3.data     58820403                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total    397437742                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu0.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu2.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu3.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total              1                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu0.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu2.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu3.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total             1                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu0.data 45300.985507                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu1.data 44585.097956                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu2.data 42531.826939                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu3.data 42803.634583                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 43805.338943                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu0.inst 51045.970626                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 65619.211009                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu1.inst 49674.951220                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 72609.177570                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu2.inst 51579.602287                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 74874.908257                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu3.inst 52307.640665                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 80839.018868                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 53850.500000                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu0.inst 51045.970626                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu0.data 47028.510140                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu1.inst 49674.951220                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu1.data 46925.907104                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu2.inst 51579.602287                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu2.data 45281.745710                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu3.inst 52307.640665                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu3.data 45953.439844                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 48139.261386                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu0.inst 51045.970626                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu0.data 47028.510140                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu1.inst 49674.951220                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu1.data 46925.907104                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu2.inst 51579.602287                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu2.data 45281.745710                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu3.inst 52307.640665                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu3.data 45953.439844                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 48139.261386                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          8256                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   1630162539                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3562                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4694                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4694                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3562                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        16512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        16512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  16512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port       528384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total       528384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  528384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              8256                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    8256    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                8256                       # Request fanout histogram
system.membus.reqLayer8.occupancy            10866912                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           44164888                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.7                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests         8273                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests           17                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED   1630162539                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp              3562                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty            4                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict              13                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             4694                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            4694                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq         3562                       # Transaction distribution
system.tol3bus.pkt_count_system.cpu0.l2cache.mem_side::system.l3.cpu_side         4133                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu1.l2cache.mem_side::system.l3.cpu_side         4127                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu2.l2cache.mem_side::system.l3.cpu_side         4141                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu3.l2cache.mem_side::system.l3.cpu_side         4128                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count::total                 16529                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu0.l2cache.mem_side::system.l3.cpu_side       132224                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu1.l2cache.mem_side::system.l3.cpu_side       131904                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu2.l2cache.mem_side::system.l3.cpu_side       132480                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu3.l2cache.mem_side::system.l3.cpu_side       132032                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size::total                 528640                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                               0                       # Total snoops (count)
system.tol3bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples             8256                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                   8256    100.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::total               8256                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy           12254380                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.8                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy           6554520                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol3bus.respLayer1.occupancy           6534660                       # Layer occupancy (ticks)
system.tol3bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tol3bus.respLayer2.occupancy           6563718                       # Layer occupancy (ticks)
system.tol3bus.respLayer2.utilization             0.4                       # Layer utilization (%)
system.tol3bus.respLayer3.occupancy           6543676                       # Layer occupancy (ticks)
system.tol3bus.respLayer3.utilization             0.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
