$date
	Tue Mar 25 20:34:47 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module alu_reg_tb $end
$var wire 1 ! valid_o $end
$var wire 3 " result_o [2:0] $end
$var parameter 32 # TEST_WIDTH $end
$var reg 1 $ clk_i $end
$var reg 3 % first_i [2:0] $end
$var reg 2 & opcode_i [1:0] $end
$var reg 1 ' rst_i $end
$var reg 3 ( second_i [2:0] $end
$var reg 1 ) valid_i $end
$scope module malu_reg_inst $end
$var wire 1 $ clk_i $end
$var wire 3 * first_i [2:0] $end
$var wire 2 + opcode_i [1:0] $end
$var wire 1 ' rst_i $end
$var wire 3 , second_i [2:0] $end
$var wire 1 ) valid_i $end
$var parameter 32 - WIDTH $end
$var reg 3 . result [2:0] $end
$var reg 3 / result_o [2:0] $end
$var reg 1 0 valid $end
$var reg 1 ! valid_o $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 -
b11 #
$end
#0
$dumpvars
x0
bx /
bx .
bx ,
bx +
bx *
x)
bx (
x'
bx &
bx %
0$
bx "
x!
$end
#1000
1$
#1500
1'
#2000
0$
#3000
00
1$
#4000
0$
#5000
0!
00
1$
#5500
0'
#6000
0$
#7000
x0
1$
#8000
0$
#8500
b10 .
b0 &
b0 +
1)
b1 (
b1 ,
b1 %
b1 *
#9000
x!
b10 "
b10 /
10
1$
#10000
1'
0$
#11000
1!
0'
1$
#12000
b110 .
b111 (
b111 ,
b111 %
b111 *
0$
#13000
b110 "
b110 /
1$
#14000
1'
0$
#15000
0'
1$
#16000
b11 (
b11 ,
b11 %
b11 *
0$
#17000
00
1$
#18000
1'
0$
#19000
0!
00
0'
1$
#20000
b1 .
b1 &
b1 +
0$
#21000
b1 "
b1 /
10
1$
#22000
1'
0$
#23000
1!
0'
1$
#24000
b0 .
b101 (
b101 ,
0$
#25000
b0 "
b0 /
1$
#26000
1'
0$
#27000
0'
1$
#28000
b1 .
b1 (
b1 ,
0$
#29000
b1 "
b1 /
1$
#30000
1'
0$
#31000
0'
1$
#32000
b100 .
b10 &
b10 +
b10 %
b10 *
0$
#33000
b100 "
b100 /
1$
#34000
1'
0$
#35000
0'
1$
#36000
b0 .
b100 %
b100 *
0$
#37000
b0 "
b0 /
1$
#38000
1'
0$
#39000
0'
1$
#40000
b10 .
b11 &
b11 +
b101 (
b101 ,
b101 %
b101 *
0$
#41000
b10 "
b10 /
1$
#42000
1'
0$
#43000
0'
1$
#44000
0$
