# Copyright (C) 1991-2011 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 64-Bit Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Full Version
# File: C:\Projects\Coco\V4.1.0_DE2_115\CoCo3FPGA\test.csv
# Generated on: Thu Apr 12 23:59:25 2018

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved,Current Strength,Differential Pair,Slew Rate
AUD_ADCDAT,Input,PIN_D2,1,B1_N0,,,,,
AUD_ADCLRCK,Bidir,PIN_C2,1,B1_N0,,,,
AUD_BCLK,Bidir,PIN_F2,1,B1_N1,,,,
AUD_DACDAT,Output,PIN_D1,1,B1_N0,,,,
AUD_DACLRCK,Bidir,PIN_E3,1,B1_N0,,,,
AUD_XCK,Output,PIN_E1,1,B1_N0,,,,
BLUE0,Output,,,,,,,,
BLUE1,Output,,,,,,,,
BLUE2,Output,,,,,,,,
BLUE3,Output,,,,,,,,
BUTTON_N[3],Input,,,,,,,,
BUTTON_N[2],Input,,,,,,,,
BUTTON_N[1],Input,,,,,,,,
BUTTON_N[0],Input,,,,,,,,
CK_CLK,Bidir,,,,,,,,
CK_DAT,Bidir,,,,,,,,
CLK3_57MHZ,Output,,,,,,,,
CLK24MHZ,Input,,,,,,,,
CLK24MHZ_2,Input,,,,,,,,
CLK27MHZ,Input,,,,,,,,
CLK27MHZ_2,Input,,,,,,,,
CLK50MHZ,Input,,,,,,,,
DE1RXD,Input,,,,,,,,
DE1TXD,Output,,,,,,,,
FLASH_ADDRESS[21],Output,,,,,,,,
FLASH_ADDRESS[20],Output,,,,,,,,
FLASH_ADDRESS[19],Output,,,,,,,,
FLASH_ADDRESS[18],Output,,,,,,,,
FLASH_ADDRESS[17],Output,,,,,,,,
FLASH_ADDRESS[16],Output,,,,,,,,
FLASH_ADDRESS[15],Output,,,,,,,,
FLASH_ADDRESS[14],Output,,,,,,,,
FLASH_ADDRESS[13],Output,,,,,,,,
FLASH_ADDRESS[12],Output,,,,,,,,
FLASH_ADDRESS[11],Output,,,,,,,,
FLASH_ADDRESS[10],Output,,,,,,,,
FLASH_ADDRESS[9],Output,,,,,,,,
FLASH_ADDRESS[8],Output,,,,,,,,
FLASH_ADDRESS[7],Output,,,,,,,,
FLASH_ADDRESS[6],Output,,,,,,,,
FLASH_ADDRESS[5],Output,,,,,,,,
FLASH_ADDRESS[4],Output,,,,,,,,
FLASH_ADDRESS[3],Output,,,,,,,,
FLASH_ADDRESS[2],Output,,,,,,,,
FLASH_ADDRESS[1],Output,,,,,,,,
FLASH_ADDRESS[0],Output,,,,,,,,
FLASH_CE_N,Output,,,,,,,,
FLASH_DATA[7],Bidir,,,,,,,,
FLASH_DATA[6],Bidir,,,,,,,,
FLASH_DATA[5],Bidir,,,,,,,,
FLASH_DATA[4],Bidir,,,,,,,,
FLASH_DATA[3],Bidir,,,,,,,,
FLASH_DATA[2],Bidir,,,,,,,,
FLASH_DATA[1],Bidir,,,,,,,,
FLASH_DATA[0],Bidir,,,,,,,,
FLASH_OE_N,Output,,,,,,,,
FLASH_RESET_N,Output,,,,,,,,
FLASH_WE_N,Output,,,,,,,,
GPIO[7],Bidir,,,,,,,,
GPIO[6],Bidir,,,,,,,,
GPIO[5],Bidir,,,,,,,,
GPIO[4],Bidir,,,,,,,,
GPIO[3],Bidir,,,,,,,,
GPIO[2],Bidir,,,,,,,,
GPIO[1],Bidir,,,,,,,,
GPIO[0],Bidir,,,,,,,,
GREEN0,Output,,,,,,,,
GREEN1,Output,,,,,,,,
GREEN2,Output,,,,,,,,
GREEN3,Output,,,,,,,,
H_SYNC,Output,,,,,,,,
I2C_DAT,Bidir,,,,,,,,
I2C_SCL,Output,,,,,,,,
LEDG[7],Output,,,,,,,,
LEDG[6],Output,,,,,,,,
LEDG[5],Output,,,,,,,,
LEDG[4],Output,,,,,,,,
LEDG[3],Output,,,,,,,,
LEDG[2],Output,,,,,,,,
LEDG[1],Output,,,,,,,,
LEDG[0],Output,,,,,,,,
LEDR[7],Output,,,,,,,,
LEDR[6],Output,,,,,,,,
LEDR[5],Output,,,,,,,,
LEDR[4],Output,,,,,,,,
LEDR[3],Output,,,,,,,,
LEDR[2],Output,,,,,,,,
LEDR[1],Output,,,,,,,,
LEDR[0],Output,,,,,,,,
MISO,Input,,,,,,,,
MOSI,Output,,,,,,,,
OPTRXD,Input,,,,,,,,
OPTTXD,Output,,,,,,,,
PADDLE_CLK[3],Input,,,,,,,,
PADDLE_CLK[2],Input,,,,,,,,
PADDLE_CLK[1],Input,,,,,,,,
PADDLE_CLK[0],Input,,,,,,,,
PADDLE_MCLK,Output,,,,,,,,
P_SWITCH[3],Input,,,,,,,,
P_SWITCH[2],Input,,,,,,,,
P_SWITCH[1],Input,,,,,,,,
P_SWITCH[0],Input,,,,,,,,
RAM0_ADDRESS[19],Output,,,,,,,,
RAM0_ADDRESS[18],Output,,,,,,12mA,,
RAM0_ADDRESS[17],Output,,,,,,12mA,,
RAM0_ADDRESS[16],Output,,,,,,12mA,,
RAM0_ADDRESS[15],Output,,,,,,12mA,,
RAM0_ADDRESS[14],Output,,,,,,12mA,,
RAM0_ADDRESS[13],Output,,,,,,12mA,,
RAM0_ADDRESS[12],Output,,,,,,12mA,,
RAM0_ADDRESS[11],Output,,,,,,12mA,,
RAM0_ADDRESS[10],Output,,,,,,12mA,,
RAM0_ADDRESS[9],Output,,,,,,12mA,,
RAM0_ADDRESS[8],Output,,,,,,12mA,,
RAM0_ADDRESS[7],Output,,,,,,12mA,,
RAM0_ADDRESS[6],Output,,,,,,12mA,,
RAM0_ADDRESS[5],Output,,,,,,12mA,,
RAM0_ADDRESS[4],Output,,,,,,12mA,,
RAM0_ADDRESS[3],Output,,,,,,12mA,,
RAM0_ADDRESS[2],Output,,,,,,12mA,,
RAM0_ADDRESS[1],Output,,,,,,12mA,,
RAM0_ADDRESS[0],Output,,,,,,12mA,,
RAM0_BE0_N,Output,,,,,,12mA,,
RAM0_BE1_N,Output,,,,,,12mA,,
RAM0_CS_N,Output,,,,,,,,
RAM0_DATA[15],Bidir,,,,,,12mA,,
RAM0_DATA[14],Bidir,,,,,,12mA,,
RAM0_DATA[13],Bidir,,,,,,12mA,,
RAM0_DATA[12],Bidir,,,,,,12mA,,
RAM0_DATA[11],Bidir,,,,,,12mA,,
RAM0_DATA[10],Bidir,,,,,,12mA,,
RAM0_DATA[9],Bidir,,,,,,12mA,,
RAM0_DATA[8],Bidir,,,,,,12mA,,
RAM0_DATA[7],Bidir,,,,,,12mA,,
RAM0_DATA[6],Bidir,,,,,,12mA,,
RAM0_DATA[5],Bidir,,,,,,12mA,,
RAM0_DATA[4],Bidir,,,,,,12mA,,
RAM0_DATA[3],Bidir,,,,,,12mA,,
RAM0_DATA[2],Bidir,,,,,,12mA,,
RAM0_DATA[1],Bidir,,,,,,12mA,,
RAM0_DATA[0],Bidir,,,,,,12mA,,
RAM0_OE_N,Output,,,,,,,,
RAM0_RW_N,Output,,,,,,12mA,,
RAM1_ADDRESS[19],Output,,,,,,,,
RAM1_ADDRESS[18],Output,,,,,,,,
RAM1_ADDRESS[17],Output,,,,,,,,
RAM1_ADDRESS[16],Output,,,,,,,,
RAM1_ADDRESS[15],Output,,,,,,,,
RAM1_ADDRESS[14],Output,,,,,,,,
RAM1_ADDRESS[13],Output,,,,,,,,
RAM1_ADDRESS[12],Output,,,,,,,,
RAM1_ADDRESS[11],Output,,,,,,,,
RAM1_ADDRESS[10],Output,,,,,,,,
RAM1_ADDRESS[9],Output,,,,,,,,
RAM1_ADDRESS[8],Output,,,,,,,,
RAM1_ADDRESS[7],Output,,,,,,,,
RAM1_ADDRESS[6],Output,,,,,,,,
RAM1_ADDRESS[5],Output,,,,,,,,
RAM1_ADDRESS[4],Output,,,,,,,,
RAM1_ADDRESS[3],Output,,,,,,,,
RAM1_ADDRESS[2],Output,,,,,,,,
RAM1_ADDRESS[1],Output,,,,,,,,
RAM1_ADDRESS[0],Output,,,,,,,,
RAM1_ADDRESS9_1,Output,,,,,,,,
RAM1_ADDRESS10_1,Output,,,,,,,,
RAM1_BE0_N,Output,,,,,,,,
RAM1_BE1_N,Output,,,,,,,,
RAM1_BE2_N,Output,,,,,,,,
RAM1_BE3_N,Output,,,,,,,,
RAM1_CS0_N,Output,,,,,,,,
RAM1_CS1_N,Output,,,,,,,,
RAM1_DATA[15],Bidir,,,,,,,,
RAM1_DATA[14],Bidir,,,,,,,,
RAM1_DATA[13],Bidir,,,,,,,,
RAM1_DATA[12],Bidir,,,,,,,,
RAM1_DATA[11],Bidir,,,,,,,,
RAM1_DATA[10],Bidir,,,,,,,,
RAM1_DATA[9],Bidir,,,,,,,,
RAM1_DATA[8],Bidir,,,,,,,,
RAM1_DATA[7],Bidir,,,,,,,,
RAM1_DATA[6],Bidir,,,,,,,,
RAM1_DATA[5],Bidir,,,,,,,,
RAM1_DATA[4],Bidir,,,,,,,,
RAM1_DATA[3],Bidir,,,,,,,,
RAM1_DATA[2],Bidir,,,,,,,,
RAM1_DATA[1],Bidir,,,,,,,,
RAM1_DATA[0],Bidir,,,,,,,,
RAM1_OE0_N,Output,,,,,,,,
RAM1_OE1_N,Output,,,,,,,,
RAM1_RW0_N,Output,,,,,,,,
RAM1_RW1_N,Output,,,,,,,,
RED0,Output,,,,,,,,
RED1,Output,,,,,,,,
RED2,Output,,,,,,,,
RED3,Output,,,,,,,,
RST,Output,,,,,,,,
SDRAM_ADDRESS[11],Output,,,,,,,,
SDRAM_ADDRESS[10],Output,,,,,,,,
SDRAM_ADDRESS[9],Output,,,,,,,,
SDRAM_ADDRESS[8],Output,,,,,,,,
SDRAM_ADDRESS[7],Output,,,,,,,,
SDRAM_ADDRESS[6],Output,,,,,,,,
SDRAM_ADDRESS[5],Output,,,,,,,,
SDRAM_ADDRESS[4],Output,,,,,,,,
SDRAM_ADDRESS[3],Output,,,,,,,,
SDRAM_ADDRESS[2],Output,,,,,,,,
SDRAM_ADDRESS[1],Output,,,,,,,,
SDRAM_ADDRESS[0],Output,,,,,,,,
SDRAM_BANK[1],Output,,,,,,,,
SDRAM_BANK[0],Output,,,,,,,,
SDRAM_CAS_N,Output,,,,,,,,
SDRAM_CKE,Output,,,,,,,,
SDRAM_CLK,Output,,,,,,,,
SDRAM_CS_N,Output,,,,,,,,
SDRAM_DATA[15],Bidir,,,,,,,,
SDRAM_DATA[14],Bidir,,,,,,,,
SDRAM_DATA[13],Bidir,,,,,,,,
SDRAM_DATA[12],Bidir,,,,,,,,
SDRAM_DATA[11],Bidir,,,,,,,,
SDRAM_DATA[10],Bidir,,,,,,,,
SDRAM_DATA[9],Bidir,,,,,,,,
SDRAM_DATA[8],Bidir,,,,,,,,
SDRAM_DATA[7],Bidir,,,,,,,,
SDRAM_DATA[6],Bidir,,,,,,,,
SDRAM_DATA[5],Bidir,,,,,,,,
SDRAM_DATA[4],Bidir,,,,,,,,
SDRAM_DATA[3],Bidir,,,,,,,,
SDRAM_DATA[2],Bidir,,,,,,,,
SDRAM_DATA[1],Bidir,,,,,,,,
SDRAM_DATA[0],Bidir,,,,,,,,
SDRAM_LDQM,Output,,,,,,,,
SDRAM_RAS_N,Output,,,,,,,,
SDRAM_RW_N,Output,,,,,,,,
SDRAM_UDQM,Output,,,,,,,,
SEGMENT0_N[6],Output,,,,,,,,
SEGMENT0_N[5],Output,,,,,,,,
SEGMENT0_N[4],Output,,,,,,,,
SEGMENT0_N[3],Output,,,,,,,,
SEGMENT0_N[2],Output,,,,,,,,
SEGMENT0_N[1],Output,,,,,,,,
SEGMENT0_N[0],Output,,,,,,,,
SEGMENT1_N[6],Output,,,,,,,,
SEGMENT1_N[5],Output,,,,,,,,
SEGMENT1_N[4],Output,,,,,,,,
SEGMENT1_N[3],Output,,,,,,,,
SEGMENT1_N[2],Output,,,,,,,,
SEGMENT1_N[1],Output,,,,,,,,
SEGMENT1_N[0],Output,,,,,,,,
SEGMENT2_N[6],Output,,,,,,,,
SEGMENT2_N[5],Output,,,,,,,,
SEGMENT2_N[4],Output,,,,,,,,
SEGMENT2_N[3],Output,,,,,,,,
SEGMENT2_N[2],Output,,,,,,,,
SEGMENT2_N[1],Output,,,,,,,,
SEGMENT2_N[0],Output,,,,,,,,
SEGMENT3_N[6],Output,,,,,,,,
SEGMENT3_N[5],Output,,,,,,,,
SEGMENT3_N[4],Output,,,,,,,,
SEGMENT3_N[3],Output,,,,,,,,
SEGMENT3_N[2],Output,,,,,,,,
SEGMENT3_N[1],Output,,,,,,,,
SEGMENT3_N[0],Output,,,,,,,,
SPI_CLK,Output,,,,,,,,
SPI_SS_N,Output,,,,,,,,
SWITCH[9],Input,,,,,,,,
SWITCH[8],Input,,,,,,,,
SWITCH[7],Input,,,,,,,,
SWITCH[6],Input,,,,,,,,
SWITCH[5],Input,,,,,,,,
SWITCH[4],Input,,,,,,,,
SWITCH[3],Input,,,,,,,,
SWITCH[2],Input,,,,,,,,
SWITCH[1],Input,,,,,,,,
SWITCH[0],Input,,,,,,,,
V_SYNC,Output,,,,,,,,
WF_RXD,Input,,,,,,,,
WF_TXD,Output,,,,,,,,
ps2_clk,Input,,,,,,,,
ps2_data,Input,,,,,,,,
RAM1_BE*,Unknown,,,,,,16mA,,
RAM1_ADD*,Unknown,,,,,,20mA,,
RAM1_RW*,Unknown,,,,,,24mA,,
