# FPGA-Stopwatch-Timer
Programmed on AMD Vivado using Verilog HDL. 
This program can only be run on the Digilent Basys 3 Artix-7 FPGA Trainer Board. 
The bitstream file is located within the bitstream files folder. 

Main file can be found in project_1.srcs/sources_1/imports/lab6/timeMultiplexingMain.v
