###############################################################
#  Generated by:      Cadence Tempus 20.10-p003_1
#  OS:                Linux x86_64(Host ID edatools-server2.iiitd.edu.in)
#  Generated on:      Sun Jan 11 15:50:08 2026
#  Design:            picorv32
#  Command:           report_timing -retime path_slew_propagation -max_path 50 -nworst 50 -path_type full_clock > $report_dir/pba_maxfreq.rpt
###############################################################
Path 1: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.177
+ Phase Shift                   5.000
= Required Time                 4.823
- Arrival Time                  4.416
= Slack Time                    0.406
= Slack Time(original)          0.270
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -----------------------------------------------------------------------------------
      Instance                         Arc           Cell       Retime  Arrival  Required  
                                                                Delay   Time     Time  
      -----------------------------------------------------------------------------------
      -                                clk ^         -          -       0.000    0.406  
      latched_store_reg                -             DFFQX1     0.000   0.000    0.406  
      latched_store_reg                CK ^ -> Q v   DFFQX1     0.382   0.382    0.788  
      g75948__4319                     -             NAND2X4    0.000   0.382    0.788  
      g75948__4319                     B v -> Y ^    NAND2X4    0.179   0.561    0.967  
      g75889__3680                     -             NOR2X4     0.000   0.561    0.967  
      g75889__3680                     B ^ -> Y v    NOR2X4     0.121   0.682    1.089  
      g75492__6161                     -             AOI222XL   0.000   0.682    1.089  
      g75492__6161                     A1 v -> Y ^   AOI222XL   0.255   0.937    1.343  
      g75485                           -             INVX1      0.000   0.937    1.343  
      g75485                           A ^ -> Y v    INVX1      0.079   1.017    1.423  
      add_1642_33_Y_add_1633_32_g2649  -             NOR2XL     0.000   1.017    1.423  
      add_1642_33_Y_add_1633_32_g2649  B v -> Y ^    NOR2XL     0.164   1.180    1.587  
      add_1642_33_Y_add_1633_32_g2546  -             OAI21X1    0.000   1.180    1.587  
      add_1642_33_Y_add_1633_32_g2546  A0 ^ -> Y v   OAI21X1    0.119   1.300    1.706  
      add_1642_33_Y_add_1633_32_g2545  -             CLKINVX1   0.000   1.300    1.706  
      add_1642_33_Y_add_1633_32_g2545  A v -> Y ^    CLKINVX1   0.073   1.372    1.779  
      add_1642_33_Y_add_1633_32_g2543  -             OAI21X1    0.000   1.372    1.779  
      add_1642_33_Y_add_1633_32_g2543  A1 ^ -> Y v   OAI21X1    0.086   1.458    1.865  
      add_1642_33_Y_add_1633_32_g2542  -             CLKINVX1   0.000   1.458    1.865  
      add_1642_33_Y_add_1633_32_g2542  A v -> Y ^    CLKINVX1   0.065   1.523    1.929  
      add_1642_33_Y_add_1633_32_g2540  -             OAI21X1    0.000   1.523    1.929  
      add_1642_33_Y_add_1633_32_g2540  A1 ^ -> Y v   OAI21X1    0.100   1.623    2.030  
      add_1642_33_Y_add_1633_32_g2537  -             OAI2BB1X1  0.000   1.623    2.030  
      add_1642_33_Y_add_1633_32_g2537  A1N v -> Y v  OAI2BB1X1  0.170   1.794    2.200  
      add_1642_33_Y_add_1633_32_g2534  -             OAI2BB1X1  0.000   1.794    2.200  
      add_1642_33_Y_add_1633_32_g2534  A1N v -> Y v  OAI2BB1X1  0.182   1.976    2.382  
      add_1642_33_Y_add_1633_32_g2532  -             NAND2BX1   0.000   1.976    2.382  
      add_1642_33_Y_add_1633_32_g2532  B v -> Y ^    NAND2BX1   0.092   2.068    2.474  
      add_1642_33_Y_add_1633_32_g2530  -             NOR2BX1    0.000   2.068    2.474  
      add_1642_33_Y_add_1633_32_g2530  B ^ -> Y v    NOR2BX1    0.039   2.106    2.513  
      add_1642_33_Y_add_1633_32_g2528  -             NOR2XL     0.000   2.106    2.513  
      add_1642_33_Y_add_1633_32_g2528  B v -> Y ^    NOR2XL     0.128   2.235    2.641  
      add_1642_33_Y_add_1633_32_g2521  -             NOR2XL     0.000   2.235    2.641  
      add_1642_33_Y_add_1633_32_g2521  B ^ -> Y v    NOR2XL     0.072   2.306    2.713  
      add_1642_33_Y_add_1633_32_g2520  -             NOR2BX1    0.000   2.306    2.713  
      add_1642_33_Y_add_1633_32_g2520  B v -> Y ^    NOR2BX1    0.096   2.402    2.809  
      add_1642_33_Y_add_1633_32_g2512  -             NOR2XL     0.000   2.402    2.809  
      add_1642_33_Y_add_1633_32_g2512  B ^ -> Y v    NOR2XL     0.063   2.465    2.871  
      add_1642_33_Y_add_1633_32_g2510  -             NOR2BX1    0.000   2.465    2.871  
      add_1642_33_Y_add_1633_32_g2510  B v -> Y ^    NOR2BX1    0.092   2.557    2.963  
      add_1642_33_Y_add_1633_32_g2507  -             OAI21X1    0.000   2.557    2.963  
      add_1642_33_Y_add_1633_32_g2507  A1 ^ -> Y v   OAI21X1    0.119   2.675    3.082  
      add_1642_33_Y_add_1633_32_g2504  -             AOI21X1    0.000   2.675    3.082  
      add_1642_33_Y_add_1633_32_g2504  A1 v -> Y ^   AOI21X1    0.133   2.808    3.214  
      add_1642_33_Y_add_1633_32_g2502  -             NOR2X1     0.000   2.808    3.214  
      add_1642_33_Y_add_1633_32_g2502  B ^ -> Y v    NOR2X1     0.063   2.871    3.277  
      add_1642_33_Y_add_1633_32_g2498  -             NAND2XL    0.000   2.871    3.277  
      add_1642_33_Y_add_1633_32_g2498  B v -> Y ^    NAND2XL    0.055   2.925    3.332  
      add_1642_33_Y_add_1633_32_g2496  -             NAND2XL    0.000   2.925    3.332  
      add_1642_33_Y_add_1633_32_g2496  B ^ -> Y v    NAND2XL    0.134   3.059    3.466  
      add_1642_33_Y_add_1633_32_g2490  -             NAND2BXL   0.000   3.059    3.466  
      add_1642_33_Y_add_1633_32_g2490  B v -> Y ^    NAND2BXL   0.118   3.177    3.583  
      add_1642_33_Y_add_1633_32_g2485  -             OAI21X1    0.000   3.177    3.583  
      add_1642_33_Y_add_1633_32_g2485  A1 ^ -> Y v   OAI21X1    0.121   3.298    3.704  
      add_1642_33_Y_add_1633_32_g2479  -             NAND2BX1   0.000   3.298    3.704  
      add_1642_33_Y_add_1633_32_g2479  B v -> Y ^    NAND2BX1   0.066   3.364    3.771  
      add_1642_33_Y_add_1633_32_g2475  -             AOI21X1    0.000   3.364    3.771  
      add_1642_33_Y_add_1633_32_g2475  A1 ^ -> Y v   AOI21X1    0.077   3.441    3.848  
      add_1642_33_Y_add_1633_32_g2473  -             NOR2BX1    0.000   3.441    3.848  
      add_1642_33_Y_add_1633_32_g2473  B v -> Y ^    NOR2BX1    0.157   3.599    4.005  
      add_1642_33_Y_add_1633_32_g2471  -             NOR2BX1    0.000   3.599    4.005  
      add_1642_33_Y_add_1633_32_g2471  B ^ -> Y v    NOR2BX1    0.046   3.645    4.051  
      add_1642_33_Y_add_1633_32_g2468  -             NOR2XL     0.000   3.645    4.051  
      add_1642_33_Y_add_1633_32_g2468  B v -> Y ^    NOR2XL     0.135   3.780    4.186  
      add_1642_33_Y_add_1633_32_g2460  -             OAI21X1    0.000   3.780    4.186  
      add_1642_33_Y_add_1633_32_g2460  A1 ^ -> Y v   OAI21X1    0.106   3.886    4.292  
      add_1642_33_Y_add_1633_32_g2454  -             AOI21X1    0.000   3.886    4.292  
      add_1642_33_Y_add_1633_32_g2454  A1 v -> Y ^   AOI21X1    0.116   4.002    4.408  
      add_1642_33_Y_add_1633_32_g2451  -             OAI21X1    0.000   4.002    4.408  
      add_1642_33_Y_add_1633_32_g2451  A1 ^ -> Y v   OAI21X1    0.086   4.088    4.494  
      add_1642_33_Y_add_1633_32_g2673  -             XNOR2XL    0.000   4.088    4.494  
      add_1642_33_Y_add_1633_32_g2673  B v -> Y ^    XNOR2XL    0.184   4.271    4.677  
      g132873                          -             AOI222XL   0.000   4.271    4.677  
      g132873                          C0 ^ -> Y v   AOI222XL   0.085   4.356    4.762  
      g132787                          -             INVXL      0.000   4.356    4.762  
      g132787                          A v -> Y ^    INVXL      0.060   4.416    4.823  
      reg_next_pc_reg[31]              -             DFFQX1     0.000   4.416    4.823  
      -----------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -------------------------------------------------------------
      Instance             Arc    Cell    Retime  Arrival  Required  
                                          Delay   Time     Time  
      -------------------------------------------------------------
      -                    clk ^  -       -       0.000    -0.406  
      reg_next_pc_reg[31]  -      DFFQX1  0.000   0.000    -0.406  
      -------------------------------------------------------------
Path 2: MET Setup Check with Pin alu_out_q_reg[31]/CK 
Endpoint:   alu_out_q_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.169
+ Phase Shift                   5.000
= Required Time                 4.831
- Arrival Time                  4.414
= Slack Time                    0.417
= Slack Time(original)          0.283
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ---------------------------------------------------------------------------------
      Instance                         Arc          Cell      Retime  Arrival  Required  
                                                              Delay   Time     Time  
      ---------------------------------------------------------------------------------
      -                                clk ^        -         -       0.000    0.417  
      instr_sub_reg                    -            DFFHQX2   0.000   0.000    0.417  
      instr_sub_reg                    CK ^ -> Q v  DFFHQX2   0.376   0.376    0.793  
      sub_1313_38_Y_add_1313_58_g1834  -            CLKINVX3  0.000   0.376    0.793  
      sub_1313_38_Y_add_1313_58_g1834  A v -> Y ^   CLKINVX3  0.154   0.530    0.947  
      sub_1313_38_Y_add_1313_58_g1833  -            INVX3     0.000   0.530    0.947  
      sub_1313_38_Y_add_1313_58_g1833  A ^ -> Y v   INVX3     0.144   0.674    1.091  
      sub_1313_38_Y_add_1313_58_g1775  -            NAND2XL   0.000   0.674    1.091  
      sub_1313_38_Y_add_1313_58_g1775  B v -> Y ^   NAND2XL   0.092   0.766    1.183  
      sub_1313_38_Y_add_1313_58_g1669  -            OAI21X1   0.000   0.766    1.183  
      sub_1313_38_Y_add_1313_58_g1669  B0 ^ -> Y v  OAI21X1   0.094   0.860    1.276  
      sub_1313_38_Y_add_1313_58_g1619  -            CLKINVX1  0.000   0.860    1.276  
      sub_1313_38_Y_add_1313_58_g1619  A v -> Y ^   CLKINVX1  0.069   0.928    1.345  
      sub_1313_38_Y_add_1313_58_g1617  -            OAI21X1   0.000   0.928    1.345  
      sub_1313_38_Y_add_1313_58_g1617  A1 ^ -> Y v  OAI21X1   0.086   1.014    1.431  
      sub_1313_38_Y_add_1313_58_g1615  -            CLKINVX1  0.000   1.014    1.431  
      sub_1313_38_Y_add_1313_58_g1615  A v -> Y ^   CLKINVX1  0.064   1.078    1.495  
      sub_1313_38_Y_add_1313_58_g1613  -            OAI21X1   0.000   1.078    1.495  
      sub_1313_38_Y_add_1313_58_g1613  A1 ^ -> Y v  OAI21X1   0.111   1.189    1.606  
      sub_1313_38_Y_add_1313_58_g1611  -            NAND2BX1  0.000   1.189    1.606  
      sub_1313_38_Y_add_1313_58_g1611  B v -> Y ^   NAND2BX1  0.085   1.274    1.691  
      sub_1313_38_Y_add_1313_58_g1609  -            NAND2X2   0.000   1.274    1.691  
      sub_1313_38_Y_add_1313_58_g1609  B ^ -> Y v   NAND2X2   0.076   1.350    1.767  
      sub_1313_38_Y_add_1313_58_g1608  -            NAND2XL   0.000   1.350    1.767  
      sub_1313_38_Y_add_1313_58_g1608  B v -> Y ^   NAND2XL   0.072   1.422    1.839  
      sub_1313_38_Y_add_1313_58_g1605  -            NAND2BX1  0.000   1.422    1.839  
      sub_1313_38_Y_add_1313_58_g1605  B ^ -> Y v   NAND2BX1  0.105   1.526    1.943  
      sub_1313_38_Y_add_1313_58_g1601  -            NAND2BX1  0.000   1.526    1.943  
      sub_1313_38_Y_add_1313_58_g1601  B v -> Y ^   NAND2BX1  0.056   1.582    1.999  
      sub_1313_38_Y_add_1313_58_g1600  -            NAND2XL   0.000   1.582    1.999  
      sub_1313_38_Y_add_1313_58_g1600  B ^ -> Y v   NAND2XL   0.153   1.736    2.153  
      sub_1313_38_Y_add_1313_58_g1597  -            NAND2BX1  0.000   1.736    2.153  
      sub_1313_38_Y_add_1313_58_g1597  B v -> Y ^   NAND2BX1  0.079   1.814    2.231  
      sub_1313_38_Y_add_1313_58_g1594  -            NAND2X1   0.000   1.814    2.231  
      sub_1313_38_Y_add_1313_58_g1594  B ^ -> Y v   NAND2X1   0.122   1.937    2.353  
      sub_1313_38_Y_add_1313_58_g1592  -            NAND2XL   0.000   1.937    2.353  
      sub_1313_38_Y_add_1313_58_g1592  B v -> Y ^   NAND2XL   0.091   2.028    2.444  
      sub_1313_38_Y_add_1313_58_g1590  -            OAI211X1  0.000   2.028    2.444  
      sub_1313_38_Y_add_1313_58_g1590  C0 ^ -> Y v  OAI211X1  0.174   2.202    2.618  
      sub_1313_38_Y_add_1313_58_g1584  -            NAND2BX1  0.000   2.202    2.618  
      sub_1313_38_Y_add_1313_58_g1584  B v -> Y ^   NAND2BX1  0.097   2.298    2.715  
      sub_1313_38_Y_add_1313_58_g1578  -            OAI211X1  0.000   2.298    2.715  
      sub_1313_38_Y_add_1313_58_g1578  A1 ^ -> Y v  OAI211X1  0.197   2.495    2.912  
      sub_1313_38_Y_add_1313_58_g1570  -            AOI21X1   0.000   2.495    2.912  
      sub_1313_38_Y_add_1313_58_g1570  A1 v -> Y ^  AOI21X1   0.118   2.613    3.030  
      sub_1313_38_Y_add_1313_58_g1567  -            OAI21X1   0.000   2.613    3.030  
      sub_1313_38_Y_add_1313_58_g1567  A1 ^ -> Y v  OAI21X1   0.118   2.731    3.148  
      sub_1313_38_Y_add_1313_58_g1566  -            INVX1     0.000   2.731    3.148  
      sub_1313_38_Y_add_1313_58_g1566  A v -> Y ^   INVX1     0.086   2.817    3.234  
      sub_1313_38_Y_add_1313_58_g1565  -            NOR2XL    0.000   2.817    3.234  
      sub_1313_38_Y_add_1313_58_g1565  B ^ -> Y v   NOR2XL    0.072   2.889    3.306  
      sub_1313_38_Y_add_1313_58_g1552  -            OAI211X1  0.000   2.889    3.306  
      sub_1313_38_Y_add_1313_58_g1552  A1 v -> Y ^  OAI211X1  0.123   3.012    3.429  
      sub_1313_38_Y_add_1313_58_g1545  -            AOI21X1   0.000   3.012    3.429  
      sub_1313_38_Y_add_1313_58_g1545  A1 ^ -> Y v  AOI21X1   0.095   3.107    3.524  
      sub_1313_38_Y_add_1313_58_g1540  -            OAI21X1   0.000   3.107    3.524  
      sub_1313_38_Y_add_1313_58_g1540  A1 v -> Y ^  OAI21X1   0.098   3.205    3.622  
      sub_1313_38_Y_add_1313_58_g1538  -            NAND2X1   0.000   3.205    3.622  
      sub_1313_38_Y_add_1313_58_g1538  B ^ -> Y v   NAND2X1   0.101   3.307    3.723  
      sub_1313_38_Y_add_1313_58_g1536  -            NAND2BXL  0.000   3.307    3.723  
      sub_1313_38_Y_add_1313_58_g1536  B v -> Y ^   NAND2BXL  0.098   3.405    3.822  
      sub_1313_38_Y_add_1313_58_g1533  -            OAI21X1   0.000   3.405    3.822  
      sub_1313_38_Y_add_1313_58_g1533  A1 ^ -> Y v  OAI21X1   0.117   3.522    3.938  
      sub_1313_38_Y_add_1313_58_g1528  -            AOI21X1   0.000   3.522    3.938  
      sub_1313_38_Y_add_1313_58_g1528  A1 v -> Y ^  AOI21X1   0.120   3.642    4.059  
      sub_1313_38_Y_add_1313_58_g1526  -            NOR2XL    0.000   3.642    4.059  
      sub_1313_38_Y_add_1313_58_g1526  B ^ -> Y v   NOR2XL    0.063   3.705    4.122  
      sub_1313_38_Y_add_1313_58_g1523  -            NOR2BX1   0.000   3.705    4.122  
      sub_1313_38_Y_add_1313_58_g1523  B v -> Y ^   NOR2BX1   0.092   3.797    4.214  
      sub_1313_38_Y_add_1313_58_g1520  -            OAI21X1   0.000   3.797    4.214  
      sub_1313_38_Y_add_1313_58_g1520  A1 ^ -> Y v  OAI21X1   0.095   3.892    4.309  
      sub_1313_38_Y_add_1313_58_g1517  -            AOI21X1   0.000   3.892    4.309  
      sub_1313_38_Y_add_1313_58_g1517  A1 v -> Y ^  AOI21X1   0.114   4.006    4.423  
      sub_1313_38_Y_add_1313_58_g1514  -            OAI21X1   0.000   4.006    4.423  
      sub_1313_38_Y_add_1313_58_g1514  A1 ^ -> Y v  OAI21X1   0.069   4.075    4.492  
      sub_1313_38_Y_add_1313_58_g2     -            XNOR2XL   0.000   4.075    4.492  
      sub_1313_38_Y_add_1313_58_g2     A v -> Y ^   XNOR2XL   0.204   4.279    4.696  
      g75604__4319                     -            AOI221X1  0.000   4.279    4.696  
      g75604__4319                     B1 ^ -> Y v  AOI221X1  0.078   4.358    4.774  
      g75589                           -            INVXL     0.000   4.358    4.774  
      g75589                           A v -> Y ^   INVXL     0.056   4.414    4.830  
      alu_out_q_reg[31]                -            DFFQX1    0.000   4.414    4.830  
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -----------------------------------------------------------
      Instance           Arc    Cell    Retime  Arrival  Required  
                                        Delay   Time     Time  
      -----------------------------------------------------------
      -                  clk ^  -       -       0.000    -0.417  
      alu_out_q_reg[31]  -      DFFQX1  0.000   0.000    -0.417  
      -----------------------------------------------------------
Path 3: MET Setup Check with Pin reg_op1_reg[31]/CK 
Endpoint:   reg_op1_reg[31]/D (v) checked with  leading edge of 'clk'
Beginpoint: reg_op1_reg[0]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.238
+ Phase Shift                   5.000
= Required Time                 4.762
- Arrival Time                  4.424
= Slack Time                    0.338
= Slack Time(original)          0.286
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ---------------------------------------------------------------------
      Instance           Arc           Cell       Retime  Arrival  Required  
                                                  Delay   Time     Time  
      ---------------------------------------------------------------------
      -                  clk ^         -          -       0.000    0.338  
      reg_op1_reg[0]     -             SDFFQX1    0.000   0.000    0.338  
      reg_op1_reg[0]     CK ^ -> Q ^   SDFFQX1    0.463   0.463    0.801  
      add_1942_26_g2726  -             NAND2XL    0.000   0.463    0.801  
      add_1942_26_g2726  B ^ -> Y v    NAND2XL    0.194   0.657    0.995  
      add_1942_26_g2619  -             OA21X1     0.000   0.657    0.995  
      add_1942_26_g2619  A0 v -> Y v   OA21X1     0.210   0.867    1.205  
      add_1942_26_g2610  -             OAI21X1    0.000   0.867    1.205  
      add_1942_26_g2610  A1 v -> Y ^   OAI21X1    0.139   1.007    1.345  
      add_1942_26_g2607  -             AOI21X1    0.000   1.007    1.345  
      add_1942_26_g2607  A1 ^ -> Y v   AOI21X1    0.118   1.125    1.463  
      add_1942_26_g2604  -             OAI21X1    0.000   1.125    1.463  
      add_1942_26_g2604  A1 v -> Y ^   OAI21X1    0.123   1.248    1.586  
      add_1942_26_g2603  -             CLKINVX1   0.000   1.248    1.586  
      add_1942_26_g2603  A ^ -> Y v    CLKINVX1   0.060   1.308    1.646  
      add_1942_26_g2601  -             OAI21X1    0.000   1.308    1.646  
      add_1942_26_g2601  A1 v -> Y ^   OAI21X1    0.107   1.415    1.753  
      add_1942_26_g2600  -             CLKINVX1   0.000   1.415    1.753  
      add_1942_26_g2600  A ^ -> Y v    CLKINVX1   0.060   1.474    1.812  
      add_1942_26_g2598  -             OAI21X1    0.000   1.474    1.812  
      add_1942_26_g2598  A1 v -> Y ^   OAI21X1    0.124   1.599    1.937  
      add_1942_26_g2595  -             OAI2BB1X1  0.000   1.599    1.937  
      add_1942_26_g2595  A1N ^ -> Y ^  OAI2BB1X1  0.191   1.790    2.128  
      add_1942_26_g2594  -             NAND2BX1   0.000   1.790    2.128  
      add_1942_26_g2594  B ^ -> Y v    NAND2BX1   0.103   1.892    2.230  
      add_1942_26_g2590  -             OAI211X1   0.000   1.892    2.230  
      add_1942_26_g2590  A1 v -> Y ^   OAI211X1   0.164   2.056    2.394  
      add_1942_26_g2584  -             AOI21X1    0.000   2.056    2.394  
      add_1942_26_g2584  A1 ^ -> Y v   AOI21X1    0.121   2.178    2.516  
      add_1942_26_g2577  -             NOR2XL     0.000   2.178    2.516  
      add_1942_26_g2577  B v -> Y ^    NOR2XL     0.118   2.296    2.634  
      add_1942_26_g2574  -             NOR2BX1    0.000   2.296    2.634  
      add_1942_26_g2574  B ^ -> Y v    NOR2BX1    0.063   2.359    2.697  
      add_1942_26_g2572  -             NOR2XL     0.000   2.359    2.697  
      add_1942_26_g2572  B v -> Y ^    NOR2XL     0.101   2.460    2.798  
      add_1942_26_g2569  -             NOR2BX1    0.000   2.460    2.798  
      add_1942_26_g2569  B ^ -> Y v    NOR2BX1    0.062   2.522    2.860  
      add_1942_26_g2566  -             OAI21X1    0.000   2.522    2.860  
      add_1942_26_g2566  A1 v -> Y ^   OAI21X1    0.125   2.647    2.985  
      add_1942_26_g2565  -             AND2X1     0.000   2.647    2.985  
      add_1942_26_g2565  B ^ -> Y ^    AND2X1     0.186   2.832    3.170  
      add_1942_26_g2559  -             AOI31X1    0.000   2.832    3.170  
      add_1942_26_g2559  A2 ^ -> Y v   AOI31X1    0.139   2.972    3.310  
      add_1942_26_g2552  -             NOR2XL     0.000   2.972    3.310  
      add_1942_26_g2552  B v -> Y ^    NOR2XL     0.163   3.135    3.473  
      add_1942_26_g2547  -             AOI21X1    0.000   3.135    3.473  
      add_1942_26_g2547  A1 ^ -> Y v   AOI21X1    0.120   3.255    3.593  
      add_1942_26_g2733  -             OAI21X1    0.000   3.255    3.593  
      add_1942_26_g2733  A1 v -> Y ^   OAI21X1    0.153   3.408    3.746  
      add_1942_26_g2538  -             AOI21X1    0.000   3.408    3.746  
      add_1942_26_g2538  A1 ^ -> Y v   AOI21X1    0.158   3.566    3.904  
      add_1942_26_g2536  -             NOR2XL     0.000   3.566    3.904  
      add_1942_26_g2536  B v -> Y ^    NOR2XL     0.108   3.673    4.011  
      add_1942_26_g2532  -             NOR2XL     0.000   3.673    4.011  
      add_1942_26_g2532  B ^ -> Y v    NOR2XL     0.080   3.753    4.091  
      add_1942_26_g2523  -             OAI21X1    0.000   3.753    4.091  
      add_1942_26_g2523  A1 v -> Y ^   OAI21X1    0.113   3.866    4.204  
      add_1942_26_g2517  -             AOI21X1    0.000   3.866    4.204  
      add_1942_26_g2517  A1 ^ -> Y v   AOI21X1    0.108   3.974    4.312  
      add_1942_26_g2514  -             OAI21X1    0.000   3.974    4.312  
      add_1942_26_g2514  A1 v -> Y ^   OAI21X1    0.090   4.064    4.402  
      add_1942_26_g2     -             XOR2XL     0.000   4.064    4.402  
      add_1942_26_g2     A ^ -> Y v    XOR2XL     0.199   4.264    4.602  
      g133686            -             NAND2XL    0.000   4.264    4.602  
      g133686            B v -> Y ^    NAND2XL    0.065   4.328    4.666  
      g129916__1705      -             OAI211X1   0.000   4.328    4.666  
      g129916__1705      C0 ^ -> Y v   OAI211X1   0.096   4.424    4.762  
      reg_op1_reg[31]    -             SDFFQX2    0.000   4.424    4.762  
      ---------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ----------------------------------------------------------
      Instance         Arc    Cell     Retime  Arrival  Required  
                                       Delay   Time     Time  
      ----------------------------------------------------------
      -                clk ^  -        -       0.000    -0.338  
      reg_op1_reg[31]  -      SDFFQX2  0.000   0.000    -0.338  
      ----------------------------------------------------------
Path 4: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_branch_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.177
+ Phase Shift                   5.000
= Required Time                 4.823
- Arrival Time                  4.399
= Slack Time                    0.423
= Slack Time(original)          0.288
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -----------------------------------------------------------------------------------
      Instance                         Arc           Cell       Retime  Arrival  Required  
                                                                Delay   Time     Time  
      -----------------------------------------------------------------------------------
      -                                clk ^         -          -       0.000    0.423  
      latched_branch_reg               -             DFFX2      0.000   0.000    0.423  
      latched_branch_reg               CK ^ -> Q v   DFFX2      0.373   0.373    0.796  
      g75948__4319                     -             NAND2X4    0.000   0.373    0.796  
      g75948__4319                     A v -> Y ^    NAND2X4    0.170   0.543    0.967  
      g75889__3680                     -             NOR2X4     0.000   0.543    0.967  
      g75889__3680                     B ^ -> Y v    NOR2X4     0.122   0.665    1.088  
      g75492__6161                     -             AOI222XL   0.000   0.665    1.088  
      g75492__6161                     A1 v -> Y ^   AOI222XL   0.255   0.920    1.343  
      g75485                           -             INVX1      0.000   0.920    1.343  
      g75485                           A ^ -> Y v    INVX1      0.079   1.000    1.423  
      add_1642_33_Y_add_1633_32_g2649  -             NOR2XL     0.000   1.000    1.423  
      add_1642_33_Y_add_1633_32_g2649  B v -> Y ^    NOR2XL     0.164   1.163    1.587  
      add_1642_33_Y_add_1633_32_g2546  -             OAI21X1    0.000   1.163    1.587  
      add_1642_33_Y_add_1633_32_g2546  A0 ^ -> Y v   OAI21X1    0.119   1.283    1.706  
      add_1642_33_Y_add_1633_32_g2545  -             CLKINVX1   0.000   1.283    1.706  
      add_1642_33_Y_add_1633_32_g2545  A v -> Y ^    CLKINVX1   0.073   1.355    1.779  
      add_1642_33_Y_add_1633_32_g2543  -             OAI21X1    0.000   1.355    1.779  
      add_1642_33_Y_add_1633_32_g2543  A1 ^ -> Y v   OAI21X1    0.086   1.441    1.865  
      add_1642_33_Y_add_1633_32_g2542  -             CLKINVX1   0.000   1.441    1.865  
      add_1642_33_Y_add_1633_32_g2542  A v -> Y ^    CLKINVX1   0.065   1.506    1.929  
      add_1642_33_Y_add_1633_32_g2540  -             OAI21X1    0.000   1.506    1.929  
      add_1642_33_Y_add_1633_32_g2540  A1 ^ -> Y v   OAI21X1    0.100   1.606    2.030  
      add_1642_33_Y_add_1633_32_g2537  -             OAI2BB1X1  0.000   1.606    2.030  
      add_1642_33_Y_add_1633_32_g2537  A1N v -> Y v  OAI2BB1X1  0.170   1.777    2.200  
      add_1642_33_Y_add_1633_32_g2534  -             OAI2BB1X1  0.000   1.777    2.200  
      add_1642_33_Y_add_1633_32_g2534  A1N v -> Y v  OAI2BB1X1  0.182   1.959    2.382  
      add_1642_33_Y_add_1633_32_g2532  -             NAND2BX1   0.000   1.959    2.382  
      add_1642_33_Y_add_1633_32_g2532  B v -> Y ^    NAND2BX1   0.092   2.050    2.474  
      add_1642_33_Y_add_1633_32_g2530  -             NOR2BX1    0.000   2.050    2.474  
      add_1642_33_Y_add_1633_32_g2530  B ^ -> Y v    NOR2BX1    0.039   2.089    2.513  
      add_1642_33_Y_add_1633_32_g2528  -             NOR2XL     0.000   2.089    2.513  
      add_1642_33_Y_add_1633_32_g2528  B v -> Y ^    NOR2XL     0.128   2.218    2.641  
      add_1642_33_Y_add_1633_32_g2521  -             NOR2XL     0.000   2.218    2.641  
      add_1642_33_Y_add_1633_32_g2521  B ^ -> Y v    NOR2XL     0.072   2.289    2.713  
      add_1642_33_Y_add_1633_32_g2520  -             NOR2BX1    0.000   2.289    2.713  
      add_1642_33_Y_add_1633_32_g2520  B v -> Y ^    NOR2BX1    0.096   2.385    2.809  
      add_1642_33_Y_add_1633_32_g2512  -             NOR2XL     0.000   2.385    2.809  
      add_1642_33_Y_add_1633_32_g2512  B ^ -> Y v    NOR2XL     0.063   2.448    2.871  
      add_1642_33_Y_add_1633_32_g2510  -             NOR2BX1    0.000   2.448    2.871  
      add_1642_33_Y_add_1633_32_g2510  B v -> Y ^    NOR2BX1    0.092   2.540    2.963  
      add_1642_33_Y_add_1633_32_g2507  -             OAI21X1    0.000   2.540    2.963  
      add_1642_33_Y_add_1633_32_g2507  A1 ^ -> Y v   OAI21X1    0.119   2.658    3.082  
      add_1642_33_Y_add_1633_32_g2504  -             AOI21X1    0.000   2.658    3.082  
      add_1642_33_Y_add_1633_32_g2504  A1 v -> Y ^   AOI21X1    0.133   2.791    3.214  
      add_1642_33_Y_add_1633_32_g2502  -             NOR2X1     0.000   2.791    3.214  
      add_1642_33_Y_add_1633_32_g2502  B ^ -> Y v    NOR2X1     0.063   2.854    3.277  
      add_1642_33_Y_add_1633_32_g2498  -             NAND2XL    0.000   2.854    3.277  
      add_1642_33_Y_add_1633_32_g2498  B v -> Y ^    NAND2XL    0.055   2.908    3.332  
      add_1642_33_Y_add_1633_32_g2496  -             NAND2XL    0.000   2.908    3.332  
      add_1642_33_Y_add_1633_32_g2496  B ^ -> Y v    NAND2XL    0.134   3.042    3.466  
      add_1642_33_Y_add_1633_32_g2490  -             NAND2BXL   0.000   3.042    3.466  
      add_1642_33_Y_add_1633_32_g2490  B v -> Y ^    NAND2BXL   0.118   3.160    3.583  
      add_1642_33_Y_add_1633_32_g2485  -             OAI21X1    0.000   3.160    3.583  
      add_1642_33_Y_add_1633_32_g2485  A1 ^ -> Y v   OAI21X1    0.121   3.281    3.704  
      add_1642_33_Y_add_1633_32_g2479  -             NAND2BX1   0.000   3.281    3.704  
      add_1642_33_Y_add_1633_32_g2479  B v -> Y ^    NAND2BX1   0.066   3.347    3.771  
      add_1642_33_Y_add_1633_32_g2475  -             AOI21X1    0.000   3.347    3.771  
      add_1642_33_Y_add_1633_32_g2475  A1 ^ -> Y v   AOI21X1    0.077   3.424    3.848  
      add_1642_33_Y_add_1633_32_g2473  -             NOR2BX1    0.000   3.424    3.848  
      add_1642_33_Y_add_1633_32_g2473  B v -> Y ^    NOR2BX1    0.157   3.582    4.005  
      add_1642_33_Y_add_1633_32_g2471  -             NOR2BX1    0.000   3.582    4.005  
      add_1642_33_Y_add_1633_32_g2471  B ^ -> Y v    NOR2BX1    0.046   3.627    4.051  
      add_1642_33_Y_add_1633_32_g2468  -             NOR2XL     0.000   3.627    4.051  
      add_1642_33_Y_add_1633_32_g2468  B v -> Y ^    NOR2XL     0.135   3.762    4.186  
      add_1642_33_Y_add_1633_32_g2460  -             OAI21X1    0.000   3.762    4.186  
      add_1642_33_Y_add_1633_32_g2460  A1 ^ -> Y v   OAI21X1    0.106   3.868    4.292  
      add_1642_33_Y_add_1633_32_g2454  -             AOI21X1    0.000   3.868    4.292  
      add_1642_33_Y_add_1633_32_g2454  A1 v -> Y ^   AOI21X1    0.116   3.985    4.408  
      add_1642_33_Y_add_1633_32_g2451  -             OAI21X1    0.000   3.985    4.408  
      add_1642_33_Y_add_1633_32_g2451  A1 ^ -> Y v   OAI21X1    0.086   4.070    4.494  
      add_1642_33_Y_add_1633_32_g2673  -             XNOR2XL    0.000   4.070    4.494  
      add_1642_33_Y_add_1633_32_g2673  B v -> Y ^    XNOR2XL    0.184   4.254    4.677  
      g132873                          -             AOI222XL   0.000   4.254    4.677  
      g132873                          C0 ^ -> Y v   AOI222XL   0.085   4.339    4.762  
      g132787                          -             INVXL      0.000   4.339    4.762  
      g132787                          A v -> Y ^    INVXL      0.060   4.399    4.823  
      reg_next_pc_reg[31]              -             DFFQX1     0.000   4.399    4.823  
      -----------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -------------------------------------------------------------
      Instance             Arc    Cell    Retime  Arrival  Required  
                                          Delay   Time     Time  
      -------------------------------------------------------------
      -                    clk ^  -       -       0.000    -0.423  
      reg_next_pc_reg[31]  -      DFFQX1  0.000   0.000    -0.423  
      -------------------------------------------------------------
Path 5: MET Setup Check with Pin reg_op1_reg[31]/CK 
Endpoint:   reg_op1_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op1_reg[0]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.280
+ Phase Shift                   5.000
= Required Time                 4.720
- Arrival Time                  4.367
= Slack Time                    0.353
= Slack Time(original)          0.297
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ---------------------------------------------------------------------
      Instance           Arc           Cell       Retime  Arrival  Required  
                                                  Delay   Time     Time  
      ---------------------------------------------------------------------
      -                  clk ^         -          -       0.000    0.353  
      reg_op1_reg[0]     -             SDFFQX1    0.000   0.000    0.353  
      reg_op1_reg[0]     CK ^ -> Q ^   SDFFQX1    0.463   0.463    0.816  
      add_1942_26_g2726  -             NAND2XL    0.000   0.463    0.816  
      add_1942_26_g2726  B ^ -> Y v    NAND2XL    0.194   0.657    1.010  
      add_1942_26_g2619  -             OA21X1     0.000   0.657    1.010  
      add_1942_26_g2619  A0 v -> Y v   OA21X1     0.210   0.867    1.220  
      add_1942_26_g2610  -             OAI21X1    0.000   0.867    1.220  
      add_1942_26_g2610  A1 v -> Y ^   OAI21X1    0.139   1.007    1.360  
      add_1942_26_g2607  -             AOI21X1    0.000   1.007    1.360  
      add_1942_26_g2607  A1 ^ -> Y v   AOI21X1    0.118   1.125    1.478  
      add_1942_26_g2604  -             OAI21X1    0.000   1.125    1.478  
      add_1942_26_g2604  A1 v -> Y ^   OAI21X1    0.123   1.248    1.600  
      add_1942_26_g2603  -             CLKINVX1   0.000   1.248    1.600  
      add_1942_26_g2603  A ^ -> Y v    CLKINVX1   0.060   1.308    1.661  
      add_1942_26_g2601  -             OAI21X1    0.000   1.308    1.661  
      add_1942_26_g2601  A1 v -> Y ^   OAI21X1    0.107   1.415    1.767  
      add_1942_26_g2600  -             CLKINVX1   0.000   1.415    1.767  
      add_1942_26_g2600  A ^ -> Y v    CLKINVX1   0.060   1.474    1.827  
      add_1942_26_g2598  -             OAI21X1    0.000   1.474    1.827  
      add_1942_26_g2598  A1 v -> Y ^   OAI21X1    0.124   1.599    1.952  
      add_1942_26_g2595  -             OAI2BB1X1  0.000   1.599    1.952  
      add_1942_26_g2595  A1N ^ -> Y ^  OAI2BB1X1  0.191   1.790    2.143  
      add_1942_26_g2594  -             NAND2BX1   0.000   1.790    2.143  
      add_1942_26_g2594  B ^ -> Y v    NAND2BX1   0.103   1.892    2.245  
      add_1942_26_g2590  -             OAI211X1   0.000   1.892    2.245  
      add_1942_26_g2590  A1 v -> Y ^   OAI211X1   0.164   2.056    2.409  
      add_1942_26_g2584  -             AOI21X1    0.000   2.056    2.409  
      add_1942_26_g2584  A1 ^ -> Y v   AOI21X1    0.121   2.178    2.531  
      add_1942_26_g2577  -             NOR2XL     0.000   2.178    2.531  
      add_1942_26_g2577  B v -> Y ^    NOR2XL     0.118   2.296    2.649  
      add_1942_26_g2574  -             NOR2BX1    0.000   2.296    2.649  
      add_1942_26_g2574  B ^ -> Y v    NOR2BX1    0.063   2.359    2.712  
      add_1942_26_g2572  -             NOR2XL     0.000   2.359    2.712  
      add_1942_26_g2572  B v -> Y ^    NOR2XL     0.101   2.460    2.812  
      add_1942_26_g2569  -             NOR2BX1    0.000   2.460    2.812  
      add_1942_26_g2569  B ^ -> Y v    NOR2BX1    0.062   2.522    2.875  
      add_1942_26_g2566  -             OAI21X1    0.000   2.522    2.875  
      add_1942_26_g2566  A1 v -> Y ^   OAI21X1    0.125   2.647    3.000  
      add_1942_26_g2565  -             AND2X1     0.000   2.647    3.000  
      add_1942_26_g2565  B ^ -> Y ^    AND2X1     0.186   2.832    3.185  
      add_1942_26_g2559  -             AOI31X1    0.000   2.832    3.185  
      add_1942_26_g2559  A2 ^ -> Y v   AOI31X1    0.139   2.972    3.324  
      add_1942_26_g2552  -             NOR2XL     0.000   2.972    3.324  
      add_1942_26_g2552  B v -> Y ^    NOR2XL     0.163   3.135    3.488  
      add_1942_26_g2547  -             AOI21X1    0.000   3.135    3.488  
      add_1942_26_g2547  A1 ^ -> Y v   AOI21X1    0.120   3.255    3.608  
      add_1942_26_g2733  -             OAI21X1    0.000   3.255    3.608  
      add_1942_26_g2733  A1 v -> Y ^   OAI21X1    0.153   3.408    3.761  
      add_1942_26_g2538  -             AOI21X1    0.000   3.408    3.761  
      add_1942_26_g2538  A1 ^ -> Y v   AOI21X1    0.158   3.566    3.919  
      add_1942_26_g2536  -             NOR2XL     0.000   3.566    3.919  
      add_1942_26_g2536  B v -> Y ^    NOR2XL     0.108   3.673    4.026  
      add_1942_26_g2532  -             NOR2XL     0.000   3.673    4.026  
      add_1942_26_g2532  B ^ -> Y v    NOR2XL     0.080   3.753    4.106  
      add_1942_26_g2523  -             OAI21X1    0.000   3.753    4.106  
      add_1942_26_g2523  A1 v -> Y ^   OAI21X1    0.113   3.866    4.219  
      add_1942_26_g2517  -             AOI21X1    0.000   3.866    4.219  
      add_1942_26_g2517  A1 ^ -> Y v   AOI21X1    0.108   3.974    4.326  
      add_1942_26_g2514  -             OAI21X1    0.000   3.974    4.326  
      add_1942_26_g2514  A1 v -> Y ^   OAI21X1    0.090   4.064    4.417  
      add_1942_26_g2     -             XOR2XL     0.000   4.064    4.417  
      add_1942_26_g2     A ^ -> Y ^    XOR2XL     0.157   4.221    4.574  
      g133686            -             NAND2XL    0.000   4.221    4.574  
      g133686            B ^ -> Y v    NAND2XL    0.085   4.306    4.659  
      g129916__1705      -             OAI211X1   0.000   4.306    4.659  
      g129916__1705      C0 v -> Y ^   OAI211X1   0.060   4.367    4.720  
      reg_op1_reg[31]    -             SDFFQX2    0.000   4.367    4.720  
      ---------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ----------------------------------------------------------
      Instance         Arc    Cell     Retime  Arrival  Required  
                                       Delay   Time     Time  
      ----------------------------------------------------------
      -                clk ^  -        -       0.000    -0.353  
      reg_op1_reg[31]  -      SDFFQX2  0.000   0.000    -0.353  
      ----------------------------------------------------------
Path 6: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.177
+ Phase Shift                   5.000
= Required Time                 4.823
- Arrival Time                  4.434
= Slack Time                    0.389
= Slack Time(original)          0.298
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -----------------------------------------------------------------------------------
      Instance                         Arc           Cell       Retime  Arrival  Required  
                                                                Delay   Time     Time  
      -----------------------------------------------------------------------------------
      -                                clk ^         -          -       0.000    0.389  
      latched_store_reg                -             DFFQX1     0.000   0.000    0.389  
      latched_store_reg                CK ^ -> Q ^   DFFQX1     0.338   0.338    0.727  
      g75948__4319                     -             NAND2X4    0.000   0.338    0.727  
      g75948__4319                     B ^ -> Y v    NAND2X4    0.251   0.589    0.978  
      g75746__6131                     -             MX2X1      0.000   0.589    0.978  
      g75746__6131                     S0 v -> Y ^   MX2X1      0.267   0.857    1.245  
      add_1642_33_Y_add_1633_32_g2632  -             NAND2XL    0.000   0.857    1.245  
      add_1642_33_Y_add_1633_32_g2632  B ^ -> Y v    NAND2XL    0.164   1.020    1.409  
      add_1642_33_Y_add_1633_32_g2559  -             NOR2XL     0.000   1.020    1.409  
      add_1642_33_Y_add_1633_32_g2559  A v -> Y ^    NOR2XL     0.137   1.157    1.546  
      add_1642_33_Y_add_1633_32_g2555  -             NOR2BX1    0.000   1.157    1.546  
      add_1642_33_Y_add_1633_32_g2555  B ^ -> Y v    NOR2BX1    0.065   1.222    1.611  
      add_1642_33_Y_add_1633_32_g2546  -             OAI21X1    0.000   1.222    1.611  
      add_1642_33_Y_add_1633_32_g2546  A1 v -> Y ^   OAI21X1    0.107   1.329    1.718  
      add_1642_33_Y_add_1633_32_g2545  -             CLKINVX1   0.000   1.329    1.718  
      add_1642_33_Y_add_1633_32_g2545  A ^ -> Y v    CLKINVX1   0.060   1.389    1.778  
      add_1642_33_Y_add_1633_32_g2543  -             OAI21X1    0.000   1.389    1.778  
      add_1642_33_Y_add_1633_32_g2543  A1 v -> Y ^   OAI21X1    0.106   1.495    1.884  
      add_1642_33_Y_add_1633_32_g2542  -             CLKINVX1   0.000   1.495    1.884  
      add_1642_33_Y_add_1633_32_g2542  A ^ -> Y v    CLKINVX1   0.060   1.555    1.943  
      add_1642_33_Y_add_1633_32_g2540  -             OAI21X1    0.000   1.555    1.943  
      add_1642_33_Y_add_1633_32_g2540  A1 v -> Y ^   OAI21X1    0.125   1.679    2.068  
      add_1642_33_Y_add_1633_32_g2537  -             OAI2BB1X1  0.000   1.679    2.068  
      add_1642_33_Y_add_1633_32_g2537  A1N ^ -> Y ^  OAI2BB1X1  0.183   1.863    2.251  
      add_1642_33_Y_add_1633_32_g2534  -             OAI2BB1X1  0.000   1.863    2.251  
      add_1642_33_Y_add_1633_32_g2534  A1N ^ -> Y ^  OAI2BB1X1  0.177   2.040    2.428  
      add_1642_33_Y_add_1633_32_g2532  -             NAND2BX1   0.000   2.040    2.428  
      add_1642_33_Y_add_1633_32_g2532  B ^ -> Y v    NAND2BX1   0.103   2.142    2.531  
      add_1642_33_Y_add_1633_32_g2530  -             NOR2BX1    0.000   2.142    2.531  
      add_1642_33_Y_add_1633_32_g2530  B v -> Y ^    NOR2BX1    0.074   2.216    2.605  
      add_1642_33_Y_add_1633_32_g2528  -             NOR2XL     0.000   2.216    2.605  
      add_1642_33_Y_add_1633_32_g2528  B ^ -> Y v    NOR2XL     0.070   2.286    2.675  
      add_1642_33_Y_add_1633_32_g2521  -             NOR2XL     0.000   2.286    2.675  
      add_1642_33_Y_add_1633_32_g2521  B v -> Y ^    NOR2XL     0.102   2.388    2.777  
      add_1642_33_Y_add_1633_32_g2520  -             NOR2BX1    0.000   2.388    2.777  
      add_1642_33_Y_add_1633_32_g2520  B ^ -> Y v    NOR2BX1    0.062   2.450    2.839  
      add_1642_33_Y_add_1633_32_g2512  -             NOR2XL     0.000   2.450    2.839  
      add_1642_33_Y_add_1633_32_g2512  B v -> Y ^    NOR2XL     0.100   2.550    2.939  
      add_1642_33_Y_add_1633_32_g2510  -             NOR2BX1    0.000   2.550    2.939  
      add_1642_33_Y_add_1633_32_g2510  B ^ -> Y v    NOR2BX1    0.062   2.613    3.001  
      add_1642_33_Y_add_1633_32_g2507  -             OAI21X1    0.000   2.613    3.001  
      add_1642_33_Y_add_1633_32_g2507  A1 v -> Y ^   OAI21X1    0.136   2.749    3.138  
      add_1642_33_Y_add_1633_32_g2504  -             AOI21X1    0.000   2.749    3.138  
      add_1642_33_Y_add_1633_32_g2504  A1 ^ -> Y v   AOI21X1    0.127   2.877    3.265  
      add_1642_33_Y_add_1633_32_g2502  -             NOR2X1     0.000   2.877    3.265  
      add_1642_33_Y_add_1633_32_g2502  B v -> Y ^    NOR2X1     0.110   2.987    3.375  
      add_1642_33_Y_add_1633_32_g2498  -             NAND2XL    0.000   2.987    3.375  
      add_1642_33_Y_add_1633_32_g2498  B ^ -> Y v    NAND2XL    0.077   3.064    3.452  
      add_1642_33_Y_add_1633_32_g2496  -             NAND2XL    0.000   3.064    3.452  
      add_1642_33_Y_add_1633_32_g2496  B v -> Y ^    NAND2XL    0.105   3.169    3.557  
      add_1642_33_Y_add_1633_32_g2490  -             NAND2BXL   0.000   3.169    3.557  
      add_1642_33_Y_add_1633_32_g2490  B ^ -> Y v    NAND2BXL   0.121   3.290    3.678  
      add_1642_33_Y_add_1633_32_g2485  -             OAI21X1    0.000   3.290    3.678  
      add_1642_33_Y_add_1633_32_g2485  A1 v -> Y ^   OAI21X1    0.158   3.448    3.836  
      add_1642_33_Y_add_1633_32_g2479  -             NAND2BX1   0.000   3.448    3.836  
      add_1642_33_Y_add_1633_32_g2479  B ^ -> Y v    NAND2BX1   0.085   3.533    3.921  
      add_1642_33_Y_add_1633_32_g2475  -             AOI21X1    0.000   3.533    3.921  
      add_1642_33_Y_add_1633_32_g2475  A1 v -> Y ^   AOI21X1    0.095   3.628    4.017  
      add_1642_33_Y_add_1633_32_g2473  -             NOR2BX1    0.000   3.628    4.017  
      add_1642_33_Y_add_1633_32_g2473  B ^ -> Y v    NOR2BX1    0.082   3.710    4.098  
      add_1642_33_Y_add_1633_32_g2471  -             NOR2BX1    0.000   3.710    4.098  
      add_1642_33_Y_add_1633_32_g2471  B v -> Y ^    NOR2BX1    0.068   3.777    4.166  
      add_1642_33_Y_add_1633_32_g2468  -             NOR2XL     0.000   3.777    4.166  
      add_1642_33_Y_add_1633_32_g2468  B ^ -> Y v    NOR2XL     0.068   3.846    4.235  
      add_1642_33_Y_add_1633_32_g2460  -             OAI21X1    0.000   3.846    4.235  
      add_1642_33_Y_add_1633_32_g2460  A1 v -> Y ^   OAI21X1    0.110   3.956    4.345  
      add_1642_33_Y_add_1633_32_g2454  -             AOI21X1    0.000   3.956    4.345  
      add_1642_33_Y_add_1633_32_g2454  A1 ^ -> Y v   AOI21X1    0.108   4.064    4.452  
      add_1642_33_Y_add_1633_32_g2451  -             OAI21X1    0.000   4.064    4.452  
      add_1642_33_Y_add_1633_32_g2451  A1 v -> Y ^   OAI21X1    0.110   4.174    4.562  
      add_1642_33_Y_add_1633_32_g2673  -             XNOR2XL    0.000   4.174    4.562  
      add_1642_33_Y_add_1633_32_g2673  B ^ -> Y ^    XNOR2XL    0.116   4.289    4.678  
      g132873                          -             AOI222XL   0.000   4.289    4.678  
      g132873                          C0 ^ -> Y v   AOI222XL   0.084   4.374    4.762  
      g132787                          -             INVXL      0.000   4.374    4.762  
      g132787                          A v -> Y ^    INVXL      0.060   4.434    4.823  
      reg_next_pc_reg[31]              -             DFFQX1     0.000   4.434    4.823  
      -----------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -------------------------------------------------------------
      Instance             Arc    Cell    Retime  Arrival  Required  
                                          Delay   Time     Time  
      -------------------------------------------------------------
      -                    clk ^  -       -       0.000    -0.389  
      reg_next_pc_reg[31]  -      DFFQX1  0.000   0.000    -0.389  
      -------------------------------------------------------------
Path 7: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.177
+ Phase Shift                   5.000
= Required Time                 4.823
- Arrival Time                  4.415
= Slack Time                    0.408
= Slack Time(original)          0.308
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -----------------------------------------------------------------------------------
      Instance                         Arc           Cell       Retime  Arrival  Required  
                                                                Delay   Time     Time  
      -----------------------------------------------------------------------------------
      -                                clk ^         -          -       0.000    0.408  
      latched_store_reg                -             DFFQX1     0.000   0.000    0.408  
      latched_store_reg                CK ^ -> Q ^   DFFQX1     0.338   0.338    0.746  
      g75948__4319                     -             NAND2X4    0.000   0.338    0.746  
      g75948__4319                     B ^ -> Y v    NAND2X4    0.251   0.589    0.997  
      g75889__3680                     -             NOR2X4     0.000   0.589    0.997  
      g75889__3680                     B v -> Y ^    NOR2X4     0.243   0.833    1.241  
      g75492__6161                     -             AOI222XL   0.000   0.833    1.241  
      g75492__6161                     A1 ^ -> Y v   AOI222XL   0.184   1.017    1.425  
      g75485                           -             INVX1      0.000   1.017    1.425  
      g75485                           A v -> Y ^    INVX1      0.097   1.114    1.522  
      add_1642_33_Y_add_1633_32_g2637  -             NAND2XL    0.000   1.114    1.522  
      add_1642_33_Y_add_1633_32_g2637  B ^ -> Y v    NAND2XL    0.120   1.234    1.642  
      add_1642_33_Y_add_1633_32_g2546  -             OAI21X1    0.000   1.234    1.642  
      add_1642_33_Y_add_1633_32_g2546  B0 v -> Y ^   OAI21X1    0.085   1.319    1.727  
      add_1642_33_Y_add_1633_32_g2545  -             CLKINVX1   0.000   1.319    1.727  
      add_1642_33_Y_add_1633_32_g2545  A ^ -> Y v    CLKINVX1   0.054   1.373    1.781  
      add_1642_33_Y_add_1633_32_g2543  -             OAI21X1    0.000   1.373    1.781  
      add_1642_33_Y_add_1633_32_g2543  A1 v -> Y ^   OAI21X1    0.103   1.476    1.884  
      add_1642_33_Y_add_1633_32_g2542  -             CLKINVX1   0.000   1.476    1.884  
      add_1642_33_Y_add_1633_32_g2542  A ^ -> Y v    CLKINVX1   0.060   1.536    1.943  
      add_1642_33_Y_add_1633_32_g2540  -             OAI21X1    0.000   1.536    1.943  
      add_1642_33_Y_add_1633_32_g2540  A1 v -> Y ^   OAI21X1    0.125   1.660    2.068  
      add_1642_33_Y_add_1633_32_g2537  -             OAI2BB1X1  0.000   1.660    2.068  
      add_1642_33_Y_add_1633_32_g2537  A1N ^ -> Y ^  OAI2BB1X1  0.183   1.844    2.251  
      add_1642_33_Y_add_1633_32_g2534  -             OAI2BB1X1  0.000   1.844    2.251  
      add_1642_33_Y_add_1633_32_g2534  A1N ^ -> Y ^  OAI2BB1X1  0.177   2.021    2.429  
      add_1642_33_Y_add_1633_32_g2532  -             NAND2BX1   0.000   2.021    2.429  
      add_1642_33_Y_add_1633_32_g2532  B ^ -> Y v    NAND2BX1   0.103   2.124    2.531  
      add_1642_33_Y_add_1633_32_g2530  -             NOR2BX1    0.000   2.124    2.531  
      add_1642_33_Y_add_1633_32_g2530  B v -> Y ^    NOR2BX1    0.074   2.197    2.605  
      add_1642_33_Y_add_1633_32_g2528  -             NOR2XL     0.000   2.197    2.605  
      add_1642_33_Y_add_1633_32_g2528  B ^ -> Y v    NOR2XL     0.070   2.267    2.675  
      add_1642_33_Y_add_1633_32_g2521  -             NOR2XL     0.000   2.267    2.675  
      add_1642_33_Y_add_1633_32_g2521  B v -> Y ^    NOR2XL     0.102   2.369    2.777  
      add_1642_33_Y_add_1633_32_g2520  -             NOR2BX1    0.000   2.369    2.777  
      add_1642_33_Y_add_1633_32_g2520  B ^ -> Y v    NOR2BX1    0.062   2.431    2.839  
      add_1642_33_Y_add_1633_32_g2512  -             NOR2XL     0.000   2.431    2.839  
      add_1642_33_Y_add_1633_32_g2512  B v -> Y ^    NOR2XL     0.100   2.532    2.939  
      add_1642_33_Y_add_1633_32_g2510  -             NOR2BX1    0.000   2.532    2.939  
      add_1642_33_Y_add_1633_32_g2510  B ^ -> Y v    NOR2BX1    0.062   2.594    3.002  
      add_1642_33_Y_add_1633_32_g2507  -             OAI21X1    0.000   2.594    3.002  
      add_1642_33_Y_add_1633_32_g2507  A1 v -> Y ^   OAI21X1    0.136   2.730    3.138  
      add_1642_33_Y_add_1633_32_g2504  -             AOI21X1    0.000   2.730    3.138  
      add_1642_33_Y_add_1633_32_g2504  A1 ^ -> Y v   AOI21X1    0.127   2.858    3.265  
      add_1642_33_Y_add_1633_32_g2502  -             NOR2X1     0.000   2.858    3.265  
      add_1642_33_Y_add_1633_32_g2502  B v -> Y ^    NOR2X1     0.110   2.968    3.375  
      add_1642_33_Y_add_1633_32_g2498  -             NAND2XL    0.000   2.968    3.375  
      add_1642_33_Y_add_1633_32_g2498  B ^ -> Y v    NAND2XL    0.077   3.045    3.452  
      add_1642_33_Y_add_1633_32_g2496  -             NAND2XL    0.000   3.045    3.452  
      add_1642_33_Y_add_1633_32_g2496  B v -> Y ^    NAND2XL    0.105   3.150    3.557  
      add_1642_33_Y_add_1633_32_g2490  -             NAND2BXL   0.000   3.150    3.557  
      add_1642_33_Y_add_1633_32_g2490  B ^ -> Y v    NAND2BXL   0.121   3.271    3.679  
      add_1642_33_Y_add_1633_32_g2485  -             OAI21X1    0.000   3.271    3.679  
      add_1642_33_Y_add_1633_32_g2485  A1 v -> Y ^   OAI21X1    0.158   3.429    3.837  
      add_1642_33_Y_add_1633_32_g2479  -             NAND2BX1   0.000   3.429    3.837  
      add_1642_33_Y_add_1633_32_g2479  B ^ -> Y v    NAND2BX1   0.085   3.514    3.921  
      add_1642_33_Y_add_1633_32_g2475  -             AOI21X1    0.000   3.514    3.921  
      add_1642_33_Y_add_1633_32_g2475  A1 v -> Y ^   AOI21X1    0.095   3.609    4.017  
      add_1642_33_Y_add_1633_32_g2473  -             NOR2BX1    0.000   3.609    4.017  
      add_1642_33_Y_add_1633_32_g2473  B ^ -> Y v    NOR2BX1    0.082   3.691    4.098  
      add_1642_33_Y_add_1633_32_g2471  -             NOR2BX1    0.000   3.691    4.098  
      add_1642_33_Y_add_1633_32_g2471  B v -> Y ^    NOR2BX1    0.068   3.759    4.166  
      add_1642_33_Y_add_1633_32_g2468  -             NOR2XL     0.000   3.759    4.166  
      add_1642_33_Y_add_1633_32_g2468  B ^ -> Y v    NOR2XL     0.068   3.827    4.235  
      add_1642_33_Y_add_1633_32_g2460  -             OAI21X1    0.000   3.827    4.235  
      add_1642_33_Y_add_1633_32_g2460  A1 v -> Y ^   OAI21X1    0.110   3.937    4.345  
      add_1642_33_Y_add_1633_32_g2454  -             AOI21X1    0.000   3.937    4.345  
      add_1642_33_Y_add_1633_32_g2454  A1 ^ -> Y v   AOI21X1    0.108   4.045    4.453  
      add_1642_33_Y_add_1633_32_g2451  -             OAI21X1    0.000   4.045    4.453  
      add_1642_33_Y_add_1633_32_g2451  A1 v -> Y ^   OAI21X1    0.110   4.155    4.562  
      add_1642_33_Y_add_1633_32_g2673  -             XNOR2XL    0.000   4.155    4.562  
      add_1642_33_Y_add_1633_32_g2673  B ^ -> Y ^    XNOR2XL    0.116   4.271    4.678  
      g132873                          -             AOI222XL   0.000   4.271    4.678  
      g132873                          C0 ^ -> Y v   AOI222XL   0.084   4.355    4.763  
      g132787                          -             INVXL      0.000   4.355    4.763  
      g132787                          A v -> Y ^    INVXL      0.060   4.415    4.823  
      reg_next_pc_reg[31]              -             DFFQX1     0.000   4.415    4.823  
      -----------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -------------------------------------------------------------
      Instance             Arc    Cell    Retime  Arrival  Required  
                                          Delay   Time     Time  
      -------------------------------------------------------------
      -                    clk ^  -       -       0.000    -0.408  
      reg_next_pc_reg[31]  -      DFFQX1  0.000   0.000    -0.408  
      -------------------------------------------------------------
Path 8: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.177
+ Phase Shift                   5.000
= Required Time                 4.823
- Arrival Time                  4.422
= Slack Time                    0.400
= Slack Time(original)          0.309
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -----------------------------------------------------------------------------------
      Instance                         Arc           Cell       Retime  Arrival  Required  
                                                                Delay   Time     Time  
      -----------------------------------------------------------------------------------
      -                                clk ^         -          -       0.000    0.400  
      latched_store_reg                -             DFFQX1     0.000   0.000    0.400  
      latched_store_reg                CK ^ -> Q ^   DFFQX1     0.338   0.338    0.738  
      g75948__4319                     -             NAND2X4    0.000   0.338    0.738  
      g75948__4319                     B ^ -> Y v    NAND2X4    0.251   0.590    0.990  
      g75889__3680                     -             NOR2X4     0.000   0.590    0.990  
      g75889__3680                     B v -> Y ^    NOR2X4     0.243   0.833    1.233  
      g75492__6161                     -             AOI222XL   0.000   0.833    1.233  
      g75492__6161                     A1 ^ -> Y v   AOI222XL   0.184   1.017    1.417  
      g75485                           -             INVX1      0.000   1.017    1.417  
      g75485                           A v -> Y ^    INVX1      0.097   1.114    1.514  
      add_1642_33_Y_add_1633_32_g2649  -             NOR2XL     0.000   1.114    1.514  
      add_1642_33_Y_add_1633_32_g2649  B ^ -> Y v    NOR2XL     0.085   1.200    1.600  
      add_1642_33_Y_add_1633_32_g2546  -             OAI21X1    0.000   1.200    1.600  
      add_1642_33_Y_add_1633_32_g2546  A0 v -> Y ^   OAI21X1    0.118   1.318    1.718  
      add_1642_33_Y_add_1633_32_g2545  -             CLKINVX1   0.000   1.318    1.718  
      add_1642_33_Y_add_1633_32_g2545  A ^ -> Y v    CLKINVX1   0.060   1.378    1.778  
      add_1642_33_Y_add_1633_32_g2543  -             OAI21X1    0.000   1.378    1.778  
      add_1642_33_Y_add_1633_32_g2543  A1 v -> Y ^   OAI21X1    0.106   1.483    1.884  
      add_1642_33_Y_add_1633_32_g2542  -             CLKINVX1   0.000   1.483    1.884  
      add_1642_33_Y_add_1633_32_g2542  A ^ -> Y v    CLKINVX1   0.060   1.543    1.943  
      add_1642_33_Y_add_1633_32_g2540  -             OAI21X1    0.000   1.543    1.943  
      add_1642_33_Y_add_1633_32_g2540  A1 v -> Y ^   OAI21X1    0.125   1.668    2.068  
      add_1642_33_Y_add_1633_32_g2537  -             OAI2BB1X1  0.000   1.668    2.068  
      add_1642_33_Y_add_1633_32_g2537  A1N ^ -> Y ^  OAI2BB1X1  0.183   1.851    2.251  
      add_1642_33_Y_add_1633_32_g2534  -             OAI2BB1X1  0.000   1.851    2.251  
      add_1642_33_Y_add_1633_32_g2534  A1N ^ -> Y ^  OAI2BB1X1  0.177   2.028    2.429  
      add_1642_33_Y_add_1633_32_g2532  -             NAND2BX1   0.000   2.028    2.429  
      add_1642_33_Y_add_1633_32_g2532  B ^ -> Y v    NAND2BX1   0.103   2.131    2.531  
      add_1642_33_Y_add_1633_32_g2530  -             NOR2BX1    0.000   2.131    2.531  
      add_1642_33_Y_add_1633_32_g2530  B v -> Y ^    NOR2BX1    0.074   2.205    2.605  
      add_1642_33_Y_add_1633_32_g2528  -             NOR2XL     0.000   2.205    2.605  
      add_1642_33_Y_add_1633_32_g2528  B ^ -> Y v    NOR2XL     0.070   2.275    2.675  
      add_1642_33_Y_add_1633_32_g2521  -             NOR2XL     0.000   2.275    2.675  
      add_1642_33_Y_add_1633_32_g2521  B v -> Y ^    NOR2XL     0.102   2.377    2.777  
      add_1642_33_Y_add_1633_32_g2520  -             NOR2BX1    0.000   2.377    2.777  
      add_1642_33_Y_add_1633_32_g2520  B ^ -> Y v    NOR2BX1    0.062   2.439    2.839  
      add_1642_33_Y_add_1633_32_g2512  -             NOR2XL     0.000   2.439    2.839  
      add_1642_33_Y_add_1633_32_g2512  B v -> Y ^    NOR2XL     0.100   2.539    2.939  
      add_1642_33_Y_add_1633_32_g2510  -             NOR2BX1    0.000   2.539    2.939  
      add_1642_33_Y_add_1633_32_g2510  B ^ -> Y v    NOR2BX1    0.062   2.601    3.002  
      add_1642_33_Y_add_1633_32_g2507  -             OAI21X1    0.000   2.601    3.002  
      add_1642_33_Y_add_1633_32_g2507  A1 v -> Y ^   OAI21X1    0.136   2.738    3.138  
      add_1642_33_Y_add_1633_32_g2504  -             AOI21X1    0.000   2.738    3.138  
      add_1642_33_Y_add_1633_32_g2504  A1 ^ -> Y v   AOI21X1    0.127   2.865    3.265  
      add_1642_33_Y_add_1633_32_g2502  -             NOR2X1     0.000   2.865    3.265  
      add_1642_33_Y_add_1633_32_g2502  B v -> Y ^    NOR2X1     0.110   2.975    3.375  
      add_1642_33_Y_add_1633_32_g2498  -             NAND2XL    0.000   2.975    3.375  
      add_1642_33_Y_add_1633_32_g2498  B ^ -> Y v    NAND2XL    0.077   3.052    3.452  
      add_1642_33_Y_add_1633_32_g2496  -             NAND2XL    0.000   3.052    3.452  
      add_1642_33_Y_add_1633_32_g2496  B v -> Y ^    NAND2XL    0.105   3.157    3.557  
      add_1642_33_Y_add_1633_32_g2490  -             NAND2BXL   0.000   3.157    3.557  
      add_1642_33_Y_add_1633_32_g2490  B ^ -> Y v    NAND2BXL   0.121   3.278    3.679  
      add_1642_33_Y_add_1633_32_g2485  -             OAI21X1    0.000   3.278    3.679  
      add_1642_33_Y_add_1633_32_g2485  A1 v -> Y ^   OAI21X1    0.158   3.436    3.837  
      add_1642_33_Y_add_1633_32_g2479  -             NAND2BX1   0.000   3.436    3.837  
      add_1642_33_Y_add_1633_32_g2479  B ^ -> Y v    NAND2BX1   0.085   3.521    3.921  
      add_1642_33_Y_add_1633_32_g2475  -             AOI21X1    0.000   3.521    3.921  
      add_1642_33_Y_add_1633_32_g2475  A1 v -> Y ^   AOI21X1    0.095   3.617    4.017  
      add_1642_33_Y_add_1633_32_g2473  -             NOR2BX1    0.000   3.617    4.017  
      add_1642_33_Y_add_1633_32_g2473  B ^ -> Y v    NOR2BX1    0.082   3.698    4.098  
      add_1642_33_Y_add_1633_32_g2471  -             NOR2BX1    0.000   3.698    4.098  
      add_1642_33_Y_add_1633_32_g2471  B v -> Y ^    NOR2BX1    0.068   3.766    4.166  
      add_1642_33_Y_add_1633_32_g2468  -             NOR2XL     0.000   3.766    4.166  
      add_1642_33_Y_add_1633_32_g2468  B ^ -> Y v    NOR2XL     0.068   3.834    4.235  
      add_1642_33_Y_add_1633_32_g2460  -             OAI21X1    0.000   3.834    4.235  
      add_1642_33_Y_add_1633_32_g2460  A1 v -> Y ^   OAI21X1    0.110   3.945    4.345  
      add_1642_33_Y_add_1633_32_g2454  -             AOI21X1    0.000   3.945    4.345  
      add_1642_33_Y_add_1633_32_g2454  A1 ^ -> Y v   AOI21X1    0.108   4.052    4.453  
      add_1642_33_Y_add_1633_32_g2451  -             OAI21X1    0.000   4.052    4.453  
      add_1642_33_Y_add_1633_32_g2451  A1 v -> Y ^   OAI21X1    0.110   4.162    4.562  
      add_1642_33_Y_add_1633_32_g2673  -             XNOR2XL    0.000   4.162    4.562  
      add_1642_33_Y_add_1633_32_g2673  B ^ -> Y ^    XNOR2XL    0.116   4.278    4.678  
      g132873                          -             AOI222XL   0.000   4.278    4.678  
      g132873                          C0 ^ -> Y v   AOI222XL   0.084   4.362    4.763  
      g132787                          -             INVXL      0.000   4.362    4.763  
      g132787                          A v -> Y ^    INVXL      0.060   4.422    4.823  
      reg_next_pc_reg[31]              -             DFFQX1     0.000   4.422    4.823  
      -----------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -------------------------------------------------------------
      Instance             Arc    Cell    Retime  Arrival  Required  
                                          Delay   Time     Time  
      -------------------------------------------------------------
      -                    clk ^  -       -       0.000    -0.400  
      reg_next_pc_reg[31]  -      DFFQX1  0.000   0.000    -0.400  
      -------------------------------------------------------------
Path 9: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.177
+ Phase Shift                   5.000
= Required Time                 4.823
- Arrival Time                  4.371
= Slack Time                    0.452
= Slack Time(original)          0.314
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -----------------------------------------------------------------------------------
      Instance                         Arc           Cell       Retime  Arrival  Required  
                                                                Delay   Time     Time  
      -----------------------------------------------------------------------------------
      -                                clk ^         -          -       0.000    0.452  
      latched_store_reg                -             DFFQX1     0.000   0.000    0.452  
      latched_store_reg                CK ^ -> Q v   DFFQX1     0.382   0.382    0.834  
      g75948__4319                     -             NAND2X4    0.000   0.382    0.834  
      g75948__4319                     B v -> Y ^    NAND2X4    0.179   0.561    1.013  
      g76045__5477                     -             NOR2BX4    0.000   0.561    1.013  
      g76045__5477                     B ^ -> Y v    NOR2BX4    0.122   0.683    1.135  
      g75492__6161                     -             AOI222XL   0.000   0.683    1.135  
      g75492__6161                     C0 v -> Y ^   AOI222XL   0.206   0.889    1.341  
      g75485                           -             INVX1      0.000   0.889    1.341  
      g75485                           A ^ -> Y v    INVX1      0.081   0.970    1.422  
      add_1642_33_Y_add_1633_32_g2649  -             NOR2XL     0.000   0.970    1.422  
      add_1642_33_Y_add_1633_32_g2649  B v -> Y ^    NOR2XL     0.165   1.135    1.587  
      add_1642_33_Y_add_1633_32_g2546  -             OAI21X1    0.000   1.135    1.587  
      add_1642_33_Y_add_1633_32_g2546  A0 ^ -> Y v   OAI21X1    0.119   1.254    1.706  
      add_1642_33_Y_add_1633_32_g2545  -             CLKINVX1   0.000   1.254    1.706  
      add_1642_33_Y_add_1633_32_g2545  A v -> Y ^    CLKINVX1   0.073   1.326    1.778  
      add_1642_33_Y_add_1633_32_g2543  -             OAI21X1    0.000   1.326    1.778  
      add_1642_33_Y_add_1633_32_g2543  A1 ^ -> Y v   OAI21X1    0.086   1.413    1.865  
      add_1642_33_Y_add_1633_32_g2542  -             CLKINVX1   0.000   1.413    1.865  
      add_1642_33_Y_add_1633_32_g2542  A v -> Y ^    CLKINVX1   0.065   1.477    1.929  
      add_1642_33_Y_add_1633_32_g2540  -             OAI21X1    0.000   1.477    1.929  
      add_1642_33_Y_add_1633_32_g2540  A1 ^ -> Y v   OAI21X1    0.100   1.578    2.030  
      add_1642_33_Y_add_1633_32_g2537  -             OAI2BB1X1  0.000   1.578    2.030  
      add_1642_33_Y_add_1633_32_g2537  A1N v -> Y v  OAI2BB1X1  0.170   1.748    2.200  
      add_1642_33_Y_add_1633_32_g2534  -             OAI2BB1X1  0.000   1.748    2.200  
      add_1642_33_Y_add_1633_32_g2534  A1N v -> Y v  OAI2BB1X1  0.182   1.930    2.382  
      add_1642_33_Y_add_1633_32_g2532  -             NAND2BX1   0.000   1.930    2.382  
      add_1642_33_Y_add_1633_32_g2532  B v -> Y ^    NAND2BX1   0.092   2.022    2.474  
      add_1642_33_Y_add_1633_32_g2530  -             NOR2BX1    0.000   2.022    2.474  
      add_1642_33_Y_add_1633_32_g2530  B ^ -> Y v    NOR2BX1    0.039   2.061    2.513  
      add_1642_33_Y_add_1633_32_g2528  -             NOR2XL     0.000   2.061    2.513  
      add_1642_33_Y_add_1633_32_g2528  B v -> Y ^    NOR2XL     0.128   2.189    2.641  
      add_1642_33_Y_add_1633_32_g2521  -             NOR2XL     0.000   2.189    2.641  
      add_1642_33_Y_add_1633_32_g2521  B ^ -> Y v    NOR2XL     0.072   2.261    2.713  
      add_1642_33_Y_add_1633_32_g2520  -             NOR2BX1    0.000   2.261    2.713  
      add_1642_33_Y_add_1633_32_g2520  B v -> Y ^    NOR2BX1    0.096   2.356    2.808  
      add_1642_33_Y_add_1633_32_g2512  -             NOR2XL     0.000   2.356    2.808  
      add_1642_33_Y_add_1633_32_g2512  B ^ -> Y v    NOR2XL     0.063   2.419    2.871  
      add_1642_33_Y_add_1633_32_g2510  -             NOR2BX1    0.000   2.419    2.871  
      add_1642_33_Y_add_1633_32_g2510  B v -> Y ^    NOR2BX1    0.092   2.511    2.963  
      add_1642_33_Y_add_1633_32_g2507  -             OAI21X1    0.000   2.511    2.963  
      add_1642_33_Y_add_1633_32_g2507  A1 ^ -> Y v   OAI21X1    0.119   2.630    3.082  
      add_1642_33_Y_add_1633_32_g2504  -             AOI21X1    0.000   2.630    3.082  
      add_1642_33_Y_add_1633_32_g2504  A1 v -> Y ^   AOI21X1    0.133   2.762    3.214  
      add_1642_33_Y_add_1633_32_g2502  -             NOR2X1     0.000   2.762    3.214  
      add_1642_33_Y_add_1633_32_g2502  B ^ -> Y v    NOR2X1     0.063   2.825    3.277  
      add_1642_33_Y_add_1633_32_g2498  -             NAND2XL    0.000   2.825    3.277  
      add_1642_33_Y_add_1633_32_g2498  B v -> Y ^    NAND2XL    0.055   2.880    3.332  
      add_1642_33_Y_add_1633_32_g2496  -             NAND2XL    0.000   2.880    3.332  
      add_1642_33_Y_add_1633_32_g2496  B ^ -> Y v    NAND2XL    0.134   3.014    3.466  
      add_1642_33_Y_add_1633_32_g2490  -             NAND2BXL   0.000   3.014    3.466  
      add_1642_33_Y_add_1633_32_g2490  B v -> Y ^    NAND2BXL   0.118   3.131    3.583  
      add_1642_33_Y_add_1633_32_g2485  -             OAI21X1    0.000   3.131    3.583  
      add_1642_33_Y_add_1633_32_g2485  A1 ^ -> Y v   OAI21X1    0.121   3.252    3.704  
      add_1642_33_Y_add_1633_32_g2479  -             NAND2BX1   0.000   3.252    3.704  
      add_1642_33_Y_add_1633_32_g2479  B v -> Y ^    NAND2BX1   0.066   3.319    3.771  
      add_1642_33_Y_add_1633_32_g2475  -             AOI21X1    0.000   3.319    3.771  
      add_1642_33_Y_add_1633_32_g2475  A1 ^ -> Y v   AOI21X1    0.077   3.396    3.848  
      add_1642_33_Y_add_1633_32_g2473  -             NOR2BX1    0.000   3.396    3.848  
      add_1642_33_Y_add_1633_32_g2473  B v -> Y ^    NOR2BX1    0.157   3.553    4.005  
      add_1642_33_Y_add_1633_32_g2471  -             NOR2BX1    0.000   3.553    4.005  
      add_1642_33_Y_add_1633_32_g2471  B ^ -> Y v    NOR2BX1    0.046   3.599    4.051  
      add_1642_33_Y_add_1633_32_g2468  -             NOR2XL     0.000   3.599    4.051  
      add_1642_33_Y_add_1633_32_g2468  B v -> Y ^    NOR2XL     0.135   3.734    4.186  
      add_1642_33_Y_add_1633_32_g2460  -             OAI21X1    0.000   3.734    4.186  
      add_1642_33_Y_add_1633_32_g2460  A1 ^ -> Y v   OAI21X1    0.106   3.840    4.292  
      add_1642_33_Y_add_1633_32_g2454  -             AOI21X1    0.000   3.840    4.292  
      add_1642_33_Y_add_1633_32_g2454  A1 v -> Y ^   AOI21X1    0.116   3.956    4.408  
      add_1642_33_Y_add_1633_32_g2451  -             OAI21X1    0.000   3.956    4.408  
      add_1642_33_Y_add_1633_32_g2451  A1 ^ -> Y v   OAI21X1    0.086   4.042    4.494  
      add_1642_33_Y_add_1633_32_g2673  -             XNOR2XL    0.000   4.042    4.494  
      add_1642_33_Y_add_1633_32_g2673  B v -> Y ^    XNOR2XL    0.184   4.225    4.677  
      g132873                          -             AOI222XL   0.000   4.225    4.677  
      g132873                          C0 ^ -> Y v   AOI222XL   0.085   4.310    4.762  
      g132787                          -             INVXL      0.000   4.310    4.762  
      g132787                          A v -> Y ^    INVXL      0.060   4.371    4.823  
      reg_next_pc_reg[31]              -             DFFQX1     0.000   4.371    4.823  
      -----------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -------------------------------------------------------------
      Instance             Arc    Cell    Retime  Arrival  Required  
                                          Delay   Time     Time  
      -------------------------------------------------------------
      -                    clk ^  -       -       0.000    -0.452  
      reg_next_pc_reg[31]  -      DFFQX1  0.000   0.000    -0.452  
      -------------------------------------------------------------
Path 10: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_branch_reg/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.177
+ Phase Shift                   5.000
= Required Time                 4.823
- Arrival Time                  4.416
= Slack Time                    0.406
= Slack Time(original)          0.315
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -----------------------------------------------------------------------------------
      Instance                         Arc           Cell       Retime  Arrival  Required  
                                                                Delay   Time     Time  
      -----------------------------------------------------------------------------------
      -                                clk ^         -          -       0.000    0.406  
      latched_branch_reg               -             DFFX2      0.000   0.000    0.406  
      latched_branch_reg               CK ^ -> Q ^   DFFX2      0.328   0.328    0.735  
      g75948__4319                     -             NAND2X4    0.000   0.328    0.735  
      g75948__4319                     A ^ -> Y v    NAND2X4    0.243   0.572    0.978  
      g75746__6131                     -             MX2X1      0.000   0.572    0.978  
      g75746__6131                     S0 v -> Y ^   MX2X1      0.267   0.839    1.245  
      add_1642_33_Y_add_1633_32_g2632  -             NAND2XL    0.000   0.839    1.245  
      add_1642_33_Y_add_1633_32_g2632  B ^ -> Y v    NAND2XL    0.164   1.003    1.409  
      add_1642_33_Y_add_1633_32_g2559  -             NOR2XL     0.000   1.003    1.409  
      add_1642_33_Y_add_1633_32_g2559  A v -> Y ^    NOR2XL     0.137   1.140    1.546  
      add_1642_33_Y_add_1633_32_g2555  -             NOR2BX1    0.000   1.140    1.546  
      add_1642_33_Y_add_1633_32_g2555  B ^ -> Y v    NOR2BX1    0.065   1.205    1.611  
      add_1642_33_Y_add_1633_32_g2546  -             OAI21X1    0.000   1.205    1.611  
      add_1642_33_Y_add_1633_32_g2546  A1 v -> Y ^   OAI21X1    0.107   1.312    1.718  
      add_1642_33_Y_add_1633_32_g2545  -             CLKINVX1   0.000   1.312    1.718  
      add_1642_33_Y_add_1633_32_g2545  A ^ -> Y v    CLKINVX1   0.060   1.372    1.778  
      add_1642_33_Y_add_1633_32_g2543  -             OAI21X1    0.000   1.372    1.778  
      add_1642_33_Y_add_1633_32_g2543  A1 v -> Y ^   OAI21X1    0.106   1.477    1.884  
      add_1642_33_Y_add_1633_32_g2542  -             CLKINVX1   0.000   1.477    1.884  
      add_1642_33_Y_add_1633_32_g2542  A ^ -> Y v    CLKINVX1   0.060   1.537    1.943  
      add_1642_33_Y_add_1633_32_g2540  -             OAI21X1    0.000   1.537    1.943  
      add_1642_33_Y_add_1633_32_g2540  A1 v -> Y ^   OAI21X1    0.125   1.662    2.068  
      add_1642_33_Y_add_1633_32_g2537  -             OAI2BB1X1  0.000   1.662    2.068  
      add_1642_33_Y_add_1633_32_g2537  A1N ^ -> Y ^  OAI2BB1X1  0.183   1.845    2.251  
      add_1642_33_Y_add_1633_32_g2534  -             OAI2BB1X1  0.000   1.845    2.251  
      add_1642_33_Y_add_1633_32_g2534  A1N ^ -> Y ^  OAI2BB1X1  0.177   2.022    2.429  
      add_1642_33_Y_add_1633_32_g2532  -             NAND2BX1   0.000   2.022    2.429  
      add_1642_33_Y_add_1633_32_g2532  B ^ -> Y v    NAND2BX1   0.103   2.125    2.531  
      add_1642_33_Y_add_1633_32_g2530  -             NOR2BX1    0.000   2.125    2.531  
      add_1642_33_Y_add_1633_32_g2530  B v -> Y ^    NOR2BX1    0.074   2.199    2.605  
      add_1642_33_Y_add_1633_32_g2528  -             NOR2XL     0.000   2.199    2.605  
      add_1642_33_Y_add_1633_32_g2528  B ^ -> Y v    NOR2XL     0.070   2.269    2.675  
      add_1642_33_Y_add_1633_32_g2521  -             NOR2XL     0.000   2.269    2.675  
      add_1642_33_Y_add_1633_32_g2521  B v -> Y ^    NOR2XL     0.102   2.371    2.777  
      add_1642_33_Y_add_1633_32_g2520  -             NOR2BX1    0.000   2.371    2.777  
      add_1642_33_Y_add_1633_32_g2520  B ^ -> Y v    NOR2BX1    0.062   2.433    2.839  
      add_1642_33_Y_add_1633_32_g2512  -             NOR2XL     0.000   2.433    2.839  
      add_1642_33_Y_add_1633_32_g2512  B v -> Y ^    NOR2XL     0.100   2.533    2.939  
      add_1642_33_Y_add_1633_32_g2510  -             NOR2BX1    0.000   2.533    2.939  
      add_1642_33_Y_add_1633_32_g2510  B ^ -> Y v    NOR2BX1    0.062   2.595    3.002  
      add_1642_33_Y_add_1633_32_g2507  -             OAI21X1    0.000   2.595    3.002  
      add_1642_33_Y_add_1633_32_g2507  A1 v -> Y ^   OAI21X1    0.136   2.732    3.138  
      add_1642_33_Y_add_1633_32_g2504  -             AOI21X1    0.000   2.732    3.138  
      add_1642_33_Y_add_1633_32_g2504  A1 ^ -> Y v   AOI21X1    0.127   2.859    3.265  
      add_1642_33_Y_add_1633_32_g2502  -             NOR2X1     0.000   2.859    3.265  
      add_1642_33_Y_add_1633_32_g2502  B v -> Y ^    NOR2X1     0.110   2.969    3.375  
      add_1642_33_Y_add_1633_32_g2498  -             NAND2XL    0.000   2.969    3.375  
      add_1642_33_Y_add_1633_32_g2498  B ^ -> Y v    NAND2XL    0.077   3.046    3.452  
      add_1642_33_Y_add_1633_32_g2496  -             NAND2XL    0.000   3.046    3.452  
      add_1642_33_Y_add_1633_32_g2496  B v -> Y ^    NAND2XL    0.105   3.151    3.557  
      add_1642_33_Y_add_1633_32_g2490  -             NAND2BXL   0.000   3.151    3.557  
      add_1642_33_Y_add_1633_32_g2490  B ^ -> Y v    NAND2BXL   0.121   3.272    3.679  
      add_1642_33_Y_add_1633_32_g2485  -             OAI21X1    0.000   3.272    3.679  
      add_1642_33_Y_add_1633_32_g2485  A1 v -> Y ^   OAI21X1    0.158   3.430    3.837  
      add_1642_33_Y_add_1633_32_g2479  -             NAND2BX1   0.000   3.430    3.837  
      add_1642_33_Y_add_1633_32_g2479  B ^ -> Y v    NAND2BX1   0.085   3.515    3.921  
      add_1642_33_Y_add_1633_32_g2475  -             AOI21X1    0.000   3.515    3.921  
      add_1642_33_Y_add_1633_32_g2475  A1 v -> Y ^   AOI21X1    0.095   3.611    4.017  
      add_1642_33_Y_add_1633_32_g2473  -             NOR2BX1    0.000   3.611    4.017  
      add_1642_33_Y_add_1633_32_g2473  B ^ -> Y v    NOR2BX1    0.082   3.692    4.098  
      add_1642_33_Y_add_1633_32_g2471  -             NOR2BX1    0.000   3.692    4.098  
      add_1642_33_Y_add_1633_32_g2471  B v -> Y ^    NOR2BX1    0.068   3.760    4.166  
      add_1642_33_Y_add_1633_32_g2468  -             NOR2XL     0.000   3.760    4.166  
      add_1642_33_Y_add_1633_32_g2468  B ^ -> Y v    NOR2XL     0.068   3.829    4.235  
      add_1642_33_Y_add_1633_32_g2460  -             OAI21X1    0.000   3.829    4.235  
      add_1642_33_Y_add_1633_32_g2460  A1 v -> Y ^   OAI21X1    0.110   3.939    4.345  
      add_1642_33_Y_add_1633_32_g2454  -             AOI21X1    0.000   3.939    4.345  
      add_1642_33_Y_add_1633_32_g2454  A1 ^ -> Y v   AOI21X1    0.108   4.046    4.453  
      add_1642_33_Y_add_1633_32_g2451  -             OAI21X1    0.000   4.046    4.453  
      add_1642_33_Y_add_1633_32_g2451  A1 v -> Y ^   OAI21X1    0.110   4.156    4.562  
      add_1642_33_Y_add_1633_32_g2673  -             XNOR2XL    0.000   4.156    4.562  
      add_1642_33_Y_add_1633_32_g2673  B ^ -> Y ^    XNOR2XL    0.116   4.272    4.678  
      g132873                          -             AOI222XL   0.000   4.272    4.678  
      g132873                          C0 ^ -> Y v   AOI222XL   0.084   4.356    4.763  
      g132787                          -             INVXL      0.000   4.356    4.763  
      g132787                          A v -> Y ^    INVXL      0.060   4.416    4.823  
      reg_next_pc_reg[31]              -             DFFQX1     0.000   4.416    4.823  
      -----------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -------------------------------------------------------------
      Instance             Arc    Cell    Retime  Arrival  Required  
                                          Delay   Time     Time  
      -------------------------------------------------------------
      -                    clk ^  -       -       0.000    -0.406  
      reg_next_pc_reg[31]  -      DFFQX1  0.000   0.000    -0.406  
      -------------------------------------------------------------
Path 11: MET Setup Check with Pin reg_next_pc_reg[30]/CK 
Endpoint:   reg_next_pc_reg[30]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.177
+ Phase Shift                   5.000
= Required Time                 4.823
- Arrival Time                  4.415
= Slack Time                    0.408
= Slack Time(original)          0.317
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -----------------------------------------------------------------------------------
      Instance                         Arc           Cell       Retime  Arrival  Required  
                                                                Delay   Time     Time  
      -----------------------------------------------------------------------------------
      -                                clk ^         -          -       0.000    0.408  
      latched_store_reg                -             DFFQX1     0.000   0.000    0.408  
      latched_store_reg                CK ^ -> Q ^   DFFQX1     0.338   0.338    0.746  
      g75948__4319                     -             NAND2X4    0.000   0.338    0.746  
      g75948__4319                     B ^ -> Y v    NAND2X4    0.251   0.589    0.997  
      g75746__6131                     -             MX2X1      0.000   0.589    0.997  
      g75746__6131                     S0 v -> Y ^   MX2X1      0.267   0.857    1.264  
      add_1642_33_Y_add_1633_32_g2632  -             NAND2XL    0.000   0.857    1.264  
      add_1642_33_Y_add_1633_32_g2632  B ^ -> Y v    NAND2XL    0.164   1.020    1.428  
      add_1642_33_Y_add_1633_32_g2559  -             NOR2XL     0.000   1.020    1.428  
      add_1642_33_Y_add_1633_32_g2559  A v -> Y ^    NOR2XL     0.137   1.157    1.565  
      add_1642_33_Y_add_1633_32_g2555  -             NOR2BX1    0.000   1.157    1.565  
      add_1642_33_Y_add_1633_32_g2555  B ^ -> Y v    NOR2BX1    0.065   1.222    1.630  
      add_1642_33_Y_add_1633_32_g2546  -             OAI21X1    0.000   1.222    1.630  
      add_1642_33_Y_add_1633_32_g2546  A1 v -> Y ^   OAI21X1    0.107   1.329    1.737  
      add_1642_33_Y_add_1633_32_g2545  -             CLKINVX1   0.000   1.329    1.737  
      add_1642_33_Y_add_1633_32_g2545  A ^ -> Y v    CLKINVX1   0.060   1.389    1.797  
      add_1642_33_Y_add_1633_32_g2543  -             OAI21X1    0.000   1.389    1.797  
      add_1642_33_Y_add_1633_32_g2543  A1 v -> Y ^   OAI21X1    0.106   1.495    1.902  
      add_1642_33_Y_add_1633_32_g2542  -             CLKINVX1   0.000   1.495    1.902  
      add_1642_33_Y_add_1633_32_g2542  A ^ -> Y v    CLKINVX1   0.060   1.555    1.962  
      add_1642_33_Y_add_1633_32_g2540  -             OAI21X1    0.000   1.555    1.962  
      add_1642_33_Y_add_1633_32_g2540  A1 v -> Y ^   OAI21X1    0.125   1.679    2.087  
      add_1642_33_Y_add_1633_32_g2537  -             OAI2BB1X1  0.000   1.679    2.087  
      add_1642_33_Y_add_1633_32_g2537  A1N ^ -> Y ^  OAI2BB1X1  0.183   1.863    2.270  
      add_1642_33_Y_add_1633_32_g2534  -             OAI2BB1X1  0.000   1.863    2.270  
      add_1642_33_Y_add_1633_32_g2534  A1N ^ -> Y ^  OAI2BB1X1  0.177   2.040    2.447  
      add_1642_33_Y_add_1633_32_g2532  -             NAND2BX1   0.000   2.040    2.447  
      add_1642_33_Y_add_1633_32_g2532  B ^ -> Y v    NAND2BX1   0.103   2.142    2.550  
      add_1642_33_Y_add_1633_32_g2530  -             NOR2BX1    0.000   2.142    2.550  
      add_1642_33_Y_add_1633_32_g2530  B v -> Y ^    NOR2BX1    0.074   2.216    2.624  
      add_1642_33_Y_add_1633_32_g2528  -             NOR2XL     0.000   2.216    2.624  
      add_1642_33_Y_add_1633_32_g2528  B ^ -> Y v    NOR2XL     0.070   2.286    2.694  
      add_1642_33_Y_add_1633_32_g2521  -             NOR2XL     0.000   2.286    2.694  
      add_1642_33_Y_add_1633_32_g2521  B v -> Y ^    NOR2XL     0.102   2.388    2.796  
      add_1642_33_Y_add_1633_32_g2520  -             NOR2BX1    0.000   2.388    2.796  
      add_1642_33_Y_add_1633_32_g2520  B ^ -> Y v    NOR2BX1    0.062   2.450    2.858  
      add_1642_33_Y_add_1633_32_g2512  -             NOR2XL     0.000   2.450    2.858  
      add_1642_33_Y_add_1633_32_g2512  B v -> Y ^    NOR2XL     0.100   2.550    2.958  
      add_1642_33_Y_add_1633_32_g2510  -             NOR2BX1    0.000   2.550    2.958  
      add_1642_33_Y_add_1633_32_g2510  B ^ -> Y v    NOR2BX1    0.062   2.613    3.020  
      add_1642_33_Y_add_1633_32_g2507  -             OAI21X1    0.000   2.613    3.020  
      add_1642_33_Y_add_1633_32_g2507  A1 v -> Y ^   OAI21X1    0.136   2.749    3.157  
      add_1642_33_Y_add_1633_32_g2504  -             AOI21X1    0.000   2.749    3.157  
      add_1642_33_Y_add_1633_32_g2504  A1 ^ -> Y v   AOI21X1    0.127   2.877    3.284  
      add_1642_33_Y_add_1633_32_g2502  -             NOR2X1     0.000   2.877    3.284  
      add_1642_33_Y_add_1633_32_g2502  B v -> Y ^    NOR2X1     0.110   2.987    3.394  
      add_1642_33_Y_add_1633_32_g2498  -             NAND2XL    0.000   2.987    3.394  
      add_1642_33_Y_add_1633_32_g2498  B ^ -> Y v    NAND2XL    0.077   3.064    3.471  
      add_1642_33_Y_add_1633_32_g2496  -             NAND2XL    0.000   3.064    3.471  
      add_1642_33_Y_add_1633_32_g2496  B v -> Y ^    NAND2XL    0.105   3.169    3.576  
      add_1642_33_Y_add_1633_32_g2490  -             NAND2BXL   0.000   3.169    3.576  
      add_1642_33_Y_add_1633_32_g2490  B ^ -> Y v    NAND2BXL   0.121   3.290    3.697  
      add_1642_33_Y_add_1633_32_g2485  -             OAI21X1    0.000   3.290    3.697  
      add_1642_33_Y_add_1633_32_g2485  A1 v -> Y ^   OAI21X1    0.158   3.448    3.855  
      add_1642_33_Y_add_1633_32_g2479  -             NAND2BX1   0.000   3.448    3.855  
      add_1642_33_Y_add_1633_32_g2479  B ^ -> Y v    NAND2BX1   0.085   3.533    3.940  
      add_1642_33_Y_add_1633_32_g2475  -             AOI21X1    0.000   3.533    3.940  
      add_1642_33_Y_add_1633_32_g2475  A1 v -> Y ^   AOI21X1    0.095   3.628    4.036  
      add_1642_33_Y_add_1633_32_g2473  -             NOR2BX1    0.000   3.628    4.036  
      add_1642_33_Y_add_1633_32_g2473  B ^ -> Y v    NOR2BX1    0.082   3.710    4.117  
      add_1642_33_Y_add_1633_32_g2471  -             NOR2BX1    0.000   3.710    4.117  
      add_1642_33_Y_add_1633_32_g2471  B v -> Y ^    NOR2BX1    0.068   3.777    4.185  
      add_1642_33_Y_add_1633_32_g2468  -             NOR2XL     0.000   3.777    4.185  
      add_1642_33_Y_add_1633_32_g2468  B ^ -> Y v    NOR2XL     0.068   3.846    4.254  
      add_1642_33_Y_add_1633_32_g2460  -             OAI21X1    0.000   3.846    4.254  
      add_1642_33_Y_add_1633_32_g2460  A1 v -> Y ^   OAI21X1    0.110   3.956    4.364  
      add_1642_33_Y_add_1633_32_g2454  -             AOI21X1    0.000   3.956    4.364  
      add_1642_33_Y_add_1633_32_g2454  A1 ^ -> Y v   AOI21X1    0.108   4.064    4.471  
      add_1642_33_Y_add_1633_32_g2     -             XNOR2XL    0.000   4.064    4.471  
      add_1642_33_Y_add_1633_32_g2     A v -> Y ^    XNOR2XL    0.206   4.270    4.677  
      g132845                          -             AOI222XL   0.000   4.270    4.677  
      g132845                          C0 ^ -> Y v   AOI222XL   0.085   4.355    4.762  
      g132774                          -             INVXL      0.000   4.355    4.762  
      g132774                          A v -> Y ^    INVXL      0.060   4.415    4.823  
      reg_next_pc_reg[30]              -             DFFQX1     0.000   4.415    4.823  
      -----------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -------------------------------------------------------------
      Instance             Arc    Cell    Retime  Arrival  Required  
                                          Delay   Time     Time  
      -------------------------------------------------------------
      -                    clk ^  -       -       0.000    -0.408  
      reg_next_pc_reg[30]  -      DFFQX1  0.000   0.000    -0.408  
      -------------------------------------------------------------
Path 12: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.120
+ Phase Shift                   5.000
= Required Time                 4.880
- Arrival Time                  4.529
= Slack Time                    0.351
= Slack Time(original)          0.322
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -----------------------------------------------------------------------------------
      Instance                         Arc           Cell       Retime  Arrival  Required  
                                                                Delay   Time     Time  
      -----------------------------------------------------------------------------------
      -                                clk ^         -          -       0.000    0.351  
      latched_store_reg                -             DFFQX1     0.000   0.000    0.351  
      latched_store_reg                CK ^ -> Q ^   DFFQX1     0.338   0.338    0.689  
      g75948__4319                     -             NAND2X4    0.000   0.338    0.689  
      g75948__4319                     B ^ -> Y v    NAND2X4    0.251   0.590    0.941  
      g75746__6131                     -             MX2X1      0.000   0.590    0.941  
      g75746__6131                     S0 v -> Y ^   MX2X1      0.267   0.857    1.208  
      add_1642_33_Y_add_1633_32_g2632  -             NAND2XL    0.000   0.857    1.208  
      add_1642_33_Y_add_1633_32_g2632  B ^ -> Y v    NAND2XL    0.164   1.020    1.371  
      add_1642_33_Y_add_1633_32_g2559  -             NOR2XL     0.000   1.020    1.371  
      add_1642_33_Y_add_1633_32_g2559  A v -> Y ^    NOR2XL     0.137   1.157    1.508  
      add_1642_33_Y_add_1633_32_g2555  -             NOR2BX1    0.000   1.157    1.508  
      add_1642_33_Y_add_1633_32_g2555  B ^ -> Y v    NOR2BX1    0.065   1.222    1.574  
      add_1642_33_Y_add_1633_32_g2546  -             OAI21X1    0.000   1.222    1.574  
      add_1642_33_Y_add_1633_32_g2546  A1 v -> Y ^   OAI21X1    0.107   1.329    1.681  
      add_1642_33_Y_add_1633_32_g2545  -             CLKINVX1   0.000   1.329    1.681  
      add_1642_33_Y_add_1633_32_g2545  A ^ -> Y v    CLKINVX1   0.060   1.389    1.740  
      add_1642_33_Y_add_1633_32_g2543  -             OAI21X1    0.000   1.389    1.740  
      add_1642_33_Y_add_1633_32_g2543  A1 v -> Y ^   OAI21X1    0.106   1.495    1.846  
      add_1642_33_Y_add_1633_32_g2542  -             CLKINVX1   0.000   1.495    1.846  
      add_1642_33_Y_add_1633_32_g2542  A ^ -> Y v    CLKINVX1   0.060   1.555    1.906  
      add_1642_33_Y_add_1633_32_g2540  -             OAI21X1    0.000   1.555    1.906  
      add_1642_33_Y_add_1633_32_g2540  A1 v -> Y ^   OAI21X1    0.125   1.679    2.030  
      add_1642_33_Y_add_1633_32_g2537  -             OAI2BB1X1  0.000   1.679    2.030  
      add_1642_33_Y_add_1633_32_g2537  A1N ^ -> Y ^  OAI2BB1X1  0.183   1.863    2.214  
      add_1642_33_Y_add_1633_32_g2534  -             OAI2BB1X1  0.000   1.863    2.214  
      add_1642_33_Y_add_1633_32_g2534  A1N ^ -> Y ^  OAI2BB1X1  0.177   2.040    2.391  
      add_1642_33_Y_add_1633_32_g2532  -             NAND2BX1   0.000   2.040    2.391  
      add_1642_33_Y_add_1633_32_g2532  B ^ -> Y v    NAND2BX1   0.103   2.142    2.494  
      add_1642_33_Y_add_1633_32_g2530  -             NOR2BX1    0.000   2.142    2.494  
      add_1642_33_Y_add_1633_32_g2530  B v -> Y ^    NOR2BX1    0.074   2.216    2.567  
      add_1642_33_Y_add_1633_32_g2528  -             NOR2XL     0.000   2.216    2.567  
      add_1642_33_Y_add_1633_32_g2528  B ^ -> Y v    NOR2XL     0.070   2.286    2.637  
      add_1642_33_Y_add_1633_32_g2521  -             NOR2XL     0.000   2.286    2.637  
      add_1642_33_Y_add_1633_32_g2521  B v -> Y ^    NOR2XL     0.102   2.388    2.740  
      add_1642_33_Y_add_1633_32_g2520  -             NOR2BX1    0.000   2.388    2.740  
      add_1642_33_Y_add_1633_32_g2520  B ^ -> Y v    NOR2BX1    0.062   2.450    2.802  
      add_1642_33_Y_add_1633_32_g2512  -             NOR2XL     0.000   2.450    2.802  
      add_1642_33_Y_add_1633_32_g2512  B v -> Y ^    NOR2XL     0.100   2.550    2.901  
      add_1642_33_Y_add_1633_32_g2510  -             NOR2BX1    0.000   2.550    2.901  
      add_1642_33_Y_add_1633_32_g2510  B ^ -> Y v    NOR2BX1    0.062   2.613    2.964  
      add_1642_33_Y_add_1633_32_g2507  -             OAI21X1    0.000   2.613    2.964  
      add_1642_33_Y_add_1633_32_g2507  A1 v -> Y ^   OAI21X1    0.136   2.749    3.100  
      add_1642_33_Y_add_1633_32_g2504  -             AOI21X1    0.000   2.749    3.100  
      add_1642_33_Y_add_1633_32_g2504  A1 ^ -> Y v   AOI21X1    0.127   2.877    3.228  
      add_1642_33_Y_add_1633_32_g2502  -             NOR2X1     0.000   2.877    3.228  
      add_1642_33_Y_add_1633_32_g2502  B v -> Y ^    NOR2X1     0.110   2.987    3.338  
      add_1642_33_Y_add_1633_32_g2498  -             NAND2XL    0.000   2.987    3.338  
      add_1642_33_Y_add_1633_32_g2498  B ^ -> Y v    NAND2XL    0.077   3.064    3.415  
      add_1642_33_Y_add_1633_32_g2496  -             NAND2XL    0.000   3.064    3.415  
      add_1642_33_Y_add_1633_32_g2496  B v -> Y ^    NAND2XL    0.105   3.169    3.520  
      add_1642_33_Y_add_1633_32_g2490  -             NAND2BXL   0.000   3.169    3.520  
      add_1642_33_Y_add_1633_32_g2490  B ^ -> Y v    NAND2BXL   0.121   3.290    3.641  
      add_1642_33_Y_add_1633_32_g2485  -             OAI21X1    0.000   3.290    3.641  
      add_1642_33_Y_add_1633_32_g2485  A1 v -> Y ^   OAI21X1    0.158   3.448    3.799  
      add_1642_33_Y_add_1633_32_g2479  -             NAND2BX1   0.000   3.448    3.799  
      add_1642_33_Y_add_1633_32_g2479  B ^ -> Y v    NAND2BX1   0.085   3.533    3.884  
      add_1642_33_Y_add_1633_32_g2475  -             AOI21X1    0.000   3.533    3.884  
      add_1642_33_Y_add_1633_32_g2475  A1 v -> Y ^   AOI21X1    0.095   3.628    3.979  
      add_1642_33_Y_add_1633_32_g2473  -             NOR2BX1    0.000   3.628    3.979  
      add_1642_33_Y_add_1633_32_g2473  B ^ -> Y v    NOR2BX1    0.082   3.710    4.061  
      add_1642_33_Y_add_1633_32_g2471  -             NOR2BX1    0.000   3.710    4.061  
      add_1642_33_Y_add_1633_32_g2471  B v -> Y ^    NOR2BX1    0.068   3.777    4.129  
      add_1642_33_Y_add_1633_32_g2468  -             NOR2XL     0.000   3.777    4.129  
      add_1642_33_Y_add_1633_32_g2468  B ^ -> Y v    NOR2XL     0.068   3.846    4.197  
      add_1642_33_Y_add_1633_32_g2460  -             OAI21X1    0.000   3.846    4.197  
      add_1642_33_Y_add_1633_32_g2460  A1 v -> Y ^   OAI21X1    0.110   3.956    4.307  
      add_1642_33_Y_add_1633_32_g2454  -             AOI21X1    0.000   3.956    4.307  
      add_1642_33_Y_add_1633_32_g2454  A1 ^ -> Y v   AOI21X1    0.108   4.064    4.415  
      add_1642_33_Y_add_1633_32_g2451  -             OAI21X1    0.000   4.064    4.415  
      add_1642_33_Y_add_1633_32_g2451  A1 v -> Y ^   OAI21X1    0.110   4.174    4.525  
      add_1642_33_Y_add_1633_32_g2673  -             XNOR2XL    0.000   4.174    4.525  
      add_1642_33_Y_add_1633_32_g2673  B ^ -> Y v    XNOR2XL    0.143   4.316    4.667  
      g132873                          -             AOI222XL   0.000   4.316    4.667  
      g132873                          C0 v -> Y ^   AOI222XL   0.157   4.473    4.825  
      g132787                          -             INVXL      0.000   4.473    4.825  
      g132787                          A ^ -> Y v    INVXL      0.055   4.529    4.880  
      reg_next_pc_reg[31]              -             DFFQX1     0.000   4.529    4.880  
      -----------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -------------------------------------------------------------
      Instance             Arc    Cell    Retime  Arrival  Required  
                                          Delay   Time     Time  
      -------------------------------------------------------------
      -                    clk ^  -       -       0.000    -0.351  
      reg_next_pc_reg[31]  -      DFFQX1  0.000   0.000    -0.351  
      -------------------------------------------------------------
Path 13: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_branch_reg/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.177
+ Phase Shift                   5.000
= Required Time                 4.823
- Arrival Time                  4.398
= Slack Time                    0.425
= Slack Time(original)          0.326
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -----------------------------------------------------------------------------------
      Instance                         Arc           Cell       Retime  Arrival  Required  
                                                                Delay   Time     Time  
      -----------------------------------------------------------------------------------
      -                                clk ^         -          -       0.000    0.425  
      latched_branch_reg               -             DFFX2      0.000   0.000    0.425  
      latched_branch_reg               CK ^ -> Q ^   DFFX2      0.328   0.328    0.753  
      g75948__4319                     -             NAND2X4    0.000   0.328    0.753  
      g75948__4319                     A ^ -> Y v    NAND2X4    0.243   0.572    0.997  
      g75889__3680                     -             NOR2X4     0.000   0.572    0.997  
      g75889__3680                     B v -> Y ^    NOR2X4     0.244   0.816    1.241  
      g75492__6161                     -             AOI222XL   0.000   0.816    1.241  
      g75492__6161                     A1 ^ -> Y v   AOI222XL   0.184   1.000    1.425  
      g75485                           -             INVX1      0.000   1.000    1.425  
      g75485                           A v -> Y ^    INVX1      0.097   1.097    1.522  
      add_1642_33_Y_add_1633_32_g2637  -             NAND2XL    0.000   1.097    1.522  
      add_1642_33_Y_add_1633_32_g2637  B ^ -> Y v    NAND2XL    0.120   1.217    1.642  
      add_1642_33_Y_add_1633_32_g2546  -             OAI21X1    0.000   1.217    1.642  
      add_1642_33_Y_add_1633_32_g2546  B0 v -> Y ^   OAI21X1    0.085   1.302    1.727  
      add_1642_33_Y_add_1633_32_g2545  -             CLKINVX1   0.000   1.302    1.727  
      add_1642_33_Y_add_1633_32_g2545  A ^ -> Y v    CLKINVX1   0.054   1.356    1.781  
      add_1642_33_Y_add_1633_32_g2543  -             OAI21X1    0.000   1.356    1.781  
      add_1642_33_Y_add_1633_32_g2543  A1 v -> Y ^   OAI21X1    0.103   1.459    1.884  
      add_1642_33_Y_add_1633_32_g2542  -             CLKINVX1   0.000   1.459    1.884  
      add_1642_33_Y_add_1633_32_g2542  A ^ -> Y v    CLKINVX1   0.060   1.518    1.943  
      add_1642_33_Y_add_1633_32_g2540  -             OAI21X1    0.000   1.518    1.943  
      add_1642_33_Y_add_1633_32_g2540  A1 v -> Y ^   OAI21X1    0.125   1.643    2.068  
      add_1642_33_Y_add_1633_32_g2537  -             OAI2BB1X1  0.000   1.643    2.068  
      add_1642_33_Y_add_1633_32_g2537  A1N ^ -> Y ^  OAI2BB1X1  0.183   1.826    2.251  
      add_1642_33_Y_add_1633_32_g2534  -             OAI2BB1X1  0.000   1.826    2.251  
      add_1642_33_Y_add_1633_32_g2534  A1N ^ -> Y ^  OAI2BB1X1  0.177   2.004    2.429  
      add_1642_33_Y_add_1633_32_g2532  -             NAND2BX1   0.000   2.004    2.429  
      add_1642_33_Y_add_1633_32_g2532  B ^ -> Y v    NAND2BX1   0.103   2.106    2.531  
      add_1642_33_Y_add_1633_32_g2530  -             NOR2BX1    0.000   2.106    2.531  
      add_1642_33_Y_add_1633_32_g2530  B v -> Y ^    NOR2BX1    0.074   2.180    2.605  
      add_1642_33_Y_add_1633_32_g2528  -             NOR2XL     0.000   2.180    2.605  
      add_1642_33_Y_add_1633_32_g2528  B ^ -> Y v    NOR2XL     0.070   2.250    2.675  
      add_1642_33_Y_add_1633_32_g2521  -             NOR2XL     0.000   2.250    2.675  
      add_1642_33_Y_add_1633_32_g2521  B v -> Y ^    NOR2XL     0.102   2.352    2.777  
      add_1642_33_Y_add_1633_32_g2520  -             NOR2BX1    0.000   2.352    2.777  
      add_1642_33_Y_add_1633_32_g2520  B ^ -> Y v    NOR2BX1    0.062   2.414    2.839  
      add_1642_33_Y_add_1633_32_g2512  -             NOR2XL     0.000   2.414    2.839  
      add_1642_33_Y_add_1633_32_g2512  B v -> Y ^    NOR2XL     0.100   2.514    2.939  
      add_1642_33_Y_add_1633_32_g2510  -             NOR2BX1    0.000   2.514    2.939  
      add_1642_33_Y_add_1633_32_g2510  B ^ -> Y v    NOR2BX1    0.062   2.577    3.002  
      add_1642_33_Y_add_1633_32_g2507  -             OAI21X1    0.000   2.577    3.002  
      add_1642_33_Y_add_1633_32_g2507  A1 v -> Y ^   OAI21X1    0.136   2.713    3.138  
      add_1642_33_Y_add_1633_32_g2504  -             AOI21X1    0.000   2.713    3.138  
      add_1642_33_Y_add_1633_32_g2504  A1 ^ -> Y v   AOI21X1    0.127   2.840    3.265  
      add_1642_33_Y_add_1633_32_g2502  -             NOR2X1     0.000   2.840    3.265  
      add_1642_33_Y_add_1633_32_g2502  B v -> Y ^    NOR2X1     0.110   2.950    3.375  
      add_1642_33_Y_add_1633_32_g2498  -             NAND2XL    0.000   2.950    3.375  
      add_1642_33_Y_add_1633_32_g2498  B ^ -> Y v    NAND2XL    0.077   3.027    3.452  
      add_1642_33_Y_add_1633_32_g2496  -             NAND2XL    0.000   3.027    3.452  
      add_1642_33_Y_add_1633_32_g2496  B v -> Y ^    NAND2XL    0.105   3.132    3.557  
      add_1642_33_Y_add_1633_32_g2490  -             NAND2BXL   0.000   3.132    3.557  
      add_1642_33_Y_add_1633_32_g2490  B ^ -> Y v    NAND2BXL   0.121   3.254    3.679  
      add_1642_33_Y_add_1633_32_g2485  -             OAI21X1    0.000   3.254    3.679  
      add_1642_33_Y_add_1633_32_g2485  A1 v -> Y ^   OAI21X1    0.158   3.412    3.837  
      add_1642_33_Y_add_1633_32_g2479  -             NAND2BX1   0.000   3.412    3.837  
      add_1642_33_Y_add_1633_32_g2479  B ^ -> Y v    NAND2BX1   0.085   3.496    3.921  
      add_1642_33_Y_add_1633_32_g2475  -             AOI21X1    0.000   3.496    3.921  
      add_1642_33_Y_add_1633_32_g2475  A1 v -> Y ^   AOI21X1    0.095   3.592    4.017  
      add_1642_33_Y_add_1633_32_g2473  -             NOR2BX1    0.000   3.592    4.017  
      add_1642_33_Y_add_1633_32_g2473  B ^ -> Y v    NOR2BX1    0.082   3.673    4.098  
      add_1642_33_Y_add_1633_32_g2471  -             NOR2BX1    0.000   3.673    4.098  
      add_1642_33_Y_add_1633_32_g2471  B v -> Y ^    NOR2BX1    0.068   3.741    4.166  
      add_1642_33_Y_add_1633_32_g2468  -             NOR2XL     0.000   3.741    4.166  
      add_1642_33_Y_add_1633_32_g2468  B ^ -> Y v    NOR2XL     0.068   3.810    4.235  
      add_1642_33_Y_add_1633_32_g2460  -             OAI21X1    0.000   3.810    4.235  
      add_1642_33_Y_add_1633_32_g2460  A1 v -> Y ^   OAI21X1    0.110   3.920    4.345  
      add_1642_33_Y_add_1633_32_g2454  -             AOI21X1    0.000   3.920    4.345  
      add_1642_33_Y_add_1633_32_g2454  A1 ^ -> Y v   AOI21X1    0.108   4.028    4.453  
      add_1642_33_Y_add_1633_32_g2451  -             OAI21X1    0.000   4.028    4.453  
      add_1642_33_Y_add_1633_32_g2451  A1 v -> Y ^   OAI21X1    0.110   4.137    4.562  
      add_1642_33_Y_add_1633_32_g2673  -             XNOR2XL    0.000   4.137    4.562  
      add_1642_33_Y_add_1633_32_g2673  B ^ -> Y ^    XNOR2XL    0.116   4.253    4.678  
      g132873                          -             AOI222XL   0.000   4.253    4.678  
      g132873                          C0 ^ -> Y v   AOI222XL   0.084   4.338    4.763  
      g132787                          -             INVXL      0.000   4.338    4.763  
      g132787                          A v -> Y ^    INVXL      0.060   4.398    4.823  
      reg_next_pc_reg[31]              -             DFFQX1     0.000   4.398    4.823  
      -----------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -------------------------------------------------------------
      Instance             Arc    Cell    Retime  Arrival  Required  
                                          Delay   Time     Time  
      -------------------------------------------------------------
      -                    clk ^  -       -       0.000    -0.425  
      reg_next_pc_reg[31]  -      DFFQX1  0.000   0.000    -0.425  
      -------------------------------------------------------------
Path 14: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_branch_reg/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.177
+ Phase Shift                   5.000
= Required Time                 4.823
- Arrival Time                  4.405
= Slack Time                    0.418
= Slack Time(original)          0.326
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -----------------------------------------------------------------------------------
      Instance                         Arc           Cell       Retime  Arrival  Required  
                                                                Delay   Time     Time  
      -----------------------------------------------------------------------------------
      -                                clk ^         -          -       0.000    0.418  
      latched_branch_reg               -             DFFX2      0.000   0.000    0.418  
      latched_branch_reg               CK ^ -> Q ^   DFFX2      0.328   0.328    0.746  
      g75948__4319                     -             NAND2X4    0.000   0.328    0.746  
      g75948__4319                     A ^ -> Y v    NAND2X4    0.243   0.572    0.989  
      g75889__3680                     -             NOR2X4     0.000   0.572    0.989  
      g75889__3680                     B v -> Y ^    NOR2X4     0.244   0.816    1.233  
      g75492__6161                     -             AOI222XL   0.000   0.816    1.233  
      g75492__6161                     A1 ^ -> Y v   AOI222XL   0.184   1.000    1.417  
      g75485                           -             INVX1      0.000   1.000    1.417  
      g75485                           A v -> Y ^    INVX1      0.097   1.097    1.514  
      add_1642_33_Y_add_1633_32_g2649  -             NOR2XL     0.000   1.097    1.514  
      add_1642_33_Y_add_1633_32_g2649  B ^ -> Y v    NOR2XL     0.085   1.182    1.600  
      add_1642_33_Y_add_1633_32_g2546  -             OAI21X1    0.000   1.182    1.600  
      add_1642_33_Y_add_1633_32_g2546  A0 v -> Y ^   OAI21X1    0.118   1.300    1.718  
      add_1642_33_Y_add_1633_32_g2545  -             CLKINVX1   0.000   1.300    1.718  
      add_1642_33_Y_add_1633_32_g2545  A ^ -> Y v    CLKINVX1   0.060   1.360    1.778  
      add_1642_33_Y_add_1633_32_g2543  -             OAI21X1    0.000   1.360    1.778  
      add_1642_33_Y_add_1633_32_g2543  A1 v -> Y ^   OAI21X1    0.106   1.466    1.884  
      add_1642_33_Y_add_1633_32_g2542  -             CLKINVX1   0.000   1.466    1.884  
      add_1642_33_Y_add_1633_32_g2542  A ^ -> Y v    CLKINVX1   0.060   1.526    1.943  
      add_1642_33_Y_add_1633_32_g2540  -             OAI21X1    0.000   1.526    1.943  
      add_1642_33_Y_add_1633_32_g2540  A1 v -> Y ^   OAI21X1    0.125   1.650    2.068  
      add_1642_33_Y_add_1633_32_g2537  -             OAI2BB1X1  0.000   1.650    2.068  
      add_1642_33_Y_add_1633_32_g2537  A1N ^ -> Y ^  OAI2BB1X1  0.183   1.834    2.251  
      add_1642_33_Y_add_1633_32_g2534  -             OAI2BB1X1  0.000   1.834    2.251  
      add_1642_33_Y_add_1633_32_g2534  A1N ^ -> Y ^  OAI2BB1X1  0.177   2.011    2.428  
      add_1642_33_Y_add_1633_32_g2532  -             NAND2BX1   0.000   2.011    2.428  
      add_1642_33_Y_add_1633_32_g2532  B ^ -> Y v    NAND2BX1   0.103   2.114    2.531  
      add_1642_33_Y_add_1633_32_g2530  -             NOR2BX1    0.000   2.114    2.531  
      add_1642_33_Y_add_1633_32_g2530  B v -> Y ^    NOR2BX1    0.074   2.187    2.605  
      add_1642_33_Y_add_1633_32_g2528  -             NOR2XL     0.000   2.187    2.605  
      add_1642_33_Y_add_1633_32_g2528  B ^ -> Y v    NOR2XL     0.070   2.257    2.675  
      add_1642_33_Y_add_1633_32_g2521  -             NOR2XL     0.000   2.257    2.675  
      add_1642_33_Y_add_1633_32_g2521  B v -> Y ^    NOR2XL     0.102   2.359    2.777  
      add_1642_33_Y_add_1633_32_g2520  -             NOR2BX1    0.000   2.359    2.777  
      add_1642_33_Y_add_1633_32_g2520  B ^ -> Y v    NOR2BX1    0.062   2.421    2.839  
      add_1642_33_Y_add_1633_32_g2512  -             NOR2XL     0.000   2.421    2.839  
      add_1642_33_Y_add_1633_32_g2512  B v -> Y ^    NOR2XL     0.100   2.521    2.939  
      add_1642_33_Y_add_1633_32_g2510  -             NOR2BX1    0.000   2.521    2.939  
      add_1642_33_Y_add_1633_32_g2510  B ^ -> Y v    NOR2BX1    0.062   2.584    3.002  
      add_1642_33_Y_add_1633_32_g2507  -             OAI21X1    0.000   2.584    3.002  
      add_1642_33_Y_add_1633_32_g2507  A1 v -> Y ^   OAI21X1    0.136   2.720    3.138  
      add_1642_33_Y_add_1633_32_g2504  -             AOI21X1    0.000   2.720    3.138  
      add_1642_33_Y_add_1633_32_g2504  A1 ^ -> Y v   AOI21X1    0.127   2.848    3.265  
      add_1642_33_Y_add_1633_32_g2502  -             NOR2X1     0.000   2.848    3.265  
      add_1642_33_Y_add_1633_32_g2502  B v -> Y ^    NOR2X1     0.110   2.958    3.375  
      add_1642_33_Y_add_1633_32_g2498  -             NAND2XL    0.000   2.958    3.375  
      add_1642_33_Y_add_1633_32_g2498  B ^ -> Y v    NAND2XL    0.077   3.035    3.452  
      add_1642_33_Y_add_1633_32_g2496  -             NAND2XL    0.000   3.035    3.452  
      add_1642_33_Y_add_1633_32_g2496  B v -> Y ^    NAND2XL    0.105   3.140    3.557  
      add_1642_33_Y_add_1633_32_g2490  -             NAND2BXL   0.000   3.140    3.557  
      add_1642_33_Y_add_1633_32_g2490  B ^ -> Y v    NAND2BXL   0.121   3.261    3.678  
      add_1642_33_Y_add_1633_32_g2485  -             OAI21X1    0.000   3.261    3.678  
      add_1642_33_Y_add_1633_32_g2485  A1 v -> Y ^   OAI21X1    0.158   3.419    3.836  
      add_1642_33_Y_add_1633_32_g2479  -             NAND2BX1   0.000   3.419    3.836  
      add_1642_33_Y_add_1633_32_g2479  B ^ -> Y v    NAND2BX1   0.085   3.504    3.921  
      add_1642_33_Y_add_1633_32_g2475  -             AOI21X1    0.000   3.504    3.921  
      add_1642_33_Y_add_1633_32_g2475  A1 v -> Y ^   AOI21X1    0.095   3.599    4.017  
      add_1642_33_Y_add_1633_32_g2473  -             NOR2BX1    0.000   3.599    4.017  
      add_1642_33_Y_add_1633_32_g2473  B ^ -> Y v    NOR2BX1    0.082   3.681    4.098  
      add_1642_33_Y_add_1633_32_g2471  -             NOR2BX1    0.000   3.681    4.098  
      add_1642_33_Y_add_1633_32_g2471  B v -> Y ^    NOR2BX1    0.068   3.749    4.166  
      add_1642_33_Y_add_1633_32_g2468  -             NOR2XL     0.000   3.749    4.166  
      add_1642_33_Y_add_1633_32_g2468  B ^ -> Y v    NOR2XL     0.068   3.817    4.235  
      add_1642_33_Y_add_1633_32_g2460  -             OAI21X1    0.000   3.817    4.235  
      add_1642_33_Y_add_1633_32_g2460  A1 v -> Y ^   OAI21X1    0.110   3.927    4.345  
      add_1642_33_Y_add_1633_32_g2454  -             AOI21X1    0.000   3.927    4.345  
      add_1642_33_Y_add_1633_32_g2454  A1 ^ -> Y v   AOI21X1    0.108   4.035    4.452  
      add_1642_33_Y_add_1633_32_g2451  -             OAI21X1    0.000   4.035    4.452  
      add_1642_33_Y_add_1633_32_g2451  A1 v -> Y ^   OAI21X1    0.110   4.145    4.562  
      add_1642_33_Y_add_1633_32_g2673  -             XNOR2XL    0.000   4.145    4.562  
      add_1642_33_Y_add_1633_32_g2673  B ^ -> Y ^    XNOR2XL    0.116   4.260    4.678  
      g132873                          -             AOI222XL   0.000   4.260    4.678  
      g132873                          C0 ^ -> Y v   AOI222XL   0.084   4.345    4.762  
      g132787                          -             INVXL      0.000   4.345    4.762  
      g132787                          A v -> Y ^    INVXL      0.060   4.405    4.823  
      reg_next_pc_reg[31]              -             DFFQX1     0.000   4.405    4.823  
      -----------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -------------------------------------------------------------
      Instance             Arc    Cell    Retime  Arrival  Required  
                                          Delay   Time     Time  
      -------------------------------------------------------------
      -                    clk ^  -       -       0.000    -0.418  
      reg_next_pc_reg[31]  -      DFFQX1  0.000   0.000    -0.418  
      -------------------------------------------------------------
Path 15: MET Setup Check with Pin reg_next_pc_reg[30]/CK 
Endpoint:   reg_next_pc_reg[30]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.177
+ Phase Shift                   5.000
= Required Time                 4.823
- Arrival Time                  4.396
= Slack Time                    0.427
= Slack Time(original)          0.327
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -----------------------------------------------------------------------------------
      Instance                         Arc           Cell       Retime  Arrival  Required  
                                                                Delay   Time     Time  
      -----------------------------------------------------------------------------------
      -                                clk ^         -          -       0.000    0.427  
      latched_store_reg                -             DFFQX1     0.000   0.000    0.427  
      latched_store_reg                CK ^ -> Q ^   DFFQX1     0.338   0.338    0.765  
      g75948__4319                     -             NAND2X4    0.000   0.338    0.765  
      g75948__4319                     B ^ -> Y v    NAND2X4    0.251   0.589    1.016  
      g75889__3680                     -             NOR2X4     0.000   0.589    1.016  
      g75889__3680                     B v -> Y ^    NOR2X4     0.243   0.833    1.260  
      g75492__6161                     -             AOI222XL   0.000   0.833    1.260  
      g75492__6161                     A1 ^ -> Y v   AOI222XL   0.184   1.017    1.444  
      g75485                           -             INVX1      0.000   1.017    1.444  
      g75485                           A v -> Y ^    INVX1      0.097   1.114    1.541  
      add_1642_33_Y_add_1633_32_g2637  -             NAND2XL    0.000   1.114    1.541  
      add_1642_33_Y_add_1633_32_g2637  B ^ -> Y v    NAND2XL    0.120   1.234    1.661  
      add_1642_33_Y_add_1633_32_g2546  -             OAI21X1    0.000   1.234    1.661  
      add_1642_33_Y_add_1633_32_g2546  B0 v -> Y ^   OAI21X1    0.085   1.319    1.746  
      add_1642_33_Y_add_1633_32_g2545  -             CLKINVX1   0.000   1.319    1.746  
      add_1642_33_Y_add_1633_32_g2545  A ^ -> Y v    CLKINVX1   0.054   1.373    1.799  
      add_1642_33_Y_add_1633_32_g2543  -             OAI21X1    0.000   1.373    1.799  
      add_1642_33_Y_add_1633_32_g2543  A1 v -> Y ^   OAI21X1    0.103   1.476    1.903  
      add_1642_33_Y_add_1633_32_g2542  -             CLKINVX1   0.000   1.476    1.903  
      add_1642_33_Y_add_1633_32_g2542  A ^ -> Y v    CLKINVX1   0.060   1.536    1.962  
      add_1642_33_Y_add_1633_32_g2540  -             OAI21X1    0.000   1.536    1.962  
      add_1642_33_Y_add_1633_32_g2540  A1 v -> Y ^   OAI21X1    0.125   1.660    2.087  
      add_1642_33_Y_add_1633_32_g2537  -             OAI2BB1X1  0.000   1.660    2.087  
      add_1642_33_Y_add_1633_32_g2537  A1N ^ -> Y ^  OAI2BB1X1  0.183   1.844    2.270  
      add_1642_33_Y_add_1633_32_g2534  -             OAI2BB1X1  0.000   1.844    2.270  
      add_1642_33_Y_add_1633_32_g2534  A1N ^ -> Y ^  OAI2BB1X1  0.177   2.021    2.447  
      add_1642_33_Y_add_1633_32_g2532  -             NAND2BX1   0.000   2.021    2.447  
      add_1642_33_Y_add_1633_32_g2532  B ^ -> Y v    NAND2BX1   0.103   2.124    2.550  
      add_1642_33_Y_add_1633_32_g2530  -             NOR2BX1    0.000   2.124    2.550  
      add_1642_33_Y_add_1633_32_g2530  B v -> Y ^    NOR2BX1    0.074   2.197    2.624  
      add_1642_33_Y_add_1633_32_g2528  -             NOR2XL     0.000   2.197    2.624  
      add_1642_33_Y_add_1633_32_g2528  B ^ -> Y v    NOR2XL     0.070   2.267    2.694  
      add_1642_33_Y_add_1633_32_g2521  -             NOR2XL     0.000   2.267    2.694  
      add_1642_33_Y_add_1633_32_g2521  B v -> Y ^    NOR2XL     0.102   2.369    2.796  
      add_1642_33_Y_add_1633_32_g2520  -             NOR2BX1    0.000   2.369    2.796  
      add_1642_33_Y_add_1633_32_g2520  B ^ -> Y v    NOR2BX1    0.062   2.431    2.858  
      add_1642_33_Y_add_1633_32_g2512  -             NOR2XL     0.000   2.431    2.858  
      add_1642_33_Y_add_1633_32_g2512  B v -> Y ^    NOR2XL     0.100   2.532    2.958  
      add_1642_33_Y_add_1633_32_g2510  -             NOR2BX1    0.000   2.532    2.958  
      add_1642_33_Y_add_1633_32_g2510  B ^ -> Y v    NOR2BX1    0.062   2.594    3.020  
      add_1642_33_Y_add_1633_32_g2507  -             OAI21X1    0.000   2.594    3.020  
      add_1642_33_Y_add_1633_32_g2507  A1 v -> Y ^   OAI21X1    0.136   2.730    3.157  
      add_1642_33_Y_add_1633_32_g2504  -             AOI21X1    0.000   2.730    3.157  
      add_1642_33_Y_add_1633_32_g2504  A1 ^ -> Y v   AOI21X1    0.127   2.858    3.284  
      add_1642_33_Y_add_1633_32_g2502  -             NOR2X1     0.000   2.858    3.284  
      add_1642_33_Y_add_1633_32_g2502  B v -> Y ^    NOR2X1     0.110   2.968    3.394  
      add_1642_33_Y_add_1633_32_g2498  -             NAND2XL    0.000   2.968    3.394  
      add_1642_33_Y_add_1633_32_g2498  B ^ -> Y v    NAND2XL    0.077   3.045    3.471  
      add_1642_33_Y_add_1633_32_g2496  -             NAND2XL    0.000   3.045    3.471  
      add_1642_33_Y_add_1633_32_g2496  B v -> Y ^    NAND2XL    0.105   3.150    3.576  
      add_1642_33_Y_add_1633_32_g2490  -             NAND2BXL   0.000   3.150    3.576  
      add_1642_33_Y_add_1633_32_g2490  B ^ -> Y v    NAND2BXL   0.121   3.271    3.697  
      add_1642_33_Y_add_1633_32_g2485  -             OAI21X1    0.000   3.271    3.697  
      add_1642_33_Y_add_1633_32_g2485  A1 v -> Y ^   OAI21X1    0.158   3.429    3.855  
      add_1642_33_Y_add_1633_32_g2479  -             NAND2BX1   0.000   3.429    3.855  
      add_1642_33_Y_add_1633_32_g2479  B ^ -> Y v    NAND2BX1   0.085   3.514    3.940  
      add_1642_33_Y_add_1633_32_g2475  -             AOI21X1    0.000   3.514    3.940  
      add_1642_33_Y_add_1633_32_g2475  A1 v -> Y ^   AOI21X1    0.095   3.609    4.036  
      add_1642_33_Y_add_1633_32_g2473  -             NOR2BX1    0.000   3.609    4.036  
      add_1642_33_Y_add_1633_32_g2473  B ^ -> Y v    NOR2BX1    0.082   3.691    4.117  
      add_1642_33_Y_add_1633_32_g2471  -             NOR2BX1    0.000   3.691    4.117  
      add_1642_33_Y_add_1633_32_g2471  B v -> Y ^    NOR2BX1    0.068   3.759    4.185  
      add_1642_33_Y_add_1633_32_g2468  -             NOR2XL     0.000   3.759    4.185  
      add_1642_33_Y_add_1633_32_g2468  B ^ -> Y v    NOR2XL     0.068   3.827    4.254  
      add_1642_33_Y_add_1633_32_g2460  -             OAI21X1    0.000   3.827    4.254  
      add_1642_33_Y_add_1633_32_g2460  A1 v -> Y ^   OAI21X1    0.110   3.937    4.364  
      add_1642_33_Y_add_1633_32_g2454  -             AOI21X1    0.000   3.937    4.364  
      add_1642_33_Y_add_1633_32_g2454  A1 ^ -> Y v   AOI21X1    0.108   4.045    4.471  
      add_1642_33_Y_add_1633_32_g2     -             XNOR2XL    0.000   4.045    4.471  
      add_1642_33_Y_add_1633_32_g2     A v -> Y ^    XNOR2XL    0.206   4.251    4.678  
      g132845                          -             AOI222XL   0.000   4.251    4.678  
      g132845                          C0 ^ -> Y v   AOI222XL   0.085   4.336    4.763  
      g132774                          -             INVXL      0.000   4.336    4.763  
      g132774                          A v -> Y ^    INVXL      0.060   4.396    4.823  
      reg_next_pc_reg[30]              -             DFFQX1     0.000   4.396    4.823  
      -----------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -------------------------------------------------------------
      Instance             Arc    Cell    Retime  Arrival  Required  
                                          Delay   Time     Time  
      -------------------------------------------------------------
      -                    clk ^  -       -       0.000    -0.427  
      reg_next_pc_reg[30]  -      DFFQX1  0.000   0.000    -0.427  
      -------------------------------------------------------------
Path 16: MET Setup Check with Pin reg_next_pc_reg[30]/CK 
Endpoint:   reg_next_pc_reg[30]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.177
+ Phase Shift                   5.000
= Required Time                 4.823
- Arrival Time                  4.403
= Slack Time                    0.419
= Slack Time(original)          0.328
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -----------------------------------------------------------------------------------
      Instance                         Arc           Cell       Retime  Arrival  Required  
                                                                Delay   Time     Time  
      -----------------------------------------------------------------------------------
      -                                clk ^         -          -       0.000    0.419  
      latched_store_reg                -             DFFQX1     0.000   0.000    0.419  
      latched_store_reg                CK ^ -> Q ^   DFFQX1     0.338   0.338    0.757  
      g75948__4319                     -             NAND2X4    0.000   0.338    0.757  
      g75948__4319                     B ^ -> Y v    NAND2X4    0.251   0.590    1.009  
      g75889__3680                     -             NOR2X4     0.000   0.590    1.009  
      g75889__3680                     B v -> Y ^    NOR2X4     0.243   0.833    1.252  
      g75492__6161                     -             AOI222XL   0.000   0.833    1.252  
      g75492__6161                     A1 ^ -> Y v   AOI222XL   0.184   1.017    1.436  
      g75485                           -             INVX1      0.000   1.017    1.436  
      g75485                           A v -> Y ^    INVX1      0.097   1.114    1.533  
      add_1642_33_Y_add_1633_32_g2649  -             NOR2XL     0.000   1.114    1.533  
      add_1642_33_Y_add_1633_32_g2649  B ^ -> Y v    NOR2XL     0.085   1.200    1.619  
      add_1642_33_Y_add_1633_32_g2546  -             OAI21X1    0.000   1.200    1.619  
      add_1642_33_Y_add_1633_32_g2546  A0 v -> Y ^   OAI21X1    0.118   1.318    1.737  
      add_1642_33_Y_add_1633_32_g2545  -             CLKINVX1   0.000   1.318    1.737  
      add_1642_33_Y_add_1633_32_g2545  A ^ -> Y v    CLKINVX1   0.060   1.378    1.797  
      add_1642_33_Y_add_1633_32_g2543  -             OAI21X1    0.000   1.378    1.797  
      add_1642_33_Y_add_1633_32_g2543  A1 v -> Y ^   OAI21X1    0.106   1.483    1.903  
      add_1642_33_Y_add_1633_32_g2542  -             CLKINVX1   0.000   1.483    1.903  
      add_1642_33_Y_add_1633_32_g2542  A ^ -> Y v    CLKINVX1   0.060   1.543    1.962  
      add_1642_33_Y_add_1633_32_g2540  -             OAI21X1    0.000   1.543    1.962  
      add_1642_33_Y_add_1633_32_g2540  A1 v -> Y ^   OAI21X1    0.125   1.668    2.087  
      add_1642_33_Y_add_1633_32_g2537  -             OAI2BB1X1  0.000   1.668    2.087  
      add_1642_33_Y_add_1633_32_g2537  A1N ^ -> Y ^  OAI2BB1X1  0.183   1.851    2.270  
      add_1642_33_Y_add_1633_32_g2534  -             OAI2BB1X1  0.000   1.851    2.270  
      add_1642_33_Y_add_1633_32_g2534  A1N ^ -> Y ^  OAI2BB1X1  0.177   2.028    2.447  
      add_1642_33_Y_add_1633_32_g2532  -             NAND2BX1   0.000   2.028    2.447  
      add_1642_33_Y_add_1633_32_g2532  B ^ -> Y v    NAND2BX1   0.103   2.131    2.550  
      add_1642_33_Y_add_1633_32_g2530  -             NOR2BX1    0.000   2.131    2.550  
      add_1642_33_Y_add_1633_32_g2530  B v -> Y ^    NOR2BX1    0.074   2.205    2.624  
      add_1642_33_Y_add_1633_32_g2528  -             NOR2XL     0.000   2.205    2.624  
      add_1642_33_Y_add_1633_32_g2528  B ^ -> Y v    NOR2XL     0.070   2.275    2.694  
      add_1642_33_Y_add_1633_32_g2521  -             NOR2XL     0.000   2.275    2.694  
      add_1642_33_Y_add_1633_32_g2521  B v -> Y ^    NOR2XL     0.102   2.377    2.796  
      add_1642_33_Y_add_1633_32_g2520  -             NOR2BX1    0.000   2.377    2.796  
      add_1642_33_Y_add_1633_32_g2520  B ^ -> Y v    NOR2BX1    0.062   2.439    2.858  
      add_1642_33_Y_add_1633_32_g2512  -             NOR2XL     0.000   2.439    2.858  
      add_1642_33_Y_add_1633_32_g2512  B v -> Y ^    NOR2XL     0.100   2.539    2.958  
      add_1642_33_Y_add_1633_32_g2510  -             NOR2BX1    0.000   2.539    2.958  
      add_1642_33_Y_add_1633_32_g2510  B ^ -> Y v    NOR2BX1    0.062   2.601    3.020  
      add_1642_33_Y_add_1633_32_g2507  -             OAI21X1    0.000   2.601    3.020  
      add_1642_33_Y_add_1633_32_g2507  A1 v -> Y ^   OAI21X1    0.136   2.738    3.157  
      add_1642_33_Y_add_1633_32_g2504  -             AOI21X1    0.000   2.738    3.157  
      add_1642_33_Y_add_1633_32_g2504  A1 ^ -> Y v   AOI21X1    0.127   2.865    3.284  
      add_1642_33_Y_add_1633_32_g2502  -             NOR2X1     0.000   2.865    3.284  
      add_1642_33_Y_add_1633_32_g2502  B v -> Y ^    NOR2X1     0.110   2.975    3.394  
      add_1642_33_Y_add_1633_32_g2498  -             NAND2XL    0.000   2.975    3.394  
      add_1642_33_Y_add_1633_32_g2498  B ^ -> Y v    NAND2XL    0.077   3.052    3.471  
      add_1642_33_Y_add_1633_32_g2496  -             NAND2XL    0.000   3.052    3.471  
      add_1642_33_Y_add_1633_32_g2496  B v -> Y ^    NAND2XL    0.105   3.157    3.576  
      add_1642_33_Y_add_1633_32_g2490  -             NAND2BXL   0.000   3.157    3.576  
      add_1642_33_Y_add_1633_32_g2490  B ^ -> Y v    NAND2BXL   0.121   3.278    3.697  
      add_1642_33_Y_add_1633_32_g2485  -             OAI21X1    0.000   3.278    3.697  
      add_1642_33_Y_add_1633_32_g2485  A1 v -> Y ^   OAI21X1    0.158   3.436    3.855  
      add_1642_33_Y_add_1633_32_g2479  -             NAND2BX1   0.000   3.436    3.855  
      add_1642_33_Y_add_1633_32_g2479  B ^ -> Y v    NAND2BX1   0.085   3.521    3.940  
      add_1642_33_Y_add_1633_32_g2475  -             AOI21X1    0.000   3.521    3.940  
      add_1642_33_Y_add_1633_32_g2475  A1 v -> Y ^   AOI21X1    0.095   3.617    4.036  
      add_1642_33_Y_add_1633_32_g2473  -             NOR2BX1    0.000   3.617    4.036  
      add_1642_33_Y_add_1633_32_g2473  B ^ -> Y v    NOR2BX1    0.082   3.698    4.117  
      add_1642_33_Y_add_1633_32_g2471  -             NOR2BX1    0.000   3.698    4.117  
      add_1642_33_Y_add_1633_32_g2471  B v -> Y ^    NOR2BX1    0.068   3.766    4.185  
      add_1642_33_Y_add_1633_32_g2468  -             NOR2XL     0.000   3.766    4.185  
      add_1642_33_Y_add_1633_32_g2468  B ^ -> Y v    NOR2XL     0.068   3.834    4.254  
      add_1642_33_Y_add_1633_32_g2460  -             OAI21X1    0.000   3.834    4.254  
      add_1642_33_Y_add_1633_32_g2460  A1 v -> Y ^   OAI21X1    0.110   3.945    4.364  
      add_1642_33_Y_add_1633_32_g2454  -             AOI21X1    0.000   3.945    4.364  
      add_1642_33_Y_add_1633_32_g2454  A1 ^ -> Y v   AOI21X1    0.108   4.052    4.471  
      add_1642_33_Y_add_1633_32_g2     -             XNOR2XL    0.000   4.052    4.471  
      add_1642_33_Y_add_1633_32_g2     A v -> Y ^    XNOR2XL    0.206   4.258    4.678  
      g132845                          -             AOI222XL   0.000   4.258    4.678  
      g132845                          C0 ^ -> Y v   AOI222XL   0.085   4.343    4.763  
      g132774                          -             INVXL      0.000   4.343    4.763  
      g132774                          A v -> Y ^    INVXL      0.060   4.404    4.823  
      reg_next_pc_reg[30]              -             DFFQX1     0.000   4.404    4.823  
      -----------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -------------------------------------------------------------
      Instance             Arc    Cell    Retime  Arrival  Required  
                                          Delay   Time     Time  
      -------------------------------------------------------------
      -                    clk ^  -       -       0.000    -0.419  
      reg_next_pc_reg[30]  -      DFFQX1  0.000   0.000    -0.419  
      -------------------------------------------------------------
Path 17: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_branch_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.177
+ Phase Shift                   5.000
= Required Time                 4.823
- Arrival Time                  4.354
= Slack Time                    0.469
= Slack Time(original)          0.332
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -----------------------------------------------------------------------------------
      Instance                         Arc           Cell       Retime  Arrival  Required  
                                                                Delay   Time     Time  
      -----------------------------------------------------------------------------------
      -                                clk ^         -          -       0.000    0.469  
      latched_branch_reg               -             DFFX2      0.000   0.000    0.469  
      latched_branch_reg               CK ^ -> Q v   DFFX2      0.373   0.373    0.842  
      g75948__4319                     -             NAND2X4    0.000   0.373    0.842  
      g75948__4319                     A v -> Y ^    NAND2X4    0.170   0.543    1.012  
      g76045__5477                     -             NOR2BX4    0.000   0.543    1.012  
      g76045__5477                     B ^ -> Y v    NOR2BX4    0.122   0.665    1.134  
      g75492__6161                     -             AOI222XL   0.000   0.665    1.134  
      g75492__6161                     C0 v -> Y ^   AOI222XL   0.207   0.872    1.341  
      g75485                           -             INVX1      0.000   0.872    1.341  
      g75485                           A ^ -> Y v    INVX1      0.081   0.953    1.422  
      add_1642_33_Y_add_1633_32_g2649  -             NOR2XL     0.000   0.953    1.422  
      add_1642_33_Y_add_1633_32_g2649  B v -> Y ^    NOR2XL     0.165   1.118    1.587  
      add_1642_33_Y_add_1633_32_g2546  -             OAI21X1    0.000   1.118    1.587  
      add_1642_33_Y_add_1633_32_g2546  A0 ^ -> Y v   OAI21X1    0.119   1.237    1.706  
      add_1642_33_Y_add_1633_32_g2545  -             CLKINVX1   0.000   1.237    1.706  
      add_1642_33_Y_add_1633_32_g2545  A v -> Y ^    CLKINVX1   0.073   1.310    1.779  
      add_1642_33_Y_add_1633_32_g2543  -             OAI21X1    0.000   1.310    1.779  
      add_1642_33_Y_add_1633_32_g2543  A1 ^ -> Y v   OAI21X1    0.086   1.396    1.865  
      add_1642_33_Y_add_1633_32_g2542  -             CLKINVX1   0.000   1.396    1.865  
      add_1642_33_Y_add_1633_32_g2542  A v -> Y ^    CLKINVX1   0.065   1.460    1.929  
      add_1642_33_Y_add_1633_32_g2540  -             OAI21X1    0.000   1.460    1.929  
      add_1642_33_Y_add_1633_32_g2540  A1 ^ -> Y v   OAI21X1    0.100   1.561    2.030  
      add_1642_33_Y_add_1633_32_g2537  -             OAI2BB1X1  0.000   1.561    2.030  
      add_1642_33_Y_add_1633_32_g2537  A1N v -> Y v  OAI2BB1X1  0.170   1.731    2.200  
      add_1642_33_Y_add_1633_32_g2534  -             OAI2BB1X1  0.000   1.731    2.200  
      add_1642_33_Y_add_1633_32_g2534  A1N v -> Y v  OAI2BB1X1  0.182   1.913    2.382  
      add_1642_33_Y_add_1633_32_g2532  -             NAND2BX1   0.000   1.913    2.382  
      add_1642_33_Y_add_1633_32_g2532  B v -> Y ^    NAND2BX1   0.092   2.005    2.474  
      add_1642_33_Y_add_1633_32_g2530  -             NOR2BX1    0.000   2.005    2.474  
      add_1642_33_Y_add_1633_32_g2530  B ^ -> Y v    NOR2BX1    0.039   2.044    2.513  
      add_1642_33_Y_add_1633_32_g2528  -             NOR2XL     0.000   2.044    2.513  
      add_1642_33_Y_add_1633_32_g2528  B v -> Y ^    NOR2XL     0.128   2.172    2.641  
      add_1642_33_Y_add_1633_32_g2521  -             NOR2XL     0.000   2.172    2.641  
      add_1642_33_Y_add_1633_32_g2521  B ^ -> Y v    NOR2XL     0.072   2.244    2.713  
      add_1642_33_Y_add_1633_32_g2520  -             NOR2BX1    0.000   2.244    2.713  
      add_1642_33_Y_add_1633_32_g2520  B v -> Y ^    NOR2BX1    0.096   2.340    2.809  
      add_1642_33_Y_add_1633_32_g2512  -             NOR2XL     0.000   2.340    2.809  
      add_1642_33_Y_add_1633_32_g2512  B ^ -> Y v    NOR2XL     0.063   2.402    2.871  
      add_1642_33_Y_add_1633_32_g2510  -             NOR2BX1    0.000   2.402    2.871  
      add_1642_33_Y_add_1633_32_g2510  B v -> Y ^    NOR2BX1    0.092   2.494    2.963  
      add_1642_33_Y_add_1633_32_g2507  -             OAI21X1    0.000   2.494    2.963  
      add_1642_33_Y_add_1633_32_g2507  A1 ^ -> Y v   OAI21X1    0.119   2.613    3.082  
      add_1642_33_Y_add_1633_32_g2504  -             AOI21X1    0.000   2.613    3.082  
      add_1642_33_Y_add_1633_32_g2504  A1 v -> Y ^   AOI21X1    0.133   2.745    3.214  
      add_1642_33_Y_add_1633_32_g2502  -             NOR2X1     0.000   2.745    3.214  
      add_1642_33_Y_add_1633_32_g2502  B ^ -> Y v    NOR2X1     0.063   2.808    3.277  
      add_1642_33_Y_add_1633_32_g2498  -             NAND2XL    0.000   2.808    3.277  
      add_1642_33_Y_add_1633_32_g2498  B v -> Y ^    NAND2XL    0.055   2.863    3.332  
      add_1642_33_Y_add_1633_32_g2496  -             NAND2XL    0.000   2.863    3.332  
      add_1642_33_Y_add_1633_32_g2496  B ^ -> Y v    NAND2XL    0.134   2.997    3.466  
      add_1642_33_Y_add_1633_32_g2490  -             NAND2BXL   0.000   2.997    3.466  
      add_1642_33_Y_add_1633_32_g2490  B v -> Y ^    NAND2BXL   0.118   3.115    3.584  
      add_1642_33_Y_add_1633_32_g2485  -             OAI21X1    0.000   3.115    3.584  
      add_1642_33_Y_add_1633_32_g2485  A1 ^ -> Y v   OAI21X1    0.121   3.235    3.704  
      add_1642_33_Y_add_1633_32_g2479  -             NAND2BX1   0.000   3.235    3.704  
      add_1642_33_Y_add_1633_32_g2479  B v -> Y ^    NAND2BX1   0.066   3.302    3.771  
      add_1642_33_Y_add_1633_32_g2475  -             AOI21X1    0.000   3.302    3.771  
      add_1642_33_Y_add_1633_32_g2475  A1 ^ -> Y v   AOI21X1    0.077   3.379    3.848  
      add_1642_33_Y_add_1633_32_g2473  -             NOR2BX1    0.000   3.379    3.848  
      add_1642_33_Y_add_1633_32_g2473  B v -> Y ^    NOR2BX1    0.157   3.536    4.005  
      add_1642_33_Y_add_1633_32_g2471  -             NOR2BX1    0.000   3.536    4.005  
      add_1642_33_Y_add_1633_32_g2471  B ^ -> Y v    NOR2BX1    0.046   3.582    4.051  
      add_1642_33_Y_add_1633_32_g2468  -             NOR2XL     0.000   3.582    4.051  
      add_1642_33_Y_add_1633_32_g2468  B v -> Y ^    NOR2XL     0.135   3.717    4.186  
      add_1642_33_Y_add_1633_32_g2460  -             OAI21X1    0.000   3.717    4.186  
      add_1642_33_Y_add_1633_32_g2460  A1 ^ -> Y v   OAI21X1    0.106   3.823    4.292  
      add_1642_33_Y_add_1633_32_g2454  -             AOI21X1    0.000   3.823    4.292  
      add_1642_33_Y_add_1633_32_g2454  A1 v -> Y ^   AOI21X1    0.116   3.939    4.408  
      add_1642_33_Y_add_1633_32_g2451  -             OAI21X1    0.000   3.939    4.408  
      add_1642_33_Y_add_1633_32_g2451  A1 ^ -> Y v   OAI21X1    0.086   4.025    4.494  
      add_1642_33_Y_add_1633_32_g2673  -             XNOR2XL    0.000   4.025    4.494  
      add_1642_33_Y_add_1633_32_g2673  B v -> Y ^    XNOR2XL    0.184   4.208    4.677  
      g132873                          -             AOI222XL   0.000   4.208    4.677  
      g132873                          C0 ^ -> Y v   AOI222XL   0.085   4.293    4.763  
      g132787                          -             INVXL      0.000   4.293    4.763  
      g132787                          A v -> Y ^    INVXL      0.060   4.354    4.823  
      reg_next_pc_reg[31]              -             DFFQX1     0.000   4.354    4.823  
      -----------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -------------------------------------------------------------
      Instance             Arc    Cell    Retime  Arrival  Required  
                                          Delay   Time     Time  
      -------------------------------------------------------------
      -                    clk ^  -       -       0.000    -0.469  
      reg_next_pc_reg[31]  -      DFFQX1  0.000   0.000    -0.469  
      -------------------------------------------------------------
Path 18: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.120
+ Phase Shift                   5.000
= Required Time                 4.880
- Arrival Time                  4.510
= Slack Time                    0.370
= Slack Time(original)          0.332
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -----------------------------------------------------------------------------------
      Instance                         Arc           Cell       Retime  Arrival  Required  
                                                                Delay   Time     Time  
      -----------------------------------------------------------------------------------
      -                                clk ^         -          -       0.000    0.370  
      latched_store_reg                -             DFFQX1     0.000   0.000    0.370  
      latched_store_reg                CK ^ -> Q ^   DFFQX1     0.338   0.338    0.708  
      g75948__4319                     -             NAND2X4    0.000   0.338    0.708  
      g75948__4319                     B ^ -> Y v    NAND2X4    0.251   0.590    0.960  
      g75889__3680                     -             NOR2X4     0.000   0.590    0.960  
      g75889__3680                     B v -> Y ^    NOR2X4     0.243   0.833    1.203  
      g75492__6161                     -             AOI222XL   0.000   0.833    1.203  
      g75492__6161                     A1 ^ -> Y v   AOI222XL   0.184   1.017    1.387  
      g75485                           -             INVX1      0.000   1.017    1.387  
      g75485                           A v -> Y ^    INVX1      0.097   1.114    1.484  
      add_1642_33_Y_add_1633_32_g2637  -             NAND2XL    0.000   1.114    1.484  
      add_1642_33_Y_add_1633_32_g2637  B ^ -> Y v    NAND2XL    0.120   1.234    1.604  
      add_1642_33_Y_add_1633_32_g2546  -             OAI21X1    0.000   1.234    1.604  
      add_1642_33_Y_add_1633_32_g2546  B0 v -> Y ^   OAI21X1    0.085   1.319    1.689  
      add_1642_33_Y_add_1633_32_g2545  -             CLKINVX1   0.000   1.319    1.689  
      add_1642_33_Y_add_1633_32_g2545  A ^ -> Y v    CLKINVX1   0.054   1.373    1.743  
      add_1642_33_Y_add_1633_32_g2543  -             OAI21X1    0.000   1.373    1.743  
      add_1642_33_Y_add_1633_32_g2543  A1 v -> Y ^   OAI21X1    0.103   1.476    1.846  
      add_1642_33_Y_add_1633_32_g2542  -             CLKINVX1   0.000   1.476    1.846  
      add_1642_33_Y_add_1633_32_g2542  A ^ -> Y v    CLKINVX1   0.060   1.536    1.906  
      add_1642_33_Y_add_1633_32_g2540  -             OAI21X1    0.000   1.536    1.906  
      add_1642_33_Y_add_1633_32_g2540  A1 v -> Y ^   OAI21X1    0.125   1.660    2.030  
      add_1642_33_Y_add_1633_32_g2537  -             OAI2BB1X1  0.000   1.660    2.030  
      add_1642_33_Y_add_1633_32_g2537  A1N ^ -> Y ^  OAI2BB1X1  0.183   1.844    2.214  
      add_1642_33_Y_add_1633_32_g2534  -             OAI2BB1X1  0.000   1.844    2.214  
      add_1642_33_Y_add_1633_32_g2534  A1N ^ -> Y ^  OAI2BB1X1  0.177   2.021    2.391  
      add_1642_33_Y_add_1633_32_g2532  -             NAND2BX1   0.000   2.021    2.391  
      add_1642_33_Y_add_1633_32_g2532  B ^ -> Y v    NAND2BX1   0.103   2.124    2.494  
      add_1642_33_Y_add_1633_32_g2530  -             NOR2BX1    0.000   2.124    2.494  
      add_1642_33_Y_add_1633_32_g2530  B v -> Y ^    NOR2BX1    0.074   2.197    2.567  
      add_1642_33_Y_add_1633_32_g2528  -             NOR2XL     0.000   2.197    2.567  
      add_1642_33_Y_add_1633_32_g2528  B ^ -> Y v    NOR2XL     0.070   2.267    2.637  
      add_1642_33_Y_add_1633_32_g2521  -             NOR2XL     0.000   2.267    2.637  
      add_1642_33_Y_add_1633_32_g2521  B v -> Y ^    NOR2XL     0.102   2.369    2.740  
      add_1642_33_Y_add_1633_32_g2520  -             NOR2BX1    0.000   2.369    2.740  
      add_1642_33_Y_add_1633_32_g2520  B ^ -> Y v    NOR2BX1    0.062   2.431    2.802  
      add_1642_33_Y_add_1633_32_g2512  -             NOR2XL     0.000   2.431    2.802  
      add_1642_33_Y_add_1633_32_g2512  B v -> Y ^    NOR2XL     0.100   2.532    2.902  
      add_1642_33_Y_add_1633_32_g2510  -             NOR2BX1    0.000   2.532    2.902  
      add_1642_33_Y_add_1633_32_g2510  B ^ -> Y v    NOR2BX1    0.062   2.594    2.964  
      add_1642_33_Y_add_1633_32_g2507  -             OAI21X1    0.000   2.594    2.964  
      add_1642_33_Y_add_1633_32_g2507  A1 v -> Y ^   OAI21X1    0.136   2.730    3.100  
      add_1642_33_Y_add_1633_32_g2504  -             AOI21X1    0.000   2.730    3.100  
      add_1642_33_Y_add_1633_32_g2504  A1 ^ -> Y v   AOI21X1    0.127   2.858    3.228  
      add_1642_33_Y_add_1633_32_g2502  -             NOR2X1     0.000   2.858    3.228  
      add_1642_33_Y_add_1633_32_g2502  B v -> Y ^    NOR2X1     0.110   2.968    3.338  
      add_1642_33_Y_add_1633_32_g2498  -             NAND2XL    0.000   2.968    3.338  
      add_1642_33_Y_add_1633_32_g2498  B ^ -> Y v    NAND2XL    0.077   3.045    3.415  
      add_1642_33_Y_add_1633_32_g2496  -             NAND2XL    0.000   3.045    3.415  
      add_1642_33_Y_add_1633_32_g2496  B v -> Y ^    NAND2XL    0.105   3.150    3.520  
      add_1642_33_Y_add_1633_32_g2490  -             NAND2BXL   0.000   3.150    3.520  
      add_1642_33_Y_add_1633_32_g2490  B ^ -> Y v    NAND2BXL   0.121   3.271    3.641  
      add_1642_33_Y_add_1633_32_g2485  -             OAI21X1    0.000   3.271    3.641  
      add_1642_33_Y_add_1633_32_g2485  A1 v -> Y ^   OAI21X1    0.158   3.429    3.799  
      add_1642_33_Y_add_1633_32_g2479  -             NAND2BX1   0.000   3.429    3.799  
      add_1642_33_Y_add_1633_32_g2479  B ^ -> Y v    NAND2BX1   0.085   3.514    3.884  
      add_1642_33_Y_add_1633_32_g2475  -             AOI21X1    0.000   3.514    3.884  
      add_1642_33_Y_add_1633_32_g2475  A1 v -> Y ^   AOI21X1    0.095   3.609    3.979  
      add_1642_33_Y_add_1633_32_g2473  -             NOR2BX1    0.000   3.609    3.979  
      add_1642_33_Y_add_1633_32_g2473  B ^ -> Y v    NOR2BX1    0.082   3.691    4.061  
      add_1642_33_Y_add_1633_32_g2471  -             NOR2BX1    0.000   3.691    4.061  
      add_1642_33_Y_add_1633_32_g2471  B v -> Y ^    NOR2BX1    0.068   3.759    4.129  
      add_1642_33_Y_add_1633_32_g2468  -             NOR2XL     0.000   3.759    4.129  
      add_1642_33_Y_add_1633_32_g2468  B ^ -> Y v    NOR2XL     0.068   3.827    4.197  
      add_1642_33_Y_add_1633_32_g2460  -             OAI21X1    0.000   3.827    4.197  
      add_1642_33_Y_add_1633_32_g2460  A1 v -> Y ^   OAI21X1    0.110   3.937    4.307  
      add_1642_33_Y_add_1633_32_g2454  -             AOI21X1    0.000   3.937    4.307  
      add_1642_33_Y_add_1633_32_g2454  A1 ^ -> Y v   AOI21X1    0.108   4.045    4.415  
      add_1642_33_Y_add_1633_32_g2451  -             OAI21X1    0.000   4.045    4.415  
      add_1642_33_Y_add_1633_32_g2451  A1 v -> Y ^   OAI21X1    0.110   4.155    4.525  
      add_1642_33_Y_add_1633_32_g2673  -             XNOR2XL    0.000   4.155    4.525  
      add_1642_33_Y_add_1633_32_g2673  B ^ -> Y v    XNOR2XL    0.143   4.297    4.667  
      g132873                          -             AOI222XL   0.000   4.297    4.667  
      g132873                          C0 v -> Y ^   AOI222XL   0.157   4.455    4.825  
      g132787                          -             INVXL      0.000   4.455    4.825  
      g132787                          A ^ -> Y v    INVXL      0.055   4.510    4.880  
      reg_next_pc_reg[31]              -             DFFQX1     0.000   4.510    4.880  
      -----------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -------------------------------------------------------------
      Instance             Arc    Cell    Retime  Arrival  Required  
                                          Delay   Time     Time  
      -------------------------------------------------------------
      -                    clk ^  -       -       0.000    -0.370  
      reg_next_pc_reg[31]  -      DFFQX1  0.000   0.000    -0.370  
      -------------------------------------------------------------
Path 19: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.120
+ Phase Shift                   5.000
= Required Time                 4.880
- Arrival Time                  4.517
= Slack Time                    0.363
= Slack Time(original)          0.333
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -----------------------------------------------------------------------------------
      Instance                         Arc           Cell       Retime  Arrival  Required  
                                                                Delay   Time     Time  
      -----------------------------------------------------------------------------------
      -                                clk ^         -          -       0.000    0.363  
      latched_store_reg                -             DFFQX1     0.000   0.000    0.363  
      latched_store_reg                CK ^ -> Q ^   DFFQX1     0.338   0.338    0.701  
      g75948__4319                     -             NAND2X4    0.000   0.338    0.701  
      g75948__4319                     B ^ -> Y v    NAND2X4    0.251   0.590    0.952  
      g75889__3680                     -             NOR2X4     0.000   0.590    0.952  
      g75889__3680                     B v -> Y ^    NOR2X4     0.243   0.833    1.196  
      g75492__6161                     -             AOI222XL   0.000   0.833    1.196  
      g75492__6161                     A1 ^ -> Y v   AOI222XL   0.184   1.017    1.380  
      g75485                           -             INVX1      0.000   1.017    1.380  
      g75485                           A v -> Y ^    INVX1      0.097   1.114    1.477  
      add_1642_33_Y_add_1633_32_g2649  -             NOR2XL     0.000   1.114    1.477  
      add_1642_33_Y_add_1633_32_g2649  B ^ -> Y v    NOR2XL     0.085   1.200    1.562  
      add_1642_33_Y_add_1633_32_g2546  -             OAI21X1    0.000   1.200    1.562  
      add_1642_33_Y_add_1633_32_g2546  A0 v -> Y ^   OAI21X1    0.118   1.318    1.681  
      add_1642_33_Y_add_1633_32_g2545  -             CLKINVX1   0.000   1.318    1.681  
      add_1642_33_Y_add_1633_32_g2545  A ^ -> Y v    CLKINVX1   0.060   1.378    1.740  
      add_1642_33_Y_add_1633_32_g2543  -             OAI21X1    0.000   1.378    1.740  
      add_1642_33_Y_add_1633_32_g2543  A1 v -> Y ^   OAI21X1    0.106   1.483    1.846  
      add_1642_33_Y_add_1633_32_g2542  -             CLKINVX1   0.000   1.483    1.846  
      add_1642_33_Y_add_1633_32_g2542  A ^ -> Y v    CLKINVX1   0.060   1.543    1.906  
      add_1642_33_Y_add_1633_32_g2540  -             OAI21X1    0.000   1.543    1.906  
      add_1642_33_Y_add_1633_32_g2540  A1 v -> Y ^   OAI21X1    0.125   1.668    2.030  
      add_1642_33_Y_add_1633_32_g2537  -             OAI2BB1X1  0.000   1.668    2.030  
      add_1642_33_Y_add_1633_32_g2537  A1N ^ -> Y ^  OAI2BB1X1  0.183   1.851    2.214  
      add_1642_33_Y_add_1633_32_g2534  -             OAI2BB1X1  0.000   1.851    2.214  
      add_1642_33_Y_add_1633_32_g2534  A1N ^ -> Y ^  OAI2BB1X1  0.177   2.028    2.391  
      add_1642_33_Y_add_1633_32_g2532  -             NAND2BX1   0.000   2.028    2.391  
      add_1642_33_Y_add_1633_32_g2532  B ^ -> Y v    NAND2BX1   0.103   2.131    2.494  
      add_1642_33_Y_add_1633_32_g2530  -             NOR2BX1    0.000   2.131    2.494  
      add_1642_33_Y_add_1633_32_g2530  B v -> Y ^    NOR2BX1    0.074   2.205    2.567  
      add_1642_33_Y_add_1633_32_g2528  -             NOR2XL     0.000   2.205    2.567  
      add_1642_33_Y_add_1633_32_g2528  B ^ -> Y v    NOR2XL     0.070   2.275    2.637  
      add_1642_33_Y_add_1633_32_g2521  -             NOR2XL     0.000   2.275    2.637  
      add_1642_33_Y_add_1633_32_g2521  B v -> Y ^    NOR2XL     0.102   2.377    2.740  
      add_1642_33_Y_add_1633_32_g2520  -             NOR2BX1    0.000   2.377    2.740  
      add_1642_33_Y_add_1633_32_g2520  B ^ -> Y v    NOR2BX1    0.062   2.439    2.802  
      add_1642_33_Y_add_1633_32_g2512  -             NOR2XL     0.000   2.439    2.802  
      add_1642_33_Y_add_1633_32_g2512  B v -> Y ^    NOR2XL     0.100   2.539    2.902  
      add_1642_33_Y_add_1633_32_g2510  -             NOR2BX1    0.000   2.539    2.902  
      add_1642_33_Y_add_1633_32_g2510  B ^ -> Y v    NOR2BX1    0.062   2.601    2.964  
      add_1642_33_Y_add_1633_32_g2507  -             OAI21X1    0.000   2.601    2.964  
      add_1642_33_Y_add_1633_32_g2507  A1 v -> Y ^   OAI21X1    0.136   2.738    3.100  
      add_1642_33_Y_add_1633_32_g2504  -             AOI21X1    0.000   2.738    3.100  
      add_1642_33_Y_add_1633_32_g2504  A1 ^ -> Y v   AOI21X1    0.127   2.865    3.228  
      add_1642_33_Y_add_1633_32_g2502  -             NOR2X1     0.000   2.865    3.228  
      add_1642_33_Y_add_1633_32_g2502  B v -> Y ^    NOR2X1     0.110   2.975    3.338  
      add_1642_33_Y_add_1633_32_g2498  -             NAND2XL    0.000   2.975    3.338  
      add_1642_33_Y_add_1633_32_g2498  B ^ -> Y v    NAND2XL    0.077   3.052    3.415  
      add_1642_33_Y_add_1633_32_g2496  -             NAND2XL    0.000   3.052    3.415  
      add_1642_33_Y_add_1633_32_g2496  B v -> Y ^    NAND2XL    0.105   3.157    3.520  
      add_1642_33_Y_add_1633_32_g2490  -             NAND2BXL   0.000   3.157    3.520  
      add_1642_33_Y_add_1633_32_g2490  B ^ -> Y v    NAND2BXL   0.121   3.278    3.641  
      add_1642_33_Y_add_1633_32_g2485  -             OAI21X1    0.000   3.278    3.641  
      add_1642_33_Y_add_1633_32_g2485  A1 v -> Y ^   OAI21X1    0.158   3.436    3.799  
      add_1642_33_Y_add_1633_32_g2479  -             NAND2BX1   0.000   3.436    3.799  
      add_1642_33_Y_add_1633_32_g2479  B ^ -> Y v    NAND2BX1   0.085   3.521    3.884  
      add_1642_33_Y_add_1633_32_g2475  -             AOI21X1    0.000   3.521    3.884  
      add_1642_33_Y_add_1633_32_g2475  A1 v -> Y ^   AOI21X1    0.095   3.617    3.979  
      add_1642_33_Y_add_1633_32_g2473  -             NOR2BX1    0.000   3.617    3.979  
      add_1642_33_Y_add_1633_32_g2473  B ^ -> Y v    NOR2BX1    0.082   3.698    4.061  
      add_1642_33_Y_add_1633_32_g2471  -             NOR2BX1    0.000   3.698    4.061  
      add_1642_33_Y_add_1633_32_g2471  B v -> Y ^    NOR2BX1    0.068   3.766    4.129  
      add_1642_33_Y_add_1633_32_g2468  -             NOR2XL     0.000   3.766    4.129  
      add_1642_33_Y_add_1633_32_g2468  B ^ -> Y v    NOR2XL     0.068   3.834    4.197  
      add_1642_33_Y_add_1633_32_g2460  -             OAI21X1    0.000   3.834    4.197  
      add_1642_33_Y_add_1633_32_g2460  A1 v -> Y ^   OAI21X1    0.110   3.945    4.307  
      add_1642_33_Y_add_1633_32_g2454  -             AOI21X1    0.000   3.945    4.307  
      add_1642_33_Y_add_1633_32_g2454  A1 ^ -> Y v   AOI21X1    0.108   4.052    4.415  
      add_1642_33_Y_add_1633_32_g2451  -             OAI21X1    0.000   4.052    4.415  
      add_1642_33_Y_add_1633_32_g2451  A1 v -> Y ^   OAI21X1    0.110   4.162    4.525  
      add_1642_33_Y_add_1633_32_g2673  -             XNOR2XL    0.000   4.162    4.525  
      add_1642_33_Y_add_1633_32_g2673  B ^ -> Y v    XNOR2XL    0.143   4.305    4.667  
      g132873                          -             AOI222XL   0.000   4.305    4.667  
      g132873                          C0 v -> Y ^   AOI222XL   0.157   4.462    4.825  
      g132787                          -             INVXL      0.000   4.462    4.825  
      g132787                          A ^ -> Y v    INVXL      0.055   4.517    4.880  
      reg_next_pc_reg[31]              -             DFFQX1     0.000   4.517    4.880  
      -----------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -------------------------------------------------------------
      Instance             Arc    Cell    Retime  Arrival  Required  
                                          Delay   Time     Time  
      -------------------------------------------------------------
      -                    clk ^  -       -       0.000    -0.363  
      reg_next_pc_reg[31]  -      DFFQX1  0.000   0.000    -0.363  
      -------------------------------------------------------------
Path 20: MET Setup Check with Pin reg_next_pc_reg[30]/CK 
Endpoint:   reg_next_pc_reg[30]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_branch_reg/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.177
+ Phase Shift                   5.000
= Required Time                 4.823
- Arrival Time                  4.398
= Slack Time                    0.425
= Slack Time(original)          0.335
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -----------------------------------------------------------------------------------
      Instance                         Arc           Cell       Retime  Arrival  Required  
                                                                Delay   Time     Time  
      -----------------------------------------------------------------------------------
      -                                clk ^         -          -       0.000    0.425  
      latched_branch_reg               -             DFFX2      0.000   0.000    0.425  
      latched_branch_reg               CK ^ -> Q ^   DFFX2      0.328   0.328    0.754  
      g75948__4319                     -             NAND2X4    0.000   0.328    0.754  
      g75948__4319                     A ^ -> Y v    NAND2X4    0.243   0.572    0.997  
      g75746__6131                     -             MX2X1      0.000   0.572    0.997  
      g75746__6131                     S0 v -> Y ^   MX2X1      0.267   0.839    1.264  
      add_1642_33_Y_add_1633_32_g2632  -             NAND2XL    0.000   0.839    1.264  
      add_1642_33_Y_add_1633_32_g2632  B ^ -> Y v    NAND2XL    0.164   1.003    1.428  
      add_1642_33_Y_add_1633_32_g2559  -             NOR2XL     0.000   1.003    1.428  
      add_1642_33_Y_add_1633_32_g2559  A v -> Y ^    NOR2XL     0.137   1.140    1.565  
      add_1642_33_Y_add_1633_32_g2555  -             NOR2BX1    0.000   1.140    1.565  
      add_1642_33_Y_add_1633_32_g2555  B ^ -> Y v    NOR2BX1    0.065   1.205    1.630  
      add_1642_33_Y_add_1633_32_g2546  -             OAI21X1    0.000   1.205    1.630  
      add_1642_33_Y_add_1633_32_g2546  A1 v -> Y ^   OAI21X1    0.107   1.312    1.737  
      add_1642_33_Y_add_1633_32_g2545  -             CLKINVX1   0.000   1.312    1.737  
      add_1642_33_Y_add_1633_32_g2545  A ^ -> Y v    CLKINVX1   0.060   1.372    1.797  
      add_1642_33_Y_add_1633_32_g2543  -             OAI21X1    0.000   1.372    1.797  
      add_1642_33_Y_add_1633_32_g2543  A1 v -> Y ^   OAI21X1    0.106   1.477    1.903  
      add_1642_33_Y_add_1633_32_g2542  -             CLKINVX1   0.000   1.477    1.903  
      add_1642_33_Y_add_1633_32_g2542  A ^ -> Y v    CLKINVX1   0.060   1.537    1.962  
      add_1642_33_Y_add_1633_32_g2540  -             OAI21X1    0.000   1.537    1.962  
      add_1642_33_Y_add_1633_32_g2540  A1 v -> Y ^   OAI21X1    0.125   1.662    2.087  
      add_1642_33_Y_add_1633_32_g2537  -             OAI2BB1X1  0.000   1.662    2.087  
      add_1642_33_Y_add_1633_32_g2537  A1N ^ -> Y ^  OAI2BB1X1  0.183   1.845    2.270  
      add_1642_33_Y_add_1633_32_g2534  -             OAI2BB1X1  0.000   1.845    2.270  
      add_1642_33_Y_add_1633_32_g2534  A1N ^ -> Y ^  OAI2BB1X1  0.177   2.022    2.447  
      add_1642_33_Y_add_1633_32_g2532  -             NAND2BX1   0.000   2.022    2.447  
      add_1642_33_Y_add_1633_32_g2532  B ^ -> Y v    NAND2BX1   0.103   2.125    2.550  
      add_1642_33_Y_add_1633_32_g2530  -             NOR2BX1    0.000   2.125    2.550  
      add_1642_33_Y_add_1633_32_g2530  B v -> Y ^    NOR2BX1    0.074   2.199    2.624  
      add_1642_33_Y_add_1633_32_g2528  -             NOR2XL     0.000   2.199    2.624  
      add_1642_33_Y_add_1633_32_g2528  B ^ -> Y v    NOR2XL     0.070   2.269    2.694  
      add_1642_33_Y_add_1633_32_g2521  -             NOR2XL     0.000   2.269    2.694  
      add_1642_33_Y_add_1633_32_g2521  B v -> Y ^    NOR2XL     0.102   2.371    2.796  
      add_1642_33_Y_add_1633_32_g2520  -             NOR2BX1    0.000   2.371    2.796  
      add_1642_33_Y_add_1633_32_g2520  B ^ -> Y v    NOR2BX1    0.062   2.433    2.858  
      add_1642_33_Y_add_1633_32_g2512  -             NOR2XL     0.000   2.433    2.858  
      add_1642_33_Y_add_1633_32_g2512  B v -> Y ^    NOR2XL     0.100   2.533    2.958  
      add_1642_33_Y_add_1633_32_g2510  -             NOR2BX1    0.000   2.533    2.958  
      add_1642_33_Y_add_1633_32_g2510  B ^ -> Y v    NOR2BX1    0.062   2.595    3.020  
      add_1642_33_Y_add_1633_32_g2507  -             OAI21X1    0.000   2.595    3.020  
      add_1642_33_Y_add_1633_32_g2507  A1 v -> Y ^   OAI21X1    0.136   2.732    3.157  
      add_1642_33_Y_add_1633_32_g2504  -             AOI21X1    0.000   2.732    3.157  
      add_1642_33_Y_add_1633_32_g2504  A1 ^ -> Y v   AOI21X1    0.127   2.859    3.284  
      add_1642_33_Y_add_1633_32_g2502  -             NOR2X1     0.000   2.859    3.284  
      add_1642_33_Y_add_1633_32_g2502  B v -> Y ^    NOR2X1     0.110   2.969    3.394  
      add_1642_33_Y_add_1633_32_g2498  -             NAND2XL    0.000   2.969    3.394  
      add_1642_33_Y_add_1633_32_g2498  B ^ -> Y v    NAND2XL    0.077   3.046    3.471  
      add_1642_33_Y_add_1633_32_g2496  -             NAND2XL    0.000   3.046    3.471  
      add_1642_33_Y_add_1633_32_g2496  B v -> Y ^    NAND2XL    0.105   3.151    3.576  
      add_1642_33_Y_add_1633_32_g2490  -             NAND2BXL   0.000   3.151    3.576  
      add_1642_33_Y_add_1633_32_g2490  B ^ -> Y v    NAND2BXL   0.121   3.272    3.697  
      add_1642_33_Y_add_1633_32_g2485  -             OAI21X1    0.000   3.272    3.697  
      add_1642_33_Y_add_1633_32_g2485  A1 v -> Y ^   OAI21X1    0.158   3.430    3.855  
      add_1642_33_Y_add_1633_32_g2479  -             NAND2BX1   0.000   3.430    3.855  
      add_1642_33_Y_add_1633_32_g2479  B ^ -> Y v    NAND2BX1   0.085   3.515    3.940  
      add_1642_33_Y_add_1633_32_g2475  -             AOI21X1    0.000   3.515    3.940  
      add_1642_33_Y_add_1633_32_g2475  A1 v -> Y ^   AOI21X1    0.095   3.611    4.036  
      add_1642_33_Y_add_1633_32_g2473  -             NOR2BX1    0.000   3.611    4.036  
      add_1642_33_Y_add_1633_32_g2473  B ^ -> Y v    NOR2BX1    0.082   3.692    4.117  
      add_1642_33_Y_add_1633_32_g2471  -             NOR2BX1    0.000   3.692    4.117  
      add_1642_33_Y_add_1633_32_g2471  B v -> Y ^    NOR2BX1    0.068   3.760    4.185  
      add_1642_33_Y_add_1633_32_g2468  -             NOR2XL     0.000   3.760    4.185  
      add_1642_33_Y_add_1633_32_g2468  B ^ -> Y v    NOR2XL     0.068   3.829    4.254  
      add_1642_33_Y_add_1633_32_g2460  -             OAI21X1    0.000   3.829    4.254  
      add_1642_33_Y_add_1633_32_g2460  A1 v -> Y ^   OAI21X1    0.110   3.939    4.364  
      add_1642_33_Y_add_1633_32_g2454  -             AOI21X1    0.000   3.939    4.364  
      add_1642_33_Y_add_1633_32_g2454  A1 ^ -> Y v   AOI21X1    0.108   4.046    4.471  
      add_1642_33_Y_add_1633_32_g2     -             XNOR2XL    0.000   4.046    4.471  
      add_1642_33_Y_add_1633_32_g2     A v -> Y ^    XNOR2XL    0.206   4.252    4.678  
      g132845                          -             AOI222XL   0.000   4.252    4.678  
      g132845                          C0 ^ -> Y v   AOI222XL   0.085   4.337    4.763  
      g132774                          -             INVXL      0.000   4.337    4.763  
      g132774                          A v -> Y ^    INVXL      0.060   4.398    4.823  
      reg_next_pc_reg[30]              -             DFFQX1     0.000   4.398    4.823  
      -----------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -------------------------------------------------------------
      Instance             Arc    Cell    Retime  Arrival  Required  
                                          Delay   Time     Time  
      -------------------------------------------------------------
      -                    clk ^  -       -       0.000    -0.425  
      reg_next_pc_reg[30]  -      DFFQX1  0.000   0.000    -0.425  
      -------------------------------------------------------------
Path 21: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_branch_reg/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.120
+ Phase Shift                   5.000
= Required Time                 4.880
- Arrival Time                  4.511
= Slack Time                    0.369
= Slack Time(original)          0.339
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -----------------------------------------------------------------------------------
      Instance                         Arc           Cell       Retime  Arrival  Required  
                                                                Delay   Time     Time  
      -----------------------------------------------------------------------------------
      -                                clk ^         -          -       0.000    0.369  
      latched_branch_reg               -             DFFX2      0.000   0.000    0.369  
      latched_branch_reg               CK ^ -> Q ^   DFFX2      0.328   0.328    0.697  
      g75948__4319                     -             NAND2X4    0.000   0.328    0.697  
      g75948__4319                     A ^ -> Y v    NAND2X4    0.243   0.572    0.940  
      g75746__6131                     -             MX2X1      0.000   0.572    0.940  
      g75746__6131                     S0 v -> Y ^   MX2X1      0.267   0.839    1.208  
      add_1642_33_Y_add_1633_32_g2632  -             NAND2XL    0.000   0.839    1.208  
      add_1642_33_Y_add_1633_32_g2632  B ^ -> Y v    NAND2XL    0.164   1.003    1.371  
      add_1642_33_Y_add_1633_32_g2559  -             NOR2XL     0.000   1.003    1.371  
      add_1642_33_Y_add_1633_32_g2559  A v -> Y ^    NOR2XL     0.137   1.140    1.508  
      add_1642_33_Y_add_1633_32_g2555  -             NOR2BX1    0.000   1.140    1.508  
      add_1642_33_Y_add_1633_32_g2555  B ^ -> Y v    NOR2BX1    0.065   1.205    1.574  
      add_1642_33_Y_add_1633_32_g2546  -             OAI21X1    0.000   1.205    1.574  
      add_1642_33_Y_add_1633_32_g2546  A1 v -> Y ^   OAI21X1    0.107   1.312    1.681  
      add_1642_33_Y_add_1633_32_g2545  -             CLKINVX1   0.000   1.312    1.681  
      add_1642_33_Y_add_1633_32_g2545  A ^ -> Y v    CLKINVX1   0.060   1.372    1.740  
      add_1642_33_Y_add_1633_32_g2543  -             OAI21X1    0.000   1.372    1.740  
      add_1642_33_Y_add_1633_32_g2543  A1 v -> Y ^   OAI21X1    0.106   1.477    1.846  
      add_1642_33_Y_add_1633_32_g2542  -             CLKINVX1   0.000   1.477    1.846  
      add_1642_33_Y_add_1633_32_g2542  A ^ -> Y v    CLKINVX1   0.060   1.537    1.906  
      add_1642_33_Y_add_1633_32_g2540  -             OAI21X1    0.000   1.537    1.906  
      add_1642_33_Y_add_1633_32_g2540  A1 v -> Y ^   OAI21X1    0.125   1.662    2.030  
      add_1642_33_Y_add_1633_32_g2537  -             OAI2BB1X1  0.000   1.662    2.030  
      add_1642_33_Y_add_1633_32_g2537  A1N ^ -> Y ^  OAI2BB1X1  0.183   1.845    2.214  
      add_1642_33_Y_add_1633_32_g2534  -             OAI2BB1X1  0.000   1.845    2.214  
      add_1642_33_Y_add_1633_32_g2534  A1N ^ -> Y ^  OAI2BB1X1  0.177   2.022    2.391  
      add_1642_33_Y_add_1633_32_g2532  -             NAND2BX1   0.000   2.022    2.391  
      add_1642_33_Y_add_1633_32_g2532  B ^ -> Y v    NAND2BX1   0.103   2.125    2.494  
      add_1642_33_Y_add_1633_32_g2530  -             NOR2BX1    0.000   2.125    2.494  
      add_1642_33_Y_add_1633_32_g2530  B v -> Y ^    NOR2BX1    0.074   2.199    2.567  
      add_1642_33_Y_add_1633_32_g2528  -             NOR2XL     0.000   2.199    2.567  
      add_1642_33_Y_add_1633_32_g2528  B ^ -> Y v    NOR2XL     0.070   2.269    2.637  
      add_1642_33_Y_add_1633_32_g2521  -             NOR2XL     0.000   2.269    2.637  
      add_1642_33_Y_add_1633_32_g2521  B v -> Y ^    NOR2XL     0.102   2.371    2.740  
      add_1642_33_Y_add_1633_32_g2520  -             NOR2BX1    0.000   2.371    2.740  
      add_1642_33_Y_add_1633_32_g2520  B ^ -> Y v    NOR2BX1    0.062   2.433    2.802  
      add_1642_33_Y_add_1633_32_g2512  -             NOR2XL     0.000   2.433    2.802  
      add_1642_33_Y_add_1633_32_g2512  B v -> Y ^    NOR2XL     0.100   2.533    2.902  
      add_1642_33_Y_add_1633_32_g2510  -             NOR2BX1    0.000   2.533    2.902  
      add_1642_33_Y_add_1633_32_g2510  B ^ -> Y v    NOR2BX1    0.062   2.595    2.964  
      add_1642_33_Y_add_1633_32_g2507  -             OAI21X1    0.000   2.595    2.964  
      add_1642_33_Y_add_1633_32_g2507  A1 v -> Y ^   OAI21X1    0.136   2.732    3.100  
      add_1642_33_Y_add_1633_32_g2504  -             AOI21X1    0.000   2.732    3.100  
      add_1642_33_Y_add_1633_32_g2504  A1 ^ -> Y v   AOI21X1    0.127   2.859    3.228  
      add_1642_33_Y_add_1633_32_g2502  -             NOR2X1     0.000   2.859    3.228  
      add_1642_33_Y_add_1633_32_g2502  B v -> Y ^    NOR2X1     0.110   2.969    3.338  
      add_1642_33_Y_add_1633_32_g2498  -             NAND2XL    0.000   2.969    3.338  
      add_1642_33_Y_add_1633_32_g2498  B ^ -> Y v    NAND2XL    0.077   3.046    3.415  
      add_1642_33_Y_add_1633_32_g2496  -             NAND2XL    0.000   3.046    3.415  
      add_1642_33_Y_add_1633_32_g2496  B v -> Y ^    NAND2XL    0.105   3.151    3.520  
      add_1642_33_Y_add_1633_32_g2490  -             NAND2BXL   0.000   3.151    3.520  
      add_1642_33_Y_add_1633_32_g2490  B ^ -> Y v    NAND2BXL   0.121   3.272    3.641  
      add_1642_33_Y_add_1633_32_g2485  -             OAI21X1    0.000   3.272    3.641  
      add_1642_33_Y_add_1633_32_g2485  A1 v -> Y ^   OAI21X1    0.158   3.430    3.799  
      add_1642_33_Y_add_1633_32_g2479  -             NAND2BX1   0.000   3.430    3.799  
      add_1642_33_Y_add_1633_32_g2479  B ^ -> Y v    NAND2BX1   0.085   3.515    3.884  
      add_1642_33_Y_add_1633_32_g2475  -             AOI21X1    0.000   3.515    3.884  
      add_1642_33_Y_add_1633_32_g2475  A1 v -> Y ^   AOI21X1    0.095   3.611    3.979  
      add_1642_33_Y_add_1633_32_g2473  -             NOR2BX1    0.000   3.611    3.979  
      add_1642_33_Y_add_1633_32_g2473  B ^ -> Y v    NOR2BX1    0.082   3.692    4.061  
      add_1642_33_Y_add_1633_32_g2471  -             NOR2BX1    0.000   3.692    4.061  
      add_1642_33_Y_add_1633_32_g2471  B v -> Y ^    NOR2BX1    0.068   3.760    4.129  
      add_1642_33_Y_add_1633_32_g2468  -             NOR2XL     0.000   3.760    4.129  
      add_1642_33_Y_add_1633_32_g2468  B ^ -> Y v    NOR2XL     0.068   3.829    4.197  
      add_1642_33_Y_add_1633_32_g2460  -             OAI21X1    0.000   3.829    4.197  
      add_1642_33_Y_add_1633_32_g2460  A1 v -> Y ^   OAI21X1    0.110   3.939    4.307  
      add_1642_33_Y_add_1633_32_g2454  -             AOI21X1    0.000   3.939    4.307  
      add_1642_33_Y_add_1633_32_g2454  A1 ^ -> Y v   AOI21X1    0.108   4.046    4.415  
      add_1642_33_Y_add_1633_32_g2451  -             OAI21X1    0.000   4.046    4.415  
      add_1642_33_Y_add_1633_32_g2451  A1 v -> Y ^   OAI21X1    0.110   4.156    4.525  
      add_1642_33_Y_add_1633_32_g2673  -             XNOR2XL    0.000   4.156    4.525  
      add_1642_33_Y_add_1633_32_g2673  B ^ -> Y v    XNOR2XL    0.143   4.299    4.667  
      g132873                          -             AOI222XL   0.000   4.299    4.667  
      g132873                          C0 v -> Y ^   AOI222XL   0.157   4.456    4.825  
      g132787                          -             INVXL      0.000   4.456    4.825  
      g132787                          A ^ -> Y v    INVXL      0.055   4.511    4.880  
      reg_next_pc_reg[31]              -             DFFQX1     0.000   4.511    4.880  
      -----------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -------------------------------------------------------------
      Instance             Arc    Cell    Retime  Arrival  Required  
                                          Delay   Time     Time  
      -------------------------------------------------------------
      -                    clk ^  -       -       0.000    -0.369  
      reg_next_pc_reg[31]  -      DFFQX1  0.000   0.000    -0.369  
      -------------------------------------------------------------
Path 22: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.177
+ Phase Shift                   5.000
= Required Time                 4.823
- Arrival Time                  4.349
= Slack Time                    0.473
= Slack Time(original)          0.340
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -----------------------------------------------------------------------------------
      Instance                         Arc           Cell       Retime  Arrival  Required  
                                                                Delay   Time     Time  
      -----------------------------------------------------------------------------------
      -                                clk ^         -          -       0.000    0.473  
      latched_store_reg                -             DFFQX1     0.000   0.000    0.473  
      latched_store_reg                CK ^ -> Q ^   DFFQX1     0.338   0.338    0.811  
      g75948__4319                     -             NAND2X4    0.000   0.338    0.811  
      g75948__4319                     B ^ -> Y v    NAND2X4    0.251   0.590    1.063  
      g75492__6161                     -             AOI222XL   0.000   0.590    1.063  
      g75492__6161                     B1 v -> Y ^   AOI222XL   0.279   0.868    1.341  
      g75485                           -             INVX1      0.000   0.868    1.341  
      g75485                           A ^ -> Y v    INVX1      0.081   0.949    1.422  
      add_1642_33_Y_add_1633_32_g2649  -             NOR2XL     0.000   0.949    1.422  
      add_1642_33_Y_add_1633_32_g2649  B v -> Y ^    NOR2XL     0.165   1.113    1.587  
      add_1642_33_Y_add_1633_32_g2546  -             OAI21X1    0.000   1.113    1.587  
      add_1642_33_Y_add_1633_32_g2546  A0 ^ -> Y v   OAI21X1    0.119   1.233    1.706  
      add_1642_33_Y_add_1633_32_g2545  -             CLKINVX1   0.000   1.233    1.706  
      add_1642_33_Y_add_1633_32_g2545  A v -> Y ^    CLKINVX1   0.073   1.305    1.779  
      add_1642_33_Y_add_1633_32_g2543  -             OAI21X1    0.000   1.305    1.779  
      add_1642_33_Y_add_1633_32_g2543  A1 ^ -> Y v   OAI21X1    0.086   1.391    1.865  
      add_1642_33_Y_add_1633_32_g2542  -             CLKINVX1   0.000   1.391    1.865  
      add_1642_33_Y_add_1633_32_g2542  A v -> Y ^    CLKINVX1   0.065   1.456    1.929  
      add_1642_33_Y_add_1633_32_g2540  -             OAI21X1    0.000   1.456    1.929  
      add_1642_33_Y_add_1633_32_g2540  A1 ^ -> Y v   OAI21X1    0.100   1.556    2.030  
      add_1642_33_Y_add_1633_32_g2537  -             OAI2BB1X1  0.000   1.556    2.030  
      add_1642_33_Y_add_1633_32_g2537  A1N v -> Y v  OAI2BB1X1  0.170   1.727    2.200  
      add_1642_33_Y_add_1633_32_g2534  -             OAI2BB1X1  0.000   1.727    2.200  
      add_1642_33_Y_add_1633_32_g2534  A1N v -> Y v  OAI2BB1X1  0.182   1.909    2.382  
      add_1642_33_Y_add_1633_32_g2532  -             NAND2BX1   0.000   1.909    2.382  
      add_1642_33_Y_add_1633_32_g2532  B v -> Y ^    NAND2BX1   0.092   2.001    2.474  
      add_1642_33_Y_add_1633_32_g2530  -             NOR2BX1    0.000   2.001    2.474  
      add_1642_33_Y_add_1633_32_g2530  B ^ -> Y v    NOR2BX1    0.039   2.039    2.513  
      add_1642_33_Y_add_1633_32_g2528  -             NOR2XL     0.000   2.039    2.513  
      add_1642_33_Y_add_1633_32_g2528  B v -> Y ^    NOR2XL     0.128   2.168    2.641  
      add_1642_33_Y_add_1633_32_g2521  -             NOR2XL     0.000   2.168    2.641  
      add_1642_33_Y_add_1633_32_g2521  B ^ -> Y v    NOR2XL     0.072   2.239    2.713  
      add_1642_33_Y_add_1633_32_g2520  -             NOR2BX1    0.000   2.239    2.713  
      add_1642_33_Y_add_1633_32_g2520  B v -> Y ^    NOR2BX1    0.096   2.335    2.809  
      add_1642_33_Y_add_1633_32_g2512  -             NOR2XL     0.000   2.335    2.809  
      add_1642_33_Y_add_1633_32_g2512  B ^ -> Y v    NOR2XL     0.063   2.398    2.871  
      add_1642_33_Y_add_1633_32_g2510  -             NOR2BX1    0.000   2.398    2.871  
      add_1642_33_Y_add_1633_32_g2510  B v -> Y ^    NOR2BX1    0.092   2.490    2.963  
      add_1642_33_Y_add_1633_32_g2507  -             OAI21X1    0.000   2.490    2.963  
      add_1642_33_Y_add_1633_32_g2507  A1 ^ -> Y v   OAI21X1    0.119   2.608    3.082  
      add_1642_33_Y_add_1633_32_g2504  -             AOI21X1    0.000   2.608    3.082  
      add_1642_33_Y_add_1633_32_g2504  A1 v -> Y ^   AOI21X1    0.133   2.741    3.214  
      add_1642_33_Y_add_1633_32_g2502  -             NOR2X1     0.000   2.741    3.214  
      add_1642_33_Y_add_1633_32_g2502  B ^ -> Y v    NOR2X1     0.063   2.804    3.277  
      add_1642_33_Y_add_1633_32_g2498  -             NAND2XL    0.000   2.804    3.277  
      add_1642_33_Y_add_1633_32_g2498  B v -> Y ^    NAND2XL    0.055   2.859    3.332  
      add_1642_33_Y_add_1633_32_g2496  -             NAND2XL    0.000   2.859    3.332  
      add_1642_33_Y_add_1633_32_g2496  B ^ -> Y v    NAND2XL    0.134   2.992    3.466  
      add_1642_33_Y_add_1633_32_g2490  -             NAND2BXL   0.000   2.992    3.466  
      add_1642_33_Y_add_1633_32_g2490  B v -> Y ^    NAND2BXL   0.118   3.110    3.584  
      add_1642_33_Y_add_1633_32_g2485  -             OAI21X1    0.000   3.110    3.584  
      add_1642_33_Y_add_1633_32_g2485  A1 ^ -> Y v   OAI21X1    0.121   3.231    3.704  
      add_1642_33_Y_add_1633_32_g2479  -             NAND2BX1   0.000   3.231    3.704  
      add_1642_33_Y_add_1633_32_g2479  B v -> Y ^    NAND2BX1   0.066   3.297    3.771  
      add_1642_33_Y_add_1633_32_g2475  -             AOI21X1    0.000   3.297    3.771  
      add_1642_33_Y_add_1633_32_g2475  A1 ^ -> Y v   AOI21X1    0.077   3.374    3.848  
      add_1642_33_Y_add_1633_32_g2473  -             NOR2BX1    0.000   3.374    3.848  
      add_1642_33_Y_add_1633_32_g2473  B v -> Y ^    NOR2BX1    0.157   3.532    4.005  
      add_1642_33_Y_add_1633_32_g2471  -             NOR2BX1    0.000   3.532    4.005  
      add_1642_33_Y_add_1633_32_g2471  B ^ -> Y v    NOR2BX1    0.046   3.577    4.051  
      add_1642_33_Y_add_1633_32_g2468  -             NOR2XL     0.000   3.577    4.051  
      add_1642_33_Y_add_1633_32_g2468  B v -> Y ^    NOR2XL     0.135   3.712    4.186  
      add_1642_33_Y_add_1633_32_g2460  -             OAI21X1    0.000   3.712    4.186  
      add_1642_33_Y_add_1633_32_g2460  A1 ^ -> Y v   OAI21X1    0.106   3.819    4.292  
      add_1642_33_Y_add_1633_32_g2454  -             AOI21X1    0.000   3.819    4.292  
      add_1642_33_Y_add_1633_32_g2454  A1 v -> Y ^   AOI21X1    0.116   3.935    4.408  
      add_1642_33_Y_add_1633_32_g2451  -             OAI21X1    0.000   3.935    4.408  
      add_1642_33_Y_add_1633_32_g2451  A1 ^ -> Y v   OAI21X1    0.086   4.021    4.494  
      add_1642_33_Y_add_1633_32_g2673  -             XNOR2XL    0.000   4.021    4.494  
      add_1642_33_Y_add_1633_32_g2673  B v -> Y ^    XNOR2XL    0.184   4.204    4.677  
      g132873                          -             AOI222XL   0.000   4.204    4.677  
      g132873                          C0 ^ -> Y v   AOI222XL   0.085   4.289    4.763  
      g132787                          -             INVXL      0.000   4.289    4.763  
      g132787                          A v -> Y ^    INVXL      0.060   4.349    4.823  
      reg_next_pc_reg[31]              -             DFFQX1     0.000   4.349    4.823  
      -----------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -------------------------------------------------------------
      Instance             Arc    Cell    Retime  Arrival  Required  
                                          Delay   Time     Time  
      -------------------------------------------------------------
      -                    clk ^  -       -       0.000    -0.473  
      reg_next_pc_reg[31]  -      DFFQX1  0.000   0.000    -0.473  
      -------------------------------------------------------------
Path 23: MET Setup Check with Pin alu_out_q_reg[31]/CK 
Endpoint:   alu_out_q_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.169
+ Phase Shift                   5.000
= Required Time                 4.831
- Arrival Time                  4.348
= Slack Time                    0.483
= Slack Time(original)          0.344
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ---------------------------------------------------------------------------------
      Instance                         Arc          Cell      Retime  Arrival  Required  
                                                              Delay   Time     Time  
      ---------------------------------------------------------------------------------
      -                                clk ^        -         -       0.000    0.483  
      instr_sub_reg                    -            DFFHQX2   0.000   0.000    0.483  
      instr_sub_reg                    CK ^ -> Q ^  DFFHQX2   0.319   0.320    0.802  
      sub_1313_38_Y_add_1313_58_g1834  -            CLKINVX3  0.000   0.320    0.802  
      sub_1313_38_Y_add_1313_58_g1834  A ^ -> Y v   CLKINVX3  0.131   0.451    0.934  
      sub_1313_38_Y_add_1313_58_g1833  -            INVX3     0.000   0.451    0.934  
      sub_1313_38_Y_add_1313_58_g1833  A v -> Y ^   INVX3     0.162   0.613    1.096  
      sub_1313_38_Y_add_1313_58_g1775  -            NAND2XL   0.000   0.613    1.096  
      sub_1313_38_Y_add_1313_58_g1775  B ^ -> Y v   NAND2XL   0.108   0.721    1.204  
      sub_1313_38_Y_add_1313_58_g1669  -            OAI21X1   0.000   0.721    1.204  
      sub_1313_38_Y_add_1313_58_g1669  B0 v -> Y ^  OAI21X1   0.079   0.800    1.283  
      sub_1313_38_Y_add_1313_58_g1619  -            CLKINVX1  0.000   0.800    1.283  
      sub_1313_38_Y_add_1313_58_g1619  A ^ -> Y v   CLKINVX1  0.052   0.852    1.335  
      sub_1313_38_Y_add_1313_58_g1617  -            OAI21X1   0.000   0.852    1.335  
      sub_1313_38_Y_add_1313_58_g1617  A1 v -> Y ^  OAI21X1   0.103   0.956    1.438  
      sub_1313_38_Y_add_1313_58_g1615  -            CLKINVX1  0.000   0.956    1.438  
      sub_1313_38_Y_add_1313_58_g1615  A ^ -> Y v   CLKINVX1  0.060   1.015    1.498  
      sub_1313_38_Y_add_1313_58_g1613  -            OAI21X1   0.000   1.015    1.498  
      sub_1313_38_Y_add_1313_58_g1613  A1 v -> Y ^  OAI21X1   0.137   1.152    1.635  
      sub_1313_38_Y_add_1313_58_g1611  -            NAND2BX1  0.000   1.152    1.635  
      sub_1313_38_Y_add_1313_58_g1611  B ^ -> Y v   NAND2BX1  0.112   1.264    1.747  
      sub_1313_38_Y_add_1313_58_g1609  -            NAND2X2   0.000   1.264    1.747  
      sub_1313_38_Y_add_1313_58_g1609  B v -> Y ^   NAND2X2   0.072   1.336    1.819  
      sub_1313_38_Y_add_1313_58_g1608  -            NAND2XL   0.000   1.336    1.819  
      sub_1313_38_Y_add_1313_58_g1608  B ^ -> Y v   NAND2XL   0.086   1.422    1.905  
      sub_1313_38_Y_add_1313_58_g1605  -            NAND2BX1  0.000   1.422    1.905  
      sub_1313_38_Y_add_1313_58_g1605  B v -> Y ^   NAND2BX1  0.088   1.510    1.993  
      sub_1313_38_Y_add_1313_58_g1601  -            NAND2BX1  0.000   1.510    1.993  
      sub_1313_38_Y_add_1313_58_g1601  B ^ -> Y v   NAND2BX1  0.059   1.569    2.052  
      sub_1313_38_Y_add_1313_58_g1600  -            NAND2XL   0.000   1.569    2.052  
      sub_1313_38_Y_add_1313_58_g1600  B v -> Y ^   NAND2XL   0.110   1.679    2.161  
      sub_1313_38_Y_add_1313_58_g1597  -            NAND2BX1  0.000   1.679    2.161  
      sub_1313_38_Y_add_1313_58_g1597  B ^ -> Y v   NAND2BX1  0.079   1.758    2.240  
      sub_1313_38_Y_add_1313_58_g1594  -            NAND2X1   0.000   1.758    2.240  
      sub_1313_38_Y_add_1313_58_g1594  B v -> Y ^   NAND2X1   0.092   1.850    2.333  
      sub_1313_38_Y_add_1313_58_g1592  -            NAND2XL   0.000   1.850    2.333  
      sub_1313_38_Y_add_1313_58_g1592  B ^ -> Y v   NAND2XL   0.093   1.942    2.425  
      sub_1313_38_Y_add_1313_58_g1590  -            OAI211X1  0.000   1.942    2.425  
      sub_1313_38_Y_add_1313_58_g1590  C0 v -> Y ^  OAI211X1  0.095   2.038    2.520  
      sub_1313_38_Y_add_1313_58_g1584  -            NAND2BX1  0.000   2.038    2.520  
      sub_1313_38_Y_add_1313_58_g1584  B ^ -> Y v   NAND2BX1  0.088   2.125    2.608  
      sub_1313_38_Y_add_1313_58_g1578  -            OAI211X1  0.000   2.125    2.608  
      sub_1313_38_Y_add_1313_58_g1578  A1 v -> Y ^  OAI211X1  0.177   2.303    2.785  
      sub_1313_38_Y_add_1313_58_g1570  -            AOI21X1   0.000   2.303    2.785  
      sub_1313_38_Y_add_1313_58_g1570  A1 ^ -> Y v  AOI21X1   0.107   2.410    2.892  
      sub_1313_38_Y_add_1313_58_g1567  -            OAI21X1   0.000   2.410    2.892  
      sub_1313_38_Y_add_1313_58_g1567  A1 v -> Y ^  OAI21X1   0.150   2.560    3.043  
      sub_1313_38_Y_add_1313_58_g1566  -            INVX1     0.000   2.560    3.043  
      sub_1313_38_Y_add_1313_58_g1566  A ^ -> Y v   INVX1     0.078   2.638    3.121  
      sub_1313_38_Y_add_1313_58_g1565  -            NOR2XL    0.000   2.638    3.121  
      sub_1313_38_Y_add_1313_58_g1565  B v -> Y ^   NOR2XL    0.139   2.777    3.259  
      sub_1313_38_Y_add_1313_58_g1552  -            OAI211X1  0.000   2.777    3.259  
      sub_1313_38_Y_add_1313_58_g1552  A1 ^ -> Y v  OAI211X1  0.147   2.923    3.406  
      sub_1313_38_Y_add_1313_58_g1545  -            AOI21X1   0.000   2.923    3.406  
      sub_1313_38_Y_add_1313_58_g1545  A1 v -> Y ^  AOI21X1   0.106   3.029    3.512  
      sub_1313_38_Y_add_1313_58_g1540  -            OAI21X1   0.000   3.029    3.512  
      sub_1313_38_Y_add_1313_58_g1540  A1 ^ -> Y v  OAI21X1   0.076   3.105    3.588  
      sub_1313_38_Y_add_1313_58_g1538  -            NAND2X1   0.000   3.105    3.588  
      sub_1313_38_Y_add_1313_58_g1538  B v -> Y ^   NAND2X1   0.071   3.177    3.659  
      sub_1313_38_Y_add_1313_58_g1536  -            NAND2BXL  0.000   3.177    3.659  
      sub_1313_38_Y_add_1313_58_g1536  B ^ -> Y v   NAND2BXL  0.111   3.287    3.770  
      sub_1313_38_Y_add_1313_58_g1533  -            OAI21X1   0.000   3.287    3.770  
      sub_1313_38_Y_add_1313_58_g1533  A1 v -> Y ^  OAI21X1   0.156   3.443    3.926  
      sub_1313_38_Y_add_1313_58_g1528  -            AOI21X1   0.000   3.443    3.926  
      sub_1313_38_Y_add_1313_58_g1528  A1 ^ -> Y v  AOI21X1   0.118   3.561    4.044  
      sub_1313_38_Y_add_1313_58_g1526  -            NOR2XL    0.000   3.561    4.044  
      sub_1313_38_Y_add_1313_58_g1526  B v -> Y ^   NOR2XL    0.117   3.678    4.161  
      sub_1313_38_Y_add_1313_58_g1523  -            NOR2BX1   0.000   3.678    4.161  
      sub_1313_38_Y_add_1313_58_g1523  B ^ -> Y v   NOR2BX1   0.064   3.742    4.225  
      sub_1313_38_Y_add_1313_58_g1520  -            OAI21X1   0.000   3.742    4.225  
      sub_1313_38_Y_add_1313_58_g1520  A1 v -> Y ^  OAI21X1   0.108   3.850    4.333  
      sub_1313_38_Y_add_1313_58_g1517  -            AOI21X1   0.000   3.850    4.333  
      sub_1313_38_Y_add_1313_58_g1517  A1 ^ -> Y v  AOI21X1   0.108   3.958    4.441  
      sub_1313_38_Y_add_1313_58_g1514  -            OAI21X1   0.000   3.958    4.441  
      sub_1313_38_Y_add_1313_58_g1514  A1 v -> Y ^  OAI21X1   0.090   4.048    4.531  
      sub_1313_38_Y_add_1313_58_g2     -            XNOR2XL   0.000   4.048    4.531  
      sub_1313_38_Y_add_1313_58_g2     A ^ -> Y ^   XNOR2XL   0.165   4.213    4.696  
      g75604__4319                     -            AOI221X1  0.000   4.213    4.696  
      g75604__4319                     B1 ^ -> Y v  AOI221X1  0.079   4.292    4.774  
      g75589                           -            INVXL     0.000   4.292    4.774  
      g75589                           A v -> Y ^   INVXL     0.056   4.348    4.830  
      alu_out_q_reg[31]                -            DFFQX1    0.000   4.348    4.830  
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -----------------------------------------------------------
      Instance           Arc    Cell    Retime  Arrival  Required  
                                        Delay   Time     Time  
      -----------------------------------------------------------
      -                  clk ^  -       -       0.000    -0.483  
      alu_out_q_reg[31]  -      DFFQX1  0.000   0.000    -0.483  
      -----------------------------------------------------------
Path 24: MET Setup Check with Pin reg_next_pc_reg[30]/CK 
Endpoint:   reg_next_pc_reg[30]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_branch_reg/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.177
+ Phase Shift                   5.000
= Required Time                 4.823
- Arrival Time                  4.379
= Slack Time                    0.444
= Slack Time(original)          0.345
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -----------------------------------------------------------------------------------
      Instance                         Arc           Cell       Retime  Arrival  Required  
                                                                Delay   Time     Time  
      -----------------------------------------------------------------------------------
      -                                clk ^         -          -       0.000    0.444  
      latched_branch_reg               -             DFFX2      0.000   0.000    0.444  
      latched_branch_reg               CK ^ -> Q ^   DFFX2      0.328   0.328    0.772  
      g75948__4319                     -             NAND2X4    0.000   0.328    0.772  
      g75948__4319                     A ^ -> Y v    NAND2X4    0.243   0.572    1.016  
      g75889__3680                     -             NOR2X4     0.000   0.572    1.016  
      g75889__3680                     B v -> Y ^    NOR2X4     0.244   0.816    1.260  
      g75492__6161                     -             AOI222XL   0.000   0.816    1.260  
      g75492__6161                     A1 ^ -> Y v   AOI222XL   0.184   1.000    1.444  
      g75485                           -             INVX1      0.000   1.000    1.444  
      g75485                           A v -> Y ^    INVX1      0.097   1.097    1.541  
      add_1642_33_Y_add_1633_32_g2637  -             NAND2XL    0.000   1.097    1.541  
      add_1642_33_Y_add_1633_32_g2637  B ^ -> Y v    NAND2XL    0.120   1.217    1.661  
      add_1642_33_Y_add_1633_32_g2546  -             OAI21X1    0.000   1.217    1.661  
      add_1642_33_Y_add_1633_32_g2546  B0 v -> Y ^   OAI21X1    0.085   1.302    1.746  
      add_1642_33_Y_add_1633_32_g2545  -             CLKINVX1   0.000   1.302    1.746  
      add_1642_33_Y_add_1633_32_g2545  A ^ -> Y v    CLKINVX1   0.054   1.356    1.799  
      add_1642_33_Y_add_1633_32_g2543  -             OAI21X1    0.000   1.356    1.799  
      add_1642_33_Y_add_1633_32_g2543  A1 v -> Y ^   OAI21X1    0.103   1.459    1.903  
      add_1642_33_Y_add_1633_32_g2542  -             CLKINVX1   0.000   1.459    1.903  
      add_1642_33_Y_add_1633_32_g2542  A ^ -> Y v    CLKINVX1   0.060   1.518    1.962  
      add_1642_33_Y_add_1633_32_g2540  -             OAI21X1    0.000   1.518    1.962  
      add_1642_33_Y_add_1633_32_g2540  A1 v -> Y ^   OAI21X1    0.125   1.643    2.087  
      add_1642_33_Y_add_1633_32_g2537  -             OAI2BB1X1  0.000   1.643    2.087  
      add_1642_33_Y_add_1633_32_g2537  A1N ^ -> Y ^  OAI2BB1X1  0.183   1.826    2.270  
      add_1642_33_Y_add_1633_32_g2534  -             OAI2BB1X1  0.000   1.826    2.270  
      add_1642_33_Y_add_1633_32_g2534  A1N ^ -> Y ^  OAI2BB1X1  0.177   2.004    2.447  
      add_1642_33_Y_add_1633_32_g2532  -             NAND2BX1   0.000   2.004    2.447  
      add_1642_33_Y_add_1633_32_g2532  B ^ -> Y v    NAND2BX1   0.103   2.106    2.550  
      add_1642_33_Y_add_1633_32_g2530  -             NOR2BX1    0.000   2.106    2.550  
      add_1642_33_Y_add_1633_32_g2530  B v -> Y ^    NOR2BX1    0.074   2.180    2.624  
      add_1642_33_Y_add_1633_32_g2528  -             NOR2XL     0.000   2.180    2.624  
      add_1642_33_Y_add_1633_32_g2528  B ^ -> Y v    NOR2XL     0.070   2.250    2.694  
      add_1642_33_Y_add_1633_32_g2521  -             NOR2XL     0.000   2.250    2.694  
      add_1642_33_Y_add_1633_32_g2521  B v -> Y ^    NOR2XL     0.102   2.352    2.796  
      add_1642_33_Y_add_1633_32_g2520  -             NOR2BX1    0.000   2.352    2.796  
      add_1642_33_Y_add_1633_32_g2520  B ^ -> Y v    NOR2BX1    0.062   2.414    2.858  
      add_1642_33_Y_add_1633_32_g2512  -             NOR2XL     0.000   2.414    2.858  
      add_1642_33_Y_add_1633_32_g2512  B v -> Y ^    NOR2XL     0.100   2.514    2.958  
      add_1642_33_Y_add_1633_32_g2510  -             NOR2BX1    0.000   2.514    2.958  
      add_1642_33_Y_add_1633_32_g2510  B ^ -> Y v    NOR2BX1    0.062   2.577    3.020  
      add_1642_33_Y_add_1633_32_g2507  -             OAI21X1    0.000   2.577    3.020  
      add_1642_33_Y_add_1633_32_g2507  A1 v -> Y ^   OAI21X1    0.136   2.713    3.157  
      add_1642_33_Y_add_1633_32_g2504  -             AOI21X1    0.000   2.713    3.157  
      add_1642_33_Y_add_1633_32_g2504  A1 ^ -> Y v   AOI21X1    0.127   2.840    3.284  
      add_1642_33_Y_add_1633_32_g2502  -             NOR2X1     0.000   2.840    3.284  
      add_1642_33_Y_add_1633_32_g2502  B v -> Y ^    NOR2X1     0.110   2.950    3.394  
      add_1642_33_Y_add_1633_32_g2498  -             NAND2XL    0.000   2.950    3.394  
      add_1642_33_Y_add_1633_32_g2498  B ^ -> Y v    NAND2XL    0.077   3.027    3.471  
      add_1642_33_Y_add_1633_32_g2496  -             NAND2XL    0.000   3.027    3.471  
      add_1642_33_Y_add_1633_32_g2496  B v -> Y ^    NAND2XL    0.105   3.132    3.576  
      add_1642_33_Y_add_1633_32_g2490  -             NAND2BXL   0.000   3.132    3.576  
      add_1642_33_Y_add_1633_32_g2490  B ^ -> Y v    NAND2BXL   0.121   3.254    3.697  
      add_1642_33_Y_add_1633_32_g2485  -             OAI21X1    0.000   3.254    3.697  
      add_1642_33_Y_add_1633_32_g2485  A1 v -> Y ^   OAI21X1    0.158   3.412    3.855  
      add_1642_33_Y_add_1633_32_g2479  -             NAND2BX1   0.000   3.412    3.855  
      add_1642_33_Y_add_1633_32_g2479  B ^ -> Y v    NAND2BX1   0.085   3.496    3.940  
      add_1642_33_Y_add_1633_32_g2475  -             AOI21X1    0.000   3.496    3.940  
      add_1642_33_Y_add_1633_32_g2475  A1 v -> Y ^   AOI21X1    0.095   3.592    4.036  
      add_1642_33_Y_add_1633_32_g2473  -             NOR2BX1    0.000   3.592    4.036  
      add_1642_33_Y_add_1633_32_g2473  B ^ -> Y v    NOR2BX1    0.082   3.673    4.117  
      add_1642_33_Y_add_1633_32_g2471  -             NOR2BX1    0.000   3.673    4.117  
      add_1642_33_Y_add_1633_32_g2471  B v -> Y ^    NOR2BX1    0.068   3.741    4.185  
      add_1642_33_Y_add_1633_32_g2468  -             NOR2XL     0.000   3.741    4.185  
      add_1642_33_Y_add_1633_32_g2468  B ^ -> Y v    NOR2XL     0.068   3.810    4.254  
      add_1642_33_Y_add_1633_32_g2460  -             OAI21X1    0.000   3.810    4.254  
      add_1642_33_Y_add_1633_32_g2460  A1 v -> Y ^   OAI21X1    0.110   3.920    4.364  
      add_1642_33_Y_add_1633_32_g2454  -             AOI21X1    0.000   3.920    4.364  
      add_1642_33_Y_add_1633_32_g2454  A1 ^ -> Y v   AOI21X1    0.108   4.028    4.471  
      add_1642_33_Y_add_1633_32_g2     -             XNOR2XL    0.000   4.028    4.471  
      add_1642_33_Y_add_1633_32_g2     A v -> Y ^    XNOR2XL    0.206   4.234    4.678  
      g132845                          -             AOI222XL   0.000   4.234    4.678  
      g132845                          C0 ^ -> Y v   AOI222XL   0.085   4.319    4.763  
      g132774                          -             INVXL      0.000   4.319    4.763  
      g132774                          A v -> Y ^    INVXL      0.060   4.379    4.823  
      reg_next_pc_reg[30]              -             DFFQX1     0.000   4.379    4.823  
      -----------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -------------------------------------------------------------
      Instance             Arc    Cell    Retime  Arrival  Required  
                                          Delay   Time     Time  
      -------------------------------------------------------------
      -                    clk ^  -       -       0.000    -0.444  
      reg_next_pc_reg[30]  -      DFFQX1  0.000   0.000    -0.444  
      -------------------------------------------------------------
Path 25: MET Setup Check with Pin reg_next_pc_reg[30]/CK 
Endpoint:   reg_next_pc_reg[30]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_branch_reg/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.177
+ Phase Shift                   5.000
= Required Time                 4.823
- Arrival Time                  4.386
= Slack Time                    0.437
= Slack Time(original)          0.346
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -----------------------------------------------------------------------------------
      Instance                         Arc           Cell       Retime  Arrival  Required  
                                                                Delay   Time     Time  
      -----------------------------------------------------------------------------------
      -                                clk ^         -          -       0.000    0.437  
      latched_branch_reg               -             DFFX2      0.000   0.000    0.437  
      latched_branch_reg               CK ^ -> Q ^   DFFX2      0.328   0.328    0.765  
      g75948__4319                     -             NAND2X4    0.000   0.328    0.765  
      g75948__4319                     A ^ -> Y v    NAND2X4    0.243   0.572    1.008  
      g75889__3680                     -             NOR2X4     0.000   0.572    1.008  
      g75889__3680                     B v -> Y ^    NOR2X4     0.244   0.816    1.252  
      g75492__6161                     -             AOI222XL   0.000   0.816    1.252  
      g75492__6161                     A1 ^ -> Y v   AOI222XL   0.184   1.000    1.436  
      g75485                           -             INVX1      0.000   1.000    1.436  
      g75485                           A v -> Y ^    INVX1      0.097   1.097    1.533  
      add_1642_33_Y_add_1633_32_g2649  -             NOR2XL     0.000   1.097    1.533  
      add_1642_33_Y_add_1633_32_g2649  B ^ -> Y v    NOR2XL     0.085   1.182    1.619  
      add_1642_33_Y_add_1633_32_g2546  -             OAI21X1    0.000   1.182    1.619  
      add_1642_33_Y_add_1633_32_g2546  A0 v -> Y ^   OAI21X1    0.118   1.300    1.737  
      add_1642_33_Y_add_1633_32_g2545  -             CLKINVX1   0.000   1.300    1.737  
      add_1642_33_Y_add_1633_32_g2545  A ^ -> Y v    CLKINVX1   0.060   1.360    1.797  
      add_1642_33_Y_add_1633_32_g2543  -             OAI21X1    0.000   1.360    1.797  
      add_1642_33_Y_add_1633_32_g2543  A1 v -> Y ^   OAI21X1    0.106   1.466    1.903  
      add_1642_33_Y_add_1633_32_g2542  -             CLKINVX1   0.000   1.466    1.903  
      add_1642_33_Y_add_1633_32_g2542  A ^ -> Y v    CLKINVX1   0.060   1.526    1.962  
      add_1642_33_Y_add_1633_32_g2540  -             OAI21X1    0.000   1.526    1.962  
      add_1642_33_Y_add_1633_32_g2540  A1 v -> Y ^   OAI21X1    0.125   1.650    2.087  
      add_1642_33_Y_add_1633_32_g2537  -             OAI2BB1X1  0.000   1.650    2.087  
      add_1642_33_Y_add_1633_32_g2537  A1N ^ -> Y ^  OAI2BB1X1  0.183   1.834    2.270  
      add_1642_33_Y_add_1633_32_g2534  -             OAI2BB1X1  0.000   1.834    2.270  
      add_1642_33_Y_add_1633_32_g2534  A1N ^ -> Y ^  OAI2BB1X1  0.177   2.011    2.447  
      add_1642_33_Y_add_1633_32_g2532  -             NAND2BX1   0.000   2.011    2.447  
      add_1642_33_Y_add_1633_32_g2532  B ^ -> Y v    NAND2BX1   0.103   2.114    2.550  
      add_1642_33_Y_add_1633_32_g2530  -             NOR2BX1    0.000   2.114    2.550  
      add_1642_33_Y_add_1633_32_g2530  B v -> Y ^    NOR2BX1    0.074   2.187    2.624  
      add_1642_33_Y_add_1633_32_g2528  -             NOR2XL     0.000   2.187    2.624  
      add_1642_33_Y_add_1633_32_g2528  B ^ -> Y v    NOR2XL     0.070   2.257    2.694  
      add_1642_33_Y_add_1633_32_g2521  -             NOR2XL     0.000   2.257    2.694  
      add_1642_33_Y_add_1633_32_g2521  B v -> Y ^    NOR2XL     0.102   2.359    2.796  
      add_1642_33_Y_add_1633_32_g2520  -             NOR2BX1    0.000   2.359    2.796  
      add_1642_33_Y_add_1633_32_g2520  B ^ -> Y v    NOR2BX1    0.062   2.421    2.858  
      add_1642_33_Y_add_1633_32_g2512  -             NOR2XL     0.000   2.421    2.858  
      add_1642_33_Y_add_1633_32_g2512  B v -> Y ^    NOR2XL     0.100   2.521    2.958  
      add_1642_33_Y_add_1633_32_g2510  -             NOR2BX1    0.000   2.521    2.958  
      add_1642_33_Y_add_1633_32_g2510  B ^ -> Y v    NOR2BX1    0.062   2.584    3.020  
      add_1642_33_Y_add_1633_32_g2507  -             OAI21X1    0.000   2.584    3.020  
      add_1642_33_Y_add_1633_32_g2507  A1 v -> Y ^   OAI21X1    0.136   2.720    3.157  
      add_1642_33_Y_add_1633_32_g2504  -             AOI21X1    0.000   2.720    3.157  
      add_1642_33_Y_add_1633_32_g2504  A1 ^ -> Y v   AOI21X1    0.127   2.848    3.284  
      add_1642_33_Y_add_1633_32_g2502  -             NOR2X1     0.000   2.848    3.284  
      add_1642_33_Y_add_1633_32_g2502  B v -> Y ^    NOR2X1     0.110   2.958    3.394  
      add_1642_33_Y_add_1633_32_g2498  -             NAND2XL    0.000   2.958    3.394  
      add_1642_33_Y_add_1633_32_g2498  B ^ -> Y v    NAND2XL    0.077   3.035    3.471  
      add_1642_33_Y_add_1633_32_g2496  -             NAND2XL    0.000   3.035    3.471  
      add_1642_33_Y_add_1633_32_g2496  B v -> Y ^    NAND2XL    0.105   3.140    3.576  
      add_1642_33_Y_add_1633_32_g2490  -             NAND2BXL   0.000   3.140    3.576  
      add_1642_33_Y_add_1633_32_g2490  B ^ -> Y v    NAND2BXL   0.121   3.261    3.697  
      add_1642_33_Y_add_1633_32_g2485  -             OAI21X1    0.000   3.261    3.697  
      add_1642_33_Y_add_1633_32_g2485  A1 v -> Y ^   OAI21X1    0.158   3.419    3.855  
      add_1642_33_Y_add_1633_32_g2479  -             NAND2BX1   0.000   3.419    3.855  
      add_1642_33_Y_add_1633_32_g2479  B ^ -> Y v    NAND2BX1   0.085   3.504    3.940  
      add_1642_33_Y_add_1633_32_g2475  -             AOI21X1    0.000   3.504    3.940  
      add_1642_33_Y_add_1633_32_g2475  A1 v -> Y ^   AOI21X1    0.095   3.599    4.036  
      add_1642_33_Y_add_1633_32_g2473  -             NOR2BX1    0.000   3.599    4.036  
      add_1642_33_Y_add_1633_32_g2473  B ^ -> Y v    NOR2BX1    0.082   3.681    4.117  
      add_1642_33_Y_add_1633_32_g2471  -             NOR2BX1    0.000   3.681    4.117  
      add_1642_33_Y_add_1633_32_g2471  B v -> Y ^    NOR2BX1    0.068   3.749    4.185  
      add_1642_33_Y_add_1633_32_g2468  -             NOR2XL     0.000   3.749    4.185  
      add_1642_33_Y_add_1633_32_g2468  B ^ -> Y v    NOR2XL     0.068   3.817    4.254  
      add_1642_33_Y_add_1633_32_g2460  -             OAI21X1    0.000   3.817    4.254  
      add_1642_33_Y_add_1633_32_g2460  A1 v -> Y ^   OAI21X1    0.110   3.927    4.364  
      add_1642_33_Y_add_1633_32_g2454  -             AOI21X1    0.000   3.927    4.364  
      add_1642_33_Y_add_1633_32_g2454  A1 ^ -> Y v   AOI21X1    0.108   4.035    4.471  
      add_1642_33_Y_add_1633_32_g2     -             XNOR2XL    0.000   4.035    4.471  
      add_1642_33_Y_add_1633_32_g2     A v -> Y ^    XNOR2XL    0.206   4.241    4.678  
      g132845                          -             AOI222XL   0.000   4.241    4.678  
      g132845                          C0 ^ -> Y v   AOI222XL   0.085   4.326    4.762  
      g132774                          -             INVXL      0.000   4.326    4.762  
      g132774                          A v -> Y ^    INVXL      0.060   4.386    4.823  
      reg_next_pc_reg[30]              -             DFFQX1     0.000   4.386    4.823  
      -----------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -------------------------------------------------------------
      Instance             Arc    Cell    Retime  Arrival  Required  
                                          Delay   Time     Time  
      -------------------------------------------------------------
      -                    clk ^  -       -       0.000    -0.437  
      reg_next_pc_reg[30]  -      DFFQX1  0.000   0.000    -0.437  
      -------------------------------------------------------------
Path 26: MET Setup Check with Pin reg_op1_reg[30]/CK 
Endpoint:   reg_op1_reg[30]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_op1_reg[0]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.280
+ Phase Shift                   5.000
= Required Time                 4.720
- Arrival Time                  4.325
= Slack Time                    0.395
= Slack Time(original)          0.347
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ---------------------------------------------------------------------
      Instance           Arc           Cell       Retime  Arrival  Required  
                                                  Delay   Time     Time  
      ---------------------------------------------------------------------
      -                  clk ^         -          -       0.000    0.394  
      reg_op1_reg[0]     -             SDFFQX1    0.000   0.000    0.394  
      reg_op1_reg[0]     CK ^ -> Q ^   SDFFQX1    0.463   0.463    0.857  
      add_1942_26_g2726  -             NAND2XL    0.000   0.463    0.857  
      add_1942_26_g2726  B ^ -> Y v    NAND2XL    0.194   0.657    1.052  
      add_1942_26_g2619  -             OA21X1     0.000   0.657    1.052  
      add_1942_26_g2619  A0 v -> Y v   OA21X1     0.210   0.867    1.262  
      add_1942_26_g2610  -             OAI21X1    0.000   0.867    1.262  
      add_1942_26_g2610  A1 v -> Y ^   OAI21X1    0.139   1.007    1.401  
      add_1942_26_g2607  -             AOI21X1    0.000   1.007    1.401  
      add_1942_26_g2607  A1 ^ -> Y v   AOI21X1    0.118   1.125    1.519  
      add_1942_26_g2604  -             OAI21X1    0.000   1.125    1.519  
      add_1942_26_g2604  A1 v -> Y ^   OAI21X1    0.123   1.248    1.642  
      add_1942_26_g2603  -             CLKINVX1   0.000   1.248    1.642  
      add_1942_26_g2603  A ^ -> Y v    CLKINVX1   0.060   1.308    1.702  
      add_1942_26_g2601  -             OAI21X1    0.000   1.308    1.702  
      add_1942_26_g2601  A1 v -> Y ^   OAI21X1    0.107   1.415    1.809  
      add_1942_26_g2600  -             CLKINVX1   0.000   1.415    1.809  
      add_1942_26_g2600  A ^ -> Y v    CLKINVX1   0.060   1.474    1.869  
      add_1942_26_g2598  -             OAI21X1    0.000   1.474    1.869  
      add_1942_26_g2598  A1 v -> Y ^   OAI21X1    0.124   1.599    1.993  
      add_1942_26_g2595  -             OAI2BB1X1  0.000   1.599    1.993  
      add_1942_26_g2595  A1N ^ -> Y ^  OAI2BB1X1  0.191   1.790    2.184  
      add_1942_26_g2594  -             NAND2BX1   0.000   1.790    2.184  
      add_1942_26_g2594  B ^ -> Y v    NAND2BX1   0.103   1.892    2.287  
      add_1942_26_g2590  -             OAI211X1   0.000   1.892    2.287  
      add_1942_26_g2590  A1 v -> Y ^   OAI211X1   0.164   2.056    2.451  
      add_1942_26_g2584  -             AOI21X1    0.000   2.056    2.451  
      add_1942_26_g2584  A1 ^ -> Y v   AOI21X1    0.121   2.178    2.572  
      add_1942_26_g2577  -             NOR2XL     0.000   2.178    2.572  
      add_1942_26_g2577  B v -> Y ^    NOR2XL     0.118   2.296    2.690  
      add_1942_26_g2574  -             NOR2BX1    0.000   2.296    2.690  
      add_1942_26_g2574  B ^ -> Y v    NOR2BX1    0.063   2.359    2.753  
      add_1942_26_g2572  -             NOR2XL     0.000   2.359    2.753  
      add_1942_26_g2572  B v -> Y ^    NOR2XL     0.101   2.460    2.854  
      add_1942_26_g2569  -             NOR2BX1    0.000   2.460    2.854  
      add_1942_26_g2569  B ^ -> Y v    NOR2BX1    0.062   2.522    2.916  
      add_1942_26_g2566  -             OAI21X1    0.000   2.522    2.916  
      add_1942_26_g2566  A1 v -> Y ^   OAI21X1    0.125   2.647    3.041  
      add_1942_26_g2565  -             AND2X1     0.000   2.647    3.041  
      add_1942_26_g2565  B ^ -> Y ^    AND2X1     0.186   2.832    3.227  
      add_1942_26_g2559  -             AOI31X1    0.000   2.832    3.227  
      add_1942_26_g2559  A2 ^ -> Y v   AOI31X1    0.139   2.972    3.366  
      add_1942_26_g2552  -             NOR2XL     0.000   2.972    3.366  
      add_1942_26_g2552  B v -> Y ^    NOR2XL     0.163   3.135    3.529  
      add_1942_26_g2547  -             AOI21X1    0.000   3.135    3.529  
      add_1942_26_g2547  A1 ^ -> Y v   AOI21X1    0.120   3.255    3.649  
      add_1942_26_g2733  -             OAI21X1    0.000   3.255    3.649  
      add_1942_26_g2733  A1 v -> Y ^   OAI21X1    0.153   3.408    3.802  
      add_1942_26_g2538  -             AOI21X1    0.000   3.408    3.802  
      add_1942_26_g2538  A1 ^ -> Y v   AOI21X1    0.158   3.566    3.960  
      add_1942_26_g2536  -             NOR2XL     0.000   3.566    3.960  
      add_1942_26_g2536  B v -> Y ^    NOR2XL     0.108   3.673    4.068  
      add_1942_26_g2532  -             NOR2XL     0.000   3.673    4.068  
      add_1942_26_g2532  B ^ -> Y v    NOR2XL     0.080   3.753    4.148  
      add_1942_26_g2523  -             OAI21X1    0.000   3.753    4.148  
      add_1942_26_g2523  A1 v -> Y ^   OAI21X1    0.113   3.866    4.260  
      add_1942_26_g2517  -             AOI21X1    0.000   3.866    4.260  
      add_1942_26_g2517  A1 ^ -> Y v   AOI21X1    0.108   3.974    4.368  
      add_1942_26_g2734  -             XNOR2XL    0.000   3.974    4.368  
      add_1942_26_g2734  A v -> Y ^    XNOR2XL    0.206   4.180    4.574  
      g133711            -             NAND2XL    0.000   4.180    4.574  
      g133711            B ^ -> Y v    NAND2XL    0.085   4.265    4.659  
      g129919__7098      -             OAI211X1   0.000   4.265    4.659  
      g129919__7098      C0 v -> Y ^   OAI211X1   0.060   4.325    4.720  
      reg_op1_reg[30]    -             SDFFQX1    0.000   4.325    4.720  
      ---------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ----------------------------------------------------------
      Instance         Arc    Cell     Retime  Arrival  Required  
                                       Delay   Time     Time  
      ----------------------------------------------------------
      -                clk ^  -        -       0.000    -0.395  
      reg_op1_reg[30]  -      SDFFQX1  0.000   0.000    -0.395  
      ----------------------------------------------------------
Path 27: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_stalu_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.177
+ Phase Shift                   5.000
= Required Time                 4.823
- Arrival Time                  4.340
= Slack Time                    0.482
= Slack Time(original)          0.349
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -----------------------------------------------------------------------------------
      Instance                         Arc           Cell       Retime  Arrival  Required  
                                                                Delay   Time     Time  
      -----------------------------------------------------------------------------------
      -                                clk ^         -          -       0.000    0.482  
      latched_stalu_reg                -             DFFHQX4    0.000   0.000    0.482  
      latched_stalu_reg                CK ^ -> Q v   DFFHQX4    0.384   0.384    0.866  
      g76045__5477                     -             NOR2BX4    0.000   0.384    0.866  
      g76045__5477                     AN v -> Y v   NOR2BX4    0.264   0.648    1.130  
      g75492__6161                     -             AOI222XL   0.000   0.648    1.130  
      g75492__6161                     C0 v -> Y ^   AOI222XL   0.211   0.859    1.341  
      g75485                           -             INVX1      0.000   0.859    1.341  
      g75485                           A ^ -> Y v    INVX1      0.081   0.940    1.422  
      add_1642_33_Y_add_1633_32_g2649  -             NOR2XL     0.000   0.940    1.422  
      add_1642_33_Y_add_1633_32_g2649  B v -> Y ^    NOR2XL     0.165   1.104    1.587  
      add_1642_33_Y_add_1633_32_g2546  -             OAI21X1    0.000   1.104    1.587  
      add_1642_33_Y_add_1633_32_g2546  A0 ^ -> Y v   OAI21X1    0.119   1.224    1.706  
      add_1642_33_Y_add_1633_32_g2545  -             CLKINVX1   0.000   1.224    1.706  
      add_1642_33_Y_add_1633_32_g2545  A v -> Y ^    CLKINVX1   0.073   1.296    1.779  
      add_1642_33_Y_add_1633_32_g2543  -             OAI21X1    0.000   1.296    1.779  
      add_1642_33_Y_add_1633_32_g2543  A1 ^ -> Y v   OAI21X1    0.086   1.382    1.865  
      add_1642_33_Y_add_1633_32_g2542  -             CLKINVX1   0.000   1.382    1.865  
      add_1642_33_Y_add_1633_32_g2542  A v -> Y ^    CLKINVX1   0.065   1.447    1.929  
      add_1642_33_Y_add_1633_32_g2540  -             OAI21X1    0.000   1.447    1.929  
      add_1642_33_Y_add_1633_32_g2540  A1 ^ -> Y v   OAI21X1    0.100   1.547    2.030  
      add_1642_33_Y_add_1633_32_g2537  -             OAI2BB1X1  0.000   1.547    2.030  
      add_1642_33_Y_add_1633_32_g2537  A1N v -> Y v  OAI2BB1X1  0.170   1.718    2.200  
      add_1642_33_Y_add_1633_32_g2534  -             OAI2BB1X1  0.000   1.718    2.200  
      add_1642_33_Y_add_1633_32_g2534  A1N v -> Y v  OAI2BB1X1  0.182   1.900    2.382  
      add_1642_33_Y_add_1633_32_g2532  -             NAND2BX1   0.000   1.900    2.382  
      add_1642_33_Y_add_1633_32_g2532  B v -> Y ^    NAND2BX1   0.092   1.992    2.474  
      add_1642_33_Y_add_1633_32_g2530  -             NOR2BX1    0.000   1.992    2.474  
      add_1642_33_Y_add_1633_32_g2530  B ^ -> Y v    NOR2BX1    0.039   2.031    2.513  
      add_1642_33_Y_add_1633_32_g2528  -             NOR2XL     0.000   2.031    2.513  
      add_1642_33_Y_add_1633_32_g2528  B v -> Y ^    NOR2XL     0.128   2.159    2.641  
      add_1642_33_Y_add_1633_32_g2521  -             NOR2XL     0.000   2.159    2.641  
      add_1642_33_Y_add_1633_32_g2521  B ^ -> Y v    NOR2XL     0.072   2.230    2.713  
      add_1642_33_Y_add_1633_32_g2520  -             NOR2BX1    0.000   2.230    2.713  
      add_1642_33_Y_add_1633_32_g2520  B v -> Y ^    NOR2BX1    0.096   2.326    2.809  
      add_1642_33_Y_add_1633_32_g2512  -             NOR2XL     0.000   2.326    2.809  
      add_1642_33_Y_add_1633_32_g2512  B ^ -> Y v    NOR2XL     0.063   2.389    2.871  
      add_1642_33_Y_add_1633_32_g2510  -             NOR2BX1    0.000   2.389    2.871  
      add_1642_33_Y_add_1633_32_g2510  B v -> Y ^    NOR2BX1    0.092   2.481    2.963  
      add_1642_33_Y_add_1633_32_g2507  -             OAI21X1    0.000   2.481    2.963  
      add_1642_33_Y_add_1633_32_g2507  A1 ^ -> Y v   OAI21X1    0.119   2.599    3.082  
      add_1642_33_Y_add_1633_32_g2504  -             AOI21X1    0.000   2.599    3.082  
      add_1642_33_Y_add_1633_32_g2504  A1 v -> Y ^   AOI21X1    0.133   2.732    3.214  
      add_1642_33_Y_add_1633_32_g2502  -             NOR2X1     0.000   2.732    3.214  
      add_1642_33_Y_add_1633_32_g2502  B ^ -> Y v    NOR2X1     0.063   2.795    3.277  
      add_1642_33_Y_add_1633_32_g2498  -             NAND2XL    0.000   2.795    3.277  
      add_1642_33_Y_add_1633_32_g2498  B v -> Y ^    NAND2XL    0.055   2.850    3.332  
      add_1642_33_Y_add_1633_32_g2496  -             NAND2XL    0.000   2.850    3.332  
      add_1642_33_Y_add_1633_32_g2496  B ^ -> Y v    NAND2XL    0.134   2.983    3.466  
      add_1642_33_Y_add_1633_32_g2490  -             NAND2BXL   0.000   2.983    3.466  
      add_1642_33_Y_add_1633_32_g2490  B v -> Y ^    NAND2BXL   0.118   3.101    3.583  
      add_1642_33_Y_add_1633_32_g2485  -             OAI21X1    0.000   3.101    3.583  
      add_1642_33_Y_add_1633_32_g2485  A1 ^ -> Y v   OAI21X1    0.121   3.222    3.704  
      add_1642_33_Y_add_1633_32_g2479  -             NAND2BX1   0.000   3.222    3.704  
      add_1642_33_Y_add_1633_32_g2479  B v -> Y ^    NAND2BX1   0.066   3.288    3.771  
      add_1642_33_Y_add_1633_32_g2475  -             AOI21X1    0.000   3.288    3.771  
      add_1642_33_Y_add_1633_32_g2475  A1 ^ -> Y v   AOI21X1    0.077   3.365    3.848  
      add_1642_33_Y_add_1633_32_g2473  -             NOR2BX1    0.000   3.365    3.848  
      add_1642_33_Y_add_1633_32_g2473  B v -> Y ^    NOR2BX1    0.157   3.523    4.005  
      add_1642_33_Y_add_1633_32_g2471  -             NOR2BX1    0.000   3.523    4.005  
      add_1642_33_Y_add_1633_32_g2471  B ^ -> Y v    NOR2BX1    0.046   3.569    4.051  
      add_1642_33_Y_add_1633_32_g2468  -             NOR2XL     0.000   3.569    4.051  
      add_1642_33_Y_add_1633_32_g2468  B v -> Y ^    NOR2XL     0.135   3.704    4.186  
      add_1642_33_Y_add_1633_32_g2460  -             OAI21X1    0.000   3.704    4.186  
      add_1642_33_Y_add_1633_32_g2460  A1 ^ -> Y v   OAI21X1    0.106   3.810    4.292  
      add_1642_33_Y_add_1633_32_g2454  -             AOI21X1    0.000   3.810    4.292  
      add_1642_33_Y_add_1633_32_g2454  A1 v -> Y ^   AOI21X1    0.116   3.926    4.408  
      add_1642_33_Y_add_1633_32_g2451  -             OAI21X1    0.000   3.926    4.408  
      add_1642_33_Y_add_1633_32_g2451  A1 ^ -> Y v   OAI21X1    0.086   4.012    4.494  
      add_1642_33_Y_add_1633_32_g2673  -             XNOR2XL    0.000   4.012    4.494  
      add_1642_33_Y_add_1633_32_g2673  B v -> Y ^    XNOR2XL    0.184   4.195    4.677  
      g132873                          -             AOI222XL   0.000   4.195    4.677  
      g132873                          C0 ^ -> Y v   AOI222XL   0.085   4.280    4.762  
      g132787                          -             INVXL      0.000   4.280    4.762  
      g132787                          A v -> Y ^    INVXL      0.060   4.340    4.823  
      reg_next_pc_reg[31]              -             DFFQX1     0.000   4.340    4.823  
      -----------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -------------------------------------------------------------
      Instance             Arc    Cell    Retime  Arrival  Required  
                                          Delay   Time     Time  
      -------------------------------------------------------------
      -                    clk ^  -       -       0.000    -0.482  
      reg_next_pc_reg[31]  -      DFFQX1  0.000   0.000    -0.482  
      -------------------------------------------------------------
Path 28: MET Setup Check with Pin alu_out_q_reg[31]/CK 
Endpoint:   alu_out_q_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.169
+ Phase Shift                   5.000
= Required Time                 4.831
- Arrival Time                  4.369
= Slack Time                    0.462
= Slack Time(original)          0.349
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ---------------------------------------------------------------------------------
      Instance                         Arc          Cell      Retime  Arrival  Required  
                                                              Delay   Time     Time  
      ---------------------------------------------------------------------------------
      -                                clk ^        -         -       0.000    0.462  
      instr_sub_reg                    -            DFFHQX2   0.000   0.000    0.462  
      instr_sub_reg                    CK ^ -> Q v  DFFHQX2   0.376   0.376    0.838  
      sub_1313_38_Y_add_1313_58_g1834  -            CLKINVX3  0.000   0.376    0.838  
      sub_1313_38_Y_add_1313_58_g1834  A v -> Y ^   CLKINVX3  0.154   0.530    0.992  
      sub_1313_38_Y_add_1313_58_g1747  -            MXI2XL    0.000   0.530    0.992  
      sub_1313_38_Y_add_1313_58_g1747  A ^ -> Y v   MXI2XL    0.134   0.664    1.126  
      sub_1313_38_Y_add_1313_58_g1682  -            NOR2XL    0.000   0.664    1.126  
      sub_1313_38_Y_add_1313_58_g1682  B v -> Y ^   NOR2XL    0.175   0.839    1.301  
      sub_1313_38_Y_add_1313_58_g1617  -            OAI21X1   0.000   0.839    1.301  
      sub_1313_38_Y_add_1313_58_g1617  A0 ^ -> Y v  OAI21X1   0.120   0.960    1.421  
      sub_1313_38_Y_add_1313_58_g1615  -            CLKINVX1  0.000   0.960    1.421  
      sub_1313_38_Y_add_1313_58_g1615  A v -> Y ^   CLKINVX1  0.072   1.032    1.494  
      sub_1313_38_Y_add_1313_58_g1613  -            OAI21X1   0.000   1.032    1.494  
      sub_1313_38_Y_add_1313_58_g1613  A1 ^ -> Y v  OAI21X1   0.112   1.144    1.606  
      sub_1313_38_Y_add_1313_58_g1611  -            NAND2BX1  0.000   1.144    1.606  
      sub_1313_38_Y_add_1313_58_g1611  B v -> Y ^   NAND2BX1  0.085   1.229    1.691  
      sub_1313_38_Y_add_1313_58_g1609  -            NAND2X2   0.000   1.229    1.691  
      sub_1313_38_Y_add_1313_58_g1609  B ^ -> Y v   NAND2X2   0.076   1.305    1.767  
      sub_1313_38_Y_add_1313_58_g1608  -            NAND2XL   0.000   1.305    1.767  
      sub_1313_38_Y_add_1313_58_g1608  B v -> Y ^   NAND2XL   0.072   1.377    1.839  
      sub_1313_38_Y_add_1313_58_g1605  -            NAND2BX1  0.000   1.377    1.839  
      sub_1313_38_Y_add_1313_58_g1605  B ^ -> Y v   NAND2BX1  0.105   1.481    1.943  
      sub_1313_38_Y_add_1313_58_g1601  -            NAND2BX1  0.000   1.481    1.943  
      sub_1313_38_Y_add_1313_58_g1601  B v -> Y ^   NAND2BX1  0.056   1.537    1.999  
      sub_1313_38_Y_add_1313_58_g1600  -            NAND2XL   0.000   1.537    1.999  
      sub_1313_38_Y_add_1313_58_g1600  B ^ -> Y v   NAND2XL   0.153   1.691    2.153  
      sub_1313_38_Y_add_1313_58_g1597  -            NAND2BX1  0.000   1.691    2.153  
      sub_1313_38_Y_add_1313_58_g1597  B v -> Y ^   NAND2BX1  0.079   1.769    2.231  
      sub_1313_38_Y_add_1313_58_g1594  -            NAND2X1   0.000   1.769    2.231  
      sub_1313_38_Y_add_1313_58_g1594  B ^ -> Y v   NAND2X1   0.122   1.892    2.353  
      sub_1313_38_Y_add_1313_58_g1592  -            NAND2XL   0.000   1.892    2.353  
      sub_1313_38_Y_add_1313_58_g1592  B v -> Y ^   NAND2XL   0.091   1.983    2.444  
      sub_1313_38_Y_add_1313_58_g1590  -            OAI211X1  0.000   1.983    2.444  
      sub_1313_38_Y_add_1313_58_g1590  C0 ^ -> Y v  OAI211X1  0.174   2.157    2.618  
      sub_1313_38_Y_add_1313_58_g1584  -            NAND2BX1  0.000   2.157    2.618  
      sub_1313_38_Y_add_1313_58_g1584  B v -> Y ^   NAND2BX1  0.097   2.253    2.715  
      sub_1313_38_Y_add_1313_58_g1578  -            OAI211X1  0.000   2.253    2.715  
      sub_1313_38_Y_add_1313_58_g1578  A1 ^ -> Y v  OAI211X1  0.197   2.450    2.912  
      sub_1313_38_Y_add_1313_58_g1570  -            AOI21X1   0.000   2.450    2.912  
      sub_1313_38_Y_add_1313_58_g1570  A1 v -> Y ^  AOI21X1   0.118   2.568    3.030  
      sub_1313_38_Y_add_1313_58_g1567  -            OAI21X1   0.000   2.568    3.030  
      sub_1313_38_Y_add_1313_58_g1567  A1 ^ -> Y v  OAI21X1   0.118   2.686    3.148  
      sub_1313_38_Y_add_1313_58_g1566  -            INVX1     0.000   2.686    3.148  
      sub_1313_38_Y_add_1313_58_g1566  A v -> Y ^   INVX1     0.086   2.772    3.234  
      sub_1313_38_Y_add_1313_58_g1565  -            NOR2XL    0.000   2.772    3.234  
      sub_1313_38_Y_add_1313_58_g1565  B ^ -> Y v   NOR2XL    0.072   2.844    3.306  
      sub_1313_38_Y_add_1313_58_g1552  -            OAI211X1  0.000   2.844    3.306  
      sub_1313_38_Y_add_1313_58_g1552  A1 v -> Y ^  OAI211X1  0.123   2.967    3.429  
      sub_1313_38_Y_add_1313_58_g1545  -            AOI21X1   0.000   2.967    3.429  
      sub_1313_38_Y_add_1313_58_g1545  A1 ^ -> Y v  AOI21X1   0.095   3.062    3.524  
      sub_1313_38_Y_add_1313_58_g1540  -            OAI21X1   0.000   3.062    3.524  
      sub_1313_38_Y_add_1313_58_g1540  A1 v -> Y ^  OAI21X1   0.098   3.160    3.622  
      sub_1313_38_Y_add_1313_58_g1538  -            NAND2X1   0.000   3.160    3.622  
      sub_1313_38_Y_add_1313_58_g1538  B ^ -> Y v   NAND2X1   0.101   3.261    3.723  
      sub_1313_38_Y_add_1313_58_g1536  -            NAND2BXL  0.000   3.261    3.723  
      sub_1313_38_Y_add_1313_58_g1536  B v -> Y ^   NAND2BXL  0.098   3.360    3.822  
      sub_1313_38_Y_add_1313_58_g1533  -            OAI21X1   0.000   3.360    3.822  
      sub_1313_38_Y_add_1313_58_g1533  A1 ^ -> Y v  OAI21X1   0.117   3.477    3.938  
      sub_1313_38_Y_add_1313_58_g1528  -            AOI21X1   0.000   3.477    3.938  
      sub_1313_38_Y_add_1313_58_g1528  A1 v -> Y ^  AOI21X1   0.120   3.597    4.059  
      sub_1313_38_Y_add_1313_58_g1526  -            NOR2XL    0.000   3.597    4.059  
      sub_1313_38_Y_add_1313_58_g1526  B ^ -> Y v   NOR2XL    0.063   3.660    4.122  
      sub_1313_38_Y_add_1313_58_g1523  -            NOR2BX1   0.000   3.660    4.122  
      sub_1313_38_Y_add_1313_58_g1523  B v -> Y ^   NOR2BX1   0.092   3.752    4.214  
      sub_1313_38_Y_add_1313_58_g1520  -            OAI21X1   0.000   3.752    4.214  
      sub_1313_38_Y_add_1313_58_g1520  A1 ^ -> Y v  OAI21X1   0.095   3.847    4.309  
      sub_1313_38_Y_add_1313_58_g1517  -            AOI21X1   0.000   3.847    4.309  
      sub_1313_38_Y_add_1313_58_g1517  A1 v -> Y ^  AOI21X1   0.114   3.961    4.423  
      sub_1313_38_Y_add_1313_58_g1514  -            OAI21X1   0.000   3.961    4.423  
      sub_1313_38_Y_add_1313_58_g1514  A1 ^ -> Y v  OAI21X1   0.069   4.030    4.492  
      sub_1313_38_Y_add_1313_58_g2     -            XNOR2XL   0.000   4.030    4.492  
      sub_1313_38_Y_add_1313_58_g2     A v -> Y ^   XNOR2XL   0.204   4.234    4.696  
      g75604__4319                     -            AOI221X1  0.000   4.234    4.696  
      g75604__4319                     B1 ^ -> Y v  AOI221X1  0.078   4.313    4.774  
      g75589                           -            INVXL     0.000   4.313    4.774  
      g75589                           A v -> Y ^   INVXL     0.056   4.369    4.830  
      alu_out_q_reg[31]                -            DFFQX1    0.000   4.369    4.830  
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -----------------------------------------------------------
      Instance           Arc    Cell    Retime  Arrival  Required  
                                        Delay   Time     Time  
      -----------------------------------------------------------
      -                  clk ^  -       -       0.000    -0.462  
      alu_out_q_reg[31]  -      DFFQX1  0.000   0.000    -0.462  
      -----------------------------------------------------------
Path 29: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_branch_reg/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.120
+ Phase Shift                   5.000
= Required Time                 4.880
- Arrival Time                  4.492
= Slack Time                    0.387
= Slack Time(original)          0.350
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -----------------------------------------------------------------------------------
      Instance                         Arc           Cell       Retime  Arrival  Required  
                                                                Delay   Time     Time  
      -----------------------------------------------------------------------------------
      -                                clk ^         -          -       0.000    0.387  
      latched_branch_reg               -             DFFX2      0.000   0.000    0.387  
      latched_branch_reg               CK ^ -> Q ^   DFFX2      0.328   0.328    0.716  
      g75948__4319                     -             NAND2X4    0.000   0.328    0.716  
      g75948__4319                     A ^ -> Y v    NAND2X4    0.243   0.572    0.959  
      g75889__3680                     -             NOR2X4     0.000   0.572    0.959  
      g75889__3680                     B v -> Y ^    NOR2X4     0.244   0.816    1.203  
      g75492__6161                     -             AOI222XL   0.000   0.816    1.203  
      g75492__6161                     A1 ^ -> Y v   AOI222XL   0.184   1.000    1.387  
      g75485                           -             INVX1      0.000   1.000    1.387  
      g75485                           A v -> Y ^    INVX1      0.097   1.097    1.484  
      add_1642_33_Y_add_1633_32_g2637  -             NAND2XL    0.000   1.097    1.484  
      add_1642_33_Y_add_1633_32_g2637  B ^ -> Y v    NAND2XL    0.120   1.217    1.604  
      add_1642_33_Y_add_1633_32_g2546  -             OAI21X1    0.000   1.217    1.604  
      add_1642_33_Y_add_1633_32_g2546  B0 v -> Y ^   OAI21X1    0.085   1.302    1.689  
      add_1642_33_Y_add_1633_32_g2545  -             CLKINVX1   0.000   1.302    1.689  
      add_1642_33_Y_add_1633_32_g2545  A ^ -> Y v    CLKINVX1   0.054   1.356    1.743  
      add_1642_33_Y_add_1633_32_g2543  -             OAI21X1    0.000   1.356    1.743  
      add_1642_33_Y_add_1633_32_g2543  A1 v -> Y ^   OAI21X1    0.103   1.459    1.846  
      add_1642_33_Y_add_1633_32_g2542  -             CLKINVX1   0.000   1.459    1.846  
      add_1642_33_Y_add_1633_32_g2542  A ^ -> Y v    CLKINVX1   0.060   1.518    1.906  
      add_1642_33_Y_add_1633_32_g2540  -             OAI21X1    0.000   1.518    1.906  
      add_1642_33_Y_add_1633_32_g2540  A1 v -> Y ^   OAI21X1    0.125   1.643    2.030  
      add_1642_33_Y_add_1633_32_g2537  -             OAI2BB1X1  0.000   1.643    2.030  
      add_1642_33_Y_add_1633_32_g2537  A1N ^ -> Y ^  OAI2BB1X1  0.183   1.826    2.214  
      add_1642_33_Y_add_1633_32_g2534  -             OAI2BB1X1  0.000   1.826    2.214  
      add_1642_33_Y_add_1633_32_g2534  A1N ^ -> Y ^  OAI2BB1X1  0.177   2.004    2.391  
      add_1642_33_Y_add_1633_32_g2532  -             NAND2BX1   0.000   2.004    2.391  
      add_1642_33_Y_add_1633_32_g2532  B ^ -> Y v    NAND2BX1   0.103   2.106    2.494  
      add_1642_33_Y_add_1633_32_g2530  -             NOR2BX1    0.000   2.106    2.494  
      add_1642_33_Y_add_1633_32_g2530  B v -> Y ^    NOR2BX1    0.074   2.180    2.567  
      add_1642_33_Y_add_1633_32_g2528  -             NOR2XL     0.000   2.180    2.567  
      add_1642_33_Y_add_1633_32_g2528  B ^ -> Y v    NOR2XL     0.070   2.250    2.637  
      add_1642_33_Y_add_1633_32_g2521  -             NOR2XL     0.000   2.250    2.637  
      add_1642_33_Y_add_1633_32_g2521  B v -> Y ^    NOR2XL     0.102   2.352    2.740  
      add_1642_33_Y_add_1633_32_g2520  -             NOR2BX1    0.000   2.352    2.740  
      add_1642_33_Y_add_1633_32_g2520  B ^ -> Y v    NOR2BX1    0.062   2.414    2.802  
      add_1642_33_Y_add_1633_32_g2512  -             NOR2XL     0.000   2.414    2.802  
      add_1642_33_Y_add_1633_32_g2512  B v -> Y ^    NOR2XL     0.100   2.514    2.902  
      add_1642_33_Y_add_1633_32_g2510  -             NOR2BX1    0.000   2.514    2.902  
      add_1642_33_Y_add_1633_32_g2510  B ^ -> Y v    NOR2BX1    0.062   2.577    2.964  
      add_1642_33_Y_add_1633_32_g2507  -             OAI21X1    0.000   2.577    2.964  
      add_1642_33_Y_add_1633_32_g2507  A1 v -> Y ^   OAI21X1    0.136   2.713    3.100  
      add_1642_33_Y_add_1633_32_g2504  -             AOI21X1    0.000   2.713    3.100  
      add_1642_33_Y_add_1633_32_g2504  A1 ^ -> Y v   AOI21X1    0.127   2.840    3.228  
      add_1642_33_Y_add_1633_32_g2502  -             NOR2X1     0.000   2.840    3.228  
      add_1642_33_Y_add_1633_32_g2502  B v -> Y ^    NOR2X1     0.110   2.950    3.338  
      add_1642_33_Y_add_1633_32_g2498  -             NAND2XL    0.000   2.950    3.338  
      add_1642_33_Y_add_1633_32_g2498  B ^ -> Y v    NAND2XL    0.077   3.027    3.415  
      add_1642_33_Y_add_1633_32_g2496  -             NAND2XL    0.000   3.027    3.415  
      add_1642_33_Y_add_1633_32_g2496  B v -> Y ^    NAND2XL    0.105   3.132    3.520  
      add_1642_33_Y_add_1633_32_g2490  -             NAND2BXL   0.000   3.132    3.520  
      add_1642_33_Y_add_1633_32_g2490  B ^ -> Y v    NAND2BXL   0.121   3.254    3.641  
      add_1642_33_Y_add_1633_32_g2485  -             OAI21X1    0.000   3.254    3.641  
      add_1642_33_Y_add_1633_32_g2485  A1 v -> Y ^   OAI21X1    0.158   3.412    3.799  
      add_1642_33_Y_add_1633_32_g2479  -             NAND2BX1   0.000   3.412    3.799  
      add_1642_33_Y_add_1633_32_g2479  B ^ -> Y v    NAND2BX1   0.085   3.496    3.884  
      add_1642_33_Y_add_1633_32_g2475  -             AOI21X1    0.000   3.496    3.884  
      add_1642_33_Y_add_1633_32_g2475  A1 v -> Y ^   AOI21X1    0.095   3.592    3.979  
      add_1642_33_Y_add_1633_32_g2473  -             NOR2BX1    0.000   3.592    3.979  
      add_1642_33_Y_add_1633_32_g2473  B ^ -> Y v    NOR2BX1    0.082   3.673    4.061  
      add_1642_33_Y_add_1633_32_g2471  -             NOR2BX1    0.000   3.673    4.061  
      add_1642_33_Y_add_1633_32_g2471  B v -> Y ^    NOR2BX1    0.068   3.741    4.129  
      add_1642_33_Y_add_1633_32_g2468  -             NOR2XL     0.000   3.741    4.129  
      add_1642_33_Y_add_1633_32_g2468  B ^ -> Y v    NOR2XL     0.068   3.810    4.197  
      add_1642_33_Y_add_1633_32_g2460  -             OAI21X1    0.000   3.810    4.197  
      add_1642_33_Y_add_1633_32_g2460  A1 v -> Y ^   OAI21X1    0.110   3.920    4.307  
      add_1642_33_Y_add_1633_32_g2454  -             AOI21X1    0.000   3.920    4.307  
      add_1642_33_Y_add_1633_32_g2454  A1 ^ -> Y v   AOI21X1    0.108   4.028    4.415  
      add_1642_33_Y_add_1633_32_g2451  -             OAI21X1    0.000   4.028    4.415  
      add_1642_33_Y_add_1633_32_g2451  A1 v -> Y ^   OAI21X1    0.110   4.137    4.525  
      add_1642_33_Y_add_1633_32_g2673  -             XNOR2XL    0.000   4.137    4.525  
      add_1642_33_Y_add_1633_32_g2673  B ^ -> Y v    XNOR2XL    0.143   4.280    4.667  
      g132873                          -             AOI222XL   0.000   4.280    4.667  
      g132873                          C0 v -> Y ^   AOI222XL   0.157   4.437    4.825  
      g132787                          -             INVXL      0.000   4.437    4.825  
      g132787                          A ^ -> Y v    INVXL      0.055   4.493    4.880  
      reg_next_pc_reg[31]              -             DFFQX1     0.000   4.493    4.880  
      -----------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -------------------------------------------------------------
      Instance             Arc    Cell    Retime  Arrival  Required  
                                          Delay   Time     Time  
      -------------------------------------------------------------
      -                    clk ^  -       -       0.000    -0.387  
      reg_next_pc_reg[31]  -      DFFQX1  0.000   0.000    -0.387  
      -------------------------------------------------------------
Path 30: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (v) checked with  leading edge of 'clk'
Beginpoint: latched_branch_reg/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.120
+ Phase Shift                   5.000
= Required Time                 4.880
- Arrival Time                  4.500
= Slack Time                    0.380
= Slack Time(original)          0.350
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -----------------------------------------------------------------------------------
      Instance                         Arc           Cell       Retime  Arrival  Required  
                                                                Delay   Time     Time  
      -----------------------------------------------------------------------------------
      -                                clk ^         -          -       0.000    0.380  
      latched_branch_reg               -             DFFX2      0.000   0.000    0.380  
      latched_branch_reg               CK ^ -> Q ^   DFFX2      0.328   0.328    0.708  
      g75948__4319                     -             NAND2X4    0.000   0.328    0.708  
      g75948__4319                     A ^ -> Y v    NAND2X4    0.243   0.572    0.952  
      g75889__3680                     -             NOR2X4     0.000   0.572    0.952  
      g75889__3680                     B v -> Y ^    NOR2X4     0.244   0.816    1.196  
      g75492__6161                     -             AOI222XL   0.000   0.816    1.196  
      g75492__6161                     A1 ^ -> Y v   AOI222XL   0.184   1.000    1.380  
      g75485                           -             INVX1      0.000   1.000    1.380  
      g75485                           A v -> Y ^    INVX1      0.097   1.097    1.477  
      add_1642_33_Y_add_1633_32_g2649  -             NOR2XL     0.000   1.097    1.477  
      add_1642_33_Y_add_1633_32_g2649  B ^ -> Y v    NOR2XL     0.085   1.182    1.562  
      add_1642_33_Y_add_1633_32_g2546  -             OAI21X1    0.000   1.182    1.562  
      add_1642_33_Y_add_1633_32_g2546  A0 v -> Y ^   OAI21X1    0.118   1.300    1.681  
      add_1642_33_Y_add_1633_32_g2545  -             CLKINVX1   0.000   1.300    1.681  
      add_1642_33_Y_add_1633_32_g2545  A ^ -> Y v    CLKINVX1   0.060   1.360    1.740  
      add_1642_33_Y_add_1633_32_g2543  -             OAI21X1    0.000   1.360    1.740  
      add_1642_33_Y_add_1633_32_g2543  A1 v -> Y ^   OAI21X1    0.106   1.466    1.846  
      add_1642_33_Y_add_1633_32_g2542  -             CLKINVX1   0.000   1.466    1.846  
      add_1642_33_Y_add_1633_32_g2542  A ^ -> Y v    CLKINVX1   0.060   1.526    1.906  
      add_1642_33_Y_add_1633_32_g2540  -             OAI21X1    0.000   1.526    1.906  
      add_1642_33_Y_add_1633_32_g2540  A1 v -> Y ^   OAI21X1    0.125   1.650    2.030  
      add_1642_33_Y_add_1633_32_g2537  -             OAI2BB1X1  0.000   1.650    2.030  
      add_1642_33_Y_add_1633_32_g2537  A1N ^ -> Y ^  OAI2BB1X1  0.183   1.834    2.214  
      add_1642_33_Y_add_1633_32_g2534  -             OAI2BB1X1  0.000   1.834    2.214  
      add_1642_33_Y_add_1633_32_g2534  A1N ^ -> Y ^  OAI2BB1X1  0.177   2.011    2.391  
      add_1642_33_Y_add_1633_32_g2532  -             NAND2BX1   0.000   2.011    2.391  
      add_1642_33_Y_add_1633_32_g2532  B ^ -> Y v    NAND2BX1   0.103   2.114    2.494  
      add_1642_33_Y_add_1633_32_g2530  -             NOR2BX1    0.000   2.114    2.494  
      add_1642_33_Y_add_1633_32_g2530  B v -> Y ^    NOR2BX1    0.074   2.187    2.567  
      add_1642_33_Y_add_1633_32_g2528  -             NOR2XL     0.000   2.187    2.567  
      add_1642_33_Y_add_1633_32_g2528  B ^ -> Y v    NOR2XL     0.070   2.257    2.637  
      add_1642_33_Y_add_1633_32_g2521  -             NOR2XL     0.000   2.257    2.637  
      add_1642_33_Y_add_1633_32_g2521  B v -> Y ^    NOR2XL     0.102   2.359    2.740  
      add_1642_33_Y_add_1633_32_g2520  -             NOR2BX1    0.000   2.359    2.740  
      add_1642_33_Y_add_1633_32_g2520  B ^ -> Y v    NOR2BX1    0.062   2.421    2.802  
      add_1642_33_Y_add_1633_32_g2512  -             NOR2XL     0.000   2.421    2.802  
      add_1642_33_Y_add_1633_32_g2512  B v -> Y ^    NOR2XL     0.100   2.521    2.901  
      add_1642_33_Y_add_1633_32_g2510  -             NOR2BX1    0.000   2.521    2.901  
      add_1642_33_Y_add_1633_32_g2510  B ^ -> Y v    NOR2BX1    0.062   2.584    2.964  
      add_1642_33_Y_add_1633_32_g2507  -             OAI21X1    0.000   2.584    2.964  
      add_1642_33_Y_add_1633_32_g2507  A1 v -> Y ^   OAI21X1    0.136   2.720    3.100  
      add_1642_33_Y_add_1633_32_g2504  -             AOI21X1    0.000   2.720    3.100  
      add_1642_33_Y_add_1633_32_g2504  A1 ^ -> Y v   AOI21X1    0.127   2.848    3.228  
      add_1642_33_Y_add_1633_32_g2502  -             NOR2X1     0.000   2.848    3.228  
      add_1642_33_Y_add_1633_32_g2502  B v -> Y ^    NOR2X1     0.110   2.958    3.338  
      add_1642_33_Y_add_1633_32_g2498  -             NAND2XL    0.000   2.958    3.338  
      add_1642_33_Y_add_1633_32_g2498  B ^ -> Y v    NAND2XL    0.077   3.035    3.415  
      add_1642_33_Y_add_1633_32_g2496  -             NAND2XL    0.000   3.035    3.415  
      add_1642_33_Y_add_1633_32_g2496  B v -> Y ^    NAND2XL    0.105   3.140    3.520  
      add_1642_33_Y_add_1633_32_g2490  -             NAND2BXL   0.000   3.140    3.520  
      add_1642_33_Y_add_1633_32_g2490  B ^ -> Y v    NAND2BXL   0.121   3.261    3.641  
      add_1642_33_Y_add_1633_32_g2485  -             OAI21X1    0.000   3.261    3.641  
      add_1642_33_Y_add_1633_32_g2485  A1 v -> Y ^   OAI21X1    0.158   3.419    3.799  
      add_1642_33_Y_add_1633_32_g2479  -             NAND2BX1   0.000   3.419    3.799  
      add_1642_33_Y_add_1633_32_g2479  B ^ -> Y v    NAND2BX1   0.085   3.504    3.884  
      add_1642_33_Y_add_1633_32_g2475  -             AOI21X1    0.000   3.504    3.884  
      add_1642_33_Y_add_1633_32_g2475  A1 v -> Y ^   AOI21X1    0.095   3.599    3.979  
      add_1642_33_Y_add_1633_32_g2473  -             NOR2BX1    0.000   3.599    3.979  
      add_1642_33_Y_add_1633_32_g2473  B ^ -> Y v    NOR2BX1    0.082   3.681    4.061  
      add_1642_33_Y_add_1633_32_g2471  -             NOR2BX1    0.000   3.681    4.061  
      add_1642_33_Y_add_1633_32_g2471  B v -> Y ^    NOR2BX1    0.068   3.749    4.129  
      add_1642_33_Y_add_1633_32_g2468  -             NOR2XL     0.000   3.749    4.129  
      add_1642_33_Y_add_1633_32_g2468  B ^ -> Y v    NOR2XL     0.068   3.817    4.197  
      add_1642_33_Y_add_1633_32_g2460  -             OAI21X1    0.000   3.817    4.197  
      add_1642_33_Y_add_1633_32_g2460  A1 v -> Y ^   OAI21X1    0.110   3.927    4.307  
      add_1642_33_Y_add_1633_32_g2454  -             AOI21X1    0.000   3.927    4.307  
      add_1642_33_Y_add_1633_32_g2454  A1 ^ -> Y v   AOI21X1    0.108   4.035    4.415  
      add_1642_33_Y_add_1633_32_g2451  -             OAI21X1    0.000   4.035    4.415  
      add_1642_33_Y_add_1633_32_g2451  A1 v -> Y ^   OAI21X1    0.110   4.145    4.525  
      add_1642_33_Y_add_1633_32_g2673  -             XNOR2XL    0.000   4.145    4.525  
      add_1642_33_Y_add_1633_32_g2673  B ^ -> Y v    XNOR2XL    0.143   4.287    4.667  
      g132873                          -             AOI222XL   0.000   4.287    4.667  
      g132873                          C0 v -> Y ^   AOI222XL   0.157   4.445    4.825  
      g132787                          -             INVXL      0.000   4.445    4.825  
      g132787                          A ^ -> Y v    INVXL      0.055   4.500    4.880  
      reg_next_pc_reg[31]              -             DFFQX1     0.000   4.500    4.880  
      -----------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -------------------------------------------------------------
      Instance             Arc    Cell    Retime  Arrival  Required  
                                          Delay   Time     Time  
      -------------------------------------------------------------
      -                    clk ^  -       -       0.000    -0.380  
      reg_next_pc_reg[31]  -      DFFQX1  0.000   0.000    -0.380  
      -------------------------------------------------------------
Path 31: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.177
+ Phase Shift                   5.000
= Required Time                 4.823
- Arrival Time                  4.354
= Slack Time                    0.468
= Slack Time(original)          0.355
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -----------------------------------------------------------------------------------
      Instance                         Arc           Cell       Retime  Arrival  Required  
                                                                Delay   Time     Time  
      -----------------------------------------------------------------------------------
      -                                clk ^         -          -       0.000    0.468  
      latched_store_reg                -             DFFQX1     0.000   0.000    0.468  
      latched_store_reg                CK ^ -> Q ^   DFFQX1     0.338   0.338    0.806  
      g75948__4319                     -             NAND2X4    0.000   0.338    0.806  
      g75948__4319                     B ^ -> Y v    NAND2X4    0.251   0.589    1.058  
      g76045__5477                     -             NOR2BX4    0.000   0.589    1.058  
      g76045__5477                     B v -> Y ^    NOR2BX4    0.244   0.834    1.302  
      g75492__6161                     -             AOI222XL   0.000   0.834    1.302  
      g75492__6161                     C0 ^ -> Y v   AOI222XL   0.136   0.970    1.438  
      g75485                           -             INVX1      0.000   0.970    1.438  
      g75485                           A v -> Y ^    INVX1      0.087   1.057    1.526  
      add_1642_33_Y_add_1633_32_g2637  -             NAND2XL    0.000   1.057    1.526  
      add_1642_33_Y_add_1633_32_g2637  B ^ -> Y v    NAND2XL    0.117   1.174    1.642  
      add_1642_33_Y_add_1633_32_g2546  -             OAI21X1    0.000   1.174    1.642  
      add_1642_33_Y_add_1633_32_g2546  B0 v -> Y ^   OAI21X1    0.084   1.259    1.727  
      add_1642_33_Y_add_1633_32_g2545  -             CLKINVX1   0.000   1.259    1.727  
      add_1642_33_Y_add_1633_32_g2545  A ^ -> Y v    CLKINVX1   0.054   1.312    1.781  
      add_1642_33_Y_add_1633_32_g2543  -             OAI21X1    0.000   1.312    1.781  
      add_1642_33_Y_add_1633_32_g2543  A1 v -> Y ^   OAI21X1    0.103   1.415    1.884  
      add_1642_33_Y_add_1633_32_g2542  -             CLKINVX1   0.000   1.415    1.884  
      add_1642_33_Y_add_1633_32_g2542  A ^ -> Y v    CLKINVX1   0.060   1.475    1.943  
      add_1642_33_Y_add_1633_32_g2540  -             OAI21X1    0.000   1.475    1.943  
      add_1642_33_Y_add_1633_32_g2540  A1 v -> Y ^   OAI21X1    0.125   1.600    2.068  
      add_1642_33_Y_add_1633_32_g2537  -             OAI2BB1X1  0.000   1.600    2.068  
      add_1642_33_Y_add_1633_32_g2537  A1N ^ -> Y ^  OAI2BB1X1  0.183   1.783    2.251  
      add_1642_33_Y_add_1633_32_g2534  -             OAI2BB1X1  0.000   1.783    2.251  
      add_1642_33_Y_add_1633_32_g2534  A1N ^ -> Y ^  OAI2BB1X1  0.177   1.960    2.429  
      add_1642_33_Y_add_1633_32_g2532  -             NAND2BX1   0.000   1.960    2.429  
      add_1642_33_Y_add_1633_32_g2532  B ^ -> Y v    NAND2BX1   0.103   2.063    2.531  
      add_1642_33_Y_add_1633_32_g2530  -             NOR2BX1    0.000   2.063    2.531  
      add_1642_33_Y_add_1633_32_g2530  B v -> Y ^    NOR2BX1    0.074   2.137    2.605  
      add_1642_33_Y_add_1633_32_g2528  -             NOR2XL     0.000   2.137    2.605  
      add_1642_33_Y_add_1633_32_g2528  B ^ -> Y v    NOR2XL     0.070   2.207    2.675  
      add_1642_33_Y_add_1633_32_g2521  -             NOR2XL     0.000   2.207    2.675  
      add_1642_33_Y_add_1633_32_g2521  B v -> Y ^    NOR2XL     0.102   2.309    2.777  
      add_1642_33_Y_add_1633_32_g2520  -             NOR2BX1    0.000   2.309    2.777  
      add_1642_33_Y_add_1633_32_g2520  B ^ -> Y v    NOR2BX1    0.062   2.371    2.839  
      add_1642_33_Y_add_1633_32_g2512  -             NOR2XL     0.000   2.371    2.839  
      add_1642_33_Y_add_1633_32_g2512  B v -> Y ^    NOR2XL     0.100   2.471    2.939  
      add_1642_33_Y_add_1633_32_g2510  -             NOR2BX1    0.000   2.471    2.939  
      add_1642_33_Y_add_1633_32_g2510  B ^ -> Y v    NOR2BX1    0.062   2.533    3.002  
      add_1642_33_Y_add_1633_32_g2507  -             OAI21X1    0.000   2.533    3.002  
      add_1642_33_Y_add_1633_32_g2507  A1 v -> Y ^   OAI21X1    0.136   2.670    3.138  
      add_1642_33_Y_add_1633_32_g2504  -             AOI21X1    0.000   2.670    3.138  
      add_1642_33_Y_add_1633_32_g2504  A1 ^ -> Y v   AOI21X1    0.127   2.797    3.265  
      add_1642_33_Y_add_1633_32_g2502  -             NOR2X1     0.000   2.797    3.265  
      add_1642_33_Y_add_1633_32_g2502  B v -> Y ^    NOR2X1     0.110   2.907    3.375  
      add_1642_33_Y_add_1633_32_g2498  -             NAND2XL    0.000   2.907    3.375  
      add_1642_33_Y_add_1633_32_g2498  B ^ -> Y v    NAND2XL    0.077   2.984    3.452  
      add_1642_33_Y_add_1633_32_g2496  -             NAND2XL    0.000   2.984    3.452  
      add_1642_33_Y_add_1633_32_g2496  B v -> Y ^    NAND2XL    0.105   3.089    3.557  
      add_1642_33_Y_add_1633_32_g2490  -             NAND2BXL   0.000   3.089    3.557  
      add_1642_33_Y_add_1633_32_g2490  B ^ -> Y v    NAND2BXL   0.121   3.210    3.679  
      add_1642_33_Y_add_1633_32_g2485  -             OAI21X1    0.000   3.210    3.679  
      add_1642_33_Y_add_1633_32_g2485  A1 v -> Y ^   OAI21X1    0.158   3.368    3.837  
      add_1642_33_Y_add_1633_32_g2479  -             NAND2BX1   0.000   3.368    3.837  
      add_1642_33_Y_add_1633_32_g2479  B ^ -> Y v    NAND2BX1   0.085   3.453    3.921  
      add_1642_33_Y_add_1633_32_g2475  -             AOI21X1    0.000   3.453    3.921  
      add_1642_33_Y_add_1633_32_g2475  A1 v -> Y ^   AOI21X1    0.095   3.549    4.017  
      add_1642_33_Y_add_1633_32_g2473  -             NOR2BX1    0.000   3.549    4.017  
      add_1642_33_Y_add_1633_32_g2473  B ^ -> Y v    NOR2BX1    0.082   3.630    4.098  
      add_1642_33_Y_add_1633_32_g2471  -             NOR2BX1    0.000   3.630    4.098  
      add_1642_33_Y_add_1633_32_g2471  B v -> Y ^    NOR2BX1    0.068   3.698    4.166  
      add_1642_33_Y_add_1633_32_g2468  -             NOR2XL     0.000   3.698    4.166  
      add_1642_33_Y_add_1633_32_g2468  B ^ -> Y v    NOR2XL     0.068   3.767    4.235  
      add_1642_33_Y_add_1633_32_g2460  -             OAI21X1    0.000   3.767    4.235  
      add_1642_33_Y_add_1633_32_g2460  A1 v -> Y ^   OAI21X1    0.110   3.877    4.345  
      add_1642_33_Y_add_1633_32_g2454  -             AOI21X1    0.000   3.877    4.345  
      add_1642_33_Y_add_1633_32_g2454  A1 ^ -> Y v   AOI21X1    0.108   3.984    4.452  
      add_1642_33_Y_add_1633_32_g2451  -             OAI21X1    0.000   3.984    4.452  
      add_1642_33_Y_add_1633_32_g2451  A1 v -> Y ^   OAI21X1    0.110   4.094    4.562  
      add_1642_33_Y_add_1633_32_g2673  -             XNOR2XL    0.000   4.094    4.562  
      add_1642_33_Y_add_1633_32_g2673  B ^ -> Y ^    XNOR2XL    0.116   4.210    4.678  
      g132873                          -             AOI222XL   0.000   4.210    4.678  
      g132873                          C0 ^ -> Y v   AOI222XL   0.084   4.294    4.763  
      g132787                          -             INVXL      0.000   4.294    4.763  
      g132787                          A v -> Y ^    INVXL      0.060   4.354    4.823  
      reg_next_pc_reg[31]              -             DFFQX1     0.000   4.354    4.823  
      -----------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -------------------------------------------------------------
      Instance             Arc    Cell    Retime  Arrival  Required  
                                          Delay   Time     Time  
      -------------------------------------------------------------
      -                    clk ^  -       -       0.000    -0.468  
      reg_next_pc_reg[31]  -      DFFQX1  0.000   0.000    -0.468  
      -------------------------------------------------------------
Path 32: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.177
+ Phase Shift                   5.000
= Required Time                 4.823
- Arrival Time                  4.361
= Slack Time                    0.461
= Slack Time(original)          0.356
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -----------------------------------------------------------------------------------
      Instance                         Arc           Cell       Retime  Arrival  Required  
                                                                Delay   Time     Time  
      -----------------------------------------------------------------------------------
      -                                clk ^         -          -       0.000    0.461  
      latched_store_reg                -             DFFQX1     0.000   0.000    0.461  
      latched_store_reg                CK ^ -> Q ^   DFFQX1     0.338   0.338    0.799  
      g75948__4319                     -             NAND2X4    0.000   0.338    0.799  
      g75948__4319                     B ^ -> Y v    NAND2X4    0.251   0.589    1.051  
      g76045__5477                     -             NOR2BX4    0.000   0.589    1.051  
      g76045__5477                     B v -> Y ^    NOR2BX4    0.244   0.834    1.295  
      g75492__6161                     -             AOI222XL   0.000   0.834    1.295  
      g75492__6161                     C0 ^ -> Y v   AOI222XL   0.136   0.970    1.431  
      g75485                           -             INVX1      0.000   0.970    1.431  
      g75485                           A v -> Y ^    INVX1      0.087   1.057    1.519  
      add_1642_33_Y_add_1633_32_g2649  -             NOR2XL     0.000   1.057    1.519  
      add_1642_33_Y_add_1633_32_g2649  B ^ -> Y v    NOR2XL     0.082   1.139    1.600  
      add_1642_33_Y_add_1633_32_g2546  -             OAI21X1    0.000   1.139    1.600  
      add_1642_33_Y_add_1633_32_g2546  A0 v -> Y ^   OAI21X1    0.118   1.257    1.718  
      add_1642_33_Y_add_1633_32_g2545  -             CLKINVX1   0.000   1.257    1.718  
      add_1642_33_Y_add_1633_32_g2545  A ^ -> Y v    CLKINVX1   0.060   1.317    1.778  
      add_1642_33_Y_add_1633_32_g2543  -             OAI21X1    0.000   1.317    1.778  
      add_1642_33_Y_add_1633_32_g2543  A1 v -> Y ^   OAI21X1    0.106   1.422    1.884  
      add_1642_33_Y_add_1633_32_g2542  -             CLKINVX1   0.000   1.422    1.884  
      add_1642_33_Y_add_1633_32_g2542  A ^ -> Y v    CLKINVX1   0.060   1.482    1.943  
      add_1642_33_Y_add_1633_32_g2540  -             OAI21X1    0.000   1.482    1.943  
      add_1642_33_Y_add_1633_32_g2540  A1 v -> Y ^   OAI21X1    0.125   1.607    2.068  
      add_1642_33_Y_add_1633_32_g2537  -             OAI2BB1X1  0.000   1.607    2.068  
      add_1642_33_Y_add_1633_32_g2537  A1N ^ -> Y ^  OAI2BB1X1  0.183   1.790    2.251  
      add_1642_33_Y_add_1633_32_g2534  -             OAI2BB1X1  0.000   1.790    2.251  
      add_1642_33_Y_add_1633_32_g2534  A1N ^ -> Y ^  OAI2BB1X1  0.177   1.967    2.428  
      add_1642_33_Y_add_1633_32_g2532  -             NAND2BX1   0.000   1.967    2.428  
      add_1642_33_Y_add_1633_32_g2532  B ^ -> Y v    NAND2BX1   0.103   2.070    2.531  
      add_1642_33_Y_add_1633_32_g2530  -             NOR2BX1    0.000   2.070    2.531  
      add_1642_33_Y_add_1633_32_g2530  B v -> Y ^    NOR2BX1    0.074   2.143    2.605  
      add_1642_33_Y_add_1633_32_g2528  -             NOR2XL     0.000   2.143    2.605  
      add_1642_33_Y_add_1633_32_g2528  B ^ -> Y v    NOR2XL     0.070   2.213    2.675  
      add_1642_33_Y_add_1633_32_g2521  -             NOR2XL     0.000   2.213    2.675  
      add_1642_33_Y_add_1633_32_g2521  B v -> Y ^    NOR2XL     0.102   2.316    2.777  
      add_1642_33_Y_add_1633_32_g2520  -             NOR2BX1    0.000   2.316    2.777  
      add_1642_33_Y_add_1633_32_g2520  B ^ -> Y v    NOR2BX1    0.062   2.378    2.839  
      add_1642_33_Y_add_1633_32_g2512  -             NOR2XL     0.000   2.378    2.839  
      add_1642_33_Y_add_1633_32_g2512  B v -> Y ^    NOR2XL     0.100   2.478    2.939  
      add_1642_33_Y_add_1633_32_g2510  -             NOR2BX1    0.000   2.478    2.939  
      add_1642_33_Y_add_1633_32_g2510  B ^ -> Y v    NOR2BX1    0.062   2.540    3.001  
      add_1642_33_Y_add_1633_32_g2507  -             OAI21X1    0.000   2.540    3.001  
      add_1642_33_Y_add_1633_32_g2507  A1 v -> Y ^   OAI21X1    0.136   2.676    3.138  
      add_1642_33_Y_add_1633_32_g2504  -             AOI21X1    0.000   2.676    3.138  
      add_1642_33_Y_add_1633_32_g2504  A1 ^ -> Y v   AOI21X1    0.127   2.804    3.265  
      add_1642_33_Y_add_1633_32_g2502  -             NOR2X1     0.000   2.804    3.265  
      add_1642_33_Y_add_1633_32_g2502  B v -> Y ^    NOR2X1     0.110   2.914    3.375  
      add_1642_33_Y_add_1633_32_g2498  -             NAND2XL    0.000   2.914    3.375  
      add_1642_33_Y_add_1633_32_g2498  B ^ -> Y v    NAND2XL    0.077   2.991    3.452  
      add_1642_33_Y_add_1633_32_g2496  -             NAND2XL    0.000   2.991    3.452  
      add_1642_33_Y_add_1633_32_g2496  B v -> Y ^    NAND2XL    0.105   3.096    3.557  
      add_1642_33_Y_add_1633_32_g2490  -             NAND2BXL   0.000   3.096    3.557  
      add_1642_33_Y_add_1633_32_g2490  B ^ -> Y v    NAND2BXL   0.121   3.217    3.678  
      add_1642_33_Y_add_1633_32_g2485  -             OAI21X1    0.000   3.217    3.678  
      add_1642_33_Y_add_1633_32_g2485  A1 v -> Y ^   OAI21X1    0.158   3.375    3.836  
      add_1642_33_Y_add_1633_32_g2479  -             NAND2BX1   0.000   3.375    3.836  
      add_1642_33_Y_add_1633_32_g2479  B ^ -> Y v    NAND2BX1   0.085   3.460    3.921  
      add_1642_33_Y_add_1633_32_g2475  -             AOI21X1    0.000   3.460    3.921  
      add_1642_33_Y_add_1633_32_g2475  A1 v -> Y ^   AOI21X1    0.095   3.555    4.017  
      add_1642_33_Y_add_1633_32_g2473  -             NOR2BX1    0.000   3.555    4.017  
      add_1642_33_Y_add_1633_32_g2473  B ^ -> Y v    NOR2BX1    0.082   3.637    4.098  
      add_1642_33_Y_add_1633_32_g2471  -             NOR2BX1    0.000   3.637    4.098  
      add_1642_33_Y_add_1633_32_g2471  B v -> Y ^    NOR2BX1    0.068   3.705    4.166  
      add_1642_33_Y_add_1633_32_g2468  -             NOR2XL     0.000   3.705    4.166  
      add_1642_33_Y_add_1633_32_g2468  B ^ -> Y v    NOR2XL     0.068   3.773    4.235  
      add_1642_33_Y_add_1633_32_g2460  -             OAI21X1    0.000   3.773    4.235  
      add_1642_33_Y_add_1633_32_g2460  A1 v -> Y ^   OAI21X1    0.110   3.883    4.345  
      add_1642_33_Y_add_1633_32_g2454  -             AOI21X1    0.000   3.883    4.345  
      add_1642_33_Y_add_1633_32_g2454  A1 ^ -> Y v   AOI21X1    0.108   3.991    4.452  
      add_1642_33_Y_add_1633_32_g2451  -             OAI21X1    0.000   3.991    4.452  
      add_1642_33_Y_add_1633_32_g2451  A1 v -> Y ^   OAI21X1    0.110   4.101    4.562  
      add_1642_33_Y_add_1633_32_g2673  -             XNOR2XL    0.000   4.101    4.562  
      add_1642_33_Y_add_1633_32_g2673  B ^ -> Y ^    XNOR2XL    0.116   4.217    4.678  
      g132873                          -             AOI222XL   0.000   4.217    4.678  
      g132873                          C0 ^ -> Y v   AOI222XL   0.084   4.301    4.762  
      g132787                          -             INVXL      0.000   4.301    4.762  
      g132787                          A v -> Y ^    INVXL      0.060   4.361    4.823  
      reg_next_pc_reg[31]              -             DFFQX1     0.000   4.361    4.823  
      -----------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -------------------------------------------------------------
      Instance             Arc    Cell    Retime  Arrival  Required  
                                          Delay   Time     Time  
      -------------------------------------------------------------
      -                    clk ^  -       -       0.000    -0.461  
      reg_next_pc_reg[31]  -      DFFQX1  0.000   0.000    -0.461  
      -------------------------------------------------------------
Path 33: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_branch_reg/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.177
+ Phase Shift                   5.000
= Required Time                 4.823
- Arrival Time                  4.332
= Slack Time                    0.491
= Slack Time(original)          0.357
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -----------------------------------------------------------------------------------
      Instance                         Arc           Cell       Retime  Arrival  Required  
                                                                Delay   Time     Time  
      -----------------------------------------------------------------------------------
      -                                clk ^         -          -       0.000    0.491  
      latched_branch_reg               -             DFFX2      0.000   0.000    0.491  
      latched_branch_reg               CK ^ -> Q ^   DFFX2      0.328   0.328    0.819  
      g75948__4319                     -             NAND2X4    0.000   0.328    0.819  
      g75948__4319                     A ^ -> Y v    NAND2X4    0.243   0.572    1.063  
      g75492__6161                     -             AOI222XL   0.000   0.572    1.063  
      g75492__6161                     B1 v -> Y ^   AOI222XL   0.279   0.851    1.341  
      g75485                           -             INVX1      0.000   0.851    1.341  
      g75485                           A ^ -> Y v    INVX1      0.081   0.931    1.422  
      add_1642_33_Y_add_1633_32_g2649  -             NOR2XL     0.000   0.931    1.422  
      add_1642_33_Y_add_1633_32_g2649  B v -> Y ^    NOR2XL     0.165   1.096    1.587  
      add_1642_33_Y_add_1633_32_g2546  -             OAI21X1    0.000   1.096    1.587  
      add_1642_33_Y_add_1633_32_g2546  A0 ^ -> Y v   OAI21X1    0.119   1.215    1.706  
      add_1642_33_Y_add_1633_32_g2545  -             CLKINVX1   0.000   1.215    1.706  
      add_1642_33_Y_add_1633_32_g2545  A v -> Y ^    CLKINVX1   0.073   1.288    1.778  
      add_1642_33_Y_add_1633_32_g2543  -             OAI21X1    0.000   1.288    1.778  
      add_1642_33_Y_add_1633_32_g2543  A1 ^ -> Y v   OAI21X1    0.086   1.374    1.865  
      add_1642_33_Y_add_1633_32_g2542  -             CLKINVX1   0.000   1.374    1.865  
      add_1642_33_Y_add_1633_32_g2542  A v -> Y ^    CLKINVX1   0.065   1.438    1.929  
      add_1642_33_Y_add_1633_32_g2540  -             OAI21X1    0.000   1.438    1.929  
      add_1642_33_Y_add_1633_32_g2540  A1 ^ -> Y v   OAI21X1    0.100   1.539    2.030  
      add_1642_33_Y_add_1633_32_g2537  -             OAI2BB1X1  0.000   1.539    2.030  
      add_1642_33_Y_add_1633_32_g2537  A1N v -> Y v  OAI2BB1X1  0.170   1.709    2.200  
      add_1642_33_Y_add_1633_32_g2534  -             OAI2BB1X1  0.000   1.709    2.200  
      add_1642_33_Y_add_1633_32_g2534  A1N v -> Y v  OAI2BB1X1  0.182   1.891    2.382  
      add_1642_33_Y_add_1633_32_g2532  -             NAND2BX1   0.000   1.891    2.382  
      add_1642_33_Y_add_1633_32_g2532  B v -> Y ^    NAND2BX1   0.092   1.983    2.474  
      add_1642_33_Y_add_1633_32_g2530  -             NOR2BX1    0.000   1.983    2.474  
      add_1642_33_Y_add_1633_32_g2530  B ^ -> Y v    NOR2BX1    0.039   2.022    2.513  
      add_1642_33_Y_add_1633_32_g2528  -             NOR2XL     0.000   2.022    2.513  
      add_1642_33_Y_add_1633_32_g2528  B v -> Y ^    NOR2XL     0.128   2.150    2.641  
      add_1642_33_Y_add_1633_32_g2521  -             NOR2XL     0.000   2.150    2.641  
      add_1642_33_Y_add_1633_32_g2521  B ^ -> Y v    NOR2XL     0.072   2.222    2.713  
      add_1642_33_Y_add_1633_32_g2520  -             NOR2BX1    0.000   2.222    2.713  
      add_1642_33_Y_add_1633_32_g2520  B v -> Y ^    NOR2BX1    0.096   2.318    2.808  
      add_1642_33_Y_add_1633_32_g2512  -             NOR2XL     0.000   2.318    2.808  
      add_1642_33_Y_add_1633_32_g2512  B ^ -> Y v    NOR2XL     0.063   2.381    2.871  
      add_1642_33_Y_add_1633_32_g2510  -             NOR2BX1    0.000   2.381    2.871  
      add_1642_33_Y_add_1633_32_g2510  B v -> Y ^    NOR2BX1    0.092   2.472    2.963  
      add_1642_33_Y_add_1633_32_g2507  -             OAI21X1    0.000   2.472    2.963  
      add_1642_33_Y_add_1633_32_g2507  A1 ^ -> Y v   OAI21X1    0.119   2.591    3.082  
      add_1642_33_Y_add_1633_32_g2504  -             AOI21X1    0.000   2.591    3.082  
      add_1642_33_Y_add_1633_32_g2504  A1 v -> Y ^   AOI21X1    0.133   2.723    3.214  
      add_1642_33_Y_add_1633_32_g2502  -             NOR2X1     0.000   2.723    3.214  
      add_1642_33_Y_add_1633_32_g2502  B ^ -> Y v    NOR2X1     0.063   2.786    3.277  
      add_1642_33_Y_add_1633_32_g2498  -             NAND2XL    0.000   2.786    3.277  
      add_1642_33_Y_add_1633_32_g2498  B v -> Y ^    NAND2XL    0.055   2.841    3.332  
      add_1642_33_Y_add_1633_32_g2496  -             NAND2XL    0.000   2.841    3.332  
      add_1642_33_Y_add_1633_32_g2496  B ^ -> Y v    NAND2XL    0.134   2.975    3.466  
      add_1642_33_Y_add_1633_32_g2490  -             NAND2BXL   0.000   2.975    3.466  
      add_1642_33_Y_add_1633_32_g2490  B v -> Y ^    NAND2BXL   0.118   3.093    3.583  
      add_1642_33_Y_add_1633_32_g2485  -             OAI21X1    0.000   3.093    3.583  
      add_1642_33_Y_add_1633_32_g2485  A1 ^ -> Y v   OAI21X1    0.121   3.213    3.704  
      add_1642_33_Y_add_1633_32_g2479  -             NAND2BX1   0.000   3.213    3.704  
      add_1642_33_Y_add_1633_32_g2479  B v -> Y ^    NAND2BX1   0.066   3.280    3.771  
      add_1642_33_Y_add_1633_32_g2475  -             AOI21X1    0.000   3.280    3.771  
      add_1642_33_Y_add_1633_32_g2475  A1 ^ -> Y v   AOI21X1    0.077   3.357    3.848  
      add_1642_33_Y_add_1633_32_g2473  -             NOR2BX1    0.000   3.357    3.848  
      add_1642_33_Y_add_1633_32_g2473  B v -> Y ^    NOR2BX1    0.157   3.514    4.005  
      add_1642_33_Y_add_1633_32_g2471  -             NOR2BX1    0.000   3.514    4.005  
      add_1642_33_Y_add_1633_32_g2471  B ^ -> Y v    NOR2BX1    0.046   3.560    4.051  
      add_1642_33_Y_add_1633_32_g2468  -             NOR2XL     0.000   3.560    4.051  
      add_1642_33_Y_add_1633_32_g2468  B v -> Y ^    NOR2XL     0.135   3.695    4.186  
      add_1642_33_Y_add_1633_32_g2460  -             OAI21X1    0.000   3.695    4.186  
      add_1642_33_Y_add_1633_32_g2460  A1 ^ -> Y v   OAI21X1    0.106   3.801    4.292  
      add_1642_33_Y_add_1633_32_g2454  -             AOI21X1    0.000   3.801    4.292  
      add_1642_33_Y_add_1633_32_g2454  A1 v -> Y ^   AOI21X1    0.116   3.917    4.408  
      add_1642_33_Y_add_1633_32_g2451  -             OAI21X1    0.000   3.917    4.408  
      add_1642_33_Y_add_1633_32_g2451  A1 ^ -> Y v   OAI21X1    0.086   4.003    4.494  
      add_1642_33_Y_add_1633_32_g2673  -             XNOR2XL    0.000   4.003    4.494  
      add_1642_33_Y_add_1633_32_g2673  B v -> Y ^    XNOR2XL    0.184   4.187    4.677  
      g132873                          -             AOI222XL   0.000   4.187    4.677  
      g132873                          C0 ^ -> Y v   AOI222XL   0.085   4.272    4.762  
      g132787                          -             INVXL      0.000   4.272    4.762  
      g132787                          A v -> Y ^    INVXL      0.060   4.332    4.823  
      reg_next_pc_reg[31]              -             DFFQX1     0.000   4.332    4.823  
      -----------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -------------------------------------------------------------
      Instance             Arc    Cell    Retime  Arrival  Required  
                                          Delay   Time     Time  
      -------------------------------------------------------------
      -                    clk ^  -       -       0.000    -0.491  
      reg_next_pc_reg[31]  -      DFFQX1  0.000   0.000    -0.491  
      -------------------------------------------------------------
Path 34: MET Setup Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: latched_store_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.177
+ Phase Shift                   5.000
= Required Time                 4.823
- Arrival Time                  4.321
= Slack Time                    0.501
= Slack Time(original)          0.360
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -----------------------------------------------------------------------------------
      Instance                         Arc           Cell       Retime  Arrival  Required  
                                                                Delay   Time     Time  
      -----------------------------------------------------------------------------------
      -                                clk ^         -          -       0.000    0.501  
      latched_store_reg                -             DFFQX1     0.000   0.000    0.501  
      latched_store_reg                CK ^ -> Q v   DFFQX1     0.382   0.382    0.883  
      g75948__4319                     -             NAND2X4    0.000   0.382    0.883  
      g75948__4319                     B v -> Y ^    NAND2X4    0.179   0.561    1.062  
      g75889__3680                     -             NOR2X4     0.000   0.561    1.062  
      g75889__3680                     B ^ -> Y v    NOR2X4     0.121   0.682    1.184  
      g75492__6161                     -             AOI222XL   0.000   0.682    1.184  
      g75492__6161                     A1 v -> Y ^   AOI222XL   0.255   0.937    1.438  
      g75485                           -             INVX1      0.000   0.937    1.438  
      g75485                           A ^ -> Y v    INVX1      0.079   1.017    1.518  
      add_1642_33_Y_add_1633_32_g2637  -             NAND2XL    0.000   1.017    1.518  
      add_1642_33_Y_add_1633_32_g2637  B v -> Y ^    NAND2XL    0.097   1.113    1.615  
      add_1642_33_Y_add_1633_32_g2546  -             OAI21X1    0.000   1.113    1.615  
      add_1642_33_Y_add_1633_32_g2546  B0 ^ -> Y v   OAI21X1    0.096   1.209    1.710  
      add_1642_33_Y_add_1633_32_g2545  -             CLKINVX1   0.000   1.209    1.710  
      add_1642_33_Y_add_1633_32_g2545  A v -> Y ^    CLKINVX1   0.069   1.278    1.779  
      add_1642_33_Y_add_1633_32_g2543  -             OAI21X1    0.000   1.278    1.779  
      add_1642_33_Y_add_1633_32_g2543  A1 ^ -> Y v   OAI21X1    0.085   1.363    1.865  
      add_1642_33_Y_add_1633_32_g2542  -             CLKINVX1   0.000   1.363    1.865  
      add_1642_33_Y_add_1633_32_g2542  A v -> Y ^    CLKINVX1   0.065   1.428    1.929  
      add_1642_33_Y_add_1633_32_g2540  -             OAI21X1    0.000   1.428    1.929  
      add_1642_33_Y_add_1633_32_g2540  A1 ^ -> Y v   OAI21X1    0.100   1.528    2.030  
      add_1642_33_Y_add_1633_32_g2537  -             OAI2BB1X1  0.000   1.528    2.030  
      add_1642_33_Y_add_1633_32_g2537  A1N v -> Y v  OAI2BB1X1  0.170   1.699    2.200  
      add_1642_33_Y_add_1633_32_g2534  -             OAI2BB1X1  0.000   1.699    2.200  
      add_1642_33_Y_add_1633_32_g2534  A1N v -> Y v  OAI2BB1X1  0.182   1.881    2.382  
      add_1642_33_Y_add_1633_32_g2532  -             NAND2BX1   0.000   1.881    2.382  
      add_1642_33_Y_add_1633_32_g2532  B v -> Y ^    NAND2BX1   0.092   1.972    2.474  
      add_1642_33_Y_add_1633_32_g2530  -             NOR2BX1    0.000   1.972    2.474  
      add_1642_33_Y_add_1633_32_g2530  B ^ -> Y v    NOR2BX1    0.039   2.011    2.513  
      add_1642_33_Y_add_1633_32_g2528  -             NOR2XL     0.000   2.011    2.513  
      add_1642_33_Y_add_1633_32_g2528  B v -> Y ^    NOR2XL     0.128   2.140    2.641  
      add_1642_33_Y_add_1633_32_g2521  -             NOR2XL     0.000   2.140    2.641  
      add_1642_33_Y_add_1633_32_g2521  B ^ -> Y v    NOR2XL     0.072   2.211    2.713  
      add_1642_33_Y_add_1633_32_g2520  -             NOR2BX1    0.000   2.211    2.713  
      add_1642_33_Y_add_1633_32_g2520  B v -> Y ^    NOR2BX1    0.096   2.307    2.808  
      add_1642_33_Y_add_1633_32_g2512  -             NOR2XL     0.000   2.307    2.808  
      add_1642_33_Y_add_1633_32_g2512  B ^ -> Y v    NOR2XL     0.063   2.370    2.871  
      add_1642_33_Y_add_1633_32_g2510  -             NOR2BX1    0.000   2.370    2.871  
      add_1642_33_Y_add_1633_32_g2510  B v -> Y ^    NOR2BX1    0.092   2.462    2.963  
      add_1642_33_Y_add_1633_32_g2507  -             OAI21X1    0.000   2.462    2.963  
      add_1642_33_Y_add_1633_32_g2507  A1 ^ -> Y v   OAI21X1    0.119   2.580    3.082  
      add_1642_33_Y_add_1633_32_g2504  -             AOI21X1    0.000   2.580    3.082  
      add_1642_33_Y_add_1633_32_g2504  A1 v -> Y ^   AOI21X1    0.133   2.713    3.214  
      add_1642_33_Y_add_1633_32_g2502  -             NOR2X1     0.000   2.713    3.214  
      add_1642_33_Y_add_1633_32_g2502  B ^ -> Y v    NOR2X1     0.063   2.776    3.277  
      add_1642_33_Y_add_1633_32_g2498  -             NAND2XL    0.000   2.776    3.277  
      add_1642_33_Y_add_1633_32_g2498  B v -> Y ^    NAND2XL    0.055   2.830    3.332  
      add_1642_33_Y_add_1633_32_g2496  -             NAND2XL    0.000   2.830    3.332  
      add_1642_33_Y_add_1633_32_g2496  B ^ -> Y v    NAND2XL    0.134   2.964    3.466  
      add_1642_33_Y_add_1633_32_g2490  -             NAND2BXL   0.000   2.964    3.466  
      add_1642_33_Y_add_1633_32_g2490  B v -> Y ^    NAND2BXL   0.118   3.082    3.583  
      add_1642_33_Y_add_1633_32_g2485  -             OAI21X1    0.000   3.082    3.583  
      add_1642_33_Y_add_1633_32_g2485  A1 ^ -> Y v   OAI21X1    0.121   3.203    3.704  
      add_1642_33_Y_add_1633_32_g2479  -             NAND2BX1   0.000   3.203    3.704  
      add_1642_33_Y_add_1633_32_g2479  B v -> Y ^    NAND2BX1   0.066   3.269    3.771  
      add_1642_33_Y_add_1633_32_g2475  -             AOI21X1    0.000   3.269    3.771  
      add_1642_33_Y_add_1633_32_g2475  A1 ^ -> Y v   AOI21X1    0.077   3.346    3.848  
      add_1642_33_Y_add_1633_32_g2473  -             NOR2BX1    0.000   3.346    3.848  
      add_1642_33_Y_add_1633_32_g2473  B v -> Y ^    NOR2BX1    0.157   3.504    4.005  
      add_1642_33_Y_add_1633_32_g2471  -             NOR2BX1    0.000   3.504    4.005  
      add_1642_33_Y_add_1633_32_g2471  B ^ -> Y v    NOR2BX1    0.046   3.549    4.051  
      add_1642_33_Y_add_1633_32_g2468  -             NOR2XL     0.000   3.549    4.051  
      add_1642_33_Y_add_1633_32_g2468  B v -> Y ^    NOR2XL     0.135   3.684    4.186  
      add_1642_33_Y_add_1633_32_g2460  -             OAI21X1    0.000   3.684    4.186  
      add_1642_33_Y_add_1633_32_g2460  A1 ^ -> Y v   OAI21X1    0.106   3.790    4.292  
      add_1642_33_Y_add_1633_32_g2454  -             AOI21X1    0.000   3.790    4.292  
      add_1642_33_Y_add_1633_32_g2454  A1 v -> Y ^   AOI21X1    0.116   3.907    4.408  
      add_1642_33_Y_add_1633_32_g2451  -             OAI21X1    0.000   3.907    4.408  
      add_1642_33_Y_add_1633_32_g2451  A1 ^ -> Y v   OAI21X1    0.086   3.992    4.494  
      add_1642_33_Y_add_1633_32_g2673  -             XNOR2XL    0.000   3.992    4.494  
      add_1642_33_Y_add_1633_32_g2673  B v -> Y ^    XNOR2XL    0.184   4.176    4.677  
      g132873                          -             AOI222XL   0.000   4.176    4.677  
      g132873                          C0 ^ -> Y v   AOI222XL   0.085   4.261    4.762  
      g132787                          -             INVXL      0.000   4.261    4.762  
      g132787                          A v -> Y ^    INVXL      0.060   4.321    4.823  
      reg_next_pc_reg[31]              -             DFFQX1     0.000   4.321    4.823  
      -----------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -------------------------------------------------------------
      Instance             Arc    Cell    Retime  Arrival  Required  
                                          Delay   Time     Time  
      -------------------------------------------------------------
      -                    clk ^  -       -       0.000    -0.501  
      reg_next_pc_reg[31]  -      DFFQX1  0.000   0.000    -0.501  
      -------------------------------------------------------------
Path 35: MET Setup Check with Pin alu_out_q_reg[30]/CK 
Endpoint:   alu_out_q_reg[30]/D (^) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.178
+ Phase Shift                   5.000
= Required Time                 4.822
- Arrival Time                  4.320
= Slack Time                    0.501
= Slack Time(original)          0.363
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ---------------------------------------------------------------------------------
      Instance                         Arc          Cell      Retime  Arrival  Required  
                                                              Delay   Time     Time  
      ---------------------------------------------------------------------------------
      -                                clk ^        -         -       0.000    0.501  
      instr_sub_reg                    -            DFFHQX2   0.000   0.000    0.501  
      instr_sub_reg                    CK ^ -> Q ^  DFFHQX2   0.319   0.319    0.821  
      sub_1313_38_Y_add_1313_58_g1834  -            CLKINVX3  0.000   0.319    0.821  
      sub_1313_38_Y_add_1313_58_g1834  A ^ -> Y v   CLKINVX3  0.131   0.451    0.952  
      sub_1313_38_Y_add_1313_58_g1833  -            INVX3     0.000   0.451    0.952  
      sub_1313_38_Y_add_1313_58_g1833  A v -> Y ^   INVX3     0.162   0.613    1.114  
      sub_1313_38_Y_add_1313_58_g1775  -            NAND2XL   0.000   0.613    1.114  
      sub_1313_38_Y_add_1313_58_g1775  B ^ -> Y v   NAND2XL   0.108   0.721    1.222  
      sub_1313_38_Y_add_1313_58_g1669  -            OAI21X1   0.000   0.721    1.222  
      sub_1313_38_Y_add_1313_58_g1669  B0 v -> Y ^  OAI21X1   0.079   0.800    1.301  
      sub_1313_38_Y_add_1313_58_g1619  -            CLKINVX1  0.000   0.800    1.301  
      sub_1313_38_Y_add_1313_58_g1619  A ^ -> Y v   CLKINVX1  0.052   0.852    1.354  
      sub_1313_38_Y_add_1313_58_g1617  -            OAI21X1   0.000   0.852    1.354  
      sub_1313_38_Y_add_1313_58_g1617  A1 v -> Y ^  OAI21X1   0.103   0.956    1.457  
      sub_1313_38_Y_add_1313_58_g1615  -            CLKINVX1  0.000   0.956    1.457  
      sub_1313_38_Y_add_1313_58_g1615  A ^ -> Y v   CLKINVX1  0.060   1.015    1.517  
      sub_1313_38_Y_add_1313_58_g1613  -            OAI21X1   0.000   1.015    1.517  
      sub_1313_38_Y_add_1313_58_g1613  A1 v -> Y ^  OAI21X1   0.137   1.152    1.653  
      sub_1313_38_Y_add_1313_58_g1611  -            NAND2BX1  0.000   1.152    1.653  
      sub_1313_38_Y_add_1313_58_g1611  B ^ -> Y v   NAND2BX1  0.112   1.264    1.765  
      sub_1313_38_Y_add_1313_58_g1609  -            NAND2X2   0.000   1.264    1.765  
      sub_1313_38_Y_add_1313_58_g1609  B v -> Y ^   NAND2X2   0.072   1.336    1.837  
      sub_1313_38_Y_add_1313_58_g1608  -            NAND2XL   0.000   1.336    1.837  
      sub_1313_38_Y_add_1313_58_g1608  B ^ -> Y v   NAND2XL   0.086   1.422    1.923  
      sub_1313_38_Y_add_1313_58_g1605  -            NAND2BX1  0.000   1.422    1.923  
      sub_1313_38_Y_add_1313_58_g1605  B v -> Y ^   NAND2BX1  0.088   1.510    2.012  
      sub_1313_38_Y_add_1313_58_g1601  -            NAND2BX1  0.000   1.510    2.012  
      sub_1313_38_Y_add_1313_58_g1601  B ^ -> Y v   NAND2BX1  0.059   1.569    2.070  
      sub_1313_38_Y_add_1313_58_g1600  -            NAND2XL   0.000   1.569    2.070  
      sub_1313_38_Y_add_1313_58_g1600  B v -> Y ^   NAND2XL   0.110   1.679    2.180  
      sub_1313_38_Y_add_1313_58_g1597  -            NAND2BX1  0.000   1.679    2.180  
      sub_1313_38_Y_add_1313_58_g1597  B ^ -> Y v   NAND2BX1  0.079   1.758    2.259  
      sub_1313_38_Y_add_1313_58_g1594  -            NAND2X1   0.000   1.758    2.259  
      sub_1313_38_Y_add_1313_58_g1594  B v -> Y ^   NAND2X1   0.092   1.850    2.351  
      sub_1313_38_Y_add_1313_58_g1592  -            NAND2XL   0.000   1.850    2.351  
      sub_1313_38_Y_add_1313_58_g1592  B ^ -> Y v   NAND2XL   0.093   1.942    2.444  
      sub_1313_38_Y_add_1313_58_g1590  -            OAI211X1  0.000   1.942    2.444  
      sub_1313_38_Y_add_1313_58_g1590  C0 v -> Y ^  OAI211X1  0.095   2.037    2.539  
      sub_1313_38_Y_add_1313_58_g1584  -            NAND2BX1  0.000   2.037    2.539  
      sub_1313_38_Y_add_1313_58_g1584  B ^ -> Y v   NAND2BX1  0.088   2.125    2.627  
      sub_1313_38_Y_add_1313_58_g1578  -            OAI211X1  0.000   2.125    2.627  
      sub_1313_38_Y_add_1313_58_g1578  A1 v -> Y ^  OAI211X1  0.177   2.302    2.804  
      sub_1313_38_Y_add_1313_58_g1570  -            AOI21X1   0.000   2.302    2.804  
      sub_1313_38_Y_add_1313_58_g1570  A1 ^ -> Y v  AOI21X1   0.107   2.410    2.911  
      sub_1313_38_Y_add_1313_58_g1567  -            OAI21X1   0.000   2.410    2.911  
      sub_1313_38_Y_add_1313_58_g1567  A1 v -> Y ^  OAI21X1   0.150   2.560    3.061  
      sub_1313_38_Y_add_1313_58_g1566  -            INVX1     0.000   2.560    3.061  
      sub_1313_38_Y_add_1313_58_g1566  A ^ -> Y v   INVX1     0.078   2.638    3.139  
      sub_1313_38_Y_add_1313_58_g1565  -            NOR2XL    0.000   2.638    3.139  
      sub_1313_38_Y_add_1313_58_g1565  B v -> Y ^   NOR2XL    0.139   2.777    3.278  
      sub_1313_38_Y_add_1313_58_g1552  -            OAI211X1  0.000   2.777    3.278  
      sub_1313_38_Y_add_1313_58_g1552  A1 ^ -> Y v  OAI211X1  0.147   2.923    3.425  
      sub_1313_38_Y_add_1313_58_g1545  -            AOI21X1   0.000   2.923    3.425  
      sub_1313_38_Y_add_1313_58_g1545  A1 v -> Y ^  AOI21X1   0.106   3.029    3.530  
      sub_1313_38_Y_add_1313_58_g1540  -            OAI21X1   0.000   3.029    3.530  
      sub_1313_38_Y_add_1313_58_g1540  A1 ^ -> Y v  OAI21X1   0.076   3.105    3.607  
      sub_1313_38_Y_add_1313_58_g1538  -            NAND2X1   0.000   3.105    3.607  
      sub_1313_38_Y_add_1313_58_g1538  B v -> Y ^   NAND2X1   0.071   3.177    3.678  
      sub_1313_38_Y_add_1313_58_g1536  -            NAND2BXL  0.000   3.177    3.678  
      sub_1313_38_Y_add_1313_58_g1536  B ^ -> Y v   NAND2BXL  0.111   3.287    3.789  
      sub_1313_38_Y_add_1313_58_g1533  -            OAI21X1   0.000   3.287    3.789  
      sub_1313_38_Y_add_1313_58_g1533  A1 v -> Y ^  OAI21X1   0.156   3.443    3.944  
      sub_1313_38_Y_add_1313_58_g1528  -            AOI21X1   0.000   3.443    3.944  
      sub_1313_38_Y_add_1313_58_g1528  A1 ^ -> Y v  AOI21X1   0.118   3.561    4.063  
      sub_1313_38_Y_add_1313_58_g1526  -            NOR2XL    0.000   3.561    4.063  
      sub_1313_38_Y_add_1313_58_g1526  B v -> Y ^   NOR2XL    0.117   3.678    4.180  
      sub_1313_38_Y_add_1313_58_g1523  -            NOR2BX1   0.000   3.678    4.180  
      sub_1313_38_Y_add_1313_58_g1523  B ^ -> Y v   NOR2BX1   0.064   3.742    4.243  
      sub_1313_38_Y_add_1313_58_g1520  -            OAI21X1   0.000   3.742    4.243  
      sub_1313_38_Y_add_1313_58_g1520  A1 v -> Y ^  OAI21X1   0.108   3.850    4.351  
      sub_1313_38_Y_add_1313_58_g1517  -            AOI21X1   0.000   3.850    4.351  
      sub_1313_38_Y_add_1313_58_g1517  A1 ^ -> Y v  AOI21X1   0.108   3.958    4.459  
      sub_1313_38_Y_add_1313_58_g1835  -            XOR2XL    0.000   3.958    4.459  
      sub_1313_38_Y_add_1313_58_g1835  A v -> Y ^   XOR2XL    0.211   4.168    4.670  
      g75603__6260                     -            AOI221XL  0.000   4.168    4.670  
      g75603__6260                     B1 ^ -> Y v  AOI221XL  0.091   4.260    4.761  
      g75588                           -            INVXL     0.000   4.260    4.761  
      g75588                           A v -> Y ^   INVXL     0.061   4.320    4.822  
      alu_out_q_reg[30]                -            DFFQX1    0.000   4.320    4.822  
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -----------------------------------------------------------
      Instance           Arc    Cell    Retime  Arrival  Required  
                                        Delay   Time     Time  
      -----------------------------------------------------------
      -                  clk ^  -       -       0.000    -0.501  
      alu_out_q_reg[30]  -      DFFQX1  0.000   0.000    -0.501  
      -----------------------------------------------------------
Path 36: MET Setup Check with Pin alu_out_q_reg[31]/CK 
Endpoint:   alu_out_q_reg[31]/D (v) checked with  leading edge of 'clk'
Beginpoint: instr_sub_reg/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.085
+ Phase Shift                   5.000
= Required Time                 4.915
- Arrival Time                  4.432
= Slack Time                    0.483
= Slack Time(original)          0.367
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ---------------------------------------------------------------------------------
      Instance                         Arc          Cell      Retime  Arrival  Required  
                                                              Delay   Time     Time  
      ---------------------------------------------------------------------------------
      -                                clk ^        -         -       0.000    0.483  
      instr_sub_reg                    -            DFFHQX2   0.000   0.000    0.483  
      instr_sub_reg                    CK ^ -> Q ^  DFFHQX2   0.319   0.319    0.803  
      sub_1313_38_Y_add_1313_58_g1834  -            CLKINVX3  0.000   0.319    0.803  
      sub_1313_38_Y_add_1313_58_g1834  A ^ -> Y v   CLKINVX3  0.131   0.451    0.934  
      sub_1313_38_Y_add_1313_58_g1833  -            INVX3     0.000   0.451    0.934  
      sub_1313_38_Y_add_1313_58_g1833  A v -> Y ^   INVX3     0.162   0.613    1.096  
      sub_1313_38_Y_add_1313_58_g1775  -            NAND2XL   0.000   0.613    1.096  
      sub_1313_38_Y_add_1313_58_g1775  B ^ -> Y v   NAND2XL   0.108   0.721    1.204  
      sub_1313_38_Y_add_1313_58_g1669  -            OAI21X1   0.000   0.721    1.204  
      sub_1313_38_Y_add_1313_58_g1669  B0 v -> Y ^  OAI21X1   0.079   0.800    1.283  
      sub_1313_38_Y_add_1313_58_g1619  -            CLKINVX1  0.000   0.800    1.283  
      sub_1313_38_Y_add_1313_58_g1619  A ^ -> Y v   CLKINVX1  0.052   0.852    1.336  
      sub_1313_38_Y_add_1313_58_g1617  -            OAI21X1   0.000   0.852    1.336  
      sub_1313_38_Y_add_1313_58_g1617  A1 v -> Y ^  OAI21X1   0.103   0.956    1.439  
      sub_1313_38_Y_add_1313_58_g1615  -            CLKINVX1  0.000   0.956    1.439  
      sub_1313_38_Y_add_1313_58_g1615  A ^ -> Y v   CLKINVX1  0.060   1.015    1.499  
      sub_1313_38_Y_add_1313_58_g1613  -            OAI21X1   0.000   1.015    1.499  
      sub_1313_38_Y_add_1313_58_g1613  A1 v -> Y ^  OAI21X1   0.137   1.152    1.635  
      sub_1313_38_Y_add_1313_58_g1611  -            NAND2BX1  0.000   1.152    1.635  
      sub_1313_38_Y_add_1313_58_g1611  B ^ -> Y v   NAND2BX1  0.112   1.264    1.747  
      sub_1313_38_Y_add_1313_58_g1609  -            NAND2X2   0.000   1.264    1.747  
      sub_1313_38_Y_add_1313_58_g1609  B v -> Y ^   NAND2X2   0.072   1.336    1.819  
      sub_1313_38_Y_add_1313_58_g1608  -            NAND2XL   0.000   1.336    1.819  
      sub_1313_38_Y_add_1313_58_g1608  B ^ -> Y v   NAND2XL   0.086   1.422    1.905  
      sub_1313_38_Y_add_1313_58_g1605  -            NAND2BX1  0.000   1.422    1.905  
      sub_1313_38_Y_add_1313_58_g1605  B v -> Y ^   NAND2BX1  0.088   1.510    1.994  
      sub_1313_38_Y_add_1313_58_g1601  -            NAND2BX1  0.000   1.510    1.994  
      sub_1313_38_Y_add_1313_58_g1601  B ^ -> Y v   NAND2BX1  0.059   1.569    2.052  
      sub_1313_38_Y_add_1313_58_g1600  -            NAND2XL   0.000   1.569    2.052  
      sub_1313_38_Y_add_1313_58_g1600  B v -> Y ^   NAND2XL   0.110   1.679    2.162  
      sub_1313_38_Y_add_1313_58_g1597  -            NAND2BX1  0.000   1.679    2.162  
      sub_1313_38_Y_add_1313_58_g1597  B ^ -> Y v   NAND2BX1  0.079   1.758    2.241  
      sub_1313_38_Y_add_1313_58_g1594  -            NAND2X1   0.000   1.758    2.241  
      sub_1313_38_Y_add_1313_58_g1594  B v -> Y ^   NAND2X1   0.092   1.850    2.333  
      sub_1313_38_Y_add_1313_58_g1592  -            NAND2XL   0.000   1.850    2.333  
      sub_1313_38_Y_add_1313_58_g1592  B ^ -> Y v   NAND2XL   0.093   1.942    2.426  
      sub_1313_38_Y_add_1313_58_g1590  -            OAI211X1  0.000   1.942    2.426  
      sub_1313_38_Y_add_1313_58_g1590  C0 v -> Y ^  OAI211X1  0.095   2.037    2.521  
      sub_1313_38_Y_add_1313_58_g1584  -            NAND2BX1  0.000   2.037    2.521  
      sub_1313_38_Y_add_1313_58_g1584  B ^ -> Y v   NAND2BX1  0.088   2.125    2.609  
      sub_1313_38_Y_add_1313_58_g1578  -            OAI211X1  0.000   2.125    2.609  
      sub_1313_38_Y_add_1313_58_g1578  A1 v -> Y ^  OAI211X1  0.177   2.302    2.786  
      sub_1313_38_Y_add_1313_58_g1570  -            AOI21X1   0.000   2.302    2.786  
      sub_1313_38_Y_add_1313_58_g1570  A1 ^ -> Y v  AOI21X1   0.107   2.410    2.893  
      sub_1313_38_Y_add_1313_58_g1567  -            OAI21X1   0.000   2.410    2.893  
      sub_1313_38_Y_add_1313_58_g1567  A1 v -> Y ^  OAI21X1   0.150   2.560    3.043  
      sub_1313_38_Y_add_1313_58_g1566  -            INVX1     0.000   2.560    3.043  
      sub_1313_38_Y_add_1313_58_g1566  A ^ -> Y v   INVX1     0.078   2.638    3.121  
      sub_1313_38_Y_add_1313_58_g1565  -            NOR2XL    0.000   2.638    3.121  
      sub_1313_38_Y_add_1313_58_g1565  B v -> Y ^   NOR2XL    0.139   2.777    3.260  
      sub_1313_38_Y_add_1313_58_g1552  -            OAI211X1  0.000   2.777    3.260  
      sub_1313_38_Y_add_1313_58_g1552  A1 ^ -> Y v  OAI211X1  0.147   2.923    3.407  
      sub_1313_38_Y_add_1313_58_g1545  -            AOI21X1   0.000   2.923    3.407  
      sub_1313_38_Y_add_1313_58_g1545  A1 v -> Y ^  AOI21X1   0.106   3.029    3.512  
      sub_1313_38_Y_add_1313_58_g1540  -            OAI21X1   0.000   3.029    3.512  
      sub_1313_38_Y_add_1313_58_g1540  A1 ^ -> Y v  OAI21X1   0.076   3.105    3.589  
      sub_1313_38_Y_add_1313_58_g1538  -            NAND2X1   0.000   3.105    3.589  
      sub_1313_38_Y_add_1313_58_g1538  B v -> Y ^   NAND2X1   0.071   3.177    3.660  
      sub_1313_38_Y_add_1313_58_g1536  -            NAND2BXL  0.000   3.177    3.660  
      sub_1313_38_Y_add_1313_58_g1536  B ^ -> Y v   NAND2BXL  0.111   3.287    3.771  
      sub_1313_38_Y_add_1313_58_g1533  -            OAI21X1   0.000   3.287    3.771  
      sub_1313_38_Y_add_1313_58_g1533  A1 v -> Y ^  OAI21X1   0.156   3.443    3.926  
      sub_1313_38_Y_add_1313_58_g1528  -            AOI21X1   0.000   3.443    3.926  
      sub_1313_38_Y_add_1313_58_g1528  A1 ^ -> Y v  AOI21X1   0.118   3.561    4.045  
      sub_1313_38_Y_add_1313_58_g1526  -            NOR2XL    0.000   3.561    4.045  
      sub_1313_38_Y_add_1313_58_g1526  B v -> Y ^   NOR2XL    0.117   3.678    4.162  
      sub_1313_38_Y_add_1313_58_g1523  -            NOR2BX1   0.000   3.678    4.162  
      sub_1313_38_Y_add_1313_58_g1523  B ^ -> Y v   NOR2BX1   0.064   3.742    4.225  
      sub_1313_38_Y_add_1313_58_g1520  -            OAI21X1   0.000   3.742    4.225  
      sub_1313_38_Y_add_1313_58_g1520  A1 v -> Y ^  OAI21X1   0.108   3.850    4.333  
      sub_1313_38_Y_add_1313_58_g1517  -            AOI21X1   0.000   3.850    4.333  
      sub_1313_38_Y_add_1313_58_g1517  A1 ^ -> Y v  AOI21X1   0.108   3.958    4.441  
      sub_1313_38_Y_add_1313_58_g1514  -            OAI21X1   0.000   3.958    4.441  
      sub_1313_38_Y_add_1313_58_g1514  A1 v -> Y ^  OAI21X1   0.090   4.048    4.532  
      sub_1313_38_Y_add_1313_58_g2     -            XNOR2XL   0.000   4.048    4.532  
      sub_1313_38_Y_add_1313_58_g2     A ^ -> Y v   XNOR2XL   0.204   4.253    4.736  
      g75604__4319                     -            AOI221X1  0.000   4.253    4.736  
      g75604__4319                     B1 v -> Y ^  AOI221X1  0.131   4.383    4.866  
      g75589                           -            INVXL     0.000   4.383    4.866  
      g75589                           A ^ -> Y v   INVXL     0.049   4.432    4.915  
      alu_out_q_reg[31]                -            DFFQX1    0.000   4.432    4.915  
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -----------------------------------------------------------
      Instance           Arc    Cell    Retime  Arrival  Required  
                                        Delay   Time     Time  
      -----------------------------------------------------------
      -                  clk ^  -       -       0.000    -0.483  
      alu_out_q_reg[31]  -      DFFQX1  0.000   0.000    -0.483  
      -----------------------------------------------------------
Path 37: MET Setup Check with Pin cpuregs_reg[31][31]/CK 
Endpoint:   cpuregs_reg[31][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.338
+ Phase Shift                   5.000
= Required Time                 4.662
- Arrival Time                  4.289
= Slack Time                    0.373
= Slack Time(original)          0.368
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ----------------------------------------------------------------------
      Instance             Arc          Cell       Retime  Arrival  Required  
                                                   Delay   Time     Time  
      ----------------------------------------------------------------------
      -                    clk ^        -          -       0.000    0.373  
      reg_pc_reg[2]        -            DFFQX1     0.000   0.000    0.373  
      reg_pc_reg[2]        CK ^ -> Q ^  DFFQX1     0.334   0.334    0.708  
      add_1390_30_g537     -            NAND2X1    0.000   0.334    0.708  
      add_1390_30_g537     A ^ -> Y v   NAND2X1    0.121   0.455    0.828  
      add_1390_30_g535     -            NOR2X1     0.000   0.455    0.828  
      add_1390_30_g535     B v -> Y ^   NOR2X1     0.127   0.582    0.956  
      add_1390_30_g533     -            NAND2XL    0.000   0.582    0.956  
      add_1390_30_g533     B ^ -> Y v   NAND2XL    0.154   0.736    1.109  
      add_1390_30_g531     -            NOR2X1     0.000   0.736    1.109  
      add_1390_30_g531     B v -> Y ^   NOR2X1     0.142   0.878    1.251  
      add_1390_30_g529     -            NAND2X1    0.000   0.878    1.251  
      add_1390_30_g529     B ^ -> Y v   NAND2X1    0.103   0.981    1.354  
      add_1390_30_g527     -            NOR2XL     0.000   0.981    1.354  
      add_1390_30_g527     B v -> Y ^   NOR2XL     0.155   1.136    1.509  
      add_1390_30_g525     -            NAND2XL    0.000   1.136    1.509  
      add_1390_30_g525     B ^ -> Y v   NAND2XL    0.183   1.319    1.692  
      add_1390_30_g523     -            NOR2X1     0.000   1.319    1.692  
      add_1390_30_g523     B v -> Y ^   NOR2X1     0.163   1.482    1.855  
      add_1390_30_g521     -            NAND2X1    0.000   1.482    1.855  
      add_1390_30_g521     B ^ -> Y v   NAND2X1    0.129   1.611    1.985  
      add_1390_30_g519     -            NOR2X1     0.000   1.611    1.985  
      add_1390_30_g519     B v -> Y ^   NOR2X1     0.143   1.754    2.128  
      add_1390_30_g517     -            NAND2X1    0.000   1.754    2.128  
      add_1390_30_g517     B ^ -> Y v   NAND2X1    0.149   1.903    2.277  
      add_1390_30_g515     -            NOR2X2     0.000   1.903    2.277  
      add_1390_30_g515     B v -> Y ^   NOR2X2     0.124   2.027    2.401  
      add_1390_30_g513     -            NAND2X2    0.000   2.027    2.401  
      add_1390_30_g513     B ^ -> Y v   NAND2X2    0.097   2.124    2.497  
      add_1390_30_g511     -            NOR2X2     0.000   2.124    2.497  
      add_1390_30_g511     B v -> Y ^   NOR2X2     0.105   2.229    2.602  
      add_1390_30_g509     -            NAND2X2    0.000   2.229    2.602  
      add_1390_30_g509     B ^ -> Y v   NAND2X2    0.093   2.322    2.695  
      add_1390_30_g507     -            NOR2X2     0.000   2.322    2.695  
      add_1390_30_g507     B v -> Y ^   NOR2X2     0.104   2.426    2.800  
      add_1390_30_g505     -            NAND2X2    0.000   2.426    2.800  
      add_1390_30_g505     B ^ -> Y v   NAND2X2    0.093   2.519    2.893  
      add_1390_30_g503     -            NOR2X2     0.000   2.519    2.893  
      add_1390_30_g503     B v -> Y ^   NOR2X2     0.104   2.624    2.997  
      add_1390_30_g501     -            NAND2X2    0.000   2.624    2.997  
      add_1390_30_g501     B ^ -> Y v   NAND2X2    0.093   2.717    3.090  
      add_1390_30_g499     -            NOR2X2     0.000   2.717    3.090  
      add_1390_30_g499     B v -> Y ^   NOR2X2     0.104   2.821    3.194  
      add_1390_30_g497     -            NAND2X2    0.000   2.821    3.194  
      add_1390_30_g497     B ^ -> Y v   NAND2X2    0.093   2.914    3.287  
      add_1390_30_g495     -            NOR2X2     0.000   2.914    3.287  
      add_1390_30_g495     B v -> Y ^   NOR2X2     0.104   3.018    3.391  
      add_1390_30_g493     -            NAND2X2    0.000   3.018    3.391  
      add_1390_30_g493     B ^ -> Y v   NAND2X2    0.081   3.099    3.473  
      add_1390_30_g491     -            NOR2X1     0.000   3.099    3.473  
      add_1390_30_g491     B v -> Y ^   NOR2X1     0.120   3.220    3.593  
      add_1390_30_g489     -            CLKAND2X2  0.000   3.220    3.593  
      add_1390_30_g489     B ^ -> Y ^   CLKAND2X2  0.150   3.370    3.744  
      add_1390_30_g486     -            NAND2X2    0.000   3.370    3.744  
      add_1390_30_g486     B ^ -> Y v   NAND2X2    0.083   3.454    3.827  
      add_1390_30_g483     -            NOR2X2     0.000   3.454    3.827  
      add_1390_30_g483     B v -> Y ^   NOR2X2     0.102   3.556    3.929  
      add_1390_30_g480     -            NAND2X2    0.000   3.556    3.929  
      add_1390_30_g480     B ^ -> Y v   NAND2X2    0.071   3.627    4.000  
      add_1390_30_g555     -            XNOR2XL    0.000   3.627    4.000  
      add_1390_30_g555     B v -> Y ^   XNOR2XL    0.182   3.808    4.182  
      g132910              -            AO22X1     0.000   3.808    4.182  
      g132910              A1 ^ -> Y ^  AO22X1     0.481   4.289    4.662  
      cpuregs_reg[31][31]  -            SDFFQX1    0.000   4.289    4.662  
      ----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      --------------------------------------------------------------
      Instance             Arc    Cell     Retime  Arrival  Required  
                                           Delay   Time     Time  
      --------------------------------------------------------------
      -                    clk ^  -        -       0.000    -0.373  
      cpuregs_reg[31][31]  -      SDFFQX1  0.000   0.000    -0.373  
      --------------------------------------------------------------
Path 38: MET Setup Check with Pin cpuregs_reg[30][31]/CK 
Endpoint:   cpuregs_reg[30][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.338
+ Phase Shift                   5.000
= Required Time                 4.662
- Arrival Time                  4.289
= Slack Time                    0.373
= Slack Time(original)          0.368
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ----------------------------------------------------------------------
      Instance             Arc          Cell       Retime  Arrival  Required  
                                                   Delay   Time     Time  
      ----------------------------------------------------------------------
      -                    clk ^        -          -       0.000    0.373  
      reg_pc_reg[2]        -            DFFQX1     0.000   0.000    0.373  
      reg_pc_reg[2]        CK ^ -> Q ^  DFFQX1     0.334   0.334    0.708  
      add_1390_30_g537     -            NAND2X1    0.000   0.334    0.708  
      add_1390_30_g537     A ^ -> Y v   NAND2X1    0.121   0.455    0.828  
      add_1390_30_g535     -            NOR2X1     0.000   0.455    0.828  
      add_1390_30_g535     B v -> Y ^   NOR2X1     0.127   0.582    0.956  
      add_1390_30_g533     -            NAND2XL    0.000   0.582    0.956  
      add_1390_30_g533     B ^ -> Y v   NAND2XL    0.154   0.736    1.109  
      add_1390_30_g531     -            NOR2X1     0.000   0.736    1.109  
      add_1390_30_g531     B v -> Y ^   NOR2X1     0.142   0.878    1.251  
      add_1390_30_g529     -            NAND2X1    0.000   0.878    1.251  
      add_1390_30_g529     B ^ -> Y v   NAND2X1    0.103   0.981    1.354  
      add_1390_30_g527     -            NOR2XL     0.000   0.981    1.354  
      add_1390_30_g527     B v -> Y ^   NOR2XL     0.155   1.136    1.509  
      add_1390_30_g525     -            NAND2XL    0.000   1.136    1.509  
      add_1390_30_g525     B ^ -> Y v   NAND2XL    0.183   1.319    1.692  
      add_1390_30_g523     -            NOR2X1     0.000   1.319    1.692  
      add_1390_30_g523     B v -> Y ^   NOR2X1     0.163   1.482    1.855  
      add_1390_30_g521     -            NAND2X1    0.000   1.482    1.855  
      add_1390_30_g521     B ^ -> Y v   NAND2X1    0.129   1.611    1.985  
      add_1390_30_g519     -            NOR2X1     0.000   1.611    1.985  
      add_1390_30_g519     B v -> Y ^   NOR2X1     0.143   1.754    2.128  
      add_1390_30_g517     -            NAND2X1    0.000   1.754    2.128  
      add_1390_30_g517     B ^ -> Y v   NAND2X1    0.149   1.903    2.277  
      add_1390_30_g515     -            NOR2X2     0.000   1.903    2.277  
      add_1390_30_g515     B v -> Y ^   NOR2X2     0.124   2.027    2.401  
      add_1390_30_g513     -            NAND2X2    0.000   2.027    2.401  
      add_1390_30_g513     B ^ -> Y v   NAND2X2    0.097   2.124    2.497  
      add_1390_30_g511     -            NOR2X2     0.000   2.124    2.497  
      add_1390_30_g511     B v -> Y ^   NOR2X2     0.105   2.229    2.602  
      add_1390_30_g509     -            NAND2X2    0.000   2.229    2.602  
      add_1390_30_g509     B ^ -> Y v   NAND2X2    0.093   2.322    2.695  
      add_1390_30_g507     -            NOR2X2     0.000   2.322    2.695  
      add_1390_30_g507     B v -> Y ^   NOR2X2     0.104   2.426    2.800  
      add_1390_30_g505     -            NAND2X2    0.000   2.426    2.800  
      add_1390_30_g505     B ^ -> Y v   NAND2X2    0.093   2.519    2.893  
      add_1390_30_g503     -            NOR2X2     0.000   2.519    2.893  
      add_1390_30_g503     B v -> Y ^   NOR2X2     0.104   2.624    2.997  
      add_1390_30_g501     -            NAND2X2    0.000   2.624    2.997  
      add_1390_30_g501     B ^ -> Y v   NAND2X2    0.093   2.717    3.090  
      add_1390_30_g499     -            NOR2X2     0.000   2.717    3.090  
      add_1390_30_g499     B v -> Y ^   NOR2X2     0.104   2.821    3.194  
      add_1390_30_g497     -            NAND2X2    0.000   2.821    3.194  
      add_1390_30_g497     B ^ -> Y v   NAND2X2    0.093   2.914    3.287  
      add_1390_30_g495     -            NOR2X2     0.000   2.914    3.287  
      add_1390_30_g495     B v -> Y ^   NOR2X2     0.104   3.018    3.391  
      add_1390_30_g493     -            NAND2X2    0.000   3.018    3.391  
      add_1390_30_g493     B ^ -> Y v   NAND2X2    0.081   3.099    3.473  
      add_1390_30_g491     -            NOR2X1     0.000   3.099    3.473  
      add_1390_30_g491     B v -> Y ^   NOR2X1     0.120   3.220    3.593  
      add_1390_30_g489     -            CLKAND2X2  0.000   3.220    3.593  
      add_1390_30_g489     B ^ -> Y ^   CLKAND2X2  0.150   3.370    3.744  
      add_1390_30_g486     -            NAND2X2    0.000   3.370    3.744  
      add_1390_30_g486     B ^ -> Y v   NAND2X2    0.083   3.454    3.827  
      add_1390_30_g483     -            NOR2X2     0.000   3.454    3.827  
      add_1390_30_g483     B v -> Y ^   NOR2X2     0.102   3.556    3.929  
      add_1390_30_g480     -            NAND2X2    0.000   3.556    3.929  
      add_1390_30_g480     B ^ -> Y v   NAND2X2    0.071   3.627    4.000  
      add_1390_30_g555     -            XNOR2XL    0.000   3.627    4.000  
      add_1390_30_g555     B v -> Y ^   XNOR2XL    0.182   3.808    4.182  
      g132910              -            AO22X1     0.000   3.808    4.182  
      g132910              A1 ^ -> Y ^  AO22X1     0.481   4.289    4.662  
      cpuregs_reg[30][31]  -            SDFFQX1    0.000   4.289    4.662  
      ----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      --------------------------------------------------------------
      Instance             Arc    Cell     Retime  Arrival  Required  
                                           Delay   Time     Time  
      --------------------------------------------------------------
      -                    clk ^  -        -       0.000    -0.373  
      cpuregs_reg[30][31]  -      SDFFQX1  0.000   0.000    -0.373  
      --------------------------------------------------------------
Path 39: MET Setup Check with Pin cpuregs_reg[29][31]/CK 
Endpoint:   cpuregs_reg[29][31]/SI (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.338
+ Phase Shift                   5.000
= Required Time                 4.662
- Arrival Time                  4.289
= Slack Time                    0.373
= Slack Time(original)          0.368
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ----------------------------------------------------------------------
      Instance             Arc          Cell       Retime  Arrival  Required  
                                                   Delay   Time     Time  
      ----------------------------------------------------------------------
      -                    clk ^        -          -       0.000    0.373  
      reg_pc_reg[2]        -            DFFQX1     0.000   0.000    0.373  
      reg_pc_reg[2]        CK ^ -> Q ^  DFFQX1     0.334   0.334    0.708  
      add_1390_30_g537     -            NAND2X1    0.000   0.334    0.708  
      add_1390_30_g537     A ^ -> Y v   NAND2X1    0.121   0.455    0.828  
      add_1390_30_g535     -            NOR2X1     0.000   0.455    0.828  
      add_1390_30_g535     B v -> Y ^   NOR2X1     0.127   0.582    0.956  
      add_1390_30_g533     -            NAND2XL    0.000   0.582    0.956  
      add_1390_30_g533     B ^ -> Y v   NAND2XL    0.154   0.736    1.109  
      add_1390_30_g531     -            NOR2X1     0.000   0.736    1.109  
      add_1390_30_g531     B v -> Y ^   NOR2X1     0.142   0.878    1.251  
      add_1390_30_g529     -            NAND2X1    0.000   0.878    1.251  
      add_1390_30_g529     B ^ -> Y v   NAND2X1    0.103   0.981    1.354  
      add_1390_30_g527     -            NOR2XL     0.000   0.981    1.354  
      add_1390_30_g527     B v -> Y ^   NOR2XL     0.155   1.136    1.509  
      add_1390_30_g525     -            NAND2XL    0.000   1.136    1.509  
      add_1390_30_g525     B ^ -> Y v   NAND2XL    0.183   1.319    1.692  
      add_1390_30_g523     -            NOR2X1     0.000   1.319    1.692  
      add_1390_30_g523     B v -> Y ^   NOR2X1     0.163   1.482    1.855  
      add_1390_30_g521     -            NAND2X1    0.000   1.482    1.855  
      add_1390_30_g521     B ^ -> Y v   NAND2X1    0.129   1.611    1.985  
      add_1390_30_g519     -            NOR2X1     0.000   1.611    1.985  
      add_1390_30_g519     B v -> Y ^   NOR2X1     0.143   1.754    2.128  
      add_1390_30_g517     -            NAND2X1    0.000   1.754    2.128  
      add_1390_30_g517     B ^ -> Y v   NAND2X1    0.149   1.903    2.277  
      add_1390_30_g515     -            NOR2X2     0.000   1.903    2.277  
      add_1390_30_g515     B v -> Y ^   NOR2X2     0.124   2.027    2.401  
      add_1390_30_g513     -            NAND2X2    0.000   2.027    2.401  
      add_1390_30_g513     B ^ -> Y v   NAND2X2    0.097   2.124    2.497  
      add_1390_30_g511     -            NOR2X2     0.000   2.124    2.497  
      add_1390_30_g511     B v -> Y ^   NOR2X2     0.105   2.229    2.602  
      add_1390_30_g509     -            NAND2X2    0.000   2.229    2.602  
      add_1390_30_g509     B ^ -> Y v   NAND2X2    0.093   2.322    2.695  
      add_1390_30_g507     -            NOR2X2     0.000   2.322    2.695  
      add_1390_30_g507     B v -> Y ^   NOR2X2     0.104   2.426    2.800  
      add_1390_30_g505     -            NAND2X2    0.000   2.426    2.800  
      add_1390_30_g505     B ^ -> Y v   NAND2X2    0.093   2.519    2.893  
      add_1390_30_g503     -            NOR2X2     0.000   2.519    2.893  
      add_1390_30_g503     B v -> Y ^   NOR2X2     0.104   2.624    2.997  
      add_1390_30_g501     -            NAND2X2    0.000   2.624    2.997  
      add_1390_30_g501     B ^ -> Y v   NAND2X2    0.093   2.717    3.090  
      add_1390_30_g499     -            NOR2X2     0.000   2.717    3.090  
      add_1390_30_g499     B v -> Y ^   NOR2X2     0.104   2.821    3.194  
      add_1390_30_g497     -            NAND2X2    0.000   2.821    3.194  
      add_1390_30_g497     B ^ -> Y v   NAND2X2    0.093   2.914    3.287  
      add_1390_30_g495     -            NOR2X2     0.000   2.914    3.287  
      add_1390_30_g495     B v -> Y ^   NOR2X2     0.104   3.018    3.391  
      add_1390_30_g493     -            NAND2X2    0.000   3.018    3.391  
      add_1390_30_g493     B ^ -> Y v   NAND2X2    0.081   3.099    3.473  
      add_1390_30_g491     -            NOR2X1     0.000   3.099    3.473  
      add_1390_30_g491     B v -> Y ^   NOR2X1     0.120   3.220    3.593  
      add_1390_30_g489     -            CLKAND2X2  0.000   3.220    3.593  
      add_1390_30_g489     B ^ -> Y ^   CLKAND2X2  0.150   3.370    3.744  
      add_1390_30_g486     -            NAND2X2    0.000   3.370    3.744  
      add_1390_30_g486     B ^ -> Y v   NAND2X2    0.083   3.454    3.827  
      add_1390_30_g483     -            NOR2X2     0.000   3.454    3.827  
      add_1390_30_g483     B v -> Y ^   NOR2X2     0.102   3.556    3.929  
      add_1390_30_g480     -            NAND2X2    0.000   3.556    3.929  
      add_1390_30_g480     B ^ -> Y v   NAND2X2    0.071   3.627    4.000  
      add_1390_30_g555     -            XNOR2XL    0.000   3.627    4.000  
      add_1390_30_g555     B v -> Y ^   XNOR2XL    0.182   3.808    4.182  
      g132910              -            AO22X1     0.000   3.808    4.182  
      g132910              A1 ^ -> Y ^  AO22X1     0.481   4.289    4.662  
      cpuregs_reg[29][31]  -            SDFFQX1    0.000   4.289    4.662  
      ----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      --------------------------------------------------------------
      Instance             Arc    Cell     Retime  Arrival  Required  
                                           Delay   Time     Time  
      --------------------------------------------------------------
      -                    clk ^  -        -       0.000    -0.373  
      cpuregs_reg[29][31]  -      SDFFQX1  0.000   0.000    -0.373  
      --------------------------------------------------------------
Path 40: MET Setup Check with Pin cpuregs_reg[28][31]/CK 
Endpoint:   cpuregs_reg[28][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.338
+ Phase Shift                   5.000
= Required Time                 4.662
- Arrival Time                  4.289
= Slack Time                    0.373
= Slack Time(original)          0.368
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ----------------------------------------------------------------------
      Instance             Arc          Cell       Retime  Arrival  Required  
                                                   Delay   Time     Time  
      ----------------------------------------------------------------------
      -                    clk ^        -          -       0.000    0.373  
      reg_pc_reg[2]        -            DFFQX1     0.000   0.000    0.373  
      reg_pc_reg[2]        CK ^ -> Q ^  DFFQX1     0.334   0.334    0.708  
      add_1390_30_g537     -            NAND2X1    0.000   0.334    0.708  
      add_1390_30_g537     A ^ -> Y v   NAND2X1    0.121   0.455    0.828  
      add_1390_30_g535     -            NOR2X1     0.000   0.455    0.828  
      add_1390_30_g535     B v -> Y ^   NOR2X1     0.127   0.582    0.956  
      add_1390_30_g533     -            NAND2XL    0.000   0.582    0.956  
      add_1390_30_g533     B ^ -> Y v   NAND2XL    0.154   0.736    1.109  
      add_1390_30_g531     -            NOR2X1     0.000   0.736    1.109  
      add_1390_30_g531     B v -> Y ^   NOR2X1     0.142   0.878    1.251  
      add_1390_30_g529     -            NAND2X1    0.000   0.878    1.251  
      add_1390_30_g529     B ^ -> Y v   NAND2X1    0.103   0.981    1.354  
      add_1390_30_g527     -            NOR2XL     0.000   0.981    1.354  
      add_1390_30_g527     B v -> Y ^   NOR2XL     0.155   1.136    1.509  
      add_1390_30_g525     -            NAND2XL    0.000   1.136    1.509  
      add_1390_30_g525     B ^ -> Y v   NAND2XL    0.183   1.319    1.692  
      add_1390_30_g523     -            NOR2X1     0.000   1.319    1.692  
      add_1390_30_g523     B v -> Y ^   NOR2X1     0.163   1.482    1.855  
      add_1390_30_g521     -            NAND2X1    0.000   1.482    1.855  
      add_1390_30_g521     B ^ -> Y v   NAND2X1    0.129   1.611    1.985  
      add_1390_30_g519     -            NOR2X1     0.000   1.611    1.985  
      add_1390_30_g519     B v -> Y ^   NOR2X1     0.143   1.754    2.128  
      add_1390_30_g517     -            NAND2X1    0.000   1.754    2.128  
      add_1390_30_g517     B ^ -> Y v   NAND2X1    0.149   1.903    2.277  
      add_1390_30_g515     -            NOR2X2     0.000   1.903    2.277  
      add_1390_30_g515     B v -> Y ^   NOR2X2     0.124   2.027    2.401  
      add_1390_30_g513     -            NAND2X2    0.000   2.027    2.401  
      add_1390_30_g513     B ^ -> Y v   NAND2X2    0.097   2.124    2.497  
      add_1390_30_g511     -            NOR2X2     0.000   2.124    2.497  
      add_1390_30_g511     B v -> Y ^   NOR2X2     0.105   2.229    2.602  
      add_1390_30_g509     -            NAND2X2    0.000   2.229    2.602  
      add_1390_30_g509     B ^ -> Y v   NAND2X2    0.093   2.322    2.695  
      add_1390_30_g507     -            NOR2X2     0.000   2.322    2.695  
      add_1390_30_g507     B v -> Y ^   NOR2X2     0.104   2.426    2.800  
      add_1390_30_g505     -            NAND2X2    0.000   2.426    2.800  
      add_1390_30_g505     B ^ -> Y v   NAND2X2    0.093   2.519    2.893  
      add_1390_30_g503     -            NOR2X2     0.000   2.519    2.893  
      add_1390_30_g503     B v -> Y ^   NOR2X2     0.104   2.624    2.997  
      add_1390_30_g501     -            NAND2X2    0.000   2.624    2.997  
      add_1390_30_g501     B ^ -> Y v   NAND2X2    0.093   2.717    3.090  
      add_1390_30_g499     -            NOR2X2     0.000   2.717    3.090  
      add_1390_30_g499     B v -> Y ^   NOR2X2     0.104   2.821    3.194  
      add_1390_30_g497     -            NAND2X2    0.000   2.821    3.194  
      add_1390_30_g497     B ^ -> Y v   NAND2X2    0.093   2.914    3.287  
      add_1390_30_g495     -            NOR2X2     0.000   2.914    3.287  
      add_1390_30_g495     B v -> Y ^   NOR2X2     0.104   3.018    3.391  
      add_1390_30_g493     -            NAND2X2    0.000   3.018    3.391  
      add_1390_30_g493     B ^ -> Y v   NAND2X2    0.081   3.099    3.473  
      add_1390_30_g491     -            NOR2X1     0.000   3.099    3.473  
      add_1390_30_g491     B v -> Y ^   NOR2X1     0.120   3.220    3.593  
      add_1390_30_g489     -            CLKAND2X2  0.000   3.220    3.593  
      add_1390_30_g489     B ^ -> Y ^   CLKAND2X2  0.150   3.370    3.744  
      add_1390_30_g486     -            NAND2X2    0.000   3.370    3.744  
      add_1390_30_g486     B ^ -> Y v   NAND2X2    0.083   3.454    3.827  
      add_1390_30_g483     -            NOR2X2     0.000   3.454    3.827  
      add_1390_30_g483     B v -> Y ^   NOR2X2     0.102   3.556    3.929  
      add_1390_30_g480     -            NAND2X2    0.000   3.556    3.929  
      add_1390_30_g480     B ^ -> Y v   NAND2X2    0.071   3.627    4.000  
      add_1390_30_g555     -            XNOR2XL    0.000   3.627    4.000  
      add_1390_30_g555     B v -> Y ^   XNOR2XL    0.182   3.808    4.182  
      g132910              -            AO22X1     0.000   3.808    4.182  
      g132910              A1 ^ -> Y ^  AO22X1     0.481   4.289    4.662  
      cpuregs_reg[28][31]  -            SDFFQX1    0.000   4.289    4.662  
      ----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      --------------------------------------------------------------
      Instance             Arc    Cell     Retime  Arrival  Required  
                                           Delay   Time     Time  
      --------------------------------------------------------------
      -                    clk ^  -        -       0.000    -0.373  
      cpuregs_reg[28][31]  -      SDFFQX1  0.000   0.000    -0.373  
      --------------------------------------------------------------
Path 41: MET Setup Check with Pin cpuregs_reg[27][31]/CK 
Endpoint:   cpuregs_reg[27][31]/SI (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.338
+ Phase Shift                   5.000
= Required Time                 4.662
- Arrival Time                  4.289
= Slack Time                    0.373
= Slack Time(original)          0.368
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ----------------------------------------------------------------------
      Instance             Arc          Cell       Retime  Arrival  Required  
                                                   Delay   Time     Time  
      ----------------------------------------------------------------------
      -                    clk ^        -          -       0.000    0.373  
      reg_pc_reg[2]        -            DFFQX1     0.000   0.000    0.373  
      reg_pc_reg[2]        CK ^ -> Q ^  DFFQX1     0.334   0.334    0.708  
      add_1390_30_g537     -            NAND2X1    0.000   0.334    0.708  
      add_1390_30_g537     A ^ -> Y v   NAND2X1    0.121   0.455    0.828  
      add_1390_30_g535     -            NOR2X1     0.000   0.455    0.828  
      add_1390_30_g535     B v -> Y ^   NOR2X1     0.127   0.582    0.956  
      add_1390_30_g533     -            NAND2XL    0.000   0.582    0.956  
      add_1390_30_g533     B ^ -> Y v   NAND2XL    0.154   0.736    1.109  
      add_1390_30_g531     -            NOR2X1     0.000   0.736    1.109  
      add_1390_30_g531     B v -> Y ^   NOR2X1     0.142   0.878    1.251  
      add_1390_30_g529     -            NAND2X1    0.000   0.878    1.251  
      add_1390_30_g529     B ^ -> Y v   NAND2X1    0.103   0.981    1.354  
      add_1390_30_g527     -            NOR2XL     0.000   0.981    1.354  
      add_1390_30_g527     B v -> Y ^   NOR2XL     0.155   1.136    1.509  
      add_1390_30_g525     -            NAND2XL    0.000   1.136    1.509  
      add_1390_30_g525     B ^ -> Y v   NAND2XL    0.183   1.319    1.692  
      add_1390_30_g523     -            NOR2X1     0.000   1.319    1.692  
      add_1390_30_g523     B v -> Y ^   NOR2X1     0.163   1.482    1.855  
      add_1390_30_g521     -            NAND2X1    0.000   1.482    1.855  
      add_1390_30_g521     B ^ -> Y v   NAND2X1    0.129   1.611    1.985  
      add_1390_30_g519     -            NOR2X1     0.000   1.611    1.985  
      add_1390_30_g519     B v -> Y ^   NOR2X1     0.143   1.754    2.128  
      add_1390_30_g517     -            NAND2X1    0.000   1.754    2.128  
      add_1390_30_g517     B ^ -> Y v   NAND2X1    0.149   1.903    2.277  
      add_1390_30_g515     -            NOR2X2     0.000   1.903    2.277  
      add_1390_30_g515     B v -> Y ^   NOR2X2     0.124   2.027    2.401  
      add_1390_30_g513     -            NAND2X2    0.000   2.027    2.401  
      add_1390_30_g513     B ^ -> Y v   NAND2X2    0.097   2.124    2.497  
      add_1390_30_g511     -            NOR2X2     0.000   2.124    2.497  
      add_1390_30_g511     B v -> Y ^   NOR2X2     0.105   2.229    2.602  
      add_1390_30_g509     -            NAND2X2    0.000   2.229    2.602  
      add_1390_30_g509     B ^ -> Y v   NAND2X2    0.093   2.322    2.695  
      add_1390_30_g507     -            NOR2X2     0.000   2.322    2.695  
      add_1390_30_g507     B v -> Y ^   NOR2X2     0.104   2.426    2.800  
      add_1390_30_g505     -            NAND2X2    0.000   2.426    2.800  
      add_1390_30_g505     B ^ -> Y v   NAND2X2    0.093   2.519    2.893  
      add_1390_30_g503     -            NOR2X2     0.000   2.519    2.893  
      add_1390_30_g503     B v -> Y ^   NOR2X2     0.104   2.624    2.997  
      add_1390_30_g501     -            NAND2X2    0.000   2.624    2.997  
      add_1390_30_g501     B ^ -> Y v   NAND2X2    0.093   2.717    3.090  
      add_1390_30_g499     -            NOR2X2     0.000   2.717    3.090  
      add_1390_30_g499     B v -> Y ^   NOR2X2     0.104   2.821    3.194  
      add_1390_30_g497     -            NAND2X2    0.000   2.821    3.194  
      add_1390_30_g497     B ^ -> Y v   NAND2X2    0.093   2.914    3.287  
      add_1390_30_g495     -            NOR2X2     0.000   2.914    3.287  
      add_1390_30_g495     B v -> Y ^   NOR2X2     0.104   3.018    3.391  
      add_1390_30_g493     -            NAND2X2    0.000   3.018    3.391  
      add_1390_30_g493     B ^ -> Y v   NAND2X2    0.081   3.099    3.473  
      add_1390_30_g491     -            NOR2X1     0.000   3.099    3.473  
      add_1390_30_g491     B v -> Y ^   NOR2X1     0.120   3.220    3.593  
      add_1390_30_g489     -            CLKAND2X2  0.000   3.220    3.593  
      add_1390_30_g489     B ^ -> Y ^   CLKAND2X2  0.150   3.370    3.744  
      add_1390_30_g486     -            NAND2X2    0.000   3.370    3.744  
      add_1390_30_g486     B ^ -> Y v   NAND2X2    0.083   3.454    3.827  
      add_1390_30_g483     -            NOR2X2     0.000   3.454    3.827  
      add_1390_30_g483     B v -> Y ^   NOR2X2     0.102   3.556    3.929  
      add_1390_30_g480     -            NAND2X2    0.000   3.556    3.929  
      add_1390_30_g480     B ^ -> Y v   NAND2X2    0.071   3.627    4.000  
      add_1390_30_g555     -            XNOR2XL    0.000   3.627    4.000  
      add_1390_30_g555     B v -> Y ^   XNOR2XL    0.182   3.808    4.182  
      g132910              -            AO22X1     0.000   3.808    4.182  
      g132910              A1 ^ -> Y ^  AO22X1     0.481   4.289    4.662  
      cpuregs_reg[27][31]  -            SDFFQX1    0.000   4.289    4.662  
      ----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      --------------------------------------------------------------
      Instance             Arc    Cell     Retime  Arrival  Required  
                                           Delay   Time     Time  
      --------------------------------------------------------------
      -                    clk ^  -        -       0.000    -0.373  
      cpuregs_reg[27][31]  -      SDFFQX1  0.000   0.000    -0.373  
      --------------------------------------------------------------
Path 42: MET Setup Check with Pin cpuregs_reg[26][31]/CK 
Endpoint:   cpuregs_reg[26][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.338
+ Phase Shift                   5.000
= Required Time                 4.662
- Arrival Time                  4.289
= Slack Time                    0.373
= Slack Time(original)          0.368
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ----------------------------------------------------------------------
      Instance             Arc          Cell       Retime  Arrival  Required  
                                                   Delay   Time     Time  
      ----------------------------------------------------------------------
      -                    clk ^        -          -       0.000    0.373  
      reg_pc_reg[2]        -            DFFQX1     0.000   0.000    0.373  
      reg_pc_reg[2]        CK ^ -> Q ^  DFFQX1     0.334   0.334    0.708  
      add_1390_30_g537     -            NAND2X1    0.000   0.334    0.708  
      add_1390_30_g537     A ^ -> Y v   NAND2X1    0.121   0.455    0.828  
      add_1390_30_g535     -            NOR2X1     0.000   0.455    0.828  
      add_1390_30_g535     B v -> Y ^   NOR2X1     0.127   0.582    0.956  
      add_1390_30_g533     -            NAND2XL    0.000   0.582    0.956  
      add_1390_30_g533     B ^ -> Y v   NAND2XL    0.154   0.736    1.109  
      add_1390_30_g531     -            NOR2X1     0.000   0.736    1.109  
      add_1390_30_g531     B v -> Y ^   NOR2X1     0.142   0.878    1.251  
      add_1390_30_g529     -            NAND2X1    0.000   0.878    1.251  
      add_1390_30_g529     B ^ -> Y v   NAND2X1    0.103   0.981    1.354  
      add_1390_30_g527     -            NOR2XL     0.000   0.981    1.354  
      add_1390_30_g527     B v -> Y ^   NOR2XL     0.155   1.136    1.509  
      add_1390_30_g525     -            NAND2XL    0.000   1.136    1.509  
      add_1390_30_g525     B ^ -> Y v   NAND2XL    0.183   1.319    1.692  
      add_1390_30_g523     -            NOR2X1     0.000   1.319    1.692  
      add_1390_30_g523     B v -> Y ^   NOR2X1     0.163   1.482    1.855  
      add_1390_30_g521     -            NAND2X1    0.000   1.482    1.855  
      add_1390_30_g521     B ^ -> Y v   NAND2X1    0.129   1.611    1.985  
      add_1390_30_g519     -            NOR2X1     0.000   1.611    1.985  
      add_1390_30_g519     B v -> Y ^   NOR2X1     0.143   1.754    2.128  
      add_1390_30_g517     -            NAND2X1    0.000   1.754    2.128  
      add_1390_30_g517     B ^ -> Y v   NAND2X1    0.149   1.903    2.277  
      add_1390_30_g515     -            NOR2X2     0.000   1.903    2.277  
      add_1390_30_g515     B v -> Y ^   NOR2X2     0.124   2.027    2.401  
      add_1390_30_g513     -            NAND2X2    0.000   2.027    2.401  
      add_1390_30_g513     B ^ -> Y v   NAND2X2    0.097   2.124    2.497  
      add_1390_30_g511     -            NOR2X2     0.000   2.124    2.497  
      add_1390_30_g511     B v -> Y ^   NOR2X2     0.105   2.229    2.602  
      add_1390_30_g509     -            NAND2X2    0.000   2.229    2.602  
      add_1390_30_g509     B ^ -> Y v   NAND2X2    0.093   2.322    2.695  
      add_1390_30_g507     -            NOR2X2     0.000   2.322    2.695  
      add_1390_30_g507     B v -> Y ^   NOR2X2     0.104   2.426    2.800  
      add_1390_30_g505     -            NAND2X2    0.000   2.426    2.800  
      add_1390_30_g505     B ^ -> Y v   NAND2X2    0.093   2.519    2.893  
      add_1390_30_g503     -            NOR2X2     0.000   2.519    2.893  
      add_1390_30_g503     B v -> Y ^   NOR2X2     0.104   2.624    2.997  
      add_1390_30_g501     -            NAND2X2    0.000   2.624    2.997  
      add_1390_30_g501     B ^ -> Y v   NAND2X2    0.093   2.717    3.090  
      add_1390_30_g499     -            NOR2X2     0.000   2.717    3.090  
      add_1390_30_g499     B v -> Y ^   NOR2X2     0.104   2.821    3.194  
      add_1390_30_g497     -            NAND2X2    0.000   2.821    3.194  
      add_1390_30_g497     B ^ -> Y v   NAND2X2    0.093   2.914    3.287  
      add_1390_30_g495     -            NOR2X2     0.000   2.914    3.287  
      add_1390_30_g495     B v -> Y ^   NOR2X2     0.104   3.018    3.391  
      add_1390_30_g493     -            NAND2X2    0.000   3.018    3.391  
      add_1390_30_g493     B ^ -> Y v   NAND2X2    0.081   3.099    3.473  
      add_1390_30_g491     -            NOR2X1     0.000   3.099    3.473  
      add_1390_30_g491     B v -> Y ^   NOR2X1     0.120   3.220    3.593  
      add_1390_30_g489     -            CLKAND2X2  0.000   3.220    3.593  
      add_1390_30_g489     B ^ -> Y ^   CLKAND2X2  0.150   3.370    3.744  
      add_1390_30_g486     -            NAND2X2    0.000   3.370    3.744  
      add_1390_30_g486     B ^ -> Y v   NAND2X2    0.083   3.454    3.827  
      add_1390_30_g483     -            NOR2X2     0.000   3.454    3.827  
      add_1390_30_g483     B v -> Y ^   NOR2X2     0.102   3.556    3.929  
      add_1390_30_g480     -            NAND2X2    0.000   3.556    3.929  
      add_1390_30_g480     B ^ -> Y v   NAND2X2    0.071   3.627    4.000  
      add_1390_30_g555     -            XNOR2XL    0.000   3.627    4.000  
      add_1390_30_g555     B v -> Y ^   XNOR2XL    0.182   3.808    4.182  
      g132910              -            AO22X1     0.000   3.808    4.182  
      g132910              A1 ^ -> Y ^  AO22X1     0.481   4.289    4.662  
      cpuregs_reg[26][31]  -            SDFFQX1    0.000   4.289    4.662  
      ----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      --------------------------------------------------------------
      Instance             Arc    Cell     Retime  Arrival  Required  
                                           Delay   Time     Time  
      --------------------------------------------------------------
      -                    clk ^  -        -       0.000    -0.373  
      cpuregs_reg[26][31]  -      SDFFQX1  0.000   0.000    -0.373  
      --------------------------------------------------------------
Path 43: MET Setup Check with Pin cpuregs_reg[25][31]/CK 
Endpoint:   cpuregs_reg[25][31]/SI (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.338
+ Phase Shift                   5.000
= Required Time                 4.662
- Arrival Time                  4.289
= Slack Time                    0.373
= Slack Time(original)          0.368
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ----------------------------------------------------------------------
      Instance             Arc          Cell       Retime  Arrival  Required  
                                                   Delay   Time     Time  
      ----------------------------------------------------------------------
      -                    clk ^        -          -       0.000    0.373  
      reg_pc_reg[2]        -            DFFQX1     0.000   0.000    0.373  
      reg_pc_reg[2]        CK ^ -> Q ^  DFFQX1     0.334   0.334    0.708  
      add_1390_30_g537     -            NAND2X1    0.000   0.334    0.708  
      add_1390_30_g537     A ^ -> Y v   NAND2X1    0.121   0.455    0.828  
      add_1390_30_g535     -            NOR2X1     0.000   0.455    0.828  
      add_1390_30_g535     B v -> Y ^   NOR2X1     0.127   0.582    0.956  
      add_1390_30_g533     -            NAND2XL    0.000   0.582    0.956  
      add_1390_30_g533     B ^ -> Y v   NAND2XL    0.154   0.736    1.109  
      add_1390_30_g531     -            NOR2X1     0.000   0.736    1.109  
      add_1390_30_g531     B v -> Y ^   NOR2X1     0.142   0.878    1.251  
      add_1390_30_g529     -            NAND2X1    0.000   0.878    1.251  
      add_1390_30_g529     B ^ -> Y v   NAND2X1    0.103   0.981    1.354  
      add_1390_30_g527     -            NOR2XL     0.000   0.981    1.354  
      add_1390_30_g527     B v -> Y ^   NOR2XL     0.155   1.136    1.509  
      add_1390_30_g525     -            NAND2XL    0.000   1.136    1.509  
      add_1390_30_g525     B ^ -> Y v   NAND2XL    0.183   1.319    1.692  
      add_1390_30_g523     -            NOR2X1     0.000   1.319    1.692  
      add_1390_30_g523     B v -> Y ^   NOR2X1     0.163   1.482    1.855  
      add_1390_30_g521     -            NAND2X1    0.000   1.482    1.855  
      add_1390_30_g521     B ^ -> Y v   NAND2X1    0.129   1.611    1.985  
      add_1390_30_g519     -            NOR2X1     0.000   1.611    1.985  
      add_1390_30_g519     B v -> Y ^   NOR2X1     0.143   1.754    2.128  
      add_1390_30_g517     -            NAND2X1    0.000   1.754    2.128  
      add_1390_30_g517     B ^ -> Y v   NAND2X1    0.149   1.903    2.277  
      add_1390_30_g515     -            NOR2X2     0.000   1.903    2.277  
      add_1390_30_g515     B v -> Y ^   NOR2X2     0.124   2.027    2.401  
      add_1390_30_g513     -            NAND2X2    0.000   2.027    2.401  
      add_1390_30_g513     B ^ -> Y v   NAND2X2    0.097   2.124    2.497  
      add_1390_30_g511     -            NOR2X2     0.000   2.124    2.497  
      add_1390_30_g511     B v -> Y ^   NOR2X2     0.105   2.229    2.602  
      add_1390_30_g509     -            NAND2X2    0.000   2.229    2.602  
      add_1390_30_g509     B ^ -> Y v   NAND2X2    0.093   2.322    2.695  
      add_1390_30_g507     -            NOR2X2     0.000   2.322    2.695  
      add_1390_30_g507     B v -> Y ^   NOR2X2     0.104   2.426    2.800  
      add_1390_30_g505     -            NAND2X2    0.000   2.426    2.800  
      add_1390_30_g505     B ^ -> Y v   NAND2X2    0.093   2.519    2.893  
      add_1390_30_g503     -            NOR2X2     0.000   2.519    2.893  
      add_1390_30_g503     B v -> Y ^   NOR2X2     0.104   2.624    2.997  
      add_1390_30_g501     -            NAND2X2    0.000   2.624    2.997  
      add_1390_30_g501     B ^ -> Y v   NAND2X2    0.093   2.717    3.090  
      add_1390_30_g499     -            NOR2X2     0.000   2.717    3.090  
      add_1390_30_g499     B v -> Y ^   NOR2X2     0.104   2.821    3.194  
      add_1390_30_g497     -            NAND2X2    0.000   2.821    3.194  
      add_1390_30_g497     B ^ -> Y v   NAND2X2    0.093   2.914    3.287  
      add_1390_30_g495     -            NOR2X2     0.000   2.914    3.287  
      add_1390_30_g495     B v -> Y ^   NOR2X2     0.104   3.018    3.391  
      add_1390_30_g493     -            NAND2X2    0.000   3.018    3.391  
      add_1390_30_g493     B ^ -> Y v   NAND2X2    0.081   3.099    3.473  
      add_1390_30_g491     -            NOR2X1     0.000   3.099    3.473  
      add_1390_30_g491     B v -> Y ^   NOR2X1     0.120   3.220    3.593  
      add_1390_30_g489     -            CLKAND2X2  0.000   3.220    3.593  
      add_1390_30_g489     B ^ -> Y ^   CLKAND2X2  0.150   3.370    3.744  
      add_1390_30_g486     -            NAND2X2    0.000   3.370    3.744  
      add_1390_30_g486     B ^ -> Y v   NAND2X2    0.083   3.454    3.827  
      add_1390_30_g483     -            NOR2X2     0.000   3.454    3.827  
      add_1390_30_g483     B v -> Y ^   NOR2X2     0.102   3.556    3.929  
      add_1390_30_g480     -            NAND2X2    0.000   3.556    3.929  
      add_1390_30_g480     B ^ -> Y v   NAND2X2    0.071   3.627    4.000  
      add_1390_30_g555     -            XNOR2XL    0.000   3.627    4.000  
      add_1390_30_g555     B v -> Y ^   XNOR2XL    0.182   3.808    4.182  
      g132910              -            AO22X1     0.000   3.808    4.182  
      g132910              A1 ^ -> Y ^  AO22X1     0.481   4.289    4.662  
      cpuregs_reg[25][31]  -            SDFFQX1    0.000   4.289    4.662  
      ----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      --------------------------------------------------------------
      Instance             Arc    Cell     Retime  Arrival  Required  
                                           Delay   Time     Time  
      --------------------------------------------------------------
      -                    clk ^  -        -       0.000    -0.373  
      cpuregs_reg[25][31]  -      SDFFQX1  0.000   0.000    -0.373  
      --------------------------------------------------------------
Path 44: MET Setup Check with Pin cpuregs_reg[24][31]/CK 
Endpoint:   cpuregs_reg[24][31]/SI (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.338
+ Phase Shift                   5.000
= Required Time                 4.662
- Arrival Time                  4.289
= Slack Time                    0.373
= Slack Time(original)          0.368
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ----------------------------------------------------------------------
      Instance             Arc          Cell       Retime  Arrival  Required  
                                                   Delay   Time     Time  
      ----------------------------------------------------------------------
      -                    clk ^        -          -       0.000    0.373  
      reg_pc_reg[2]        -            DFFQX1     0.000   0.000    0.373  
      reg_pc_reg[2]        CK ^ -> Q ^  DFFQX1     0.334   0.334    0.708  
      add_1390_30_g537     -            NAND2X1    0.000   0.334    0.708  
      add_1390_30_g537     A ^ -> Y v   NAND2X1    0.121   0.455    0.828  
      add_1390_30_g535     -            NOR2X1     0.000   0.455    0.828  
      add_1390_30_g535     B v -> Y ^   NOR2X1     0.127   0.582    0.956  
      add_1390_30_g533     -            NAND2XL    0.000   0.582    0.956  
      add_1390_30_g533     B ^ -> Y v   NAND2XL    0.154   0.736    1.109  
      add_1390_30_g531     -            NOR2X1     0.000   0.736    1.109  
      add_1390_30_g531     B v -> Y ^   NOR2X1     0.142   0.878    1.251  
      add_1390_30_g529     -            NAND2X1    0.000   0.878    1.251  
      add_1390_30_g529     B ^ -> Y v   NAND2X1    0.103   0.981    1.354  
      add_1390_30_g527     -            NOR2XL     0.000   0.981    1.354  
      add_1390_30_g527     B v -> Y ^   NOR2XL     0.155   1.136    1.509  
      add_1390_30_g525     -            NAND2XL    0.000   1.136    1.509  
      add_1390_30_g525     B ^ -> Y v   NAND2XL    0.183   1.319    1.692  
      add_1390_30_g523     -            NOR2X1     0.000   1.319    1.692  
      add_1390_30_g523     B v -> Y ^   NOR2X1     0.163   1.482    1.855  
      add_1390_30_g521     -            NAND2X1    0.000   1.482    1.855  
      add_1390_30_g521     B ^ -> Y v   NAND2X1    0.129   1.611    1.985  
      add_1390_30_g519     -            NOR2X1     0.000   1.611    1.985  
      add_1390_30_g519     B v -> Y ^   NOR2X1     0.143   1.754    2.128  
      add_1390_30_g517     -            NAND2X1    0.000   1.754    2.128  
      add_1390_30_g517     B ^ -> Y v   NAND2X1    0.149   1.903    2.277  
      add_1390_30_g515     -            NOR2X2     0.000   1.903    2.277  
      add_1390_30_g515     B v -> Y ^   NOR2X2     0.124   2.027    2.401  
      add_1390_30_g513     -            NAND2X2    0.000   2.027    2.401  
      add_1390_30_g513     B ^ -> Y v   NAND2X2    0.097   2.124    2.497  
      add_1390_30_g511     -            NOR2X2     0.000   2.124    2.497  
      add_1390_30_g511     B v -> Y ^   NOR2X2     0.105   2.229    2.602  
      add_1390_30_g509     -            NAND2X2    0.000   2.229    2.602  
      add_1390_30_g509     B ^ -> Y v   NAND2X2    0.093   2.322    2.695  
      add_1390_30_g507     -            NOR2X2     0.000   2.322    2.695  
      add_1390_30_g507     B v -> Y ^   NOR2X2     0.104   2.426    2.800  
      add_1390_30_g505     -            NAND2X2    0.000   2.426    2.800  
      add_1390_30_g505     B ^ -> Y v   NAND2X2    0.093   2.519    2.893  
      add_1390_30_g503     -            NOR2X2     0.000   2.519    2.893  
      add_1390_30_g503     B v -> Y ^   NOR2X2     0.104   2.624    2.997  
      add_1390_30_g501     -            NAND2X2    0.000   2.624    2.997  
      add_1390_30_g501     B ^ -> Y v   NAND2X2    0.093   2.717    3.090  
      add_1390_30_g499     -            NOR2X2     0.000   2.717    3.090  
      add_1390_30_g499     B v -> Y ^   NOR2X2     0.104   2.821    3.194  
      add_1390_30_g497     -            NAND2X2    0.000   2.821    3.194  
      add_1390_30_g497     B ^ -> Y v   NAND2X2    0.093   2.914    3.287  
      add_1390_30_g495     -            NOR2X2     0.000   2.914    3.287  
      add_1390_30_g495     B v -> Y ^   NOR2X2     0.104   3.018    3.391  
      add_1390_30_g493     -            NAND2X2    0.000   3.018    3.391  
      add_1390_30_g493     B ^ -> Y v   NAND2X2    0.081   3.099    3.473  
      add_1390_30_g491     -            NOR2X1     0.000   3.099    3.473  
      add_1390_30_g491     B v -> Y ^   NOR2X1     0.120   3.220    3.593  
      add_1390_30_g489     -            CLKAND2X2  0.000   3.220    3.593  
      add_1390_30_g489     B ^ -> Y ^   CLKAND2X2  0.150   3.370    3.744  
      add_1390_30_g486     -            NAND2X2    0.000   3.370    3.744  
      add_1390_30_g486     B ^ -> Y v   NAND2X2    0.083   3.454    3.827  
      add_1390_30_g483     -            NOR2X2     0.000   3.454    3.827  
      add_1390_30_g483     B v -> Y ^   NOR2X2     0.102   3.556    3.929  
      add_1390_30_g480     -            NAND2X2    0.000   3.556    3.929  
      add_1390_30_g480     B ^ -> Y v   NAND2X2    0.071   3.627    4.000  
      add_1390_30_g555     -            XNOR2XL    0.000   3.627    4.000  
      add_1390_30_g555     B v -> Y ^   XNOR2XL    0.182   3.808    4.182  
      g132910              -            AO22X1     0.000   3.808    4.182  
      g132910              A1 ^ -> Y ^  AO22X1     0.481   4.289    4.662  
      cpuregs_reg[24][31]  -            SDFFQX1    0.000   4.289    4.662  
      ----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      --------------------------------------------------------------
      Instance             Arc    Cell     Retime  Arrival  Required  
                                           Delay   Time     Time  
      --------------------------------------------------------------
      -                    clk ^  -        -       0.000    -0.373  
      cpuregs_reg[24][31]  -      SDFFQX1  0.000   0.000    -0.373  
      --------------------------------------------------------------
Path 45: MET Setup Check with Pin cpuregs_reg[23][31]/CK 
Endpoint:   cpuregs_reg[23][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.338
+ Phase Shift                   5.000
= Required Time                 4.662
- Arrival Time                  4.289
= Slack Time                    0.373
= Slack Time(original)          0.368
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ----------------------------------------------------------------------
      Instance             Arc          Cell       Retime  Arrival  Required  
                                                   Delay   Time     Time  
      ----------------------------------------------------------------------
      -                    clk ^        -          -       0.000    0.373  
      reg_pc_reg[2]        -            DFFQX1     0.000   0.000    0.373  
      reg_pc_reg[2]        CK ^ -> Q ^  DFFQX1     0.334   0.334    0.708  
      add_1390_30_g537     -            NAND2X1    0.000   0.334    0.708  
      add_1390_30_g537     A ^ -> Y v   NAND2X1    0.121   0.455    0.828  
      add_1390_30_g535     -            NOR2X1     0.000   0.455    0.828  
      add_1390_30_g535     B v -> Y ^   NOR2X1     0.127   0.582    0.956  
      add_1390_30_g533     -            NAND2XL    0.000   0.582    0.956  
      add_1390_30_g533     B ^ -> Y v   NAND2XL    0.154   0.736    1.109  
      add_1390_30_g531     -            NOR2X1     0.000   0.736    1.109  
      add_1390_30_g531     B v -> Y ^   NOR2X1     0.142   0.878    1.251  
      add_1390_30_g529     -            NAND2X1    0.000   0.878    1.251  
      add_1390_30_g529     B ^ -> Y v   NAND2X1    0.103   0.981    1.354  
      add_1390_30_g527     -            NOR2XL     0.000   0.981    1.354  
      add_1390_30_g527     B v -> Y ^   NOR2XL     0.155   1.136    1.509  
      add_1390_30_g525     -            NAND2XL    0.000   1.136    1.509  
      add_1390_30_g525     B ^ -> Y v   NAND2XL    0.183   1.319    1.692  
      add_1390_30_g523     -            NOR2X1     0.000   1.319    1.692  
      add_1390_30_g523     B v -> Y ^   NOR2X1     0.163   1.482    1.855  
      add_1390_30_g521     -            NAND2X1    0.000   1.482    1.855  
      add_1390_30_g521     B ^ -> Y v   NAND2X1    0.129   1.611    1.985  
      add_1390_30_g519     -            NOR2X1     0.000   1.611    1.985  
      add_1390_30_g519     B v -> Y ^   NOR2X1     0.143   1.754    2.128  
      add_1390_30_g517     -            NAND2X1    0.000   1.754    2.128  
      add_1390_30_g517     B ^ -> Y v   NAND2X1    0.149   1.903    2.277  
      add_1390_30_g515     -            NOR2X2     0.000   1.903    2.277  
      add_1390_30_g515     B v -> Y ^   NOR2X2     0.124   2.027    2.401  
      add_1390_30_g513     -            NAND2X2    0.000   2.027    2.401  
      add_1390_30_g513     B ^ -> Y v   NAND2X2    0.097   2.124    2.497  
      add_1390_30_g511     -            NOR2X2     0.000   2.124    2.497  
      add_1390_30_g511     B v -> Y ^   NOR2X2     0.105   2.229    2.602  
      add_1390_30_g509     -            NAND2X2    0.000   2.229    2.602  
      add_1390_30_g509     B ^ -> Y v   NAND2X2    0.093   2.322    2.695  
      add_1390_30_g507     -            NOR2X2     0.000   2.322    2.695  
      add_1390_30_g507     B v -> Y ^   NOR2X2     0.104   2.426    2.800  
      add_1390_30_g505     -            NAND2X2    0.000   2.426    2.800  
      add_1390_30_g505     B ^ -> Y v   NAND2X2    0.093   2.519    2.893  
      add_1390_30_g503     -            NOR2X2     0.000   2.519    2.893  
      add_1390_30_g503     B v -> Y ^   NOR2X2     0.104   2.624    2.997  
      add_1390_30_g501     -            NAND2X2    0.000   2.624    2.997  
      add_1390_30_g501     B ^ -> Y v   NAND2X2    0.093   2.717    3.090  
      add_1390_30_g499     -            NOR2X2     0.000   2.717    3.090  
      add_1390_30_g499     B v -> Y ^   NOR2X2     0.104   2.821    3.194  
      add_1390_30_g497     -            NAND2X2    0.000   2.821    3.194  
      add_1390_30_g497     B ^ -> Y v   NAND2X2    0.093   2.914    3.287  
      add_1390_30_g495     -            NOR2X2     0.000   2.914    3.287  
      add_1390_30_g495     B v -> Y ^   NOR2X2     0.104   3.018    3.391  
      add_1390_30_g493     -            NAND2X2    0.000   3.018    3.391  
      add_1390_30_g493     B ^ -> Y v   NAND2X2    0.081   3.099    3.473  
      add_1390_30_g491     -            NOR2X1     0.000   3.099    3.473  
      add_1390_30_g491     B v -> Y ^   NOR2X1     0.120   3.220    3.593  
      add_1390_30_g489     -            CLKAND2X2  0.000   3.220    3.593  
      add_1390_30_g489     B ^ -> Y ^   CLKAND2X2  0.150   3.370    3.744  
      add_1390_30_g486     -            NAND2X2    0.000   3.370    3.744  
      add_1390_30_g486     B ^ -> Y v   NAND2X2    0.083   3.454    3.827  
      add_1390_30_g483     -            NOR2X2     0.000   3.454    3.827  
      add_1390_30_g483     B v -> Y ^   NOR2X2     0.102   3.556    3.929  
      add_1390_30_g480     -            NAND2X2    0.000   3.556    3.929  
      add_1390_30_g480     B ^ -> Y v   NAND2X2    0.071   3.627    4.000  
      add_1390_30_g555     -            XNOR2XL    0.000   3.627    4.000  
      add_1390_30_g555     B v -> Y ^   XNOR2XL    0.182   3.808    4.182  
      g132910              -            AO22X1     0.000   3.808    4.182  
      g132910              A1 ^ -> Y ^  AO22X1     0.481   4.289    4.662  
      cpuregs_reg[23][31]  -            SDFFQX1    0.000   4.289    4.662  
      ----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      --------------------------------------------------------------
      Instance             Arc    Cell     Retime  Arrival  Required  
                                           Delay   Time     Time  
      --------------------------------------------------------------
      -                    clk ^  -        -       0.000    -0.373  
      cpuregs_reg[23][31]  -      SDFFQX1  0.000   0.000    -0.373  
      --------------------------------------------------------------
Path 46: MET Setup Check with Pin cpuregs_reg[22][31]/CK 
Endpoint:   cpuregs_reg[22][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.338
+ Phase Shift                   5.000
= Required Time                 4.662
- Arrival Time                  4.289
= Slack Time                    0.373
= Slack Time(original)          0.368
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ----------------------------------------------------------------------
      Instance             Arc          Cell       Retime  Arrival  Required  
                                                   Delay   Time     Time  
      ----------------------------------------------------------------------
      -                    clk ^        -          -       0.000    0.373  
      reg_pc_reg[2]        -            DFFQX1     0.000   0.000    0.373  
      reg_pc_reg[2]        CK ^ -> Q ^  DFFQX1     0.334   0.334    0.708  
      add_1390_30_g537     -            NAND2X1    0.000   0.334    0.708  
      add_1390_30_g537     A ^ -> Y v   NAND2X1    0.121   0.455    0.828  
      add_1390_30_g535     -            NOR2X1     0.000   0.455    0.828  
      add_1390_30_g535     B v -> Y ^   NOR2X1     0.127   0.582    0.956  
      add_1390_30_g533     -            NAND2XL    0.000   0.582    0.956  
      add_1390_30_g533     B ^ -> Y v   NAND2XL    0.154   0.736    1.109  
      add_1390_30_g531     -            NOR2X1     0.000   0.736    1.109  
      add_1390_30_g531     B v -> Y ^   NOR2X1     0.142   0.878    1.251  
      add_1390_30_g529     -            NAND2X1    0.000   0.878    1.251  
      add_1390_30_g529     B ^ -> Y v   NAND2X1    0.103   0.981    1.354  
      add_1390_30_g527     -            NOR2XL     0.000   0.981    1.354  
      add_1390_30_g527     B v -> Y ^   NOR2XL     0.155   1.136    1.509  
      add_1390_30_g525     -            NAND2XL    0.000   1.136    1.509  
      add_1390_30_g525     B ^ -> Y v   NAND2XL    0.183   1.319    1.692  
      add_1390_30_g523     -            NOR2X1     0.000   1.319    1.692  
      add_1390_30_g523     B v -> Y ^   NOR2X1     0.163   1.482    1.855  
      add_1390_30_g521     -            NAND2X1    0.000   1.482    1.855  
      add_1390_30_g521     B ^ -> Y v   NAND2X1    0.129   1.611    1.985  
      add_1390_30_g519     -            NOR2X1     0.000   1.611    1.985  
      add_1390_30_g519     B v -> Y ^   NOR2X1     0.143   1.754    2.128  
      add_1390_30_g517     -            NAND2X1    0.000   1.754    2.128  
      add_1390_30_g517     B ^ -> Y v   NAND2X1    0.149   1.903    2.277  
      add_1390_30_g515     -            NOR2X2     0.000   1.903    2.277  
      add_1390_30_g515     B v -> Y ^   NOR2X2     0.124   2.027    2.401  
      add_1390_30_g513     -            NAND2X2    0.000   2.027    2.401  
      add_1390_30_g513     B ^ -> Y v   NAND2X2    0.097   2.124    2.497  
      add_1390_30_g511     -            NOR2X2     0.000   2.124    2.497  
      add_1390_30_g511     B v -> Y ^   NOR2X2     0.105   2.229    2.602  
      add_1390_30_g509     -            NAND2X2    0.000   2.229    2.602  
      add_1390_30_g509     B ^ -> Y v   NAND2X2    0.093   2.322    2.695  
      add_1390_30_g507     -            NOR2X2     0.000   2.322    2.695  
      add_1390_30_g507     B v -> Y ^   NOR2X2     0.104   2.426    2.800  
      add_1390_30_g505     -            NAND2X2    0.000   2.426    2.800  
      add_1390_30_g505     B ^ -> Y v   NAND2X2    0.093   2.519    2.893  
      add_1390_30_g503     -            NOR2X2     0.000   2.519    2.893  
      add_1390_30_g503     B v -> Y ^   NOR2X2     0.104   2.624    2.997  
      add_1390_30_g501     -            NAND2X2    0.000   2.624    2.997  
      add_1390_30_g501     B ^ -> Y v   NAND2X2    0.093   2.717    3.090  
      add_1390_30_g499     -            NOR2X2     0.000   2.717    3.090  
      add_1390_30_g499     B v -> Y ^   NOR2X2     0.104   2.821    3.194  
      add_1390_30_g497     -            NAND2X2    0.000   2.821    3.194  
      add_1390_30_g497     B ^ -> Y v   NAND2X2    0.093   2.914    3.287  
      add_1390_30_g495     -            NOR2X2     0.000   2.914    3.287  
      add_1390_30_g495     B v -> Y ^   NOR2X2     0.104   3.018    3.391  
      add_1390_30_g493     -            NAND2X2    0.000   3.018    3.391  
      add_1390_30_g493     B ^ -> Y v   NAND2X2    0.081   3.099    3.473  
      add_1390_30_g491     -            NOR2X1     0.000   3.099    3.473  
      add_1390_30_g491     B v -> Y ^   NOR2X1     0.120   3.220    3.593  
      add_1390_30_g489     -            CLKAND2X2  0.000   3.220    3.593  
      add_1390_30_g489     B ^ -> Y ^   CLKAND2X2  0.150   3.370    3.744  
      add_1390_30_g486     -            NAND2X2    0.000   3.370    3.744  
      add_1390_30_g486     B ^ -> Y v   NAND2X2    0.083   3.454    3.827  
      add_1390_30_g483     -            NOR2X2     0.000   3.454    3.827  
      add_1390_30_g483     B v -> Y ^   NOR2X2     0.102   3.556    3.929  
      add_1390_30_g480     -            NAND2X2    0.000   3.556    3.929  
      add_1390_30_g480     B ^ -> Y v   NAND2X2    0.071   3.627    4.000  
      add_1390_30_g555     -            XNOR2XL    0.000   3.627    4.000  
      add_1390_30_g555     B v -> Y ^   XNOR2XL    0.182   3.808    4.182  
      g132910              -            AO22X1     0.000   3.808    4.182  
      g132910              A1 ^ -> Y ^  AO22X1     0.481   4.289    4.662  
      cpuregs_reg[22][31]  -            SDFFQX1    0.000   4.289    4.662  
      ----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      --------------------------------------------------------------
      Instance             Arc    Cell     Retime  Arrival  Required  
                                           Delay   Time     Time  
      --------------------------------------------------------------
      -                    clk ^  -        -       0.000    -0.373  
      cpuregs_reg[22][31]  -      SDFFQX1  0.000   0.000    -0.373  
      --------------------------------------------------------------
Path 47: MET Setup Check with Pin cpuregs_reg[21][31]/CK 
Endpoint:   cpuregs_reg[21][31]/SI (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.338
+ Phase Shift                   5.000
= Required Time                 4.662
- Arrival Time                  4.289
= Slack Time                    0.373
= Slack Time(original)          0.368
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ----------------------------------------------------------------------
      Instance             Arc          Cell       Retime  Arrival  Required  
                                                   Delay   Time     Time  
      ----------------------------------------------------------------------
      -                    clk ^        -          -       0.000    0.373  
      reg_pc_reg[2]        -            DFFQX1     0.000   0.000    0.373  
      reg_pc_reg[2]        CK ^ -> Q ^  DFFQX1     0.334   0.334    0.708  
      add_1390_30_g537     -            NAND2X1    0.000   0.334    0.708  
      add_1390_30_g537     A ^ -> Y v   NAND2X1    0.121   0.455    0.828  
      add_1390_30_g535     -            NOR2X1     0.000   0.455    0.828  
      add_1390_30_g535     B v -> Y ^   NOR2X1     0.127   0.582    0.956  
      add_1390_30_g533     -            NAND2XL    0.000   0.582    0.956  
      add_1390_30_g533     B ^ -> Y v   NAND2XL    0.154   0.736    1.109  
      add_1390_30_g531     -            NOR2X1     0.000   0.736    1.109  
      add_1390_30_g531     B v -> Y ^   NOR2X1     0.142   0.878    1.251  
      add_1390_30_g529     -            NAND2X1    0.000   0.878    1.251  
      add_1390_30_g529     B ^ -> Y v   NAND2X1    0.103   0.981    1.354  
      add_1390_30_g527     -            NOR2XL     0.000   0.981    1.354  
      add_1390_30_g527     B v -> Y ^   NOR2XL     0.155   1.136    1.509  
      add_1390_30_g525     -            NAND2XL    0.000   1.136    1.509  
      add_1390_30_g525     B ^ -> Y v   NAND2XL    0.183   1.319    1.692  
      add_1390_30_g523     -            NOR2X1     0.000   1.319    1.692  
      add_1390_30_g523     B v -> Y ^   NOR2X1     0.163   1.482    1.855  
      add_1390_30_g521     -            NAND2X1    0.000   1.482    1.855  
      add_1390_30_g521     B ^ -> Y v   NAND2X1    0.129   1.611    1.985  
      add_1390_30_g519     -            NOR2X1     0.000   1.611    1.985  
      add_1390_30_g519     B v -> Y ^   NOR2X1     0.143   1.754    2.128  
      add_1390_30_g517     -            NAND2X1    0.000   1.754    2.128  
      add_1390_30_g517     B ^ -> Y v   NAND2X1    0.149   1.903    2.277  
      add_1390_30_g515     -            NOR2X2     0.000   1.903    2.277  
      add_1390_30_g515     B v -> Y ^   NOR2X2     0.124   2.027    2.401  
      add_1390_30_g513     -            NAND2X2    0.000   2.027    2.401  
      add_1390_30_g513     B ^ -> Y v   NAND2X2    0.097   2.124    2.497  
      add_1390_30_g511     -            NOR2X2     0.000   2.124    2.497  
      add_1390_30_g511     B v -> Y ^   NOR2X2     0.105   2.229    2.602  
      add_1390_30_g509     -            NAND2X2    0.000   2.229    2.602  
      add_1390_30_g509     B ^ -> Y v   NAND2X2    0.093   2.322    2.695  
      add_1390_30_g507     -            NOR2X2     0.000   2.322    2.695  
      add_1390_30_g507     B v -> Y ^   NOR2X2     0.104   2.426    2.800  
      add_1390_30_g505     -            NAND2X2    0.000   2.426    2.800  
      add_1390_30_g505     B ^ -> Y v   NAND2X2    0.093   2.519    2.893  
      add_1390_30_g503     -            NOR2X2     0.000   2.519    2.893  
      add_1390_30_g503     B v -> Y ^   NOR2X2     0.104   2.624    2.997  
      add_1390_30_g501     -            NAND2X2    0.000   2.624    2.997  
      add_1390_30_g501     B ^ -> Y v   NAND2X2    0.093   2.717    3.090  
      add_1390_30_g499     -            NOR2X2     0.000   2.717    3.090  
      add_1390_30_g499     B v -> Y ^   NOR2X2     0.104   2.821    3.194  
      add_1390_30_g497     -            NAND2X2    0.000   2.821    3.194  
      add_1390_30_g497     B ^ -> Y v   NAND2X2    0.093   2.914    3.287  
      add_1390_30_g495     -            NOR2X2     0.000   2.914    3.287  
      add_1390_30_g495     B v -> Y ^   NOR2X2     0.104   3.018    3.391  
      add_1390_30_g493     -            NAND2X2    0.000   3.018    3.391  
      add_1390_30_g493     B ^ -> Y v   NAND2X2    0.081   3.099    3.473  
      add_1390_30_g491     -            NOR2X1     0.000   3.099    3.473  
      add_1390_30_g491     B v -> Y ^   NOR2X1     0.120   3.220    3.593  
      add_1390_30_g489     -            CLKAND2X2  0.000   3.220    3.593  
      add_1390_30_g489     B ^ -> Y ^   CLKAND2X2  0.150   3.370    3.744  
      add_1390_30_g486     -            NAND2X2    0.000   3.370    3.744  
      add_1390_30_g486     B ^ -> Y v   NAND2X2    0.083   3.454    3.827  
      add_1390_30_g483     -            NOR2X2     0.000   3.454    3.827  
      add_1390_30_g483     B v -> Y ^   NOR2X2     0.102   3.556    3.929  
      add_1390_30_g480     -            NAND2X2    0.000   3.556    3.929  
      add_1390_30_g480     B ^ -> Y v   NAND2X2    0.071   3.627    4.000  
      add_1390_30_g555     -            XNOR2XL    0.000   3.627    4.000  
      add_1390_30_g555     B v -> Y ^   XNOR2XL    0.182   3.808    4.182  
      g132910              -            AO22X1     0.000   3.808    4.182  
      g132910              A1 ^ -> Y ^  AO22X1     0.481   4.289    4.662  
      cpuregs_reg[21][31]  -            SDFFQX1    0.000   4.289    4.662  
      ----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      --------------------------------------------------------------
      Instance             Arc    Cell     Retime  Arrival  Required  
                                           Delay   Time     Time  
      --------------------------------------------------------------
      -                    clk ^  -        -       0.000    -0.373  
      cpuregs_reg[21][31]  -      SDFFQX1  0.000   0.000    -0.373  
      --------------------------------------------------------------
Path 48: MET Setup Check with Pin cpuregs_reg[20][31]/CK 
Endpoint:   cpuregs_reg[20][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.338
+ Phase Shift                   5.000
= Required Time                 4.662
- Arrival Time                  4.289
= Slack Time                    0.373
= Slack Time(original)          0.368
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ----------------------------------------------------------------------
      Instance             Arc          Cell       Retime  Arrival  Required  
                                                   Delay   Time     Time  
      ----------------------------------------------------------------------
      -                    clk ^        -          -       0.000    0.373  
      reg_pc_reg[2]        -            DFFQX1     0.000   0.000    0.373  
      reg_pc_reg[2]        CK ^ -> Q ^  DFFQX1     0.334   0.334    0.708  
      add_1390_30_g537     -            NAND2X1    0.000   0.334    0.708  
      add_1390_30_g537     A ^ -> Y v   NAND2X1    0.121   0.455    0.828  
      add_1390_30_g535     -            NOR2X1     0.000   0.455    0.828  
      add_1390_30_g535     B v -> Y ^   NOR2X1     0.127   0.582    0.956  
      add_1390_30_g533     -            NAND2XL    0.000   0.582    0.956  
      add_1390_30_g533     B ^ -> Y v   NAND2XL    0.154   0.736    1.109  
      add_1390_30_g531     -            NOR2X1     0.000   0.736    1.109  
      add_1390_30_g531     B v -> Y ^   NOR2X1     0.142   0.878    1.251  
      add_1390_30_g529     -            NAND2X1    0.000   0.878    1.251  
      add_1390_30_g529     B ^ -> Y v   NAND2X1    0.103   0.981    1.354  
      add_1390_30_g527     -            NOR2XL     0.000   0.981    1.354  
      add_1390_30_g527     B v -> Y ^   NOR2XL     0.155   1.136    1.509  
      add_1390_30_g525     -            NAND2XL    0.000   1.136    1.509  
      add_1390_30_g525     B ^ -> Y v   NAND2XL    0.183   1.319    1.692  
      add_1390_30_g523     -            NOR2X1     0.000   1.319    1.692  
      add_1390_30_g523     B v -> Y ^   NOR2X1     0.163   1.482    1.855  
      add_1390_30_g521     -            NAND2X1    0.000   1.482    1.855  
      add_1390_30_g521     B ^ -> Y v   NAND2X1    0.129   1.611    1.985  
      add_1390_30_g519     -            NOR2X1     0.000   1.611    1.985  
      add_1390_30_g519     B v -> Y ^   NOR2X1     0.143   1.754    2.128  
      add_1390_30_g517     -            NAND2X1    0.000   1.754    2.128  
      add_1390_30_g517     B ^ -> Y v   NAND2X1    0.149   1.903    2.277  
      add_1390_30_g515     -            NOR2X2     0.000   1.903    2.277  
      add_1390_30_g515     B v -> Y ^   NOR2X2     0.124   2.027    2.401  
      add_1390_30_g513     -            NAND2X2    0.000   2.027    2.401  
      add_1390_30_g513     B ^ -> Y v   NAND2X2    0.097   2.124    2.497  
      add_1390_30_g511     -            NOR2X2     0.000   2.124    2.497  
      add_1390_30_g511     B v -> Y ^   NOR2X2     0.105   2.229    2.602  
      add_1390_30_g509     -            NAND2X2    0.000   2.229    2.602  
      add_1390_30_g509     B ^ -> Y v   NAND2X2    0.093   2.322    2.695  
      add_1390_30_g507     -            NOR2X2     0.000   2.322    2.695  
      add_1390_30_g507     B v -> Y ^   NOR2X2     0.104   2.426    2.800  
      add_1390_30_g505     -            NAND2X2    0.000   2.426    2.800  
      add_1390_30_g505     B ^ -> Y v   NAND2X2    0.093   2.519    2.893  
      add_1390_30_g503     -            NOR2X2     0.000   2.519    2.893  
      add_1390_30_g503     B v -> Y ^   NOR2X2     0.104   2.624    2.997  
      add_1390_30_g501     -            NAND2X2    0.000   2.624    2.997  
      add_1390_30_g501     B ^ -> Y v   NAND2X2    0.093   2.717    3.090  
      add_1390_30_g499     -            NOR2X2     0.000   2.717    3.090  
      add_1390_30_g499     B v -> Y ^   NOR2X2     0.104   2.821    3.194  
      add_1390_30_g497     -            NAND2X2    0.000   2.821    3.194  
      add_1390_30_g497     B ^ -> Y v   NAND2X2    0.093   2.914    3.287  
      add_1390_30_g495     -            NOR2X2     0.000   2.914    3.287  
      add_1390_30_g495     B v -> Y ^   NOR2X2     0.104   3.018    3.391  
      add_1390_30_g493     -            NAND2X2    0.000   3.018    3.391  
      add_1390_30_g493     B ^ -> Y v   NAND2X2    0.081   3.099    3.473  
      add_1390_30_g491     -            NOR2X1     0.000   3.099    3.473  
      add_1390_30_g491     B v -> Y ^   NOR2X1     0.120   3.220    3.593  
      add_1390_30_g489     -            CLKAND2X2  0.000   3.220    3.593  
      add_1390_30_g489     B ^ -> Y ^   CLKAND2X2  0.150   3.370    3.744  
      add_1390_30_g486     -            NAND2X2    0.000   3.370    3.744  
      add_1390_30_g486     B ^ -> Y v   NAND2X2    0.083   3.454    3.827  
      add_1390_30_g483     -            NOR2X2     0.000   3.454    3.827  
      add_1390_30_g483     B v -> Y ^   NOR2X2     0.102   3.556    3.929  
      add_1390_30_g480     -            NAND2X2    0.000   3.556    3.929  
      add_1390_30_g480     B ^ -> Y v   NAND2X2    0.071   3.627    4.000  
      add_1390_30_g555     -            XNOR2XL    0.000   3.627    4.000  
      add_1390_30_g555     B v -> Y ^   XNOR2XL    0.182   3.808    4.182  
      g132910              -            AO22X1     0.000   3.808    4.182  
      g132910              A1 ^ -> Y ^  AO22X1     0.481   4.289    4.662  
      cpuregs_reg[20][31]  -            SDFFQX1    0.000   4.289    4.662  
      ----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      --------------------------------------------------------------
      Instance             Arc    Cell     Retime  Arrival  Required  
                                           Delay   Time     Time  
      --------------------------------------------------------------
      -                    clk ^  -        -       0.000    -0.373  
      cpuregs_reg[20][31]  -      SDFFQX1  0.000   0.000    -0.373  
      --------------------------------------------------------------
Path 49: MET Setup Check with Pin cpuregs_reg[19][31]/CK 
Endpoint:   cpuregs_reg[19][31]/SI (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.338
+ Phase Shift                   5.000
= Required Time                 4.662
- Arrival Time                  4.289
= Slack Time                    0.373
= Slack Time(original)          0.368
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ----------------------------------------------------------------------
      Instance             Arc          Cell       Retime  Arrival  Required  
                                                   Delay   Time     Time  
      ----------------------------------------------------------------------
      -                    clk ^        -          -       0.000    0.373  
      reg_pc_reg[2]        -            DFFQX1     0.000   0.000    0.373  
      reg_pc_reg[2]        CK ^ -> Q ^  DFFQX1     0.334   0.334    0.708  
      add_1390_30_g537     -            NAND2X1    0.000   0.334    0.708  
      add_1390_30_g537     A ^ -> Y v   NAND2X1    0.121   0.455    0.828  
      add_1390_30_g535     -            NOR2X1     0.000   0.455    0.828  
      add_1390_30_g535     B v -> Y ^   NOR2X1     0.127   0.582    0.956  
      add_1390_30_g533     -            NAND2XL    0.000   0.582    0.956  
      add_1390_30_g533     B ^ -> Y v   NAND2XL    0.154   0.736    1.109  
      add_1390_30_g531     -            NOR2X1     0.000   0.736    1.109  
      add_1390_30_g531     B v -> Y ^   NOR2X1     0.142   0.878    1.251  
      add_1390_30_g529     -            NAND2X1    0.000   0.878    1.251  
      add_1390_30_g529     B ^ -> Y v   NAND2X1    0.103   0.981    1.354  
      add_1390_30_g527     -            NOR2XL     0.000   0.981    1.354  
      add_1390_30_g527     B v -> Y ^   NOR2XL     0.155   1.136    1.509  
      add_1390_30_g525     -            NAND2XL    0.000   1.136    1.509  
      add_1390_30_g525     B ^ -> Y v   NAND2XL    0.183   1.319    1.692  
      add_1390_30_g523     -            NOR2X1     0.000   1.319    1.692  
      add_1390_30_g523     B v -> Y ^   NOR2X1     0.163   1.482    1.855  
      add_1390_30_g521     -            NAND2X1    0.000   1.482    1.855  
      add_1390_30_g521     B ^ -> Y v   NAND2X1    0.129   1.611    1.985  
      add_1390_30_g519     -            NOR2X1     0.000   1.611    1.985  
      add_1390_30_g519     B v -> Y ^   NOR2X1     0.143   1.754    2.128  
      add_1390_30_g517     -            NAND2X1    0.000   1.754    2.128  
      add_1390_30_g517     B ^ -> Y v   NAND2X1    0.149   1.903    2.277  
      add_1390_30_g515     -            NOR2X2     0.000   1.903    2.277  
      add_1390_30_g515     B v -> Y ^   NOR2X2     0.124   2.027    2.401  
      add_1390_30_g513     -            NAND2X2    0.000   2.027    2.401  
      add_1390_30_g513     B ^ -> Y v   NAND2X2    0.097   2.124    2.497  
      add_1390_30_g511     -            NOR2X2     0.000   2.124    2.497  
      add_1390_30_g511     B v -> Y ^   NOR2X2     0.105   2.229    2.602  
      add_1390_30_g509     -            NAND2X2    0.000   2.229    2.602  
      add_1390_30_g509     B ^ -> Y v   NAND2X2    0.093   2.322    2.695  
      add_1390_30_g507     -            NOR2X2     0.000   2.322    2.695  
      add_1390_30_g507     B v -> Y ^   NOR2X2     0.104   2.426    2.800  
      add_1390_30_g505     -            NAND2X2    0.000   2.426    2.800  
      add_1390_30_g505     B ^ -> Y v   NAND2X2    0.093   2.519    2.893  
      add_1390_30_g503     -            NOR2X2     0.000   2.519    2.893  
      add_1390_30_g503     B v -> Y ^   NOR2X2     0.104   2.624    2.997  
      add_1390_30_g501     -            NAND2X2    0.000   2.624    2.997  
      add_1390_30_g501     B ^ -> Y v   NAND2X2    0.093   2.717    3.090  
      add_1390_30_g499     -            NOR2X2     0.000   2.717    3.090  
      add_1390_30_g499     B v -> Y ^   NOR2X2     0.104   2.821    3.194  
      add_1390_30_g497     -            NAND2X2    0.000   2.821    3.194  
      add_1390_30_g497     B ^ -> Y v   NAND2X2    0.093   2.914    3.287  
      add_1390_30_g495     -            NOR2X2     0.000   2.914    3.287  
      add_1390_30_g495     B v -> Y ^   NOR2X2     0.104   3.018    3.391  
      add_1390_30_g493     -            NAND2X2    0.000   3.018    3.391  
      add_1390_30_g493     B ^ -> Y v   NAND2X2    0.081   3.099    3.473  
      add_1390_30_g491     -            NOR2X1     0.000   3.099    3.473  
      add_1390_30_g491     B v -> Y ^   NOR2X1     0.120   3.220    3.593  
      add_1390_30_g489     -            CLKAND2X2  0.000   3.220    3.593  
      add_1390_30_g489     B ^ -> Y ^   CLKAND2X2  0.150   3.370    3.744  
      add_1390_30_g486     -            NAND2X2    0.000   3.370    3.744  
      add_1390_30_g486     B ^ -> Y v   NAND2X2    0.083   3.454    3.827  
      add_1390_30_g483     -            NOR2X2     0.000   3.454    3.827  
      add_1390_30_g483     B v -> Y ^   NOR2X2     0.102   3.556    3.929  
      add_1390_30_g480     -            NAND2X2    0.000   3.556    3.929  
      add_1390_30_g480     B ^ -> Y v   NAND2X2    0.071   3.627    4.000  
      add_1390_30_g555     -            XNOR2XL    0.000   3.627    4.000  
      add_1390_30_g555     B v -> Y ^   XNOR2XL    0.182   3.808    4.182  
      g132910              -            AO22X1     0.000   3.808    4.182  
      g132910              A1 ^ -> Y ^  AO22X1     0.481   4.289    4.662  
      cpuregs_reg[19][31]  -            SDFFQX1    0.000   4.289    4.662  
      ----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      --------------------------------------------------------------
      Instance             Arc    Cell     Retime  Arrival  Required  
                                           Delay   Time     Time  
      --------------------------------------------------------------
      -                    clk ^  -        -       0.000    -0.373  
      cpuregs_reg[19][31]  -      SDFFQX1  0.000   0.000    -0.373  
      --------------------------------------------------------------
Path 50: MET Setup Check with Pin cpuregs_reg[18][31]/CK 
Endpoint:   cpuregs_reg[18][31]/D (^) checked with  leading edge of 'clk'
Beginpoint: reg_pc_reg[2]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time          0.000
- Setup                         0.338
+ Phase Shift                   5.000
= Required Time                 4.662
- Arrival Time                  4.289
= Slack Time                    0.373
= Slack Time(original)          0.368
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ----------------------------------------------------------------------
      Instance             Arc          Cell       Retime  Arrival  Required  
                                                   Delay   Time     Time  
      ----------------------------------------------------------------------
      -                    clk ^        -          -       0.000    0.373  
      reg_pc_reg[2]        -            DFFQX1     0.000   0.000    0.373  
      reg_pc_reg[2]        CK ^ -> Q ^  DFFQX1     0.334   0.334    0.708  
      add_1390_30_g537     -            NAND2X1    0.000   0.334    0.708  
      add_1390_30_g537     A ^ -> Y v   NAND2X1    0.121   0.455    0.828  
      add_1390_30_g535     -            NOR2X1     0.000   0.455    0.828  
      add_1390_30_g535     B v -> Y ^   NOR2X1     0.127   0.582    0.956  
      add_1390_30_g533     -            NAND2XL    0.000   0.582    0.956  
      add_1390_30_g533     B ^ -> Y v   NAND2XL    0.154   0.736    1.109  
      add_1390_30_g531     -            NOR2X1     0.000   0.736    1.109  
      add_1390_30_g531     B v -> Y ^   NOR2X1     0.142   0.878    1.251  
      add_1390_30_g529     -            NAND2X1    0.000   0.878    1.251  
      add_1390_30_g529     B ^ -> Y v   NAND2X1    0.103   0.981    1.354  
      add_1390_30_g527     -            NOR2XL     0.000   0.981    1.354  
      add_1390_30_g527     B v -> Y ^   NOR2XL     0.155   1.136    1.509  
      add_1390_30_g525     -            NAND2XL    0.000   1.136    1.509  
      add_1390_30_g525     B ^ -> Y v   NAND2XL    0.183   1.319    1.692  
      add_1390_30_g523     -            NOR2X1     0.000   1.319    1.692  
      add_1390_30_g523     B v -> Y ^   NOR2X1     0.163   1.482    1.855  
      add_1390_30_g521     -            NAND2X1    0.000   1.482    1.855  
      add_1390_30_g521     B ^ -> Y v   NAND2X1    0.129   1.611    1.985  
      add_1390_30_g519     -            NOR2X1     0.000   1.611    1.985  
      add_1390_30_g519     B v -> Y ^   NOR2X1     0.143   1.754    2.128  
      add_1390_30_g517     -            NAND2X1    0.000   1.754    2.128  
      add_1390_30_g517     B ^ -> Y v   NAND2X1    0.149   1.903    2.277  
      add_1390_30_g515     -            NOR2X2     0.000   1.903    2.277  
      add_1390_30_g515     B v -> Y ^   NOR2X2     0.124   2.027    2.401  
      add_1390_30_g513     -            NAND2X2    0.000   2.027    2.401  
      add_1390_30_g513     B ^ -> Y v   NAND2X2    0.097   2.124    2.497  
      add_1390_30_g511     -            NOR2X2     0.000   2.124    2.497  
      add_1390_30_g511     B v -> Y ^   NOR2X2     0.105   2.229    2.602  
      add_1390_30_g509     -            NAND2X2    0.000   2.229    2.602  
      add_1390_30_g509     B ^ -> Y v   NAND2X2    0.093   2.322    2.695  
      add_1390_30_g507     -            NOR2X2     0.000   2.322    2.695  
      add_1390_30_g507     B v -> Y ^   NOR2X2     0.104   2.426    2.800  
      add_1390_30_g505     -            NAND2X2    0.000   2.426    2.800  
      add_1390_30_g505     B ^ -> Y v   NAND2X2    0.093   2.519    2.893  
      add_1390_30_g503     -            NOR2X2     0.000   2.519    2.893  
      add_1390_30_g503     B v -> Y ^   NOR2X2     0.104   2.624    2.997  
      add_1390_30_g501     -            NAND2X2    0.000   2.624    2.997  
      add_1390_30_g501     B ^ -> Y v   NAND2X2    0.093   2.717    3.090  
      add_1390_30_g499     -            NOR2X2     0.000   2.717    3.090  
      add_1390_30_g499     B v -> Y ^   NOR2X2     0.104   2.821    3.194  
      add_1390_30_g497     -            NAND2X2    0.000   2.821    3.194  
      add_1390_30_g497     B ^ -> Y v   NAND2X2    0.093   2.914    3.287  
      add_1390_30_g495     -            NOR2X2     0.000   2.914    3.287  
      add_1390_30_g495     B v -> Y ^   NOR2X2     0.104   3.018    3.391  
      add_1390_30_g493     -            NAND2X2    0.000   3.018    3.391  
      add_1390_30_g493     B ^ -> Y v   NAND2X2    0.081   3.099    3.473  
      add_1390_30_g491     -            NOR2X1     0.000   3.099    3.473  
      add_1390_30_g491     B v -> Y ^   NOR2X1     0.120   3.220    3.593  
      add_1390_30_g489     -            CLKAND2X2  0.000   3.220    3.593  
      add_1390_30_g489     B ^ -> Y ^   CLKAND2X2  0.150   3.370    3.744  
      add_1390_30_g486     -            NAND2X2    0.000   3.370    3.744  
      add_1390_30_g486     B ^ -> Y v   NAND2X2    0.083   3.454    3.827  
      add_1390_30_g483     -            NOR2X2     0.000   3.454    3.827  
      add_1390_30_g483     B v -> Y ^   NOR2X2     0.102   3.556    3.929  
      add_1390_30_g480     -            NAND2X2    0.000   3.556    3.929  
      add_1390_30_g480     B ^ -> Y v   NAND2X2    0.071   3.627    4.000  
      add_1390_30_g555     -            XNOR2XL    0.000   3.627    4.000  
      add_1390_30_g555     B v -> Y ^   XNOR2XL    0.182   3.808    4.182  
      g132910              -            AO22X1     0.000   3.808    4.182  
      g132910              A1 ^ -> Y ^  AO22X1     0.481   4.289    4.662  
      cpuregs_reg[18][31]  -            SDFFQX1    0.000   4.289    4.662  
      ----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      --------------------------------------------------------------
      Instance             Arc    Cell     Retime  Arrival  Required  
                                           Delay   Time     Time  
      --------------------------------------------------------------
      -                    clk ^  -        -       0.000    -0.373  
      cpuregs_reg[18][31]  -      SDFFQX1  0.000   0.000    -0.373  
      --------------------------------------------------------------

