

================================================================
== Vitis HLS Report for 'ProcessingElement'
================================================================
* Date:           Mon Nov 11 16:41:46 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        MatrixMultiplication
* Solution:       xcu250-figd2104-2L-e (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.376 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+-----------+------+------+-----------------------------------------------+
        |                                                               |                                                    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                   |
        |                            Instance                           |                       Module                       |   min   |   max   |    min    |    max    |  min |  max |                      Type                     |
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+-----------+------+------+-----------------------------------------------+
        |grp_ProcessingElement_Pipeline_1_fu_140                        |ProcessingElement_Pipeline_1                        |       33|       33|   0.330 us|   0.330 us|    32|    32|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_ProcessingElement_Pipeline_2_fu_146                        |ProcessingElement_Pipeline_2                        |     1025|     1025|  10.250 us|  10.250 us|  1024|  1024|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_ProcessingElement_Pipeline_InitializeABuffer_Inner_fu_152  |ProcessingElement_Pipeline_InitializeABuffer_Inner  |       18|       18|   0.180 us|   0.180 us|    17|    17|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_ProcessingElement_Pipeline_Pipeline_N_Pipeline_M_fu_159    |ProcessingElement_Pipeline_Pipeline_N_Pipeline_M    |     1033|     1033|  10.330 us|  10.330 us|  1025|  1025|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_ProcessingElement_Pipeline_WriteC_Flattened_fu_177         |ProcessingElement_Pipeline_WriteC_Flattened         |     1026|     1026|  10.260 us|  10.260 us|  1025|  1025|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+-----------+------+------+-----------------------------------------------+

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |     Trip    |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |- OuterTile_N    |        ?|        ?|         ?|          -|          -|  0 ~ 8388608|        no|
        | + OuterTile_M   |        ?|        ?|         ?|          -|          -|  0 ~ 8388608|        no|
        |  ++ Collapse_K  |        ?|        ?|      1035|          -|          -|            ?|        no|
        +-----------------+---------+---------+----------+-----------+-----------+-------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      543|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|     40|     4595|     4382|     -|
|Memory               |       15|      -|       32|       33|     0|
|Multiplexer          |        -|      -|        0|      320|     -|
|Register             |        -|      -|      452|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |       15|     40|     5079|     5278|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        1|      1|       ~0|        1|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+------+------+-----+
    |                            Instance                           |                       Module                       | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+------+------+-----+
    |grp_ProcessingElement_Pipeline_1_fu_140                        |ProcessingElement_Pipeline_1                        |        0|   0|     7|    51|    0|
    |grp_ProcessingElement_Pipeline_2_fu_146                        |ProcessingElement_Pipeline_2                        |        0|   0|    12|    61|    0|
    |grp_ProcessingElement_Pipeline_InitializeABuffer_Inner_fu_152  |ProcessingElement_Pipeline_InitializeABuffer_Inner  |        0|   0|    13|    74|    0|
    |grp_ProcessingElement_Pipeline_Pipeline_N_Pipeline_M_fu_159    |ProcessingElement_Pipeline_Pipeline_N_Pipeline_M    |        0|  40|  4505|  3907|    0|
    |grp_ProcessingElement_Pipeline_WriteC_Flattened_fu_177         |ProcessingElement_Pipeline_WriteC_Flattened         |        0|   0|    58|   289|    0|
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+------+------+-----+
    |Total                                                          |                                                    |        0|  40|  4595|  4382|    0|
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+-----------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory  |                  Module                 | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-----------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |aBuffer_U  |ProcessingElement_aBuffer_RAM_AUTO_1R1W  |        0|  32|  33|    0|    32|   32|     1|         1024|
    |cBuffer_U  |ProcessingElement_cBuffer_RAM_AUTO_1R1W  |       15|   0|   0|    0|  1024|  256|     1|       262144|
    +-----------+-----------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total      |                                         |       15|  32|  33|    0|  1056|  288|     2|       263168|
    +-----------+-----------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln54_fu_252_p2               |         +|   0|  0|  31|          24|           1|
    |add_ln56_fu_280_p2               |         +|   0|  0|  31|          24|           1|
    |k_32_fu_304_p2                   |         +|   0|  0|  39|          32|           1|
    |sub60_fu_227_p2                  |         +|   0|  0|  31|          24|           2|
    |sub63_fu_233_p2                  |         +|   0|  0|  31|          24|           2|
    |sub66_fu_239_p2                  |         +|   0|  0|  39|          32|           2|
    |sub_i103_fu_211_p2               |         +|   0|  0|  40|          33|           9|
    |sub_i_fu_192_p2                  |         +|   0|  0|  40|          33|           9|
    |cmp111_fu_323_p2                 |      icmp|   0|  0|  39|          32|           1|
    |cmp61_fu_258_p2                  |      icmp|   0|  0|  31|          24|          24|
    |cmp64_fu_290_p2                  |      icmp|   0|  0|  31|          24|          24|
    |cmp67_fu_330_p2                  |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln54_fu_247_p2              |      icmp|   0|  0|  31|          24|          24|
    |icmp_ln56_fu_275_p2              |      icmp|   0|  0|  31|          24|          24|
    |icmp_ln60_fu_299_p2              |      icmp|   0|  0|  39|          32|          32|
    |ap_block_state1                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |brmerge282_fu_349_p2             |        or|   0|  0|   2|           1|           1|
    |tmp1_fu_344_p2                   |        or|   0|  0|   2|           1|           1|
    |cond90_fu_314_p3                 |    select|   0|  0|   6|           1|           6|
    |cond_fu_335_p3                   |    select|   0|  0|   6|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 543|         424|         199|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |aBuffer_address0  |  20|          4|    5|         20|
    |aBuffer_ce0       |  20|          4|    1|          4|
    |aBuffer_ce1       |   9|          2|    1|          2|
    |aBuffer_d0        |  20|          4|   32|        128|
    |aBuffer_we0       |  20|          4|    1|          4|
    |aPipes_31_read    |  14|          3|    1|          3|
    |ap_NS_fsm         |  59|         11|    1|         11|
    |ap_done           |   9|          2|    1|          2|
    |bPipes_31_read    |   9|          2|    1|          2|
    |cBuffer_address0  |  20|          4|   10|         40|
    |cBuffer_ce0       |  20|          4|    1|          4|
    |cBuffer_ce1       |   9|          2|    1|          2|
    |cBuffer_d0        |  14|          3|  256|        768|
    |cBuffer_we0       |  14|          3|    1|          3|
    |cPipes_31_write   |   9|          2|    1|          2|
    |k_reg_129         |   9|          2|   32|         64|
    |m0_reg_118        |   9|          2|   24|         48|
    |n0_fu_88          |   9|          2|   24|         48|
    |size_k_blk_n      |   9|          2|    1|          2|
    |size_m_blk_n      |   9|          2|    1|          2|
    |size_n_blk_n      |   9|          2|    1|          2|
    +------------------+----+-----------+-----+-----------+
    |Total             | 320|         66|  397|       1161|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                    | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln54_reg_408                                                            |  24|   0|   24|          0|
    |add_ln56_reg_426                                                            |  24|   0|   24|          0|
    |ap_CS_fsm                                                                   |  10|   0|   10|          0|
    |ap_done_reg                                                                 |   1|   0|    1|          0|
    |brmerge282_reg_464                                                          |   1|   0|    1|          0|
    |cmp111_reg_454                                                              |   1|   0|    1|          0|
    |cmp61_reg_413                                                               |   1|   0|    1|          0|
    |cmp64_reg_436                                                               |   1|   0|    1|          0|
    |cond90_reg_449                                                              |   1|   0|    5|          4|
    |cond_reg_459                                                                |   1|   0|    5|          4|
    |div_i104_cast3_reg_385                                                      |  24|   0|   24|          0|
    |div_i_cast1_reg_380                                                         |  24|   0|   24|          0|
    |grp_ProcessingElement_Pipeline_1_fu_140_ap_start_reg                        |   1|   0|    1|          0|
    |grp_ProcessingElement_Pipeline_2_fu_146_ap_start_reg                        |   1|   0|    1|          0|
    |grp_ProcessingElement_Pipeline_InitializeABuffer_Inner_fu_152_ap_start_reg  |   1|   0|    1|          0|
    |grp_ProcessingElement_Pipeline_Pipeline_N_Pipeline_M_fu_159_ap_start_reg    |   1|   0|    1|          0|
    |grp_ProcessingElement_Pipeline_WriteC_Flattened_fu_177_ap_start_reg         |   1|   0|    1|          0|
    |k_32_reg_444                                                                |  32|   0|   32|          0|
    |k_reg_129                                                                   |  32|   0|   32|          0|
    |m0_reg_118                                                                  |  24|   0|   24|          0|
    |mul_reg_418                                                                 |  23|   0|   27|          4|
    |n0_fu_88                                                                    |  24|   0|   24|          0|
    |size_k_read_reg_368                                                         |  32|   0|   32|          0|
    |size_m_read_reg_362                                                         |  32|   0|   32|          0|
    |size_n_read_reg_374                                                         |  32|   0|   32|          0|
    |sub60_reg_390                                                               |  24|   0|   24|          0|
    |sub63_reg_395                                                               |  24|   0|   24|          0|
    |sub66_reg_400                                                               |  32|   0|   32|          0|
    |trunc_ln56_reg_431                                                          |  23|   0|   23|          0|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                       | 452|   0|  464|         12|
    +----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  ProcessingElement|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  ProcessingElement|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  ProcessingElement|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  ProcessingElement|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|  ProcessingElement|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  ProcessingElement|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  ProcessingElement|  return value|
|aPipes_31_dout            |   in|   32|     ap_fifo|          aPipes_31|       pointer|
|aPipes_31_num_data_valid  |   in|    3|     ap_fifo|          aPipes_31|       pointer|
|aPipes_31_fifo_cap        |   in|    3|     ap_fifo|          aPipes_31|       pointer|
|aPipes_31_empty_n         |   in|    1|     ap_fifo|          aPipes_31|       pointer|
|aPipes_31_read            |  out|    1|     ap_fifo|          aPipes_31|       pointer|
|bPipes_31_dout            |   in|  256|     ap_fifo|          bPipes_31|       pointer|
|bPipes_31_num_data_valid  |   in|    3|     ap_fifo|          bPipes_31|       pointer|
|bPipes_31_fifo_cap        |   in|    3|     ap_fifo|          bPipes_31|       pointer|
|bPipes_31_empty_n         |   in|    1|     ap_fifo|          bPipes_31|       pointer|
|bPipes_31_read            |  out|    1|     ap_fifo|          bPipes_31|       pointer|
|cPipes_31_din             |  out|  256|     ap_fifo|          cPipes_31|       pointer|
|cPipes_31_num_data_valid  |   in|    3|     ap_fifo|          cPipes_31|       pointer|
|cPipes_31_fifo_cap        |   in|    3|     ap_fifo|          cPipes_31|       pointer|
|cPipes_31_full_n          |   in|    1|     ap_fifo|          cPipes_31|       pointer|
|cPipes_31_write           |  out|    1|     ap_fifo|          cPipes_31|       pointer|
|size_n_dout               |   in|   32|     ap_fifo|             size_n|       pointer|
|size_n_num_data_valid     |   in|    3|     ap_fifo|             size_n|       pointer|
|size_n_fifo_cap           |   in|    3|     ap_fifo|             size_n|       pointer|
|size_n_empty_n            |   in|    1|     ap_fifo|             size_n|       pointer|
|size_n_read               |  out|    1|     ap_fifo|             size_n|       pointer|
|size_k_dout               |   in|   32|     ap_fifo|             size_k|       pointer|
|size_k_num_data_valid     |   in|    3|     ap_fifo|             size_k|       pointer|
|size_k_fifo_cap           |   in|    3|     ap_fifo|             size_k|       pointer|
|size_k_empty_n            |   in|    1|     ap_fifo|             size_k|       pointer|
|size_k_read               |  out|    1|     ap_fifo|             size_k|       pointer|
|size_m_dout               |   in|   32|     ap_fifo|             size_m|       pointer|
|size_m_num_data_valid     |   in|    3|     ap_fifo|             size_m|       pointer|
|size_m_fifo_cap           |   in|    3|     ap_fifo|             size_m|       pointer|
|size_m_empty_n            |   in|    1|     ap_fifo|             size_m|       pointer|
|size_m_read               |  out|    1|     ap_fifo|             size_m|       pointer|
+--------------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 6 
8 --> 9 10 
9 --> 8 
10 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.39>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%n0 = alloca i32 1" [../kernel/Compute.cpp:54]   --->   Operation 11 'alloca' 'n0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.39ns)   --->   "%size_m_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %size_m"   --->   Operation 12 'read' 'size_m_read' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (1.39ns)   --->   "%size_k_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %size_k"   --->   Operation 13 'read' 'size_k_read' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (1.39ns)   --->   "%size_n_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %size_n"   --->   Operation 14 'read' 'size_n_read' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.69ns)   --->   "%aBuffer = alloca i64 1" [../kernel/Compute.cpp:23]   --->   Operation 15 'alloca' 'aBuffer' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 16 [1/1] (1.20ns)   --->   "%cBuffer = alloca i64 1" [../kernel/Compute.cpp:26]   --->   Operation 16 'alloca' 'cBuffer' <Predicate = true> <Delay = 1.20>
ST_1 : Operation 17 [2/2] (0.00ns)   --->   "%call_ln0 = call void @ProcessingElement_Pipeline_1, i32 %aBuffer"   --->   Operation 17 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 18 [2/2] (0.00ns)   --->   "%call_ln0 = call void @ProcessingElement_Pipeline_2, i256 %cBuffer"   --->   Operation 18 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln54 = store i24 0, i24 %n0" [../kernel/Compute.cpp:54]   --->   Operation 19 'store' 'store_ln54' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.49>
ST_2 : Operation 20 [1/2] (1.48ns)   --->   "%call_ln0 = call void @ProcessingElement_Pipeline_1, i32 %aBuffer"   --->   Operation 20 'call' 'call_ln0' <Predicate = true> <Delay = 1.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 21 [1/2] (1.49ns)   --->   "%call_ln0 = call void @ProcessingElement_Pipeline_2, i256 %cBuffer"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 1.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 22 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [2/2] (0.00ns)   --->   "%call_ln0 = call void @ProcessingElement_Pipeline_InitializeABuffer_Inner, i32 %aPipes_31, i32 %aBuffer"   --->   Operation 23 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.48>
ST_4 : Operation 24 [1/2] (1.48ns)   --->   "%call_ln0 = call void @ProcessingElement_Pipeline_InitializeABuffer_Inner, i32 %aPipes_31, i32 %aBuffer"   --->   Operation 24 'call' 'call_ln0' <Predicate = true> <Delay = 1.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.71>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size_m, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size_k, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size_n, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %cPipes_31, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %bPipes_31, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aPipes_31, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%empty_315 = wait i32 @_ssdm_op_Wait"   --->   Operation 31 'wait' 'empty_315' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%size_n_cast = zext i32 %size_n_read"   --->   Operation 32 'zext' 'size_n_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.88ns)   --->   "%sub_i = add i33 %size_n_cast, i33 511"   --->   Operation 33 'add' 'sub_i' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%div_i_cast1 = partselect i24 @_ssdm_op_PartSelect.i24.i33.i32.i32, i33 %sub_i, i32 9, i32 32"   --->   Operation 34 'partselect' 'div_i_cast1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%size_m_cast = zext i32 %size_m_read"   --->   Operation 35 'zext' 'size_m_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.88ns)   --->   "%sub_i103 = add i33 %size_m_cast, i33 511"   --->   Operation 36 'add' 'sub_i103' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%div_i104_cast3 = partselect i24 @_ssdm_op_PartSelect.i24.i33.i32.i32, i33 %sub_i103, i32 9, i32 32"   --->   Operation 37 'partselect' 'div_i104_cast3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.83ns)   --->   "%sub60 = add i24 %div_i_cast1, i24 16777215"   --->   Operation 38 'add' 'sub60' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.83ns)   --->   "%sub63 = add i24 %div_i104_cast3, i24 16777215"   --->   Operation 39 'add' 'sub63' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.88ns)   --->   "%sub66 = add i32 %size_k_read, i32 4294967295"   --->   Operation 40 'add' 'sub66' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln54 = br void %OuterTile_M" [../kernel/Compute.cpp:54]   --->   Operation 41 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.21>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%n0_32 = load i24 %n0"   --->   Operation 42 'load' 'n0_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.83ns)   --->   "%icmp_ln54 = icmp_eq  i24 %n0_32, i24 %div_i_cast1" [../kernel/Compute.cpp:54]   --->   Operation 43 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 44 [1/1] (0.83ns)   --->   "%add_ln54 = add i24 %n0_32, i24 1" [../kernel/Compute.cpp:54]   --->   Operation 44 'add' 'add_ln54' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %OuterTile_M.split, void %for.end230.loopexit" [../kernel/Compute.cpp:54]   --->   Operation 45 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%speclooptripcount_ln54 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 8388608, i64 4194304" [../kernel/Compute.cpp:54]   --->   Operation 46 'speclooptripcount' 'speclooptripcount_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../kernel/Compute.cpp:54]   --->   Operation 47 'specloopname' 'specloopname_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.83ns)   --->   "%cmp61 = icmp_ult  i24 %n0_32, i24 %sub60"   --->   Operation 48 'icmp' 'cmp61' <Predicate = (!icmp_ln54)> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%empty_316 = trunc i24 %n0_32"   --->   Operation 49 'trunc' 'empty_316' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%mul = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i23.i4, i23 %empty_316, i4 0"   --->   Operation 50 'bitconcatenate' 'mul' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.38ns)   --->   "%br_ln56 = br void %Collapse_K" [../kernel/Compute.cpp:56]   --->   Operation 51 'br' 'br_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.38>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln231 = ret" [../kernel/Compute.cpp:231]   --->   Operation 52 'ret' 'ret_ln231' <Predicate = (icmp_ln54)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.21>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%m0 = phi i24 0, void %OuterTile_M.split, i24 %add_ln56, void %for.body187.preheader" [../kernel/Compute.cpp:56]   --->   Operation 53 'phi' 'm0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.83ns)   --->   "%icmp_ln56 = icmp_eq  i24 %m0, i24 %div_i104_cast3" [../kernel/Compute.cpp:56]   --->   Operation 54 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 55 [1/1] (0.83ns)   --->   "%add_ln56 = add i24 %m0, i24 1" [../kernel/Compute.cpp:56]   --->   Operation 55 'add' 'add_ln56' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56, void %Collapse_K.split, void %for.inc228.loopexit" [../kernel/Compute.cpp:56]   --->   Operation 56 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln56 = trunc i24 %m0" [../kernel/Compute.cpp:56]   --->   Operation 57 'trunc' 'trunc_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%speclooptripcount_ln56 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 8388608, i64 4194304" [../kernel/Compute.cpp:56]   --->   Operation 58 'speclooptripcount' 'speclooptripcount_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [../kernel/Compute.cpp:56]   --->   Operation 59 'specloopname' 'specloopname_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.83ns)   --->   "%cmp64 = icmp_ult  i24 %m0, i24 %sub63" [../kernel/Compute.cpp:56]   --->   Operation 60 'icmp' 'cmp64' <Predicate = (!icmp_ln56)> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 61 [1/1] (0.38ns)   --->   "%br_ln60 = br void %Pipeline_N" [../kernel/Compute.cpp:60]   --->   Operation 61 'br' 'br_ln60' <Predicate = (!icmp_ln56)> <Delay = 0.38>
ST_7 : Operation 62 [1/1] (0.38ns)   --->   "%store_ln54 = store i24 %add_ln54, i24 %n0" [../kernel/Compute.cpp:54]   --->   Operation 62 'store' 'store_ln54' <Predicate = (icmp_ln56)> <Delay = 0.38>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln54 = br void %OuterTile_M" [../kernel/Compute.cpp:54]   --->   Operation 63 'br' 'br_ln54' <Predicate = (icmp_ln56)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 1.12>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%k = phi i32 0, void %Collapse_K.split, i32 %k_32, void %Pipeline_N.split"   --->   Operation 64 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.88ns)   --->   "%icmp_ln60 = icmp_eq  i32 %k, i32 %size_k_read" [../kernel/Compute.cpp:60]   --->   Operation 65 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 66 [1/1] (0.88ns)   --->   "%k_32 = add i32 %k, i32 1" [../kernel/Compute.cpp:60]   --->   Operation 66 'add' 'k_32' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %icmp_ln60, void %Pipeline_N.split, void %for.body187.preheader" [../kernel/Compute.cpp:60]   --->   Operation 67 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i32 %k" [../kernel/Compute.cpp:60]   --->   Operation 68 'trunc' 'trunc_ln60' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.27ns)   --->   "%cond90 = select i1 %trunc_ln60, i5 16, i5 0" [../kernel/Compute.cpp:60]   --->   Operation 69 'select' 'cond90' <Predicate = (!icmp_ln60)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 70 [1/1] (0.88ns)   --->   "%cmp111 = icmp_eq  i32 %k, i32 0" [../kernel/Compute.cpp:60]   --->   Operation 70 'icmp' 'cmp111' <Predicate = (!icmp_ln60)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 71 [1/1] (0.88ns)   --->   "%cmp67 = icmp_ult  i32 %k, i32 %sub66" [../kernel/Compute.cpp:60]   --->   Operation 71 'icmp' 'cmp67' <Predicate = (!icmp_ln60)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 72 [1/1] (0.27ns)   --->   "%cond = select i1 %trunc_ln60, i5 0, i5 16" [../kernel/Compute.cpp:60]   --->   Operation 72 'select' 'cond' <Predicate = (!icmp_ln60)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node brmerge282)   --->   "%tmp1 = or i1 %cmp64, i1 %cmp67" [../kernel/Compute.cpp:56]   --->   Operation 73 'or' 'tmp1' <Predicate = (!icmp_ln60)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 74 [1/1] (0.12ns) (out node of the LUT)   --->   "%brmerge282 = or i1 %tmp1, i1 %cmp61" [../kernel/Compute.cpp:56]   --->   Operation 74 'or' 'brmerge282' <Predicate = (!icmp_ln60)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%empty_318 = wait i32 @_ssdm_op_Wait"   --->   Operation 75 'wait' 'empty_318' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 76 [2/2] (0.12ns)   --->   "%call_ln56 = call void @ProcessingElement_Pipeline_Pipeline_N_Pipeline_M, i256 %bPipes_31, i23 %trunc_ln56, i256 %cBuffer, i1 %cmp111, i32 %size_m_read, i5 %cond90, i32 %aBuffer, i27 %mul, i5 %cond, i32 %size_n_read, i1 %brmerge282, i32 %aPipes_31" [../kernel/Compute.cpp:56]   --->   Operation 76 'call' 'call_ln56' <Predicate = (!icmp_ln60)> <Delay = 0.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%empty_317 = wait i32 @_ssdm_op_Wait"   --->   Operation 77 'wait' 'empty_317' <Predicate = (icmp_ln60)> <Delay = 0.00>
ST_8 : Operation 78 [2/2] (0.00ns)   --->   "%call_ln0 = call void @ProcessingElement_Pipeline_WriteC_Flattened, i256 %cBuffer, i256 %cPipes_31"   --->   Operation 78 'call' 'call_ln0' <Predicate = (icmp_ln60)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln60 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [../kernel/Compute.cpp:60]   --->   Operation 79 'specloopname' 'specloopname_ln60' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 80 [1/2] (0.00ns)   --->   "%call_ln56 = call void @ProcessingElement_Pipeline_Pipeline_N_Pipeline_M, i256 %bPipes_31, i23 %trunc_ln56, i256 %cBuffer, i1 %cmp111, i32 %size_m_read, i5 %cond90, i32 %aBuffer, i27 %mul, i5 %cond, i32 %size_n_read, i1 %brmerge282, i32 %aPipes_31" [../kernel/Compute.cpp:56]   --->   Operation 80 'call' 'call_ln56' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln60 = br void %Pipeline_N" [../kernel/Compute.cpp:60]   --->   Operation 81 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>

State 10 <SV = 8> <Delay = 1.12>
ST_10 : Operation 82 [1/2] (1.12ns)   --->   "%call_ln0 = call void @ProcessingElement_Pipeline_WriteC_Flattened, i256 %cBuffer, i256 %cPipes_31"   --->   Operation 82 'call' 'call_ln0' <Predicate = true> <Delay = 1.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln56 = br void %Collapse_K" [../kernel/Compute.cpp:56]   --->   Operation 83 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ aPipes_31]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ bPipes_31]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cPipes_31]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ size_n]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ size_k]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ size_m]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n0                     (alloca           ) [ 01111111111]
size_m_read            (read             ) [ 00111111111]
size_k_read            (read             ) [ 00111111111]
size_n_read            (read             ) [ 00111111111]
aBuffer                (alloca           ) [ 00111111111]
cBuffer                (alloca           ) [ 00111111111]
store_ln54             (store            ) [ 00000000000]
call_ln0               (call             ) [ 00000000000]
call_ln0               (call             ) [ 00000000000]
empty                  (wait             ) [ 00000000000]
call_ln0               (call             ) [ 00000000000]
specinterface_ln0      (specinterface    ) [ 00000000000]
specinterface_ln0      (specinterface    ) [ 00000000000]
specinterface_ln0      (specinterface    ) [ 00000000000]
specinterface_ln0      (specinterface    ) [ 00000000000]
specinterface_ln0      (specinterface    ) [ 00000000000]
specinterface_ln0      (specinterface    ) [ 00000000000]
empty_315              (wait             ) [ 00000000000]
size_n_cast            (zext             ) [ 00000000000]
sub_i                  (add              ) [ 00000000000]
div_i_cast1            (partselect       ) [ 00000011111]
size_m_cast            (zext             ) [ 00000000000]
sub_i103               (add              ) [ 00000000000]
div_i104_cast3         (partselect       ) [ 00000011111]
sub60                  (add              ) [ 00000011111]
sub63                  (add              ) [ 00000011111]
sub66                  (add              ) [ 00000011111]
br_ln54                (br               ) [ 00000000000]
n0_32                  (load             ) [ 00000000000]
icmp_ln54              (icmp             ) [ 00000011111]
add_ln54               (add              ) [ 00000001111]
br_ln54                (br               ) [ 00000000000]
speclooptripcount_ln54 (speclooptripcount) [ 00000000000]
specloopname_ln54      (specloopname     ) [ 00000000000]
cmp61                  (icmp             ) [ 00000001111]
empty_316              (trunc            ) [ 00000000000]
mul                    (bitconcatenate   ) [ 00000001111]
br_ln56                (br               ) [ 00000011111]
ret_ln231              (ret              ) [ 00000000000]
m0                     (phi              ) [ 00000001000]
icmp_ln56              (icmp             ) [ 00000011111]
add_ln56               (add              ) [ 00000011111]
br_ln56                (br               ) [ 00000000000]
trunc_ln56             (trunc            ) [ 00000000110]
speclooptripcount_ln56 (speclooptripcount) [ 00000000000]
specloopname_ln56      (specloopname     ) [ 00000000000]
cmp64                  (icmp             ) [ 00000000110]
br_ln60                (br               ) [ 00000011111]
store_ln54             (store            ) [ 00000000000]
br_ln54                (br               ) [ 00000000000]
k                      (phi              ) [ 00000000100]
icmp_ln60              (icmp             ) [ 00000011111]
k_32                   (add              ) [ 00000011111]
br_ln60                (br               ) [ 00000000000]
trunc_ln60             (trunc            ) [ 00000000000]
cond90                 (select           ) [ 00000000010]
cmp111                 (icmp             ) [ 00000000010]
cmp67                  (icmp             ) [ 00000000000]
cond                   (select           ) [ 00000000010]
tmp1                   (or               ) [ 00000000000]
brmerge282             (or               ) [ 00000000010]
empty_318              (wait             ) [ 00000000000]
empty_317              (wait             ) [ 00000000000]
specloopname_ln60      (specloopname     ) [ 00000000000]
call_ln56              (call             ) [ 00000000000]
br_ln60                (br               ) [ 00000011111]
call_ln0               (call             ) [ 00000000000]
br_ln56                (br               ) [ 00000011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="aPipes_31">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aPipes_31"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bPipes_31">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bPipes_31"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cPipes_31">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cPipes_31"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="size_n">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size_n"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="size_k">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size_k"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="size_m">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size_m"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ProcessingElement_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ProcessingElement_Pipeline_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ProcessingElement_Pipeline_InitializeABuffer_Inner"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i33.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i27.i23.i4"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ProcessingElement_Pipeline_Pipeline_N_Pipeline_M"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ProcessingElement_Pipeline_WriteC_Flattened"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="n0_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n0/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="aBuffer_alloca_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="aBuffer/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="cBuffer_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cBuffer/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="size_m_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_m_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="size_k_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_k_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="size_n_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_n_read/1 "/>
</bind>
</comp>

<comp id="118" class="1005" name="m0_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="24" slack="1"/>
<pin id="120" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="m0 (phireg) "/>
</bind>
</comp>

<comp id="122" class="1004" name="m0_phi_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="1"/>
<pin id="124" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="24" slack="0"/>
<pin id="126" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m0/7 "/>
</bind>
</comp>

<comp id="129" class="1005" name="k_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="1"/>
<pin id="131" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="133" class="1004" name="k_phi_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="1"/>
<pin id="135" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="32" slack="0"/>
<pin id="137" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/8 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_ProcessingElement_Pipeline_1_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_ProcessingElement_Pipeline_2_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="256" slack="0"/>
<pin id="149" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_ProcessingElement_Pipeline_InitializeABuffer_Inner_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="156" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_ProcessingElement_Pipeline_Pipeline_N_Pipeline_M_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="0" slack="0"/>
<pin id="161" dir="0" index="1" bw="256" slack="0"/>
<pin id="162" dir="0" index="2" bw="23" slack="1"/>
<pin id="163" dir="0" index="3" bw="256" slack="2147483647"/>
<pin id="164" dir="0" index="4" bw="1" slack="0"/>
<pin id="165" dir="0" index="5" bw="32" slack="7"/>
<pin id="166" dir="0" index="6" bw="5" slack="0"/>
<pin id="167" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="168" dir="0" index="8" bw="27" slack="2"/>
<pin id="169" dir="0" index="9" bw="5" slack="0"/>
<pin id="170" dir="0" index="10" bw="32" slack="7"/>
<pin id="171" dir="0" index="11" bw="1" slack="0"/>
<pin id="172" dir="0" index="12" bw="32" slack="0"/>
<pin id="173" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln56/8 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_ProcessingElement_Pipeline_WriteC_Flattened_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="0" slack="0"/>
<pin id="179" dir="0" index="1" bw="256" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="256" slack="0"/>
<pin id="181" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/8 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln54_store_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="24" slack="0"/>
<pin id="187" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="size_n_cast_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="4"/>
<pin id="191" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="size_n_cast/5 "/>
</bind>
</comp>

<comp id="192" class="1004" name="sub_i_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="10" slack="0"/>
<pin id="195" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub_i/5 "/>
</bind>
</comp>

<comp id="198" class="1004" name="div_i_cast1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="24" slack="0"/>
<pin id="200" dir="0" index="1" bw="33" slack="0"/>
<pin id="201" dir="0" index="2" bw="5" slack="0"/>
<pin id="202" dir="0" index="3" bw="7" slack="0"/>
<pin id="203" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="div_i_cast1/5 "/>
</bind>
</comp>

<comp id="208" class="1004" name="size_m_cast_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="4"/>
<pin id="210" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="size_m_cast/5 "/>
</bind>
</comp>

<comp id="211" class="1004" name="sub_i103_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="10" slack="0"/>
<pin id="214" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub_i103/5 "/>
</bind>
</comp>

<comp id="217" class="1004" name="div_i104_cast3_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="24" slack="0"/>
<pin id="219" dir="0" index="1" bw="33" slack="0"/>
<pin id="220" dir="0" index="2" bw="5" slack="0"/>
<pin id="221" dir="0" index="3" bw="7" slack="0"/>
<pin id="222" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="div_i104_cast3/5 "/>
</bind>
</comp>

<comp id="227" class="1004" name="sub60_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="24" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub60/5 "/>
</bind>
</comp>

<comp id="233" class="1004" name="sub63_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="24" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub63/5 "/>
</bind>
</comp>

<comp id="239" class="1004" name="sub66_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="4"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub66/5 "/>
</bind>
</comp>

<comp id="244" class="1004" name="n0_32_load_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="24" slack="5"/>
<pin id="246" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n0_32/6 "/>
</bind>
</comp>

<comp id="247" class="1004" name="icmp_ln54_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="24" slack="0"/>
<pin id="249" dir="0" index="1" bw="24" slack="1"/>
<pin id="250" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/6 "/>
</bind>
</comp>

<comp id="252" class="1004" name="add_ln54_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="24" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/6 "/>
</bind>
</comp>

<comp id="258" class="1004" name="cmp61_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="24" slack="0"/>
<pin id="260" dir="0" index="1" bw="24" slack="1"/>
<pin id="261" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp61/6 "/>
</bind>
</comp>

<comp id="263" class="1004" name="empty_316_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="24" slack="0"/>
<pin id="265" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_316/6 "/>
</bind>
</comp>

<comp id="267" class="1004" name="mul_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="27" slack="0"/>
<pin id="269" dir="0" index="1" bw="23" slack="0"/>
<pin id="270" dir="0" index="2" bw="1" slack="0"/>
<pin id="271" dir="1" index="3" bw="27" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mul/6 "/>
</bind>
</comp>

<comp id="275" class="1004" name="icmp_ln56_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="24" slack="0"/>
<pin id="277" dir="0" index="1" bw="24" slack="2"/>
<pin id="278" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/7 "/>
</bind>
</comp>

<comp id="280" class="1004" name="add_ln56_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="24" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56/7 "/>
</bind>
</comp>

<comp id="286" class="1004" name="trunc_ln56_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="24" slack="0"/>
<pin id="288" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln56/7 "/>
</bind>
</comp>

<comp id="290" class="1004" name="cmp64_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="24" slack="0"/>
<pin id="292" dir="0" index="1" bw="24" slack="2"/>
<pin id="293" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp64/7 "/>
</bind>
</comp>

<comp id="295" class="1004" name="store_ln54_store_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="24" slack="1"/>
<pin id="297" dir="0" index="1" bw="24" slack="6"/>
<pin id="298" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/7 "/>
</bind>
</comp>

<comp id="299" class="1004" name="icmp_ln60_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="0"/>
<pin id="301" dir="0" index="1" bw="32" slack="7"/>
<pin id="302" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln60/8 "/>
</bind>
</comp>

<comp id="304" class="1004" name="k_32_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_32/8 "/>
</bind>
</comp>

<comp id="310" class="1004" name="trunc_ln60_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60/8 "/>
</bind>
</comp>

<comp id="314" class="1004" name="cond90_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="5" slack="0"/>
<pin id="317" dir="0" index="2" bw="5" slack="0"/>
<pin id="318" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cond90/8 "/>
</bind>
</comp>

<comp id="323" class="1004" name="cmp111_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="0"/>
<pin id="325" dir="0" index="1" bw="32" slack="0"/>
<pin id="326" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp111/8 "/>
</bind>
</comp>

<comp id="330" class="1004" name="cmp67_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="3"/>
<pin id="333" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp67/8 "/>
</bind>
</comp>

<comp id="335" class="1004" name="cond_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="5" slack="0"/>
<pin id="338" dir="0" index="2" bw="5" slack="0"/>
<pin id="339" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cond/8 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp1_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="1"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp1/8 "/>
</bind>
</comp>

<comp id="349" class="1004" name="brmerge282_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="2"/>
<pin id="352" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge282/8 "/>
</bind>
</comp>

<comp id="355" class="1005" name="n0_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="24" slack="0"/>
<pin id="357" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="n0 "/>
</bind>
</comp>

<comp id="362" class="1005" name="size_m_read_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="4"/>
<pin id="364" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="size_m_read "/>
</bind>
</comp>

<comp id="368" class="1005" name="size_k_read_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="4"/>
<pin id="370" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="size_k_read "/>
</bind>
</comp>

<comp id="374" class="1005" name="size_n_read_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="4"/>
<pin id="376" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="size_n_read "/>
</bind>
</comp>

<comp id="380" class="1005" name="div_i_cast1_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="24" slack="1"/>
<pin id="382" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="div_i_cast1 "/>
</bind>
</comp>

<comp id="385" class="1005" name="div_i104_cast3_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="24" slack="2"/>
<pin id="387" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="div_i104_cast3 "/>
</bind>
</comp>

<comp id="390" class="1005" name="sub60_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="24" slack="1"/>
<pin id="392" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sub60 "/>
</bind>
</comp>

<comp id="395" class="1005" name="sub63_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="24" slack="2"/>
<pin id="397" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="sub63 "/>
</bind>
</comp>

<comp id="400" class="1005" name="sub66_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="3"/>
<pin id="402" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="sub66 "/>
</bind>
</comp>

<comp id="408" class="1005" name="add_ln54_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="24" slack="1"/>
<pin id="410" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="add_ln54 "/>
</bind>
</comp>

<comp id="413" class="1005" name="cmp61_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="2"/>
<pin id="415" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp61 "/>
</bind>
</comp>

<comp id="418" class="1005" name="mul_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="27" slack="2"/>
<pin id="420" dir="1" index="1" bw="27" slack="2"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="426" class="1005" name="add_ln56_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="24" slack="0"/>
<pin id="428" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="add_ln56 "/>
</bind>
</comp>

<comp id="431" class="1005" name="trunc_ln56_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="23" slack="1"/>
<pin id="433" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln56 "/>
</bind>
</comp>

<comp id="436" class="1005" name="cmp64_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="1"/>
<pin id="438" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp64 "/>
</bind>
</comp>

<comp id="444" class="1005" name="k_32_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="0"/>
<pin id="446" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="k_32 "/>
</bind>
</comp>

<comp id="449" class="1005" name="cond90_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="5" slack="1"/>
<pin id="451" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="cond90 "/>
</bind>
</comp>

<comp id="454" class="1005" name="cmp111_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="1"/>
<pin id="456" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp111 "/>
</bind>
</comp>

<comp id="459" class="1005" name="cond_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="5" slack="1"/>
<pin id="461" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="cond "/>
</bind>
</comp>

<comp id="464" class="1005" name="brmerge282_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="1"/>
<pin id="466" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge282 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="12" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="16" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="16" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="14" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="10" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="14" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="14" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="121"><net_src comp="22" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="118" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="32" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="129" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="144"><net_src comp="18" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="92" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="20" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="96" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="26" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="0" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="174"><net_src comp="82" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="175"><net_src comp="2" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="176"><net_src comp="0" pin="0"/><net_sink comp="159" pin=12"/></net>

<net id="182"><net_src comp="84" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="4" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="188"><net_src comp="22" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="196"><net_src comp="189" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="48" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="50" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="192" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="206"><net_src comp="52" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="207"><net_src comp="54" pin="0"/><net_sink comp="198" pin=3"/></net>

<net id="215"><net_src comp="208" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="48" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="223"><net_src comp="50" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="211" pin="2"/><net_sink comp="217" pin=1"/></net>

<net id="225"><net_src comp="52" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="226"><net_src comp="54" pin="0"/><net_sink comp="217" pin=3"/></net>

<net id="231"><net_src comp="198" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="56" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="217" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="56" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="42" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="251"><net_src comp="244" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="256"><net_src comp="244" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="58" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="244" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="244" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="272"><net_src comp="72" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="263" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="74" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="279"><net_src comp="122" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="284"><net_src comp="122" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="58" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="289"><net_src comp="122" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="122" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="303"><net_src comp="133" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="308"><net_src comp="133" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="12" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="313"><net_src comp="133" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="319"><net_src comp="310" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="78" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="80" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="322"><net_src comp="314" pin="3"/><net_sink comp="159" pin=6"/></net>

<net id="327"><net_src comp="133" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="32" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="329"><net_src comp="323" pin="2"/><net_sink comp="159" pin=4"/></net>

<net id="334"><net_src comp="133" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="340"><net_src comp="310" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="80" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="342"><net_src comp="78" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="343"><net_src comp="335" pin="3"/><net_sink comp="159" pin=9"/></net>

<net id="348"><net_src comp="330" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="353"><net_src comp="344" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="349" pin="2"/><net_sink comp="159" pin=11"/></net>

<net id="358"><net_src comp="88" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="360"><net_src comp="355" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="361"><net_src comp="355" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="365"><net_src comp="100" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="367"><net_src comp="362" pin="1"/><net_sink comp="159" pin=5"/></net>

<net id="371"><net_src comp="106" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="373"><net_src comp="368" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="377"><net_src comp="112" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="379"><net_src comp="374" pin="1"/><net_sink comp="159" pin=10"/></net>

<net id="383"><net_src comp="198" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="388"><net_src comp="217" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="393"><net_src comp="227" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="398"><net_src comp="233" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="403"><net_src comp="239" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="411"><net_src comp="252" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="416"><net_src comp="258" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="421"><net_src comp="267" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="159" pin=8"/></net>

<net id="429"><net_src comp="280" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="434"><net_src comp="286" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="439"><net_src comp="290" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="447"><net_src comp="304" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="452"><net_src comp="314" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="159" pin=6"/></net>

<net id="457"><net_src comp="323" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="159" pin=4"/></net>

<net id="462"><net_src comp="335" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="159" pin=9"/></net>

<net id="467"><net_src comp="349" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="159" pin=11"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: cPipes_31 | {8 10 }
 - Input state : 
	Port: ProcessingElement : aPipes_31 | {3 4 8 9 }
	Port: ProcessingElement : bPipes_31 | {8 9 }
	Port: ProcessingElement : size_n | {1 }
	Port: ProcessingElement : size_k | {1 }
	Port: ProcessingElement : size_m | {1 }
  - Chain level:
	State 1
		call_ln0 : 1
		call_ln0 : 1
		store_ln54 : 1
	State 2
	State 3
	State 4
	State 5
		sub_i : 1
		div_i_cast1 : 2
		sub_i103 : 1
		div_i104_cast3 : 2
		sub60 : 3
		sub63 : 3
	State 6
		icmp_ln54 : 1
		add_ln54 : 1
		br_ln54 : 2
		cmp61 : 1
		empty_316 : 1
		mul : 2
	State 7
		icmp_ln56 : 1
		add_ln56 : 1
		br_ln56 : 2
		trunc_ln56 : 1
		cmp64 : 1
	State 8
		icmp_ln60 : 1
		k_32 : 1
		br_ln60 : 2
		trunc_ln60 : 1
		cond90 : 2
		cmp111 : 1
		cmp67 : 1
		cond : 2
		tmp1 : 2
		brmerge282 : 2
		call_ln56 : 2
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                        Functional Unit                        |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|          |            grp_ProcessingElement_Pipeline_1_fu_140            |    0    |    0    |    5    |    24   |
|          |            grp_ProcessingElement_Pipeline_2_fu_146            |    0    |    0    |    10   |    34   |
|   call   | grp_ProcessingElement_Pipeline_InitializeABuffer_Inner_fu_152 |    0    |    0    |    10   |    24   |
|          |  grp_ProcessingElement_Pipeline_Pipeline_N_Pipeline_M_fu_159  |    40   |  10.062 |   3943  |   3692  |
|          |     grp_ProcessingElement_Pipeline_WriteC_Flattened_fu_177    |    0    |  0.387  |    64   |   217   |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|          |                          sub_i_fu_192                         |    0    |    0    |    0    |    39   |
|          |                        sub_i103_fu_211                        |    0    |    0    |    0    |    39   |
|          |                          sub60_fu_227                         |    0    |    0    |    0    |    31   |
|    add   |                          sub63_fu_233                         |    0    |    0    |    0    |    31   |
|          |                          sub66_fu_239                         |    0    |    0    |    0    |    39   |
|          |                        add_ln54_fu_252                        |    0    |    0    |    0    |    31   |
|          |                        add_ln56_fu_280                        |    0    |    0    |    0    |    31   |
|          |                          k_32_fu_304                          |    0    |    0    |    0    |    39   |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|          |                        icmp_ln54_fu_247                       |    0    |    0    |    0    |    31   |
|          |                          cmp61_fu_258                         |    0    |    0    |    0    |    31   |
|          |                        icmp_ln56_fu_275                       |    0    |    0    |    0    |    31   |
|   icmp   |                          cmp64_fu_290                         |    0    |    0    |    0    |    31   |
|          |                        icmp_ln60_fu_299                       |    0    |    0    |    0    |    39   |
|          |                         cmp111_fu_323                         |    0    |    0    |    0    |    39   |
|          |                          cmp67_fu_330                         |    0    |    0    |    0    |    39   |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|  select  |                         cond90_fu_314                         |    0    |    0    |    0    |    5    |
|          |                          cond_fu_335                          |    0    |    0    |    0    |    5    |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|    or    |                          tmp1_fu_344                          |    0    |    0    |    0    |    2    |
|          |                       brmerge282_fu_349                       |    0    |    0    |    0    |    2    |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|          |                    size_m_read_read_fu_100                    |    0    |    0    |    0    |    0    |
|   read   |                    size_k_read_read_fu_106                    |    0    |    0    |    0    |    0    |
|          |                    size_n_read_read_fu_112                    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|   zext   |                       size_n_cast_fu_189                      |    0    |    0    |    0    |    0    |
|          |                       size_m_cast_fu_208                      |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|partselect|                       div_i_cast1_fu_198                      |    0    |    0    |    0    |    0    |
|          |                     div_i104_cast3_fu_217                     |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|          |                        empty_316_fu_263                       |    0    |    0    |    0    |    0    |
|   trunc  |                       trunc_ln56_fu_286                       |    0    |    0    |    0    |    0    |
|          |                       trunc_ln60_fu_310                       |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                           mul_fu_267                          |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                               |    40   |  10.449 |   4032  |   4526  |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |  URAM  |
+-------+--------+--------+--------+--------+
|aBuffer|    0   |   32   |   33   |    0   |
|cBuffer|   15   |    0   |    0   |    0   |
+-------+--------+--------+--------+--------+
| Total |   15   |   32   |   33   |    0   |
+-------+--------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln54_reg_408   |   24   |
|   add_ln56_reg_426   |   24   |
|  brmerge282_reg_464  |    1   |
|    cmp111_reg_454    |    1   |
|     cmp61_reg_413    |    1   |
|     cmp64_reg_436    |    1   |
|    cond90_reg_449    |    5   |
|     cond_reg_459     |    5   |
|div_i104_cast3_reg_385|   24   |
|  div_i_cast1_reg_380 |   24   |
|     k_32_reg_444     |   32   |
|       k_reg_129      |   32   |
|      m0_reg_118      |   24   |
|      mul_reg_418     |   27   |
|      n0_reg_355      |   24   |
|  size_k_read_reg_368 |   32   |
|  size_m_read_reg_362 |   32   |
|  size_n_read_reg_374 |   32   |
|     sub60_reg_390    |   24   |
|     sub63_reg_395    |   24   |
|     sub66_reg_400    |   32   |
|  trunc_ln56_reg_431  |   23   |
+----------------------+--------+
|         Total        |   448  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                             Comp                            |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
| grp_ProcessingElement_Pipeline_Pipeline_N_Pipeline_M_fu_159 |  p4  |   2  |   1  |    2   ||    0    ||    9    |
| grp_ProcessingElement_Pipeline_Pipeline_N_Pipeline_M_fu_159 |  p6  |   2  |   5  |   10   ||    0    ||    9    |
| grp_ProcessingElement_Pipeline_Pipeline_N_Pipeline_M_fu_159 |  p9  |   2  |   5  |   10   ||    0    ||    9    |
| grp_ProcessingElement_Pipeline_Pipeline_N_Pipeline_M_fu_159 |  p11 |   2  |   1  |    2   ||    0    ||    9    |
|-------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                            Total                            |      |      |      |   24   ||  1.548  ||    0    ||    36   |
|-------------------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   40   |   10   |  4032  |  4526  |    -   |
|   Memory  |   15   |    -   |    -   |   32   |   33   |    0   |
|Multiplexer|    -   |    -   |    1   |    0   |   36   |    -   |
|  Register |    -   |    -   |    -   |   448  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   15   |   40   |   11   |  4512  |  4595  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
