# Reading D:/Software/Modelsim/tcl/vsim/pref.tcl
# //  ModelSim SE-64 10.5 Feb 13 2016 
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# OpenFile D:/EKF_SLAM/EKF_SLAM_RTL/sims/RSA/RSA.mpf
# Loading project RSA
# Compile of tb_RSA.v was successful.
# Compile of PE_MAC.v was successful.
# Compile of RSA.v was successful.
# Compile of sync_fifo.v was successful.
# 4 compiles, 1 failed with no errors.
# Compile of tb_RSA.v was successful.
# Compile of PE_MAC.v was successful.
# Compile of RSA.v was successful.
# Compile of sync_fifo.v was successful.
# Compile of PE_config.v was successful.
# 5 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb_RSA
# vsim -voptargs="+acc" work.tb_RSA 
# Start time: 09:54:56 on Mar 04,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_RSA(fast)
# Loading work.RSA(fast)
# Loading work.PE_config(fast)
# Loading work.sync_fifo(fast)
# Loading work.sync_fifo(fast__1)
# Loading work.PE_MAC(fast)
do D:/EKF_SLAM/EKF_SLAM_RTL/sims/RSA/PE11.do
# ** Error: (vish-4014) No objects found matching '/tb_RSA/u_RSA/out_fifo[1]/u_sync_fifo/empty'.
# Executing ONERROR command at macro D:\EKF_SLAM\EKF_SLAM_RTL\sims\RSA\PE11.do line 25
# ** Error: (vish-4014) No objects found matching '/tb_RSA/u_RSA/out_fifo[1]/u_sync_fifo/full'.
# Executing ONERROR command at macro D:\EKF_SLAM\EKF_SLAM_RTL\sims\RSA\PE11.do line 26
# ** Error: (vish-4014) No objects found matching '/tb_RSA/u_RSA/out_fifo[1]/u_sync_fifo/count'.
# Executing ONERROR command at macro D:\EKF_SLAM\EKF_SLAM_RTL\sims\RSA\PE11.do line 30
run
# Yin_data          0: 1
# Xin_data          0: 1
# Xin_data          1: 2
# Yin_data          1: 2
# Yin_data          2: 3
# Xin_data          2: 3
# Xin_data          3: 4
# Yin_data          3: 2
# Yin_data          4: 3
# Xin_data          4: 2
# Xin_data          5: 3
# Yin_data          5: 1
# Yin_data          6: 3
# Xin_data          6: 4
# Xin_data          7: 1
# Yin_data          7: 2
# Yin_data          8: 1
# Xin_data          8: 3
do D:/EKF_SLAM/EKF_SLAM_RTL/sims/RSA/wave.do
write format wave -window .main_pane.wave1.interior.cs.body.pw.wf D:/EKF_SLAM/EKF_SLAM_RTL/sims/RSA/PE11.do
do D:/EKF_SLAM/EKF_SLAM_RTL/sims/RSA/wave.do
do D:/EKF_SLAM/EKF_SLAM_RTL/sims/RSA/westin_fifo.do
do D:/EKF_SLAM/EKF_SLAM_RTL/sims/RSA/westin_fifo.do
add wave -position end  sim:/tb_RSA/u_RSA/in_fifo_X[1]/u_sync_fifo/clk
add wave -position end  sim:/tb_RSA/u_RSA/in_fifo_X[1]/u_sync_fifo/sys_rst_n
add wave -position end  sim:/tb_RSA/u_RSA/in_fifo_X[1]/u_sync_fifo/wr_en
add wave -position end  sim:/tb_RSA/u_RSA/in_fifo_X[1]/u_sync_fifo/rd_en
add wave -position end  sim:/tb_RSA/u_RSA/in_fifo_X[1]/u_sync_fifo/data_in
add wave -position end  sim:/tb_RSA/u_RSA/in_fifo_X[1]/u_sync_fifo/data_out
add wave -position end  sim:/tb_RSA/u_RSA/in_fifo_X[2]/u_sync_fifo/wr_en
add wave -position end  sim:/tb_RSA/u_RSA/in_fifo_X[2]/u_sync_fifo/rd_en
add wave -position end  sim:/tb_RSA/u_RSA/in_fifo_X[2]/u_sync_fifo/data_in
add wave -position end  sim:/tb_RSA/u_RSA/in_fifo_X[2]/u_sync_fifo/data_out
add wave -position end  sim:/tb_RSA/u_RSA/in_fifo_X[3]/u_sync_fifo/wr_en
add wave -position end  sim:/tb_RSA/u_RSA/in_fifo_X[3]/u_sync_fifo/rd_en
add wave -position end  sim:/tb_RSA/u_RSA/in_fifo_X[3]/u_sync_fifo/data_in
add wave -position end  sim:/tb_RSA/u_RSA/in_fifo_X[3]/u_sync_fifo/data_out
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_RSA(fast)
# Loading work.RSA(fast)
# Loading work.PE_config(fast)
# Loading work.sync_fifo(fast)
# Loading work.sync_fifo(fast__1)
# Loading work.PE_MAC(fast)
run
# Yin_data          0: 1
# Xin_data          0: 1
# Xin_data          1: 2
# Yin_data          1: 2
# Yin_data          2: 3
# Xin_data          2: 3
# Xin_data          3: 4
# Yin_data          3: 2
# Yin_data          4: 3
# Xin_data          4: 2
# Xin_data          5: 3
# Yin_data          5: 1
# Yin_data          6: 3
# Xin_data          6: 4
# Xin_data          7: 1
# Yin_data          7: 2
# Yin_data          8: 1
# Xin_data          8: 3
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_RSA(fast)
# Loading work.RSA(fast)
# Loading work.PE_config(fast)
# Loading work.sync_fifo(fast)
# Loading work.sync_fifo(fast__1)
# Loading work.PE_MAC(fast)
run
# Yin_data          0: 1
# Xin_data          0: 1
# Xin_data          1: 2
# Yin_data          1: 2
# Yin_data          2: 3
# Xin_data          2: 3
# Xin_data          3: 2
# Yin_data          3: 2
# Yin_data          4: 3
# Xin_data          4: 3
# Xin_data          5: 4
# Yin_data          5: 1
# Yin_data          6: 3
# Xin_data          6: 3
# Xin_data          7: 4
# Yin_data          7: 2
# Yin_data          8: 1
# Xin_data          8: 1
add wave -position end  sim:/tb_RSA/u_RSA/in_fifo_X[1]/u_sync_fifo/wr_addr
add wave -position end  sim:/tb_RSA/u_RSA/in_fifo_X[1]/u_sync_fifo/rd_addr
add wave -position end  sim:/tb_RSA/u_RSA/in_fifo_X[1]/u_sync_fifo/fifo
add wave -position 13  sim:/tb_RSA/u_RSA/in_fifo_X[2]/u_sync_fifo/wr_addr
add wave -position 14  sim:/tb_RSA/u_RSA/in_fifo_X[2]/u_sync_fifo/rd_addr
add wave -position 15  sim:/tb_RSA/u_RSA/in_fifo_X[2]/u_sync_fifo/fifo
add wave -position 16  sim:/tb_RSA/u_RSA/in_fifo_X[2]/u_sync_fifo/i_wr_addr
add wave -position end  sim:/tb_RSA/u_RSA/in_fifo_X[3]/u_sync_fifo/wr_addr
add wave -position end  sim:/tb_RSA/u_RSA/in_fifo_X[3]/u_sync_fifo/rd_addr
add wave -position end  sim:/tb_RSA/u_RSA/in_fifo_X[3]/u_sync_fifo/fifo
add wave -position end  sim:/tb_RSA/u_RSA/in_fifo_X[3]/u_sync_fifo/i_wr_addr
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_RSA(fast)
# Loading work.RSA(fast)
# Loading work.PE_config(fast)
# Loading work.sync_fifo(fast)
# Loading work.sync_fifo(fast__1)
# Loading work.PE_MAC(fast)
run
# Yin_data          0: 1
# Xin_data          0: 1
# Xin_data          1: 2
# Yin_data          1: 2
# Yin_data          2: 3
# Xin_data          2: 3
# Xin_data          3: 2
# Yin_data          3: 2
# Yin_data          4: 3
# Xin_data          4: 3
# Xin_data          5: 4
# Yin_data          5: 1
# Yin_data          6: 3
# Xin_data          6: 3
# Xin_data          7: 4
# Yin_data          7: 2
# Yin_data          8: 1
# Xin_data          8: 1
# Compile of sync_fifo.v was successful.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_RSA(fast)
# Loading work.RSA(fast)
# Loading work.PE_config(fast)
# Loading work.sync_fifo(fast)
# Loading work.sync_fifo(fast__1)
# Loading work.PE_MAC(fast)
run
# Yin_data          0: 1
# Xin_data          0: 1
# Xin_data          1: 2
# Yin_data          1: 2
# Yin_data          2: 3
# Xin_data          2: 3
# Xin_data          3: 2
# Yin_data          3: 2
# Yin_data          4: 3
# Xin_data          4: 3
# Xin_data          5: 4
# Yin_data          5: 1
# Yin_data          6: 3
# Xin_data          6: 3
# Xin_data          7: 4
# Yin_data          7: 2
# Yin_data          8: 1
# Xin_data          8: 1
write format wave -window .main_pane.wave.interior.cs.body.pw.wf D:/EKF_SLAM/EKF_SLAM_RTL/sims/RSA/westin_fifo.do
view -new wave
# .main_pane.wave2.interior.cs.body.pw.wf
add wave -position insertpoint  \
{sim:/tb_RSA/u_RSA/in_fifo_Y[1]/u_sync_fifo/wr_en} \
{sim:/tb_RSA/u_RSA/in_fifo_Y[1]/u_sync_fifo/rd_en} \
{sim:/tb_RSA/u_RSA/in_fifo_Y[1]/u_sync_fifo/data_in} \
{sim:/tb_RSA/u_RSA/in_fifo_Y[1]/u_sync_fifo/data_out} \
{sim:/tb_RSA/u_RSA/in_fifo_Y[1]/u_sync_fifo/wr_addr} \
{sim:/tb_RSA/u_RSA/in_fifo_Y[1]/u_sync_fifo/rd_addr}
add wave -position end  sim:/tb_RSA/u_RSA/in_fifo_Y[2]/u_sync_fifo/wr_en
add wave -position end  sim:/tb_RSA/u_RSA/in_fifo_Y[2]/u_sync_fifo/rd_en
add wave -position end  sim:/tb_RSA/u_RSA/in_fifo_Y[2]/u_sync_fifo/data_in
add wave -position end  sim:/tb_RSA/u_RSA/in_fifo_Y[2]/u_sync_fifo/data_out
add wave -position end  sim:/tb_RSA/u_RSA/in_fifo_Y[3]/u_sync_fifo/wr_en
add wave -position end  sim:/tb_RSA/u_RSA/in_fifo_Y[3]/u_sync_fifo/rd_en
add wave -position end  sim:/tb_RSA/u_RSA/in_fifo_Y[3]/u_sync_fifo/data_in
add wave -position end  sim:/tb_RSA/u_RSA/in_fifo_Y[3]/u_sync_fifo/data_out
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_RSA(fast)
# Loading work.RSA(fast)
# Loading work.PE_config(fast)
# Loading work.sync_fifo(fast)
# Loading work.sync_fifo(fast__1)
# Loading work.PE_MAC(fast)
run
# Yin_data          0: 1
# Xin_data          0: 1
# Xin_data          1: 2
# Yin_data          1: 2
# Yin_data          2: 3
# Xin_data          2: 3
# Xin_data          3: 2
# Yin_data          3: 2
# Yin_data          4: 3
# Xin_data          4: 3
# Xin_data          5: 4
# Yin_data          5: 1
# Yin_data          6: 3
# Xin_data          6: 3
# Xin_data          7: 4
# Yin_data          7: 2
# Yin_data          8: 1
# Xin_data          8: 1
add wave -position 4  sim:/tb_RSA/u_RSA/in_fifo_Y[1]/u_sync_fifo/wr_addr
add wave -position 5  sim:/tb_RSA/u_RSA/in_fifo_Y[1]/u_sync_fifo/rd_addr
add wave -position 10  sim:/tb_RSA/u_RSA/in_fifo_Y[2]/u_sync_fifo/wr_addr
add wave -position 11  sim:/tb_RSA/u_RSA/in_fifo_Y[2]/u_sync_fifo/rd_addr
add wave -position end  sim:/tb_RSA/u_RSA/in_fifo_Y[3]/u_sync_fifo/wr_addr
add wave -position end  sim:/tb_RSA/u_RSA/in_fifo_Y[3]/u_sync_fifo/rd_addr
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_RSA(fast)
# Loading work.RSA(fast)
# Loading work.PE_config(fast)
# Loading work.sync_fifo(fast)
# Loading work.sync_fifo(fast__1)
# Loading work.PE_MAC(fast)
run
# Yin_data          0: 1
# Xin_data          0: 1
# Xin_data          1: 2
# Yin_data          1: 2
# Yin_data          2: 3
# Xin_data          2: 3
# Xin_data          3: 2
# Yin_data          3: 2
# Yin_data          4: 3
# Xin_data          4: 3
# Xin_data          5: 4
# Yin_data          5: 1
# Yin_data          6: 3
# Xin_data          6: 3
# Xin_data          7: 4
# Yin_data          7: 2
# Yin_data          8: 1
# Xin_data          8: 1
# Compile of RSA.v was successful.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_RSA(fast)
# Loading work.RSA(fast)
# Loading work.PE_config(fast)
# Loading work.sync_fifo(fast)
# Loading work.sync_fifo(fast__1)
# Loading work.PE_MAC(fast)
run
# Yin_data          0: 1
# Xin_data          0: 1
# Xin_data          1: 2
# Yin_data          1: 2
# Yin_data          2: 3
# Xin_data          2: 3
# Xin_data          3: 2
# Yin_data          3: 2
# Yin_data          4: 3
# Xin_data          4: 3
# Xin_data          5: 4
# Yin_data          5: 1
# Yin_data          6: 3
# Xin_data          6: 3
# Xin_data          7: 4
# Yin_data          7: 2
# Yin_data          8: 1
# Xin_data          8: 1
# Compile of PE_config.v was successful.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_RSA(fast)
# Loading work.RSA(fast)
# Loading work.PE_config(fast)
# Loading work.sync_fifo(fast)
# Loading work.sync_fifo(fast__1)
# Loading work.PE_MAC(fast)
run
# Yin_data          0: 1
# Xin_data          0: 1
# Xin_data          1: 2
# Yin_data          1: 2
# Yin_data          2: 3
# Xin_data          2: 3
# Xin_data          3: 2
# Yin_data          3: 2
# Yin_data          4: 3
# Xin_data          4: 3
# Xin_data          5: 4
# Yin_data          5: 1
# Yin_data          6: 3
# Xin_data          6: 3
# Xin_data          7: 4
# Yin_data          7: 2
# Yin_data          8: 1
# Xin_data          8: 1
add wave -position 10  sim:/tb_RSA/u_RSA/PE_MAC_X[1]/PE_MAC_Y[1]/genblk1/u_PE_MAC/product
add wave -position 11  sim:/tb_RSA/u_RSA/PE_MAC_X[1]/PE_MAC_Y[1]/genblk1/u_PE_MAC/partial_sum
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_RSA(fast)
# Loading work.RSA(fast)
# Loading work.PE_config(fast)
# Loading work.sync_fifo(fast)
# Loading work.sync_fifo(fast__1)
# Loading work.PE_MAC(fast)
run
# Yin_data          0: 1
# Xin_data          0: 1
# Xin_data          1: 2
# Yin_data          1: 2
# Yin_data          2: 3
# Xin_data          2: 3
# Xin_data          3: 2
# Yin_data          3: 2
# Yin_data          4: 3
# Xin_data          4: 3
# Xin_data          5: 4
# Yin_data          5: 1
# Yin_data          6: 3
# Xin_data          6: 3
# Xin_data          7: 4
# Yin_data          7: 2
# Yin_data          8: 1
# Xin_data          8: 1
# Compile of PE_config.v was successful.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_RSA(fast)
# Loading work.RSA(fast)
# Loading work.PE_config(fast)
# Loading work.sync_fifo(fast)
# Loading work.sync_fifo(fast__1)
# Loading work.PE_MAC(fast)
run
# Yin_data          0: 1
# Xin_data          0: 1
# Xin_data          1: 2
# Yin_data          1: 2
# Yin_data          2: 3
# Xin_data          2: 3
# Xin_data          3: 2
# Yin_data          3: 2
# Yin_data          4: 3
# Xin_data          4: 3
# Xin_data          5: 4
# Yin_data          5: 1
# Yin_data          6: 3
# Xin_data          6: 3
# Xin_data          7: 4
# Yin_data          7: 2
# Yin_data          8: 1
# Xin_data          8: 1
write format wave -window .main_pane.wave3.interior.cs.body.pw.wf D:/EKF_SLAM/EKF_SLAM_RTL/sims/RSA/in_out.do
write format wave -window .main_pane.wave.interior.cs.body.pw.wf D:/EKF_SLAM/EKF_SLAM_RTL/sims/RSA/westin_fifo.do
write format wave -window .main_pane.wave2.interior.cs.body.pw.wf D:/EKF_SLAM/EKF_SLAM_RTL/sims/RSA/northin_fifo.do
# Compile of PE_config.v was successful.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_RSA(fast)
# Loading work.RSA(fast)
# Loading work.PE_config(fast)
# Loading work.sync_fifo(fast)
# Loading work.sync_fifo(fast__1)
# Loading work.PE_MAC(fast)
run
# Yin_data          0: 1
# Xin_data          0: 1
# Xin_data          1: 2
# Yin_data          1: 2
# Yin_data          2: 3
# Xin_data          2: 3
# Xin_data          3: 2
# Yin_data          3: 2
# Yin_data          4: 3
# Xin_data          4: 3
# Xin_data          5: 4
# Yin_data          5: 1
# Yin_data          6: 3
# Xin_data          6: 3
# Xin_data          7: 4
# Yin_data          7: 2
# Yin_data          8: 1
# Xin_data          8: 1
# Compile of RSA.v was successful.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_RSA(fast)
# Loading work.RSA(fast)
# Loading work.PE_config(fast)
# Loading work.sync_fifo(fast)
# Loading work.sync_fifo(fast__1)
# Loading work.PE_MAC(fast)
run
# Yin_data          0: 1
# Xin_data          0: 1
# Xin_data          1: 2
# Yin_data          1: 2
# Yin_data          2: 3
# Xin_data          2: 3
# Xin_data          3: 2
# Yin_data          3: 2
# Yin_data          4: 3
# Xin_data          4: 3
# Xin_data          5: 4
# Yin_data          5: 1
# Yin_data          6: 3
# Xin_data          6: 3
# Xin_data          7: 4
# Yin_data          7: 2
# Yin_data          8: 1
# Xin_data          8: 1
# Compile of tb_RSA.v was successful.
# Compile of PE_MAC.v was successful.
# Compile of RSA.v was successful.
# Compile of PE_config.v was successful.
# 4 compiles, 0 failed with no errors.
restart
# Compile of tb_RSA.v was successful.
# Compile of PE_MAC.v was successful.
# Compile of RSA.v was successful.
# Compile of sync_fifo.v was successful.
# Compile of PE_config.v was successful.
# 5 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Error: D:/EKF_SLAM/EKF_SLAM_RTL/sources/tb_RSA.v(109): (vopt-2135) Too many port connections. Expected 8, found 9.
# ** Error: D:/EKF_SLAM/EKF_SLAM_RTL/sources/tb_RSA.v(109): (vopt-2912) Port 'SA_start' not found in module 'RSA' (3rd connection).
# Optimization failed
# Compile of tb_RSA.v was successful.
# Compile of PE_MAC.v was successful.
# Compile of RSA.v was successful.
# Compile of sync_fifo.v was successful.
# Compile of PE_config.v was successful.
# 5 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb_RSA
# vsim -voptargs="+acc" work.tb_RSA 
# Start time: 09:54:56 on Mar 04,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: D:/EKF_SLAM/EKF_SLAM_RTL/sources/RSA.v(83): (vopt-2685) [TFMPC] - Too few port connections for 'u_PE_config'.  Expected 12, found 11.
# ** Warning: D:/EKF_SLAM/EKF_SLAM_RTL/sources/RSA.v(83): (vopt-2718) [TFMPC] - Missing connection for port 'out_val'.
# ** Warning: D:/EKF_SLAM/EKF_SLAM_RTL/sources/PE_config.v(166): (vopt-2697) MSB of part-select into 'cal_delay' is out of bounds.
# Loading work.tb_RSA(fast)
# Loading work.RSA(fast)
# Loading work.PE_config(fast)
# Loading work.sync_fifo(fast)
# Loading work.sync_fifo(fast__1)
# Loading work.PE_MAC(fast)
# Warning in wave window restart: (vish-4014) No objects found matching '/tb_RSA/SA_start'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/tb_RSA/out_rdy'. 
run
# Yin_data          0: 1
# Xin_data          0: 1
# Xin_data          1: 2
# Yin_data          1: 2
# Yin_data          2: 3
# Xin_data          2: 3
# Xin_data          3: 2
# Yin_data          3: 2
# Yin_data          4: 3
# Xin_data          4: 3
# Xin_data          5: 4
# Yin_data          5: 1
# Yin_data          6: 3
# Xin_data          6: 3
# Xin_data          7: 4
# Yin_data          7: 2
# Yin_data          8: 1
# Xin_data          8: 1
add wave -position end  sim:/tb_RSA/u_RSA/out_val
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_RSA(fast)
# Loading work.RSA(fast)
# Loading work.PE_config(fast)
# Loading work.sync_fifo(fast)
# Loading work.sync_fifo(fast__1)
# Loading work.PE_MAC(fast)
run
# Yin_data          0: 1
# Xin_data          0: 1
# Xin_data          1: 2
# Yin_data          1: 2
# Yin_data          2: 3
# Xin_data          2: 3
# Xin_data          3: 2
# Yin_data          3: 2
# Yin_data          4: 3
# Xin_data          4: 3
# Xin_data          5: 4
# Yin_data          5: 1
# Yin_data          6: 3
# Xin_data          6: 3
# Xin_data          7: 4
# Yin_data          7: 2
# Yin_data          8: 1
# Xin_data          8: 1
write format wave -window .main_pane.wave1.interior.cs.body.pw.wf D:/EKF_SLAM/EKF_SLAM_RTL/sims/RSA/PE11.do
write format wave -window .main_pane.wave3.interior.cs.body.pw.wf D:/EKF_SLAM/EKF_SLAM_RTL/sims/RSA/in_out.do
write format wave -window .main_pane.wave.interior.cs.body.pw.wf D:/EKF_SLAM/EKF_SLAM_RTL/sims/RSA/westin_fifo.do
write format wave -window .main_pane.wave2.interior.cs.body.pw.wf D:/EKF_SLAM/EKF_SLAM_RTL/sims/RSA/northin_fifo.do
add wave -position end  sim:/tb_RSA/u_RSA/in_fifo_X[1]/u_sync_fifo/wr_en
add wave -position end  sim:/tb_RSA/u_RSA/in_fifo_X[1]/u_sync_fifo/data_in
add wave -position end  sim:/tb_RSA/u_RSA/in_fifo_X[1]/u_sync_fifo/rd_en
add wave -position end  sim:/tb_RSA/u_RSA/in_fifo_X[1]/u_sync_fifo/data_out
add wave -position end  sim:/tb_RSA/u_RSA/u_PE_config/cal_en
add wave -position end  sim:/tb_RSA/u_RSA/u_PE_config/cal_done
add wave -position end  sim:/tb_RSA/u_RSA/PE_MAC_X[1]/PE_MAC_Y[1]/genblk1/u_PE_MAC/dout_val
add wave -position end  sim:/tb_RSA/u_RSA/PE_MAC_X[1]/PE_MAC_Y[1]/genblk1/u_PE_MAC/dout
add wave -position end  sim:/tb_RSA/u_RSA/u_PE_config/out_rd_en[1]
add wave -position end  sim:/tb_RSA/u_RSA/out_fifo[1]/u_sync_fifo/rd_en
add wave -position end  sim:/tb_RSA/u_RSA/out_fifo[1]/u_sync_fifo/data_out
# Compile of RSA.v was successful.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: D:/EKF_SLAM/EKF_SLAM_RTL/sources/RSA.v(186): (vopt-2685) [TFMPC] - Too few port connections for 'u_PE_config'.  Expected 12, found 11.
# ** Warning: D:/EKF_SLAM/EKF_SLAM_RTL/sources/RSA.v(186): (vopt-2718) [TFMPC] - Missing connection for port 'out_val'.
# Loading work.tb_RSA(fast)
# Loading work.RSA(fast)
# Loading work.sync_fifo(fast)
# Loading work.sync_fifo(fast__1)
# Loading work.PE_config(fast)
# Loading work.PE_MAC(fast)
# ** Warning: (vsim-3015) D:/EKF_SLAM/EKF_SLAM_RTL/sources/RSA.v(291): [PCDPC] - Port size (4) does not match connection size (12) for port 'southout'. The port definition is at: D:/EKF_SLAM/EKF_SLAM_RTL/sources/PE_MAC.v(24).
#    Time: 0 ps  Iteration: 0  Instance: /tb_RSA/u_RSA/PE_MAC_X[3]/PE_MAC_Y[1]/genblk1/u_PE_MAC File: D:/EKF_SLAM/EKF_SLAM_RTL/sources/PE_MAC.v
# ** Warning: (vsim-3015) D:/EKF_SLAM/EKF_SLAM_RTL/sources/RSA.v(291): [PCDPC] - Port size (4) does not match connection size (12) for port 'southout'. The port definition is at: D:/EKF_SLAM/EKF_SLAM_RTL/sources/PE_MAC.v(24).
#    Time: 0 ps  Iteration: 0  Instance: /tb_RSA/u_RSA/PE_MAC_X[3]/PE_MAC_Y[2]/genblk1/u_PE_MAC File: D:/EKF_SLAM/EKF_SLAM_RTL/sources/PE_MAC.v
run
# Yin_data          0: 1
# Xin_data          0: 1
# Xin_data          1: 2
# Yin_data          1: 2
# Yin_data          2: 3
# Xin_data          2: 3
# Xin_data          3: 2
# Yin_data          3: 2
# Yin_data          4: 3
# Xin_data          4: 3
# Xin_data          5: 4
# Yin_data          5: 1
# Yin_data          6: 3
# Xin_data          6: 3
# Xin_data          7: 4
# Yin_data          7: 2
# Yin_data          8: 1
# Xin_data          8: 1
# Compile of RSA.v was successful.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: D:/EKF_SLAM/EKF_SLAM_RTL/sources/RSA.v(186): (vopt-2685) [TFMPC] - Too few port connections for 'u_PE_config'.  Expected 12, found 11.
# ** Warning: D:/EKF_SLAM/EKF_SLAM_RTL/sources/RSA.v(186): (vopt-2718) [TFMPC] - Missing connection for port 'out_val'.
# Loading work.tb_RSA(fast)
# Loading work.RSA(fast)
# Loading work.sync_fifo(fast)
# Loading work.sync_fifo(fast__1)
# Loading work.PE_config(fast)
# Loading work.PE_MAC(fast)
# ** Warning: (vsim-3015) D:/EKF_SLAM/EKF_SLAM_RTL/sources/RSA.v(291): [PCDPC] - Port size (4) does not match connection size (12) for port 'southout'. The port definition is at: D:/EKF_SLAM/EKF_SLAM_RTL/sources/PE_MAC.v(24).
#    Time: 0 ps  Iteration: 0  Instance: /tb_RSA/u_RSA/PE_MAC_X[3]/PE_MAC_Y[1]/genblk1/u_PE_MAC File: D:/EKF_SLAM/EKF_SLAM_RTL/sources/PE_MAC.v
# ** Warning: (vsim-3015) D:/EKF_SLAM/EKF_SLAM_RTL/sources/RSA.v(291): [PCDPC] - Port size (4) does not match connection size (12) for port 'southout'. The port definition is at: D:/EKF_SLAM/EKF_SLAM_RTL/sources/PE_MAC.v(24).
#    Time: 0 ps  Iteration: 0  Instance: /tb_RSA/u_RSA/PE_MAC_X[3]/PE_MAC_Y[2]/genblk1/u_PE_MAC File: D:/EKF_SLAM/EKF_SLAM_RTL/sources/PE_MAC.v
run
# Yin_data          0: 1
# Xin_data          0: 1
# Xin_data          1: 2
# Yin_data          1: 2
# Yin_data          2: 3
# Xin_data          2: 3
# Xin_data          3: 2
# Yin_data          3: 2
# Yin_data          4: 3
# Xin_data          4: 3
# Xin_data          5: 4
# Yin_data          5: 1
# Yin_data          6: 3
# Xin_data          6: 3
# Xin_data          7: 4
# Yin_data          7: 2
# Yin_data          8: 1
# Xin_data          8: 1
add wave -position 10  sim:/tb_RSA/u_RSA/in_fifo_Y[1]/u_sync_fifo/wr_en
add wave -position 11  sim:/tb_RSA/u_RSA/in_fifo_Y[1]/u_sync_fifo/rd_en
add wave -position 12  sim:/tb_RSA/u_RSA/in_fifo_Y[1]/u_sync_fifo/data_in
add wave -position 13  sim:/tb_RSA/u_RSA/in_fifo_Y[1]/u_sync_fifo/data_out
# Compile of RSA.v was successful.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: D:/EKF_SLAM/EKF_SLAM_RTL/sources/RSA.v(186): (vopt-2685) [TFMPC] - Too few port connections for 'u_PE_config'.  Expected 12, found 11.
# ** Warning: D:/EKF_SLAM/EKF_SLAM_RTL/sources/RSA.v(186): (vopt-2718) [TFMPC] - Missing connection for port 'out_val'.
# ** Error: D:/EKF_SLAM/EKF_SLAM_RTL/sources/RSA.v(303): (vopt-2957) MSB of part-select into 'southout_wire' is out of bounds.
# ** Error: D:/EKF_SLAM/EKF_SLAM_RTL/sources/RSA.v(353): (vopt-2957) MSB of part-select into 'southout_wire' is out of bounds.
# ** Error: D:/EKF_SLAM/EKF_SLAM_RTL/sources/RSA.v(353): (vopt-2957) LSB of part-select into 'southout_wire' is out of bounds.
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 2.
# Compile of RSA.v was successful.
# Load canceled
# Break key hit
vsim -voptargs=+acc work.tb_RSA
# vsim -voptargs="+acc" work.tb_RSA 
# Start time: 09:54:56 on Mar 04,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: D:/EKF_SLAM/EKF_SLAM_RTL/sources/RSA.v(186): (vopt-2685) [TFMPC] - Too few port connections for 'u_PE_config'.  Expected 12, found 11.
# ** Warning: D:/EKF_SLAM/EKF_SLAM_RTL/sources/RSA.v(186): (vopt-2718) [TFMPC] - Missing connection for port 'out_val'.
# ** Warning: D:/EKF_SLAM/EKF_SLAM_RTL/sources/PE_config.v(166): (vopt-2697) MSB of part-select into 'cal_delay' is out of bounds.
# Loading work.tb_RSA(fast)
# Loading work.RSA(fast)
# Loading work.sync_fifo(fast)
# Loading work.sync_fifo(fast__1)
# Loading work.PE_config(fast)
# Loading work.PE_MAC(fast)
run
# Yin_data          0: 1
# Xin_data          0: 1
# Xin_data          1: 2
# Yin_data          1: 2
# Yin_data          2: 3
# Xin_data          2: 3
# Xin_data          3: 2
# Yin_data          3: 2
# Yin_data          4: 3
# Xin_data          4: 3
# Xin_data          5: 4
# Yin_data          5: 1
# Yin_data          6: 3
# Xin_data          6: 3
# Xin_data          7: 4
# Yin_data          7: 2
# Yin_data          8: 1
# Xin_data          8: 1
view -new wave
# .main_pane.wave4.interior.cs.body.pw.wf
add wave -position insertpoint  \
sim:/tb_RSA/u_RSA/u_PE_config/clk \
sim:/tb_RSA/u_RSA/u_PE_config/sys_rst_n \
sim:/tb_RSA/u_RSA/u_PE_config/Xin_val \
sim:/tb_RSA/u_RSA/u_PE_config/Yin_val \
sim:/tb_RSA/u_RSA/u_PE_config/out_val \
sim:/tb_RSA/u_RSA/u_PE_config/westin_wr_en \
sim:/tb_RSA/u_RSA/u_PE_config/northin_wr_en \
sim:/tb_RSA/u_RSA/u_PE_config/westin_rd_en \
sim:/tb_RSA/u_RSA/u_PE_config/northin_rd_en \
sim:/tb_RSA/u_RSA/u_PE_config/cal_en \
sim:/tb_RSA/u_RSA/u_PE_config/cal_done \
sim:/tb_RSA/u_RSA/u_PE_config/out_rd_en
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_RSA(fast)
# Loading work.RSA(fast)
# Loading work.sync_fifo(fast)
# Loading work.sync_fifo(fast__1)
# Loading work.PE_config(fast)
# Loading work.PE_MAC(fast)
run
# Yin_data          0: 1
# Xin_data          0: 1
# Xin_data          1: 2
# Yin_data          1: 2
# Yin_data          2: 3
# Xin_data          2: 3
# Xin_data          3: 2
# Yin_data          3: 2
# Yin_data          4: 3
# Xin_data          4: 3
# Xin_data          5: 4
# Yin_data          5: 1
# Yin_data          6: 3
# Xin_data          6: 3
# Xin_data          7: 4
# Yin_data          7: 2
# Yin_data          8: 1
# Xin_data          8: 1
# Compile of PE_config.v was successful.
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_RSA(fast)
# Loading work.RSA(fast)
# Loading work.sync_fifo(fast)
# Loading work.sync_fifo(fast__1)
# Loading work.PE_config(fast)
# Loading work.PE_MAC(fast)
run
# Yin_data          0: 1
# Xin_data          0: 1
# Xin_data          1: 2
# Yin_data          1: 2
# Yin_data          2: 3
# Xin_data          2: 3
# Xin_data          3: 2
# Yin_data          3: 2
# Yin_data          4: 3
# Xin_data          4: 3
# Xin_data          5: 4
# Yin_data          5: 1
# Yin_data          6: 3
# Xin_data          6: 3
# Xin_data          7: 4
# Yin_data          7: 2
# Yin_data          8: 1
# Xin_data          8: 1
# Compile of RSA.v was successful.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: D:/EKF_SLAM/EKF_SLAM_RTL/sources/RSA.v(348): (vopt-2685) [TFMPC] - Too few port connections for 'u_PE_config'.  Expected 12, found 11.
# ** Warning: D:/EKF_SLAM/EKF_SLAM_RTL/sources/RSA.v(348): (vopt-2718) [TFMPC] - Missing connection for port 'out_val'.
# Loading work.tb_RSA(fast)
# Loading work.RSA(fast)
# Loading work.sync_fifo(fast)
# Loading work.sync_fifo(fast__1)
# Loading work.PE_MAC(fast)
# Loading work.PE_config(fast)
# ** Warning: (vsim-3015) D:/EKF_SLAM/EKF_SLAM_RTL/sources/RSA.v(348): [PCDPC] - Port size (3) does not match connection size (1) for port 'northin_rd_en'. The port definition is at: D:/EKF_SLAM/EKF_SLAM_RTL/sources/PE_config.v(24).
#    Time: 0 ps  Iteration: 0  Instance: /tb_RSA/u_RSA/u_PE_config File: D:/EKF_SLAM/EKF_SLAM_RTL/sources/PE_config.v
# Compile of RSA.v was successful.
# Compile of PE_config.v was successful.
# 2 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: D:/EKF_SLAM/EKF_SLAM_RTL/sources/PE_config.v(166): (vopt-2697) MSB of part-select into 'cal_delay' is out of bounds.
# Loading work.tb_RSA(fast)
# Loading work.RSA(fast)
# Loading work.sync_fifo(fast)
# Loading work.sync_fifo(fast__1)
# Loading work.PE_MAC(fast)
# Loading work.PE_config(fast)
# Warning in wave window restart: (vish-4014) No objects found matching '/tb_RSA/u_RSA/u_PE_config/out_val'. 
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
run
# Yin_data          0: 1
# Xin_data          0: 1
# Xin_data          1: 2
# Yin_data          1: 2
# Yin_data          2: 3
# Xin_data          2: 3
# Xin_data          3: 2
# Yin_data          3: 2
# Yin_data          4: 3
# Xin_data          4: 3
# Xin_data          5: 4
# Yin_data          5: 1
# Yin_data          6: 3
# Xin_data          6: 3
# Xin_data          7: 4
# Yin_data          7: 2
# Yin_data          8: 1
# Xin_data          8: 1
write format wave -window .main_pane.wave4.interior.cs.body.pw.wf D:/EKF_SLAM/EKF_SLAM_RTL/sims/RSA/PE_config.do
