#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x122e64810 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x122e63a20 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
S_0x122e98c80 .scope module, "andi_tb" "andi_tb" 4 1;
 .timescale 0 0;
v0x122eba4e0_0 .net "active", 0 0, L_0x122ec3860;  1 drivers
v0x122eba590_0 .var "clk", 0 0;
v0x122eba6a0_0 .var "clk_enable", 0 0;
v0x122eba730_0 .net "data_address", 31 0, v0x122eb82c0_0;  1 drivers
v0x122eba7c0_0 .net "data_read", 0 0, L_0x122ec2fc0;  1 drivers
v0x122eba850_0 .var "data_readdata", 31 0;
v0x122eba8e0_0 .net "data_write", 0 0, L_0x122ec2970;  1 drivers
v0x122eba970_0 .net "data_writedata", 31 0, v0x122eb0f60_0;  1 drivers
v0x122ebaa40_0 .net "instr_address", 31 0, L_0x122ec3990;  1 drivers
v0x122ebab50_0 .var "instr_readdata", 31 0;
v0x122ebabe0_0 .net "register_v0", 31 0, L_0x122ec13e0;  1 drivers
v0x122ebacb0_0 .var "reset", 0 0;
S_0x122e66720 .scope begin, "$unm_blk_3" "$unm_blk_3" 4 36, 4 36 0, S_0x122e98c80;
 .timescale 0 0;
v0x122ea2f00_0 .var "ex_imm", 31 0;
v0x122eadc20_0 .var "expected", 31 0;
v0x122eadcc0_0 .var "i", 4 0;
v0x122eadd70_0 .var "imm", 15 0;
v0x122eade20_0 .var "imm_instr", 31 0;
v0x122eadf10_0 .var "opcode", 5 0;
v0x122eadfc0_0 .var "rs", 4 0;
v0x122eae070_0 .var "rt", 4 0;
v0x122eae120_0 .var "test", 31 0;
v0x122eae230_0 .var "test_imm", 15 0;
E_0x122e96ea0 .event posedge, v0x122eb12d0_0;
S_0x122eae2e0 .scope module, "dut" "mips_cpu_harvard" 4 136, 5 1 0, S_0x122e98c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x122ebc350 .functor OR 1, L_0x122ebc000, L_0x122ebc210, C4<0>, C4<0>;
L_0x122ebc440 .functor BUFZ 1, L_0x122ebbaf0, C4<0>, C4<0>, C4<0>;
L_0x122ebc7d0 .functor BUFZ 1, L_0x122ebbc10, C4<0>, C4<0>, C4<0>;
L_0x122ebc920 .functor AND 1, L_0x122ebbaf0, L_0x122ebca70, C4<1>, C4<1>;
L_0x122ebcc10 .functor OR 1, L_0x122ebc920, L_0x122ebc990, C4<0>, C4<0>;
L_0x122ebcd50 .functor OR 1, L_0x122ebcc10, L_0x122ebc6f0, C4<0>, C4<0>;
L_0x122ebce40 .functor OR 1, L_0x122ebcd50, L_0x122ebe0e0, C4<0>, C4<0>;
L_0x122ebcf30 .functor OR 1, L_0x122ebce40, L_0x122ebdbc0, C4<0>, C4<0>;
L_0x122ebda80 .functor AND 1, L_0x122ebd590, L_0x122ebd6b0, C4<1>, C4<1>;
L_0x122ebdbc0 .functor OR 1, L_0x122ebd330, L_0x122ebda80, C4<0>, C4<0>;
L_0x122ebe0e0 .functor AND 1, L_0x122ebd860, L_0x122ebdd50, C4<1>, C4<1>;
L_0x122ebe660 .functor OR 1, L_0x122ebdf80, L_0x122ebe310, C4<0>, C4<0>;
L_0x122ebb8a0 .functor OR 1, L_0x122ebe9f0, L_0x122ebeca0, C4<0>, C4<0>;
L_0x122ebf080 .functor AND 1, L_0x122ebc5f0, L_0x122ebb8a0, C4<1>, C4<1>;
L_0x122ebf210 .functor OR 1, L_0x122ebee60, L_0x122ebf350, C4<0>, C4<0>;
L_0x122ebf010 .functor OR 1, L_0x122ebf210, L_0x122ebf600, C4<0>, C4<0>;
L_0x122ebf760 .functor AND 1, L_0x122ebbaf0, L_0x122ebf010, C4<1>, C4<1>;
L_0x122ebf430 .functor AND 1, L_0x122ebbaf0, L_0x122ebf920, C4<1>, C4<1>;
L_0x122ebd9a0 .functor AND 1, L_0x122ebbaf0, L_0x122ebf4a0, C4<1>, C4<1>;
L_0x122ec0370 .functor AND 1, v0x122eb81a0_0, v0x122eba1e0_0, C4<1>, C4<1>;
L_0x122ec03e0 .functor AND 1, L_0x122ec0370, L_0x122ebcf30, C4<1>, C4<1>;
L_0x122ec06e0 .functor OR 1, L_0x122ebdbc0, L_0x122ebe0e0, C4<0>, C4<0>;
L_0x122ec1450 .functor BUFZ 32, L_0x122ec1080, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x122ec1600 .functor BUFZ 32, L_0x122ec1330, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x122ec22a0 .functor AND 1, v0x122eba6a0_0, L_0x122ebf760, C4<1>, C4<1>;
L_0x122ec23e0 .functor AND 1, L_0x122ec22a0, v0x122eb81a0_0, C4<1>, C4<1>;
L_0x122ec0da0 .functor AND 1, L_0x122ec23e0, L_0x122ec2530, C4<1>, C4<1>;
L_0x122ec2900 .functor AND 1, v0x122eb81a0_0, v0x122eba1e0_0, C4<1>, C4<1>;
L_0x122ec2970 .functor AND 1, L_0x122ec2900, L_0x122ebd0c0, C4<1>, C4<1>;
L_0x122ec2650 .functor OR 1, L_0x122ec2820, L_0x122ec2b10, C4<0>, C4<0>;
L_0x122ec2e50 .functor AND 1, L_0x122ec2650, L_0x122ec2740, C4<1>, C4<1>;
L_0x122ec2fc0 .functor OR 1, L_0x122ebc6f0, L_0x122ec2e50, C4<0>, C4<0>;
L_0x122ec3860 .functor BUFZ 1, v0x122eb81a0_0, C4<0>, C4<0>, C4<0>;
L_0x122ec3990 .functor BUFZ 32, v0x122eb8230_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x122eb3310_0 .net *"_ivl_102", 31 0, L_0x122ebdcb0;  1 drivers
L_0x1280504d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x122eb33a0_0 .net *"_ivl_105", 25 0, L_0x1280504d8;  1 drivers
L_0x128050520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x122eb3430_0 .net/2u *"_ivl_106", 31 0, L_0x128050520;  1 drivers
v0x122eb34c0_0 .net *"_ivl_108", 0 0, L_0x122ebd860;  1 drivers
v0x122eb3550_0 .net *"_ivl_111", 5 0, L_0x122ebdee0;  1 drivers
L_0x128050568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x122eb35f0_0 .net/2u *"_ivl_112", 5 0, L_0x128050568;  1 drivers
v0x122eb36a0_0 .net *"_ivl_114", 0 0, L_0x122ebdd50;  1 drivers
v0x122eb3740_0 .net *"_ivl_118", 31 0, L_0x122ebe270;  1 drivers
L_0x1280500a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x122eb37f0_0 .net/2u *"_ivl_12", 5 0, L_0x1280500a0;  1 drivers
L_0x1280505b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x122eb3900_0 .net *"_ivl_121", 25 0, L_0x1280505b0;  1 drivers
L_0x1280505f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x122eb39b0_0 .net/2u *"_ivl_122", 31 0, L_0x1280505f8;  1 drivers
v0x122eb3a60_0 .net *"_ivl_124", 0 0, L_0x122ebdf80;  1 drivers
v0x122eb3b00_0 .net *"_ivl_126", 31 0, L_0x122ebe440;  1 drivers
L_0x128050640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x122eb3bb0_0 .net *"_ivl_129", 25 0, L_0x128050640;  1 drivers
L_0x128050688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x122eb3c60_0 .net/2u *"_ivl_130", 31 0, L_0x128050688;  1 drivers
v0x122eb3d10_0 .net *"_ivl_132", 0 0, L_0x122ebe310;  1 drivers
v0x122eb3db0_0 .net *"_ivl_136", 31 0, L_0x122ebe750;  1 drivers
L_0x1280506d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x122eb3f40_0 .net *"_ivl_139", 25 0, L_0x1280506d0;  1 drivers
L_0x128050718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x122eb3fd0_0 .net/2u *"_ivl_140", 31 0, L_0x128050718;  1 drivers
v0x122eb4080_0 .net *"_ivl_142", 0 0, L_0x122ebc5f0;  1 drivers
v0x122eb4120_0 .net *"_ivl_145", 5 0, L_0x122ebeb00;  1 drivers
L_0x128050760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x122eb41d0_0 .net/2u *"_ivl_146", 5 0, L_0x128050760;  1 drivers
v0x122eb4280_0 .net *"_ivl_148", 0 0, L_0x122ebe9f0;  1 drivers
v0x122eb4320_0 .net *"_ivl_151", 5 0, L_0x122ebedc0;  1 drivers
L_0x1280507a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x122eb43d0_0 .net/2u *"_ivl_152", 5 0, L_0x1280507a8;  1 drivers
v0x122eb4480_0 .net *"_ivl_154", 0 0, L_0x122ebeca0;  1 drivers
v0x122eb4520_0 .net *"_ivl_157", 0 0, L_0x122ebb8a0;  1 drivers
L_0x1280500e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x122eb45c0_0 .net/2u *"_ivl_16", 5 0, L_0x1280500e8;  1 drivers
v0x122eb4670_0 .net *"_ivl_161", 1 0, L_0x122ebf130;  1 drivers
L_0x1280507f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x122eb4720_0 .net/2u *"_ivl_162", 1 0, L_0x1280507f0;  1 drivers
v0x122eb47d0_0 .net *"_ivl_164", 0 0, L_0x122ebee60;  1 drivers
L_0x128050838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x122eb4870_0 .net/2u *"_ivl_166", 5 0, L_0x128050838;  1 drivers
v0x122eb4920_0 .net *"_ivl_168", 0 0, L_0x122ebf350;  1 drivers
v0x122eb3e50_0 .net *"_ivl_171", 0 0, L_0x122ebf210;  1 drivers
L_0x128050880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x122eb4bb0_0 .net/2u *"_ivl_172", 5 0, L_0x128050880;  1 drivers
v0x122eb4c40_0 .net *"_ivl_174", 0 0, L_0x122ebf600;  1 drivers
v0x122eb4cd0_0 .net *"_ivl_177", 0 0, L_0x122ebf010;  1 drivers
L_0x1280508c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x122eb4d60_0 .net/2u *"_ivl_180", 5 0, L_0x1280508c8;  1 drivers
v0x122eb4e00_0 .net *"_ivl_182", 0 0, L_0x122ebf920;  1 drivers
L_0x128050910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x122eb4ea0_0 .net/2u *"_ivl_186", 5 0, L_0x128050910;  1 drivers
v0x122eb4f50_0 .net *"_ivl_188", 0 0, L_0x122ebf4a0;  1 drivers
L_0x128050958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x122eb4ff0_0 .net/2u *"_ivl_196", 4 0, L_0x128050958;  1 drivers
v0x122eb50a0_0 .net *"_ivl_199", 4 0, L_0x122ebfa60;  1 drivers
v0x122eb5150_0 .net *"_ivl_20", 31 0, L_0x122ebbe60;  1 drivers
v0x122eb5200_0 .net *"_ivl_201", 4 0, L_0x122ec0020;  1 drivers
v0x122eb52b0_0 .net *"_ivl_202", 4 0, L_0x122ec00c0;  1 drivers
v0x122eb5360_0 .net *"_ivl_207", 0 0, L_0x122ec0370;  1 drivers
v0x122eb5400_0 .net *"_ivl_211", 0 0, L_0x122ec06e0;  1 drivers
L_0x1280509a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x122eb54a0_0 .net/2u *"_ivl_212", 31 0, L_0x1280509a0;  1 drivers
v0x122eb5550_0 .net *"_ivl_214", 31 0, L_0x122ec07d0;  1 drivers
v0x122eb5600_0 .net *"_ivl_216", 31 0, L_0x122ec0160;  1 drivers
v0x122eb56b0_0 .net *"_ivl_218", 31 0, L_0x122ec0a70;  1 drivers
v0x122eb5760_0 .net *"_ivl_220", 31 0, L_0x122ec0930;  1 drivers
v0x122eb5810_0 .net *"_ivl_229", 0 0, L_0x122ec22a0;  1 drivers
L_0x128050130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x122eb58b0_0 .net *"_ivl_23", 25 0, L_0x128050130;  1 drivers
v0x122eb5960_0 .net *"_ivl_231", 0 0, L_0x122ec23e0;  1 drivers
v0x122eb5a00_0 .net *"_ivl_232", 31 0, L_0x122ec2450;  1 drivers
L_0x128050ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x122eb5ab0_0 .net *"_ivl_235", 30 0, L_0x128050ac0;  1 drivers
L_0x128050b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x122eb5b60_0 .net/2u *"_ivl_236", 31 0, L_0x128050b08;  1 drivers
v0x122eb5c10_0 .net *"_ivl_238", 0 0, L_0x122ec2530;  1 drivers
L_0x128050178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x122eb5cb0_0 .net/2u *"_ivl_24", 31 0, L_0x128050178;  1 drivers
v0x122eb5d60_0 .net *"_ivl_243", 0 0, L_0x122ec2900;  1 drivers
L_0x128050b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x122eb5e00_0 .net/2u *"_ivl_246", 5 0, L_0x128050b50;  1 drivers
L_0x128050b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x122eb5eb0_0 .net/2u *"_ivl_250", 5 0, L_0x128050b98;  1 drivers
v0x122eb5f60_0 .net *"_ivl_257", 0 0, L_0x122ec2740;  1 drivers
v0x122eb49c0_0 .net *"_ivl_259", 0 0, L_0x122ec2e50;  1 drivers
v0x122eb4a60_0 .net *"_ivl_26", 0 0, L_0x122ebc000;  1 drivers
L_0x128050be0 .functor BUFT 1, C4<100110>, C4<0>, C4<0>, C4<0>;
v0x122eb4b00_0 .net/2u *"_ivl_262", 5 0, L_0x128050be0;  1 drivers
L_0x128050c28 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0x122eb5ff0_0 .net/2u *"_ivl_266", 5 0, L_0x128050c28;  1 drivers
v0x122eb60a0_0 .net *"_ivl_271", 15 0, L_0x122ec3500;  1 drivers
v0x122eb6150_0 .net *"_ivl_272", 17 0, L_0x122ec30b0;  1 drivers
L_0x128050cb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x122eb6200_0 .net *"_ivl_275", 1 0, L_0x128050cb8;  1 drivers
v0x122eb62b0_0 .net *"_ivl_278", 15 0, L_0x122ec37c0;  1 drivers
v0x122eb6360_0 .net *"_ivl_28", 31 0, L_0x122ebc120;  1 drivers
L_0x128050d00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x122eb6410_0 .net *"_ivl_280", 1 0, L_0x128050d00;  1 drivers
v0x122eb64c0_0 .net *"_ivl_283", 0 0, L_0x122ec36e0;  1 drivers
L_0x128050d48 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x122eb6570_0 .net/2u *"_ivl_284", 13 0, L_0x128050d48;  1 drivers
L_0x128050d90 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x122eb6620_0 .net/2u *"_ivl_286", 13 0, L_0x128050d90;  1 drivers
v0x122eb66d0_0 .net *"_ivl_288", 13 0, L_0x122ec3a80;  1 drivers
L_0x1280501c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x122eb6780_0 .net *"_ivl_31", 25 0, L_0x1280501c0;  1 drivers
L_0x128050208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x122eb6830_0 .net/2u *"_ivl_32", 31 0, L_0x128050208;  1 drivers
v0x122eb68e0_0 .net *"_ivl_34", 0 0, L_0x122ebc210;  1 drivers
v0x122eb6980_0 .net *"_ivl_4", 31 0, L_0x122ebb9c0;  1 drivers
v0x122eb6a30_0 .net *"_ivl_41", 2 0, L_0x122ebc4f0;  1 drivers
L_0x128050250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x122eb6ae0_0 .net/2u *"_ivl_42", 2 0, L_0x128050250;  1 drivers
v0x122eb6b90_0 .net *"_ivl_49", 2 0, L_0x122ebc880;  1 drivers
L_0x128050298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x122eb6c40_0 .net/2u *"_ivl_50", 2 0, L_0x128050298;  1 drivers
v0x122eb6cf0_0 .net *"_ivl_55", 0 0, L_0x122ebca70;  1 drivers
v0x122eb6d90_0 .net *"_ivl_57", 0 0, L_0x122ebc920;  1 drivers
v0x122eb6e30_0 .net *"_ivl_59", 0 0, L_0x122ebcc10;  1 drivers
v0x122eb6ed0_0 .net *"_ivl_61", 0 0, L_0x122ebcd50;  1 drivers
v0x122eb6f70_0 .net *"_ivl_63", 0 0, L_0x122ebce40;  1 drivers
v0x122eb7010_0 .net *"_ivl_67", 2 0, L_0x122ebd000;  1 drivers
L_0x1280502e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x122eb70c0_0 .net/2u *"_ivl_68", 2 0, L_0x1280502e0;  1 drivers
L_0x128050010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x122eb7170_0 .net *"_ivl_7", 25 0, L_0x128050010;  1 drivers
v0x122eb7220_0 .net *"_ivl_72", 31 0, L_0x122ebd290;  1 drivers
L_0x128050328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x122eb72d0_0 .net *"_ivl_75", 25 0, L_0x128050328;  1 drivers
L_0x128050370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x122eb7380_0 .net/2u *"_ivl_76", 31 0, L_0x128050370;  1 drivers
v0x122eb7430_0 .net *"_ivl_78", 0 0, L_0x122ebd330;  1 drivers
L_0x128050058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x122eb74d0_0 .net/2u *"_ivl_8", 31 0, L_0x128050058;  1 drivers
v0x122eb7580_0 .net *"_ivl_80", 31 0, L_0x122ebd4f0;  1 drivers
L_0x1280503b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x122eb7630_0 .net *"_ivl_83", 25 0, L_0x1280503b8;  1 drivers
L_0x128050400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x122eb76e0_0 .net/2u *"_ivl_84", 31 0, L_0x128050400;  1 drivers
v0x122eb7790_0 .net *"_ivl_86", 0 0, L_0x122ebd590;  1 drivers
v0x122eb7830_0 .net *"_ivl_89", 0 0, L_0x122ebd450;  1 drivers
v0x122eb78e0_0 .net *"_ivl_90", 31 0, L_0x122ebd760;  1 drivers
L_0x128050448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x122eb7990_0 .net *"_ivl_93", 30 0, L_0x128050448;  1 drivers
L_0x128050490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x122eb7a40_0 .net/2u *"_ivl_94", 31 0, L_0x128050490;  1 drivers
v0x122eb7af0_0 .net *"_ivl_96", 0 0, L_0x122ebd6b0;  1 drivers
v0x122eb7b90_0 .net *"_ivl_99", 0 0, L_0x122ebda80;  1 drivers
v0x122eb7c30_0 .net "active", 0 0, L_0x122ec3860;  alias, 1 drivers
v0x122eb7cd0_0 .net "alu_op1", 31 0, L_0x122ec1450;  1 drivers
v0x122eb7d70_0 .net "alu_op2", 31 0, L_0x122ec1600;  1 drivers
v0x122eb7e10_0 .net "alui_instr", 0 0, L_0x122ebc990;  1 drivers
v0x122eb7eb0_0 .net "b_flag", 0 0, v0x122eaef40_0;  1 drivers
v0x122eb7f60_0 .net "b_imm", 17 0, L_0x122ec35c0;  1 drivers
v0x122eb7ff0_0 .net "b_offset", 31 0, L_0x122ec3c00;  1 drivers
v0x122eb8080_0 .net "clk", 0 0, v0x122eba590_0;  1 drivers
v0x122eb8110_0 .net "clk_enable", 0 0, v0x122eba6a0_0;  1 drivers
v0x122eb81a0_0 .var "cpu_active", 0 0;
v0x122eb8230_0 .var "curr_addr", 31 0;
v0x122eb82c0_0 .var "data_address", 31 0;
v0x122eb8360_0 .net "data_read", 0 0, L_0x122ec2fc0;  alias, 1 drivers
v0x122eb8400_0 .net "data_readdata", 31 0, v0x122eba850_0;  1 drivers
v0x122eb84e0_0 .net "data_write", 0 0, L_0x122ec2970;  alias, 1 drivers
v0x122eb8580_0 .net "data_writedata", 31 0, v0x122eb0f60_0;  alias, 1 drivers
v0x122eb8620_0 .var "delay_slot", 31 0;
v0x122eb86c0_0 .net "effective_addr", 31 0, v0x122eaf300_0;  1 drivers
v0x122eb8760_0 .net "funct_code", 5 0, L_0x122ebb920;  1 drivers
v0x122eb8810_0 .net "hi_out", 31 0, v0x122eb1360_0;  1 drivers
v0x122eb88d0_0 .net "hl_reg_enable", 0 0, L_0x122ec0da0;  1 drivers
v0x122eb89a0_0 .net "instr_address", 31 0, L_0x122ec3990;  alias, 1 drivers
v0x122eb8a40_0 .net "instr_opcode", 5 0, L_0x122ebb7c0;  1 drivers
v0x122eb8ae0_0 .net "instr_readdata", 31 0, v0x122ebab50_0;  1 drivers
v0x122eb8bb0_0 .net "j_imm", 0 0, L_0x122ebe660;  1 drivers
v0x122eb8c50_0 .net "j_reg", 0 0, L_0x122ebf080;  1 drivers
v0x122eb8cf0_0 .net "link_const", 0 0, L_0x122ebdbc0;  1 drivers
v0x122eb8d90_0 .net "link_reg", 0 0, L_0x122ebe0e0;  1 drivers
v0x122eb8e30_0 .net "lo_out", 31 0, v0x122eb1a70_0;  1 drivers
v0x122eb8ed0_0 .net "load_data", 31 0, v0x122eb03b0_0;  1 drivers
v0x122eb8f80_0 .net "load_instr", 0 0, L_0x122ebc6f0;  1 drivers
v0x122eb9010_0 .net "lw", 0 0, L_0x122ebbc10;  1 drivers
v0x122eb90b0_0 .net "lwl", 0 0, L_0x122ec2a60;  1 drivers
v0x122eb9150_0 .net "lwr", 0 0, L_0x122ec2bf0;  1 drivers
v0x122eb91f0_0 .net "mem_to_reg", 0 0, L_0x122ebc7d0;  1 drivers
v0x122eb9290_0 .net "mfhi", 0 0, L_0x122ebf430;  1 drivers
v0x122eb9330_0 .net "mflo", 0 0, L_0x122ebd9a0;  1 drivers
v0x122eb93d0_0 .net "movefrom", 0 0, L_0x122ebc350;  1 drivers
v0x122eb9470_0 .net "muldiv", 0 0, L_0x122ebf760;  1 drivers
v0x122eb9510_0 .var "next_delay_slot", 31 0;
v0x122eb95c0_0 .net "partial_store", 0 0, L_0x122ec2650;  1 drivers
v0x122eb9660_0 .net "r_format", 0 0, L_0x122ebbaf0;  1 drivers
v0x122eb9700_0 .net "reg_a_read_data", 31 0, L_0x122ec1080;  1 drivers
v0x122eb97c0_0 .net "reg_a_read_index", 4 0, L_0x122ebfdc0;  1 drivers
v0x122eb9870_0 .net "reg_b_read_data", 31 0, L_0x122ec1330;  1 drivers
v0x122eb9940_0 .net "reg_b_read_index", 4 0, L_0x122ebf9c0;  1 drivers
v0x122eb99e0_0 .net "reg_dst", 0 0, L_0x122ebc440;  1 drivers
v0x122eb9a70_0 .net "reg_write", 0 0, L_0x122ebcf30;  1 drivers
v0x122eb9b10_0 .net "reg_write_data", 31 0, L_0x122ec0d00;  1 drivers
v0x122eb9bd0_0 .net "reg_write_enable", 0 0, L_0x122ec03e0;  1 drivers
v0x122eb9c80_0 .net "reg_write_index", 4 0, L_0x122ebff20;  1 drivers
v0x122eb9d30_0 .net "register_v0", 31 0, L_0x122ec13e0;  alias, 1 drivers
v0x122eb9de0_0 .net "reset", 0 0, v0x122ebacb0_0;  1 drivers
v0x122eb9e70_0 .net "result", 31 0, v0x122eaf750_0;  1 drivers
v0x122eb9f20_0 .net "result_hi", 31 0, v0x122eaf0f0_0;  1 drivers
v0x122eb9ff0_0 .net "result_lo", 31 0, v0x122eaf250_0;  1 drivers
v0x122eba0c0_0 .net "sb", 0 0, L_0x122ec2820;  1 drivers
v0x122eba150_0 .net "sh", 0 0, L_0x122ec2b10;  1 drivers
v0x122eba1e0_0 .var "state", 0 0;
v0x122eba280_0 .net "store_instr", 0 0, L_0x122ebd0c0;  1 drivers
v0x122eba320_0 .net "sw", 0 0, L_0x122ebbd80;  1 drivers
E_0x122eadeb0/0 .event edge, v0x122eaef40_0, v0x122eb8620_0, v0x122eb7ff0_0, v0x122eb8bb0_0;
E_0x122eadeb0/1 .event edge, v0x122eaf1a0_0, v0x122eb8c50_0, v0x122eb2730_0, v0x122eb8230_0;
E_0x122eadeb0 .event/or E_0x122eadeb0/0, E_0x122eadeb0/1;
E_0x122eae670 .event edge, v0x122eb90b0_0, v0x122eb9150_0, v0x122eb0c60_0, v0x122eaf300_0;
L_0x122ebb7c0 .part v0x122ebab50_0, 26, 6;
L_0x122ebb920 .part v0x122ebab50_0, 0, 6;
L_0x122ebb9c0 .concat [ 6 26 0 0], L_0x122ebb7c0, L_0x128050010;
L_0x122ebbaf0 .cmp/eq 32, L_0x122ebb9c0, L_0x128050058;
L_0x122ebbc10 .cmp/eq 6, L_0x122ebb7c0, L_0x1280500a0;
L_0x122ebbd80 .cmp/eq 6, L_0x122ebb7c0, L_0x1280500e8;
L_0x122ebbe60 .concat [ 6 26 0 0], L_0x122ebb7c0, L_0x128050130;
L_0x122ebc000 .cmp/eq 32, L_0x122ebbe60, L_0x128050178;
L_0x122ebc120 .concat [ 6 26 0 0], L_0x122ebb7c0, L_0x1280501c0;
L_0x122ebc210 .cmp/eq 32, L_0x122ebc120, L_0x128050208;
L_0x122ebc4f0 .part L_0x122ebb7c0, 3, 3;
L_0x122ebc6f0 .cmp/eq 3, L_0x122ebc4f0, L_0x128050250;
L_0x122ebc880 .part L_0x122ebb7c0, 3, 3;
L_0x122ebc990 .cmp/eq 3, L_0x122ebc880, L_0x128050298;
L_0x122ebca70 .reduce/nor L_0x122ebf760;
L_0x122ebd000 .part L_0x122ebb7c0, 3, 3;
L_0x122ebd0c0 .cmp/eq 3, L_0x122ebd000, L_0x1280502e0;
L_0x122ebd290 .concat [ 6 26 0 0], L_0x122ebb7c0, L_0x128050328;
L_0x122ebd330 .cmp/eq 32, L_0x122ebd290, L_0x128050370;
L_0x122ebd4f0 .concat [ 6 26 0 0], L_0x122ebb7c0, L_0x1280503b8;
L_0x122ebd590 .cmp/eq 32, L_0x122ebd4f0, L_0x128050400;
L_0x122ebd450 .part v0x122ebab50_0, 20, 1;
L_0x122ebd760 .concat [ 1 31 0 0], L_0x122ebd450, L_0x128050448;
L_0x122ebd6b0 .cmp/eq 32, L_0x122ebd760, L_0x128050490;
L_0x122ebdcb0 .concat [ 6 26 0 0], L_0x122ebb7c0, L_0x1280504d8;
L_0x122ebd860 .cmp/eq 32, L_0x122ebdcb0, L_0x128050520;
L_0x122ebdee0 .part v0x122ebab50_0, 0, 6;
L_0x122ebdd50 .cmp/eq 6, L_0x122ebdee0, L_0x128050568;
L_0x122ebe270 .concat [ 6 26 0 0], L_0x122ebb7c0, L_0x1280505b0;
L_0x122ebdf80 .cmp/eq 32, L_0x122ebe270, L_0x1280505f8;
L_0x122ebe440 .concat [ 6 26 0 0], L_0x122ebb7c0, L_0x128050640;
L_0x122ebe310 .cmp/eq 32, L_0x122ebe440, L_0x128050688;
L_0x122ebe750 .concat [ 6 26 0 0], L_0x122ebb7c0, L_0x1280506d0;
L_0x122ebc5f0 .cmp/eq 32, L_0x122ebe750, L_0x128050718;
L_0x122ebeb00 .part v0x122ebab50_0, 0, 6;
L_0x122ebe9f0 .cmp/eq 6, L_0x122ebeb00, L_0x128050760;
L_0x122ebedc0 .part v0x122ebab50_0, 0, 6;
L_0x122ebeca0 .cmp/eq 6, L_0x122ebedc0, L_0x1280507a8;
L_0x122ebf130 .part L_0x122ebb920, 3, 2;
L_0x122ebee60 .cmp/eq 2, L_0x122ebf130, L_0x1280507f0;
L_0x122ebf350 .cmp/eq 6, L_0x122ebb920, L_0x128050838;
L_0x122ebf600 .cmp/eq 6, L_0x122ebb920, L_0x128050880;
L_0x122ebf920 .cmp/eq 6, L_0x122ebb920, L_0x1280508c8;
L_0x122ebf4a0 .cmp/eq 6, L_0x122ebb920, L_0x128050910;
L_0x122ebfdc0 .part v0x122ebab50_0, 21, 5;
L_0x122ebf9c0 .part v0x122ebab50_0, 16, 5;
L_0x122ebfa60 .part v0x122ebab50_0, 11, 5;
L_0x122ec0020 .part v0x122ebab50_0, 16, 5;
L_0x122ec00c0 .functor MUXZ 5, L_0x122ec0020, L_0x122ebfa60, L_0x122ebc440, C4<>;
L_0x122ebff20 .functor MUXZ 5, L_0x122ec00c0, L_0x128050958, L_0x122ebdbc0, C4<>;
L_0x122ec07d0 .arith/sum 32, v0x122eb8620_0, L_0x1280509a0;
L_0x122ec0160 .functor MUXZ 32, v0x122eaf750_0, v0x122eb03b0_0, L_0x122ebc7d0, C4<>;
L_0x122ec0a70 .functor MUXZ 32, L_0x122ec0160, v0x122eb1a70_0, L_0x122ebd9a0, C4<>;
L_0x122ec0930 .functor MUXZ 32, L_0x122ec0a70, v0x122eb1360_0, L_0x122ebf430, C4<>;
L_0x122ec0d00 .functor MUXZ 32, L_0x122ec0930, L_0x122ec07d0, L_0x122ec06e0, C4<>;
L_0x122ec2450 .concat [ 1 31 0 0], v0x122eba1e0_0, L_0x128050ac0;
L_0x122ec2530 .cmp/eq 32, L_0x122ec2450, L_0x128050b08;
L_0x122ec2820 .cmp/eq 6, L_0x122ebb7c0, L_0x128050b50;
L_0x122ec2b10 .cmp/eq 6, L_0x122ebb7c0, L_0x128050b98;
L_0x122ec2740 .reduce/nor v0x122eba1e0_0;
L_0x122ec2a60 .cmp/eq 6, L_0x122ebb7c0, L_0x128050be0;
L_0x122ec2bf0 .cmp/eq 6, L_0x122ebb7c0, L_0x128050c28;
L_0x122ec3500 .part v0x122ebab50_0, 0, 16;
L_0x122ec30b0 .concat [ 16 2 0 0], L_0x122ec3500, L_0x128050cb8;
L_0x122ec37c0 .part L_0x122ec30b0, 0, 16;
L_0x122ec35c0 .concat [ 2 16 0 0], L_0x128050d00, L_0x122ec37c0;
L_0x122ec36e0 .part L_0x122ec35c0, 17, 1;
L_0x122ec3a80 .functor MUXZ 14, L_0x128050d90, L_0x128050d48, L_0x122ec36e0, C4<>;
L_0x122ec3c00 .concat [ 18 14 0 0], L_0x122ec35c0, L_0x122ec3a80;
S_0x122eae6c0 .scope module, "cpu_alu" "alu" 5 149, 6 1 0, S_0x122eae2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x122eaea10_0 .net *"_ivl_10", 15 0, L_0x122ec1ee0;  1 drivers
L_0x128050a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x122eaead0_0 .net/2u *"_ivl_14", 15 0, L_0x128050a78;  1 drivers
v0x122eaeb80_0 .net *"_ivl_17", 15 0, L_0x122ec2020;  1 drivers
v0x122eaec40_0 .net *"_ivl_5", 0 0, L_0x122ebeba0;  1 drivers
v0x122eaecf0_0 .net *"_ivl_6", 15 0, L_0x122ec1a30;  1 drivers
v0x122eaede0_0 .net *"_ivl_9", 15 0, L_0x122ec1be0;  1 drivers
v0x122eaee90_0 .net "addr_rt", 4 0, L_0x122ec2200;  1 drivers
v0x122eaef40_0 .var "b_flag", 0 0;
v0x122eaefe0_0 .net "funct", 5 0, L_0x122ec1790;  1 drivers
v0x122eaf0f0_0 .var "hi", 31 0;
v0x122eaf1a0_0 .net "instructionword", 31 0, v0x122ebab50_0;  alias, 1 drivers
v0x122eaf250_0 .var "lo", 31 0;
v0x122eaf300_0 .var "memaddroffset", 31 0;
v0x122eaf3b0_0 .var "multresult", 63 0;
v0x122eaf460_0 .net "op1", 31 0, L_0x122ec1450;  alias, 1 drivers
v0x122eaf510_0 .net "op2", 31 0, L_0x122ec1600;  alias, 1 drivers
v0x122eaf5c0_0 .net "opcode", 5 0, L_0x122ec16f0;  1 drivers
v0x122eaf750_0 .var "result", 31 0;
v0x122eaf7e0_0 .net "shamt", 4 0, L_0x122ec2160;  1 drivers
v0x122eaf890_0 .net/s "sign_op1", 31 0, L_0x122ec1450;  alias, 1 drivers
v0x122eaf950_0 .net/s "sign_op2", 31 0, L_0x122ec1600;  alias, 1 drivers
v0x122eaf9e0_0 .net "simmediatedata", 31 0, L_0x122ec1f80;  1 drivers
v0x122eafa70_0 .net "simmediatedatas", 31 0, L_0x122ec1f80;  alias, 1 drivers
v0x122eafb00_0 .net "uimmediatedata", 31 0, L_0x122ec20c0;  1 drivers
v0x122eafb90_0 .net "unsign_op1", 31 0, L_0x122ec1450;  alias, 1 drivers
v0x122eafc60_0 .net "unsign_op2", 31 0, L_0x122ec1600;  alias, 1 drivers
v0x122eafd40_0 .var "unsigned_result", 31 0;
E_0x122eae980/0 .event edge, v0x122eaf5c0_0, v0x122eaefe0_0, v0x122eaf510_0, v0x122eaf7e0_0;
E_0x122eae980/1 .event edge, v0x122eaf460_0, v0x122eaf3b0_0, v0x122eaee90_0, v0x122eaf9e0_0;
E_0x122eae980/2 .event edge, v0x122eafb00_0, v0x122eafd40_0;
E_0x122eae980 .event/or E_0x122eae980/0, E_0x122eae980/1, E_0x122eae980/2;
L_0x122ec16f0 .part v0x122ebab50_0, 26, 6;
L_0x122ec1790 .part v0x122ebab50_0, 0, 6;
L_0x122ebeba0 .part v0x122ebab50_0, 15, 1;
LS_0x122ec1a30_0_0 .concat [ 1 1 1 1], L_0x122ebeba0, L_0x122ebeba0, L_0x122ebeba0, L_0x122ebeba0;
LS_0x122ec1a30_0_4 .concat [ 1 1 1 1], L_0x122ebeba0, L_0x122ebeba0, L_0x122ebeba0, L_0x122ebeba0;
LS_0x122ec1a30_0_8 .concat [ 1 1 1 1], L_0x122ebeba0, L_0x122ebeba0, L_0x122ebeba0, L_0x122ebeba0;
LS_0x122ec1a30_0_12 .concat [ 1 1 1 1], L_0x122ebeba0, L_0x122ebeba0, L_0x122ebeba0, L_0x122ebeba0;
L_0x122ec1a30 .concat [ 4 4 4 4], LS_0x122ec1a30_0_0, LS_0x122ec1a30_0_4, LS_0x122ec1a30_0_8, LS_0x122ec1a30_0_12;
L_0x122ec1be0 .part v0x122ebab50_0, 0, 16;
L_0x122ec1ee0 .concat [ 16 0 0 0], L_0x122ec1be0;
L_0x122ec1f80 .concat [ 16 16 0 0], L_0x122ec1ee0, L_0x122ec1a30;
L_0x122ec2020 .part v0x122ebab50_0, 0, 16;
L_0x122ec20c0 .concat [ 16 16 0 0], L_0x122ec2020, L_0x128050a78;
L_0x122ec2160 .part v0x122ebab50_0, 6, 5;
L_0x122ec2200 .part v0x122ebab50_0, 16, 5;
S_0x122eafe90 .scope module, "cpu_load_block" "load_block" 5 107, 7 1 0, S_0x122eae2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /OUTPUT 32 "out_transformed";
v0x122eb00e0_0 .net "address", 31 0, v0x122eaf300_0;  alias, 1 drivers
v0x122eb01a0_0 .net "datafromMem", 31 0, v0x122eba850_0;  alias, 1 drivers
v0x122eb0240_0 .net "instr_word", 31 0, v0x122ebab50_0;  alias, 1 drivers
v0x122eb0310_0 .net "opcode", 5 0, L_0x122ebfd20;  1 drivers
v0x122eb03b0_0 .var "out_transformed", 31 0;
v0x122eb04a0_0 .net "whichbyte", 1 0, L_0x122ec05c0;  1 drivers
E_0x122eb00b0 .event edge, v0x122eb0310_0, v0x122eb01a0_0, v0x122eb04a0_0, v0x122eaf1a0_0;
L_0x122ebfd20 .part v0x122ebab50_0, 26, 6;
L_0x122ec05c0 .part v0x122eaf300_0, 0, 2;
S_0x122eb0590 .scope module, "dut" "store_block" 5 216, 8 1 0, S_0x122eae2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x122eb0860_0 .net *"_ivl_1", 1 0, L_0x122ec2cd0;  1 drivers
L_0x128050c70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x122eb0920_0 .net *"_ivl_5", 0 0, L_0x128050c70;  1 drivers
v0x122eb09d0_0 .net "bytenum", 2 0, L_0x122ec32a0;  1 drivers
v0x122eb0a90_0 .net "dataword", 31 0, v0x122eba850_0;  alias, 1 drivers
v0x122eb0b50_0 .net "eff_addr", 31 0, v0x122eaf300_0;  alias, 1 drivers
v0x122eb0c60_0 .net "opcode", 5 0, L_0x122ebb7c0;  alias, 1 drivers
v0x122eb0cf0_0 .net "regbyte", 7 0, L_0x122ec3380;  1 drivers
v0x122eb0da0_0 .net "reghalfword", 15 0, L_0x122ec3440;  1 drivers
v0x122eb0e50_0 .net "regword", 31 0, L_0x122ec1330;  alias, 1 drivers
v0x122eb0f60_0 .var "storedata", 31 0;
E_0x122eb0800/0 .event edge, v0x122eb0c60_0, v0x122eb0e50_0, v0x122eb09d0_0, v0x122eb0cf0_0;
E_0x122eb0800/1 .event edge, v0x122eb01a0_0, v0x122eb0da0_0;
E_0x122eb0800 .event/or E_0x122eb0800/0, E_0x122eb0800/1;
L_0x122ec2cd0 .part v0x122eaf300_0, 0, 2;
L_0x122ec32a0 .concat [ 2 1 0 0], L_0x122ec2cd0, L_0x128050c70;
L_0x122ec3380 .part L_0x122ec1330, 0, 8;
L_0x122ec3440 .part L_0x122ec1330, 0, 16;
S_0x122eb1090 .scope module, "hi" "hl_reg" 5 176, 9 1 0, S_0x122eae2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x122eb12d0_0 .net "clk", 0 0, v0x122eba590_0;  alias, 1 drivers
v0x122eb1360_0 .var "data", 31 0;
v0x122eb13f0_0 .net "data_in", 31 0, v0x122eaf0f0_0;  alias, 1 drivers
v0x122eb14c0_0 .net "data_out", 31 0, v0x122eb1360_0;  alias, 1 drivers
v0x122eb1560_0 .net "enable", 0 0, L_0x122ec0da0;  alias, 1 drivers
v0x122eb1640_0 .net "reset", 0 0, v0x122ebacb0_0;  alias, 1 drivers
S_0x122eb1760 .scope module, "lo" "hl_reg" 5 168, 9 1 0, S_0x122eae2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x122eb19e0_0 .net "clk", 0 0, v0x122eba590_0;  alias, 1 drivers
v0x122eb1a70_0 .var "data", 31 0;
v0x122eb1b00_0 .net "data_in", 31 0, v0x122eaf250_0;  alias, 1 drivers
v0x122eb1bd0_0 .net "data_out", 31 0, v0x122eb1a70_0;  alias, 1 drivers
v0x122eb1c70_0 .net "enable", 0 0, L_0x122ec0da0;  alias, 1 drivers
v0x122eb1d40_0 .net "reset", 0 0, v0x122ebacb0_0;  alias, 1 drivers
S_0x122eb1e50 .scope module, "register" "regfile" 5 120, 10 1 0, S_0x122eae2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x122ec1080 .functor BUFZ 32, L_0x122ec0c10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x122ec1330 .functor BUFZ 32, L_0x122ec1170, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x122eb2ab0_2 .array/port v0x122eb2ab0, 2;
L_0x122ec13e0 .functor BUFZ 32, v0x122eb2ab0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x122eb2180_0 .net *"_ivl_0", 31 0, L_0x122ec0c10;  1 drivers
v0x122eb2240_0 .net *"_ivl_10", 6 0, L_0x122ec1210;  1 drivers
L_0x128050a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x122eb22e0_0 .net *"_ivl_13", 1 0, L_0x128050a30;  1 drivers
v0x122eb2380_0 .net *"_ivl_2", 6 0, L_0x122ec0f60;  1 drivers
L_0x1280509e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x122eb2430_0 .net *"_ivl_5", 1 0, L_0x1280509e8;  1 drivers
v0x122eb2520_0 .net *"_ivl_8", 31 0, L_0x122ec1170;  1 drivers
v0x122eb25d0_0 .net "r_clk", 0 0, v0x122eba590_0;  alias, 1 drivers
v0x122eb26a0_0 .net "r_clk_enable", 0 0, v0x122eba6a0_0;  alias, 1 drivers
v0x122eb2730_0 .net "read_data1", 31 0, L_0x122ec1080;  alias, 1 drivers
v0x122eb2840_0 .net "read_data2", 31 0, L_0x122ec1330;  alias, 1 drivers
v0x122eb28f0_0 .net "read_reg1", 4 0, L_0x122ebfdc0;  alias, 1 drivers
v0x122eb2980_0 .net "read_reg2", 4 0, L_0x122ebf9c0;  alias, 1 drivers
v0x122eb2a10_0 .net "register_v0", 31 0, L_0x122ec13e0;  alias, 1 drivers
v0x122eb2ab0 .array "registers", 0 31, 31 0;
v0x122eb2e50_0 .net "reset", 0 0, v0x122ebacb0_0;  alias, 1 drivers
v0x122eb2f20_0 .net "write_control", 0 0, L_0x122ec03e0;  alias, 1 drivers
v0x122eb2fc0_0 .net "write_data", 31 0, L_0x122ec0d00;  alias, 1 drivers
v0x122eb3150_0 .net "write_reg", 4 0, L_0x122ebff20;  alias, 1 drivers
L_0x122ec0c10 .array/port v0x122eb2ab0, L_0x122ec0f60;
L_0x122ec0f60 .concat [ 5 2 0 0], L_0x122ebfdc0, L_0x1280509e8;
L_0x122ec1170 .array/port v0x122eb2ab0, L_0x122ec1210;
L_0x122ec1210 .concat [ 5 2 0 0], L_0x122ebf9c0, L_0x128050a30;
S_0x122e97a10 .scope module, "convert_endian" "convert_endian" 11 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x12801b6d0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x122ebadc0_0 .net "in", 31 0, o0x12801b6d0;  0 drivers
v0x122ebae50_0 .var "out", 31 0;
S_0x122e895e0 .scope module, "data_ram" "data_ram" 12 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x12801b790 .functor BUFZ 1, C4<z>; HiZ drive
v0x122ebaee0_0 .net "clk", 0 0, o0x12801b790;  0 drivers
o0x12801b7c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x122ebaf70_0 .net "data_address", 31 0, o0x12801b7c0;  0 drivers
o0x12801b7f0 .functor BUFZ 1, C4<z>; HiZ drive
v0x122ebb020_0 .net "data_read", 0 0, o0x12801b7f0;  0 drivers
v0x122ebb0d0_0 .var "data_readdata", 31 0;
o0x12801b850 .functor BUFZ 1, C4<z>; HiZ drive
v0x122ebb180_0 .net "data_write", 0 0, o0x12801b850;  0 drivers
o0x12801b880 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x122ebb260_0 .net "data_writedata", 31 0, o0x12801b880;  0 drivers
S_0x122e96cc0 .scope module, "pc" "pc" 13 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x12801b9d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x122ebb3a0_0 .net "clk", 0 0, o0x12801b9d0;  0 drivers
v0x122ebb450_0 .var "curr_addr", 31 0;
o0x12801ba30 .functor BUFZ 1, C4<z>; HiZ drive
v0x122ebb500_0 .net "enable", 0 0, o0x12801ba30;  0 drivers
o0x12801ba60 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x122ebb5b0_0 .net "next_addr", 31 0, o0x12801ba60;  0 drivers
o0x12801ba90 .functor BUFZ 1, C4<z>; HiZ drive
v0x122ebb660_0 .net "reset", 0 0, o0x12801ba90;  0 drivers
E_0x122e83a90 .event posedge, v0x122ebb3a0_0;
    .scope S_0x122eafe90;
T_0 ;
    %wait E_0x122eb00b0;
    %load/vec4 v0x122eb0310_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.0 ;
    %load/vec4 v0x122eb01a0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x122eb01a0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x122eb01a0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x122eb01a0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x122eb03b0_0, 0, 32;
    %jmp T_0.6;
T_0.1 ;
    %load/vec4 v0x122eb04a0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %jmp T_0.11;
T_0.7 ;
    %load/vec4 v0x122eb01a0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x122eb01a0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x122eb03b0_0, 0, 32;
    %jmp T_0.11;
T_0.8 ;
    %load/vec4 v0x122eb01a0_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x122eb01a0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x122eb03b0_0, 0, 32;
    %jmp T_0.11;
T_0.9 ;
    %load/vec4 v0x122eb01a0_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x122eb01a0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x122eb03b0_0, 0, 32;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x122eb01a0_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x122eb01a0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x122eb03b0_0, 0, 32;
    %jmp T_0.11;
T_0.11 ;
    %pop/vec4 1;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v0x122eb04a0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %jmp T_0.16;
T_0.12 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x122eb01a0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x122eb03b0_0, 0, 32;
    %jmp T_0.16;
T_0.13 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x122eb01a0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x122eb03b0_0, 0, 32;
    %jmp T_0.16;
T_0.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x122eb01a0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x122eb03b0_0, 0, 32;
    %jmp T_0.16;
T_0.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x122eb01a0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x122eb03b0_0, 0, 32;
    %jmp T_0.16;
T_0.16 ;
    %pop/vec4 1;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v0x122eb04a0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %jmp T_0.19;
T_0.17 ;
    %load/vec4 v0x122eb01a0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x122eb01a0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x122eb03b0_0, 0, 32;
    %jmp T_0.19;
T_0.18 ;
    %load/vec4 v0x122eb01a0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x122eb01a0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x122eb03b0_0, 0, 32;
    %jmp T_0.19;
T_0.19 ;
    %pop/vec4 1;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v0x122eb04a0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %jmp T_0.22;
T_0.20 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x122eb01a0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x122eb03b0_0, 0, 32;
    %jmp T_0.22;
T_0.21 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x122eb01a0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x122eb03b0_0, 0, 32;
    %jmp T_0.22;
T_0.22 ;
    %pop/vec4 1;
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v0x122eb0240_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x122eb03b0_0, 0, 32;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x122eb1e50;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122eb2ab0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122eb2ab0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122eb2ab0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122eb2ab0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122eb2ab0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122eb2ab0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122eb2ab0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122eb2ab0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122eb2ab0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122eb2ab0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122eb2ab0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122eb2ab0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122eb2ab0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122eb2ab0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122eb2ab0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122eb2ab0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122eb2ab0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122eb2ab0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122eb2ab0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122eb2ab0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122eb2ab0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122eb2ab0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122eb2ab0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122eb2ab0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122eb2ab0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122eb2ab0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122eb2ab0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122eb2ab0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122eb2ab0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122eb2ab0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122eb2ab0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x122eb2ab0, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x122eb1e50;
T_2 ;
    %wait E_0x122e96ea0;
    %load/vec4 v0x122eb2e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122eb2ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122eb2ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122eb2ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122eb2ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122eb2ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122eb2ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122eb2ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122eb2ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122eb2ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122eb2ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122eb2ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122eb2ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122eb2ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122eb2ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122eb2ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122eb2ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122eb2ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122eb2ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122eb2ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122eb2ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122eb2ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122eb2ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122eb2ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122eb2ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122eb2ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122eb2ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122eb2ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122eb2ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122eb2ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122eb2ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122eb2ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122eb2ab0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x122eb26a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x122eb2f20_0;
    %load/vec4 v0x122eb3150_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x122eb2fc0_0;
    %load/vec4 v0x122eb3150_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x122eb2ab0, 0, 4;
T_2.4 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x122eae6c0;
T_3 ;
    %wait E_0x122eae980;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122eaef40_0, 0, 1;
    %load/vec4 v0x122eaf5c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %jmp T_3.22;
T_3.0 ;
    %load/vec4 v0x122eaefe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.43, 6;
    %jmp T_3.44;
T_3.23 ;
    %load/vec4 v0x122eaf950_0;
    %ix/getv 4, v0x122eaf7e0_0;
    %shiftl 4;
    %store/vec4 v0x122eafd40_0, 0, 32;
    %jmp T_3.44;
T_3.24 ;
    %load/vec4 v0x122eaf950_0;
    %ix/getv 4, v0x122eaf7e0_0;
    %shiftr 4;
    %store/vec4 v0x122eafd40_0, 0, 32;
    %jmp T_3.44;
T_3.25 ;
    %load/vec4 v0x122eaf950_0;
    %ix/getv 4, v0x122eaf7e0_0;
    %shiftr/s 4;
    %store/vec4 v0x122eafd40_0, 0, 32;
    %jmp T_3.44;
T_3.26 ;
    %load/vec4 v0x122eaf950_0;
    %load/vec4 v0x122eafb90_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x122eafd40_0, 0, 32;
    %jmp T_3.44;
T_3.27 ;
    %load/vec4 v0x122eaf950_0;
    %load/vec4 v0x122eafb90_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x122eafd40_0, 0, 32;
    %jmp T_3.44;
T_3.28 ;
    %load/vec4 v0x122eaf950_0;
    %load/vec4 v0x122eafb90_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x122eafd40_0, 0, 32;
    %jmp T_3.44;
T_3.29 ;
    %load/vec4 v0x122eaf890_0;
    %pad/s 64;
    %load/vec4 v0x122eaf950_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x122eaf3b0_0, 0, 64;
    %load/vec4 v0x122eaf3b0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x122eaf0f0_0, 0, 32;
    %load/vec4 v0x122eaf3b0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x122eaf250_0, 0, 32;
    %jmp T_3.44;
T_3.30 ;
    %load/vec4 v0x122eafb90_0;
    %pad/u 64;
    %load/vec4 v0x122eafc60_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x122eaf3b0_0, 0, 64;
    %load/vec4 v0x122eaf3b0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x122eaf0f0_0, 0, 32;
    %load/vec4 v0x122eaf3b0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x122eaf250_0, 0, 32;
    %jmp T_3.44;
T_3.31 ;
    %load/vec4 v0x122eaf890_0;
    %load/vec4 v0x122eaf950_0;
    %mod/s;
    %store/vec4 v0x122eaf0f0_0, 0, 32;
    %load/vec4 v0x122eaf890_0;
    %load/vec4 v0x122eaf950_0;
    %div/s;
    %store/vec4 v0x122eaf250_0, 0, 32;
    %jmp T_3.44;
T_3.32 ;
    %load/vec4 v0x122eafb90_0;
    %load/vec4 v0x122eafc60_0;
    %mod;
    %store/vec4 v0x122eaf0f0_0, 0, 32;
    %load/vec4 v0x122eafb90_0;
    %load/vec4 v0x122eafc60_0;
    %div;
    %store/vec4 v0x122eaf250_0, 0, 32;
    %jmp T_3.44;
T_3.33 ;
    %load/vec4 v0x122eaf460_0;
    %store/vec4 v0x122eaf0f0_0, 0, 32;
    %jmp T_3.44;
T_3.34 ;
    %load/vec4 v0x122eaf460_0;
    %store/vec4 v0x122eaf250_0, 0, 32;
    %jmp T_3.44;
T_3.35 ;
    %load/vec4 v0x122eaf890_0;
    %load/vec4 v0x122eaf950_0;
    %add;
    %store/vec4 v0x122eafd40_0, 0, 32;
    %jmp T_3.44;
T_3.36 ;
    %load/vec4 v0x122eafb90_0;
    %load/vec4 v0x122eafc60_0;
    %add;
    %store/vec4 v0x122eafd40_0, 0, 32;
    %jmp T_3.44;
T_3.37 ;
    %load/vec4 v0x122eafb90_0;
    %load/vec4 v0x122eafc60_0;
    %sub;
    %store/vec4 v0x122eafd40_0, 0, 32;
    %jmp T_3.44;
T_3.38 ;
    %load/vec4 v0x122eafb90_0;
    %load/vec4 v0x122eafc60_0;
    %and;
    %store/vec4 v0x122eafd40_0, 0, 32;
    %jmp T_3.44;
T_3.39 ;
    %load/vec4 v0x122eafb90_0;
    %load/vec4 v0x122eafc60_0;
    %or;
    %store/vec4 v0x122eafd40_0, 0, 32;
    %jmp T_3.44;
T_3.40 ;
    %load/vec4 v0x122eafb90_0;
    %load/vec4 v0x122eafc60_0;
    %xor;
    %store/vec4 v0x122eafd40_0, 0, 32;
    %jmp T_3.44;
T_3.41 ;
    %load/vec4 v0x122eafb90_0;
    %load/vec4 v0x122eafc60_0;
    %or;
    %inv;
    %store/vec4 v0x122eafd40_0, 0, 32;
    %jmp T_3.44;
T_3.42 ;
    %load/vec4 v0x122eaf890_0;
    %load/vec4 v0x122eaf950_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_3.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.46, 8;
T_3.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.46, 8;
 ; End of false expr.
    %blend;
T_3.46;
    %store/vec4 v0x122eafd40_0, 0, 32;
    %jmp T_3.44;
T_3.43 ;
    %load/vec4 v0x122eafb90_0;
    %load/vec4 v0x122eafc60_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.48, 8;
T_3.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.48, 8;
 ; End of false expr.
    %blend;
T_3.48;
    %store/vec4 v0x122eafd40_0, 0, 32;
    %jmp T_3.44;
T_3.44 ;
    %pop/vec4 1;
    %jmp T_3.22;
T_3.1 ;
    %load/vec4 v0x122eaee90_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_3.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %jmp T_3.53;
T_3.49 ;
    %load/vec4 v0x122eaf890_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x122eaef40_0, 0, 1;
    %jmp T_3.55;
T_3.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122eaef40_0, 0, 1;
T_3.55 ;
    %jmp T_3.53;
T_3.50 ;
    %load/vec4 v0x122eaf890_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x122eaef40_0, 0, 1;
    %jmp T_3.57;
T_3.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122eaef40_0, 0, 1;
T_3.57 ;
    %jmp T_3.53;
T_3.51 ;
    %load/vec4 v0x122eaf890_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x122eaef40_0, 0, 1;
    %jmp T_3.59;
T_3.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122eaef40_0, 0, 1;
T_3.59 ;
    %jmp T_3.53;
T_3.52 ;
    %load/vec4 v0x122eaf890_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x122eaef40_0, 0, 1;
    %jmp T_3.61;
T_3.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122eaef40_0, 0, 1;
T_3.61 ;
    %jmp T_3.53;
T_3.53 ;
    %pop/vec4 1;
    %jmp T_3.22;
T_3.2 ;
    %load/vec4 v0x122eaf890_0;
    %load/vec4 v0x122eaf950_0;
    %cmp/e;
    %jmp/0xz  T_3.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x122eaef40_0, 0, 1;
    %jmp T_3.63;
T_3.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122eaef40_0, 0, 1;
T_3.63 ;
    %jmp T_3.22;
T_3.3 ;
    %load/vec4 v0x122eaf890_0;
    %load/vec4 v0x122eaf510_0;
    %cmp/ne;
    %jmp/0xz  T_3.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x122eaef40_0, 0, 1;
    %jmp T_3.65;
T_3.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122eaef40_0, 0, 1;
T_3.65 ;
    %jmp T_3.22;
T_3.4 ;
    %load/vec4 v0x122eaf890_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_3.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x122eaef40_0, 0, 1;
    %jmp T_3.67;
T_3.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122eaef40_0, 0, 1;
T_3.67 ;
    %jmp T_3.22;
T_3.5 ;
    %load/vec4 v0x122eaf890_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x122eaef40_0, 0, 1;
    %jmp T_3.69;
T_3.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122eaef40_0, 0, 1;
T_3.69 ;
    %jmp T_3.22;
T_3.6 ;
    %load/vec4 v0x122eaf890_0;
    %load/vec4 v0x122eaf9e0_0;
    %add;
    %store/vec4 v0x122eafd40_0, 0, 32;
    %jmp T_3.22;
T_3.7 ;
    %load/vec4 v0x122eafb90_0;
    %load/vec4 v0x122eaf9e0_0;
    %add;
    %store/vec4 v0x122eafd40_0, 0, 32;
    %jmp T_3.22;
T_3.8 ;
    %load/vec4 v0x122eaf890_0;
    %load/vec4 v0x122eaf9e0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.71, 8;
T_3.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.71, 8;
 ; End of false expr.
    %blend;
T_3.71;
    %store/vec4 v0x122eafd40_0, 0, 32;
    %jmp T_3.22;
T_3.9 ;
    %load/vec4 v0x122eafb90_0;
    %load/vec4 v0x122eafa70_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.73, 8;
T_3.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.73, 8;
 ; End of false expr.
    %blend;
T_3.73;
    %store/vec4 v0x122eafd40_0, 0, 32;
    %jmp T_3.22;
T_3.10 ;
    %load/vec4 v0x122eafb90_0;
    %load/vec4 v0x122eafb00_0;
    %and;
    %store/vec4 v0x122eafd40_0, 0, 32;
    %jmp T_3.22;
T_3.11 ;
    %load/vec4 v0x122eafb90_0;
    %load/vec4 v0x122eafb00_0;
    %or;
    %store/vec4 v0x122eafd40_0, 0, 32;
    %jmp T_3.22;
T_3.12 ;
    %load/vec4 v0x122eafb90_0;
    %load/vec4 v0x122eafb00_0;
    %xor;
    %store/vec4 v0x122eafd40_0, 0, 32;
    %jmp T_3.22;
T_3.13 ;
    %load/vec4 v0x122eafb00_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x122eafd40_0, 0, 32;
    %jmp T_3.22;
T_3.14 ;
    %load/vec4 v0x122eaf890_0;
    %load/vec4 v0x122eaf9e0_0;
    %add;
    %store/vec4 v0x122eaf300_0, 0, 32;
    %jmp T_3.22;
T_3.15 ;
    %load/vec4 v0x122eaf890_0;
    %load/vec4 v0x122eaf9e0_0;
    %add;
    %store/vec4 v0x122eaf300_0, 0, 32;
    %jmp T_3.22;
T_3.16 ;
    %load/vec4 v0x122eaf890_0;
    %load/vec4 v0x122eaf9e0_0;
    %add;
    %store/vec4 v0x122eaf300_0, 0, 32;
    %jmp T_3.22;
T_3.17 ;
    %load/vec4 v0x122eaf890_0;
    %load/vec4 v0x122eaf9e0_0;
    %add;
    %store/vec4 v0x122eaf300_0, 0, 32;
    %jmp T_3.22;
T_3.18 ;
    %load/vec4 v0x122eaf890_0;
    %load/vec4 v0x122eaf9e0_0;
    %add;
    %store/vec4 v0x122eaf300_0, 0, 32;
    %jmp T_3.22;
T_3.19 ;
    %load/vec4 v0x122eaf890_0;
    %load/vec4 v0x122eaf9e0_0;
    %add;
    %store/vec4 v0x122eaf300_0, 0, 32;
    %jmp T_3.22;
T_3.20 ;
    %load/vec4 v0x122eaf890_0;
    %load/vec4 v0x122eaf9e0_0;
    %add;
    %store/vec4 v0x122eaf300_0, 0, 32;
    %jmp T_3.22;
T_3.21 ;
    %load/vec4 v0x122eaf890_0;
    %load/vec4 v0x122eaf9e0_0;
    %add;
    %store/vec4 v0x122eaf300_0, 0, 32;
    %jmp T_3.22;
T_3.22 ;
    %pop/vec4 1;
    %load/vec4 v0x122eafd40_0;
    %store/vec4 v0x122eaf750_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x122eb1760;
T_4 ;
    %wait E_0x122e96ea0;
    %load/vec4 v0x122eb1d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x122eb1a70_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x122eb1c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x122eb1b00_0;
    %assign/vec4 v0x122eb1a70_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x122eb1090;
T_5 ;
    %wait E_0x122e96ea0;
    %load/vec4 v0x122eb1640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x122eb1360_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x122eb1560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x122eb13f0_0;
    %assign/vec4 v0x122eb1360_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x122eb0590;
T_6 ;
    %wait E_0x122eb0800;
    %load/vec4 v0x122eb0c60_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x122eb0e50_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x122eb0f60_0, 4, 8;
    %load/vec4 v0x122eb0e50_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x122eb0f60_0, 4, 8;
    %load/vec4 v0x122eb0e50_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x122eb0f60_0, 4, 8;
    %load/vec4 v0x122eb0e50_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x122eb0f60_0, 4, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x122eb0c60_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x122eb09d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.4 ;
    %load/vec4 v0x122eb0cf0_0;
    %load/vec4 v0x122eb0a90_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x122eb0f60_0, 0, 32;
    %jmp T_6.8;
T_6.5 ;
    %load/vec4 v0x122eb0a90_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x122eb0cf0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x122eb0a90_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x122eb0f60_0, 0, 32;
    %jmp T_6.8;
T_6.6 ;
    %load/vec4 v0x122eb0a90_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x122eb0cf0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x122eb0a90_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x122eb0f60_0, 0, 32;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x122eb0a90_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x122eb0cf0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x122eb0f60_0, 0, 32;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x122eb0c60_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_6.9, 4;
    %load/vec4 v0x122eb09d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %jmp T_6.13;
T_6.11 ;
    %load/vec4 v0x122eb0da0_0;
    %load/vec4 v0x122eb0a90_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x122eb0f60_0, 0, 32;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0x122eb0a90_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x122eb0da0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x122eb0f60_0, 0, 32;
    %jmp T_6.13;
T_6.13 ;
    %pop/vec4 1;
T_6.9 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x122eae2e0;
T_7 ;
    %wait E_0x122eae670;
    %load/vec4 v0x122eb90b0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x122eb9150_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_7.0, 9;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x122eb8a40_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x122eb86c0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x122eb82c0_0, 0, 32;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x122eae2e0;
T_8 ;
    %wait E_0x122eadeb0;
    %load/vec4 v0x122eb7eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x122eb8620_0;
    %load/vec4 v0x122eb7ff0_0;
    %add;
    %store/vec4 v0x122eb9510_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x122eb8bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x122eb8620_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x122eb8ae0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x122eb9510_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x122eb8c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x122eb9700_0;
    %store/vec4 v0x122eb9510_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x122eb8230_0;
    %addi 4, 0, 32;
    %store/vec4 v0x122eb9510_0, 0, 32;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x122eae2e0;
T_9 ;
    %wait E_0x122e96ea0;
    %load/vec4 v0x122eb8110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x122eb9de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x122eb8230_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x122eb8620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x122eb81a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x122eba1e0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x122eb81a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x122eba1e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x122eba1e0_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x122eba1e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x122eba1e0_0, 0;
    %load/vec4 v0x122eb8620_0;
    %assign/vec4 v0x122eb8230_0, 0;
    %load/vec4 v0x122eb9510_0;
    %assign/vec4 v0x122eb8620_0, 0;
T_9.8 ;
T_9.7 ;
    %load/vec4 v0x122eb8620_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x122eb81a0_0, 0;
T_9.10 ;
T_9.4 ;
T_9.3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x122e98c80;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122eba590_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x122eba590_0;
    %inv;
    %store/vec4 v0x122eba590_0, 0, 1;
    %delay 4, 0;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %end;
    .thread T_10;
    .scope S_0x122e98c80;
T_11 ;
    %fork t_1, S_0x122e66720;
    %jmp t_0;
    .scope S_0x122e66720;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x122ebacb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x122eba6a0_0, 0, 1;
    %wait E_0x122e96ea0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x122ebacb0_0, 0, 1;
    %wait E_0x122e96ea0;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x122eadcc0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x122eba850_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x122eadf10_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x122eadfc0_0, 0, 5;
    %load/vec4 v0x122eadcc0_0;
    %store/vec4 v0x122eae070_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x122eadd70_0, 0, 16;
    %load/vec4 v0x122eadf10_0;
    %load/vec4 v0x122eadfc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x122eae070_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x122eadd70_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x122eade20_0, 0, 32;
    %load/vec4 v0x122eade20_0;
    %store/vec4 v0x122ebab50_0, 0, 32;
    %load/vec4 v0x122eba850_0;
    %load/vec4 v0x122eadcc0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x122eba850_0, 0, 32;
    %wait E_0x122e96ea0;
    %delay 2, 0;
    %load/vec4 v0x122eba8e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 4 88 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_11.3 ;
    %load/vec4 v0x122eba7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %jmp T_11.5;
T_11.4 ;
    %vpi_call/w 4 89 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_11.5 ;
    %load/vec4 v0x122eadcc0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x122eadcc0_0, 0, 5;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x122eadcc0_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_11.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.7, 5;
    %jmp/1 T_11.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v0x122eadf10_0, 0, 6;
    %load/vec4 v0x122eadcc0_0;
    %store/vec4 v0x122eadfc0_0, 0, 5;
    %load/vec4 v0x122eadcc0_0;
    %addi 15, 0, 5;
    %store/vec4 v0x122eae070_0, 0, 5;
    %load/vec4 v0x122eadcc0_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x122eadd70_0, 0, 16;
    %load/vec4 v0x122eadf10_0;
    %load/vec4 v0x122eadfc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x122eae070_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x122eadd70_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x122eade20_0, 0, 32;
    %load/vec4 v0x122eade20_0;
    %store/vec4 v0x122ebab50_0, 0, 32;
    %wait E_0x122e96ea0;
    %delay 2, 0;
    %load/vec4 v0x122eadcc0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x122eadcc0_0, 0, 5;
    %jmp T_11.6;
T_11.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x122eadcc0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x122eae120_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_11.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.9, 5;
    %jmp/1 T_11.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x122eadf10_0, 0, 6;
    %load/vec4 v0x122eadcc0_0;
    %addi 15, 0, 5;
    %store/vec4 v0x122eadfc0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x122eae070_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x122eadd70_0, 0, 16;
    %load/vec4 v0x122eadf10_0;
    %load/vec4 v0x122eadfc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x122eae070_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x122eadd70_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x122eade20_0, 0, 32;
    %load/vec4 v0x122eade20_0;
    %store/vec4 v0x122ebab50_0, 0, 32;
    %wait E_0x122e96ea0;
    %delay 2, 0;
    %load/vec4 v0x122eadcc0_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x122eae230_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x122eae230_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x122ea2f00_0, 0, 32;
    %vpi_call/w 4 127 "$display", "%b", v0x122ea2f00_0 {0 0 0};
    %load/vec4 v0x122eae120_0;
    %load/vec4 v0x122eadcc0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x122eae120_0, 0, 32;
    %load/vec4 v0x122eae120_0;
    %load/vec4 v0x122ea2f00_0;
    %and;
    %store/vec4 v0x122eadc20_0, 0, 32;
    %load/vec4 v0x122ebabe0_0;
    %load/vec4 v0x122eadc20_0;
    %cmp/e;
    %jmp/0xz  T_11.10, 4;
    %jmp T_11.11;
T_11.10 ;
    %vpi_call/w 4 131 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x122eadc20_0, v0x122ebabe0_0 {0 0 0};
T_11.11 ;
    %load/vec4 v0x122eadcc0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x122eadcc0_0, 0, 5;
    %jmp T_11.8;
T_11.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x122e98c80;
t_0 %join;
    %end;
    .thread T_11;
    .scope S_0x122e96cc0;
T_12 ;
    %wait E_0x122e83a90;
    %load/vec4 v0x122ebb660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x122ebb450_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x122ebb500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x122ebb5b0_0;
    %assign/vec4 v0x122ebb450_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "test/tb/andi_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/pc.v";
